
csro_general_ctrl_2021_09_09.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee40  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000063c  0800efd0  0800efd0  0001efd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f60c  0800f60c  0002017c  2**0
                  CONTENTS
  4 .ARM          00000008  0800f60c  0800f60c  0001f60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f614  0800f614  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f614  0800f614  0001f614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f618  0800f618  0001f618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  0800f61c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002017c  2**0
                  CONTENTS
 10 .bss          00006a14  2000017c  2000017c  0002017c  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  20006b90  20006b90  0002017c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00031fd8  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000061b9  00000000  00000000  00052184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d48  00000000  00000000  00058340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001af8  00000000  00000000  0005a088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028b66  00000000  00000000  0005bb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029731  00000000  00000000  000846e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5fd1  00000000  00000000  000ade17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00193de8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007cec  00000000  00000000  00193e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000017c 	.word	0x2000017c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800efb8 	.word	0x0800efb8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000180 	.word	0x20000180
 80001cc:	0800efb8 	.word	0x0800efb8

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2uiz>:
 8000aa8:	004a      	lsls	r2, r1, #1
 8000aaa:	d211      	bcs.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d211      	bcs.n	8000ad6 <__aeabi_d2uiz+0x2e>
 8000ab2:	d50d      	bpl.n	8000ad0 <__aeabi_d2uiz+0x28>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d40e      	bmi.n	8000adc <__aeabi_d2uiz+0x34>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	fa23 f002 	lsr.w	r0, r3, r2
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_d2uiz+0x3a>
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0000 	mov.w	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_d2f>:
 8000ae8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af0:	bf24      	itt	cs
 8000af2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000af6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afa:	d90d      	bls.n	8000b18 <__aeabi_d2f+0x30>
 8000afc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b10:	bf08      	it	eq
 8000b12:	f020 0001 	biceq.w	r0, r0, #1
 8000b16:	4770      	bx	lr
 8000b18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b1c:	d121      	bne.n	8000b62 <__aeabi_d2f+0x7a>
 8000b1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b22:	bfbc      	itt	lt
 8000b24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	4770      	bxlt	lr
 8000b2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b32:	f1c2 0218 	rsb	r2, r2, #24
 8000b36:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b42:	bf18      	it	ne
 8000b44:	f040 0001 	orrne.w	r0, r0, #1
 8000b48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b54:	ea40 000c 	orr.w	r0, r0, ip
 8000b58:	fa23 f302 	lsr.w	r3, r3, r2
 8000b5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b60:	e7cc      	b.n	8000afc <__aeabi_d2f+0x14>
 8000b62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b66:	d107      	bne.n	8000b78 <__aeabi_d2f+0x90>
 8000b68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b6c:	bf1e      	ittt	ne
 8000b6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b76:	4770      	bxne	lr
 8000b78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_uldivmod>:
 8000b88:	b953      	cbnz	r3, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8a:	b94a      	cbnz	r2, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	bf08      	it	eq
 8000b90:	2800      	cmpeq	r0, #0
 8000b92:	bf1c      	itt	ne
 8000b94:	f04f 31ff 	movne.w	r1, #4294967295
 8000b98:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9c:	f000 b96e 	b.w	8000e7c <__aeabi_idiv0>
 8000ba0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba8:	f000 f806 	bl	8000bb8 <__udivmoddi4>
 8000bac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb4:	b004      	add	sp, #16
 8000bb6:	4770      	bx	lr

08000bb8 <__udivmoddi4>:
 8000bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bbc:	9d08      	ldr	r5, [sp, #32]
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	468c      	mov	ip, r1
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f040 8083 	bne.w	8000cce <__udivmoddi4+0x116>
 8000bc8:	428a      	cmp	r2, r1
 8000bca:	4617      	mov	r7, r2
 8000bcc:	d947      	bls.n	8000c5e <__udivmoddi4+0xa6>
 8000bce:	fab2 f282 	clz	r2, r2
 8000bd2:	b142      	cbz	r2, 8000be6 <__udivmoddi4+0x2e>
 8000bd4:	f1c2 0020 	rsb	r0, r2, #32
 8000bd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bdc:	4091      	lsls	r1, r2
 8000bde:	4097      	lsls	r7, r2
 8000be0:	ea40 0c01 	orr.w	ip, r0, r1
 8000be4:	4094      	lsls	r4, r2
 8000be6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bea:	0c23      	lsrs	r3, r4, #16
 8000bec:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf0:	fa1f fe87 	uxth.w	lr, r7
 8000bf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000bf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000c00:	4299      	cmp	r1, r3
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x60>
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c0a:	f080 8119 	bcs.w	8000e40 <__udivmoddi4+0x288>
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	f240 8116 	bls.w	8000e40 <__udivmoddi4+0x288>
 8000c14:	3e02      	subs	r6, #2
 8000c16:	443b      	add	r3, r7
 8000c18:	1a5b      	subs	r3, r3, r1
 8000c1a:	b2a4      	uxth	r4, r4
 8000c1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c20:	fb08 3310 	mls	r3, r8, r0, r3
 8000c24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c2c:	45a6      	cmp	lr, r4
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x8c>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	f080 8105 	bcs.w	8000e44 <__udivmoddi4+0x28c>
 8000c3a:	45a6      	cmp	lr, r4
 8000c3c:	f240 8102 	bls.w	8000e44 <__udivmoddi4+0x28c>
 8000c40:	3802      	subs	r0, #2
 8000c42:	443c      	add	r4, r7
 8000c44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c48:	eba4 040e 	sub.w	r4, r4, lr
 8000c4c:	2600      	movs	r6, #0
 8000c4e:	b11d      	cbz	r5, 8000c58 <__udivmoddi4+0xa0>
 8000c50:	40d4      	lsrs	r4, r2
 8000c52:	2300      	movs	r3, #0
 8000c54:	e9c5 4300 	strd	r4, r3, [r5]
 8000c58:	4631      	mov	r1, r6
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	b902      	cbnz	r2, 8000c62 <__udivmoddi4+0xaa>
 8000c60:	deff      	udf	#255	; 0xff
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	d150      	bne.n	8000d0c <__udivmoddi4+0x154>
 8000c6a:	1bcb      	subs	r3, r1, r7
 8000c6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c70:	fa1f f887 	uxth.w	r8, r7
 8000c74:	2601      	movs	r6, #1
 8000c76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c7a:	0c21      	lsrs	r1, r4, #16
 8000c7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c84:	fb08 f30c 	mul.w	r3, r8, ip
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d907      	bls.n	8000c9c <__udivmoddi4+0xe4>
 8000c8c:	1879      	adds	r1, r7, r1
 8000c8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c92:	d202      	bcs.n	8000c9a <__udivmoddi4+0xe2>
 8000c94:	428b      	cmp	r3, r1
 8000c96:	f200 80e9 	bhi.w	8000e6c <__udivmoddi4+0x2b4>
 8000c9a:	4684      	mov	ip, r0
 8000c9c:	1ac9      	subs	r1, r1, r3
 8000c9e:	b2a3      	uxth	r3, r4
 8000ca0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ca8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cac:	fb08 f800 	mul.w	r8, r8, r0
 8000cb0:	45a0      	cmp	r8, r4
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x10c>
 8000cb4:	193c      	adds	r4, r7, r4
 8000cb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x10a>
 8000cbc:	45a0      	cmp	r8, r4
 8000cbe:	f200 80d9 	bhi.w	8000e74 <__udivmoddi4+0x2bc>
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	eba4 0408 	sub.w	r4, r4, r8
 8000cc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ccc:	e7bf      	b.n	8000c4e <__udivmoddi4+0x96>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x12e>
 8000cd2:	2d00      	cmp	r5, #0
 8000cd4:	f000 80b1 	beq.w	8000e3a <__udivmoddi4+0x282>
 8000cd8:	2600      	movs	r6, #0
 8000cda:	e9c5 0100 	strd	r0, r1, [r5]
 8000cde:	4630      	mov	r0, r6
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f683 	clz	r6, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d14a      	bne.n	8000d84 <__udivmoddi4+0x1cc>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0x140>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80b8 	bhi.w	8000e68 <__udivmoddi4+0x2b0>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	468c      	mov	ip, r1
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d0a8      	beq.n	8000c58 <__udivmoddi4+0xa0>
 8000d06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d0a:	e7a5      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000d0c:	f1c2 0320 	rsb	r3, r2, #32
 8000d10:	fa20 f603 	lsr.w	r6, r0, r3
 8000d14:	4097      	lsls	r7, r2
 8000d16:	fa01 f002 	lsl.w	r0, r1, r2
 8000d1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1e:	40d9      	lsrs	r1, r3
 8000d20:	4330      	orrs	r0, r6
 8000d22:	0c03      	lsrs	r3, r0, #16
 8000d24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d28:	fa1f f887 	uxth.w	r8, r7
 8000d2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb06 f108 	mul.w	r1, r6, r8
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x19c>
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d46:	f080 808d 	bcs.w	8000e64 <__udivmoddi4+0x2ac>
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	f240 808a 	bls.w	8000e64 <__udivmoddi4+0x2ac>
 8000d50:	3e02      	subs	r6, #2
 8000d52:	443b      	add	r3, r7
 8000d54:	1a5b      	subs	r3, r3, r1
 8000d56:	b281      	uxth	r1, r0
 8000d58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d64:	fb00 f308 	mul.w	r3, r0, r8
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x1c4>
 8000d6c:	1879      	adds	r1, r7, r1
 8000d6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d72:	d273      	bcs.n	8000e5c <__udivmoddi4+0x2a4>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d971      	bls.n	8000e5c <__udivmoddi4+0x2a4>
 8000d78:	3802      	subs	r0, #2
 8000d7a:	4439      	add	r1, r7
 8000d7c:	1acb      	subs	r3, r1, r3
 8000d7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d82:	e778      	b.n	8000c76 <__udivmoddi4+0xbe>
 8000d84:	f1c6 0c20 	rsb	ip, r6, #32
 8000d88:	fa03 f406 	lsl.w	r4, r3, r6
 8000d8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d90:	431c      	orrs	r4, r3
 8000d92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d96:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000da2:	431f      	orrs	r7, r3
 8000da4:	0c3b      	lsrs	r3, r7, #16
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fa1f f884 	uxth.w	r8, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000db6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dba:	458a      	cmp	sl, r1
 8000dbc:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc0:	fa00 f306 	lsl.w	r3, r0, r6
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x220>
 8000dc6:	1861      	adds	r1, r4, r1
 8000dc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dcc:	d248      	bcs.n	8000e60 <__udivmoddi4+0x2a8>
 8000dce:	458a      	cmp	sl, r1
 8000dd0:	d946      	bls.n	8000e60 <__udivmoddi4+0x2a8>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4421      	add	r1, r4
 8000dd8:	eba1 010a 	sub.w	r1, r1, sl
 8000ddc:	b2bf      	uxth	r7, r7
 8000dde:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000de6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dea:	fb00 f808 	mul.w	r8, r0, r8
 8000dee:	45b8      	cmp	r8, r7
 8000df0:	d907      	bls.n	8000e02 <__udivmoddi4+0x24a>
 8000df2:	19e7      	adds	r7, r4, r7
 8000df4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df8:	d22e      	bcs.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfa:	45b8      	cmp	r8, r7
 8000dfc:	d92c      	bls.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4427      	add	r7, r4
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	eba7 0708 	sub.w	r7, r7, r8
 8000e0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0e:	454f      	cmp	r7, r9
 8000e10:	46c6      	mov	lr, r8
 8000e12:	4649      	mov	r1, r9
 8000e14:	d31a      	bcc.n	8000e4c <__udivmoddi4+0x294>
 8000e16:	d017      	beq.n	8000e48 <__udivmoddi4+0x290>
 8000e18:	b15d      	cbz	r5, 8000e32 <__udivmoddi4+0x27a>
 8000e1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e26:	40f2      	lsrs	r2, r6
 8000e28:	ea4c 0202 	orr.w	r2, ip, r2
 8000e2c:	40f7      	lsrs	r7, r6
 8000e2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e32:	2600      	movs	r6, #0
 8000e34:	4631      	mov	r1, r6
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	462e      	mov	r6, r5
 8000e3c:	4628      	mov	r0, r5
 8000e3e:	e70b      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000e40:	4606      	mov	r6, r0
 8000e42:	e6e9      	b.n	8000c18 <__udivmoddi4+0x60>
 8000e44:	4618      	mov	r0, r3
 8000e46:	e6fd      	b.n	8000c44 <__udivmoddi4+0x8c>
 8000e48:	4543      	cmp	r3, r8
 8000e4a:	d2e5      	bcs.n	8000e18 <__udivmoddi4+0x260>
 8000e4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e50:	eb69 0104 	sbc.w	r1, r9, r4
 8000e54:	3801      	subs	r0, #1
 8000e56:	e7df      	b.n	8000e18 <__udivmoddi4+0x260>
 8000e58:	4608      	mov	r0, r1
 8000e5a:	e7d2      	b.n	8000e02 <__udivmoddi4+0x24a>
 8000e5c:	4660      	mov	r0, ip
 8000e5e:	e78d      	b.n	8000d7c <__udivmoddi4+0x1c4>
 8000e60:	4681      	mov	r9, r0
 8000e62:	e7b9      	b.n	8000dd8 <__udivmoddi4+0x220>
 8000e64:	4666      	mov	r6, ip
 8000e66:	e775      	b.n	8000d54 <__udivmoddi4+0x19c>
 8000e68:	4630      	mov	r0, r6
 8000e6a:	e74a      	b.n	8000d02 <__udivmoddi4+0x14a>
 8000e6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e70:	4439      	add	r1, r7
 8000e72:	e713      	b.n	8000c9c <__udivmoddi4+0xe4>
 8000e74:	3802      	subs	r0, #2
 8000e76:	443c      	add	r4, r7
 8000e78:	e724      	b.n	8000cc4 <__udivmoddi4+0x10c>
 8000e7a:	bf00      	nop

08000e7c <__aeabi_idiv0>:
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e86:	463b      	mov	r3, r7
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e92:	4b75      	ldr	r3, [pc, #468]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000e94:	4a75      	ldr	r2, [pc, #468]	; (800106c <MX_ADC1_Init+0x1ec>)
 8000e96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e98:	4b73      	ldr	r3, [pc, #460]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000e9a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ea0:	4b71      	ldr	r3, [pc, #452]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ea6:	4b70      	ldr	r3, [pc, #448]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000eac:	4b6e      	ldr	r3, [pc, #440]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eb2:	4b6d      	ldr	r3, [pc, #436]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000eba:	4b6b      	ldr	r3, [pc, #428]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ec0:	4b69      	ldr	r3, [pc, #420]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ec2:	4a6b      	ldr	r2, [pc, #428]	; (8001070 <MX_ADC1_Init+0x1f0>)
 8000ec4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec6:	4b68      	ldr	r3, [pc, #416]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 8000ecc:	4b66      	ldr	r3, [pc, #408]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ece:	220d      	movs	r2, #13
 8000ed0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000ed2:	4b65      	ldr	r3, [pc, #404]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eda:	4b63      	ldr	r3, [pc, #396]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ee0:	4861      	ldr	r0, [pc, #388]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ee2:	f002 fed3 	bl	8003c8c <HAL_ADC_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000eec:	f000 fdc2 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ef0:	230d      	movs	r3, #13
 8000ef2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000ef8:	2306      	movs	r3, #6
 8000efa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000efc:	463b      	mov	r3, r7
 8000efe:	4619      	mov	r1, r3
 8000f00:	4859      	ldr	r0, [pc, #356]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000f02:	f003 f97f 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f0c:	f000 fdb2 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f10:	230c      	movs	r3, #12
 8000f12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f14:	2302      	movs	r3, #2
 8000f16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f18:	463b      	mov	r3, r7
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4852      	ldr	r0, [pc, #328]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000f1e:	f003 f971 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f28:	f000 fda4 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f2c:	230a      	movs	r3, #10
 8000f2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f30:	2303      	movs	r3, #3
 8000f32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f34:	463b      	mov	r3, r7
 8000f36:	4619      	mov	r1, r3
 8000f38:	484b      	ldr	r0, [pc, #300]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000f3a:	f003 f963 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000f44:	f000 fd96 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f48:	2309      	movs	r3, #9
 8000f4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f4c:	2304      	movs	r3, #4
 8000f4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f50:	463b      	mov	r3, r7
 8000f52:	4619      	mov	r1, r3
 8000f54:	4844      	ldr	r0, [pc, #272]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000f56:	f003 f955 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000f60:	f000 fd88 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f68:	2305      	movs	r3, #5
 8000f6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	4619      	mov	r1, r3
 8000f70:	483d      	ldr	r0, [pc, #244]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000f72:	f003 f947 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000f7c:	f000 fd7a 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f80:	2303      	movs	r3, #3
 8000f82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000f84:	2306      	movs	r3, #6
 8000f86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f88:	463b      	mov	r3, r7
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4836      	ldr	r0, [pc, #216]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000f8e:	f003 f939 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000f98:	f000 fd6c 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000fa0:	2307      	movs	r3, #7
 8000fa2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	482f      	ldr	r0, [pc, #188]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000faa:	f003 f92b 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000fb4:	f000 fd5e 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fb8:	2305      	movs	r3, #5
 8000fba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8000fbc:	2308      	movs	r3, #8
 8000fbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4828      	ldr	r0, [pc, #160]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000fc6:	f003 f91d 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000fd0:	f000 fd50 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8000fd8:	2309      	movs	r3, #9
 8000fda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fdc:	463b      	mov	r3, r7
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4821      	ldr	r0, [pc, #132]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000fe2:	f003 f90f 	bl	8004204 <HAL_ADC_ConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8000fec:	f000 fd42 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000ff0:	2308      	movs	r3, #8
 8000ff2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8000ff4:	230a      	movs	r3, #10
 8000ff6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	481a      	ldr	r0, [pc, #104]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8000ffe:	f003 f901 	bl	8004204 <HAL_ADC_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001008:	f000 fd34 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800100c:	2310      	movs	r3, #16
 800100e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001010:	230b      	movs	r3, #11
 8001012:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001014:	463b      	mov	r3, r7
 8001016:	4619      	mov	r1, r3
 8001018:	4813      	ldr	r0, [pc, #76]	; (8001068 <MX_ADC1_Init+0x1e8>)
 800101a:	f003 f8f3 	bl	8004204 <HAL_ADC_ConfigChannel>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001024:	f000 fd26 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001028:	2311      	movs	r3, #17
 800102a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800102c:	230c      	movs	r3, #12
 800102e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001030:	463b      	mov	r3, r7
 8001032:	4619      	mov	r1, r3
 8001034:	480c      	ldr	r0, [pc, #48]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8001036:	f003 f8e5 	bl	8004204 <HAL_ADC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8001040:	f000 fd18 	bl	8001a74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8001044:	2312      	movs	r3, #18
 8001046:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8001048:	230d      	movs	r3, #13
 800104a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800104c:	463b      	mov	r3, r7
 800104e:	4619      	mov	r1, r3
 8001050:	4805      	ldr	r0, [pc, #20]	; (8001068 <MX_ADC1_Init+0x1e8>)
 8001052:	f003 f8d7 	bl	8004204 <HAL_ADC_ConfigChannel>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 800105c:	f000 fd0a 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001060:	bf00      	nop
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20004b70 	.word	0x20004b70
 800106c:	40012000 	.word	0x40012000
 8001070:	0f000001 	.word	0x0f000001

08001074 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08c      	sub	sp, #48	; 0x30
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 031c 	add.w	r3, r7, #28
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a4d      	ldr	r2, [pc, #308]	; (80011c8 <HAL_ADC_MspInit+0x154>)
 8001092:	4293      	cmp	r3, r2
 8001094:	f040 8094 	bne.w	80011c0 <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001098:	2300      	movs	r3, #0
 800109a:	61bb      	str	r3, [r7, #24]
 800109c:	4b4b      	ldr	r3, [pc, #300]	; (80011cc <HAL_ADC_MspInit+0x158>)
 800109e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a0:	4a4a      	ldr	r2, [pc, #296]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a6:	6453      	str	r3, [r2, #68]	; 0x44
 80010a8:	4b48      	ldr	r3, [pc, #288]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b0:	61bb      	str	r3, [r7, #24]
 80010b2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	4b44      	ldr	r3, [pc, #272]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010bc:	4a43      	ldr	r2, [pc, #268]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010be:	f043 0304 	orr.w	r3, r3, #4
 80010c2:	6313      	str	r3, [r2, #48]	; 0x30
 80010c4:	4b41      	ldr	r3, [pc, #260]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c8:	f003 0304 	and.w	r3, r3, #4
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	4b3d      	ldr	r3, [pc, #244]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d8:	4a3c      	ldr	r2, [pc, #240]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010da:	f043 0301 	orr.w	r3, r3, #1
 80010de:	6313      	str	r3, [r2, #48]	; 0x30
 80010e0:	4b3a      	ldr	r3, [pc, #232]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e4:	f003 0301 	and.w	r3, r3, #1
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	4b36      	ldr	r3, [pc, #216]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f4:	4a35      	ldr	r2, [pc, #212]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	6313      	str	r3, [r2, #48]	; 0x30
 80010fc:	4b33      	ldr	r3, [pc, #204]	; (80011cc <HAL_ADC_MspInit+0x158>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = DP_VF3_Pin|DP_VF2_Pin|DP_VF1_Pin;
 8001108:	230d      	movs	r3, #13
 800110a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800110c:	2303      	movs	r3, #3
 800110e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4619      	mov	r1, r3
 800111a:	482d      	ldr	r0, [pc, #180]	; (80011d0 <HAL_ADC_MspInit+0x15c>)
 800111c:	f004 f800 	bl	8005120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_VF1_Pin|NTC_VF2_Pin|NTC_VF3_Pin|NTC_VF4_Pin
 8001120:	2379      	movs	r3, #121	; 0x79
 8001122:	61fb      	str	r3, [r7, #28]
                          |NTC_VF5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001124:	2303      	movs	r3, #3
 8001126:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112c:	f107 031c 	add.w	r3, r7, #28
 8001130:	4619      	mov	r1, r3
 8001132:	4828      	ldr	r0, [pc, #160]	; (80011d4 <HAL_ADC_MspInit+0x160>)
 8001134:	f003 fff4 	bl	8005120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_VF6_Pin|VALVE_FEEDBACK_Pin;
 8001138:	2303      	movs	r3, #3
 800113a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113c:	2303      	movs	r3, #3
 800113e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001144:	f107 031c 	add.w	r3, r7, #28
 8001148:	4619      	mov	r1, r3
 800114a:	4823      	ldr	r0, [pc, #140]	; (80011d8 <HAL_ADC_MspInit+0x164>)
 800114c:	f003 ffe8 	bl	8005120 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001150:	4b22      	ldr	r3, [pc, #136]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001152:	4a23      	ldr	r2, [pc, #140]	; (80011e0 <HAL_ADC_MspInit+0x16c>)
 8001154:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001156:	4b21      	ldr	r3, [pc, #132]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001158:	2200      	movs	r2, #0
 800115a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800115c:	4b1f      	ldr	r3, [pc, #124]	; (80011dc <HAL_ADC_MspInit+0x168>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001162:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001164:	2200      	movs	r2, #0
 8001166:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001168:	4b1c      	ldr	r3, [pc, #112]	; (80011dc <HAL_ADC_MspInit+0x168>)
 800116a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800116e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001170:	4b1a      	ldr	r3, [pc, #104]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001172:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001176:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001178:	4b18      	ldr	r3, [pc, #96]	; (80011dc <HAL_ADC_MspInit+0x168>)
 800117a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800117e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001180:	4b16      	ldr	r3, [pc, #88]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001182:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001186:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001188:	4b14      	ldr	r3, [pc, #80]	; (80011dc <HAL_ADC_MspInit+0x168>)
 800118a:	2200      	movs	r2, #0
 800118c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800118e:	4b13      	ldr	r3, [pc, #76]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001190:	2200      	movs	r2, #0
 8001192:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001194:	4811      	ldr	r0, [pc, #68]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001196:	f003 fbc1 	bl	800491c <HAL_DMA_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80011a0:	f000 fc68 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a0d      	ldr	r2, [pc, #52]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80011a8:	639a      	str	r2, [r3, #56]	; 0x38
 80011aa:	4a0c      	ldr	r2, [pc, #48]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2105      	movs	r1, #5
 80011b4:	2012      	movs	r0, #18
 80011b6:	f003 fb87 	bl	80048c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80011ba:	2012      	movs	r0, #18
 80011bc:	f003 fba0 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011c0:	bf00      	nop
 80011c2:	3730      	adds	r7, #48	; 0x30
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40012000 	.word	0x40012000
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40020800 	.word	0x40020800
 80011d4:	40020000 	.word	0x40020000
 80011d8:	40020400 	.word	0x40020400
 80011dc:	20004bb8 	.word	0x20004bb8
 80011e0:	40026410 	.word	0x40026410

080011e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	4b33      	ldr	r3, [pc, #204]	; (80012bc <MX_DMA_Init+0xd8>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a32      	ldr	r2, [pc, #200]	; (80012bc <MX_DMA_Init+0xd8>)
 80011f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b30      	ldr	r3, [pc, #192]	; (80012bc <MX_DMA_Init+0xd8>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	4b2c      	ldr	r3, [pc, #176]	; (80012bc <MX_DMA_Init+0xd8>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	4a2b      	ldr	r2, [pc, #172]	; (80012bc <MX_DMA_Init+0xd8>)
 8001210:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001214:	6313      	str	r3, [r2, #48]	; 0x30
 8001216:	4b29      	ldr	r3, [pc, #164]	; (80012bc <MX_DMA_Init+0xd8>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2105      	movs	r1, #5
 8001226:	200c      	movs	r0, #12
 8001228:	f003 fb4e 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800122c:	200c      	movs	r0, #12
 800122e:	f003 fb67 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2105      	movs	r1, #5
 8001236:	200e      	movs	r0, #14
 8001238:	f003 fb46 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800123c:	200e      	movs	r0, #14
 800123e:	f003 fb5f 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001242:	2200      	movs	r2, #0
 8001244:	2105      	movs	r1, #5
 8001246:	2010      	movs	r0, #16
 8001248:	f003 fb3e 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800124c:	2010      	movs	r0, #16
 800124e:	f003 fb57 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2105      	movs	r1, #5
 8001256:	2011      	movs	r0, #17
 8001258:	f003 fb36 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800125c:	2011      	movs	r0, #17
 800125e:	f003 fb4f 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001262:	2200      	movs	r2, #0
 8001264:	2105      	movs	r1, #5
 8001266:	2038      	movs	r0, #56	; 0x38
 8001268:	f003 fb2e 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800126c:	2038      	movs	r0, #56	; 0x38
 800126e:	f003 fb47 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	2039      	movs	r0, #57	; 0x39
 8001278:	f003 fb26 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800127c:	2039      	movs	r0, #57	; 0x39
 800127e:	f003 fb3f 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	203a      	movs	r0, #58	; 0x3a
 8001288:	f003 fb1e 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800128c:	203a      	movs	r0, #58	; 0x3a
 800128e:	f003 fb37 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2045      	movs	r0, #69	; 0x45
 8001298:	f003 fb16 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800129c:	2045      	movs	r0, #69	; 0x45
 800129e:	f003 fb2f 	bl	8004900 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2105      	movs	r1, #5
 80012a6:	2046      	movs	r0, #70	; 0x46
 80012a8:	f003 fb0e 	bl	80048c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80012ac:	2046      	movs	r0, #70	; 0x46
 80012ae:	f003 fb27 	bl	8004900 <HAL_NVIC_EnableIRQ>

}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023800 	.word	0x40023800

080012c0 <MX_FREERTOS_Init>:
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  fnd_com_modbus_rtu_init();
 80012c4:	f001 fb26 	bl	8002914 <fnd_com_modbus_rtu_init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue01 */
  Queue01Handle = osMessageQueueNew(16, sizeof(uint16_t), &Queue01_attributes);
 80012c8:	4a28      	ldr	r2, [pc, #160]	; (800136c <MX_FREERTOS_Init+0xac>)
 80012ca:	2102      	movs	r1, #2
 80012cc:	2010      	movs	r0, #16
 80012ce:	f008 fecf 	bl	800a070 <osMessageQueueNew>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a26      	ldr	r2, [pc, #152]	; (8001370 <MX_FREERTOS_Init+0xb0>)
 80012d6:	6013      	str	r3, [r2, #0]

  /* creation of Queue02 */
  Queue02Handle = osMessageQueueNew(16, sizeof(uint16_t), &Queue02_attributes);
 80012d8:	4a26      	ldr	r2, [pc, #152]	; (8001374 <MX_FREERTOS_Init+0xb4>)
 80012da:	2102      	movs	r1, #2
 80012dc:	2010      	movs	r0, #16
 80012de:	f008 fec7 	bl	800a070 <osMessageQueueNew>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a24      	ldr	r2, [pc, #144]	; (8001378 <MX_FREERTOS_Init+0xb8>)
 80012e6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task01 */
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 80012e8:	4a24      	ldr	r2, [pc, #144]	; (800137c <MX_FREERTOS_Init+0xbc>)
 80012ea:	2100      	movs	r1, #0
 80012ec:	4824      	ldr	r0, [pc, #144]	; (8001380 <MX_FREERTOS_Init+0xc0>)
 80012ee:	f008 fc33 	bl	8009b58 <osThreadNew>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4a23      	ldr	r2, [pc, #140]	; (8001384 <MX_FREERTOS_Init+0xc4>)
 80012f6:	6013      	str	r3, [r2, #0]

  /* creation of Task02 */
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 80012f8:	4a23      	ldr	r2, [pc, #140]	; (8001388 <MX_FREERTOS_Init+0xc8>)
 80012fa:	2100      	movs	r1, #0
 80012fc:	4823      	ldr	r0, [pc, #140]	; (800138c <MX_FREERTOS_Init+0xcc>)
 80012fe:	f008 fc2b 	bl	8009b58 <osThreadNew>
 8001302:	4603      	mov	r3, r0
 8001304:	4a22      	ldr	r2, [pc, #136]	; (8001390 <MX_FREERTOS_Init+0xd0>)
 8001306:	6013      	str	r3, [r2, #0]

  /* creation of Task03 */
  Task03Handle = osThreadNew(StartTask03, NULL, &Task03_attributes);
 8001308:	4a22      	ldr	r2, [pc, #136]	; (8001394 <MX_FREERTOS_Init+0xd4>)
 800130a:	2100      	movs	r1, #0
 800130c:	4822      	ldr	r0, [pc, #136]	; (8001398 <MX_FREERTOS_Init+0xd8>)
 800130e:	f008 fc23 	bl	8009b58 <osThreadNew>
 8001312:	4603      	mov	r3, r0
 8001314:	4a21      	ldr	r2, [pc, #132]	; (800139c <MX_FREERTOS_Init+0xdc>)
 8001316:	6013      	str	r3, [r2, #0]

  /* creation of Task04 */
  Task04Handle = osThreadNew(StartTask04, NULL, &Task04_attributes);
 8001318:	4a21      	ldr	r2, [pc, #132]	; (80013a0 <MX_FREERTOS_Init+0xe0>)
 800131a:	2100      	movs	r1, #0
 800131c:	4821      	ldr	r0, [pc, #132]	; (80013a4 <MX_FREERTOS_Init+0xe4>)
 800131e:	f008 fc1b 	bl	8009b58 <osThreadNew>
 8001322:	4603      	mov	r3, r0
 8001324:	4a20      	ldr	r2, [pc, #128]	; (80013a8 <MX_FREERTOS_Init+0xe8>)
 8001326:	6013      	str	r3, [r2, #0]

  /* creation of Task05 */
  Task05Handle = osThreadNew(StartTask05, NULL, &Task05_attributes);
 8001328:	4a20      	ldr	r2, [pc, #128]	; (80013ac <MX_FREERTOS_Init+0xec>)
 800132a:	2100      	movs	r1, #0
 800132c:	4820      	ldr	r0, [pc, #128]	; (80013b0 <MX_FREERTOS_Init+0xf0>)
 800132e:	f008 fc13 	bl	8009b58 <osThreadNew>
 8001332:	4603      	mov	r3, r0
 8001334:	4a1f      	ldr	r2, [pc, #124]	; (80013b4 <MX_FREERTOS_Init+0xf4>)
 8001336:	6013      	str	r3, [r2, #0]

  /* creation of Task06 */
  Task06Handle = osThreadNew(StartTask06, NULL, &Task06_attributes);
 8001338:	4a1f      	ldr	r2, [pc, #124]	; (80013b8 <MX_FREERTOS_Init+0xf8>)
 800133a:	2100      	movs	r1, #0
 800133c:	481f      	ldr	r0, [pc, #124]	; (80013bc <MX_FREERTOS_Init+0xfc>)
 800133e:	f008 fc0b 	bl	8009b58 <osThreadNew>
 8001342:	4603      	mov	r3, r0
 8001344:	4a1e      	ldr	r2, [pc, #120]	; (80013c0 <MX_FREERTOS_Init+0x100>)
 8001346:	6013      	str	r3, [r2, #0]

  /* creation of Task07 */
  Task07Handle = osThreadNew(StartTask07, NULL, &Task07_attributes);
 8001348:	4a1e      	ldr	r2, [pc, #120]	; (80013c4 <MX_FREERTOS_Init+0x104>)
 800134a:	2100      	movs	r1, #0
 800134c:	481e      	ldr	r0, [pc, #120]	; (80013c8 <MX_FREERTOS_Init+0x108>)
 800134e:	f008 fc03 	bl	8009b58 <osThreadNew>
 8001352:	4603      	mov	r3, r0
 8001354:	4a1d      	ldr	r2, [pc, #116]	; (80013cc <MX_FREERTOS_Init+0x10c>)
 8001356:	6013      	str	r3, [r2, #0]

  /* creation of Task08 */
  Task08Handle = osThreadNew(StartTask08, NULL, &Task08_attributes);
 8001358:	4a1d      	ldr	r2, [pc, #116]	; (80013d0 <MX_FREERTOS_Init+0x110>)
 800135a:	2100      	movs	r1, #0
 800135c:	481d      	ldr	r0, [pc, #116]	; (80013d4 <MX_FREERTOS_Init+0x114>)
 800135e:	f008 fbfb 	bl	8009b58 <osThreadNew>
 8001362:	4603      	mov	r3, r0
 8001364:	4a1c      	ldr	r2, [pc, #112]	; (80013d8 <MX_FREERTOS_Init+0x118>)
 8001366:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	0800f158 	.word	0x0800f158
 8001370:	20004c1c 	.word	0x20004c1c
 8001374:	0800f170 	.word	0x0800f170
 8001378:	20004c3c 	.word	0x20004c3c
 800137c:	0800f038 	.word	0x0800f038
 8001380:	080013dd 	.word	0x080013dd
 8001384:	20004c2c 	.word	0x20004c2c
 8001388:	0800f05c 	.word	0x0800f05c
 800138c:	080013eb 	.word	0x080013eb
 8001390:	20004c18 	.word	0x20004c18
 8001394:	0800f080 	.word	0x0800f080
 8001398:	080013f9 	.word	0x080013f9
 800139c:	20004c34 	.word	0x20004c34
 80013a0:	0800f0a4 	.word	0x0800f0a4
 80013a4:	0800140f 	.word	0x0800140f
 80013a8:	20004c20 	.word	0x20004c20
 80013ac:	0800f0c8 	.word	0x0800f0c8
 80013b0:	08001425 	.word	0x08001425
 80013b4:	20004c38 	.word	0x20004c38
 80013b8:	0800f0ec 	.word	0x0800f0ec
 80013bc:	0800143d 	.word	0x0800143d
 80013c0:	20004c30 	.word	0x20004c30
 80013c4:	0800f110 	.word	0x0800f110
 80013c8:	08001491 	.word	0x08001491
 80013cc:	20004c24 	.word	0x20004c24
 80013d0:	0800f134 	.word	0x0800f134
 80013d4:	080014a7 	.word	0x080014a7
 80013d8:	20004c28 	.word	0x20004c28

080013dc <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave1_wait();
 80013e4:	f001 fbd6 	bl	8002b94 <fnd_com_modbus_rtu_slave1_wait>
 80013e8:	e7fc      	b.n	80013e4 <StartTask01+0x8>

080013ea <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_slave2_wait();
 80013f2:	f001 fbd9 	bl	8002ba8 <fnd_com_modbus_rtu_slave2_wait>
 80013f6:	e7fc      	b.n	80013f2 <StartTask02+0x8>

080013f8 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_master1_read_write();
 8001400:	f001 fb32 	bl	8002a68 <fnd_com_modbus_rtu_master1_read_write>
    osDelay(1000);
 8001404:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001408:	f008 fc38 	bl	8009c7c <osDelay>
    fnd_com_modbus_rtu_master1_read_write();
 800140c:	e7f8      	b.n	8001400 <StartTask03+0x8>

0800140e <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for (;;)
  {
    fnd_com_modbus_rtu_master2_read_write();
 8001416:	f001 fb35 	bl	8002a84 <fnd_com_modbus_rtu_master2_read_write>
    osDelay(1000);
 800141a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800141e:	f008 fc2d 	bl	8009c7c <osDelay>
    fnd_com_modbus_rtu_master2_read_write();
 8001422:	e7f8      	b.n	8001416 <StartTask04+0x8>

08001424 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  fnd_output_stepper_init();
 800142c:	f002 fb32 	bl	8003a94 <fnd_output_stepper_init>
  /* Infinite loop */
  for (;;)
  {
    osDelay(10);
 8001430:	200a      	movs	r0, #10
 8001432:	f008 fc23 	bl	8009c7c <osDelay>
    fnd_output_stepper_10ms_tick();
 8001436:	f002 fbcf 	bl	8003bd8 <fnd_output_stepper_10ms_tick>
    osDelay(10);
 800143a:	e7f9      	b.n	8001430 <StartTask05+0xc>

0800143c <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  fnd_input_peripheral_init();
 8001444:	f001 fbba 	bl	8002bbc <fnd_input_peripheral_init>
  fnd_output_peripheral_init();
 8001448:	f002 f83c 	bl	80034c4 <fnd_output_peripheral_init>
  /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 800144c:	2064      	movs	r0, #100	; 0x64
 800144e:	f008 fc15 	bl	8009c7c <osDelay>
    fnd_input_update_value();
 8001452:	f001 fbbb 	bl	8002bcc <fnd_input_update_value>

    for (uint8_t i = 0; i < 13; i++)
 8001456:	2300      	movs	r3, #0
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	e011      	b.n	8001480 <StartTask06+0x44>
    {
      sys_regs.inputs[200 + i] = sys_regs.holdings[200 + i];
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	33c8      	adds	r3, #200	; 0xc8
 8001466:	4909      	ldr	r1, [pc, #36]	; (800148c <StartTask06+0x50>)
 8001468:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800146c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8001470:	4a06      	ldr	r2, [pc, #24]	; (800148c <StartTask06+0x50>)
 8001472:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001476:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 13; i++)
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	3301      	adds	r3, #1
 800147e:	73fb      	strb	r3, [r7, #15]
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	2b0c      	cmp	r3, #12
 8001484:	d9ea      	bls.n	800145c <StartTask06+0x20>
    }
    fnd_output_update_value();
 8001486:	f002 f82f 	bl	80034e8 <fnd_output_update_value>
    osDelay(100);
 800148a:	e7df      	b.n	800144c <StartTask06+0x10>
 800148c:	20005a58 	.word	0x20005a58

08001490 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1000);
 8001498:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800149c:	f008 fbee 	bl	8009c7c <osDelay>
    fnd_input_update_sht_value();
 80014a0:	f001 fc8a 	bl	8002db8 <fnd_input_update_sht_value>
    osDelay(1000);
 80014a4:	e7f8      	b.n	8001498 <StartTask07+0x8>

080014a6 <StartTask08>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask08 */
void StartTask08(void *argument)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask08 */

  /* Infinite loop */
  for (;;)
  {
    osDelay(1000);
 80014ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014b2:	f008 fbe3 	bl	8009c7c <osDelay>
 80014b6:	e7fa      	b.n	80014ae <StartTask08+0x8>

080014b8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08c      	sub	sp, #48	; 0x30
 80014bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014be:	f107 031c 	add.w	r3, r7, #28
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	61bb      	str	r3, [r7, #24]
 80014d2:	4b92      	ldr	r3, [pc, #584]	; (800171c <MX_GPIO_Init+0x264>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a91      	ldr	r2, [pc, #580]	; (800171c <MX_GPIO_Init+0x264>)
 80014d8:	f043 0310 	orr.w	r3, r3, #16
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b8f      	ldr	r3, [pc, #572]	; (800171c <MX_GPIO_Init+0x264>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0310 	and.w	r3, r3, #16
 80014e6:	61bb      	str	r3, [r7, #24]
 80014e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	4b8b      	ldr	r3, [pc, #556]	; (800171c <MX_GPIO_Init+0x264>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a8a      	ldr	r2, [pc, #552]	; (800171c <MX_GPIO_Init+0x264>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b88      	ldr	r3, [pc, #544]	; (800171c <MX_GPIO_Init+0x264>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	4b84      	ldr	r3, [pc, #528]	; (800171c <MX_GPIO_Init+0x264>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a83      	ldr	r2, [pc, #524]	; (800171c <MX_GPIO_Init+0x264>)
 8001510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b81      	ldr	r3, [pc, #516]	; (800171c <MX_GPIO_Init+0x264>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b7d      	ldr	r3, [pc, #500]	; (800171c <MX_GPIO_Init+0x264>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a7c      	ldr	r2, [pc, #496]	; (800171c <MX_GPIO_Init+0x264>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b7a      	ldr	r3, [pc, #488]	; (800171c <MX_GPIO_Init+0x264>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	4b76      	ldr	r3, [pc, #472]	; (800171c <MX_GPIO_Init+0x264>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a75      	ldr	r2, [pc, #468]	; (800171c <MX_GPIO_Init+0x264>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b73      	ldr	r3, [pc, #460]	; (800171c <MX_GPIO_Init+0x264>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b6f      	ldr	r3, [pc, #444]	; (800171c <MX_GPIO_Init+0x264>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a6e      	ldr	r2, [pc, #440]	; (800171c <MX_GPIO_Init+0x264>)
 8001564:	f043 0308 	orr.w	r3, r3, #8
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b6c      	ldr	r3, [pc, #432]	; (800171c <MX_GPIO_Init+0x264>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RLY2_Pin|RLY1_Pin|STEP_A8_Pin|STEP_A7_Pin
 8001576:	2200      	movs	r2, #0
 8001578:	f24f 51ff 	movw	r1, #62975	; 0xf5ff
 800157c:	4868      	ldr	r0, [pc, #416]	; (8001720 <MX_GPIO_Init+0x268>)
 800157e:	f003 ff83 	bl	8005488 <HAL_GPIO_WritePin>
                          |STEP_A6_Pin|STEP_A1_Pin|STEP_B8_Pin|STEP_B7_Pin
                          |STEP_B6_Pin|STEP_B5_Pin|STEP_B4_Pin|STEP_B3_Pin
                          |RLY4_Pin|RLY3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STEP_A5_Pin|STEP_A4_Pin|STEP_A3_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001588:	4866      	ldr	r0, [pc, #408]	; (8001724 <MX_GPIO_Init+0x26c>)
 800158a:	f003 ff7d 	bl	8005488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP_A2_Pin|STEP_B2_Pin|RSTN_Pin|EN3_Pin
 800158e:	2200      	movs	r2, #0
 8001590:	f24c 7104 	movw	r1, #50948	; 0xc704
 8001594:	4864      	ldr	r0, [pc, #400]	; (8001728 <MX_GPIO_Init+0x270>)
 8001596:	f003 ff77 	bl	8005488 <HAL_GPIO_WritePin>
                          |RLY6_Pin|RLY5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, STEP_B1_Pin|EN4_Pin|EN2_Pin, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	f248 4110 	movw	r1, #33808	; 0x8410
 80015a0:	4862      	ldr	r0, [pc, #392]	; (800172c <MX_GPIO_Init+0x274>)
 80015a2:	f003 ff71 	bl	8005488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015ac:	4860      	ldr	r0, [pc, #384]	; (8001730 <MX_GPIO_Init+0x278>)
 80015ae:	f003 ff6b 	bl	8005488 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = RLY2_Pin|RLY1_Pin|STEP_A8_Pin|STEP_A7_Pin
 80015b2:	f24f 53ff 	movw	r3, #62975	; 0xf5ff
 80015b6:	61fb      	str	r3, [r7, #28]
                          |STEP_A6_Pin|STEP_A1_Pin|STEP_B8_Pin|STEP_B7_Pin
                          |STEP_B6_Pin|STEP_B5_Pin|STEP_B4_Pin|STEP_B3_Pin
                          |RLY4_Pin|RLY3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2300      	movs	r3, #0
 80015c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015c4:	f107 031c 	add.w	r3, r7, #28
 80015c8:	4619      	mov	r1, r3
 80015ca:	4855      	ldr	r0, [pc, #340]	; (8001720 <MX_GPIO_Init+0x268>)
 80015cc:	f003 fda8 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STEP_A5_Pin|STEP_A4_Pin|STEP_A3_Pin;
 80015d0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80015d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d6:	2301      	movs	r3, #1
 80015d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015de:	2300      	movs	r3, #0
 80015e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	4619      	mov	r1, r3
 80015e8:	484e      	ldr	r0, [pc, #312]	; (8001724 <MX_GPIO_Init+0x26c>)
 80015ea:	f003 fd99 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015ee:	2303      	movs	r3, #3
 80015f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015f2:	2303      	movs	r3, #3
 80015f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015fa:	f107 031c 	add.w	r3, r7, #28
 80015fe:	4619      	mov	r1, r3
 8001600:	484c      	ldr	r0, [pc, #304]	; (8001734 <MX_GPIO_Init+0x27c>)
 8001602:	f003 fd8d 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8;
 8001606:	f44f 7399 	mov.w	r3, #306	; 0x132
 800160a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800160c:	2303      	movs	r3, #3
 800160e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001614:	f107 031c 	add.w	r3, r7, #28
 8001618:	4619      	mov	r1, r3
 800161a:	4842      	ldr	r0, [pc, #264]	; (8001724 <MX_GPIO_Init+0x26c>)
 800161c:	f003 fd80 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_12;
 8001620:	f241 0386 	movw	r3, #4230	; 0x1086
 8001624:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001626:	2303      	movs	r3, #3
 8001628:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 031c 	add.w	r3, r7, #28
 8001632:	4619      	mov	r1, r3
 8001634:	483e      	ldr	r0, [pc, #248]	; (8001730 <MX_GPIO_Init+0x278>)
 8001636:	f003 fd73 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = STEP_A2_Pin|STEP_B2_Pin|RSTN_Pin|EN3_Pin
 800163a:	f24c 7304 	movw	r3, #50948	; 0xc704
 800163e:	61fb      	str	r3, [r7, #28]
                          |RLY6_Pin|RLY5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001640:	2301      	movs	r3, #1
 8001642:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2300      	movs	r3, #0
 800164a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4619      	mov	r1, r3
 8001652:	4835      	ldr	r0, [pc, #212]	; (8001728 <MX_GPIO_Init+0x270>)
 8001654:	f003 fd64 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001658:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800165c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165e:	2303      	movs	r3, #3
 8001660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001666:	f107 031c 	add.w	r3, r7, #28
 800166a:	4619      	mov	r1, r3
 800166c:	482e      	ldr	r0, [pc, #184]	; (8001728 <MX_GPIO_Init+0x270>)
 800166e:	f003 fd57 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = STEP_B1_Pin|EN4_Pin|EN2_Pin;
 8001672:	f248 4310 	movw	r3, #33808	; 0x8410
 8001676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001684:	f107 031c 	add.w	r3, r7, #28
 8001688:	4619      	mov	r1, r3
 800168a:	4828      	ldr	r0, [pc, #160]	; (800172c <MX_GPIO_Init+0x274>)
 800168c:	f003 fd48 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI4_Pin
 8001690:	f647 030f 	movw	r3, #30735	; 0x780f
 8001694:	61fb      	str	r3, [r7, #28]
                          |IDB4_Pin|IDB3_Pin|IDB2_Pin|IDB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800169e:	f107 031c 	add.w	r3, r7, #28
 80016a2:	4619      	mov	r1, r3
 80016a4:	4821      	ldr	r0, [pc, #132]	; (800172c <MX_GPIO_Init+0x274>)
 80016a6:	f003 fd3b 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN1_Pin;
 80016aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN1_GPIO_Port, &GPIO_InitStruct);
 80016bc:	f107 031c 	add.w	r3, r7, #28
 80016c0:	4619      	mov	r1, r3
 80016c2:	481b      	ldr	r0, [pc, #108]	; (8001730 <MX_GPIO_Init+0x278>)
 80016c4:	f003 fd2c 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IDA4_Pin;
 80016c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ce:	2300      	movs	r3, #0
 80016d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(IDA4_GPIO_Port, &GPIO_InitStruct);
 80016d6:	f107 031c 	add.w	r3, r7, #28
 80016da:	4619      	mov	r1, r3
 80016dc:	4814      	ldr	r0, [pc, #80]	; (8001730 <MX_GPIO_Init+0x278>)
 80016de:	f003 fd1f 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IDA3_Pin|IDA2_Pin|IDA1_Pin;
 80016e2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e8:	2300      	movs	r3, #0
 80016ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	4619      	mov	r1, r3
 80016f6:	480b      	ldr	r0, [pc, #44]	; (8001724 <MX_GPIO_Init+0x26c>)
 80016f8:	f003 fd12 	bl	8005120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001700:	2303      	movs	r3, #3
 8001702:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4619      	mov	r1, r3
 800170e:	4807      	ldr	r0, [pc, #28]	; (800172c <MX_GPIO_Init+0x274>)
 8001710:	f003 fd06 	bl	8005120 <HAL_GPIO_Init>

}
 8001714:	bf00      	nop
 8001716:	3730      	adds	r7, #48	; 0x30
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40023800 	.word	0x40023800
 8001720:	40021000 	.word	0x40021000
 8001724:	40020800 	.word	0x40020800
 8001728:	40020400 	.word	0x40020400
 800172c:	40020c00 	.word	0x40020c00
 8001730:	40020000 	.word	0x40020000
 8001734:	40021c00 	.word	0x40021c00

08001738 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <MX_I2C1_Init+0x54>)
 800173e:	4a14      	ldr	r2, [pc, #80]	; (8001790 <MX_I2C1_Init+0x58>)
 8001740:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 5000;
 8001742:	4b12      	ldr	r3, [pc, #72]	; (800178c <MX_I2C1_Init+0x54>)
 8001744:	f241 3288 	movw	r2, #5000	; 0x1388
 8001748:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <MX_I2C1_Init+0x54>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001750:	4b0e      	ldr	r3, [pc, #56]	; (800178c <MX_I2C1_Init+0x54>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001756:	4b0d      	ldr	r3, [pc, #52]	; (800178c <MX_I2C1_Init+0x54>)
 8001758:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800175c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800175e:	4b0b      	ldr	r3, [pc, #44]	; (800178c <MX_I2C1_Init+0x54>)
 8001760:	2200      	movs	r2, #0
 8001762:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001764:	4b09      	ldr	r3, [pc, #36]	; (800178c <MX_I2C1_Init+0x54>)
 8001766:	2200      	movs	r2, #0
 8001768:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800176a:	4b08      	ldr	r3, [pc, #32]	; (800178c <MX_I2C1_Init+0x54>)
 800176c:	2200      	movs	r2, #0
 800176e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <MX_I2C1_Init+0x54>)
 8001772:	2200      	movs	r2, #0
 8001774:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <MX_I2C1_Init+0x54>)
 8001778:	f003 fea0 	bl	80054bc <HAL_I2C_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001782:	f000 f977 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20004c94 	.word	0x20004c94
 8001790:	40005400 	.word	0x40005400

08001794 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001798:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <MX_I2C3_Init+0x54>)
 800179a:	4a14      	ldr	r2, [pc, #80]	; (80017ec <MX_I2C3_Init+0x58>)
 800179c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 5000;
 800179e:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017a4:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017a6:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80017ac:	4b0e      	ldr	r3, [pc, #56]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017b2:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017b8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017ba:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017bc:	2200      	movs	r2, #0
 80017be:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80017c0:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017c6:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017cc:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80017d2:	4805      	ldr	r0, [pc, #20]	; (80017e8 <MX_I2C3_Init+0x54>)
 80017d4:	f003 fe72 	bl	80054bc <HAL_I2C_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_I2C3_Init+0x4e>
  {
    Error_Handler();
 80017de:	f000 f949 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20004c40 	.word	0x20004c40
 80017ec:	40005c00 	.word	0x40005c00

080017f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	; 0x30
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 031c 	add.w	r3, r7, #28
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a42      	ldr	r2, [pc, #264]	; (8001918 <HAL_I2C_MspInit+0x128>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d12c      	bne.n	800186c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	61bb      	str	r3, [r7, #24]
 8001816:	4b41      	ldr	r3, [pc, #260]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a40      	ldr	r2, [pc, #256]	; (800191c <HAL_I2C_MspInit+0x12c>)
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b3e      	ldr	r3, [pc, #248]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	61bb      	str	r3, [r7, #24]
 800182c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800182e:	23c0      	movs	r3, #192	; 0xc0
 8001830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001832:	2312      	movs	r3, #18
 8001834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183a:	2303      	movs	r3, #3
 800183c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800183e:	2304      	movs	r3, #4
 8001840:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	4619      	mov	r1, r3
 8001848:	4835      	ldr	r0, [pc, #212]	; (8001920 <HAL_I2C_MspInit+0x130>)
 800184a:	f003 fc69 	bl	8005120 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	4b32      	ldr	r3, [pc, #200]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	4a31      	ldr	r2, [pc, #196]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001858:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800185c:	6413      	str	r3, [r2, #64]	; 0x40
 800185e:	4b2f      	ldr	r3, [pc, #188]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001862:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800186a:	e050      	b.n	800190e <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a2c      	ldr	r2, [pc, #176]	; (8001924 <HAL_I2C_MspInit+0x134>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d14b      	bne.n	800190e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	4b28      	ldr	r3, [pc, #160]	; (800191c <HAL_I2C_MspInit+0x12c>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a27      	ldr	r2, [pc, #156]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001880:	f043 0304 	orr.w	r3, r3, #4
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b25      	ldr	r3, [pc, #148]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b21      	ldr	r3, [pc, #132]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a20      	ldr	r2, [pc, #128]	; (800191c <HAL_I2C_MspInit+0x12c>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b1e      	ldr	r3, [pc, #120]	; (800191c <HAL_I2C_MspInit+0x12c>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018b4:	2312      	movs	r3, #18
 80018b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018bc:	2303      	movs	r3, #3
 80018be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018c0:	2304      	movs	r3, #4
 80018c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018c4:	f107 031c 	add.w	r3, r7, #28
 80018c8:	4619      	mov	r1, r3
 80018ca:	4817      	ldr	r0, [pc, #92]	; (8001928 <HAL_I2C_MspInit+0x138>)
 80018cc:	f003 fc28 	bl	8005120 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018d6:	2312      	movs	r3, #18
 80018d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018de:	2303      	movs	r3, #3
 80018e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018e2:	2304      	movs	r3, #4
 80018e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 031c 	add.w	r3, r7, #28
 80018ea:	4619      	mov	r1, r3
 80018ec:	480f      	ldr	r0, [pc, #60]	; (800192c <HAL_I2C_MspInit+0x13c>)
 80018ee:	f003 fc17 	bl	8005120 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <HAL_I2C_MspInit+0x12c>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fa:	4a08      	ldr	r2, [pc, #32]	; (800191c <HAL_I2C_MspInit+0x12c>)
 80018fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001900:	6413      	str	r3, [r2, #64]	; 0x40
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_I2C_MspInit+0x12c>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
}
 800190e:	bf00      	nop
 8001910:	3730      	adds	r7, #48	; 0x30
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40005400 	.word	0x40005400
 800191c:	40023800 	.word	0x40023800
 8001920:	40020400 	.word	0x40020400
 8001924:	40005c00 	.word	0x40005c00
 8001928:	40020800 	.word	0x40020800
 800192c:	40020000 	.word	0x40020000

08001930 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001934:	f002 f968 	bl	8003c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001938:	f000 f820 	bl	800197c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800193c:	f7ff fdbc 	bl	80014b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001940:	f7ff fc50 	bl	80011e4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001944:	f7ff fa9c 	bl	8000e80 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001948:	f7ff fef6 	bl	8001738 <MX_I2C1_Init>
  MX_I2C3_Init();
 800194c:	f7ff ff22 	bl	8001794 <MX_I2C3_Init>
  MX_TIM1_Init();
 8001950:	f000 f9ec 	bl	8001d2c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001954:	f000 fa9a 	bl	8001e8c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001958:	f000 fb0e 	bl	8001f78 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800195c:	f000 fc62 	bl	8002224 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001960:	f000 fc8a 	bl	8002278 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001964:	f000 fcb2 	bl	80022cc <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001968:	f000 fcda 	bl	8002320 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800196c:	f008 f8aa 	bl	8009ac4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001970:	f7ff fca6 	bl	80012c0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001974:	f008 f8ca 	bl	8009b0c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001978:	e7fe      	b.n	8001978 <main+0x48>
	...

0800197c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b094      	sub	sp, #80	; 0x50
 8001980:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001982:	f107 0320 	add.w	r3, r7, #32
 8001986:	2230      	movs	r2, #48	; 0x30
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f00d f83a 	bl	800ea04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	4b28      	ldr	r3, [pc, #160]	; (8001a48 <SystemClock_Config+0xcc>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	4a27      	ldr	r2, [pc, #156]	; (8001a48 <SystemClock_Config+0xcc>)
 80019aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ae:	6413      	str	r3, [r2, #64]	; 0x40
 80019b0:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <SystemClock_Config+0xcc>)
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019bc:	2300      	movs	r3, #0
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	4b22      	ldr	r3, [pc, #136]	; (8001a4c <SystemClock_Config+0xd0>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a21      	ldr	r2, [pc, #132]	; (8001a4c <SystemClock_Config+0xd0>)
 80019c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <SystemClock_Config+0xd0>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019d8:	2302      	movs	r3, #2
 80019da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019dc:	2301      	movs	r3, #1
 80019de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e0:	2310      	movs	r3, #16
 80019e2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e4:	2302      	movs	r3, #2
 80019e6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019e8:	2300      	movs	r3, #0
 80019ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019ec:	2308      	movs	r3, #8
 80019ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019f0:	23a8      	movs	r3, #168	; 0xa8
 80019f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019f4:	2302      	movs	r3, #2
 80019f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019f8:	2304      	movs	r3, #4
 80019fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019fc:	f107 0320 	add.w	r3, r7, #32
 8001a00:	4618      	mov	r0, r3
 8001a02:	f004 fe1f 	bl	8006644 <HAL_RCC_OscConfig>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a0c:	f000 f832 	bl	8001a74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a10:	230f      	movs	r3, #15
 8001a12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a14:	2302      	movs	r3, #2
 8001a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a1c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a28:	f107 030c 	add.w	r3, r7, #12
 8001a2c:	2105      	movs	r1, #5
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f005 f880 	bl	8006b34 <HAL_RCC_ClockConfig>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a3a:	f000 f81b 	bl	8001a74 <Error_Handler>
  }
}
 8001a3e:	bf00      	nop
 8001a40:	3750      	adds	r7, #80	; 0x50
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40007000 	.word	0x40007000

08001a50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a04      	ldr	r2, [pc, #16]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d101      	bne.n	8001a66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a62:	f002 f8f3 	bl	8003c4c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40002000 	.word	0x40002000

08001a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a78:	b672      	cpsid	i
}
 8001a7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <Error_Handler+0x8>
	...

08001a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_MspInit+0x54>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	4a11      	ldr	r2, [pc, #68]	; (8001ad4 <HAL_MspInit+0x54>)
 8001a90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a94:	6453      	str	r3, [r2, #68]	; 0x44
 8001a96:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <HAL_MspInit+0x54>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	603b      	str	r3, [r7, #0]
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <HAL_MspInit+0x54>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ad4 <HAL_MspInit+0x54>)
 8001aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_MspInit+0x54>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aba:	603b      	str	r3, [r7, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	210f      	movs	r1, #15
 8001ac2:	f06f 0001 	mvn.w	r0, #1
 8001ac6:	f002 feff 	bl	80048c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08c      	sub	sp, #48	; 0x30
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	202d      	movs	r0, #45	; 0x2d
 8001aee:	f002 feeb 	bl	80048c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001af2:	202d      	movs	r0, #45	; 0x2d
 8001af4:	f002 ff04 	bl	8004900 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	4b1f      	ldr	r3, [pc, #124]	; (8001b7c <HAL_InitTick+0xa4>)
 8001afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b00:	4a1e      	ldr	r2, [pc, #120]	; (8001b7c <HAL_InitTick+0xa4>)
 8001b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b06:	6413      	str	r3, [r2, #64]	; 0x40
 8001b08:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <HAL_InitTick+0xa4>)
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b14:	f107 0210 	add.w	r2, r7, #16
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f005 f9d8 	bl	8006ed4 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001b24:	f005 f9ae 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b30:	4a13      	ldr	r2, [pc, #76]	; (8001b80 <HAL_InitTick+0xa8>)
 8001b32:	fba2 2303 	umull	r2, r3, r2, r3
 8001b36:	0c9b      	lsrs	r3, r3, #18
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <HAL_InitTick+0xac>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	; (8001b88 <HAL_InitTick+0xb0>)
 8001b40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <HAL_InitTick+0xac>)
 8001b44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b48:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001b4a:	4a0e      	ldr	r2, [pc, #56]	; (8001b84 <HAL_InitTick+0xac>)
 8001b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b4e:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <HAL_InitTick+0xac>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <HAL_InitTick+0xac>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8001b5c:	4809      	ldr	r0, [pc, #36]	; (8001b84 <HAL_InitTick+0xac>)
 8001b5e:	f005 f9eb 	bl	8006f38 <HAL_TIM_Base_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d104      	bne.n	8001b72 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8001b68:	4806      	ldr	r0, [pc, #24]	; (8001b84 <HAL_InitTick+0xac>)
 8001b6a:	f005 fa35 	bl	8006fd8 <HAL_TIM_Base_Start_IT>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	e000      	b.n	8001b74 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3730      	adds	r7, #48	; 0x30
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	431bde83 	.word	0x431bde83
 8001b84:	20004ce8 	.word	0x20004ce8
 8001b88:	40002000 	.word	0x40002000

08001b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <NMI_Handler+0x4>

08001b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b96:	e7fe      	b.n	8001b96 <HardFault_Handler+0x4>

08001b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b9c:	e7fe      	b.n	8001b9c <MemManage_Handler+0x4>

08001b9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ba2:	e7fe      	b.n	8001ba2 <BusFault_Handler+0x4>

08001ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba8:	e7fe      	b.n	8001ba8 <UsageFault_Handler+0x4>

08001baa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001baa:	b480      	push	{r7}
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001bbc:	4802      	ldr	r0, [pc, #8]	; (8001bc8 <DMA1_Stream1_IRQHandler+0x10>)
 8001bbe:	f003 f845 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20004ec8 	.word	0x20004ec8

08001bcc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001bd0:	4802      	ldr	r0, [pc, #8]	; (8001bdc <DMA1_Stream3_IRQHandler+0x10>)
 8001bd2:	f003 f83b 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20004f6c 	.word	0x20004f6c

08001be0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001be4:	4802      	ldr	r0, [pc, #8]	; (8001bf0 <DMA1_Stream5_IRQHandler+0x10>)
 8001be6:	f003 f831 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20004e08 	.word	0x20004e08

08001bf4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001bf8:	4802      	ldr	r0, [pc, #8]	; (8001c04 <DMA1_Stream6_IRQHandler+0x10>)
 8001bfa:	f003 f827 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200050ec 	.word	0x200050ec

08001c08 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c0c:	4802      	ldr	r0, [pc, #8]	; (8001c18 <ADC_IRQHandler+0x10>)
 8001c0e:	f002 f880 	bl	8003d12 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20004b70 	.word	0x20004b70

08001c1c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c20:	4802      	ldr	r0, [pc, #8]	; (8001c2c <TIM3_IRQHandler+0x10>)
 8001c22:	f005 fced 	bl	8007600 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20004d30 	.word	0x20004d30

08001c30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart1);
 8001c34:	4803      	ldr	r0, [pc, #12]	; (8001c44 <USART1_IRQHandler+0x14>)
 8001c36:	f000 fea1 	bl	800297c <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c3a:	4802      	ldr	r0, [pc, #8]	; (8001c44 <USART1_IRQHandler+0x14>)
 8001c3c:	f006 fec4 	bl	80089c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	2000514c 	.word	0x2000514c

08001c48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart2);
 8001c4c:	4803      	ldr	r0, [pc, #12]	; (8001c5c <USART2_IRQHandler+0x14>)
 8001c4e:	f000 fe95 	bl	800297c <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c52:	4802      	ldr	r0, [pc, #8]	; (8001c5c <USART2_IRQHandler+0x14>)
 8001c54:	f006 feb8 	bl	80089c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	200051d4 	.word	0x200051d4

08001c60 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart3);
 8001c64:	4803      	ldr	r0, [pc, #12]	; (8001c74 <USART3_IRQHandler+0x14>)
 8001c66:	f000 fe89 	bl	800297c <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c6a:	4802      	ldr	r0, [pc, #8]	; (8001c74 <USART3_IRQHandler+0x14>)
 8001c6c:	f006 feac 	bl	80089c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20004f28 	.word	0x20004f28

08001c78 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001c7e:	f005 fcbf 	bl	8007600 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20004ce8 	.word	0x20004ce8

08001c8c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c90:	4802      	ldr	r0, [pc, #8]	; (8001c9c <DMA2_Stream0_IRQHandler+0x10>)
 8001c92:	f002 ffdb 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20004bb8 	.word	0x20004bb8

08001ca0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <DMA2_Stream1_IRQHandler+0x10>)
 8001ca6:	f002 ffd1 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20004e68 	.word	0x20004e68

08001cb4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001cb8:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <DMA2_Stream2_IRQHandler+0x10>)
 8001cba:	f002 ffc7 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	2000508c 	.word	0x2000508c

08001cc8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <DMA2_Stream6_IRQHandler+0x10>)
 8001cce:	f002 ffbd 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	2000502c 	.word	0x2000502c

08001cdc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <DMA2_Stream7_IRQHandler+0x10>)
 8001ce2:	f002 ffb3 	bl	8004c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20004fcc 	.word	0x20004fcc

08001cf0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  fnd_com_modbus_rtu_uart_idle_irq(&huart6);
 8001cf4:	4803      	ldr	r0, [pc, #12]	; (8001d04 <USART6_IRQHandler+0x14>)
 8001cf6:	f000 fe41 	bl	800297c <fnd_com_modbus_rtu_uart_idle_irq>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001cfa:	4802      	ldr	r0, [pc, #8]	; (8001d04 <USART6_IRQHandler+0x14>)
 8001cfc:	f006 fe64 	bl	80089c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20005190 	.word	0x20005190

08001d08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <SystemInit+0x20>)
 8001d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d12:	4a05      	ldr	r2, [pc, #20]	; (8001d28 <SystemInit+0x20>)
 8001d14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b096      	sub	sp, #88	; 0x58
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d32:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d40:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
 8001d58:	611a      	str	r2, [r3, #16]
 8001d5a:	615a      	str	r2, [r3, #20]
 8001d5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d5e:	1d3b      	adds	r3, r7, #4
 8001d60:	2220      	movs	r2, #32
 8001d62:	2100      	movs	r1, #0
 8001d64:	4618      	mov	r0, r3
 8001d66:	f00c fe4d 	bl	800ea04 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d6a:	4b46      	ldr	r3, [pc, #280]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d6c:	4a46      	ldr	r2, [pc, #280]	; (8001e88 <MX_TIM1_Init+0x15c>)
 8001d6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001d70:	4b44      	ldr	r3, [pc, #272]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d72:	22a7      	movs	r2, #167	; 0xa7
 8001d74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d76:	4b43      	ldr	r3, [pc, #268]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001d7c:	4b41      	ldr	r3, [pc, #260]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d84:	4b3f      	ldr	r3, [pc, #252]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d8a:	4b3e      	ldr	r3, [pc, #248]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d90:	4b3c      	ldr	r3, [pc, #240]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d96:	483b      	ldr	r0, [pc, #236]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001d98:	f005 f8ce 	bl	8006f38 <HAL_TIM_Base_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001da2:	f7ff fe67 	bl	8001a74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001daa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001db0:	4619      	mov	r1, r3
 8001db2:	4834      	ldr	r0, [pc, #208]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001db4:	f005 fe8a 	bl	8007acc <HAL_TIM_ConfigClockSource>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001dbe:	f7ff fe59 	bl	8001a74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dc2:	4830      	ldr	r0, [pc, #192]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001dc4:	f005 f978 	bl	80070b8 <HAL_TIM_PWM_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001dce:	f7ff fe51 	bl	8001a74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dda:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001dde:	4619      	mov	r1, r3
 8001de0:	4828      	ldr	r0, [pc, #160]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001de2:	f006 fb93 	bl	800850c <HAL_TIMEx_MasterConfigSynchronization>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001dec:	f7ff fe42 	bl	8001a74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001df0:	2360      	movs	r3, #96	; 0x60
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 300;
 8001df4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001df8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e02:	2300      	movs	r3, #0
 8001e04:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e06:	2300      	movs	r3, #0
 8001e08:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e12:	2200      	movs	r2, #0
 8001e14:	4619      	mov	r1, r3
 8001e16:	481b      	ldr	r0, [pc, #108]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001e18:	f005 fd96 	bl	8007948 <HAL_TIM_PWM_ConfigChannel>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001e22:	f7ff fe27 	bl	8001a74 <Error_Handler>
  }
  sConfigOC.Pulse = 600;
 8001e26:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e30:	2204      	movs	r2, #4
 8001e32:	4619      	mov	r1, r3
 8001e34:	4813      	ldr	r0, [pc, #76]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001e36:	f005 fd87 	bl	8007948 <HAL_TIM_PWM_ConfigChannel>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001e40:	f7ff fe18 	bl	8001a74 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e44:	2300      	movs	r3, #0
 8001e46:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e5c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	4619      	mov	r1, r3
 8001e66:	4807      	ldr	r0, [pc, #28]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001e68:	f006 fbcc 	bl	8008604 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001e72:	f7ff fdff 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e76:	4803      	ldr	r0, [pc, #12]	; (8001e84 <MX_TIM1_Init+0x158>)
 8001e78:	f000 f974 	bl	8002164 <HAL_TIM_MspPostInit>

}
 8001e7c:	bf00      	nop
 8001e7e:	3758      	adds	r7, #88	; 0x58
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20004d78 	.word	0x20004d78
 8001e88:	40010000 	.word	0x40010000

08001e8c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08e      	sub	sp, #56	; 0x38
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]
 8001e9c:	609a      	str	r2, [r3, #8]
 8001e9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea0:	f107 0320 	add.w	r3, r7, #32
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
 8001eb8:	615a      	str	r2, [r3, #20]
 8001eba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ebc:	4b2d      	ldr	r3, [pc, #180]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001ebe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ec2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8001ec4:	4b2b      	ldr	r3, [pc, #172]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001ec6:	22a7      	movs	r2, #167	; 0xa7
 8001ec8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eca:	4b2a      	ldr	r3, [pc, #168]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001ed0:	4b28      	ldr	r3, [pc, #160]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001ed2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ed6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed8:	4b26      	ldr	r3, [pc, #152]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ede:	4b25      	ldr	r3, [pc, #148]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ee4:	4823      	ldr	r0, [pc, #140]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001ee6:	f005 f827 	bl	8006f38 <HAL_TIM_Base_Init>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001ef0:	f7ff fdc0 	bl	8001a74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001efa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001efe:	4619      	mov	r1, r3
 8001f00:	481c      	ldr	r0, [pc, #112]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001f02:	f005 fde3 	bl	8007acc <HAL_TIM_ConfigClockSource>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001f0c:	f7ff fdb2 	bl	8001a74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f10:	4818      	ldr	r0, [pc, #96]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001f12:	f005 f8d1 	bl	80070b8 <HAL_TIM_PWM_Init>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001f1c:	f7ff fdaa 	bl	8001a74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f20:	2300      	movs	r3, #0
 8001f22:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f28:	f107 0320 	add.w	r3, r7, #32
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4811      	ldr	r0, [pc, #68]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001f30:	f006 faec 	bl	800850c <HAL_TIMEx_MasterConfigSynchronization>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001f3a:	f7ff fd9b 	bl	8001a74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f3e:	2360      	movs	r3, #96	; 0x60
 8001f40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001f42:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f50:	1d3b      	adds	r3, r7, #4
 8001f52:	2204      	movs	r2, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4807      	ldr	r0, [pc, #28]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001f58:	f005 fcf6 	bl	8007948 <HAL_TIM_PWM_ConfigChannel>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001f62:	f7ff fd87 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f66:	4803      	ldr	r0, [pc, #12]	; (8001f74 <MX_TIM2_Init+0xe8>)
 8001f68:	f000 f8fc 	bl	8002164 <HAL_TIM_MspPostInit>

}
 8001f6c:	bf00      	nop
 8001f6e:	3738      	adds	r7, #56	; 0x38
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20004dc0 	.word	0x20004dc0

08001f78 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f7e:	f107 0318 	add.w	r3, r7, #24
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	609a      	str	r2, [r3, #8]
 8001f8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f8c:	f107 0310 	add.w	r3, r7, #16
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f96:	463b      	mov	r3, r7
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fa2:	4b31      	ldr	r3, [pc, #196]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001fa4:	4a31      	ldr	r2, [pc, #196]	; (800206c <MX_TIM3_Init+0xf4>)
 8001fa6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001fa8:	4b2f      	ldr	r3, [pc, #188]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fae:	4b2e      	ldr	r3, [pc, #184]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001fb4:	4b2c      	ldr	r3, [pc, #176]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001fb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbc:	4b2a      	ldr	r3, [pc, #168]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc2:	4b29      	ldr	r3, [pc, #164]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001fc8:	4827      	ldr	r0, [pc, #156]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001fca:	f004 ffb5 	bl	8006f38 <HAL_TIM_Base_Init>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001fd4:	f7ff fd4e 	bl	8001a74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fdc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fde:	f107 0318 	add.w	r3, r7, #24
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4820      	ldr	r0, [pc, #128]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001fe6:	f005 fd71 	bl	8007acc <HAL_TIM_ConfigClockSource>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ff0:	f7ff fd40 	bl	8001a74 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001ff4:	481c      	ldr	r0, [pc, #112]	; (8002068 <MX_TIM3_Init+0xf0>)
 8001ff6:	f005 f981 	bl	80072fc <HAL_TIM_IC_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002000:	f7ff fd38 	bl	8001a74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002004:	2300      	movs	r3, #0
 8002006:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	4619      	mov	r1, r3
 8002012:	4815      	ldr	r0, [pc, #84]	; (8002068 <MX_TIM3_Init+0xf0>)
 8002014:	f006 fa7a 	bl	800850c <HAL_TIMEx_MasterConfigSynchronization>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800201e:	f7ff fd29 	bl	8001a74 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002022:	2300      	movs	r3, #0
 8002024:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002026:	2301      	movs	r3, #1
 8002028:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800202a:	2300      	movs	r3, #0
 800202c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002032:	463b      	mov	r3, r7
 8002034:	2200      	movs	r2, #0
 8002036:	4619      	mov	r1, r3
 8002038:	480b      	ldr	r0, [pc, #44]	; (8002068 <MX_TIM3_Init+0xf0>)
 800203a:	f005 fbe9 	bl	8007810 <HAL_TIM_IC_ConfigChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002044:	f7ff fd16 	bl	8001a74 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002048:	463b      	mov	r3, r7
 800204a:	2204      	movs	r2, #4
 800204c:	4619      	mov	r1, r3
 800204e:	4806      	ldr	r0, [pc, #24]	; (8002068 <MX_TIM3_Init+0xf0>)
 8002050:	f005 fbde 	bl	8007810 <HAL_TIM_IC_ConfigChannel>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 800205a:	f7ff fd0b 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800205e:	bf00      	nop
 8002060:	3728      	adds	r7, #40	; 0x28
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20004d30 	.word	0x20004d30
 800206c:	40000400 	.word	0x40000400

08002070 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b08c      	sub	sp, #48	; 0x30
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	f107 031c 	add.w	r3, r7, #28
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a31      	ldr	r2, [pc, #196]	; (8002154 <HAL_TIM_Base_MspInit+0xe4>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10e      	bne.n	80020b0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	4b30      	ldr	r3, [pc, #192]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	4a2f      	ldr	r2, [pc, #188]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6453      	str	r3, [r2, #68]	; 0x44
 80020a2:	4b2d      	ldr	r3, [pc, #180]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 80020a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	61bb      	str	r3, [r7, #24]
 80020ac:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020ae:	e04c      	b.n	800214a <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM2)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b8:	d10e      	bne.n	80020d8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	4b26      	ldr	r3, [pc, #152]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	4a25      	ldr	r2, [pc, #148]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ca:	4b23      	ldr	r3, [pc, #140]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	617b      	str	r3, [r7, #20]
 80020d4:	697b      	ldr	r3, [r7, #20]
}
 80020d6:	e038      	b.n	800214a <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM3)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a1f      	ldr	r2, [pc, #124]	; (800215c <HAL_TIM_Base_MspInit+0xec>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d133      	bne.n	800214a <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	4a1b      	ldr	r2, [pc, #108]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	6413      	str	r3, [r2, #64]	; 0x40
 80020f2:	4b19      	ldr	r3, [pc, #100]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b15      	ldr	r3, [pc, #84]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a14      	ldr	r2, [pc, #80]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 8002108:	f043 0302 	orr.w	r3, r3, #2
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b12      	ldr	r3, [pc, #72]	; (8002158 <HAL_TIM_Base_MspInit+0xe8>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN1_SPD_Pin|FAN2_SPD_Pin;
 800211a:	2330      	movs	r3, #48	; 0x30
 800211c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	2300      	movs	r3, #0
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800212a:	2302      	movs	r3, #2
 800212c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212e:	f107 031c 	add.w	r3, r7, #28
 8002132:	4619      	mov	r1, r3
 8002134:	480a      	ldr	r0, [pc, #40]	; (8002160 <HAL_TIM_Base_MspInit+0xf0>)
 8002136:	f002 fff3 	bl	8005120 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800213a:	2200      	movs	r2, #0
 800213c:	2105      	movs	r1, #5
 800213e:	201d      	movs	r0, #29
 8002140:	f002 fbc2 	bl	80048c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002144:	201d      	movs	r0, #29
 8002146:	f002 fbdb 	bl	8004900 <HAL_NVIC_EnableIRQ>
}
 800214a:	bf00      	nop
 800214c:	3730      	adds	r7, #48	; 0x30
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40010000 	.word	0x40010000
 8002158:	40023800 	.word	0x40023800
 800215c:	40000400 	.word	0x40000400
 8002160:	40020400 	.word	0x40020400

08002164 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08a      	sub	sp, #40	; 0x28
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216c:	f107 0314 	add.w	r3, r7, #20
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a24      	ldr	r2, [pc, #144]	; (8002214 <HAL_TIM_MspPostInit+0xb0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d11f      	bne.n	80021c6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b23      	ldr	r3, [pc, #140]	; (8002218 <HAL_TIM_MspPostInit+0xb4>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a22      	ldr	r2, [pc, #136]	; (8002218 <HAL_TIM_MspPostInit+0xb4>)
 8002190:	f043 0310 	orr.w	r3, r3, #16
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b20      	ldr	r3, [pc, #128]	; (8002218 <HAL_TIM_MspPostInit+0xb4>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = FAN1_PWM_Pin|FAN2_PWM_Pin;
 80021a2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80021a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b0:	2300      	movs	r3, #0
 80021b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021b4:	2301      	movs	r3, #1
 80021b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	4817      	ldr	r0, [pc, #92]	; (800221c <HAL_TIM_MspPostInit+0xb8>)
 80021c0:	f002 ffae 	bl	8005120 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021c4:	e022      	b.n	800220c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ce:	d11d      	bne.n	800220c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	4b10      	ldr	r3, [pc, #64]	; (8002218 <HAL_TIM_MspPostInit+0xb4>)
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	4a0f      	ldr	r2, [pc, #60]	; (8002218 <HAL_TIM_MspPostInit+0xb4>)
 80021da:	f043 0302 	orr.w	r3, r3, #2
 80021de:	6313      	str	r3, [r2, #48]	; 0x30
 80021e0:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <HAL_TIM_MspPostInit+0xb4>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	60fb      	str	r3, [r7, #12]
 80021ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VALVE_PWM_Pin;
 80021ec:	2308      	movs	r3, #8
 80021ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f8:	2300      	movs	r3, #0
 80021fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021fc:	2301      	movs	r3, #1
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VALVE_PWM_GPIO_Port, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	4806      	ldr	r0, [pc, #24]	; (8002220 <HAL_TIM_MspPostInit+0xbc>)
 8002208:	f002 ff8a 	bl	8005120 <HAL_GPIO_Init>
}
 800220c:	bf00      	nop
 800220e:	3728      	adds	r7, #40	; 0x28
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40010000 	.word	0x40010000
 8002218:	40023800 	.word	0x40023800
 800221c:	40021000 	.word	0x40021000
 8002220:	40020400 	.word	0x40020400

08002224 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002228:	4b11      	ldr	r3, [pc, #68]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800222a:	4a12      	ldr	r2, [pc, #72]	; (8002274 <MX_USART1_UART_Init+0x50>)
 800222c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800222e:	4b10      	ldr	r3, [pc, #64]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002230:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002234:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002238:	2200      	movs	r2, #0
 800223a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800223e:	2200      	movs	r2, #0
 8002240:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002242:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002244:	2200      	movs	r2, #0
 8002246:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800224a:	220c      	movs	r2, #12
 800224c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800224e:	4b08      	ldr	r3, [pc, #32]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800225a:	4805      	ldr	r0, [pc, #20]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800225c:	f006 fa38 	bl	80086d0 <HAL_UART_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002266:	f7ff fc05 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	2000514c 	.word	0x2000514c
 8002274:	40011000 	.word	0x40011000

08002278 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 800227e:	4a12      	ldr	r2, [pc, #72]	; (80022c8 <MX_USART2_UART_Init+0x50>)
 8002280:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002282:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 8002284:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002288:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800228a:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 800228c:	2200      	movs	r2, #0
 800228e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002290:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 8002292:	2200      	movs	r2, #0
 8002294:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002296:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 8002298:	2200      	movs	r2, #0
 800229a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800229c:	4b09      	ldr	r3, [pc, #36]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 800229e:	220c      	movs	r2, #12
 80022a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022a2:	4b08      	ldr	r3, [pc, #32]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a8:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ae:	4805      	ldr	r0, [pc, #20]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 80022b0:	f006 fa0e 	bl	80086d0 <HAL_UART_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022ba:	f7ff fbdb 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	200051d4 	.word	0x200051d4
 80022c8:	40004400 	.word	0x40004400

080022cc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022d0:	4b11      	ldr	r3, [pc, #68]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022d2:	4a12      	ldr	r2, [pc, #72]	; (800231c <MX_USART3_UART_Init+0x50>)
 80022d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022d8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80022dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022de:	4b0e      	ldr	r3, [pc, #56]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022ea:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022f0:	4b09      	ldr	r3, [pc, #36]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022f2:	220c      	movs	r2, #12
 80022f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022f6:	4b08      	ldr	r3, [pc, #32]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022fc:	4b06      	ldr	r3, [pc, #24]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 80022fe:	2200      	movs	r2, #0
 8002300:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002302:	4805      	ldr	r0, [pc, #20]	; (8002318 <MX_USART3_UART_Init+0x4c>)
 8002304:	f006 f9e4 	bl	80086d0 <HAL_UART_Init>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800230e:	f7ff fbb1 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20004f28 	.word	0x20004f28
 800231c:	40004800 	.word	0x40004800

08002320 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <MX_USART6_UART_Init+0x4c>)
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <MX_USART6_UART_Init+0x50>)
 8002328:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <MX_USART6_UART_Init+0x4c>)
 800232c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002330:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002332:	4b0e      	ldr	r3, [pc, #56]	; (800236c <MX_USART6_UART_Init+0x4c>)
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <MX_USART6_UART_Init+0x4c>)
 800233a:	2200      	movs	r2, #0
 800233c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800233e:	4b0b      	ldr	r3, [pc, #44]	; (800236c <MX_USART6_UART_Init+0x4c>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <MX_USART6_UART_Init+0x4c>)
 8002346:	220c      	movs	r2, #12
 8002348:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800234a:	4b08      	ldr	r3, [pc, #32]	; (800236c <MX_USART6_UART_Init+0x4c>)
 800234c:	2200      	movs	r2, #0
 800234e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <MX_USART6_UART_Init+0x4c>)
 8002352:	2200      	movs	r2, #0
 8002354:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002356:	4805      	ldr	r0, [pc, #20]	; (800236c <MX_USART6_UART_Init+0x4c>)
 8002358:	f006 f9ba 	bl	80086d0 <HAL_UART_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002362:	f7ff fb87 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20005190 	.word	0x20005190
 8002370:	40011400 	.word	0x40011400

08002374 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b090      	sub	sp, #64	; 0x40
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a97      	ldr	r2, [pc, #604]	; (80025f0 <HAL_UART_MspInit+0x27c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	f040 8093 	bne.w	80024be <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002398:	2300      	movs	r3, #0
 800239a:	62bb      	str	r3, [r7, #40]	; 0x28
 800239c:	4b95      	ldr	r3, [pc, #596]	; (80025f4 <HAL_UART_MspInit+0x280>)
 800239e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a0:	4a94      	ldr	r2, [pc, #592]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80023a2:	f043 0310 	orr.w	r3, r3, #16
 80023a6:	6453      	str	r3, [r2, #68]	; 0x44
 80023a8:	4b92      	ldr	r3, [pc, #584]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80023aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80023b2:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b4:	2300      	movs	r3, #0
 80023b6:	627b      	str	r3, [r7, #36]	; 0x24
 80023b8:	4b8e      	ldr	r3, [pc, #568]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80023ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023bc:	4a8d      	ldr	r2, [pc, #564]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80023be:	f043 0301 	orr.w	r3, r3, #1
 80023c2:	6313      	str	r3, [r2, #48]	; 0x30
 80023c4:	4b8b      	ldr	r3, [pc, #556]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80023c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023d0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023de:	2303      	movs	r3, #3
 80023e0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023e2:	2307      	movs	r3, #7
 80023e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ea:	4619      	mov	r1, r3
 80023ec:	4882      	ldr	r0, [pc, #520]	; (80025f8 <HAL_UART_MspInit+0x284>)
 80023ee:	f002 fe97 	bl	8005120 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80023f2:	4b82      	ldr	r3, [pc, #520]	; (80025fc <HAL_UART_MspInit+0x288>)
 80023f4:	4a82      	ldr	r2, [pc, #520]	; (8002600 <HAL_UART_MspInit+0x28c>)
 80023f6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80023f8:	4b80      	ldr	r3, [pc, #512]	; (80025fc <HAL_UART_MspInit+0x288>)
 80023fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023fe:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002400:	4b7e      	ldr	r3, [pc, #504]	; (80025fc <HAL_UART_MspInit+0x288>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002406:	4b7d      	ldr	r3, [pc, #500]	; (80025fc <HAL_UART_MspInit+0x288>)
 8002408:	2200      	movs	r2, #0
 800240a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800240c:	4b7b      	ldr	r3, [pc, #492]	; (80025fc <HAL_UART_MspInit+0x288>)
 800240e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002412:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002414:	4b79      	ldr	r3, [pc, #484]	; (80025fc <HAL_UART_MspInit+0x288>)
 8002416:	2200      	movs	r2, #0
 8002418:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800241a:	4b78      	ldr	r3, [pc, #480]	; (80025fc <HAL_UART_MspInit+0x288>)
 800241c:	2200      	movs	r2, #0
 800241e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002420:	4b76      	ldr	r3, [pc, #472]	; (80025fc <HAL_UART_MspInit+0x288>)
 8002422:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002426:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002428:	4b74      	ldr	r3, [pc, #464]	; (80025fc <HAL_UART_MspInit+0x288>)
 800242a:	2200      	movs	r2, #0
 800242c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800242e:	4b73      	ldr	r3, [pc, #460]	; (80025fc <HAL_UART_MspInit+0x288>)
 8002430:	2200      	movs	r2, #0
 8002432:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002434:	4871      	ldr	r0, [pc, #452]	; (80025fc <HAL_UART_MspInit+0x288>)
 8002436:	f002 fa71 	bl	800491c <HAL_DMA_Init>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002440:	f7ff fb18 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a6d      	ldr	r2, [pc, #436]	; (80025fc <HAL_UART_MspInit+0x288>)
 8002448:	639a      	str	r2, [r3, #56]	; 0x38
 800244a:	4a6c      	ldr	r2, [pc, #432]	; (80025fc <HAL_UART_MspInit+0x288>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002450:	4b6c      	ldr	r3, [pc, #432]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002452:	4a6d      	ldr	r2, [pc, #436]	; (8002608 <HAL_UART_MspInit+0x294>)
 8002454:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002456:	4b6b      	ldr	r3, [pc, #428]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002458:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800245c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800245e:	4b69      	ldr	r3, [pc, #420]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002460:	2240      	movs	r2, #64	; 0x40
 8002462:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002464:	4b67      	ldr	r3, [pc, #412]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002466:	2200      	movs	r2, #0
 8002468:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800246a:	4b66      	ldr	r3, [pc, #408]	; (8002604 <HAL_UART_MspInit+0x290>)
 800246c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002470:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002472:	4b64      	ldr	r3, [pc, #400]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002478:	4b62      	ldr	r3, [pc, #392]	; (8002604 <HAL_UART_MspInit+0x290>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800247e:	4b61      	ldr	r3, [pc, #388]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002480:	2200      	movs	r2, #0
 8002482:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002484:	4b5f      	ldr	r3, [pc, #380]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002486:	2200      	movs	r2, #0
 8002488:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800248a:	4b5e      	ldr	r3, [pc, #376]	; (8002604 <HAL_UART_MspInit+0x290>)
 800248c:	2200      	movs	r2, #0
 800248e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002490:	485c      	ldr	r0, [pc, #368]	; (8002604 <HAL_UART_MspInit+0x290>)
 8002492:	f002 fa43 	bl	800491c <HAL_DMA_Init>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 800249c:	f7ff faea 	bl	8001a74 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a58      	ldr	r2, [pc, #352]	; (8002604 <HAL_UART_MspInit+0x290>)
 80024a4:	635a      	str	r2, [r3, #52]	; 0x34
 80024a6:	4a57      	ldr	r2, [pc, #348]	; (8002604 <HAL_UART_MspInit+0x290>)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80024ac:	2200      	movs	r2, #0
 80024ae:	2105      	movs	r1, #5
 80024b0:	2025      	movs	r0, #37	; 0x25
 80024b2:	f002 fa09 	bl	80048c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024b6:	2025      	movs	r0, #37	; 0x25
 80024b8:	f002 fa22 	bl	8004900 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80024bc:	e1e2      	b.n	8002884 <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART2)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a52      	ldr	r2, [pc, #328]	; (800260c <HAL_UART_MspInit+0x298>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	f040 80ad 	bne.w	8002624 <HAL_UART_MspInit+0x2b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	623b      	str	r3, [r7, #32]
 80024ce:	4b49      	ldr	r3, [pc, #292]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	4a48      	ldr	r2, [pc, #288]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80024d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d8:	6413      	str	r3, [r2, #64]	; 0x40
 80024da:	4b46      	ldr	r3, [pc, #280]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e2:	623b      	str	r3, [r7, #32]
 80024e4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
 80024ea:	4b42      	ldr	r3, [pc, #264]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	4a41      	ldr	r2, [pc, #260]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80024f0:	f043 0308 	orr.w	r3, r3, #8
 80024f4:	6313      	str	r3, [r2, #48]	; 0x30
 80024f6:	4b3f      	ldr	r3, [pc, #252]	; (80025f4 <HAL_UART_MspInit+0x280>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	f003 0308 	and.w	r3, r3, #8
 80024fe:	61fb      	str	r3, [r7, #28]
 8002500:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002502:	2360      	movs	r3, #96	; 0x60
 8002504:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002506:	2302      	movs	r3, #2
 8002508:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800250e:	2303      	movs	r3, #3
 8002510:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002512:	2307      	movs	r3, #7
 8002514:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002516:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800251a:	4619      	mov	r1, r3
 800251c:	483c      	ldr	r0, [pc, #240]	; (8002610 <HAL_UART_MspInit+0x29c>)
 800251e:	f002 fdff 	bl	8005120 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002522:	4b3c      	ldr	r3, [pc, #240]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002524:	4a3c      	ldr	r2, [pc, #240]	; (8002618 <HAL_UART_MspInit+0x2a4>)
 8002526:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002528:	4b3a      	ldr	r3, [pc, #232]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 800252a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800252e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002530:	4b38      	ldr	r3, [pc, #224]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002536:	4b37      	ldr	r3, [pc, #220]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002538:	2200      	movs	r2, #0
 800253a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800253c:	4b35      	ldr	r3, [pc, #212]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 800253e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002542:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002544:	4b33      	ldr	r3, [pc, #204]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002546:	2200      	movs	r2, #0
 8002548:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800254a:	4b32      	ldr	r3, [pc, #200]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002550:	4b30      	ldr	r3, [pc, #192]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002552:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002556:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002558:	4b2e      	ldr	r3, [pc, #184]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 800255a:	2200      	movs	r2, #0
 800255c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800255e:	4b2d      	ldr	r3, [pc, #180]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002560:	2200      	movs	r2, #0
 8002562:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002564:	482b      	ldr	r0, [pc, #172]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002566:	f002 f9d9 	bl	800491c <HAL_DMA_Init>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <HAL_UART_MspInit+0x200>
      Error_Handler();
 8002570:	f7ff fa80 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a27      	ldr	r2, [pc, #156]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 8002578:	639a      	str	r2, [r3, #56]	; 0x38
 800257a:	4a26      	ldr	r2, [pc, #152]	; (8002614 <HAL_UART_MspInit+0x2a0>)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002580:	4b26      	ldr	r3, [pc, #152]	; (800261c <HAL_UART_MspInit+0x2a8>)
 8002582:	4a27      	ldr	r2, [pc, #156]	; (8002620 <HAL_UART_MspInit+0x2ac>)
 8002584:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002586:	4b25      	ldr	r3, [pc, #148]	; (800261c <HAL_UART_MspInit+0x2a8>)
 8002588:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800258c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800258e:	4b23      	ldr	r3, [pc, #140]	; (800261c <HAL_UART_MspInit+0x2a8>)
 8002590:	2240      	movs	r2, #64	; 0x40
 8002592:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002594:	4b21      	ldr	r3, [pc, #132]	; (800261c <HAL_UART_MspInit+0x2a8>)
 8002596:	2200      	movs	r2, #0
 8002598:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <HAL_UART_MspInit+0x2a8>)
 800259c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025a0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025a2:	4b1e      	ldr	r3, [pc, #120]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025a8:	4b1c      	ldr	r3, [pc, #112]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80025ae:	4b1b      	ldr	r3, [pc, #108]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025b4:	4b19      	ldr	r3, [pc, #100]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025ba:	4b18      	ldr	r3, [pc, #96]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025bc:	2200      	movs	r2, #0
 80025be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80025c0:	4816      	ldr	r0, [pc, #88]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025c2:	f002 f9ab 	bl	800491c <HAL_DMA_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_UART_MspInit+0x25c>
      Error_Handler();
 80025cc:	f7ff fa52 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a12      	ldr	r2, [pc, #72]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025d4:	635a      	str	r2, [r3, #52]	; 0x34
 80025d6:	4a11      	ldr	r2, [pc, #68]	; (800261c <HAL_UART_MspInit+0x2a8>)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80025dc:	2200      	movs	r2, #0
 80025de:	2105      	movs	r1, #5
 80025e0:	2026      	movs	r0, #38	; 0x26
 80025e2:	f002 f971 	bl	80048c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025e6:	2026      	movs	r0, #38	; 0x26
 80025e8:	f002 f98a 	bl	8004900 <HAL_NVIC_EnableIRQ>
}
 80025ec:	e14a      	b.n	8002884 <HAL_UART_MspInit+0x510>
 80025ee:	bf00      	nop
 80025f0:	40011000 	.word	0x40011000
 80025f4:	40023800 	.word	0x40023800
 80025f8:	40020000 	.word	0x40020000
 80025fc:	2000508c 	.word	0x2000508c
 8002600:	40026440 	.word	0x40026440
 8002604:	20004fcc 	.word	0x20004fcc
 8002608:	400264b8 	.word	0x400264b8
 800260c:	40004400 	.word	0x40004400
 8002610:	40020c00 	.word	0x40020c00
 8002614:	20004e08 	.word	0x20004e08
 8002618:	40026088 	.word	0x40026088
 800261c:	200050ec 	.word	0x200050ec
 8002620:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a98      	ldr	r2, [pc, #608]	; (800288c <HAL_UART_MspInit+0x518>)
 800262a:	4293      	cmp	r3, r2
 800262c:	f040 8093 	bne.w	8002756 <HAL_UART_MspInit+0x3e2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002630:	2300      	movs	r3, #0
 8002632:	61bb      	str	r3, [r7, #24]
 8002634:	4b96      	ldr	r3, [pc, #600]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	4a95      	ldr	r2, [pc, #596]	; (8002890 <HAL_UART_MspInit+0x51c>)
 800263a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800263e:	6413      	str	r3, [r2, #64]	; 0x40
 8002640:	4b93      	ldr	r3, [pc, #588]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002644:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002648:	61bb      	str	r3, [r7, #24]
 800264a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]
 8002650:	4b8f      	ldr	r3, [pc, #572]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002654:	4a8e      	ldr	r2, [pc, #568]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002656:	f043 0308 	orr.w	r3, r3, #8
 800265a:	6313      	str	r3, [r2, #48]	; 0x30
 800265c:	4b8c      	ldr	r3, [pc, #560]	; (8002890 <HAL_UART_MspInit+0x51c>)
 800265e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002668:	f44f 7340 	mov.w	r3, #768	; 0x300
 800266c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266e:	2302      	movs	r3, #2
 8002670:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002676:	2303      	movs	r3, #3
 8002678:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800267a:	2307      	movs	r3, #7
 800267c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800267e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002682:	4619      	mov	r1, r3
 8002684:	4883      	ldr	r0, [pc, #524]	; (8002894 <HAL_UART_MspInit+0x520>)
 8002686:	f002 fd4b 	bl	8005120 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800268a:	4b83      	ldr	r3, [pc, #524]	; (8002898 <HAL_UART_MspInit+0x524>)
 800268c:	4a83      	ldr	r2, [pc, #524]	; (800289c <HAL_UART_MspInit+0x528>)
 800268e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002690:	4b81      	ldr	r3, [pc, #516]	; (8002898 <HAL_UART_MspInit+0x524>)
 8002692:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002696:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002698:	4b7f      	ldr	r3, [pc, #508]	; (8002898 <HAL_UART_MspInit+0x524>)
 800269a:	2200      	movs	r2, #0
 800269c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800269e:	4b7e      	ldr	r3, [pc, #504]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026a4:	4b7c      	ldr	r3, [pc, #496]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026aa:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ac:	4b7a      	ldr	r3, [pc, #488]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026b2:	4b79      	ldr	r3, [pc, #484]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80026b8:	4b77      	ldr	r3, [pc, #476]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026be:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026c0:	4b75      	ldr	r3, [pc, #468]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026c6:	4b74      	ldr	r3, [pc, #464]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80026cc:	4872      	ldr	r0, [pc, #456]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026ce:	f002 f925 	bl	800491c <HAL_DMA_Init>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_UART_MspInit+0x368>
      Error_Handler();
 80026d8:	f7ff f9cc 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a6e      	ldr	r2, [pc, #440]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026e0:	639a      	str	r2, [r3, #56]	; 0x38
 80026e2:	4a6d      	ldr	r2, [pc, #436]	; (8002898 <HAL_UART_MspInit+0x524>)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80026e8:	4b6d      	ldr	r3, [pc, #436]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 80026ea:	4a6e      	ldr	r2, [pc, #440]	; (80028a4 <HAL_UART_MspInit+0x530>)
 80026ec:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80026ee:	4b6c      	ldr	r3, [pc, #432]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 80026f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026f4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f6:	4b6a      	ldr	r3, [pc, #424]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 80026f8:	2240      	movs	r2, #64	; 0x40
 80026fa:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026fc:	4b68      	ldr	r3, [pc, #416]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 80026fe:	2200      	movs	r2, #0
 8002700:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002702:	4b67      	ldr	r3, [pc, #412]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 8002704:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002708:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800270a:	4b65      	ldr	r3, [pc, #404]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 800270c:	2200      	movs	r2, #0
 800270e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002710:	4b63      	ldr	r3, [pc, #396]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 8002712:	2200      	movs	r2, #0
 8002714:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002716:	4b62      	ldr	r3, [pc, #392]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 8002718:	2200      	movs	r2, #0
 800271a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800271c:	4b60      	ldr	r3, [pc, #384]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 800271e:	2200      	movs	r2, #0
 8002720:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002722:	4b5f      	ldr	r3, [pc, #380]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 8002724:	2200      	movs	r2, #0
 8002726:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002728:	485d      	ldr	r0, [pc, #372]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 800272a:	f002 f8f7 	bl	800491c <HAL_DMA_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <HAL_UART_MspInit+0x3c4>
      Error_Handler();
 8002734:	f7ff f99e 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a59      	ldr	r2, [pc, #356]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 800273c:	635a      	str	r2, [r3, #52]	; 0x34
 800273e:	4a58      	ldr	r2, [pc, #352]	; (80028a0 <HAL_UART_MspInit+0x52c>)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	2105      	movs	r1, #5
 8002748:	2027      	movs	r0, #39	; 0x27
 800274a:	f002 f8bd 	bl	80048c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800274e:	2027      	movs	r0, #39	; 0x27
 8002750:	f002 f8d6 	bl	8004900 <HAL_NVIC_EnableIRQ>
}
 8002754:	e096      	b.n	8002884 <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART6)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a53      	ldr	r2, [pc, #332]	; (80028a8 <HAL_UART_MspInit+0x534>)
 800275c:	4293      	cmp	r3, r2
 800275e:	f040 8091 	bne.w	8002884 <HAL_UART_MspInit+0x510>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	4b4a      	ldr	r3, [pc, #296]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276a:	4a49      	ldr	r2, [pc, #292]	; (8002890 <HAL_UART_MspInit+0x51c>)
 800276c:	f043 0320 	orr.w	r3, r3, #32
 8002770:	6453      	str	r3, [r2, #68]	; 0x44
 8002772:	4b47      	ldr	r3, [pc, #284]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002776:	f003 0320 	and.w	r3, r3, #32
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	4b43      	ldr	r3, [pc, #268]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	4a42      	ldr	r2, [pc, #264]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002788:	f043 0304 	orr.w	r3, r3, #4
 800278c:	6313      	str	r3, [r2, #48]	; 0x30
 800278e:	4b40      	ldr	r3, [pc, #256]	; (8002890 <HAL_UART_MspInit+0x51c>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	f003 0304 	and.w	r3, r3, #4
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800279a:	23c0      	movs	r3, #192	; 0xc0
 800279c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80027aa:	2308      	movs	r3, #8
 80027ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027b2:	4619      	mov	r1, r3
 80027b4:	483d      	ldr	r0, [pc, #244]	; (80028ac <HAL_UART_MspInit+0x538>)
 80027b6:	f002 fcb3 	bl	8005120 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80027ba:	4b3d      	ldr	r3, [pc, #244]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027bc:	4a3d      	ldr	r2, [pc, #244]	; (80028b4 <HAL_UART_MspInit+0x540>)
 80027be:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80027c0:	4b3b      	ldr	r3, [pc, #236]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027c2:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80027c6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027c8:	4b39      	ldr	r3, [pc, #228]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027ce:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027d4:	4b36      	ldr	r3, [pc, #216]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027da:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027dc:	4b34      	ldr	r3, [pc, #208]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027de:	2200      	movs	r2, #0
 80027e0:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027e2:	4b33      	ldr	r3, [pc, #204]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80027e8:	4b31      	ldr	r3, [pc, #196]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027ee:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027f0:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027f6:	4b2e      	ldr	r3, [pc, #184]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80027fc:	482c      	ldr	r0, [pc, #176]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 80027fe:	f002 f88d 	bl	800491c <HAL_DMA_Init>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <HAL_UART_MspInit+0x498>
      Error_Handler();
 8002808:	f7ff f934 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a28      	ldr	r2, [pc, #160]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 8002810:	639a      	str	r2, [r3, #56]	; 0x38
 8002812:	4a27      	ldr	r2, [pc, #156]	; (80028b0 <HAL_UART_MspInit+0x53c>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002818:	4b27      	ldr	r3, [pc, #156]	; (80028b8 <HAL_UART_MspInit+0x544>)
 800281a:	4a28      	ldr	r2, [pc, #160]	; (80028bc <HAL_UART_MspInit+0x548>)
 800281c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800281e:	4b26      	ldr	r3, [pc, #152]	; (80028b8 <HAL_UART_MspInit+0x544>)
 8002820:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002824:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002826:	4b24      	ldr	r3, [pc, #144]	; (80028b8 <HAL_UART_MspInit+0x544>)
 8002828:	2240      	movs	r2, #64	; 0x40
 800282a:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800282c:	4b22      	ldr	r3, [pc, #136]	; (80028b8 <HAL_UART_MspInit+0x544>)
 800282e:	2200      	movs	r2, #0
 8002830:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002832:	4b21      	ldr	r3, [pc, #132]	; (80028b8 <HAL_UART_MspInit+0x544>)
 8002834:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002838:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800283a:	4b1f      	ldr	r3, [pc, #124]	; (80028b8 <HAL_UART_MspInit+0x544>)
 800283c:	2200      	movs	r2, #0
 800283e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002840:	4b1d      	ldr	r3, [pc, #116]	; (80028b8 <HAL_UART_MspInit+0x544>)
 8002842:	2200      	movs	r2, #0
 8002844:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002846:	4b1c      	ldr	r3, [pc, #112]	; (80028b8 <HAL_UART_MspInit+0x544>)
 8002848:	2200      	movs	r2, #0
 800284a:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800284c:	4b1a      	ldr	r3, [pc, #104]	; (80028b8 <HAL_UART_MspInit+0x544>)
 800284e:	2200      	movs	r2, #0
 8002850:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002852:	4b19      	ldr	r3, [pc, #100]	; (80028b8 <HAL_UART_MspInit+0x544>)
 8002854:	2200      	movs	r2, #0
 8002856:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002858:	4817      	ldr	r0, [pc, #92]	; (80028b8 <HAL_UART_MspInit+0x544>)
 800285a:	f002 f85f 	bl	800491c <HAL_DMA_Init>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_UART_MspInit+0x4f4>
      Error_Handler();
 8002864:	f7ff f906 	bl	8001a74 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a13      	ldr	r2, [pc, #76]	; (80028b8 <HAL_UART_MspInit+0x544>)
 800286c:	635a      	str	r2, [r3, #52]	; 0x34
 800286e:	4a12      	ldr	r2, [pc, #72]	; (80028b8 <HAL_UART_MspInit+0x544>)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002874:	2200      	movs	r2, #0
 8002876:	2105      	movs	r1, #5
 8002878:	2047      	movs	r0, #71	; 0x47
 800287a:	f002 f825 	bl	80048c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800287e:	2047      	movs	r0, #71	; 0x47
 8002880:	f002 f83e 	bl	8004900 <HAL_NVIC_EnableIRQ>
}
 8002884:	bf00      	nop
 8002886:	3740      	adds	r7, #64	; 0x40
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40004800 	.word	0x40004800
 8002890:	40023800 	.word	0x40023800
 8002894:	40020c00 	.word	0x40020c00
 8002898:	20004ec8 	.word	0x20004ec8
 800289c:	40026028 	.word	0x40026028
 80028a0:	20004f6c 	.word	0x20004f6c
 80028a4:	40026058 	.word	0x40026058
 80028a8:	40011400 	.word	0x40011400
 80028ac:	40020800 	.word	0x40020800
 80028b0:	20004e68 	.word	0x20004e68
 80028b4:	40026428 	.word	0x40026428
 80028b8:	2000502c 	.word	0x2000502c
 80028bc:	400264a0 	.word	0x400264a0

080028c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028c4:	480d      	ldr	r0, [pc, #52]	; (80028fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028c6:	490e      	ldr	r1, [pc, #56]	; (8002900 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028c8:	4a0e      	ldr	r2, [pc, #56]	; (8002904 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028cc:	e002      	b.n	80028d4 <LoopCopyDataInit>

080028ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028d2:	3304      	adds	r3, #4

080028d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d8:	d3f9      	bcc.n	80028ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028da:	4a0b      	ldr	r2, [pc, #44]	; (8002908 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028dc:	4c0b      	ldr	r4, [pc, #44]	; (800290c <LoopFillZerobss+0x26>)
  movs r3, #0
 80028de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028e0:	e001      	b.n	80028e6 <LoopFillZerobss>

080028e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028e4:	3204      	adds	r2, #4

080028e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e8:	d3fb      	bcc.n	80028e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028ea:	f7ff fa0d 	bl	8001d08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028ee:	f00c f855 	bl	800e99c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028f2:	f7ff f81d 	bl	8001930 <main>
  bx  lr    
 80028f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002900:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8002904:	0800f61c 	.word	0x0800f61c
  ldr r2, =_sbss
 8002908:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 800290c:	20006b90 	.word	0x20006b90

08002910 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002910:	e7fe      	b.n	8002910 <CAN1_RX0_IRQHandler>
	...

08002914 <fnd_com_modbus_rtu_init>:
modbus_regs sys_regs;
modbus_master master[2];
modbus_slave slaves[2];

void fnd_com_modbus_rtu_init(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
    master_init(&master[0], &port[0], 21);
 8002918:	2215      	movs	r2, #21
 800291a:	490f      	ldr	r1, [pc, #60]	; (8002958 <fnd_com_modbus_rtu_init+0x44>)
 800291c:	480f      	ldr	r0, [pc, #60]	; (800295c <fnd_com_modbus_rtu_init+0x48>)
 800291e:	f00a fec1 	bl	800d6a4 <master_init>
    master_init(&master[1], &port[1], 1);
 8002922:	2201      	movs	r2, #1
 8002924:	490e      	ldr	r1, [pc, #56]	; (8002960 <fnd_com_modbus_rtu_init+0x4c>)
 8002926:	480f      	ldr	r0, [pc, #60]	; (8002964 <fnd_com_modbus_rtu_init+0x50>)
 8002928:	f00a febc 	bl	800d6a4 <master_init>
    slave_init(&slaves[0], &port[2], 1, &sys_regs);
 800292c:	4b0e      	ldr	r3, [pc, #56]	; (8002968 <fnd_com_modbus_rtu_init+0x54>)
 800292e:	2201      	movs	r2, #1
 8002930:	490e      	ldr	r1, [pc, #56]	; (800296c <fnd_com_modbus_rtu_init+0x58>)
 8002932:	480f      	ldr	r0, [pc, #60]	; (8002970 <fnd_com_modbus_rtu_init+0x5c>)
 8002934:	f00b ff60 	bl	800e7f8 <slave_init>
    slave_init(&slaves[1], &port[3], 2, &sys_regs);
 8002938:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <fnd_com_modbus_rtu_init+0x54>)
 800293a:	2202      	movs	r2, #2
 800293c:	490d      	ldr	r1, [pc, #52]	; (8002974 <fnd_com_modbus_rtu_init+0x60>)
 800293e:	480e      	ldr	r0, [pc, #56]	; (8002978 <fnd_com_modbus_rtu_init+0x64>)
 8002940:	f00b ff5a 	bl	800e7f8 <slave_init>

    sys_regs.holdings[223] = 220;
 8002944:	4b08      	ldr	r3, [pc, #32]	; (8002968 <fnd_com_modbus_rtu_init+0x54>)
 8002946:	22dc      	movs	r2, #220	; 0xdc
 8002948:	f8a3 25be 	strh.w	r2, [r3, #1470]	; 0x5be
    sys_regs.holdings[224] = 60;
 800294c:	4b06      	ldr	r3, [pc, #24]	; (8002968 <fnd_com_modbus_rtu_init+0x54>)
 800294e:	223c      	movs	r2, #60	; 0x3c
 8002950:	f8a3 25c0 	strh.w	r2, [r3, #1472]	; 0x5c0
}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20000004 	.word	0x20000004
 800295c:	20006058 	.word	0x20006058
 8002960:	20000010 	.word	0x20000010
 8002964:	2000647c 	.word	0x2000647c
 8002968:	20005a58 	.word	0x20005a58
 800296c:	2000001c 	.word	0x2000001c
 8002970:	20005218 	.word	0x20005218
 8002974:	20000028 	.word	0x20000028
 8002978:	20005638 	.word	0x20005638

0800297c <fnd_com_modbus_rtu_uart_idle_irq>:
void fnd_com_modbus_rtu_uart_idle_irq(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
    if (huart == master[0].uart_port->uart)
 8002984:	4b16      	ldr	r3, [pc, #88]	; (80029e0 <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	429a      	cmp	r2, r3
 800298e:	d103      	bne.n	8002998 <fnd_com_modbus_rtu_uart_idle_irq+0x1c>
    {
        master_uart_idle(&master[0]);
 8002990:	4813      	ldr	r0, [pc, #76]	; (80029e0 <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 8002992:	f00a fed4 	bl	800d73e <master_uart_idle>
    }
    else if (huart == slaves[1].uart_port->uart)
    {
        slave_uart_idle(&slaves[1]);
    }
}
 8002996:	e01e      	b.n	80029d6 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
    else if (huart == master[1].uart_port->uart)
 8002998:	4b11      	ldr	r3, [pc, #68]	; (80029e0 <fnd_com_modbus_rtu_uart_idle_irq+0x64>)
 800299a:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d103      	bne.n	80029ae <fnd_com_modbus_rtu_uart_idle_irq+0x32>
        master_uart_idle(&master[1]);
 80029a6:	480f      	ldr	r0, [pc, #60]	; (80029e4 <fnd_com_modbus_rtu_uart_idle_irq+0x68>)
 80029a8:	f00a fec9 	bl	800d73e <master_uart_idle>
}
 80029ac:	e013      	b.n	80029d6 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
    else if (huart == slaves[0].uart_port->uart)
 80029ae:	4b0e      	ldr	r3, [pc, #56]	; (80029e8 <fnd_com_modbus_rtu_uart_idle_irq+0x6c>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d103      	bne.n	80029c2 <fnd_com_modbus_rtu_uart_idle_irq+0x46>
        slave_uart_idle(&slaves[0]);
 80029ba:	480b      	ldr	r0, [pc, #44]	; (80029e8 <fnd_com_modbus_rtu_uart_idle_irq+0x6c>)
 80029bc:	f00b ff54 	bl	800e868 <slave_uart_idle>
}
 80029c0:	e009      	b.n	80029d6 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
    else if (huart == slaves[1].uart_port->uart)
 80029c2:	4b09      	ldr	r3, [pc, #36]	; (80029e8 <fnd_com_modbus_rtu_uart_idle_irq+0x6c>)
 80029c4:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d102      	bne.n	80029d6 <fnd_com_modbus_rtu_uart_idle_irq+0x5a>
        slave_uart_idle(&slaves[1]);
 80029d0:	4806      	ldr	r0, [pc, #24]	; (80029ec <fnd_com_modbus_rtu_uart_idle_irq+0x70>)
 80029d2:	f00b ff49 	bl	800e868 <slave_uart_idle>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	20006058 	.word	0x20006058
 80029e4:	2000647c 	.word	0x2000647c
 80029e8:	20005218 	.word	0x20005218
 80029ec:	20005638 	.word	0x20005638

080029f0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
    if (huart == master[0].uart_port->uart)
 80029f8:	4b17      	ldr	r3, [pc, #92]	; (8002a58 <HAL_UART_TxCpltCallback+0x68>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d104      	bne.n	8002a0e <HAL_UART_TxCpltCallback+0x1e>
    {
        master_set_tx_rx(&master[0], rx);
 8002a04:	2100      	movs	r1, #0
 8002a06:	4814      	ldr	r0, [pc, #80]	; (8002a58 <HAL_UART_TxCpltCallback+0x68>)
 8002a08:	f00a fe80 	bl	800d70c <master_set_tx_rx>
 8002a0c:	e00a      	b.n	8002a24 <HAL_UART_TxCpltCallback+0x34>
    }
    else if (huart == master[1].uart_port->uart)
 8002a0e:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <HAL_UART_TxCpltCallback+0x68>)
 8002a10:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d103      	bne.n	8002a24 <HAL_UART_TxCpltCallback+0x34>
    {
        master_set_tx_rx(&master[1], rx);
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	480f      	ldr	r0, [pc, #60]	; (8002a5c <HAL_UART_TxCpltCallback+0x6c>)
 8002a20:	f00a fe74 	bl	800d70c <master_set_tx_rx>
    }
    if (huart == slaves[0].uart_port->uart)
 8002a24:	4b0e      	ldr	r3, [pc, #56]	; (8002a60 <HAL_UART_TxCpltCallback+0x70>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d104      	bne.n	8002a3a <HAL_UART_TxCpltCallback+0x4a>
    {
        slave_set_tx_rx(&slaves[0], rx);
 8002a30:	2100      	movs	r1, #0
 8002a32:	480b      	ldr	r0, [pc, #44]	; (8002a60 <HAL_UART_TxCpltCallback+0x70>)
 8002a34:	f00b ff58 	bl	800e8e8 <slave_set_tx_rx>
    }
    else if (huart == slaves[1].uart_port->uart)
    {
        slave_set_tx_rx(&slaves[1], rx);
    }
}
 8002a38:	e00a      	b.n	8002a50 <HAL_UART_TxCpltCallback+0x60>
    else if (huart == slaves[1].uart_port->uart)
 8002a3a:	4b09      	ldr	r3, [pc, #36]	; (8002a60 <HAL_UART_TxCpltCallback+0x70>)
 8002a3c:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d103      	bne.n	8002a50 <HAL_UART_TxCpltCallback+0x60>
        slave_set_tx_rx(&slaves[1], rx);
 8002a48:	2100      	movs	r1, #0
 8002a4a:	4806      	ldr	r0, [pc, #24]	; (8002a64 <HAL_UART_TxCpltCallback+0x74>)
 8002a4c:	f00b ff4c 	bl	800e8e8 <slave_set_tx_rx>
}
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20006058 	.word	0x20006058
 8002a5c:	2000647c 	.word	0x2000647c
 8002a60:	20005218 	.word	0x20005218
 8002a64:	20005638 	.word	0x20005638

08002a68 <fnd_com_modbus_rtu_master1_read_write>:

void fnd_com_modbus_rtu_master1_read_write(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
    master_read_holding_regs(&master[0], 100, 8, &sys_regs.inputs[INPUT_AQI_START]);
 8002a6c:	4b03      	ldr	r3, [pc, #12]	; (8002a7c <fnd_com_modbus_rtu_master1_read_write+0x14>)
 8002a6e:	2208      	movs	r2, #8
 8002a70:	2164      	movs	r1, #100	; 0x64
 8002a72:	4803      	ldr	r0, [pc, #12]	; (8002a80 <fnd_com_modbus_rtu_master1_read_write+0x18>)
 8002a74:	f00a fef6 	bl	800d864 <master_read_holding_regs>
}
 8002a78:	bf00      	nop
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20005c94 	.word	0x20005c94
 8002a80:	20006058 	.word	0x20006058

08002a84 <fnd_com_modbus_rtu_master2_read_write>:

void fnd_com_modbus_rtu_master2_read_write(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
    // read external holding regs copy to internal holding regs
    master_read_holding_regs(&master[1], 80, 4, &sys_regs.inputs[90]);
 8002a88:	4b35      	ldr	r3, [pc, #212]	; (8002b60 <fnd_com_modbus_rtu_master2_read_write+0xdc>)
 8002a8a:	2204      	movs	r2, #4
 8002a8c:	2150      	movs	r1, #80	; 0x50
 8002a8e:	4835      	ldr	r0, [pc, #212]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002a90:	f00a fee8 	bl	800d864 <master_read_holding_regs>
    master_read_holding_regs(&master[1], 100, 10, &sys_regs.inputs[100]);
 8002a94:	4b34      	ldr	r3, [pc, #208]	; (8002b68 <fnd_com_modbus_rtu_master2_read_write+0xe4>)
 8002a96:	220a      	movs	r2, #10
 8002a98:	2164      	movs	r1, #100	; 0x64
 8002a9a:	4832      	ldr	r0, [pc, #200]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002a9c:	f00a fee2 	bl	800d864 <master_read_holding_regs>
    master_read_holding_regs(&master[1], 110, 10, &sys_regs.inputs[110]);
 8002aa0:	4b32      	ldr	r3, [pc, #200]	; (8002b6c <fnd_com_modbus_rtu_master2_read_write+0xe8>)
 8002aa2:	220a      	movs	r2, #10
 8002aa4:	216e      	movs	r1, #110	; 0x6e
 8002aa6:	482f      	ldr	r0, [pc, #188]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002aa8:	f00a fedc 	bl	800d864 <master_read_holding_regs>
    master_read_holding_regs(&master[1], 120, 10, &sys_regs.inputs[120]);
 8002aac:	4b30      	ldr	r3, [pc, #192]	; (8002b70 <fnd_com_modbus_rtu_master2_read_write+0xec>)
 8002aae:	220a      	movs	r2, #10
 8002ab0:	2178      	movs	r1, #120	; 0x78
 8002ab2:	482c      	ldr	r0, [pc, #176]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002ab4:	f00a fed6 	bl	800d864 <master_read_holding_regs>
    master_read_holding_regs(&master[1], 130, 10, &sys_regs.inputs[130]);
 8002ab8:	4b2e      	ldr	r3, [pc, #184]	; (8002b74 <fnd_com_modbus_rtu_master2_read_write+0xf0>)
 8002aba:	220a      	movs	r2, #10
 8002abc:	2182      	movs	r1, #130	; 0x82
 8002abe:	4829      	ldr	r0, [pc, #164]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002ac0:	f00a fed0 	bl	800d864 <master_read_holding_regs>
    master_read_holding_regs(&master[1], 140, 7, &sys_regs.inputs[140]);
 8002ac4:	4b2c      	ldr	r3, [pc, #176]	; (8002b78 <fnd_com_modbus_rtu_master2_read_write+0xf4>)
 8002ac6:	2207      	movs	r2, #7
 8002ac8:	218c      	movs	r1, #140	; 0x8c
 8002aca:	4826      	ldr	r0, [pc, #152]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002acc:	f00a feca 	bl	800d864 <master_read_holding_regs>
    master_read_holding_regs(&master[1], 200, 8, &sys_regs.inputs[150]);
 8002ad0:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <fnd_com_modbus_rtu_master2_read_write+0xf8>)
 8002ad2:	2208      	movs	r2, #8
 8002ad4:	21c8      	movs	r1, #200	; 0xc8
 8002ad6:	4823      	ldr	r0, [pc, #140]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002ad8:	f00a fec4 	bl	800d864 <master_read_holding_regs>

    // write external holding regs
    master_write_single_coil(&master[1], 640, (sys_regs.holdings[220] == 1) ? 1 : 0);
 8002adc:	4b28      	ldr	r3, [pc, #160]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002ade:	f9b3 35b8 	ldrsh.w	r3, [r3, #1464]	; 0x5b8
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	bf0c      	ite	eq
 8002ae6:	2301      	moveq	r3, #1
 8002ae8:	2300      	movne	r3, #0
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	461a      	mov	r2, r3
 8002aee:	f44f 7120 	mov.w	r1, #640	; 0x280
 8002af2:	481c      	ldr	r0, [pc, #112]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002af4:	f00a ff21 	bl	800d93a <master_write_single_coil>

    sys_regs.holdings[222] = sys_regs.inputs[201] / 200;
 8002af8:	4b21      	ldr	r3, [pc, #132]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002afa:	f9b3 3392 	ldrsh.w	r3, [r3, #914]	; 0x392
 8002afe:	4a21      	ldr	r2, [pc, #132]	; (8002b84 <fnd_com_modbus_rtu_master2_read_write+0x100>)
 8002b00:	fb82 1203 	smull	r1, r2, r2, r3
 8002b04:	1192      	asrs	r2, r2, #6
 8002b06:	17db      	asrs	r3, r3, #31
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	b21a      	sxth	r2, r3
 8002b0c:	4b1c      	ldr	r3, [pc, #112]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002b0e:	f8a3 25bc 	strh.w	r2, [r3, #1468]	; 0x5bc
    master_write_multi_holding_regs(&master[1], 0, 2, &sys_regs.holdings[221]);
 8002b12:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <fnd_com_modbus_rtu_master2_read_write+0x104>)
 8002b14:	2202      	movs	r2, #2
 8002b16:	2100      	movs	r1, #0
 8002b18:	4812      	ldr	r0, [pc, #72]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002b1a:	f00a ff69 	bl	800d9f0 <master_write_multi_holding_regs>

    sys_regs.holdings[225] = sys_regs.inputs[INPUT_SHT_START + 1] / 10;
 8002b1e:	4b18      	ldr	r3, [pc, #96]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002b20:	f9b3 3216 	ldrsh.w	r3, [r3, #534]	; 0x216
 8002b24:	4a19      	ldr	r2, [pc, #100]	; (8002b8c <fnd_com_modbus_rtu_master2_read_write+0x108>)
 8002b26:	fb82 1203 	smull	r1, r2, r2, r3
 8002b2a:	1092      	asrs	r2, r2, #2
 8002b2c:	17db      	asrs	r3, r3, #31
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	b21a      	sxth	r2, r3
 8002b32:	4b13      	ldr	r3, [pc, #76]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002b34:	f8a3 25c2 	strh.w	r2, [r3, #1474]	; 0x5c2
    sys_regs.holdings[226] = sys_regs.inputs[INPUT_NTC_START];
 8002b38:	4b11      	ldr	r3, [pc, #68]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002b3a:	f9b3 2208 	ldrsh.w	r2, [r3, #520]	; 0x208
 8002b3e:	4b10      	ldr	r3, [pc, #64]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002b40:	f8a3 25c4 	strh.w	r2, [r3, #1476]	; 0x5c4
    sys_regs.holdings[227] = sys_regs.inputs[INPUT_NTC_START + 1];
 8002b44:	4b0e      	ldr	r3, [pc, #56]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002b46:	f9b3 220a 	ldrsh.w	r2, [r3, #522]	; 0x20a
 8002b4a:	4b0d      	ldr	r3, [pc, #52]	; (8002b80 <fnd_com_modbus_rtu_master2_read_write+0xfc>)
 8002b4c:	f8a3 25c6 	strh.w	r2, [r3, #1478]	; 0x5c6
    master_write_multi_holding_regs(&master[1], 6, 5, &sys_regs.holdings[223]);
 8002b50:	4b0f      	ldr	r3, [pc, #60]	; (8002b90 <fnd_com_modbus_rtu_master2_read_write+0x10c>)
 8002b52:	2205      	movs	r2, #5
 8002b54:	2106      	movs	r1, #6
 8002b56:	4803      	ldr	r0, [pc, #12]	; (8002b64 <fnd_com_modbus_rtu_master2_read_write+0xe0>)
 8002b58:	f00a ff4a 	bl	800d9f0 <master_write_multi_holding_regs>
}
 8002b5c:	bf00      	nop
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	20005d0c 	.word	0x20005d0c
 8002b64:	2000647c 	.word	0x2000647c
 8002b68:	20005d20 	.word	0x20005d20
 8002b6c:	20005d34 	.word	0x20005d34
 8002b70:	20005d48 	.word	0x20005d48
 8002b74:	20005d5c 	.word	0x20005d5c
 8002b78:	20005d70 	.word	0x20005d70
 8002b7c:	20005d84 	.word	0x20005d84
 8002b80:	20005a58 	.word	0x20005a58
 8002b84:	51eb851f 	.word	0x51eb851f
 8002b88:	20006012 	.word	0x20006012
 8002b8c:	66666667 	.word	0x66666667
 8002b90:	20006016 	.word	0x20006016

08002b94 <fnd_com_modbus_rtu_slave1_wait>:

void fnd_com_modbus_rtu_slave1_wait(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[0]);
 8002b98:	4802      	ldr	r0, [pc, #8]	; (8002ba4 <fnd_com_modbus_rtu_slave1_wait+0x10>)
 8002b9a:	f00b febe 	bl	800e91a <slave_wait_request>
}
 8002b9e:	bf00      	nop
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	20005218 	.word	0x20005218

08002ba8 <fnd_com_modbus_rtu_slave2_wait>:
void fnd_com_modbus_rtu_slave2_wait(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
    slave_wait_request(&slaves[1]);
 8002bac:	4802      	ldr	r0, [pc, #8]	; (8002bb8 <fnd_com_modbus_rtu_slave2_wait+0x10>)
 8002bae:	f00b feb4 	bl	800e91a <slave_wait_request>
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20005638 	.word	0x20005638

08002bbc <fnd_input_peripheral_init>:
#include "fnd_input.h"
#include "fnd_com.h"

void fnd_input_peripheral_init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
    fnd_input_adc_init();
 8002bc0:	f000 f9f4 	bl	8002fac <fnd_input_adc_init>
    fnd_input_tim_input_capture_init();
 8002bc4:	f000 fc22 	bl	800340c <fnd_input_tim_input_capture_init>
}
 8002bc8:	bf00      	nop
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <fnd_input_update_value>:

void fnd_input_update_value(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08c      	sub	sp, #48	; 0x30
 8002bd0:	af00      	add	r7, sp, #0
    float adc_values[6];
    uint8_t gpio_values[8];
    uint16_t speed_values[2];

    fnd_input_adc_read_pressure_difference(adc_values);
 8002bd2:	f107 0310 	add.w	r3, r7, #16
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 f9f6 	bl	8002fc8 <fnd_input_adc_read_pressure_difference>
    for (uint8_t i = 0; i < 3; i++)
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002be2:	e019      	b.n	8002c18 <fnd_input_update_value+0x4c>
    {
        sys_regs.inputs[INPUT_PRE_START + i] = (int16_t)(adc_values[i]);
 8002be4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002bee:	4413      	add	r3, r2
 8002bf0:	3b20      	subs	r3, #32
 8002bf2:	edd3 7a00 	vldr	s15, [r3]
 8002bf6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002bfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bfe:	ee17 2a90 	vmov	r2, s15
 8002c02:	b211      	sxth	r1, r2
 8002c04:	4a69      	ldr	r2, [pc, #420]	; (8002dac <fnd_input_update_value+0x1e0>)
 8002c06:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c0a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 3; i++)
 8002c0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002c12:	3301      	adds	r3, #1
 8002c14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002c18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d9e1      	bls.n	8002be4 <fnd_input_update_value+0x18>
    }

    fnd_input_adc_read_valve_feedback(adc_values);
 8002c20:	f107 0310 	add.w	r3, r7, #16
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fa19 	bl	800305c <fnd_input_adc_read_valve_feedback>
    sys_regs.inputs[INPUT_VAL_START] = (int16_t)(adc_values[0]);
 8002c2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c32:	ee17 3a90 	vmov	r3, s15
 8002c36:	b21a      	sxth	r2, r3
 8002c38:	4b5c      	ldr	r3, [pc, #368]	; (8002dac <fnd_input_update_value+0x1e0>)
 8002c3a:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206

    fnd_input_adc_read_ntc_temp(adc_values);
 8002c3e:	f107 0310 	add.w	r3, r7, #16
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 fa3c 	bl	80030c0 <fnd_input_adc_read_ntc_temp>
    for (uint8_t i = 0; i < 6; i++)
 8002c48:	2300      	movs	r3, #0
 8002c4a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002c4e:	e01e      	b.n	8002c8e <fnd_input_update_value+0xc2>
    {
        sys_regs.inputs[INPUT_NTC_START + i] = (int16_t)(adc_values[i] * 10);
 8002c50:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002c5a:	4413      	add	r3, r2
 8002c5c:	3b20      	subs	r3, #32
 8002c5e:	edd3 7a00 	vldr	s15, [r3]
 8002c62:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c6a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002c6e:	3304      	adds	r3, #4
 8002c70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c74:	ee17 2a90 	vmov	r2, s15
 8002c78:	b211      	sxth	r1, r2
 8002c7a:	4a4c      	ldr	r2, [pc, #304]	; (8002dac <fnd_input_update_value+0x1e0>)
 8002c7c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 6; i++)
 8002c84:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002c88:	3301      	adds	r3, #1
 8002c8a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002c8e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002c92:	2b05      	cmp	r3, #5
 8002c94:	d9dc      	bls.n	8002c50 <fnd_input_update_value+0x84>
    }

    fnd_input_gpio_read_di(gpio_values);
 8002c96:	f107 0308 	add.w	r3, r7, #8
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 fa66 	bl	800316c <fnd_input_gpio_read_di>
    for (uint8_t i = 0; i < 4; i++)
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002ca6:	e014      	b.n	8002cd2 <fnd_input_update_value+0x106>
    {
        sys_regs.inputs[INPUT_DIN_START + i] = gpio_values[i];
 8002ca8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002cac:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002cb0:	4413      	add	r3, r2
 8002cb2:	f813 2c28 	ldrb.w	r2, [r3, #-40]
 8002cb6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002cba:	330e      	adds	r3, #14
 8002cbc:	b211      	sxth	r1, r2
 8002cbe:	4a3b      	ldr	r2, [pc, #236]	; (8002dac <fnd_input_update_value+0x1e0>)
 8002cc0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002cc4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 4; i++)
 8002cc8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002ccc:	3301      	adds	r3, #1
 8002cce:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002cd2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002cd6:	2b03      	cmp	r3, #3
 8002cd8:	d9e6      	bls.n	8002ca8 <fnd_input_update_value+0xdc>
    }

    fnd_input_gpio_read_id(gpio_values);
 8002cda:	f107 0308 	add.w	r3, r7, #8
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 fa72 	bl	80031c8 <fnd_input_gpio_read_id>
    for (uint8_t i = 0; i < 8; i++)
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002cea:	e01f      	b.n	8002d2c <fnd_input_update_value+0x160>
    {
        uint8_t bit_value = (gpio_values[i] == 1) ? 0x01 : 0x00;
 8002cec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002cf0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002cf4:	4413      	add	r3, r2
 8002cf6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	bf0c      	ite	eq
 8002cfe:	2301      	moveq	r3, #1
 8002d00:	2300      	movne	r3, #0
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        sys_regs.inputs[INPUT_ID_START] = (sys_regs.inputs[INPUT_ID_START] << 1) | bit_value;
 8002d08:	4b28      	ldr	r3, [pc, #160]	; (8002dac <fnd_input_update_value+0x1e0>)
 8002d0a:	f9b3 3228 	ldrsh.w	r3, [r3, #552]	; 0x228
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	b21a      	sxth	r2, r3
 8002d12:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002d16:	b21b      	sxth	r3, r3
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	b21a      	sxth	r2, r3
 8002d1c:	4b23      	ldr	r3, [pc, #140]	; (8002dac <fnd_input_update_value+0x1e0>)
 8002d1e:	f8a3 2228 	strh.w	r2, [r3, #552]	; 0x228
    for (uint8_t i = 0; i < 8; i++)
 8002d22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002d26:	3301      	adds	r3, #1
 8002d28:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002d2c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002d30:	2b07      	cmp	r3, #7
 8002d32:	d9db      	bls.n	8002cec <fnd_input_update_value+0x120>
    }

    static uint8_t count = 0;
    count = (count + 1) % 20;
 8002d34:	4b1e      	ldr	r3, [pc, #120]	; (8002db0 <fnd_input_update_value+0x1e4>)
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	1c5a      	adds	r2, r3, #1
 8002d3a:	4b1e      	ldr	r3, [pc, #120]	; (8002db4 <fnd_input_update_value+0x1e8>)
 8002d3c:	fb83 1302 	smull	r1, r3, r3, r2
 8002d40:	10d9      	asrs	r1, r3, #3
 8002d42:	17d3      	asrs	r3, r2, #31
 8002d44:	1ac9      	subs	r1, r1, r3
 8002d46:	460b      	mov	r3, r1
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	1ad1      	subs	r1, r2, r3
 8002d50:	b2ca      	uxtb	r2, r1
 8002d52:	4b17      	ldr	r3, [pc, #92]	; (8002db0 <fnd_input_update_value+0x1e4>)
 8002d54:	701a      	strb	r2, [r3, #0]
    if (count == 0)
 8002d56:	4b16      	ldr	r3, [pc, #88]	; (8002db0 <fnd_input_update_value+0x1e4>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d121      	bne.n	8002da2 <fnd_input_update_value+0x1d6>
    {
        fnd_input_tim_input_read_speed(speed_values);
 8002d5e:	1d3b      	adds	r3, r7, #4
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 fb81 	bl	8003468 <fnd_input_tim_input_read_speed>
        for (uint8_t i = 0; i < 2; i++)
 8002d66:	2300      	movs	r3, #0
 8002d68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002d6c:	e015      	b.n	8002d9a <fnd_input_update_value+0x1ce>
        {
            sys_regs.inputs[INPUT_FANSPD_START + i] = (int16_t)speed_values[i];
 8002d6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002d78:	4413      	add	r3, r2
 8002d7a:	f833 2c2c 	ldrh.w	r2, [r3, #-44]
 8002d7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002d82:	3312      	adds	r3, #18
 8002d84:	b211      	sxth	r1, r2
 8002d86:	4a09      	ldr	r2, [pc, #36]	; (8002dac <fnd_input_update_value+0x1e0>)
 8002d88:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002d8c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t i = 0; i < 2; i++)
 8002d90:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002d94:	3301      	adds	r3, #1
 8002d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002d9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d9e5      	bls.n	8002d6e <fnd_input_update_value+0x1a2>
        }
    }
}
 8002da2:	bf00      	nop
 8002da4:	3730      	adds	r7, #48	; 0x30
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	20005a58 	.word	0x20005a58
 8002db0:	20000198 	.word	0x20000198
 8002db4:	66666667 	.word	0x66666667

08002db8 <fnd_input_update_sht_value>:

void fnd_input_update_sht_value(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
    float sht1_values[2] = {0};
 8002dbe:	f107 030c 	add.w	r3, r7, #12
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	605a      	str	r2, [r3, #4]
    float sht2_values[2] = {0};
 8002dc8:	1d3b      	adds	r3, r7, #4
 8002dca:	2200      	movs	r2, #0
 8002dcc:	601a      	str	r2, [r3, #0]
 8002dce:	605a      	str	r2, [r3, #4]
    HAL_StatusTypeDef status = fnd_input_i2c_read_sht_temp_humi(0, sht1_values);
 8002dd0:	f107 030c 	add.w	r3, r7, #12
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	f000 fa76 	bl	80032c8 <fnd_input_i2c_read_sht_temp_humi>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < 2; i++)
 8002de0:	2300      	movs	r3, #0
 8002de2:	75fb      	strb	r3, [r7, #23]
 8002de4:	e020      	b.n	8002e28 <fnd_input_update_sht_value+0x70>
    {
        sys_regs.inputs[INPUT_SHT_START + i] = (status == HAL_OK) ? (int16_t)(sht1_values[i] * 10) : (-1);
 8002de6:	7d7b      	ldrb	r3, [r7, #21]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d111      	bne.n	8002e10 <fnd_input_update_sht_value+0x58>
 8002dec:	7dfb      	ldrb	r3, [r7, #23]
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	f107 0218 	add.w	r2, r7, #24
 8002df4:	4413      	add	r3, r2
 8002df6:	3b0c      	subs	r3, #12
 8002df8:	edd3 7a00 	vldr	s15, [r3]
 8002dfc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002e00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e08:	ee17 3a90 	vmov	r3, s15
 8002e0c:	b21a      	sxth	r2, r3
 8002e0e:	e001      	b.n	8002e14 <fnd_input_update_sht_value+0x5c>
 8002e10:	f04f 32ff 	mov.w	r2, #4294967295
 8002e14:	7dfb      	ldrb	r3, [r7, #23]
 8002e16:	330a      	adds	r3, #10
 8002e18:	491e      	ldr	r1, [pc, #120]	; (8002e94 <fnd_input_update_sht_value+0xdc>)
 8002e1a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002e1e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t i = 0; i < 2; i++)
 8002e22:	7dfb      	ldrb	r3, [r7, #23]
 8002e24:	3301      	adds	r3, #1
 8002e26:	75fb      	strb	r3, [r7, #23]
 8002e28:	7dfb      	ldrb	r3, [r7, #23]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d9db      	bls.n	8002de6 <fnd_input_update_sht_value+0x2e>
    }

    status = fnd_input_i2c_read_sht_temp_humi(1, sht2_values);
 8002e2e:	1d3b      	adds	r3, r7, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	2001      	movs	r0, #1
 8002e34:	f000 fa48 	bl	80032c8 <fnd_input_i2c_read_sht_temp_humi>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < 2; i++)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	75bb      	strb	r3, [r7, #22]
 8002e40:	e020      	b.n	8002e84 <fnd_input_update_sht_value+0xcc>
    {
        sys_regs.inputs[INPUT_SHT_START + 2 + i] = (status == HAL_OK) ? (int16_t)(sht2_values[i] * 10) : (-1);
 8002e42:	7d7b      	ldrb	r3, [r7, #21]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d111      	bne.n	8002e6c <fnd_input_update_sht_value+0xb4>
 8002e48:	7dbb      	ldrb	r3, [r7, #22]
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	f107 0218 	add.w	r2, r7, #24
 8002e50:	4413      	add	r3, r2
 8002e52:	3b14      	subs	r3, #20
 8002e54:	edd3 7a00 	vldr	s15, [r3]
 8002e58:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002e5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e64:	ee17 3a90 	vmov	r3, s15
 8002e68:	b21a      	sxth	r2, r3
 8002e6a:	e001      	b.n	8002e70 <fnd_input_update_sht_value+0xb8>
 8002e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e70:	7dbb      	ldrb	r3, [r7, #22]
 8002e72:	330c      	adds	r3, #12
 8002e74:	4907      	ldr	r1, [pc, #28]	; (8002e94 <fnd_input_update_sht_value+0xdc>)
 8002e76:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002e7a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t i = 0; i < 2; i++)
 8002e7e:	7dbb      	ldrb	r3, [r7, #22]
 8002e80:	3301      	adds	r3, #1
 8002e82:	75bb      	strb	r3, [r7, #22]
 8002e84:	7dbb      	ldrb	r3, [r7, #22]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d9db      	bls.n	8002e42 <fnd_input_update_sht_value+0x8a>
    }
}
 8002e8a:	bf00      	nop
 8002e8c:	bf00      	nop
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	20005a58 	.word	0x20005a58

08002e98 <get_channel_average>:
#define NTC_TOTAL_CH 6

uint32_t fnd_adc_data[ADC_TOTAL_CH * DATA_PER_CH];

static float get_channel_average(uint8_t ch_idx)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	71fb      	strb	r3, [r7, #7]
    float sum = 0;
 8002ea2:	f04f 0300 	mov.w	r3, #0
 8002ea6:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	72fb      	strb	r3, [r7, #11]
 8002eac:	e017      	b.n	8002ede <get_channel_average+0x46>
    {
        sum = sum + fnd_adc_data[ch_idx + i * ADC_TOTAL_CH];
 8002eae:	79f9      	ldrb	r1, [r7, #7]
 8002eb0:	7afa      	ldrb	r2, [r7, #11]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	4413      	add	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	4a11      	ldr	r2, [pc, #68]	; (8002f04 <get_channel_average+0x6c>)
 8002ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec4:	ee07 3a90 	vmov	s15, r3
 8002ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ecc:	ed97 7a03 	vldr	s14, [r7, #12]
 8002ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed4:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002ed8:	7afb      	ldrb	r3, [r7, #11]
 8002eda:	3301      	adds	r3, #1
 8002edc:	72fb      	strb	r3, [r7, #11]
 8002ede:	7afb      	ldrb	r3, [r7, #11]
 8002ee0:	2b09      	cmp	r3, #9
 8002ee2:	d9e4      	bls.n	8002eae <get_channel_average+0x16>
    }
    return sum / DATA_PER_CH;
 8002ee4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ee8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002eec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002ef0:	eef0 7a66 	vmov.f32	s15, s13
}
 8002ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ef8:	3714      	adds	r7, #20
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	200068a0 	.word	0x200068a0

08002f08 <calculate_ntc_temperature>:

static float calculate_ntc_temperature(double res_value, double res_ref, double b_value)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002f12:	ed87 1b02 	vstr	d1, [r7, #8]
 8002f16:	ed87 2b00 	vstr	d2, [r7]
    return (float)(1 / (((log(res_value / res_ref)) / b_value) + (1 / (273.15 + 25))) - 273.15);
 8002f1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f22:	f7fd fc3b 	bl	800079c <__aeabi_ddiv>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	ec43 2b17 	vmov	d7, r2, r3
 8002f2e:	eeb0 0a47 	vmov.f32	s0, s14
 8002f32:	eef0 0a67 	vmov.f32	s1, s15
 8002f36:	f00b fe33 	bl	800eba0 <log>
 8002f3a:	ec51 0b10 	vmov	r0, r1, d0
 8002f3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f42:	f7fd fc2b 	bl	800079c <__aeabi_ddiv>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	4610      	mov	r0, r2
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	a315      	add	r3, pc, #84	; (adr r3, 8002fa4 <calculate_ntc_temperature+0x9c>)
 8002f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f54:	f7fd f942 	bl	80001dc <__adddf3>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	f04f 0000 	mov.w	r0, #0
 8002f60:	490f      	ldr	r1, [pc, #60]	; (8002fa0 <calculate_ntc_temperature+0x98>)
 8002f62:	f7fd fc1b 	bl	800079c <__aeabi_ddiv>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	a30a      	add	r3, pc, #40	; (adr r3, 8002f98 <calculate_ntc_temperature+0x90>)
 8002f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f74:	f7fd f930 	bl	80001d8 <__aeabi_dsub>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4610      	mov	r0, r2
 8002f7e:	4619      	mov	r1, r3
 8002f80:	f7fd fdb2 	bl	8000ae8 <__aeabi_d2f>
 8002f84:	4603      	mov	r3, r0
 8002f86:	ee07 3a90 	vmov	s15, r3
}
 8002f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	f3af 8000 	nop.w
 8002f98:	66666666 	.word	0x66666666
 8002f9c:	40711266 	.word	0x40711266
 8002fa0:	3ff00000 	.word	0x3ff00000
 8002fa4:	dcb5db83 	.word	0xdcb5db83
 8002fa8:	3f6b79e1 	.word	0x3f6b79e1

08002fac <fnd_input_adc_init>:

void fnd_input_adc_init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, fnd_adc_data, ADC_TOTAL_CH * DATA_PER_CH);
 8002fb0:	2282      	movs	r2, #130	; 0x82
 8002fb2:	4903      	ldr	r1, [pc, #12]	; (8002fc0 <fnd_input_adc_init+0x14>)
 8002fb4:	4803      	ldr	r0, [pc, #12]	; (8002fc4 <fnd_input_adc_init+0x18>)
 8002fb6:	f000 ffed 	bl	8003f94 <HAL_ADC_Start_DMA>
}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	200068a0 	.word	0x200068a0
 8002fc4:	20004b70 	.word	0x20004b70

08002fc8 <fnd_input_adc_read_pressure_difference>:

void fnd_input_adc_read_pressure_difference(float *values)
{
 8002fc8:	b590      	push	{r4, r7, lr}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < DELTA_P_TOTAL_CH; i++)
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	73fb      	strb	r3, [r7, #15]
 8002fd4:	e02e      	b.n	8003034 <fnd_input_adc_read_pressure_difference+0x6c>
    {
        float delta_p_adc_value = get_channel_average(i + DELTA_P_START_CH);
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ff5d 	bl	8002e98 <get_channel_average>
 8002fde:	ed87 0a02 	vstr	s0, [r7, #8]
        //values[i] = (ratio - 0.5) * (ratio / 0.4 - 1.25) * (ratio / 0.4 - 1.25) * 133.0 * 100;
        values[i] = (delta_p_adc_value / 4095.0) * 190.0 - 38;
 8002fe2:	68b8      	ldr	r0, [r7, #8]
 8002fe4:	f7fd fa58 	bl	8000498 <__aeabi_f2d>
 8002fe8:	a318      	add	r3, pc, #96	; (adr r3, 800304c <fnd_input_adc_read_pressure_difference+0x84>)
 8002fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fee:	f7fd fbd5 	bl	800079c <__aeabi_ddiv>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	4610      	mov	r0, r2
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	a316      	add	r3, pc, #88	; (adr r3, 8003054 <fnd_input_adc_read_pressure_difference+0x8c>)
 8002ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003000:	f7fd faa2 	bl	8000548 <__aeabi_dmul>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	4610      	mov	r0, r2
 800300a:	4619      	mov	r1, r3
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	4b0d      	ldr	r3, [pc, #52]	; (8003048 <fnd_input_adc_read_pressure_difference+0x80>)
 8003012:	f7fd f8e1 	bl	80001d8 <__aeabi_dsub>
 8003016:	4602      	mov	r2, r0
 8003018:	460b      	mov	r3, r1
 800301a:	4610      	mov	r0, r2
 800301c:	4619      	mov	r1, r3
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	18d4      	adds	r4, r2, r3
 8003026:	f7fd fd5f 	bl	8000ae8 <__aeabi_d2f>
 800302a:	4603      	mov	r3, r0
 800302c:	6023      	str	r3, [r4, #0]
    for (uint8_t i = 0; i < DELTA_P_TOTAL_CH; i++)
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	3301      	adds	r3, #1
 8003032:	73fb      	strb	r3, [r7, #15]
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	2b02      	cmp	r3, #2
 8003038:	d9cd      	bls.n	8002fd6 <fnd_input_adc_read_pressure_difference+0xe>
    }
}
 800303a:	bf00      	nop
 800303c:	bf00      	nop
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	bd90      	pop	{r4, r7, pc}
 8003044:	f3af 8000 	nop.w
 8003048:	40430000 	.word	0x40430000
 800304c:	00000000 	.word	0x00000000
 8003050:	40affe00 	.word	0x40affe00
 8003054:	00000000 	.word	0x00000000
 8003058:	4067c000 	.word	0x4067c000

0800305c <fnd_input_adc_read_valve_feedback>:

void fnd_input_adc_read_valve_feedback(float *values)
{
 800305c:	b590      	push	{r4, r7, lr}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < VALVE_FB_TOTAL_CH; i++)
 8003064:	2300      	movs	r3, #0
 8003066:	75fb      	strb	r3, [r7, #23]
 8003068:	e020      	b.n	80030ac <fnd_input_adc_read_valve_feedback+0x50>
    {
        double valve_pos_adc_value = get_channel_average(i + VALVE_FB_START_CH) / 100.0;
 800306a:	7dfb      	ldrb	r3, [r7, #23]
 800306c:	3303      	adds	r3, #3
 800306e:	b2db      	uxtb	r3, r3
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff ff11 	bl	8002e98 <get_channel_average>
 8003076:	ee10 3a10 	vmov	r3, s0
 800307a:	4618      	mov	r0, r3
 800307c:	f7fd fa0c 	bl	8000498 <__aeabi_f2d>
 8003080:	f04f 0200 	mov.w	r2, #0
 8003084:	4b0d      	ldr	r3, [pc, #52]	; (80030bc <fnd_input_adc_read_valve_feedback+0x60>)
 8003086:	f7fd fb89 	bl	800079c <__aeabi_ddiv>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	e9c7 2302 	strd	r2, r3, [r7, #8]
        values[i] = (float)valve_pos_adc_value;
 8003092:	7dfb      	ldrb	r3, [r7, #23]
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	18d4      	adds	r4, r2, r3
 800309a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800309e:	f7fd fd23 	bl	8000ae8 <__aeabi_d2f>
 80030a2:	4603      	mov	r3, r0
 80030a4:	6023      	str	r3, [r4, #0]
    for (uint8_t i = 0; i < VALVE_FB_TOTAL_CH; i++)
 80030a6:	7dfb      	ldrb	r3, [r7, #23]
 80030a8:	3301      	adds	r3, #1
 80030aa:	75fb      	strb	r3, [r7, #23]
 80030ac:	7dfb      	ldrb	r3, [r7, #23]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d0db      	beq.n	800306a <fnd_input_adc_read_valve_feedback+0xe>
    }
}
 80030b2:	bf00      	nop
 80030b4:	bf00      	nop
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd90      	pop	{r4, r7, pc}
 80030bc:	40590000 	.word	0x40590000

080030c0 <fnd_input_adc_read_ntc_temp>:

void fnd_input_adc_read_ntc_temp(float *values)
{
 80030c0:	b5b0      	push	{r4, r5, r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < NTC_TOTAL_CH; i++)
 80030c8:	2300      	movs	r3, #0
 80030ca:	75fb      	strb	r3, [r7, #23]
 80030cc:	e03a      	b.n	8003144 <fnd_input_adc_read_ntc_temp+0x84>
    {
        float ntc_adc_value = get_channel_average(i + NTC_START_CH);
 80030ce:	7dfb      	ldrb	r3, [r7, #23]
 80030d0:	3304      	adds	r3, #4
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff fedf 	bl	8002e98 <get_channel_average>
 80030da:	ed87 0a04 	vstr	s0, [r7, #16]
        float ntc_resister_value = (float)1.0 * ntc_adc_value / (4096.0 - ntc_adc_value);
 80030de:	6938      	ldr	r0, [r7, #16]
 80030e0:	f7fd f9da 	bl	8000498 <__aeabi_f2d>
 80030e4:	4604      	mov	r4, r0
 80030e6:	460d      	mov	r5, r1
 80030e8:	6938      	ldr	r0, [r7, #16]
 80030ea:	f7fd f9d5 	bl	8000498 <__aeabi_f2d>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	f04f 0000 	mov.w	r0, #0
 80030f6:	491c      	ldr	r1, [pc, #112]	; (8003168 <fnd_input_adc_read_ntc_temp+0xa8>)
 80030f8:	f7fd f86e 	bl	80001d8 <__aeabi_dsub>
 80030fc:	4602      	mov	r2, r0
 80030fe:	460b      	mov	r3, r1
 8003100:	4620      	mov	r0, r4
 8003102:	4629      	mov	r1, r5
 8003104:	f7fd fb4a 	bl	800079c <__aeabi_ddiv>
 8003108:	4602      	mov	r2, r0
 800310a:	460b      	mov	r3, r1
 800310c:	4610      	mov	r0, r2
 800310e:	4619      	mov	r1, r3
 8003110:	f7fd fcea 	bl	8000ae8 <__aeabi_d2f>
 8003114:	4603      	mov	r3, r0
 8003116:	60fb      	str	r3, [r7, #12]
        values[i] = calculate_ntc_temperature(ntc_resister_value, 5.0, 3470);
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f7fd f9bd 	bl	8000498 <__aeabi_f2d>
 800311e:	7dfb      	ldrb	r3, [r7, #23]
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	18d4      	adds	r4, r2, r3
 8003126:	ed9f 2b0c 	vldr	d2, [pc, #48]	; 8003158 <fnd_input_adc_read_ntc_temp+0x98>
 800312a:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 8003160 <fnd_input_adc_read_ntc_temp+0xa0>
 800312e:	ec41 0b10 	vmov	d0, r0, r1
 8003132:	f7ff fee9 	bl	8002f08 <calculate_ntc_temperature>
 8003136:	eef0 7a40 	vmov.f32	s15, s0
 800313a:	edc4 7a00 	vstr	s15, [r4]
    for (uint8_t i = 0; i < NTC_TOTAL_CH; i++)
 800313e:	7dfb      	ldrb	r3, [r7, #23]
 8003140:	3301      	adds	r3, #1
 8003142:	75fb      	strb	r3, [r7, #23]
 8003144:	7dfb      	ldrb	r3, [r7, #23]
 8003146:	2b05      	cmp	r3, #5
 8003148:	d9c1      	bls.n	80030ce <fnd_input_adc_read_ntc_temp+0xe>
    }
}
 800314a:	bf00      	nop
 800314c:	bf00      	nop
 800314e:	3718      	adds	r7, #24
 8003150:	46bd      	mov	sp, r7
 8003152:	bdb0      	pop	{r4, r5, r7, pc}
 8003154:	f3af 8000 	nop.w
 8003158:	00000000 	.word	0x00000000
 800315c:	40ab1c00 	.word	0x40ab1c00
 8003160:	00000000 	.word	0x00000000
 8003164:	40140000 	.word	0x40140000
 8003168:	40b00000 	.word	0x40b00000

0800316c <fnd_input_gpio_read_di>:
GPIO_TypeDef *gpio_id_port[8] = {IDA1_GPIO_Port, IDA2_GPIO_Port, IDA3_GPIO_Port, IDA4_GPIO_Port, IDB1_GPIO_Port, IDB2_GPIO_Port, IDB3_GPIO_Port, IDB4_GPIO_Port};

uint16_t gpio_id_pin[8] = {IDA1_Pin, IDA2_Pin, IDA3_Pin, IDA4_Pin, IDB1_Pin, IDB2_Pin, IDB3_Pin, IDB4_Pin};

void fnd_input_gpio_read_di(uint8_t *values)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 4; i++)
 8003174:	2300      	movs	r3, #0
 8003176:	73fb      	strb	r3, [r7, #15]
 8003178:	e019      	b.n	80031ae <fnd_input_gpio_read_di+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_input_port[i], gpio_input_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 800317a:	7bfb      	ldrb	r3, [r7, #15]
 800317c:	4a10      	ldr	r2, [pc, #64]	; (80031c0 <fnd_input_gpio_read_di+0x54>)
 800317e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	490f      	ldr	r1, [pc, #60]	; (80031c4 <fnd_input_gpio_read_di+0x58>)
 8003186:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800318a:	4619      	mov	r1, r3
 800318c:	4610      	mov	r0, r2
 800318e:	f002 f963 	bl	8005458 <HAL_GPIO_ReadPin>
 8003192:	4603      	mov	r3, r0
 8003194:	2b01      	cmp	r3, #1
 8003196:	bf0c      	ite	eq
 8003198:	2301      	moveq	r3, #1
 800319a:	2300      	movne	r3, #0
 800319c:	b2d9      	uxtb	r1, r3
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	4413      	add	r3, r2
 80031a4:	460a      	mov	r2, r1
 80031a6:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
 80031aa:	3301      	adds	r3, #1
 80031ac:	73fb      	strb	r3, [r7, #15]
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	d9e2      	bls.n	800317a <fnd_input_gpio_read_di+0xe>
    }
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	20000034 	.word	0x20000034
 80031c4:	20000044 	.word	0x20000044

080031c8 <fnd_input_gpio_read_id>:

void fnd_input_gpio_read_id(uint8_t *values)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 8; i++)
 80031d0:	2300      	movs	r3, #0
 80031d2:	73fb      	strb	r3, [r7, #15]
 80031d4:	e019      	b.n	800320a <fnd_input_gpio_read_id+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_id_port[i], gpio_id_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 80031d6:	7bfb      	ldrb	r3, [r7, #15]
 80031d8:	4a10      	ldr	r2, [pc, #64]	; (800321c <fnd_input_gpio_read_id+0x54>)
 80031da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80031de:	7bfb      	ldrb	r3, [r7, #15]
 80031e0:	490f      	ldr	r1, [pc, #60]	; (8003220 <fnd_input_gpio_read_id+0x58>)
 80031e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80031e6:	4619      	mov	r1, r3
 80031e8:	4610      	mov	r0, r2
 80031ea:	f002 f935 	bl	8005458 <HAL_GPIO_ReadPin>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	bf0c      	ite	eq
 80031f4:	2301      	moveq	r3, #1
 80031f6:	2300      	movne	r3, #0
 80031f8:	b2d9      	uxtb	r1, r3
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	4413      	add	r3, r2
 8003200:	460a      	mov	r2, r1
 8003202:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 8; i++)
 8003204:	7bfb      	ldrb	r3, [r7, #15]
 8003206:	3301      	adds	r3, #1
 8003208:	73fb      	strb	r3, [r7, #15]
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	2b07      	cmp	r3, #7
 800320e:	d9e2      	bls.n	80031d6 <fnd_input_gpio_read_id+0xe>
    }
 8003210:	bf00      	nop
 8003212:	bf00      	nop
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	2000004c 	.word	0x2000004c
 8003220:	2000006c 	.word	0x2000006c

08003224 <sht_write_cmd>:
#define I2C_TIMEOUT 100

I2C_HandleTypeDef *sht_i2c[2] = {&hi2c1, &hi2c3};

static HAL_StatusTypeDef sht_write_cmd(I2C_HandleTypeDef *hi2c, uint16_t cmd)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af02      	add	r7, sp, #8
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	807b      	strh	r3, [r7, #2]
    uint8_t buff[2] = {cmd >> 8, cmd};
 8003230:	887b      	ldrh	r3, [r7, #2]
 8003232:	0a1b      	lsrs	r3, r3, #8
 8003234:	b29b      	uxth	r3, r3
 8003236:	b2db      	uxtb	r3, r3
 8003238:	733b      	strb	r3, [r7, #12]
 800323a:	887b      	ldrh	r3, [r7, #2]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, SHT_ADDR, buff, 2, I2C_TIMEOUT);
 8003240:	f107 020c 	add.w	r2, r7, #12
 8003244:	2364      	movs	r3, #100	; 0x64
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	2302      	movs	r3, #2
 800324a:	2188      	movs	r1, #136	; 0x88
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f002 fa79 	bl	8005744 <HAL_I2C_Master_Transmit>
 8003252:	4603      	mov	r3, r0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <calculate_crc>:

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xff;
 8003266:	23ff      	movs	r3, #255	; 0xff
 8003268:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < length; i++)
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	e020      	b.n	80032b2 <calculate_crc+0x56>
    {
        crc ^= data[i];
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	4413      	add	r3, r2
 8003276:	781a      	ldrb	r2, [r3, #0]
 8003278:	7dfb      	ldrb	r3, [r7, #23]
 800327a:	4053      	eors	r3, r2
 800327c:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	e010      	b.n	80032a6 <calculate_crc+0x4a>
        {
            if ((crc & 0x80u) != 0)
 8003284:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003288:	2b00      	cmp	r3, #0
 800328a:	da06      	bge.n	800329a <calculate_crc+0x3e>
            {
                crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 800328c:	7dfb      	ldrb	r3, [r7, #23]
 800328e:	005b      	lsls	r3, r3, #1
 8003290:	b2db      	uxtb	r3, r3
 8003292:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8003296:	75fb      	strb	r3, [r7, #23]
 8003298:	e002      	b.n	80032a0 <calculate_crc+0x44>
            }
            else
            {
                crc <<= 1u;
 800329a:	7dfb      	ldrb	r3, [r7, #23]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	3301      	adds	r3, #1
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2b07      	cmp	r3, #7
 80032aa:	d9eb      	bls.n	8003284 <calculate_crc+0x28>
    for (size_t i = 0; i < length; i++)
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	3301      	adds	r3, #1
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d3da      	bcc.n	8003270 <calculate_crc+0x14>
            }
        }
    }
    return crc;
 80032ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80032bc:	4618      	mov	r0, r3
 80032be:	371c      	adds	r7, #28
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <fnd_input_i2c_read_sht_temp_humi>:

HAL_StatusTypeDef fnd_input_i2c_read_sht_temp_humi(uint8_t idx, float *values)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b088      	sub	sp, #32
 80032cc:	af02      	add	r7, sp, #8
 80032ce:	4603      	mov	r3, r0
 80032d0:	6039      	str	r1, [r7, #0]
 80032d2:	71fb      	strb	r3, [r7, #7]
    uint8_t buff[6] = {0};
 80032d4:	2300      	movs	r3, #0
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	2300      	movs	r3, #0
 80032da:	823b      	strh	r3, [r7, #16]

    if (HAL_I2C_IsDeviceReady(sht_i2c[idx], SHT_ADDR, 10, I2C_TIMEOUT) != HAL_OK)
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	4a46      	ldr	r2, [pc, #280]	; (80033f8 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 80032e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80032e4:	2364      	movs	r3, #100	; 0x64
 80032e6:	220a      	movs	r2, #10
 80032e8:	2188      	movs	r1, #136	; 0x88
 80032ea:	f002 fd4f 	bl	8005d8c <HAL_I2C_IsDeviceReady>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00c      	beq.n	800330e <fnd_input_i2c_read_sht_temp_humi+0x46>
    {
        if (idx == 0)
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d102      	bne.n	8003300 <fnd_input_i2c_read_sht_temp_humi+0x38>
        {
            MX_I2C1_Init();
 80032fa:	f7fe fa1d 	bl	8001738 <MX_I2C1_Init>
 80032fe:	e004      	b.n	800330a <fnd_input_i2c_read_sht_temp_humi+0x42>
        }
        else if (idx == 1)
 8003300:	79fb      	ldrb	r3, [r7, #7]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d101      	bne.n	800330a <fnd_input_i2c_read_sht_temp_humi+0x42>
        {
            MX_I2C3_Init();
 8003306:	f7fe fa45 	bl	8001794 <MX_I2C3_Init>
        }
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e070      	b.n	80033f0 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (sht_write_cmd(sht_i2c[idx], 0x240B) != HAL_OK)
 800330e:	79fb      	ldrb	r3, [r7, #7]
 8003310:	4a39      	ldr	r2, [pc, #228]	; (80033f8 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 8003312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003316:	f242 410b 	movw	r1, #9227	; 0x240b
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff ff82 	bl	8003224 <sht_write_cmd>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <fnd_input_i2c_read_sht_temp_humi+0x62>
    {
        return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e062      	b.n	80033f0 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    osDelay(50);
 800332a:	2032      	movs	r0, #50	; 0x32
 800332c:	f006 fca6 	bl	8009c7c <osDelay>

    if (HAL_I2C_Master_Receive(sht_i2c[idx], SHT_ADDR | 0x01, buff, 6, I2C_TIMEOUT) != HAL_OK)
 8003330:	79fb      	ldrb	r3, [r7, #7]
 8003332:	4a31      	ldr	r2, [pc, #196]	; (80033f8 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 8003334:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003338:	f107 020c 	add.w	r2, r7, #12
 800333c:	2364      	movs	r3, #100	; 0x64
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	2306      	movs	r3, #6
 8003342:	2189      	movs	r1, #137	; 0x89
 8003344:	f002 fafc 	bl	8005940 <HAL_I2C_Master_Receive>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <fnd_input_i2c_read_sht_temp_humi+0x8a>
    {
        return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e04e      	b.n	80033f0 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (calculate_crc(buff, 2) == buff[2] && calculate_crc(&buff[3], 2) == buff[5])
 8003352:	f107 030c 	add.w	r3, r7, #12
 8003356:	2102      	movs	r1, #2
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff ff7f 	bl	800325c <calculate_crc>
 800335e:	4603      	mov	r3, r0
 8003360:	461a      	mov	r2, r3
 8003362:	7bbb      	ldrb	r3, [r7, #14]
 8003364:	429a      	cmp	r2, r3
 8003366:	d142      	bne.n	80033ee <fnd_input_i2c_read_sht_temp_humi+0x126>
 8003368:	f107 030c 	add.w	r3, r7, #12
 800336c:	3303      	adds	r3, #3
 800336e:	2102      	movs	r1, #2
 8003370:	4618      	mov	r0, r3
 8003372:	f7ff ff73 	bl	800325c <calculate_crc>
 8003376:	4603      	mov	r3, r0
 8003378:	461a      	mov	r2, r3
 800337a:	7c7b      	ldrb	r3, [r7, #17]
 800337c:	429a      	cmp	r2, r3
 800337e:	d136      	bne.n	80033ee <fnd_input_i2c_read_sht_temp_humi+0x126>
    {
        uint16_t temp_value = ((uint16_t)buff[0] << 8) | buff[1];
 8003380:	7b3b      	ldrb	r3, [r7, #12]
 8003382:	021b      	lsls	r3, r3, #8
 8003384:	b21a      	sxth	r2, r3
 8003386:	7b7b      	ldrb	r3, [r7, #13]
 8003388:	b21b      	sxth	r3, r3
 800338a:	4313      	orrs	r3, r2
 800338c:	b21b      	sxth	r3, r3
 800338e:	82fb      	strh	r3, [r7, #22]
        values[0] = -45 + 175 * ((float)temp_value / 65535);
 8003390:	8afb      	ldrh	r3, [r7, #22]
 8003392:	ee07 3a90 	vmov	s15, r3
 8003396:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800339a:	eddf 6a18 	vldr	s13, [pc, #96]	; 80033fc <fnd_input_i2c_read_sht_temp_humi+0x134>
 800339e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033a2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8003400 <fnd_input_i2c_read_sht_temp_humi+0x138>
 80033a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033aa:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003404 <fnd_input_i2c_read_sht_temp_humi+0x13c>
 80033ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	edc3 7a00 	vstr	s15, [r3]

        uint16_t humi_value = ((uint16_t)buff[3] << 8) | buff[4];
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	b21a      	sxth	r2, r3
 80033be:	7c3b      	ldrb	r3, [r7, #16]
 80033c0:	b21b      	sxth	r3, r3
 80033c2:	4313      	orrs	r3, r2
 80033c4:	b21b      	sxth	r3, r3
 80033c6:	82bb      	strh	r3, [r7, #20]
        values[1] = 100 * ((float)humi_value / 65535);
 80033c8:	8abb      	ldrh	r3, [r7, #20]
 80033ca:	ee07 3a90 	vmov	s15, r3
 80033ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033d2:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80033fc <fnd_input_i2c_read_sht_temp_humi+0x134>
 80033d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	3304      	adds	r3, #4
 80033de:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003408 <fnd_input_i2c_read_sht_temp_humi+0x140>
 80033e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033e6:	edc3 7a00 	vstr	s15, [r3]
        return HAL_OK;
 80033ea:	2300      	movs	r3, #0
 80033ec:	e000      	b.n	80033f0 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	2000007c 	.word	0x2000007c
 80033fc:	477fff00 	.word	0x477fff00
 8003400:	432f0000 	.word	0x432f0000
 8003404:	42340000 	.word	0x42340000
 8003408:	42c80000 	.word	0x42c80000

0800340c <fnd_input_tim_input_capture_init>:
#include "tim.h"

uint32_t spd_pulse[2];

void fnd_input_tim_input_capture_init(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8003410:	2100      	movs	r1, #0
 8003412:	4804      	ldr	r0, [pc, #16]	; (8003424 <fnd_input_tim_input_capture_init+0x18>)
 8003414:	f003 ffcc 	bl	80073b0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8003418:	2104      	movs	r1, #4
 800341a:	4802      	ldr	r0, [pc, #8]	; (8003424 <fnd_input_tim_input_capture_init+0x18>)
 800341c:	f003 ffc8 	bl	80073b0 <HAL_TIM_IC_Start_IT>
}
 8003420:	bf00      	nop
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20004d30 	.word	0x20004d30

08003428 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	7f1b      	ldrb	r3, [r3, #28]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d105      	bne.n	8003444 <HAL_TIM_IC_CaptureCallback+0x1c>
    {
        spd_pulse[0]++;
 8003438:	4b0a      	ldr	r3, [pc, #40]	; (8003464 <HAL_TIM_IC_CaptureCallback+0x3c>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3301      	adds	r3, #1
 800343e:	4a09      	ldr	r2, [pc, #36]	; (8003464 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8003440:	6013      	str	r3, [r2, #0]
    }
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
    {
        spd_pulse[1]++;
    }
}
 8003442:	e008      	b.n	8003456 <HAL_TIM_IC_CaptureCallback+0x2e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	7f1b      	ldrb	r3, [r3, #28]
 8003448:	2b02      	cmp	r3, #2
 800344a:	d104      	bne.n	8003456 <HAL_TIM_IC_CaptureCallback+0x2e>
        spd_pulse[1]++;
 800344c:	4b05      	ldr	r3, [pc, #20]	; (8003464 <HAL_TIM_IC_CaptureCallback+0x3c>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	3301      	adds	r3, #1
 8003452:	4a04      	ldr	r2, [pc, #16]	; (8003464 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8003454:	6053      	str	r3, [r2, #4]
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	20006aa8 	.word	0x20006aa8

08003468 <fnd_input_tim_input_read_speed>:

void fnd_input_tim_input_read_speed(uint16_t *values)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 2; i++)
 8003470:	2300      	movs	r3, #0
 8003472:	73fb      	strb	r3, [r7, #15]
 8003474:	e01a      	b.n	80034ac <fnd_input_tim_input_read_speed+0x44>
    {
        values[i] = (int16_t)(spd_pulse[i] * 600);
 8003476:	7bfb      	ldrb	r3, [r7, #15]
 8003478:	4a11      	ldr	r2, [pc, #68]	; (80034c0 <fnd_input_tim_input_read_speed+0x58>)
 800347a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800347e:	b299      	uxth	r1, r3
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	4413      	add	r3, r2
 8003488:	460a      	mov	r2, r1
 800348a:	4611      	mov	r1, r2
 800348c:	0089      	lsls	r1, r1, #2
 800348e:	440a      	add	r2, r1
 8003490:	4611      	mov	r1, r2
 8003492:	0109      	lsls	r1, r1, #4
 8003494:	1a8a      	subs	r2, r1, r2
 8003496:	00d2      	lsls	r2, r2, #3
 8003498:	b292      	uxth	r2, r2
 800349a:	801a      	strh	r2, [r3, #0]
        spd_pulse[i] = 0;
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	4a08      	ldr	r2, [pc, #32]	; (80034c0 <fnd_input_tim_input_read_speed+0x58>)
 80034a0:	2100      	movs	r1, #0
 80034a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < 2; i++)
 80034a6:	7bfb      	ldrb	r3, [r7, #15]
 80034a8:	3301      	adds	r3, #1
 80034aa:	73fb      	strb	r3, [r7, #15]
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d9e1      	bls.n	8003476 <fnd_input_tim_input_read_speed+0xe>
    }
}
 80034b2:	bf00      	nop
 80034b4:	bf00      	nop
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	20006aa8 	.word	0x20006aa8

080034c4 <fnd_output_peripheral_init>:
#include "fnd_output.h"
#include "fnd_com.h"

void fnd_output_peripheral_init(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
    fnd_output_pwm_init();
 80034c8:	f000 f88e 	bl	80035e8 <fnd_output_pwm_init>
    sys_regs.holdings[200] = 500;
 80034cc:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <fnd_output_peripheral_init+0x20>)
 80034ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80034d2:	f8a3 2590 	strh.w	r2, [r3, #1424]	; 0x590
    sys_regs.holdings[200 + 1] = 500;
 80034d6:	4b03      	ldr	r3, [pc, #12]	; (80034e4 <fnd_output_peripheral_init+0x20>)
 80034d8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80034dc:	f8a3 2592 	strh.w	r2, [r3, #1426]	; 0x592
}
 80034e0:	bf00      	nop
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	20005a58 	.word	0x20005a58

080034e8 <fnd_output_update_value>:

void fnd_output_update_value(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
    uint16_t pwm_out_value[3];
    uint8_t relay_out_value[6];
    uint16_t stepper_pos_value[4];

    pwm_out_value[0] = (uint16_t)sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 0];
 80034ee:	4b28      	ldr	r3, [pc, #160]	; (8003590 <fnd_output_update_value+0xa8>)
 80034f0:	f9b3 3390 	ldrsh.w	r3, [r3, #912]	; 0x390
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	823b      	strh	r3, [r7, #16]
    pwm_out_value[1] = (uint16_t)sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 1];
 80034f8:	4b25      	ldr	r3, [pc, #148]	; (8003590 <fnd_output_update_value+0xa8>)
 80034fa:	f9b3 3392 	ldrsh.w	r3, [r3, #914]	; 0x392
 80034fe:	b29b      	uxth	r3, r3
 8003500:	827b      	strh	r3, [r7, #18]
    pwm_out_value[2] = (uint16_t)sys_regs.inputs[INPUT_VAL_PWM_CTRL_START + 0];
 8003502:	4b23      	ldr	r3, [pc, #140]	; (8003590 <fnd_output_update_value+0xa8>)
 8003504:	f9b3 3394 	ldrsh.w	r3, [r3, #916]	; 0x394
 8003508:	b29b      	uxth	r3, r3
 800350a:	82bb      	strh	r3, [r7, #20]
    fnd_output_pwm_write_value(pwm_out_value);
 800350c:	f107 0310 	add.w	r3, r7, #16
 8003510:	4618      	mov	r0, r3
 8003512:	f000 f87d 	bl	8003610 <fnd_output_pwm_write_value>

    for (uint8_t i = 0; i < 6; i++)
 8003516:	2300      	movs	r3, #0
 8003518:	75fb      	strb	r3, [r7, #23]
 800351a:	e010      	b.n	800353e <fnd_output_update_value+0x56>
    {
        relay_out_value[i] = (uint8_t)sys_regs.inputs[INPUT_RLY_DO_CTRL_START + i];
 800351c:	7dfb      	ldrb	r3, [r7, #23]
 800351e:	33cb      	adds	r3, #203	; 0xcb
 8003520:	4a1b      	ldr	r2, [pc, #108]	; (8003590 <fnd_output_update_value+0xa8>)
 8003522:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003526:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800352a:	7dfb      	ldrb	r3, [r7, #23]
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	f107 0118 	add.w	r1, r7, #24
 8003532:	440b      	add	r3, r1
 8003534:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (uint8_t i = 0; i < 6; i++)
 8003538:	7dfb      	ldrb	r3, [r7, #23]
 800353a:	3301      	adds	r3, #1
 800353c:	75fb      	strb	r3, [r7, #23]
 800353e:	7dfb      	ldrb	r3, [r7, #23]
 8003540:	2b05      	cmp	r3, #5
 8003542:	d9eb      	bls.n	800351c <fnd_output_update_value+0x34>
    }
    fnd_output_gpio_write_dout(relay_out_value);
 8003544:	f107 0308 	add.w	r3, r7, #8
 8003548:	4618      	mov	r0, r3
 800354a:	f000 f823 	bl	8003594 <fnd_output_gpio_write_dout>

    for (uint8_t i = 0; i < 4; i++)
 800354e:	2300      	movs	r3, #0
 8003550:	75bb      	strb	r3, [r7, #22]
 8003552:	e011      	b.n	8003578 <fnd_output_update_value+0x90>
    {
        stepper_pos_value[i] = (uint16_t)sys_regs.inputs[INPUT_STEPPER_CTRL_START + i];
 8003554:	7dbb      	ldrb	r3, [r7, #22]
 8003556:	33d1      	adds	r3, #209	; 0xd1
 8003558:	4a0d      	ldr	r2, [pc, #52]	; (8003590 <fnd_output_update_value+0xa8>)
 800355a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800355e:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8003562:	7dbb      	ldrb	r3, [r7, #22]
 8003564:	b292      	uxth	r2, r2
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	f107 0118 	add.w	r1, r7, #24
 800356c:	440b      	add	r3, r1
 800356e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (uint8_t i = 0; i < 4; i++)
 8003572:	7dbb      	ldrb	r3, [r7, #22]
 8003574:	3301      	adds	r3, #1
 8003576:	75bb      	strb	r3, [r7, #22]
 8003578:	7dbb      	ldrb	r3, [r7, #22]
 800357a:	2b03      	cmp	r3, #3
 800357c:	d9ea      	bls.n	8003554 <fnd_output_update_value+0x6c>
    }
    fnd_output_stepper_set_position(stepper_pos_value);
 800357e:	463b      	mov	r3, r7
 8003580:	4618      	mov	r0, r3
 8003582:	f000 fb09 	bl	8003b98 <fnd_output_stepper_set_position>
 8003586:	bf00      	nop
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20005a58 	.word	0x20005a58

08003594 <fnd_output_gpio_write_dout>:

GPIO_TypeDef *relay_port[6] = {RLY1_GPIO_Port, RLY2_GPIO_Port, RLY3_GPIO_Port, RLY4_GPIO_Port, RLY5_GPIO_Port, RLY6_GPIO_Port};
uint16_t relay_pin[6] = {RLY1_Pin, RLY2_Pin, RLY3_Pin, RLY4_Pin, RLY5_Pin, RLY6_Pin};

void fnd_output_gpio_write_dout(uint8_t *values)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 6; i++)
 800359c:	2300      	movs	r3, #0
 800359e:	73fb      	strb	r3, [r7, #15]
 80035a0:	e016      	b.n	80035d0 <fnd_output_gpio_write_dout+0x3c>
    {
        HAL_GPIO_WritePin(relay_port[i], relay_pin[i], (values[i] == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
 80035a4:	4a0e      	ldr	r2, [pc, #56]	; (80035e0 <fnd_output_gpio_write_dout+0x4c>)
 80035a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
 80035ac:	4a0d      	ldr	r2, [pc, #52]	; (80035e4 <fnd_output_gpio_write_dout+0x50>)
 80035ae:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	4413      	add	r3, r2
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	bf14      	ite	ne
 80035be:	2301      	movne	r3, #1
 80035c0:	2300      	moveq	r3, #0
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	461a      	mov	r2, r3
 80035c6:	f001 ff5f 	bl	8005488 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 6; i++)
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	3301      	adds	r3, #1
 80035ce:	73fb      	strb	r3, [r7, #15]
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	2b05      	cmp	r3, #5
 80035d4:	d9e5      	bls.n	80035a2 <fnd_output_gpio_write_dout+0xe>
    }
}
 80035d6:	bf00      	nop
 80035d8:	bf00      	nop
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000084 	.word	0x20000084
 80035e4:	2000009c 	.word	0x2000009c

080035e8 <fnd_output_pwm_init>:
#include "fnd_output.h"
#include "tim.h"

void fnd_output_pwm_init(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80035ec:	2100      	movs	r1, #0
 80035ee:	4806      	ldr	r0, [pc, #24]	; (8003608 <fnd_output_pwm_init+0x20>)
 80035f0:	f003 fdbc 	bl	800716c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80035f4:	2104      	movs	r1, #4
 80035f6:	4804      	ldr	r0, [pc, #16]	; (8003608 <fnd_output_pwm_init+0x20>)
 80035f8:	f003 fdb8 	bl	800716c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80035fc:	2104      	movs	r1, #4
 80035fe:	4803      	ldr	r0, [pc, #12]	; (800360c <fnd_output_pwm_init+0x24>)
 8003600:	f003 fdb4 	bl	800716c <HAL_TIM_PWM_Start>
}
 8003604:	bf00      	nop
 8003606:	bd80      	pop	{r7, pc}
 8003608:	20004d78 	.word	0x20004d78
 800360c:	20004dc0 	.word	0x20004dc0

08003610 <fnd_output_pwm_write_value>:

void fnd_output_pwm_write_value(uint16_t *values)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
    if (values[0] < 1000)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003620:	d214      	bcs.n	800364c <fnd_output_pwm_write_value+0x3c>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t)(values[0] / 1.2));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	881b      	ldrh	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fc ff24 	bl	8000474 <__aeabi_i2d>
 800362c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8003630:	4b24      	ldr	r3, [pc, #144]	; (80036c4 <fnd_output_pwm_write_value+0xb4>)
 8003632:	f7fd f8b3 	bl	800079c <__aeabi_ddiv>
 8003636:	4602      	mov	r2, r0
 8003638:	460b      	mov	r3, r1
 800363a:	4610      	mov	r0, r2
 800363c:	4619      	mov	r1, r3
 800363e:	f7fd fa33 	bl	8000aa8 <__aeabi_d2uiz>
 8003642:	4603      	mov	r3, r0
 8003644:	b29a      	uxth	r2, r3
 8003646:	4b20      	ldr	r3, [pc, #128]	; (80036c8 <fnd_output_pwm_write_value+0xb8>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	635a      	str	r2, [r3, #52]	; 0x34
    }

    if (values[1] < 1000)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3302      	adds	r3, #2
 8003650:	881b      	ldrh	r3, [r3, #0]
 8003652:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003656:	d215      	bcs.n	8003684 <fnd_output_pwm_write_value+0x74>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t)(values[1] / 1.2));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3302      	adds	r3, #2
 800365c:	881b      	ldrh	r3, [r3, #0]
 800365e:	4618      	mov	r0, r3
 8003660:	f7fc ff08 	bl	8000474 <__aeabi_i2d>
 8003664:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8003668:	4b16      	ldr	r3, [pc, #88]	; (80036c4 <fnd_output_pwm_write_value+0xb4>)
 800366a:	f7fd f897 	bl	800079c <__aeabi_ddiv>
 800366e:	4602      	mov	r2, r0
 8003670:	460b      	mov	r3, r1
 8003672:	4610      	mov	r0, r2
 8003674:	4619      	mov	r1, r3
 8003676:	f7fd fa17 	bl	8000aa8 <__aeabi_d2uiz>
 800367a:	4603      	mov	r3, r0
 800367c:	b29a      	uxth	r2, r3
 800367e:	4b12      	ldr	r3, [pc, #72]	; (80036c8 <fnd_output_pwm_write_value+0xb8>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	639a      	str	r2, [r3, #56]	; 0x38
    }

    if (values[2] < 1000)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3304      	adds	r3, #4
 8003688:	881b      	ldrh	r3, [r3, #0]
 800368a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800368e:	d215      	bcs.n	80036bc <fnd_output_pwm_write_value+0xac>
    {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(values[2] / 1.2));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3304      	adds	r3, #4
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f7fc feec 	bl	8000474 <__aeabi_i2d>
 800369c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80036a0:	4b08      	ldr	r3, [pc, #32]	; (80036c4 <fnd_output_pwm_write_value+0xb4>)
 80036a2:	f7fd f87b 	bl	800079c <__aeabi_ddiv>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	4610      	mov	r0, r2
 80036ac:	4619      	mov	r1, r3
 80036ae:	f7fd f9fb 	bl	8000aa8 <__aeabi_d2uiz>
 80036b2:	4603      	mov	r3, r0
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	4b05      	ldr	r3, [pc, #20]	; (80036cc <fnd_output_pwm_write_value+0xbc>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	639a      	str	r2, [r3, #56]	; 0x38
    }
 80036bc:	bf00      	nop
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	3ff33333 	.word	0x3ff33333
 80036c8:	20004d78 	.word	0x20004d78
 80036cc:	20004dc0 	.word	0x20004dc0

080036d0 <fnd_output_stepper_tick>:
                            STEP_A5_Pin, STEP_A6_Pin, STEP_A7_Pin, STEP_A8_Pin,
                            STEP_B1_Pin, STEP_B2_Pin, STEP_B3_Pin, STEP_B4_Pin,
                            STEP_B5_Pin, STEP_B6_Pin, STEP_B7_Pin, STEP_B8_Pin};

static void fnd_output_stepper_tick(stepper_motor *motor)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
    if (motor->current_pos == motor->target_pos)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	8c1a      	ldrh	r2, [r3, #32]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	8bdb      	ldrh	r3, [r3, #30]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d109      	bne.n	80036f8 <fnd_output_stepper_tick+0x28>
    {
        motor->mode = STOP;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	761a      	strb	r2, [r3, #24]
        motor->up_excite_cnt = 0;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	835a      	strh	r2, [r3, #26]
        motor->down_excite_cnt = 0;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	839a      	strh	r2, [r3, #28]
 80036f6:	e034      	b.n	8003762 <fnd_output_stepper_tick+0x92>
    }
    else if (motor->current_pos < motor->target_pos)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	8c1a      	ldrh	r2, [r3, #32]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	8bdb      	ldrh	r3, [r3, #30]
 8003700:	429a      	cmp	r2, r3
 8003702:	d214      	bcs.n	800372e <fnd_output_stepper_tick+0x5e>
    {
        motor->down_excite_cnt = 0;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	839a      	strh	r2, [r3, #28]
        if (motor->up_excite_cnt < EXCITE_TICKS)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	8b5b      	ldrh	r3, [r3, #26]
 800370e:	2b04      	cmp	r3, #4
 8003710:	d809      	bhi.n	8003726 <fnd_output_stepper_tick+0x56>
        {
            motor->mode = UP_EXCITE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	761a      	strb	r2, [r3, #24]
            motor->up_excite_cnt = motor->up_excite_cnt + 1;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	8b5b      	ldrh	r3, [r3, #26]
 800371c:	3301      	adds	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	835a      	strh	r2, [r3, #26]
 8003724:	e01d      	b.n	8003762 <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = UP;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2202      	movs	r2, #2
 800372a:	761a      	strb	r2, [r3, #24]
 800372c:	e019      	b.n	8003762 <fnd_output_stepper_tick+0x92>
        }
    }
    else if (motor->current_pos > motor->target_pos)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	8c1a      	ldrh	r2, [r3, #32]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	8bdb      	ldrh	r3, [r3, #30]
 8003736:	429a      	cmp	r2, r3
 8003738:	d913      	bls.n	8003762 <fnd_output_stepper_tick+0x92>
    {
        motor->up_excite_cnt = 0;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	835a      	strh	r2, [r3, #26]
        if (motor->down_excite_cnt < EXCITE_TICKS)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	8b9b      	ldrh	r3, [r3, #28]
 8003744:	2b04      	cmp	r3, #4
 8003746:	d809      	bhi.n	800375c <fnd_output_stepper_tick+0x8c>
        {
            motor->mode = DOWN_EXCITE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2203      	movs	r2, #3
 800374c:	761a      	strb	r2, [r3, #24]
            motor->down_excite_cnt = motor->down_excite_cnt + 1;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	8b9b      	ldrh	r3, [r3, #28]
 8003752:	3301      	adds	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	839a      	strh	r2, [r3, #28]
 800375a:	e002      	b.n	8003762 <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = DOWN;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2204      	movs	r2, #4
 8003760:	761a      	strb	r2, [r3, #24]
        }
    }

    if (motor->mode == STOP)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	7e1b      	ldrb	r3, [r3, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d116      	bne.n	8003798 <fnd_output_stepper_tick+0xc8>
    {
        for (uint8_t i = 0; i < 4; i++)
 800376a:	2300      	movs	r3, #0
 800376c:	73fb      	strb	r3, [r7, #15]
 800376e:	e00f      	b.n	8003790 <fnd_output_stepper_tick+0xc0>
        {
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 8003770:	7bfa      	ldrb	r2, [r7, #15]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003778:	7bfa      	ldrb	r2, [r7, #15]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3208      	adds	r2, #8
 800377e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003782:	2200      	movs	r2, #0
 8003784:	4619      	mov	r1, r3
 8003786:	f001 fe7f 	bl	8005488 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 800378a:	7bfb      	ldrb	r3, [r7, #15]
 800378c:	3301      	adds	r3, #1
 800378e:	73fb      	strb	r3, [r7, #15]
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	2b03      	cmp	r3, #3
 8003794:	d9ec      	bls.n	8003770 <fnd_output_stepper_tick+0xa0>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 8003796:	e179      	b.n	8003a8c <fnd_output_stepper_tick+0x3bc>
    else if (motor->mode == UP_EXCITE || motor->mode == DOWN_EXCITE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	7e1b      	ldrb	r3, [r3, #24]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d003      	beq.n	80037a8 <fnd_output_stepper_tick+0xd8>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	7e1b      	ldrb	r3, [r3, #24]
 80037a4:	2b03      	cmp	r3, #3
 80037a6:	d15c      	bne.n	8003862 <fnd_output_stepper_tick+0x192>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6818      	ldr	r0, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	8a19      	ldrh	r1, [r3, #16]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d007      	beq.n	80037c8 <fnd_output_stepper_tick+0xf8>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d003      	beq.n	80037c8 <fnd_output_stepper_tick+0xf8>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037c4:	2b07      	cmp	r3, #7
 80037c6:	d101      	bne.n	80037cc <fnd_output_stepper_tick+0xfc>
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <fnd_output_stepper_tick+0xfe>
 80037cc:	2300      	movs	r3, #0
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	461a      	mov	r2, r3
 80037d2:	f001 fe59 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6858      	ldr	r0, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	8a59      	ldrh	r1, [r3, #18]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d007      	beq.n	80037f6 <fnd_output_stepper_tick+0x126>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d003      	beq.n	80037f6 <fnd_output_stepper_tick+0x126>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d101      	bne.n	80037fa <fnd_output_stepper_tick+0x12a>
 80037f6:	2301      	movs	r3, #1
 80037f8:	e000      	b.n	80037fc <fnd_output_stepper_tick+0x12c>
 80037fa:	2300      	movs	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	461a      	mov	r2, r3
 8003800:	f001 fe42 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6898      	ldr	r0, [r3, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	8a99      	ldrh	r1, [r3, #20]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003810:	2b03      	cmp	r3, #3
 8003812:	d007      	beq.n	8003824 <fnd_output_stepper_tick+0x154>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003818:	2b04      	cmp	r3, #4
 800381a:	d003      	beq.n	8003824 <fnd_output_stepper_tick+0x154>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003820:	2b05      	cmp	r3, #5
 8003822:	d101      	bne.n	8003828 <fnd_output_stepper_tick+0x158>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <fnd_output_stepper_tick+0x15a>
 8003828:	2300      	movs	r3, #0
 800382a:	b2db      	uxtb	r3, r3
 800382c:	461a      	mov	r2, r3
 800382e:	f001 fe2b 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68d8      	ldr	r0, [r3, #12]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	8ad9      	ldrh	r1, [r3, #22]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800383e:	2b05      	cmp	r3, #5
 8003840:	d007      	beq.n	8003852 <fnd_output_stepper_tick+0x182>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003846:	2b06      	cmp	r3, #6
 8003848:	d003      	beq.n	8003852 <fnd_output_stepper_tick+0x182>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800384e:	2b07      	cmp	r3, #7
 8003850:	d101      	bne.n	8003856 <fnd_output_stepper_tick+0x186>
 8003852:	2301      	movs	r3, #1
 8003854:	e000      	b.n	8003858 <fnd_output_stepper_tick+0x188>
 8003856:	2300      	movs	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	461a      	mov	r2, r3
 800385c:	f001 fe14 	bl	8005488 <HAL_GPIO_WritePin>
}
 8003860:	e114      	b.n	8003a8c <fnd_output_stepper_tick+0x3bc>
    else if (motor->mode == UP)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	7e1b      	ldrb	r3, [r3, #24]
 8003866:	2b02      	cmp	r3, #2
 8003868:	f040 8086 	bne.w	8003978 <fnd_output_stepper_tick+0x2a8>
        for (uint8_t i = 0; i < 4; i++)
 800386c:	2300      	movs	r3, #0
 800386e:	73bb      	strb	r3, [r7, #14]
 8003870:	e00f      	b.n	8003892 <fnd_output_stepper_tick+0x1c2>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 8003872:	7bba      	ldrb	r2, [r7, #14]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800387a:	7bba      	ldrb	r2, [r7, #14]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3208      	adds	r2, #8
 8003880:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003884:	2200      	movs	r2, #0
 8003886:	4619      	mov	r1, r3
 8003888:	f001 fdfe 	bl	8005488 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 800388c:	7bbb      	ldrb	r3, [r7, #14]
 800388e:	3301      	adds	r3, #1
 8003890:	73bb      	strb	r3, [r7, #14]
 8003892:	7bbb      	ldrb	r3, [r7, #14]
 8003894:	2b03      	cmp	r3, #3
 8003896:	d9ec      	bls.n	8003872 <fnd_output_stepper_tick+0x1a2>
        motor->current_pos = motor->current_pos + 1;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	8c1b      	ldrh	r3, [r3, #32]
 800389c:	3301      	adds	r3, #1
 800389e:	b29a      	uxth	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	841a      	strh	r2, [r3, #32]
        motor->phase = (motor->phase + 1) % 8;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038a8:	3301      	adds	r3, #1
 80038aa:	425a      	negs	r2, r3
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	f002 0207 	and.w	r2, r2, #7
 80038b4:	bf58      	it	pl
 80038b6:	4253      	negpl	r3, r2
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	8a19      	ldrh	r1, [r3, #16]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <fnd_output_stepper_tick+0x20e>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d003      	beq.n	80038de <fnd_output_stepper_tick+0x20e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038da:	2b07      	cmp	r3, #7
 80038dc:	d101      	bne.n	80038e2 <fnd_output_stepper_tick+0x212>
 80038de:	2301      	movs	r3, #1
 80038e0:	e000      	b.n	80038e4 <fnd_output_stepper_tick+0x214>
 80038e2:	2300      	movs	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	461a      	mov	r2, r3
 80038e8:	f001 fdce 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6858      	ldr	r0, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	8a59      	ldrh	r1, [r3, #18]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d007      	beq.n	800390c <fnd_output_stepper_tick+0x23c>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003900:	2b02      	cmp	r3, #2
 8003902:	d003      	beq.n	800390c <fnd_output_stepper_tick+0x23c>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003908:	2b03      	cmp	r3, #3
 800390a:	d101      	bne.n	8003910 <fnd_output_stepper_tick+0x240>
 800390c:	2301      	movs	r3, #1
 800390e:	e000      	b.n	8003912 <fnd_output_stepper_tick+0x242>
 8003910:	2300      	movs	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	461a      	mov	r2, r3
 8003916:	f001 fdb7 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6898      	ldr	r0, [r3, #8]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	8a99      	ldrh	r1, [r3, #20]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003926:	2b03      	cmp	r3, #3
 8003928:	d007      	beq.n	800393a <fnd_output_stepper_tick+0x26a>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800392e:	2b04      	cmp	r3, #4
 8003930:	d003      	beq.n	800393a <fnd_output_stepper_tick+0x26a>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003936:	2b05      	cmp	r3, #5
 8003938:	d101      	bne.n	800393e <fnd_output_stepper_tick+0x26e>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <fnd_output_stepper_tick+0x270>
 800393e:	2300      	movs	r3, #0
 8003940:	b2db      	uxtb	r3, r3
 8003942:	461a      	mov	r2, r3
 8003944:	f001 fda0 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68d8      	ldr	r0, [r3, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	8ad9      	ldrh	r1, [r3, #22]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003954:	2b05      	cmp	r3, #5
 8003956:	d007      	beq.n	8003968 <fnd_output_stepper_tick+0x298>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800395c:	2b06      	cmp	r3, #6
 800395e:	d003      	beq.n	8003968 <fnd_output_stepper_tick+0x298>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003964:	2b07      	cmp	r3, #7
 8003966:	d101      	bne.n	800396c <fnd_output_stepper_tick+0x29c>
 8003968:	2301      	movs	r3, #1
 800396a:	e000      	b.n	800396e <fnd_output_stepper_tick+0x29e>
 800396c:	2300      	movs	r3, #0
 800396e:	b2db      	uxtb	r3, r3
 8003970:	461a      	mov	r2, r3
 8003972:	f001 fd89 	bl	8005488 <HAL_GPIO_WritePin>
}
 8003976:	e089      	b.n	8003a8c <fnd_output_stepper_tick+0x3bc>
    else if (motor->mode == DOWN)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	7e1b      	ldrb	r3, [r3, #24]
 800397c:	2b04      	cmp	r3, #4
 800397e:	f040 8085 	bne.w	8003a8c <fnd_output_stepper_tick+0x3bc>
        for (uint8_t i = 0; i < 4; i++)
 8003982:	2300      	movs	r3, #0
 8003984:	737b      	strb	r3, [r7, #13]
 8003986:	e00f      	b.n	80039a8 <fnd_output_stepper_tick+0x2d8>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 8003988:	7b7a      	ldrb	r2, [r7, #13]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003990:	7b7a      	ldrb	r2, [r7, #13]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	3208      	adds	r2, #8
 8003996:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800399a:	2200      	movs	r2, #0
 800399c:	4619      	mov	r1, r3
 800399e:	f001 fd73 	bl	8005488 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 80039a2:	7b7b      	ldrb	r3, [r7, #13]
 80039a4:	3301      	adds	r3, #1
 80039a6:	737b      	strb	r3, [r7, #13]
 80039a8:	7b7b      	ldrb	r3, [r7, #13]
 80039aa:	2b03      	cmp	r3, #3
 80039ac:	d9ec      	bls.n	8003988 <fnd_output_stepper_tick+0x2b8>
        motor->current_pos = motor->current_pos - 1;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	8c1b      	ldrh	r3, [r3, #32]
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	841a      	strh	r2, [r3, #32]
        motor->phase = (motor->phase + 7) % 8;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80039be:	3307      	adds	r3, #7
 80039c0:	425a      	negs	r2, r3
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	f002 0207 	and.w	r2, r2, #7
 80039ca:	bf58      	it	pl
 80039cc:	4253      	negpl	r3, r2
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6818      	ldr	r0, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	8a19      	ldrh	r1, [r3, #16]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d007      	beq.n	80039f4 <fnd_output_stepper_tick+0x324>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d003      	beq.n	80039f4 <fnd_output_stepper_tick+0x324>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80039f0:	2b07      	cmp	r3, #7
 80039f2:	d101      	bne.n	80039f8 <fnd_output_stepper_tick+0x328>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <fnd_output_stepper_tick+0x32a>
 80039f8:	2300      	movs	r3, #0
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	461a      	mov	r2, r3
 80039fe:	f001 fd43 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6858      	ldr	r0, [r3, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	8a59      	ldrh	r1, [r3, #18]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d007      	beq.n	8003a22 <fnd_output_stepper_tick+0x352>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d003      	beq.n	8003a22 <fnd_output_stepper_tick+0x352>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a1e:	2b03      	cmp	r3, #3
 8003a20:	d101      	bne.n	8003a26 <fnd_output_stepper_tick+0x356>
 8003a22:	2301      	movs	r3, #1
 8003a24:	e000      	b.n	8003a28 <fnd_output_stepper_tick+0x358>
 8003a26:	2300      	movs	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	f001 fd2c 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6898      	ldr	r0, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	8a99      	ldrh	r1, [r3, #20]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	d007      	beq.n	8003a50 <fnd_output_stepper_tick+0x380>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a44:	2b04      	cmp	r3, #4
 8003a46:	d003      	beq.n	8003a50 <fnd_output_stepper_tick+0x380>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a4c:	2b05      	cmp	r3, #5
 8003a4e:	d101      	bne.n	8003a54 <fnd_output_stepper_tick+0x384>
 8003a50:	2301      	movs	r3, #1
 8003a52:	e000      	b.n	8003a56 <fnd_output_stepper_tick+0x386>
 8003a54:	2300      	movs	r3, #0
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	461a      	mov	r2, r3
 8003a5a:	f001 fd15 	bl	8005488 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68d8      	ldr	r0, [r3, #12]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	8ad9      	ldrh	r1, [r3, #22]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a6a:	2b05      	cmp	r3, #5
 8003a6c:	d007      	beq.n	8003a7e <fnd_output_stepper_tick+0x3ae>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a72:	2b06      	cmp	r3, #6
 8003a74:	d003      	beq.n	8003a7e <fnd_output_stepper_tick+0x3ae>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003a7a:	2b07      	cmp	r3, #7
 8003a7c:	d101      	bne.n	8003a82 <fnd_output_stepper_tick+0x3b2>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e000      	b.n	8003a84 <fnd_output_stepper_tick+0x3b4>
 8003a82:	2300      	movs	r3, #0
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	461a      	mov	r2, r3
 8003a88:	f001 fcfe 	bl	8005488 <HAL_GPIO_WritePin>
}
 8003a8c:	bf00      	nop
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <fnd_output_stepper_init>:

void fnd_output_stepper_init(void)
{
 8003a94:	b490      	push	{r4, r7}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++)
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	71fb      	strb	r3, [r7, #7]
 8003a9e:	e06b      	b.n	8003b78 <fnd_output_stepper_init+0xe4>
    {
        for (uint8_t j = 0; j < 4; j++)
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	71bb      	strb	r3, [r7, #6]
 8003aa4:	e025      	b.n	8003af2 <fnd_output_stepper_init+0x5e>
        {
            motor[i].gpio_port[j] = stepper_port[i * 4 + j];
 8003aa6:	79fb      	ldrb	r3, [r7, #7]
 8003aa8:	009a      	lsls	r2, r3, #2
 8003aaa:	79bb      	ldrb	r3, [r7, #6]
 8003aac:	4413      	add	r3, r2
 8003aae:	79fa      	ldrb	r2, [r7, #7]
 8003ab0:	79b8      	ldrb	r0, [r7, #6]
 8003ab2:	4936      	ldr	r1, [pc, #216]	; (8003b8c <fnd_output_stepper_init+0xf8>)
 8003ab4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003ab8:	4c35      	ldr	r4, [pc, #212]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003aba:	4613      	mov	r3, r2
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	4413      	add	r3, r2
 8003ac0:	4403      	add	r3, r0
 8003ac2:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
            motor[i].gpio_pin[j] = stepper_pin[i * 4 + j];
 8003ac6:	79fb      	ldrb	r3, [r7, #7]
 8003ac8:	009a      	lsls	r2, r3, #2
 8003aca:	79bb      	ldrb	r3, [r7, #6]
 8003acc:	4413      	add	r3, r2
 8003ace:	79fa      	ldrb	r2, [r7, #7]
 8003ad0:	79b9      	ldrb	r1, [r7, #6]
 8003ad2:	4830      	ldr	r0, [pc, #192]	; (8003b94 <fnd_output_stepper_init+0x100>)
 8003ad4:	f830 4013 	ldrh.w	r4, [r0, r3, lsl #1]
 8003ad8:	482d      	ldr	r0, [pc, #180]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003ada:	4613      	mov	r3, r2
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	4413      	add	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	440b      	add	r3, r1
 8003ae4:	3308      	adds	r3, #8
 8003ae6:	4622      	mov	r2, r4
 8003ae8:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for (uint8_t j = 0; j < 4; j++)
 8003aec:	79bb      	ldrb	r3, [r7, #6]
 8003aee:	3301      	adds	r3, #1
 8003af0:	71bb      	strb	r3, [r7, #6]
 8003af2:	79bb      	ldrb	r3, [r7, #6]
 8003af4:	2b03      	cmp	r3, #3
 8003af6:	d9d6      	bls.n	8003aa6 <fnd_output_stepper_init+0x12>
        }
        motor[i].current_pos = 1200;
 8003af8:	79fa      	ldrb	r2, [r7, #7]
 8003afa:	4925      	ldr	r1, [pc, #148]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003afc:	4613      	mov	r3, r2
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	3320      	adds	r3, #32
 8003b08:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8003b0c:	801a      	strh	r2, [r3, #0]
        motor[i].down_excite_cnt = 0;
 8003b0e:	79fa      	ldrb	r2, [r7, #7]
 8003b10:	491f      	ldr	r1, [pc, #124]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003b12:	4613      	mov	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4413      	add	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	440b      	add	r3, r1
 8003b1c:	331c      	adds	r3, #28
 8003b1e:	2200      	movs	r2, #0
 8003b20:	801a      	strh	r2, [r3, #0]
        motor[i].mode = STOP;
 8003b22:	79fa      	ldrb	r2, [r7, #7]
 8003b24:	491a      	ldr	r1, [pc, #104]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003b26:	4613      	mov	r3, r2
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4413      	add	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	3318      	adds	r3, #24
 8003b32:	2200      	movs	r2, #0
 8003b34:	701a      	strb	r2, [r3, #0]
        motor[i].phase = 0;
 8003b36:	79fa      	ldrb	r2, [r7, #7]
 8003b38:	4915      	ldr	r1, [pc, #84]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	4413      	add	r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	440b      	add	r3, r1
 8003b44:	3322      	adds	r3, #34	; 0x22
 8003b46:	2200      	movs	r2, #0
 8003b48:	801a      	strh	r2, [r3, #0]
        motor[i].target_pos = 0;
 8003b4a:	79fa      	ldrb	r2, [r7, #7]
 8003b4c:	4910      	ldr	r1, [pc, #64]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003b4e:	4613      	mov	r3, r2
 8003b50:	00db      	lsls	r3, r3, #3
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	331e      	adds	r3, #30
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	801a      	strh	r2, [r3, #0]
        motor[i].up_excite_cnt = 0;
 8003b5e:	79fa      	ldrb	r2, [r7, #7]
 8003b60:	490b      	ldr	r1, [pc, #44]	; (8003b90 <fnd_output_stepper_init+0xfc>)
 8003b62:	4613      	mov	r3, r2
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	4413      	add	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	331a      	adds	r3, #26
 8003b6e:	2200      	movs	r2, #0
 8003b70:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 8003b72:	79fb      	ldrb	r3, [r7, #7]
 8003b74:	3301      	adds	r3, #1
 8003b76:	71fb      	strb	r3, [r7, #7]
 8003b78:	79fb      	ldrb	r3, [r7, #7]
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	d990      	bls.n	8003aa0 <fnd_output_stepper_init+0xc>
    }
}
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc90      	pop	{r4, r7}
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	200000a8 	.word	0x200000a8
 8003b90:	20006ab0 	.word	0x20006ab0
 8003b94:	200000e8 	.word	0x200000e8

08003b98 <fnd_output_stepper_set_position>:

void fnd_output_stepper_set_position(uint16_t *values)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
    motor[0].target_pos = values[0];
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	881a      	ldrh	r2, [r3, #0]
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	; (8003bd4 <fnd_output_stepper_set_position+0x3c>)
 8003ba6:	83da      	strh	r2, [r3, #30]
    motor[1].target_pos = values[1];
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	885a      	ldrh	r2, [r3, #2]
 8003bac:	4b09      	ldr	r3, [pc, #36]	; (8003bd4 <fnd_output_stepper_set_position+0x3c>)
 8003bae:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    motor[2].target_pos = values[2];
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	889a      	ldrh	r2, [r3, #4]
 8003bb6:	4b07      	ldr	r3, [pc, #28]	; (8003bd4 <fnd_output_stepper_set_position+0x3c>)
 8003bb8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    motor[3].target_pos = values[3];
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	88da      	ldrh	r2, [r3, #6]
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <fnd_output_stepper_set_position+0x3c>)
 8003bc2:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
}
 8003bc6:	bf00      	nop
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	20006ab0 	.word	0x20006ab0

08003bd8 <fnd_output_stepper_10ms_tick>:

void fnd_output_stepper_10ms_tick(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
    fnd_output_stepper_tick(&motor[0]);
 8003bdc:	4806      	ldr	r0, [pc, #24]	; (8003bf8 <fnd_output_stepper_10ms_tick+0x20>)
 8003bde:	f7ff fd77 	bl	80036d0 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[1]);
 8003be2:	4806      	ldr	r0, [pc, #24]	; (8003bfc <fnd_output_stepper_10ms_tick+0x24>)
 8003be4:	f7ff fd74 	bl	80036d0 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[2]);
 8003be8:	4805      	ldr	r0, [pc, #20]	; (8003c00 <fnd_output_stepper_10ms_tick+0x28>)
 8003bea:	f7ff fd71 	bl	80036d0 <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[3]);
 8003bee:	4805      	ldr	r0, [pc, #20]	; (8003c04 <fnd_output_stepper_10ms_tick+0x2c>)
 8003bf0:	f7ff fd6e 	bl	80036d0 <fnd_output_stepper_tick>
}
 8003bf4:	bf00      	nop
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	20006ab0 	.word	0x20006ab0
 8003bfc:	20006ad4 	.word	0x20006ad4
 8003c00:	20006af8 	.word	0x20006af8
 8003c04:	20006b1c 	.word	0x20006b1c

08003c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c0c:	4b0e      	ldr	r3, [pc, #56]	; (8003c48 <HAL_Init+0x40>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a0d      	ldr	r2, [pc, #52]	; (8003c48 <HAL_Init+0x40>)
 8003c12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_Init+0x40>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a0a      	ldr	r2, [pc, #40]	; (8003c48 <HAL_Init+0x40>)
 8003c1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c24:	4b08      	ldr	r3, [pc, #32]	; (8003c48 <HAL_Init+0x40>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a07      	ldr	r2, [pc, #28]	; (8003c48 <HAL_Init+0x40>)
 8003c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c30:	2003      	movs	r0, #3
 8003c32:	f000 fe3e 	bl	80048b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c36:	200f      	movs	r0, #15
 8003c38:	f7fd ff4e 	bl	8001ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c3c:	f7fd ff20 	bl	8001a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	40023c00 	.word	0x40023c00

08003c4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c50:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <HAL_IncTick+0x20>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <HAL_IncTick+0x24>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	4a04      	ldr	r2, [pc, #16]	; (8003c70 <HAL_IncTick+0x24>)
 8003c5e:	6013      	str	r3, [r2, #0]
}
 8003c60:	bf00      	nop
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	2000010c 	.word	0x2000010c
 8003c70:	20006b40 	.word	0x20006b40

08003c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  return uwTick;
 8003c78:	4b03      	ldr	r3, [pc, #12]	; (8003c88 <HAL_GetTick+0x14>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	20006b40 	.word	0x20006b40

08003c8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c94:	2300      	movs	r3, #0
 8003c96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e033      	b.n	8003d0a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d109      	bne.n	8003cbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7fd f9e2 	bl	8001074 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f003 0310 	and.w	r3, r3, #16
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d118      	bne.n	8003cfc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003cd2:	f023 0302 	bic.w	r3, r3, #2
 8003cd6:	f043 0202 	orr.w	r2, r3, #2
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fbb2 	bl	8004448 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cee:	f023 0303 	bic.w	r3, r3, #3
 8003cf2:	f043 0201 	orr.w	r2, r3, #1
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	641a      	str	r2, [r3, #64]	; 0x40
 8003cfa:	e001      	b.n	8003d00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b084      	sub	sp, #16
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	60fb      	str	r3, [r7, #12]
 8003d1e:	2300      	movs	r3, #0
 8003d20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	bf0c      	ite	eq
 8003d30:	2301      	moveq	r3, #1
 8003d32:	2300      	movne	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f003 0320 	and.w	r3, r3, #32
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	bf0c      	ite	eq
 8003d46:	2301      	moveq	r3, #1
 8003d48:	2300      	movne	r3, #0
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d049      	beq.n	8003de8 <HAL_ADC_IRQHandler+0xd6>
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d046      	beq.n	8003de8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5e:	f003 0310 	and.w	r3, r3, #16
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d105      	bne.n	8003d72 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d12b      	bne.n	8003dd8 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d127      	bne.n	8003dd8 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d006      	beq.n	8003da4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d119      	bne.n	8003dd8 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685a      	ldr	r2, [r3, #4]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0220 	bic.w	r2, r2, #32
 8003db2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d105      	bne.n	8003dd8 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd0:	f043 0201 	orr.w	r2, r3, #1
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f000 f9eb 	bl	80041b4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f06f 0212 	mvn.w	r2, #18
 8003de6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0304 	and.w	r3, r3, #4
 8003df2:	2b04      	cmp	r3, #4
 8003df4:	bf0c      	ite	eq
 8003df6:	2301      	moveq	r3, #1
 8003df8:	2300      	movne	r3, #0
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e08:	2b80      	cmp	r3, #128	; 0x80
 8003e0a:	bf0c      	ite	eq
 8003e0c:	2301      	moveq	r3, #1
 8003e0e:	2300      	movne	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d057      	beq.n	8003eca <HAL_ADC_IRQHandler+0x1b8>
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d054      	beq.n	8003eca <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e24:	f003 0310 	and.w	r3, r3, #16
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d105      	bne.n	8003e38 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e30:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d139      	bne.n	8003eba <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e4c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d006      	beq.n	8003e62 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d12b      	bne.n	8003eba <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d124      	bne.n	8003eba <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d11d      	bne.n	8003eba <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d119      	bne.n	8003eba <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e94:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d105      	bne.n	8003eba <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb2:	f043 0201 	orr.w	r2, r3, #1
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 fc42 	bl	8004744 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f06f 020c 	mvn.w	r2, #12
 8003ec8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eea:	2b40      	cmp	r3, #64	; 0x40
 8003eec:	bf0c      	ite	eq
 8003eee:	2301      	moveq	r3, #1
 8003ef0:	2300      	movne	r3, #0
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d017      	beq.n	8003f2c <HAL_ADC_IRQHandler+0x21a>
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d014      	beq.n	8003f2c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d10d      	bne.n	8003f2c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f14:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f95d 	bl	80041dc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f06f 0201 	mvn.w	r2, #1
 8003f2a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0320 	and.w	r3, r3, #32
 8003f36:	2b20      	cmp	r3, #32
 8003f38:	bf0c      	ite	eq
 8003f3a:	2301      	moveq	r3, #1
 8003f3c:	2300      	movne	r3, #0
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f50:	bf0c      	ite	eq
 8003f52:	2301      	moveq	r3, #1
 8003f54:	2300      	movne	r3, #0
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d015      	beq.n	8003f8c <HAL_ADC_IRQHandler+0x27a>
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d012      	beq.n	8003f8c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	f043 0202 	orr.w	r2, r3, #2
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f06f 0220 	mvn.w	r2, #32
 8003f7a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f937 	bl	80041f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f06f 0220 	mvn.w	r2, #32
 8003f8a:	601a      	str	r2, [r3, #0]
  }
}
 8003f8c:	bf00      	nop
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d101      	bne.n	8003fb2 <HAL_ADC_Start_DMA+0x1e>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	e0e9      	b.n	8004186 <HAL_ADC_Start_DMA+0x1f2>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d018      	beq.n	8003ffa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003fd8:	4b6d      	ldr	r3, [pc, #436]	; (8004190 <HAL_ADC_Start_DMA+0x1fc>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a6d      	ldr	r2, [pc, #436]	; (8004194 <HAL_ADC_Start_DMA+0x200>)
 8003fde:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe2:	0c9a      	lsrs	r2, r3, #18
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	4413      	add	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003fec:	e002      	b.n	8003ff4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1f9      	bne.n	8003fee <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004008:	d107      	bne.n	800401a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004018:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b01      	cmp	r3, #1
 8004026:	f040 80a1 	bne.w	800416c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004032:	f023 0301 	bic.w	r3, r3, #1
 8004036:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004048:	2b00      	cmp	r3, #0
 800404a:	d007      	beq.n	800405c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004054:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004060:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004068:	d106      	bne.n	8004078 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800406e:	f023 0206 	bic.w	r2, r3, #6
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	645a      	str	r2, [r3, #68]	; 0x44
 8004076:	e002      	b.n	800407e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004086:	4b44      	ldr	r3, [pc, #272]	; (8004198 <HAL_ADC_Start_DMA+0x204>)
 8004088:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408e:	4a43      	ldr	r2, [pc, #268]	; (800419c <HAL_ADC_Start_DMA+0x208>)
 8004090:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004096:	4a42      	ldr	r2, [pc, #264]	; (80041a0 <HAL_ADC_Start_DMA+0x20c>)
 8004098:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800409e:	4a41      	ldr	r2, [pc, #260]	; (80041a4 <HAL_ADC_Start_DMA+0x210>)
 80040a0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80040aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80040ba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689a      	ldr	r2, [r3, #8]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040ca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	334c      	adds	r3, #76	; 0x4c
 80040d6:	4619      	mov	r1, r3
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f000 fccc 	bl	8004a78 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f003 031f 	and.w	r3, r3, #31
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d12a      	bne.n	8004142 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a2d      	ldr	r2, [pc, #180]	; (80041a8 <HAL_ADC_Start_DMA+0x214>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d015      	beq.n	8004122 <HAL_ADC_Start_DMA+0x18e>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a2c      	ldr	r2, [pc, #176]	; (80041ac <HAL_ADC_Start_DMA+0x218>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d105      	bne.n	800410c <HAL_ADC_Start_DMA+0x178>
 8004100:	4b25      	ldr	r3, [pc, #148]	; (8004198 <HAL_ADC_Start_DMA+0x204>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f003 031f 	and.w	r3, r3, #31
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00a      	beq.n	8004122 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a27      	ldr	r2, [pc, #156]	; (80041b0 <HAL_ADC_Start_DMA+0x21c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d136      	bne.n	8004184 <HAL_ADC_Start_DMA+0x1f0>
 8004116:	4b20      	ldr	r3, [pc, #128]	; (8004198 <HAL_ADC_Start_DMA+0x204>)
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f003 0310 	and.w	r3, r3, #16
 800411e:	2b00      	cmp	r3, #0
 8004120:	d130      	bne.n	8004184 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d129      	bne.n	8004184 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689a      	ldr	r2, [r3, #8]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800413e:	609a      	str	r2, [r3, #8]
 8004140:	e020      	b.n	8004184 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a18      	ldr	r2, [pc, #96]	; (80041a8 <HAL_ADC_Start_DMA+0x214>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d11b      	bne.n	8004184 <HAL_ADC_Start_DMA+0x1f0>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d114      	bne.n	8004184 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004168:	609a      	str	r2, [r3, #8]
 800416a:	e00b      	b.n	8004184 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	f043 0210 	orr.w	r2, r3, #16
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417c:	f043 0201 	orr.w	r2, r3, #1
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3718      	adds	r7, #24
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	20000000 	.word	0x20000000
 8004194:	431bde83 	.word	0x431bde83
 8004198:	40012300 	.word	0x40012300
 800419c:	08004641 	.word	0x08004641
 80041a0:	080046fb 	.word	0x080046fb
 80041a4:	08004717 	.word	0x08004717
 80041a8:	40012000 	.word	0x40012000
 80041ac:	40012100 	.word	0x40012100
 80041b0:	40012200 	.word	0x40012200

080041b4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80041d0:	bf00      	nop
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80041f8:	bf00      	nop
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800420e:	2300      	movs	r3, #0
 8004210:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <HAL_ADC_ConfigChannel+0x1c>
 800421c:	2302      	movs	r3, #2
 800421e:	e105      	b.n	800442c <HAL_ADC_ConfigChannel+0x228>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2b09      	cmp	r3, #9
 800422e:	d925      	bls.n	800427c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68d9      	ldr	r1, [r3, #12]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	b29b      	uxth	r3, r3
 800423c:	461a      	mov	r2, r3
 800423e:	4613      	mov	r3, r2
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	4413      	add	r3, r2
 8004244:	3b1e      	subs	r3, #30
 8004246:	2207      	movs	r2, #7
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43da      	mvns	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	400a      	ands	r2, r1
 8004254:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68d9      	ldr	r1, [r3, #12]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	b29b      	uxth	r3, r3
 8004266:	4618      	mov	r0, r3
 8004268:	4603      	mov	r3, r0
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	4403      	add	r3, r0
 800426e:	3b1e      	subs	r3, #30
 8004270:	409a      	lsls	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	430a      	orrs	r2, r1
 8004278:	60da      	str	r2, [r3, #12]
 800427a:	e022      	b.n	80042c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6919      	ldr	r1, [r3, #16]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	b29b      	uxth	r3, r3
 8004288:	461a      	mov	r2, r3
 800428a:	4613      	mov	r3, r2
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	4413      	add	r3, r2
 8004290:	2207      	movs	r2, #7
 8004292:	fa02 f303 	lsl.w	r3, r2, r3
 8004296:	43da      	mvns	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	400a      	ands	r2, r1
 800429e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6919      	ldr	r1, [r3, #16]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	4618      	mov	r0, r3
 80042b2:	4603      	mov	r3, r0
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	4403      	add	r3, r0
 80042b8:	409a      	lsls	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	2b06      	cmp	r3, #6
 80042c8:	d824      	bhi.n	8004314 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	4613      	mov	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	3b05      	subs	r3, #5
 80042dc:	221f      	movs	r2, #31
 80042de:	fa02 f303 	lsl.w	r3, r2, r3
 80042e2:	43da      	mvns	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	400a      	ands	r2, r1
 80042ea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	4618      	mov	r0, r3
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	4613      	mov	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	3b05      	subs	r3, #5
 8004306:	fa00 f203 	lsl.w	r2, r0, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	635a      	str	r2, [r3, #52]	; 0x34
 8004312:	e04c      	b.n	80043ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b0c      	cmp	r3, #12
 800431a:	d824      	bhi.n	8004366 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4413      	add	r3, r2
 800432c:	3b23      	subs	r3, #35	; 0x23
 800432e:	221f      	movs	r2, #31
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	43da      	mvns	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	400a      	ands	r2, r1
 800433c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	b29b      	uxth	r3, r3
 800434a:	4618      	mov	r0, r3
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	4613      	mov	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4413      	add	r3, r2
 8004356:	3b23      	subs	r3, #35	; 0x23
 8004358:	fa00 f203 	lsl.w	r2, r0, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	631a      	str	r2, [r3, #48]	; 0x30
 8004364:	e023      	b.n	80043ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	4613      	mov	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	3b41      	subs	r3, #65	; 0x41
 8004378:	221f      	movs	r2, #31
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	43da      	mvns	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	400a      	ands	r2, r1
 8004386:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	b29b      	uxth	r3, r3
 8004394:	4618      	mov	r0, r3
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685a      	ldr	r2, [r3, #4]
 800439a:	4613      	mov	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	3b41      	subs	r3, #65	; 0x41
 80043a2:	fa00 f203 	lsl.w	r2, r0, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043ae:	4b22      	ldr	r3, [pc, #136]	; (8004438 <HAL_ADC_ConfigChannel+0x234>)
 80043b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a21      	ldr	r2, [pc, #132]	; (800443c <HAL_ADC_ConfigChannel+0x238>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d109      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x1cc>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b12      	cmp	r3, #18
 80043c2:	d105      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a19      	ldr	r2, [pc, #100]	; (800443c <HAL_ADC_ConfigChannel+0x238>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d123      	bne.n	8004422 <HAL_ADC_ConfigChannel+0x21e>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b10      	cmp	r3, #16
 80043e0:	d003      	beq.n	80043ea <HAL_ADC_ConfigChannel+0x1e6>
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2b11      	cmp	r3, #17
 80043e8:	d11b      	bne.n	8004422 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b10      	cmp	r3, #16
 80043fc:	d111      	bne.n	8004422 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80043fe:	4b10      	ldr	r3, [pc, #64]	; (8004440 <HAL_ADC_ConfigChannel+0x23c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a10      	ldr	r2, [pc, #64]	; (8004444 <HAL_ADC_ConfigChannel+0x240>)
 8004404:	fba2 2303 	umull	r2, r3, r2, r3
 8004408:	0c9a      	lsrs	r2, r3, #18
 800440a:	4613      	mov	r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	4413      	add	r3, r2
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004414:	e002      	b.n	800441c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	3b01      	subs	r3, #1
 800441a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1f9      	bne.n	8004416 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	40012300 	.word	0x40012300
 800443c:	40012000 	.word	0x40012000
 8004440:	20000000 	.word	0x20000000
 8004444:	431bde83 	.word	0x431bde83

08004448 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004450:	4b79      	ldr	r3, [pc, #484]	; (8004638 <ADC_Init+0x1f0>)
 8004452:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	431a      	orrs	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800447c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	021a      	lsls	r2, r3, #8
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80044a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6859      	ldr	r1, [r3, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	689a      	ldr	r2, [r3, #8]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6899      	ldr	r1, [r3, #8]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044da:	4a58      	ldr	r2, [pc, #352]	; (800463c <ADC_Init+0x1f4>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d022      	beq.n	8004526 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80044ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6899      	ldr	r1, [r3, #8]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004510:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6899      	ldr	r1, [r3, #8]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	609a      	str	r2, [r3, #8]
 8004524:	e00f      	b.n	8004546 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004534:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	689a      	ldr	r2, [r3, #8]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004544:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 0202 	bic.w	r2, r2, #2
 8004554:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6899      	ldr	r1, [r3, #8]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	7e1b      	ldrb	r3, [r3, #24]
 8004560:	005a      	lsls	r2, r3, #1
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d01b      	beq.n	80045ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004582:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004592:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	6859      	ldr	r1, [r3, #4]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	3b01      	subs	r3, #1
 80045a0:	035a      	lsls	r2, r3, #13
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	605a      	str	r2, [r3, #4]
 80045aa:	e007      	b.n	80045bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80045ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	051a      	lsls	r2, r3, #20
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80045f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6899      	ldr	r1, [r3, #8]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80045fe:	025a      	lsls	r2, r3, #9
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689a      	ldr	r2, [r3, #8]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004616:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6899      	ldr	r1, [r3, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	029a      	lsls	r2, r3, #10
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	430a      	orrs	r2, r1
 800462a:	609a      	str	r2, [r3, #8]
}
 800462c:	bf00      	nop
 800462e:	3714      	adds	r7, #20
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	40012300 	.word	0x40012300
 800463c:	0f000001 	.word	0x0f000001

08004640 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004656:	2b00      	cmp	r3, #0
 8004658:	d13c      	bne.n	80046d4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d12b      	bne.n	80046cc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004678:	2b00      	cmp	r3, #0
 800467a:	d127      	bne.n	80046cc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004682:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004686:	2b00      	cmp	r3, #0
 8004688:	d006      	beq.n	8004698 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004694:	2b00      	cmp	r3, #0
 8004696:	d119      	bne.n	80046cc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0220 	bic.w	r2, r2, #32
 80046a6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d105      	bne.n	80046cc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	f043 0201 	orr.w	r2, r3, #1
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f7ff fd71 	bl	80041b4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80046d2:	e00e      	b.n	80046f2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d8:	f003 0310 	and.w	r3, r3, #16
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f7ff fd85 	bl	80041f0 <HAL_ADC_ErrorCallback>
}
 80046e6:	e004      	b.n	80046f2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	4798      	blx	r3
}
 80046f2:	bf00      	nop
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b084      	sub	sp, #16
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004706:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004708:	68f8      	ldr	r0, [r7, #12]
 800470a:	f7ff fd5d 	bl	80041c8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800470e:	bf00      	nop
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b084      	sub	sp, #16
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004722:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2240      	movs	r2, #64	; 0x40
 8004728:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472e:	f043 0204 	orr.w	r2, r3, #4
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f7ff fd5a 	bl	80041f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800473c:	bf00      	nop
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004768:	4b0c      	ldr	r3, [pc, #48]	; (800479c <__NVIC_SetPriorityGrouping+0x44>)
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004774:	4013      	ands	r3, r2
 8004776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004780:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800478a:	4a04      	ldr	r2, [pc, #16]	; (800479c <__NVIC_SetPriorityGrouping+0x44>)
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	60d3      	str	r3, [r2, #12]
}
 8004790:	bf00      	nop
 8004792:	3714      	adds	r7, #20
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	e000ed00 	.word	0xe000ed00

080047a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047a4:	4b04      	ldr	r3, [pc, #16]	; (80047b8 <__NVIC_GetPriorityGrouping+0x18>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	0a1b      	lsrs	r3, r3, #8
 80047aa:	f003 0307 	and.w	r3, r3, #7
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr
 80047b8:	e000ed00 	.word	0xe000ed00

080047bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	4603      	mov	r3, r0
 80047c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	db0b      	blt.n	80047e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047ce:	79fb      	ldrb	r3, [r7, #7]
 80047d0:	f003 021f 	and.w	r2, r3, #31
 80047d4:	4907      	ldr	r1, [pc, #28]	; (80047f4 <__NVIC_EnableIRQ+0x38>)
 80047d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047da:	095b      	lsrs	r3, r3, #5
 80047dc:	2001      	movs	r0, #1
 80047de:	fa00 f202 	lsl.w	r2, r0, r2
 80047e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	e000e100 	.word	0xe000e100

080047f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	4603      	mov	r3, r0
 8004800:	6039      	str	r1, [r7, #0]
 8004802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004808:	2b00      	cmp	r3, #0
 800480a:	db0a      	blt.n	8004822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	b2da      	uxtb	r2, r3
 8004810:	490c      	ldr	r1, [pc, #48]	; (8004844 <__NVIC_SetPriority+0x4c>)
 8004812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004816:	0112      	lsls	r2, r2, #4
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	440b      	add	r3, r1
 800481c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004820:	e00a      	b.n	8004838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	b2da      	uxtb	r2, r3
 8004826:	4908      	ldr	r1, [pc, #32]	; (8004848 <__NVIC_SetPriority+0x50>)
 8004828:	79fb      	ldrb	r3, [r7, #7]
 800482a:	f003 030f 	and.w	r3, r3, #15
 800482e:	3b04      	subs	r3, #4
 8004830:	0112      	lsls	r2, r2, #4
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	440b      	add	r3, r1
 8004836:	761a      	strb	r2, [r3, #24]
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	e000e100 	.word	0xe000e100
 8004848:	e000ed00 	.word	0xe000ed00

0800484c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800484c:	b480      	push	{r7}
 800484e:	b089      	sub	sp, #36	; 0x24
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	f1c3 0307 	rsb	r3, r3, #7
 8004866:	2b04      	cmp	r3, #4
 8004868:	bf28      	it	cs
 800486a:	2304      	movcs	r3, #4
 800486c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	3304      	adds	r3, #4
 8004872:	2b06      	cmp	r3, #6
 8004874:	d902      	bls.n	800487c <NVIC_EncodePriority+0x30>
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	3b03      	subs	r3, #3
 800487a:	e000      	b.n	800487e <NVIC_EncodePriority+0x32>
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004880:	f04f 32ff 	mov.w	r2, #4294967295
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43da      	mvns	r2, r3
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	401a      	ands	r2, r3
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004894:	f04f 31ff 	mov.w	r1, #4294967295
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	fa01 f303 	lsl.w	r3, r1, r3
 800489e:	43d9      	mvns	r1, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048a4:	4313      	orrs	r3, r2
         );
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3724      	adds	r7, #36	; 0x24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b082      	sub	sp, #8
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f7ff ff4c 	bl	8004758 <__NVIC_SetPriorityGrouping>
}
 80048c0:	bf00      	nop
 80048c2:	3708      	adds	r7, #8
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	4603      	mov	r3, r0
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80048da:	f7ff ff61 	bl	80047a0 <__NVIC_GetPriorityGrouping>
 80048de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	68b9      	ldr	r1, [r7, #8]
 80048e4:	6978      	ldr	r0, [r7, #20]
 80048e6:	f7ff ffb1 	bl	800484c <NVIC_EncodePriority>
 80048ea:	4602      	mov	r2, r0
 80048ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048f0:	4611      	mov	r1, r2
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7ff ff80 	bl	80047f8 <__NVIC_SetPriority>
}
 80048f8:	bf00      	nop
 80048fa:	3718      	adds	r7, #24
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	4603      	mov	r3, r0
 8004908:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800490a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800490e:	4618      	mov	r0, r3
 8004910:	f7ff ff54 	bl	80047bc <__NVIC_EnableIRQ>
}
 8004914:	bf00      	nop
 8004916:	3708      	adds	r7, #8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004928:	f7ff f9a4 	bl	8003c74 <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e099      	b.n	8004a6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2202      	movs	r2, #2
 800493c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 0201 	bic.w	r2, r2, #1
 8004956:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004958:	e00f      	b.n	800497a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800495a:	f7ff f98b 	bl	8003c74 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	2b05      	cmp	r3, #5
 8004966:	d908      	bls.n	800497a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2220      	movs	r2, #32
 800496c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2203      	movs	r2, #3
 8004972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e078      	b.n	8004a6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1e8      	bne.n	800495a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4b38      	ldr	r3, [pc, #224]	; (8004a74 <HAL_DMA_Init+0x158>)
 8004994:	4013      	ands	r3, r2
 8004996:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d107      	bne.n	80049e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049dc:	4313      	orrs	r3, r2
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	697a      	ldr	r2, [r7, #20]
 80049ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	f023 0307 	bic.w	r3, r3, #7
 80049fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	2b04      	cmp	r3, #4
 8004a0c:	d117      	bne.n	8004a3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00e      	beq.n	8004a3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 fb01 	bl	8005028 <DMA_CheckFifoParam>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d008      	beq.n	8004a3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2240      	movs	r2, #64	; 0x40
 8004a30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2201      	movs	r2, #1
 8004a36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e016      	b.n	8004a6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 fab8 	bl	8004fbc <DMA_CalcBaseAndBitshift>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a54:	223f      	movs	r2, #63	; 0x3f
 8004a56:	409a      	lsls	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3718      	adds	r7, #24
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	f010803f 	.word	0xf010803f

08004a78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
 8004a84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a86:	2300      	movs	r3, #0
 8004a88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d101      	bne.n	8004a9e <HAL_DMA_Start_IT+0x26>
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	e040      	b.n	8004b20 <HAL_DMA_Start_IT+0xa8>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d12f      	bne.n	8004b12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2202      	movs	r2, #2
 8004ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	68b9      	ldr	r1, [r7, #8]
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 fa4a 	bl	8004f60 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad0:	223f      	movs	r2, #63	; 0x3f
 8004ad2:	409a      	lsls	r2, r3
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f042 0216 	orr.w	r2, r2, #22
 8004ae6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d007      	beq.n	8004b00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f042 0208 	orr.w	r2, r2, #8
 8004afe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0201 	orr.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	e005      	b.n	8004b1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3718      	adds	r7, #24
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b34:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004b36:	f7ff f89d 	bl	8003c74 <HAL_GetTick>
 8004b3a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d008      	beq.n	8004b5a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2280      	movs	r2, #128	; 0x80
 8004b4c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e052      	b.n	8004c00 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0216 	bic.w	r2, r2, #22
 8004b68:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	695a      	ldr	r2, [r3, #20]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b78:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d103      	bne.n	8004b8a <HAL_DMA_Abort+0x62>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d007      	beq.n	8004b9a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 0208 	bic.w	r2, r2, #8
 8004b98:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f022 0201 	bic.w	r2, r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004baa:	e013      	b.n	8004bd4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004bac:	f7ff f862 	bl	8003c74 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b05      	cmp	r3, #5
 8004bb8:	d90c      	bls.n	8004bd4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2220      	movs	r2, #32
 8004bbe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2203      	movs	r2, #3
 8004bc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e015      	b.n	8004c00 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1e4      	bne.n	8004bac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be6:	223f      	movs	r2, #63	; 0x3f
 8004be8:	409a      	lsls	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d004      	beq.n	8004c26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2280      	movs	r2, #128	; 0x80
 8004c20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e00c      	b.n	8004c40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2205      	movs	r2, #5
 8004c2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 0201 	bic.w	r2, r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004c58:	4b92      	ldr	r3, [pc, #584]	; (8004ea4 <HAL_DMA_IRQHandler+0x258>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a92      	ldr	r2, [pc, #584]	; (8004ea8 <HAL_DMA_IRQHandler+0x25c>)
 8004c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c62:	0a9b      	lsrs	r3, r3, #10
 8004c64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c76:	2208      	movs	r2, #8
 8004c78:	409a      	lsls	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d01a      	beq.n	8004cb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0304 	and.w	r3, r3, #4
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d013      	beq.n	8004cb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f022 0204 	bic.w	r2, r2, #4
 8004c9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ca4:	2208      	movs	r2, #8
 8004ca6:	409a      	lsls	r2, r3
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb0:	f043 0201 	orr.w	r2, r3, #1
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	409a      	lsls	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d012      	beq.n	8004cee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00b      	beq.n	8004cee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cda:	2201      	movs	r2, #1
 8004cdc:	409a      	lsls	r2, r3
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ce6:	f043 0202 	orr.w	r2, r3, #2
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cf2:	2204      	movs	r2, #4
 8004cf4:	409a      	lsls	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d012      	beq.n	8004d24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d00b      	beq.n	8004d24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d10:	2204      	movs	r2, #4
 8004d12:	409a      	lsls	r2, r3
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1c:	f043 0204 	orr.w	r2, r3, #4
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d28:	2210      	movs	r2, #16
 8004d2a:	409a      	lsls	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d043      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d03c      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d46:	2210      	movs	r2, #16
 8004d48:	409a      	lsls	r2, r3
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d018      	beq.n	8004d8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d108      	bne.n	8004d7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d024      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	4798      	blx	r3
 8004d7a:	e01f      	b.n	8004dbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d01b      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	4798      	blx	r3
 8004d8c:	e016      	b.n	8004dbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d107      	bne.n	8004dac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f022 0208 	bic.w	r2, r2, #8
 8004daa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	409a      	lsls	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 808e 	beq.w	8004eea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0310 	and.w	r3, r3, #16
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 8086 	beq.w	8004eea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de2:	2220      	movs	r2, #32
 8004de4:	409a      	lsls	r2, r3
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b05      	cmp	r3, #5
 8004df4:	d136      	bne.n	8004e64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0216 	bic.w	r2, r2, #22
 8004e04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	695a      	ldr	r2, [r3, #20]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d103      	bne.n	8004e26 <HAL_DMA_IRQHandler+0x1da>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d007      	beq.n	8004e36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 0208 	bic.w	r2, r2, #8
 8004e34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3a:	223f      	movs	r2, #63	; 0x3f
 8004e3c:	409a      	lsls	r2, r3
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d07d      	beq.n	8004f56 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	4798      	blx	r3
        }
        return;
 8004e62:	e078      	b.n	8004f56 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d01c      	beq.n	8004eac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d108      	bne.n	8004e92 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d030      	beq.n	8004eea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	4798      	blx	r3
 8004e90:	e02b      	b.n	8004eea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d027      	beq.n	8004eea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	4798      	blx	r3
 8004ea2:	e022      	b.n	8004eea <HAL_DMA_IRQHandler+0x29e>
 8004ea4:	20000000 	.word	0x20000000
 8004ea8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10f      	bne.n	8004eda <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0210 	bic.w	r2, r2, #16
 8004ec8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d032      	beq.n	8004f58 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d022      	beq.n	8004f44 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2205      	movs	r2, #5
 8004f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f022 0201 	bic.w	r2, r2, #1
 8004f14:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	60bb      	str	r3, [r7, #8]
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d307      	bcc.n	8004f32 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1f2      	bne.n	8004f16 <HAL_DMA_IRQHandler+0x2ca>
 8004f30:	e000      	b.n	8004f34 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004f32:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	4798      	blx	r3
 8004f54:	e000      	b.n	8004f58 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004f56:	bf00      	nop
    }
  }
}
 8004f58:	3718      	adds	r7, #24
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop

08004f60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
 8004f6c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f7c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	683a      	ldr	r2, [r7, #0]
 8004f84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	2b40      	cmp	r3, #64	; 0x40
 8004f8c:	d108      	bne.n	8004fa0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004f9e:	e007      	b.n	8004fb0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	60da      	str	r2, [r3, #12]
}
 8004fb0:	bf00      	nop
 8004fb2:	3714      	adds	r7, #20
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	3b10      	subs	r3, #16
 8004fcc:	4a14      	ldr	r2, [pc, #80]	; (8005020 <DMA_CalcBaseAndBitshift+0x64>)
 8004fce:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd2:	091b      	lsrs	r3, r3, #4
 8004fd4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004fd6:	4a13      	ldr	r2, [pc, #76]	; (8005024 <DMA_CalcBaseAndBitshift+0x68>)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4413      	add	r3, r2
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2b03      	cmp	r3, #3
 8004fe8:	d909      	bls.n	8004ffe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ff2:	f023 0303 	bic.w	r3, r3, #3
 8004ff6:	1d1a      	adds	r2, r3, #4
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	659a      	str	r2, [r3, #88]	; 0x58
 8004ffc:	e007      	b.n	800500e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005006:	f023 0303 	bic.w	r3, r3, #3
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005012:	4618      	mov	r0, r3
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	aaaaaaab 	.word	0xaaaaaaab
 8005024:	0800f1a0 	.word	0x0800f1a0

08005028 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005030:	2300      	movs	r3, #0
 8005032:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005038:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d11f      	bne.n	8005082 <DMA_CheckFifoParam+0x5a>
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	2b03      	cmp	r3, #3
 8005046:	d856      	bhi.n	80050f6 <DMA_CheckFifoParam+0xce>
 8005048:	a201      	add	r2, pc, #4	; (adr r2, 8005050 <DMA_CheckFifoParam+0x28>)
 800504a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800504e:	bf00      	nop
 8005050:	08005061 	.word	0x08005061
 8005054:	08005073 	.word	0x08005073
 8005058:	08005061 	.word	0x08005061
 800505c:	080050f7 	.word	0x080050f7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005064:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d046      	beq.n	80050fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005070:	e043      	b.n	80050fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005076:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800507a:	d140      	bne.n	80050fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005080:	e03d      	b.n	80050fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800508a:	d121      	bne.n	80050d0 <DMA_CheckFifoParam+0xa8>
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	2b03      	cmp	r3, #3
 8005090:	d837      	bhi.n	8005102 <DMA_CheckFifoParam+0xda>
 8005092:	a201      	add	r2, pc, #4	; (adr r2, 8005098 <DMA_CheckFifoParam+0x70>)
 8005094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005098:	080050a9 	.word	0x080050a9
 800509c:	080050af 	.word	0x080050af
 80050a0:	080050a9 	.word	0x080050a9
 80050a4:	080050c1 	.word	0x080050c1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	73fb      	strb	r3, [r7, #15]
      break;
 80050ac:	e030      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d025      	beq.n	8005106 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050be:	e022      	b.n	8005106 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80050c8:	d11f      	bne.n	800510a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80050ce:	e01c      	b.n	800510a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d903      	bls.n	80050de <DMA_CheckFifoParam+0xb6>
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	2b03      	cmp	r3, #3
 80050da:	d003      	beq.n	80050e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80050dc:	e018      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	73fb      	strb	r3, [r7, #15]
      break;
 80050e2:	e015      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00e      	beq.n	800510e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	73fb      	strb	r3, [r7, #15]
      break;
 80050f4:	e00b      	b.n	800510e <DMA_CheckFifoParam+0xe6>
      break;
 80050f6:	bf00      	nop
 80050f8:	e00a      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      break;
 80050fa:	bf00      	nop
 80050fc:	e008      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      break;
 80050fe:	bf00      	nop
 8005100:	e006      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      break;
 8005102:	bf00      	nop
 8005104:	e004      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      break;
 8005106:	bf00      	nop
 8005108:	e002      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      break;   
 800510a:	bf00      	nop
 800510c:	e000      	b.n	8005110 <DMA_CheckFifoParam+0xe8>
      break;
 800510e:	bf00      	nop
    }
  } 
  
  return status; 
 8005110:	7bfb      	ldrb	r3, [r7, #15]
}
 8005112:	4618      	mov	r0, r3
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop

08005120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005120:	b480      	push	{r7}
 8005122:	b089      	sub	sp, #36	; 0x24
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800512a:	2300      	movs	r3, #0
 800512c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800512e:	2300      	movs	r3, #0
 8005130:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005132:	2300      	movs	r3, #0
 8005134:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005136:	2300      	movs	r3, #0
 8005138:	61fb      	str	r3, [r7, #28]
 800513a:	e16b      	b.n	8005414 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800513c:	2201      	movs	r2, #1
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	4013      	ands	r3, r2
 800514e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	429a      	cmp	r2, r3
 8005156:	f040 815a 	bne.w	800540e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f003 0303 	and.w	r3, r3, #3
 8005162:	2b01      	cmp	r3, #1
 8005164:	d005      	beq.n	8005172 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800516e:	2b02      	cmp	r3, #2
 8005170:	d130      	bne.n	80051d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	2203      	movs	r2, #3
 800517e:	fa02 f303 	lsl.w	r3, r2, r3
 8005182:	43db      	mvns	r3, r3
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	4013      	ands	r3, r2
 8005188:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	68da      	ldr	r2, [r3, #12]
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	fa02 f303 	lsl.w	r3, r2, r3
 8005196:	69ba      	ldr	r2, [r7, #24]
 8005198:	4313      	orrs	r3, r2
 800519a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	69ba      	ldr	r2, [r7, #24]
 80051a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80051a8:	2201      	movs	r2, #1
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	43db      	mvns	r3, r3
 80051b2:	69ba      	ldr	r2, [r7, #24]
 80051b4:	4013      	ands	r3, r2
 80051b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	091b      	lsrs	r3, r3, #4
 80051be:	f003 0201 	and.w	r2, r3, #1
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	fa02 f303 	lsl.w	r3, r2, r3
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	69ba      	ldr	r2, [r7, #24]
 80051d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f003 0303 	and.w	r3, r3, #3
 80051dc:	2b03      	cmp	r3, #3
 80051de:	d017      	beq.n	8005210 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	2203      	movs	r2, #3
 80051ec:	fa02 f303 	lsl.w	r3, r2, r3
 80051f0:	43db      	mvns	r3, r3
 80051f2:	69ba      	ldr	r2, [r7, #24]
 80051f4:	4013      	ands	r3, r2
 80051f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	fa02 f303 	lsl.w	r3, r2, r3
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	4313      	orrs	r3, r2
 8005208:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f003 0303 	and.w	r3, r3, #3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d123      	bne.n	8005264 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	08da      	lsrs	r2, r3, #3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	3208      	adds	r2, #8
 8005224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005228:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	220f      	movs	r2, #15
 8005234:	fa02 f303 	lsl.w	r3, r2, r3
 8005238:	43db      	mvns	r3, r3
 800523a:	69ba      	ldr	r2, [r7, #24]
 800523c:	4013      	ands	r3, r2
 800523e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	691a      	ldr	r2, [r3, #16]
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	f003 0307 	and.w	r3, r3, #7
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	fa02 f303 	lsl.w	r3, r2, r3
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	4313      	orrs	r3, r2
 8005254:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	08da      	lsrs	r2, r3, #3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	3208      	adds	r2, #8
 800525e:	69b9      	ldr	r1, [r7, #24]
 8005260:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	2203      	movs	r2, #3
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	43db      	mvns	r3, r3
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	4013      	ands	r3, r2
 800527a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f003 0203 	and.w	r2, r3, #3
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	005b      	lsls	r3, r3, #1
 8005288:	fa02 f303 	lsl.w	r3, r2, r3
 800528c:	69ba      	ldr	r2, [r7, #24]
 800528e:	4313      	orrs	r3, r2
 8005290:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	69ba      	ldr	r2, [r7, #24]
 8005296:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80b4 	beq.w	800540e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052a6:	2300      	movs	r3, #0
 80052a8:	60fb      	str	r3, [r7, #12]
 80052aa:	4b60      	ldr	r3, [pc, #384]	; (800542c <HAL_GPIO_Init+0x30c>)
 80052ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ae:	4a5f      	ldr	r2, [pc, #380]	; (800542c <HAL_GPIO_Init+0x30c>)
 80052b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052b4:	6453      	str	r3, [r2, #68]	; 0x44
 80052b6:	4b5d      	ldr	r3, [pc, #372]	; (800542c <HAL_GPIO_Init+0x30c>)
 80052b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80052c2:	4a5b      	ldr	r2, [pc, #364]	; (8005430 <HAL_GPIO_Init+0x310>)
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	089b      	lsrs	r3, r3, #2
 80052c8:	3302      	adds	r3, #2
 80052ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	220f      	movs	r2, #15
 80052da:	fa02 f303 	lsl.w	r3, r2, r3
 80052de:	43db      	mvns	r3, r3
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	4013      	ands	r3, r2
 80052e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a52      	ldr	r2, [pc, #328]	; (8005434 <HAL_GPIO_Init+0x314>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d02b      	beq.n	8005346 <HAL_GPIO_Init+0x226>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a51      	ldr	r2, [pc, #324]	; (8005438 <HAL_GPIO_Init+0x318>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d025      	beq.n	8005342 <HAL_GPIO_Init+0x222>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a50      	ldr	r2, [pc, #320]	; (800543c <HAL_GPIO_Init+0x31c>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d01f      	beq.n	800533e <HAL_GPIO_Init+0x21e>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a4f      	ldr	r2, [pc, #316]	; (8005440 <HAL_GPIO_Init+0x320>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d019      	beq.n	800533a <HAL_GPIO_Init+0x21a>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a4e      	ldr	r2, [pc, #312]	; (8005444 <HAL_GPIO_Init+0x324>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d013      	beq.n	8005336 <HAL_GPIO_Init+0x216>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a4d      	ldr	r2, [pc, #308]	; (8005448 <HAL_GPIO_Init+0x328>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d00d      	beq.n	8005332 <HAL_GPIO_Init+0x212>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a4c      	ldr	r2, [pc, #304]	; (800544c <HAL_GPIO_Init+0x32c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d007      	beq.n	800532e <HAL_GPIO_Init+0x20e>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a4b      	ldr	r2, [pc, #300]	; (8005450 <HAL_GPIO_Init+0x330>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d101      	bne.n	800532a <HAL_GPIO_Init+0x20a>
 8005326:	2307      	movs	r3, #7
 8005328:	e00e      	b.n	8005348 <HAL_GPIO_Init+0x228>
 800532a:	2308      	movs	r3, #8
 800532c:	e00c      	b.n	8005348 <HAL_GPIO_Init+0x228>
 800532e:	2306      	movs	r3, #6
 8005330:	e00a      	b.n	8005348 <HAL_GPIO_Init+0x228>
 8005332:	2305      	movs	r3, #5
 8005334:	e008      	b.n	8005348 <HAL_GPIO_Init+0x228>
 8005336:	2304      	movs	r3, #4
 8005338:	e006      	b.n	8005348 <HAL_GPIO_Init+0x228>
 800533a:	2303      	movs	r3, #3
 800533c:	e004      	b.n	8005348 <HAL_GPIO_Init+0x228>
 800533e:	2302      	movs	r3, #2
 8005340:	e002      	b.n	8005348 <HAL_GPIO_Init+0x228>
 8005342:	2301      	movs	r3, #1
 8005344:	e000      	b.n	8005348 <HAL_GPIO_Init+0x228>
 8005346:	2300      	movs	r3, #0
 8005348:	69fa      	ldr	r2, [r7, #28]
 800534a:	f002 0203 	and.w	r2, r2, #3
 800534e:	0092      	lsls	r2, r2, #2
 8005350:	4093      	lsls	r3, r2
 8005352:	69ba      	ldr	r2, [r7, #24]
 8005354:	4313      	orrs	r3, r2
 8005356:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005358:	4935      	ldr	r1, [pc, #212]	; (8005430 <HAL_GPIO_Init+0x310>)
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	089b      	lsrs	r3, r3, #2
 800535e:	3302      	adds	r3, #2
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005366:	4b3b      	ldr	r3, [pc, #236]	; (8005454 <HAL_GPIO_Init+0x334>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	43db      	mvns	r3, r3
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	4013      	ands	r3, r2
 8005374:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d003      	beq.n	800538a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005382:	69ba      	ldr	r2, [r7, #24]
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800538a:	4a32      	ldr	r2, [pc, #200]	; (8005454 <HAL_GPIO_Init+0x334>)
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005390:	4b30      	ldr	r3, [pc, #192]	; (8005454 <HAL_GPIO_Init+0x334>)
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	43db      	mvns	r3, r3
 800539a:	69ba      	ldr	r2, [r7, #24]
 800539c:	4013      	ands	r3, r2
 800539e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d003      	beq.n	80053b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80053b4:	4a27      	ldr	r2, [pc, #156]	; (8005454 <HAL_GPIO_Init+0x334>)
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80053ba:	4b26      	ldr	r3, [pc, #152]	; (8005454 <HAL_GPIO_Init+0x334>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	43db      	mvns	r3, r3
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	4013      	ands	r3, r2
 80053c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d003      	beq.n	80053de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80053d6:	69ba      	ldr	r2, [r7, #24]
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	4313      	orrs	r3, r2
 80053dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80053de:	4a1d      	ldr	r2, [pc, #116]	; (8005454 <HAL_GPIO_Init+0x334>)
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80053e4:	4b1b      	ldr	r3, [pc, #108]	; (8005454 <HAL_GPIO_Init+0x334>)
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	43db      	mvns	r3, r3
 80053ee:	69ba      	ldr	r2, [r7, #24]
 80053f0:	4013      	ands	r3, r2
 80053f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005400:	69ba      	ldr	r2, [r7, #24]
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	4313      	orrs	r3, r2
 8005406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005408:	4a12      	ldr	r2, [pc, #72]	; (8005454 <HAL_GPIO_Init+0x334>)
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	3301      	adds	r3, #1
 8005412:	61fb      	str	r3, [r7, #28]
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	2b0f      	cmp	r3, #15
 8005418:	f67f ae90 	bls.w	800513c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800541c:	bf00      	nop
 800541e:	bf00      	nop
 8005420:	3724      	adds	r7, #36	; 0x24
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	40023800 	.word	0x40023800
 8005430:	40013800 	.word	0x40013800
 8005434:	40020000 	.word	0x40020000
 8005438:	40020400 	.word	0x40020400
 800543c:	40020800 	.word	0x40020800
 8005440:	40020c00 	.word	0x40020c00
 8005444:	40021000 	.word	0x40021000
 8005448:	40021400 	.word	0x40021400
 800544c:	40021800 	.word	0x40021800
 8005450:	40021c00 	.word	0x40021c00
 8005454:	40013c00 	.word	0x40013c00

08005458 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	460b      	mov	r3, r1
 8005462:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	887b      	ldrh	r3, [r7, #2]
 800546a:	4013      	ands	r3, r2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d002      	beq.n	8005476 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005470:	2301      	movs	r3, #1
 8005472:	73fb      	strb	r3, [r7, #15]
 8005474:	e001      	b.n	800547a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005476:	2300      	movs	r3, #0
 8005478:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800547a:	7bfb      	ldrb	r3, [r7, #15]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3714      	adds	r7, #20
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	460b      	mov	r3, r1
 8005492:	807b      	strh	r3, [r7, #2]
 8005494:	4613      	mov	r3, r2
 8005496:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005498:	787b      	ldrb	r3, [r7, #1]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d003      	beq.n	80054a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800549e:	887a      	ldrh	r2, [r7, #2]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80054a4:	e003      	b.n	80054ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80054a6:	887b      	ldrh	r3, [r7, #2]
 80054a8:	041a      	lsls	r2, r3, #16
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	619a      	str	r2, [r3, #24]
}
 80054ae:	bf00      	nop
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
	...

080054bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d101      	bne.n	80054ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e12b      	b.n	8005726 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d106      	bne.n	80054e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7fc f984 	bl	80017f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2224      	movs	r2, #36	; 0x24
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0201 	bic.w	r2, r2, #1
 80054fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800550e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800551e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005520:	f001 fcb0 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8005524:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	4a81      	ldr	r2, [pc, #516]	; (8005730 <HAL_I2C_Init+0x274>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d807      	bhi.n	8005540 <HAL_I2C_Init+0x84>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	4a80      	ldr	r2, [pc, #512]	; (8005734 <HAL_I2C_Init+0x278>)
 8005534:	4293      	cmp	r3, r2
 8005536:	bf94      	ite	ls
 8005538:	2301      	movls	r3, #1
 800553a:	2300      	movhi	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	e006      	b.n	800554e <HAL_I2C_Init+0x92>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	4a7d      	ldr	r2, [pc, #500]	; (8005738 <HAL_I2C_Init+0x27c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	bf94      	ite	ls
 8005548:	2301      	movls	r3, #1
 800554a:	2300      	movhi	r3, #0
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e0e7      	b.n	8005726 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	4a78      	ldr	r2, [pc, #480]	; (800573c <HAL_I2C_Init+0x280>)
 800555a:	fba2 2303 	umull	r2, r3, r2, r3
 800555e:	0c9b      	lsrs	r3, r3, #18
 8005560:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68ba      	ldr	r2, [r7, #8]
 8005572:	430a      	orrs	r2, r1
 8005574:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	4a6a      	ldr	r2, [pc, #424]	; (8005730 <HAL_I2C_Init+0x274>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d802      	bhi.n	8005590 <HAL_I2C_Init+0xd4>
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	3301      	adds	r3, #1
 800558e:	e009      	b.n	80055a4 <HAL_I2C_Init+0xe8>
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005596:	fb02 f303 	mul.w	r3, r2, r3
 800559a:	4a69      	ldr	r2, [pc, #420]	; (8005740 <HAL_I2C_Init+0x284>)
 800559c:	fba2 2303 	umull	r2, r3, r2, r3
 80055a0:	099b      	lsrs	r3, r3, #6
 80055a2:	3301      	adds	r3, #1
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6812      	ldr	r2, [r2, #0]
 80055a8:	430b      	orrs	r3, r1
 80055aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80055b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	495c      	ldr	r1, [pc, #368]	; (8005730 <HAL_I2C_Init+0x274>)
 80055c0:	428b      	cmp	r3, r1
 80055c2:	d819      	bhi.n	80055f8 <HAL_I2C_Init+0x13c>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	1e59      	subs	r1, r3, #1
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80055d2:	1c59      	adds	r1, r3, #1
 80055d4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80055d8:	400b      	ands	r3, r1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00a      	beq.n	80055f4 <HAL_I2C_Init+0x138>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	1e59      	subs	r1, r3, #1
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80055ec:	3301      	adds	r3, #1
 80055ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055f2:	e051      	b.n	8005698 <HAL_I2C_Init+0x1dc>
 80055f4:	2304      	movs	r3, #4
 80055f6:	e04f      	b.n	8005698 <HAL_I2C_Init+0x1dc>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d111      	bne.n	8005624 <HAL_I2C_Init+0x168>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	1e58      	subs	r0, r3, #1
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6859      	ldr	r1, [r3, #4]
 8005608:	460b      	mov	r3, r1
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	440b      	add	r3, r1
 800560e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005612:	3301      	adds	r3, #1
 8005614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005618:	2b00      	cmp	r3, #0
 800561a:	bf0c      	ite	eq
 800561c:	2301      	moveq	r3, #1
 800561e:	2300      	movne	r3, #0
 8005620:	b2db      	uxtb	r3, r3
 8005622:	e012      	b.n	800564a <HAL_I2C_Init+0x18e>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1e58      	subs	r0, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6859      	ldr	r1, [r3, #4]
 800562c:	460b      	mov	r3, r1
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	440b      	add	r3, r1
 8005632:	0099      	lsls	r1, r3, #2
 8005634:	440b      	add	r3, r1
 8005636:	fbb0 f3f3 	udiv	r3, r0, r3
 800563a:	3301      	adds	r3, #1
 800563c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005640:	2b00      	cmp	r3, #0
 8005642:	bf0c      	ite	eq
 8005644:	2301      	moveq	r3, #1
 8005646:	2300      	movne	r3, #0
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <HAL_I2C_Init+0x196>
 800564e:	2301      	movs	r3, #1
 8005650:	e022      	b.n	8005698 <HAL_I2C_Init+0x1dc>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10e      	bne.n	8005678 <HAL_I2C_Init+0x1bc>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	1e58      	subs	r0, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6859      	ldr	r1, [r3, #4]
 8005662:	460b      	mov	r3, r1
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	440b      	add	r3, r1
 8005668:	fbb0 f3f3 	udiv	r3, r0, r3
 800566c:	3301      	adds	r3, #1
 800566e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005672:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005676:	e00f      	b.n	8005698 <HAL_I2C_Init+0x1dc>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	1e58      	subs	r0, r3, #1
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6859      	ldr	r1, [r3, #4]
 8005680:	460b      	mov	r3, r1
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	440b      	add	r3, r1
 8005686:	0099      	lsls	r1, r3, #2
 8005688:	440b      	add	r3, r1
 800568a:	fbb0 f3f3 	udiv	r3, r0, r3
 800568e:	3301      	adds	r3, #1
 8005690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005694:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005698:	6879      	ldr	r1, [r7, #4]
 800569a:	6809      	ldr	r1, [r1, #0]
 800569c:	4313      	orrs	r3, r2
 800569e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	69da      	ldr	r2, [r3, #28]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	430a      	orrs	r2, r1
 80056ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80056c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6911      	ldr	r1, [r2, #16]
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	68d2      	ldr	r2, [r2, #12]
 80056d2:	4311      	orrs	r1, r2
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	6812      	ldr	r2, [r2, #0]
 80056d8:	430b      	orrs	r3, r1
 80056da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	695a      	ldr	r2, [r3, #20]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f042 0201 	orr.w	r2, r2, #1
 8005706:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2220      	movs	r2, #32
 8005712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	000186a0 	.word	0x000186a0
 8005734:	001e847f 	.word	0x001e847f
 8005738:	003d08ff 	.word	0x003d08ff
 800573c:	431bde83 	.word	0x431bde83
 8005740:	10624dd3 	.word	0x10624dd3

08005744 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af02      	add	r7, sp, #8
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	607a      	str	r2, [r7, #4]
 800574e:	461a      	mov	r2, r3
 8005750:	460b      	mov	r3, r1
 8005752:	817b      	strh	r3, [r7, #10]
 8005754:	4613      	mov	r3, r2
 8005756:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005758:	f7fe fa8c 	bl	8003c74 <HAL_GetTick>
 800575c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b20      	cmp	r3, #32
 8005768:	f040 80e0 	bne.w	800592c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	2319      	movs	r3, #25
 8005772:	2201      	movs	r2, #1
 8005774:	4970      	ldr	r1, [pc, #448]	; (8005938 <HAL_I2C_Master_Transmit+0x1f4>)
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f000 fd86 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d001      	beq.n	8005786 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005782:	2302      	movs	r3, #2
 8005784:	e0d3      	b.n	800592e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_I2C_Master_Transmit+0x50>
 8005790:	2302      	movs	r3, #2
 8005792:	e0cc      	b.n	800592e <HAL_I2C_Master_Transmit+0x1ea>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d007      	beq.n	80057ba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f042 0201 	orr.w	r2, r2, #1
 80057b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2221      	movs	r2, #33	; 0x21
 80057ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2210      	movs	r2, #16
 80057d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	893a      	ldrh	r2, [r7, #8]
 80057ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	4a50      	ldr	r2, [pc, #320]	; (800593c <HAL_I2C_Master_Transmit+0x1f8>)
 80057fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80057fc:	8979      	ldrh	r1, [r7, #10]
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	6a3a      	ldr	r2, [r7, #32]
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f000 fbf0 	bl	8005fe8 <I2C_MasterRequestWrite>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e08d      	b.n	800592e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005812:	2300      	movs	r3, #0
 8005814:	613b      	str	r3, [r7, #16]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	699b      	ldr	r3, [r3, #24]
 8005824:	613b      	str	r3, [r7, #16]
 8005826:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005828:	e066      	b.n	80058f8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	6a39      	ldr	r1, [r7, #32]
 800582e:	68f8      	ldr	r0, [r7, #12]
 8005830:	f000 fe00 	bl	8006434 <I2C_WaitOnTXEFlagUntilTimeout>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00d      	beq.n	8005856 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583e:	2b04      	cmp	r3, #4
 8005840:	d107      	bne.n	8005852 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005850:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e06b      	b.n	800592e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	781a      	ldrb	r2, [r3, #0]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005870:	b29b      	uxth	r3, r3
 8005872:	3b01      	subs	r3, #1
 8005874:	b29a      	uxth	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800587e:	3b01      	subs	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	695b      	ldr	r3, [r3, #20]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b04      	cmp	r3, #4
 8005892:	d11b      	bne.n	80058cc <HAL_I2C_Master_Transmit+0x188>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005898:	2b00      	cmp	r3, #0
 800589a:	d017      	beq.n	80058cc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a0:	781a      	ldrb	r2, [r3, #0]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	1c5a      	adds	r2, r3, #1
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	6a39      	ldr	r1, [r7, #32]
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f000 fdf0 	bl	80064b6 <I2C_WaitOnBTFFlagUntilTimeout>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00d      	beq.n	80058f8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e0:	2b04      	cmp	r3, #4
 80058e2:	d107      	bne.n	80058f4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058f2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e01a      	b.n	800592e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d194      	bne.n	800582a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800590e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2220      	movs	r2, #32
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	e000      	b.n	800592e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800592c:	2302      	movs	r3, #2
  }
}
 800592e:	4618      	mov	r0, r3
 8005930:	3718      	adds	r7, #24
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	00100002 	.word	0x00100002
 800593c:	ffff0000 	.word	0xffff0000

08005940 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08c      	sub	sp, #48	; 0x30
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	607a      	str	r2, [r7, #4]
 800594a:	461a      	mov	r2, r3
 800594c:	460b      	mov	r3, r1
 800594e:	817b      	strh	r3, [r7, #10]
 8005950:	4613      	mov	r3, r2
 8005952:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005954:	f7fe f98e 	bl	8003c74 <HAL_GetTick>
 8005958:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b20      	cmp	r3, #32
 8005964:	f040 820b 	bne.w	8005d7e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	2319      	movs	r3, #25
 800596e:	2201      	movs	r2, #1
 8005970:	497c      	ldr	r1, [pc, #496]	; (8005b64 <HAL_I2C_Master_Receive+0x224>)
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 fc88 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d001      	beq.n	8005982 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800597e:	2302      	movs	r3, #2
 8005980:	e1fe      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005988:	2b01      	cmp	r3, #1
 800598a:	d101      	bne.n	8005990 <HAL_I2C_Master_Receive+0x50>
 800598c:	2302      	movs	r3, #2
 800598e:	e1f7      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d007      	beq.n	80059b6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f042 0201 	orr.w	r2, r2, #1
 80059b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2222      	movs	r2, #34	; 0x22
 80059ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2210      	movs	r2, #16
 80059d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	893a      	ldrh	r2, [r7, #8]
 80059e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	4a5c      	ldr	r2, [pc, #368]	; (8005b68 <HAL_I2C_Master_Receive+0x228>)
 80059f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80059f8:	8979      	ldrh	r1, [r7, #10]
 80059fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 fb74 	bl	80060ec <I2C_MasterRequestRead>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e1b8      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d113      	bne.n	8005a3e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a16:	2300      	movs	r3, #0
 8005a18:	623b      	str	r3, [r7, #32]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	623b      	str	r3, [r7, #32]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	623b      	str	r3, [r7, #32]
 8005a2a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a3a:	601a      	str	r2, [r3, #0]
 8005a3c:	e18c      	b.n	8005d58 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d11b      	bne.n	8005a7e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a54:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a56:	2300      	movs	r3, #0
 8005a58:	61fb      	str	r3, [r7, #28]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	61fb      	str	r3, [r7, #28]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	61fb      	str	r3, [r7, #28]
 8005a6a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	e16c      	b.n	8005d58 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d11b      	bne.n	8005abe <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a94:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005aa4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	61bb      	str	r3, [r7, #24]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	61bb      	str	r3, [r7, #24]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	699b      	ldr	r3, [r3, #24]
 8005ab8:	61bb      	str	r3, [r7, #24]
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	e14c      	b.n	8005d58 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005acc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ace:	2300      	movs	r3, #0
 8005ad0:	617b      	str	r3, [r7, #20]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	617b      	str	r3, [r7, #20]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	699b      	ldr	r3, [r3, #24]
 8005ae0:	617b      	str	r3, [r7, #20]
 8005ae2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ae4:	e138      	b.n	8005d58 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aea:	2b03      	cmp	r3, #3
 8005aec:	f200 80f1 	bhi.w	8005cd2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d123      	bne.n	8005b40 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005afa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 fd1b 	bl	8006538 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e139      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	691a      	ldr	r2, [r3, #16]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1e:	1c5a      	adds	r2, r3, #1
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	3b01      	subs	r3, #1
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b3e:	e10b      	b.n	8005d58 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d14e      	bne.n	8005be6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4e:	2200      	movs	r2, #0
 8005b50:	4906      	ldr	r1, [pc, #24]	; (8005b6c <HAL_I2C_Master_Receive+0x22c>)
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f000 fb98 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d008      	beq.n	8005b70 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e10e      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
 8005b62:	bf00      	nop
 8005b64:	00100002 	.word	0x00100002
 8005b68:	ffff0000 	.word	0xffff0000
 8005b6c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	691a      	ldr	r2, [r3, #16]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8a:	b2d2      	uxtb	r2, r2
 8005b8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	b29a      	uxth	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	3b01      	subs	r3, #1
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	691a      	ldr	r2, [r3, #16]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bbc:	b2d2      	uxtb	r2, r2
 8005bbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc4:	1c5a      	adds	r2, r3, #1
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005be4:	e0b8      	b.n	8005d58 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bec:	2200      	movs	r2, #0
 8005bee:	4966      	ldr	r1, [pc, #408]	; (8005d88 <HAL_I2C_Master_Receive+0x448>)
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f000 fb49 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d001      	beq.n	8005c00 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e0bf      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	691a      	ldr	r2, [r3, #16]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1a:	b2d2      	uxtb	r2, r2
 8005c1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c22:	1c5a      	adds	r2, r3, #1
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	b29a      	uxth	r2, r3
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c48:	2200      	movs	r2, #0
 8005c4a:	494f      	ldr	r1, [pc, #316]	; (8005d88 <HAL_I2C_Master_Receive+0x448>)
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f000 fb1b 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d001      	beq.n	8005c5c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e091      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	691a      	ldr	r2, [r3, #16]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7e:	1c5a      	adds	r2, r3, #1
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	3b01      	subs	r3, #1
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	691a      	ldr	r2, [r3, #16]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	b2d2      	uxtb	r2, r2
 8005caa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005cd0:	e042      	b.n	8005d58 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cd4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cd6:	68f8      	ldr	r0, [r7, #12]
 8005cd8:	f000 fc2e 	bl	8006538 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d001      	beq.n	8005ce6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e04c      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	691a      	ldr	r2, [r3, #16]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	b2d2      	uxtb	r2, r2
 8005cf2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf8:	1c5a      	adds	r2, r3, #1
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d02:	3b01      	subs	r3, #1
 8005d04:	b29a      	uxth	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	3b01      	subs	r3, #1
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	f003 0304 	and.w	r3, r3, #4
 8005d22:	2b04      	cmp	r3, #4
 8005d24:	d118      	bne.n	8005d58 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	691a      	ldr	r2, [r3, #16]
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	b2d2      	uxtb	r2, r2
 8005d32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d42:	3b01      	subs	r3, #1
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	3b01      	subs	r3, #1
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	f47f aec2 	bne.w	8005ae6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2220      	movs	r2, #32
 8005d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	e000      	b.n	8005d80 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005d7e:	2302      	movs	r3, #2
  }
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3728      	adds	r7, #40	; 0x28
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	00010004 	.word	0x00010004

08005d8c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b08a      	sub	sp, #40	; 0x28
 8005d90:	af02      	add	r7, sp, #8
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	607a      	str	r2, [r7, #4]
 8005d96:	603b      	str	r3, [r7, #0]
 8005d98:	460b      	mov	r3, r1
 8005d9a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005d9c:	f7fd ff6a 	bl	8003c74 <HAL_GetTick>
 8005da0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005da2:	2301      	movs	r3, #1
 8005da4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b20      	cmp	r3, #32
 8005db0:	f040 8111 	bne.w	8005fd6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	2319      	movs	r3, #25
 8005dba:	2201      	movs	r2, #1
 8005dbc:	4988      	ldr	r1, [pc, #544]	; (8005fe0 <HAL_I2C_IsDeviceReady+0x254>)
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f000 fa62 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d001      	beq.n	8005dce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e104      	b.n	8005fd8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d101      	bne.n	8005ddc <HAL_I2C_IsDeviceReady+0x50>
 8005dd8:	2302      	movs	r3, #2
 8005dda:	e0fd      	b.n	8005fd8 <HAL_I2C_IsDeviceReady+0x24c>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d007      	beq.n	8005e02 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0201 	orr.w	r2, r2, #1
 8005e00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2224      	movs	r2, #36	; 0x24
 8005e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	4a70      	ldr	r2, [pc, #448]	; (8005fe4 <HAL_I2C_IsDeviceReady+0x258>)
 8005e24:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e34:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f000 fa20 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00d      	beq.n	8005e6a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e5c:	d103      	bne.n	8005e66 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e64:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e0b6      	b.n	8005fd8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e6a:	897b      	ldrh	r3, [r7, #10]
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	461a      	mov	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e78:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005e7a:	f7fd fefb 	bl	8003c74 <HAL_GetTick>
 8005e7e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	695b      	ldr	r3, [r3, #20]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	bf0c      	ite	eq
 8005e8e:	2301      	moveq	r3, #1
 8005e90:	2300      	movne	r3, #0
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ea0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ea4:	bf0c      	ite	eq
 8005ea6:	2301      	moveq	r3, #1
 8005ea8:	2300      	movne	r3, #0
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005eae:	e025      	b.n	8005efc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005eb0:	f7fd fee0 	bl	8003c74 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d302      	bcc.n	8005ec6 <HAL_I2C_IsDeviceReady+0x13a>
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d103      	bne.n	8005ece <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	22a0      	movs	r2, #160	; 0xa0
 8005eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	695b      	ldr	r3, [r3, #20]
 8005ed4:	f003 0302 	and.w	r3, r3, #2
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	bf0c      	ite	eq
 8005edc:	2301      	moveq	r3, #1
 8005ede:	2300      	movne	r3, #0
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef2:	bf0c      	ite	eq
 8005ef4:	2301      	moveq	r3, #1
 8005ef6:	2300      	movne	r3, #0
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2ba0      	cmp	r3, #160	; 0xa0
 8005f06:	d005      	beq.n	8005f14 <HAL_I2C_IsDeviceReady+0x188>
 8005f08:	7dfb      	ldrb	r3, [r7, #23]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d102      	bne.n	8005f14 <HAL_I2C_IsDeviceReady+0x188>
 8005f0e:	7dbb      	ldrb	r3, [r7, #22]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d0cd      	beq.n	8005eb0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2220      	movs	r2, #32
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d129      	bne.n	8005f7e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f38:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	613b      	str	r3, [r7, #16]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	695b      	ldr	r3, [r3, #20]
 8005f44:	613b      	str	r3, [r7, #16]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	613b      	str	r3, [r7, #16]
 8005f4e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	2319      	movs	r3, #25
 8005f56:	2201      	movs	r2, #1
 8005f58:	4921      	ldr	r1, [pc, #132]	; (8005fe0 <HAL_I2C_IsDeviceReady+0x254>)
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 f994 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e036      	b.n	8005fd8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2220      	movs	r2, #32
 8005f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	e02c      	b.n	8005fd8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f8c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f96:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	2319      	movs	r3, #25
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	490f      	ldr	r1, [pc, #60]	; (8005fe0 <HAL_I2C_IsDeviceReady+0x254>)
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 f970 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e012      	b.n	8005fd8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	f4ff af32 	bcc.w	8005e26 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e000      	b.n	8005fd8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005fd6:	2302      	movs	r3, #2
  }
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3720      	adds	r7, #32
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	00100002 	.word	0x00100002
 8005fe4:	ffff0000 	.word	0xffff0000

08005fe8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b088      	sub	sp, #32
 8005fec:	af02      	add	r7, sp, #8
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	607a      	str	r2, [r7, #4]
 8005ff2:	603b      	str	r3, [r7, #0]
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ffc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b08      	cmp	r3, #8
 8006002:	d006      	beq.n	8006012 <I2C_MasterRequestWrite+0x2a>
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	2b01      	cmp	r3, #1
 8006008:	d003      	beq.n	8006012 <I2C_MasterRequestWrite+0x2a>
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006010:	d108      	bne.n	8006024 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	e00b      	b.n	800603c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006028:	2b12      	cmp	r3, #18
 800602a:	d107      	bne.n	800603c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800603a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f000 f91d 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00d      	beq.n	8006070 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800605e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006062:	d103      	bne.n	800606c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f44f 7200 	mov.w	r2, #512	; 0x200
 800606a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e035      	b.n	80060dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006078:	d108      	bne.n	800608c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800607a:	897b      	ldrh	r3, [r7, #10]
 800607c:	b2db      	uxtb	r3, r3
 800607e:	461a      	mov	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006088:	611a      	str	r2, [r3, #16]
 800608a:	e01b      	b.n	80060c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800608c:	897b      	ldrh	r3, [r7, #10]
 800608e:	11db      	asrs	r3, r3, #7
 8006090:	b2db      	uxtb	r3, r3
 8006092:	f003 0306 	and.w	r3, r3, #6
 8006096:	b2db      	uxtb	r3, r3
 8006098:	f063 030f 	orn	r3, r3, #15
 800609c:	b2da      	uxtb	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	490e      	ldr	r1, [pc, #56]	; (80060e4 <I2C_MasterRequestWrite+0xfc>)
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f000 f943 	bl	8006336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e010      	b.n	80060dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80060ba:	897b      	ldrh	r3, [r7, #10]
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	4907      	ldr	r1, [pc, #28]	; (80060e8 <I2C_MasterRequestWrite+0x100>)
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 f933 	bl	8006336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e000      	b.n	80060dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3718      	adds	r7, #24
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	00010008 	.word	0x00010008
 80060e8:	00010002 	.word	0x00010002

080060ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b088      	sub	sp, #32
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	607a      	str	r2, [r7, #4]
 80060f6:	603b      	str	r3, [r7, #0]
 80060f8:	460b      	mov	r3, r1
 80060fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006100:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006110:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d006      	beq.n	8006126 <I2C_MasterRequestRead+0x3a>
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	2b01      	cmp	r3, #1
 800611c:	d003      	beq.n	8006126 <I2C_MasterRequestRead+0x3a>
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006124:	d108      	bne.n	8006138 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	e00b      	b.n	8006150 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800613c:	2b11      	cmp	r3, #17
 800613e:	d107      	bne.n	8006150 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800614e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f893 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00d      	beq.n	8006184 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006176:	d103      	bne.n	8006180 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800617e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e079      	b.n	8006278 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800618c:	d108      	bne.n	80061a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800618e:	897b      	ldrh	r3, [r7, #10]
 8006190:	b2db      	uxtb	r3, r3
 8006192:	f043 0301 	orr.w	r3, r3, #1
 8006196:	b2da      	uxtb	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	611a      	str	r2, [r3, #16]
 800619e:	e05f      	b.n	8006260 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80061a0:	897b      	ldrh	r3, [r7, #10]
 80061a2:	11db      	asrs	r3, r3, #7
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	f003 0306 	and.w	r3, r3, #6
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	f063 030f 	orn	r3, r3, #15
 80061b0:	b2da      	uxtb	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	4930      	ldr	r1, [pc, #192]	; (8006280 <I2C_MasterRequestRead+0x194>)
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f000 f8b9 	bl	8006336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e054      	b.n	8006278 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80061ce:	897b      	ldrh	r3, [r7, #10]
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	4929      	ldr	r1, [pc, #164]	; (8006284 <I2C_MasterRequestRead+0x198>)
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f000 f8a9 	bl	8006336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d001      	beq.n	80061ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e044      	b.n	8006278 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061ee:	2300      	movs	r3, #0
 80061f0:	613b      	str	r3, [r7, #16]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	695b      	ldr	r3, [r3, #20]
 80061f8:	613b      	str	r3, [r7, #16]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	613b      	str	r3, [r7, #16]
 8006202:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006212:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006220:	68f8      	ldr	r0, [r7, #12]
 8006222:	f000 f831 	bl	8006288 <I2C_WaitOnFlagUntilTimeout>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00d      	beq.n	8006248 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800623a:	d103      	bne.n	8006244 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006242:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e017      	b.n	8006278 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006248:	897b      	ldrh	r3, [r7, #10]
 800624a:	11db      	asrs	r3, r3, #7
 800624c:	b2db      	uxtb	r3, r3
 800624e:	f003 0306 	and.w	r3, r3, #6
 8006252:	b2db      	uxtb	r3, r3
 8006254:	f063 030e 	orn	r3, r3, #14
 8006258:	b2da      	uxtb	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	4907      	ldr	r1, [pc, #28]	; (8006284 <I2C_MasterRequestRead+0x198>)
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f000 f865 	bl	8006336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	00010008 	.word	0x00010008
 8006284:	00010002 	.word	0x00010002

08006288 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	603b      	str	r3, [r7, #0]
 8006294:	4613      	mov	r3, r2
 8006296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006298:	e025      	b.n	80062e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a0:	d021      	beq.n	80062e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062a2:	f7fd fce7 	bl	8003c74 <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d302      	bcc.n	80062b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d116      	bne.n	80062e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2220      	movs	r2, #32
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	f043 0220 	orr.w	r2, r3, #32
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e023      	b.n	800632e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	0c1b      	lsrs	r3, r3, #16
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d10d      	bne.n	800630c <I2C_WaitOnFlagUntilTimeout+0x84>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	43da      	mvns	r2, r3
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	4013      	ands	r3, r2
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	bf0c      	ite	eq
 8006302:	2301      	moveq	r3, #1
 8006304:	2300      	movne	r3, #0
 8006306:	b2db      	uxtb	r3, r3
 8006308:	461a      	mov	r2, r3
 800630a:	e00c      	b.n	8006326 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	43da      	mvns	r2, r3
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	4013      	ands	r3, r2
 8006318:	b29b      	uxth	r3, r3
 800631a:	2b00      	cmp	r3, #0
 800631c:	bf0c      	ite	eq
 800631e:	2301      	moveq	r3, #1
 8006320:	2300      	movne	r3, #0
 8006322:	b2db      	uxtb	r3, r3
 8006324:	461a      	mov	r2, r3
 8006326:	79fb      	ldrb	r3, [r7, #7]
 8006328:	429a      	cmp	r2, r3
 800632a:	d0b6      	beq.n	800629a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	4618      	mov	r0, r3
 8006330:	3710      	adds	r7, #16
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b084      	sub	sp, #16
 800633a:	af00      	add	r7, sp, #0
 800633c:	60f8      	str	r0, [r7, #12]
 800633e:	60b9      	str	r1, [r7, #8]
 8006340:	607a      	str	r2, [r7, #4]
 8006342:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006344:	e051      	b.n	80063ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	695b      	ldr	r3, [r3, #20]
 800634c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006350:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006354:	d123      	bne.n	800639e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006364:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800636e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2220      	movs	r2, #32
 800637a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638a:	f043 0204 	orr.w	r2, r3, #4
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e046      	b.n	800642c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a4:	d021      	beq.n	80063ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a6:	f7fd fc65 	bl	8003c74 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d302      	bcc.n	80063bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d116      	bne.n	80063ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2200      	movs	r2, #0
 80063c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d6:	f043 0220 	orr.w	r2, r3, #32
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e020      	b.n	800642c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	0c1b      	lsrs	r3, r3, #16
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d10c      	bne.n	800640e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	43da      	mvns	r2, r3
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	4013      	ands	r3, r2
 8006400:	b29b      	uxth	r3, r3
 8006402:	2b00      	cmp	r3, #0
 8006404:	bf14      	ite	ne
 8006406:	2301      	movne	r3, #1
 8006408:	2300      	moveq	r3, #0
 800640a:	b2db      	uxtb	r3, r3
 800640c:	e00b      	b.n	8006426 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	43da      	mvns	r2, r3
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	4013      	ands	r3, r2
 800641a:	b29b      	uxth	r3, r3
 800641c:	2b00      	cmp	r3, #0
 800641e:	bf14      	ite	ne
 8006420:	2301      	movne	r3, #1
 8006422:	2300      	moveq	r3, #0
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d18d      	bne.n	8006346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006440:	e02d      	b.n	800649e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 f8ce 	bl	80065e4 <I2C_IsAcknowledgeFailed>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e02d      	b.n	80064ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006458:	d021      	beq.n	800649e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800645a:	f7fd fc0b 	bl	8003c74 <HAL_GetTick>
 800645e:	4602      	mov	r2, r0
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	68ba      	ldr	r2, [r7, #8]
 8006466:	429a      	cmp	r2, r3
 8006468:	d302      	bcc.n	8006470 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d116      	bne.n	800649e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2220      	movs	r2, #32
 800647a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648a:	f043 0220 	orr.w	r2, r3, #32
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e007      	b.n	80064ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	695b      	ldr	r3, [r3, #20]
 80064a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064a8:	2b80      	cmp	r3, #128	; 0x80
 80064aa:	d1ca      	bne.n	8006442 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b084      	sub	sp, #16
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	60f8      	str	r0, [r7, #12]
 80064be:	60b9      	str	r1, [r7, #8]
 80064c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064c2:	e02d      	b.n	8006520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	f000 f88d 	bl	80065e4 <I2C_IsAcknowledgeFailed>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d001      	beq.n	80064d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e02d      	b.n	8006530 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064da:	d021      	beq.n	8006520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064dc:	f7fd fbca 	bl	8003c74 <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d302      	bcc.n	80064f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d116      	bne.n	8006520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2220      	movs	r2, #32
 80064fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650c:	f043 0220 	orr.w	r2, r3, #32
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e007      	b.n	8006530 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	f003 0304 	and.w	r3, r3, #4
 800652a:	2b04      	cmp	r3, #4
 800652c:	d1ca      	bne.n	80064c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006544:	e042      	b.n	80065cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b10      	cmp	r3, #16
 8006552:	d119      	bne.n	8006588 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f06f 0210 	mvn.w	r2, #16
 800655c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2220      	movs	r2, #32
 8006568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e029      	b.n	80065dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006588:	f7fd fb74 	bl	8003c74 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	68ba      	ldr	r2, [r7, #8]
 8006594:	429a      	cmp	r2, r3
 8006596:	d302      	bcc.n	800659e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d116      	bne.n	80065cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2220      	movs	r2, #32
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b8:	f043 0220 	orr.w	r2, r3, #32
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e007      	b.n	80065dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	695b      	ldr	r3, [r3, #20]
 80065d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d6:	2b40      	cmp	r3, #64	; 0x40
 80065d8:	d1b5      	bne.n	8006546 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065fa:	d11b      	bne.n	8006634 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006604:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2220      	movs	r2, #32
 8006610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006620:	f043 0204 	orr.w	r2, r3, #4
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e000      	b.n	8006636 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
	...

08006644 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e264      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0301 	and.w	r3, r3, #1
 800665e:	2b00      	cmp	r3, #0
 8006660:	d075      	beq.n	800674e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006662:	4ba3      	ldr	r3, [pc, #652]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f003 030c 	and.w	r3, r3, #12
 800666a:	2b04      	cmp	r3, #4
 800666c:	d00c      	beq.n	8006688 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800666e:	4ba0      	ldr	r3, [pc, #640]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006676:	2b08      	cmp	r3, #8
 8006678:	d112      	bne.n	80066a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800667a:	4b9d      	ldr	r3, [pc, #628]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006682:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006686:	d10b      	bne.n	80066a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006688:	4b99      	ldr	r3, [pc, #612]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d05b      	beq.n	800674c <HAL_RCC_OscConfig+0x108>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d157      	bne.n	800674c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	e23f      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066a8:	d106      	bne.n	80066b8 <HAL_RCC_OscConfig+0x74>
 80066aa:	4b91      	ldr	r3, [pc, #580]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a90      	ldr	r2, [pc, #576]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	e01d      	b.n	80066f4 <HAL_RCC_OscConfig+0xb0>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066c0:	d10c      	bne.n	80066dc <HAL_RCC_OscConfig+0x98>
 80066c2:	4b8b      	ldr	r3, [pc, #556]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a8a      	ldr	r2, [pc, #552]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066cc:	6013      	str	r3, [r2, #0]
 80066ce:	4b88      	ldr	r3, [pc, #544]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a87      	ldr	r2, [pc, #540]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066d8:	6013      	str	r3, [r2, #0]
 80066da:	e00b      	b.n	80066f4 <HAL_RCC_OscConfig+0xb0>
 80066dc:	4b84      	ldr	r3, [pc, #528]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a83      	ldr	r2, [pc, #524]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066e6:	6013      	str	r3, [r2, #0]
 80066e8:	4b81      	ldr	r3, [pc, #516]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a80      	ldr	r2, [pc, #512]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80066ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d013      	beq.n	8006724 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066fc:	f7fd faba 	bl	8003c74 <HAL_GetTick>
 8006700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006702:	e008      	b.n	8006716 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006704:	f7fd fab6 	bl	8003c74 <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	2b64      	cmp	r3, #100	; 0x64
 8006710:	d901      	bls.n	8006716 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e204      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006716:	4b76      	ldr	r3, [pc, #472]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d0f0      	beq.n	8006704 <HAL_RCC_OscConfig+0xc0>
 8006722:	e014      	b.n	800674e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006724:	f7fd faa6 	bl	8003c74 <HAL_GetTick>
 8006728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800672a:	e008      	b.n	800673e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800672c:	f7fd faa2 	bl	8003c74 <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	2b64      	cmp	r3, #100	; 0x64
 8006738:	d901      	bls.n	800673e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e1f0      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800673e:	4b6c      	ldr	r3, [pc, #432]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1f0      	bne.n	800672c <HAL_RCC_OscConfig+0xe8>
 800674a:	e000      	b.n	800674e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800674c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f003 0302 	and.w	r3, r3, #2
 8006756:	2b00      	cmp	r3, #0
 8006758:	d063      	beq.n	8006822 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800675a:	4b65      	ldr	r3, [pc, #404]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f003 030c 	and.w	r3, r3, #12
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00b      	beq.n	800677e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006766:	4b62      	ldr	r3, [pc, #392]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800676e:	2b08      	cmp	r3, #8
 8006770:	d11c      	bne.n	80067ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006772:	4b5f      	ldr	r3, [pc, #380]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800677a:	2b00      	cmp	r3, #0
 800677c:	d116      	bne.n	80067ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800677e:	4b5c      	ldr	r3, [pc, #368]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f003 0302 	and.w	r3, r3, #2
 8006786:	2b00      	cmp	r3, #0
 8006788:	d005      	beq.n	8006796 <HAL_RCC_OscConfig+0x152>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d001      	beq.n	8006796 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e1c4      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006796:	4b56      	ldr	r3, [pc, #344]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	00db      	lsls	r3, r3, #3
 80067a4:	4952      	ldr	r1, [pc, #328]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067aa:	e03a      	b.n	8006822 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d020      	beq.n	80067f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067b4:	4b4f      	ldr	r3, [pc, #316]	; (80068f4 <HAL_RCC_OscConfig+0x2b0>)
 80067b6:	2201      	movs	r2, #1
 80067b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ba:	f7fd fa5b 	bl	8003c74 <HAL_GetTick>
 80067be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067c0:	e008      	b.n	80067d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067c2:	f7fd fa57 	bl	8003c74 <HAL_GetTick>
 80067c6:	4602      	mov	r2, r0
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d901      	bls.n	80067d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80067d0:	2303      	movs	r3, #3
 80067d2:	e1a5      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067d4:	4b46      	ldr	r3, [pc, #280]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0302 	and.w	r3, r3, #2
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d0f0      	beq.n	80067c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067e0:	4b43      	ldr	r3, [pc, #268]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	691b      	ldr	r3, [r3, #16]
 80067ec:	00db      	lsls	r3, r3, #3
 80067ee:	4940      	ldr	r1, [pc, #256]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80067f0:	4313      	orrs	r3, r2
 80067f2:	600b      	str	r3, [r1, #0]
 80067f4:	e015      	b.n	8006822 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067f6:	4b3f      	ldr	r3, [pc, #252]	; (80068f4 <HAL_RCC_OscConfig+0x2b0>)
 80067f8:	2200      	movs	r2, #0
 80067fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067fc:	f7fd fa3a 	bl	8003c74 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006804:	f7fd fa36 	bl	8003c74 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b02      	cmp	r3, #2
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e184      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006816:	4b36      	ldr	r3, [pc, #216]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1f0      	bne.n	8006804 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0308 	and.w	r3, r3, #8
 800682a:	2b00      	cmp	r3, #0
 800682c:	d030      	beq.n	8006890 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d016      	beq.n	8006864 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006836:	4b30      	ldr	r3, [pc, #192]	; (80068f8 <HAL_RCC_OscConfig+0x2b4>)
 8006838:	2201      	movs	r2, #1
 800683a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800683c:	f7fd fa1a 	bl	8003c74 <HAL_GetTick>
 8006840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006842:	e008      	b.n	8006856 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006844:	f7fd fa16 	bl	8003c74 <HAL_GetTick>
 8006848:	4602      	mov	r2, r0
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	1ad3      	subs	r3, r2, r3
 800684e:	2b02      	cmp	r3, #2
 8006850:	d901      	bls.n	8006856 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e164      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006856:	4b26      	ldr	r3, [pc, #152]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006858:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d0f0      	beq.n	8006844 <HAL_RCC_OscConfig+0x200>
 8006862:	e015      	b.n	8006890 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006864:	4b24      	ldr	r3, [pc, #144]	; (80068f8 <HAL_RCC_OscConfig+0x2b4>)
 8006866:	2200      	movs	r2, #0
 8006868:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800686a:	f7fd fa03 	bl	8003c74 <HAL_GetTick>
 800686e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006870:	e008      	b.n	8006884 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006872:	f7fd f9ff 	bl	8003c74 <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	2b02      	cmp	r3, #2
 800687e:	d901      	bls.n	8006884 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006880:	2303      	movs	r3, #3
 8006882:	e14d      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006884:	4b1a      	ldr	r3, [pc, #104]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 8006886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006888:	f003 0302 	and.w	r3, r3, #2
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1f0      	bne.n	8006872 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0304 	and.w	r3, r3, #4
 8006898:	2b00      	cmp	r3, #0
 800689a:	f000 80a0 	beq.w	80069de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800689e:	2300      	movs	r3, #0
 80068a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068a2:	4b13      	ldr	r3, [pc, #76]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80068a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d10f      	bne.n	80068ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ae:	2300      	movs	r3, #0
 80068b0:	60bb      	str	r3, [r7, #8]
 80068b2:	4b0f      	ldr	r3, [pc, #60]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80068b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b6:	4a0e      	ldr	r2, [pc, #56]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80068b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068bc:	6413      	str	r3, [r2, #64]	; 0x40
 80068be:	4b0c      	ldr	r3, [pc, #48]	; (80068f0 <HAL_RCC_OscConfig+0x2ac>)
 80068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068c6:	60bb      	str	r3, [r7, #8]
 80068c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068ca:	2301      	movs	r3, #1
 80068cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ce:	4b0b      	ldr	r3, [pc, #44]	; (80068fc <HAL_RCC_OscConfig+0x2b8>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d121      	bne.n	800691e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068da:	4b08      	ldr	r3, [pc, #32]	; (80068fc <HAL_RCC_OscConfig+0x2b8>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a07      	ldr	r2, [pc, #28]	; (80068fc <HAL_RCC_OscConfig+0x2b8>)
 80068e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068e6:	f7fd f9c5 	bl	8003c74 <HAL_GetTick>
 80068ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ec:	e011      	b.n	8006912 <HAL_RCC_OscConfig+0x2ce>
 80068ee:	bf00      	nop
 80068f0:	40023800 	.word	0x40023800
 80068f4:	42470000 	.word	0x42470000
 80068f8:	42470e80 	.word	0x42470e80
 80068fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006900:	f7fd f9b8 	bl	8003c74 <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	2b02      	cmp	r3, #2
 800690c:	d901      	bls.n	8006912 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e106      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006912:	4b85      	ldr	r3, [pc, #532]	; (8006b28 <HAL_RCC_OscConfig+0x4e4>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800691a:	2b00      	cmp	r3, #0
 800691c:	d0f0      	beq.n	8006900 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	2b01      	cmp	r3, #1
 8006924:	d106      	bne.n	8006934 <HAL_RCC_OscConfig+0x2f0>
 8006926:	4b81      	ldr	r3, [pc, #516]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800692a:	4a80      	ldr	r2, [pc, #512]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 800692c:	f043 0301 	orr.w	r3, r3, #1
 8006930:	6713      	str	r3, [r2, #112]	; 0x70
 8006932:	e01c      	b.n	800696e <HAL_RCC_OscConfig+0x32a>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	2b05      	cmp	r3, #5
 800693a:	d10c      	bne.n	8006956 <HAL_RCC_OscConfig+0x312>
 800693c:	4b7b      	ldr	r3, [pc, #492]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 800693e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006940:	4a7a      	ldr	r2, [pc, #488]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006942:	f043 0304 	orr.w	r3, r3, #4
 8006946:	6713      	str	r3, [r2, #112]	; 0x70
 8006948:	4b78      	ldr	r3, [pc, #480]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 800694a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800694c:	4a77      	ldr	r2, [pc, #476]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 800694e:	f043 0301 	orr.w	r3, r3, #1
 8006952:	6713      	str	r3, [r2, #112]	; 0x70
 8006954:	e00b      	b.n	800696e <HAL_RCC_OscConfig+0x32a>
 8006956:	4b75      	ldr	r3, [pc, #468]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800695a:	4a74      	ldr	r2, [pc, #464]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 800695c:	f023 0301 	bic.w	r3, r3, #1
 8006960:	6713      	str	r3, [r2, #112]	; 0x70
 8006962:	4b72      	ldr	r3, [pc, #456]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006966:	4a71      	ldr	r2, [pc, #452]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006968:	f023 0304 	bic.w	r3, r3, #4
 800696c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d015      	beq.n	80069a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006976:	f7fd f97d 	bl	8003c74 <HAL_GetTick>
 800697a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800697c:	e00a      	b.n	8006994 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800697e:	f7fd f979 	bl	8003c74 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	f241 3288 	movw	r2, #5000	; 0x1388
 800698c:	4293      	cmp	r3, r2
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e0c5      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006994:	4b65      	ldr	r3, [pc, #404]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0ee      	beq.n	800697e <HAL_RCC_OscConfig+0x33a>
 80069a0:	e014      	b.n	80069cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069a2:	f7fd f967 	bl	8003c74 <HAL_GetTick>
 80069a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069a8:	e00a      	b.n	80069c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069aa:	f7fd f963 	bl	8003c74 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d901      	bls.n	80069c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e0af      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069c0:	4b5a      	ldr	r3, [pc, #360]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 80069c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c4:	f003 0302 	and.w	r3, r3, #2
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1ee      	bne.n	80069aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d105      	bne.n	80069de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069d2:	4b56      	ldr	r3, [pc, #344]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 80069d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d6:	4a55      	ldr	r2, [pc, #340]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 80069d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 809b 	beq.w	8006b1e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069e8:	4b50      	ldr	r3, [pc, #320]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f003 030c 	and.w	r3, r3, #12
 80069f0:	2b08      	cmp	r3, #8
 80069f2:	d05c      	beq.n	8006aae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	d141      	bne.n	8006a80 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069fc:	4b4c      	ldr	r3, [pc, #304]	; (8006b30 <HAL_RCC_OscConfig+0x4ec>)
 80069fe:	2200      	movs	r2, #0
 8006a00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a02:	f7fd f937 	bl	8003c74 <HAL_GetTick>
 8006a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a08:	e008      	b.n	8006a1c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a0a:	f7fd f933 	bl	8003c74 <HAL_GetTick>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d901      	bls.n	8006a1c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e081      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a1c:	4b43      	ldr	r3, [pc, #268]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1f0      	bne.n	8006a0a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	69da      	ldr	r2, [r3, #28]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	431a      	orrs	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a36:	019b      	lsls	r3, r3, #6
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a3e:	085b      	lsrs	r3, r3, #1
 8006a40:	3b01      	subs	r3, #1
 8006a42:	041b      	lsls	r3, r3, #16
 8006a44:	431a      	orrs	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4a:	061b      	lsls	r3, r3, #24
 8006a4c:	4937      	ldr	r1, [pc, #220]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a52:	4b37      	ldr	r3, [pc, #220]	; (8006b30 <HAL_RCC_OscConfig+0x4ec>)
 8006a54:	2201      	movs	r2, #1
 8006a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a58:	f7fd f90c 	bl	8003c74 <HAL_GetTick>
 8006a5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a5e:	e008      	b.n	8006a72 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a60:	f7fd f908 	bl	8003c74 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e056      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a72:	4b2e      	ldr	r3, [pc, #184]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d0f0      	beq.n	8006a60 <HAL_RCC_OscConfig+0x41c>
 8006a7e:	e04e      	b.n	8006b1e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a80:	4b2b      	ldr	r3, [pc, #172]	; (8006b30 <HAL_RCC_OscConfig+0x4ec>)
 8006a82:	2200      	movs	r2, #0
 8006a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a86:	f7fd f8f5 	bl	8003c74 <HAL_GetTick>
 8006a8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a8c:	e008      	b.n	8006aa0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a8e:	f7fd f8f1 	bl	8003c74 <HAL_GetTick>
 8006a92:	4602      	mov	r2, r0
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d901      	bls.n	8006aa0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e03f      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aa0:	4b22      	ldr	r3, [pc, #136]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1f0      	bne.n	8006a8e <HAL_RCC_OscConfig+0x44a>
 8006aac:	e037      	b.n	8006b1e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d101      	bne.n	8006aba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e032      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006aba:	4b1c      	ldr	r3, [pc, #112]	; (8006b2c <HAL_RCC_OscConfig+0x4e8>)
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	699b      	ldr	r3, [r3, #24]
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d028      	beq.n	8006b1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d121      	bne.n	8006b1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d11a      	bne.n	8006b1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006aea:	4013      	ands	r3, r2
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006af0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d111      	bne.n	8006b1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b00:	085b      	lsrs	r3, r3, #1
 8006b02:	3b01      	subs	r3, #1
 8006b04:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d107      	bne.n	8006b1a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b14:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d001      	beq.n	8006b1e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e000      	b.n	8006b20 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3718      	adds	r7, #24
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	40007000 	.word	0x40007000
 8006b2c:	40023800 	.word	0x40023800
 8006b30:	42470060 	.word	0x42470060

08006b34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b084      	sub	sp, #16
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d101      	bne.n	8006b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e0cc      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b48:	4b68      	ldr	r3, [pc, #416]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0307 	and.w	r3, r3, #7
 8006b50:	683a      	ldr	r2, [r7, #0]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d90c      	bls.n	8006b70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b56:	4b65      	ldr	r3, [pc, #404]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	b2d2      	uxtb	r2, r2
 8006b5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b5e:	4b63      	ldr	r3, [pc, #396]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 0307 	and.w	r3, r3, #7
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d001      	beq.n	8006b70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e0b8      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d020      	beq.n	8006bbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0304 	and.w	r3, r3, #4
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d005      	beq.n	8006b94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b88:	4b59      	ldr	r3, [pc, #356]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	4a58      	ldr	r2, [pc, #352]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006b92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0308 	and.w	r3, r3, #8
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d005      	beq.n	8006bac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ba0:	4b53      	ldr	r3, [pc, #332]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	4a52      	ldr	r2, [pc, #328]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006baa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bac:	4b50      	ldr	r3, [pc, #320]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	494d      	ldr	r1, [pc, #308]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d044      	beq.n	8006c54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d107      	bne.n	8006be2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bd2:	4b47      	ldr	r3, [pc, #284]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d119      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e07f      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d003      	beq.n	8006bf2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	d107      	bne.n	8006c02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bf2:	4b3f      	ldr	r3, [pc, #252]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d109      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e06f      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c02:	4b3b      	ldr	r3, [pc, #236]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d101      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e067      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c12:	4b37      	ldr	r3, [pc, #220]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f023 0203 	bic.w	r2, r3, #3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	4934      	ldr	r1, [pc, #208]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c24:	f7fd f826 	bl	8003c74 <HAL_GetTick>
 8006c28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c2a:	e00a      	b.n	8006c42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c2c:	f7fd f822 	bl	8003c74 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d901      	bls.n	8006c42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e04f      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c42:	4b2b      	ldr	r3, [pc, #172]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f003 020c 	and.w	r2, r3, #12
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d1eb      	bne.n	8006c2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c54:	4b25      	ldr	r3, [pc, #148]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0307 	and.w	r3, r3, #7
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d20c      	bcs.n	8006c7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c62:	4b22      	ldr	r3, [pc, #136]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	b2d2      	uxtb	r2, r2
 8006c68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c6a:	4b20      	ldr	r3, [pc, #128]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0307 	and.w	r3, r3, #7
 8006c72:	683a      	ldr	r2, [r7, #0]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d001      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e032      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0304 	and.w	r3, r3, #4
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d008      	beq.n	8006c9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c88:	4b19      	ldr	r3, [pc, #100]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	4916      	ldr	r1, [pc, #88]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c96:	4313      	orrs	r3, r2
 8006c98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0308 	and.w	r3, r3, #8
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d009      	beq.n	8006cba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ca6:	4b12      	ldr	r3, [pc, #72]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	691b      	ldr	r3, [r3, #16]
 8006cb2:	00db      	lsls	r3, r3, #3
 8006cb4:	490e      	ldr	r1, [pc, #56]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006cba:	f000 f821 	bl	8006d00 <HAL_RCC_GetSysClockFreq>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	4b0b      	ldr	r3, [pc, #44]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	091b      	lsrs	r3, r3, #4
 8006cc6:	f003 030f 	and.w	r3, r3, #15
 8006cca:	490a      	ldr	r1, [pc, #40]	; (8006cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8006ccc:	5ccb      	ldrb	r3, [r1, r3]
 8006cce:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd2:	4a09      	ldr	r2, [pc, #36]	; (8006cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8006cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006cd6:	4b09      	ldr	r3, [pc, #36]	; (8006cfc <HAL_RCC_ClockConfig+0x1c8>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fa fefc 	bl	8001ad8 <HAL_InitTick>

  return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	40023c00 	.word	0x40023c00
 8006cf0:	40023800 	.word	0x40023800
 8006cf4:	0800f188 	.word	0x0800f188
 8006cf8:	20000000 	.word	0x20000000
 8006cfc:	20000108 	.word	0x20000108

08006d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d00:	b5b0      	push	{r4, r5, r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d06:	2100      	movs	r1, #0
 8006d08:	6079      	str	r1, [r7, #4]
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	60f9      	str	r1, [r7, #12]
 8006d0e:	2100      	movs	r1, #0
 8006d10:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006d12:	2100      	movs	r1, #0
 8006d14:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d16:	4952      	ldr	r1, [pc, #328]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d18:	6889      	ldr	r1, [r1, #8]
 8006d1a:	f001 010c 	and.w	r1, r1, #12
 8006d1e:	2908      	cmp	r1, #8
 8006d20:	d00d      	beq.n	8006d3e <HAL_RCC_GetSysClockFreq+0x3e>
 8006d22:	2908      	cmp	r1, #8
 8006d24:	f200 8094 	bhi.w	8006e50 <HAL_RCC_GetSysClockFreq+0x150>
 8006d28:	2900      	cmp	r1, #0
 8006d2a:	d002      	beq.n	8006d32 <HAL_RCC_GetSysClockFreq+0x32>
 8006d2c:	2904      	cmp	r1, #4
 8006d2e:	d003      	beq.n	8006d38 <HAL_RCC_GetSysClockFreq+0x38>
 8006d30:	e08e      	b.n	8006e50 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d32:	4b4c      	ldr	r3, [pc, #304]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x164>)
 8006d34:	60bb      	str	r3, [r7, #8]
       break;
 8006d36:	e08e      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d38:	4b4b      	ldr	r3, [pc, #300]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d3a:	60bb      	str	r3, [r7, #8]
      break;
 8006d3c:	e08b      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d3e:	4948      	ldr	r1, [pc, #288]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d40:	6849      	ldr	r1, [r1, #4]
 8006d42:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006d46:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d48:	4945      	ldr	r1, [pc, #276]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d4a:	6849      	ldr	r1, [r1, #4]
 8006d4c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006d50:	2900      	cmp	r1, #0
 8006d52:	d024      	beq.n	8006d9e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d54:	4942      	ldr	r1, [pc, #264]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d56:	6849      	ldr	r1, [r1, #4]
 8006d58:	0989      	lsrs	r1, r1, #6
 8006d5a:	4608      	mov	r0, r1
 8006d5c:	f04f 0100 	mov.w	r1, #0
 8006d60:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006d64:	f04f 0500 	mov.w	r5, #0
 8006d68:	ea00 0204 	and.w	r2, r0, r4
 8006d6c:	ea01 0305 	and.w	r3, r1, r5
 8006d70:	493d      	ldr	r1, [pc, #244]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d72:	fb01 f003 	mul.w	r0, r1, r3
 8006d76:	2100      	movs	r1, #0
 8006d78:	fb01 f102 	mul.w	r1, r1, r2
 8006d7c:	1844      	adds	r4, r0, r1
 8006d7e:	493a      	ldr	r1, [pc, #232]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d80:	fba2 0101 	umull	r0, r1, r2, r1
 8006d84:	1863      	adds	r3, r4, r1
 8006d86:	4619      	mov	r1, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	f7f9 fefa 	bl	8000b88 <__aeabi_uldivmod>
 8006d94:	4602      	mov	r2, r0
 8006d96:	460b      	mov	r3, r1
 8006d98:	4613      	mov	r3, r2
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	e04a      	b.n	8006e34 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d9e:	4b30      	ldr	r3, [pc, #192]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	099b      	lsrs	r3, r3, #6
 8006da4:	461a      	mov	r2, r3
 8006da6:	f04f 0300 	mov.w	r3, #0
 8006daa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006dae:	f04f 0100 	mov.w	r1, #0
 8006db2:	ea02 0400 	and.w	r4, r2, r0
 8006db6:	ea03 0501 	and.w	r5, r3, r1
 8006dba:	4620      	mov	r0, r4
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	f04f 0200 	mov.w	r2, #0
 8006dc2:	f04f 0300 	mov.w	r3, #0
 8006dc6:	014b      	lsls	r3, r1, #5
 8006dc8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006dcc:	0142      	lsls	r2, r0, #5
 8006dce:	4610      	mov	r0, r2
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	1b00      	subs	r0, r0, r4
 8006dd4:	eb61 0105 	sbc.w	r1, r1, r5
 8006dd8:	f04f 0200 	mov.w	r2, #0
 8006ddc:	f04f 0300 	mov.w	r3, #0
 8006de0:	018b      	lsls	r3, r1, #6
 8006de2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006de6:	0182      	lsls	r2, r0, #6
 8006de8:	1a12      	subs	r2, r2, r0
 8006dea:	eb63 0301 	sbc.w	r3, r3, r1
 8006dee:	f04f 0000 	mov.w	r0, #0
 8006df2:	f04f 0100 	mov.w	r1, #0
 8006df6:	00d9      	lsls	r1, r3, #3
 8006df8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006dfc:	00d0      	lsls	r0, r2, #3
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	1912      	adds	r2, r2, r4
 8006e04:	eb45 0303 	adc.w	r3, r5, r3
 8006e08:	f04f 0000 	mov.w	r0, #0
 8006e0c:	f04f 0100 	mov.w	r1, #0
 8006e10:	0299      	lsls	r1, r3, #10
 8006e12:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006e16:	0290      	lsls	r0, r2, #10
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4610      	mov	r0, r2
 8006e1e:	4619      	mov	r1, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	461a      	mov	r2, r3
 8006e24:	f04f 0300 	mov.w	r3, #0
 8006e28:	f7f9 feae 	bl	8000b88 <__aeabi_uldivmod>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	460b      	mov	r3, r1
 8006e30:	4613      	mov	r3, r2
 8006e32:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e34:	4b0a      	ldr	r3, [pc, #40]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	0c1b      	lsrs	r3, r3, #16
 8006e3a:	f003 0303 	and.w	r3, r3, #3
 8006e3e:	3301      	adds	r3, #1
 8006e40:	005b      	lsls	r3, r3, #1
 8006e42:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4c:	60bb      	str	r3, [r7, #8]
      break;
 8006e4e:	e002      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e50:	4b04      	ldr	r3, [pc, #16]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x164>)
 8006e52:	60bb      	str	r3, [r7, #8]
      break;
 8006e54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e56:	68bb      	ldr	r3, [r7, #8]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bdb0      	pop	{r4, r5, r7, pc}
 8006e60:	40023800 	.word	0x40023800
 8006e64:	00f42400 	.word	0x00f42400
 8006e68:	017d7840 	.word	0x017d7840

08006e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e70:	4b03      	ldr	r3, [pc, #12]	; (8006e80 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e72:	681b      	ldr	r3, [r3, #0]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	20000000 	.word	0x20000000

08006e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e88:	f7ff fff0 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	0a9b      	lsrs	r3, r3, #10
 8006e94:	f003 0307 	and.w	r3, r3, #7
 8006e98:	4903      	ldr	r1, [pc, #12]	; (8006ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e9a:	5ccb      	ldrb	r3, [r1, r3]
 8006e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	0800f198 	.word	0x0800f198

08006eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006eb0:	f7ff ffdc 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	4b05      	ldr	r3, [pc, #20]	; (8006ecc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	0b5b      	lsrs	r3, r3, #13
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	4903      	ldr	r1, [pc, #12]	; (8006ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ec2:	5ccb      	ldrb	r3, [r1, r3]
 8006ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40023800 	.word	0x40023800
 8006ed0:	0800f198 	.word	0x0800f198

08006ed4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	220f      	movs	r2, #15
 8006ee2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006ee4:	4b12      	ldr	r3, [pc, #72]	; (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	f003 0203 	and.w	r2, r3, #3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006ef0:	4b0f      	ldr	r3, [pc, #60]	; (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006efc:	4b0c      	ldr	r3, [pc, #48]	; (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006f08:	4b09      	ldr	r3, [pc, #36]	; (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	08db      	lsrs	r3, r3, #3
 8006f0e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006f16:	4b07      	ldr	r3, [pc, #28]	; (8006f34 <HAL_RCC_GetClockConfig+0x60>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0207 	and.w	r2, r3, #7
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	601a      	str	r2, [r3, #0]
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	40023800 	.word	0x40023800
 8006f34:	40023c00 	.word	0x40023c00

08006f38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e041      	b.n	8006fce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d106      	bne.n	8006f64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f7fb f886 	bl	8002070 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	3304      	adds	r3, #4
 8006f74:	4619      	mov	r1, r3
 8006f76:	4610      	mov	r0, r2
 8006f78:	f000 fe8e 	bl	8007c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3708      	adds	r7, #8
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
	...

08006fd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d001      	beq.n	8006ff0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e04e      	b.n	800708e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68da      	ldr	r2, [r3, #12]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f042 0201 	orr.w	r2, r2, #1
 8007006:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a23      	ldr	r2, [pc, #140]	; (800709c <HAL_TIM_Base_Start_IT+0xc4>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d022      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0x80>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800701a:	d01d      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0x80>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a1f      	ldr	r2, [pc, #124]	; (80070a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d018      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0x80>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a1e      	ldr	r2, [pc, #120]	; (80070a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d013      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0x80>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a1c      	ldr	r2, [pc, #112]	; (80070a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d00e      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0x80>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a1b      	ldr	r2, [pc, #108]	; (80070ac <HAL_TIM_Base_Start_IT+0xd4>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d009      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0x80>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a19      	ldr	r2, [pc, #100]	; (80070b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d004      	beq.n	8007058 <HAL_TIM_Base_Start_IT+0x80>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a18      	ldr	r2, [pc, #96]	; (80070b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d111      	bne.n	800707c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f003 0307 	and.w	r3, r3, #7
 8007062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2b06      	cmp	r3, #6
 8007068:	d010      	beq.n	800708c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f042 0201 	orr.w	r2, r2, #1
 8007078:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800707a:	e007      	b.n	800708c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f042 0201 	orr.w	r2, r2, #1
 800708a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800708c:	2300      	movs	r3, #0
}
 800708e:	4618      	mov	r0, r3
 8007090:	3714      	adds	r7, #20
 8007092:	46bd      	mov	sp, r7
 8007094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop
 800709c:	40010000 	.word	0x40010000
 80070a0:	40000400 	.word	0x40000400
 80070a4:	40000800 	.word	0x40000800
 80070a8:	40000c00 	.word	0x40000c00
 80070ac:	40010400 	.word	0x40010400
 80070b0:	40014000 	.word	0x40014000
 80070b4:	40001800 	.word	0x40001800

080070b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e041      	b.n	800714e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d106      	bne.n	80070e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f839 	bl	8007156 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2202      	movs	r2, #2
 80070e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	3304      	adds	r3, #4
 80070f4:	4619      	mov	r1, r3
 80070f6:	4610      	mov	r0, r2
 80070f8:	f000 fdce 	bl	8007c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3708      	adds	r7, #8
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}

08007156 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007156:	b480      	push	{r7}
 8007158:	b083      	sub	sp, #12
 800715a:	af00      	add	r7, sp, #0
 800715c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800715e:	bf00      	nop
 8007160:	370c      	adds	r7, #12
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
	...

0800716c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d109      	bne.n	8007190 <HAL_TIM_PWM_Start+0x24>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b01      	cmp	r3, #1
 8007186:	bf14      	ite	ne
 8007188:	2301      	movne	r3, #1
 800718a:	2300      	moveq	r3, #0
 800718c:	b2db      	uxtb	r3, r3
 800718e:	e022      	b.n	80071d6 <HAL_TIM_PWM_Start+0x6a>
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	2b04      	cmp	r3, #4
 8007194:	d109      	bne.n	80071aa <HAL_TIM_PWM_Start+0x3e>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b01      	cmp	r3, #1
 80071a0:	bf14      	ite	ne
 80071a2:	2301      	movne	r3, #1
 80071a4:	2300      	moveq	r3, #0
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	e015      	b.n	80071d6 <HAL_TIM_PWM_Start+0x6a>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d109      	bne.n	80071c4 <HAL_TIM_PWM_Start+0x58>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	bf14      	ite	ne
 80071bc:	2301      	movne	r3, #1
 80071be:	2300      	moveq	r3, #0
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	e008      	b.n	80071d6 <HAL_TIM_PWM_Start+0x6a>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	bf14      	ite	ne
 80071d0:	2301      	movne	r3, #1
 80071d2:	2300      	moveq	r3, #0
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e07c      	b.n	80072d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d104      	bne.n	80071ee <HAL_TIM_PWM_Start+0x82>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071ec:	e013      	b.n	8007216 <HAL_TIM_PWM_Start+0xaa>
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b04      	cmp	r3, #4
 80071f2:	d104      	bne.n	80071fe <HAL_TIM_PWM_Start+0x92>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071fc:	e00b      	b.n	8007216 <HAL_TIM_PWM_Start+0xaa>
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2b08      	cmp	r3, #8
 8007202:	d104      	bne.n	800720e <HAL_TIM_PWM_Start+0xa2>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800720c:	e003      	b.n	8007216 <HAL_TIM_PWM_Start+0xaa>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2202      	movs	r2, #2
 8007212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2201      	movs	r2, #1
 800721c:	6839      	ldr	r1, [r7, #0]
 800721e:	4618      	mov	r0, r3
 8007220:	f001 f94e 	bl	80084c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a2d      	ldr	r2, [pc, #180]	; (80072e0 <HAL_TIM_PWM_Start+0x174>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d004      	beq.n	8007238 <HAL_TIM_PWM_Start+0xcc>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a2c      	ldr	r2, [pc, #176]	; (80072e4 <HAL_TIM_PWM_Start+0x178>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d101      	bne.n	800723c <HAL_TIM_PWM_Start+0xd0>
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <HAL_TIM_PWM_Start+0xd2>
 800723c:	2300      	movs	r3, #0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d007      	beq.n	8007252 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007250:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a22      	ldr	r2, [pc, #136]	; (80072e0 <HAL_TIM_PWM_Start+0x174>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d022      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007264:	d01d      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a1f      	ldr	r2, [pc, #124]	; (80072e8 <HAL_TIM_PWM_Start+0x17c>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d018      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a1d      	ldr	r2, [pc, #116]	; (80072ec <HAL_TIM_PWM_Start+0x180>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d013      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a1c      	ldr	r2, [pc, #112]	; (80072f0 <HAL_TIM_PWM_Start+0x184>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d00e      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a16      	ldr	r2, [pc, #88]	; (80072e4 <HAL_TIM_PWM_Start+0x178>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d009      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a18      	ldr	r2, [pc, #96]	; (80072f4 <HAL_TIM_PWM_Start+0x188>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d004      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a16      	ldr	r2, [pc, #88]	; (80072f8 <HAL_TIM_PWM_Start+0x18c>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d111      	bne.n	80072c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	f003 0307 	and.w	r3, r3, #7
 80072ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2b06      	cmp	r3, #6
 80072b2:	d010      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0201 	orr.w	r2, r2, #1
 80072c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072c4:	e007      	b.n	80072d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f042 0201 	orr.w	r2, r2, #1
 80072d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3710      	adds	r7, #16
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	40010000 	.word	0x40010000
 80072e4:	40010400 	.word	0x40010400
 80072e8:	40000400 	.word	0x40000400
 80072ec:	40000800 	.word	0x40000800
 80072f0:	40000c00 	.word	0x40000c00
 80072f4:	40014000 	.word	0x40014000
 80072f8:	40001800 	.word	0x40001800

080072fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d101      	bne.n	800730e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e041      	b.n	8007392 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d106      	bne.n	8007328 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f839 	bl	800739a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	3304      	adds	r3, #4
 8007338:	4619      	mov	r1, r3
 800733a:	4610      	mov	r0, r2
 800733c:	f000 fcac 	bl	8007c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}

0800739a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800739a:	b480      	push	{r7}
 800739c:	b083      	sub	sp, #12
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80073a2:	bf00      	nop
 80073a4:	370c      	adds	r7, #12
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
	...

080073b0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ba:	2300      	movs	r3, #0
 80073bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d104      	bne.n	80073ce <HAL_TIM_IC_Start_IT+0x1e>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	e013      	b.n	80073f6 <HAL_TIM_IC_Start_IT+0x46>
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2b04      	cmp	r3, #4
 80073d2:	d104      	bne.n	80073de <HAL_TIM_IC_Start_IT+0x2e>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	e00b      	b.n	80073f6 <HAL_TIM_IC_Start_IT+0x46>
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b08      	cmp	r3, #8
 80073e2:	d104      	bne.n	80073ee <HAL_TIM_IC_Start_IT+0x3e>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	e003      	b.n	80073f6 <HAL_TIM_IC_Start_IT+0x46>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d104      	bne.n	8007408 <HAL_TIM_IC_Start_IT+0x58>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007404:	b2db      	uxtb	r3, r3
 8007406:	e013      	b.n	8007430 <HAL_TIM_IC_Start_IT+0x80>
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	2b04      	cmp	r3, #4
 800740c:	d104      	bne.n	8007418 <HAL_TIM_IC_Start_IT+0x68>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007414:	b2db      	uxtb	r3, r3
 8007416:	e00b      	b.n	8007430 <HAL_TIM_IC_Start_IT+0x80>
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	2b08      	cmp	r3, #8
 800741c:	d104      	bne.n	8007428 <HAL_TIM_IC_Start_IT+0x78>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007424:	b2db      	uxtb	r3, r3
 8007426:	e003      	b.n	8007430 <HAL_TIM_IC_Start_IT+0x80>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800742e:	b2db      	uxtb	r3, r3
 8007430:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007432:	7bbb      	ldrb	r3, [r7, #14]
 8007434:	2b01      	cmp	r3, #1
 8007436:	d102      	bne.n	800743e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007438:	7b7b      	ldrb	r3, [r7, #13]
 800743a:	2b01      	cmp	r3, #1
 800743c:	d001      	beq.n	8007442 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e0cc      	b.n	80075dc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d104      	bne.n	8007452 <HAL_TIM_IC_Start_IT+0xa2>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2202      	movs	r2, #2
 800744c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007450:	e013      	b.n	800747a <HAL_TIM_IC_Start_IT+0xca>
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	2b04      	cmp	r3, #4
 8007456:	d104      	bne.n	8007462 <HAL_TIM_IC_Start_IT+0xb2>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2202      	movs	r2, #2
 800745c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007460:	e00b      	b.n	800747a <HAL_TIM_IC_Start_IT+0xca>
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	2b08      	cmp	r3, #8
 8007466:	d104      	bne.n	8007472 <HAL_TIM_IC_Start_IT+0xc2>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007470:	e003      	b.n	800747a <HAL_TIM_IC_Start_IT+0xca>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2202      	movs	r2, #2
 8007476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d104      	bne.n	800748a <HAL_TIM_IC_Start_IT+0xda>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2202      	movs	r2, #2
 8007484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007488:	e013      	b.n	80074b2 <HAL_TIM_IC_Start_IT+0x102>
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b04      	cmp	r3, #4
 800748e:	d104      	bne.n	800749a <HAL_TIM_IC_Start_IT+0xea>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007498:	e00b      	b.n	80074b2 <HAL_TIM_IC_Start_IT+0x102>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b08      	cmp	r3, #8
 800749e:	d104      	bne.n	80074aa <HAL_TIM_IC_Start_IT+0xfa>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074a8:	e003      	b.n	80074b2 <HAL_TIM_IC_Start_IT+0x102>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2202      	movs	r2, #2
 80074ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	2b0c      	cmp	r3, #12
 80074b6:	d841      	bhi.n	800753c <HAL_TIM_IC_Start_IT+0x18c>
 80074b8:	a201      	add	r2, pc, #4	; (adr r2, 80074c0 <HAL_TIM_IC_Start_IT+0x110>)
 80074ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074be:	bf00      	nop
 80074c0:	080074f5 	.word	0x080074f5
 80074c4:	0800753d 	.word	0x0800753d
 80074c8:	0800753d 	.word	0x0800753d
 80074cc:	0800753d 	.word	0x0800753d
 80074d0:	08007507 	.word	0x08007507
 80074d4:	0800753d 	.word	0x0800753d
 80074d8:	0800753d 	.word	0x0800753d
 80074dc:	0800753d 	.word	0x0800753d
 80074e0:	08007519 	.word	0x08007519
 80074e4:	0800753d 	.word	0x0800753d
 80074e8:	0800753d 	.word	0x0800753d
 80074ec:	0800753d 	.word	0x0800753d
 80074f0:	0800752b 	.word	0x0800752b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	68da      	ldr	r2, [r3, #12]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0202 	orr.w	r2, r2, #2
 8007502:	60da      	str	r2, [r3, #12]
      break;
 8007504:	e01d      	b.n	8007542 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68da      	ldr	r2, [r3, #12]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f042 0204 	orr.w	r2, r2, #4
 8007514:	60da      	str	r2, [r3, #12]
      break;
 8007516:	e014      	b.n	8007542 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68da      	ldr	r2, [r3, #12]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f042 0208 	orr.w	r2, r2, #8
 8007526:	60da      	str	r2, [r3, #12]
      break;
 8007528:	e00b      	b.n	8007542 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68da      	ldr	r2, [r3, #12]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f042 0210 	orr.w	r2, r2, #16
 8007538:	60da      	str	r2, [r3, #12]
      break;
 800753a:	e002      	b.n	8007542 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	73fb      	strb	r3, [r7, #15]
      break;
 8007540:	bf00      	nop
  }

  if (status == HAL_OK)
 8007542:	7bfb      	ldrb	r3, [r7, #15]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d148      	bne.n	80075da <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	2201      	movs	r2, #1
 800754e:	6839      	ldr	r1, [r7, #0]
 8007550:	4618      	mov	r0, r3
 8007552:	f000 ffb5 	bl	80084c0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a22      	ldr	r2, [pc, #136]	; (80075e4 <HAL_TIM_IC_Start_IT+0x234>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d022      	beq.n	80075a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007568:	d01d      	beq.n	80075a6 <HAL_TIM_IC_Start_IT+0x1f6>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a1e      	ldr	r2, [pc, #120]	; (80075e8 <HAL_TIM_IC_Start_IT+0x238>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d018      	beq.n	80075a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a1c      	ldr	r2, [pc, #112]	; (80075ec <HAL_TIM_IC_Start_IT+0x23c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d013      	beq.n	80075a6 <HAL_TIM_IC_Start_IT+0x1f6>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a1b      	ldr	r2, [pc, #108]	; (80075f0 <HAL_TIM_IC_Start_IT+0x240>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d00e      	beq.n	80075a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a19      	ldr	r2, [pc, #100]	; (80075f4 <HAL_TIM_IC_Start_IT+0x244>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d009      	beq.n	80075a6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a18      	ldr	r2, [pc, #96]	; (80075f8 <HAL_TIM_IC_Start_IT+0x248>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d004      	beq.n	80075a6 <HAL_TIM_IC_Start_IT+0x1f6>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a16      	ldr	r2, [pc, #88]	; (80075fc <HAL_TIM_IC_Start_IT+0x24c>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d111      	bne.n	80075ca <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	2b06      	cmp	r3, #6
 80075b6:	d010      	beq.n	80075da <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f042 0201 	orr.w	r2, r2, #1
 80075c6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075c8:	e007      	b.n	80075da <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f042 0201 	orr.w	r2, r2, #1
 80075d8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80075da:	7bfb      	ldrb	r3, [r7, #15]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	40010000 	.word	0x40010000
 80075e8:	40000400 	.word	0x40000400
 80075ec:	40000800 	.word	0x40000800
 80075f0:	40000c00 	.word	0x40000c00
 80075f4:	40010400 	.word	0x40010400
 80075f8:	40014000 	.word	0x40014000
 80075fc:	40001800 	.word	0x40001800

08007600 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	f003 0302 	and.w	r3, r3, #2
 8007612:	2b02      	cmp	r3, #2
 8007614:	d122      	bne.n	800765c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	f003 0302 	and.w	r3, r3, #2
 8007620:	2b02      	cmp	r3, #2
 8007622:	d11b      	bne.n	800765c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f06f 0202 	mvn.w	r2, #2
 800762c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2201      	movs	r2, #1
 8007632:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	f003 0303 	and.w	r3, r3, #3
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f7fb fef0 	bl	8003428 <HAL_TIM_IC_CaptureCallback>
 8007648:	e005      	b.n	8007656 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 fb05 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fb0c 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	f003 0304 	and.w	r3, r3, #4
 8007666:	2b04      	cmp	r3, #4
 8007668:	d122      	bne.n	80076b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	f003 0304 	and.w	r3, r3, #4
 8007674:	2b04      	cmp	r3, #4
 8007676:	d11b      	bne.n	80076b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f06f 0204 	mvn.w	r2, #4
 8007680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2202      	movs	r2, #2
 8007686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	699b      	ldr	r3, [r3, #24]
 800768e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f7fb fec6 	bl	8003428 <HAL_TIM_IC_CaptureCallback>
 800769c:	e005      	b.n	80076aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 fadb 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 fae2 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	f003 0308 	and.w	r3, r3, #8
 80076ba:	2b08      	cmp	r3, #8
 80076bc:	d122      	bne.n	8007704 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	f003 0308 	and.w	r3, r3, #8
 80076c8:	2b08      	cmp	r3, #8
 80076ca:	d11b      	bne.n	8007704 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f06f 0208 	mvn.w	r2, #8
 80076d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2204      	movs	r2, #4
 80076da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	69db      	ldr	r3, [r3, #28]
 80076e2:	f003 0303 	and.w	r3, r3, #3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d003      	beq.n	80076f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f7fb fe9c 	bl	8003428 <HAL_TIM_IC_CaptureCallback>
 80076f0:	e005      	b.n	80076fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 fab1 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 fab8 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	f003 0310 	and.w	r3, r3, #16
 800770e:	2b10      	cmp	r3, #16
 8007710:	d122      	bne.n	8007758 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	f003 0310 	and.w	r3, r3, #16
 800771c:	2b10      	cmp	r3, #16
 800771e:	d11b      	bne.n	8007758 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f06f 0210 	mvn.w	r2, #16
 8007728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2208      	movs	r2, #8
 800772e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	69db      	ldr	r3, [r3, #28]
 8007736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7fb fe72 	bl	8003428 <HAL_TIM_IC_CaptureCallback>
 8007744:	e005      	b.n	8007752 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 fa87 	bl	8007c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 fa8e 	bl	8007c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b01      	cmp	r3, #1
 8007764:	d10e      	bne.n	8007784 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	f003 0301 	and.w	r3, r3, #1
 8007770:	2b01      	cmp	r3, #1
 8007772:	d107      	bne.n	8007784 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f06f 0201 	mvn.w	r2, #1
 800777c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f7fa f966 	bl	8001a50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800778e:	2b80      	cmp	r3, #128	; 0x80
 8007790:	d10e      	bne.n	80077b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800779c:	2b80      	cmp	r3, #128	; 0x80
 800779e:	d107      	bne.n	80077b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80077a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f000 ff86 	bl	80086bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ba:	2b40      	cmp	r3, #64	; 0x40
 80077bc:	d10e      	bne.n	80077dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c8:	2b40      	cmp	r3, #64	; 0x40
 80077ca:	d107      	bne.n	80077dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80077d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 fa53 	bl	8007c82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b20      	cmp	r3, #32
 80077e8:	d10e      	bne.n	8007808 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	f003 0320 	and.w	r3, r3, #32
 80077f4:	2b20      	cmp	r3, #32
 80077f6:	d107      	bne.n	8007808 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f06f 0220 	mvn.w	r2, #32
 8007800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 ff50 	bl	80086a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007808:	bf00      	nop
 800780a:	3708      	adds	r7, #8
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b086      	sub	sp, #24
 8007814:	af00      	add	r7, sp, #0
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	60b9      	str	r1, [r7, #8]
 800781a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800781c:	2300      	movs	r3, #0
 800781e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007826:	2b01      	cmp	r3, #1
 8007828:	d101      	bne.n	800782e <HAL_TIM_IC_ConfigChannel+0x1e>
 800782a:	2302      	movs	r3, #2
 800782c:	e088      	b.n	8007940 <HAL_TIM_IC_ConfigChannel+0x130>
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2201      	movs	r2, #1
 8007832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d11b      	bne.n	8007874 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6818      	ldr	r0, [r3, #0]
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	6819      	ldr	r1, [r3, #0]
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f000 fc74 	bl	8008138 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	699a      	ldr	r2, [r3, #24]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f022 020c 	bic.w	r2, r2, #12
 800785e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6999      	ldr	r1, [r3, #24]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	689a      	ldr	r2, [r3, #8]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	430a      	orrs	r2, r1
 8007870:	619a      	str	r2, [r3, #24]
 8007872:	e060      	b.n	8007936 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b04      	cmp	r3, #4
 8007878:	d11c      	bne.n	80078b4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6818      	ldr	r0, [r3, #0]
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	6819      	ldr	r1, [r3, #0]
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f000 fcf8 	bl	800827e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	699a      	ldr	r2, [r3, #24]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800789c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	6999      	ldr	r1, [r3, #24]
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	021a      	lsls	r2, r3, #8
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	619a      	str	r2, [r3, #24]
 80078b2:	e040      	b.n	8007936 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b08      	cmp	r3, #8
 80078b8:	d11b      	bne.n	80078f2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	6818      	ldr	r0, [r3, #0]
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	6819      	ldr	r1, [r3, #0]
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	685a      	ldr	r2, [r3, #4]
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	f000 fd45 	bl	8008358 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	69da      	ldr	r2, [r3, #28]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f022 020c 	bic.w	r2, r2, #12
 80078dc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	69d9      	ldr	r1, [r3, #28]
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	689a      	ldr	r2, [r3, #8]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	61da      	str	r2, [r3, #28]
 80078f0:	e021      	b.n	8007936 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2b0c      	cmp	r3, #12
 80078f6:	d11c      	bne.n	8007932 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	6818      	ldr	r0, [r3, #0]
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	6819      	ldr	r1, [r3, #0]
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f000 fd62 	bl	80083d0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	69da      	ldr	r2, [r3, #28]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800791a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	69d9      	ldr	r1, [r3, #28]
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	021a      	lsls	r2, r3, #8
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	430a      	orrs	r2, r1
 800792e:	61da      	str	r2, [r3, #28]
 8007930:	e001      	b.n	8007936 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800793e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b086      	sub	sp, #24
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007954:	2300      	movs	r3, #0
 8007956:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800795e:	2b01      	cmp	r3, #1
 8007960:	d101      	bne.n	8007966 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007962:	2302      	movs	r3, #2
 8007964:	e0ae      	b.n	8007ac4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2b0c      	cmp	r3, #12
 8007972:	f200 809f 	bhi.w	8007ab4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007976:	a201      	add	r2, pc, #4	; (adr r2, 800797c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797c:	080079b1 	.word	0x080079b1
 8007980:	08007ab5 	.word	0x08007ab5
 8007984:	08007ab5 	.word	0x08007ab5
 8007988:	08007ab5 	.word	0x08007ab5
 800798c:	080079f1 	.word	0x080079f1
 8007990:	08007ab5 	.word	0x08007ab5
 8007994:	08007ab5 	.word	0x08007ab5
 8007998:	08007ab5 	.word	0x08007ab5
 800799c:	08007a33 	.word	0x08007a33
 80079a0:	08007ab5 	.word	0x08007ab5
 80079a4:	08007ab5 	.word	0x08007ab5
 80079a8:	08007ab5 	.word	0x08007ab5
 80079ac:	08007a73 	.word	0x08007a73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68b9      	ldr	r1, [r7, #8]
 80079b6:	4618      	mov	r0, r3
 80079b8:	f000 fa0e 	bl	8007dd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	699a      	ldr	r2, [r3, #24]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f042 0208 	orr.w	r2, r2, #8
 80079ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	699a      	ldr	r2, [r3, #24]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f022 0204 	bic.w	r2, r2, #4
 80079da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	6999      	ldr	r1, [r3, #24]
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	691a      	ldr	r2, [r3, #16]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	430a      	orrs	r2, r1
 80079ec:	619a      	str	r2, [r3, #24]
      break;
 80079ee:	e064      	b.n	8007aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68b9      	ldr	r1, [r7, #8]
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 fa5e 	bl	8007eb8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699a      	ldr	r2, [r3, #24]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	699a      	ldr	r2, [r3, #24]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	6999      	ldr	r1, [r3, #24]
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	021a      	lsls	r2, r3, #8
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	430a      	orrs	r2, r1
 8007a2e:	619a      	str	r2, [r3, #24]
      break;
 8007a30:	e043      	b.n	8007aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	68b9      	ldr	r1, [r7, #8]
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f000 fab3 	bl	8007fa4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	69da      	ldr	r2, [r3, #28]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f042 0208 	orr.w	r2, r2, #8
 8007a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	69da      	ldr	r2, [r3, #28]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f022 0204 	bic.w	r2, r2, #4
 8007a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	69d9      	ldr	r1, [r3, #28]
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	691a      	ldr	r2, [r3, #16]
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	430a      	orrs	r2, r1
 8007a6e:	61da      	str	r2, [r3, #28]
      break;
 8007a70:	e023      	b.n	8007aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68b9      	ldr	r1, [r7, #8]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f000 fb07 	bl	800808c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	69da      	ldr	r2, [r3, #28]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	69da      	ldr	r2, [r3, #28]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	69d9      	ldr	r1, [r3, #28]
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	691b      	ldr	r3, [r3, #16]
 8007aa8:	021a      	lsls	r2, r3, #8
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	430a      	orrs	r2, r1
 8007ab0:	61da      	str	r2, [r3, #28]
      break;
 8007ab2:	e002      	b.n	8007aba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ab8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3718      	adds	r7, #24
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d101      	bne.n	8007ae8 <HAL_TIM_ConfigClockSource+0x1c>
 8007ae4:	2302      	movs	r3, #2
 8007ae6:	e0b4      	b.n	8007c52 <HAL_TIM_ConfigClockSource+0x186>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2202      	movs	r2, #2
 8007af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b20:	d03e      	beq.n	8007ba0 <HAL_TIM_ConfigClockSource+0xd4>
 8007b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b26:	f200 8087 	bhi.w	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b2e:	f000 8086 	beq.w	8007c3e <HAL_TIM_ConfigClockSource+0x172>
 8007b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b36:	d87f      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b38:	2b70      	cmp	r3, #112	; 0x70
 8007b3a:	d01a      	beq.n	8007b72 <HAL_TIM_ConfigClockSource+0xa6>
 8007b3c:	2b70      	cmp	r3, #112	; 0x70
 8007b3e:	d87b      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b40:	2b60      	cmp	r3, #96	; 0x60
 8007b42:	d050      	beq.n	8007be6 <HAL_TIM_ConfigClockSource+0x11a>
 8007b44:	2b60      	cmp	r3, #96	; 0x60
 8007b46:	d877      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b48:	2b50      	cmp	r3, #80	; 0x50
 8007b4a:	d03c      	beq.n	8007bc6 <HAL_TIM_ConfigClockSource+0xfa>
 8007b4c:	2b50      	cmp	r3, #80	; 0x50
 8007b4e:	d873      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b50:	2b40      	cmp	r3, #64	; 0x40
 8007b52:	d058      	beq.n	8007c06 <HAL_TIM_ConfigClockSource+0x13a>
 8007b54:	2b40      	cmp	r3, #64	; 0x40
 8007b56:	d86f      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b58:	2b30      	cmp	r3, #48	; 0x30
 8007b5a:	d064      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b5c:	2b30      	cmp	r3, #48	; 0x30
 8007b5e:	d86b      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b60:	2b20      	cmp	r3, #32
 8007b62:	d060      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b64:	2b20      	cmp	r3, #32
 8007b66:	d867      	bhi.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d05c      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b6c:	2b10      	cmp	r3, #16
 8007b6e:	d05a      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0x15a>
 8007b70:	e062      	b.n	8007c38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6818      	ldr	r0, [r3, #0]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	6899      	ldr	r1, [r3, #8]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	685a      	ldr	r2, [r3, #4]
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	f000 fc7d 	bl	8008480 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007b94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	609a      	str	r2, [r3, #8]
      break;
 8007b9e:	e04f      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6818      	ldr	r0, [r3, #0]
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	6899      	ldr	r1, [r3, #8]
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	f000 fc66 	bl	8008480 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689a      	ldr	r2, [r3, #8]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007bc2:	609a      	str	r2, [r3, #8]
      break;
 8007bc4:	e03c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	6859      	ldr	r1, [r3, #4]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f000 fb24 	bl	8008220 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2150      	movs	r1, #80	; 0x50
 8007bde:	4618      	mov	r0, r3
 8007be0:	f000 fc33 	bl	800844a <TIM_ITRx_SetConfig>
      break;
 8007be4:	e02c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6818      	ldr	r0, [r3, #0]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	6859      	ldr	r1, [r3, #4]
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	f000 fb80 	bl	80082f8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2160      	movs	r1, #96	; 0x60
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f000 fc23 	bl	800844a <TIM_ITRx_SetConfig>
      break;
 8007c04:	e01c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6818      	ldr	r0, [r3, #0]
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	6859      	ldr	r1, [r3, #4]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	461a      	mov	r2, r3
 8007c14:	f000 fb04 	bl	8008220 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	2140      	movs	r1, #64	; 0x40
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f000 fc13 	bl	800844a <TIM_ITRx_SetConfig>
      break;
 8007c24:	e00c      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4619      	mov	r1, r3
 8007c30:	4610      	mov	r0, r2
 8007c32:	f000 fc0a 	bl	800844a <TIM_ITRx_SetConfig>
      break;
 8007c36:	e003      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c3c:	e000      	b.n	8007c40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007c3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3710      	adds	r7, #16
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b083      	sub	sp, #12
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c62:	bf00      	nop
 8007c64:	370c      	adds	r7, #12
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr

08007c6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b083      	sub	sp, #12
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007c76:	bf00      	nop
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007c82:	b480      	push	{r7}
 8007c84:	b083      	sub	sp, #12
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c8a:	bf00      	nop
 8007c8c:	370c      	adds	r7, #12
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
	...

08007c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4a40      	ldr	r2, [pc, #256]	; (8007dac <TIM_Base_SetConfig+0x114>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d013      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cb6:	d00f      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a3d      	ldr	r2, [pc, #244]	; (8007db0 <TIM_Base_SetConfig+0x118>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d00b      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a3c      	ldr	r2, [pc, #240]	; (8007db4 <TIM_Base_SetConfig+0x11c>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d007      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a3b      	ldr	r2, [pc, #236]	; (8007db8 <TIM_Base_SetConfig+0x120>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d003      	beq.n	8007cd8 <TIM_Base_SetConfig+0x40>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a3a      	ldr	r2, [pc, #232]	; (8007dbc <TIM_Base_SetConfig+0x124>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d108      	bne.n	8007cea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	4a2f      	ldr	r2, [pc, #188]	; (8007dac <TIM_Base_SetConfig+0x114>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d02b      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cf8:	d027      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	4a2c      	ldr	r2, [pc, #176]	; (8007db0 <TIM_Base_SetConfig+0x118>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d023      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	4a2b      	ldr	r2, [pc, #172]	; (8007db4 <TIM_Base_SetConfig+0x11c>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d01f      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4a2a      	ldr	r2, [pc, #168]	; (8007db8 <TIM_Base_SetConfig+0x120>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d01b      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a29      	ldr	r2, [pc, #164]	; (8007dbc <TIM_Base_SetConfig+0x124>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d017      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a28      	ldr	r2, [pc, #160]	; (8007dc0 <TIM_Base_SetConfig+0x128>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d013      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a27      	ldr	r2, [pc, #156]	; (8007dc4 <TIM_Base_SetConfig+0x12c>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d00f      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a26      	ldr	r2, [pc, #152]	; (8007dc8 <TIM_Base_SetConfig+0x130>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d00b      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a25      	ldr	r2, [pc, #148]	; (8007dcc <TIM_Base_SetConfig+0x134>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d007      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a24      	ldr	r2, [pc, #144]	; (8007dd0 <TIM_Base_SetConfig+0x138>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d003      	beq.n	8007d4a <TIM_Base_SetConfig+0xb2>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a23      	ldr	r2, [pc, #140]	; (8007dd4 <TIM_Base_SetConfig+0x13c>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d108      	bne.n	8007d5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	695b      	ldr	r3, [r3, #20]
 8007d66:	4313      	orrs	r3, r2
 8007d68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	689a      	ldr	r2, [r3, #8]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4a0a      	ldr	r2, [pc, #40]	; (8007dac <TIM_Base_SetConfig+0x114>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d003      	beq.n	8007d90 <TIM_Base_SetConfig+0xf8>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a0c      	ldr	r2, [pc, #48]	; (8007dbc <TIM_Base_SetConfig+0x124>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d103      	bne.n	8007d98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	691a      	ldr	r2, [r3, #16]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	615a      	str	r2, [r3, #20]
}
 8007d9e:	bf00      	nop
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	40010000 	.word	0x40010000
 8007db0:	40000400 	.word	0x40000400
 8007db4:	40000800 	.word	0x40000800
 8007db8:	40000c00 	.word	0x40000c00
 8007dbc:	40010400 	.word	0x40010400
 8007dc0:	40014000 	.word	0x40014000
 8007dc4:	40014400 	.word	0x40014400
 8007dc8:	40014800 	.word	0x40014800
 8007dcc:	40001800 	.word	0x40001800
 8007dd0:	40001c00 	.word	0x40001c00
 8007dd4:	40002000 	.word	0x40002000

08007dd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b087      	sub	sp, #28
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	f023 0201 	bic.w	r2, r3, #1
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	699b      	ldr	r3, [r3, #24]
 8007dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f023 0303 	bic.w	r3, r3, #3
 8007e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f023 0302 	bic.w	r3, r3, #2
 8007e20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	697a      	ldr	r2, [r7, #20]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4a20      	ldr	r2, [pc, #128]	; (8007eb0 <TIM_OC1_SetConfig+0xd8>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d003      	beq.n	8007e3c <TIM_OC1_SetConfig+0x64>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	4a1f      	ldr	r2, [pc, #124]	; (8007eb4 <TIM_OC1_SetConfig+0xdc>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d10c      	bne.n	8007e56 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	f023 0308 	bic.w	r3, r3, #8
 8007e42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	697a      	ldr	r2, [r7, #20]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	f023 0304 	bic.w	r3, r3, #4
 8007e54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a15      	ldr	r2, [pc, #84]	; (8007eb0 <TIM_OC1_SetConfig+0xd8>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d003      	beq.n	8007e66 <TIM_OC1_SetConfig+0x8e>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4a14      	ldr	r2, [pc, #80]	; (8007eb4 <TIM_OC1_SetConfig+0xdc>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d111      	bne.n	8007e8a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	695b      	ldr	r3, [r3, #20]
 8007e7a:	693a      	ldr	r2, [r7, #16]
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	699b      	ldr	r3, [r3, #24]
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	693a      	ldr	r2, [r7, #16]
 8007e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	685a      	ldr	r2, [r3, #4]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	621a      	str	r2, [r3, #32]
}
 8007ea4:	bf00      	nop
 8007ea6:	371c      	adds	r7, #28
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr
 8007eb0:	40010000 	.word	0x40010000
 8007eb4:	40010400 	.word	0x40010400

08007eb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b087      	sub	sp, #28
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	f023 0210 	bic.w	r2, r3, #16
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a1b      	ldr	r3, [r3, #32]
 8007ed2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	021b      	lsls	r3, r3, #8
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	f023 0320 	bic.w	r3, r3, #32
 8007f02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	011b      	lsls	r3, r3, #4
 8007f0a:	697a      	ldr	r2, [r7, #20]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a22      	ldr	r2, [pc, #136]	; (8007f9c <TIM_OC2_SetConfig+0xe4>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d003      	beq.n	8007f20 <TIM_OC2_SetConfig+0x68>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a21      	ldr	r2, [pc, #132]	; (8007fa0 <TIM_OC2_SetConfig+0xe8>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d10d      	bne.n	8007f3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	011b      	lsls	r3, r3, #4
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	4a17      	ldr	r2, [pc, #92]	; (8007f9c <TIM_OC2_SetConfig+0xe4>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d003      	beq.n	8007f4c <TIM_OC2_SetConfig+0x94>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	4a16      	ldr	r2, [pc, #88]	; (8007fa0 <TIM_OC2_SetConfig+0xe8>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d113      	bne.n	8007f74 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	695b      	ldr	r3, [r3, #20]
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	693a      	ldr	r2, [r7, #16]
 8007f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685a      	ldr	r2, [r3, #4]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	621a      	str	r2, [r3, #32]
}
 8007f8e:	bf00      	nop
 8007f90:	371c      	adds	r7, #28
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	40010000 	.word	0x40010000
 8007fa0:	40010400 	.word	0x40010400

08007fa4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6a1b      	ldr	r3, [r3, #32]
 8007fbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f023 0303 	bic.w	r3, r3, #3
 8007fda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007fec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	021b      	lsls	r3, r3, #8
 8007ff4:	697a      	ldr	r2, [r7, #20]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a21      	ldr	r2, [pc, #132]	; (8008084 <TIM_OC3_SetConfig+0xe0>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d003      	beq.n	800800a <TIM_OC3_SetConfig+0x66>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a20      	ldr	r2, [pc, #128]	; (8008088 <TIM_OC3_SetConfig+0xe4>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d10d      	bne.n	8008026 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008010:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	021b      	lsls	r3, r3, #8
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	4313      	orrs	r3, r2
 800801c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a16      	ldr	r2, [pc, #88]	; (8008084 <TIM_OC3_SetConfig+0xe0>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d003      	beq.n	8008036 <TIM_OC3_SetConfig+0x92>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	4a15      	ldr	r2, [pc, #84]	; (8008088 <TIM_OC3_SetConfig+0xe4>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d113      	bne.n	800805e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800803c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008044:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	695b      	ldr	r3, [r3, #20]
 800804a:	011b      	lsls	r3, r3, #4
 800804c:	693a      	ldr	r2, [r7, #16]
 800804e:	4313      	orrs	r3, r2
 8008050:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	011b      	lsls	r3, r3, #4
 8008058:	693a      	ldr	r2, [r7, #16]
 800805a:	4313      	orrs	r3, r2
 800805c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	697a      	ldr	r2, [r7, #20]
 8008076:	621a      	str	r2, [r3, #32]
}
 8008078:	bf00      	nop
 800807a:	371c      	adds	r7, #28
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr
 8008084:	40010000 	.word	0x40010000
 8008088:	40010400 	.word	0x40010400

0800808c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	021b      	lsls	r3, r3, #8
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	031b      	lsls	r3, r3, #12
 80080de:	693a      	ldr	r2, [r7, #16]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	4a12      	ldr	r2, [pc, #72]	; (8008130 <TIM_OC4_SetConfig+0xa4>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d003      	beq.n	80080f4 <TIM_OC4_SetConfig+0x68>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	4a11      	ldr	r2, [pc, #68]	; (8008134 <TIM_OC4_SetConfig+0xa8>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d109      	bne.n	8008108 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	695b      	ldr	r3, [r3, #20]
 8008100:	019b      	lsls	r3, r3, #6
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	4313      	orrs	r3, r2
 8008106:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	685a      	ldr	r2, [r3, #4]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	693a      	ldr	r2, [r7, #16]
 8008120:	621a      	str	r2, [r3, #32]
}
 8008122:	bf00      	nop
 8008124:	371c      	adds	r7, #28
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr
 800812e:	bf00      	nop
 8008130:	40010000 	.word	0x40010000
 8008134:	40010400 	.word	0x40010400

08008138 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008138:	b480      	push	{r7}
 800813a:	b087      	sub	sp, #28
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	607a      	str	r2, [r7, #4]
 8008144:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6a1b      	ldr	r3, [r3, #32]
 800814a:	f023 0201 	bic.w	r2, r3, #1
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	699b      	ldr	r3, [r3, #24]
 8008156:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a1b      	ldr	r3, [r3, #32]
 800815c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	4a28      	ldr	r2, [pc, #160]	; (8008204 <TIM_TI1_SetConfig+0xcc>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d01b      	beq.n	800819e <TIM_TI1_SetConfig+0x66>
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800816c:	d017      	beq.n	800819e <TIM_TI1_SetConfig+0x66>
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	4a25      	ldr	r2, [pc, #148]	; (8008208 <TIM_TI1_SetConfig+0xd0>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d013      	beq.n	800819e <TIM_TI1_SetConfig+0x66>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	4a24      	ldr	r2, [pc, #144]	; (800820c <TIM_TI1_SetConfig+0xd4>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d00f      	beq.n	800819e <TIM_TI1_SetConfig+0x66>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	4a23      	ldr	r2, [pc, #140]	; (8008210 <TIM_TI1_SetConfig+0xd8>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d00b      	beq.n	800819e <TIM_TI1_SetConfig+0x66>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	4a22      	ldr	r2, [pc, #136]	; (8008214 <TIM_TI1_SetConfig+0xdc>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d007      	beq.n	800819e <TIM_TI1_SetConfig+0x66>
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	4a21      	ldr	r2, [pc, #132]	; (8008218 <TIM_TI1_SetConfig+0xe0>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d003      	beq.n	800819e <TIM_TI1_SetConfig+0x66>
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	4a20      	ldr	r2, [pc, #128]	; (800821c <TIM_TI1_SetConfig+0xe4>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d101      	bne.n	80081a2 <TIM_TI1_SetConfig+0x6a>
 800819e:	2301      	movs	r3, #1
 80081a0:	e000      	b.n	80081a4 <TIM_TI1_SetConfig+0x6c>
 80081a2:	2300      	movs	r3, #0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d008      	beq.n	80081ba <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	f023 0303 	bic.w	r3, r3, #3
 80081ae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80081b0:	697a      	ldr	r2, [r7, #20]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	617b      	str	r3, [r7, #20]
 80081b8:	e003      	b.n	80081c2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f043 0301 	orr.w	r3, r3, #1
 80081c0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80081c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	011b      	lsls	r3, r3, #4
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	697a      	ldr	r2, [r7, #20]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	f023 030a 	bic.w	r3, r3, #10
 80081dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	f003 030a 	and.w	r3, r3, #10
 80081e4:	693a      	ldr	r2, [r7, #16]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	693a      	ldr	r2, [r7, #16]
 80081f4:	621a      	str	r2, [r3, #32]
}
 80081f6:	bf00      	nop
 80081f8:	371c      	adds	r7, #28
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	40010000 	.word	0x40010000
 8008208:	40000400 	.word	0x40000400
 800820c:	40000800 	.word	0x40000800
 8008210:	40000c00 	.word	0x40000c00
 8008214:	40010400 	.word	0x40010400
 8008218:	40014000 	.word	0x40014000
 800821c:	40001800 	.word	0x40001800

08008220 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008220:	b480      	push	{r7}
 8008222:	b087      	sub	sp, #28
 8008224:	af00      	add	r7, sp, #0
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6a1b      	ldr	r3, [r3, #32]
 8008230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	f023 0201 	bic.w	r2, r3, #1
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	699b      	ldr	r3, [r3, #24]
 8008242:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800824a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	011b      	lsls	r3, r3, #4
 8008250:	693a      	ldr	r2, [r7, #16]
 8008252:	4313      	orrs	r3, r2
 8008254:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	f023 030a 	bic.w	r3, r3, #10
 800825c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	4313      	orrs	r3, r2
 8008264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	693a      	ldr	r2, [r7, #16]
 800826a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	697a      	ldr	r2, [r7, #20]
 8008270:	621a      	str	r2, [r3, #32]
}
 8008272:	bf00      	nop
 8008274:	371c      	adds	r7, #28
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800827e:	b480      	push	{r7}
 8008280:	b087      	sub	sp, #28
 8008282:	af00      	add	r7, sp, #0
 8008284:	60f8      	str	r0, [r7, #12]
 8008286:	60b9      	str	r1, [r7, #8]
 8008288:	607a      	str	r2, [r7, #4]
 800828a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	f023 0210 	bic.w	r2, r3, #16
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	021b      	lsls	r3, r3, #8
 80082b0:	697a      	ldr	r2, [r7, #20]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80082bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	031b      	lsls	r3, r3, #12
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	697a      	ldr	r2, [r7, #20]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80082d0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	011b      	lsls	r3, r3, #4
 80082d6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80082da:	693a      	ldr	r2, [r7, #16]
 80082dc:	4313      	orrs	r3, r2
 80082de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	697a      	ldr	r2, [r7, #20]
 80082e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	693a      	ldr	r2, [r7, #16]
 80082ea:	621a      	str	r2, [r3, #32]
}
 80082ec:	bf00      	nop
 80082ee:	371c      	adds	r7, #28
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b087      	sub	sp, #28
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6a1b      	ldr	r3, [r3, #32]
 8008308:	f023 0210 	bic.w	r2, r3, #16
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	699b      	ldr	r3, [r3, #24]
 8008314:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008322:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	031b      	lsls	r3, r3, #12
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008334:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	011b      	lsls	r3, r3, #4
 800833a:	693a      	ldr	r2, [r7, #16]
 800833c:	4313      	orrs	r3, r2
 800833e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	693a      	ldr	r2, [r7, #16]
 800834a:	621a      	str	r2, [r3, #32]
}
 800834c:	bf00      	nop
 800834e:	371c      	adds	r7, #28
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008358:	b480      	push	{r7}
 800835a:	b087      	sub	sp, #28
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
 8008364:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6a1b      	ldr	r3, [r3, #32]
 800836a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	69db      	ldr	r3, [r3, #28]
 8008376:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6a1b      	ldr	r3, [r3, #32]
 800837c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	f023 0303 	bic.w	r3, r3, #3
 8008384:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	4313      	orrs	r3, r2
 800838c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008394:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	011b      	lsls	r3, r3, #4
 800839a:	b2db      	uxtb	r3, r3
 800839c:	697a      	ldr	r2, [r7, #20]
 800839e:	4313      	orrs	r3, r2
 80083a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80083a8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	021b      	lsls	r3, r3, #8
 80083ae:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	697a      	ldr	r2, [r7, #20]
 80083bc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	693a      	ldr	r2, [r7, #16]
 80083c2:	621a      	str	r2, [r3, #32]
}
 80083c4:	bf00      	nop
 80083c6:	371c      	adds	r7, #28
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
 80083dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6a1b      	ldr	r3, [r3, #32]
 80083e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	69db      	ldr	r3, [r3, #28]
 80083ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6a1b      	ldr	r3, [r3, #32]
 80083f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	021b      	lsls	r3, r3, #8
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	4313      	orrs	r3, r2
 8008406:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800840e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	031b      	lsls	r3, r3, #12
 8008414:	b29b      	uxth	r3, r3
 8008416:	697a      	ldr	r2, [r7, #20]
 8008418:	4313      	orrs	r3, r2
 800841a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008422:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	031b      	lsls	r3, r3, #12
 8008428:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800842c:	693a      	ldr	r2, [r7, #16]
 800842e:	4313      	orrs	r3, r2
 8008430:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	621a      	str	r2, [r3, #32]
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr

0800844a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800844a:	b480      	push	{r7}
 800844c:	b085      	sub	sp, #20
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
 8008452:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008460:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008462:	683a      	ldr	r2, [r7, #0]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	4313      	orrs	r3, r2
 8008468:	f043 0307 	orr.w	r3, r3, #7
 800846c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	609a      	str	r2, [r3, #8]
}
 8008474:	bf00      	nop
 8008476:	3714      	adds	r7, #20
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008480:	b480      	push	{r7}
 8008482:	b087      	sub	sp, #28
 8008484:	af00      	add	r7, sp, #0
 8008486:	60f8      	str	r0, [r7, #12]
 8008488:	60b9      	str	r1, [r7, #8]
 800848a:	607a      	str	r2, [r7, #4]
 800848c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800849a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	021a      	lsls	r2, r3, #8
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	431a      	orrs	r2, r3
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	697a      	ldr	r2, [r7, #20]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	609a      	str	r2, [r3, #8]
}
 80084b4:	bf00      	nop
 80084b6:	371c      	adds	r7, #28
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b087      	sub	sp, #28
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	60f8      	str	r0, [r7, #12]
 80084c8:	60b9      	str	r1, [r7, #8]
 80084ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	f003 031f 	and.w	r3, r3, #31
 80084d2:	2201      	movs	r2, #1
 80084d4:	fa02 f303 	lsl.w	r3, r2, r3
 80084d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6a1a      	ldr	r2, [r3, #32]
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	43db      	mvns	r3, r3
 80084e2:	401a      	ands	r2, r3
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6a1a      	ldr	r2, [r3, #32]
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	f003 031f 	and.w	r3, r3, #31
 80084f2:	6879      	ldr	r1, [r7, #4]
 80084f4:	fa01 f303 	lsl.w	r3, r1, r3
 80084f8:	431a      	orrs	r2, r3
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	621a      	str	r2, [r3, #32]
}
 80084fe:	bf00      	nop
 8008500:	371c      	adds	r7, #28
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr
	...

0800850c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800851c:	2b01      	cmp	r3, #1
 800851e:	d101      	bne.n	8008524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008520:	2302      	movs	r3, #2
 8008522:	e05a      	b.n	80085da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800854a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	68fa      	ldr	r2, [r7, #12]
 8008552:	4313      	orrs	r3, r2
 8008554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	68fa      	ldr	r2, [r7, #12]
 800855c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a21      	ldr	r2, [pc, #132]	; (80085e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d022      	beq.n	80085ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008570:	d01d      	beq.n	80085ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a1d      	ldr	r2, [pc, #116]	; (80085ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d018      	beq.n	80085ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a1b      	ldr	r2, [pc, #108]	; (80085f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d013      	beq.n	80085ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a1a      	ldr	r2, [pc, #104]	; (80085f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d00e      	beq.n	80085ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a18      	ldr	r2, [pc, #96]	; (80085f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d009      	beq.n	80085ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a17      	ldr	r2, [pc, #92]	; (80085fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d004      	beq.n	80085ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a15      	ldr	r2, [pc, #84]	; (8008600 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d10c      	bne.n	80085c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	4313      	orrs	r3, r2
 80085be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	68ba      	ldr	r2, [r7, #8]
 80085c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3714      	adds	r7, #20
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	40010000 	.word	0x40010000
 80085ec:	40000400 	.word	0x40000400
 80085f0:	40000800 	.word	0x40000800
 80085f4:	40000c00 	.word	0x40000c00
 80085f8:	40010400 	.word	0x40010400
 80085fc:	40014000 	.word	0x40014000
 8008600:	40001800 	.word	0x40001800

08008604 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008604:	b480      	push	{r7}
 8008606:	b085      	sub	sp, #20
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800860e:	2300      	movs	r3, #0
 8008610:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008618:	2b01      	cmp	r3, #1
 800861a:	d101      	bne.n	8008620 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800861c:	2302      	movs	r3, #2
 800861e:	e03d      	b.n	800869c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	68db      	ldr	r3, [r3, #12]
 8008632:	4313      	orrs	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	4313      	orrs	r3, r2
 8008642:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	4313      	orrs	r3, r2
 8008650:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4313      	orrs	r3, r2
 800865e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	691b      	ldr	r3, [r3, #16]
 800866a:	4313      	orrs	r3, r2
 800866c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	695b      	ldr	r3, [r3, #20]
 8008678:	4313      	orrs	r3, r2
 800867a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	69db      	ldr	r3, [r3, #28]
 8008686:	4313      	orrs	r3, r2
 8008688:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3714      	adds	r7, #20
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr

080086bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d101      	bne.n	80086e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e03f      	b.n	8008762 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d106      	bne.n	80086fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7f9 fe3c 	bl	8002374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2224      	movs	r2, #36	; 0x24
 8008700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	68da      	ldr	r2, [r3, #12]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008712:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f000 ffc9 	bl	80096ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	691a      	ldr	r2, [r3, #16]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008728:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	695a      	ldr	r2, [r3, #20]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008738:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68da      	ldr	r2, [r3, #12]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008748:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2220      	movs	r2, #32
 8008754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2220      	movs	r2, #32
 800875c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3708      	adds	r7, #8
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
	...

0800876c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b08c      	sub	sp, #48	; 0x30
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	4613      	mov	r3, r2
 8008778:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008780:	b2db      	uxtb	r3, r3
 8008782:	2b20      	cmp	r3, #32
 8008784:	d165      	bne.n	8008852 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d002      	beq.n	8008792 <HAL_UART_Transmit_DMA+0x26>
 800878c:	88fb      	ldrh	r3, [r7, #6]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d101      	bne.n	8008796 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	e05e      	b.n	8008854 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800879c:	2b01      	cmp	r3, #1
 800879e:	d101      	bne.n	80087a4 <HAL_UART_Transmit_DMA+0x38>
 80087a0:	2302      	movs	r3, #2
 80087a2:	e057      	b.n	8008854 <HAL_UART_Transmit_DMA+0xe8>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	88fa      	ldrh	r2, [r7, #6]
 80087b6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	88fa      	ldrh	r2, [r7, #6]
 80087bc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2221      	movs	r2, #33	; 0x21
 80087c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087d0:	4a22      	ldr	r2, [pc, #136]	; (800885c <HAL_UART_Transmit_DMA+0xf0>)
 80087d2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087d8:	4a21      	ldr	r2, [pc, #132]	; (8008860 <HAL_UART_Transmit_DMA+0xf4>)
 80087da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e0:	4a20      	ldr	r2, [pc, #128]	; (8008864 <HAL_UART_Transmit_DMA+0xf8>)
 80087e2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e8:	2200      	movs	r2, #0
 80087ea:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80087ec:	f107 0308 	add.w	r3, r7, #8
 80087f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80087f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f8:	6819      	ldr	r1, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	3304      	adds	r3, #4
 8008800:	461a      	mov	r2, r3
 8008802:	88fb      	ldrh	r3, [r7, #6]
 8008804:	f7fc f938 	bl	8004a78 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008810:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2200      	movs	r2, #0
 8008816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	3314      	adds	r3, #20
 8008820:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	e853 3f00 	ldrex	r3, [r3]
 8008828:	617b      	str	r3, [r7, #20]
   return(result);
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008830:	62bb      	str	r3, [r7, #40]	; 0x28
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	3314      	adds	r3, #20
 8008838:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800883a:	627a      	str	r2, [r7, #36]	; 0x24
 800883c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800883e:	6a39      	ldr	r1, [r7, #32]
 8008840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008842:	e841 2300 	strex	r3, r2, [r1]
 8008846:	61fb      	str	r3, [r7, #28]
   return(result);
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d1e5      	bne.n	800881a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800884e:	2300      	movs	r3, #0
 8008850:	e000      	b.n	8008854 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008852:	2302      	movs	r3, #2
  }
}
 8008854:	4618      	mov	r0, r3
 8008856:	3730      	adds	r7, #48	; 0x30
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}
 800885c:	08008f4d 	.word	0x08008f4d
 8008860:	08008fe7 	.word	0x08008fe7
 8008864:	0800915f 	.word	0x0800915f

08008868 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	4613      	mov	r3, r2
 8008874:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800887c:	b2db      	uxtb	r3, r3
 800887e:	2b20      	cmp	r3, #32
 8008880:	d11d      	bne.n	80088be <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d002      	beq.n	800888e <HAL_UART_Receive_DMA+0x26>
 8008888:	88fb      	ldrh	r3, [r7, #6]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d101      	bne.n	8008892 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800888e:	2301      	movs	r3, #1
 8008890:	e016      	b.n	80088c0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008898:	2b01      	cmp	r3, #1
 800889a:	d101      	bne.n	80088a0 <HAL_UART_Receive_DMA+0x38>
 800889c:	2302      	movs	r3, #2
 800889e:	e00f      	b.n	80088c0 <HAL_UART_Receive_DMA+0x58>
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2201      	movs	r2, #1
 80088a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2200      	movs	r2, #0
 80088ac:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80088ae:	88fb      	ldrh	r3, [r7, #6]
 80088b0:	461a      	mov	r2, r3
 80088b2:	68b9      	ldr	r1, [r7, #8]
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 fc9d 	bl	80091f4 <UART_Start_Receive_DMA>
 80088ba:	4603      	mov	r3, r0
 80088bc:	e000      	b.n	80088c0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80088be:	2302      	movs	r3, #2
  }
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3710      	adds	r7, #16
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b090      	sub	sp, #64	; 0x40
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80088d0:	2300      	movs	r3, #0
 80088d2:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088de:	2b80      	cmp	r3, #128	; 0x80
 80088e0:	bf0c      	ite	eq
 80088e2:	2301      	moveq	r3, #1
 80088e4:	2300      	movne	r3, #0
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	2b21      	cmp	r3, #33	; 0x21
 80088f4:	d128      	bne.n	8008948 <HAL_UART_DMAStop+0x80>
 80088f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d025      	beq.n	8008948 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	3314      	adds	r3, #20
 8008902:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008906:	e853 3f00 	ldrex	r3, [r3]
 800890a:	623b      	str	r3, [r7, #32]
   return(result);
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008912:	63bb      	str	r3, [r7, #56]	; 0x38
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	3314      	adds	r3, #20
 800891a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800891c:	633a      	str	r2, [r7, #48]	; 0x30
 800891e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008920:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008922:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008924:	e841 2300 	strex	r3, r2, [r1]
 8008928:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800892a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1e5      	bne.n	80088fc <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008934:	2b00      	cmp	r3, #0
 8008936:	d004      	beq.n	8008942 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800893c:	4618      	mov	r0, r3
 800893e:	f7fc f8f3 	bl	8004b28 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 fcf0 	bl	8009328 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008952:	2b40      	cmp	r3, #64	; 0x40
 8008954:	bf0c      	ite	eq
 8008956:	2301      	moveq	r3, #1
 8008958:	2300      	movne	r3, #0
 800895a:	b2db      	uxtb	r3, r3
 800895c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008964:	b2db      	uxtb	r3, r3
 8008966:	2b22      	cmp	r3, #34	; 0x22
 8008968:	d128      	bne.n	80089bc <HAL_UART_DMAStop+0xf4>
 800896a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800896c:	2b00      	cmp	r3, #0
 800896e:	d025      	beq.n	80089bc <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	3314      	adds	r3, #20
 8008976:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	e853 3f00 	ldrex	r3, [r3]
 800897e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008986:	637b      	str	r3, [r7, #52]	; 0x34
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	3314      	adds	r3, #20
 800898e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008990:	61fa      	str	r2, [r7, #28]
 8008992:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008994:	69b9      	ldr	r1, [r7, #24]
 8008996:	69fa      	ldr	r2, [r7, #28]
 8008998:	e841 2300 	strex	r3, r2, [r1]
 800899c:	617b      	str	r3, [r7, #20]
   return(result);
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1e5      	bne.n	8008970 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d004      	beq.n	80089b6 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b0:	4618      	mov	r0, r3
 80089b2:	f7fc f8b9 	bl	8004b28 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fcde 	bl	8009378 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80089bc:	2300      	movs	r3, #0
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3740      	adds	r7, #64	; 0x40
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}
	...

080089c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b0ba      	sub	sp, #232	; 0xe8
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	695b      	ldr	r3, [r3, #20]
 80089ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80089ee:	2300      	movs	r3, #0
 80089f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80089f4:	2300      	movs	r3, #0
 80089f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80089fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089fe:	f003 030f 	and.w	r3, r3, #15
 8008a02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008a06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d10f      	bne.n	8008a2e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a12:	f003 0320 	and.w	r3, r3, #32
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d009      	beq.n	8008a2e <HAL_UART_IRQHandler+0x66>
 8008a1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a1e:	f003 0320 	and.w	r3, r3, #32
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d003      	beq.n	8008a2e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 fd85 	bl	8009536 <UART_Receive_IT>
      return;
 8008a2c:	e256      	b.n	8008edc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008a2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 80de 	beq.w	8008bf4 <HAL_UART_IRQHandler+0x22c>
 8008a38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a3c:	f003 0301 	and.w	r3, r3, #1
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d106      	bne.n	8008a52 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a48:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	f000 80d1 	beq.w	8008bf4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a56:	f003 0301 	and.w	r3, r3, #1
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00b      	beq.n	8008a76 <HAL_UART_IRQHandler+0xae>
 8008a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d005      	beq.n	8008a76 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a6e:	f043 0201 	orr.w	r2, r3, #1
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a7a:	f003 0304 	and.w	r3, r3, #4
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00b      	beq.n	8008a9a <HAL_UART_IRQHandler+0xd2>
 8008a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a86:	f003 0301 	and.w	r3, r3, #1
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d005      	beq.n	8008a9a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a92:	f043 0202 	orr.w	r2, r3, #2
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a9e:	f003 0302 	and.w	r3, r3, #2
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d00b      	beq.n	8008abe <HAL_UART_IRQHandler+0xf6>
 8008aa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008aaa:	f003 0301 	and.w	r3, r3, #1
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d005      	beq.n	8008abe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ab6:	f043 0204 	orr.w	r2, r3, #4
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ac2:	f003 0308 	and.w	r3, r3, #8
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d011      	beq.n	8008aee <HAL_UART_IRQHandler+0x126>
 8008aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ace:	f003 0320 	and.w	r3, r3, #32
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d105      	bne.n	8008ae2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d005      	beq.n	8008aee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ae6:	f043 0208 	orr.w	r2, r3, #8
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	f000 81ed 	beq.w	8008ed2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008afc:	f003 0320 	and.w	r3, r3, #32
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d008      	beq.n	8008b16 <HAL_UART_IRQHandler+0x14e>
 8008b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b08:	f003 0320 	and.w	r3, r3, #32
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d002      	beq.n	8008b16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fd10 	bl	8009536 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	695b      	ldr	r3, [r3, #20]
 8008b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b20:	2b40      	cmp	r3, #64	; 0x40
 8008b22:	bf0c      	ite	eq
 8008b24:	2301      	moveq	r3, #1
 8008b26:	2300      	movne	r3, #0
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b32:	f003 0308 	and.w	r3, r3, #8
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d103      	bne.n	8008b42 <HAL_UART_IRQHandler+0x17a>
 8008b3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d04f      	beq.n	8008be2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fc18 	bl	8009378 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	695b      	ldr	r3, [r3, #20]
 8008b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b52:	2b40      	cmp	r3, #64	; 0x40
 8008b54:	d141      	bne.n	8008bda <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	3314      	adds	r3, #20
 8008b5c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008b64:	e853 3f00 	ldrex	r3, [r3]
 8008b68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008b6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008b70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	3314      	adds	r3, #20
 8008b7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008b82:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008b86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008b8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008b92:	e841 2300 	strex	r3, r2, [r1]
 8008b96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008b9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d1d9      	bne.n	8008b56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d013      	beq.n	8008bd2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bae:	4a7d      	ldr	r2, [pc, #500]	; (8008da4 <HAL_UART_IRQHandler+0x3dc>)
 8008bb0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7fc f826 	bl	8004c08 <HAL_DMA_Abort_IT>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d016      	beq.n	8008bf0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008bcc:	4610      	mov	r0, r2
 8008bce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd0:	e00e      	b.n	8008bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f9a4 	bl	8008f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd8:	e00a      	b.n	8008bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 f9a0 	bl	8008f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008be0:	e006      	b.n	8008bf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f99c 	bl	8008f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008bee:	e170      	b.n	8008ed2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bf0:	bf00      	nop
    return;
 8008bf2:	e16e      	b.n	8008ed2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	f040 814a 	bne.w	8008e92 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c02:	f003 0310 	and.w	r3, r3, #16
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	f000 8143 	beq.w	8008e92 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c10:	f003 0310 	and.w	r3, r3, #16
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f000 813c 	beq.w	8008e92 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	60bb      	str	r3, [r7, #8]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	60bb      	str	r3, [r7, #8]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	60bb      	str	r3, [r7, #8]
 8008c2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	695b      	ldr	r3, [r3, #20]
 8008c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c3a:	2b40      	cmp	r3, #64	; 0x40
 8008c3c:	f040 80b4 	bne.w	8008da8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f000 8140 	beq.w	8008ed6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	f080 8139 	bcs.w	8008ed6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008c6a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c70:	69db      	ldr	r3, [r3, #28]
 8008c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c76:	f000 8088 	beq.w	8008d8a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	330c      	adds	r3, #12
 8008c80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008c88:	e853 3f00 	ldrex	r3, [r3]
 8008c8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008c90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	330c      	adds	r3, #12
 8008ca2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008ca6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008caa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008cb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1d9      	bne.n	8008c7a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	3314      	adds	r3, #20
 8008ccc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008cd0:	e853 3f00 	ldrex	r3, [r3]
 8008cd4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008cd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008cd8:	f023 0301 	bic.w	r3, r3, #1
 8008cdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	3314      	adds	r3, #20
 8008ce6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008cea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008cee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008cf2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008cf6:	e841 2300 	strex	r3, r2, [r1]
 8008cfa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008cfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1e1      	bne.n	8008cc6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3314      	adds	r3, #20
 8008d08:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008d0c:	e853 3f00 	ldrex	r3, [r3]
 8008d10:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008d12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	3314      	adds	r3, #20
 8008d22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008d26:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008d28:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008d2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008d2e:	e841 2300 	strex	r3, r2, [r1]
 8008d32:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008d34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d1e3      	bne.n	8008d02 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2220      	movs	r2, #32
 8008d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	330c      	adds	r3, #12
 8008d4e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d52:	e853 3f00 	ldrex	r3, [r3]
 8008d56:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008d58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d5a:	f023 0310 	bic.w	r3, r3, #16
 8008d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	330c      	adds	r3, #12
 8008d68:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008d6c:	65ba      	str	r2, [r7, #88]	; 0x58
 8008d6e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d70:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008d72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008d74:	e841 2300 	strex	r3, r2, [r1]
 8008d78:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d1e3      	bne.n	8008d48 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7fb fecf 	bl	8004b28 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	1ad3      	subs	r3, r2, r3
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	4619      	mov	r1, r3
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 f8ca 	bl	8008f34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008da0:	e099      	b.n	8008ed6 <HAL_UART_IRQHandler+0x50e>
 8008da2:	bf00      	nop
 8008da4:	0800943f 	.word	0x0800943f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	1ad3      	subs	r3, r2, r3
 8008db4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	f000 808b 	beq.w	8008eda <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008dc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f000 8086 	beq.w	8008eda <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	330c      	adds	r3, #12
 8008dd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd8:	e853 3f00 	ldrex	r3, [r3]
 8008ddc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008de0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008de4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	330c      	adds	r3, #12
 8008dee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008df2:	647a      	str	r2, [r7, #68]	; 0x44
 8008df4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008df8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008dfa:	e841 2300 	strex	r3, r2, [r1]
 8008dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008e00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1e3      	bne.n	8008dce <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	3314      	adds	r3, #20
 8008e0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e10:	e853 3f00 	ldrex	r3, [r3]
 8008e14:	623b      	str	r3, [r7, #32]
   return(result);
 8008e16:	6a3b      	ldr	r3, [r7, #32]
 8008e18:	f023 0301 	bic.w	r3, r3, #1
 8008e1c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	3314      	adds	r3, #20
 8008e26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008e2a:	633a      	str	r2, [r7, #48]	; 0x30
 8008e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e32:	e841 2300 	strex	r3, r2, [r1]
 8008e36:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1e3      	bne.n	8008e06 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2220      	movs	r2, #32
 8008e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	330c      	adds	r3, #12
 8008e52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	e853 3f00 	ldrex	r3, [r3]
 8008e5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f023 0310 	bic.w	r3, r3, #16
 8008e62:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	330c      	adds	r3, #12
 8008e6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008e70:	61fa      	str	r2, [r7, #28]
 8008e72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e74:	69b9      	ldr	r1, [r7, #24]
 8008e76:	69fa      	ldr	r2, [r7, #28]
 8008e78:	e841 2300 	strex	r3, r2, [r1]
 8008e7c:	617b      	str	r3, [r7, #20]
   return(result);
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d1e3      	bne.n	8008e4c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008e84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008e88:	4619      	mov	r1, r3
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 f852 	bl	8008f34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e90:	e023      	b.n	8008eda <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d009      	beq.n	8008eb2 <HAL_UART_IRQHandler+0x4ea>
 8008e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d003      	beq.n	8008eb2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 fadb 	bl	8009466 <UART_Transmit_IT>
    return;
 8008eb0:	e014      	b.n	8008edc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00e      	beq.n	8008edc <HAL_UART_IRQHandler+0x514>
 8008ebe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d008      	beq.n	8008edc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 fb1b 	bl	8009506 <UART_EndTransmit_IT>
    return;
 8008ed0:	e004      	b.n	8008edc <HAL_UART_IRQHandler+0x514>
    return;
 8008ed2:	bf00      	nop
 8008ed4:	e002      	b.n	8008edc <HAL_UART_IRQHandler+0x514>
      return;
 8008ed6:	bf00      	nop
 8008ed8:	e000      	b.n	8008edc <HAL_UART_IRQHandler+0x514>
      return;
 8008eda:	bf00      	nop
  }
}
 8008edc:	37e8      	adds	r7, #232	; 0xe8
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
 8008ee2:	bf00      	nop

08008ee4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008eec:	bf00      	nop
 8008eee:	370c      	adds	r7, #12
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008f00:	bf00      	nop
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr

08008f0c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008f14:	bf00      	nop
 8008f16:	370c      	adds	r7, #12
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f28:	bf00      	nop
 8008f2a:	370c      	adds	r7, #12
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f40:	bf00      	nop
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b090      	sub	sp, #64	; 0x40
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f58:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d137      	bne.n	8008fd8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	3314      	adds	r3, #20
 8008f74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f78:	e853 3f00 	ldrex	r3, [r3]
 8008f7c:	623b      	str	r3, [r7, #32]
   return(result);
 8008f7e:	6a3b      	ldr	r3, [r7, #32]
 8008f80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f84:	63bb      	str	r3, [r7, #56]	; 0x38
 8008f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	3314      	adds	r3, #20
 8008f8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f8e:	633a      	str	r2, [r7, #48]	; 0x30
 8008f90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008f94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f96:	e841 2300 	strex	r3, r2, [r1]
 8008f9a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1e5      	bne.n	8008f6e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	330c      	adds	r3, #12
 8008fa8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	e853 3f00 	ldrex	r3, [r3]
 8008fb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fb8:	637b      	str	r3, [r7, #52]	; 0x34
 8008fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	330c      	adds	r3, #12
 8008fc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fc2:	61fa      	str	r2, [r7, #28]
 8008fc4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc6:	69b9      	ldr	r1, [r7, #24]
 8008fc8:	69fa      	ldr	r2, [r7, #28]
 8008fca:	e841 2300 	strex	r3, r2, [r1]
 8008fce:	617b      	str	r3, [r7, #20]
   return(result);
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d1e5      	bne.n	8008fa2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008fd6:	e002      	b.n	8008fde <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008fd8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008fda:	f7f9 fd09 	bl	80029f0 <HAL_UART_TxCpltCallback>
}
 8008fde:	bf00      	nop
 8008fe0:	3740      	adds	r7, #64	; 0x40
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}

08008fe6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008fe6:	b580      	push	{r7, lr}
 8008fe8:	b084      	sub	sp, #16
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f7ff ff75 	bl	8008ee4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ffa:	bf00      	nop
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b09c      	sub	sp, #112	; 0x70
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800900e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800901a:	2b00      	cmp	r3, #0
 800901c:	d172      	bne.n	8009104 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800901e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009020:	2200      	movs	r2, #0
 8009022:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	330c      	adds	r3, #12
 800902a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800902e:	e853 3f00 	ldrex	r3, [r3]
 8009032:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009034:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009036:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800903a:	66bb      	str	r3, [r7, #104]	; 0x68
 800903c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	330c      	adds	r3, #12
 8009042:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009044:	65ba      	str	r2, [r7, #88]	; 0x58
 8009046:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009048:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800904a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009054:	2b00      	cmp	r3, #0
 8009056:	d1e5      	bne.n	8009024 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	3314      	adds	r3, #20
 800905e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009062:	e853 3f00 	ldrex	r3, [r3]
 8009066:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800906a:	f023 0301 	bic.w	r3, r3, #1
 800906e:	667b      	str	r3, [r7, #100]	; 0x64
 8009070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	3314      	adds	r3, #20
 8009076:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009078:	647a      	str	r2, [r7, #68]	; 0x44
 800907a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800907c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800907e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009080:	e841 2300 	strex	r3, r2, [r1]
 8009084:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009086:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009088:	2b00      	cmp	r3, #0
 800908a:	d1e5      	bne.n	8009058 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800908c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	3314      	adds	r3, #20
 8009092:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009096:	e853 3f00 	ldrex	r3, [r3]
 800909a:	623b      	str	r3, [r7, #32]
   return(result);
 800909c:	6a3b      	ldr	r3, [r7, #32]
 800909e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090a2:	663b      	str	r3, [r7, #96]	; 0x60
 80090a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	3314      	adds	r3, #20
 80090aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80090ac:	633a      	str	r2, [r7, #48]	; 0x30
 80090ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80090b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090b4:	e841 2300 	strex	r3, r2, [r1]
 80090b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80090ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d1e5      	bne.n	800908c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80090c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090c2:	2220      	movs	r2, #32
 80090c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d119      	bne.n	8009104 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	330c      	adds	r3, #12
 80090d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	e853 3f00 	ldrex	r3, [r3]
 80090de:	60fb      	str	r3, [r7, #12]
   return(result);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f023 0310 	bic.w	r3, r3, #16
 80090e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	330c      	adds	r3, #12
 80090ee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80090f0:	61fa      	str	r2, [r7, #28]
 80090f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f4:	69b9      	ldr	r1, [r7, #24]
 80090f6:	69fa      	ldr	r2, [r7, #28]
 80090f8:	e841 2300 	strex	r3, r2, [r1]
 80090fc:	617b      	str	r3, [r7, #20]
   return(result);
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1e5      	bne.n	80090d0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009108:	2b01      	cmp	r3, #1
 800910a:	d106      	bne.n	800911a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800910c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800910e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009110:	4619      	mov	r1, r3
 8009112:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009114:	f7ff ff0e 	bl	8008f34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009118:	e002      	b.n	8009120 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800911a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800911c:	f7ff feec 	bl	8008ef8 <HAL_UART_RxCpltCallback>
}
 8009120:	bf00      	nop
 8009122:	3770      	adds	r7, #112	; 0x70
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b084      	sub	sp, #16
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009134:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800913a:	2b01      	cmp	r3, #1
 800913c:	d108      	bne.n	8009150 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009142:	085b      	lsrs	r3, r3, #1
 8009144:	b29b      	uxth	r3, r3
 8009146:	4619      	mov	r1, r3
 8009148:	68f8      	ldr	r0, [r7, #12]
 800914a:	f7ff fef3 	bl	8008f34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800914e:	e002      	b.n	8009156 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f7ff fedb 	bl	8008f0c <HAL_UART_RxHalfCpltCallback>
}
 8009156:	bf00      	nop
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009166:	2300      	movs	r3, #0
 8009168:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800916e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	695b      	ldr	r3, [r3, #20]
 8009176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800917a:	2b80      	cmp	r3, #128	; 0x80
 800917c:	bf0c      	ite	eq
 800917e:	2301      	moveq	r3, #1
 8009180:	2300      	movne	r3, #0
 8009182:	b2db      	uxtb	r3, r3
 8009184:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800918c:	b2db      	uxtb	r3, r3
 800918e:	2b21      	cmp	r3, #33	; 0x21
 8009190:	d108      	bne.n	80091a4 <UART_DMAError+0x46>
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d005      	beq.n	80091a4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	2200      	movs	r2, #0
 800919c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800919e:	68b8      	ldr	r0, [r7, #8]
 80091a0:	f000 f8c2 	bl	8009328 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091ae:	2b40      	cmp	r3, #64	; 0x40
 80091b0:	bf0c      	ite	eq
 80091b2:	2301      	moveq	r3, #1
 80091b4:	2300      	movne	r3, #0
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	2b22      	cmp	r3, #34	; 0x22
 80091c4:	d108      	bne.n	80091d8 <UART_DMAError+0x7a>
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d005      	beq.n	80091d8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2200      	movs	r2, #0
 80091d0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80091d2:	68b8      	ldr	r0, [r7, #8]
 80091d4:	f000 f8d0 	bl	8009378 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091dc:	f043 0210 	orr.w	r2, r3, #16
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80091e4:	68b8      	ldr	r0, [r7, #8]
 80091e6:	f7ff fe9b 	bl	8008f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091ea:	bf00      	nop
 80091ec:	3710      	adds	r7, #16
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}
	...

080091f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b098      	sub	sp, #96	; 0x60
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	4613      	mov	r3, r2
 8009200:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009202:	68ba      	ldr	r2, [r7, #8]
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	88fa      	ldrh	r2, [r7, #6]
 800920c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2200      	movs	r2, #0
 8009212:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2222      	movs	r2, #34	; 0x22
 8009218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009220:	4a3e      	ldr	r2, [pc, #248]	; (800931c <UART_Start_Receive_DMA+0x128>)
 8009222:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009228:	4a3d      	ldr	r2, [pc, #244]	; (8009320 <UART_Start_Receive_DMA+0x12c>)
 800922a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009230:	4a3c      	ldr	r2, [pc, #240]	; (8009324 <UART_Start_Receive_DMA+0x130>)
 8009232:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009238:	2200      	movs	r2, #0
 800923a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800923c:	f107 0308 	add.w	r3, r7, #8
 8009240:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	3304      	adds	r3, #4
 800924c:	4619      	mov	r1, r3
 800924e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	88fb      	ldrh	r3, [r7, #6]
 8009254:	f7fb fc10 	bl	8004a78 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009258:	2300      	movs	r3, #0
 800925a:	613b      	str	r3, [r7, #16]
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	613b      	str	r3, [r7, #16]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	613b      	str	r3, [r7, #16]
 800926c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2200      	movs	r2, #0
 8009272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	330c      	adds	r3, #12
 800927c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009280:	e853 3f00 	ldrex	r3, [r3]
 8009284:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009288:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800928c:	65bb      	str	r3, [r7, #88]	; 0x58
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	330c      	adds	r3, #12
 8009294:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009296:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009298:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800929c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800929e:	e841 2300 	strex	r3, r2, [r1]
 80092a2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80092a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d1e5      	bne.n	8009276 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	3314      	adds	r3, #20
 80092b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b4:	e853 3f00 	ldrex	r3, [r3]
 80092b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80092ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092bc:	f043 0301 	orr.w	r3, r3, #1
 80092c0:	657b      	str	r3, [r7, #84]	; 0x54
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3314      	adds	r3, #20
 80092c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80092ca:	63ba      	str	r2, [r7, #56]	; 0x38
 80092cc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80092d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092d2:	e841 2300 	strex	r3, r2, [r1]
 80092d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80092d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d1e5      	bne.n	80092aa <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	3314      	adds	r3, #20
 80092e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e6:	69bb      	ldr	r3, [r7, #24]
 80092e8:	e853 3f00 	ldrex	r3, [r3]
 80092ec:	617b      	str	r3, [r7, #20]
   return(result);
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092f4:	653b      	str	r3, [r7, #80]	; 0x50
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	3314      	adds	r3, #20
 80092fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80092fe:	627a      	str	r2, [r7, #36]	; 0x24
 8009300:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009302:	6a39      	ldr	r1, [r7, #32]
 8009304:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009306:	e841 2300 	strex	r3, r2, [r1]
 800930a:	61fb      	str	r3, [r7, #28]
   return(result);
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1e5      	bne.n	80092de <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009312:	2300      	movs	r3, #0
}
 8009314:	4618      	mov	r0, r3
 8009316:	3760      	adds	r7, #96	; 0x60
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	08009003 	.word	0x08009003
 8009320:	08009129 	.word	0x08009129
 8009324:	0800915f 	.word	0x0800915f

08009328 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009328:	b480      	push	{r7}
 800932a:	b089      	sub	sp, #36	; 0x24
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	330c      	adds	r3, #12
 8009336:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	e853 3f00 	ldrex	r3, [r3]
 800933e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009346:	61fb      	str	r3, [r7, #28]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	330c      	adds	r3, #12
 800934e:	69fa      	ldr	r2, [r7, #28]
 8009350:	61ba      	str	r2, [r7, #24]
 8009352:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009354:	6979      	ldr	r1, [r7, #20]
 8009356:	69ba      	ldr	r2, [r7, #24]
 8009358:	e841 2300 	strex	r3, r2, [r1]
 800935c:	613b      	str	r3, [r7, #16]
   return(result);
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d1e5      	bne.n	8009330 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2220      	movs	r2, #32
 8009368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800936c:	bf00      	nop
 800936e:	3724      	adds	r7, #36	; 0x24
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009378:	b480      	push	{r7}
 800937a:	b095      	sub	sp, #84	; 0x54
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	330c      	adds	r3, #12
 8009386:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800938a:	e853 3f00 	ldrex	r3, [r3]
 800938e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009392:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009396:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	330c      	adds	r3, #12
 800939e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80093a0:	643a      	str	r2, [r7, #64]	; 0x40
 80093a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80093a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80093a8:	e841 2300 	strex	r3, r2, [r1]
 80093ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1e5      	bne.n	8009380 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	3314      	adds	r3, #20
 80093ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093bc:	6a3b      	ldr	r3, [r7, #32]
 80093be:	e853 3f00 	ldrex	r3, [r3]
 80093c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	f023 0301 	bic.w	r3, r3, #1
 80093ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	3314      	adds	r3, #20
 80093d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80093d4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80093d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093dc:	e841 2300 	strex	r3, r2, [r1]
 80093e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1e5      	bne.n	80093b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d119      	bne.n	8009424 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	330c      	adds	r3, #12
 80093f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	e853 3f00 	ldrex	r3, [r3]
 80093fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	f023 0310 	bic.w	r3, r3, #16
 8009406:	647b      	str	r3, [r7, #68]	; 0x44
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	330c      	adds	r3, #12
 800940e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009410:	61ba      	str	r2, [r7, #24]
 8009412:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009414:	6979      	ldr	r1, [r7, #20]
 8009416:	69ba      	ldr	r2, [r7, #24]
 8009418:	e841 2300 	strex	r3, r2, [r1]
 800941c:	613b      	str	r3, [r7, #16]
   return(result);
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d1e5      	bne.n	80093f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2220      	movs	r2, #32
 8009428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009432:	bf00      	nop
 8009434:	3754      	adds	r7, #84	; 0x54
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr

0800943e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	b084      	sub	sp, #16
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800944a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2200      	movs	r2, #0
 8009450:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2200      	movs	r2, #0
 8009456:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f7ff fd61 	bl	8008f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800945e:	bf00      	nop
 8009460:	3710      	adds	r7, #16
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009466:	b480      	push	{r7}
 8009468:	b085      	sub	sp, #20
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009474:	b2db      	uxtb	r3, r3
 8009476:	2b21      	cmp	r3, #33	; 0x21
 8009478:	d13e      	bne.n	80094f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009482:	d114      	bne.n	80094ae <UART_Transmit_IT+0x48>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	691b      	ldr	r3, [r3, #16]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d110      	bne.n	80094ae <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6a1b      	ldr	r3, [r3, #32]
 8009490:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	881b      	ldrh	r3, [r3, #0]
 8009496:	461a      	mov	r2, r3
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6a1b      	ldr	r3, [r3, #32]
 80094a6:	1c9a      	adds	r2, r3, #2
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	621a      	str	r2, [r3, #32]
 80094ac:	e008      	b.n	80094c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a1b      	ldr	r3, [r3, #32]
 80094b2:	1c59      	adds	r1, r3, #1
 80094b4:	687a      	ldr	r2, [r7, #4]
 80094b6:	6211      	str	r1, [r2, #32]
 80094b8:	781a      	ldrb	r2, [r3, #0]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	3b01      	subs	r3, #1
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	687a      	ldr	r2, [r7, #4]
 80094cc:	4619      	mov	r1, r3
 80094ce:	84d1      	strh	r1, [r2, #38]	; 0x26
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d10f      	bne.n	80094f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68da      	ldr	r2, [r3, #12]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80094e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68da      	ldr	r2, [r3, #12]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80094f4:	2300      	movs	r3, #0
 80094f6:	e000      	b.n	80094fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80094f8:	2302      	movs	r3, #2
  }
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3714      	adds	r7, #20
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b082      	sub	sp, #8
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	68da      	ldr	r2, [r3, #12]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800951c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2220      	movs	r2, #32
 8009522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f7f9 fa62 	bl	80029f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800952c:	2300      	movs	r3, #0
}
 800952e:	4618      	mov	r0, r3
 8009530:	3708      	adds	r7, #8
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}

08009536 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009536:	b580      	push	{r7, lr}
 8009538:	b08c      	sub	sp, #48	; 0x30
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009544:	b2db      	uxtb	r3, r3
 8009546:	2b22      	cmp	r3, #34	; 0x22
 8009548:	f040 80ab 	bne.w	80096a2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009554:	d117      	bne.n	8009586 <UART_Receive_IT+0x50>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d113      	bne.n	8009586 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800955e:	2300      	movs	r3, #0
 8009560:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009566:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	b29b      	uxth	r3, r3
 8009570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009574:	b29a      	uxth	r2, r3
 8009576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009578:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800957e:	1c9a      	adds	r2, r3, #2
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	629a      	str	r2, [r3, #40]	; 0x28
 8009584:	e026      	b.n	80095d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800958a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800958c:	2300      	movs	r3, #0
 800958e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009598:	d007      	beq.n	80095aa <UART_Receive_IT+0x74>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d10a      	bne.n	80095b8 <UART_Receive_IT+0x82>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	691b      	ldr	r3, [r3, #16]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d106      	bne.n	80095b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	b2da      	uxtb	r2, r3
 80095b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b4:	701a      	strb	r2, [r3, #0]
 80095b6:	e008      	b.n	80095ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	b2db      	uxtb	r3, r3
 80095c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095c4:	b2da      	uxtb	r2, r3
 80095c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ce:	1c5a      	adds	r2, r3, #1
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095d8:	b29b      	uxth	r3, r3
 80095da:	3b01      	subs	r3, #1
 80095dc:	b29b      	uxth	r3, r3
 80095de:	687a      	ldr	r2, [r7, #4]
 80095e0:	4619      	mov	r1, r3
 80095e2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d15a      	bne.n	800969e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68da      	ldr	r2, [r3, #12]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f022 0220 	bic.w	r2, r2, #32
 80095f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68da      	ldr	r2, [r3, #12]
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009606:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	695a      	ldr	r2, [r3, #20]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f022 0201 	bic.w	r2, r2, #1
 8009616:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2220      	movs	r2, #32
 800961c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009624:	2b01      	cmp	r3, #1
 8009626:	d135      	bne.n	8009694 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2200      	movs	r2, #0
 800962c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	330c      	adds	r3, #12
 8009634:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	e853 3f00 	ldrex	r3, [r3]
 800963c:	613b      	str	r3, [r7, #16]
   return(result);
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	f023 0310 	bic.w	r3, r3, #16
 8009644:	627b      	str	r3, [r7, #36]	; 0x24
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	330c      	adds	r3, #12
 800964c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800964e:	623a      	str	r2, [r7, #32]
 8009650:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009652:	69f9      	ldr	r1, [r7, #28]
 8009654:	6a3a      	ldr	r2, [r7, #32]
 8009656:	e841 2300 	strex	r3, r2, [r1]
 800965a:	61bb      	str	r3, [r7, #24]
   return(result);
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1e5      	bne.n	800962e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f003 0310 	and.w	r3, r3, #16
 800966c:	2b10      	cmp	r3, #16
 800966e:	d10a      	bne.n	8009686 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009670:	2300      	movs	r3, #0
 8009672:	60fb      	str	r3, [r7, #12]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	60fb      	str	r3, [r7, #12]
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	60fb      	str	r3, [r7, #12]
 8009684:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800968a:	4619      	mov	r1, r3
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f7ff fc51 	bl	8008f34 <HAL_UARTEx_RxEventCallback>
 8009692:	e002      	b.n	800969a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f7ff fc2f 	bl	8008ef8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800969a:	2300      	movs	r3, #0
 800969c:	e002      	b.n	80096a4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800969e:	2300      	movs	r3, #0
 80096a0:	e000      	b.n	80096a4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80096a2:	2302      	movs	r3, #2
  }
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3730      	adds	r7, #48	; 0x30
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b0:	b09f      	sub	sp, #124	; 0x7c
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80096c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096c2:	68d9      	ldr	r1, [r3, #12]
 80096c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	ea40 0301 	orr.w	r3, r0, r1
 80096cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80096ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096d0:	689a      	ldr	r2, [r3, #8]
 80096d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	431a      	orrs	r2, r3
 80096d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096da:	695b      	ldr	r3, [r3, #20]
 80096dc:	431a      	orrs	r2, r3
 80096de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096e0:	69db      	ldr	r3, [r3, #28]
 80096e2:	4313      	orrs	r3, r2
 80096e4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80096e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80096f0:	f021 010c 	bic.w	r1, r1, #12
 80096f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80096fa:	430b      	orrs	r3, r1
 80096fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80096fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	695b      	ldr	r3, [r3, #20]
 8009704:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009708:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800970a:	6999      	ldr	r1, [r3, #24]
 800970c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800970e:	681a      	ldr	r2, [r3, #0]
 8009710:	ea40 0301 	orr.w	r3, r0, r1
 8009714:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	4bc5      	ldr	r3, [pc, #788]	; (8009a30 <UART_SetConfig+0x384>)
 800971c:	429a      	cmp	r2, r3
 800971e:	d004      	beq.n	800972a <UART_SetConfig+0x7e>
 8009720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	4bc3      	ldr	r3, [pc, #780]	; (8009a34 <UART_SetConfig+0x388>)
 8009726:	429a      	cmp	r2, r3
 8009728:	d103      	bne.n	8009732 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800972a:	f7fd fbbf 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 800972e:	6778      	str	r0, [r7, #116]	; 0x74
 8009730:	e002      	b.n	8009738 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009732:	f7fd fba7 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8009736:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009738:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800973a:	69db      	ldr	r3, [r3, #28]
 800973c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009740:	f040 80b6 	bne.w	80098b0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009744:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009746:	461c      	mov	r4, r3
 8009748:	f04f 0500 	mov.w	r5, #0
 800974c:	4622      	mov	r2, r4
 800974e:	462b      	mov	r3, r5
 8009750:	1891      	adds	r1, r2, r2
 8009752:	6439      	str	r1, [r7, #64]	; 0x40
 8009754:	415b      	adcs	r3, r3
 8009756:	647b      	str	r3, [r7, #68]	; 0x44
 8009758:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800975c:	1912      	adds	r2, r2, r4
 800975e:	eb45 0303 	adc.w	r3, r5, r3
 8009762:	f04f 0000 	mov.w	r0, #0
 8009766:	f04f 0100 	mov.w	r1, #0
 800976a:	00d9      	lsls	r1, r3, #3
 800976c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009770:	00d0      	lsls	r0, r2, #3
 8009772:	4602      	mov	r2, r0
 8009774:	460b      	mov	r3, r1
 8009776:	1911      	adds	r1, r2, r4
 8009778:	6639      	str	r1, [r7, #96]	; 0x60
 800977a:	416b      	adcs	r3, r5
 800977c:	667b      	str	r3, [r7, #100]	; 0x64
 800977e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	461a      	mov	r2, r3
 8009784:	f04f 0300 	mov.w	r3, #0
 8009788:	1891      	adds	r1, r2, r2
 800978a:	63b9      	str	r1, [r7, #56]	; 0x38
 800978c:	415b      	adcs	r3, r3
 800978e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009790:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009794:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009798:	f7f7 f9f6 	bl	8000b88 <__aeabi_uldivmod>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	4ba5      	ldr	r3, [pc, #660]	; (8009a38 <UART_SetConfig+0x38c>)
 80097a2:	fba3 2302 	umull	r2, r3, r3, r2
 80097a6:	095b      	lsrs	r3, r3, #5
 80097a8:	011e      	lsls	r6, r3, #4
 80097aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097ac:	461c      	mov	r4, r3
 80097ae:	f04f 0500 	mov.w	r5, #0
 80097b2:	4622      	mov	r2, r4
 80097b4:	462b      	mov	r3, r5
 80097b6:	1891      	adds	r1, r2, r2
 80097b8:	6339      	str	r1, [r7, #48]	; 0x30
 80097ba:	415b      	adcs	r3, r3
 80097bc:	637b      	str	r3, [r7, #52]	; 0x34
 80097be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80097c2:	1912      	adds	r2, r2, r4
 80097c4:	eb45 0303 	adc.w	r3, r5, r3
 80097c8:	f04f 0000 	mov.w	r0, #0
 80097cc:	f04f 0100 	mov.w	r1, #0
 80097d0:	00d9      	lsls	r1, r3, #3
 80097d2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80097d6:	00d0      	lsls	r0, r2, #3
 80097d8:	4602      	mov	r2, r0
 80097da:	460b      	mov	r3, r1
 80097dc:	1911      	adds	r1, r2, r4
 80097de:	65b9      	str	r1, [r7, #88]	; 0x58
 80097e0:	416b      	adcs	r3, r5
 80097e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80097e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	461a      	mov	r2, r3
 80097ea:	f04f 0300 	mov.w	r3, #0
 80097ee:	1891      	adds	r1, r2, r2
 80097f0:	62b9      	str	r1, [r7, #40]	; 0x28
 80097f2:	415b      	adcs	r3, r3
 80097f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80097f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097fa:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80097fe:	f7f7 f9c3 	bl	8000b88 <__aeabi_uldivmod>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	4b8c      	ldr	r3, [pc, #560]	; (8009a38 <UART_SetConfig+0x38c>)
 8009808:	fba3 1302 	umull	r1, r3, r3, r2
 800980c:	095b      	lsrs	r3, r3, #5
 800980e:	2164      	movs	r1, #100	; 0x64
 8009810:	fb01 f303 	mul.w	r3, r1, r3
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	00db      	lsls	r3, r3, #3
 8009818:	3332      	adds	r3, #50	; 0x32
 800981a:	4a87      	ldr	r2, [pc, #540]	; (8009a38 <UART_SetConfig+0x38c>)
 800981c:	fba2 2303 	umull	r2, r3, r2, r3
 8009820:	095b      	lsrs	r3, r3, #5
 8009822:	005b      	lsls	r3, r3, #1
 8009824:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009828:	441e      	add	r6, r3
 800982a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800982c:	4618      	mov	r0, r3
 800982e:	f04f 0100 	mov.w	r1, #0
 8009832:	4602      	mov	r2, r0
 8009834:	460b      	mov	r3, r1
 8009836:	1894      	adds	r4, r2, r2
 8009838:	623c      	str	r4, [r7, #32]
 800983a:	415b      	adcs	r3, r3
 800983c:	627b      	str	r3, [r7, #36]	; 0x24
 800983e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009842:	1812      	adds	r2, r2, r0
 8009844:	eb41 0303 	adc.w	r3, r1, r3
 8009848:	f04f 0400 	mov.w	r4, #0
 800984c:	f04f 0500 	mov.w	r5, #0
 8009850:	00dd      	lsls	r5, r3, #3
 8009852:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009856:	00d4      	lsls	r4, r2, #3
 8009858:	4622      	mov	r2, r4
 800985a:	462b      	mov	r3, r5
 800985c:	1814      	adds	r4, r2, r0
 800985e:	653c      	str	r4, [r7, #80]	; 0x50
 8009860:	414b      	adcs	r3, r1
 8009862:	657b      	str	r3, [r7, #84]	; 0x54
 8009864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	461a      	mov	r2, r3
 800986a:	f04f 0300 	mov.w	r3, #0
 800986e:	1891      	adds	r1, r2, r2
 8009870:	61b9      	str	r1, [r7, #24]
 8009872:	415b      	adcs	r3, r3
 8009874:	61fb      	str	r3, [r7, #28]
 8009876:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800987a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800987e:	f7f7 f983 	bl	8000b88 <__aeabi_uldivmod>
 8009882:	4602      	mov	r2, r0
 8009884:	460b      	mov	r3, r1
 8009886:	4b6c      	ldr	r3, [pc, #432]	; (8009a38 <UART_SetConfig+0x38c>)
 8009888:	fba3 1302 	umull	r1, r3, r3, r2
 800988c:	095b      	lsrs	r3, r3, #5
 800988e:	2164      	movs	r1, #100	; 0x64
 8009890:	fb01 f303 	mul.w	r3, r1, r3
 8009894:	1ad3      	subs	r3, r2, r3
 8009896:	00db      	lsls	r3, r3, #3
 8009898:	3332      	adds	r3, #50	; 0x32
 800989a:	4a67      	ldr	r2, [pc, #412]	; (8009a38 <UART_SetConfig+0x38c>)
 800989c:	fba2 2303 	umull	r2, r3, r2, r3
 80098a0:	095b      	lsrs	r3, r3, #5
 80098a2:	f003 0207 	and.w	r2, r3, #7
 80098a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4432      	add	r2, r6
 80098ac:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80098ae:	e0b9      	b.n	8009a24 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80098b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80098b2:	461c      	mov	r4, r3
 80098b4:	f04f 0500 	mov.w	r5, #0
 80098b8:	4622      	mov	r2, r4
 80098ba:	462b      	mov	r3, r5
 80098bc:	1891      	adds	r1, r2, r2
 80098be:	6139      	str	r1, [r7, #16]
 80098c0:	415b      	adcs	r3, r3
 80098c2:	617b      	str	r3, [r7, #20]
 80098c4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80098c8:	1912      	adds	r2, r2, r4
 80098ca:	eb45 0303 	adc.w	r3, r5, r3
 80098ce:	f04f 0000 	mov.w	r0, #0
 80098d2:	f04f 0100 	mov.w	r1, #0
 80098d6:	00d9      	lsls	r1, r3, #3
 80098d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80098dc:	00d0      	lsls	r0, r2, #3
 80098de:	4602      	mov	r2, r0
 80098e0:	460b      	mov	r3, r1
 80098e2:	eb12 0804 	adds.w	r8, r2, r4
 80098e6:	eb43 0905 	adc.w	r9, r3, r5
 80098ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	4618      	mov	r0, r3
 80098f0:	f04f 0100 	mov.w	r1, #0
 80098f4:	f04f 0200 	mov.w	r2, #0
 80098f8:	f04f 0300 	mov.w	r3, #0
 80098fc:	008b      	lsls	r3, r1, #2
 80098fe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009902:	0082      	lsls	r2, r0, #2
 8009904:	4640      	mov	r0, r8
 8009906:	4649      	mov	r1, r9
 8009908:	f7f7 f93e 	bl	8000b88 <__aeabi_uldivmod>
 800990c:	4602      	mov	r2, r0
 800990e:	460b      	mov	r3, r1
 8009910:	4b49      	ldr	r3, [pc, #292]	; (8009a38 <UART_SetConfig+0x38c>)
 8009912:	fba3 2302 	umull	r2, r3, r3, r2
 8009916:	095b      	lsrs	r3, r3, #5
 8009918:	011e      	lsls	r6, r3, #4
 800991a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800991c:	4618      	mov	r0, r3
 800991e:	f04f 0100 	mov.w	r1, #0
 8009922:	4602      	mov	r2, r0
 8009924:	460b      	mov	r3, r1
 8009926:	1894      	adds	r4, r2, r2
 8009928:	60bc      	str	r4, [r7, #8]
 800992a:	415b      	adcs	r3, r3
 800992c:	60fb      	str	r3, [r7, #12]
 800992e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009932:	1812      	adds	r2, r2, r0
 8009934:	eb41 0303 	adc.w	r3, r1, r3
 8009938:	f04f 0400 	mov.w	r4, #0
 800993c:	f04f 0500 	mov.w	r5, #0
 8009940:	00dd      	lsls	r5, r3, #3
 8009942:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009946:	00d4      	lsls	r4, r2, #3
 8009948:	4622      	mov	r2, r4
 800994a:	462b      	mov	r3, r5
 800994c:	1814      	adds	r4, r2, r0
 800994e:	64bc      	str	r4, [r7, #72]	; 0x48
 8009950:	414b      	adcs	r3, r1
 8009952:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009954:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	4618      	mov	r0, r3
 800995a:	f04f 0100 	mov.w	r1, #0
 800995e:	f04f 0200 	mov.w	r2, #0
 8009962:	f04f 0300 	mov.w	r3, #0
 8009966:	008b      	lsls	r3, r1, #2
 8009968:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800996c:	0082      	lsls	r2, r0, #2
 800996e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009972:	f7f7 f909 	bl	8000b88 <__aeabi_uldivmod>
 8009976:	4602      	mov	r2, r0
 8009978:	460b      	mov	r3, r1
 800997a:	4b2f      	ldr	r3, [pc, #188]	; (8009a38 <UART_SetConfig+0x38c>)
 800997c:	fba3 1302 	umull	r1, r3, r3, r2
 8009980:	095b      	lsrs	r3, r3, #5
 8009982:	2164      	movs	r1, #100	; 0x64
 8009984:	fb01 f303 	mul.w	r3, r1, r3
 8009988:	1ad3      	subs	r3, r2, r3
 800998a:	011b      	lsls	r3, r3, #4
 800998c:	3332      	adds	r3, #50	; 0x32
 800998e:	4a2a      	ldr	r2, [pc, #168]	; (8009a38 <UART_SetConfig+0x38c>)
 8009990:	fba2 2303 	umull	r2, r3, r2, r3
 8009994:	095b      	lsrs	r3, r3, #5
 8009996:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800999a:	441e      	add	r6, r3
 800999c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800999e:	4618      	mov	r0, r3
 80099a0:	f04f 0100 	mov.w	r1, #0
 80099a4:	4602      	mov	r2, r0
 80099a6:	460b      	mov	r3, r1
 80099a8:	1894      	adds	r4, r2, r2
 80099aa:	603c      	str	r4, [r7, #0]
 80099ac:	415b      	adcs	r3, r3
 80099ae:	607b      	str	r3, [r7, #4]
 80099b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099b4:	1812      	adds	r2, r2, r0
 80099b6:	eb41 0303 	adc.w	r3, r1, r3
 80099ba:	f04f 0400 	mov.w	r4, #0
 80099be:	f04f 0500 	mov.w	r5, #0
 80099c2:	00dd      	lsls	r5, r3, #3
 80099c4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80099c8:	00d4      	lsls	r4, r2, #3
 80099ca:	4622      	mov	r2, r4
 80099cc:	462b      	mov	r3, r5
 80099ce:	eb12 0a00 	adds.w	sl, r2, r0
 80099d2:	eb43 0b01 	adc.w	fp, r3, r1
 80099d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	4618      	mov	r0, r3
 80099dc:	f04f 0100 	mov.w	r1, #0
 80099e0:	f04f 0200 	mov.w	r2, #0
 80099e4:	f04f 0300 	mov.w	r3, #0
 80099e8:	008b      	lsls	r3, r1, #2
 80099ea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80099ee:	0082      	lsls	r2, r0, #2
 80099f0:	4650      	mov	r0, sl
 80099f2:	4659      	mov	r1, fp
 80099f4:	f7f7 f8c8 	bl	8000b88 <__aeabi_uldivmod>
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	4b0e      	ldr	r3, [pc, #56]	; (8009a38 <UART_SetConfig+0x38c>)
 80099fe:	fba3 1302 	umull	r1, r3, r3, r2
 8009a02:	095b      	lsrs	r3, r3, #5
 8009a04:	2164      	movs	r1, #100	; 0x64
 8009a06:	fb01 f303 	mul.w	r3, r1, r3
 8009a0a:	1ad3      	subs	r3, r2, r3
 8009a0c:	011b      	lsls	r3, r3, #4
 8009a0e:	3332      	adds	r3, #50	; 0x32
 8009a10:	4a09      	ldr	r2, [pc, #36]	; (8009a38 <UART_SetConfig+0x38c>)
 8009a12:	fba2 2303 	umull	r2, r3, r2, r3
 8009a16:	095b      	lsrs	r3, r3, #5
 8009a18:	f003 020f 	and.w	r2, r3, #15
 8009a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4432      	add	r2, r6
 8009a22:	609a      	str	r2, [r3, #8]
}
 8009a24:	bf00      	nop
 8009a26:	377c      	adds	r7, #124	; 0x7c
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a2e:	bf00      	nop
 8009a30:	40011000 	.word	0x40011000
 8009a34:	40011400 	.word	0x40011400
 8009a38:	51eb851f 	.word	0x51eb851f

08009a3c <__NVIC_SetPriority>:
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	4603      	mov	r3, r0
 8009a44:	6039      	str	r1, [r7, #0]
 8009a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	db0a      	blt.n	8009a66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	b2da      	uxtb	r2, r3
 8009a54:	490c      	ldr	r1, [pc, #48]	; (8009a88 <__NVIC_SetPriority+0x4c>)
 8009a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a5a:	0112      	lsls	r2, r2, #4
 8009a5c:	b2d2      	uxtb	r2, r2
 8009a5e:	440b      	add	r3, r1
 8009a60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009a64:	e00a      	b.n	8009a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	b2da      	uxtb	r2, r3
 8009a6a:	4908      	ldr	r1, [pc, #32]	; (8009a8c <__NVIC_SetPriority+0x50>)
 8009a6c:	79fb      	ldrb	r3, [r7, #7]
 8009a6e:	f003 030f 	and.w	r3, r3, #15
 8009a72:	3b04      	subs	r3, #4
 8009a74:	0112      	lsls	r2, r2, #4
 8009a76:	b2d2      	uxtb	r2, r2
 8009a78:	440b      	add	r3, r1
 8009a7a:	761a      	strb	r2, [r3, #24]
}
 8009a7c:	bf00      	nop
 8009a7e:	370c      	adds	r7, #12
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr
 8009a88:	e000e100 	.word	0xe000e100
 8009a8c:	e000ed00 	.word	0xe000ed00

08009a90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009a90:	b580      	push	{r7, lr}
 8009a92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009a94:	4b05      	ldr	r3, [pc, #20]	; (8009aac <SysTick_Handler+0x1c>)
 8009a96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009a98:	f002 fa9c 	bl	800bfd4 <xTaskGetSchedulerState>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d001      	beq.n	8009aa6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009aa2:	f003 fa39 	bl	800cf18 <xPortSysTickHandler>
  }
}
 8009aa6:	bf00      	nop
 8009aa8:	bd80      	pop	{r7, pc}
 8009aaa:	bf00      	nop
 8009aac:	e000e010 	.word	0xe000e010

08009ab0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009ab4:	2100      	movs	r1, #0
 8009ab6:	f06f 0004 	mvn.w	r0, #4
 8009aba:	f7ff ffbf 	bl	8009a3c <__NVIC_SetPriority>
#endif
}
 8009abe:	bf00      	nop
 8009ac0:	bd80      	pop	{r7, pc}
	...

08009ac4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009aca:	f3ef 8305 	mrs	r3, IPSR
 8009ace:	603b      	str	r3, [r7, #0]
  return(result);
 8009ad0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d003      	beq.n	8009ade <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009ad6:	f06f 0305 	mvn.w	r3, #5
 8009ada:	607b      	str	r3, [r7, #4]
 8009adc:	e00c      	b.n	8009af8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009ade:	4b0a      	ldr	r3, [pc, #40]	; (8009b08 <osKernelInitialize+0x44>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d105      	bne.n	8009af2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009ae6:	4b08      	ldr	r3, [pc, #32]	; (8009b08 <osKernelInitialize+0x44>)
 8009ae8:	2201      	movs	r2, #1
 8009aea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009aec:	2300      	movs	r3, #0
 8009aee:	607b      	str	r3, [r7, #4]
 8009af0:	e002      	b.n	8009af8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009af2:	f04f 33ff 	mov.w	r3, #4294967295
 8009af6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009af8:	687b      	ldr	r3, [r7, #4]
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	370c      	adds	r7, #12
 8009afe:	46bd      	mov	sp, r7
 8009b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	2000019c 	.word	0x2000019c

08009b0c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b082      	sub	sp, #8
 8009b10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b12:	f3ef 8305 	mrs	r3, IPSR
 8009b16:	603b      	str	r3, [r7, #0]
  return(result);
 8009b18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d003      	beq.n	8009b26 <osKernelStart+0x1a>
    stat = osErrorISR;
 8009b1e:	f06f 0305 	mvn.w	r3, #5
 8009b22:	607b      	str	r3, [r7, #4]
 8009b24:	e010      	b.n	8009b48 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009b26:	4b0b      	ldr	r3, [pc, #44]	; (8009b54 <osKernelStart+0x48>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d109      	bne.n	8009b42 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009b2e:	f7ff ffbf 	bl	8009ab0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009b32:	4b08      	ldr	r3, [pc, #32]	; (8009b54 <osKernelStart+0x48>)
 8009b34:	2202      	movs	r2, #2
 8009b36:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009b38:	f001 fdf0 	bl	800b71c <vTaskStartScheduler>
      stat = osOK;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	607b      	str	r3, [r7, #4]
 8009b40:	e002      	b.n	8009b48 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009b42:	f04f 33ff 	mov.w	r3, #4294967295
 8009b46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009b48:	687b      	ldr	r3, [r7, #4]
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	2000019c 	.word	0x2000019c

08009b58 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b08e      	sub	sp, #56	; 0x38
 8009b5c:	af04      	add	r7, sp, #16
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009b64:	2300      	movs	r3, #0
 8009b66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b68:	f3ef 8305 	mrs	r3, IPSR
 8009b6c:	617b      	str	r3, [r7, #20]
  return(result);
 8009b6e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d17e      	bne.n	8009c72 <osThreadNew+0x11a>
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d07b      	beq.n	8009c72 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009b7a:	2380      	movs	r3, #128	; 0x80
 8009b7c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009b7e:	2318      	movs	r3, #24
 8009b80:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009b82:	2300      	movs	r3, #0
 8009b84:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009b86:	f04f 33ff 	mov.w	r3, #4294967295
 8009b8a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d045      	beq.n	8009c1e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d002      	beq.n	8009ba0 <osThreadNew+0x48>
        name = attr->name;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	699b      	ldr	r3, [r3, #24]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d002      	beq.n	8009bae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	699b      	ldr	r3, [r3, #24]
 8009bac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009bae:	69fb      	ldr	r3, [r7, #28]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d008      	beq.n	8009bc6 <osThreadNew+0x6e>
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	2b38      	cmp	r3, #56	; 0x38
 8009bb8:	d805      	bhi.n	8009bc6 <osThreadNew+0x6e>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d001      	beq.n	8009bca <osThreadNew+0x72>
        return (NULL);
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	e054      	b.n	8009c74 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	695b      	ldr	r3, [r3, #20]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d003      	beq.n	8009bda <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	695b      	ldr	r3, [r3, #20]
 8009bd6:	089b      	lsrs	r3, r3, #2
 8009bd8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00e      	beq.n	8009c00 <osThreadNew+0xa8>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	2bbb      	cmp	r3, #187	; 0xbb
 8009be8:	d90a      	bls.n	8009c00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d006      	beq.n	8009c00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	695b      	ldr	r3, [r3, #20]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d002      	beq.n	8009c00 <osThreadNew+0xa8>
        mem = 1;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	61bb      	str	r3, [r7, #24]
 8009bfe:	e010      	b.n	8009c22 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10c      	bne.n	8009c22 <osThreadNew+0xca>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	68db      	ldr	r3, [r3, #12]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d108      	bne.n	8009c22 <osThreadNew+0xca>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	691b      	ldr	r3, [r3, #16]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d104      	bne.n	8009c22 <osThreadNew+0xca>
          mem = 0;
 8009c18:	2300      	movs	r3, #0
 8009c1a:	61bb      	str	r3, [r7, #24]
 8009c1c:	e001      	b.n	8009c22 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009c22:	69bb      	ldr	r3, [r7, #24]
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d110      	bne.n	8009c4a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c30:	9202      	str	r2, [sp, #8]
 8009c32:	9301      	str	r3, [sp, #4]
 8009c34:	69fb      	ldr	r3, [r7, #28]
 8009c36:	9300      	str	r3, [sp, #0]
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	6a3a      	ldr	r2, [r7, #32]
 8009c3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	f001 fb80 	bl	800b344 <xTaskCreateStatic>
 8009c44:	4603      	mov	r3, r0
 8009c46:	613b      	str	r3, [r7, #16]
 8009c48:	e013      	b.n	8009c72 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009c4a:	69bb      	ldr	r3, [r7, #24]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d110      	bne.n	8009c72 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009c50:	6a3b      	ldr	r3, [r7, #32]
 8009c52:	b29a      	uxth	r2, r3
 8009c54:	f107 0310 	add.w	r3, r7, #16
 8009c58:	9301      	str	r3, [sp, #4]
 8009c5a:	69fb      	ldr	r3, [r7, #28]
 8009c5c:	9300      	str	r3, [sp, #0]
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c62:	68f8      	ldr	r0, [r7, #12]
 8009c64:	f001 fbcb 	bl	800b3fe <xTaskCreate>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d001      	beq.n	8009c72 <osThreadNew+0x11a>
            hTask = NULL;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009c72:	693b      	ldr	r3, [r7, #16]
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3728      	adds	r7, #40	; 0x28
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c84:	f3ef 8305 	mrs	r3, IPSR
 8009c88:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c8a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d003      	beq.n	8009c98 <osDelay+0x1c>
    stat = osErrorISR;
 8009c90:	f06f 0305 	mvn.w	r3, #5
 8009c94:	60fb      	str	r3, [r7, #12]
 8009c96:	e007      	b.n	8009ca8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d002      	beq.n	8009ca8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f001 fd06 	bl	800b6b4 <vTaskDelay>
    }
  }

  return (stat);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}

08009cb2 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8009cb2:	b580      	push	{r7, lr}
 8009cb4:	b084      	sub	sp, #16
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f002 ff50 	bl	800cb60 <pvTimerGetTimerID>
 8009cc0:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d005      	beq.n	8009cd4 <TimerCallback+0x22>
    callb->func (callb->arg);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	68fa      	ldr	r2, [r7, #12]
 8009cce:	6852      	ldr	r2, [r2, #4]
 8009cd0:	4610      	mov	r0, r2
 8009cd2:	4798      	blx	r3
  }
}
 8009cd4:	bf00      	nop
 8009cd6:	3710      	adds	r7, #16
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b08c      	sub	sp, #48	; 0x30
 8009ce0:	af02      	add	r7, sp, #8
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	607a      	str	r2, [r7, #4]
 8009ce6:	603b      	str	r3, [r7, #0]
 8009ce8:	460b      	mov	r3, r1
 8009cea:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8009cec:	2300      	movs	r3, #0
 8009cee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009cf0:	f3ef 8305 	mrs	r3, IPSR
 8009cf4:	613b      	str	r3, [r7, #16]
  return(result);
 8009cf6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d163      	bne.n	8009dc4 <osTimerNew+0xe8>
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d060      	beq.n	8009dc4 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8009d02:	2008      	movs	r0, #8
 8009d04:	f003 f998 	bl	800d038 <pvPortMalloc>
 8009d08:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d059      	beq.n	8009dc4 <osTimerNew+0xe8>
      callb->func = func;
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8009d1c:	7afb      	ldrb	r3, [r7, #11]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d102      	bne.n	8009d28 <osTimerNew+0x4c>
        reload = pdFALSE;
 8009d22:	2300      	movs	r3, #0
 8009d24:	61fb      	str	r3, [r7, #28]
 8009d26:	e001      	b.n	8009d2c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8009d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d30:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8009d32:	2300      	movs	r3, #0
 8009d34:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d01c      	beq.n	8009d76 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d002      	beq.n	8009d4a <osTimerNew+0x6e>
          name = attr->name;
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d006      	beq.n	8009d60 <osTimerNew+0x84>
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	68db      	ldr	r3, [r3, #12]
 8009d56:	2b2b      	cmp	r3, #43	; 0x2b
 8009d58:	d902      	bls.n	8009d60 <osTimerNew+0x84>
          mem = 1;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	61bb      	str	r3, [r7, #24]
 8009d5e:	e00c      	b.n	8009d7a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d108      	bne.n	8009d7a <osTimerNew+0x9e>
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d104      	bne.n	8009d7a <osTimerNew+0x9e>
            mem = 0;
 8009d70:	2300      	movs	r3, #0
 8009d72:	61bb      	str	r3, [r7, #24]
 8009d74:	e001      	b.n	8009d7a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8009d76:	2300      	movs	r3, #0
 8009d78:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009d7a:	69bb      	ldr	r3, [r7, #24]
 8009d7c:	2b01      	cmp	r3, #1
 8009d7e:	d10c      	bne.n	8009d9a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	9301      	str	r3, [sp, #4]
 8009d86:	4b12      	ldr	r3, [pc, #72]	; (8009dd0 <osTimerNew+0xf4>)
 8009d88:	9300      	str	r3, [sp, #0]
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	69fa      	ldr	r2, [r7, #28]
 8009d8e:	2101      	movs	r1, #1
 8009d90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009d92:	f002 fb66 	bl	800c462 <xTimerCreateStatic>
 8009d96:	6238      	str	r0, [r7, #32]
 8009d98:	e00b      	b.n	8009db2 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8009d9a:	69bb      	ldr	r3, [r7, #24]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d108      	bne.n	8009db2 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8009da0:	4b0b      	ldr	r3, [pc, #44]	; (8009dd0 <osTimerNew+0xf4>)
 8009da2:	9300      	str	r3, [sp, #0]
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	69fa      	ldr	r2, [r7, #28]
 8009da8:	2101      	movs	r1, #1
 8009daa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009dac:	f002 fb38 	bl	800c420 <xTimerCreate>
 8009db0:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8009db2:	6a3b      	ldr	r3, [r7, #32]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d105      	bne.n	8009dc4 <osTimerNew+0xe8>
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d002      	beq.n	8009dc4 <osTimerNew+0xe8>
        vPortFree (callb);
 8009dbe:	6978      	ldr	r0, [r7, #20]
 8009dc0:	f003 fa06 	bl	800d1d0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009dc4:	6a3b      	ldr	r3, [r7, #32]
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	3728      	adds	r7, #40	; 0x28
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}
 8009dce:	bf00      	nop
 8009dd0:	08009cb3 	.word	0x08009cb3

08009dd4 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b088      	sub	sp, #32
 8009dd8:	af02      	add	r7, sp, #8
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009de2:	f3ef 8305 	mrs	r3, IPSR
 8009de6:	60fb      	str	r3, [r7, #12]
  return(result);
 8009de8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d003      	beq.n	8009df6 <osTimerStart+0x22>
    stat = osErrorISR;
 8009dee:	f06f 0305 	mvn.w	r3, #5
 8009df2:	617b      	str	r3, [r7, #20]
 8009df4:	e017      	b.n	8009e26 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d103      	bne.n	8009e04 <osTimerStart+0x30>
    stat = osErrorParameter;
 8009dfc:	f06f 0303 	mvn.w	r3, #3
 8009e00:	617b      	str	r3, [r7, #20]
 8009e02:	e010      	b.n	8009e26 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8009e04:	2300      	movs	r3, #0
 8009e06:	9300      	str	r3, [sp, #0]
 8009e08:	2300      	movs	r3, #0
 8009e0a:	683a      	ldr	r2, [r7, #0]
 8009e0c:	2104      	movs	r1, #4
 8009e0e:	6938      	ldr	r0, [r7, #16]
 8009e10:	f002 fba0 	bl	800c554 <xTimerGenericCommand>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b01      	cmp	r3, #1
 8009e18:	d102      	bne.n	8009e20 <osTimerStart+0x4c>
      stat = osOK;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	617b      	str	r3, [r7, #20]
 8009e1e:	e002      	b.n	8009e26 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8009e20:	f06f 0302 	mvn.w	r3, #2
 8009e24:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009e26:	697b      	ldr	r3, [r7, #20]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3718      	adds	r7, #24
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b08a      	sub	sp, #40	; 0x28
 8009e34:	af02      	add	r7, sp, #8
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e40:	f3ef 8305 	mrs	r3, IPSR
 8009e44:	613b      	str	r3, [r7, #16]
  return(result);
 8009e46:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d175      	bne.n	8009f38 <osSemaphoreNew+0x108>
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d072      	beq.n	8009f38 <osSemaphoreNew+0x108>
 8009e52:	68ba      	ldr	r2, [r7, #8]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d86e      	bhi.n	8009f38 <osSemaphoreNew+0x108>
    mem = -1;
 8009e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d015      	beq.n	8009e92 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d006      	beq.n	8009e7c <osSemaphoreNew+0x4c>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	2b4f      	cmp	r3, #79	; 0x4f
 8009e74:	d902      	bls.n	8009e7c <osSemaphoreNew+0x4c>
        mem = 1;
 8009e76:	2301      	movs	r3, #1
 8009e78:	61bb      	str	r3, [r7, #24]
 8009e7a:	e00c      	b.n	8009e96 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d108      	bne.n	8009e96 <osSemaphoreNew+0x66>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	68db      	ldr	r3, [r3, #12]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d104      	bne.n	8009e96 <osSemaphoreNew+0x66>
          mem = 0;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	61bb      	str	r3, [r7, #24]
 8009e90:	e001      	b.n	8009e96 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009e92:	2300      	movs	r3, #0
 8009e94:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009e96:	69bb      	ldr	r3, [r7, #24]
 8009e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e9c:	d04c      	beq.n	8009f38 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d128      	bne.n	8009ef6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	d10a      	bne.n	8009ec0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	2203      	movs	r2, #3
 8009eb0:	9200      	str	r2, [sp, #0]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	2100      	movs	r1, #0
 8009eb6:	2001      	movs	r0, #1
 8009eb8:	f000 fa9e 	bl	800a3f8 <xQueueGenericCreateStatic>
 8009ebc:	61f8      	str	r0, [r7, #28]
 8009ebe:	e005      	b.n	8009ecc <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009ec0:	2203      	movs	r2, #3
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	2001      	movs	r0, #1
 8009ec6:	f000 fb0f 	bl	800a4e8 <xQueueGenericCreate>
 8009eca:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d022      	beq.n	8009f18 <osSemaphoreNew+0xe8>
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d01f      	beq.n	8009f18 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009ed8:	2300      	movs	r3, #0
 8009eda:	2200      	movs	r2, #0
 8009edc:	2100      	movs	r1, #0
 8009ede:	69f8      	ldr	r0, [r7, #28]
 8009ee0:	f000 fbca 	bl	800a678 <xQueueGenericSend>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d016      	beq.n	8009f18 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009eea:	69f8      	ldr	r0, [r7, #28]
 8009eec:	f001 f856 	bl	800af9c <vQueueDelete>
            hSemaphore = NULL;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	61fb      	str	r3, [r7, #28]
 8009ef4:	e010      	b.n	8009f18 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d108      	bne.n	8009f0e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	689b      	ldr	r3, [r3, #8]
 8009f00:	461a      	mov	r2, r3
 8009f02:	68b9      	ldr	r1, [r7, #8]
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f000 fb4c 	bl	800a5a2 <xQueueCreateCountingSemaphoreStatic>
 8009f0a:	61f8      	str	r0, [r7, #28]
 8009f0c:	e004      	b.n	8009f18 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009f0e:	68b9      	ldr	r1, [r7, #8]
 8009f10:	68f8      	ldr	r0, [r7, #12]
 8009f12:	f000 fb7d 	bl	800a610 <xQueueCreateCountingSemaphore>
 8009f16:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009f18:	69fb      	ldr	r3, [r7, #28]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d00c      	beq.n	8009f38 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d003      	beq.n	8009f2c <osSemaphoreNew+0xfc>
          name = attr->name;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	617b      	str	r3, [r7, #20]
 8009f2a:	e001      	b.n	8009f30 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009f30:	6979      	ldr	r1, [r7, #20]
 8009f32:	69f8      	ldr	r0, [r7, #28]
 8009f34:	f001 f97e 	bl	800b234 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009f38:	69fb      	ldr	r3, [r7, #28]
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3720      	adds	r7, #32
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
	...

08009f44 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b086      	sub	sp, #24
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
 8009f4c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009f52:	2300      	movs	r3, #0
 8009f54:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d103      	bne.n	8009f64 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009f5c:	f06f 0303 	mvn.w	r3, #3
 8009f60:	617b      	str	r3, [r7, #20]
 8009f62:	e039      	b.n	8009fd8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f64:	f3ef 8305 	mrs	r3, IPSR
 8009f68:	60fb      	str	r3, [r7, #12]
  return(result);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d022      	beq.n	8009fb6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d003      	beq.n	8009f7e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009f76:	f06f 0303 	mvn.w	r3, #3
 8009f7a:	617b      	str	r3, [r7, #20]
 8009f7c:	e02c      	b.n	8009fd8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009f82:	f107 0308 	add.w	r3, r7, #8
 8009f86:	461a      	mov	r2, r3
 8009f88:	2100      	movs	r1, #0
 8009f8a:	6938      	ldr	r0, [r7, #16]
 8009f8c:	f000 ff86 	bl	800ae9c <xQueueReceiveFromISR>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b01      	cmp	r3, #1
 8009f94:	d003      	beq.n	8009f9e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009f96:	f06f 0302 	mvn.w	r3, #2
 8009f9a:	617b      	str	r3, [r7, #20]
 8009f9c:	e01c      	b.n	8009fd8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d019      	beq.n	8009fd8 <osSemaphoreAcquire+0x94>
 8009fa4:	4b0f      	ldr	r3, [pc, #60]	; (8009fe4 <osSemaphoreAcquire+0xa0>)
 8009fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009faa:	601a      	str	r2, [r3, #0]
 8009fac:	f3bf 8f4f 	dsb	sy
 8009fb0:	f3bf 8f6f 	isb	sy
 8009fb4:	e010      	b.n	8009fd8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009fb6:	6839      	ldr	r1, [r7, #0]
 8009fb8:	6938      	ldr	r0, [r7, #16]
 8009fba:	f000 fe63 	bl	800ac84 <xQueueSemaphoreTake>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d009      	beq.n	8009fd8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d003      	beq.n	8009fd2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009fca:	f06f 0301 	mvn.w	r3, #1
 8009fce:	617b      	str	r3, [r7, #20]
 8009fd0:	e002      	b.n	8009fd8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009fd2:	f06f 0302 	mvn.w	r3, #2
 8009fd6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009fd8:	697b      	ldr	r3, [r7, #20]
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3718      	adds	r7, #24
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	e000ed04 	.word	0xe000ed04

08009fe8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b086      	sub	sp, #24
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d103      	bne.n	800a006 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009ffe:	f06f 0303 	mvn.w	r3, #3
 800a002:	617b      	str	r3, [r7, #20]
 800a004:	e02c      	b.n	800a060 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a006:	f3ef 8305 	mrs	r3, IPSR
 800a00a:	60fb      	str	r3, [r7, #12]
  return(result);
 800a00c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d01a      	beq.n	800a048 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800a012:	2300      	movs	r3, #0
 800a014:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800a016:	f107 0308 	add.w	r3, r7, #8
 800a01a:	4619      	mov	r1, r3
 800a01c:	6938      	ldr	r0, [r7, #16]
 800a01e:	f000 fcc4 	bl	800a9aa <xQueueGiveFromISR>
 800a022:	4603      	mov	r3, r0
 800a024:	2b01      	cmp	r3, #1
 800a026:	d003      	beq.n	800a030 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800a028:	f06f 0302 	mvn.w	r3, #2
 800a02c:	617b      	str	r3, [r7, #20]
 800a02e:	e017      	b.n	800a060 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d014      	beq.n	800a060 <osSemaphoreRelease+0x78>
 800a036:	4b0d      	ldr	r3, [pc, #52]	; (800a06c <osSemaphoreRelease+0x84>)
 800a038:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a03c:	601a      	str	r2, [r3, #0]
 800a03e:	f3bf 8f4f 	dsb	sy
 800a042:	f3bf 8f6f 	isb	sy
 800a046:	e00b      	b.n	800a060 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800a048:	2300      	movs	r3, #0
 800a04a:	2200      	movs	r2, #0
 800a04c:	2100      	movs	r1, #0
 800a04e:	6938      	ldr	r0, [r7, #16]
 800a050:	f000 fb12 	bl	800a678 <xQueueGenericSend>
 800a054:	4603      	mov	r3, r0
 800a056:	2b01      	cmp	r3, #1
 800a058:	d002      	beq.n	800a060 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800a05a:	f06f 0302 	mvn.w	r3, #2
 800a05e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800a060:	697b      	ldr	r3, [r7, #20]
}
 800a062:	4618      	mov	r0, r3
 800a064:	3718      	adds	r7, #24
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
 800a06a:	bf00      	nop
 800a06c:	e000ed04 	.word	0xe000ed04

0800a070 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a070:	b580      	push	{r7, lr}
 800a072:	b08a      	sub	sp, #40	; 0x28
 800a074:	af02      	add	r7, sp, #8
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a07c:	2300      	movs	r3, #0
 800a07e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a080:	f3ef 8305 	mrs	r3, IPSR
 800a084:	613b      	str	r3, [r7, #16]
  return(result);
 800a086:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d15f      	bne.n	800a14c <osMessageQueueNew+0xdc>
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d05c      	beq.n	800a14c <osMessageQueueNew+0xdc>
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d059      	beq.n	800a14c <osMessageQueueNew+0xdc>
    mem = -1;
 800a098:	f04f 33ff 	mov.w	r3, #4294967295
 800a09c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d029      	beq.n	800a0f8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	689b      	ldr	r3, [r3, #8]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d012      	beq.n	800a0d2 <osMessageQueueNew+0x62>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	68db      	ldr	r3, [r3, #12]
 800a0b0:	2b4f      	cmp	r3, #79	; 0x4f
 800a0b2:	d90e      	bls.n	800a0d2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d00a      	beq.n	800a0d2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	695a      	ldr	r2, [r3, #20]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	68b9      	ldr	r1, [r7, #8]
 800a0c4:	fb01 f303 	mul.w	r3, r1, r3
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d302      	bcc.n	800a0d2 <osMessageQueueNew+0x62>
        mem = 1;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	61bb      	str	r3, [r7, #24]
 800a0d0:	e014      	b.n	800a0fc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d110      	bne.n	800a0fc <osMessageQueueNew+0x8c>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d10c      	bne.n	800a0fc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d108      	bne.n	800a0fc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d104      	bne.n	800a0fc <osMessageQueueNew+0x8c>
          mem = 0;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	61bb      	str	r3, [r7, #24]
 800a0f6:	e001      	b.n	800a0fc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d10b      	bne.n	800a11a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	691a      	ldr	r2, [r3, #16]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	2100      	movs	r1, #0
 800a10c:	9100      	str	r1, [sp, #0]
 800a10e:	68b9      	ldr	r1, [r7, #8]
 800a110:	68f8      	ldr	r0, [r7, #12]
 800a112:	f000 f971 	bl	800a3f8 <xQueueGenericCreateStatic>
 800a116:	61f8      	str	r0, [r7, #28]
 800a118:	e008      	b.n	800a12c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d105      	bne.n	800a12c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a120:	2200      	movs	r2, #0
 800a122:	68b9      	ldr	r1, [r7, #8]
 800a124:	68f8      	ldr	r0, [r7, #12]
 800a126:	f000 f9df 	bl	800a4e8 <xQueueGenericCreate>
 800a12a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d00c      	beq.n	800a14c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d003      	beq.n	800a140 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	617b      	str	r3, [r7, #20]
 800a13e:	e001      	b.n	800a144 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a140:	2300      	movs	r3, #0
 800a142:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a144:	6979      	ldr	r1, [r7, #20]
 800a146:	69f8      	ldr	r0, [r7, #28]
 800a148:	f001 f874 	bl	800b234 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a14c:	69fb      	ldr	r3, [r7, #28]
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3720      	adds	r7, #32
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
	...

0800a158 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a158:	b480      	push	{r7}
 800a15a:	b085      	sub	sp, #20
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	60f8      	str	r0, [r7, #12]
 800a160:	60b9      	str	r1, [r7, #8]
 800a162:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	4a07      	ldr	r2, [pc, #28]	; (800a184 <vApplicationGetIdleTaskMemory+0x2c>)
 800a168:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	4a06      	ldr	r2, [pc, #24]	; (800a188 <vApplicationGetIdleTaskMemory+0x30>)
 800a16e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2280      	movs	r2, #128	; 0x80
 800a174:	601a      	str	r2, [r3, #0]
}
 800a176:	bf00      	nop
 800a178:	3714      	adds	r7, #20
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	200001a0 	.word	0x200001a0
 800a188:	2000025c 	.word	0x2000025c

0800a18c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a18c:	b480      	push	{r7}
 800a18e:	b085      	sub	sp, #20
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	4a07      	ldr	r2, [pc, #28]	; (800a1b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800a19c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	4a06      	ldr	r2, [pc, #24]	; (800a1bc <vApplicationGetTimerTaskMemory+0x30>)
 800a1a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a1aa:	601a      	str	r2, [r3, #0]
}
 800a1ac:	bf00      	nop
 800a1ae:	3714      	adds	r7, #20
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr
 800a1b8:	2000045c 	.word	0x2000045c
 800a1bc:	20000518 	.word	0x20000518

0800a1c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b083      	sub	sp, #12
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f103 0208 	add.w	r2, r3, #8
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f103 0208 	add.w	r2, r3, #8
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f103 0208 	add.w	r2, r3, #8
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a1f4:	bf00      	nop
 800a1f6:	370c      	adds	r7, #12
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a200:	b480      	push	{r7}
 800a202:	b083      	sub	sp, #12
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a20e:	bf00      	nop
 800a210:	370c      	adds	r7, #12
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr

0800a21a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a21a:	b480      	push	{r7}
 800a21c:	b085      	sub	sp, #20
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
 800a222:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	68fa      	ldr	r2, [r7, #12]
 800a22e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	689a      	ldr	r2, [r3, #8]
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	683a      	ldr	r2, [r7, #0]
 800a244:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	687a      	ldr	r2, [r7, #4]
 800a24a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	1c5a      	adds	r2, r3, #1
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	601a      	str	r2, [r3, #0]
}
 800a256:	bf00      	nop
 800a258:	3714      	adds	r7, #20
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr

0800a262 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a262:	b480      	push	{r7}
 800a264:	b085      	sub	sp, #20
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
 800a26a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a278:	d103      	bne.n	800a282 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	691b      	ldr	r3, [r3, #16]
 800a27e:	60fb      	str	r3, [r7, #12]
 800a280:	e00c      	b.n	800a29c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	3308      	adds	r3, #8
 800a286:	60fb      	str	r3, [r7, #12]
 800a288:	e002      	b.n	800a290 <vListInsert+0x2e>
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	60fb      	str	r3, [r7, #12]
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	68ba      	ldr	r2, [r7, #8]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d2f6      	bcs.n	800a28a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	685a      	ldr	r2, [r3, #4]
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	683a      	ldr	r2, [r7, #0]
 800a2aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	68fa      	ldr	r2, [r7, #12]
 800a2b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	683a      	ldr	r2, [r7, #0]
 800a2b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	687a      	ldr	r2, [r7, #4]
 800a2bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	1c5a      	adds	r2, r3, #1
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	601a      	str	r2, [r3, #0]
}
 800a2c8:	bf00      	nop
 800a2ca:	3714      	adds	r7, #20
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr

0800a2d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	691b      	ldr	r3, [r3, #16]
 800a2e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	6892      	ldr	r2, [r2, #8]
 800a2ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	689b      	ldr	r3, [r3, #8]
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	6852      	ldr	r2, [r2, #4]
 800a2f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d103      	bne.n	800a308 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	689a      	ldr	r2, [r3, #8]
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2200      	movs	r2, #0
 800a30c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	1e5a      	subs	r2, r3, #1
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3714      	adds	r7, #20
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr

0800a328 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d10a      	bne.n	800a352 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a33c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a340:	f383 8811 	msr	BASEPRI, r3
 800a344:	f3bf 8f6f 	isb	sy
 800a348:	f3bf 8f4f 	dsb	sy
 800a34c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a34e:	bf00      	nop
 800a350:	e7fe      	b.n	800a350 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a352:	f002 fd4f 	bl	800cdf4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a35e:	68f9      	ldr	r1, [r7, #12]
 800a360:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a362:	fb01 f303 	mul.w	r3, r1, r3
 800a366:	441a      	add	r2, r3
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2200      	movs	r2, #0
 800a370:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681a      	ldr	r2, [r3, #0]
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a382:	3b01      	subs	r3, #1
 800a384:	68f9      	ldr	r1, [r7, #12]
 800a386:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a388:	fb01 f303 	mul.w	r3, r1, r3
 800a38c:	441a      	add	r2, r3
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	22ff      	movs	r2, #255	; 0xff
 800a396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	22ff      	movs	r2, #255	; 0xff
 800a39e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d114      	bne.n	800a3d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	691b      	ldr	r3, [r3, #16]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d01a      	beq.n	800a3e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	3310      	adds	r3, #16
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f001 fc4b 	bl	800bc50 <xTaskRemoveFromEventList>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d012      	beq.n	800a3e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a3c0:	4b0c      	ldr	r3, [pc, #48]	; (800a3f4 <xQueueGenericReset+0xcc>)
 800a3c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3c6:	601a      	str	r2, [r3, #0]
 800a3c8:	f3bf 8f4f 	dsb	sy
 800a3cc:	f3bf 8f6f 	isb	sy
 800a3d0:	e009      	b.n	800a3e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	3310      	adds	r3, #16
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	f7ff fef2 	bl	800a1c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	3324      	adds	r3, #36	; 0x24
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f7ff feed 	bl	800a1c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a3e6:	f002 fd35 	bl	800ce54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a3ea:	2301      	movs	r3, #1
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	e000ed04 	.word	0xe000ed04

0800a3f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b08e      	sub	sp, #56	; 0x38
 800a3fc:	af02      	add	r7, sp, #8
 800a3fe:	60f8      	str	r0, [r7, #12]
 800a400:	60b9      	str	r1, [r7, #8]
 800a402:	607a      	str	r2, [r7, #4]
 800a404:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d10a      	bne.n	800a422 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a410:	f383 8811 	msr	BASEPRI, r3
 800a414:	f3bf 8f6f 	isb	sy
 800a418:	f3bf 8f4f 	dsb	sy
 800a41c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a41e:	bf00      	nop
 800a420:	e7fe      	b.n	800a420 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d10a      	bne.n	800a43e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a42c:	f383 8811 	msr	BASEPRI, r3
 800a430:	f3bf 8f6f 	isb	sy
 800a434:	f3bf 8f4f 	dsb	sy
 800a438:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a43a:	bf00      	nop
 800a43c:	e7fe      	b.n	800a43c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d002      	beq.n	800a44a <xQueueGenericCreateStatic+0x52>
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d001      	beq.n	800a44e <xQueueGenericCreateStatic+0x56>
 800a44a:	2301      	movs	r3, #1
 800a44c:	e000      	b.n	800a450 <xQueueGenericCreateStatic+0x58>
 800a44e:	2300      	movs	r3, #0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d10a      	bne.n	800a46a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a458:	f383 8811 	msr	BASEPRI, r3
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	623b      	str	r3, [r7, #32]
}
 800a466:	bf00      	nop
 800a468:	e7fe      	b.n	800a468 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d102      	bne.n	800a476 <xQueueGenericCreateStatic+0x7e>
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d101      	bne.n	800a47a <xQueueGenericCreateStatic+0x82>
 800a476:	2301      	movs	r3, #1
 800a478:	e000      	b.n	800a47c <xQueueGenericCreateStatic+0x84>
 800a47a:	2300      	movs	r3, #0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d10a      	bne.n	800a496 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a484:	f383 8811 	msr	BASEPRI, r3
 800a488:	f3bf 8f6f 	isb	sy
 800a48c:	f3bf 8f4f 	dsb	sy
 800a490:	61fb      	str	r3, [r7, #28]
}
 800a492:	bf00      	nop
 800a494:	e7fe      	b.n	800a494 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a496:	2350      	movs	r3, #80	; 0x50
 800a498:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a49a:	697b      	ldr	r3, [r7, #20]
 800a49c:	2b50      	cmp	r3, #80	; 0x50
 800a49e:	d00a      	beq.n	800a4b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a4a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a4:	f383 8811 	msr	BASEPRI, r3
 800a4a8:	f3bf 8f6f 	isb	sy
 800a4ac:	f3bf 8f4f 	dsb	sy
 800a4b0:	61bb      	str	r3, [r7, #24]
}
 800a4b2:	bf00      	nop
 800a4b4:	e7fe      	b.n	800a4b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a4b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a4bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d00d      	beq.n	800a4de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a4c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a4ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	4613      	mov	r3, r2
 800a4d4:	687a      	ldr	r2, [r7, #4]
 800a4d6:	68b9      	ldr	r1, [r7, #8]
 800a4d8:	68f8      	ldr	r0, [r7, #12]
 800a4da:	f000 f83f 	bl	800a55c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a4de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3730      	adds	r7, #48	; 0x30
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b08a      	sub	sp, #40	; 0x28
 800a4ec:	af02      	add	r7, sp, #8
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	60b9      	str	r1, [r7, #8]
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d10a      	bne.n	800a512 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a4fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a500:	f383 8811 	msr	BASEPRI, r3
 800a504:	f3bf 8f6f 	isb	sy
 800a508:	f3bf 8f4f 	dsb	sy
 800a50c:	613b      	str	r3, [r7, #16]
}
 800a50e:	bf00      	nop
 800a510:	e7fe      	b.n	800a510 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	68ba      	ldr	r2, [r7, #8]
 800a516:	fb02 f303 	mul.w	r3, r2, r3
 800a51a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	3350      	adds	r3, #80	; 0x50
 800a520:	4618      	mov	r0, r3
 800a522:	f002 fd89 	bl	800d038 <pvPortMalloc>
 800a526:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a528:	69bb      	ldr	r3, [r7, #24]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d011      	beq.n	800a552 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	3350      	adds	r3, #80	; 0x50
 800a536:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	2200      	movs	r2, #0
 800a53c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a540:	79fa      	ldrb	r2, [r7, #7]
 800a542:	69bb      	ldr	r3, [r7, #24]
 800a544:	9300      	str	r3, [sp, #0]
 800a546:	4613      	mov	r3, r2
 800a548:	697a      	ldr	r2, [r7, #20]
 800a54a:	68b9      	ldr	r1, [r7, #8]
 800a54c:	68f8      	ldr	r0, [r7, #12]
 800a54e:	f000 f805 	bl	800a55c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a552:	69bb      	ldr	r3, [r7, #24]
	}
 800a554:	4618      	mov	r0, r3
 800a556:	3720      	adds	r7, #32
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}

0800a55c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b084      	sub	sp, #16
 800a560:	af00      	add	r7, sp, #0
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	607a      	str	r2, [r7, #4]
 800a568:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d103      	bne.n	800a578 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a570:	69bb      	ldr	r3, [r7, #24]
 800a572:	69ba      	ldr	r2, [r7, #24]
 800a574:	601a      	str	r2, [r3, #0]
 800a576:	e002      	b.n	800a57e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a578:	69bb      	ldr	r3, [r7, #24]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a57e:	69bb      	ldr	r3, [r7, #24]
 800a580:	68fa      	ldr	r2, [r7, #12]
 800a582:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	68ba      	ldr	r2, [r7, #8]
 800a588:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a58a:	2101      	movs	r1, #1
 800a58c:	69b8      	ldr	r0, [r7, #24]
 800a58e:	f7ff fecb 	bl	800a328 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	78fa      	ldrb	r2, [r7, #3]
 800a596:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a59a:	bf00      	nop
 800a59c:	3710      	adds	r7, #16
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}

0800a5a2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a5a2:	b580      	push	{r7, lr}
 800a5a4:	b08a      	sub	sp, #40	; 0x28
 800a5a6:	af02      	add	r7, sp, #8
 800a5a8:	60f8      	str	r0, [r7, #12]
 800a5aa:	60b9      	str	r1, [r7, #8]
 800a5ac:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10a      	bne.n	800a5ca <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b8:	f383 8811 	msr	BASEPRI, r3
 800a5bc:	f3bf 8f6f 	isb	sy
 800a5c0:	f3bf 8f4f 	dsb	sy
 800a5c4:	61bb      	str	r3, [r7, #24]
}
 800a5c6:	bf00      	nop
 800a5c8:	e7fe      	b.n	800a5c8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a5ca:	68ba      	ldr	r2, [r7, #8]
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d90a      	bls.n	800a5e8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a5d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d6:	f383 8811 	msr	BASEPRI, r3
 800a5da:	f3bf 8f6f 	isb	sy
 800a5de:	f3bf 8f4f 	dsb	sy
 800a5e2:	617b      	str	r3, [r7, #20]
}
 800a5e4:	bf00      	nop
 800a5e6:	e7fe      	b.n	800a5e6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a5e8:	2302      	movs	r3, #2
 800a5ea:	9300      	str	r3, [sp, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	68f8      	ldr	r0, [r7, #12]
 800a5f4:	f7ff ff00 	bl	800a3f8 <xQueueGenericCreateStatic>
 800a5f8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d002      	beq.n	800a606 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a600:	69fb      	ldr	r3, [r7, #28]
 800a602:	68ba      	ldr	r2, [r7, #8]
 800a604:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a606:	69fb      	ldr	r3, [r7, #28]
	}
 800a608:	4618      	mov	r0, r3
 800a60a:	3720      	adds	r7, #32
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a610:	b580      	push	{r7, lr}
 800a612:	b086      	sub	sp, #24
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
 800a618:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d10a      	bne.n	800a636 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	613b      	str	r3, [r7, #16]
}
 800a632:	bf00      	nop
 800a634:	e7fe      	b.n	800a634 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a636:	683a      	ldr	r2, [r7, #0]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d90a      	bls.n	800a654 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a63e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a642:	f383 8811 	msr	BASEPRI, r3
 800a646:	f3bf 8f6f 	isb	sy
 800a64a:	f3bf 8f4f 	dsb	sy
 800a64e:	60fb      	str	r3, [r7, #12]
}
 800a650:	bf00      	nop
 800a652:	e7fe      	b.n	800a652 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a654:	2202      	movs	r2, #2
 800a656:	2100      	movs	r1, #0
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f7ff ff45 	bl	800a4e8 <xQueueGenericCreate>
 800a65e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d002      	beq.n	800a66c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	683a      	ldr	r2, [r7, #0]
 800a66a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a66c:	697b      	ldr	r3, [r7, #20]
	}
 800a66e:	4618      	mov	r0, r3
 800a670:	3718      	adds	r7, #24
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
	...

0800a678 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b08e      	sub	sp, #56	; 0x38
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	607a      	str	r2, [r7, #4]
 800a684:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a686:	2300      	movs	r3, #0
 800a688:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a690:	2b00      	cmp	r3, #0
 800a692:	d10a      	bne.n	800a6aa <xQueueGenericSend+0x32>
	__asm volatile
 800a694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a698:	f383 8811 	msr	BASEPRI, r3
 800a69c:	f3bf 8f6f 	isb	sy
 800a6a0:	f3bf 8f4f 	dsb	sy
 800a6a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a6a6:	bf00      	nop
 800a6a8:	e7fe      	b.n	800a6a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d103      	bne.n	800a6b8 <xQueueGenericSend+0x40>
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d101      	bne.n	800a6bc <xQueueGenericSend+0x44>
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e000      	b.n	800a6be <xQueueGenericSend+0x46>
 800a6bc:	2300      	movs	r3, #0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d10a      	bne.n	800a6d8 <xQueueGenericSend+0x60>
	__asm volatile
 800a6c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c6:	f383 8811 	msr	BASEPRI, r3
 800a6ca:	f3bf 8f6f 	isb	sy
 800a6ce:	f3bf 8f4f 	dsb	sy
 800a6d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a6d4:	bf00      	nop
 800a6d6:	e7fe      	b.n	800a6d6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	2b02      	cmp	r3, #2
 800a6dc:	d103      	bne.n	800a6e6 <xQueueGenericSend+0x6e>
 800a6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d101      	bne.n	800a6ea <xQueueGenericSend+0x72>
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	e000      	b.n	800a6ec <xQueueGenericSend+0x74>
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d10a      	bne.n	800a706 <xQueueGenericSend+0x8e>
	__asm volatile
 800a6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f4:	f383 8811 	msr	BASEPRI, r3
 800a6f8:	f3bf 8f6f 	isb	sy
 800a6fc:	f3bf 8f4f 	dsb	sy
 800a700:	623b      	str	r3, [r7, #32]
}
 800a702:	bf00      	nop
 800a704:	e7fe      	b.n	800a704 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a706:	f001 fc65 	bl	800bfd4 <xTaskGetSchedulerState>
 800a70a:	4603      	mov	r3, r0
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d102      	bne.n	800a716 <xQueueGenericSend+0x9e>
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d101      	bne.n	800a71a <xQueueGenericSend+0xa2>
 800a716:	2301      	movs	r3, #1
 800a718:	e000      	b.n	800a71c <xQueueGenericSend+0xa4>
 800a71a:	2300      	movs	r3, #0
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d10a      	bne.n	800a736 <xQueueGenericSend+0xbe>
	__asm volatile
 800a720:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a724:	f383 8811 	msr	BASEPRI, r3
 800a728:	f3bf 8f6f 	isb	sy
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	61fb      	str	r3, [r7, #28]
}
 800a732:	bf00      	nop
 800a734:	e7fe      	b.n	800a734 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a736:	f002 fb5d 	bl	800cdf4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a73c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a742:	429a      	cmp	r2, r3
 800a744:	d302      	bcc.n	800a74c <xQueueGenericSend+0xd4>
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	2b02      	cmp	r3, #2
 800a74a:	d129      	bne.n	800a7a0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a74c:	683a      	ldr	r2, [r7, #0]
 800a74e:	68b9      	ldr	r1, [r7, #8]
 800a750:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a752:	f000 fc5e 	bl	800b012 <prvCopyDataToQueue>
 800a756:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d010      	beq.n	800a782 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a762:	3324      	adds	r3, #36	; 0x24
 800a764:	4618      	mov	r0, r3
 800a766:	f001 fa73 	bl	800bc50 <xTaskRemoveFromEventList>
 800a76a:	4603      	mov	r3, r0
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d013      	beq.n	800a798 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a770:	4b3f      	ldr	r3, [pc, #252]	; (800a870 <xQueueGenericSend+0x1f8>)
 800a772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a776:	601a      	str	r2, [r3, #0]
 800a778:	f3bf 8f4f 	dsb	sy
 800a77c:	f3bf 8f6f 	isb	sy
 800a780:	e00a      	b.n	800a798 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a784:	2b00      	cmp	r3, #0
 800a786:	d007      	beq.n	800a798 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a788:	4b39      	ldr	r3, [pc, #228]	; (800a870 <xQueueGenericSend+0x1f8>)
 800a78a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a78e:	601a      	str	r2, [r3, #0]
 800a790:	f3bf 8f4f 	dsb	sy
 800a794:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a798:	f002 fb5c 	bl	800ce54 <vPortExitCritical>
				return pdPASS;
 800a79c:	2301      	movs	r3, #1
 800a79e:	e063      	b.n	800a868 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d103      	bne.n	800a7ae <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7a6:	f002 fb55 	bl	800ce54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	e05c      	b.n	800a868 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d106      	bne.n	800a7c2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a7b4:	f107 0314 	add.w	r3, r7, #20
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f001 faad 	bl	800bd18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a7c2:	f002 fb47 	bl	800ce54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a7c6:	f001 f819 	bl	800b7fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a7ca:	f002 fb13 	bl	800cdf4 <vPortEnterCritical>
 800a7ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a7d4:	b25b      	sxtb	r3, r3
 800a7d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7da:	d103      	bne.n	800a7e4 <xQueueGenericSend+0x16c>
 800a7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7de:	2200      	movs	r2, #0
 800a7e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a7e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7ea:	b25b      	sxtb	r3, r3
 800a7ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7f0:	d103      	bne.n	800a7fa <xQueueGenericSend+0x182>
 800a7f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a7fa:	f002 fb2b 	bl	800ce54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a7fe:	1d3a      	adds	r2, r7, #4
 800a800:	f107 0314 	add.w	r3, r7, #20
 800a804:	4611      	mov	r1, r2
 800a806:	4618      	mov	r0, r3
 800a808:	f001 fa9c 	bl	800bd44 <xTaskCheckForTimeOut>
 800a80c:	4603      	mov	r3, r0
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d124      	bne.n	800a85c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a812:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a814:	f000 fcf5 	bl	800b202 <prvIsQueueFull>
 800a818:	4603      	mov	r3, r0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d018      	beq.n	800a850 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a820:	3310      	adds	r3, #16
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	4611      	mov	r1, r2
 800a826:	4618      	mov	r0, r3
 800a828:	f001 f9c2 	bl	800bbb0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a82c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a82e:	f000 fc80 	bl	800b132 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a832:	f000 fff1 	bl	800b818 <xTaskResumeAll>
 800a836:	4603      	mov	r3, r0
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f47f af7c 	bne.w	800a736 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a83e:	4b0c      	ldr	r3, [pc, #48]	; (800a870 <xQueueGenericSend+0x1f8>)
 800a840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a844:	601a      	str	r2, [r3, #0]
 800a846:	f3bf 8f4f 	dsb	sy
 800a84a:	f3bf 8f6f 	isb	sy
 800a84e:	e772      	b.n	800a736 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a850:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a852:	f000 fc6e 	bl	800b132 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a856:	f000 ffdf 	bl	800b818 <xTaskResumeAll>
 800a85a:	e76c      	b.n	800a736 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a85c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a85e:	f000 fc68 	bl	800b132 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a862:	f000 ffd9 	bl	800b818 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a866:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3738      	adds	r7, #56	; 0x38
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}
 800a870:	e000ed04 	.word	0xe000ed04

0800a874 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b090      	sub	sp, #64	; 0x40
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	607a      	str	r2, [r7, #4]
 800a880:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d10a      	bne.n	800a8a2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a890:	f383 8811 	msr	BASEPRI, r3
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	f3bf 8f4f 	dsb	sy
 800a89c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a89e:	bf00      	nop
 800a8a0:	e7fe      	b.n	800a8a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d103      	bne.n	800a8b0 <xQueueGenericSendFromISR+0x3c>
 800a8a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d101      	bne.n	800a8b4 <xQueueGenericSendFromISR+0x40>
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	e000      	b.n	800a8b6 <xQueueGenericSendFromISR+0x42>
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d10a      	bne.n	800a8d0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a8ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8be:	f383 8811 	msr	BASEPRI, r3
 800a8c2:	f3bf 8f6f 	isb	sy
 800a8c6:	f3bf 8f4f 	dsb	sy
 800a8ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a8cc:	bf00      	nop
 800a8ce:	e7fe      	b.n	800a8ce <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	2b02      	cmp	r3, #2
 800a8d4:	d103      	bne.n	800a8de <xQueueGenericSendFromISR+0x6a>
 800a8d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8da:	2b01      	cmp	r3, #1
 800a8dc:	d101      	bne.n	800a8e2 <xQueueGenericSendFromISR+0x6e>
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e000      	b.n	800a8e4 <xQueueGenericSendFromISR+0x70>
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d10a      	bne.n	800a8fe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ec:	f383 8811 	msr	BASEPRI, r3
 800a8f0:	f3bf 8f6f 	isb	sy
 800a8f4:	f3bf 8f4f 	dsb	sy
 800a8f8:	623b      	str	r3, [r7, #32]
}
 800a8fa:	bf00      	nop
 800a8fc:	e7fe      	b.n	800a8fc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a8fe:	f002 fb5b 	bl	800cfb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a902:	f3ef 8211 	mrs	r2, BASEPRI
 800a906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a90a:	f383 8811 	msr	BASEPRI, r3
 800a90e:	f3bf 8f6f 	isb	sy
 800a912:	f3bf 8f4f 	dsb	sy
 800a916:	61fa      	str	r2, [r7, #28]
 800a918:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a91a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a91c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a91e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a920:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a926:	429a      	cmp	r2, r3
 800a928:	d302      	bcc.n	800a930 <xQueueGenericSendFromISR+0xbc>
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	2b02      	cmp	r3, #2
 800a92e:	d12f      	bne.n	800a990 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a932:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a93a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a93c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a93e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a940:	683a      	ldr	r2, [r7, #0]
 800a942:	68b9      	ldr	r1, [r7, #8]
 800a944:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a946:	f000 fb64 	bl	800b012 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a94a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a94e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a952:	d112      	bne.n	800a97a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d016      	beq.n	800a98a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a95e:	3324      	adds	r3, #36	; 0x24
 800a960:	4618      	mov	r0, r3
 800a962:	f001 f975 	bl	800bc50 <xTaskRemoveFromEventList>
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d00e      	beq.n	800a98a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d00b      	beq.n	800a98a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2201      	movs	r2, #1
 800a976:	601a      	str	r2, [r3, #0]
 800a978:	e007      	b.n	800a98a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a97a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a97e:	3301      	adds	r3, #1
 800a980:	b2db      	uxtb	r3, r3
 800a982:	b25a      	sxtb	r2, r3
 800a984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a986:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a98a:	2301      	movs	r3, #1
 800a98c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a98e:	e001      	b.n	800a994 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a990:	2300      	movs	r3, #0
 800a992:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a996:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a99e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a9a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	3740      	adds	r7, #64	; 0x40
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd80      	pop	{r7, pc}

0800a9aa <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a9aa:	b580      	push	{r7, lr}
 800a9ac:	b08e      	sub	sp, #56	; 0x38
 800a9ae:	af00      	add	r7, sp, #0
 800a9b0:	6078      	str	r0, [r7, #4]
 800a9b2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d10a      	bne.n	800a9d4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800a9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c2:	f383 8811 	msr	BASEPRI, r3
 800a9c6:	f3bf 8f6f 	isb	sy
 800a9ca:	f3bf 8f4f 	dsb	sy
 800a9ce:	623b      	str	r3, [r7, #32]
}
 800a9d0:	bf00      	nop
 800a9d2:	e7fe      	b.n	800a9d2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a9d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00a      	beq.n	800a9f2 <xQueueGiveFromISR+0x48>
	__asm volatile
 800a9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e0:	f383 8811 	msr	BASEPRI, r3
 800a9e4:	f3bf 8f6f 	isb	sy
 800a9e8:	f3bf 8f4f 	dsb	sy
 800a9ec:	61fb      	str	r3, [r7, #28]
}
 800a9ee:	bf00      	nop
 800a9f0:	e7fe      	b.n	800a9f0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d103      	bne.n	800aa02 <xQueueGiveFromISR+0x58>
 800a9fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d101      	bne.n	800aa06 <xQueueGiveFromISR+0x5c>
 800aa02:	2301      	movs	r3, #1
 800aa04:	e000      	b.n	800aa08 <xQueueGiveFromISR+0x5e>
 800aa06:	2300      	movs	r3, #0
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d10a      	bne.n	800aa22 <xQueueGiveFromISR+0x78>
	__asm volatile
 800aa0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa10:	f383 8811 	msr	BASEPRI, r3
 800aa14:	f3bf 8f6f 	isb	sy
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	61bb      	str	r3, [r7, #24]
}
 800aa1e:	bf00      	nop
 800aa20:	e7fe      	b.n	800aa20 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa22:	f002 fac9 	bl	800cfb8 <vPortValidateInterruptPriority>
	__asm volatile
 800aa26:	f3ef 8211 	mrs	r2, BASEPRI
 800aa2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	617a      	str	r2, [r7, #20]
 800aa3c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800aa3e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa40:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa46:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800aa48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d22b      	bcs.n	800aaaa <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aa52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aa5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa5e:	1c5a      	adds	r2, r3, #1
 800aa60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa62:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aa64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aa68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6c:	d112      	bne.n	800aa94 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d016      	beq.n	800aaa4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa78:	3324      	adds	r3, #36	; 0x24
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	f001 f8e8 	bl	800bc50 <xTaskRemoveFromEventList>
 800aa80:	4603      	mov	r3, r0
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d00e      	beq.n	800aaa4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d00b      	beq.n	800aaa4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	2201      	movs	r2, #1
 800aa90:	601a      	str	r2, [r3, #0]
 800aa92:	e007      	b.n	800aaa4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aa94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aa98:	3301      	adds	r3, #1
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	b25a      	sxtb	r2, r3
 800aa9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	637b      	str	r3, [r7, #52]	; 0x34
 800aaa8:	e001      	b.n	800aaae <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	637b      	str	r3, [r7, #52]	; 0x34
 800aaae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aab0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	f383 8811 	msr	BASEPRI, r3
}
 800aab8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aaba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	3738      	adds	r7, #56	; 0x38
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}

0800aac4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b08c      	sub	sp, #48	; 0x30
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	60f8      	str	r0, [r7, #12]
 800aacc:	60b9      	str	r1, [r7, #8]
 800aace:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aad0:	2300      	movs	r3, #0
 800aad2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d10a      	bne.n	800aaf4 <xQueueReceive+0x30>
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	623b      	str	r3, [r7, #32]
}
 800aaf0:	bf00      	nop
 800aaf2:	e7fe      	b.n	800aaf2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d103      	bne.n	800ab02 <xQueueReceive+0x3e>
 800aafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aafc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d101      	bne.n	800ab06 <xQueueReceive+0x42>
 800ab02:	2301      	movs	r3, #1
 800ab04:	e000      	b.n	800ab08 <xQueueReceive+0x44>
 800ab06:	2300      	movs	r3, #0
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d10a      	bne.n	800ab22 <xQueueReceive+0x5e>
	__asm volatile
 800ab0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab10:	f383 8811 	msr	BASEPRI, r3
 800ab14:	f3bf 8f6f 	isb	sy
 800ab18:	f3bf 8f4f 	dsb	sy
 800ab1c:	61fb      	str	r3, [r7, #28]
}
 800ab1e:	bf00      	nop
 800ab20:	e7fe      	b.n	800ab20 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab22:	f001 fa57 	bl	800bfd4 <xTaskGetSchedulerState>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d102      	bne.n	800ab32 <xQueueReceive+0x6e>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d101      	bne.n	800ab36 <xQueueReceive+0x72>
 800ab32:	2301      	movs	r3, #1
 800ab34:	e000      	b.n	800ab38 <xQueueReceive+0x74>
 800ab36:	2300      	movs	r3, #0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d10a      	bne.n	800ab52 <xQueueReceive+0x8e>
	__asm volatile
 800ab3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab40:	f383 8811 	msr	BASEPRI, r3
 800ab44:	f3bf 8f6f 	isb	sy
 800ab48:	f3bf 8f4f 	dsb	sy
 800ab4c:	61bb      	str	r3, [r7, #24]
}
 800ab4e:	bf00      	nop
 800ab50:	e7fe      	b.n	800ab50 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab52:	f002 f94f 	bl	800cdf4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab5a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d01f      	beq.n	800aba2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab62:	68b9      	ldr	r1, [r7, #8]
 800ab64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab66:	f000 fabe 	bl	800b0e6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab6c:	1e5a      	subs	r2, r3, #1
 800ab6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab70:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab74:	691b      	ldr	r3, [r3, #16]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00f      	beq.n	800ab9a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab7c:	3310      	adds	r3, #16
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f001 f866 	bl	800bc50 <xTaskRemoveFromEventList>
 800ab84:	4603      	mov	r3, r0
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d007      	beq.n	800ab9a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab8a:	4b3d      	ldr	r3, [pc, #244]	; (800ac80 <xQueueReceive+0x1bc>)
 800ab8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab90:	601a      	str	r2, [r3, #0]
 800ab92:	f3bf 8f4f 	dsb	sy
 800ab96:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab9a:	f002 f95b 	bl	800ce54 <vPortExitCritical>
				return pdPASS;
 800ab9e:	2301      	movs	r3, #1
 800aba0:	e069      	b.n	800ac76 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d103      	bne.n	800abb0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aba8:	f002 f954 	bl	800ce54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800abac:	2300      	movs	r3, #0
 800abae:	e062      	b.n	800ac76 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800abb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d106      	bne.n	800abc4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800abb6:	f107 0310 	add.w	r3, r7, #16
 800abba:	4618      	mov	r0, r3
 800abbc:	f001 f8ac 	bl	800bd18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800abc0:	2301      	movs	r3, #1
 800abc2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800abc4:	f002 f946 	bl	800ce54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800abc8:	f000 fe18 	bl	800b7fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800abcc:	f002 f912 	bl	800cdf4 <vPortEnterCritical>
 800abd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800abd6:	b25b      	sxtb	r3, r3
 800abd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abdc:	d103      	bne.n	800abe6 <xQueueReceive+0x122>
 800abde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe0:	2200      	movs	r2, #0
 800abe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800abe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abec:	b25b      	sxtb	r3, r3
 800abee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abf2:	d103      	bne.n	800abfc <xQueueReceive+0x138>
 800abf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf6:	2200      	movs	r2, #0
 800abf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800abfc:	f002 f92a 	bl	800ce54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ac00:	1d3a      	adds	r2, r7, #4
 800ac02:	f107 0310 	add.w	r3, r7, #16
 800ac06:	4611      	mov	r1, r2
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f001 f89b 	bl	800bd44 <xTaskCheckForTimeOut>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d123      	bne.n	800ac5c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac16:	f000 fade 	bl	800b1d6 <prvIsQueueEmpty>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d017      	beq.n	800ac50 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ac20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac22:	3324      	adds	r3, #36	; 0x24
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	4611      	mov	r1, r2
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f000 ffc1 	bl	800bbb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ac2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac30:	f000 fa7f 	bl	800b132 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ac34:	f000 fdf0 	bl	800b818 <xTaskResumeAll>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d189      	bne.n	800ab52 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ac3e:	4b10      	ldr	r3, [pc, #64]	; (800ac80 <xQueueReceive+0x1bc>)
 800ac40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac44:	601a      	str	r2, [r3, #0]
 800ac46:	f3bf 8f4f 	dsb	sy
 800ac4a:	f3bf 8f6f 	isb	sy
 800ac4e:	e780      	b.n	800ab52 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ac50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac52:	f000 fa6e 	bl	800b132 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac56:	f000 fddf 	bl	800b818 <xTaskResumeAll>
 800ac5a:	e77a      	b.n	800ab52 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ac5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac5e:	f000 fa68 	bl	800b132 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac62:	f000 fdd9 	bl	800b818 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac68:	f000 fab5 	bl	800b1d6 <prvIsQueueEmpty>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	f43f af6f 	beq.w	800ab52 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac74:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	3730      	adds	r7, #48	; 0x30
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
 800ac7e:	bf00      	nop
 800ac80:	e000ed04 	.word	0xe000ed04

0800ac84 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b08e      	sub	sp, #56	; 0x38
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ac96:	2300      	movs	r3, #0
 800ac98:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d10a      	bne.n	800acb6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800aca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aca4:	f383 8811 	msr	BASEPRI, r3
 800aca8:	f3bf 8f6f 	isb	sy
 800acac:	f3bf 8f4f 	dsb	sy
 800acb0:	623b      	str	r3, [r7, #32]
}
 800acb2:	bf00      	nop
 800acb4:	e7fe      	b.n	800acb4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800acb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d00a      	beq.n	800acd4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800acbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc2:	f383 8811 	msr	BASEPRI, r3
 800acc6:	f3bf 8f6f 	isb	sy
 800acca:	f3bf 8f4f 	dsb	sy
 800acce:	61fb      	str	r3, [r7, #28]
}
 800acd0:	bf00      	nop
 800acd2:	e7fe      	b.n	800acd2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800acd4:	f001 f97e 	bl	800bfd4 <xTaskGetSchedulerState>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d102      	bne.n	800ace4 <xQueueSemaphoreTake+0x60>
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d101      	bne.n	800ace8 <xQueueSemaphoreTake+0x64>
 800ace4:	2301      	movs	r3, #1
 800ace6:	e000      	b.n	800acea <xQueueSemaphoreTake+0x66>
 800ace8:	2300      	movs	r3, #0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d10a      	bne.n	800ad04 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800acee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf2:	f383 8811 	msr	BASEPRI, r3
 800acf6:	f3bf 8f6f 	isb	sy
 800acfa:	f3bf 8f4f 	dsb	sy
 800acfe:	61bb      	str	r3, [r7, #24]
}
 800ad00:	bf00      	nop
 800ad02:	e7fe      	b.n	800ad02 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad04:	f002 f876 	bl	800cdf4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ad08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad0c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ad0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d024      	beq.n	800ad5e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ad14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad16:	1e5a      	subs	r2, r3, #1
 800ad18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad1a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d104      	bne.n	800ad2e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ad24:	f001 facc 	bl	800c2c0 <pvTaskIncrementMutexHeldCount>
 800ad28:	4602      	mov	r2, r0
 800ad2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad2c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad30:	691b      	ldr	r3, [r3, #16]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d00f      	beq.n	800ad56 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad38:	3310      	adds	r3, #16
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f000 ff88 	bl	800bc50 <xTaskRemoveFromEventList>
 800ad40:	4603      	mov	r3, r0
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d007      	beq.n	800ad56 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad46:	4b54      	ldr	r3, [pc, #336]	; (800ae98 <xQueueSemaphoreTake+0x214>)
 800ad48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad4c:	601a      	str	r2, [r3, #0]
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad56:	f002 f87d 	bl	800ce54 <vPortExitCritical>
				return pdPASS;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	e097      	b.n	800ae8e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d111      	bne.n	800ad88 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ad64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d00a      	beq.n	800ad80 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800ad6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad6e:	f383 8811 	msr	BASEPRI, r3
 800ad72:	f3bf 8f6f 	isb	sy
 800ad76:	f3bf 8f4f 	dsb	sy
 800ad7a:	617b      	str	r3, [r7, #20]
}
 800ad7c:	bf00      	nop
 800ad7e:	e7fe      	b.n	800ad7e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ad80:	f002 f868 	bl	800ce54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ad84:	2300      	movs	r3, #0
 800ad86:	e082      	b.n	800ae8e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d106      	bne.n	800ad9c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad8e:	f107 030c 	add.w	r3, r7, #12
 800ad92:	4618      	mov	r0, r3
 800ad94:	f000 ffc0 	bl	800bd18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad98:	2301      	movs	r3, #1
 800ad9a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ad9c:	f002 f85a 	bl	800ce54 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ada0:	f000 fd2c 	bl	800b7fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ada4:	f002 f826 	bl	800cdf4 <vPortEnterCritical>
 800ada8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adaa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adae:	b25b      	sxtb	r3, r3
 800adb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb4:	d103      	bne.n	800adbe <xQueueSemaphoreTake+0x13a>
 800adb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adb8:	2200      	movs	r2, #0
 800adba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800adbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adc4:	b25b      	sxtb	r3, r3
 800adc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adca:	d103      	bne.n	800add4 <xQueueSemaphoreTake+0x150>
 800adcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adce:	2200      	movs	r2, #0
 800add0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800add4:	f002 f83e 	bl	800ce54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800add8:	463a      	mov	r2, r7
 800adda:	f107 030c 	add.w	r3, r7, #12
 800adde:	4611      	mov	r1, r2
 800ade0:	4618      	mov	r0, r3
 800ade2:	f000 ffaf 	bl	800bd44 <xTaskCheckForTimeOut>
 800ade6:	4603      	mov	r3, r0
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d132      	bne.n	800ae52 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800adec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800adee:	f000 f9f2 	bl	800b1d6 <prvIsQueueEmpty>
 800adf2:	4603      	mov	r3, r0
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d026      	beq.n	800ae46 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800adf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d109      	bne.n	800ae14 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800ae00:	f001 fff8 	bl	800cdf4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ae04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae06:	689b      	ldr	r3, [r3, #8]
 800ae08:	4618      	mov	r0, r3
 800ae0a:	f001 f901 	bl	800c010 <xTaskPriorityInherit>
 800ae0e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800ae10:	f002 f820 	bl	800ce54 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae16:	3324      	adds	r3, #36	; 0x24
 800ae18:	683a      	ldr	r2, [r7, #0]
 800ae1a:	4611      	mov	r1, r2
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f000 fec7 	bl	800bbb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae24:	f000 f985 	bl	800b132 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae28:	f000 fcf6 	bl	800b818 <xTaskResumeAll>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	f47f af68 	bne.w	800ad04 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800ae34:	4b18      	ldr	r3, [pc, #96]	; (800ae98 <xQueueSemaphoreTake+0x214>)
 800ae36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae3a:	601a      	str	r2, [r3, #0]
 800ae3c:	f3bf 8f4f 	dsb	sy
 800ae40:	f3bf 8f6f 	isb	sy
 800ae44:	e75e      	b.n	800ad04 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ae46:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae48:	f000 f973 	bl	800b132 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae4c:	f000 fce4 	bl	800b818 <xTaskResumeAll>
 800ae50:	e758      	b.n	800ad04 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ae52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae54:	f000 f96d 	bl	800b132 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae58:	f000 fcde 	bl	800b818 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae5c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae5e:	f000 f9ba 	bl	800b1d6 <prvIsQueueEmpty>
 800ae62:	4603      	mov	r3, r0
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	f43f af4d 	beq.w	800ad04 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ae6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00d      	beq.n	800ae8c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800ae70:	f001 ffc0 	bl	800cdf4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ae74:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae76:	f000 f8b4 	bl	800afe2 <prvGetDisinheritPriorityAfterTimeout>
 800ae7a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ae7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ae82:	4618      	mov	r0, r3
 800ae84:	f001 f99a 	bl	800c1bc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ae88:	f001 ffe4 	bl	800ce54 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae8c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3738      	adds	r7, #56	; 0x38
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
 800ae96:	bf00      	nop
 800ae98:	e000ed04 	.word	0xe000ed04

0800ae9c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b08e      	sub	sp, #56	; 0x38
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	60f8      	str	r0, [r7, #12]
 800aea4:	60b9      	str	r1, [r7, #8]
 800aea6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aeac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d10a      	bne.n	800aec8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800aeb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb6:	f383 8811 	msr	BASEPRI, r3
 800aeba:	f3bf 8f6f 	isb	sy
 800aebe:	f3bf 8f4f 	dsb	sy
 800aec2:	623b      	str	r3, [r7, #32]
}
 800aec4:	bf00      	nop
 800aec6:	e7fe      	b.n	800aec6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d103      	bne.n	800aed6 <xQueueReceiveFromISR+0x3a>
 800aece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d101      	bne.n	800aeda <xQueueReceiveFromISR+0x3e>
 800aed6:	2301      	movs	r3, #1
 800aed8:	e000      	b.n	800aedc <xQueueReceiveFromISR+0x40>
 800aeda:	2300      	movs	r3, #0
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d10a      	bne.n	800aef6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800aee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	61fb      	str	r3, [r7, #28]
}
 800aef2:	bf00      	nop
 800aef4:	e7fe      	b.n	800aef4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aef6:	f002 f85f 	bl	800cfb8 <vPortValidateInterruptPriority>
	__asm volatile
 800aefa:	f3ef 8211 	mrs	r2, BASEPRI
 800aefe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af02:	f383 8811 	msr	BASEPRI, r3
 800af06:	f3bf 8f6f 	isb	sy
 800af0a:	f3bf 8f4f 	dsb	sy
 800af0e:	61ba      	str	r2, [r7, #24]
 800af10:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800af12:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af14:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af1a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d02f      	beq.n	800af82 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800af22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800af2c:	68b9      	ldr	r1, [r7, #8]
 800af2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af30:	f000 f8d9 	bl	800b0e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af36:	1e5a      	subs	r2, r3, #1
 800af38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af3a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800af3c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800af40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af44:	d112      	bne.n	800af6c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af48:	691b      	ldr	r3, [r3, #16]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d016      	beq.n	800af7c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af50:	3310      	adds	r3, #16
 800af52:	4618      	mov	r0, r3
 800af54:	f000 fe7c 	bl	800bc50 <xTaskRemoveFromEventList>
 800af58:	4603      	mov	r3, r0
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d00e      	beq.n	800af7c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d00b      	beq.n	800af7c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2201      	movs	r2, #1
 800af68:	601a      	str	r2, [r3, #0]
 800af6a:	e007      	b.n	800af7c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800af6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af70:	3301      	adds	r3, #1
 800af72:	b2db      	uxtb	r3, r3
 800af74:	b25a      	sxtb	r2, r3
 800af76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800af7c:	2301      	movs	r3, #1
 800af7e:	637b      	str	r3, [r7, #52]	; 0x34
 800af80:	e001      	b.n	800af86 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800af82:	2300      	movs	r3, #0
 800af84:	637b      	str	r3, [r7, #52]	; 0x34
 800af86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af88:	613b      	str	r3, [r7, #16]
	__asm volatile
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	f383 8811 	msr	BASEPRI, r3
}
 800af90:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800af94:	4618      	mov	r0, r3
 800af96:	3738      	adds	r7, #56	; 0x38
 800af98:	46bd      	mov	sp, r7
 800af9a:	bd80      	pop	{r7, pc}

0800af9c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d10a      	bne.n	800afc4 <vQueueDelete+0x28>
	__asm volatile
 800afae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afb2:	f383 8811 	msr	BASEPRI, r3
 800afb6:	f3bf 8f6f 	isb	sy
 800afba:	f3bf 8f4f 	dsb	sy
 800afbe:	60bb      	str	r3, [r7, #8]
}
 800afc0:	bf00      	nop
 800afc2:	e7fe      	b.n	800afc2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800afc4:	68f8      	ldr	r0, [r7, #12]
 800afc6:	f000 f95f 	bl	800b288 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d102      	bne.n	800afda <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800afd4:	68f8      	ldr	r0, [r7, #12]
 800afd6:	f002 f8fb 	bl	800d1d0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800afda:	bf00      	nop
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800afe2:	b480      	push	{r7}
 800afe4:	b085      	sub	sp, #20
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d006      	beq.n	800b000 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800affc:	60fb      	str	r3, [r7, #12]
 800affe:	e001      	b.n	800b004 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b000:	2300      	movs	r3, #0
 800b002:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b004:	68fb      	ldr	r3, [r7, #12]
	}
 800b006:	4618      	mov	r0, r3
 800b008:	3714      	adds	r7, #20
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b012:	b580      	push	{r7, lr}
 800b014:	b086      	sub	sp, #24
 800b016:	af00      	add	r7, sp, #0
 800b018:	60f8      	str	r0, [r7, #12]
 800b01a:	60b9      	str	r1, [r7, #8]
 800b01c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b01e:	2300      	movs	r3, #0
 800b020:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b026:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d10d      	bne.n	800b04c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d14d      	bne.n	800b0d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	689b      	ldr	r3, [r3, #8]
 800b03c:	4618      	mov	r0, r3
 800b03e:	f001 f84f 	bl	800c0e0 <xTaskPriorityDisinherit>
 800b042:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2200      	movs	r2, #0
 800b048:	609a      	str	r2, [r3, #8]
 800b04a:	e043      	b.n	800b0d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d119      	bne.n	800b086 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	6858      	ldr	r0, [r3, #4]
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b05a:	461a      	mov	r2, r3
 800b05c:	68b9      	ldr	r1, [r7, #8]
 800b05e:	f003 fcc3 	bl	800e9e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	685a      	ldr	r2, [r3, #4]
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b06a:	441a      	add	r2, r3
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	685a      	ldr	r2, [r3, #4]
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	429a      	cmp	r2, r3
 800b07a:	d32b      	bcc.n	800b0d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	605a      	str	r2, [r3, #4]
 800b084:	e026      	b.n	800b0d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	68d8      	ldr	r0, [r3, #12]
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b08e:	461a      	mov	r2, r3
 800b090:	68b9      	ldr	r1, [r7, #8]
 800b092:	f003 fca9 	bl	800e9e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	68da      	ldr	r2, [r3, #12]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b09e:	425b      	negs	r3, r3
 800b0a0:	441a      	add	r2, r3
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	68da      	ldr	r2, [r3, #12]
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	d207      	bcs.n	800b0c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	689a      	ldr	r2, [r3, #8]
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ba:	425b      	negs	r3, r3
 800b0bc:	441a      	add	r2, r3
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d105      	bne.n	800b0d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d002      	beq.n	800b0d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	3b01      	subs	r3, #1
 800b0d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	1c5a      	adds	r2, r3, #1
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b0dc:	697b      	ldr	r3, [r7, #20]
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3718      	adds	r7, #24
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}

0800b0e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b0e6:	b580      	push	{r7, lr}
 800b0e8:	b082      	sub	sp, #8
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
 800b0ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d018      	beq.n	800b12a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	68da      	ldr	r2, [r3, #12]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b100:	441a      	add	r2, r3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	68da      	ldr	r2, [r3, #12]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	429a      	cmp	r2, r3
 800b110:	d303      	bcc.n	800b11a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681a      	ldr	r2, [r3, #0]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	68d9      	ldr	r1, [r3, #12]
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b122:	461a      	mov	r2, r3
 800b124:	6838      	ldr	r0, [r7, #0]
 800b126:	f003 fc5f 	bl	800e9e8 <memcpy>
	}
}
 800b12a:	bf00      	nop
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b084      	sub	sp, #16
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b13a:	f001 fe5b 	bl	800cdf4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b144:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b146:	e011      	b.n	800b16c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d012      	beq.n	800b176 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	3324      	adds	r3, #36	; 0x24
 800b154:	4618      	mov	r0, r3
 800b156:	f000 fd7b 	bl	800bc50 <xTaskRemoveFromEventList>
 800b15a:	4603      	mov	r3, r0
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d001      	beq.n	800b164 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b160:	f000 fe52 	bl	800be08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b164:	7bfb      	ldrb	r3, [r7, #15]
 800b166:	3b01      	subs	r3, #1
 800b168:	b2db      	uxtb	r3, r3
 800b16a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b16c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b170:	2b00      	cmp	r3, #0
 800b172:	dce9      	bgt.n	800b148 <prvUnlockQueue+0x16>
 800b174:	e000      	b.n	800b178 <prvUnlockQueue+0x46>
					break;
 800b176:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	22ff      	movs	r2, #255	; 0xff
 800b17c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b180:	f001 fe68 	bl	800ce54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b184:	f001 fe36 	bl	800cdf4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b18e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b190:	e011      	b.n	800b1b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	691b      	ldr	r3, [r3, #16]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d012      	beq.n	800b1c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	3310      	adds	r3, #16
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f000 fd56 	bl	800bc50 <xTaskRemoveFromEventList>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d001      	beq.n	800b1ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b1aa:	f000 fe2d 	bl	800be08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b1ae:	7bbb      	ldrb	r3, [r7, #14]
 800b1b0:	3b01      	subs	r3, #1
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b1b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	dce9      	bgt.n	800b192 <prvUnlockQueue+0x60>
 800b1be:	e000      	b.n	800b1c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b1c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	22ff      	movs	r2, #255	; 0xff
 800b1c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b1ca:	f001 fe43 	bl	800ce54 <vPortExitCritical>
}
 800b1ce:	bf00      	nop
 800b1d0:	3710      	adds	r7, #16
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}

0800b1d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b1d6:	b580      	push	{r7, lr}
 800b1d8:	b084      	sub	sp, #16
 800b1da:	af00      	add	r7, sp, #0
 800b1dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1de:	f001 fe09 	bl	800cdf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d102      	bne.n	800b1f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	60fb      	str	r3, [r7, #12]
 800b1ee:	e001      	b.n	800b1f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1f4:	f001 fe2e 	bl	800ce54 <vPortExitCritical>

	return xReturn;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3710      	adds	r7, #16
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}

0800b202 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b202:	b580      	push	{r7, lr}
 800b204:	b084      	sub	sp, #16
 800b206:	af00      	add	r7, sp, #0
 800b208:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b20a:	f001 fdf3 	bl	800cdf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b216:	429a      	cmp	r2, r3
 800b218:	d102      	bne.n	800b220 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b21a:	2301      	movs	r3, #1
 800b21c:	60fb      	str	r3, [r7, #12]
 800b21e:	e001      	b.n	800b224 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b220:	2300      	movs	r3, #0
 800b222:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b224:	f001 fe16 	bl	800ce54 <vPortExitCritical>

	return xReturn;
 800b228:	68fb      	ldr	r3, [r7, #12]
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
	...

0800b234 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b23e:	2300      	movs	r3, #0
 800b240:	60fb      	str	r3, [r7, #12]
 800b242:	e014      	b.n	800b26e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b244:	4a0f      	ldr	r2, [pc, #60]	; (800b284 <vQueueAddToRegistry+0x50>)
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d10b      	bne.n	800b268 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b250:	490c      	ldr	r1, [pc, #48]	; (800b284 <vQueueAddToRegistry+0x50>)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	683a      	ldr	r2, [r7, #0]
 800b256:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b25a:	4a0a      	ldr	r2, [pc, #40]	; (800b284 <vQueueAddToRegistry+0x50>)
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	00db      	lsls	r3, r3, #3
 800b260:	4413      	add	r3, r2
 800b262:	687a      	ldr	r2, [r7, #4]
 800b264:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b266:	e006      	b.n	800b276 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	3301      	adds	r3, #1
 800b26c:	60fb      	str	r3, [r7, #12]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	2b07      	cmp	r3, #7
 800b272:	d9e7      	bls.n	800b244 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b274:	bf00      	nop
 800b276:	bf00      	nop
 800b278:	3714      	adds	r7, #20
 800b27a:	46bd      	mov	sp, r7
 800b27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b280:	4770      	bx	lr
 800b282:	bf00      	nop
 800b284:	20006b44 	.word	0x20006b44

0800b288 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b288:	b480      	push	{r7}
 800b28a:	b085      	sub	sp, #20
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b290:	2300      	movs	r3, #0
 800b292:	60fb      	str	r3, [r7, #12]
 800b294:	e016      	b.n	800b2c4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b296:	4a10      	ldr	r2, [pc, #64]	; (800b2d8 <vQueueUnregisterQueue+0x50>)
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	00db      	lsls	r3, r3, #3
 800b29c:	4413      	add	r3, r2
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	687a      	ldr	r2, [r7, #4]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d10b      	bne.n	800b2be <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b2a6:	4a0c      	ldr	r2, [pc, #48]	; (800b2d8 <vQueueUnregisterQueue+0x50>)
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b2b0:	4a09      	ldr	r2, [pc, #36]	; (800b2d8 <vQueueUnregisterQueue+0x50>)
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	00db      	lsls	r3, r3, #3
 800b2b6:	4413      	add	r3, r2
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	605a      	str	r2, [r3, #4]
				break;
 800b2bc:	e006      	b.n	800b2cc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	60fb      	str	r3, [r7, #12]
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2b07      	cmp	r3, #7
 800b2c8:	d9e5      	bls.n	800b296 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b2ca:	bf00      	nop
 800b2cc:	bf00      	nop
 800b2ce:	3714      	adds	r7, #20
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr
 800b2d8:	20006b44 	.word	0x20006b44

0800b2dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b086      	sub	sp, #24
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b2ec:	f001 fd82 	bl	800cdf4 <vPortEnterCritical>
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b2f6:	b25b      	sxtb	r3, r3
 800b2f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2fc:	d103      	bne.n	800b306 <vQueueWaitForMessageRestricted+0x2a>
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	2200      	movs	r2, #0
 800b302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b30c:	b25b      	sxtb	r3, r3
 800b30e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b312:	d103      	bne.n	800b31c <vQueueWaitForMessageRestricted+0x40>
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	2200      	movs	r2, #0
 800b318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b31c:	f001 fd9a 	bl	800ce54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b324:	2b00      	cmp	r3, #0
 800b326:	d106      	bne.n	800b336 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	3324      	adds	r3, #36	; 0x24
 800b32c:	687a      	ldr	r2, [r7, #4]
 800b32e:	68b9      	ldr	r1, [r7, #8]
 800b330:	4618      	mov	r0, r3
 800b332:	f000 fc61 	bl	800bbf8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b336:	6978      	ldr	r0, [r7, #20]
 800b338:	f7ff fefb 	bl	800b132 <prvUnlockQueue>
	}
 800b33c:	bf00      	nop
 800b33e:	3718      	adds	r7, #24
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b344:	b580      	push	{r7, lr}
 800b346:	b08e      	sub	sp, #56	; 0x38
 800b348:	af04      	add	r7, sp, #16
 800b34a:	60f8      	str	r0, [r7, #12]
 800b34c:	60b9      	str	r1, [r7, #8]
 800b34e:	607a      	str	r2, [r7, #4]
 800b350:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10a      	bne.n	800b36e <xTaskCreateStatic+0x2a>
	__asm volatile
 800b358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b35c:	f383 8811 	msr	BASEPRI, r3
 800b360:	f3bf 8f6f 	isb	sy
 800b364:	f3bf 8f4f 	dsb	sy
 800b368:	623b      	str	r3, [r7, #32]
}
 800b36a:	bf00      	nop
 800b36c:	e7fe      	b.n	800b36c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b36e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b370:	2b00      	cmp	r3, #0
 800b372:	d10a      	bne.n	800b38a <xTaskCreateStatic+0x46>
	__asm volatile
 800b374:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b378:	f383 8811 	msr	BASEPRI, r3
 800b37c:	f3bf 8f6f 	isb	sy
 800b380:	f3bf 8f4f 	dsb	sy
 800b384:	61fb      	str	r3, [r7, #28]
}
 800b386:	bf00      	nop
 800b388:	e7fe      	b.n	800b388 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b38a:	23bc      	movs	r3, #188	; 0xbc
 800b38c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	2bbc      	cmp	r3, #188	; 0xbc
 800b392:	d00a      	beq.n	800b3aa <xTaskCreateStatic+0x66>
	__asm volatile
 800b394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b398:	f383 8811 	msr	BASEPRI, r3
 800b39c:	f3bf 8f6f 	isb	sy
 800b3a0:	f3bf 8f4f 	dsb	sy
 800b3a4:	61bb      	str	r3, [r7, #24]
}
 800b3a6:	bf00      	nop
 800b3a8:	e7fe      	b.n	800b3a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b3aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d01e      	beq.n	800b3f0 <xTaskCreateStatic+0xac>
 800b3b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d01b      	beq.n	800b3f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b3b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b3bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b3c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b3c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3c4:	2202      	movs	r2, #2
 800b3c6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	9303      	str	r3, [sp, #12]
 800b3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3d0:	9302      	str	r3, [sp, #8]
 800b3d2:	f107 0314 	add.w	r3, r7, #20
 800b3d6:	9301      	str	r3, [sp, #4]
 800b3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3da:	9300      	str	r3, [sp, #0]
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	68b9      	ldr	r1, [r7, #8]
 800b3e2:	68f8      	ldr	r0, [r7, #12]
 800b3e4:	f000 f850 	bl	800b488 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b3e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b3ea:	f000 f8f3 	bl	800b5d4 <prvAddNewTaskToReadyList>
 800b3ee:	e001      	b.n	800b3f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b3f4:	697b      	ldr	r3, [r7, #20]
	}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3728      	adds	r7, #40	; 0x28
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b08c      	sub	sp, #48	; 0x30
 800b402:	af04      	add	r7, sp, #16
 800b404:	60f8      	str	r0, [r7, #12]
 800b406:	60b9      	str	r1, [r7, #8]
 800b408:	603b      	str	r3, [r7, #0]
 800b40a:	4613      	mov	r3, r2
 800b40c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b40e:	88fb      	ldrh	r3, [r7, #6]
 800b410:	009b      	lsls	r3, r3, #2
 800b412:	4618      	mov	r0, r3
 800b414:	f001 fe10 	bl	800d038 <pvPortMalloc>
 800b418:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d00e      	beq.n	800b43e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b420:	20bc      	movs	r0, #188	; 0xbc
 800b422:	f001 fe09 	bl	800d038 <pvPortMalloc>
 800b426:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b428:	69fb      	ldr	r3, [r7, #28]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d003      	beq.n	800b436 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b42e:	69fb      	ldr	r3, [r7, #28]
 800b430:	697a      	ldr	r2, [r7, #20]
 800b432:	631a      	str	r2, [r3, #48]	; 0x30
 800b434:	e005      	b.n	800b442 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b436:	6978      	ldr	r0, [r7, #20]
 800b438:	f001 feca 	bl	800d1d0 <vPortFree>
 800b43c:	e001      	b.n	800b442 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b43e:	2300      	movs	r3, #0
 800b440:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b442:	69fb      	ldr	r3, [r7, #28]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d017      	beq.n	800b478 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b448:	69fb      	ldr	r3, [r7, #28]
 800b44a:	2200      	movs	r2, #0
 800b44c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b450:	88fa      	ldrh	r2, [r7, #6]
 800b452:	2300      	movs	r3, #0
 800b454:	9303      	str	r3, [sp, #12]
 800b456:	69fb      	ldr	r3, [r7, #28]
 800b458:	9302      	str	r3, [sp, #8]
 800b45a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b45c:	9301      	str	r3, [sp, #4]
 800b45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	68b9      	ldr	r1, [r7, #8]
 800b466:	68f8      	ldr	r0, [r7, #12]
 800b468:	f000 f80e 	bl	800b488 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b46c:	69f8      	ldr	r0, [r7, #28]
 800b46e:	f000 f8b1 	bl	800b5d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b472:	2301      	movs	r3, #1
 800b474:	61bb      	str	r3, [r7, #24]
 800b476:	e002      	b.n	800b47e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b478:	f04f 33ff 	mov.w	r3, #4294967295
 800b47c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b47e:	69bb      	ldr	r3, [r7, #24]
	}
 800b480:	4618      	mov	r0, r3
 800b482:	3720      	adds	r7, #32
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b088      	sub	sp, #32
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	60f8      	str	r0, [r7, #12]
 800b490:	60b9      	str	r1, [r7, #8]
 800b492:	607a      	str	r2, [r7, #4]
 800b494:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b498:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	009b      	lsls	r3, r3, #2
 800b49e:	461a      	mov	r2, r3
 800b4a0:	21a5      	movs	r1, #165	; 0xa5
 800b4a2:	f003 faaf 	bl	800ea04 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b4a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b4b0:	3b01      	subs	r3, #1
 800b4b2:	009b      	lsls	r3, r3, #2
 800b4b4:	4413      	add	r3, r2
 800b4b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b4b8:	69bb      	ldr	r3, [r7, #24]
 800b4ba:	f023 0307 	bic.w	r3, r3, #7
 800b4be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b4c0:	69bb      	ldr	r3, [r7, #24]
 800b4c2:	f003 0307 	and.w	r3, r3, #7
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d00a      	beq.n	800b4e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ce:	f383 8811 	msr	BASEPRI, r3
 800b4d2:	f3bf 8f6f 	isb	sy
 800b4d6:	f3bf 8f4f 	dsb	sy
 800b4da:	617b      	str	r3, [r7, #20]
}
 800b4dc:	bf00      	nop
 800b4de:	e7fe      	b.n	800b4de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b4e0:	68bb      	ldr	r3, [r7, #8]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d01f      	beq.n	800b526 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	61fb      	str	r3, [r7, #28]
 800b4ea:	e012      	b.n	800b512 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b4ec:	68ba      	ldr	r2, [r7, #8]
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	4413      	add	r3, r2
 800b4f2:	7819      	ldrb	r1, [r3, #0]
 800b4f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4f6:	69fb      	ldr	r3, [r7, #28]
 800b4f8:	4413      	add	r3, r2
 800b4fa:	3334      	adds	r3, #52	; 0x34
 800b4fc:	460a      	mov	r2, r1
 800b4fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	69fb      	ldr	r3, [r7, #28]
 800b504:	4413      	add	r3, r2
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d006      	beq.n	800b51a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b50c:	69fb      	ldr	r3, [r7, #28]
 800b50e:	3301      	adds	r3, #1
 800b510:	61fb      	str	r3, [r7, #28]
 800b512:	69fb      	ldr	r3, [r7, #28]
 800b514:	2b0f      	cmp	r3, #15
 800b516:	d9e9      	bls.n	800b4ec <prvInitialiseNewTask+0x64>
 800b518:	e000      	b.n	800b51c <prvInitialiseNewTask+0x94>
			{
				break;
 800b51a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51e:	2200      	movs	r2, #0
 800b520:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b524:	e003      	b.n	800b52e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b528:	2200      	movs	r2, #0
 800b52a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b52e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b530:	2b37      	cmp	r3, #55	; 0x37
 800b532:	d901      	bls.n	800b538 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b534:	2337      	movs	r3, #55	; 0x37
 800b536:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b53a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b53c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b540:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b542:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b546:	2200      	movs	r2, #0
 800b548:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54c:	3304      	adds	r3, #4
 800b54e:	4618      	mov	r0, r3
 800b550:	f7fe fe56 	bl	800a200 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b556:	3318      	adds	r3, #24
 800b558:	4618      	mov	r0, r3
 800b55a:	f7fe fe51 	bl	800a200 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b560:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b562:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b566:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b56a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b56c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b572:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b576:	2200      	movs	r2, #0
 800b578:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57e:	2200      	movs	r2, #0
 800b580:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b586:	3354      	adds	r3, #84	; 0x54
 800b588:	2260      	movs	r2, #96	; 0x60
 800b58a:	2100      	movs	r1, #0
 800b58c:	4618      	mov	r0, r3
 800b58e:	f003 fa39 	bl	800ea04 <memset>
 800b592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b594:	4a0c      	ldr	r2, [pc, #48]	; (800b5c8 <prvInitialiseNewTask+0x140>)
 800b596:	659a      	str	r2, [r3, #88]	; 0x58
 800b598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59a:	4a0c      	ldr	r2, [pc, #48]	; (800b5cc <prvInitialiseNewTask+0x144>)
 800b59c:	65da      	str	r2, [r3, #92]	; 0x5c
 800b59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a0:	4a0b      	ldr	r2, [pc, #44]	; (800b5d0 <prvInitialiseNewTask+0x148>)
 800b5a2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b5a4:	683a      	ldr	r2, [r7, #0]
 800b5a6:	68f9      	ldr	r1, [r7, #12]
 800b5a8:	69b8      	ldr	r0, [r7, #24]
 800b5aa:	f001 faf9 	bl	800cba0 <pxPortInitialiseStack>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b5b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d002      	beq.n	800b5c0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b5ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b5c0:	bf00      	nop
 800b5c2:	3720      	adds	r7, #32
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}
 800b5c8:	0800f5c8 	.word	0x0800f5c8
 800b5cc:	0800f5e8 	.word	0x0800f5e8
 800b5d0:	0800f5a8 	.word	0x0800f5a8

0800b5d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b082      	sub	sp, #8
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b5dc:	f001 fc0a 	bl	800cdf4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b5e0:	4b2d      	ldr	r3, [pc, #180]	; (800b698 <prvAddNewTaskToReadyList+0xc4>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	3301      	adds	r3, #1
 800b5e6:	4a2c      	ldr	r2, [pc, #176]	; (800b698 <prvAddNewTaskToReadyList+0xc4>)
 800b5e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b5ea:	4b2c      	ldr	r3, [pc, #176]	; (800b69c <prvAddNewTaskToReadyList+0xc8>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d109      	bne.n	800b606 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b5f2:	4a2a      	ldr	r2, [pc, #168]	; (800b69c <prvAddNewTaskToReadyList+0xc8>)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b5f8:	4b27      	ldr	r3, [pc, #156]	; (800b698 <prvAddNewTaskToReadyList+0xc4>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d110      	bne.n	800b622 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b600:	f000 fc26 	bl	800be50 <prvInitialiseTaskLists>
 800b604:	e00d      	b.n	800b622 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b606:	4b26      	ldr	r3, [pc, #152]	; (800b6a0 <prvAddNewTaskToReadyList+0xcc>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d109      	bne.n	800b622 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b60e:	4b23      	ldr	r3, [pc, #140]	; (800b69c <prvAddNewTaskToReadyList+0xc8>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b618:	429a      	cmp	r2, r3
 800b61a:	d802      	bhi.n	800b622 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b61c:	4a1f      	ldr	r2, [pc, #124]	; (800b69c <prvAddNewTaskToReadyList+0xc8>)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b622:	4b20      	ldr	r3, [pc, #128]	; (800b6a4 <prvAddNewTaskToReadyList+0xd0>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	3301      	adds	r3, #1
 800b628:	4a1e      	ldr	r2, [pc, #120]	; (800b6a4 <prvAddNewTaskToReadyList+0xd0>)
 800b62a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b62c:	4b1d      	ldr	r3, [pc, #116]	; (800b6a4 <prvAddNewTaskToReadyList+0xd0>)
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b638:	4b1b      	ldr	r3, [pc, #108]	; (800b6a8 <prvAddNewTaskToReadyList+0xd4>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d903      	bls.n	800b648 <prvAddNewTaskToReadyList+0x74>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b644:	4a18      	ldr	r2, [pc, #96]	; (800b6a8 <prvAddNewTaskToReadyList+0xd4>)
 800b646:	6013      	str	r3, [r2, #0]
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b64c:	4613      	mov	r3, r2
 800b64e:	009b      	lsls	r3, r3, #2
 800b650:	4413      	add	r3, r2
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	4a15      	ldr	r2, [pc, #84]	; (800b6ac <prvAddNewTaskToReadyList+0xd8>)
 800b656:	441a      	add	r2, r3
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	3304      	adds	r3, #4
 800b65c:	4619      	mov	r1, r3
 800b65e:	4610      	mov	r0, r2
 800b660:	f7fe fddb 	bl	800a21a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b664:	f001 fbf6 	bl	800ce54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b668:	4b0d      	ldr	r3, [pc, #52]	; (800b6a0 <prvAddNewTaskToReadyList+0xcc>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d00e      	beq.n	800b68e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b670:	4b0a      	ldr	r3, [pc, #40]	; (800b69c <prvAddNewTaskToReadyList+0xc8>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b67a:	429a      	cmp	r2, r3
 800b67c:	d207      	bcs.n	800b68e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b67e:	4b0c      	ldr	r3, [pc, #48]	; (800b6b0 <prvAddNewTaskToReadyList+0xdc>)
 800b680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b684:	601a      	str	r2, [r3, #0]
 800b686:	f3bf 8f4f 	dsb	sy
 800b68a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b68e:	bf00      	nop
 800b690:	3708      	adds	r7, #8
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	20000dec 	.word	0x20000dec
 800b69c:	20000918 	.word	0x20000918
 800b6a0:	20000df8 	.word	0x20000df8
 800b6a4:	20000e08 	.word	0x20000e08
 800b6a8:	20000df4 	.word	0x20000df4
 800b6ac:	2000091c 	.word	0x2000091c
 800b6b0:	e000ed04 	.word	0xe000ed04

0800b6b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b084      	sub	sp, #16
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d017      	beq.n	800b6f6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b6c6:	4b13      	ldr	r3, [pc, #76]	; (800b714 <vTaskDelay+0x60>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d00a      	beq.n	800b6e4 <vTaskDelay+0x30>
	__asm volatile
 800b6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	60bb      	str	r3, [r7, #8]
}
 800b6e0:	bf00      	nop
 800b6e2:	e7fe      	b.n	800b6e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b6e4:	f000 f88a 	bl	800b7fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	6878      	ldr	r0, [r7, #4]
 800b6ec:	f000 fdfc 	bl	800c2e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b6f0:	f000 f892 	bl	800b818 <xTaskResumeAll>
 800b6f4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d107      	bne.n	800b70c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b6fc:	4b06      	ldr	r3, [pc, #24]	; (800b718 <vTaskDelay+0x64>)
 800b6fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b702:	601a      	str	r2, [r3, #0]
 800b704:	f3bf 8f4f 	dsb	sy
 800b708:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b70c:	bf00      	nop
 800b70e:	3710      	adds	r7, #16
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}
 800b714:	20000e14 	.word	0x20000e14
 800b718:	e000ed04 	.word	0xe000ed04

0800b71c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b08a      	sub	sp, #40	; 0x28
 800b720:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b722:	2300      	movs	r3, #0
 800b724:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b726:	2300      	movs	r3, #0
 800b728:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b72a:	463a      	mov	r2, r7
 800b72c:	1d39      	adds	r1, r7, #4
 800b72e:	f107 0308 	add.w	r3, r7, #8
 800b732:	4618      	mov	r0, r3
 800b734:	f7fe fd10 	bl	800a158 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b738:	6839      	ldr	r1, [r7, #0]
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	68ba      	ldr	r2, [r7, #8]
 800b73e:	9202      	str	r2, [sp, #8]
 800b740:	9301      	str	r3, [sp, #4]
 800b742:	2300      	movs	r3, #0
 800b744:	9300      	str	r3, [sp, #0]
 800b746:	2300      	movs	r3, #0
 800b748:	460a      	mov	r2, r1
 800b74a:	4924      	ldr	r1, [pc, #144]	; (800b7dc <vTaskStartScheduler+0xc0>)
 800b74c:	4824      	ldr	r0, [pc, #144]	; (800b7e0 <vTaskStartScheduler+0xc4>)
 800b74e:	f7ff fdf9 	bl	800b344 <xTaskCreateStatic>
 800b752:	4603      	mov	r3, r0
 800b754:	4a23      	ldr	r2, [pc, #140]	; (800b7e4 <vTaskStartScheduler+0xc8>)
 800b756:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b758:	4b22      	ldr	r3, [pc, #136]	; (800b7e4 <vTaskStartScheduler+0xc8>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d002      	beq.n	800b766 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b760:	2301      	movs	r3, #1
 800b762:	617b      	str	r3, [r7, #20]
 800b764:	e001      	b.n	800b76a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b766:	2300      	movs	r3, #0
 800b768:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d102      	bne.n	800b776 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b770:	f000 fe0e 	bl	800c390 <xTimerCreateTimerTask>
 800b774:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	2b01      	cmp	r3, #1
 800b77a:	d11b      	bne.n	800b7b4 <vTaskStartScheduler+0x98>
	__asm volatile
 800b77c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b780:	f383 8811 	msr	BASEPRI, r3
 800b784:	f3bf 8f6f 	isb	sy
 800b788:	f3bf 8f4f 	dsb	sy
 800b78c:	613b      	str	r3, [r7, #16]
}
 800b78e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b790:	4b15      	ldr	r3, [pc, #84]	; (800b7e8 <vTaskStartScheduler+0xcc>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	3354      	adds	r3, #84	; 0x54
 800b796:	4a15      	ldr	r2, [pc, #84]	; (800b7ec <vTaskStartScheduler+0xd0>)
 800b798:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b79a:	4b15      	ldr	r3, [pc, #84]	; (800b7f0 <vTaskStartScheduler+0xd4>)
 800b79c:	f04f 32ff 	mov.w	r2, #4294967295
 800b7a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b7a2:	4b14      	ldr	r3, [pc, #80]	; (800b7f4 <vTaskStartScheduler+0xd8>)
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b7a8:	4b13      	ldr	r3, [pc, #76]	; (800b7f8 <vTaskStartScheduler+0xdc>)
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b7ae:	f001 fa7f 	bl	800ccb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b7b2:	e00e      	b.n	800b7d2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b7b4:	697b      	ldr	r3, [r7, #20]
 800b7b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ba:	d10a      	bne.n	800b7d2 <vTaskStartScheduler+0xb6>
	__asm volatile
 800b7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c0:	f383 8811 	msr	BASEPRI, r3
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	f3bf 8f4f 	dsb	sy
 800b7cc:	60fb      	str	r3, [r7, #12]
}
 800b7ce:	bf00      	nop
 800b7d0:	e7fe      	b.n	800b7d0 <vTaskStartScheduler+0xb4>
}
 800b7d2:	bf00      	nop
 800b7d4:	3718      	adds	r7, #24
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}
 800b7da:	bf00      	nop
 800b7dc:	0800f020 	.word	0x0800f020
 800b7e0:	0800be21 	.word	0x0800be21
 800b7e4:	20000e10 	.word	0x20000e10
 800b7e8:	20000918 	.word	0x20000918
 800b7ec:	20000114 	.word	0x20000114
 800b7f0:	20000e0c 	.word	0x20000e0c
 800b7f4:	20000df8 	.word	0x20000df8
 800b7f8:	20000df0 	.word	0x20000df0

0800b7fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b800:	4b04      	ldr	r3, [pc, #16]	; (800b814 <vTaskSuspendAll+0x18>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	3301      	adds	r3, #1
 800b806:	4a03      	ldr	r2, [pc, #12]	; (800b814 <vTaskSuspendAll+0x18>)
 800b808:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b80a:	bf00      	nop
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr
 800b814:	20000e14 	.word	0x20000e14

0800b818 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b084      	sub	sp, #16
 800b81c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b81e:	2300      	movs	r3, #0
 800b820:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b822:	2300      	movs	r3, #0
 800b824:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b826:	4b42      	ldr	r3, [pc, #264]	; (800b930 <xTaskResumeAll+0x118>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d10a      	bne.n	800b844 <xTaskResumeAll+0x2c>
	__asm volatile
 800b82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b832:	f383 8811 	msr	BASEPRI, r3
 800b836:	f3bf 8f6f 	isb	sy
 800b83a:	f3bf 8f4f 	dsb	sy
 800b83e:	603b      	str	r3, [r7, #0]
}
 800b840:	bf00      	nop
 800b842:	e7fe      	b.n	800b842 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b844:	f001 fad6 	bl	800cdf4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b848:	4b39      	ldr	r3, [pc, #228]	; (800b930 <xTaskResumeAll+0x118>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	3b01      	subs	r3, #1
 800b84e:	4a38      	ldr	r2, [pc, #224]	; (800b930 <xTaskResumeAll+0x118>)
 800b850:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b852:	4b37      	ldr	r3, [pc, #220]	; (800b930 <xTaskResumeAll+0x118>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d162      	bne.n	800b920 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b85a:	4b36      	ldr	r3, [pc, #216]	; (800b934 <xTaskResumeAll+0x11c>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d05e      	beq.n	800b920 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b862:	e02f      	b.n	800b8c4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b864:	4b34      	ldr	r3, [pc, #208]	; (800b938 <xTaskResumeAll+0x120>)
 800b866:	68db      	ldr	r3, [r3, #12]
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	3318      	adds	r3, #24
 800b870:	4618      	mov	r0, r3
 800b872:	f7fe fd2f 	bl	800a2d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	3304      	adds	r3, #4
 800b87a:	4618      	mov	r0, r3
 800b87c:	f7fe fd2a 	bl	800a2d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b884:	4b2d      	ldr	r3, [pc, #180]	; (800b93c <xTaskResumeAll+0x124>)
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d903      	bls.n	800b894 <xTaskResumeAll+0x7c>
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b890:	4a2a      	ldr	r2, [pc, #168]	; (800b93c <xTaskResumeAll+0x124>)
 800b892:	6013      	str	r3, [r2, #0]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b898:	4613      	mov	r3, r2
 800b89a:	009b      	lsls	r3, r3, #2
 800b89c:	4413      	add	r3, r2
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	4a27      	ldr	r2, [pc, #156]	; (800b940 <xTaskResumeAll+0x128>)
 800b8a2:	441a      	add	r2, r3
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	3304      	adds	r3, #4
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4610      	mov	r0, r2
 800b8ac:	f7fe fcb5 	bl	800a21a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8b4:	4b23      	ldr	r3, [pc, #140]	; (800b944 <xTaskResumeAll+0x12c>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	d302      	bcc.n	800b8c4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b8be:	4b22      	ldr	r3, [pc, #136]	; (800b948 <xTaskResumeAll+0x130>)
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8c4:	4b1c      	ldr	r3, [pc, #112]	; (800b938 <xTaskResumeAll+0x120>)
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d1cb      	bne.n	800b864 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d001      	beq.n	800b8d6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b8d2:	f000 fb5f 	bl	800bf94 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b8d6:	4b1d      	ldr	r3, [pc, #116]	; (800b94c <xTaskResumeAll+0x134>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d010      	beq.n	800b904 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b8e2:	f000 f847 	bl	800b974 <xTaskIncrementTick>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d002      	beq.n	800b8f2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b8ec:	4b16      	ldr	r3, [pc, #88]	; (800b948 <xTaskResumeAll+0x130>)
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	3b01      	subs	r3, #1
 800b8f6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d1f1      	bne.n	800b8e2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b8fe:	4b13      	ldr	r3, [pc, #76]	; (800b94c <xTaskResumeAll+0x134>)
 800b900:	2200      	movs	r2, #0
 800b902:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b904:	4b10      	ldr	r3, [pc, #64]	; (800b948 <xTaskResumeAll+0x130>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d009      	beq.n	800b920 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b90c:	2301      	movs	r3, #1
 800b90e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b910:	4b0f      	ldr	r3, [pc, #60]	; (800b950 <xTaskResumeAll+0x138>)
 800b912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b916:	601a      	str	r2, [r3, #0]
 800b918:	f3bf 8f4f 	dsb	sy
 800b91c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b920:	f001 fa98 	bl	800ce54 <vPortExitCritical>

	return xAlreadyYielded;
 800b924:	68bb      	ldr	r3, [r7, #8]
}
 800b926:	4618      	mov	r0, r3
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
 800b92e:	bf00      	nop
 800b930:	20000e14 	.word	0x20000e14
 800b934:	20000dec 	.word	0x20000dec
 800b938:	20000dac 	.word	0x20000dac
 800b93c:	20000df4 	.word	0x20000df4
 800b940:	2000091c 	.word	0x2000091c
 800b944:	20000918 	.word	0x20000918
 800b948:	20000e00 	.word	0x20000e00
 800b94c:	20000dfc 	.word	0x20000dfc
 800b950:	e000ed04 	.word	0xe000ed04

0800b954 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b95a:	4b05      	ldr	r3, [pc, #20]	; (800b970 <xTaskGetTickCount+0x1c>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b960:	687b      	ldr	r3, [r7, #4]
}
 800b962:	4618      	mov	r0, r3
 800b964:	370c      	adds	r7, #12
 800b966:	46bd      	mov	sp, r7
 800b968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96c:	4770      	bx	lr
 800b96e:	bf00      	nop
 800b970:	20000df0 	.word	0x20000df0

0800b974 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b086      	sub	sp, #24
 800b978:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b97a:	2300      	movs	r3, #0
 800b97c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b97e:	4b4f      	ldr	r3, [pc, #316]	; (800babc <xTaskIncrementTick+0x148>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2b00      	cmp	r3, #0
 800b984:	f040 808f 	bne.w	800baa6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b988:	4b4d      	ldr	r3, [pc, #308]	; (800bac0 <xTaskIncrementTick+0x14c>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	3301      	adds	r3, #1
 800b98e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b990:	4a4b      	ldr	r2, [pc, #300]	; (800bac0 <xTaskIncrementTick+0x14c>)
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d120      	bne.n	800b9de <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b99c:	4b49      	ldr	r3, [pc, #292]	; (800bac4 <xTaskIncrementTick+0x150>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d00a      	beq.n	800b9bc <xTaskIncrementTick+0x48>
	__asm volatile
 800b9a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9aa:	f383 8811 	msr	BASEPRI, r3
 800b9ae:	f3bf 8f6f 	isb	sy
 800b9b2:	f3bf 8f4f 	dsb	sy
 800b9b6:	603b      	str	r3, [r7, #0]
}
 800b9b8:	bf00      	nop
 800b9ba:	e7fe      	b.n	800b9ba <xTaskIncrementTick+0x46>
 800b9bc:	4b41      	ldr	r3, [pc, #260]	; (800bac4 <xTaskIncrementTick+0x150>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	60fb      	str	r3, [r7, #12]
 800b9c2:	4b41      	ldr	r3, [pc, #260]	; (800bac8 <xTaskIncrementTick+0x154>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4a3f      	ldr	r2, [pc, #252]	; (800bac4 <xTaskIncrementTick+0x150>)
 800b9c8:	6013      	str	r3, [r2, #0]
 800b9ca:	4a3f      	ldr	r2, [pc, #252]	; (800bac8 <xTaskIncrementTick+0x154>)
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	6013      	str	r3, [r2, #0]
 800b9d0:	4b3e      	ldr	r3, [pc, #248]	; (800bacc <xTaskIncrementTick+0x158>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	4a3d      	ldr	r2, [pc, #244]	; (800bacc <xTaskIncrementTick+0x158>)
 800b9d8:	6013      	str	r3, [r2, #0]
 800b9da:	f000 fadb 	bl	800bf94 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b9de:	4b3c      	ldr	r3, [pc, #240]	; (800bad0 <xTaskIncrementTick+0x15c>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	693a      	ldr	r2, [r7, #16]
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d349      	bcc.n	800ba7c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9e8:	4b36      	ldr	r3, [pc, #216]	; (800bac4 <xTaskIncrementTick+0x150>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d104      	bne.n	800b9fc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9f2:	4b37      	ldr	r3, [pc, #220]	; (800bad0 <xTaskIncrementTick+0x15c>)
 800b9f4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9f8:	601a      	str	r2, [r3, #0]
					break;
 800b9fa:	e03f      	b.n	800ba7c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9fc:	4b31      	ldr	r3, [pc, #196]	; (800bac4 <xTaskIncrementTick+0x150>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	68db      	ldr	r3, [r3, #12]
 800ba02:	68db      	ldr	r3, [r3, #12]
 800ba04:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ba0c:	693a      	ldr	r2, [r7, #16]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d203      	bcs.n	800ba1c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ba14:	4a2e      	ldr	r2, [pc, #184]	; (800bad0 <xTaskIncrementTick+0x15c>)
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ba1a:	e02f      	b.n	800ba7c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	3304      	adds	r3, #4
 800ba20:	4618      	mov	r0, r3
 800ba22:	f7fe fc57 	bl	800a2d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d004      	beq.n	800ba38 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	3318      	adds	r3, #24
 800ba32:	4618      	mov	r0, r3
 800ba34:	f7fe fc4e 	bl	800a2d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba3c:	4b25      	ldr	r3, [pc, #148]	; (800bad4 <xTaskIncrementTick+0x160>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	429a      	cmp	r2, r3
 800ba42:	d903      	bls.n	800ba4c <xTaskIncrementTick+0xd8>
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba48:	4a22      	ldr	r2, [pc, #136]	; (800bad4 <xTaskIncrementTick+0x160>)
 800ba4a:	6013      	str	r3, [r2, #0]
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba50:	4613      	mov	r3, r2
 800ba52:	009b      	lsls	r3, r3, #2
 800ba54:	4413      	add	r3, r2
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	4a1f      	ldr	r2, [pc, #124]	; (800bad8 <xTaskIncrementTick+0x164>)
 800ba5a:	441a      	add	r2, r3
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	3304      	adds	r3, #4
 800ba60:	4619      	mov	r1, r3
 800ba62:	4610      	mov	r0, r2
 800ba64:	f7fe fbd9 	bl	800a21a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ba68:	68bb      	ldr	r3, [r7, #8]
 800ba6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba6c:	4b1b      	ldr	r3, [pc, #108]	; (800badc <xTaskIncrementTick+0x168>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d3b8      	bcc.n	800b9e8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ba76:	2301      	movs	r3, #1
 800ba78:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba7a:	e7b5      	b.n	800b9e8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ba7c:	4b17      	ldr	r3, [pc, #92]	; (800badc <xTaskIncrementTick+0x168>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba82:	4915      	ldr	r1, [pc, #84]	; (800bad8 <xTaskIncrementTick+0x164>)
 800ba84:	4613      	mov	r3, r2
 800ba86:	009b      	lsls	r3, r3, #2
 800ba88:	4413      	add	r3, r2
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	440b      	add	r3, r1
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d901      	bls.n	800ba98 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ba94:	2301      	movs	r3, #1
 800ba96:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ba98:	4b11      	ldr	r3, [pc, #68]	; (800bae0 <xTaskIncrementTick+0x16c>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d007      	beq.n	800bab0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800baa0:	2301      	movs	r3, #1
 800baa2:	617b      	str	r3, [r7, #20]
 800baa4:	e004      	b.n	800bab0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800baa6:	4b0f      	ldr	r3, [pc, #60]	; (800bae4 <xTaskIncrementTick+0x170>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	3301      	adds	r3, #1
 800baac:	4a0d      	ldr	r2, [pc, #52]	; (800bae4 <xTaskIncrementTick+0x170>)
 800baae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bab0:	697b      	ldr	r3, [r7, #20]
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3718      	adds	r7, #24
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop
 800babc:	20000e14 	.word	0x20000e14
 800bac0:	20000df0 	.word	0x20000df0
 800bac4:	20000da4 	.word	0x20000da4
 800bac8:	20000da8 	.word	0x20000da8
 800bacc:	20000e04 	.word	0x20000e04
 800bad0:	20000e0c 	.word	0x20000e0c
 800bad4:	20000df4 	.word	0x20000df4
 800bad8:	2000091c 	.word	0x2000091c
 800badc:	20000918 	.word	0x20000918
 800bae0:	20000e00 	.word	0x20000e00
 800bae4:	20000dfc 	.word	0x20000dfc

0800bae8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bae8:	b480      	push	{r7}
 800baea:	b085      	sub	sp, #20
 800baec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800baee:	4b2a      	ldr	r3, [pc, #168]	; (800bb98 <vTaskSwitchContext+0xb0>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d003      	beq.n	800bafe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800baf6:	4b29      	ldr	r3, [pc, #164]	; (800bb9c <vTaskSwitchContext+0xb4>)
 800baf8:	2201      	movs	r2, #1
 800bafa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bafc:	e046      	b.n	800bb8c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800bafe:	4b27      	ldr	r3, [pc, #156]	; (800bb9c <vTaskSwitchContext+0xb4>)
 800bb00:	2200      	movs	r2, #0
 800bb02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb04:	4b26      	ldr	r3, [pc, #152]	; (800bba0 <vTaskSwitchContext+0xb8>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	60fb      	str	r3, [r7, #12]
 800bb0a:	e010      	b.n	800bb2e <vTaskSwitchContext+0x46>
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d10a      	bne.n	800bb28 <vTaskSwitchContext+0x40>
	__asm volatile
 800bb12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb16:	f383 8811 	msr	BASEPRI, r3
 800bb1a:	f3bf 8f6f 	isb	sy
 800bb1e:	f3bf 8f4f 	dsb	sy
 800bb22:	607b      	str	r3, [r7, #4]
}
 800bb24:	bf00      	nop
 800bb26:	e7fe      	b.n	800bb26 <vTaskSwitchContext+0x3e>
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	60fb      	str	r3, [r7, #12]
 800bb2e:	491d      	ldr	r1, [pc, #116]	; (800bba4 <vTaskSwitchContext+0xbc>)
 800bb30:	68fa      	ldr	r2, [r7, #12]
 800bb32:	4613      	mov	r3, r2
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	4413      	add	r3, r2
 800bb38:	009b      	lsls	r3, r3, #2
 800bb3a:	440b      	add	r3, r1
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d0e4      	beq.n	800bb0c <vTaskSwitchContext+0x24>
 800bb42:	68fa      	ldr	r2, [r7, #12]
 800bb44:	4613      	mov	r3, r2
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	4413      	add	r3, r2
 800bb4a:	009b      	lsls	r3, r3, #2
 800bb4c:	4a15      	ldr	r2, [pc, #84]	; (800bba4 <vTaskSwitchContext+0xbc>)
 800bb4e:	4413      	add	r3, r2
 800bb50:	60bb      	str	r3, [r7, #8]
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	685b      	ldr	r3, [r3, #4]
 800bb56:	685a      	ldr	r2, [r3, #4]
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	605a      	str	r2, [r3, #4]
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	685a      	ldr	r2, [r3, #4]
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	3308      	adds	r3, #8
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d104      	bne.n	800bb72 <vTaskSwitchContext+0x8a>
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	685b      	ldr	r3, [r3, #4]
 800bb6c:	685a      	ldr	r2, [r3, #4]
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	605a      	str	r2, [r3, #4]
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	68db      	ldr	r3, [r3, #12]
 800bb78:	4a0b      	ldr	r2, [pc, #44]	; (800bba8 <vTaskSwitchContext+0xc0>)
 800bb7a:	6013      	str	r3, [r2, #0]
 800bb7c:	4a08      	ldr	r2, [pc, #32]	; (800bba0 <vTaskSwitchContext+0xb8>)
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bb82:	4b09      	ldr	r3, [pc, #36]	; (800bba8 <vTaskSwitchContext+0xc0>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	3354      	adds	r3, #84	; 0x54
 800bb88:	4a08      	ldr	r2, [pc, #32]	; (800bbac <vTaskSwitchContext+0xc4>)
 800bb8a:	6013      	str	r3, [r2, #0]
}
 800bb8c:	bf00      	nop
 800bb8e:	3714      	adds	r7, #20
 800bb90:	46bd      	mov	sp, r7
 800bb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb96:	4770      	bx	lr
 800bb98:	20000e14 	.word	0x20000e14
 800bb9c:	20000e00 	.word	0x20000e00
 800bba0:	20000df4 	.word	0x20000df4
 800bba4:	2000091c 	.word	0x2000091c
 800bba8:	20000918 	.word	0x20000918
 800bbac:	20000114 	.word	0x20000114

0800bbb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b084      	sub	sp, #16
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
 800bbb8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d10a      	bne.n	800bbd6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bbc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc4:	f383 8811 	msr	BASEPRI, r3
 800bbc8:	f3bf 8f6f 	isb	sy
 800bbcc:	f3bf 8f4f 	dsb	sy
 800bbd0:	60fb      	str	r3, [r7, #12]
}
 800bbd2:	bf00      	nop
 800bbd4:	e7fe      	b.n	800bbd4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bbd6:	4b07      	ldr	r3, [pc, #28]	; (800bbf4 <vTaskPlaceOnEventList+0x44>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	3318      	adds	r3, #24
 800bbdc:	4619      	mov	r1, r3
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f7fe fb3f 	bl	800a262 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bbe4:	2101      	movs	r1, #1
 800bbe6:	6838      	ldr	r0, [r7, #0]
 800bbe8:	f000 fb7e 	bl	800c2e8 <prvAddCurrentTaskToDelayedList>
}
 800bbec:	bf00      	nop
 800bbee:	3710      	adds	r7, #16
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}
 800bbf4:	20000918 	.word	0x20000918

0800bbf8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b086      	sub	sp, #24
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	60f8      	str	r0, [r7, #12]
 800bc00:	60b9      	str	r1, [r7, #8]
 800bc02:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d10a      	bne.n	800bc20 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc0e:	f383 8811 	msr	BASEPRI, r3
 800bc12:	f3bf 8f6f 	isb	sy
 800bc16:	f3bf 8f4f 	dsb	sy
 800bc1a:	617b      	str	r3, [r7, #20]
}
 800bc1c:	bf00      	nop
 800bc1e:	e7fe      	b.n	800bc1e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc20:	4b0a      	ldr	r3, [pc, #40]	; (800bc4c <vTaskPlaceOnEventListRestricted+0x54>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	3318      	adds	r3, #24
 800bc26:	4619      	mov	r1, r3
 800bc28:	68f8      	ldr	r0, [r7, #12]
 800bc2a:	f7fe faf6 	bl	800a21a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d002      	beq.n	800bc3a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bc34:	f04f 33ff 	mov.w	r3, #4294967295
 800bc38:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bc3a:	6879      	ldr	r1, [r7, #4]
 800bc3c:	68b8      	ldr	r0, [r7, #8]
 800bc3e:	f000 fb53 	bl	800c2e8 <prvAddCurrentTaskToDelayedList>
	}
 800bc42:	bf00      	nop
 800bc44:	3718      	adds	r7, #24
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	20000918 	.word	0x20000918

0800bc50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b086      	sub	sp, #24
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	68db      	ldr	r3, [r3, #12]
 800bc5c:	68db      	ldr	r3, [r3, #12]
 800bc5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bc60:	693b      	ldr	r3, [r7, #16]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d10a      	bne.n	800bc7c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bc66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc6a:	f383 8811 	msr	BASEPRI, r3
 800bc6e:	f3bf 8f6f 	isb	sy
 800bc72:	f3bf 8f4f 	dsb	sy
 800bc76:	60fb      	str	r3, [r7, #12]
}
 800bc78:	bf00      	nop
 800bc7a:	e7fe      	b.n	800bc7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bc7c:	693b      	ldr	r3, [r7, #16]
 800bc7e:	3318      	adds	r3, #24
 800bc80:	4618      	mov	r0, r3
 800bc82:	f7fe fb27 	bl	800a2d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc86:	4b1e      	ldr	r3, [pc, #120]	; (800bd00 <xTaskRemoveFromEventList+0xb0>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d11d      	bne.n	800bcca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bc8e:	693b      	ldr	r3, [r7, #16]
 800bc90:	3304      	adds	r3, #4
 800bc92:	4618      	mov	r0, r3
 800bc94:	f7fe fb1e 	bl	800a2d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bc98:	693b      	ldr	r3, [r7, #16]
 800bc9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc9c:	4b19      	ldr	r3, [pc, #100]	; (800bd04 <xTaskRemoveFromEventList+0xb4>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d903      	bls.n	800bcac <xTaskRemoveFromEventList+0x5c>
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bca8:	4a16      	ldr	r2, [pc, #88]	; (800bd04 <xTaskRemoveFromEventList+0xb4>)
 800bcaa:	6013      	str	r3, [r2, #0]
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcb0:	4613      	mov	r3, r2
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	4413      	add	r3, r2
 800bcb6:	009b      	lsls	r3, r3, #2
 800bcb8:	4a13      	ldr	r2, [pc, #76]	; (800bd08 <xTaskRemoveFromEventList+0xb8>)
 800bcba:	441a      	add	r2, r3
 800bcbc:	693b      	ldr	r3, [r7, #16]
 800bcbe:	3304      	adds	r3, #4
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	f7fe faa9 	bl	800a21a <vListInsertEnd>
 800bcc8:	e005      	b.n	800bcd6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	3318      	adds	r3, #24
 800bcce:	4619      	mov	r1, r3
 800bcd0:	480e      	ldr	r0, [pc, #56]	; (800bd0c <xTaskRemoveFromEventList+0xbc>)
 800bcd2:	f7fe faa2 	bl	800a21a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcda:	4b0d      	ldr	r3, [pc, #52]	; (800bd10 <xTaskRemoveFromEventList+0xc0>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bce0:	429a      	cmp	r2, r3
 800bce2:	d905      	bls.n	800bcf0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bce4:	2301      	movs	r3, #1
 800bce6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bce8:	4b0a      	ldr	r3, [pc, #40]	; (800bd14 <xTaskRemoveFromEventList+0xc4>)
 800bcea:	2201      	movs	r2, #1
 800bcec:	601a      	str	r2, [r3, #0]
 800bcee:	e001      	b.n	800bcf4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bcf4:	697b      	ldr	r3, [r7, #20]
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3718      	adds	r7, #24
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	20000e14 	.word	0x20000e14
 800bd04:	20000df4 	.word	0x20000df4
 800bd08:	2000091c 	.word	0x2000091c
 800bd0c:	20000dac 	.word	0x20000dac
 800bd10:	20000918 	.word	0x20000918
 800bd14:	20000e00 	.word	0x20000e00

0800bd18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b083      	sub	sp, #12
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bd20:	4b06      	ldr	r3, [pc, #24]	; (800bd3c <vTaskInternalSetTimeOutState+0x24>)
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bd28:	4b05      	ldr	r3, [pc, #20]	; (800bd40 <vTaskInternalSetTimeOutState+0x28>)
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	605a      	str	r2, [r3, #4]
}
 800bd30:	bf00      	nop
 800bd32:	370c      	adds	r7, #12
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr
 800bd3c:	20000e04 	.word	0x20000e04
 800bd40:	20000df0 	.word	0x20000df0

0800bd44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b088      	sub	sp, #32
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d10a      	bne.n	800bd6a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bd54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd58:	f383 8811 	msr	BASEPRI, r3
 800bd5c:	f3bf 8f6f 	isb	sy
 800bd60:	f3bf 8f4f 	dsb	sy
 800bd64:	613b      	str	r3, [r7, #16]
}
 800bd66:	bf00      	nop
 800bd68:	e7fe      	b.n	800bd68 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d10a      	bne.n	800bd86 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bd70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd74:	f383 8811 	msr	BASEPRI, r3
 800bd78:	f3bf 8f6f 	isb	sy
 800bd7c:	f3bf 8f4f 	dsb	sy
 800bd80:	60fb      	str	r3, [r7, #12]
}
 800bd82:	bf00      	nop
 800bd84:	e7fe      	b.n	800bd84 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bd86:	f001 f835 	bl	800cdf4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bd8a:	4b1d      	ldr	r3, [pc, #116]	; (800be00 <xTaskCheckForTimeOut+0xbc>)
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	685b      	ldr	r3, [r3, #4]
 800bd94:	69ba      	ldr	r2, [r7, #24]
 800bd96:	1ad3      	subs	r3, r2, r3
 800bd98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bda2:	d102      	bne.n	800bdaa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bda4:	2300      	movs	r3, #0
 800bda6:	61fb      	str	r3, [r7, #28]
 800bda8:	e023      	b.n	800bdf2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	4b15      	ldr	r3, [pc, #84]	; (800be04 <xTaskCheckForTimeOut+0xc0>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	d007      	beq.n	800bdc6 <xTaskCheckForTimeOut+0x82>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	685b      	ldr	r3, [r3, #4]
 800bdba:	69ba      	ldr	r2, [r7, #24]
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d302      	bcc.n	800bdc6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	61fb      	str	r3, [r7, #28]
 800bdc4:	e015      	b.n	800bdf2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	697a      	ldr	r2, [r7, #20]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d20b      	bcs.n	800bde8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	681a      	ldr	r2, [r3, #0]
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	1ad2      	subs	r2, r2, r3
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f7ff ff9b 	bl	800bd18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bde2:	2300      	movs	r3, #0
 800bde4:	61fb      	str	r3, [r7, #28]
 800bde6:	e004      	b.n	800bdf2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	2200      	movs	r2, #0
 800bdec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bdf2:	f001 f82f 	bl	800ce54 <vPortExitCritical>

	return xReturn;
 800bdf6:	69fb      	ldr	r3, [r7, #28]
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3720      	adds	r7, #32
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}
 800be00:	20000df0 	.word	0x20000df0
 800be04:	20000e04 	.word	0x20000e04

0800be08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800be08:	b480      	push	{r7}
 800be0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800be0c:	4b03      	ldr	r3, [pc, #12]	; (800be1c <vTaskMissedYield+0x14>)
 800be0e:	2201      	movs	r2, #1
 800be10:	601a      	str	r2, [r3, #0]
}
 800be12:	bf00      	nop
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr
 800be1c:	20000e00 	.word	0x20000e00

0800be20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800be28:	f000 f852 	bl	800bed0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800be2c:	4b06      	ldr	r3, [pc, #24]	; (800be48 <prvIdleTask+0x28>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	2b01      	cmp	r3, #1
 800be32:	d9f9      	bls.n	800be28 <prvIdleTask+0x8>
			{
				taskYIELD();
 800be34:	4b05      	ldr	r3, [pc, #20]	; (800be4c <prvIdleTask+0x2c>)
 800be36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be3a:	601a      	str	r2, [r3, #0]
 800be3c:	f3bf 8f4f 	dsb	sy
 800be40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800be44:	e7f0      	b.n	800be28 <prvIdleTask+0x8>
 800be46:	bf00      	nop
 800be48:	2000091c 	.word	0x2000091c
 800be4c:	e000ed04 	.word	0xe000ed04

0800be50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b082      	sub	sp, #8
 800be54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be56:	2300      	movs	r3, #0
 800be58:	607b      	str	r3, [r7, #4]
 800be5a:	e00c      	b.n	800be76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800be5c:	687a      	ldr	r2, [r7, #4]
 800be5e:	4613      	mov	r3, r2
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	4413      	add	r3, r2
 800be64:	009b      	lsls	r3, r3, #2
 800be66:	4a12      	ldr	r2, [pc, #72]	; (800beb0 <prvInitialiseTaskLists+0x60>)
 800be68:	4413      	add	r3, r2
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7fe f9a8 	bl	800a1c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	3301      	adds	r3, #1
 800be74:	607b      	str	r3, [r7, #4]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2b37      	cmp	r3, #55	; 0x37
 800be7a:	d9ef      	bls.n	800be5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800be7c:	480d      	ldr	r0, [pc, #52]	; (800beb4 <prvInitialiseTaskLists+0x64>)
 800be7e:	f7fe f99f 	bl	800a1c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800be82:	480d      	ldr	r0, [pc, #52]	; (800beb8 <prvInitialiseTaskLists+0x68>)
 800be84:	f7fe f99c 	bl	800a1c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800be88:	480c      	ldr	r0, [pc, #48]	; (800bebc <prvInitialiseTaskLists+0x6c>)
 800be8a:	f7fe f999 	bl	800a1c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800be8e:	480c      	ldr	r0, [pc, #48]	; (800bec0 <prvInitialiseTaskLists+0x70>)
 800be90:	f7fe f996 	bl	800a1c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800be94:	480b      	ldr	r0, [pc, #44]	; (800bec4 <prvInitialiseTaskLists+0x74>)
 800be96:	f7fe f993 	bl	800a1c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800be9a:	4b0b      	ldr	r3, [pc, #44]	; (800bec8 <prvInitialiseTaskLists+0x78>)
 800be9c:	4a05      	ldr	r2, [pc, #20]	; (800beb4 <prvInitialiseTaskLists+0x64>)
 800be9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bea0:	4b0a      	ldr	r3, [pc, #40]	; (800becc <prvInitialiseTaskLists+0x7c>)
 800bea2:	4a05      	ldr	r2, [pc, #20]	; (800beb8 <prvInitialiseTaskLists+0x68>)
 800bea4:	601a      	str	r2, [r3, #0]
}
 800bea6:	bf00      	nop
 800bea8:	3708      	adds	r7, #8
 800beaa:	46bd      	mov	sp, r7
 800beac:	bd80      	pop	{r7, pc}
 800beae:	bf00      	nop
 800beb0:	2000091c 	.word	0x2000091c
 800beb4:	20000d7c 	.word	0x20000d7c
 800beb8:	20000d90 	.word	0x20000d90
 800bebc:	20000dac 	.word	0x20000dac
 800bec0:	20000dc0 	.word	0x20000dc0
 800bec4:	20000dd8 	.word	0x20000dd8
 800bec8:	20000da4 	.word	0x20000da4
 800becc:	20000da8 	.word	0x20000da8

0800bed0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b082      	sub	sp, #8
 800bed4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bed6:	e019      	b.n	800bf0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bed8:	f000 ff8c 	bl	800cdf4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bedc:	4b10      	ldr	r3, [pc, #64]	; (800bf20 <prvCheckTasksWaitingTermination+0x50>)
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	68db      	ldr	r3, [r3, #12]
 800bee2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	3304      	adds	r3, #4
 800bee8:	4618      	mov	r0, r3
 800beea:	f7fe f9f3 	bl	800a2d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800beee:	4b0d      	ldr	r3, [pc, #52]	; (800bf24 <prvCheckTasksWaitingTermination+0x54>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	3b01      	subs	r3, #1
 800bef4:	4a0b      	ldr	r2, [pc, #44]	; (800bf24 <prvCheckTasksWaitingTermination+0x54>)
 800bef6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bef8:	4b0b      	ldr	r3, [pc, #44]	; (800bf28 <prvCheckTasksWaitingTermination+0x58>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	3b01      	subs	r3, #1
 800befe:	4a0a      	ldr	r2, [pc, #40]	; (800bf28 <prvCheckTasksWaitingTermination+0x58>)
 800bf00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bf02:	f000 ffa7 	bl	800ce54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bf06:	6878      	ldr	r0, [r7, #4]
 800bf08:	f000 f810 	bl	800bf2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf0c:	4b06      	ldr	r3, [pc, #24]	; (800bf28 <prvCheckTasksWaitingTermination+0x58>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d1e1      	bne.n	800bed8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bf14:	bf00      	nop
 800bf16:	bf00      	nop
 800bf18:	3708      	adds	r7, #8
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	20000dc0 	.word	0x20000dc0
 800bf24:	20000dec 	.word	0x20000dec
 800bf28:	20000dd4 	.word	0x20000dd4

0800bf2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b084      	sub	sp, #16
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	3354      	adds	r3, #84	; 0x54
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f002 fd79 	bl	800ea30 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d108      	bne.n	800bf5a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f001 f93f 	bl	800d1d0 <vPortFree>
				vPortFree( pxTCB );
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f001 f93c 	bl	800d1d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bf58:	e018      	b.n	800bf8c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bf60:	2b01      	cmp	r3, #1
 800bf62:	d103      	bne.n	800bf6c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f001 f933 	bl	800d1d0 <vPortFree>
	}
 800bf6a:	e00f      	b.n	800bf8c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bf72:	2b02      	cmp	r3, #2
 800bf74:	d00a      	beq.n	800bf8c <prvDeleteTCB+0x60>
	__asm volatile
 800bf76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf7a:	f383 8811 	msr	BASEPRI, r3
 800bf7e:	f3bf 8f6f 	isb	sy
 800bf82:	f3bf 8f4f 	dsb	sy
 800bf86:	60fb      	str	r3, [r7, #12]
}
 800bf88:	bf00      	nop
 800bf8a:	e7fe      	b.n	800bf8a <prvDeleteTCB+0x5e>
	}
 800bf8c:	bf00      	nop
 800bf8e:	3710      	adds	r7, #16
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bf94:	b480      	push	{r7}
 800bf96:	b083      	sub	sp, #12
 800bf98:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf9a:	4b0c      	ldr	r3, [pc, #48]	; (800bfcc <prvResetNextTaskUnblockTime+0x38>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d104      	bne.n	800bfae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bfa4:	4b0a      	ldr	r3, [pc, #40]	; (800bfd0 <prvResetNextTaskUnblockTime+0x3c>)
 800bfa6:	f04f 32ff 	mov.w	r2, #4294967295
 800bfaa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bfac:	e008      	b.n	800bfc0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bfae:	4b07      	ldr	r3, [pc, #28]	; (800bfcc <prvResetNextTaskUnblockTime+0x38>)
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	68db      	ldr	r3, [r3, #12]
 800bfb4:	68db      	ldr	r3, [r3, #12]
 800bfb6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	4a04      	ldr	r2, [pc, #16]	; (800bfd0 <prvResetNextTaskUnblockTime+0x3c>)
 800bfbe:	6013      	str	r3, [r2, #0]
}
 800bfc0:	bf00      	nop
 800bfc2:	370c      	adds	r7, #12
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr
 800bfcc:	20000da4 	.word	0x20000da4
 800bfd0:	20000e0c 	.word	0x20000e0c

0800bfd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b083      	sub	sp, #12
 800bfd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bfda:	4b0b      	ldr	r3, [pc, #44]	; (800c008 <xTaskGetSchedulerState+0x34>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d102      	bne.n	800bfe8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	607b      	str	r3, [r7, #4]
 800bfe6:	e008      	b.n	800bffa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bfe8:	4b08      	ldr	r3, [pc, #32]	; (800c00c <xTaskGetSchedulerState+0x38>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d102      	bne.n	800bff6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bff0:	2302      	movs	r3, #2
 800bff2:	607b      	str	r3, [r7, #4]
 800bff4:	e001      	b.n	800bffa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bff6:	2300      	movs	r3, #0
 800bff8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bffa:	687b      	ldr	r3, [r7, #4]
	}
 800bffc:	4618      	mov	r0, r3
 800bffe:	370c      	adds	r7, #12
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr
 800c008:	20000df8 	.word	0x20000df8
 800c00c:	20000e14 	.word	0x20000e14

0800c010 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c010:	b580      	push	{r7, lr}
 800c012:	b084      	sub	sp, #16
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c01c:	2300      	movs	r3, #0
 800c01e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d051      	beq.n	800c0ca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c02a:	4b2a      	ldr	r3, [pc, #168]	; (800c0d4 <xTaskPriorityInherit+0xc4>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c030:	429a      	cmp	r2, r3
 800c032:	d241      	bcs.n	800c0b8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	699b      	ldr	r3, [r3, #24]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	db06      	blt.n	800c04a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c03c:	4b25      	ldr	r3, [pc, #148]	; (800c0d4 <xTaskPriorityInherit+0xc4>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c042:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	6959      	ldr	r1, [r3, #20]
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c052:	4613      	mov	r3, r2
 800c054:	009b      	lsls	r3, r3, #2
 800c056:	4413      	add	r3, r2
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	4a1f      	ldr	r2, [pc, #124]	; (800c0d8 <xTaskPriorityInherit+0xc8>)
 800c05c:	4413      	add	r3, r2
 800c05e:	4299      	cmp	r1, r3
 800c060:	d122      	bne.n	800c0a8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	3304      	adds	r3, #4
 800c066:	4618      	mov	r0, r3
 800c068:	f7fe f934 	bl	800a2d4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c06c:	4b19      	ldr	r3, [pc, #100]	; (800c0d4 <xTaskPriorityInherit+0xc4>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c07a:	4b18      	ldr	r3, [pc, #96]	; (800c0dc <xTaskPriorityInherit+0xcc>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	429a      	cmp	r2, r3
 800c080:	d903      	bls.n	800c08a <xTaskPriorityInherit+0x7a>
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c086:	4a15      	ldr	r2, [pc, #84]	; (800c0dc <xTaskPriorityInherit+0xcc>)
 800c088:	6013      	str	r3, [r2, #0]
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c08e:	4613      	mov	r3, r2
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	4413      	add	r3, r2
 800c094:	009b      	lsls	r3, r3, #2
 800c096:	4a10      	ldr	r2, [pc, #64]	; (800c0d8 <xTaskPriorityInherit+0xc8>)
 800c098:	441a      	add	r2, r3
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	3304      	adds	r3, #4
 800c09e:	4619      	mov	r1, r3
 800c0a0:	4610      	mov	r0, r2
 800c0a2:	f7fe f8ba 	bl	800a21a <vListInsertEnd>
 800c0a6:	e004      	b.n	800c0b2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c0a8:	4b0a      	ldr	r3, [pc, #40]	; (800c0d4 <xTaskPriorityInherit+0xc4>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c0b2:	2301      	movs	r3, #1
 800c0b4:	60fb      	str	r3, [r7, #12]
 800c0b6:	e008      	b.n	800c0ca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c0bc:	4b05      	ldr	r3, [pc, #20]	; (800c0d4 <xTaskPriorityInherit+0xc4>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d201      	bcs.n	800c0ca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
	}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3710      	adds	r7, #16
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}
 800c0d4:	20000918 	.word	0x20000918
 800c0d8:	2000091c 	.word	0x2000091c
 800c0dc:	20000df4 	.word	0x20000df4

0800c0e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b086      	sub	sp, #24
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d056      	beq.n	800c1a4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c0f6:	4b2e      	ldr	r3, [pc, #184]	; (800c1b0 <xTaskPriorityDisinherit+0xd0>)
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	693a      	ldr	r2, [r7, #16]
 800c0fc:	429a      	cmp	r2, r3
 800c0fe:	d00a      	beq.n	800c116 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c104:	f383 8811 	msr	BASEPRI, r3
 800c108:	f3bf 8f6f 	isb	sy
 800c10c:	f3bf 8f4f 	dsb	sy
 800c110:	60fb      	str	r3, [r7, #12]
}
 800c112:	bf00      	nop
 800c114:	e7fe      	b.n	800c114 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c116:	693b      	ldr	r3, [r7, #16]
 800c118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d10a      	bne.n	800c134 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c11e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c122:	f383 8811 	msr	BASEPRI, r3
 800c126:	f3bf 8f6f 	isb	sy
 800c12a:	f3bf 8f4f 	dsb	sy
 800c12e:	60bb      	str	r3, [r7, #8]
}
 800c130:	bf00      	nop
 800c132:	e7fe      	b.n	800c132 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c138:	1e5a      	subs	r2, r3, #1
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c146:	429a      	cmp	r2, r3
 800c148:	d02c      	beq.n	800c1a4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d128      	bne.n	800c1a4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	3304      	adds	r3, #4
 800c156:	4618      	mov	r0, r3
 800c158:	f7fe f8bc 	bl	800a2d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c168:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c174:	4b0f      	ldr	r3, [pc, #60]	; (800c1b4 <xTaskPriorityDisinherit+0xd4>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	429a      	cmp	r2, r3
 800c17a:	d903      	bls.n	800c184 <xTaskPriorityDisinherit+0xa4>
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c180:	4a0c      	ldr	r2, [pc, #48]	; (800c1b4 <xTaskPriorityDisinherit+0xd4>)
 800c182:	6013      	str	r3, [r2, #0]
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c188:	4613      	mov	r3, r2
 800c18a:	009b      	lsls	r3, r3, #2
 800c18c:	4413      	add	r3, r2
 800c18e:	009b      	lsls	r3, r3, #2
 800c190:	4a09      	ldr	r2, [pc, #36]	; (800c1b8 <xTaskPriorityDisinherit+0xd8>)
 800c192:	441a      	add	r2, r3
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	3304      	adds	r3, #4
 800c198:	4619      	mov	r1, r3
 800c19a:	4610      	mov	r0, r2
 800c19c:	f7fe f83d 	bl	800a21a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c1a4:	697b      	ldr	r3, [r7, #20]
	}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3718      	adds	r7, #24
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
 800c1ae:	bf00      	nop
 800c1b0:	20000918 	.word	0x20000918
 800c1b4:	20000df4 	.word	0x20000df4
 800c1b8:	2000091c 	.word	0x2000091c

0800c1bc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b088      	sub	sp, #32
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d06a      	beq.n	800c2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c1d4:	69bb      	ldr	r3, [r7, #24]
 800c1d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d10a      	bne.n	800c1f2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c1dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e0:	f383 8811 	msr	BASEPRI, r3
 800c1e4:	f3bf 8f6f 	isb	sy
 800c1e8:	f3bf 8f4f 	dsb	sy
 800c1ec:	60fb      	str	r3, [r7, #12]
}
 800c1ee:	bf00      	nop
 800c1f0:	e7fe      	b.n	800c1f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c1f2:	69bb      	ldr	r3, [r7, #24]
 800c1f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1f6:	683a      	ldr	r2, [r7, #0]
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	d902      	bls.n	800c202 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	61fb      	str	r3, [r7, #28]
 800c200:	e002      	b.n	800c208 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c206:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c208:	69bb      	ldr	r3, [r7, #24]
 800c20a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c20c:	69fa      	ldr	r2, [r7, #28]
 800c20e:	429a      	cmp	r2, r3
 800c210:	d04b      	beq.n	800c2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c216:	697a      	ldr	r2, [r7, #20]
 800c218:	429a      	cmp	r2, r3
 800c21a:	d146      	bne.n	800c2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c21c:	4b25      	ldr	r3, [pc, #148]	; (800c2b4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	69ba      	ldr	r2, [r7, #24]
 800c222:	429a      	cmp	r2, r3
 800c224:	d10a      	bne.n	800c23c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c22a:	f383 8811 	msr	BASEPRI, r3
 800c22e:	f3bf 8f6f 	isb	sy
 800c232:	f3bf 8f4f 	dsb	sy
 800c236:	60bb      	str	r3, [r7, #8]
}
 800c238:	bf00      	nop
 800c23a:	e7fe      	b.n	800c23a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c23c:	69bb      	ldr	r3, [r7, #24]
 800c23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c240:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c242:	69bb      	ldr	r3, [r7, #24]
 800c244:	69fa      	ldr	r2, [r7, #28]
 800c246:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c248:	69bb      	ldr	r3, [r7, #24]
 800c24a:	699b      	ldr	r3, [r3, #24]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	db04      	blt.n	800c25a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c250:	69fb      	ldr	r3, [r7, #28]
 800c252:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c256:	69bb      	ldr	r3, [r7, #24]
 800c258:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c25a:	69bb      	ldr	r3, [r7, #24]
 800c25c:	6959      	ldr	r1, [r3, #20]
 800c25e:	693a      	ldr	r2, [r7, #16]
 800c260:	4613      	mov	r3, r2
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	4413      	add	r3, r2
 800c266:	009b      	lsls	r3, r3, #2
 800c268:	4a13      	ldr	r2, [pc, #76]	; (800c2b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c26a:	4413      	add	r3, r2
 800c26c:	4299      	cmp	r1, r3
 800c26e:	d11c      	bne.n	800c2aa <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c270:	69bb      	ldr	r3, [r7, #24]
 800c272:	3304      	adds	r3, #4
 800c274:	4618      	mov	r0, r3
 800c276:	f7fe f82d 	bl	800a2d4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c27a:	69bb      	ldr	r3, [r7, #24]
 800c27c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c27e:	4b0f      	ldr	r3, [pc, #60]	; (800c2bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	429a      	cmp	r2, r3
 800c284:	d903      	bls.n	800c28e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c286:	69bb      	ldr	r3, [r7, #24]
 800c288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c28a:	4a0c      	ldr	r2, [pc, #48]	; (800c2bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c28c:	6013      	str	r3, [r2, #0]
 800c28e:	69bb      	ldr	r3, [r7, #24]
 800c290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c292:	4613      	mov	r3, r2
 800c294:	009b      	lsls	r3, r3, #2
 800c296:	4413      	add	r3, r2
 800c298:	009b      	lsls	r3, r3, #2
 800c29a:	4a07      	ldr	r2, [pc, #28]	; (800c2b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c29c:	441a      	add	r2, r3
 800c29e:	69bb      	ldr	r3, [r7, #24]
 800c2a0:	3304      	adds	r3, #4
 800c2a2:	4619      	mov	r1, r3
 800c2a4:	4610      	mov	r0, r2
 800c2a6:	f7fd ffb8 	bl	800a21a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c2aa:	bf00      	nop
 800c2ac:	3720      	adds	r7, #32
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	20000918 	.word	0x20000918
 800c2b8:	2000091c 	.word	0x2000091c
 800c2bc:	20000df4 	.word	0x20000df4

0800c2c0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c2c0:	b480      	push	{r7}
 800c2c2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c2c4:	4b07      	ldr	r3, [pc, #28]	; (800c2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d004      	beq.n	800c2d6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c2cc:	4b05      	ldr	r3, [pc, #20]	; (800c2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c2d2:	3201      	adds	r2, #1
 800c2d4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c2d6:	4b03      	ldr	r3, [pc, #12]	; (800c2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
	}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr
 800c2e4:	20000918 	.word	0x20000918

0800c2e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b084      	sub	sp, #16
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
 800c2f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c2f2:	4b21      	ldr	r3, [pc, #132]	; (800c378 <prvAddCurrentTaskToDelayedList+0x90>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2f8:	4b20      	ldr	r3, [pc, #128]	; (800c37c <prvAddCurrentTaskToDelayedList+0x94>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	3304      	adds	r3, #4
 800c2fe:	4618      	mov	r0, r3
 800c300:	f7fd ffe8 	bl	800a2d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c30a:	d10a      	bne.n	800c322 <prvAddCurrentTaskToDelayedList+0x3a>
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d007      	beq.n	800c322 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c312:	4b1a      	ldr	r3, [pc, #104]	; (800c37c <prvAddCurrentTaskToDelayedList+0x94>)
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	3304      	adds	r3, #4
 800c318:	4619      	mov	r1, r3
 800c31a:	4819      	ldr	r0, [pc, #100]	; (800c380 <prvAddCurrentTaskToDelayedList+0x98>)
 800c31c:	f7fd ff7d 	bl	800a21a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c320:	e026      	b.n	800c370 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c322:	68fa      	ldr	r2, [r7, #12]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	4413      	add	r3, r2
 800c328:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c32a:	4b14      	ldr	r3, [pc, #80]	; (800c37c <prvAddCurrentTaskToDelayedList+0x94>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	68ba      	ldr	r2, [r7, #8]
 800c330:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c332:	68ba      	ldr	r2, [r7, #8]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	429a      	cmp	r2, r3
 800c338:	d209      	bcs.n	800c34e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c33a:	4b12      	ldr	r3, [pc, #72]	; (800c384 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	4b0f      	ldr	r3, [pc, #60]	; (800c37c <prvAddCurrentTaskToDelayedList+0x94>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	3304      	adds	r3, #4
 800c344:	4619      	mov	r1, r3
 800c346:	4610      	mov	r0, r2
 800c348:	f7fd ff8b 	bl	800a262 <vListInsert>
}
 800c34c:	e010      	b.n	800c370 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c34e:	4b0e      	ldr	r3, [pc, #56]	; (800c388 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c350:	681a      	ldr	r2, [r3, #0]
 800c352:	4b0a      	ldr	r3, [pc, #40]	; (800c37c <prvAddCurrentTaskToDelayedList+0x94>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3304      	adds	r3, #4
 800c358:	4619      	mov	r1, r3
 800c35a:	4610      	mov	r0, r2
 800c35c:	f7fd ff81 	bl	800a262 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c360:	4b0a      	ldr	r3, [pc, #40]	; (800c38c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	68ba      	ldr	r2, [r7, #8]
 800c366:	429a      	cmp	r2, r3
 800c368:	d202      	bcs.n	800c370 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c36a:	4a08      	ldr	r2, [pc, #32]	; (800c38c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	6013      	str	r3, [r2, #0]
}
 800c370:	bf00      	nop
 800c372:	3710      	adds	r7, #16
 800c374:	46bd      	mov	sp, r7
 800c376:	bd80      	pop	{r7, pc}
 800c378:	20000df0 	.word	0x20000df0
 800c37c:	20000918 	.word	0x20000918
 800c380:	20000dd8 	.word	0x20000dd8
 800c384:	20000da8 	.word	0x20000da8
 800c388:	20000da4 	.word	0x20000da4
 800c38c:	20000e0c 	.word	0x20000e0c

0800c390 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b08a      	sub	sp, #40	; 0x28
 800c394:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c396:	2300      	movs	r3, #0
 800c398:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c39a:	f000 fba1 	bl	800cae0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c39e:	4b1c      	ldr	r3, [pc, #112]	; (800c410 <xTimerCreateTimerTask+0x80>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d021      	beq.n	800c3ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c3ae:	1d3a      	adds	r2, r7, #4
 800c3b0:	f107 0108 	add.w	r1, r7, #8
 800c3b4:	f107 030c 	add.w	r3, r7, #12
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7fd fee7 	bl	800a18c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c3be:	6879      	ldr	r1, [r7, #4]
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	68fa      	ldr	r2, [r7, #12]
 800c3c4:	9202      	str	r2, [sp, #8]
 800c3c6:	9301      	str	r3, [sp, #4]
 800c3c8:	2302      	movs	r3, #2
 800c3ca:	9300      	str	r3, [sp, #0]
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	460a      	mov	r2, r1
 800c3d0:	4910      	ldr	r1, [pc, #64]	; (800c414 <xTimerCreateTimerTask+0x84>)
 800c3d2:	4811      	ldr	r0, [pc, #68]	; (800c418 <xTimerCreateTimerTask+0x88>)
 800c3d4:	f7fe ffb6 	bl	800b344 <xTaskCreateStatic>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	4a10      	ldr	r2, [pc, #64]	; (800c41c <xTimerCreateTimerTask+0x8c>)
 800c3dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c3de:	4b0f      	ldr	r3, [pc, #60]	; (800c41c <xTimerCreateTimerTask+0x8c>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d001      	beq.n	800c3ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c3ea:	697b      	ldr	r3, [r7, #20]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d10a      	bne.n	800c406 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f4:	f383 8811 	msr	BASEPRI, r3
 800c3f8:	f3bf 8f6f 	isb	sy
 800c3fc:	f3bf 8f4f 	dsb	sy
 800c400:	613b      	str	r3, [r7, #16]
}
 800c402:	bf00      	nop
 800c404:	e7fe      	b.n	800c404 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c406:	697b      	ldr	r3, [r7, #20]
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3718      	adds	r7, #24
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}
 800c410:	20000e48 	.word	0x20000e48
 800c414:	0800f028 	.word	0x0800f028
 800c418:	0800c689 	.word	0x0800c689
 800c41c:	20000e4c 	.word	0x20000e4c

0800c420 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c420:	b580      	push	{r7, lr}
 800c422:	b088      	sub	sp, #32
 800c424:	af02      	add	r7, sp, #8
 800c426:	60f8      	str	r0, [r7, #12]
 800c428:	60b9      	str	r1, [r7, #8]
 800c42a:	607a      	str	r2, [r7, #4]
 800c42c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800c42e:	202c      	movs	r0, #44	; 0x2c
 800c430:	f000 fe02 	bl	800d038 <pvPortMalloc>
 800c434:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d00d      	beq.n	800c458 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	2200      	movs	r2, #0
 800c440:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c444:	697b      	ldr	r3, [r7, #20]
 800c446:	9301      	str	r3, [sp, #4]
 800c448:	6a3b      	ldr	r3, [r7, #32]
 800c44a:	9300      	str	r3, [sp, #0]
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	687a      	ldr	r2, [r7, #4]
 800c450:	68b9      	ldr	r1, [r7, #8]
 800c452:	68f8      	ldr	r0, [r7, #12]
 800c454:	f000 f843 	bl	800c4de <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c458:	697b      	ldr	r3, [r7, #20]
	}
 800c45a:	4618      	mov	r0, r3
 800c45c:	3718      	adds	r7, #24
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd80      	pop	{r7, pc}

0800c462 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800c462:	b580      	push	{r7, lr}
 800c464:	b08a      	sub	sp, #40	; 0x28
 800c466:	af02      	add	r7, sp, #8
 800c468:	60f8      	str	r0, [r7, #12]
 800c46a:	60b9      	str	r1, [r7, #8]
 800c46c:	607a      	str	r2, [r7, #4]
 800c46e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800c470:	232c      	movs	r3, #44	; 0x2c
 800c472:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	2b2c      	cmp	r3, #44	; 0x2c
 800c478:	d00a      	beq.n	800c490 <xTimerCreateStatic+0x2e>
	__asm volatile
 800c47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c47e:	f383 8811 	msr	BASEPRI, r3
 800c482:	f3bf 8f6f 	isb	sy
 800c486:	f3bf 8f4f 	dsb	sy
 800c48a:	61bb      	str	r3, [r7, #24]
}
 800c48c:	bf00      	nop
 800c48e:	e7fe      	b.n	800c48e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c490:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800c492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c494:	2b00      	cmp	r3, #0
 800c496:	d10a      	bne.n	800c4ae <xTimerCreateStatic+0x4c>
	__asm volatile
 800c498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c49c:	f383 8811 	msr	BASEPRI, r3
 800c4a0:	f3bf 8f6f 	isb	sy
 800c4a4:	f3bf 8f4f 	dsb	sy
 800c4a8:	617b      	str	r3, [r7, #20]
}
 800c4aa:	bf00      	nop
 800c4ac:	e7fe      	b.n	800c4ac <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800c4ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4b0:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800c4b2:	69fb      	ldr	r3, [r7, #28]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d00d      	beq.n	800c4d4 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800c4b8:	69fb      	ldr	r3, [r7, #28]
 800c4ba:	2202      	movs	r2, #2
 800c4bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c4c0:	69fb      	ldr	r3, [r7, #28]
 800c4c2:	9301      	str	r3, [sp, #4]
 800c4c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4c6:	9300      	str	r3, [sp, #0]
 800c4c8:	683b      	ldr	r3, [r7, #0]
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	68b9      	ldr	r1, [r7, #8]
 800c4ce:	68f8      	ldr	r0, [r7, #12]
 800c4d0:	f000 f805 	bl	800c4de <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c4d4:	69fb      	ldr	r3, [r7, #28]
	}
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	3720      	adds	r7, #32
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}

0800c4de <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800c4de:	b580      	push	{r7, lr}
 800c4e0:	b086      	sub	sp, #24
 800c4e2:	af00      	add	r7, sp, #0
 800c4e4:	60f8      	str	r0, [r7, #12]
 800c4e6:	60b9      	str	r1, [r7, #8]
 800c4e8:	607a      	str	r2, [r7, #4]
 800c4ea:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d10a      	bne.n	800c508 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800c4f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f6:	f383 8811 	msr	BASEPRI, r3
 800c4fa:	f3bf 8f6f 	isb	sy
 800c4fe:	f3bf 8f4f 	dsb	sy
 800c502:	617b      	str	r3, [r7, #20]
}
 800c504:	bf00      	nop
 800c506:	e7fe      	b.n	800c506 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800c508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d01e      	beq.n	800c54c <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800c50e:	f000 fae7 	bl	800cae0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800c512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c514:	68fa      	ldr	r2, [r7, #12]
 800c516:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800c518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c51a:	68ba      	ldr	r2, [r7, #8]
 800c51c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800c51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c520:	683a      	ldr	r2, [r7, #0]
 800c522:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800c524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c526:	6a3a      	ldr	r2, [r7, #32]
 800c528:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800c52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c52c:	3304      	adds	r3, #4
 800c52e:	4618      	mov	r0, r3
 800c530:	f7fd fe66 	bl	800a200 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d008      	beq.n	800c54c <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800c53a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c53c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c540:	f043 0304 	orr.w	r3, r3, #4
 800c544:	b2da      	uxtb	r2, r3
 800c546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c548:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800c54c:	bf00      	nop
 800c54e:	3718      	adds	r7, #24
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}

0800c554 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b08a      	sub	sp, #40	; 0x28
 800c558:	af00      	add	r7, sp, #0
 800c55a:	60f8      	str	r0, [r7, #12]
 800c55c:	60b9      	str	r1, [r7, #8]
 800c55e:	607a      	str	r2, [r7, #4]
 800c560:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c562:	2300      	movs	r3, #0
 800c564:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d10a      	bne.n	800c582 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c570:	f383 8811 	msr	BASEPRI, r3
 800c574:	f3bf 8f6f 	isb	sy
 800c578:	f3bf 8f4f 	dsb	sy
 800c57c:	623b      	str	r3, [r7, #32]
}
 800c57e:	bf00      	nop
 800c580:	e7fe      	b.n	800c580 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c582:	4b1a      	ldr	r3, [pc, #104]	; (800c5ec <xTimerGenericCommand+0x98>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d02a      	beq.n	800c5e0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	2b05      	cmp	r3, #5
 800c59a:	dc18      	bgt.n	800c5ce <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c59c:	f7ff fd1a 	bl	800bfd4 <xTaskGetSchedulerState>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	2b02      	cmp	r3, #2
 800c5a4:	d109      	bne.n	800c5ba <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c5a6:	4b11      	ldr	r3, [pc, #68]	; (800c5ec <xTimerGenericCommand+0x98>)
 800c5a8:	6818      	ldr	r0, [r3, #0]
 800c5aa:	f107 0110 	add.w	r1, r7, #16
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c5b2:	f7fe f861 	bl	800a678 <xQueueGenericSend>
 800c5b6:	6278      	str	r0, [r7, #36]	; 0x24
 800c5b8:	e012      	b.n	800c5e0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c5ba:	4b0c      	ldr	r3, [pc, #48]	; (800c5ec <xTimerGenericCommand+0x98>)
 800c5bc:	6818      	ldr	r0, [r3, #0]
 800c5be:	f107 0110 	add.w	r1, r7, #16
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	f7fe f857 	bl	800a678 <xQueueGenericSend>
 800c5ca:	6278      	str	r0, [r7, #36]	; 0x24
 800c5cc:	e008      	b.n	800c5e0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c5ce:	4b07      	ldr	r3, [pc, #28]	; (800c5ec <xTimerGenericCommand+0x98>)
 800c5d0:	6818      	ldr	r0, [r3, #0]
 800c5d2:	f107 0110 	add.w	r1, r7, #16
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	683a      	ldr	r2, [r7, #0]
 800c5da:	f7fe f94b 	bl	800a874 <xQueueGenericSendFromISR>
 800c5de:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3728      	adds	r7, #40	; 0x28
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}
 800c5ea:	bf00      	nop
 800c5ec:	20000e48 	.word	0x20000e48

0800c5f0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b088      	sub	sp, #32
 800c5f4:	af02      	add	r7, sp, #8
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5fa:	4b22      	ldr	r3, [pc, #136]	; (800c684 <prvProcessExpiredTimer+0x94>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	68db      	ldr	r3, [r3, #12]
 800c600:	68db      	ldr	r3, [r3, #12]
 800c602:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	3304      	adds	r3, #4
 800c608:	4618      	mov	r0, r3
 800c60a:	f7fd fe63 	bl	800a2d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c614:	f003 0304 	and.w	r3, r3, #4
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d022      	beq.n	800c662 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c61c:	697b      	ldr	r3, [r7, #20]
 800c61e:	699a      	ldr	r2, [r3, #24]
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	18d1      	adds	r1, r2, r3
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	683a      	ldr	r2, [r7, #0]
 800c628:	6978      	ldr	r0, [r7, #20]
 800c62a:	f000 f8d1 	bl	800c7d0 <prvInsertTimerInActiveList>
 800c62e:	4603      	mov	r3, r0
 800c630:	2b00      	cmp	r3, #0
 800c632:	d01f      	beq.n	800c674 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c634:	2300      	movs	r3, #0
 800c636:	9300      	str	r3, [sp, #0]
 800c638:	2300      	movs	r3, #0
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	2100      	movs	r1, #0
 800c63e:	6978      	ldr	r0, [r7, #20]
 800c640:	f7ff ff88 	bl	800c554 <xTimerGenericCommand>
 800c644:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c646:	693b      	ldr	r3, [r7, #16]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d113      	bne.n	800c674 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c650:	f383 8811 	msr	BASEPRI, r3
 800c654:	f3bf 8f6f 	isb	sy
 800c658:	f3bf 8f4f 	dsb	sy
 800c65c:	60fb      	str	r3, [r7, #12]
}
 800c65e:	bf00      	nop
 800c660:	e7fe      	b.n	800c660 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c668:	f023 0301 	bic.w	r3, r3, #1
 800c66c:	b2da      	uxtb	r2, r3
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c674:	697b      	ldr	r3, [r7, #20]
 800c676:	6a1b      	ldr	r3, [r3, #32]
 800c678:	6978      	ldr	r0, [r7, #20]
 800c67a:	4798      	blx	r3
}
 800c67c:	bf00      	nop
 800c67e:	3718      	adds	r7, #24
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}
 800c684:	20000e40 	.word	0x20000e40

0800c688 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b084      	sub	sp, #16
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c690:	f107 0308 	add.w	r3, r7, #8
 800c694:	4618      	mov	r0, r3
 800c696:	f000 f857 	bl	800c748 <prvGetNextExpireTime>
 800c69a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	4619      	mov	r1, r3
 800c6a0:	68f8      	ldr	r0, [r7, #12]
 800c6a2:	f000 f803 	bl	800c6ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c6a6:	f000 f8d5 	bl	800c854 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c6aa:	e7f1      	b.n	800c690 <prvTimerTask+0x8>

0800c6ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b084      	sub	sp, #16
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c6b6:	f7ff f8a1 	bl	800b7fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c6ba:	f107 0308 	add.w	r3, r7, #8
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f000 f866 	bl	800c790 <prvSampleTimeNow>
 800c6c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c6c6:	68bb      	ldr	r3, [r7, #8]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d130      	bne.n	800c72e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d10a      	bne.n	800c6e8 <prvProcessTimerOrBlockTask+0x3c>
 800c6d2:	687a      	ldr	r2, [r7, #4]
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d806      	bhi.n	800c6e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c6da:	f7ff f89d 	bl	800b818 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c6de:	68f9      	ldr	r1, [r7, #12]
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f7ff ff85 	bl	800c5f0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c6e6:	e024      	b.n	800c732 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d008      	beq.n	800c700 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c6ee:	4b13      	ldr	r3, [pc, #76]	; (800c73c <prvProcessTimerOrBlockTask+0x90>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d101      	bne.n	800c6fc <prvProcessTimerOrBlockTask+0x50>
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	e000      	b.n	800c6fe <prvProcessTimerOrBlockTask+0x52>
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c700:	4b0f      	ldr	r3, [pc, #60]	; (800c740 <prvProcessTimerOrBlockTask+0x94>)
 800c702:	6818      	ldr	r0, [r3, #0]
 800c704:	687a      	ldr	r2, [r7, #4]
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	1ad3      	subs	r3, r2, r3
 800c70a:	683a      	ldr	r2, [r7, #0]
 800c70c:	4619      	mov	r1, r3
 800c70e:	f7fe fde5 	bl	800b2dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c712:	f7ff f881 	bl	800b818 <xTaskResumeAll>
 800c716:	4603      	mov	r3, r0
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d10a      	bne.n	800c732 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c71c:	4b09      	ldr	r3, [pc, #36]	; (800c744 <prvProcessTimerOrBlockTask+0x98>)
 800c71e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c722:	601a      	str	r2, [r3, #0]
 800c724:	f3bf 8f4f 	dsb	sy
 800c728:	f3bf 8f6f 	isb	sy
}
 800c72c:	e001      	b.n	800c732 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c72e:	f7ff f873 	bl	800b818 <xTaskResumeAll>
}
 800c732:	bf00      	nop
 800c734:	3710      	adds	r7, #16
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}
 800c73a:	bf00      	nop
 800c73c:	20000e44 	.word	0x20000e44
 800c740:	20000e48 	.word	0x20000e48
 800c744:	e000ed04 	.word	0xe000ed04

0800c748 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c748:	b480      	push	{r7}
 800c74a:	b085      	sub	sp, #20
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c750:	4b0e      	ldr	r3, [pc, #56]	; (800c78c <prvGetNextExpireTime+0x44>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d101      	bne.n	800c75e <prvGetNextExpireTime+0x16>
 800c75a:	2201      	movs	r2, #1
 800c75c:	e000      	b.n	800c760 <prvGetNextExpireTime+0x18>
 800c75e:	2200      	movs	r2, #0
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d105      	bne.n	800c778 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c76c:	4b07      	ldr	r3, [pc, #28]	; (800c78c <prvGetNextExpireTime+0x44>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	68db      	ldr	r3, [r3, #12]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	60fb      	str	r3, [r7, #12]
 800c776:	e001      	b.n	800c77c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c778:	2300      	movs	r3, #0
 800c77a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c77c:	68fb      	ldr	r3, [r7, #12]
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3714      	adds	r7, #20
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr
 800c78a:	bf00      	nop
 800c78c:	20000e40 	.word	0x20000e40

0800c790 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b084      	sub	sp, #16
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c798:	f7ff f8dc 	bl	800b954 <xTaskGetTickCount>
 800c79c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c79e:	4b0b      	ldr	r3, [pc, #44]	; (800c7cc <prvSampleTimeNow+0x3c>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	68fa      	ldr	r2, [r7, #12]
 800c7a4:	429a      	cmp	r2, r3
 800c7a6:	d205      	bcs.n	800c7b4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c7a8:	f000 f936 	bl	800ca18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	601a      	str	r2, [r3, #0]
 800c7b2:	e002      	b.n	800c7ba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c7ba:	4a04      	ldr	r2, [pc, #16]	; (800c7cc <prvSampleTimeNow+0x3c>)
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c7c0:	68fb      	ldr	r3, [r7, #12]
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3710      	adds	r7, #16
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	20000e50 	.word	0x20000e50

0800c7d0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b086      	sub	sp, #24
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	60f8      	str	r0, [r7, #12]
 800c7d8:	60b9      	str	r1, [r7, #8]
 800c7da:	607a      	str	r2, [r7, #4]
 800c7dc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	68ba      	ldr	r2, [r7, #8]
 800c7e6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	68fa      	ldr	r2, [r7, #12]
 800c7ec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c7ee:	68ba      	ldr	r2, [r7, #8]
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d812      	bhi.n	800c81c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7f6:	687a      	ldr	r2, [r7, #4]
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	1ad2      	subs	r2, r2, r3
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	699b      	ldr	r3, [r3, #24]
 800c800:	429a      	cmp	r2, r3
 800c802:	d302      	bcc.n	800c80a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c804:	2301      	movs	r3, #1
 800c806:	617b      	str	r3, [r7, #20]
 800c808:	e01b      	b.n	800c842 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c80a:	4b10      	ldr	r3, [pc, #64]	; (800c84c <prvInsertTimerInActiveList+0x7c>)
 800c80c:	681a      	ldr	r2, [r3, #0]
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	3304      	adds	r3, #4
 800c812:	4619      	mov	r1, r3
 800c814:	4610      	mov	r0, r2
 800c816:	f7fd fd24 	bl	800a262 <vListInsert>
 800c81a:	e012      	b.n	800c842 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c81c:	687a      	ldr	r2, [r7, #4]
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	429a      	cmp	r2, r3
 800c822:	d206      	bcs.n	800c832 <prvInsertTimerInActiveList+0x62>
 800c824:	68ba      	ldr	r2, [r7, #8]
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	429a      	cmp	r2, r3
 800c82a:	d302      	bcc.n	800c832 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c82c:	2301      	movs	r3, #1
 800c82e:	617b      	str	r3, [r7, #20]
 800c830:	e007      	b.n	800c842 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c832:	4b07      	ldr	r3, [pc, #28]	; (800c850 <prvInsertTimerInActiveList+0x80>)
 800c834:	681a      	ldr	r2, [r3, #0]
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	3304      	adds	r3, #4
 800c83a:	4619      	mov	r1, r3
 800c83c:	4610      	mov	r0, r2
 800c83e:	f7fd fd10 	bl	800a262 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c842:	697b      	ldr	r3, [r7, #20]
}
 800c844:	4618      	mov	r0, r3
 800c846:	3718      	adds	r7, #24
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}
 800c84c:	20000e44 	.word	0x20000e44
 800c850:	20000e40 	.word	0x20000e40

0800c854 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b08e      	sub	sp, #56	; 0x38
 800c858:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c85a:	e0ca      	b.n	800c9f2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	da18      	bge.n	800c894 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c862:	1d3b      	adds	r3, r7, #4
 800c864:	3304      	adds	r3, #4
 800c866:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d10a      	bne.n	800c884 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c872:	f383 8811 	msr	BASEPRI, r3
 800c876:	f3bf 8f6f 	isb	sy
 800c87a:	f3bf 8f4f 	dsb	sy
 800c87e:	61fb      	str	r3, [r7, #28]
}
 800c880:	bf00      	nop
 800c882:	e7fe      	b.n	800c882 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c88a:	6850      	ldr	r0, [r2, #4]
 800c88c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c88e:	6892      	ldr	r2, [r2, #8]
 800c890:	4611      	mov	r1, r2
 800c892:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2b00      	cmp	r3, #0
 800c898:	f2c0 80aa 	blt.w	800c9f0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8a2:	695b      	ldr	r3, [r3, #20]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d004      	beq.n	800c8b2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8aa:	3304      	adds	r3, #4
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f7fd fd11 	bl	800a2d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c8b2:	463b      	mov	r3, r7
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f7ff ff6b 	bl	800c790 <prvSampleTimeNow>
 800c8ba:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2b09      	cmp	r3, #9
 800c8c0:	f200 8097 	bhi.w	800c9f2 <prvProcessReceivedCommands+0x19e>
 800c8c4:	a201      	add	r2, pc, #4	; (adr r2, 800c8cc <prvProcessReceivedCommands+0x78>)
 800c8c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8ca:	bf00      	nop
 800c8cc:	0800c8f5 	.word	0x0800c8f5
 800c8d0:	0800c8f5 	.word	0x0800c8f5
 800c8d4:	0800c8f5 	.word	0x0800c8f5
 800c8d8:	0800c969 	.word	0x0800c969
 800c8dc:	0800c97d 	.word	0x0800c97d
 800c8e0:	0800c9c7 	.word	0x0800c9c7
 800c8e4:	0800c8f5 	.word	0x0800c8f5
 800c8e8:	0800c8f5 	.word	0x0800c8f5
 800c8ec:	0800c969 	.word	0x0800c969
 800c8f0:	0800c97d 	.word	0x0800c97d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8fa:	f043 0301 	orr.w	r3, r3, #1
 800c8fe:	b2da      	uxtb	r2, r3
 800c900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c902:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c906:	68ba      	ldr	r2, [r7, #8]
 800c908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c90a:	699b      	ldr	r3, [r3, #24]
 800c90c:	18d1      	adds	r1, r2, r3
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c912:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c914:	f7ff ff5c 	bl	800c7d0 <prvInsertTimerInActiveList>
 800c918:	4603      	mov	r3, r0
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d069      	beq.n	800c9f2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c91e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c920:	6a1b      	ldr	r3, [r3, #32]
 800c922:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c924:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c928:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c92c:	f003 0304 	and.w	r3, r3, #4
 800c930:	2b00      	cmp	r3, #0
 800c932:	d05e      	beq.n	800c9f2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c934:	68ba      	ldr	r2, [r7, #8]
 800c936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c938:	699b      	ldr	r3, [r3, #24]
 800c93a:	441a      	add	r2, r3
 800c93c:	2300      	movs	r3, #0
 800c93e:	9300      	str	r3, [sp, #0]
 800c940:	2300      	movs	r3, #0
 800c942:	2100      	movs	r1, #0
 800c944:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c946:	f7ff fe05 	bl	800c554 <xTimerGenericCommand>
 800c94a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c94c:	6a3b      	ldr	r3, [r7, #32]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d14f      	bne.n	800c9f2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c956:	f383 8811 	msr	BASEPRI, r3
 800c95a:	f3bf 8f6f 	isb	sy
 800c95e:	f3bf 8f4f 	dsb	sy
 800c962:	61bb      	str	r3, [r7, #24]
}
 800c964:	bf00      	nop
 800c966:	e7fe      	b.n	800c966 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c96e:	f023 0301 	bic.w	r3, r3, #1
 800c972:	b2da      	uxtb	r2, r3
 800c974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c976:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c97a:	e03a      	b.n	800c9f2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c97e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c982:	f043 0301 	orr.w	r3, r3, #1
 800c986:	b2da      	uxtb	r2, r3
 800c988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c98a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c98e:	68ba      	ldr	r2, [r7, #8]
 800c990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c992:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c996:	699b      	ldr	r3, [r3, #24]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d10a      	bne.n	800c9b2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c99c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a0:	f383 8811 	msr	BASEPRI, r3
 800c9a4:	f3bf 8f6f 	isb	sy
 800c9a8:	f3bf 8f4f 	dsb	sy
 800c9ac:	617b      	str	r3, [r7, #20]
}
 800c9ae:	bf00      	nop
 800c9b0:	e7fe      	b.n	800c9b0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9b4:	699a      	ldr	r2, [r3, #24]
 800c9b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9b8:	18d1      	adds	r1, r2, r3
 800c9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9c0:	f7ff ff06 	bl	800c7d0 <prvInsertTimerInActiveList>
					break;
 800c9c4:	e015      	b.n	800c9f2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c9c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9cc:	f003 0302 	and.w	r3, r3, #2
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d103      	bne.n	800c9dc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c9d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9d6:	f000 fbfb 	bl	800d1d0 <vPortFree>
 800c9da:	e00a      	b.n	800c9f2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9e2:	f023 0301 	bic.w	r3, r3, #1
 800c9e6:	b2da      	uxtb	r2, r3
 800c9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c9ee:	e000      	b.n	800c9f2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c9f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c9f2:	4b08      	ldr	r3, [pc, #32]	; (800ca14 <prvProcessReceivedCommands+0x1c0>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	1d39      	adds	r1, r7, #4
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7fe f862 	bl	800aac4 <xQueueReceive>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	f47f af2a 	bne.w	800c85c <prvProcessReceivedCommands+0x8>
	}
}
 800ca08:	bf00      	nop
 800ca0a:	bf00      	nop
 800ca0c:	3730      	adds	r7, #48	; 0x30
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}
 800ca12:	bf00      	nop
 800ca14:	20000e48 	.word	0x20000e48

0800ca18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b088      	sub	sp, #32
 800ca1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca1e:	e048      	b.n	800cab2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca20:	4b2d      	ldr	r3, [pc, #180]	; (800cad8 <prvSwitchTimerLists+0xc0>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	68db      	ldr	r3, [r3, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca2a:	4b2b      	ldr	r3, [pc, #172]	; (800cad8 <prvSwitchTimerLists+0xc0>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	68db      	ldr	r3, [r3, #12]
 800ca30:	68db      	ldr	r3, [r3, #12]
 800ca32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	3304      	adds	r3, #4
 800ca38:	4618      	mov	r0, r3
 800ca3a:	f7fd fc4b 	bl	800a2d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	6a1b      	ldr	r3, [r3, #32]
 800ca42:	68f8      	ldr	r0, [r7, #12]
 800ca44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca4c:	f003 0304 	and.w	r3, r3, #4
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d02e      	beq.n	800cab2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	699b      	ldr	r3, [r3, #24]
 800ca58:	693a      	ldr	r2, [r7, #16]
 800ca5a:	4413      	add	r3, r2
 800ca5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ca5e:	68ba      	ldr	r2, [r7, #8]
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	429a      	cmp	r2, r3
 800ca64:	d90e      	bls.n	800ca84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	68ba      	ldr	r2, [r7, #8]
 800ca6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	68fa      	ldr	r2, [r7, #12]
 800ca70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ca72:	4b19      	ldr	r3, [pc, #100]	; (800cad8 <prvSwitchTimerLists+0xc0>)
 800ca74:	681a      	ldr	r2, [r3, #0]
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	3304      	adds	r3, #4
 800ca7a:	4619      	mov	r1, r3
 800ca7c:	4610      	mov	r0, r2
 800ca7e:	f7fd fbf0 	bl	800a262 <vListInsert>
 800ca82:	e016      	b.n	800cab2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca84:	2300      	movs	r3, #0
 800ca86:	9300      	str	r3, [sp, #0]
 800ca88:	2300      	movs	r3, #0
 800ca8a:	693a      	ldr	r2, [r7, #16]
 800ca8c:	2100      	movs	r1, #0
 800ca8e:	68f8      	ldr	r0, [r7, #12]
 800ca90:	f7ff fd60 	bl	800c554 <xTimerGenericCommand>
 800ca94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d10a      	bne.n	800cab2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ca9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caa0:	f383 8811 	msr	BASEPRI, r3
 800caa4:	f3bf 8f6f 	isb	sy
 800caa8:	f3bf 8f4f 	dsb	sy
 800caac:	603b      	str	r3, [r7, #0]
}
 800caae:	bf00      	nop
 800cab0:	e7fe      	b.n	800cab0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cab2:	4b09      	ldr	r3, [pc, #36]	; (800cad8 <prvSwitchTimerLists+0xc0>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d1b1      	bne.n	800ca20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cabc:	4b06      	ldr	r3, [pc, #24]	; (800cad8 <prvSwitchTimerLists+0xc0>)
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cac2:	4b06      	ldr	r3, [pc, #24]	; (800cadc <prvSwitchTimerLists+0xc4>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	4a04      	ldr	r2, [pc, #16]	; (800cad8 <prvSwitchTimerLists+0xc0>)
 800cac8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800caca:	4a04      	ldr	r2, [pc, #16]	; (800cadc <prvSwitchTimerLists+0xc4>)
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	6013      	str	r3, [r2, #0]
}
 800cad0:	bf00      	nop
 800cad2:	3718      	adds	r7, #24
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}
 800cad8:	20000e40 	.word	0x20000e40
 800cadc:	20000e44 	.word	0x20000e44

0800cae0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b082      	sub	sp, #8
 800cae4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cae6:	f000 f985 	bl	800cdf4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800caea:	4b15      	ldr	r3, [pc, #84]	; (800cb40 <prvCheckForValidListAndQueue+0x60>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d120      	bne.n	800cb34 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800caf2:	4814      	ldr	r0, [pc, #80]	; (800cb44 <prvCheckForValidListAndQueue+0x64>)
 800caf4:	f7fd fb64 	bl	800a1c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800caf8:	4813      	ldr	r0, [pc, #76]	; (800cb48 <prvCheckForValidListAndQueue+0x68>)
 800cafa:	f7fd fb61 	bl	800a1c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cafe:	4b13      	ldr	r3, [pc, #76]	; (800cb4c <prvCheckForValidListAndQueue+0x6c>)
 800cb00:	4a10      	ldr	r2, [pc, #64]	; (800cb44 <prvCheckForValidListAndQueue+0x64>)
 800cb02:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb04:	4b12      	ldr	r3, [pc, #72]	; (800cb50 <prvCheckForValidListAndQueue+0x70>)
 800cb06:	4a10      	ldr	r2, [pc, #64]	; (800cb48 <prvCheckForValidListAndQueue+0x68>)
 800cb08:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	9300      	str	r3, [sp, #0]
 800cb0e:	4b11      	ldr	r3, [pc, #68]	; (800cb54 <prvCheckForValidListAndQueue+0x74>)
 800cb10:	4a11      	ldr	r2, [pc, #68]	; (800cb58 <prvCheckForValidListAndQueue+0x78>)
 800cb12:	2110      	movs	r1, #16
 800cb14:	200a      	movs	r0, #10
 800cb16:	f7fd fc6f 	bl	800a3f8 <xQueueGenericCreateStatic>
 800cb1a:	4603      	mov	r3, r0
 800cb1c:	4a08      	ldr	r2, [pc, #32]	; (800cb40 <prvCheckForValidListAndQueue+0x60>)
 800cb1e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cb20:	4b07      	ldr	r3, [pc, #28]	; (800cb40 <prvCheckForValidListAndQueue+0x60>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d005      	beq.n	800cb34 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cb28:	4b05      	ldr	r3, [pc, #20]	; (800cb40 <prvCheckForValidListAndQueue+0x60>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	490b      	ldr	r1, [pc, #44]	; (800cb5c <prvCheckForValidListAndQueue+0x7c>)
 800cb2e:	4618      	mov	r0, r3
 800cb30:	f7fe fb80 	bl	800b234 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb34:	f000 f98e 	bl	800ce54 <vPortExitCritical>
}
 800cb38:	bf00      	nop
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}
 800cb3e:	bf00      	nop
 800cb40:	20000e48 	.word	0x20000e48
 800cb44:	20000e18 	.word	0x20000e18
 800cb48:	20000e2c 	.word	0x20000e2c
 800cb4c:	20000e40 	.word	0x20000e40
 800cb50:	20000e44 	.word	0x20000e44
 800cb54:	20000ef4 	.word	0x20000ef4
 800cb58:	20000e54 	.word	0x20000e54
 800cb5c:	0800f030 	.word	0x0800f030

0800cb60 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b086      	sub	sp, #24
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d10a      	bne.n	800cb88 <pvTimerGetTimerID+0x28>
	__asm volatile
 800cb72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb76:	f383 8811 	msr	BASEPRI, r3
 800cb7a:	f3bf 8f6f 	isb	sy
 800cb7e:	f3bf 8f4f 	dsb	sy
 800cb82:	60fb      	str	r3, [r7, #12]
}
 800cb84:	bf00      	nop
 800cb86:	e7fe      	b.n	800cb86 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800cb88:	f000 f934 	bl	800cdf4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	69db      	ldr	r3, [r3, #28]
 800cb90:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800cb92:	f000 f95f 	bl	800ce54 <vPortExitCritical>

	return pvReturn;
 800cb96:	693b      	ldr	r3, [r7, #16]
}
 800cb98:	4618      	mov	r0, r3
 800cb9a:	3718      	adds	r7, #24
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	bd80      	pop	{r7, pc}

0800cba0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cba0:	b480      	push	{r7}
 800cba2:	b085      	sub	sp, #20
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	60f8      	str	r0, [r7, #12]
 800cba8:	60b9      	str	r1, [r7, #8]
 800cbaa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	3b04      	subs	r3, #4
 800cbb0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cbb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	3b04      	subs	r3, #4
 800cbbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	f023 0201 	bic.w	r2, r3, #1
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	3b04      	subs	r3, #4
 800cbce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cbd0:	4a0c      	ldr	r2, [pc, #48]	; (800cc04 <pxPortInitialiseStack+0x64>)
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	3b14      	subs	r3, #20
 800cbda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cbdc:	687a      	ldr	r2, [r7, #4]
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	3b04      	subs	r3, #4
 800cbe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	f06f 0202 	mvn.w	r2, #2
 800cbee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	3b20      	subs	r3, #32
 800cbf4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	3714      	adds	r7, #20
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc02:	4770      	bx	lr
 800cc04:	0800cc09 	.word	0x0800cc09

0800cc08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b085      	sub	sp, #20
 800cc0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc12:	4b12      	ldr	r3, [pc, #72]	; (800cc5c <prvTaskExitError+0x54>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc1a:	d00a      	beq.n	800cc32 <prvTaskExitError+0x2a>
	__asm volatile
 800cc1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc20:	f383 8811 	msr	BASEPRI, r3
 800cc24:	f3bf 8f6f 	isb	sy
 800cc28:	f3bf 8f4f 	dsb	sy
 800cc2c:	60fb      	str	r3, [r7, #12]
}
 800cc2e:	bf00      	nop
 800cc30:	e7fe      	b.n	800cc30 <prvTaskExitError+0x28>
	__asm volatile
 800cc32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc36:	f383 8811 	msr	BASEPRI, r3
 800cc3a:	f3bf 8f6f 	isb	sy
 800cc3e:	f3bf 8f4f 	dsb	sy
 800cc42:	60bb      	str	r3, [r7, #8]
}
 800cc44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc46:	bf00      	nop
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d0fc      	beq.n	800cc48 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cc4e:	bf00      	nop
 800cc50:	bf00      	nop
 800cc52:	3714      	adds	r7, #20
 800cc54:	46bd      	mov	sp, r7
 800cc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5a:	4770      	bx	lr
 800cc5c:	20000110 	.word	0x20000110

0800cc60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc60:	4b07      	ldr	r3, [pc, #28]	; (800cc80 <pxCurrentTCBConst2>)
 800cc62:	6819      	ldr	r1, [r3, #0]
 800cc64:	6808      	ldr	r0, [r1, #0]
 800cc66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc6a:	f380 8809 	msr	PSP, r0
 800cc6e:	f3bf 8f6f 	isb	sy
 800cc72:	f04f 0000 	mov.w	r0, #0
 800cc76:	f380 8811 	msr	BASEPRI, r0
 800cc7a:	4770      	bx	lr
 800cc7c:	f3af 8000 	nop.w

0800cc80 <pxCurrentTCBConst2>:
 800cc80:	20000918 	.word	0x20000918
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cc84:	bf00      	nop
 800cc86:	bf00      	nop

0800cc88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cc88:	4808      	ldr	r0, [pc, #32]	; (800ccac <prvPortStartFirstTask+0x24>)
 800cc8a:	6800      	ldr	r0, [r0, #0]
 800cc8c:	6800      	ldr	r0, [r0, #0]
 800cc8e:	f380 8808 	msr	MSP, r0
 800cc92:	f04f 0000 	mov.w	r0, #0
 800cc96:	f380 8814 	msr	CONTROL, r0
 800cc9a:	b662      	cpsie	i
 800cc9c:	b661      	cpsie	f
 800cc9e:	f3bf 8f4f 	dsb	sy
 800cca2:	f3bf 8f6f 	isb	sy
 800cca6:	df00      	svc	0
 800cca8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ccaa:	bf00      	nop
 800ccac:	e000ed08 	.word	0xe000ed08

0800ccb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b086      	sub	sp, #24
 800ccb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ccb6:	4b46      	ldr	r3, [pc, #280]	; (800cdd0 <xPortStartScheduler+0x120>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	4a46      	ldr	r2, [pc, #280]	; (800cdd4 <xPortStartScheduler+0x124>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d10a      	bne.n	800ccd6 <xPortStartScheduler+0x26>
	__asm volatile
 800ccc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc4:	f383 8811 	msr	BASEPRI, r3
 800ccc8:	f3bf 8f6f 	isb	sy
 800cccc:	f3bf 8f4f 	dsb	sy
 800ccd0:	613b      	str	r3, [r7, #16]
}
 800ccd2:	bf00      	nop
 800ccd4:	e7fe      	b.n	800ccd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ccd6:	4b3e      	ldr	r3, [pc, #248]	; (800cdd0 <xPortStartScheduler+0x120>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a3f      	ldr	r2, [pc, #252]	; (800cdd8 <xPortStartScheduler+0x128>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d10a      	bne.n	800ccf6 <xPortStartScheduler+0x46>
	__asm volatile
 800cce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce4:	f383 8811 	msr	BASEPRI, r3
 800cce8:	f3bf 8f6f 	isb	sy
 800ccec:	f3bf 8f4f 	dsb	sy
 800ccf0:	60fb      	str	r3, [r7, #12]
}
 800ccf2:	bf00      	nop
 800ccf4:	e7fe      	b.n	800ccf4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ccf6:	4b39      	ldr	r3, [pc, #228]	; (800cddc <xPortStartScheduler+0x12c>)
 800ccf8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ccfa:	697b      	ldr	r3, [r7, #20]
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	b2db      	uxtb	r3, r3
 800cd00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd02:	697b      	ldr	r3, [r7, #20]
 800cd04:	22ff      	movs	r2, #255	; 0xff
 800cd06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	b2db      	uxtb	r3, r3
 800cd0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd10:	78fb      	ldrb	r3, [r7, #3]
 800cd12:	b2db      	uxtb	r3, r3
 800cd14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cd18:	b2da      	uxtb	r2, r3
 800cd1a:	4b31      	ldr	r3, [pc, #196]	; (800cde0 <xPortStartScheduler+0x130>)
 800cd1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd1e:	4b31      	ldr	r3, [pc, #196]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd20:	2207      	movs	r2, #7
 800cd22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd24:	e009      	b.n	800cd3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cd26:	4b2f      	ldr	r3, [pc, #188]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	3b01      	subs	r3, #1
 800cd2c:	4a2d      	ldr	r2, [pc, #180]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd30:	78fb      	ldrb	r3, [r7, #3]
 800cd32:	b2db      	uxtb	r3, r3
 800cd34:	005b      	lsls	r3, r3, #1
 800cd36:	b2db      	uxtb	r3, r3
 800cd38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd3a:	78fb      	ldrb	r3, [r7, #3]
 800cd3c:	b2db      	uxtb	r3, r3
 800cd3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd42:	2b80      	cmp	r3, #128	; 0x80
 800cd44:	d0ef      	beq.n	800cd26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cd46:	4b27      	ldr	r3, [pc, #156]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	f1c3 0307 	rsb	r3, r3, #7
 800cd4e:	2b04      	cmp	r3, #4
 800cd50:	d00a      	beq.n	800cd68 <xPortStartScheduler+0xb8>
	__asm volatile
 800cd52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd56:	f383 8811 	msr	BASEPRI, r3
 800cd5a:	f3bf 8f6f 	isb	sy
 800cd5e:	f3bf 8f4f 	dsb	sy
 800cd62:	60bb      	str	r3, [r7, #8]
}
 800cd64:	bf00      	nop
 800cd66:	e7fe      	b.n	800cd66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd68:	4b1e      	ldr	r3, [pc, #120]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	021b      	lsls	r3, r3, #8
 800cd6e:	4a1d      	ldr	r2, [pc, #116]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cd72:	4b1c      	ldr	r3, [pc, #112]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cd7a:	4a1a      	ldr	r2, [pc, #104]	; (800cde4 <xPortStartScheduler+0x134>)
 800cd7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	b2da      	uxtb	r2, r3
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cd86:	4b18      	ldr	r3, [pc, #96]	; (800cde8 <xPortStartScheduler+0x138>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a17      	ldr	r2, [pc, #92]	; (800cde8 <xPortStartScheduler+0x138>)
 800cd8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cd90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cd92:	4b15      	ldr	r3, [pc, #84]	; (800cde8 <xPortStartScheduler+0x138>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	4a14      	ldr	r2, [pc, #80]	; (800cde8 <xPortStartScheduler+0x138>)
 800cd98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cd9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cd9e:	f000 f8dd 	bl	800cf5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cda2:	4b12      	ldr	r3, [pc, #72]	; (800cdec <xPortStartScheduler+0x13c>)
 800cda4:	2200      	movs	r2, #0
 800cda6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cda8:	f000 f8fc 	bl	800cfa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cdac:	4b10      	ldr	r3, [pc, #64]	; (800cdf0 <xPortStartScheduler+0x140>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	4a0f      	ldr	r2, [pc, #60]	; (800cdf0 <xPortStartScheduler+0x140>)
 800cdb2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cdb6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cdb8:	f7ff ff66 	bl	800cc88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cdbc:	f7fe fe94 	bl	800bae8 <vTaskSwitchContext>
	prvTaskExitError();
 800cdc0:	f7ff ff22 	bl	800cc08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cdc4:	2300      	movs	r3, #0
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3718      	adds	r7, #24
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	e000ed00 	.word	0xe000ed00
 800cdd4:	410fc271 	.word	0x410fc271
 800cdd8:	410fc270 	.word	0x410fc270
 800cddc:	e000e400 	.word	0xe000e400
 800cde0:	20000f44 	.word	0x20000f44
 800cde4:	20000f48 	.word	0x20000f48
 800cde8:	e000ed20 	.word	0xe000ed20
 800cdec:	20000110 	.word	0x20000110
 800cdf0:	e000ef34 	.word	0xe000ef34

0800cdf4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b083      	sub	sp, #12
 800cdf8:	af00      	add	r7, sp, #0
	__asm volatile
 800cdfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdfe:	f383 8811 	msr	BASEPRI, r3
 800ce02:	f3bf 8f6f 	isb	sy
 800ce06:	f3bf 8f4f 	dsb	sy
 800ce0a:	607b      	str	r3, [r7, #4]
}
 800ce0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce0e:	4b0f      	ldr	r3, [pc, #60]	; (800ce4c <vPortEnterCritical+0x58>)
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	3301      	adds	r3, #1
 800ce14:	4a0d      	ldr	r2, [pc, #52]	; (800ce4c <vPortEnterCritical+0x58>)
 800ce16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce18:	4b0c      	ldr	r3, [pc, #48]	; (800ce4c <vPortEnterCritical+0x58>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	2b01      	cmp	r3, #1
 800ce1e:	d10f      	bne.n	800ce40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce20:	4b0b      	ldr	r3, [pc, #44]	; (800ce50 <vPortEnterCritical+0x5c>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	b2db      	uxtb	r3, r3
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d00a      	beq.n	800ce40 <vPortEnterCritical+0x4c>
	__asm volatile
 800ce2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce2e:	f383 8811 	msr	BASEPRI, r3
 800ce32:	f3bf 8f6f 	isb	sy
 800ce36:	f3bf 8f4f 	dsb	sy
 800ce3a:	603b      	str	r3, [r7, #0]
}
 800ce3c:	bf00      	nop
 800ce3e:	e7fe      	b.n	800ce3e <vPortEnterCritical+0x4a>
	}
}
 800ce40:	bf00      	nop
 800ce42:	370c      	adds	r7, #12
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr
 800ce4c:	20000110 	.word	0x20000110
 800ce50:	e000ed04 	.word	0xe000ed04

0800ce54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ce54:	b480      	push	{r7}
 800ce56:	b083      	sub	sp, #12
 800ce58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ce5a:	4b12      	ldr	r3, [pc, #72]	; (800cea4 <vPortExitCritical+0x50>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d10a      	bne.n	800ce78 <vPortExitCritical+0x24>
	__asm volatile
 800ce62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce66:	f383 8811 	msr	BASEPRI, r3
 800ce6a:	f3bf 8f6f 	isb	sy
 800ce6e:	f3bf 8f4f 	dsb	sy
 800ce72:	607b      	str	r3, [r7, #4]
}
 800ce74:	bf00      	nop
 800ce76:	e7fe      	b.n	800ce76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ce78:	4b0a      	ldr	r3, [pc, #40]	; (800cea4 <vPortExitCritical+0x50>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	3b01      	subs	r3, #1
 800ce7e:	4a09      	ldr	r2, [pc, #36]	; (800cea4 <vPortExitCritical+0x50>)
 800ce80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ce82:	4b08      	ldr	r3, [pc, #32]	; (800cea4 <vPortExitCritical+0x50>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d105      	bne.n	800ce96 <vPortExitCritical+0x42>
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	f383 8811 	msr	BASEPRI, r3
}
 800ce94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ce96:	bf00      	nop
 800ce98:	370c      	adds	r7, #12
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea0:	4770      	bx	lr
 800cea2:	bf00      	nop
 800cea4:	20000110 	.word	0x20000110
	...

0800ceb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ceb0:	f3ef 8009 	mrs	r0, PSP
 800ceb4:	f3bf 8f6f 	isb	sy
 800ceb8:	4b15      	ldr	r3, [pc, #84]	; (800cf10 <pxCurrentTCBConst>)
 800ceba:	681a      	ldr	r2, [r3, #0]
 800cebc:	f01e 0f10 	tst.w	lr, #16
 800cec0:	bf08      	it	eq
 800cec2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cec6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceca:	6010      	str	r0, [r2, #0]
 800cecc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ced0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ced4:	f380 8811 	msr	BASEPRI, r0
 800ced8:	f3bf 8f4f 	dsb	sy
 800cedc:	f3bf 8f6f 	isb	sy
 800cee0:	f7fe fe02 	bl	800bae8 <vTaskSwitchContext>
 800cee4:	f04f 0000 	mov.w	r0, #0
 800cee8:	f380 8811 	msr	BASEPRI, r0
 800ceec:	bc09      	pop	{r0, r3}
 800ceee:	6819      	ldr	r1, [r3, #0]
 800cef0:	6808      	ldr	r0, [r1, #0]
 800cef2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cef6:	f01e 0f10 	tst.w	lr, #16
 800cefa:	bf08      	it	eq
 800cefc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf00:	f380 8809 	msr	PSP, r0
 800cf04:	f3bf 8f6f 	isb	sy
 800cf08:	4770      	bx	lr
 800cf0a:	bf00      	nop
 800cf0c:	f3af 8000 	nop.w

0800cf10 <pxCurrentTCBConst>:
 800cf10:	20000918 	.word	0x20000918
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf14:	bf00      	nop
 800cf16:	bf00      	nop

0800cf18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b082      	sub	sp, #8
 800cf1c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf22:	f383 8811 	msr	BASEPRI, r3
 800cf26:	f3bf 8f6f 	isb	sy
 800cf2a:	f3bf 8f4f 	dsb	sy
 800cf2e:	607b      	str	r3, [r7, #4]
}
 800cf30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf32:	f7fe fd1f 	bl	800b974 <xTaskIncrementTick>
 800cf36:	4603      	mov	r3, r0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d003      	beq.n	800cf44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf3c:	4b06      	ldr	r3, [pc, #24]	; (800cf58 <xPortSysTickHandler+0x40>)
 800cf3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf42:	601a      	str	r2, [r3, #0]
 800cf44:	2300      	movs	r3, #0
 800cf46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	f383 8811 	msr	BASEPRI, r3
}
 800cf4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cf50:	bf00      	nop
 800cf52:	3708      	adds	r7, #8
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	e000ed04 	.word	0xe000ed04

0800cf5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf60:	4b0b      	ldr	r3, [pc, #44]	; (800cf90 <vPortSetupTimerInterrupt+0x34>)
 800cf62:	2200      	movs	r2, #0
 800cf64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf66:	4b0b      	ldr	r3, [pc, #44]	; (800cf94 <vPortSetupTimerInterrupt+0x38>)
 800cf68:	2200      	movs	r2, #0
 800cf6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf6c:	4b0a      	ldr	r3, [pc, #40]	; (800cf98 <vPortSetupTimerInterrupt+0x3c>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4a0a      	ldr	r2, [pc, #40]	; (800cf9c <vPortSetupTimerInterrupt+0x40>)
 800cf72:	fba2 2303 	umull	r2, r3, r2, r3
 800cf76:	099b      	lsrs	r3, r3, #6
 800cf78:	4a09      	ldr	r2, [pc, #36]	; (800cfa0 <vPortSetupTimerInterrupt+0x44>)
 800cf7a:	3b01      	subs	r3, #1
 800cf7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cf7e:	4b04      	ldr	r3, [pc, #16]	; (800cf90 <vPortSetupTimerInterrupt+0x34>)
 800cf80:	2207      	movs	r2, #7
 800cf82:	601a      	str	r2, [r3, #0]
}
 800cf84:	bf00      	nop
 800cf86:	46bd      	mov	sp, r7
 800cf88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8c:	4770      	bx	lr
 800cf8e:	bf00      	nop
 800cf90:	e000e010 	.word	0xe000e010
 800cf94:	e000e018 	.word	0xe000e018
 800cf98:	20000000 	.word	0x20000000
 800cf9c:	10624dd3 	.word	0x10624dd3
 800cfa0:	e000e014 	.word	0xe000e014

0800cfa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cfa4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cfb4 <vPortEnableVFP+0x10>
 800cfa8:	6801      	ldr	r1, [r0, #0]
 800cfaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cfae:	6001      	str	r1, [r0, #0]
 800cfb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cfb2:	bf00      	nop
 800cfb4:	e000ed88 	.word	0xe000ed88

0800cfb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cfb8:	b480      	push	{r7}
 800cfba:	b085      	sub	sp, #20
 800cfbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cfbe:	f3ef 8305 	mrs	r3, IPSR
 800cfc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	2b0f      	cmp	r3, #15
 800cfc8:	d914      	bls.n	800cff4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cfca:	4a17      	ldr	r2, [pc, #92]	; (800d028 <vPortValidateInterruptPriority+0x70>)
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	4413      	add	r3, r2
 800cfd0:	781b      	ldrb	r3, [r3, #0]
 800cfd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cfd4:	4b15      	ldr	r3, [pc, #84]	; (800d02c <vPortValidateInterruptPriority+0x74>)
 800cfd6:	781b      	ldrb	r3, [r3, #0]
 800cfd8:	7afa      	ldrb	r2, [r7, #11]
 800cfda:	429a      	cmp	r2, r3
 800cfdc:	d20a      	bcs.n	800cff4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cfde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfe2:	f383 8811 	msr	BASEPRI, r3
 800cfe6:	f3bf 8f6f 	isb	sy
 800cfea:	f3bf 8f4f 	dsb	sy
 800cfee:	607b      	str	r3, [r7, #4]
}
 800cff0:	bf00      	nop
 800cff2:	e7fe      	b.n	800cff2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cff4:	4b0e      	ldr	r3, [pc, #56]	; (800d030 <vPortValidateInterruptPriority+0x78>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cffc:	4b0d      	ldr	r3, [pc, #52]	; (800d034 <vPortValidateInterruptPriority+0x7c>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	429a      	cmp	r2, r3
 800d002:	d90a      	bls.n	800d01a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d008:	f383 8811 	msr	BASEPRI, r3
 800d00c:	f3bf 8f6f 	isb	sy
 800d010:	f3bf 8f4f 	dsb	sy
 800d014:	603b      	str	r3, [r7, #0]
}
 800d016:	bf00      	nop
 800d018:	e7fe      	b.n	800d018 <vPortValidateInterruptPriority+0x60>
	}
 800d01a:	bf00      	nop
 800d01c:	3714      	adds	r7, #20
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr
 800d026:	bf00      	nop
 800d028:	e000e3f0 	.word	0xe000e3f0
 800d02c:	20000f44 	.word	0x20000f44
 800d030:	e000ed0c 	.word	0xe000ed0c
 800d034:	20000f48 	.word	0x20000f48

0800d038 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b08a      	sub	sp, #40	; 0x28
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d040:	2300      	movs	r3, #0
 800d042:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d044:	f7fe fbda 	bl	800b7fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d048:	4b5b      	ldr	r3, [pc, #364]	; (800d1b8 <pvPortMalloc+0x180>)
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d101      	bne.n	800d054 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d050:	f000 f920 	bl	800d294 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d054:	4b59      	ldr	r3, [pc, #356]	; (800d1bc <pvPortMalloc+0x184>)
 800d056:	681a      	ldr	r2, [r3, #0]
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	4013      	ands	r3, r2
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	f040 8093 	bne.w	800d188 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d01d      	beq.n	800d0a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d068:	2208      	movs	r2, #8
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	4413      	add	r3, r2
 800d06e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f003 0307 	and.w	r3, r3, #7
 800d076:	2b00      	cmp	r3, #0
 800d078:	d014      	beq.n	800d0a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f023 0307 	bic.w	r3, r3, #7
 800d080:	3308      	adds	r3, #8
 800d082:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	f003 0307 	and.w	r3, r3, #7
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d00a      	beq.n	800d0a4 <pvPortMalloc+0x6c>
	__asm volatile
 800d08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d092:	f383 8811 	msr	BASEPRI, r3
 800d096:	f3bf 8f6f 	isb	sy
 800d09a:	f3bf 8f4f 	dsb	sy
 800d09e:	617b      	str	r3, [r7, #20]
}
 800d0a0:	bf00      	nop
 800d0a2:	e7fe      	b.n	800d0a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d06e      	beq.n	800d188 <pvPortMalloc+0x150>
 800d0aa:	4b45      	ldr	r3, [pc, #276]	; (800d1c0 <pvPortMalloc+0x188>)
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	687a      	ldr	r2, [r7, #4]
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d869      	bhi.n	800d188 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d0b4:	4b43      	ldr	r3, [pc, #268]	; (800d1c4 <pvPortMalloc+0x18c>)
 800d0b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d0b8:	4b42      	ldr	r3, [pc, #264]	; (800d1c4 <pvPortMalloc+0x18c>)
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0be:	e004      	b.n	800d0ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d0c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0cc:	685b      	ldr	r3, [r3, #4]
 800d0ce:	687a      	ldr	r2, [r7, #4]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d903      	bls.n	800d0dc <pvPortMalloc+0xa4>
 800d0d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d1f1      	bne.n	800d0c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d0dc:	4b36      	ldr	r3, [pc, #216]	; (800d1b8 <pvPortMalloc+0x180>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	d050      	beq.n	800d188 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d0e6:	6a3b      	ldr	r3, [r7, #32]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	2208      	movs	r2, #8
 800d0ec:	4413      	add	r3, r2
 800d0ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f2:	681a      	ldr	r2, [r3, #0]
 800d0f4:	6a3b      	ldr	r3, [r7, #32]
 800d0f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fa:	685a      	ldr	r2, [r3, #4]
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	1ad2      	subs	r2, r2, r3
 800d100:	2308      	movs	r3, #8
 800d102:	005b      	lsls	r3, r3, #1
 800d104:	429a      	cmp	r2, r3
 800d106:	d91f      	bls.n	800d148 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	4413      	add	r3, r2
 800d10e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d110:	69bb      	ldr	r3, [r7, #24]
 800d112:	f003 0307 	and.w	r3, r3, #7
 800d116:	2b00      	cmp	r3, #0
 800d118:	d00a      	beq.n	800d130 <pvPortMalloc+0xf8>
	__asm volatile
 800d11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d11e:	f383 8811 	msr	BASEPRI, r3
 800d122:	f3bf 8f6f 	isb	sy
 800d126:	f3bf 8f4f 	dsb	sy
 800d12a:	613b      	str	r3, [r7, #16]
}
 800d12c:	bf00      	nop
 800d12e:	e7fe      	b.n	800d12e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d132:	685a      	ldr	r2, [r3, #4]
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	1ad2      	subs	r2, r2, r3
 800d138:	69bb      	ldr	r3, [r7, #24]
 800d13a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d13e:	687a      	ldr	r2, [r7, #4]
 800d140:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d142:	69b8      	ldr	r0, [r7, #24]
 800d144:	f000 f908 	bl	800d358 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d148:	4b1d      	ldr	r3, [pc, #116]	; (800d1c0 <pvPortMalloc+0x188>)
 800d14a:	681a      	ldr	r2, [r3, #0]
 800d14c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d14e:	685b      	ldr	r3, [r3, #4]
 800d150:	1ad3      	subs	r3, r2, r3
 800d152:	4a1b      	ldr	r2, [pc, #108]	; (800d1c0 <pvPortMalloc+0x188>)
 800d154:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d156:	4b1a      	ldr	r3, [pc, #104]	; (800d1c0 <pvPortMalloc+0x188>)
 800d158:	681a      	ldr	r2, [r3, #0]
 800d15a:	4b1b      	ldr	r3, [pc, #108]	; (800d1c8 <pvPortMalloc+0x190>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	429a      	cmp	r2, r3
 800d160:	d203      	bcs.n	800d16a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d162:	4b17      	ldr	r3, [pc, #92]	; (800d1c0 <pvPortMalloc+0x188>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	4a18      	ldr	r2, [pc, #96]	; (800d1c8 <pvPortMalloc+0x190>)
 800d168:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d16c:	685a      	ldr	r2, [r3, #4]
 800d16e:	4b13      	ldr	r3, [pc, #76]	; (800d1bc <pvPortMalloc+0x184>)
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	431a      	orrs	r2, r3
 800d174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d176:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d17a:	2200      	movs	r2, #0
 800d17c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d17e:	4b13      	ldr	r3, [pc, #76]	; (800d1cc <pvPortMalloc+0x194>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	3301      	adds	r3, #1
 800d184:	4a11      	ldr	r2, [pc, #68]	; (800d1cc <pvPortMalloc+0x194>)
 800d186:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d188:	f7fe fb46 	bl	800b818 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d18c:	69fb      	ldr	r3, [r7, #28]
 800d18e:	f003 0307 	and.w	r3, r3, #7
 800d192:	2b00      	cmp	r3, #0
 800d194:	d00a      	beq.n	800d1ac <pvPortMalloc+0x174>
	__asm volatile
 800d196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d19a:	f383 8811 	msr	BASEPRI, r3
 800d19e:	f3bf 8f6f 	isb	sy
 800d1a2:	f3bf 8f4f 	dsb	sy
 800d1a6:	60fb      	str	r3, [r7, #12]
}
 800d1a8:	bf00      	nop
 800d1aa:	e7fe      	b.n	800d1aa <pvPortMalloc+0x172>
	return pvReturn;
 800d1ac:	69fb      	ldr	r3, [r7, #28]
}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3728      	adds	r7, #40	; 0x28
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}
 800d1b6:	bf00      	nop
 800d1b8:	20004b54 	.word	0x20004b54
 800d1bc:	20004b68 	.word	0x20004b68
 800d1c0:	20004b58 	.word	0x20004b58
 800d1c4:	20004b4c 	.word	0x20004b4c
 800d1c8:	20004b5c 	.word	0x20004b5c
 800d1cc:	20004b60 	.word	0x20004b60

0800d1d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b086      	sub	sp, #24
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d04d      	beq.n	800d27e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d1e2:	2308      	movs	r3, #8
 800d1e4:	425b      	negs	r3, r3
 800d1e6:	697a      	ldr	r2, [r7, #20]
 800d1e8:	4413      	add	r3, r2
 800d1ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d1ec:	697b      	ldr	r3, [r7, #20]
 800d1ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d1f0:	693b      	ldr	r3, [r7, #16]
 800d1f2:	685a      	ldr	r2, [r3, #4]
 800d1f4:	4b24      	ldr	r3, [pc, #144]	; (800d288 <vPortFree+0xb8>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	4013      	ands	r3, r2
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d10a      	bne.n	800d214 <vPortFree+0x44>
	__asm volatile
 800d1fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d202:	f383 8811 	msr	BASEPRI, r3
 800d206:	f3bf 8f6f 	isb	sy
 800d20a:	f3bf 8f4f 	dsb	sy
 800d20e:	60fb      	str	r3, [r7, #12]
}
 800d210:	bf00      	nop
 800d212:	e7fe      	b.n	800d212 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d214:	693b      	ldr	r3, [r7, #16]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d00a      	beq.n	800d232 <vPortFree+0x62>
	__asm volatile
 800d21c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d220:	f383 8811 	msr	BASEPRI, r3
 800d224:	f3bf 8f6f 	isb	sy
 800d228:	f3bf 8f4f 	dsb	sy
 800d22c:	60bb      	str	r3, [r7, #8]
}
 800d22e:	bf00      	nop
 800d230:	e7fe      	b.n	800d230 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	685a      	ldr	r2, [r3, #4]
 800d236:	4b14      	ldr	r3, [pc, #80]	; (800d288 <vPortFree+0xb8>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	4013      	ands	r3, r2
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d01e      	beq.n	800d27e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d11a      	bne.n	800d27e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d248:	693b      	ldr	r3, [r7, #16]
 800d24a:	685a      	ldr	r2, [r3, #4]
 800d24c:	4b0e      	ldr	r3, [pc, #56]	; (800d288 <vPortFree+0xb8>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	43db      	mvns	r3, r3
 800d252:	401a      	ands	r2, r3
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d258:	f7fe fad0 	bl	800b7fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d25c:	693b      	ldr	r3, [r7, #16]
 800d25e:	685a      	ldr	r2, [r3, #4]
 800d260:	4b0a      	ldr	r3, [pc, #40]	; (800d28c <vPortFree+0xbc>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	4413      	add	r3, r2
 800d266:	4a09      	ldr	r2, [pc, #36]	; (800d28c <vPortFree+0xbc>)
 800d268:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d26a:	6938      	ldr	r0, [r7, #16]
 800d26c:	f000 f874 	bl	800d358 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d270:	4b07      	ldr	r3, [pc, #28]	; (800d290 <vPortFree+0xc0>)
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	3301      	adds	r3, #1
 800d276:	4a06      	ldr	r2, [pc, #24]	; (800d290 <vPortFree+0xc0>)
 800d278:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d27a:	f7fe facd 	bl	800b818 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d27e:	bf00      	nop
 800d280:	3718      	adds	r7, #24
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}
 800d286:	bf00      	nop
 800d288:	20004b68 	.word	0x20004b68
 800d28c:	20004b58 	.word	0x20004b58
 800d290:	20004b64 	.word	0x20004b64

0800d294 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d294:	b480      	push	{r7}
 800d296:	b085      	sub	sp, #20
 800d298:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d29a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d29e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2a0:	4b27      	ldr	r3, [pc, #156]	; (800d340 <prvHeapInit+0xac>)
 800d2a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	f003 0307 	and.w	r3, r3, #7
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d00c      	beq.n	800d2c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	3307      	adds	r3, #7
 800d2b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f023 0307 	bic.w	r3, r3, #7
 800d2ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d2bc:	68ba      	ldr	r2, [r7, #8]
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	1ad3      	subs	r3, r2, r3
 800d2c2:	4a1f      	ldr	r2, [pc, #124]	; (800d340 <prvHeapInit+0xac>)
 800d2c4:	4413      	add	r3, r2
 800d2c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d2cc:	4a1d      	ldr	r2, [pc, #116]	; (800d344 <prvHeapInit+0xb0>)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d2d2:	4b1c      	ldr	r3, [pc, #112]	; (800d344 <prvHeapInit+0xb0>)
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	68ba      	ldr	r2, [r7, #8]
 800d2dc:	4413      	add	r3, r2
 800d2de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d2e0:	2208      	movs	r2, #8
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	1a9b      	subs	r3, r3, r2
 800d2e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	f023 0307 	bic.w	r3, r3, #7
 800d2ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	4a15      	ldr	r2, [pc, #84]	; (800d348 <prvHeapInit+0xb4>)
 800d2f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d2f6:	4b14      	ldr	r3, [pc, #80]	; (800d348 <prvHeapInit+0xb4>)
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d2fe:	4b12      	ldr	r3, [pc, #72]	; (800d348 <prvHeapInit+0xb4>)
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	2200      	movs	r2, #0
 800d304:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	1ad2      	subs	r2, r2, r3
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d314:	4b0c      	ldr	r3, [pc, #48]	; (800d348 <prvHeapInit+0xb4>)
 800d316:	681a      	ldr	r2, [r3, #0]
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d31c:	683b      	ldr	r3, [r7, #0]
 800d31e:	685b      	ldr	r3, [r3, #4]
 800d320:	4a0a      	ldr	r2, [pc, #40]	; (800d34c <prvHeapInit+0xb8>)
 800d322:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	4a09      	ldr	r2, [pc, #36]	; (800d350 <prvHeapInit+0xbc>)
 800d32a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d32c:	4b09      	ldr	r3, [pc, #36]	; (800d354 <prvHeapInit+0xc0>)
 800d32e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d332:	601a      	str	r2, [r3, #0]
}
 800d334:	bf00      	nop
 800d336:	3714      	adds	r7, #20
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr
 800d340:	20000f4c 	.word	0x20000f4c
 800d344:	20004b4c 	.word	0x20004b4c
 800d348:	20004b54 	.word	0x20004b54
 800d34c:	20004b5c 	.word	0x20004b5c
 800d350:	20004b58 	.word	0x20004b58
 800d354:	20004b68 	.word	0x20004b68

0800d358 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d358:	b480      	push	{r7}
 800d35a:	b085      	sub	sp, #20
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d360:	4b28      	ldr	r3, [pc, #160]	; (800d404 <prvInsertBlockIntoFreeList+0xac>)
 800d362:	60fb      	str	r3, [r7, #12]
 800d364:	e002      	b.n	800d36c <prvInsertBlockIntoFreeList+0x14>
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	60fb      	str	r3, [r7, #12]
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	687a      	ldr	r2, [r7, #4]
 800d372:	429a      	cmp	r2, r3
 800d374:	d8f7      	bhi.n	800d366 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	685b      	ldr	r3, [r3, #4]
 800d37e:	68ba      	ldr	r2, [r7, #8]
 800d380:	4413      	add	r3, r2
 800d382:	687a      	ldr	r2, [r7, #4]
 800d384:	429a      	cmp	r2, r3
 800d386:	d108      	bne.n	800d39a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	685a      	ldr	r2, [r3, #4]
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	685b      	ldr	r3, [r3, #4]
 800d390:	441a      	add	r2, r3
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	685b      	ldr	r3, [r3, #4]
 800d3a2:	68ba      	ldr	r2, [r7, #8]
 800d3a4:	441a      	add	r2, r3
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	429a      	cmp	r2, r3
 800d3ac:	d118      	bne.n	800d3e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681a      	ldr	r2, [r3, #0]
 800d3b2:	4b15      	ldr	r3, [pc, #84]	; (800d408 <prvInsertBlockIntoFreeList+0xb0>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	d00d      	beq.n	800d3d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	685a      	ldr	r2, [r3, #4]
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	685b      	ldr	r3, [r3, #4]
 800d3c4:	441a      	add	r2, r3
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	681a      	ldr	r2, [r3, #0]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	601a      	str	r2, [r3, #0]
 800d3d4:	e008      	b.n	800d3e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d3d6:	4b0c      	ldr	r3, [pc, #48]	; (800d408 <prvInsertBlockIntoFreeList+0xb0>)
 800d3d8:	681a      	ldr	r2, [r3, #0]
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	601a      	str	r2, [r3, #0]
 800d3de:	e003      	b.n	800d3e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	681a      	ldr	r2, [r3, #0]
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d3e8:	68fa      	ldr	r2, [r7, #12]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	d002      	beq.n	800d3f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	687a      	ldr	r2, [r7, #4]
 800d3f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d3f6:	bf00      	nop
 800d3f8:	3714      	adds	r7, #20
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d400:	4770      	bx	lr
 800d402:	bf00      	nop
 800d404:	20004b4c 	.word	0x20004b4c
 800d408:	20004b54 	.word	0x20004b54

0800d40c <master_crc16>:
    0x78, 0xB8, 0xB9, 0x79, 0xBB, 0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5, 0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91, 0x51, 0x93, 0x53, 0x52, 0x92,
    0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C, 0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88, 0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40};

static void master_crc16(modbus_master *master, uint8_t *buffer)
{
 800d40c:	b480      	push	{r7}
 800d40e:	b083      	sub	sp, #12
 800d410:	af00      	add	r7, sp, #0
 800d412:	6078      	str	r0, [r7, #4]
 800d414:	6039      	str	r1, [r7, #0]
    master->crc_hi = 0xFF;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	22ff      	movs	r2, #255	; 0xff
 800d41a:	719a      	strb	r2, [r3, #6]
    master->crc_lo = 0xFF;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	22ff      	movs	r2, #255	; 0xff
 800d420:	71da      	strb	r2, [r3, #7]
    while (master->buff_len--)
 800d422:	e01c      	b.n	800d45e <master_crc16+0x52>
    {
        master->buff_index = master->crc_hi ^ *buffer++;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	799a      	ldrb	r2, [r3, #6]
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	1c59      	adds	r1, r3, #1
 800d42c:	6039      	str	r1, [r7, #0]
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	4053      	eors	r3, r2
 800d432:	b2db      	uxtb	r3, r3
 800d434:	b29a      	uxth	r2, r3
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	815a      	strh	r2, [r3, #10]
        master->crc_hi = master->crc_lo ^ crc_hi[master->buff_index];
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	79da      	ldrb	r2, [r3, #7]
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	895b      	ldrh	r3, [r3, #10]
 800d442:	4619      	mov	r1, r3
 800d444:	4b0d      	ldr	r3, [pc, #52]	; (800d47c <master_crc16+0x70>)
 800d446:	5c5b      	ldrb	r3, [r3, r1]
 800d448:	4053      	eors	r3, r2
 800d44a:	b2da      	uxtb	r2, r3
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	719a      	strb	r2, [r3, #6]
        master->crc_lo = crc_lo[master->buff_index];
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	895b      	ldrh	r3, [r3, #10]
 800d454:	461a      	mov	r2, r3
 800d456:	4b0a      	ldr	r3, [pc, #40]	; (800d480 <master_crc16+0x74>)
 800d458:	5c9a      	ldrb	r2, [r3, r2]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	71da      	strb	r2, [r3, #7]
    while (master->buff_len--)
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	891b      	ldrh	r3, [r3, #8]
 800d462:	1e5a      	subs	r2, r3, #1
 800d464:	b291      	uxth	r1, r2
 800d466:	687a      	ldr	r2, [r7, #4]
 800d468:	8111      	strh	r1, [r2, #8]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d1da      	bne.n	800d424 <master_crc16+0x18>
    }
}
 800d46e:	bf00      	nop
 800d470:	bf00      	nop
 800d472:	370c      	adds	r7, #12
 800d474:	46bd      	mov	sp, r7
 800d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47a:	4770      	bx	lr
 800d47c:	0800f1a8 	.word	0x0800f1a8
 800d480:	0800f2a8 	.word	0x0800f2a8

0800d484 <master_validate_reply>:

static osStatus_t master_validate_reply(modbus_master *master)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b082      	sub	sp, #8
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
    if (master->rx_len < 5)
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d492:	2b04      	cmp	r3, #4
 800d494:	d802      	bhi.n	800d49c <master_validate_reply+0x18>
    {
        return osError;
 800d496:	f04f 33ff 	mov.w	r3, #4294967295
 800d49a:	e035      	b.n	800d508 <master_validate_reply+0x84>
    }
    master->buff_len = master->rx_len - 2;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d4a2:	3b02      	subs	r3, #2
 800d4a4:	b29a      	uxth	r2, r3
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	811a      	strh	r2, [r3, #8]
    master_crc16(master, master->rx_buf);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	330c      	adds	r3, #12
 800d4ae:	4619      	mov	r1, r3
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f7ff ffab 	bl	800d40c <master_crc16>
    if ((master->crc_hi != master->rx_buf[master->rx_len - 2]) || (master->crc_lo != master->rx_buf[master->rx_len - 1]))
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	799a      	ldrb	r2, [r3, #6]
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d4c0:	3b02      	subs	r3, #2
 800d4c2:	6879      	ldr	r1, [r7, #4]
 800d4c4:	440b      	add	r3, r1
 800d4c6:	7b1b      	ldrb	r3, [r3, #12]
 800d4c8:	429a      	cmp	r2, r3
 800d4ca:	d10a      	bne.n	800d4e2 <master_validate_reply+0x5e>
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	79da      	ldrb	r2, [r3, #7]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d4d6:	3b01      	subs	r3, #1
 800d4d8:	6879      	ldr	r1, [r7, #4]
 800d4da:	440b      	add	r3, r1
 800d4dc:	7b1b      	ldrb	r3, [r3, #12]
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	d002      	beq.n	800d4e8 <master_validate_reply+0x64>
    {
        return osError;
 800d4e2:	f04f 33ff 	mov.w	r3, #4294967295
 800d4e6:	e00f      	b.n	800d508 <master_validate_reply+0x84>
    }
    if ((master->rx_buf[0] != master->slave_id) || (master->rx_buf[1] != master->func_code))
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	7b1a      	ldrb	r2, [r3, #12]
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	791b      	ldrb	r3, [r3, #4]
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	d105      	bne.n	800d500 <master_validate_reply+0x7c>
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	7b5a      	ldrb	r2, [r3, #13]
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	795b      	ldrb	r3, [r3, #5]
 800d4fc:	429a      	cmp	r2, r3
 800d4fe:	d002      	beq.n	800d506 <master_validate_reply+0x82>
    {
        return osError;
 800d500:	f04f 33ff 	mov.w	r3, #4294967295
 800d504:	e000      	b.n	800d508 <master_validate_reply+0x84>
    }
    return osOK;
 800d506:	2300      	movs	r3, #0
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3708      	adds	r7, #8
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}

0800d510 <master_request>:

static osStatus_t master_request(modbus_master *master, uint16_t timeout)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b082      	sub	sp, #8
 800d514:	af00      	add	r7, sp, #0
 800d516:	6078      	str	r0, [r7, #4]
 800d518:	460b      	mov	r3, r1
 800d51a:	807b      	strh	r3, [r7, #2]
    master->buff_len = master->tx_len;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f8b3 240e 	ldrh.w	r2, [r3, #1038]	; 0x40e
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	811a      	strh	r2, [r3, #8]
    master_crc16(master, master->tx_buf);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f203 230e 	addw	r3, r3, #526	; 0x20e
 800d52c:	4619      	mov	r1, r3
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f7ff ff6c 	bl	800d40c <master_crc16>
    master->tx_buf[master->tx_len++] = master->crc_hi;
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d53a:	1c5a      	adds	r2, r3, #1
 800d53c:	b291      	uxth	r1, r2
 800d53e:	687a      	ldr	r2, [r7, #4]
 800d540:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d544:	4619      	mov	r1, r3
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	799a      	ldrb	r2, [r3, #6]
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	440b      	add	r3, r1
 800d54e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = master->crc_lo;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d558:	1c5a      	adds	r2, r3, #1
 800d55a:	b291      	uxth	r1, r2
 800d55c:	687a      	ldr	r2, [r7, #4]
 800d55e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d562:	4619      	mov	r1, r3
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	79da      	ldrb	r2, [r3, #7]
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	440b      	add	r3, r1
 800d56c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e

    osSemaphoreAcquire(master->idle_sem, 0);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800d576:	2100      	movs	r1, #0
 800d578:	4618      	mov	r0, r3
 800d57a:	f7fc fce3 	bl	8009f44 <osSemaphoreAcquire>
    HAL_UART_Receive_DMA(master->uart_port->uart, master->rx_buf, MB_MASTER_BUFFER_LENGTH);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	6818      	ldr	r0, [r3, #0]
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	330c      	adds	r3, #12
 800d588:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d58c:	4619      	mov	r1, r3
 800d58e:	f7fb f96b 	bl	8008868 <HAL_UART_Receive_DMA>

    master_set_tx_rx(master, tx);
 800d592:	2101      	movs	r1, #1
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f000 f8b9 	bl	800d70c <master_set_tx_rx>
    HAL_UART_Transmit_DMA(master->uart_port->uart, master->tx_buf, master->tx_len);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	6818      	ldr	r0, [r3, #0]
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	f203 210e 	addw	r1, r3, #526	; 0x20e
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	f7fb f8dd 	bl	800876c <HAL_UART_Transmit_DMA>
    while (osSemaphoreAcquire(master->idle_sem, timeout) == osOK)
 800d5b2:	e032      	b.n	800d61a <master_request+0x10a>
    {
        if (master->idle_timer_flag == 0)
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d107      	bne.n	800d5ce <master_request+0xbe>
        {
            osTimerStart(master->idle_timer, 2);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800d5c4:	2102      	movs	r1, #2
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	f7fc fc04 	bl	8009dd4 <osTimerStart>
 800d5cc:	e025      	b.n	800d61a <master_request+0x10a>
        }
        else if (master->idle_timer_flag == 1)
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	d120      	bne.n	800d61a <master_request+0x10a>
        {
            HAL_UART_DMAStop(master->uart_port->uart);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f7fb f972 	bl	80088c8 <HAL_UART_DMAStop>
            if (master_validate_reply(master) == osOK)
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f7ff ff4d 	bl	800d484 <master_validate_reply>
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d105      	bne.n	800d5fc <master_request+0xec>
            {
                master->com_status = osOK;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
                return osOK;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	e02d      	b.n	800d658 <master_request+0x148>
            }
            master->com_status = osErrorParameter;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f06f 0203 	mvn.w	r2, #3
 800d602:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
            master->com_err_cnt++;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800d60c:	1c5a      	adds	r2, r3, #1
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
            return osError;
 800d614:	f04f 33ff 	mov.w	r3, #4294967295
 800d618:	e01e      	b.n	800d658 <master_request+0x148>
    while (osSemaphoreAcquire(master->idle_sem, timeout) == osOK)
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800d620:	887a      	ldrh	r2, [r7, #2]
 800d622:	4611      	mov	r1, r2
 800d624:	4618      	mov	r0, r3
 800d626:	f7fc fc8d 	bl	8009f44 <osSemaphoreAcquire>
 800d62a:	4603      	mov	r3, r0
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d0c1      	beq.n	800d5b4 <master_request+0xa4>
        }
    }
    HAL_UART_DMAStop(master->uart_port->uart);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	4618      	mov	r0, r3
 800d638:	f7fb f946 	bl	80088c8 <HAL_UART_DMAStop>
    master->com_err_cnt++;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800d642:	1c5a      	adds	r2, r3, #1
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
    master->com_status = osErrorTimeout;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	f06f 0201 	mvn.w	r2, #1
 800d650:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    return osError;
 800d654:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d658:	4618      	mov	r0, r3
 800d65a:	3708      	adds	r7, #8
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <ostimer_callback>:

static void ostimer_callback(void *args)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b084      	sub	sp, #16
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
    modbus_master *master = args;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	60fb      	str	r3, [r7, #12]
    if (master->rx_len == (MB_MASTER_BUFFER_LENGTH - master->uart_port->uart->hdmarx->Instance->NDTR))
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800d672:	461a      	mov	r2, r3
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	685b      	ldr	r3, [r3, #4]
 800d680:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d684:	429a      	cmp	r2, r3
 800d686:	d109      	bne.n	800d69c <ostimer_callback+0x3c>
    {
        master->idle_timer_flag = 1;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	2201      	movs	r2, #1
 800d68c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(master->idle_sem);
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800d696:	4618      	mov	r0, r3
 800d698:	f7fc fca6 	bl	8009fe8 <osSemaphoreRelease>
    }
}
 800d69c:	bf00      	nop
 800d69e:	3710      	adds	r7, #16
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}

0800d6a4 <master_init>:

void master_init(modbus_master *master, modbus_port *port, uint16_t slave_id)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b084      	sub	sp, #16
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	60f8      	str	r0, [r7, #12]
 800d6ac:	60b9      	str	r1, [r7, #8]
 800d6ae:	4613      	mov	r3, r2
 800d6b0:	80fb      	strh	r3, [r7, #6]
    master->idle_sem = osSemaphoreNew(1, 0, NULL);
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	2100      	movs	r1, #0
 800d6b6:	2001      	movs	r0, #1
 800d6b8:	f7fc fbba 	bl	8009e30 <osSemaphoreNew>
 800d6bc:	4602      	mov	r2, r0
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    master->idle_timer = osTimerNew(ostimer_callback, osTimerOnce, (void *)master, NULL);
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	68fa      	ldr	r2, [r7, #12]
 800d6c8:	2100      	movs	r1, #0
 800d6ca:	480f      	ldr	r0, [pc, #60]	; (800d708 <master_init+0x64>)
 800d6cc:	f7fc fb06 	bl	8009cdc <osTimerNew>
 800d6d0:	4602      	mov	r2, r0
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    master->uart_port = port;
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	68ba      	ldr	r2, [r7, #8]
 800d6dc:	601a      	str	r2, [r3, #0]
    master->slave_id = slave_id;
 800d6de:	88fb      	ldrh	r3, [r7, #6]
 800d6e0:	b2da      	uxtb	r2, r3
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	711a      	strb	r2, [r3, #4]
    __HAL_UART_ENABLE_IT(master->uart_port->uart, UART_IT_IDLE);
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	68da      	ldr	r2, [r3, #12]
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f042 0210 	orr.w	r2, r2, #16
 800d6fc:	60da      	str	r2, [r3, #12]
}
 800d6fe:	bf00      	nop
 800d700:	3710      	adds	r7, #16
 800d702:	46bd      	mov	sp, r7
 800d704:	bd80      	pop	{r7, pc}
 800d706:	bf00      	nop
 800d708:	0800d661 	.word	0x0800d661

0800d70c <master_set_tx_rx>:

void master_set_tx_rx(modbus_master *master, uart_tx_rx_enum dir)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b082      	sub	sp, #8
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
 800d714:	460b      	mov	r3, r1
 800d716:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(master->uart_port->gpio_port, master->uart_port->gpio_pin, (dir == tx) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	6858      	ldr	r0, [r3, #4]
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	8919      	ldrh	r1, [r3, #8]
 800d724:	78fb      	ldrb	r3, [r7, #3]
 800d726:	2b01      	cmp	r3, #1
 800d728:	bf0c      	ite	eq
 800d72a:	2301      	moveq	r3, #1
 800d72c:	2300      	movne	r3, #0
 800d72e:	b2db      	uxtb	r3, r3
 800d730:	461a      	mov	r2, r3
 800d732:	f7f7 fea9 	bl	8005488 <HAL_GPIO_WritePin>
}
 800d736:	bf00      	nop
 800d738:	3708      	adds	r7, #8
 800d73a:	46bd      	mov	sp, r7
 800d73c:	bd80      	pop	{r7, pc}

0800d73e <master_uart_idle>:

void master_uart_idle(modbus_master *master)
{
 800d73e:	b580      	push	{r7, lr}
 800d740:	b084      	sub	sp, #16
 800d742:	af00      	add	r7, sp, #0
 800d744:	6078      	str	r0, [r7, #4]
    if (((READ_REG(master->uart_port->uart->Instance->SR) & USART_SR_IDLE) != RESET) && ((READ_REG(master->uart_port->uart->Instance->CR1) & USART_CR1_IDLEIE) != RESET))
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	f003 0310 	and.w	r3, r3, #16
 800d754:	2b00      	cmp	r3, #0
 800d756:	d02e      	beq.n	800d7b6 <master_uart_idle+0x78>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	68db      	ldr	r3, [r3, #12]
 800d762:	f003 0310 	and.w	r3, r3, #16
 800d766:	2b00      	cmp	r3, #0
 800d768:	d025      	beq.n	800d7b6 <master_uart_idle+0x78>
    {
        __HAL_UART_CLEAR_IDLEFLAG(master->uart_port->uart);
 800d76a:	2300      	movs	r3, #0
 800d76c:	60fb      	str	r3, [r7, #12]
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	60fb      	str	r3, [r7, #12]
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	685b      	ldr	r3, [r3, #4]
 800d784:	60fb      	str	r3, [r7, #12]
 800d786:	68fb      	ldr	r3, [r7, #12]
        master->rx_len = MB_MASTER_BUFFER_LENGTH - master->uart_port->uart->hdmarx->Instance->NDTR;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	b29b      	uxth	r3, r3
 800d796:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d79a:	b29a      	uxth	r2, r3
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
        master->idle_timer_flag = 0;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(master->idle_sem);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	f7fc fc19 	bl	8009fe8 <osSemaphoreRelease>
    }
}
 800d7b6:	bf00      	nop
 800d7b8:	3710      	adds	r7, #16
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}

0800d7be <master_compose_tx_buffer>:

static void master_compose_tx_buffer(modbus_master *master, uint16_t addr, uint8_t fc)
{
 800d7be:	b480      	push	{r7}
 800d7c0:	b083      	sub	sp, #12
 800d7c2:	af00      	add	r7, sp, #0
 800d7c4:	6078      	str	r0, [r7, #4]
 800d7c6:	460b      	mov	r3, r1
 800d7c8:	807b      	strh	r3, [r7, #2]
 800d7ca:	4613      	mov	r3, r2
 800d7cc:	707b      	strb	r3, [r7, #1]
    master->tx_len = 0;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    master->func_code = fc;
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	787a      	ldrb	r2, [r7, #1]
 800d7da:	715a      	strb	r2, [r3, #5]
    master->tx_buf[master->tx_len++] = master->slave_id;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d7e2:	1c5a      	adds	r2, r3, #1
 800d7e4:	b291      	uxth	r1, r2
 800d7e6:	687a      	ldr	r2, [r7, #4]
 800d7e8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d7ec:	4619      	mov	r1, r3
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	791a      	ldrb	r2, [r3, #4]
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	440b      	add	r3, r1
 800d7f6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = master->func_code;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d800:	1c5a      	adds	r2, r3, #1
 800d802:	b291      	uxth	r1, r2
 800d804:	687a      	ldr	r2, [r7, #4]
 800d806:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d80a:	4619      	mov	r1, r3
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	795a      	ldrb	r2, [r3, #5]
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	440b      	add	r3, r1
 800d814:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = addr >> 8;
 800d818:	887b      	ldrh	r3, [r7, #2]
 800d81a:	0a1b      	lsrs	r3, r3, #8
 800d81c:	b298      	uxth	r0, r3
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d824:	1c5a      	adds	r2, r3, #1
 800d826:	b291      	uxth	r1, r2
 800d828:	687a      	ldr	r2, [r7, #4]
 800d82a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d82e:	4619      	mov	r1, r3
 800d830:	b2c2      	uxtb	r2, r0
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	440b      	add	r3, r1
 800d836:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = addr & 0xFF;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d840:	1c5a      	adds	r2, r3, #1
 800d842:	b291      	uxth	r1, r2
 800d844:	687a      	ldr	r2, [r7, #4]
 800d846:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d84a:	4619      	mov	r1, r3
 800d84c:	887b      	ldrh	r3, [r7, #2]
 800d84e:	b2da      	uxtb	r2, r3
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	440b      	add	r3, r1
 800d854:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
}
 800d858:	bf00      	nop
 800d85a:	370c      	adds	r7, #12
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr

0800d864 <master_read_holding_regs>:
    }
    return osError;
}

osStatus_t master_read_holding_regs(modbus_master *master, uint16_t addr, uint16_t qty, int16_t *result)
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b086      	sub	sp, #24
 800d868:	af00      	add	r7, sp, #0
 800d86a:	60f8      	str	r0, [r7, #12]
 800d86c:	607b      	str	r3, [r7, #4]
 800d86e:	460b      	mov	r3, r1
 800d870:	817b      	strh	r3, [r7, #10]
 800d872:	4613      	mov	r3, r2
 800d874:	813b      	strh	r3, [r7, #8]
    master_compose_tx_buffer(master, addr, MODBUS_FC_READ_HOLDING_REGISTERS);
 800d876:	897b      	ldrh	r3, [r7, #10]
 800d878:	2203      	movs	r2, #3
 800d87a:	4619      	mov	r1, r3
 800d87c:	68f8      	ldr	r0, [r7, #12]
 800d87e:	f7ff ff9e 	bl	800d7be <master_compose_tx_buffer>
    master->tx_buf[master->tx_len++] = qty >> 8;
 800d882:	893b      	ldrh	r3, [r7, #8]
 800d884:	0a1b      	lsrs	r3, r3, #8
 800d886:	b298      	uxth	r0, r3
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d88e:	1c5a      	adds	r2, r3, #1
 800d890:	b291      	uxth	r1, r2
 800d892:	68fa      	ldr	r2, [r7, #12]
 800d894:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d898:	4619      	mov	r1, r3
 800d89a:	b2c2      	uxtb	r2, r0
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	440b      	add	r3, r1
 800d8a0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = qty & 0xFF;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d8aa:	1c5a      	adds	r2, r3, #1
 800d8ac:	b291      	uxth	r1, r2
 800d8ae:	68fa      	ldr	r2, [r7, #12]
 800d8b0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d8b4:	4619      	mov	r1, r3
 800d8b6:	893b      	ldrh	r3, [r7, #8]
 800d8b8:	b2da      	uxtb	r2, r3
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	440b      	add	r3, r1
 800d8be:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (master_request(master, MB_MASTER_REQUEST_TIMEOUT) == osOK)
 800d8c2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800d8c6:	68f8      	ldr	r0, [r7, #12]
 800d8c8:	f7ff fe22 	bl	800d510 <master_request>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d12d      	bne.n	800d92e <master_read_holding_regs+0xca>
    {
        if (master->rx_buf[2] != qty * 2)
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	7b9b      	ldrb	r3, [r3, #14]
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	893b      	ldrh	r3, [r7, #8]
 800d8da:	005b      	lsls	r3, r3, #1
 800d8dc:	429a      	cmp	r2, r3
 800d8de:	d002      	beq.n	800d8e6 <master_read_holding_regs+0x82>
        {
            return osError;
 800d8e0:	f04f 33ff 	mov.w	r3, #4294967295
 800d8e4:	e025      	b.n	800d932 <master_read_holding_regs+0xce>
        }
        for (uint16_t i = 0; i < qty; i++)
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	82fb      	strh	r3, [r7, #22]
 800d8ea:	e01a      	b.n	800d922 <master_read_holding_regs+0xbe>
        {
            result[i] = master->rx_buf[3 + i * 2] * 256 + master->rx_buf[4 + i * 2];
 800d8ec:	8afb      	ldrh	r3, [r7, #22]
 800d8ee:	005b      	lsls	r3, r3, #1
 800d8f0:	3303      	adds	r3, #3
 800d8f2:	68fa      	ldr	r2, [r7, #12]
 800d8f4:	4413      	add	r3, r2
 800d8f6:	7b1b      	ldrb	r3, [r3, #12]
 800d8f8:	b29b      	uxth	r3, r3
 800d8fa:	021b      	lsls	r3, r3, #8
 800d8fc:	b29a      	uxth	r2, r3
 800d8fe:	8afb      	ldrh	r3, [r7, #22]
 800d900:	3302      	adds	r3, #2
 800d902:	005b      	lsls	r3, r3, #1
 800d904:	68f9      	ldr	r1, [r7, #12]
 800d906:	440b      	add	r3, r1
 800d908:	7b1b      	ldrb	r3, [r3, #12]
 800d90a:	b29b      	uxth	r3, r3
 800d90c:	4413      	add	r3, r2
 800d90e:	b299      	uxth	r1, r3
 800d910:	8afb      	ldrh	r3, [r7, #22]
 800d912:	005b      	lsls	r3, r3, #1
 800d914:	687a      	ldr	r2, [r7, #4]
 800d916:	4413      	add	r3, r2
 800d918:	b20a      	sxth	r2, r1
 800d91a:	801a      	strh	r2, [r3, #0]
        for (uint16_t i = 0; i < qty; i++)
 800d91c:	8afb      	ldrh	r3, [r7, #22]
 800d91e:	3301      	adds	r3, #1
 800d920:	82fb      	strh	r3, [r7, #22]
 800d922:	8afa      	ldrh	r2, [r7, #22]
 800d924:	893b      	ldrh	r3, [r7, #8]
 800d926:	429a      	cmp	r2, r3
 800d928:	d3e0      	bcc.n	800d8ec <master_read_holding_regs+0x88>
        }
        return osOK;
 800d92a:	2300      	movs	r3, #0
 800d92c:	e001      	b.n	800d932 <master_read_holding_regs+0xce>
    }
    return osError;
 800d92e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d932:	4618      	mov	r0, r3
 800d934:	3718      	adds	r7, #24
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}

0800d93a <master_write_single_coil>:

osStatus_t master_write_single_coil(modbus_master *master, uint16_t addr, uint8_t value)
{
 800d93a:	b580      	push	{r7, lr}
 800d93c:	b082      	sub	sp, #8
 800d93e:	af00      	add	r7, sp, #0
 800d940:	6078      	str	r0, [r7, #4]
 800d942:	460b      	mov	r3, r1
 800d944:	807b      	strh	r3, [r7, #2]
 800d946:	4613      	mov	r3, r2
 800d948:	707b      	strb	r3, [r7, #1]
    master_compose_tx_buffer(master, addr, MODBUS_FC_WRITE_SINGLE_COIL);
 800d94a:	887b      	ldrh	r3, [r7, #2]
 800d94c:	2205      	movs	r2, #5
 800d94e:	4619      	mov	r1, r3
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f7ff ff34 	bl	800d7be <master_compose_tx_buffer>
    master->tx_buf[master->tx_len++] = value ? 0xFF : 0x00;
 800d956:	787b      	ldrb	r3, [r7, #1]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d001      	beq.n	800d960 <master_write_single_coil+0x26>
 800d95c:	21ff      	movs	r1, #255	; 0xff
 800d95e:	e000      	b.n	800d962 <master_write_single_coil+0x28>
 800d960:	2100      	movs	r1, #0
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d968:	1c5a      	adds	r2, r3, #1
 800d96a:	b290      	uxth	r0, r2
 800d96c:	687a      	ldr	r2, [r7, #4]
 800d96e:	f8a2 040e 	strh.w	r0, [r2, #1038]	; 0x40e
 800d972:	461a      	mov	r2, r3
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	4413      	add	r3, r2
 800d978:	460a      	mov	r2, r1
 800d97a:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = 0x00;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800d984:	1c5a      	adds	r2, r3, #1
 800d986:	b291      	uxth	r1, r2
 800d988:	687a      	ldr	r2, [r7, #4]
 800d98a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800d98e:	461a      	mov	r2, r3
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	4413      	add	r3, r2
 800d994:	2200      	movs	r2, #0
 800d996:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (master_request(master, MB_MASTER_REQUEST_TIMEOUT) == osOK)
 800d99a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	f7ff fdb6 	bl	800d510 <master_request>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d11c      	bne.n	800d9e4 <master_write_single_coil+0xaa>
    {
        if ((master->rx_buf[2] * 256 + master->rx_buf[3] != addr) || (master->rx_buf[4] * 256 + master->rx_buf[5] != (value ? 0xFF00 : 0x0000)))
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	7b9b      	ldrb	r3, [r3, #14]
 800d9ae:	021b      	lsls	r3, r3, #8
 800d9b0:	687a      	ldr	r2, [r7, #4]
 800d9b2:	7bd2      	ldrb	r2, [r2, #15]
 800d9b4:	441a      	add	r2, r3
 800d9b6:	887b      	ldrh	r3, [r7, #2]
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d10e      	bne.n	800d9da <master_write_single_coil+0xa0>
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	7c1b      	ldrb	r3, [r3, #16]
 800d9c0:	021b      	lsls	r3, r3, #8
 800d9c2:	687a      	ldr	r2, [r7, #4]
 800d9c4:	7c52      	ldrb	r2, [r2, #17]
 800d9c6:	4413      	add	r3, r2
 800d9c8:	787a      	ldrb	r2, [r7, #1]
 800d9ca:	2a00      	cmp	r2, #0
 800d9cc:	d002      	beq.n	800d9d4 <master_write_single_coil+0x9a>
 800d9ce:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800d9d2:	e000      	b.n	800d9d6 <master_write_single_coil+0x9c>
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d002      	beq.n	800d9e0 <master_write_single_coil+0xa6>
        {
            return osError;
 800d9da:	f04f 33ff 	mov.w	r3, #4294967295
 800d9de:	e003      	b.n	800d9e8 <master_write_single_coil+0xae>
        }
        return osOK;
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	e001      	b.n	800d9e8 <master_write_single_coil+0xae>
    }
    return osError;
 800d9e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	3708      	adds	r7, #8
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}

0800d9f0 <master_write_multi_holding_regs>:
    }
    return osError;
}

osStatus_t master_write_multi_holding_regs(modbus_master *master, uint16_t addr, uint16_t qty, int16_t *value)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b086      	sub	sp, #24
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	60f8      	str	r0, [r7, #12]
 800d9f8:	607b      	str	r3, [r7, #4]
 800d9fa:	460b      	mov	r3, r1
 800d9fc:	817b      	strh	r3, [r7, #10]
 800d9fe:	4613      	mov	r3, r2
 800da00:	813b      	strh	r3, [r7, #8]
    master_compose_tx_buffer(master, addr, MODBUS_FC_WRITE_MULTIPLE_REGISTERS);
 800da02:	897b      	ldrh	r3, [r7, #10]
 800da04:	2210      	movs	r2, #16
 800da06:	4619      	mov	r1, r3
 800da08:	68f8      	ldr	r0, [r7, #12]
 800da0a:	f7ff fed8 	bl	800d7be <master_compose_tx_buffer>
    master->tx_buf[master->tx_len++] = qty >> 8;
 800da0e:	893b      	ldrh	r3, [r7, #8]
 800da10:	0a1b      	lsrs	r3, r3, #8
 800da12:	b298      	uxth	r0, r3
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da1a:	1c5a      	adds	r2, r3, #1
 800da1c:	b291      	uxth	r1, r2
 800da1e:	68fa      	ldr	r2, [r7, #12]
 800da20:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800da24:	4619      	mov	r1, r3
 800da26:	b2c2      	uxtb	r2, r0
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	440b      	add	r3, r1
 800da2c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = qty & 0xFF;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da36:	1c5a      	adds	r2, r3, #1
 800da38:	b291      	uxth	r1, r2
 800da3a:	68fa      	ldr	r2, [r7, #12]
 800da3c:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800da40:	4619      	mov	r1, r3
 800da42:	893b      	ldrh	r3, [r7, #8]
 800da44:	b2da      	uxtb	r2, r3
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	440b      	add	r3, r1
 800da4a:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    master->tx_buf[master->tx_len++] = qty * 2;
 800da4e:	893b      	ldrh	r3, [r7, #8]
 800da50:	b2da      	uxtb	r2, r3
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da58:	1c59      	adds	r1, r3, #1
 800da5a:	b288      	uxth	r0, r1
 800da5c:	68f9      	ldr	r1, [r7, #12]
 800da5e:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800da62:	4619      	mov	r1, r3
 800da64:	0053      	lsls	r3, r2, #1
 800da66:	b2da      	uxtb	r2, r3
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	440b      	add	r3, r1
 800da6c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    for (uint16_t i = 0; i < qty; i++)
 800da70:	2300      	movs	r3, #0
 800da72:	82fb      	strh	r3, [r7, #22]
 800da74:	e02c      	b.n	800dad0 <master_write_multi_holding_regs+0xe0>
    {
        master->tx_buf[master->tx_len++] = value[i] >> 8;
 800da76:	8afb      	ldrh	r3, [r7, #22]
 800da78:	005b      	lsls	r3, r3, #1
 800da7a:	687a      	ldr	r2, [r7, #4]
 800da7c:	4413      	add	r3, r2
 800da7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800da82:	121b      	asrs	r3, r3, #8
 800da84:	b218      	sxth	r0, r3
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800da8c:	1c5a      	adds	r2, r3, #1
 800da8e:	b291      	uxth	r1, r2
 800da90:	68fa      	ldr	r2, [r7, #12]
 800da92:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800da96:	4619      	mov	r1, r3
 800da98:	b2c2      	uxtb	r2, r0
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	440b      	add	r3, r1
 800da9e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        master->tx_buf[master->tx_len++] = value[i] & 0xFF;
 800daa2:	8afb      	ldrh	r3, [r7, #22]
 800daa4:	005b      	lsls	r3, r3, #1
 800daa6:	687a      	ldr	r2, [r7, #4]
 800daa8:	4413      	add	r3, r2
 800daaa:	f9b3 0000 	ldrsh.w	r0, [r3]
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dab4:	1c5a      	adds	r2, r3, #1
 800dab6:	b291      	uxth	r1, r2
 800dab8:	68fa      	ldr	r2, [r7, #12]
 800daba:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dabe:	4619      	mov	r1, r3
 800dac0:	b2c2      	uxtb	r2, r0
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	440b      	add	r3, r1
 800dac6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    for (uint16_t i = 0; i < qty; i++)
 800daca:	8afb      	ldrh	r3, [r7, #22]
 800dacc:	3301      	adds	r3, #1
 800dace:	82fb      	strh	r3, [r7, #22]
 800dad0:	8afa      	ldrh	r2, [r7, #22]
 800dad2:	893b      	ldrh	r3, [r7, #8]
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d3ce      	bcc.n	800da76 <master_write_multi_holding_regs+0x86>
    }
    if (master_request(master, MB_MASTER_REQUEST_TIMEOUT) == osOK)
 800dad8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f7ff fd17 	bl	800d510 <master_request>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d116      	bne.n	800db16 <master_write_multi_holding_regs+0x126>
    {
        if ((master->rx_buf[2] * 256 + master->rx_buf[3] != addr) || (master->rx_buf[4] * 256 + master->rx_buf[5] != qty))
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	7b9b      	ldrb	r3, [r3, #14]
 800daec:	021b      	lsls	r3, r3, #8
 800daee:	68fa      	ldr	r2, [r7, #12]
 800daf0:	7bd2      	ldrb	r2, [r2, #15]
 800daf2:	441a      	add	r2, r3
 800daf4:	897b      	ldrh	r3, [r7, #10]
 800daf6:	429a      	cmp	r2, r3
 800daf8:	d108      	bne.n	800db0c <master_write_multi_holding_regs+0x11c>
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	7c1b      	ldrb	r3, [r3, #16]
 800dafe:	021b      	lsls	r3, r3, #8
 800db00:	68fa      	ldr	r2, [r7, #12]
 800db02:	7c52      	ldrb	r2, [r2, #17]
 800db04:	441a      	add	r2, r3
 800db06:	893b      	ldrh	r3, [r7, #8]
 800db08:	429a      	cmp	r2, r3
 800db0a:	d002      	beq.n	800db12 <master_write_multi_holding_regs+0x122>
        {
            return osError;
 800db0c:	f04f 33ff 	mov.w	r3, #4294967295
 800db10:	e003      	b.n	800db1a <master_write_multi_holding_regs+0x12a>
        }
        return osOK;
 800db12:	2300      	movs	r3, #0
 800db14:	e001      	b.n	800db1a <master_write_multi_holding_regs+0x12a>
    }
    return osError;
 800db16:	f04f 33ff 	mov.w	r3, #4294967295
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3718      	adds	r7, #24
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
	...

0800db24 <slave_crc16>:
    0x78, 0xB8, 0xB9, 0x79, 0xBB, 0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5, 0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91, 0x51, 0x93, 0x53, 0x52, 0x92,
    0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C, 0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88, 0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40};

static void slave_crc16(modbus_slave *slave, uint8_t *buffer)
{
 800db24:	b480      	push	{r7}
 800db26:	b083      	sub	sp, #12
 800db28:	af00      	add	r7, sp, #0
 800db2a:	6078      	str	r0, [r7, #4]
 800db2c:	6039      	str	r1, [r7, #0]
    slave->crc_hi = 0xFF;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	22ff      	movs	r2, #255	; 0xff
 800db32:	719a      	strb	r2, [r3, #6]
    slave->crc_lo = 0xFF;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	22ff      	movs	r2, #255	; 0xff
 800db38:	71da      	strb	r2, [r3, #7]
    while (slave->buff_len--)
 800db3a:	e01c      	b.n	800db76 <slave_crc16+0x52>
    {
        slave->buff_index = slave->crc_hi ^ *buffer++;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	799a      	ldrb	r2, [r3, #6]
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	1c59      	adds	r1, r3, #1
 800db44:	6039      	str	r1, [r7, #0]
 800db46:	781b      	ldrb	r3, [r3, #0]
 800db48:	4053      	eors	r3, r2
 800db4a:	b2db      	uxtb	r3, r3
 800db4c:	b29a      	uxth	r2, r3
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	815a      	strh	r2, [r3, #10]
        slave->crc_hi = slave->crc_lo ^ crc_hi[slave->buff_index];
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	79da      	ldrb	r2, [r3, #7]
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	895b      	ldrh	r3, [r3, #10]
 800db5a:	4619      	mov	r1, r3
 800db5c:	4b0d      	ldr	r3, [pc, #52]	; (800db94 <slave_crc16+0x70>)
 800db5e:	5c5b      	ldrb	r3, [r3, r1]
 800db60:	4053      	eors	r3, r2
 800db62:	b2da      	uxtb	r2, r3
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	719a      	strb	r2, [r3, #6]
        slave->crc_lo = crc_lo[slave->buff_index];
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	895b      	ldrh	r3, [r3, #10]
 800db6c:	461a      	mov	r2, r3
 800db6e:	4b0a      	ldr	r3, [pc, #40]	; (800db98 <slave_crc16+0x74>)
 800db70:	5c9a      	ldrb	r2, [r3, r2]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	71da      	strb	r2, [r3, #7]
    while (slave->buff_len--)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	891b      	ldrh	r3, [r3, #8]
 800db7a:	1e5a      	subs	r2, r3, #1
 800db7c:	b291      	uxth	r1, r2
 800db7e:	687a      	ldr	r2, [r7, #4]
 800db80:	8111      	strh	r1, [r2, #8]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d1da      	bne.n	800db3c <slave_crc16+0x18>
    }
}
 800db86:	bf00      	nop
 800db88:	bf00      	nop
 800db8a:	370c      	adds	r7, #12
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr
 800db94:	0800f3a8 	.word	0x0800f3a8
 800db98:	0800f4a8 	.word	0x0800f4a8

0800db9c <slave_validate_cmd>:

static osStatus_t slave_validate_cmd(modbus_slave *slave)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b082      	sub	sp, #8
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
    if (slave->rx_len < 8 || slave->rx_buf[0] != slave->slave_id)
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800dbaa:	2b07      	cmp	r3, #7
 800dbac:	d905      	bls.n	800dbba <slave_validate_cmd+0x1e>
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	7b1a      	ldrb	r2, [r3, #12]
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	791b      	ldrb	r3, [r3, #4]
 800dbb6:	429a      	cmp	r2, r3
 800dbb8:	d002      	beq.n	800dbc0 <slave_validate_cmd+0x24>
    {
        return osError;
 800dbba:	f04f 33ff 	mov.w	r3, #4294967295
 800dbbe:	e026      	b.n	800dc0e <slave_validate_cmd+0x72>
    }
    slave->buff_len = slave->rx_len - 2;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800dbc6:	3b02      	subs	r3, #2
 800dbc8:	b29a      	uxth	r2, r3
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	811a      	strh	r2, [r3, #8]
    slave_crc16(slave, slave->rx_buf);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	330c      	adds	r3, #12
 800dbd2:	4619      	mov	r1, r3
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f7ff ffa5 	bl	800db24 <slave_crc16>
    if ((slave->crc_hi != slave->rx_buf[slave->rx_len - 2]) || (slave->crc_lo != slave->rx_buf[slave->rx_len - 1]))
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	799a      	ldrb	r2, [r3, #6]
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800dbe4:	3b02      	subs	r3, #2
 800dbe6:	6879      	ldr	r1, [r7, #4]
 800dbe8:	440b      	add	r3, r1
 800dbea:	7b1b      	ldrb	r3, [r3, #12]
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d10a      	bne.n	800dc06 <slave_validate_cmd+0x6a>
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	79da      	ldrb	r2, [r3, #7]
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800dbfa:	3b01      	subs	r3, #1
 800dbfc:	6879      	ldr	r1, [r7, #4]
 800dbfe:	440b      	add	r3, r1
 800dc00:	7b1b      	ldrb	r3, [r3, #12]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d002      	beq.n	800dc0c <slave_validate_cmd+0x70>
    {
        return osError;
 800dc06:	f04f 33ff 	mov.w	r3, #4294967295
 800dc0a:	e000      	b.n	800dc0e <slave_validate_cmd+0x72>
    }
    return osOK;
 800dc0c:	2300      	movs	r3, #0
}
 800dc0e:	4618      	mov	r0, r3
 800dc10:	3708      	adds	r7, #8
 800dc12:	46bd      	mov	sp, r7
 800dc14:	bd80      	pop	{r7, pc}

0800dc16 <slave_handle_read_discs>:

static void slave_handle_read_discs(modbus_slave *slave)
{
 800dc16:	b480      	push	{r7}
 800dc18:	b087      	sub	sp, #28
 800dc1a:	af00      	add	r7, sp, #0
 800dc1c:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	7b9b      	ldrb	r3, [r3, #14]
 800dc22:	b29b      	uxth	r3, r3
 800dc24:	021b      	lsls	r3, r3, #8
 800dc26:	b29a      	uxth	r2, r3
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	7bdb      	ldrb	r3, [r3, #15]
 800dc2c:	b29b      	uxth	r3, r3
 800dc2e:	4413      	add	r3, r2
 800dc30:	827b      	strh	r3, [r7, #18]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	7c1b      	ldrb	r3, [r3, #16]
 800dc36:	b29b      	uxth	r3, r3
 800dc38:	021b      	lsls	r3, r3, #8
 800dc3a:	b29a      	uxth	r2, r3
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	7c5b      	ldrb	r3, [r3, #17]
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	4413      	add	r3, r2
 800dc44:	823b      	strh	r3, [r7, #16]

    slave->tx_len = 0;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2200      	movs	r2, #0
 800dc4a:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dc54:	1c5a      	adds	r2, r3, #1
 800dc56:	b291      	uxth	r1, r2
 800dc58:	687a      	ldr	r2, [r7, #4]
 800dc5a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dc5e:	4619      	mov	r1, r3
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	791a      	ldrb	r2, [r3, #4]
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	440b      	add	r3, r1
 800dc68:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800dc6c:	8a7a      	ldrh	r2, [r7, #18]
 800dc6e:	8a3b      	ldrh	r3, [r7, #16]
 800dc70:	4413      	add	r3, r2
 800dc72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dc76:	dd20      	ble.n	800dcba <slave_handle_read_discs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	7b5a      	ldrb	r2, [r3, #13]
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dc82:	1c59      	adds	r1, r3, #1
 800dc84:	b288      	uxth	r0, r1
 800dc86:	6879      	ldr	r1, [r7, #4]
 800dc88:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800dc8c:	4619      	mov	r1, r3
 800dc8e:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800dc92:	b2da      	uxtb	r2, r3
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	440b      	add	r3, r1
 800dc98:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dca2:	1c5a      	adds	r2, r3, #1
 800dca4:	b291      	uxth	r1, r2
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dcac:	461a      	mov	r2, r3
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	4413      	add	r3, r2
 800dcb2:	2202      	movs	r2, #2
 800dcb4:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            {
                slave->tx_buf[slave->tx_len++] = byte_data;
            }
        }
    }
}
 800dcb8:	e072      	b.n	800dda0 <slave_handle_read_discs+0x18a>
        uint16_t byte_count = (qty % 8 == 0) ? (qty / 8) : (qty / 8 + 1);
 800dcba:	8a3b      	ldrh	r3, [r7, #16]
 800dcbc:	f003 0307 	and.w	r3, r3, #7
 800dcc0:	b29b      	uxth	r3, r3
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d103      	bne.n	800dcce <slave_handle_read_discs+0xb8>
 800dcc6:	8a3b      	ldrh	r3, [r7, #16]
 800dcc8:	08db      	lsrs	r3, r3, #3
 800dcca:	b29b      	uxth	r3, r3
 800dccc:	e004      	b.n	800dcd8 <slave_handle_read_discs+0xc2>
 800dcce:	8a3b      	ldrh	r3, [r7, #16]
 800dcd0:	08db      	lsrs	r3, r3, #3
 800dcd2:	b29b      	uxth	r3, r3
 800dcd4:	3301      	adds	r3, #1
 800dcd6:	b29b      	uxth	r3, r3
 800dcd8:	81fb      	strh	r3, [r7, #14]
        uint8_t byte_data = 0;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	75fb      	strb	r3, [r7, #23]
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dce4:	1c5a      	adds	r2, r3, #1
 800dce6:	b291      	uxth	r1, r2
 800dce8:	687a      	ldr	r2, [r7, #4]
 800dcea:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dcee:	4619      	mov	r1, r3
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	7b5a      	ldrb	r2, [r3, #13]
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	440b      	add	r3, r1
 800dcf8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = byte_count;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dd02:	1c5a      	adds	r2, r3, #1
 800dd04:	b291      	uxth	r1, r2
 800dd06:	687a      	ldr	r2, [r7, #4]
 800dd08:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dd0c:	4619      	mov	r1, r3
 800dd0e:	89fb      	ldrh	r3, [r7, #14]
 800dd10:	b2da      	uxtb	r2, r3
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	440b      	add	r3, r1
 800dd16:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	82bb      	strh	r3, [r7, #20]
 800dd1e:	e03a      	b.n	800dd96 <slave_handle_read_discs+0x180>
            if (i % 8 == 0)
 800dd20:	8abb      	ldrh	r3, [r7, #20]
 800dd22:	f003 0307 	and.w	r3, r3, #7
 800dd26:	b29b      	uxth	r3, r3
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d101      	bne.n	800dd30 <slave_handle_read_discs+0x11a>
                byte_data = 0x00;
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	75fb      	strb	r3, [r7, #23]
            if (i < qty)
 800dd30:	8aba      	ldrh	r2, [r7, #20]
 800dd32:	8a3b      	ldrh	r3, [r7, #16]
 800dd34:	429a      	cmp	r2, r3
 800dd36:	d214      	bcs.n	800dd62 <slave_handle_read_discs+0x14c>
                byte_data = (slave->regs->discs[addr + i] == 1) ? (byte_data >> 1 | 0x80) : (byte_data >> 1 & 0x7F);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800dd3e:	8a79      	ldrh	r1, [r7, #18]
 800dd40:	8abb      	ldrh	r3, [r7, #20]
 800dd42:	440b      	add	r3, r1
 800dd44:	5cd3      	ldrb	r3, [r2, r3]
 800dd46:	2b01      	cmp	r3, #1
 800dd48:	d106      	bne.n	800dd58 <slave_handle_read_discs+0x142>
 800dd4a:	7dfb      	ldrb	r3, [r7, #23]
 800dd4c:	085b      	lsrs	r3, r3, #1
 800dd4e:	b2db      	uxtb	r3, r3
 800dd50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dd54:	b2db      	uxtb	r3, r3
 800dd56:	e002      	b.n	800dd5e <slave_handle_read_discs+0x148>
 800dd58:	7dfb      	ldrb	r3, [r7, #23]
 800dd5a:	085b      	lsrs	r3, r3, #1
 800dd5c:	b2db      	uxtb	r3, r3
 800dd5e:	75fb      	strb	r3, [r7, #23]
 800dd60:	e002      	b.n	800dd68 <slave_handle_read_discs+0x152>
                byte_data = byte_data >> 1 & 0x7F;
 800dd62:	7dfb      	ldrb	r3, [r7, #23]
 800dd64:	085b      	lsrs	r3, r3, #1
 800dd66:	75fb      	strb	r3, [r7, #23]
            if ((i + 1) % 8 == 0)
 800dd68:	8abb      	ldrh	r3, [r7, #20]
 800dd6a:	3301      	adds	r3, #1
 800dd6c:	f003 0307 	and.w	r3, r3, #7
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d10d      	bne.n	800dd90 <slave_handle_read_discs+0x17a>
                slave->tx_buf[slave->tx_len++] = byte_data;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dd7a:	1c5a      	adds	r2, r3, #1
 800dd7c:	b291      	uxth	r1, r2
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dd84:	461a      	mov	r2, r3
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	4413      	add	r3, r2
 800dd8a:	7dfa      	ldrb	r2, [r7, #23]
 800dd8c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800dd90:	8abb      	ldrh	r3, [r7, #20]
 800dd92:	3301      	adds	r3, #1
 800dd94:	82bb      	strh	r3, [r7, #20]
 800dd96:	8aba      	ldrh	r2, [r7, #20]
 800dd98:	89fb      	ldrh	r3, [r7, #14]
 800dd9a:	00db      	lsls	r3, r3, #3
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	dbbf      	blt.n	800dd20 <slave_handle_read_discs+0x10a>
}
 800dda0:	bf00      	nop
 800dda2:	371c      	adds	r7, #28
 800dda4:	46bd      	mov	sp, r7
 800dda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddaa:	4770      	bx	lr

0800ddac <slave_handle_read_coils>:

static void slave_handle_read_coils(modbus_slave *slave)
{
 800ddac:	b480      	push	{r7}
 800ddae:	b087      	sub	sp, #28
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	7b9b      	ldrb	r3, [r3, #14]
 800ddb8:	b29b      	uxth	r3, r3
 800ddba:	021b      	lsls	r3, r3, #8
 800ddbc:	b29a      	uxth	r2, r3
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	7bdb      	ldrb	r3, [r3, #15]
 800ddc2:	b29b      	uxth	r3, r3
 800ddc4:	4413      	add	r3, r2
 800ddc6:	827b      	strh	r3, [r7, #18]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	7c1b      	ldrb	r3, [r3, #16]
 800ddcc:	b29b      	uxth	r3, r3
 800ddce:	021b      	lsls	r3, r3, #8
 800ddd0:	b29a      	uxth	r2, r3
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	7c5b      	ldrb	r3, [r3, #17]
 800ddd6:	b29b      	uxth	r3, r3
 800ddd8:	4413      	add	r3, r2
 800ddda:	823b      	strh	r3, [r7, #16]

    slave->tx_len = 0;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2200      	movs	r2, #0
 800dde0:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800ddea:	1c5a      	adds	r2, r3, #1
 800ddec:	b291      	uxth	r1, r2
 800ddee:	687a      	ldr	r2, [r7, #4]
 800ddf0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800ddf4:	4619      	mov	r1, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	791a      	ldrb	r2, [r3, #4]
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	440b      	add	r3, r1
 800ddfe:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800de02:	8a7a      	ldrh	r2, [r7, #18]
 800de04:	8a3b      	ldrh	r3, [r7, #16]
 800de06:	4413      	add	r3, r2
 800de08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de0c:	dd20      	ble.n	800de50 <slave_handle_read_coils+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	7b5a      	ldrb	r2, [r3, #13]
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800de18:	1c59      	adds	r1, r3, #1
 800de1a:	b288      	uxth	r0, r1
 800de1c:	6879      	ldr	r1, [r7, #4]
 800de1e:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800de22:	4619      	mov	r1, r3
 800de24:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800de28:	b2da      	uxtb	r2, r3
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	440b      	add	r3, r1
 800de2e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800de38:	1c5a      	adds	r2, r3, #1
 800de3a:	b291      	uxth	r1, r2
 800de3c:	687a      	ldr	r2, [r7, #4]
 800de3e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800de42:	461a      	mov	r2, r3
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	4413      	add	r3, r2
 800de48:	2202      	movs	r2, #2
 800de4a:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            {
                slave->tx_buf[slave->tx_len++] = byte_data;
            }
        }
    }
}
 800de4e:	e074      	b.n	800df3a <slave_handle_read_coils+0x18e>
        uint16_t byte_count = (qty % 8 == 0) ? (qty / 8) : (qty / 8 + 1);
 800de50:	8a3b      	ldrh	r3, [r7, #16]
 800de52:	f003 0307 	and.w	r3, r3, #7
 800de56:	b29b      	uxth	r3, r3
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d103      	bne.n	800de64 <slave_handle_read_coils+0xb8>
 800de5c:	8a3b      	ldrh	r3, [r7, #16]
 800de5e:	08db      	lsrs	r3, r3, #3
 800de60:	b29b      	uxth	r3, r3
 800de62:	e004      	b.n	800de6e <slave_handle_read_coils+0xc2>
 800de64:	8a3b      	ldrh	r3, [r7, #16]
 800de66:	08db      	lsrs	r3, r3, #3
 800de68:	b29b      	uxth	r3, r3
 800de6a:	3301      	adds	r3, #1
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	81fb      	strh	r3, [r7, #14]
        uint8_t byte_data = 0;
 800de70:	2300      	movs	r3, #0
 800de72:	75fb      	strb	r3, [r7, #23]
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800de7a:	1c5a      	adds	r2, r3, #1
 800de7c:	b291      	uxth	r1, r2
 800de7e:	687a      	ldr	r2, [r7, #4]
 800de80:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800de84:	4619      	mov	r1, r3
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	7b5a      	ldrb	r2, [r3, #13]
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	440b      	add	r3, r1
 800de8e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = byte_count;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800de98:	1c5a      	adds	r2, r3, #1
 800de9a:	b291      	uxth	r1, r2
 800de9c:	687a      	ldr	r2, [r7, #4]
 800de9e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dea2:	4619      	mov	r1, r3
 800dea4:	89fb      	ldrh	r3, [r7, #14]
 800dea6:	b2da      	uxtb	r2, r3
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	440b      	add	r3, r1
 800deac:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800deb0:	2300      	movs	r3, #0
 800deb2:	82bb      	strh	r3, [r7, #20]
 800deb4:	e03c      	b.n	800df30 <slave_handle_read_coils+0x184>
            if (i % 8 == 0)
 800deb6:	8abb      	ldrh	r3, [r7, #20]
 800deb8:	f003 0307 	and.w	r3, r3, #7
 800debc:	b29b      	uxth	r3, r3
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d101      	bne.n	800dec6 <slave_handle_read_coils+0x11a>
                byte_data = 0x00;
 800dec2:	2300      	movs	r3, #0
 800dec4:	75fb      	strb	r3, [r7, #23]
            if (i < qty)
 800dec6:	8aba      	ldrh	r2, [r7, #20]
 800dec8:	8a3b      	ldrh	r3, [r7, #16]
 800deca:	429a      	cmp	r2, r3
 800decc:	d216      	bcs.n	800defc <slave_handle_read_coils+0x150>
                byte_data = (slave->regs->coils[addr + i] == 1) ? (byte_data >> 1 | 0x80) : (byte_data >> 1 & 0x7F);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800ded4:	8a79      	ldrh	r1, [r7, #18]
 800ded6:	8abb      	ldrh	r3, [r7, #20]
 800ded8:	440b      	add	r3, r1
 800deda:	4413      	add	r3, r2
 800dedc:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 800dee0:	2b01      	cmp	r3, #1
 800dee2:	d106      	bne.n	800def2 <slave_handle_read_coils+0x146>
 800dee4:	7dfb      	ldrb	r3, [r7, #23]
 800dee6:	085b      	lsrs	r3, r3, #1
 800dee8:	b2db      	uxtb	r3, r3
 800deea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800deee:	b2db      	uxtb	r3, r3
 800def0:	e002      	b.n	800def8 <slave_handle_read_coils+0x14c>
 800def2:	7dfb      	ldrb	r3, [r7, #23]
 800def4:	085b      	lsrs	r3, r3, #1
 800def6:	b2db      	uxtb	r3, r3
 800def8:	75fb      	strb	r3, [r7, #23]
 800defa:	e002      	b.n	800df02 <slave_handle_read_coils+0x156>
                byte_data = byte_data >> 1 & 0x7F;
 800defc:	7dfb      	ldrb	r3, [r7, #23]
 800defe:	085b      	lsrs	r3, r3, #1
 800df00:	75fb      	strb	r3, [r7, #23]
            if ((i + 1) % 8 == 0)
 800df02:	8abb      	ldrh	r3, [r7, #20]
 800df04:	3301      	adds	r3, #1
 800df06:	f003 0307 	and.w	r3, r3, #7
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d10d      	bne.n	800df2a <slave_handle_read_coils+0x17e>
                slave->tx_buf[slave->tx_len++] = byte_data;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800df14:	1c5a      	adds	r2, r3, #1
 800df16:	b291      	uxth	r1, r2
 800df18:	687a      	ldr	r2, [r7, #4]
 800df1a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800df1e:	461a      	mov	r2, r3
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	4413      	add	r3, r2
 800df24:	7dfa      	ldrb	r2, [r7, #23]
 800df26:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < byte_count * 8; i++)
 800df2a:	8abb      	ldrh	r3, [r7, #20]
 800df2c:	3301      	adds	r3, #1
 800df2e:	82bb      	strh	r3, [r7, #20]
 800df30:	8aba      	ldrh	r2, [r7, #20]
 800df32:	89fb      	ldrh	r3, [r7, #14]
 800df34:	00db      	lsls	r3, r3, #3
 800df36:	429a      	cmp	r2, r3
 800df38:	dbbd      	blt.n	800deb6 <slave_handle_read_coils+0x10a>
}
 800df3a:	bf00      	nop
 800df3c:	371c      	adds	r7, #28
 800df3e:	46bd      	mov	sp, r7
 800df40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df44:	4770      	bx	lr

0800df46 <slave_handle_read_input_regs>:

static void slave_handle_read_input_regs(modbus_slave *slave)
{
 800df46:	b480      	push	{r7}
 800df48:	b085      	sub	sp, #20
 800df4a:	af00      	add	r7, sp, #0
 800df4c:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	7b9b      	ldrb	r3, [r3, #14]
 800df52:	b29b      	uxth	r3, r3
 800df54:	021b      	lsls	r3, r3, #8
 800df56:	b29a      	uxth	r2, r3
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	7bdb      	ldrb	r3, [r3, #15]
 800df5c:	b29b      	uxth	r3, r3
 800df5e:	4413      	add	r3, r2
 800df60:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	7c1b      	ldrb	r3, [r3, #16]
 800df66:	b29b      	uxth	r3, r3
 800df68:	021b      	lsls	r3, r3, #8
 800df6a:	b29a      	uxth	r2, r3
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	7c5b      	ldrb	r3, [r3, #17]
 800df70:	b29b      	uxth	r3, r3
 800df72:	4413      	add	r3, r2
 800df74:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2200      	movs	r2, #0
 800df7a:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800df84:	1c5a      	adds	r2, r3, #1
 800df86:	b291      	uxth	r1, r2
 800df88:	687a      	ldr	r2, [r7, #4]
 800df8a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800df8e:	4619      	mov	r1, r3
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	791a      	ldrb	r2, [r3, #4]
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	440b      	add	r3, r1
 800df98:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800df9c:	89ba      	ldrh	r2, [r7, #12]
 800df9e:	897b      	ldrh	r3, [r7, #10]
 800dfa0:	4413      	add	r3, r2
 800dfa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dfa6:	dd20      	ble.n	800dfea <slave_handle_read_input_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	7b5a      	ldrb	r2, [r3, #13]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dfb2:	1c59      	adds	r1, r3, #1
 800dfb4:	b288      	uxth	r0, r1
 800dfb6:	6879      	ldr	r1, [r7, #4]
 800dfb8:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800dfc2:	b2da      	uxtb	r2, r3
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	440b      	add	r3, r1
 800dfc8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dfd2:	1c5a      	adds	r2, r3, #1
 800dfd4:	b291      	uxth	r1, r2
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dfdc:	461a      	mov	r2, r3
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	4413      	add	r3, r2
 800dfe2:	2202      	movs	r2, #2
 800dfe4:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        {
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] >> 8;
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] & 0xFF;
        }
    }
}
 800dfe8:	e05b      	b.n	800e0a2 <slave_handle_read_input_regs+0x15c>
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800dff0:	1c5a      	adds	r2, r3, #1
 800dff2:	b291      	uxth	r1, r2
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800dffa:	4619      	mov	r1, r3
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	7b5a      	ldrb	r2, [r3, #13]
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	440b      	add	r3, r1
 800e004:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = qty * 2;
 800e008:	897b      	ldrh	r3, [r7, #10]
 800e00a:	b2da      	uxtb	r2, r3
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e012:	1c59      	adds	r1, r3, #1
 800e014:	b288      	uxth	r0, r1
 800e016:	6879      	ldr	r1, [r7, #4]
 800e018:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e01c:	4619      	mov	r1, r3
 800e01e:	0053      	lsls	r3, r2, #1
 800e020:	b2da      	uxtb	r2, r3
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	440b      	add	r3, r1
 800e026:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800e02a:	2300      	movs	r3, #0
 800e02c:	81fb      	strh	r3, [r7, #14]
 800e02e:	e034      	b.n	800e09a <slave_handle_read_input_regs+0x154>
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] >> 8;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800e036:	89f9      	ldrh	r1, [r7, #14]
 800e038:	89ba      	ldrh	r2, [r7, #12]
 800e03a:	440a      	add	r2, r1
 800e03c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800e040:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800e044:	121b      	asrs	r3, r3, #8
 800e046:	b218      	sxth	r0, r3
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e04e:	1c5a      	adds	r2, r3, #1
 800e050:	b291      	uxth	r1, r2
 800e052:	687a      	ldr	r2, [r7, #4]
 800e054:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e058:	4619      	mov	r1, r3
 800e05a:	b2c2      	uxtb	r2, r0
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	440b      	add	r3, r1
 800e060:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            slave->tx_buf[slave->tx_len++] = slave->regs->inputs[i + addr] & 0xFF;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800e06a:	89f9      	ldrh	r1, [r7, #14]
 800e06c:	89ba      	ldrh	r2, [r7, #12]
 800e06e:	440a      	add	r2, r1
 800e070:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800e074:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e07e:	1c5a      	adds	r2, r3, #1
 800e080:	b291      	uxth	r1, r2
 800e082:	687a      	ldr	r2, [r7, #4]
 800e084:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e088:	4619      	mov	r1, r3
 800e08a:	b2c2      	uxtb	r2, r0
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	440b      	add	r3, r1
 800e090:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800e094:	89fb      	ldrh	r3, [r7, #14]
 800e096:	3301      	adds	r3, #1
 800e098:	81fb      	strh	r3, [r7, #14]
 800e09a:	89fa      	ldrh	r2, [r7, #14]
 800e09c:	897b      	ldrh	r3, [r7, #10]
 800e09e:	429a      	cmp	r2, r3
 800e0a0:	d3c6      	bcc.n	800e030 <slave_handle_read_input_regs+0xea>
}
 800e0a2:	bf00      	nop
 800e0a4:	3714      	adds	r7, #20
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr

0800e0ae <slave_handle_read_holding_regs>:

static void slave_handle_read_holding_regs(modbus_slave *slave)
{
 800e0ae:	b480      	push	{r7}
 800e0b0:	b085      	sub	sp, #20
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	7b9b      	ldrb	r3, [r3, #14]
 800e0ba:	b29b      	uxth	r3, r3
 800e0bc:	021b      	lsls	r3, r3, #8
 800e0be:	b29a      	uxth	r2, r3
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	7bdb      	ldrb	r3, [r3, #15]
 800e0c4:	b29b      	uxth	r3, r3
 800e0c6:	4413      	add	r3, r2
 800e0c8:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	7c1b      	ldrb	r3, [r3, #16]
 800e0ce:	b29b      	uxth	r3, r3
 800e0d0:	021b      	lsls	r3, r3, #8
 800e0d2:	b29a      	uxth	r2, r3
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	7c5b      	ldrb	r3, [r3, #17]
 800e0d8:	b29b      	uxth	r3, r3
 800e0da:	4413      	add	r3, r2
 800e0dc:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e0ec:	1c5a      	adds	r2, r3, #1
 800e0ee:	b291      	uxth	r1, r2
 800e0f0:	687a      	ldr	r2, [r7, #4]
 800e0f2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e0f6:	4619      	mov	r1, r3
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	791a      	ldrb	r2, [r3, #4]
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	440b      	add	r3, r1
 800e100:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800e104:	89ba      	ldrh	r2, [r7, #12]
 800e106:	897b      	ldrh	r3, [r7, #10]
 800e108:	4413      	add	r3, r2
 800e10a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e10e:	dd20      	ble.n	800e152 <slave_handle_read_holding_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	7b5a      	ldrb	r2, [r3, #13]
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e11a:	1c59      	adds	r1, r3, #1
 800e11c:	b288      	uxth	r0, r1
 800e11e:	6879      	ldr	r1, [r7, #4]
 800e120:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e124:	4619      	mov	r1, r3
 800e126:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800e12a:	b2da      	uxtb	r2, r3
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	440b      	add	r3, r1
 800e130:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e13a:	1c5a      	adds	r2, r3, #1
 800e13c:	b291      	uxth	r1, r2
 800e13e:	687a      	ldr	r2, [r7, #4]
 800e140:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e144:	461a      	mov	r2, r3
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	4413      	add	r3, r2
 800e14a:	2202      	movs	r2, #2
 800e14c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        {
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] >> 8;
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] & 0xFF;
        }
    }
}
 800e150:	e05b      	b.n	800e20a <slave_handle_read_holding_regs+0x15c>
        slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e158:	1c5a      	adds	r2, r3, #1
 800e15a:	b291      	uxth	r1, r2
 800e15c:	687a      	ldr	r2, [r7, #4]
 800e15e:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e162:	4619      	mov	r1, r3
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	7b5a      	ldrb	r2, [r3, #13]
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	440b      	add	r3, r1
 800e16c:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = qty * 2;
 800e170:	897b      	ldrh	r3, [r7, #10]
 800e172:	b2da      	uxtb	r2, r3
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e17a:	1c59      	adds	r1, r3, #1
 800e17c:	b288      	uxth	r0, r1
 800e17e:	6879      	ldr	r1, [r7, #4]
 800e180:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e184:	4619      	mov	r1, r3
 800e186:	0053      	lsls	r3, r2, #1
 800e188:	b2da      	uxtb	r2, r3
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	440b      	add	r3, r1
 800e18e:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800e192:	2300      	movs	r3, #0
 800e194:	81fb      	strh	r3, [r7, #14]
 800e196:	e034      	b.n	800e202 <slave_handle_read_holding_regs+0x154>
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] >> 8;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800e19e:	89f9      	ldrh	r1, [r7, #14]
 800e1a0:	89ba      	ldrh	r2, [r7, #12]
 800e1a2:	440a      	add	r2, r1
 800e1a4:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800e1a8:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800e1ac:	121b      	asrs	r3, r3, #8
 800e1ae:	b218      	sxth	r0, r3
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e1b6:	1c5a      	adds	r2, r3, #1
 800e1b8:	b291      	uxth	r1, r2
 800e1ba:	687a      	ldr	r2, [r7, #4]
 800e1bc:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e1c0:	4619      	mov	r1, r3
 800e1c2:	b2c2      	uxtb	r2, r0
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	440b      	add	r3, r1
 800e1c8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
            slave->tx_buf[slave->tx_len++] = slave->regs->holdings[i + addr] & 0xFF;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800e1d2:	89f9      	ldrh	r1, [r7, #14]
 800e1d4:	89ba      	ldrh	r2, [r7, #12]
 800e1d6:	440a      	add	r2, r1
 800e1d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800e1dc:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e1e6:	1c5a      	adds	r2, r3, #1
 800e1e8:	b291      	uxth	r1, r2
 800e1ea:	687a      	ldr	r2, [r7, #4]
 800e1ec:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e1f0:	4619      	mov	r1, r3
 800e1f2:	b2c2      	uxtb	r2, r0
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	440b      	add	r3, r1
 800e1f8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
 800e1fc:	89fb      	ldrh	r3, [r7, #14]
 800e1fe:	3301      	adds	r3, #1
 800e200:	81fb      	strh	r3, [r7, #14]
 800e202:	89fa      	ldrh	r2, [r7, #14]
 800e204:	897b      	ldrh	r3, [r7, #10]
 800e206:	429a      	cmp	r2, r3
 800e208:	d3c6      	bcc.n	800e198 <slave_handle_read_holding_regs+0xea>
}
 800e20a:	bf00      	nop
 800e20c:	3714      	adds	r7, #20
 800e20e:	46bd      	mov	sp, r7
 800e210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e214:	4770      	bx	lr

0800e216 <slave_compose_write_reply_tx_buffer>:

static void slave_compose_write_reply_tx_buffer(modbus_slave *slave)
{
 800e216:	b480      	push	{r7}
 800e218:	b083      	sub	sp, #12
 800e21a:	af00      	add	r7, sp, #0
 800e21c:	6078      	str	r0, [r7, #4]
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[1];
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e224:	1c5a      	adds	r2, r3, #1
 800e226:	b291      	uxth	r1, r2
 800e228:	687a      	ldr	r2, [r7, #4]
 800e22a:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e22e:	4619      	mov	r1, r3
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	7b5a      	ldrb	r2, [r3, #13]
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	440b      	add	r3, r1
 800e238:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[2];
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e242:	1c5a      	adds	r2, r3, #1
 800e244:	b291      	uxth	r1, r2
 800e246:	687a      	ldr	r2, [r7, #4]
 800e248:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e24c:	4619      	mov	r1, r3
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	7b9a      	ldrb	r2, [r3, #14]
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	440b      	add	r3, r1
 800e256:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[3];
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e260:	1c5a      	adds	r2, r3, #1
 800e262:	b291      	uxth	r1, r2
 800e264:	687a      	ldr	r2, [r7, #4]
 800e266:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e26a:	4619      	mov	r1, r3
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	7bda      	ldrb	r2, [r3, #15]
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	440b      	add	r3, r1
 800e274:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[4];
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e27e:	1c5a      	adds	r2, r3, #1
 800e280:	b291      	uxth	r1, r2
 800e282:	687a      	ldr	r2, [r7, #4]
 800e284:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e288:	4619      	mov	r1, r3
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	7c1a      	ldrb	r2, [r3, #16]
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	440b      	add	r3, r1
 800e292:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->rx_buf[5];
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e29c:	1c5a      	adds	r2, r3, #1
 800e29e:	b291      	uxth	r1, r2
 800e2a0:	687a      	ldr	r2, [r7, #4]
 800e2a2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e2a6:	4619      	mov	r1, r3
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	7c5a      	ldrb	r2, [r3, #17]
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	440b      	add	r3, r1
 800e2b0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
}
 800e2b4:	bf00      	nop
 800e2b6:	370c      	adds	r7, #12
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2be:	4770      	bx	lr

0800e2c0 <slave_handle_write_single_coil>:

static void slave_handle_write_single_coil(modbus_slave *slave)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b084      	sub	sp, #16
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	7b9b      	ldrb	r3, [r3, #14]
 800e2cc:	b29b      	uxth	r3, r3
 800e2ce:	021b      	lsls	r3, r3, #8
 800e2d0:	b29a      	uxth	r2, r3
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	7bdb      	ldrb	r3, [r3, #15]
 800e2d6:	b29b      	uxth	r3, r3
 800e2d8:	4413      	add	r3, r2
 800e2da:	81fb      	strh	r3, [r7, #14]
    slave->tx_len = 0;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e2ea:	1c5a      	adds	r2, r3, #1
 800e2ec:	b291      	uxth	r1, r2
 800e2ee:	687a      	ldr	r2, [r7, #4]
 800e2f0:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e2f4:	4619      	mov	r1, r3
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	791a      	ldrb	r2, [r3, #4]
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	440b      	add	r3, r1
 800e2fe:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + 1 > MODBUS_REG_LENGTH)
 800e302:	89fb      	ldrh	r3, [r7, #14]
 800e304:	2bff      	cmp	r3, #255	; 0xff
 800e306:	d920      	bls.n	800e34a <slave_handle_write_single_coil+0x8a>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	7b5a      	ldrb	r2, [r3, #13]
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e312:	1c59      	adds	r1, r3, #1
 800e314:	b288      	uxth	r0, r1
 800e316:	6879      	ldr	r1, [r7, #4]
 800e318:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e31c:	4619      	mov	r1, r3
 800e31e:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800e322:	b2da      	uxtb	r2, r3
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	440b      	add	r3, r1
 800e328:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e332:	1c5a      	adds	r2, r3, #1
 800e334:	b291      	uxth	r1, r2
 800e336:	687a      	ldr	r2, [r7, #4]
 800e338:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e33c:	461a      	mov	r2, r3
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	4413      	add	r3, r2
 800e342:	2202      	movs	r2, #2
 800e344:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    else
    {
        slave_compose_write_reply_tx_buffer(slave);
        slave->regs->coils[addr] = (slave->rx_buf[4] == 0xFF) ? 1 : 0;
    }
}
 800e348:	e011      	b.n	800e36e <slave_handle_write_single_coil+0xae>
        slave_compose_write_reply_tx_buffer(slave);
 800e34a:	6878      	ldr	r0, [r7, #4]
 800e34c:	f7ff ff63 	bl	800e216 <slave_compose_write_reply_tx_buffer>
        slave->regs->coils[addr] = (slave->rx_buf[4] == 0xFF) ? 1 : 0;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	7c1b      	ldrb	r3, [r3, #16]
 800e354:	2bff      	cmp	r3, #255	; 0xff
 800e356:	bf0c      	ite	eq
 800e358:	2301      	moveq	r3, #1
 800e35a:	2300      	movne	r3, #0
 800e35c:	b2d9      	uxtb	r1, r3
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800e364:	89fb      	ldrh	r3, [r7, #14]
 800e366:	4413      	add	r3, r2
 800e368:	460a      	mov	r2, r1
 800e36a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
}
 800e36e:	bf00      	nop
 800e370:	3710      	adds	r7, #16
 800e372:	46bd      	mov	sp, r7
 800e374:	bd80      	pop	{r7, pc}

0800e376 <slave_handle_write_multi_coils>:

static void slave_handle_write_multi_coils(modbus_slave *slave)
{
 800e376:	b580      	push	{r7, lr}
 800e378:	b084      	sub	sp, #16
 800e37a:	af00      	add	r7, sp, #0
 800e37c:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	7b9b      	ldrb	r3, [r3, #14]
 800e382:	b29b      	uxth	r3, r3
 800e384:	021b      	lsls	r3, r3, #8
 800e386:	b29a      	uxth	r2, r3
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	7bdb      	ldrb	r3, [r3, #15]
 800e38c:	b29b      	uxth	r3, r3
 800e38e:	4413      	add	r3, r2
 800e390:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	7c1b      	ldrb	r3, [r3, #16]
 800e396:	b29b      	uxth	r3, r3
 800e398:	021b      	lsls	r3, r3, #8
 800e39a:	b29a      	uxth	r2, r3
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	7c5b      	ldrb	r3, [r3, #17]
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	4413      	add	r3, r2
 800e3a4:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e3b4:	1c5a      	adds	r2, r3, #1
 800e3b6:	b291      	uxth	r1, r2
 800e3b8:	687a      	ldr	r2, [r7, #4]
 800e3ba:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e3be:	4619      	mov	r1, r3
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	791a      	ldrb	r2, [r3, #4]
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	440b      	add	r3, r1
 800e3c8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800e3cc:	89ba      	ldrh	r2, [r7, #12]
 800e3ce:	897b      	ldrh	r3, [r7, #10]
 800e3d0:	4413      	add	r3, r2
 800e3d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e3d6:	dd20      	ble.n	800e41a <slave_handle_write_multi_coils+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	7b5a      	ldrb	r2, [r3, #13]
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e3e2:	1c59      	adds	r1, r3, #1
 800e3e4:	b288      	uxth	r0, r1
 800e3e6:	6879      	ldr	r1, [r7, #4]
 800e3e8:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e3ec:	4619      	mov	r1, r3
 800e3ee:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800e3f2:	b2da      	uxtb	r2, r3
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	440b      	add	r3, r1
 800e3f8:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e402:	1c5a      	adds	r2, r3, #1
 800e404:	b291      	uxth	r1, r2
 800e406:	687a      	ldr	r2, [r7, #4]
 800e408:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e40c:	461a      	mov	r2, r3
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	4413      	add	r3, r2
 800e412:	2202      	movs	r2, #2
 800e414:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
        {
            slave->regs->coils[addr + i] = (slave->rx_buf[7 + i / 8] >> (i % 8)) & 0x01;
        }
    }
}
 800e418:	e027      	b.n	800e46a <slave_handle_write_multi_coils+0xf4>
        slave_compose_write_reply_tx_buffer(slave);
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f7ff fefb 	bl	800e216 <slave_compose_write_reply_tx_buffer>
        for (uint16_t i = 0; i < qty; i++)
 800e420:	2300      	movs	r3, #0
 800e422:	81fb      	strh	r3, [r7, #14]
 800e424:	e01d      	b.n	800e462 <slave_handle_write_multi_coils+0xec>
            slave->regs->coils[addr + i] = (slave->rx_buf[7 + i / 8] >> (i % 8)) & 0x01;
 800e426:	89fb      	ldrh	r3, [r7, #14]
 800e428:	08db      	lsrs	r3, r3, #3
 800e42a:	b29b      	uxth	r3, r3
 800e42c:	3307      	adds	r3, #7
 800e42e:	687a      	ldr	r2, [r7, #4]
 800e430:	4413      	add	r3, r2
 800e432:	7b1b      	ldrb	r3, [r3, #12]
 800e434:	461a      	mov	r2, r3
 800e436:	89fb      	ldrh	r3, [r7, #14]
 800e438:	f003 0307 	and.w	r3, r3, #7
 800e43c:	fa42 f303 	asr.w	r3, r2, r3
 800e440:	b2d9      	uxtb	r1, r3
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800e448:	89b8      	ldrh	r0, [r7, #12]
 800e44a:	89fb      	ldrh	r3, [r7, #14]
 800e44c:	4403      	add	r3, r0
 800e44e:	f001 0101 	and.w	r1, r1, #1
 800e452:	b2c9      	uxtb	r1, r1
 800e454:	4413      	add	r3, r2
 800e456:	460a      	mov	r2, r1
 800e458:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
        for (uint16_t i = 0; i < qty; i++)
 800e45c:	89fb      	ldrh	r3, [r7, #14]
 800e45e:	3301      	adds	r3, #1
 800e460:	81fb      	strh	r3, [r7, #14]
 800e462:	89fa      	ldrh	r2, [r7, #14]
 800e464:	897b      	ldrh	r3, [r7, #10]
 800e466:	429a      	cmp	r2, r3
 800e468:	d3dd      	bcc.n	800e426 <slave_handle_write_multi_coils+0xb0>
}
 800e46a:	bf00      	nop
 800e46c:	3710      	adds	r7, #16
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}

0800e472 <slave_handle_write_single_holding_reg>:

static void slave_handle_write_single_holding_reg(modbus_slave *slave)
{
 800e472:	b580      	push	{r7, lr}
 800e474:	b084      	sub	sp, #16
 800e476:	af00      	add	r7, sp, #0
 800e478:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	7b9b      	ldrb	r3, [r3, #14]
 800e47e:	b29b      	uxth	r3, r3
 800e480:	021b      	lsls	r3, r3, #8
 800e482:	b29a      	uxth	r2, r3
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	7bdb      	ldrb	r3, [r3, #15]
 800e488:	b29b      	uxth	r3, r3
 800e48a:	4413      	add	r3, r2
 800e48c:	81fb      	strh	r3, [r7, #14]
    slave->tx_len = 0;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	2200      	movs	r2, #0
 800e492:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e49c:	1c5a      	adds	r2, r3, #1
 800e49e:	b291      	uxth	r1, r2
 800e4a0:	687a      	ldr	r2, [r7, #4]
 800e4a2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e4a6:	4619      	mov	r1, r3
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	791a      	ldrb	r2, [r3, #4]
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	440b      	add	r3, r1
 800e4b0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + 1 > MODBUS_REG_LENGTH)
 800e4b4:	89fb      	ldrh	r3, [r7, #14]
 800e4b6:	2bff      	cmp	r3, #255	; 0xff
 800e4b8:	d920      	bls.n	800e4fc <slave_handle_write_single_holding_reg+0x8a>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	7b5a      	ldrb	r2, [r3, #13]
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e4c4:	1c59      	adds	r1, r3, #1
 800e4c6:	b288      	uxth	r0, r1
 800e4c8:	6879      	ldr	r1, [r7, #4]
 800e4ca:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e4ce:	4619      	mov	r1, r3
 800e4d0:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800e4d4:	b2da      	uxtb	r2, r3
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	440b      	add	r3, r1
 800e4da:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e4e4:	1c5a      	adds	r2, r3, #1
 800e4e6:	b291      	uxth	r1, r2
 800e4e8:	687a      	ldr	r2, [r7, #4]
 800e4ea:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e4ee:	461a      	mov	r2, r3
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	4413      	add	r3, r2
 800e4f4:	2202      	movs	r2, #2
 800e4f6:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    else
    {
        slave_compose_write_reply_tx_buffer(slave);
        slave->regs->holdings[addr] = slave->rx_buf[4] * 256 + slave->rx_buf[5];
    }
}
 800e4fa:	e015      	b.n	800e528 <slave_handle_write_single_holding_reg+0xb6>
        slave_compose_write_reply_tx_buffer(slave);
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f7ff fe8a 	bl	800e216 <slave_compose_write_reply_tx_buffer>
        slave->regs->holdings[addr] = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	7c1b      	ldrb	r3, [r3, #16]
 800e506:	b29b      	uxth	r3, r3
 800e508:	021b      	lsls	r3, r3, #8
 800e50a:	b29a      	uxth	r2, r3
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	7c5b      	ldrb	r3, [r3, #17]
 800e510:	b29b      	uxth	r3, r3
 800e512:	4413      	add	r3, r2
 800e514:	b299      	uxth	r1, r3
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800e51c:	89fa      	ldrh	r2, [r7, #14]
 800e51e:	b209      	sxth	r1, r1
 800e520:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800e524:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
}
 800e528:	bf00      	nop
 800e52a:	3710      	adds	r7, #16
 800e52c:	46bd      	mov	sp, r7
 800e52e:	bd80      	pop	{r7, pc}

0800e530 <slave_handle_write_multi_holding_regs>:

static void slave_handle_write_multi_holding_regs(modbus_slave *slave)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b084      	sub	sp, #16
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
    uint16_t addr = slave->rx_buf[2] * 256 + slave->rx_buf[3];
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	7b9b      	ldrb	r3, [r3, #14]
 800e53c:	b29b      	uxth	r3, r3
 800e53e:	021b      	lsls	r3, r3, #8
 800e540:	b29a      	uxth	r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	7bdb      	ldrb	r3, [r3, #15]
 800e546:	b29b      	uxth	r3, r3
 800e548:	4413      	add	r3, r2
 800e54a:	81bb      	strh	r3, [r7, #12]
    uint16_t qty = slave->rx_buf[4] * 256 + slave->rx_buf[5];
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	7c1b      	ldrb	r3, [r3, #16]
 800e550:	b29b      	uxth	r3, r3
 800e552:	021b      	lsls	r3, r3, #8
 800e554:	b29a      	uxth	r2, r3
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	7c5b      	ldrb	r3, [r3, #17]
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	4413      	add	r3, r2
 800e55e:	817b      	strh	r3, [r7, #10]
    slave->tx_len = 0;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2200      	movs	r2, #0
 800e564:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e56e:	1c5a      	adds	r2, r3, #1
 800e570:	b291      	uxth	r1, r2
 800e572:	687a      	ldr	r2, [r7, #4]
 800e574:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e578:	4619      	mov	r1, r3
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	791a      	ldrb	r2, [r3, #4]
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	440b      	add	r3, r1
 800e582:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    if (addr + qty > MODBUS_REG_LENGTH)
 800e586:	89ba      	ldrh	r2, [r7, #12]
 800e588:	897b      	ldrh	r3, [r7, #10]
 800e58a:	4413      	add	r3, r2
 800e58c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e590:	dd20      	ble.n	800e5d4 <slave_handle_write_multi_holding_regs+0xa4>
    {
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	7b5a      	ldrb	r2, [r3, #13]
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e59c:	1c59      	adds	r1, r3, #1
 800e59e:	b288      	uxth	r0, r1
 800e5a0:	6879      	ldr	r1, [r7, #4]
 800e5a2:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800e5ac:	b2da      	uxtb	r2, r3
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	440b      	add	r3, r1
 800e5b2:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x02;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e5bc:	1c5a      	adds	r2, r3, #1
 800e5be:	b291      	uxth	r1, r2
 800e5c0:	687a      	ldr	r2, [r7, #4]
 800e5c2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e5c6:	461a      	mov	r2, r3
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	4413      	add	r3, r2
 800e5cc:	2202      	movs	r2, #2
 800e5ce:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        for (uint16_t i = 0; i < qty; i++)
        {
            slave->regs->holdings[addr + i] = slave->rx_buf[7 + 2 * i] * 256 + slave->rx_buf[8 + 2 * i];
        }
    }
}
 800e5d2:	e029      	b.n	800e628 <slave_handle_write_multi_holding_regs+0xf8>
        slave_compose_write_reply_tx_buffer(slave);
 800e5d4:	6878      	ldr	r0, [r7, #4]
 800e5d6:	f7ff fe1e 	bl	800e216 <slave_compose_write_reply_tx_buffer>
        for (uint16_t i = 0; i < qty; i++)
 800e5da:	2300      	movs	r3, #0
 800e5dc:	81fb      	strh	r3, [r7, #14]
 800e5de:	e01f      	b.n	800e620 <slave_handle_write_multi_holding_regs+0xf0>
            slave->regs->holdings[addr + i] = slave->rx_buf[7 + 2 * i] * 256 + slave->rx_buf[8 + 2 * i];
 800e5e0:	89fb      	ldrh	r3, [r7, #14]
 800e5e2:	005b      	lsls	r3, r3, #1
 800e5e4:	3307      	adds	r3, #7
 800e5e6:	687a      	ldr	r2, [r7, #4]
 800e5e8:	4413      	add	r3, r2
 800e5ea:	7b1b      	ldrb	r3, [r3, #12]
 800e5ec:	b29b      	uxth	r3, r3
 800e5ee:	021b      	lsls	r3, r3, #8
 800e5f0:	b29a      	uxth	r2, r3
 800e5f2:	89fb      	ldrh	r3, [r7, #14]
 800e5f4:	3304      	adds	r3, #4
 800e5f6:	005b      	lsls	r3, r3, #1
 800e5f8:	6879      	ldr	r1, [r7, #4]
 800e5fa:	440b      	add	r3, r1
 800e5fc:	7b1b      	ldrb	r3, [r3, #12]
 800e5fe:	b29b      	uxth	r3, r3
 800e600:	4413      	add	r3, r2
 800e602:	b298      	uxth	r0, r3
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800e60a:	89b9      	ldrh	r1, [r7, #12]
 800e60c:	89fa      	ldrh	r2, [r7, #14]
 800e60e:	440a      	add	r2, r1
 800e610:	b201      	sxth	r1, r0
 800e612:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800e616:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (uint16_t i = 0; i < qty; i++)
 800e61a:	89fb      	ldrh	r3, [r7, #14]
 800e61c:	3301      	adds	r3, #1
 800e61e:	81fb      	strh	r3, [r7, #14]
 800e620:	89fa      	ldrh	r2, [r7, #14]
 800e622:	897b      	ldrh	r3, [r7, #10]
 800e624:	429a      	cmp	r2, r3
 800e626:	d3db      	bcc.n	800e5e0 <slave_handle_write_multi_holding_regs+0xb0>
}
 800e628:	bf00      	nop
 800e62a:	3710      	adds	r7, #16
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}

0800e630 <slave_response>:

static void slave_response(modbus_slave *slave)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b082      	sub	sp, #8
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
    if (slave_validate_cmd(slave) != osOK)
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f7ff faaf 	bl	800db9c <slave_validate_cmd>
 800e63e:	4603      	mov	r3, r0
 800e640:	2b00      	cmp	r3, #0
 800e642:	f040 80b2 	bne.w	800e7aa <slave_response+0x17a>
    {
        return;
    }
    slave->func_code = slave->rx_buf[1];
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	7b5a      	ldrb	r2, [r3, #13]
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	715a      	strb	r2, [r3, #5]
    if (slave->func_code == MODBUS_FC_READ_DISCRETE_INPUTS)
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	795b      	ldrb	r3, [r3, #5]
 800e652:	2b02      	cmp	r3, #2
 800e654:	d103      	bne.n	800e65e <slave_response+0x2e>
    {
        slave_handle_read_discs(slave);
 800e656:	6878      	ldr	r0, [r7, #4]
 800e658:	f7ff fadd 	bl	800dc16 <slave_handle_read_discs>
 800e65c:	e06a      	b.n	800e734 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_COILS)
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	795b      	ldrb	r3, [r3, #5]
 800e662:	2b01      	cmp	r3, #1
 800e664:	d103      	bne.n	800e66e <slave_response+0x3e>
    {
        slave_handle_read_coils(slave);
 800e666:	6878      	ldr	r0, [r7, #4]
 800e668:	f7ff fba0 	bl	800ddac <slave_handle_read_coils>
 800e66c:	e062      	b.n	800e734 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_INPUT_REGISTERS)
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	795b      	ldrb	r3, [r3, #5]
 800e672:	2b04      	cmp	r3, #4
 800e674:	d103      	bne.n	800e67e <slave_response+0x4e>
    {
        slave_handle_read_input_regs(slave);
 800e676:	6878      	ldr	r0, [r7, #4]
 800e678:	f7ff fc65 	bl	800df46 <slave_handle_read_input_regs>
 800e67c:	e05a      	b.n	800e734 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_READ_HOLDING_REGISTERS)
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	795b      	ldrb	r3, [r3, #5]
 800e682:	2b03      	cmp	r3, #3
 800e684:	d103      	bne.n	800e68e <slave_response+0x5e>
    {
        slave_handle_read_holding_regs(slave);
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f7ff fd11 	bl	800e0ae <slave_handle_read_holding_regs>
 800e68c:	e052      	b.n	800e734 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_SINGLE_COIL)
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	795b      	ldrb	r3, [r3, #5]
 800e692:	2b05      	cmp	r3, #5
 800e694:	d103      	bne.n	800e69e <slave_response+0x6e>
    {
        slave_handle_write_single_coil(slave);
 800e696:	6878      	ldr	r0, [r7, #4]
 800e698:	f7ff fe12 	bl	800e2c0 <slave_handle_write_single_coil>
 800e69c:	e04a      	b.n	800e734 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_MULTIPLE_COILS)
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	795b      	ldrb	r3, [r3, #5]
 800e6a2:	2b0f      	cmp	r3, #15
 800e6a4:	d103      	bne.n	800e6ae <slave_response+0x7e>
    {
        slave_handle_write_multi_coils(slave);
 800e6a6:	6878      	ldr	r0, [r7, #4]
 800e6a8:	f7ff fe65 	bl	800e376 <slave_handle_write_multi_coils>
 800e6ac:	e042      	b.n	800e734 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_SINGLE_REGISTER)
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	795b      	ldrb	r3, [r3, #5]
 800e6b2:	2b06      	cmp	r3, #6
 800e6b4:	d103      	bne.n	800e6be <slave_response+0x8e>
    {
        slave_handle_write_single_holding_reg(slave);
 800e6b6:	6878      	ldr	r0, [r7, #4]
 800e6b8:	f7ff fedb 	bl	800e472 <slave_handle_write_single_holding_reg>
 800e6bc:	e03a      	b.n	800e734 <slave_response+0x104>
    }
    else if (slave->func_code == MODBUS_FC_WRITE_MULTIPLE_REGISTERS)
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	795b      	ldrb	r3, [r3, #5]
 800e6c2:	2b10      	cmp	r3, #16
 800e6c4:	d103      	bne.n	800e6ce <slave_response+0x9e>
    {
        slave_handle_write_multi_holding_regs(slave);
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f7ff ff32 	bl	800e530 <slave_handle_write_multi_holding_regs>
 800e6cc:	e032      	b.n	800e734 <slave_response+0x104>
    }
    else
    {
        slave->tx_len = 0;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
        slave->tx_buf[slave->tx_len++] = slave->slave_id;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e6dc:	1c5a      	adds	r2, r3, #1
 800e6de:	b291      	uxth	r1, r2
 800e6e0:	687a      	ldr	r2, [r7, #4]
 800e6e2:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e6e6:	4619      	mov	r1, r3
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	791a      	ldrb	r2, [r3, #4]
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	440b      	add	r3, r1
 800e6f0:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x80 + slave->rx_buf[1];
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	7b5a      	ldrb	r2, [r3, #13]
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e6fe:	1c59      	adds	r1, r3, #1
 800e700:	b288      	uxth	r0, r1
 800e702:	6879      	ldr	r1, [r7, #4]
 800e704:	f8a1 040e 	strh.w	r0, [r1, #1038]	; 0x40e
 800e708:	4619      	mov	r1, r3
 800e70a:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 800e70e:	b2da      	uxtb	r2, r3
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	440b      	add	r3, r1
 800e714:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
        slave->tx_buf[slave->tx_len++] = 0x01;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e71e:	1c5a      	adds	r2, r3, #1
 800e720:	b291      	uxth	r1, r2
 800e722:	687a      	ldr	r2, [r7, #4]
 800e724:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e728:	461a      	mov	r2, r3
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	4413      	add	r3, r2
 800e72e:	2201      	movs	r2, #1
 800e730:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    }
    slave->buff_len = slave->tx_len;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	f8b3 240e 	ldrh.w	r2, [r3, #1038]	; 0x40e
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	811a      	strh	r2, [r3, #8]
    slave_crc16(slave, slave->tx_buf);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	f203 230e 	addw	r3, r3, #526	; 0x20e
 800e744:	4619      	mov	r1, r3
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	f7ff f9ec 	bl	800db24 <slave_crc16>
    slave->tx_buf[slave->tx_len++] = slave->crc_hi;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e752:	1c5a      	adds	r2, r3, #1
 800e754:	b291      	uxth	r1, r2
 800e756:	687a      	ldr	r2, [r7, #4]
 800e758:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e75c:	4619      	mov	r1, r3
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	799a      	ldrb	r2, [r3, #6]
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	440b      	add	r3, r1
 800e766:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave->tx_buf[slave->tx_len++] = slave->crc_lo;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e770:	1c5a      	adds	r2, r3, #1
 800e772:	b291      	uxth	r1, r2
 800e774:	687a      	ldr	r2, [r7, #4]
 800e776:	f8a2 140e 	strh.w	r1, [r2, #1038]	; 0x40e
 800e77a:	4619      	mov	r1, r3
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	79da      	ldrb	r2, [r3, #7]
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	440b      	add	r3, r1
 800e784:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
    slave_set_tx_rx(slave, tx);
 800e788:	2101      	movs	r1, #1
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	f000 f8ac 	bl	800e8e8 <slave_set_tx_rx>
    HAL_UART_Transmit_DMA(slave->uart_port->uart, slave->tx_buf, slave->tx_len);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	6818      	ldr	r0, [r3, #0]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	f203 210e 	addw	r1, r3, #526	; 0x20e
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	f8b3 340e 	ldrh.w	r3, [r3, #1038]	; 0x40e
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	f7f9 ffe2 	bl	800876c <HAL_UART_Transmit_DMA>
 800e7a8:	e000      	b.n	800e7ac <slave_response+0x17c>
        return;
 800e7aa:	bf00      	nop
}
 800e7ac:	3708      	adds	r7, #8
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bd80      	pop	{r7, pc}

0800e7b2 <ostimer_callback>:

static void ostimer_callback(void *args)
{
 800e7b2:	b580      	push	{r7, lr}
 800e7b4:	b084      	sub	sp, #16
 800e7b6:	af00      	add	r7, sp, #0
 800e7b8:	6078      	str	r0, [r7, #4]
    modbus_slave *slave = args;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	60fb      	str	r3, [r7, #12]
    if (slave->rx_len == (MB_SLAVE_BUFFER_LENGTH - slave->uart_port->uart->hdmarx->Instance->NDTR))
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 800e7c4:	461a      	mov	r2, r3
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	685b      	ldr	r3, [r3, #4]
 800e7d2:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e7d6:	429a      	cmp	r2, r3
 800e7d8:	d109      	bne.n	800e7ee <ostimer_callback+0x3c>
    {
        slave->idle_timer_flag = 1;
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	2201      	movs	r2, #1
 800e7de:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(slave->idle_sem);
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f7fb fbfd 	bl	8009fe8 <osSemaphoreRelease>
    }
}
 800e7ee:	bf00      	nop
 800e7f0:	3710      	adds	r7, #16
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
	...

0800e7f8 <slave_init>:

void slave_init(modbus_slave *slave, modbus_port *port, uint16_t slave_id, modbus_regs *regs_ptr)
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b084      	sub	sp, #16
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	60f8      	str	r0, [r7, #12]
 800e800:	60b9      	str	r1, [r7, #8]
 800e802:	603b      	str	r3, [r7, #0]
 800e804:	4613      	mov	r3, r2
 800e806:	80fb      	strh	r3, [r7, #6]
    slave->idle_sem = osSemaphoreNew(1, 0, NULL);
 800e808:	2200      	movs	r2, #0
 800e80a:	2100      	movs	r1, #0
 800e80c:	2001      	movs	r0, #1
 800e80e:	f7fb fb0f 	bl	8009e30 <osSemaphoreNew>
 800e812:	4602      	mov	r2, r0
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
    slave->idle_timer = osTimerNew(ostimer_callback, osTimerOnce, (void *)slave, NULL);
 800e81a:	2300      	movs	r3, #0
 800e81c:	68fa      	ldr	r2, [r7, #12]
 800e81e:	2100      	movs	r1, #0
 800e820:	4810      	ldr	r0, [pc, #64]	; (800e864 <slave_init+0x6c>)
 800e822:	f7fb fa5b 	bl	8009cdc <osTimerNew>
 800e826:	4602      	mov	r2, r0
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
    slave->uart_port = port;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	68ba      	ldr	r2, [r7, #8]
 800e832:	601a      	str	r2, [r3, #0]
    slave->slave_id = slave_id;
 800e834:	88fb      	ldrh	r3, [r7, #6]
 800e836:	b2da      	uxtb	r2, r3
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	711a      	strb	r2, [r3, #4]
    slave->regs = regs_ptr;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	683a      	ldr	r2, [r7, #0]
 800e840:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
    __HAL_UART_ENABLE_IT(slave->uart_port->uart, UART_IT_IDLE);
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	68da      	ldr	r2, [r3, #12]
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f042 0210 	orr.w	r2, r2, #16
 800e85a:	60da      	str	r2, [r3, #12]
}
 800e85c:	bf00      	nop
 800e85e:	3710      	adds	r7, #16
 800e860:	46bd      	mov	sp, r7
 800e862:	bd80      	pop	{r7, pc}
 800e864:	0800e7b3 	.word	0x0800e7b3

0800e868 <slave_uart_idle>:

void slave_uart_idle(modbus_slave *slave)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b084      	sub	sp, #16
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	6078      	str	r0, [r7, #4]
    if (((READ_REG(slave->uart_port->uart->Instance->SR) & USART_SR_IDLE) != RESET) && ((READ_REG(slave->uart_port->uart->Instance->CR1) & USART_CR1_IDLEIE) != RESET))
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	f003 0310 	and.w	r3, r3, #16
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d02e      	beq.n	800e8e0 <slave_uart_idle+0x78>
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	68db      	ldr	r3, [r3, #12]
 800e88c:	f003 0310 	and.w	r3, r3, #16
 800e890:	2b00      	cmp	r3, #0
 800e892:	d025      	beq.n	800e8e0 <slave_uart_idle+0x78>
    {
        __HAL_UART_CLEAR_IDLEFLAG(slave->uart_port->uart);
 800e894:	2300      	movs	r3, #0
 800e896:	60fb      	str	r3, [r7, #12]
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	60fb      	str	r3, [r7, #12]
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	685b      	ldr	r3, [r3, #4]
 800e8ae:	60fb      	str	r3, [r7, #12]
 800e8b0:	68fb      	ldr	r3, [r7, #12]
        slave->rx_len = MB_SLAVE_BUFFER_LENGTH - slave->uart_port->uart->hdmarx->Instance->NDTR;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	685b      	ldr	r3, [r3, #4]
 800e8be:	b29b      	uxth	r3, r3
 800e8c0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e8c4:	b29a      	uxth	r2, r3
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
        slave->idle_timer_flag = 0;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        osSemaphoreRelease(slave->idle_sem);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800e8da:	4618      	mov	r0, r3
 800e8dc:	f7fb fb84 	bl	8009fe8 <osSemaphoreRelease>
    }
}
 800e8e0:	bf00      	nop
 800e8e2:	3710      	adds	r7, #16
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}

0800e8e8 <slave_set_tx_rx>:

void slave_set_tx_rx(modbus_slave *slave, uart_tx_rx_enum dir)
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b082      	sub	sp, #8
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
 800e8f0:	460b      	mov	r3, r1
 800e8f2:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(slave->uart_port->gpio_port, slave->uart_port->gpio_pin, (dir == tx) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	6858      	ldr	r0, [r3, #4]
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	8919      	ldrh	r1, [r3, #8]
 800e900:	78fb      	ldrb	r3, [r7, #3]
 800e902:	2b01      	cmp	r3, #1
 800e904:	bf0c      	ite	eq
 800e906:	2301      	moveq	r3, #1
 800e908:	2300      	movne	r3, #0
 800e90a:	b2db      	uxtb	r3, r3
 800e90c:	461a      	mov	r2, r3
 800e90e:	f7f6 fdbb 	bl	8005488 <HAL_GPIO_WritePin>
}
 800e912:	bf00      	nop
 800e914:	3708      	adds	r7, #8
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}

0800e91a <slave_wait_request>:

void slave_wait_request(modbus_slave *slave)
{
 800e91a:	b580      	push	{r7, lr}
 800e91c:	b082      	sub	sp, #8
 800e91e:	af00      	add	r7, sp, #0
 800e920:	6078      	str	r0, [r7, #4]
    while (osSemaphoreAcquire(slave->idle_sem, osWaitForever) == osOK)
 800e922:	e024      	b.n	800e96e <slave_wait_request+0x54>
    {
        if (slave->idle_timer_flag == 0)
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d107      	bne.n	800e93e <slave_wait_request+0x24>
        {
            osTimerStart(slave->idle_timer, 2);
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800e934:	2102      	movs	r1, #2
 800e936:	4618      	mov	r0, r3
 800e938:	f7fb fa4c 	bl	8009dd4 <osTimerStart>
 800e93c:	e017      	b.n	800e96e <slave_wait_request+0x54>
        }
        else if (slave->idle_timer_flag == 1)
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800e944:	2b01      	cmp	r3, #1
 800e946:	d112      	bne.n	800e96e <slave_wait_request+0x54>
        {
            HAL_UART_DMAStop(slave->uart_port->uart);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	4618      	mov	r0, r3
 800e950:	f7f9 ffba 	bl	80088c8 <HAL_UART_DMAStop>
            slave_response(slave);
 800e954:	6878      	ldr	r0, [r7, #4]
 800e956:	f7ff fe6b 	bl	800e630 <slave_response>
            HAL_UART_Receive_DMA(slave->uart_port->uart, slave->rx_buf, MB_SLAVE_BUFFER_LENGTH);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	6818      	ldr	r0, [r3, #0]
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	330c      	adds	r3, #12
 800e964:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e968:	4619      	mov	r1, r3
 800e96a:	f7f9 ff7d 	bl	8008868 <HAL_UART_Receive_DMA>
    while (osSemaphoreAcquire(slave->idle_sem, osWaitForever) == osOK)
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800e974:	f04f 31ff 	mov.w	r1, #4294967295
 800e978:	4618      	mov	r0, r3
 800e97a:	f7fb fae3 	bl	8009f44 <osSemaphoreAcquire>
 800e97e:	4603      	mov	r3, r0
 800e980:	2b00      	cmp	r3, #0
 800e982:	d0cf      	beq.n	800e924 <slave_wait_request+0xa>
        }
    }
}
 800e984:	bf00      	nop
 800e986:	bf00      	nop
 800e988:	3708      	adds	r7, #8
 800e98a:	46bd      	mov	sp, r7
 800e98c:	bd80      	pop	{r7, pc}
	...

0800e990 <__errno>:
 800e990:	4b01      	ldr	r3, [pc, #4]	; (800e998 <__errno+0x8>)
 800e992:	6818      	ldr	r0, [r3, #0]
 800e994:	4770      	bx	lr
 800e996:	bf00      	nop
 800e998:	20000114 	.word	0x20000114

0800e99c <__libc_init_array>:
 800e99c:	b570      	push	{r4, r5, r6, lr}
 800e99e:	4d0d      	ldr	r5, [pc, #52]	; (800e9d4 <__libc_init_array+0x38>)
 800e9a0:	4c0d      	ldr	r4, [pc, #52]	; (800e9d8 <__libc_init_array+0x3c>)
 800e9a2:	1b64      	subs	r4, r4, r5
 800e9a4:	10a4      	asrs	r4, r4, #2
 800e9a6:	2600      	movs	r6, #0
 800e9a8:	42a6      	cmp	r6, r4
 800e9aa:	d109      	bne.n	800e9c0 <__libc_init_array+0x24>
 800e9ac:	4d0b      	ldr	r5, [pc, #44]	; (800e9dc <__libc_init_array+0x40>)
 800e9ae:	4c0c      	ldr	r4, [pc, #48]	; (800e9e0 <__libc_init_array+0x44>)
 800e9b0:	f000 fb02 	bl	800efb8 <_init>
 800e9b4:	1b64      	subs	r4, r4, r5
 800e9b6:	10a4      	asrs	r4, r4, #2
 800e9b8:	2600      	movs	r6, #0
 800e9ba:	42a6      	cmp	r6, r4
 800e9bc:	d105      	bne.n	800e9ca <__libc_init_array+0x2e>
 800e9be:	bd70      	pop	{r4, r5, r6, pc}
 800e9c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9c4:	4798      	blx	r3
 800e9c6:	3601      	adds	r6, #1
 800e9c8:	e7ee      	b.n	800e9a8 <__libc_init_array+0xc>
 800e9ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9ce:	4798      	blx	r3
 800e9d0:	3601      	adds	r6, #1
 800e9d2:	e7f2      	b.n	800e9ba <__libc_init_array+0x1e>
 800e9d4:	0800f614 	.word	0x0800f614
 800e9d8:	0800f614 	.word	0x0800f614
 800e9dc:	0800f614 	.word	0x0800f614
 800e9e0:	0800f618 	.word	0x0800f618

0800e9e4 <__retarget_lock_acquire_recursive>:
 800e9e4:	4770      	bx	lr

0800e9e6 <__retarget_lock_release_recursive>:
 800e9e6:	4770      	bx	lr

0800e9e8 <memcpy>:
 800e9e8:	440a      	add	r2, r1
 800e9ea:	4291      	cmp	r1, r2
 800e9ec:	f100 33ff 	add.w	r3, r0, #4294967295
 800e9f0:	d100      	bne.n	800e9f4 <memcpy+0xc>
 800e9f2:	4770      	bx	lr
 800e9f4:	b510      	push	{r4, lr}
 800e9f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e9fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e9fe:	4291      	cmp	r1, r2
 800ea00:	d1f9      	bne.n	800e9f6 <memcpy+0xe>
 800ea02:	bd10      	pop	{r4, pc}

0800ea04 <memset>:
 800ea04:	4402      	add	r2, r0
 800ea06:	4603      	mov	r3, r0
 800ea08:	4293      	cmp	r3, r2
 800ea0a:	d100      	bne.n	800ea0e <memset+0xa>
 800ea0c:	4770      	bx	lr
 800ea0e:	f803 1b01 	strb.w	r1, [r3], #1
 800ea12:	e7f9      	b.n	800ea08 <memset+0x4>

0800ea14 <cleanup_glue>:
 800ea14:	b538      	push	{r3, r4, r5, lr}
 800ea16:	460c      	mov	r4, r1
 800ea18:	6809      	ldr	r1, [r1, #0]
 800ea1a:	4605      	mov	r5, r0
 800ea1c:	b109      	cbz	r1, 800ea22 <cleanup_glue+0xe>
 800ea1e:	f7ff fff9 	bl	800ea14 <cleanup_glue>
 800ea22:	4621      	mov	r1, r4
 800ea24:	4628      	mov	r0, r5
 800ea26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea2a:	f000 b869 	b.w	800eb00 <_free_r>
	...

0800ea30 <_reclaim_reent>:
 800ea30:	4b2c      	ldr	r3, [pc, #176]	; (800eae4 <_reclaim_reent+0xb4>)
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	4283      	cmp	r3, r0
 800ea36:	b570      	push	{r4, r5, r6, lr}
 800ea38:	4604      	mov	r4, r0
 800ea3a:	d051      	beq.n	800eae0 <_reclaim_reent+0xb0>
 800ea3c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ea3e:	b143      	cbz	r3, 800ea52 <_reclaim_reent+0x22>
 800ea40:	68db      	ldr	r3, [r3, #12]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d14a      	bne.n	800eadc <_reclaim_reent+0xac>
 800ea46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea48:	6819      	ldr	r1, [r3, #0]
 800ea4a:	b111      	cbz	r1, 800ea52 <_reclaim_reent+0x22>
 800ea4c:	4620      	mov	r0, r4
 800ea4e:	f000 f857 	bl	800eb00 <_free_r>
 800ea52:	6961      	ldr	r1, [r4, #20]
 800ea54:	b111      	cbz	r1, 800ea5c <_reclaim_reent+0x2c>
 800ea56:	4620      	mov	r0, r4
 800ea58:	f000 f852 	bl	800eb00 <_free_r>
 800ea5c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ea5e:	b111      	cbz	r1, 800ea66 <_reclaim_reent+0x36>
 800ea60:	4620      	mov	r0, r4
 800ea62:	f000 f84d 	bl	800eb00 <_free_r>
 800ea66:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ea68:	b111      	cbz	r1, 800ea70 <_reclaim_reent+0x40>
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	f000 f848 	bl	800eb00 <_free_r>
 800ea70:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ea72:	b111      	cbz	r1, 800ea7a <_reclaim_reent+0x4a>
 800ea74:	4620      	mov	r0, r4
 800ea76:	f000 f843 	bl	800eb00 <_free_r>
 800ea7a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ea7c:	b111      	cbz	r1, 800ea84 <_reclaim_reent+0x54>
 800ea7e:	4620      	mov	r0, r4
 800ea80:	f000 f83e 	bl	800eb00 <_free_r>
 800ea84:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ea86:	b111      	cbz	r1, 800ea8e <_reclaim_reent+0x5e>
 800ea88:	4620      	mov	r0, r4
 800ea8a:	f000 f839 	bl	800eb00 <_free_r>
 800ea8e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ea90:	b111      	cbz	r1, 800ea98 <_reclaim_reent+0x68>
 800ea92:	4620      	mov	r0, r4
 800ea94:	f000 f834 	bl	800eb00 <_free_r>
 800ea98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea9a:	b111      	cbz	r1, 800eaa2 <_reclaim_reent+0x72>
 800ea9c:	4620      	mov	r0, r4
 800ea9e:	f000 f82f 	bl	800eb00 <_free_r>
 800eaa2:	69a3      	ldr	r3, [r4, #24]
 800eaa4:	b1e3      	cbz	r3, 800eae0 <_reclaim_reent+0xb0>
 800eaa6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800eaa8:	4620      	mov	r0, r4
 800eaaa:	4798      	blx	r3
 800eaac:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800eaae:	b1b9      	cbz	r1, 800eae0 <_reclaim_reent+0xb0>
 800eab0:	4620      	mov	r0, r4
 800eab2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eab6:	f7ff bfad 	b.w	800ea14 <cleanup_glue>
 800eaba:	5949      	ldr	r1, [r1, r5]
 800eabc:	b941      	cbnz	r1, 800ead0 <_reclaim_reent+0xa0>
 800eabe:	3504      	adds	r5, #4
 800eac0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eac2:	2d80      	cmp	r5, #128	; 0x80
 800eac4:	68d9      	ldr	r1, [r3, #12]
 800eac6:	d1f8      	bne.n	800eaba <_reclaim_reent+0x8a>
 800eac8:	4620      	mov	r0, r4
 800eaca:	f000 f819 	bl	800eb00 <_free_r>
 800eace:	e7ba      	b.n	800ea46 <_reclaim_reent+0x16>
 800ead0:	680e      	ldr	r6, [r1, #0]
 800ead2:	4620      	mov	r0, r4
 800ead4:	f000 f814 	bl	800eb00 <_free_r>
 800ead8:	4631      	mov	r1, r6
 800eada:	e7ef      	b.n	800eabc <_reclaim_reent+0x8c>
 800eadc:	2500      	movs	r5, #0
 800eade:	e7ef      	b.n	800eac0 <_reclaim_reent+0x90>
 800eae0:	bd70      	pop	{r4, r5, r6, pc}
 800eae2:	bf00      	nop
 800eae4:	20000114 	.word	0x20000114

0800eae8 <__malloc_lock>:
 800eae8:	4801      	ldr	r0, [pc, #4]	; (800eaf0 <__malloc_lock+0x8>)
 800eaea:	f7ff bf7b 	b.w	800e9e4 <__retarget_lock_acquire_recursive>
 800eaee:	bf00      	nop
 800eaf0:	20006b88 	.word	0x20006b88

0800eaf4 <__malloc_unlock>:
 800eaf4:	4801      	ldr	r0, [pc, #4]	; (800eafc <__malloc_unlock+0x8>)
 800eaf6:	f7ff bf76 	b.w	800e9e6 <__retarget_lock_release_recursive>
 800eafa:	bf00      	nop
 800eafc:	20006b88 	.word	0x20006b88

0800eb00 <_free_r>:
 800eb00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eb02:	2900      	cmp	r1, #0
 800eb04:	d048      	beq.n	800eb98 <_free_r+0x98>
 800eb06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb0a:	9001      	str	r0, [sp, #4]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	f1a1 0404 	sub.w	r4, r1, #4
 800eb12:	bfb8      	it	lt
 800eb14:	18e4      	addlt	r4, r4, r3
 800eb16:	f7ff ffe7 	bl	800eae8 <__malloc_lock>
 800eb1a:	4a20      	ldr	r2, [pc, #128]	; (800eb9c <_free_r+0x9c>)
 800eb1c:	9801      	ldr	r0, [sp, #4]
 800eb1e:	6813      	ldr	r3, [r2, #0]
 800eb20:	4615      	mov	r5, r2
 800eb22:	b933      	cbnz	r3, 800eb32 <_free_r+0x32>
 800eb24:	6063      	str	r3, [r4, #4]
 800eb26:	6014      	str	r4, [r2, #0]
 800eb28:	b003      	add	sp, #12
 800eb2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb2e:	f7ff bfe1 	b.w	800eaf4 <__malloc_unlock>
 800eb32:	42a3      	cmp	r3, r4
 800eb34:	d90b      	bls.n	800eb4e <_free_r+0x4e>
 800eb36:	6821      	ldr	r1, [r4, #0]
 800eb38:	1862      	adds	r2, r4, r1
 800eb3a:	4293      	cmp	r3, r2
 800eb3c:	bf04      	itt	eq
 800eb3e:	681a      	ldreq	r2, [r3, #0]
 800eb40:	685b      	ldreq	r3, [r3, #4]
 800eb42:	6063      	str	r3, [r4, #4]
 800eb44:	bf04      	itt	eq
 800eb46:	1852      	addeq	r2, r2, r1
 800eb48:	6022      	streq	r2, [r4, #0]
 800eb4a:	602c      	str	r4, [r5, #0]
 800eb4c:	e7ec      	b.n	800eb28 <_free_r+0x28>
 800eb4e:	461a      	mov	r2, r3
 800eb50:	685b      	ldr	r3, [r3, #4]
 800eb52:	b10b      	cbz	r3, 800eb58 <_free_r+0x58>
 800eb54:	42a3      	cmp	r3, r4
 800eb56:	d9fa      	bls.n	800eb4e <_free_r+0x4e>
 800eb58:	6811      	ldr	r1, [r2, #0]
 800eb5a:	1855      	adds	r5, r2, r1
 800eb5c:	42a5      	cmp	r5, r4
 800eb5e:	d10b      	bne.n	800eb78 <_free_r+0x78>
 800eb60:	6824      	ldr	r4, [r4, #0]
 800eb62:	4421      	add	r1, r4
 800eb64:	1854      	adds	r4, r2, r1
 800eb66:	42a3      	cmp	r3, r4
 800eb68:	6011      	str	r1, [r2, #0]
 800eb6a:	d1dd      	bne.n	800eb28 <_free_r+0x28>
 800eb6c:	681c      	ldr	r4, [r3, #0]
 800eb6e:	685b      	ldr	r3, [r3, #4]
 800eb70:	6053      	str	r3, [r2, #4]
 800eb72:	4421      	add	r1, r4
 800eb74:	6011      	str	r1, [r2, #0]
 800eb76:	e7d7      	b.n	800eb28 <_free_r+0x28>
 800eb78:	d902      	bls.n	800eb80 <_free_r+0x80>
 800eb7a:	230c      	movs	r3, #12
 800eb7c:	6003      	str	r3, [r0, #0]
 800eb7e:	e7d3      	b.n	800eb28 <_free_r+0x28>
 800eb80:	6825      	ldr	r5, [r4, #0]
 800eb82:	1961      	adds	r1, r4, r5
 800eb84:	428b      	cmp	r3, r1
 800eb86:	bf04      	itt	eq
 800eb88:	6819      	ldreq	r1, [r3, #0]
 800eb8a:	685b      	ldreq	r3, [r3, #4]
 800eb8c:	6063      	str	r3, [r4, #4]
 800eb8e:	bf04      	itt	eq
 800eb90:	1949      	addeq	r1, r1, r5
 800eb92:	6021      	streq	r1, [r4, #0]
 800eb94:	6054      	str	r4, [r2, #4]
 800eb96:	e7c7      	b.n	800eb28 <_free_r+0x28>
 800eb98:	b003      	add	sp, #12
 800eb9a:	bd30      	pop	{r4, r5, pc}
 800eb9c:	20004b6c 	.word	0x20004b6c

0800eba0 <log>:
 800eba0:	b538      	push	{r3, r4, r5, lr}
 800eba2:	ed2d 8b02 	vpush	{d8}
 800eba6:	ec55 4b10 	vmov	r4, r5, d0
 800ebaa:	f000 f841 	bl	800ec30 <__ieee754_log>
 800ebae:	4b1e      	ldr	r3, [pc, #120]	; (800ec28 <log+0x88>)
 800ebb0:	eeb0 8a40 	vmov.f32	s16, s0
 800ebb4:	eef0 8a60 	vmov.f32	s17, s1
 800ebb8:	f993 3000 	ldrsb.w	r3, [r3]
 800ebbc:	3301      	adds	r3, #1
 800ebbe:	d01a      	beq.n	800ebf6 <log+0x56>
 800ebc0:	4622      	mov	r2, r4
 800ebc2:	462b      	mov	r3, r5
 800ebc4:	4620      	mov	r0, r4
 800ebc6:	4629      	mov	r1, r5
 800ebc8:	f7f1 ff58 	bl	8000a7c <__aeabi_dcmpun>
 800ebcc:	b998      	cbnz	r0, 800ebf6 <log+0x56>
 800ebce:	2200      	movs	r2, #0
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	4620      	mov	r0, r4
 800ebd4:	4629      	mov	r1, r5
 800ebd6:	f7f1 ff47 	bl	8000a68 <__aeabi_dcmpgt>
 800ebda:	b960      	cbnz	r0, 800ebf6 <log+0x56>
 800ebdc:	2200      	movs	r2, #0
 800ebde:	2300      	movs	r3, #0
 800ebe0:	4620      	mov	r0, r4
 800ebe2:	4629      	mov	r1, r5
 800ebe4:	f7f1 ff18 	bl	8000a18 <__aeabi_dcmpeq>
 800ebe8:	b160      	cbz	r0, 800ec04 <log+0x64>
 800ebea:	f7ff fed1 	bl	800e990 <__errno>
 800ebee:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 800ec20 <log+0x80>
 800ebf2:	2322      	movs	r3, #34	; 0x22
 800ebf4:	6003      	str	r3, [r0, #0]
 800ebf6:	eeb0 0a48 	vmov.f32	s0, s16
 800ebfa:	eef0 0a68 	vmov.f32	s1, s17
 800ebfe:	ecbd 8b02 	vpop	{d8}
 800ec02:	bd38      	pop	{r3, r4, r5, pc}
 800ec04:	f7ff fec4 	bl	800e990 <__errno>
 800ec08:	ecbd 8b02 	vpop	{d8}
 800ec0c:	2321      	movs	r3, #33	; 0x21
 800ec0e:	6003      	str	r3, [r0, #0]
 800ec10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec14:	4805      	ldr	r0, [pc, #20]	; (800ec2c <log+0x8c>)
 800ec16:	f000 b9c7 	b.w	800efa8 <nan>
 800ec1a:	bf00      	nop
 800ec1c:	f3af 8000 	nop.w
 800ec20:	00000000 	.word	0x00000000
 800ec24:	fff00000 	.word	0xfff00000
 800ec28:	20000178 	.word	0x20000178
 800ec2c:	0800f608 	.word	0x0800f608

0800ec30 <__ieee754_log>:
 800ec30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec34:	ec51 0b10 	vmov	r0, r1, d0
 800ec38:	ed2d 8b04 	vpush	{d8-d9}
 800ec3c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ec40:	b083      	sub	sp, #12
 800ec42:	460d      	mov	r5, r1
 800ec44:	da29      	bge.n	800ec9a <__ieee754_log+0x6a>
 800ec46:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ec4a:	4303      	orrs	r3, r0
 800ec4c:	ee10 2a10 	vmov	r2, s0
 800ec50:	d10c      	bne.n	800ec6c <__ieee754_log+0x3c>
 800ec52:	49cf      	ldr	r1, [pc, #828]	; (800ef90 <__ieee754_log+0x360>)
 800ec54:	2200      	movs	r2, #0
 800ec56:	2300      	movs	r3, #0
 800ec58:	2000      	movs	r0, #0
 800ec5a:	f7f1 fd9f 	bl	800079c <__aeabi_ddiv>
 800ec5e:	ec41 0b10 	vmov	d0, r0, r1
 800ec62:	b003      	add	sp, #12
 800ec64:	ecbd 8b04 	vpop	{d8-d9}
 800ec68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec6c:	2900      	cmp	r1, #0
 800ec6e:	da05      	bge.n	800ec7c <__ieee754_log+0x4c>
 800ec70:	460b      	mov	r3, r1
 800ec72:	f7f1 fab1 	bl	80001d8 <__aeabi_dsub>
 800ec76:	2200      	movs	r2, #0
 800ec78:	2300      	movs	r3, #0
 800ec7a:	e7ee      	b.n	800ec5a <__ieee754_log+0x2a>
 800ec7c:	4bc5      	ldr	r3, [pc, #788]	; (800ef94 <__ieee754_log+0x364>)
 800ec7e:	2200      	movs	r2, #0
 800ec80:	f7f1 fc62 	bl	8000548 <__aeabi_dmul>
 800ec84:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800ec88:	460d      	mov	r5, r1
 800ec8a:	4ac3      	ldr	r2, [pc, #780]	; (800ef98 <__ieee754_log+0x368>)
 800ec8c:	4295      	cmp	r5, r2
 800ec8e:	dd06      	ble.n	800ec9e <__ieee754_log+0x6e>
 800ec90:	4602      	mov	r2, r0
 800ec92:	460b      	mov	r3, r1
 800ec94:	f7f1 faa2 	bl	80001dc <__adddf3>
 800ec98:	e7e1      	b.n	800ec5e <__ieee754_log+0x2e>
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	e7f5      	b.n	800ec8a <__ieee754_log+0x5a>
 800ec9e:	152c      	asrs	r4, r5, #20
 800eca0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800eca4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800eca8:	441c      	add	r4, r3
 800ecaa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800ecae:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800ecb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ecb6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800ecba:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800ecbe:	ea42 0105 	orr.w	r1, r2, r5
 800ecc2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	4bb4      	ldr	r3, [pc, #720]	; (800ef9c <__ieee754_log+0x36c>)
 800ecca:	f7f1 fa85 	bl	80001d8 <__aeabi_dsub>
 800ecce:	1cab      	adds	r3, r5, #2
 800ecd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ecd4:	2b02      	cmp	r3, #2
 800ecd6:	4682      	mov	sl, r0
 800ecd8:	468b      	mov	fp, r1
 800ecda:	f04f 0200 	mov.w	r2, #0
 800ecde:	dc53      	bgt.n	800ed88 <__ieee754_log+0x158>
 800ece0:	2300      	movs	r3, #0
 800ece2:	f7f1 fe99 	bl	8000a18 <__aeabi_dcmpeq>
 800ece6:	b1d0      	cbz	r0, 800ed1e <__ieee754_log+0xee>
 800ece8:	2c00      	cmp	r4, #0
 800ecea:	f000 8122 	beq.w	800ef32 <__ieee754_log+0x302>
 800ecee:	4620      	mov	r0, r4
 800ecf0:	f7f1 fbc0 	bl	8000474 <__aeabi_i2d>
 800ecf4:	a390      	add	r3, pc, #576	; (adr r3, 800ef38 <__ieee754_log+0x308>)
 800ecf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecfa:	4606      	mov	r6, r0
 800ecfc:	460f      	mov	r7, r1
 800ecfe:	f7f1 fc23 	bl	8000548 <__aeabi_dmul>
 800ed02:	a38f      	add	r3, pc, #572	; (adr r3, 800ef40 <__ieee754_log+0x310>)
 800ed04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed08:	4604      	mov	r4, r0
 800ed0a:	460d      	mov	r5, r1
 800ed0c:	4630      	mov	r0, r6
 800ed0e:	4639      	mov	r1, r7
 800ed10:	f7f1 fc1a 	bl	8000548 <__aeabi_dmul>
 800ed14:	4602      	mov	r2, r0
 800ed16:	460b      	mov	r3, r1
 800ed18:	4620      	mov	r0, r4
 800ed1a:	4629      	mov	r1, r5
 800ed1c:	e7ba      	b.n	800ec94 <__ieee754_log+0x64>
 800ed1e:	a38a      	add	r3, pc, #552	; (adr r3, 800ef48 <__ieee754_log+0x318>)
 800ed20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed24:	4650      	mov	r0, sl
 800ed26:	4659      	mov	r1, fp
 800ed28:	f7f1 fc0e 	bl	8000548 <__aeabi_dmul>
 800ed2c:	4602      	mov	r2, r0
 800ed2e:	460b      	mov	r3, r1
 800ed30:	2000      	movs	r0, #0
 800ed32:	499b      	ldr	r1, [pc, #620]	; (800efa0 <__ieee754_log+0x370>)
 800ed34:	f7f1 fa50 	bl	80001d8 <__aeabi_dsub>
 800ed38:	4652      	mov	r2, sl
 800ed3a:	4606      	mov	r6, r0
 800ed3c:	460f      	mov	r7, r1
 800ed3e:	465b      	mov	r3, fp
 800ed40:	4650      	mov	r0, sl
 800ed42:	4659      	mov	r1, fp
 800ed44:	f7f1 fc00 	bl	8000548 <__aeabi_dmul>
 800ed48:	4602      	mov	r2, r0
 800ed4a:	460b      	mov	r3, r1
 800ed4c:	4630      	mov	r0, r6
 800ed4e:	4639      	mov	r1, r7
 800ed50:	f7f1 fbfa 	bl	8000548 <__aeabi_dmul>
 800ed54:	4606      	mov	r6, r0
 800ed56:	460f      	mov	r7, r1
 800ed58:	b914      	cbnz	r4, 800ed60 <__ieee754_log+0x130>
 800ed5a:	4632      	mov	r2, r6
 800ed5c:	463b      	mov	r3, r7
 800ed5e:	e0a2      	b.n	800eea6 <__ieee754_log+0x276>
 800ed60:	4620      	mov	r0, r4
 800ed62:	f7f1 fb87 	bl	8000474 <__aeabi_i2d>
 800ed66:	a374      	add	r3, pc, #464	; (adr r3, 800ef38 <__ieee754_log+0x308>)
 800ed68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed6c:	4680      	mov	r8, r0
 800ed6e:	4689      	mov	r9, r1
 800ed70:	f7f1 fbea 	bl	8000548 <__aeabi_dmul>
 800ed74:	a372      	add	r3, pc, #456	; (adr r3, 800ef40 <__ieee754_log+0x310>)
 800ed76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed7a:	4604      	mov	r4, r0
 800ed7c:	460d      	mov	r5, r1
 800ed7e:	4640      	mov	r0, r8
 800ed80:	4649      	mov	r1, r9
 800ed82:	f7f1 fbe1 	bl	8000548 <__aeabi_dmul>
 800ed86:	e0a7      	b.n	800eed8 <__ieee754_log+0x2a8>
 800ed88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ed8c:	f7f1 fa26 	bl	80001dc <__adddf3>
 800ed90:	4602      	mov	r2, r0
 800ed92:	460b      	mov	r3, r1
 800ed94:	4650      	mov	r0, sl
 800ed96:	4659      	mov	r1, fp
 800ed98:	f7f1 fd00 	bl	800079c <__aeabi_ddiv>
 800ed9c:	ec41 0b18 	vmov	d8, r0, r1
 800eda0:	4620      	mov	r0, r4
 800eda2:	f7f1 fb67 	bl	8000474 <__aeabi_i2d>
 800eda6:	ec53 2b18 	vmov	r2, r3, d8
 800edaa:	ec41 0b19 	vmov	d9, r0, r1
 800edae:	ec51 0b18 	vmov	r0, r1, d8
 800edb2:	f7f1 fbc9 	bl	8000548 <__aeabi_dmul>
 800edb6:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800edba:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800edbe:	9301      	str	r3, [sp, #4]
 800edc0:	4602      	mov	r2, r0
 800edc2:	460b      	mov	r3, r1
 800edc4:	4680      	mov	r8, r0
 800edc6:	4689      	mov	r9, r1
 800edc8:	f7f1 fbbe 	bl	8000548 <__aeabi_dmul>
 800edcc:	a360      	add	r3, pc, #384	; (adr r3, 800ef50 <__ieee754_log+0x320>)
 800edce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edd2:	4606      	mov	r6, r0
 800edd4:	460f      	mov	r7, r1
 800edd6:	f7f1 fbb7 	bl	8000548 <__aeabi_dmul>
 800edda:	a35f      	add	r3, pc, #380	; (adr r3, 800ef58 <__ieee754_log+0x328>)
 800eddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ede0:	f7f1 f9fc 	bl	80001dc <__adddf3>
 800ede4:	4632      	mov	r2, r6
 800ede6:	463b      	mov	r3, r7
 800ede8:	f7f1 fbae 	bl	8000548 <__aeabi_dmul>
 800edec:	a35c      	add	r3, pc, #368	; (adr r3, 800ef60 <__ieee754_log+0x330>)
 800edee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf2:	f7f1 f9f3 	bl	80001dc <__adddf3>
 800edf6:	4632      	mov	r2, r6
 800edf8:	463b      	mov	r3, r7
 800edfa:	f7f1 fba5 	bl	8000548 <__aeabi_dmul>
 800edfe:	a35a      	add	r3, pc, #360	; (adr r3, 800ef68 <__ieee754_log+0x338>)
 800ee00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee04:	f7f1 f9ea 	bl	80001dc <__adddf3>
 800ee08:	4642      	mov	r2, r8
 800ee0a:	464b      	mov	r3, r9
 800ee0c:	f7f1 fb9c 	bl	8000548 <__aeabi_dmul>
 800ee10:	a357      	add	r3, pc, #348	; (adr r3, 800ef70 <__ieee754_log+0x340>)
 800ee12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee16:	4680      	mov	r8, r0
 800ee18:	4689      	mov	r9, r1
 800ee1a:	4630      	mov	r0, r6
 800ee1c:	4639      	mov	r1, r7
 800ee1e:	f7f1 fb93 	bl	8000548 <__aeabi_dmul>
 800ee22:	a355      	add	r3, pc, #340	; (adr r3, 800ef78 <__ieee754_log+0x348>)
 800ee24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee28:	f7f1 f9d8 	bl	80001dc <__adddf3>
 800ee2c:	4632      	mov	r2, r6
 800ee2e:	463b      	mov	r3, r7
 800ee30:	f7f1 fb8a 	bl	8000548 <__aeabi_dmul>
 800ee34:	a352      	add	r3, pc, #328	; (adr r3, 800ef80 <__ieee754_log+0x350>)
 800ee36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee3a:	f7f1 f9cf 	bl	80001dc <__adddf3>
 800ee3e:	4632      	mov	r2, r6
 800ee40:	463b      	mov	r3, r7
 800ee42:	f7f1 fb81 	bl	8000548 <__aeabi_dmul>
 800ee46:	460b      	mov	r3, r1
 800ee48:	4602      	mov	r2, r0
 800ee4a:	4649      	mov	r1, r9
 800ee4c:	4640      	mov	r0, r8
 800ee4e:	f7f1 f9c5 	bl	80001dc <__adddf3>
 800ee52:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800ee56:	9b01      	ldr	r3, [sp, #4]
 800ee58:	3551      	adds	r5, #81	; 0x51
 800ee5a:	431d      	orrs	r5, r3
 800ee5c:	2d00      	cmp	r5, #0
 800ee5e:	4680      	mov	r8, r0
 800ee60:	4689      	mov	r9, r1
 800ee62:	dd48      	ble.n	800eef6 <__ieee754_log+0x2c6>
 800ee64:	4b4e      	ldr	r3, [pc, #312]	; (800efa0 <__ieee754_log+0x370>)
 800ee66:	2200      	movs	r2, #0
 800ee68:	4650      	mov	r0, sl
 800ee6a:	4659      	mov	r1, fp
 800ee6c:	f7f1 fb6c 	bl	8000548 <__aeabi_dmul>
 800ee70:	4652      	mov	r2, sl
 800ee72:	465b      	mov	r3, fp
 800ee74:	f7f1 fb68 	bl	8000548 <__aeabi_dmul>
 800ee78:	4602      	mov	r2, r0
 800ee7a:	460b      	mov	r3, r1
 800ee7c:	4606      	mov	r6, r0
 800ee7e:	460f      	mov	r7, r1
 800ee80:	4640      	mov	r0, r8
 800ee82:	4649      	mov	r1, r9
 800ee84:	f7f1 f9aa 	bl	80001dc <__adddf3>
 800ee88:	ec53 2b18 	vmov	r2, r3, d8
 800ee8c:	f7f1 fb5c 	bl	8000548 <__aeabi_dmul>
 800ee90:	4680      	mov	r8, r0
 800ee92:	4689      	mov	r9, r1
 800ee94:	b964      	cbnz	r4, 800eeb0 <__ieee754_log+0x280>
 800ee96:	4602      	mov	r2, r0
 800ee98:	460b      	mov	r3, r1
 800ee9a:	4630      	mov	r0, r6
 800ee9c:	4639      	mov	r1, r7
 800ee9e:	f7f1 f99b 	bl	80001d8 <__aeabi_dsub>
 800eea2:	4602      	mov	r2, r0
 800eea4:	460b      	mov	r3, r1
 800eea6:	4650      	mov	r0, sl
 800eea8:	4659      	mov	r1, fp
 800eeaa:	f7f1 f995 	bl	80001d8 <__aeabi_dsub>
 800eeae:	e6d6      	b.n	800ec5e <__ieee754_log+0x2e>
 800eeb0:	a321      	add	r3, pc, #132	; (adr r3, 800ef38 <__ieee754_log+0x308>)
 800eeb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb6:	ec51 0b19 	vmov	r0, r1, d9
 800eeba:	f7f1 fb45 	bl	8000548 <__aeabi_dmul>
 800eebe:	a320      	add	r3, pc, #128	; (adr r3, 800ef40 <__ieee754_log+0x310>)
 800eec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eec4:	4604      	mov	r4, r0
 800eec6:	460d      	mov	r5, r1
 800eec8:	ec51 0b19 	vmov	r0, r1, d9
 800eecc:	f7f1 fb3c 	bl	8000548 <__aeabi_dmul>
 800eed0:	4642      	mov	r2, r8
 800eed2:	464b      	mov	r3, r9
 800eed4:	f7f1 f982 	bl	80001dc <__adddf3>
 800eed8:	4602      	mov	r2, r0
 800eeda:	460b      	mov	r3, r1
 800eedc:	4630      	mov	r0, r6
 800eede:	4639      	mov	r1, r7
 800eee0:	f7f1 f97a 	bl	80001d8 <__aeabi_dsub>
 800eee4:	4652      	mov	r2, sl
 800eee6:	465b      	mov	r3, fp
 800eee8:	f7f1 f976 	bl	80001d8 <__aeabi_dsub>
 800eeec:	4602      	mov	r2, r0
 800eeee:	460b      	mov	r3, r1
 800eef0:	4620      	mov	r0, r4
 800eef2:	4629      	mov	r1, r5
 800eef4:	e7d9      	b.n	800eeaa <__ieee754_log+0x27a>
 800eef6:	4602      	mov	r2, r0
 800eef8:	460b      	mov	r3, r1
 800eefa:	4650      	mov	r0, sl
 800eefc:	4659      	mov	r1, fp
 800eefe:	f7f1 f96b 	bl	80001d8 <__aeabi_dsub>
 800ef02:	ec53 2b18 	vmov	r2, r3, d8
 800ef06:	f7f1 fb1f 	bl	8000548 <__aeabi_dmul>
 800ef0a:	4606      	mov	r6, r0
 800ef0c:	460f      	mov	r7, r1
 800ef0e:	2c00      	cmp	r4, #0
 800ef10:	f43f af23 	beq.w	800ed5a <__ieee754_log+0x12a>
 800ef14:	a308      	add	r3, pc, #32	; (adr r3, 800ef38 <__ieee754_log+0x308>)
 800ef16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1a:	ec51 0b19 	vmov	r0, r1, d9
 800ef1e:	f7f1 fb13 	bl	8000548 <__aeabi_dmul>
 800ef22:	a307      	add	r3, pc, #28	; (adr r3, 800ef40 <__ieee754_log+0x310>)
 800ef24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef28:	4604      	mov	r4, r0
 800ef2a:	460d      	mov	r5, r1
 800ef2c:	ec51 0b19 	vmov	r0, r1, d9
 800ef30:	e727      	b.n	800ed82 <__ieee754_log+0x152>
 800ef32:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800ef88 <__ieee754_log+0x358>
 800ef36:	e694      	b.n	800ec62 <__ieee754_log+0x32>
 800ef38:	fee00000 	.word	0xfee00000
 800ef3c:	3fe62e42 	.word	0x3fe62e42
 800ef40:	35793c76 	.word	0x35793c76
 800ef44:	3dea39ef 	.word	0x3dea39ef
 800ef48:	55555555 	.word	0x55555555
 800ef4c:	3fd55555 	.word	0x3fd55555
 800ef50:	df3e5244 	.word	0xdf3e5244
 800ef54:	3fc2f112 	.word	0x3fc2f112
 800ef58:	96cb03de 	.word	0x96cb03de
 800ef5c:	3fc74664 	.word	0x3fc74664
 800ef60:	94229359 	.word	0x94229359
 800ef64:	3fd24924 	.word	0x3fd24924
 800ef68:	55555593 	.word	0x55555593
 800ef6c:	3fe55555 	.word	0x3fe55555
 800ef70:	d078c69f 	.word	0xd078c69f
 800ef74:	3fc39a09 	.word	0x3fc39a09
 800ef78:	1d8e78af 	.word	0x1d8e78af
 800ef7c:	3fcc71c5 	.word	0x3fcc71c5
 800ef80:	9997fa04 	.word	0x9997fa04
 800ef84:	3fd99999 	.word	0x3fd99999
	...
 800ef90:	c3500000 	.word	0xc3500000
 800ef94:	43500000 	.word	0x43500000
 800ef98:	7fefffff 	.word	0x7fefffff
 800ef9c:	3ff00000 	.word	0x3ff00000
 800efa0:	3fe00000 	.word	0x3fe00000
 800efa4:	00000000 	.word	0x00000000

0800efa8 <nan>:
 800efa8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800efb0 <nan+0x8>
 800efac:	4770      	bx	lr
 800efae:	bf00      	nop
 800efb0:	00000000 	.word	0x00000000
 800efb4:	7ff80000 	.word	0x7ff80000

0800efb8 <_init>:
 800efb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efba:	bf00      	nop
 800efbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efbe:	bc08      	pop	{r3}
 800efc0:	469e      	mov	lr, r3
 800efc2:	4770      	bx	lr

0800efc4 <_fini>:
 800efc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efc6:	bf00      	nop
 800efc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efca:	bc08      	pop	{r3}
 800efcc:	469e      	mov	lr, r3
 800efce:	4770      	bx	lr
