---
block/I2S0:
  description: I2S registers
  items:
    - name: CTL
      description: Control
      byte_offset: 0
      fieldset: CTL
    - name: CLOCK_CTL
      description: Clock control
      byte_offset: 16
      fieldset: CLOCK_CTL
    - name: CMD
      description: Command
      byte_offset: 32
      fieldset: CMD
    - name: TR_CTL
      description: Trigger control
      byte_offset: 64
      fieldset: TR_CTL
    - name: TX_CTL
      description: Transmitter control
      byte_offset: 128
      fieldset: TX_CTL
    - name: TX_WATCHDOG
      description: Transmitter watchdog
      byte_offset: 132
      fieldset: TX_WATCHDOG
    - name: RX_CTL
      description: Receiver control
      byte_offset: 160
      fieldset: RX_CTL
    - name: RX_WATCHDOG
      description: Receiver watchdog
      byte_offset: 164
      fieldset: RX_WATCHDOG
    - name: TX_FIFO_CTL
      description: TX FIFO control
      byte_offset: 512
      fieldset: TX_FIFO_CTL
    - name: TX_FIFO_STATUS
      description: TX FIFO status
      byte_offset: 516
      access: Read
      fieldset: TX_FIFO_STATUS
    - name: TX_FIFO_WR
      description: TX FIFO write
      byte_offset: 520
      access: Write
      fieldset: TX_FIFO_WR
    - name: RX_FIFO_CTL
      description: RX FIFO control
      byte_offset: 768
      fieldset: RX_FIFO_CTL
    - name: RX_FIFO_STATUS
      description: RX FIFO status
      byte_offset: 772
      access: Read
      fieldset: RX_FIFO_STATUS
    - name: RX_FIFO_RD
      description: RX FIFO read
      byte_offset: 776
      access: Read
      fieldset: RX_FIFO_RD
    - name: RX_FIFO_RD_SILENT
      description: RX FIFO silent read
      byte_offset: 780
      access: Read
      fieldset: RX_FIFO_RD_SILENT
    - name: INTR
      description: Interrupt register
      byte_offset: 3840
      fieldset: INTR
    - name: INTR_SET
      description: Interrupt set register
      byte_offset: 3844
      fieldset: INTR_SET
    - name: INTR_MASK
      description: Interrupt mask register
      byte_offset: 3848
      fieldset: INTR_MASK
    - name: INTR_MASKED
      description: Interrupt masked register
      byte_offset: 3852
      access: Read
      fieldset: INTR_MASKED
fieldset/CLOCK_CTL:
  description: Clock control
  fields:
    - name: CLOCK_DIV
      description: "Frequency divisor for generating I2S clock frequency. The selected clock with CLOCK_SEL is divided by this. '0': Bypass '1': 2 x '2': 3 x '3': 4 x ... '62': 63 x '63': 64 x"
      bit_offset: 0
      bit_size: 6
    - name: CLOCK_SEL
      description: "Selects clock to be used by I2S: '0': Internal clock ('clk_audio_i2s') '1': External clock ('clk_i2s_if')"
      bit_offset: 8
      bit_size: 1
fieldset/CMD:
  description: Command
  fields:
    - name: TX_START
      description: "Transmitter enable: '0': Disabled. '1': Enabled."
      bit_offset: 0
      bit_size: 1
    - name: TX_PAUSE
      description: "Pause enable: '0': Disabled (TX FIFO data is sent over I2S). '1': Enabled ('0' data is sent over I2S, instead of TX FIFO data)."
      bit_offset: 8
      bit_size: 1
    - name: RX_START
      description: "Receiver enable: '0': Disabled. '1': Enabled."
      bit_offset: 16
      bit_size: 1
fieldset/CTL:
  description: Control
  fields:
    - name: TX_ENABLED
      description: "Enables the I2S TX component: '0': Disabled. '1': Enabled."
      bit_offset: 30
      bit_size: 1
    - name: RX_ENABLED
      description: "Enables the I2S RX component: '0': Disabled. '1': Enabled."
      bit_offset: 31
      bit_size: 1
fieldset/INTR:
  description: Interrupt register
  fields:
    - name: TX_TRIGGER
      description: Less entries in the TX FIFO than the value specified by TRIGGER_LEVEL in TX_FIFO_CTRL.
      bit_offset: 0
      bit_size: 1
    - name: TX_NOT_FULL
      description: TX FIFO is not full.
      bit_offset: 1
      bit_size: 1
    - name: TX_EMPTY
      description: TX FIFO is empty; i.e. it has 0 entries.
      bit_offset: 4
      bit_size: 1
    - name: TX_OVERFLOW
      description: Attempt to write to a full TX FIFO.
      bit_offset: 5
      bit_size: 1
    - name: TX_UNDERFLOW
      description: "Attempt to read from an empty TX FIFO. This happens when the IP is ready to transfer data and TX_EMPTY is '1'."
      bit_offset: 6
      bit_size: 1
    - name: TX_WD
      description: "Triggers (sets to '1') when the Tx watchdog event occurs."
      bit_offset: 8
      bit_size: 1
    - name: RX_TRIGGER
      description: More entries in the RX FIFO than the value specified by TRIGGER_LEVEL in RX_FIFO_CTRL.
      bit_offset: 16
      bit_size: 1
    - name: RX_NOT_EMPTY
      description: RX FIFO is not empty.
      bit_offset: 18
      bit_size: 1
    - name: RX_FULL
      description: RX FIFO is full.
      bit_offset: 19
      bit_size: 1
    - name: RX_OVERFLOW
      description: Attempt to write to a full RX FIFO.
      bit_offset: 21
      bit_size: 1
    - name: RX_UNDERFLOW
      description: Attempt to read from an empty RX FIFO.
      bit_offset: 22
      bit_size: 1
    - name: RX_WD
      description: "Triggers (sets to '1') when the Rx watchdog event occurs."
      bit_offset: 24
      bit_size: 1
fieldset/INTR_MASK:
  description: Interrupt mask register
  fields:
    - name: TX_TRIGGER
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 0
      bit_size: 1
    - name: TX_NOT_FULL
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 1
      bit_size: 1
    - name: TX_EMPTY
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 4
      bit_size: 1
    - name: TX_OVERFLOW
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 5
      bit_size: 1
    - name: TX_UNDERFLOW
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 6
      bit_size: 1
    - name: TX_WD
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 8
      bit_size: 1
    - name: RX_TRIGGER
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 16
      bit_size: 1
    - name: RX_NOT_EMPTY
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 18
      bit_size: 1
    - name: RX_FULL
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 19
      bit_size: 1
    - name: RX_OVERFLOW
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 21
      bit_size: 1
    - name: RX_UNDERFLOW
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 22
      bit_size: 1
    - name: RX_WD
      description: Mask bit for corresponding bit in interrupt request register.
      bit_offset: 24
      bit_size: 1
fieldset/INTR_MASKED:
  description: Interrupt masked register
  fields:
    - name: TX_TRIGGER
      description: Logical and of corresponding request and mask bits.
      bit_offset: 0
      bit_size: 1
    - name: TX_NOT_FULL
      description: Logical and of corresponding request and mask bits.
      bit_offset: 1
      bit_size: 1
    - name: TX_EMPTY
      description: Logical and of corresponding request and mask bits.
      bit_offset: 4
      bit_size: 1
    - name: TX_OVERFLOW
      description: Logical and of corresponding request and mask bits.
      bit_offset: 5
      bit_size: 1
    - name: TX_UNDERFLOW
      description: Logical and of corresponding request and mask bits.
      bit_offset: 6
      bit_size: 1
    - name: TX_WD
      description: Logical and of corresponding request and mask bits.
      bit_offset: 8
      bit_size: 1
    - name: RX_TRIGGER
      description: Logical and of corresponding request and mask bits.
      bit_offset: 16
      bit_size: 1
    - name: RX_NOT_EMPTY
      description: Logical and of corresponding request and mask bits.
      bit_offset: 18
      bit_size: 1
    - name: RX_FULL
      description: Logical and of corresponding request and mask bits.
      bit_offset: 19
      bit_size: 1
    - name: RX_OVERFLOW
      description: Logical and of corresponding request and mask bits.
      bit_offset: 21
      bit_size: 1
    - name: RX_UNDERFLOW
      description: Logical and of corresponding request and mask bits.
      bit_offset: 22
      bit_size: 1
    - name: RX_WD
      description: Logical and of corresponding request and mask bits.
      bit_offset: 24
      bit_size: 1
fieldset/INTR_SET:
  description: Interrupt set register
  fields:
    - name: TX_TRIGGER
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 0
      bit_size: 1
    - name: TX_NOT_FULL
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 1
      bit_size: 1
    - name: TX_EMPTY
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 4
      bit_size: 1
    - name: TX_OVERFLOW
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 5
      bit_size: 1
    - name: TX_UNDERFLOW
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 6
      bit_size: 1
    - name: TX_WD
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 8
      bit_size: 1
    - name: RX_TRIGGER
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 16
      bit_size: 1
    - name: RX_NOT_EMPTY
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 18
      bit_size: 1
    - name: RX_FULL
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 19
      bit_size: 1
    - name: RX_OVERFLOW
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 21
      bit_size: 1
    - name: RX_UNDERFLOW
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 22
      bit_size: 1
    - name: RX_WD
      description: "Write with '1' to set corresponding bit in interrupt request register."
      bit_offset: 24
      bit_size: 1
fieldset/RX_CTL:
  description: Receiver control
  fields:
    - name: B_CLOCK_INV
      description: "Serial data capture is delayed by 0.5 SCK cycles. This bit is valid only in RX master mode. When set to '1', the serial data will be captured 0.5 SCK cycles later than when set to '0'. 1) RX_CTL.SCKO_POL=0 and RX_CTL.B_CLOCK_INV=0: Serial data will be captured by the SCK rising edge 2) RX_CTL.SCKO_POL=0 and RX_CTL.B_CLOCK_INV=1: Serial data will be captured by the SCK falling edge that is 0.5 SCK cycles after the SCK rising edge in 1) 3) RX_CTL.SCKO_POL=1 and RX_CTL.B_CLOCK_INV=0: Serial data will be captured by the SCK falling edge 4) RX_CTL.SCKO_POL=1 and RX_CTL.B_CLOCK_INV=1: Serial data will be captured by the SCK rising edge that is 0.5 SCK cycles after the SCK falling edge in 3) (Note that this is only the appearance w.r.t. SCK edge, the actual capture timing is derived from an internal clock that runs 8x the SCK frequency). The word sync (RX_WS) signal is not affected by this bit setting. Note: When Slave mode, must be '0'. (Note: This bit is connected to AR38U12.TX_CFG.RX_BCLKINV)"
      bit_offset: 3
      bit_size: 1
      enum: RX_CTL_B_CLOCK_INV
    - name: CH_NR
      description: "Specifies number of channels per frame: Note: only '2channels' is supported during Left Justfied or I2S mode. Hence software must set '1' to this field in the modes. (Note: These bits are connected to AR38U12.RX_CFG.RX_CHSET)"
      bit_offset: 4
      bit_size: 3
      enum: RX_CTL_CH_NR
    - name: MS
      description: "Set interface in master or slave mode: (Note: This bit is connected to AR38U12.TX_CFG.RX_MS)"
      bit_offset: 7
      bit_size: 1
      enum: RX_CTL_MS
    - name: I2S_MODE
      description: "Select I2S, left-justified or TDM: (Note: These bits are connected to AR38U12.RX_CFG.RX_I2S_MODE)"
      bit_offset: 8
      bit_size: 2
      enum: RX_CTL_I2S_MODE
    - name: WS_PULSE
      description: "Set WS pulse width in TDM mode: (Note: This bit is connected to AR38U12.RX_CFG.RX_WS_PULSE) Note: When not TDM mode, must be '1'."
      bit_offset: 10
      bit_size: 1
      enum: RX_CTL_WS_PULSE
    - name: WD_EN
      description: "Set watchdog for 'rx_ws_in' '0': Disabled. '1': Enabled."
      bit_offset: 13
      bit_size: 1
    - name: CH_LEN
      description: "Channel length in number of bits: Note: - When this field is configured to '6' or '7', the length is set to 32-bit (same as '5'). - When TDM mode, must be 32-bit length to this field. (Note: These bits are connected to AR38U12.RX_CFG.RX_CHLEN)"
      bit_offset: 16
      bit_size: 3
      enum: RX_CTL_CH_LEN
    - name: WORD_LEN
      description: "Word length in number of bits: Note: - When this field is configured to '6' or '7', the length is set to 32-bit (same as '5'). - Don't configure this field as beyond Channel length. (Note: These bits are connected to AR38U12.RX_CFG.RX_IWL)"
      bit_offset: 20
      bit_size: 3
      enum: RX_CTL_WORD_LEN
    - name: BIT_EXTENSION
      description: "When reception word length is shorter than the word length of RX_FIFO_RD, extension mode of upper bit should be set. '0': Extended by '0' '1': Extended by sign bit (if MSB word is '1', then it is extended by '1', if MSB is '0' then it is extended by '0')"
      bit_offset: 23
      bit_size: 1
    - name: SCKO_POL
      description: "RX master bit clock polarity. When this bit is 1, the outgoing rx_sck signal is inverted after it has been transmitted from the I2S receiver core. This bit does not affect the internal serial data capture timing. The word sync (RX_WS) signal is not affected by this bit setting.See RX_CTL.B_CLOCK_INV for more details."
      bit_offset: 24
      bit_size: 1
    - name: SCKI_POL
      description: "RX slave bit clock polarity. When this bit is 1, the incoming rx_sck signal is inverted before it is received by the I2S receiver core. This bit does not affect the internal serial data capture timing. The word sync (RX_WS) signal is not affected by this bit setting. '0': When receiver is in slave mode, serial data is sampled on the rising bit clock edge '1': When receiver is in slave mode, serial data is sampled on the falling bit clock edge"
      bit_offset: 25
      bit_size: 1
fieldset/RX_FIFO_CTL:
  description: RX FIFO control
  fields:
    - name: TRIGGER_LEVEL
      description: "Trigger level. When the RX FIFO has more entries than the number of this field, a receiver trigger event is generated. Note: software can configure up to 253 in I2S mode or Left Justified (RX_CTL.I2S_MODE = '0' or '1'). In TDM mode (RX_CTL.I2S_MODE = '2' or '3'), it can configure up to [256 - (RX_CTL.CH_NR+2)]."
      bit_offset: 0
      bit_size: 8
    - name: CLEAR
      description: "When '1', the RX FIFO and RX_BUF are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period."
      bit_offset: 16
      bit_size: 1
    - name: FREEZE
      description: "When '1', hardware writes to the RX FIFO have no effect. Freeze will not advance the RX FIFO write pointer. This field is used only for debugging purposee."
      bit_offset: 17
      bit_size: 1
fieldset/RX_FIFO_RD:
  description: RX FIFO read
  fields:
    - name: DATA
      description: "Data read from the RX FIFO. Reading a data frame will remove the data frame from the RX FIFO; i.e. behavior is similar to that of a POP operation. Notes: - Don't access to this register while RX_FIFO_CTL.CLEAR is '1'. - Two stored data may be not valid after CMD.RX_START is set '1'. Therefore we recommend software discard those data."
      bit_offset: 0
      bit_size: 32
fieldset/RX_FIFO_RD_SILENT:
  description: RX FIFO silent read
  fields:
    - name: DATA
      description: "Data read from the RX FIFO. Reading a data frame will NOT remove the data frame from the RX FIFO; i.e. behavior is similar to that of a PEEK operation. This field is used only for debugging purposes. Notes: - Don't access to this register while RX_FIFO_CTL.CLEAR is '1'. - Two stored data may be not valid after CMD.RX_START is set '1'. Therefore we recommend software discard those data."
      bit_offset: 0
      bit_size: 32
fieldset/RX_FIFO_STATUS:
  description: RX FIFO status
  fields:
    - name: USED
      description: "Number of entries in the RX FIFO. The field value is in the range [0, 256]."
      bit_offset: 0
      bit_size: 9
    - name: RD_PTR
      description: "RX FIFO read pointer: FIFO location from which a data frame is read by the host. This field is used only for debugging purposes."
      bit_offset: 16
      bit_size: 8
    - name: WR_PTR
      description: "RX FIFO write pointer: FIFO location at which a new data frame is written by the hardware. This field is used only for debugging purposes."
      bit_offset: 24
      bit_size: 8
fieldset/RX_WATCHDOG:
  description: Receiver watchdog
  fields:
    - name: WD_COUNTER
      description: "Start value of the RX watchdog. With the reset value of 0x0000:0000 the counter is disabled. This is clocked by the AHB-Lite system clock 'clk_sys'."
      bit_offset: 0
      bit_size: 32
fieldset/TR_CTL:
  description: Trigger control
  fields:
    - name: TX_REQ_EN
      description: "Trigger output ('tr_i2s_tx_req') enable for requests of DMA transfer in transmission '0': Disabled. '1': Enabled."
      bit_offset: 0
      bit_size: 1
    - name: RX_REQ_EN
      description: "Trigger output ('tr_i2s_rx_req') enable for requests of DMA transfer in reception '0': Disabled. '1': Enabled."
      bit_offset: 16
      bit_size: 1
fieldset/TX_CTL:
  description: Transmitter control
  fields:
    - name: B_CLOCK_INV
      description: "Serial data transmission is advanced by 0.5 SCK cycles. This bit is valid only in TX slave mode. When set to '1', the serial data will be transmitted 0.5 SCK cycles earlier than when set to '0'. 1) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK falling edge 2) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK rising edge that is 0.5 SCK cycles before the SCK falling edge in 1) 3) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK rising edge 4) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK falling edge that is 0.5 SCK cycles before the SCK rising edge in 3) (Note that this is only the appearance w.r.t. SCK edge, the actual timing is generated by an internal clock that runs 8x the SCK frequency). The word sync (TX_WS) signal is not affected by this bit setting. Note: When Master mode, must be '0'. (Note: This bit is connected to AR38U12.TX_CFG.TX_BCLKINV)"
      bit_offset: 3
      bit_size: 1
      enum: TX_CTL_B_CLOCK_INV
    - name: CH_NR
      description: "Specifies number of channels per frame: Note: only '2channels' is supported during Left Justfied or I2S mode. Hence software must set '1' to this field in the modes. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHSET)"
      bit_offset: 4
      bit_size: 3
      enum: TX_CTL_CH_NR
    - name: MS
      description: "Set interface in master or slave mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_MS)"
      bit_offset: 7
      bit_size: 1
      enum: TX_CTL_MS
    - name: I2S_MODE
      description: "Select I2S, left-justified or TDM: (Note: These bits are connected to AR38U12.TX_CFG.TX_I2S_MODE)"
      bit_offset: 8
      bit_size: 2
      enum: TX_CTL_I2S_MODE
    - name: WS_PULSE
      description: "Set WS pulse width in TDM mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_WS_PULSE) Note: When not TDM mode, must be '1'."
      bit_offset: 10
      bit_size: 1
      enum: TX_CTL_WS_PULSE
    - name: OVHDATA
      description: "Set overhead value: '0': Set to '0' '1': Set to '1' (Note: This bit is connected to AR38U12.TX_CFG.TX_OVHDATA)"
      bit_offset: 12
      bit_size: 1
    - name: WD_EN
      description: "Set watchdog for 'tx_ws_in': '0': Disabled. '1': Enabled."
      bit_offset: 13
      bit_size: 1
    - name: CH_LEN
      description: "Channel length in number of bits: Note: - When this field is configured to '6' or '7', the length is set to 32-bit (same as '5'). - When TDM mode, must be 32-bit length to this field. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHLEN)"
      bit_offset: 16
      bit_size: 3
      enum: TX_CTL_CH_LEN
    - name: WORD_LEN
      description: "Word length in number of bits: Note: - When this field is configured to '6' or '7', the length is set to 32-bit (same as '5'). - Don't configure this field as beyond Channel length. (Note: These bits are connected to AR38U12.TX_CFG.TX_IWL)"
      bit_offset: 20
      bit_size: 3
      enum: TX_CTL_WORD_LEN
    - name: SCKO_POL
      description: "TX master bit clock polarity. When this bit is 1, the outgoing tx_sck signal is inverted after it has been transmitted from the I2S transceiver core. This bit does not affect the internal serial data transmission timing. The word sync (TX_WS) signal is not affected by this bit setting. '0': When transmitter is in master mode, serial data is transmitted from the falling bit clock edge '1': When transmitter is in master mode, serial data is transmitted from the rising bit clock edge"
      bit_offset: 24
      bit_size: 1
    - name: SCKI_POL
      description: "TX slave bit clock polarity. When this bit is 1, the incoming tx_sck signal is inverted before it is received by the I2S transceiver core. This bit does not affect the internal serial data transmission timing. The word sync (TX_WS) signal is not affected by this bit setting. See TX_CTL.B_CLOCK_INV for more details."
      bit_offset: 25
      bit_size: 1
fieldset/TX_FIFO_CTL:
  description: TX FIFO control
  fields:
    - name: TRIGGER_LEVEL
      description: "Trigger level. When the TX FIFO has less entries than the number of this field, a transmitter trigger event is generated."
      bit_offset: 0
      bit_size: 8
    - name: CLEAR
      description: "When '1', the TX FIFO and TX_BUF are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period."
      bit_offset: 16
      bit_size: 1
    - name: FREEZE
      description: "When '1', hardware reads from the TX FIFO do not remove FIFO entries. Freeze will not advance the TX FIFO read pointer. This field is used only for debugging purposes."
      bit_offset: 17
      bit_size: 1
fieldset/TX_FIFO_STATUS:
  description: TX FIFO status
  fields:
    - name: USED
      description: "Number of entries in the TX FIFO. The field value is in the range [0, 256]."
      bit_offset: 0
      bit_size: 9
    - name: RD_PTR
      description: "TX FIFO read pointer: FIFO location from which a data frame is read by the hardware.This field is used only for debugging purposes."
      bit_offset: 16
      bit_size: 8
    - name: WR_PTR
      description: "TX FIFO write pointer: FIFO location at which a new data frame is written by the host. This field is used only for debugging purposes."
      bit_offset: 24
      bit_size: 8
fieldset/TX_FIFO_WR:
  description: TX FIFO write
  fields:
    - name: DATA
      description: "Data written into the TX FIFO. Behavior is similar to that of a PUSH operation. Note: Don't access to this register while TX_FIFO_CTL.CLEAR is '1'."
      bit_offset: 0
      bit_size: 32
fieldset/TX_WATCHDOG:
  description: Transmitter watchdog
  fields:
    - name: WD_COUNTER
      description: "Start value of the TX watchdog. With the reset value of 0x0000:0000 the counter is disabled. This is clocked by the AHB-Lite system clock 'clk_sys'."
      bit_offset: 0
      bit_size: 32
enum/RX_CTL_B_CLOCK_INV:
  bit_size: 1
  variants:
    - name: RISING_EDGE_RX
      description: SDI received at SCK rising edge when RX_CTL.SCKO_POL=0
      value: 0
    - name: FALLING_EDGE_RX
      description: SDI received at SCK falling edge when RX_CTL.SCKO_POL=0
      value: 1
enum/RX_CTL_CH_LEN:
  bit_size: 3
  variants:
    - name: BIT_LEN8
      description: 8-bit
      value: 0
    - name: BIT_LEN16
      description: 16-bit
      value: 1
    - name: BIT_LEN18
      description: 18-bit
      value: 2
    - name: BIT_LEN20
      description: 20-bit
      value: 3
    - name: BIT_LEN24
      description: 24-bit
      value: 4
    - name: BIT_LEN32
      description: 32-bit
      value: 5
enum/RX_CTL_CH_NR:
  bit_size: 3
  variants:
    - name: CH_NUM1
      description: 1 channel
      value: 0
    - name: CH_NUM2
      description: 2 channels
      value: 1
    - name: CH_NUM3
      description: 3 channels
      value: 2
    - name: CH_NUM4
      description: 4 channels
      value: 3
    - name: CH_NUM5
      description: 5 channels
      value: 4
    - name: CH_NUM6
      description: 6 channels
      value: 5
    - name: CH_NUM7
      description: 7 channels
      value: 6
    - name: CH_NUM8
      description: 8 channels
      value: 7
enum/RX_CTL_I2S_MODE:
  bit_size: 2
  variants:
    - name: LEFT_JUSTIFIED
      description: Left Justified
      value: 0
    - name: I2S
      description: I2S mode
      value: 1
    - name: TDM_A
      description: "TDM mode A, the 1st Channel align to WSO Rising Edge"
      value: 2
    - name: TDM_B
      description: "TDM mode B, the 1st Channel align to WSO Rising edge with1 SCK Delay"
      value: 3
enum/RX_CTL_MS:
  bit_size: 1
  variants:
    - name: SLAVE
      description: Slave
      value: 0
    - name: MASTER
      description: Master
      value: 1
enum/RX_CTL_WORD_LEN:
  bit_size: 3
  variants:
    - name: BIT_LEN8
      description: 8-bit
      value: 0
    - name: BIT_LEN16
      description: 16-bit
      value: 1
    - name: BIT_LEN18
      description: 18-bit
      value: 2
    - name: BIT_LEN20
      description: 20-bit
      value: 3
    - name: BIT_LEN24
      description: 24-bit
      value: 4
    - name: BIT_LEN32
      description: 32-bit
      value: 5
enum/RX_CTL_WS_PULSE:
  bit_size: 1
  variants:
    - name: SCK_PERIOD
      description: Pulse width is 1 SCK period
      value: 0
    - name: CH_LENGTH
      description: Pulse width is 1 channel length
      value: 1
enum/TX_CTL_B_CLOCK_INV:
  bit_size: 1
  variants:
    - name: FALLING_EDGE_TX
      description: SDO transmitted at SCK falling edge when TX_CTL.SCKI_POL=0
      value: 0
    - name: RISING_EDGE_TX
      description: SDO transmitted at SCK rising edge when TX_CTL.SCKI_POL=0
      value: 1
enum/TX_CTL_CH_LEN:
  bit_size: 3
  variants:
    - name: BIT_LEN8
      description: 8-bit
      value: 0
    - name: BIT_LEN16
      description: 16-bit
      value: 1
    - name: BIT_LEN18
      description: 18-bit
      value: 2
    - name: BIT_LEN20
      description: 20-bit
      value: 3
    - name: BIT_LEN24
      description: 24-bit
      value: 4
    - name: BIT_LEN32
      description: 32-bit
      value: 5
enum/TX_CTL_CH_NR:
  bit_size: 3
  variants:
    - name: CH_NUM1
      description: 1 channel
      value: 0
    - name: CH_NUM2
      description: 2 channels
      value: 1
    - name: CH_NUM3
      description: 3 channels
      value: 2
    - name: CH_NUM4
      description: 4 channels
      value: 3
    - name: CH_NUM5
      description: 5 channels
      value: 4
    - name: CH_NUM6
      description: 6 channels
      value: 5
    - name: CH_NUM7
      description: 7 channels
      value: 6
    - name: CH_NUM8
      description: 8 channels
      value: 7
enum/TX_CTL_I2S_MODE:
  bit_size: 2
  variants:
    - name: LEFT_JUSTIFIED
      description: Left Justified
      value: 0
    - name: I2S
      description: I2S mode
      value: 1
    - name: TDM_A
      description: "TDM mode A, the 1st Channel align to WSO Rising Edge"
      value: 2
    - name: TDM_B
      description: "TDM mode B, the 1st Channel align to WSO Rising edge with1 SCK Delay"
      value: 3
enum/TX_CTL_MS:
  bit_size: 1
  variants:
    - name: SLAVE
      description: Slave
      value: 0
    - name: MASTER
      description: Master
      value: 1
enum/TX_CTL_WORD_LEN:
  bit_size: 3
  variants:
    - name: BIT_LEN8
      description: 8-bit
      value: 0
    - name: BIT_LEN16
      description: 16-bit
      value: 1
    - name: BIT_LEN18
      description: 18-bit
      value: 2
    - name: BIT_LEN20
      description: 20-bit
      value: 3
    - name: BIT_LEN24
      description: 24-bit
      value: 4
    - name: BIT_LEN32
      description: 32-bit
      value: 5
enum/TX_CTL_WS_PULSE:
  bit_size: 1
  variants:
    - name: SCK_PERIOD
      description: Pulse width is 1 SCK period
      value: 0
    - name: CH_LENGTH
      description: Pulse width is 1 channel length
      value: 1
