#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1aa4270 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x1adc190_0 .var "Clk", 0 0;
v0x1ad66d0_0 .var "Start", 0 0;
v0x1adc320_0 .var/i "counter", 31 0;
v0x1adc3a0_0 .var/i "flush", 31 0;
v0x1adc420_0 .var/i "i", 31 0;
v0x1adc4a0_0 .var/i "outfile", 31 0;
v0x1adc520_0 .var/i "stall", 31 0;
S_0x1a45fd0 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x1aa4270;
 .timescale 0 0;
L_0x1adeb40 .functor AND 1, v0x1ad24d0_0, L_0x1ae2070, C4<1>, C4<1>;
v0x1adb970_0 .net "ALU_result", 31 0, v0x1ad2300_0; 1 drivers
v0x1adb9f0_0 .net "RTdata", 31 0, v0x1ad4a10_0; 1 drivers
v0x1adba70_0 .net *"_s6", 30 0, L_0x1ade8d0; 1 drivers
v0x1adbaf0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1adbba0_0 .net "branch", 0 0, v0x1ad24d0_0; 1 drivers
v0x1adbc50_0 .net "clk_i", 0 0, v0x1adc190_0; 1 drivers
v0x1adbcd0_0 .net "imm", 31 0, v0x1ad4c10_0; 1 drivers
v0x1adbd50_0 .net "inst", 31 0, v0x1ad5570_0; 1 drivers
v0x1adbe20_0 .net "inst_addr", 31 0, v0x1ad95e0_0; 1 drivers
v0x1adbf30_0 .net "rst_i", 0 0, C4<z>; 0 drivers
v0x1adbfb0_0 .net "start_i", 0 0, v0x1ad66d0_0; 1 drivers
v0x1adc030_0 .net "taken", 0 0, L_0x1adeb40; 1 drivers
v0x1adc0e0_0 .net "zero", 0 0, L_0x1ae2070; 1 drivers
L_0x1ade470 .part v0x1ad5570_0, 0, 7;
L_0x1ade8d0 .part v0x1ad4c10_0, 0, 31;
L_0x1ade9b0 .concat [ 1 31 0 0], C4<0>, L_0x1ade8d0;
L_0x1adf670 .part v0x1ad5570_0, 15, 5;
L_0x1adf760 .part v0x1ad5570_0, 20, 5;
L_0x1ae1e60 .part v0x1ad5570_0, 7, 5;
S_0x1ad9ba0 .scope module, "Control" "Control" 3 22, 4 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1adc8d0 .functor OR 1, L_0x1adc600, L_0x1adc790, C4<0>, C4<0>;
L_0x1adcb00 .functor OR 1, L_0x1adc8d0, L_0x1adca10, C4<0>, C4<0>;
L_0x1add460 .functor OR 1, L_0x1addb10, L_0x1addcd0, C4<0>, C4<0>;
L_0x1ade010 .functor OR 1, L_0x1add460, L_0x1addf20, C4<0>, C4<0>;
v0x1ad9cc0_0 .net "ALUOp_o", 1 0, v0x1ad9d90_0; 1 drivers
v0x1ad9d90_0 .var "ALUOp_reg", 1 0;
v0x1ad9e10_0 .net "ALUSrc_o", 0 0, L_0x1adcc80; 1 drivers
v0x1ad9ec0_0 .net "Branch_o", 0 0, L_0x1add110; 1 drivers
v0x1ad9fa0_0 .net "MemRead_o", 0 0, L_0x1add500; 1 drivers
v0x1ada050_0 .net "MemWrite_o", 0 0, L_0x1add940; 1 drivers
v0x1ada110_0 .net "MemtoReg_o", 0 0, v0x1ada1c0_0; 1 drivers
v0x1ada1c0_0 .var "MemtoReg_reg", 0 0;
v0x1ada290_0 .net "Op_i", 6 0, L_0x1ade470; 1 drivers
v0x1ada310_0 .net "RegWrite_o", 0 0, L_0x1ade1f0; 1 drivers
v0x1ada420_0 .net *"_s10", 0 0, L_0x1adc8d0; 1 drivers
v0x1ada4a0_0 .net *"_s12", 6 0, C4<0100011>; 1 drivers
v0x1ada520_0 .net *"_s14", 0 0, L_0x1adca10; 1 drivers
v0x1ada5a0_0 .net *"_s16", 0 0, L_0x1adcb00; 1 drivers
v0x1ada6a0_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x1ada720_0 .net *"_s2", 6 0, C4<0010011>; 1 drivers
v0x1ada620_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x1ada870_0 .net *"_s24", 6 0, C4<1100011>; 1 drivers
v0x1ada990_0 .net *"_s26", 0 0, L_0x1adcf10; 1 drivers
v0x1adaa10_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x1ada8f0_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x1adab40_0 .net *"_s34", 6 0, C4<0000011>; 1 drivers
v0x1adaa90_0 .net *"_s36", 0 0, L_0x1add330; 1 drivers
v0x1adac80_0 .net *"_s38", 0 0, C4<1>; 1 drivers
v0x1adabe0_0 .net *"_s4", 0 0, L_0x1adc600; 1 drivers
v0x1adadd0_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x1adad20_0 .net *"_s44", 6 0, C4<0100011>; 1 drivers
v0x1adaf30_0 .net *"_s46", 0 0, L_0x1add750; 1 drivers
v0x1adae70_0 .net *"_s48", 0 0, C4<1>; 1 drivers
v0x1adb0a0_0 .net *"_s50", 0 0, C4<0>; 1 drivers
v0x1adafb0_0 .net *"_s54", 6 0, C4<0110011>; 1 drivers
v0x1adb220_0 .net *"_s56", 0 0, L_0x1addb10; 1 drivers
v0x1adb120_0 .net *"_s58", 6 0, C4<0010011>; 1 drivers
v0x1adb3b0_0 .net *"_s6", 6 0, C4<0000011>; 1 drivers
v0x1adb2a0_0 .net *"_s60", 0 0, L_0x1addcd0; 1 drivers
v0x1adb550_0 .net *"_s62", 0 0, L_0x1add460; 1 drivers
v0x1adb430_0 .net *"_s64", 6 0, C4<0000011>; 1 drivers
v0x1adb4d0_0 .net *"_s66", 0 0, L_0x1addf20; 1 drivers
v0x1adb710_0 .net *"_s68", 0 0, L_0x1ade010; 1 drivers
v0x1adb790_0 .net *"_s70", 0 0, C4<1>; 1 drivers
v0x1adb5d0_0 .net *"_s72", 0 0, C4<0>; 1 drivers
v0x1adb670_0 .net *"_s8", 0 0, L_0x1adc790; 1 drivers
E_0x1ad9c90 .event edge, v0x1ada290_0;
L_0x1adc600 .cmp/eq 7, L_0x1ade470, C4<0010011>;
L_0x1adc790 .cmp/eq 7, L_0x1ade470, C4<0000011>;
L_0x1adca10 .cmp/eq 7, L_0x1ade470, C4<0100011>;
L_0x1adcc80 .functor MUXZ 1, C4<0>, C4<1>, L_0x1adcb00, C4<>;
L_0x1adcf10 .cmp/eq 7, L_0x1ade470, C4<1100011>;
L_0x1add110 .functor MUXZ 1, C4<0>, C4<1>, L_0x1adcf10, C4<>;
L_0x1add330 .cmp/eq 7, L_0x1ade470, C4<0000011>;
L_0x1add500 .functor MUXZ 1, C4<0>, C4<1>, L_0x1add330, C4<>;
L_0x1add750 .cmp/eq 7, L_0x1ade470, C4<0100011>;
L_0x1add940 .functor MUXZ 1, C4<0>, C4<1>, L_0x1add750, C4<>;
L_0x1addb10 .cmp/eq 7, L_0x1ade470, C4<0110011>;
L_0x1addcd0 .cmp/eq 7, L_0x1ade470, C4<0010011>;
L_0x1addf20 .cmp/eq 7, L_0x1ade470, C4<0000011>;
L_0x1ade1f0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1ade010, C4<>;
S_0x1ad9790 .scope module, "ALU_Control" "ALU_Control" 3 34, 5 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1ad98f0_0 .net "ALUCtrl_o", 3 0, v0x1ad99c0_0; 1 drivers
v0x1ad99c0_0 .var "ALUCtrl_reg", 3 0;
v0x1ad9a40_0 .net "ALUOp_i", 1 0, v0x1ad3840_0; 1 drivers
v0x1ad9af0_0 .net "funct_i", 31 0, v0x1ad5030_0; 1 drivers
E_0x1ad9880 .event edge, v0x1ad37c0_0, v0x1ad4f90_0;
S_0x1ad9350 .scope module, "PC" "PC" 3 41, 6 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1ad9490_0 .alias "clk_i", 0 0, v0x1adbc50_0;
v0x1ad9530_0 .net "pc_i", 31 0, L_0x1aded90; 1 drivers
v0x1ad95e0_0 .var "pc_o", 31 0;
v0x1ad9660_0 .alias "rst_i", 0 0, v0x1adbf30_0;
v0x1ad9710_0 .alias "start_i", 0 0, v0x1adbfb0_0;
E_0x1ad9440/0 .event negedge, v0x1ad9660_0;
E_0x1ad9440/1 .event posedge, v0x1ad1dc0_0;
E_0x1ad9440 .event/or E_0x1ad9440/0, E_0x1ad9440/1;
S_0x1ad90c0 .scope module, "Add_PC" "Adder" 3 50, 7 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1ad91b0_0 .alias "data1_i", 31 0, v0x1adbe20_0;
v0x1ad9230_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1ad92d0_0 .net "data_o", 31 0, L_0x1ade600; 1 drivers
L_0x1ade600 .arith/sum 32, v0x1ad95e0_0, C4<00000000000000000000000000000100>;
S_0x1ad8e00 .scope module, "Add_PC_branch" "Adder" 3 57, 7 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1ad8ef0_0 .net "data1_i", 31 0, v0x1ad4290_0; 1 drivers
v0x1ad8f90_0 .net "data2_i", 31 0, L_0x1ade9b0; 1 drivers
v0x1ad9010_0 .net "data_o", 31 0, L_0x1ade150; 1 drivers
L_0x1ade150 .arith/sum 32, v0x1ad4290_0, L_0x1ade9b0;
S_0x1ad8930 .scope module, "MUX_PC" "MUX32" 3 66, 8 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1ade780 .functor XNOR 1, L_0x1adeb40, C4<0>, C4<0>, C4<0>;
v0x1ad8a20_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1ad8aa0_0 .net *"_s2", 0 0, L_0x1ade780; 1 drivers
v0x1ad8b40_0 .alias "data1_i", 31 0, v0x1ad92d0_0;
v0x1ad8be0_0 .net "data2_i", 31 0, v0x1ad3360_0; 1 drivers
v0x1ad8cc0_0 .alias "data_o", 31 0, v0x1ad9530_0;
v0x1ad8d40_0 .alias "select_i", 0 0, v0x1adc030_0;
L_0x1aded90 .functor MUXZ 32, v0x1ad3360_0, L_0x1ade600, L_0x1ade780, C4<>;
S_0x1ad8400 .scope module, "Instruction_Memory" "Instruction_Memory" 3 74, 9 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1adf230 .functor BUFZ 32, L_0x1adef20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ad84f0_0 .net *"_s0", 31 0, L_0x1adef20; 1 drivers
v0x1ad8590_0 .net *"_s2", 31 0, L_0x1adf0a0; 1 drivers
v0x1ad8630_0 .net *"_s4", 29 0, L_0x1adefc0; 1 drivers
v0x1ad86d0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x1ad8780_0 .alias "addr_i", 31 0, v0x1adbe20_0;
v0x1ad8830_0 .net "instr_o", 31 0, L_0x1adf230; 1 drivers
v0x1ad88b0 .array "memory", 255 0, 31 0;
L_0x1adef20 .array/port v0x1ad88b0, L_0x1adf0a0;
L_0x1adefc0 .part v0x1ad95e0_0, 2, 30;
L_0x1adf0a0 .concat [ 30 2 0 0], L_0x1adefc0, C4<00>;
S_0x1ad7c80 .scope module, "Registers" "Registers" 3 80, 10 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1adf3d0 .functor BUFZ 32, L_0x1adf330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1adf570 .functor BUFZ 32, L_0x1adf4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ad7d70_0 .net "RDaddr_i", 4 0, v0x1ad1a70_0; 1 drivers
v0x1ad7e10_0 .net "RDdata_i", 31 0, L_0x1ae1380; 1 drivers
v0x1ad7ec0_0 .net "RSaddr_i", 4 0, L_0x1adf670; 1 drivers
v0x1ad7f40_0 .net "RSdata_o", 31 0, L_0x1adf3d0; 1 drivers
v0x1ad8020_0 .net "RTaddr_i", 4 0, L_0x1adf760; 1 drivers
v0x1ad80a0_0 .net "RTdata_o", 31 0, L_0x1adf570; 1 drivers
v0x1ad8120_0 .net "RegWrite_i", 0 0, v0x1ad1cb0_0; 1 drivers
v0x1ad81a0_0 .net *"_s0", 31 0, L_0x1adf330; 1 drivers
v0x1ad8220_0 .net *"_s4", 31 0, L_0x1adf4d0; 1 drivers
v0x1ad82a0_0 .alias "clk_i", 0 0, v0x1adbc50_0;
v0x1ad8380 .array "register", 31 0, 31 0;
L_0x1adf330 .array/port v0x1ad8380, L_0x1adf670;
L_0x1adf4d0 .array/port v0x1ad8380, L_0x1adf760;
S_0x1ad7430 .scope module, "Sign_Extend" "Sign_Extend" 3 92, 11 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1adf940 .functor BUFZ 12, v0x1ad7ba0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x1adecd0 .functor XNOR 1, L_0x1adfa90, C4<0>, C4<0>, C4<0>;
v0x1ad7550_0 .net *"_s10", 0 0, L_0x1adecd0; 1 drivers
v0x1ad75f0_0 .net *"_s12", 19 0, C4<00000000000000000000>; 1 drivers
v0x1ad7690_0 .net *"_s14", 19 0, C4<11111111111111111111>; 1 drivers
v0x1ad7730_0 .net *"_s16", 19 0, L_0x1adfbc0; 1 drivers
v0x1ad77e0_0 .net *"_s3", 11 0, L_0x1adf940; 1 drivers
v0x1ad7880_0 .net *"_s7", 0 0, L_0x1adfa90; 1 drivers
v0x1ad7960_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1ad7a00_0 .alias "data_i", 31 0, v0x1adbd50_0;
RS_0x7f167ba4bcd8 .resolv tri, L_0x1adf850, L_0x1adf9f0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1ad7b20_0 .net8 "data_o", 31 0, RS_0x7f167ba4bcd8; 2 drivers
v0x1ad7ba0_0 .var "imm_reg", 11 0;
E_0x1ad7520 .event edge, v0x1ad4cb0_0;
L_0x1adf850 .part/pv L_0x1adf940, 0, 12, 32;
L_0x1adf9f0 .part/pv L_0x1adfbc0, 12, 20, 32;
L_0x1adfa90 .part v0x1ad7ba0_0, 11, 1;
L_0x1adfbc0 .functor MUXZ 20, C4<11111111111111111111>, C4<00000000000000000000>, L_0x1adecd0, C4<>;
S_0x1ad6fb0 .scope module, "MUX_ALUSrc" "MUX32" 3 98, 8 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1adffc0 .functor XNOR 1, v0x1ad3a30_0, C4<0>, C4<0>, C4<0>;
v0x1ad70a0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1ad7160_0 .net *"_s2", 0 0, L_0x1adffc0; 1 drivers
v0x1ad7200_0 .alias "data1_i", 31 0, v0x1adb9f0_0;
v0x1ad7280_0 .alias "data2_i", 31 0, v0x1adbcd0_0;
v0x1ad7330_0 .net "data_o", 31 0, L_0x1ae00c0; 1 drivers
v0x1ad73b0_0 .net "select_i", 0 0, v0x1ad3a30_0; 1 drivers
L_0x1ae00c0 .functor MUXZ 32, v0x1ad4c10_0, v0x1ad4a10_0, L_0x1adffc0, C4<>;
S_0x1ad6880 .scope module, "ALU" "ALU" 3 106, 12 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1ae0320 .functor BUFZ 32, v0x1ad6f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ad69a0_0 .alias "ALUCtrl_i", 3 0, v0x1ad98f0_0;
v0x1ad6a60_0 .net "Zero_o", 0 0, L_0x1ae03c0; 1 drivers
v0x1ad6b10_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1ad6b90_0 .net *"_s4", 0 0, L_0x1adfd60; 1 drivers
v0x1ad6c40_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x1ad6ce0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1ad6d80_0 .net "data1_i", 31 0, v0x1ad4670_0; 1 drivers
v0x1ad6e00_0 .alias "data2_i", 31 0, v0x1ad7330_0;
v0x1ad6e80_0 .net "data_o", 31 0, L_0x1ae0320; 1 drivers
v0x1ad6f30_0 .var "data_reg", 31 0;
E_0x1ad6970 .event edge, v0x1ad69a0_0, v0x1ad6e00_0, v0x1ad4740_0;
L_0x1adfd60 .cmp/eq 32, v0x1ad6f30_0, C4<00000000000000000000000000000000>;
L_0x1ae03c0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1adfd60, C4<>;
S_0x1ad5ad0 .scope module, "Data_Memory" "Data_Memory" 3 115, 13 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1ae0770 .functor XNOR 1, v0x1ad26b0_0, C4<1>, C4<0>, C4<0>;
L_0x1ae0540 .functor XNOR 1, L_0x1ae09a0, C4<0>, C4<0>, C4<0>;
v0x1ad5bc0_0 .net "MemRead_i", 0 0, v0x1ad26b0_0; 1 drivers
v0x1ad5c70_0 .net "MemWrite_i", 0 0, v0x1ad2890_0; 1 drivers
v0x1ad5d20_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1ad5da0_0 .net *"_s10", 0 0, L_0x1ae0540; 1 drivers
v0x1ad5e50_0 .net *"_s12", 23 0, C4<000000000000000000000000>; 1 drivers
v0x1ad5ed0_0 .net *"_s14", 23 0, C4<000000000000000000000001>; 1 drivers
v0x1ad5f90_0 .net *"_s16", 23 0, L_0x1ae0a80; 1 drivers
v0x1ad6010_0 .net *"_s18", 7 0, L_0x1ae0dd0; 1 drivers
v0x1ad6100_0 .net *"_s2", 0 0, L_0x1ae0770; 1 drivers
v0x1ad61a0_0 .net *"_s20", 31 0, L_0x1ae0e70; 1 drivers
v0x1ad6240_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1ad62e0_0 .net *"_s4", 7 0, L_0x1ae0870; 1 drivers
v0x1ad6380_0 .net *"_s7", 0 0, L_0x1ae09a0; 1 drivers
v0x1ad6420_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1ad6540_0 .alias "addr_i", 31 0, v0x1adb970_0;
v0x1ad65c0_0 .alias "clk_i", 0 0, v0x1adbc50_0;
v0x1ad64a0_0 .net "data_i", 31 0, v0x1ad2d50_0; 1 drivers
v0x1ad6760_0 .net "data_o", 31 0, L_0x1ae0ff0; 1 drivers
v0x1ad6640 .array "memory", 31 0, 7 0;
L_0x1ae0870 .array/port v0x1ad6640, v0x1ad2300_0;
L_0x1ae09a0 .part L_0x1ae0870, 7, 1;
L_0x1ae0a80 .functor MUXZ 24, C4<000000000000000000000001>, C4<000000000000000000000000>, L_0x1ae0540, C4<>;
L_0x1ae0dd0 .array/port v0x1ad6640, v0x1ad2300_0;
L_0x1ae0e70 .concat [ 8 24 0 0], L_0x1ae0dd0, L_0x1ae0a80;
L_0x1ae0ff0 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x1ae0e70, L_0x1ae0770, C4<>;
S_0x1ad55f0 .scope module, "MUX_MemtoReg" "MUX32" 3 125, 8 1, S_0x1a45fd0;
 .timescale 0 0;
L_0x1ae0c10 .functor XNOR 1, v0x1ad1800_0, C4<0>, C4<0>, C4<0>;
v0x1ad56e0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1ad57a0_0 .net *"_s2", 0 0, L_0x1ae0c10; 1 drivers
v0x1ad5840_0 .net "data1_i", 31 0, v0x1ad1610_0; 1 drivers
v0x1ad58f0_0 .net "data2_i", 31 0, v0x1ad2020_0; 1 drivers
v0x1ad59d0_0 .alias "data_o", 31 0, v0x1ad7e10_0;
v0x1ad5a50_0 .net "select_i", 0 0, v0x1ad1800_0; 1 drivers
L_0x1ae1380 .functor MUXZ 32, v0x1ad2020_0, v0x1ad1610_0, L_0x1ae0c10, C4<>;
S_0x1ad4e50 .scope module, "IF_ID" "IF_ID" 3 133, 14 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1ad5200_0 .alias "PC_i", 31 0, v0x1adbe20_0;
v0x1ad52a0_0 .net "PC_o", 31 0, v0x1ad5350_0; 1 drivers
v0x1ad5350_0 .var "PC_reg", 31 0;
v0x1ad53d0_0 .alias "clk_i", 0 0, v0x1adbc50_0;
v0x1ad5450_0 .alias "inst_i", 31 0, v0x1ad8830_0;
v0x1ad54f0_0 .alias "inst_o", 31 0, v0x1adbd50_0;
v0x1ad5570_0 .var "inst_reg", 31 0;
S_0x1ad3650 .scope module, "ID_EX" "ID_EX" 3 142, 15 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1ad3740_0 .alias "ALUOp_i", 1 0, v0x1ad9cc0_0;
v0x1ad37c0_0 .alias "ALUOp_o", 1 0, v0x1ad9a40_0;
v0x1ad3840_0 .var "ALUOp_reg", 1 0;
v0x1ad38e0_0 .alias "ALUSrc_i", 0 0, v0x1ad9e10_0;
v0x1ad3990_0 .alias "ALUSrc_o", 0 0, v0x1ad73b0_0;
v0x1ad3a30_0 .var "ALUSrc_reg", 0 0;
v0x1ad3ad0_0 .alias "Branch_i", 0 0, v0x1ad9ec0_0;
v0x1ad3b70_0 .net "Branch_o", 0 0, v0x1ad3bf0_0; 1 drivers
v0x1ad3bf0_0 .var "Branch_reg", 0 0;
v0x1ad3c70_0 .alias "MemRead_i", 0 0, v0x1ad9fa0_0;
v0x1ad3d10_0 .net "MemRead_o", 0 0, v0x1ad3dc0_0; 1 drivers
v0x1ad3dc0_0 .var "MemRead_reg", 0 0;
v0x1ad3e40_0 .alias "MemWrite_i", 0 0, v0x1ada050_0;
v0x1ad3ee0_0 .net "MemWrite_o", 0 0, v0x1ad4010_0; 1 drivers
v0x1ad4010_0 .var "MemWrite_reg", 0 0;
v0x1ad4090_0 .alias "MemtoReg_i", 0 0, v0x1ada110_0;
v0x1ad3f60_0 .net "MemtoReg_o", 0 0, v0x1ad41f0_0; 1 drivers
v0x1ad41f0_0 .var "MemtoReg_reg", 0 0;
v0x1ad4110_0 .alias "PC_i", 31 0, v0x1ad52a0_0;
v0x1ad4330_0 .alias "PC_o", 31 0, v0x1ad8ef0_0;
v0x1ad4290_0 .var "PC_reg", 31 0;
v0x1ad4480_0 .net "RDaddr_i", 4 0, L_0x1ae1e60; 1 drivers
v0x1ad43d0_0 .net "RDaddr_o", 4 0, v0x1ad45f0_0; 1 drivers
v0x1ad45f0_0 .var "RDaddr_reg", 4 0;
v0x1ad4500_0 .alias "RSdata_i", 31 0, v0x1ad7f40_0;
v0x1ad4740_0 .alias "RSdata_o", 31 0, v0x1ad6d80_0;
v0x1ad4670_0 .var "RSdata_reg", 31 0;
v0x1ad48a0_0 .alias "RTdata_i", 31 0, v0x1ad80a0_0;
v0x1ad47c0_0 .alias "RTdata_o", 31 0, v0x1adb9f0_0;
v0x1ad4a10_0 .var "RTdata_reg", 31 0;
v0x1ad4920_0 .alias "RegWrite_i", 0 0, v0x1ada310_0;
v0x1ad4b90_0 .net "RegWrite_o", 0 0, v0x1ad4a90_0; 1 drivers
v0x1ad4a90_0 .var "RegWrite_reg", 0 0;
v0x1ad4b10_0 .alias "clk_i", 0 0, v0x1adbc50_0;
v0x1ad4d30_0 .alias "imm_i", 31 0, v0x1ad7b20_0;
v0x1ad4db0_0 .alias "imm_o", 31 0, v0x1adbcd0_0;
v0x1ad4c10_0 .var "imm_reg", 31 0;
v0x1ad4cb0_0 .alias "inst_i", 31 0, v0x1adbd50_0;
v0x1ad4f90_0 .alias "inst_o", 31 0, v0x1ad9af0_0;
v0x1ad5030_0 .var "inst_reg", 31 0;
S_0x1ad2150 .scope module, "EX_MEM" "EX_MEM" 3 173, 16 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1ad1ee0_0 .alias "ALUResult_i", 31 0, v0x1ad6e80_0;
v0x1ad2280_0 .alias "ALUResult_o", 31 0, v0x1adb970_0;
v0x1ad2300_0 .var "ALUResult_reg", 31 0;
v0x1ad2380_0 .alias "Branch_i", 0 0, v0x1ad3b70_0;
v0x1ad2430_0 .alias "Branch_o", 0 0, v0x1adbba0_0;
v0x1ad24d0_0 .var "Branch_reg", 0 0;
v0x1ad2570_0 .alias "MemRead_i", 0 0, v0x1ad3d10_0;
v0x1ad2610_0 .alias "MemRead_o", 0 0, v0x1ad5bc0_0;
v0x1ad26b0_0 .var "MemRead_reg", 0 0;
v0x1ad2750_0 .alias "MemWrite_i", 0 0, v0x1ad3ee0_0;
v0x1ad27f0_0 .alias "MemWrite_o", 0 0, v0x1ad5c70_0;
v0x1ad2890_0 .var "MemWrite_reg", 0 0;
v0x1ad2930_0 .alias "MemtoReg_i", 0 0, v0x1ad3f60_0;
v0x1ad29d0_0 .net "MemtoReg_o", 0 0, v0x1ad2ad0_0; 1 drivers
v0x1ad2ad0_0 .var "MemtoReg_reg", 0 0;
v0x1ad2b50_0 .alias "RDaddr_i", 4 0, v0x1ad43d0_0;
v0x1ad2a50_0 .net "RDaddr_o", 4 0, v0x1ad2cb0_0; 1 drivers
v0x1ad2cb0_0 .var "RDaddr_reg", 4 0;
v0x1ad2bd0_0 .alias "RTdata_i", 31 0, v0x1adb9f0_0;
v0x1ad2df0_0 .alias "RTdata_o", 31 0, v0x1ad64a0_0;
v0x1ad2d50_0 .var "RTdata_reg", 31 0;
v0x1ad2f40_0 .alias "RegWrite_i", 0 0, v0x1ad4b90_0;
v0x1ad2e90_0 .net "RegWrite_o", 0 0, v0x1ad30b0_0; 1 drivers
v0x1ad30b0_0 .var "RegWrite_reg", 0 0;
v0x1ad2fc0_0 .alias "clk_i", 0 0, v0x1adbc50_0;
v0x1ad3200_0 .alias "sum_i", 31 0, v0x1ad9010_0;
v0x1ad3130_0 .alias "sum_o", 31 0, v0x1ad8be0_0;
v0x1ad3360_0 .var "sum_reg", 31 0;
v0x1ad3280_0 .alias "zero_i", 0 0, v0x1ad6a60_0;
v0x1ad34d0_0 .alias "zero_o", 0 0, v0x1adc0e0_0;
v0x1ad33e0_0 .var "zero_reg", 31 0;
L_0x1ae2070 .part v0x1ad33e0_0, 0, 1;
S_0x1a432b0 .scope module, "MEM_WB" "MEM_WB" 3 198, 17 1, S_0x1a45fd0;
 .timescale 0 0;
v0x1a89a70_0 .alias "ALUResult_i", 31 0, v0x1adb970_0;
v0x1ad1570_0 .alias "ALUResult_o", 31 0, v0x1ad5840_0;
v0x1ad1610_0 .var "ALUResult_reg", 31 0;
v0x1ad16b0_0 .alias "MemtoReg_i", 0 0, v0x1ad29d0_0;
v0x1ad1760_0 .alias "MemtoReg_o", 0 0, v0x1ad5a50_0;
v0x1ad1800_0 .var "MemtoReg_reg", 0 0;
v0x1ad18e0_0 .alias "RDaddr_i", 4 0, v0x1ad2a50_0;
v0x1ad1980_0 .alias "RDaddr_o", 4 0, v0x1ad7d70_0;
v0x1ad1a70_0 .var "RDaddr_reg", 4 0;
v0x1ad1b10_0 .alias "RegWrite_i", 0 0, v0x1ad2e90_0;
v0x1ad1c10_0 .alias "RegWrite_o", 0 0, v0x1ad8120_0;
v0x1ad1cb0_0 .var "RegWrite_reg", 0 0;
v0x1ad1dc0_0 .alias "clk_i", 0 0, v0x1adbc50_0;
v0x1ad1e60_0 .alias "mem_i", 31 0, v0x1ad6760_0;
v0x1ad1f80_0 .alias "mem_o", 31 0, v0x1ad58f0_0;
v0x1ad2020_0 .var "mem_reg", 31 0;
E_0x1aa01b0 .event posedge, v0x1ad1dc0_0;
    .scope S_0x1ad9ba0;
T_0 ;
    %wait E_0x1ad9c90;
    %load/v 8, v0x1ada290_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/0xz  T_0.0, 4;
    %movi 8, 2, 2;
    %set/v v0x1ad9d90_0, 8, 2;
    %set/v v0x1ada1c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1ada290_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/0xz  T_0.2, 4;
    %set/v v0x1ad9d90_0, 1, 2;
    %set/v v0x1ada1c0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x1ada290_0, 7;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_0.4, 4;
    %set/v v0x1ad9d90_0, 0, 2;
    %set/v v0x1ada1c0_0, 1, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x1ada290_0, 7;
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_0.6, 4;
    %set/v v0x1ad9d90_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %load/v 8, v0x1ada290_0, 7;
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_0.8, 4;
    %movi 8, 1, 2;
    %set/v v0x1ad9d90_0, 8, 2;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1ad9790;
T_1 ;
    %wait E_0x1ad9880;
    %load/v 8, v0x1ad9a40_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_1.0, 4;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x1ad9af0_0, 3;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 3;
T_1.3 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x1ad9af0_0, 7;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 7;
T_1.7 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 2, 4;
    %set/v v0x1ad99c0_0, 8, 4;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 8, v0x1ad9af0_0, 7;
    %jmp T_1.11;
T_1.10 ;
    %mov 8, 2, 7;
T_1.11 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_1.12, 4;
    %movi 8, 6, 4;
    %set/v v0x1ad99c0_0, 8, 4;
    %jmp T_1.13;
T_1.12 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 8, v0x1ad9af0_0, 7;
    %jmp T_1.15;
T_1.14 ;
    %mov 8, 2, 7;
T_1.15 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_1.16, 4;
    %movi 8, 7, 4;
    %set/v v0x1ad99c0_0, 8, 4;
T_1.16 ;
T_1.13 ;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.18, 4;
    %load/x1p 8, v0x1ad9af0_0, 3;
    %jmp T_1.19;
T_1.18 ;
    %mov 8, 2, 3;
T_1.19 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_1.20, 4;
    %set/v v0x1ad99c0_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.22, 4;
    %load/x1p 8, v0x1ad9af0_0, 3;
    %jmp T_1.23;
T_1.22 ;
    %mov 8, 2, 3;
T_1.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_1.24, 4;
    %movi 8, 1, 4;
    %set/v v0x1ad99c0_0, 8, 4;
T_1.24 ;
T_1.21 ;
T_1.5 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1ad9a40_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad9a40_0, 2;
    %cmpi/u 9, 0, 2;
    %or 8, 4, 1;
    %jmp/0xz  T_1.26, 8;
    %movi 8, 2, 4;
    %set/v v0x1ad99c0_0, 8, 4;
    %jmp T_1.27;
T_1.26 ;
    %load/v 8, v0x1ad9a40_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.28, 4;
    %movi 8, 6, 4;
    %set/v v0x1ad99c0_0, 8, 4;
T_1.28 ;
T_1.27 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1ad9350;
T_2 ;
    %wait E_0x1ad9440;
    %load/v 8, v0x1ad9660_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad95e0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1ad9710_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x1ad9530_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad95e0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x1ad95e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad95e0_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ad7c80;
T_3 ;
    %wait E_0x1aa01b0;
    %load/v 8, v0x1ad8120_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1ad7e10_0, 32;
    %ix/getv 3, v0x1ad7d70_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1ad8380, 0, 8;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ad7430;
T_4 ;
    %wait E_0x1ad7520;
    %load/v 8, v0x1ad7a00_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 19, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad7a00_0, 7; Select 7 out of 32 bits
    %mov 16, 0, 1;
    %cmpi/u 9, 11, 8;
    %or 8, 4, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.2, 4;
    %load/x1p 8, v0x1ad7a00_0, 12;
    %jmp T_4.3;
T_4.2 ;
    %mov 8, 2, 12;
T_4.3 ;
; Save base=8 wid=12 in lookaside.
    %set/v v0x1ad7ba0_0, 8, 12;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1ad7a00_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_4.4, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 8, v0x1ad7a00_0, 5;
    %jmp T_4.7;
T_4.6 ;
    %mov 8, 2, 5;
T_4.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1ad7ba0_0, 8, 5;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.8, 4;
    %load/x1p 8, v0x1ad7a00_0, 7;
    %jmp T_4.9;
T_4.8 ;
    %mov 8, 2, 7;
T_4.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 5, 0;
    %set/x0 v0x1ad7ba0_0, 8, 7;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v0x1ad7a00_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_4.10, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.12, 4;
    %load/x1p 8, v0x1ad7a00_0, 4;
    %jmp T_4.13;
T_4.12 ;
    %mov 8, 2, 4;
T_4.13 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1ad7ba0_0, 8, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.14, 4;
    %load/x1p 8, v0x1ad7a00_0, 6;
    %jmp T_4.15;
T_4.14 ;
    %mov 8, 2, 6;
T_4.15 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 4, 0;
    %set/x0 v0x1ad7ba0_0, 8, 6;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.16, 4;
    %load/x1p 8, v0x1ad7a00_0, 1;
    %jmp T_4.17;
T_4.16 ;
    %mov 8, 2, 1;
T_4.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 10, 0;
    %set/x0 v0x1ad7ba0_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.18, 4;
    %load/x1p 8, v0x1ad7a00_0, 1;
    %jmp T_4.19;
T_4.18 ;
    %mov 8, 2, 1;
T_4.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 11, 0;
    %set/x0 v0x1ad7ba0_0, 8, 1;
T_4.10 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1ad6880;
T_5 ;
    %wait E_0x1ad6970;
    %load/v 8, v0x1ad69a0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/v 8, v0x1ad6d80_0, 32;
    %load/v 40, v0x1ad6e00_0, 32;
    %add 8, 40, 32;
    %set/v v0x1ad6f30_0, 8, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/v 8, v0x1ad6d80_0, 32;
    %load/v 40, v0x1ad6e00_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1ad6f30_0, 8, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/v 8, v0x1ad6d80_0, 32;
    %load/v 40, v0x1ad6e00_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1ad6f30_0, 8, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/v 8, v0x1ad6d80_0, 32;
    %load/v 40, v0x1ad6e00_0, 32;
    %and 8, 40, 32;
    %set/v v0x1ad6f30_0, 8, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v0x1ad6d80_0, 32;
    %load/v 40, v0x1ad6e00_0, 32;
    %or 8, 40, 32;
    %set/v v0x1ad6f30_0, 8, 32;
    %jmp T_5.5;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ad5ad0;
T_6 ;
    %wait E_0x1aa01b0;
    %load/v 8, v0x1ad5c70_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1ad64a0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1ad6540_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1ad6640, 0, 8;
t_1 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ad4e50;
T_7 ;
    %wait E_0x1aa01b0;
    %load/v 8, v0x1ad5200_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad5350_0, 0, 8;
    %load/v 8, v0x1ad5450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad5570_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ad3650;
T_8 ;
    %wait E_0x1aa01b0;
    %load/v 8, v0x1ad4110_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad4290_0, 0, 8;
    %load/v 8, v0x1ad4cb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad5030_0, 0, 8;
    %load/v 8, v0x1ad4500_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad4670_0, 0, 8;
    %load/v 8, v0x1ad48a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad4a10_0, 0, 8;
    %load/v 8, v0x1ad4d30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad4c10_0, 0, 8;
    %load/v 8, v0x1ad4480_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1ad45f0_0, 0, 8;
    %load/v 8, v0x1ad3740_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1ad3840_0, 0, 8;
    %load/v 8, v0x1ad38e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad3a30_0, 0, 8;
    %load/v 8, v0x1ad3ad0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad3bf0_0, 0, 8;
    %load/v 8, v0x1ad3c70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad3dc0_0, 0, 8;
    %load/v 8, v0x1ad3e40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad4010_0, 0, 8;
    %load/v 8, v0x1ad4920_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad4a90_0, 0, 8;
    %load/v 8, v0x1ad4090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad41f0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1ad2150;
T_9 ;
    %wait E_0x1aa01b0;
    %load/v 8, v0x1ad3200_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad3360_0, 0, 8;
    %load/v 8, v0x1ad1ee0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad2300_0, 0, 8;
    %load/v 8, v0x1ad3280_0, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad33e0_0, 0, 8;
    %load/v 8, v0x1ad2bd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad2d50_0, 0, 8;
    %load/v 8, v0x1ad2b50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1ad2cb0_0, 0, 8;
    %load/v 8, v0x1ad2380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad24d0_0, 0, 8;
    %load/v 8, v0x1ad2570_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad26b0_0, 0, 8;
    %load/v 8, v0x1ad2750_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad2890_0, 0, 8;
    %load/v 8, v0x1ad2f40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad30b0_0, 0, 8;
    %load/v 8, v0x1ad2930_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad2ad0_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1a432b0;
T_10 ;
    %wait E_0x1aa01b0;
    %load/v 8, v0x1ad1e60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad2020_0, 0, 8;
    %load/v 8, v0x1a89a70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad1610_0, 0, 8;
    %load/v 8, v0x1ad18e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1ad1a70_0, 0, 8;
    %load/v 8, v0x1ad1b10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad1cb0_0, 0, 8;
    %load/v 8, v0x1ad16b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ad1800_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1aa4270;
T_11 ;
    %delay 25, 0;
    %load/v 8, v0x1adc190_0, 1;
    %inv 8, 1;
    %set/v v0x1adc190_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1aa4270;
T_12 ;
    %set/v v0x1adc320_0, 0, 32;
    %set/v v0x1adc520_0, 0, 32;
    %set/v v0x1adc3a0_0, 0, 32;
    %set/v v0x1adc420_0, 0, 32;
T_12.0 ;
    %load/v 8, v0x1adc420_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 3, v0x1adc420_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ad88b0, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1adc420_0, 32;
    %set/v v0x1adc420_0, 8, 32;
    %jmp T_12.0;
T_12.1 ;
    %set/v v0x1adc420_0, 0, 32;
T_12.2 ;
    %load/v 8, v0x1adc420_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.3, 5;
    %ix/getv/s 3, v0x1adc420_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ad6640, 0, 8;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1adc420_0, 32;
    %set/v v0x1adc420_0, 8, 32;
    %jmp T_12.2;
T_12.3 ;
    %set/v v0x1adc420_0, 0, 32;
T_12.4 ;
    %load/v 8, v0x1adc420_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.5, 5;
    %ix/getv/s 3, v0x1adc420_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ad8380, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1adc420_0, 32;
    %set/v v0x1adc420_0, 8, 32;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call 2 38 "$readmemb", "instruction.txt", v0x1ad88b0;
    %vpi_func 2 41 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x1adc4a0_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1ad6640, 8, 8;
    %set/v v0x1adc190_0, 1, 1;
    %set/v v0x1ad66d0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x1ad66d0_0, 1, 1;
    %end;
    .thread T_12;
    .scope S_0x1aa4270;
T_13 ;
    %wait E_0x1aa01b0;
    %load/v 8, v0x1adc320_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 59 "$stop";
T_13.0 ;
    %vpi_call 2 66 "$fdisplay", v0x1adc4a0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x1adc320_0, v0x1ad66d0_0, v0x1adc520_0, v0x1adc3a0_0, v0x1ad95e0_0;
    %vpi_call 2 69 "$fdisplay", v0x1adc4a0_0, "Registers";
    %vpi_call 2 70 "$fdisplay", v0x1adc4a0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x1ad8380, 0>, &A<v0x1ad8380, 8>, &A<v0x1ad8380, 16>, &A<v0x1ad8380, 24>;
    %vpi_call 2 71 "$fdisplay", v0x1adc4a0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x1ad8380, 1>, &A<v0x1ad8380, 9>, &A<v0x1ad8380, 17>, &A<v0x1ad8380, 25>;
    %vpi_call 2 72 "$fdisplay", v0x1adc4a0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x1ad8380, 2>, &A<v0x1ad8380, 10>, &A<v0x1ad8380, 18>, &A<v0x1ad8380, 26>;
    %vpi_call 2 73 "$fdisplay", v0x1adc4a0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x1ad8380, 3>, &A<v0x1ad8380, 11>, &A<v0x1ad8380, 19>, &A<v0x1ad8380, 27>;
    %vpi_call 2 74 "$fdisplay", v0x1adc4a0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x1ad8380, 4>, &A<v0x1ad8380, 12>, &A<v0x1ad8380, 20>, &A<v0x1ad8380, 28>;
    %vpi_call 2 75 "$fdisplay", v0x1adc4a0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x1ad8380, 5>, &A<v0x1ad8380, 13>, &A<v0x1ad8380, 21>, &A<v0x1ad8380, 29>;
    %vpi_call 2 76 "$fdisplay", v0x1adc4a0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x1ad8380, 6>, &A<v0x1ad8380, 14>, &A<v0x1ad8380, 22>, &A<v0x1ad8380, 30>;
    %vpi_call 2 77 "$fdisplay", v0x1adc4a0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x1ad8380, 7>, &A<v0x1ad8380, 15>, &A<v0x1ad8380, 23>, &A<v0x1ad8380, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 80 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 81 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 82 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 83 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 84 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 85 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 86 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1ad6640, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1ad6640, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1ad6640, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1ad6640, 8;
    %vpi_call 2 87 "$fdisplay", v0x1adc4a0_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 89 "$fdisplay", v0x1adc4a0_0, "\012";
    %load/v 8, v0x1adc320_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1adc320_0, 8, 32;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "ALU_Control.v";
    "PC.v";
    "Adder.v";
    "MUX32.v";
    "Instruction_Memory.v";
    "Registers.v";
    "Sign_Extend.v";
    "ALU.v";
    "Data_Memory.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
