============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 21 2019  04:33:36 pm
  Module:                 FME_PIPE_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                         Module                     Cells  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_2                                                                                      26976     135642     61217       196859 
  U_buffer                                       buffer_shift                                   12282      67790     29670        97460 
  U_inter                                        interpolation_bit_width10                      12909      57289     24664        81954 
    PUs[8].U_F2_U_1                              A1_bit_width10_506                               255       1107       456         1563 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3173                        82        382       131          513 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3140                        81        360       133          494 
      U_S2_add_18_10                             add_signed_2442_3206                              79        327       133          459 
    PUs[10].U_F2_U_1                             A1_bit_width10_504                               256       1101       458         1559 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3142                        84        372       139          511 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3175                        80        367       128          495 
      U_S2_add_18_10                             add_signed_2442_3208                              80        327       135          462 
    PUs[1].U_F2_U_1                              A1_bit_width10_513                               257       1087       459         1547 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3166                        83        378       133          510 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3133                        82        348       136          483 
      U_S2_add_18_10                             add_signed_2442_3199                              80        329       135          464 
    PUs[7].U_F2_U_1                              A1_bit_width10_507                               253       1089       455         1544 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3172                        80        374       129          503 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3139                        81        357       134          491 
      U_S2_add_18_10                             add_signed_2442_3205                              79        321       133          454 
    PUs[5].U_F2_U_1                              A1_bit_width10_509                               253       1090       453         1544 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3170                        80        376       128          505 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3137                        81        355       134          489 
      U_S2_add_18_10                             add_signed_2442_3203                              80        327       135          461 
    PUs[11].U_F2_U_1                             A1_bit_width10_503                               252       1084       452         1536 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3143                        82        366       136          501 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3176                        79        362       127          489 
      U_S2_add_18_10                             add_signed_2442_3209                              79        322       133          455 
    PUs[6].U_F2_U_1                              A1_bit_width10_508                               251       1086       450         1536 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3138                        79        359       130          489 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3171                        80        360       129          489 
      U_S2_add_18_10                             add_signed_2442_3204                              80        334       135          469 
    PUs[0].U_F2_U_1                              A1_bit_width10                                   251       1081       450         1531 
      addinc_U_S0_add_18_16                      add_signed_carry_4272                             79        371       127          498 
      addinc_U_S1_add_18_16                      add_signed_carry_4269                             82        355       136          491 
      U_S2_add_18_10                             add_signed_2442                                   79        324       134          459 
    PUs[14].U_F2_U_1                             A1_bit_width10_500                               250       1077       450         1527 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3146                        81        362       134          496 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3179                        80        366       130          496 
      U_S2_add_18_10                             add_signed_2442_3212                              78        318       131          449 
    PUs[9].U_F2_U_1                              A1_bit_width10_505                               249       1080       447         1527 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3174                        78        365       125          490 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3141                        80        357       132          489 
      U_S2_add_18_10                             add_signed_2442_3207                              79        323       133          456 
    PUs[13].U_F2_U_1                             A1_bit_width10_501                               250       1077       448         1525 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3145                        79        356       130          486 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3178                        79        359       127          486 
      U_S2_add_18_10                             add_signed_2442_3211                              80        328       135          462 
    PUs[12].U_F2_U_1                             A1_bit_width10_502                               249       1076       447         1523 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3177                        79        363       127          490 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3144                        79        354       130          484 
      U_S2_add_18_10                             add_signed_2442_3210                              79        326       133          458 
    PUs[4].U_F2_U_1                              A1_bit_width10_510                               247       1062       444         1506 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3169                        78        359       126          485 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3136                        80        348       132          480 
      U_S2_add_18_10                             add_signed_2442_3202                              78        324       131          456 
    PUs[15].U_F2_U_1                             A1_bit_width10_499                               245       1054       440         1495 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3180                        77        357       125          481 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3147                        79        347       130          477 
      U_S2_add_18_10                             add_signed_2442_3213                              78        320       131          452 
    PUs[3].U_F2_U_1                              A1_bit_width10_511                               245       1053       440         1493 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3168                        78        360       126          486 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3135                        77        338       126          464 
      U_S2_add_18_10                             add_signed_2442_3201                              78        321       131          453 
    PUs[2].U_F2_U_1                              A1_bit_width10_512                               244       1044       439         1483 
      addinc_U_S0_add_18_16                      add_signed_carry_4272_3167                        77        359       125          484 
      addinc_U_S1_add_18_16                      add_signed_carry_4269_3134                        77        336       126          462 
      U_S2_add_18_10                             add_signed_2442_3200                              78        316       131          448 
    csa_tree_PUs_5__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_5__U_F2_U_S1_add_18_10_group_2       95        370       179          549 
    csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_2       95        370       179          549 
    csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_2       95        370       179          549 
    csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_2       95        370       179          549 
    csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_2       95        370       179          549 
    csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_2      95        354       179          533 
    csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_2      95        354       179          533 
    csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_2      95        354       179          533 
    csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_2      95        354       179          533 
    csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_2      95        354       179          533 
    csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_2       92        341       173          513 
    addinc_PUs[15].U_F2_U_0_U_S0_add_18_16       add_signed_carry_4272_3163                        82        378       132          510 
    addinc_PUs[9].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3157                        82        374       131          505 
    addinc_PUs[2].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3150                        83        373       132          504 
    addinc_PUs[1].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3116                        82        367       136          502 
    addinc_PUs[8].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3156                        80        370       129          499 
    addinc_PUs[7].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3155                        80        370       129          499 
    addinc_PUs[12].U_F2_U_0_U_S0_add_18_16       add_signed_carry_4272_3160                        81        368       130          498 
    addinc_PUs[11].U_F2_U_0_U_S0_add_18_16       add_signed_carry_4272_3159                        81        368       129          498 
    addinc_PUs[6].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3154                        80        369       127          497 
    addinc_PUs[10].U_F2_U_0_U_S0_add_18_16       add_signed_carry_4272_3158                        78        371       125          496 
    addinc_PUs[12].U_F2_U_0_U_S1_add_18_16       add_signed_carry_4269_3127                        82        360       135          495 
    addinc_PUs[5].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3153                        79        366       128          494 
    addinc_PUs[2].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3117                        81        359       134          493 
    addinc_PUs[11].U_F2_U_0_U_S1_add_18_16       add_signed_carry_4269_3126                        81        358       134          492 
    csa_tree_PUs_16__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_16__U_F2_U_S1_add_18_10_group_2      93        317       175          492 
    csa_tree_PUs_15__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_15__U_F2_U_S1_add_18_10_group_2      93        317       175          492 
    csa_tree_PUs_14__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_14__U_F2_U_S1_add_18_10_group_2      93        317       175          492 
    csa_tree_PUs_13__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_13__U_F2_U_S1_add_18_10_group_2      93        317       175          492 
    csa_tree_PUs_12__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_12__U_F2_U_S1_add_18_10_group_2      93        317       175          492 
    csa_tree_PUs_11__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_11__U_F2_U_S1_add_18_10_group_2      93        317       175          492 
    csa_tree_PUs_10__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_10__U_F2_U_S1_add_18_10_group_2      93        317       175          492 
    csa_tree_PUs_9__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_9__U_F2_U_S1_add_18_10_group_2       93        317       175          492 
    csa_tree_PUs_8__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_8__U_F2_U_S1_add_18_10_group_2       93        317       175          492 
    csa_tree_PUs_7__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_7__U_F2_U_S1_add_18_10_group_2       93        317       175          492 
    csa_tree_PUs_6__U_F2_U_S1_add_18_10_groupi   csa_tree_PUs_6__U_F2_U_S1_add_18_10_group_2       93        317       175          492 
    csa_tree_PUs_16__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_16__U_F2_U_S21_add_18_10_group_2     93        317       175          491 
    csa_tree_PUs_15__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_15__U_F2_U_S21_add_18_10_group_2     93        317       175          491 
    csa_tree_PUs_14__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_14__U_F2_U_S21_add_18_10_group_2     93        317       175          491 
    csa_tree_PUs_13__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_13__U_F2_U_S21_add_18_10_group_2     93        317       175          491 
    csa_tree_PUs_12__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_12__U_F2_U_S21_add_18_10_group_2     93        317       175          491 
    csa_tree_PUs_11__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_11__U_F2_U_S21_add_18_10_group_2     93        317       175          491 
    csa_tree_PUs_10__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_10__U_F2_U_S21_add_18_10_group_2     93        317       175          491 
    csa_tree_PUs_9__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_9__U_F2_U_S21_add_18_10_group_2      93        317       175          491 
    csa_tree_PUs_8__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_8__U_F2_U_S21_add_18_10_group_2      93        317       175          491 
    csa_tree_PUs_7__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_7__U_F2_U_S21_add_18_10_group_2      93        317       175          491 
    csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_6__U_F2_U_S21_add_18_10_group_2      93        317       175          491 
    csa_tree_PUs_5__U_F2_U_S21_add_18_10_groupi  csa_tree_PUs_5__U_F2_U_S21_add_18_10_group_2      93        317       175          491 
    addinc_PUs[14].U_F2_U_0_U_S0_add_18_16       add_signed_carry_4272_3162                        80        362       128          491 
    addinc_PUs[16].U_F2_U_1_U_S0_add_18_16       add_signed_carry_4272_3165                        80        361       129          490 
    addinc_PUs[4].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3152                        80        361       129          490 
    addinc_PUs[1].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3149                        80        361       128          490 
    addinc_PUs[0].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3148                        78        362       126          489 
    addinc_PUs[16].U_F2_U_1_U_S1_add_18_16       add_signed_carry_4269_3132                        82        354       135          488 
    addinc_PUs[13].U_F2_U_0_U_S0_add_18_16       add_signed_carry_4272_3161                        78        363       125          488 
    addinc_PUs[6].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3121                        80        354       132          486 
    addinc_PUs[8].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3123                        80        353       132          485 
    addinc_PUs[3].U_F2_U_0_U_S0_add_18_16        add_signed_carry_4272_3151                        78        357       127          484 
    addinc_PUs[9].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3124                        80        352       131          484 
    addinc_PUs[10].U_F2_U_0_U_S1_add_18_16       add_signed_carry_4269_3125                        79        350       130          481 
    addinc_PUs[7].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3122                        79        351       129          480 
    addinc_PUs[16].U_F2_U_0_U_S0_add_18_16       add_signed_carry_4272_3164                        77        356       125          480 
    addinc_PUs[14].U_F2_U_0_U_S1_add_18_16       add_signed_carry_4269_3129                        78        350       128          479 
    addinc_PUs[15].U_F2_U_0_U_S1_add_18_16       add_signed_carry_4269_3130                        79        345       130          475 
    addinc_PUs[13].U_F2_U_0_U_S1_add_18_16       add_signed_carry_4269_3128                        78        347       128          475 
    addinc_PUs[5].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3120                        79        345       130          475 
    addinc_PUs[16].U_F2_U_0_U_S1_add_18_16       add_signed_carry_4269_3131                        78        344       128          472 
    addinc_PUs[0].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3115                        79        342       129          472 
    PUs[0].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3181                              80        331       136          467 
    PUs[11].U_F2_U_0_U_S2_add_18_10              add_signed_2442_3192                              81        329       136          465 
    addinc_PUs[4].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3119                        78        336       127          464 
    addinc_PUs[3].U_F2_U_0_U_S1_add_18_16        add_signed_carry_4269_3118                        77        337       126          463 
    PUs[14].U_F2_U_0_U_S2_add_18_10              add_signed_2442_3195                              79        329       133          462 
    PUs[6].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3187                              79        322       133          455 
    PUs[8].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3189                              79        321       133          455 
    PUs[16].U_F2_U_1_U_S2_add_18_10              add_signed_2442_3198                              79        320       134          454 
    PUs[15].U_F2_U_0_U_S2_add_18_10              add_signed_2442_3196                              78        322       131          453 
    PUs[9].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3190                              78        322       131          453 
    PUs[7].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3188                              78        322       131          453 
    PUs[16].U_F2_U_0_U_S2_add_18_10              add_signed_2442_3197                              78        320       131          451 
    PUs[4].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3185                              78        319       131          451 
    PUs[13].U_F2_U_0_U_S2_add_18_10              add_signed_2442_3194                              78        318       131          450 
    PUs[10].U_F2_U_0_U_S2_add_18_10              add_signed_2442_3191                              78        318       131          450 
    PUs[12].U_F2_U_0_U_S2_add_18_10              add_signed_2442_3193                              78        318       131          449 
    PUs[5].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3186                              78        317       131          447 
    PUs[1].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3182                              77        319       127          446 
    PUs[2].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3183                              77        317       127          444 
    PUs[3].U_F2_U_0_U_S2_add_18_10               add_signed_2442_3184                              76        308       125          434 
    PUs[16].U_F2_U_p4                            register_n_bit_width16_3049                       17        128         1          129 
    PUs[16].U_F2_U_p1                            register_n_bit_width16_3050                       17        128         1          129 
    PUs[15].U_F2_U_p4                            register_n_bit_width16_3051                       17        128         1          129 
    PUs[15].U_F2_U_p1                            register_n_bit_width16_3052                       17        128         1          129 
    PUs[14].U_F2_U_p4                            register_n_bit_width16_3053                       17        128         1          129 
    PUs[14].U_F2_U_p1                            register_n_bit_width16_3054                       17        128         1          129 
    PUs[13].U_F2_U_p4                            register_n_bit_width16_3055                       17        128         1          129 
    PUs[13].U_F2_U_p1                            register_n_bit_width16_3056                       17        128         1          129 
    PUs[12].U_F2_U_p4                            register_n_bit_width16_3057                       17        128         1          129 
    PUs[12].U_F2_U_p1                            register_n_bit_width16_3058                       17        128         1          129 
    PUs[11].U_F2_U_p4                            register_n_bit_width16_3059                       17        128         1          129 
    PUs[11].U_F2_U_p1                            register_n_bit_width16_3060                       17        128         1          129 
    PUs[10].U_F2_U_p4                            register_n_bit_width16_3061                       17        128         1          129 
    PUs[10].U_F2_U_p1                            register_n_bit_width16_3062                       17        128         1          129 
    PUs[9].U_F2_U_p4                             register_n_bit_width16_3063                       17        128         1          129 
    PUs[9].U_F2_U_p1                             register_n_bit_width16_3064                       17        128         1          129 
    PUs[8].U_F2_U_p4                             register_n_bit_width16_3065                       17        128         1          129 
    PUs[8].U_F2_U_p1                             register_n_bit_width16_3066                       17        128         1          129 
    PUs[7].U_F2_U_p4                             register_n_bit_width16_3067                       17        128         1          129 
    PUs[7].U_F2_U_p1                             register_n_bit_width16_3068                       17        128         1          129 
    PUs[6].U_F2_U_p4                             register_n_bit_width16_3069                       17        128         1          129 
    PUs[6].U_F2_U_p1                             register_n_bit_width16_3070                       17        128         1          129 
    PUs[5].U_F2_U_p4                             register_n_bit_width16_3071                       17        128         1          129 
    PUs[5].U_F2_U_p1                             register_n_bit_width16_3072                       17        128         1          129 
    PUs[4].U_F2_U_p4                             register_n_bit_width16_3073                       17        128         1          129 
    PUs[4].U_F2_U_p1                             register_n_bit_width16_3074                       17        128         1          129 
    PUs[3].U_F2_U_p4                             register_n_bit_width16_3075                       17        128         1          129 
    PUs[3].U_F2_U_p1                             register_n_bit_width16_3076                       17        128         1          129 
    PUs[2].U_F2_U_p4                             register_n_bit_width16_3077                       17        128         1          129 
    PUs[2].U_F2_U_p1                             register_n_bit_width16_3078                       17        128         1          129 
    PUs[1].U_F2_U_p4                             register_n_bit_width16_3079                       17        128         1          129 
    PUs[1].U_F2_U_p1                             register_n_bit_width16_3080                       17        128         1          129 
    PUs[0].U_F2_U_p4                             register_n_bit_width16_3081                       17        128         1          129 
    PUs[0].U_F2_U_p1                             register_n_bit_width16                            17        128         1          129 
    PUs[16].U_F2_U_p3                            register_n_bit_width16_5_3083                     14        113         0          113 
    PUs[16].U_F2_U_p2                            register_n_bit_width16_5_3100                     14        113         0          113 
    PUs[15].U_F2_U_p3                            register_n_bit_width16_5_3084                     14        113         0          113 
    PUs[15].U_F2_U_p2                            register_n_bit_width16_5_3101                     14        113         0          113 
    PUs[14].U_F2_U_p3                            register_n_bit_width16_5_3085                     14        113         0          113 
    PUs[14].U_F2_U_p2                            register_n_bit_width16_5_3102                     14        113         0          113 
    PUs[13].U_F2_U_p3                            register_n_bit_width16_5_3086                     14        113         0          113 
    PUs[13].U_F2_U_p2                            register_n_bit_width16_5_3103                     14        113         0          113 
    PUs[12].U_F2_U_p3                            register_n_bit_width16_5_3087                     14        113         0          113 
    PUs[12].U_F2_U_p2                            register_n_bit_width16_5_3104                     14        113         0          113 
    PUs[11].U_F2_U_p3                            register_n_bit_width16_5_3088                     14        113         0          113 
    PUs[11].U_F2_U_p2                            register_n_bit_width16_5_3105                     14        113         0          113 
    PUs[10].U_F2_U_p3                            register_n_bit_width16_5_3089                     14        113         0          113 
    PUs[10].U_F2_U_p2                            register_n_bit_width16_5_3106                     14        113         0          113 
    PUs[9].U_F2_U_p3                             register_n_bit_width16_5_3090                     14        113         0          113 
    PUs[9].U_F2_U_p2                             register_n_bit_width16_5_3107                     14        113         0          113 
    PUs[8].U_F2_U_p3                             register_n_bit_width16_5_3091                     14        113         0          113 
    PUs[8].U_F2_U_p2                             register_n_bit_width16_5_3108                     14        113         0          113 
    PUs[7].U_F2_U_p3                             register_n_bit_width16_5_3092                     14        113         0          113 
    PUs[7].U_F2_U_p2                             register_n_bit_width16_5_3109                     14        113         0          113 
    PUs[6].U_F2_U_p3                             register_n_bit_width16_5_3093                     14        113         0          113 
    PUs[6].U_F2_U_p2                             register_n_bit_width16_5_3110                     14        113         0          113 
    PUs[5].U_F2_U_p3                             register_n_bit_width16_5_3094                     14        113         0          113 
    PUs[5].U_F2_U_p2                             register_n_bit_width16_5_3111                     14        113         0          113 
    PUs[4].U_F2_U_p3                             register_n_bit_width16_5_3095                     14        113         0          113 
    PUs[4].U_F2_U_p2                             register_n_bit_width16_5_3112                     14        113         0          113 
    PUs[3].U_F2_U_p3                             register_n_bit_width16_5_3096                     14        113         0          113 
    PUs[3].U_F2_U_p2                             register_n_bit_width16_5_3113                     14        113         0          113 
    PUs[2].U_F2_U_p3                             register_n_bit_width16_5_3097                     14        113         0          113 
    PUs[2].U_F2_U_p2                             register_n_bit_width16_5_3114                     14        113         0          113 
    PUs[1].U_F2_U_p3                             register_n_bit_width16_5_3098                     14        113         0          113 
    PUs[1].U_F2_U_p2                             register_n_bit_width16_5                          14        113         0          113 
    PUs[0].U_F2_U_p3                             register_n_bit_width16_5_3082                     14        113         0          113 
    PUs[0].U_F2_U_p2                             register_n_bit_width16_5_3099                     14        113         0          113 
    PUs[16].U_F2_U_S10                           somador_n_np1_bit_width8_1341                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7957                            3         24         3           27 
    PUs[15].U_F2_U_S10                           somador_n_np1_bit_width8_1342                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7956                            3         24         3           27 
    PUs[14].U_F2_U_S10                           somador_n_np1_bit_width8_1343                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7955                            3         24         3           27 
    PUs[13].U_F2_U_S10                           somador_n_np1_bit_width8_1344                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7954                            3         24         3           27 
    PUs[12].U_F2_U_S10                           somador_n_np1_bit_width8_1345                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7953                            3         24         3           27 
    PUs[11].U_F2_U_S10                           somador_n_np1_bit_width8_1346                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7952                            3         24         3           27 
    PUs[10].U_F2_U_S10                           somador_n_np1_bit_width8_1347                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7951                            3         24         3           27 
    PUs[9].U_F2_U_S10                            somador_n_np1_bit_width8_1348                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7950                            3         24         3           27 
    PUs[8].U_F2_U_S10                            somador_n_np1_bit_width8_1349                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7949                            3         24         3           27 
    PUs[7].U_F2_U_S10                            somador_n_np1_bit_width8_1350                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7948                            3         24         3           27 
    PUs[6].U_F2_U_S10                            somador_n_np1_bit_width8_1351                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7947                            3         24         3           27 
    PUs[5].U_F2_U_S10                            somador_n_np1_bit_width8_1352                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7946                            3         24         3           27 
    PUs[4].U_F2_U_S10                            somador_n_np1_bit_width8_1353                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7945                            3         24         3           27 
    PUs[3].U_F2_U_S10                            somador_n_np1_bit_width8_1354                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7944                            3         24         3           27 
    PUs[2].U_F2_U_S10                            somador_n_np1_bit_width8_1355                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7943                            3         24         3           27 
    PUs[1].U_F2_U_S10                            somador_n_np1_bit_width8_1356                      3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry_7942                            3         24         3           27 
    PUs[0].U_F2_U_S10                            somador_n_np1_bit_width8                           3         24         3           27 
      addinc_add_41_28                           add_unsigned_carry                                 3         24         3           27 
  U_crtl                                         CRTL_bit_width10                                 100        532       191          723 
    inc_add_722_29                               increment_unsigned_22_23                           9         42         9           51 
    inc_add_707_29                               increment_unsigned_19_7991                         9         36         9           45 
    inc_add_692_29                               increment_unsigned_19                              9         36         9           45 
    lt_627_18                                    lt_signed_2428                                     2         10         1           12 
    lt_620_18                                    lt_signed_2430                                     2          9         1           10 
    lt_634_18                                    lt_signed_2426                                     2          7         1            9 
  clipping[15].U_clip                            clip8_bit_width10_904                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7967                               7         23         8           31 
  clipping[14].U_clip                            clip8_bit_width10_905                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7966                               7         23         8           31 
  clipping[12].U_clip                            clip8_bit_width10_906                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7965                               7         23         8           31 
  clipping[11].U_clip                            clip8_bit_width10_907                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7964                               7         23         8           31 
  clipping[9].U_clip                             clip8_bit_width10_908                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7963                               7         23         8           31 
  clipping[8].U_clip                             clip8_bit_width10_909                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7962                               7         23         8           31 
  clipping[6].U_clip                             clip8_bit_width10_910                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7961                               7         23         8           31 
  clipping[5].U_clip                             clip8_bit_width10_911                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7960                               7         23         8           31 
  clipping[3].U_clip                             clip8_bit_width10_912                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7959                               7         23         8           31 
  clipping[2].U_clip                             clip8_bit_width10_913                             15         48        14           62 
    gte_489_34                                   geq_signed_2224_7958                               7         23         8           31 
  clipping[0].U_clip                             clip8_bit_width10                                 15         48        14           62 
    gte_489_34                                   geq_signed_2224_7968                               7         23         8           31 
  clipping[50].U_clip_gte_489_34                 geq_signed_2224                                    7         23         8           31 
  clipping[48].U_clip_gte_489_34                 geq_signed_2224_7990                               7         23         8           31 
  clipping[47].U_clip_gte_489_34                 geq_signed_2224_7989                               7         23         8           31 
  clipping[45].U_clip_gte_489_34                 geq_signed_2224_7988                               7         23         8           31 
  clipping[44].U_clip_gte_489_34                 geq_signed_2224_7987                               7         23         8           31 
  clipping[42].U_clip_gte_489_34                 geq_signed_2224_7986                               7         23         8           31 
  clipping[41].U_clip_gte_489_34                 geq_signed_2224_7985                               7         23         8           31 
  clipping[39].U_clip_gte_489_34                 geq_signed_2224_7984                               7         23         8           31 
  clipping[38].U_clip_gte_489_34                 geq_signed_2224_7983                               7         23         8           31 
  clipping[36].U_clip_gte_489_34                 geq_signed_2224_7982                               7         23         8           31 
  clipping[35].U_clip_gte_489_34                 geq_signed_2224_7981                               7         23         8           31 
  clipping[33].U_clip_gte_489_34                 geq_signed_2224_7980                               7         23         8           31 
  clipping[32].U_clip_gte_489_34                 geq_signed_2224_7979                               7         23         8           31 
  clipping[30].U_clip_gte_489_34                 geq_signed_2224_7978                               7         23         8           31 
  clipping[29].U_clip_gte_489_34                 geq_signed_2224_7977                               7         23         8           31 
  clipping[27].U_clip_gte_489_34                 geq_signed_2224_7976                               7         23         8           31 
  clipping[26].U_clip_gte_489_34                 geq_signed_2224_7975                               7         23         8           31 
  clipping[24].U_clip_gte_489_34                 geq_signed_2224_7974                               7         23         8           31 
  clipping[23].U_clip_gte_489_34                 geq_signed_2224_7973                               7         23         8           31 
  clipping[21].U_clip_gte_489_34                 geq_signed_2224_7972                               7         23         8           31 
  clipping[20].U_clip_gte_489_34                 geq_signed_2224_7971                               7         23         8           31 
  clipping[18].U_clip_gte_489_34                 geq_signed_2224_7970                               7         23         8           31 
  clipping[17].U_clip_gte_489_34                 geq_signed_2224_7969                               7         23         8           31 
  clipping[49].U_clip                            clip8_bit_width10_1_914                            3          9         0            9 
  clipping[46].U_clip                            clip8_bit_width10_1_915                            3          9         0            9 
  clipping[43].U_clip                            clip8_bit_width10_1_916                            3          9         0            9 
  clipping[40].U_clip                            clip8_bit_width10_1_917                            3          9         0            9 
  clipping[37].U_clip                            clip8_bit_width10_1_918                            3          9         0            9 
  clipping[34].U_clip                            clip8_bit_width10_1_919                            3          9         0            9 
  clipping[31].U_clip                            clip8_bit_width10_1_920                            3          9         0            9 
  clipping[28].U_clip                            clip8_bit_width10_1_921                            3          9         0            9 
  clipping[25].U_clip                            clip8_bit_width10_1_922                            3          9         0            9 
  clipping[22].U_clip                            clip8_bit_width10_1_923                            3          9         0            9 
  clipping[19].U_clip                            clip8_bit_width10_1_924                            3          9         0            9 
  clipping[16].U_clip                            clip8_bit_width10_1_925                            3          9         0            9 
  clipping[13].U_clip                            clip8_bit_width10_1_926                            3          9         0            9 
  clipping[10].U_clip                            clip8_bit_width10_1_927                            3          9         0            9 
  clipping[7].U_clip                             clip8_bit_width10_1_928                            3          9         0            9 
  clipping[4].U_clip                             clip8_bit_width10_1_929                            3          9         0            9 
  clipping[1].U_clip                             clip8_bit_width10_1                                3          9         0            9 
