
;; Function rfftf (rfftf_)



rfftf

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={3d,1u} r1={3d,2u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={11d,1u} r18={1d} r19={1d} r20={1d,15u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={3d,1u} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} 
;;    total ref usage 156{99d,57u,0e} in 33{32 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  ENTRY (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])
        (reg:DI 5 di [ n ])) Test6.f08:90 62 {*movdi_internal_rex64}
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 r+0 S8 A64])
        (reg:DI 4 si [ r ])) Test6.f08:90 62 {*movdi_internal_rex64}
     (nil))

(insn 4 3 5 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])
        (reg:DI 1 dx [ wsave ])) Test6.f08:90 62 {*movdi_internal_rex64}
     (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 (set (reg/f:DI 71)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:92 62 {*movdi_internal_rex64}
     (nil))

(insn 9 8 10 2 (set (reg:SI 59 [ D.1848 ])
        (mem:SI (reg/f:DI 71) [0 *n_1(D)+0 S4 A32])) Test6.f08:92 64 {*movsi_internal}
     (nil))

(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 59 [ D.1848 ])
            (const_int 1 [0x1]))) Test6.f08:92 6 {*cmpsi_1}
     (nil))

(jump_insn 11 10 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 44)
            (pc))) Test6.f08:92 591 {*jcc_1}
     (nil)
 -> 44)
;; End of basic block 2 -> ( 4 3)


;; Succ edge  4
;; Succ edge  3 (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  2 (fallthru)
(code_label 15 11 16 3 2 "" [0 uses])

(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 (set (reg/f:DI 72)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 18 17 19 3 (set (reg:SI 60 [ D.1851 ])
        (mem:SI (reg/f:DI 72) [0 *n_1(D)+0 S4 A32])) Test6.f08:93 64 {*movsi_internal}
     (nil))

(insn 19 18 20 3 (parallel [
            (set (reg:SI 61 [ D.1852 ])
                (ashift:SI (reg:SI 60 [ D.1851 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 497 {*ashlsi3_1}
     (nil))

(insn 20 19 21 3 (parallel [
            (set (reg:SI 62 [ D.1853 ])
                (plus:SI (reg:SI 61 [ D.1852 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 252 {*addsi_1}
     (nil))

(insn 21 20 22 3 (set (reg:DI 63 [ D.1854 ])
        (sign_extend:DI (reg:SI 62 [ D.1853 ]))) Test6.f08:93 126 {*extendsidi2_rex64}
     (nil))

(insn 22 21 23 3 (parallel [
            (set (reg:DI 64 [ D.1855 ])
                (plus:DI (reg:DI 63 [ D.1854 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 253 {*adddi_1}
     (nil))

(insn 23 22 24 3 (parallel [
            (set (reg:DI 73)
                (ashift:DI (reg:DI 64 [ D.1855 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 498 {*ashldi3_1}
     (nil))

(insn 24 23 25 3 (parallel [
            (set (reg/f:DI 65 [ D.1856 ])
                (plus:DI (reg:DI 73)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 253 {*adddi_1}
     (nil))

(insn 25 24 26 3 (set (reg/f:DI 74)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 26 25 27 3 (set (reg:SI 66 [ D.1857 ])
        (mem:SI (reg/f:DI 74) [0 *n_1(D)+0 S4 A32])) Test6.f08:93 64 {*movsi_internal}
     (nil))

(insn 27 26 28 3 (parallel [
            (set (reg:SI 67 [ D.1858 ])
                (plus:SI (reg:SI 66 [ D.1857 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 252 {*addsi_1}
     (nil))

(insn 28 27 29 3 (set (reg:DI 68 [ D.1859 ])
        (sign_extend:DI (reg:SI 67 [ D.1858 ]))) Test6.f08:93 126 {*extendsidi2_rex64}
     (nil))

(insn 29 28 30 3 (parallel [
            (set (reg:DI 69 [ D.1860 ])
                (plus:DI (reg:DI 68 [ D.1859 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 253 {*adddi_1}
     (nil))

(insn 30 29 31 3 (parallel [
            (set (reg:DI 75)
                (ashift:DI (reg:DI 69 [ D.1860 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 498 {*ashldi3_1}
     (nil))

(insn 31 30 32 3 (parallel [
            (set (reg/f:DI 70 [ D.1861 ])
                (plus:DI (reg:DI 75)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:93 253 {*adddi_1}
     (nil))

(insn 32 31 33 3 (set (reg:DI 76)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 wsave+0 S8 A64])) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 33 32 34 3 (set (reg:DI 77)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 r+0 S8 A64])) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 34 33 35 3 (set (reg:DI 78)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 3 (set (reg:DI 37 r8)
        (reg/f:DI 65 [ D.1856 ])) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 36 35 37 3 (set (reg:DI 2 cx)
        (reg/f:DI 70 [ D.1861 ])) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 37 36 38 3 (set (reg:DI 1 dx)
        (reg:DI 76)) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 38 37 39 3 (set (reg:DI 4 si)
        (reg:DI 77)) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 39 38 40 3 (set (reg:DI 5 di)
        (reg:DI 78)) Test6.f08:93 62 {*movdi_internal_rex64}
     (nil))

(insn 40 39 41 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:93 66 {*movqi_internal}
     (nil))

(call_insn 41 40 46 3 (call (mem:QI (symbol_ref:DI ("rfftf1_") [flags 0x41]  <function_decl 0x7fc95ddfdc00 rfftf1>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:93 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                        (expr_list:REG_DEP_TRUE (use (reg:DI 37 r8))
                            (nil))))))))

(insn 46 41 44 3 (const_int 0 [0]) Test6.f08:94 -1
     (nil))
;; End of basic block 3 -> ( 4)


;; Succ edge  4 (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  3 (fallthru)
;; Pred edge  2
(code_label 44 46 45 4 1 "" [1 uses])

(note 45 44 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function rffti (rffti_)



rffti

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={2d} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={11d,1u} r18={1d} r19={1d} r20={1d,12u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 144{95d,49u,0e} in 28{27 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  ENTRY (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])
        (reg:DI 5 di [ n ])) Test6.f08:82 62 {*movdi_internal_rex64}
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 wsave+0 S8 A64])
        (reg:DI 4 si [ wsave ])) Test6.f08:82 62 {*movdi_internal_rex64}
     (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg/f:DI 71)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:84 62 {*movdi_internal_rex64}
     (nil))

(insn 8 7 9 2 (set (reg:SI 59 [ D.1833 ])
        (mem:SI (reg/f:DI 71) [0 *n_1(D)+0 S4 A32])) Test6.f08:84 64 {*movsi_internal}
     (nil))

(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 59 [ D.1833 ])
            (const_int 1 [0x1]))) Test6.f08:84 6 {*cmpsi_1}
     (nil))

(jump_insn 10 9 14 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 39)
            (pc))) Test6.f08:84 591 {*jcc_1}
     (nil)
 -> 39)
;; End of basic block 2 -> ( 4 3)


;; Succ edge  4
;; Succ edge  3 (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  2 (fallthru)
(code_label 14 10 15 3 5 "" [0 uses])

(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 (set (reg/f:DI 72)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:85 62 {*movdi_internal_rex64}
     (nil))

(insn 17 16 18 3 (set (reg:SI 60 [ D.1836 ])
        (mem:SI (reg/f:DI 72) [0 *n_1(D)+0 S4 A32])) Test6.f08:85 64 {*movsi_internal}
     (nil))

(insn 18 17 19 3 (parallel [
            (set (reg:SI 61 [ D.1837 ])
                (ashift:SI (reg:SI 60 [ D.1836 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 497 {*ashlsi3_1}
     (nil))

(insn 19 18 20 3 (parallel [
            (set (reg:SI 62 [ D.1838 ])
                (plus:SI (reg:SI 61 [ D.1837 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 252 {*addsi_1}
     (nil))

(insn 20 19 21 3 (set (reg:DI 63 [ D.1839 ])
        (sign_extend:DI (reg:SI 62 [ D.1838 ]))) Test6.f08:85 126 {*extendsidi2_rex64}
     (nil))

(insn 21 20 22 3 (parallel [
            (set (reg:DI 64 [ D.1840 ])
                (plus:DI (reg:DI 63 [ D.1839 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 253 {*adddi_1}
     (nil))

(insn 22 21 23 3 (parallel [
            (set (reg:DI 73)
                (ashift:DI (reg:DI 64 [ D.1840 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 498 {*ashldi3_1}
     (nil))

(insn 23 22 24 3 (parallel [
            (set (reg/f:DI 65 [ D.1841 ])
                (plus:DI (reg:DI 73)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -16 [0xfffffffffffffff0])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 253 {*adddi_1}
     (nil))

(insn 24 23 25 3 (set (reg/f:DI 74)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:85 62 {*movdi_internal_rex64}
     (nil))

(insn 25 24 26 3 (set (reg:SI 66 [ D.1842 ])
        (mem:SI (reg/f:DI 74) [0 *n_1(D)+0 S4 A32])) Test6.f08:85 64 {*movsi_internal}
     (nil))

(insn 26 25 27 3 (parallel [
            (set (reg:SI 67 [ D.1843 ])
                (plus:SI (reg:SI 66 [ D.1842 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 252 {*addsi_1}
     (nil))

(insn 27 26 28 3 (set (reg:DI 68 [ D.1844 ])
        (sign_extend:DI (reg:SI 67 [ D.1843 ]))) Test6.f08:85 126 {*extendsidi2_rex64}
     (nil))

(insn 28 27 29 3 (parallel [
            (set (reg:DI 69 [ D.1845 ])
                (plus:DI (reg:DI 68 [ D.1844 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 253 {*adddi_1}
     (nil))

(insn 29 28 30 3 (parallel [
            (set (reg:DI 75)
                (ashift:DI (reg:DI 69 [ D.1845 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 498 {*ashldi3_1}
     (nil))

(insn 30 29 31 3 (parallel [
            (set (reg/f:DI 70 [ D.1846 ])
                (plus:DI (reg:DI 75)
                    (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                            (const_int -16 [0xfffffffffffffff0])) [0 wsave+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:85 253 {*adddi_1}
     (nil))

(insn 31 30 32 3 (set (reg:DI 76)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S8 A64])) Test6.f08:85 62 {*movdi_internal_rex64}
     (nil))

(insn 32 31 33 3 (set (reg:DI 1 dx)
        (reg/f:DI 65 [ D.1841 ])) Test6.f08:85 62 {*movdi_internal_rex64}
     (nil))

(insn 33 32 34 3 (set (reg:DI 4 si)
        (reg/f:DI 70 [ D.1846 ])) Test6.f08:85 62 {*movdi_internal_rex64}
     (nil))

(insn 34 33 35 3 (set (reg:DI 5 di)
        (reg:DI 76)) Test6.f08:85 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:85 66 {*movqi_internal}
     (nil))

(call_insn 36 35 41 3 (call (mem:QI (symbol_ref:DI ("rffti1_") [flags 0x41]  <function_decl 0x7fc95dbed000 rffti1>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:85 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 41 36 39 3 (const_int 0 [0]) Test6.f08:86 -1
     (nil))
;; End of basic block 3 -> ( 4)


;; Succ edge  4 (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  3 (fallthru)
;; Pred edge  2
(code_label 39 41 40 4 4 "" [1 uses])

(note 40 39 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function random_normal (random_normal_)



random_normal

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={6d,2u} r1={4d} r2={4d} r4={4d} r5={6d,2u} r6={1d,7u} r7={1d,10u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,6u} r17={16d,6u} r18={3d} r19={3d} r20={1d,29u} r21={6d,4u} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u,1e} r66={1d,1u} r67={1d,1u} r68={1d,2u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,2u} r82={1d,1u} r83={1d,2u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u,1e} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} 
;;    total ref usage 343{221d,120u,2e} in 77{74 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  ENTRY (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 96 2 NOTE_INSN_FUNCTION_BEG)

(jump_insn 96 2 97 2 (set (pc)
        (label_ref 76)) -1
     (nil)
 -> 76)
;; End of basic block 2 -> ( 3)


;; Succ edge  3 [100.0%] 

(barrier 97 96 99)

;; Start of basic block ( 4 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  4
;; Pred edge  5
(code_label 99 97 98 7 11 "" [2 uses])

(note 98 99 100 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 100 98 76 7 (const_int 0 [0]) Test6.f08:57 -1
     (nil))
;; End of basic block 7 -> ( 3)


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 7) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  2 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 76 100 4 3 10 "" [1 uses])

(note 4 76 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -20 [0xffffffffffffffec])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:58 253 {*adddi_1}
     (nil))

(insn 6 5 7 3 (set (reg:DI 5 di)
        (reg:DI 95)) Test6.f08:58 62 {*movdi_internal_rex64}
     (nil))

(insn 7 6 8 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:58 66 {*movqi_internal}
     (nil))

(call_insn 8 7 9 3 (call (mem:QI (symbol_ref:DI ("_gfortran_random_r4") [flags 0x41]  <function_decl 0x7fc95dbed300 _gfortran_random_r4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:58 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 9 8 10 3 (parallel [
            (set (reg:DI 96)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:59 253 {*adddi_1}
     (nil))

(insn 10 9 11 3 (set (reg:DI 5 di)
        (reg:DI 96)) Test6.f08:59 62 {*movdi_internal_rex64}
     (nil))

(insn 11 10 12 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:59 66 {*movqi_internal}
     (nil))

(call_insn 12 11 13 3 (call (mem:QI (symbol_ref:DI ("_gfortran_random_r4") [flags 0x41]  <function_decl 0x7fc95dbed300 _gfortran_random_r4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:59 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 13 12 14 3 (set (reg:SF 59 [ v.18 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:60 110 {*movsf_internal}
     (nil))

(insn 14 13 15 3 (set (reg:SF 97)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S4 A32])) Test6.f08:60 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))

(insn 15 14 16 3 (set (reg:SF 60 [ D.1801 ])
        (minus:SF (reg:SF 59 [ v.18 ])
            (reg:SF 97))) Test6.f08:60 740 {*fop_sf_1_sse}
     (nil))

(insn 16 15 17 3 (set (reg:SF 61 [ D.1802 ])
        (reg:SF 60 [ D.1801 ])) Test6.f08:60 110 {*movsf_internal}
     (nil))

(insn 17 16 18 3 (set (reg:SF 98)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [0 S4 A32])) Test6.f08:60 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.71560001373291015625e+0 [0x0.db98c8p+1])
        (nil)))

(insn 18 17 19 3 (set (reg:SF 62 [ v.19 ])
        (mult:SF (reg:SF 61 [ D.1802 ])
            (reg:SF 98))) Test6.f08:60 729 {*fop_sf_comm_sse}
     (nil))

(insn 19 18 20 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])
        (reg:SF 62 [ v.19 ])) Test6.f08:60 110 {*movsf_internal}
     (nil))

(insn 20 19 21 3 (set (reg:SF 63 [ u.20 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:63 110 {*movsf_internal}
     (nil))

(insn 21 20 22 3 (set (reg:SF 64 [ s.21 ])
        (mem/c/i:SF (symbol_ref:DI ("s.1554") [flags 0x2]  <var_decl 0x7fc95dbef3c0 s>) [0 s+0 S4 A32])) Test6.f08:63 110 {*movsf_internal}
     (nil))

(insn 22 21 23 3 (set (reg:SF 99)
        (minus:SF (reg:SF 63 [ u.20 ])
            (reg:SF 64 [ s.21 ]))) Test6.f08:63 740 {*fop_sf_1_sse}
     (nil))

(insn 23 22 24 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 x+0 S4 A32])
        (reg:SF 99)) Test6.f08:63 110 {*movsf_internal}
     (nil))

(insn 24 23 25 3 (set (reg:SF 65 [ v.22 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:64 110 {*movsf_internal}
     (nil))

(insn 25 24 26 3 (set (reg:V4SF 100)
        (mem/u/c/i:V4SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0 S16 A128])) Test6.f08:64 1126 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))

(insn 26 25 27 3 (parallel [
            (set (reg:SF 66 [ D.1807 ])
                (abs:SF (reg:SF 65 [ v.22 ])))
            (use (reg:V4SF 100))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:64 457 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (abs:SF (reg:SF 65 [ v.22 ]))
        (nil)))

(insn 27 26 28 3 (set (reg:SF 67 [ t.23 ])
        (mem/c/i:SF (symbol_ref:DI ("t.1555") [flags 0x2]  <var_decl 0x7fc95dbef460 t>) [0 t+0 S4 A32])) Test6.f08:64 110 {*movsf_internal}
     (nil))

(insn 28 27 29 3 (set (reg:SF 101)
        (minus:SF (reg:SF 66 [ D.1807 ])
            (reg:SF 67 [ t.23 ]))) Test6.f08:64 740 {*fop_sf_1_sse}
     (nil))

(insn 29 28 30 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 y+0 S4 A32])
        (reg:SF 101)) Test6.f08:64 110 {*movsf_internal}
     (nil))

(insn 30 29 31 3 (set (reg:SF 68 [ D.1563 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 x+0 S4 A32])) Test6.f08:65 110 {*movsf_internal}
     (nil))

(insn 31 30 32 3 (set (reg:SF 69 [ D.1564 ])
        (mult:SF (reg:SF 68 [ D.1563 ])
            (reg:SF 68 [ D.1563 ]))) Test6.f08:65 729 {*fop_sf_comm_sse}
     (nil))

(insn 32 31 33 3 (set (reg:SF 70 [ a.24 ])
        (mem/c/i:SF (symbol_ref:DI ("a.1548") [flags 0x2]  <var_decl 0x7fc95dbef000 a>) [0 a+0 S4 A32])) Test6.f08:65 110 {*movsf_internal}
     (nil))

(insn 33 32 34 3 (set (reg:SF 71 [ D.1810 ])
        (mult:SF (reg:SF 70 [ a.24 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 y+0 S4 A32]))) Test6.f08:65 729 {*fop_sf_comm_sse}
     (nil))

(insn 34 33 35 3 (set (reg:SF 72 [ b.25 ])
        (mem/c/i:SF (symbol_ref:DI ("b.1549") [flags 0x2]  <var_decl 0x7fc95dbef0a0 b>) [0 b+0 S4 A32])) Test6.f08:65 110 {*movsf_internal}
     (nil))

(insn 35 34 36 3 (set (reg:SF 73 [ D.1812 ])
        (mult:SF (reg:SF 72 [ b.25 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 x+0 S4 A32]))) Test6.f08:65 729 {*fop_sf_comm_sse}
     (nil))

(insn 36 35 37 3 (set (reg:SF 74 [ D.1813 ])
        (minus:SF (reg:SF 71 [ D.1810 ])
            (reg:SF 73 [ D.1812 ]))) Test6.f08:65 740 {*fop_sf_1_sse}
     (nil))

(insn 37 36 38 3 (set (reg:SF 75 [ D.1814 ])
        (reg:SF 74 [ D.1813 ])) Test6.f08:65 110 {*movsf_internal}
     (nil))

(insn 38 37 39 3 (set (reg:SF 76 [ D.1815 ])
        (mult:SF (reg:SF 75 [ D.1814 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 y+0 S4 A32]))) Test6.f08:65 729 {*fop_sf_comm_sse}
     (nil))

(insn 39 38 40 3 (set (reg:SF 102)
        (plus:SF (reg:SF 76 [ D.1815 ])
            (reg:SF 69 [ D.1564 ]))) Test6.f08:65 729 {*fop_sf_comm_sse}
     (nil))

(insn 40 39 41 3 (set (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 q+0 S4 A32])
        (reg:SF 102)) Test6.f08:65 110 {*movsf_internal}
     (nil))

(insn 41 40 42 3 (set (reg:SF 77 [ r1.26 ])
        (mem/c/i:SF (symbol_ref:DI ("r1.1552") [flags 0x2]  <var_decl 0x7fc95dbef280 r1>) [0 r1+0 S4 A32])) Test6.f08:68 110 {*movsf_internal}
     (nil))

(insn 42 41 43 3 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 77 [ r1.26 ])
            (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [0 q+0 S4 A32]))) Test6.f08:68 38 {*cmpfp_iu_sse}
     (nil))

(insn 43 42 44 3 (set (reg:QI 103)
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) Test6.f08:68 585 {*setcc_qi}
     (nil))

(insn 44 43 45 3 (parallel [
            (set (reg:SI 78 [ D.1817 ])
                (zero_extend:SI (reg:QI 103)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:68 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 45 44 46 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78 [ D.1817 ])
            (const_int 0 [0]))) Test6.f08:68 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) Test6.f08:68 591 {*jcc_1}
     (nil)
 -> 79)
;; End of basic block 3 -> ( 6 4)


;; Succ edge  6
;; Succ edge  4 (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  3 (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 (set (reg:SF 79 [ r2.27 ])
        (mem/c/i:SF (symbol_ref:DI ("r2.1553") [flags 0x2]  <var_decl 0x7fc95dbef320 r2>) [0 r2+0 S4 A32])) Test6.f08:70 110 {*movsf_internal}
     (nil))

(insn 49 48 50 4 (set (reg:SF 105)
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 q+0 S4 A32])) Test6.f08:70 110 {*movsf_internal}
     (nil))

(insn 50 49 51 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 105)
            (reg:SF 79 [ r2.27 ]))) Test6.f08:70 38 {*cmpfp_iu_sse}
     (nil))

(insn 51 50 52 4 (set (reg:QI 104)
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) Test6.f08:70 585 {*setcc_qi}
     (nil))

(insn 52 51 53 4 (parallel [
            (set (reg:SI 80 [ D.1820 ])
                (zero_extend:SI (reg:QI 104)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:70 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 53 52 54 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80 [ D.1820 ])
            (const_int 0 [0]))) Test6.f08:70 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 99)
            (pc))) Test6.f08:70 591 {*jcc_1}
     (nil)
 -> 99)
;; End of basic block 4 -> ( 7 5)


;; Succ edge  7
;; Succ edge  5 (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  4 (fallthru)
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 5 (set (reg:SF 81 [ D.1568 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:72 110 {*movsf_internal}
     (nil))

(insn 57 56 58 5 (set (reg:SF 82 [ D.1569 ])
        (mult:SF (reg:SF 81 [ D.1568 ])
            (reg:SF 81 [ D.1568 ]))) Test6.f08:72 729 {*fop_sf_comm_sse}
     (nil))

(insn 58 57 59 5 (set (reg:SF 83 [ D.1570 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:72 110 {*movsf_internal}
     (nil))

(insn 59 58 60 5 (set (reg:SF 84 [ D.1571 ])
        (mult:SF (reg:SF 83 [ D.1570 ])
            (reg:SF 83 [ D.1570 ]))) Test6.f08:72 729 {*fop_sf_comm_sse}
     (nil))

(insn 60 59 61 5 (set (reg:SF 85 [ u.28 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:72 110 {*movsf_internal}
     (nil))

(insn 61 60 62 5 (set (reg:SF 21 xmm0)
        (reg:SF 85 [ u.28 ])) Test6.f08:72 110 {*movsf_internal}
     (nil))

(call_insn/u 62 61 63 5 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("logf") [flags 0x41]  <function_decl 0x7fc95dd46300 __builtin_logf>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:72 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SF 21 xmm0))
        (nil)))

(insn 63 62 64 5 (set (reg:SF 86 [ D.1823 ])
        (reg:SF 21 xmm0)) Test6.f08:72 110 {*movsf_internal}
     (nil))

(insn 64 63 65 5 (set (reg:SF 106)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [0 S4 A32])) Test6.f08:72 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 4.0e+0 [0x0.8p+3])
        (nil)))

(insn 65 64 66 5 (set (reg:SF 87 [ D.1824 ])
        (mult:SF (reg:SF 86 [ D.1823 ])
            (reg:SF 106))) Test6.f08:72 729 {*fop_sf_comm_sse}
     (nil))

(insn 66 65 67 5 (set (reg:SF 88 [ D.1825 ])
        (mult:SF (reg:SF 87 [ D.1824 ])
            (reg:SF 84 [ D.1571 ]))) Test6.f08:72 729 {*fop_sf_comm_sse}
     (nil))

(insn 67 66 68 5 (set (reg:V4SF 107)
        (mem/u/c/i:V4SF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0 S16 A128])) Test6.f08:72 1126 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))

(insn 68 67 69 5 (parallel [
            (set (reg:SF 89 [ D.1826 ])
                (neg:SF (reg:SF 88 [ D.1825 ])))
            (use (reg:V4SF 107))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:72 457 {*absnegsf2_sse}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 88 [ D.1825 ]))
        (nil)))

(insn 69 68 70 5 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 89 [ D.1826 ])
            (reg:SF 82 [ D.1569 ]))) Test6.f08:72 38 {*cmpfp_iu_sse}
     (nil))

(insn 70 69 71 5 (set (reg:QI 108)
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) Test6.f08:72 585 {*setcc_qi}
     (nil))

(insn 71 70 72 5 (parallel [
            (set (reg:SI 90 [ D.1827 ])
                (zero_extend:SI (reg:QI 108)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:72 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 72 71 73 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ D.1827 ])
            (const_int 0 [0]))) Test6.f08:72 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 73 72 79 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 99)
            (pc))) Test6.f08:72 591 {*jcc_1}
     (nil)
 -> 99)
;; End of basic block 5 -> ( 6 7)


;; Succ edge  6 (fallthru)
;; Succ edge  7

;; Start of basic block ( 3 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  3
;; Pred edge  5 (fallthru)
(code_label 79 73 80 6 8 "" [1 uses])

(note 80 79 81 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 6 (set (reg:SF 91 [ v.29 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 v+0 S4 A64])) Test6.f08:76 110 {*movsf_internal}
     (nil))

(insn 82 81 83 6 (set (reg:SF 92 [ u.30 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 u+0 S4 A32])) Test6.f08:76 110 {*movsf_internal}
     (nil))

(insn 83 82 84 6 (set (reg:SF 109)
        (div:SF (reg:SF 91 [ v.29 ])
            (reg:SF 92 [ u.30 ]))) Test6.f08:76 740 {*fop_sf_1_sse}
     (nil))

(insn 84 83 85 6 (set (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 fn_val+0 S4 A32])
        (reg:SF 109)) Test6.f08:76 110 {*movsf_internal}
     (nil))

(insn 85 84 86 6 (set (reg:SF 93 [ D.1831 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 fn_val+0 S4 A32])) Test6.f08:77 110 {*movsf_internal}
     (nil))

(insn 86 85 90 6 (set (reg:SF 94 [ <retval> ])
        (reg:SF 93 [ D.1831 ])) Test6.f08:77 110 {*movsf_internal}
     (nil))

(insn 90 86 93 6 (set (reg/i:SF 21 xmm0)
        (reg:SF 94 [ <retval> ])) Test6.f08:79 110 {*movsf_internal}
     (nil))

(insn 93 90 0 6 (use (reg/i:SF 21 xmm0)) Test6.f08:79 -1
     (nil))
;; End of basic block 6 -> ( 1)


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function init_random_seed (init_random_seed_)



init_random_seed

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={22d,10u} r1={21d,5u} r2={16d} r4={23d,7u} r5={31d,15u} r6={1d,44u} r7={1d,59u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r16={1d,43u} r17={80d,30u} r18={15d} r19={15d} r20={1d,102u} r21={16d} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={15d} r37={16d} r38={16d} r39={15d} r40={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r59={2d,1u} r60={2d,1u} r61={2d,1u} r62={2d,3u} r63={2d,4u} r64={2d,2u} r65={2d,1u} r66={2d,4u} r67={2d,1u} r68={2d,1u} r69={2d,1u} r70={1d,1u} r71={1d,1u} r72={1d,2u} r73={1d,1u} r74={1d,4u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,2u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,2u} r98={1d,1u} r99={1d,1u} r100={1d,2u} r101={1d,1u} r102={1d,1u} r104={1d,1u} r105={1d,2u} r106={1d,1u} r107={1d,1u} r108={1d,2u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,3u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,5u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,1u} r133={1d,2u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,3u,2e} r150={1d,1u} r151={1d,1u} r152={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d} r162={1d,2u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={4d,4u} r178={1d,1u} 
;;    total ref usage 1379{910d,467u,2e} in 263{248 regular + 15 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  ENTRY (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:25 62 {*movdi_internal_rex64}
     (nil))

(insn 6 5 7 2 (parallel [
            (set (reg:DI 157)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:27 253 {*adddi_1}
     (nil))

(insn 7 6 8 2 (set (reg:DI 1 dx)
        (const_int 0 [0])) Test6.f08:27 62 {*movdi_internal_rex64}
     (nil))

(insn 8 7 9 2 (set (reg:DI 4 si)
        (const_int 0 [0])) Test6.f08:27 62 {*movdi_internal_rex64}
     (nil))

(insn 9 8 10 2 (set (reg:DI 5 di)
        (reg:DI 157)) Test6.f08:27 62 {*movdi_internal_rex64}
     (nil))

(insn 10 9 11 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:27 66 {*movqi_internal}
     (nil))

(call_insn 11 10 12 2 (call (mem:QI (symbol_ref:DI ("_gfortran_random_seed_i4") [flags 0x41]  <function_decl 0x7fc95dbed700 _gfortran_random_seed_i4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:27 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 12 11 13 2 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 seed.dtype+0 S8 A64])
        (const_int 265 [0x109])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 13 12 14 2 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 14 13 15 2 (set (reg:SI 70 [ n.12 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 15 14 16 2 (set (reg:DI 71 [ D.1686 ])
        (sign_extend:DI (reg:SI 70 [ n.12 ]))) Test6.f08:28 126 {*extendsidi2_rex64}
     (nil))

(insn 16 15 17 2 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])
        (reg:DI 71 [ D.1686 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 17 16 18 2 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 seed.dim[0].stride+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 18 17 20 2 (set (reg:SI 72 [ n.13 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 20 18 19 2 (set (reg:SI 158)
        (const_int 0 [0])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 19 20 21 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 72 [ n.13 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(insn 21 19 22 2 (set (reg:SI 73 [ D.1688 ])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 72 [ n.13 ])
            (reg:SI 158))) Test6.f08:28 885 {*movsicc_noc}
     (nil))

(insn 22 21 23 2 (set (reg:DI 74 [ D.1595 ])
        (sign_extend:DI (reg:SI 73 [ D.1688 ]))) Test6.f08:28 126 {*extendsidi2_rex64}
     (nil))

(insn 23 22 24 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 74 [ D.1595 ])
            (const_int 0 [0]))) Test6.f08:28 3 {*cmpdi_ccno_1}
     (nil))

(insn 24 23 25 2 (set (reg:QI 159)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:28 585 {*setcc_qi}
     (nil))

(insn 25 24 26 2 (set (reg:DI 75 [ D.1690 ])
        (zero_extend:DI (reg:QI 159))) Test6.f08:28 116 {zero_extendqidi2}
     (nil))

(insn 26 25 27 2 (set (reg:DI 76 [ D.1691 ])
        (reg:DI 75 [ D.1690 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 27 26 28 2 (set (reg:SI 77 [ D.1692 ])
        (subreg:SI (reg:DI 76 [ D.1691 ]) 0)) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 28 27 29 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 77 [ D.1692 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) Test6.f08:28 591 {*jcc_1}
     (nil)
 -> 34)
;; End of basic block 2 -> ( 3 4)


;; Succ edge  3 (fallthru)
;; Succ edge  4

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  2 (fallthru)
(note 30 29 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 354 3 (set (reg:SI 67 [ iftmp.14 ])
        (const_int 0 [0])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(jump_insn 354 31 355 3 (set (pc)
        (label_ref 56)) -1
     (nil)
 -> 56)
;; End of basic block 3 -> ( 8)


;; Succ edge  8 [100.0%] 

(barrier 355 354 34)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  2
(code_label 34 355 35 4 13 "" [1 uses])

(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 4 (set (reg:DI 162)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 37 36 38 4 (parallel [
            (set (reg:DI 160)
                (div:DI (reg:DI 162)
                    (reg:DI 74 [ D.1595 ])))
            (set (reg:DI 161)
                (mod:DI (reg:DI 162)
                    (reg:DI 74 [ D.1595 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 354 {*divmoddi4}
     (nil))

(insn 38 37 39 4 (set (reg:DI 78 [ D.1697 ])
        (reg:DI 160)) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 39 38 40 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:DI 78 [ D.1697 ])
            (const_int 0 [0]))) Test6.f08:28 3 {*cmpdi_ccno_1}
     (nil))

(insn 40 39 41 4 (set (reg:QI 163)
        (le:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) Test6.f08:28 585 {*setcc_qi}
     (nil))

(insn 41 40 42 4 (set (reg:DI 79 [ D.1698 ])
        (zero_extend:DI (reg:QI 163))) Test6.f08:28 116 {zero_extendqidi2}
     (nil))

(insn 42 41 43 4 (set (reg:DI 80 [ D.1699 ])
        (reg:DI 79 [ D.1698 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 43 42 44 4 (set (reg:SI 81 [ D.1700 ])
        (subreg:SI (reg:DI 80 [ D.1699 ]) 0)) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 44 43 45 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 81 [ D.1700 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) Test6.f08:28 591 {*jcc_1}
     (nil)
 -> 50)
;; End of basic block 4 -> ( 5 6)


;; Succ edge  5 (fallthru)
;; Succ edge  6

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  4 (fallthru)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 356 5 (set (reg:SI 68 [ iftmp.15 ])
        (const_int 1 [0x1])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(jump_insn 356 47 357 5 (set (pc)
        (label_ref 53)) -1
     (nil)
 -> 53)
;; End of basic block 5 -> ( 7)


;; Succ edge  7 [100.0%] 

(barrier 357 356 50)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  4
(code_label 50 357 51 6 15 "" [1 uses])

(note 51 50 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 6 (set (reg:SI 68 [ iftmp.15 ])
        (const_int 0 [0])) Test6.f08:28 64 {*movsi_internal}
     (nil))
;; End of basic block 6 -> ( 7)


;; Succ edge  7 (fallthru)

;; Start of basic block ( 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  6 (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 53 52 54 7 16 "" [1 uses])

(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 7 (set (reg:SI 67 [ iftmp.14 ])
        (reg:SI 68 [ iftmp.15 ])) Test6.f08:28 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 8)


;; Succ edge  8 (fallthru)

;; Start of basic block ( 7 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  7 (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 56 55 57 8 14 "" [1 uses])

(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 8 (set (reg:SI 82 [ D.1596 ])
        (reg:SI 67 [ iftmp.14 ])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 59 58 60 8 (set (reg:DI 83 [ D.1597 ])
        (reg:DI 74 [ D.1595 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 60 59 61 8 (set (reg:DI 84 [ D.1705 ])
        (reg:DI 83 [ D.1597 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 61 60 62 8 (set (reg:DI 164)
        (const_int 4611686018427387903 [0x3fffffffffffffff])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 62 61 63 8 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 84 [ D.1705 ])
            (reg:DI 164))) Test6.f08:28 7 {*cmpdi_1}
     (nil))

(insn 63 62 64 8 (set (reg:QI 165)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) Test6.f08:28 585 {*setcc_qi}
     (nil))

(insn 64 63 65 8 (set (reg:DI 85 [ D.1706 ])
        (zero_extend:DI (reg:QI 165))) Test6.f08:28 116 {zero_extendqidi2}
     (nil))

(insn 65 64 66 8 (set (reg:DI 86 [ D.1707 ])
        (reg:DI 85 [ D.1706 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 66 65 67 8 (set (reg:SI 87 [ D.1708 ])
        (subreg:SI (reg:DI 86 [ D.1707 ]) 0)) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 67 66 68 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 87 [ D.1708 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 68 67 69 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) Test6.f08:28 591 {*jcc_1}
     (nil)
 -> 73)
;; End of basic block 8 -> ( 9 10)


;; Succ edge  9 (fallthru)
;; Succ edge  10

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  8 (fallthru)
(note 69 68 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 358 9 (set (reg:SI 69 [ iftmp.16 ])
        (const_int 1 [0x1])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(jump_insn 358 70 359 9 (set (pc)
        (label_ref 76)) -1
     (nil)
 -> 76)
;; End of basic block 9 -> ( 11)


;; Succ edge  11 [100.0%] 

(barrier 359 358 73)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  8
(code_label 73 359 74 10 17 "" [1 uses])

(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 10 (set (reg:SI 69 [ iftmp.16 ])
        (const_int 0 [0])) Test6.f08:28 64 {*movsi_internal}
     (nil))
;; End of basic block 10 -> ( 11)


;; Succ edge  11 (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  10 (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 76 75 77 11 18 "" [1 uses])

(note 77 76 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 11 (parallel [
            (set (reg:SI 88 [ D.1598 ])
                (plus:SI (reg:SI 69 [ iftmp.16 ])
                    (reg:SI 82 [ D.1596 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 252 {*addsi_1}
     (nil))

(insn 79 78 80 11 (set (reg:SI 89 [ n.17 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 80 79 81 11 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 89 [ n.17 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(insn 81 80 82 11 (set (reg:QI 166)
        (le:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) Test6.f08:28 585 {*setcc_qi}
     (nil))

(insn 82 81 83 11 (parallel [
            (set (reg:SI 90 [ D.1600 ])
                (zero_extend:SI (reg:QI 166)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 83 82 84 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ D.1600 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 84 83 85 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) Test6.f08:28 591 {*jcc_1}
     (nil)
 -> 89)
;; End of basic block 11 -> ( 12 13)


;; Succ edge  12 (fallthru)
;; Succ edge  13

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  11 (fallthru)
(note 85 84 86 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 360 12 (set (reg:DI 59 [ size.0 ])
        (const_int 0 [0])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(jump_insn 360 86 361 12 (set (pc)
        (label_ref 93)) -1
     (nil)
 -> 93)
;; End of basic block 12 -> ( 14)


;; Succ edge  14 [100.0%] 

(barrier 361 360 89)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  11
(code_label 89 361 90 13 19 "" [1 uses])

(note 90 89 91 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 13 (set (reg:DI 91 [ D.1716 ])
        (reg:DI 83 [ D.1597 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 92 91 93 13 (parallel [
            (set (reg:DI 59 [ size.0 ])
                (ashift:DI (reg:DI 91 [ D.1716 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:28 498 {*ashldi3_1}
     (nil))
;; End of basic block 13 -> ( 14)


;; Succ edge  14 (fallthru)

;; Start of basic block ( 13 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  13 (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 93 92 94 14 20 "" [1 uses])

(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 14 (set (reg:SI 92 [ overflow.1 ])
        (reg:SI 88 [ D.1598 ])) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 96 95 97 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ overflow.1 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(insn 97 96 98 14 (set (reg:QI 167)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:28 585 {*setcc_qi}
     (nil))

(insn 98 97 99 14 (set (reg:DI 93 [ D.1717 ])
        (zero_extend:DI (reg:QI 167))) Test6.f08:28 116 {zero_extendqidi2}
     (nil))

(insn 99 98 100 14 (set (reg:DI 94 [ D.1718 ])
        (reg:DI 93 [ D.1717 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 100 99 101 14 (set (reg:SI 95 [ D.1719 ])
        (subreg:SI (reg:DI 94 [ D.1718 ]) 0)) Test6.f08:28 64 {*movsi_internal}
     (nil))

(insn 101 100 102 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 95 [ D.1719 ])
            (const_int 0 [0]))) Test6.f08:28 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 102 101 103 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) Test6.f08:28 591 {*jcc_1}
     (nil)
 -> 108)
;; End of basic block 14 -> ( 15 16)


;; Succ edge  15 (fallthru)
;; Succ edge  16

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  14 (fallthru)
(note 103 102 104 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 15 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7fc95dc27780 *.LC5>)) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 105 104 106 15 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:28 66 {*movqi_internal}
     (nil))

(call_insn 106 105 107 15 (call (mem:QI (symbol_ref:DI ("_gfortran_runtime_error") [flags 0x41]  <function_decl 0x7fc95ddde200 _gfortran_runtime_error>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:28 618 {*call_0}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))
;; End of basic block 15 -> ()



(barrier 107 106 108)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  14
(code_label 108 107 109 16 21 "" [1 uses])

(note 109 108 110 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 16 (set (reg/f:DI 96 [ D.1722 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 111 110 112 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 96 [ D.1722 ])
            (const_int 0 [0]))) Test6.f08:28 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 112 111 113 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 185)
            (pc))) Test6.f08:28 591 {*jcc_1}
     (nil)
 -> 185)
;; End of basic block 16 -> ( 17 21)


;; Succ edge  17 (fallthru)
;; Succ edge  21

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  16 (fallthru)
(note 113 112 114 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 116 17 (set (reg:DI 97 [ D.1603 ])
        (reg:DI 59 [ size.0 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 116 114 115 17 (set (reg:DI 168)
        (const_int 1 [0x1])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 115 116 117 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 97 [ D.1603 ])
            (const_int 0 [0]))) Test6.f08:28 3 {*cmpdi_ccno_1}
     (nil))

(insn 117 115 118 17 (set (reg:DI 98 [ D.1725 ])
        (if_then_else:DI (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:DI 97 [ D.1603 ])
            (reg:DI 168))) Test6.f08:28 886 {*movdicc_noc}
     (nil))

(insn 118 117 119 17 (set (reg:DI 5 di)
        (reg:DI 98 [ D.1725 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(call_insn 119 118 120 17 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fc95dd56d00 __builtin_malloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:28 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 120 119 121 17 (set (reg/f:DI 169)
        (reg:DI 0 ax)) Test6.f08:28 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 169)
        (nil)))

(insn 121 120 122 17 (set (reg/f:DI 99 [ D.1726 ])
        (reg/f:DI 169)) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 122 121 123 17 (set (reg/f:DI 100 [ D.1604 ])
        (reg/f:DI 99 [ D.1726 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 123 122 124 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 100 [ D.1604 ])
            (const_int 0 [0]))) Test6.f08:28 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 124 123 125 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 129)
            (pc))) Test6.f08:28 591 {*jcc_1}
     (nil)
 -> 129)
;; End of basic block 17 -> ( 18 19)


;; Succ edge  18 (fallthru)
;; Succ edge  19

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  17 (fallthru)
(note 125 124 126 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 18 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fc95dc27820 *.LC6>)) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(call_insn 127 126 128 18 (call (mem:QI (symbol_ref:DI ("_gfortran_os_error") [flags 0x41]  <function_decl 0x7fc95ddde600 _gfortran_os_error>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:28 618 {*call_0}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 18 -> ()



(barrier 128 127 129)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  17
(code_label 129 128 130 19 23 "" [1 uses])

(note 130 129 131 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 19 (set (reg/f:DI 101 [ D.1602 ])
        (reg/f:DI 100 [ D.1604 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 132 131 133 19 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (reg/f:DI 101 [ D.1602 ])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 133 132 134 19 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 134 133 135 19 (parallel [
            (set (reg:DI 170)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:29 253 {*adddi_1}
     (nil))

(insn 135 134 136 19 (set (reg:DI 1 dx)
        (const_int 0 [0])) Test6.f08:29 62 {*movdi_internal_rex64}
     (nil))

(insn 136 135 137 19 (set (reg:DI 4 si)
        (const_int 0 [0])) Test6.f08:29 62 {*movdi_internal_rex64}
     (nil))

(insn 137 136 138 19 (set (reg:DI 5 di)
        (reg:DI 170)) Test6.f08:29 62 {*movdi_internal_rex64}
     (nil))

(insn 138 137 139 19 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:29 66 {*movqi_internal}
     (nil))

(call_insn 139 138 140 19 (call (mem:QI (symbol_ref:DI ("_gfortran_system_clock_4") [flags 0x41]  <function_decl 0x7fc95dbed800 _gfortran_system_clock_4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:29 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 140 139 141 19 (set (reg/f:DI 60 [ D.1606 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 141 140 142 19 (set (reg:DI 61 [ D.1607 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 142 141 144 19 (set (reg:DI 102 [ D.1608 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 144 142 145 19 (set (reg:SI 104 [ D.1610 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 clock+0 S4 A32])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 145 144 146 19 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 atmp.2.dtype+0 S8 A64])
        (const_int 265 [0x109])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 146 145 147 19 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -88 [0xffffffffffffffa8])) [0 atmp.2.dim[0].stride+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 147 146 148 19 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 atmp.2.dim[0].lbound+0 S8 A64])
        (const_int 0 [0])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 148 147 149 19 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])
        (const_int -1 [0xffffffffffffffff])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 149 148 150 19 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 150 149 151 19 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -104 [0xffffffffffffff98])) [0 atmp.2.offset+0 S8 A64])
        (const_int 0 [0])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 151 150 152 19 (set (reg:DI 62 [ offset.3 ])
        (const_int 0 [0])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 152 151 153 19 (set (reg:SI 63 [ shadow_loopvar.4 ])
        (const_int 1 [0x1])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 153 152 154 19 (set (reg:SI 105 [ D.1617 ])
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 n+0 S4 A64])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 154 153 155 19 (set (reg:DI 106 [ D.1730 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 155 154 156 19 (parallel [
            (set (reg:SI 107 [ D.1731 ])
                (minus:SI (reg:SI 105 [ D.1617 ])
                    (reg:SI 63 [ shadow_loopvar.4 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 291 {*subsi_1}
     (nil))

(insn 156 155 158 19 (parallel [
            (set (reg:SI 108 [ D.1732 ])
                (plus:SI (reg:SI 107 [ D.1731 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 252 {*addsi_1}
     (nil))

(insn 158 156 157 19 (set (reg:SI 171)
        (const_int 0 [0])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 157 158 159 19 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 108 [ D.1732 ])
            (const_int 0 [0]))) Test6.f08:30 2 {*cmpsi_ccno_1}
     (nil))

(insn 159 157 160 19 (set (reg:SI 109 [ D.1733 ])
        (if_then_else:SI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:SI 108 [ D.1732 ])
            (reg:SI 171))) Test6.f08:30 885 {*movsicc_noc}
     (nil))

(insn 160 159 161 19 (set (reg:DI 110 [ D.1734 ])
        (sign_extend:DI (reg:SI 109 [ D.1733 ]))) Test6.f08:30 126 {*extendsidi2_rex64}
     (nil))

(insn 161 160 162 19 (parallel [
            (set (reg:DI 111 [ D.1735 ])
                (plus:DI (reg:DI 106 [ D.1730 ])
                    (reg:DI 110 [ D.1734 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 162 161 163 19 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])
        (reg:DI 111 [ D.1735 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 163 162 164 19 (set (reg:DI 112 [ D.1736 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 164 163 165 19 (parallel [
            (set (reg:DI 113 [ D.1737 ])
                (plus:DI (reg:DI 112 [ D.1736 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 165 164 166 19 (parallel [
            (set (reg:DI 114 [ D.1738 ])
                (ashift:DI (reg:DI 113 [ D.1737 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 498 {*ashldi3_1}
     (nil))

(insn 166 165 167 19 (set (reg:DI 115 [ D.1618 ])
        (reg:DI 114 [ D.1738 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 167 166 168 19 (set (reg/f:DI 116 [ D.1739 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 168 167 169 19 (set (reg:DI 4 si)
        (reg:DI 115 [ D.1618 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 169 168 170 19 (set (reg:DI 5 di)
        (reg/f:DI 116 [ D.1739 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(call_insn 170 169 171 19 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7fc95dd56e00 __builtin_realloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:30 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 171 170 172 19 (set (reg/f:DI 117 [ D.1740 ])
        (reg:DI 0 ax)) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 172 171 173 19 (set (reg/f:DI 64 [ D.1619 ])
        (reg/f:DI 117 [ D.1740 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 173 172 174 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 64 [ D.1619 ])
            (const_int 0 [0]))) Test6.f08:30 3 {*cmpdi_ccno_1}
     (nil))

(insn 174 173 175 19 (set (reg:QI 172)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:30 585 {*setcc_qi}
     (nil))

(insn 175 174 176 19 (parallel [
            (set (reg:SI 118 [ D.1741 ])
                (zero_extend:SI (reg:QI 172)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 176 175 177 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ D.1618 ])
            (const_int 0 [0]))) Test6.f08:30 3 {*cmpdi_ccno_1}
     (nil))

(insn 177 176 178 19 (set (reg:QI 173)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:30 585 {*setcc_qi}
     (nil))

(insn 178 177 179 19 (parallel [
            (set (reg:SI 119 [ D.1742 ])
                (zero_extend:SI (reg:QI 173)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 179 178 180 19 (parallel [
            (set (reg:SI 120 [ D.1743 ])
                (and:SI (reg:SI 118 [ D.1741 ])
                    (reg:SI 119 [ D.1742 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 380 {*andsi_1}
     (nil))

(insn 180 179 181 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 120 [ D.1743 ])
            (const_int 0 [0]))) Test6.f08:30 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 181 180 362 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 193)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 193)
;; End of basic block 19 -> ( 22 20)


;; Succ edge  22
;; Succ edge  20 (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  19 (fallthru)
(note 362 181 364 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn 364 362 365 20 (set (pc)
        (label_ref 363)) Test6.f08:30 -1
     (nil)
 -> 363)
;; End of basic block 20 -> ( 23)


;; Succ edge  23 [100.0%] 

(barrier 365 364 185)

;; Start of basic block ( 16) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  16
(code_label 185 365 186 21 22 "" [1 uses])

(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 21 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fc95dc278c0 *.LC7>)) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 188 187 189 21 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7fc95dc27960 *.LC8>)) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 189 188 190 21 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7fc95dc27a00 *.LC9>)) Test6.f08:28 62 {*movdi_internal_rex64}
     (nil))

(insn 190 189 191 21 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:28 66 {*movqi_internal}
     (nil))

(call_insn 191 190 192 21 (call (mem:QI (symbol_ref:DI ("_gfortran_runtime_error_at") [flags 0x41]  <function_decl 0x7fc95ddde300 _gfortran_runtime_error_at>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:28 618 {*call_0}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))
;; End of basic block 21 -> ()



(barrier 192 191 193)

;; Start of basic block ( 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  19
(code_label 193 192 194 22 24 "" [1 uses])

(note 194 193 195 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 196 22 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fc95dc27820 *.LC6>)) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(call_insn 196 195 197 22 (call (mem:QI (symbol_ref:DI ("_gfortran_os_error") [flags 0x41]  <function_decl 0x7fc95ddde600 _gfortran_os_error>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:30 618 {*call_0}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 22 -> ()



(barrier 197 196 363)

;; Start of basic block ( 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  20 [100.0%] 
(code_label 363 197 199 23 38 "" [1 uses])

(note 199 363 200 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 115 [ D.1618 ])
            (const_int 0 [0]))) Test6.f08:30 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 201 200 202 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 204)
;; End of basic block 23 -> ( 24 25)


;; Succ edge  24 (fallthru)
;; Succ edge  25

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  23 (fallthru)
(note 202 201 203 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 204 24 (set (reg/f:DI 64 [ D.1619 ])
        (const_int 0 [0])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 24 -> ( 25)


;; Succ edge  25 (fallthru)

;; Start of basic block ( 23 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  23
;; Pred edge  24 (fallthru)
(code_label 204 203 205 25 26 "" [1 uses])

(note 205 204 206 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 206 205 216 25 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])
        (reg/f:DI 64 [ D.1619 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 25 -> ( 26)


;; Succ edge  26 (fallthru)

;; Start of basic block ( 25 27) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  25 (fallthru)
;; Pred edge  27 [100.0%] 
(code_label 216 206 207 26 28 "" [1 uses])

(note 207 216 208 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 26 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 63 [ shadow_loopvar.4 ])
            (reg:SI 105 [ D.1617 ]))) Test6.f08:30 6 {*cmpsi_1}
     (nil))

(jump_insn 209 208 210 26 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 219)
;; End of basic block 26 -> ( 28 27)


;; Succ edge  28
;; Succ edge  27 (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  26 (fallthru)
(note 210 209 211 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 27 (set (reg/f:DI 121 [ D.1751 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 212 211 213 27 (parallel [
            (set (reg:SI 122 [ D.1752 ])
                (plus:SI (reg:SI 63 [ shadow_loopvar.4 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 252 {*addsi_1}
     (nil))

(insn 213 212 214 27 (set (mem/s/j:SI (plus:DI (mult:DI (reg:DI 62 [ offset.3 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 121 [ D.1751 ])) [0 MEM[(integer(kind=4)[0] *)D.1751_77] S4 A32])
        (reg:SI 122 [ D.1752 ])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 214 213 215 27 (parallel [
            (set (reg:DI 62 [ offset.3 ])
                (plus:DI (reg:DI 62 [ offset.3 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 215 214 366 27 (parallel [
            (set (reg:SI 63 [ shadow_loopvar.4 ])
                (plus:SI (reg:SI 63 [ shadow_loopvar.4 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 252 {*addsi_1}
     (nil))

(jump_insn 366 215 367 27 (set (pc)
        (label_ref 216)) Test6.f08:30 -1
     (nil)
 -> 216)
;; End of basic block 27 -> ( 26)


;; Succ edge  26 [100.0%] 

(barrier 367 366 219)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  26
(code_label 219 367 220 28 27 "" [1 uses])

(note 220 219 221 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 28 (parallel [
            (set (reg:DI 123 [ D.1621 ])
                (plus:DI (reg:DI 62 [ offset.3 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 222 221 223 28 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -72 [0xffffffffffffffb8])) [0 atmp.2.dim[0].ubound+0 S8 A64])
        (reg:DI 123 [ D.1621 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 223 222 224 28 (set (reg:DI 65 [ D.1622 ])
        (reg:DI 102 [ D.1608 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 224 223 225 28 (set (reg/f:DI 124 [ D.1753 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 225 224 226 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 124 [ D.1753 ])
            (const_int 0 [0]))) Test6.f08:30 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 226 225 227 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 236)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 236)
;; End of basic block 28 -> ( 30 29)


;; Succ edge  30
;; Succ edge  29 (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  28 (fallthru)
(note 227 226 228 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 229 29 (set (reg:DI 125 [ D.1755 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 229 228 230 29 (parallel [
            (set (reg:DI 126 [ D.1756 ])
                (plus:DI (reg:DI 125 [ D.1755 ])
                    (reg:DI 123 [ D.1621 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 230 229 231 29 (set (reg:DI 127 [ D.1757 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 231 230 232 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 126 [ D.1756 ])
            (reg:DI 127 [ D.1757 ]))) Test6.f08:30 7 {*cmpdi_1}
     (nil))

(jump_insn 232 231 236 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 288)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 288)
;; End of basic block 29 -> ( 30 35)


;; Succ edge  30 (fallthru)
;; Succ edge  35

;; Start of basic block ( 28 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  28
;; Pred edge  29 (fallthru)
(code_label 236 232 237 30 29 "" [1 uses])

(note 237 236 238 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 239 30 (set (reg:DI 128 [ D.1759 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 239 238 240 30 (set (reg:DI 129 [ D.1760 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 240 239 241 30 (parallel [
            (set (reg:DI 130 [ D.1761 ])
                (minus:DI (reg:DI 128 [ D.1759 ])
                    (reg:DI 129 [ D.1760 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 292 {*subdi_1}
     (nil))

(insn 241 240 243 30 (parallel [
            (set (reg:DI 131 [ D.1762 ])
                (plus:DI (reg:DI 130 [ D.1761 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 243 241 242 30 (set (reg:DI 174)
        (const_int 0 [0])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 242 243 244 30 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 131 [ D.1762 ])
            (const_int 0 [0]))) Test6.f08:30 3 {*cmpdi_ccno_1}
     (nil))

(insn 244 242 245 30 (set (reg:DI 132 [ D.1626 ])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 131 [ D.1762 ])
            (reg:DI 174))) Test6.f08:30 886 {*movdicc_noc}
     (nil))

(insn 245 244 246 30 (parallel [
            (set (reg:DI 133 [ D.1627 ])
                (plus:DI (reg:DI 123 [ D.1621 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 246 245 247 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 132 [ D.1626 ])
            (reg:DI 133 [ D.1627 ]))) Test6.f08:30 7 {*cmpdi_1}
     (nil))

(insn 247 246 248 30 (set (reg:QI 175)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:30 585 {*setcc_qi}
     (nil))

(insn 248 247 249 30 (parallel [
            (set (reg:SI 134 [ D.1628 ])
                (zero_extend:SI (reg:QI 175)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 249 248 250 30 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 250 249 251 30 (parallel [
            (set (reg:DI 135 [ D.1763 ])
                (plus:DI (reg:DI 123 [ D.1621 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 251 250 252 30 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 seed.dim[0].ubound+0 S8 A64])
        (reg:DI 135 [ D.1763 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 252 251 253 30 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 seed.dim[0].stride+0 S8 A64])
        (const_int 1 [0x1])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 253 252 254 30 (set (reg:DI 136 [ D.1764 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 254 253 255 30 (parallel [
            (set (reg:DI 137 [ D.1765 ])
                (neg:DI (reg:DI 136 [ D.1764 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 448 {*negdi2_1}
     (nil))

(insn 255 254 256 30 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])
        (reg:DI 137 [ D.1765 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 256 255 257 30 (set (reg:DI 61 [ D.1607 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 seed.offset+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 257 256 258 30 (set (reg:DI 65 [ D.1622 ])
        (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 seed.dim[0].lbound+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 258 257 259 30 (parallel [
            (set (reg:DI 138 [ D.1766 ])
                (ashift:DI (reg:DI 133 [ D.1627 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 498 {*ashldi3_1}
     (nil))

(insn 259 258 260 30 (set (reg:DI 139 [ D.1629 ])
        (reg:DI 138 [ D.1766 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 260 259 261 30 (set (reg/f:DI 140 [ D.1767 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 261 260 262 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 140 [ D.1767 ])
            (const_int 0 [0]))) Test6.f08:30 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 262 261 263 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 273)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 273)
;; End of basic block 30 -> ( 31 32)


;; Succ edge  31 (fallthru)
;; Succ edge  32

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  30 (fallthru)
(note 263 262 264 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 264 263 265 31 (set (reg:DI 5 di)
        (reg:DI 139 [ D.1629 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(call_insn 265 264 266 31 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7fc95dd56d00 __builtin_malloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:30 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 266 265 267 31 (set (reg/f:DI 176)
        (reg:DI 0 ax)) Test6.f08:30 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 176)
        (nil)))

(insn 267 266 268 31 (set (reg/f:DI 141 [ D.1770 ])
        (reg/f:DI 176)) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 268 267 269 31 (set (reg/f:DI 142 [ D.1771 ])
        (reg/f:DI 141 [ D.1770 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 269 268 270 31 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (reg/f:DI 142 [ D.1771 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 270 269 368 31 (set (mem/s/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 seed.dtype+0 S8 A64])
        (const_int 265 [0x109])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(jump_insn 368 270 369 31 (set (pc)
        (label_ref 285)) -1
     (nil)
 -> 285)
;; End of basic block 31 -> ( 34)


;; Succ edge  34 [100.0%] 

(barrier 369 368 273)

;; Start of basic block ( 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  30
(code_label 273 369 274 32 31 "" [1 uses])

(note 274 273 275 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 134 [ D.1628 ])
            (const_int 0 [0]))) Test6.f08:30 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 276 275 277 32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 285)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 285)
;; End of basic block 32 -> ( 33 34)


;; Succ edge  33 (fallthru)
;; Succ edge  34

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  32 (fallthru)
(note 277 276 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 279 33 (set (reg/f:DI 143 [ D.1775 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 279 278 280 33 (set (reg:DI 4 si)
        (reg:DI 139 [ D.1629 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 280 279 281 33 (set (reg:DI 5 di)
        (reg/f:DI 143 [ D.1775 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(call_insn 281 280 282 33 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7fc95dd56e00 __builtin_realloc>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:30 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 282 281 283 33 (set (reg/f:DI 144 [ D.1776 ])
        (reg:DI 0 ax)) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 283 282 284 33 (set (reg/f:DI 145 [ D.1777 ])
        (reg/f:DI 144 [ D.1776 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 284 283 285 33 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (reg/f:DI 145 [ D.1777 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 33 -> ( 34)


;; Succ edge  34 (fallthru)

;; Start of basic block ( 33 32 31) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  33 (fallthru)
;; Pred edge  32
;; Pred edge  31 [100.0%] 
(code_label 285 284 286 34 32 "" [2 uses])

(note 286 285 287 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 287 286 288 34 (set (reg/f:DI 60 [ D.1606 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 34 -> ( 35)


;; Succ edge  35 (fallthru)

;; Start of basic block ( 29 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  29
;; Pred edge  34 (fallthru)
(code_label 288 287 289 35 30 "" [1 uses])

(note 289 288 290 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 290 289 307 35 (set (reg:DI 66 [ S.5 ])
        (const_int 0 [0])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 35 -> ( 36)


;; Succ edge  36 (fallthru)

;; Start of basic block ( 35 37) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  35 (fallthru)
;; Pred edge  37 [100.0%] 
(code_label 307 290 291 36 34 "" [1 uses])

(note 291 307 292 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 36 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 66 [ S.5 ])
            (reg:DI 123 [ D.1621 ]))) Test6.f08:30 7 {*cmpdi_1}
     (nil))

(jump_insn 293 292 294 36 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 310)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 310)
;; End of basic block 36 -> ( 38 37)


;; Succ edge  38
;; Succ edge  37 (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  36 (fallthru)
(note 294 293 295 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 295 294 296 37 (parallel [
            (set (reg:DI 146 [ D.1781 ])
                (plus:DI (reg:DI 66 [ S.5 ])
                    (reg:DI 65 [ D.1622 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 296 295 297 37 (parallel [
            (set (reg:DI 147 [ D.1782 ])
                (plus:DI (reg:DI 146 [ D.1781 ])
                    (reg:DI 61 [ D.1607 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(insn 297 296 298 37 (set (reg/f:DI 148 [ D.1783 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 298 297 299 37 (set (reg:SI 149 [ D.1784 ])
        (mem/s/j:SI (plus:DI (mult:DI (reg:DI 66 [ S.5 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 148 [ D.1783 ])) [0 MEM[(integer(kind=4)[0] *)D.1783_111] S4 A32])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 299 298 300 37 (set (reg:SI 177)
        (reg:SI 149 [ D.1784 ])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 300 299 301 37 (parallel [
            (set (reg:SI 177)
                (ashift:SI (reg:SI 177)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 497 {*ashlsi3_1}
     (nil))

(insn 301 300 302 37 (parallel [
            (set (reg:SI 177)
                (plus:SI (reg:SI 177)
                    (reg:SI 149 [ D.1784 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 252 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 149 [ D.1784 ])
            (const_int 9 [0x9]))
        (nil)))

(insn 302 301 303 37 (parallel [
            (set (reg:SI 177)
                (ashift:SI (reg:SI 177)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 497 {*ashlsi3_1}
     (nil))

(insn 303 302 304 37 (parallel [
            (set (reg:SI 150 [ D.1785 ])
                (plus:SI (reg:SI 177)
                    (reg:SI 149 [ D.1784 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 252 {*addsi_1}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 149 [ D.1784 ])
            (const_int 37 [0x25]))
        (nil)))

(insn 304 303 305 37 (parallel [
            (set (reg:SI 151 [ D.1786 ])
                (plus:SI (reg:SI 150 [ D.1785 ])
                    (reg:SI 104 [ D.1610 ])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 252 {*addsi_1}
     (nil))

(insn 305 304 306 37 (set (mem/s/j:SI (plus:DI (mult:DI (reg:DI 147 [ D.1782 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 60 [ D.1606 ])) [0 *D.1606_2 S4 A32])
        (reg:SI 151 [ D.1786 ])) Test6.f08:30 64 {*movsi_internal}
     (nil))

(insn 306 305 370 37 (parallel [
            (set (reg:DI 66 [ S.5 ])
                (plus:DI (reg:DI 66 [ S.5 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:30 253 {*adddi_1}
     (nil))

(jump_insn 370 306 371 37 (set (pc)
        (label_ref 307)) Test6.f08:30 -1
     (nil)
 -> 307)
;; End of basic block 37 -> ( 36)


;; Succ edge  36 [100.0%] 

(barrier 371 370 310)

;; Start of basic block ( 36) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  36
(code_label 310 371 311 38 33 "" [1 uses])

(note 311 310 312 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 38 (set (reg/f:DI 152 [ D.1614 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 atmp.2.data+0 S8 A64])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(insn 313 312 314 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 152 [ D.1614 ])
            (const_int 0 [0]))) Test6.f08:30 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 314 313 315 38 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 318)
            (pc))) Test6.f08:30 591 {*jcc_1}
     (nil)
 -> 318)
;; End of basic block 38 -> ( 39 40)


;; Succ edge  39 (fallthru)
;; Succ edge  40

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  38 (fallthru)
(note 315 314 316 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 317 39 (set (reg:DI 5 di)
        (reg/f:DI 152 [ D.1614 ])) Test6.f08:30 62 {*movdi_internal_rex64}
     (nil))

(call_insn 317 316 318 39 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fc95dd56c00 __builtin_free>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:30 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 39 -> ( 40)


;; Succ edge  40 (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  38
;; Pred edge  39 (fallthru)
(code_label 318 317 319 40 35 "" [1 uses])

(note 319 318 320 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 320 319 321 40 (parallel [
            (set (reg:DI 178)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:31 253 {*adddi_1}
     (nil))

(insn 321 320 322 40 (set (reg:DI 1 dx)
        (const_int 0 [0])) Test6.f08:31 62 {*movdi_internal_rex64}
     (nil))

(insn 322 321 323 40 (set (reg:DI 4 si)
        (reg:DI 178)) Test6.f08:31 62 {*movdi_internal_rex64}
     (nil))

(insn 323 322 324 40 (set (reg:DI 5 di)
        (const_int 0 [0])) Test6.f08:31 62 {*movdi_internal_rex64}
     (nil))

(insn 324 323 325 40 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:31 66 {*movqi_internal}
     (nil))

(call_insn 325 324 326 40 (call (mem:QI (symbol_ref:DI ("_gfortran_random_seed_i4") [flags 0x41]  <function_decl 0x7fc95dbed700 _gfortran_random_seed_i4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:31 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 326 325 327 40 (set (reg/f:DI 153 [ D.1790 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:32 62 {*movdi_internal_rex64}
     (nil))

(insn 327 326 328 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 153 [ D.1790 ])
            (const_int 0 [0]))) Test6.f08:32 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 328 327 329 40 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 336)
            (pc))) Test6.f08:32 591 {*jcc_1}
     (nil)
 -> 336)
;; End of basic block 40 -> ( 41 42)


;; Succ edge  41 (fallthru)
;; Succ edge  42

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  40 (fallthru)
(note 329 328 330 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 330 329 331 41 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fc95dc278c0 *.LC7>)) Test6.f08:32 62 {*movdi_internal_rex64}
     (nil))

(insn 331 330 332 41 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fc95dc27aa0 *.LC10>)) Test6.f08:32 62 {*movdi_internal_rex64}
     (nil))

(insn 332 331 333 41 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fc95dc27b40 *.LC11>)) Test6.f08:32 62 {*movdi_internal_rex64}
     (nil))

(insn 333 332 334 41 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:32 66 {*movqi_internal}
     (nil))

(call_insn 334 333 335 41 (call (mem:QI (symbol_ref:DI ("_gfortran_runtime_error_at") [flags 0x41]  <function_decl 0x7fc95ddde300 _gfortran_runtime_error_at>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:32 618 {*call_0}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))
;; End of basic block 41 -> ()



(barrier 335 334 336)

;; Start of basic block ( 40) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  40
(code_label 336 335 337 42 36 "" [1 uses])

(note 337 336 338 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 338 337 339 42 (set (reg/f:DI 154 [ D.1793 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:32 62 {*movdi_internal_rex64}
     (nil))

(insn 339 338 340 42 (set (reg:DI 5 di)
        (reg/f:DI 154 [ D.1793 ])) Test6.f08:32 62 {*movdi_internal_rex64}
     (nil))

(call_insn 340 339 341 42 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fc95dd56c00 __builtin_free>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:32 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 341 340 342 42 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:32 62 {*movdi_internal_rex64}
     (nil))

(insn 342 341 343 42 (set (reg/f:DI 155 [ D.1794 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:33 62 {*movdi_internal_rex64}
     (nil))

(insn 343 342 344 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 155 [ D.1794 ])
            (const_int 0 [0]))) Test6.f08:33 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 344 343 345 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 349)
            (pc))) Test6.f08:33 591 {*jcc_1}
     (nil)
 -> 349)
;; End of basic block 42 -> ( 43 44)


;; Succ edge  43 (fallthru)
;; Succ edge  44

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  42 (fallthru)
(note 345 344 346 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 43 (set (reg/f:DI 156 [ D.1797 ])
        (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])) Test6.f08:33 62 {*movdi_internal_rex64}
     (nil))

(insn 347 346 348 43 (set (reg:DI 5 di)
        (reg/f:DI 156 [ D.1797 ])) Test6.f08:33 62 {*movdi_internal_rex64}
     (nil))

(call_insn 348 347 349 43 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7fc95dd56c00 __builtin_free>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:33 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 43 -> ( 44)


;; Succ edge  44 (fallthru)

;; Start of basic block ( 42 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  42
;; Pred edge  43 (fallthru)
(code_label 349 348 350 44 37 "" [1 uses])

(note 350 349 351 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 351 350 0 44 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 seed.data+0 S8 A64])
        (const_int 0 [0])) Test6.f08:33 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 44 -> ( 1)


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function test6 (MAIN__)



test6

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={14d,4u} r1={12d,2u} r2={10d} r4={13d,3u} r5={17d,7u} r6={1d,13u} r7={1d,22u} r8={9d} r9={9d} r10={9d} r11={9d} r12={9d} r13={9d} r14={9d} r15={9d} r16={1d,12u} r17={32d,7u} r18={9d} r19={9d} r20={1d,42u} r21={10d,1u} r22={10d} r23={10d} r24={10d} r25={10d} r26={10d} r27={10d} r28={10d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={10d} r38={10d} r39={9d} r40={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r59={2d,2u} r60={2d,3u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} 
;;    total ref usage 628{484d,144u,0e} in 83{74 regular + 9 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  ENTRY (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 1 [0x1])) Test6.f08:6 64 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 15 [0xf]))) Test6.f08:6 6 {*cmpsi_1}
     (nil))

(jump_insn 7 6 114 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) Test6.f08:6 591 {*jcc_1}
     (nil)
 -> 68)
;; End of basic block 2 -> ( 12 6)


;; Succ edge  12 (fallthru)
;; Succ edge  6

;; Start of basic block ( 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  2 (fallthru)
(note 114 7 115 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 115 114 116 12 (set (pc)
        (label_ref 65)) -1
     (nil)
 -> 65)
;; End of basic block 12 -> ( 3)


;; Succ edge  3 [100.0%] 

(barrier 116 115 118)

;; Start of basic block ( 5) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  5
(code_label 118 116 117 13 47 "" [1 uses])

(note 117 118 119 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 119 117 65 13 (const_int 0 [0]) Test6.f08:6 -1
     (nil))
;; End of basic block 13 -> ( 3)


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 65 119 8 3 43 "" [1 uses])

(note 8 65 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 (parallel [
            (set (reg:DI 74)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:7 253 {*adddi_1}
     (nil))

(insn 10 9 11 3 (set (reg:DI 5 di)
        (reg:DI 74)) Test6.f08:7 62 {*movdi_internal_rex64}
     (nil))

(insn 11 10 12 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:7 66 {*movqi_internal}
     (nil))

(call_insn 12 11 13 3 (call (mem:QI (symbol_ref:DI ("_gfortran_cpu_time_4") [flags 0x41]  <function_decl 0x7fc95dbedf00 _gfortran_cpu_time_4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:7 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 13 12 14 3 (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
        (const_int 1 [0x1])) Test6.f08:8 64 {*movsi_internal}
     (nil))

(insn 14 13 15 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
            (const_int 2400000 [0x249f00]))) Test6.f08:8 6 {*cmpsi_1}
     (nil))

(jump_insn 15 14 108 3 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) Test6.f08:8 591 {*jcc_1}
     (nil)
 -> 36)
;; End of basic block 3 -> ( 10 5)


;; Succ edge  10 (fallthru)
;; Succ edge  5

;; Start of basic block ( 3) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  3 (fallthru)
(note 108 15 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(jump_insn 109 108 110 10 (set (pc)
        (label_ref 33)) -1
     (nil)
 -> 33)
;; End of basic block 10 -> ( 4)


;; Succ edge  4 [100.0%] 

(barrier 110 109 112)

;; Start of basic block ( 4) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  4
(code_label 112 110 111 11 46 "" [1 uses])

(note 111 112 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 111 33 11 (const_int 0 [0]) Test6.f08:8 -1
     (nil))
;; End of basic block 11 -> ( 4)


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 33 113 16 4 42 "" [1 uses])

(note 16 33 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:9 66 {*movqi_internal}
     (nil))

(call_insn 18 17 19 4 (call (mem:QI (symbol_ref:DI ("init_random_seed_") [flags 0x3]  <function_decl 0x7fc95dbed400 init_random_seed>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:9 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (nil)))

(insn 19 18 20 4 (set (reg:SI 75)
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])) Test6.f08:10 64 {*movsi_internal}
     (nil))

(insn 20 19 21 4 (set (reg:DI 61 [ D.1670 ])
        (sign_extend:DI (reg:SI 75))) Test6.f08:10 126 {*extendsidi2_rex64}
     (nil))

(insn 21 20 22 4 (parallel [
            (set (reg:DI 62 [ D.1671 ])
                (plus:DI (reg:DI 61 [ D.1670 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:10 253 {*adddi_1}
     (nil))

(insn 22 21 23 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:10 66 {*movqi_internal}
     (nil))

(call_insn 23 22 24 4 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("random_normal_") [flags 0x3]  <function_decl 0x7fc95dbed100 random_normal>) [0 S1 A8])
            (const_int 0 [0]))) Test6.f08:10 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (nil)))

(insn 24 23 25 4 (set (reg:SF 63 [ D.1672 ])
        (reg:SF 21 xmm0)) Test6.f08:10 110 {*movsf_internal}
     (nil))

(insn 25 24 26 4 (set (mem/s/j:SF (plus:DI (mult:DI (reg:DI 62 [ D.1671 ])
                    (const_int 4 [0x4]))
                (symbol_ref:DI ("t6.1638") [flags 0x2]  <var_decl 0x7fc95dbfa5a0 t6>)) [0 t6 S4 A32])
        (reg:SF 63 [ D.1672 ])) Test6.f08:10 110 {*movsf_internal}
     (nil))

(insn 26 25 27 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
            (const_int 2400000 [0x249f00]))) Test6.f08:8 6 {*cmpsi_1}
     (nil))

(insn 27 26 28 4 (set (reg:QI 76)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:8 585 {*setcc_qi}
     (nil))

(insn 28 27 29 4 (parallel [
            (set (reg:SI 64 [ D.1648 ])
                (zero_extend:SI (reg:QI 76)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:8 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 29 28 30 4 (parallel [
            (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:8 252 {*addsi_1}
     (nil))

(insn 30 29 31 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 64 [ D.1648 ])
            (const_int 0 [0]))) Test6.f08:8 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 31 30 36 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 112)
            (pc))) Test6.f08:8 591 {*jcc_1}
     (nil)
 -> 112)
;; End of basic block 4 -> ( 5 11)


;; Succ edge  5 (fallthru)
;; Succ edge  11

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  3
;; Pred edge  4 (fallthru)
(code_label 36 31 37 5 41 "" [1 uses])

(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 (parallel [
            (set (reg:DI 77)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -192 [0xffffffffffffff40])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:12 253 {*adddi_1}
     (nil))

(insn 39 38 40 5 (set (reg:DI 4 si)
        (reg:DI 77)) Test6.f08:12 62 {*movdi_internal_rex64}
     (nil))

(insn 40 39 41 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fc95dc27be0 *.LC12>)) Test6.f08:12 62 {*movdi_internal_rex64}
     (nil))

(call_insn 41 40 42 5 (call (mem:QI (symbol_ref:DI ("rffti_") [flags 0x3]  <function_decl 0x7fc95ddfde00 rffti>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:12 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 42 41 43 5 (parallel [
            (set (reg:DI 78)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -192 [0xffffffffffffff40])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:13 253 {*adddi_1}
     (nil))

(insn 43 42 44 5 (set (reg:DI 1 dx)
        (reg:DI 78)) Test6.f08:13 62 {*movdi_internal_rex64}
     (nil))

(insn 44 43 45 5 (set (reg:DI 4 si)
        (symbol_ref:DI ("t6.1638") [flags 0x2]  <var_decl 0x7fc95dbfa5a0 t6>)) Test6.f08:13 62 {*movdi_internal_rex64}
     (nil))

(insn 45 44 46 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fc95dc27be0 *.LC12>)) Test6.f08:13 62 {*movdi_internal_rex64}
     (nil))

(call_insn 46 45 47 5 (call (mem:QI (symbol_ref:DI ("rfftf_") [flags 0x3]  <function_decl 0x7fc95ddfda00 rfftf>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:13 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))

(insn 47 46 48 5 (parallel [
            (set (reg:DI 79)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:14 253 {*adddi_1}
     (nil))

(insn 48 47 49 5 (set (reg:DI 5 di)
        (reg:DI 79)) Test6.f08:14 62 {*movdi_internal_rex64}
     (nil))

(insn 49 48 50 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) Test6.f08:14 66 {*movqi_internal}
     (nil))

(call_insn 50 49 51 5 (call (mem:QI (symbol_ref:DI ("_gfortran_cpu_time_4") [flags 0x41]  <function_decl 0x7fc95dbedf00 _gfortran_cpu_time_4>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:14 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (nil))))

(insn 51 50 52 5 (set (reg:SI 80)
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) Test6.f08:15 64 {*movsi_internal}
     (nil))

(insn 52 51 53 5 (set (reg:DI 65 [ D.1674 ])
        (sign_extend:DI (reg:SI 80))) Test6.f08:15 126 {*extendsidi2_rex64}
     (nil))

(insn 53 52 54 5 (parallel [
            (set (reg:DI 66 [ D.1675 ])
                (plus:DI (reg:DI 65 [ D.1674 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:15 253 {*adddi_1}
     (nil))

(insn 54 53 55 5 (set (reg:SF 67 [ finish.10 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 finish+0 S4 A32])) Test6.f08:15 110 {*movsf_internal}
     (nil))

(insn 55 54 56 5 (set (reg:SF 68 [ start.11 ])
        (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 start+0 S4 A64])) Test6.f08:15 110 {*movsf_internal}
     (nil))

(insn 56 55 57 5 (set (reg:SF 69 [ D.1678 ])
        (minus:SF (reg:SF 67 [ finish.10 ])
            (reg:SF 68 [ start.11 ]))) Test6.f08:15 740 {*fop_sf_1_sse}
     (nil))

(insn 57 56 58 5 (set (mem/s/j:SF (plus:DI (plus:DI (mult:DI (reg:DI 66 [ D.1675 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -80 [0xffffffffffffffb0])) [0 tresults S4 A32])
        (reg:SF 69 [ D.1678 ])) Test6.f08:15 110 {*movsf_internal}
     (nil))

(insn 58 57 59 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 15 [0xf]))) Test6.f08:6 6 {*cmpsi_1}
     (nil))

(insn 59 58 60 5 (set (reg:QI 81)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) Test6.f08:6 585 {*setcc_qi}
     (nil))

(insn 60 59 61 5 (parallel [
            (set (reg:SI 70 [ D.1651 ])
                (zero_extend:SI (reg:QI 81)))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:6 123 {*zero_extendqisi2_movzbl_and}
     (nil))

(insn 61 60 62 5 (parallel [
            (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:6 252 {*addsi_1}
     (nil))

(insn 62 61 63 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 70 [ D.1651 ])
            (const_int 0 [0]))) Test6.f08:6 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 63 62 68 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 118)
            (pc))) Test6.f08:6 591 {*jcc_1}
     (nil)
 -> 118)
;; End of basic block 5 -> ( 6 13)


;; Succ edge  6 (fallthru)
;; Succ edge  13

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  2
;; Pred edge  5 (fallthru)
(code_label 68 63 69 6 40 "" [1 uses])

(note 69 68 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 6 (set (mem/s/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -680 [0xfffffffffffffd58])) [0 dt_parm.6.common.filename+0 S8 A64])
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7fc95dc27c80 *.LC13>)) Test6.f08:17 62 {*movdi_internal_rex64}
     (nil))

(insn 71 70 72 6 (set (mem/s/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -672 [0xfffffffffffffd60])) [0 dt_parm.6.common.line+0 S4 A64])
        (const_int 17 [0x11])) Test6.f08:17 64 {*movsi_internal}
     (nil))

(insn 72 71 73 6 (set (mem/s/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -688 [0xfffffffffffffd50])) [0 dt_parm.6.common.flags+0 S4 A64])
        (const_int 128 [0x80])) Test6.f08:17 64 {*movsi_internal}
     (nil))

(insn 73 72 74 6 (set (mem/s/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -684 [0xfffffffffffffd54])) [0 dt_parm.6.common.unit+0 S4 A32])
        (const_int 6 [0x6])) Test6.f08:17 64 {*movsi_internal}
     (nil))

(insn 74 73 75 6 (parallel [
            (set (reg:DI 82)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 253 {*adddi_1}
     (nil))

(insn 75 74 76 6 (set (reg:DI 5 di)
        (reg:DI 82)) Test6.f08:17 62 {*movdi_internal_rex64}
     (nil))

(call_insn 76 75 77 6 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write") [flags 0x41]  <function_decl 0x7fc95ddf9900 _gfortran_st_write>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:17 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 77 76 78 6 (set (reg:SF 59 [ val.7 ])
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [0 S4 A32])) Test6.f08:17 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(insn 78 77 87 6 (set (reg:DI 60 [ S.8 ])
        (const_int 1 [0x1])) Test6.f08:17 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 6 -> ( 7)


;; Succ edge  7 (fallthru)

;; Start of basic block ( 6 8) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  6 (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 87 78 79 7 45 "" [1 uses])

(note 79 87 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 60 [ S.8 ])
            (const_int 15 [0xf]))) Test6.f08:17 7 {*cmpdi_1}
     (nil))

(jump_insn 81 80 82 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) Test6.f08:17 591 {*jcc_1}
     (nil)
 -> 90)
;; End of basic block 7 -> ( 9 8)


;; Succ edge  9
;; Succ edge  8 (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  7 (fallthru)
(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 8 (parallel [
            (set (reg:DI 71 [ D.1682 ])
                (plus:DI (reg:DI 60 [ S.8 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 253 {*adddi_1}
     (nil))

(insn 84 83 85 8 (set (reg:SF 72 [ D.1683 ])
        (mem/s/j:SF (plus:DI (plus:DI (mult:DI (reg:DI 71 [ D.1682 ])
                        (const_int 4 [0x4]))
                    (reg/f:DI 20 frame))
                (const_int -80 [0xffffffffffffffb0])) [0 tresults S4 A32])) Test6.f08:17 110 {*movsf_internal}
     (nil))

(insn 85 84 86 8 (set (reg:SF 59 [ val.7 ])
        (plus:SF (reg:SF 59 [ val.7 ])
            (reg:SF 72 [ D.1683 ]))) Test6.f08:17 729 {*fop_sf_comm_sse}
     (nil))

(insn 86 85 106 8 (parallel [
            (set (reg:DI 60 [ S.8 ])
                (plus:DI (reg:DI 60 [ S.8 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 253 {*adddi_1}
     (nil))

(jump_insn 106 86 107 8 (set (pc)
        (label_ref 87)) Test6.f08:17 -1
     (nil)
 -> 87)
;; End of basic block 8 -> ( 7)


;; Succ edge  7 [100.0%] 

(barrier 107 106 90)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  7
(code_label 90 107 91 9 44 "" [1 uses])

(note 91 90 92 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 9 (set (reg:SF 83)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [0 S4 A32])) Test6.f08:17 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.5e+1 [0x0.fp+4])
        (nil)))

(insn 93 92 94 9 (set (reg:SF 73 [ D.1684 ])
        (div:SF (reg:SF 59 [ val.7 ])
            (reg:SF 83))) Test6.f08:17 740 {*fop_sf_1_sse}
     (nil))

(insn 94 93 95 9 (set (mem/c/i:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -196 [0xffffffffffffff3c])) [0 D.1656+0 S4 A32])
        (reg:SF 73 [ D.1684 ])) Test6.f08:17 110 {*movsf_internal}
     (nil))

(insn 95 94 96 9 (parallel [
            (set (reg:DI 84)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -196 [0xffffffffffffff3c])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 253 {*adddi_1}
     (nil))

(insn 96 95 97 9 (parallel [
            (set (reg:DI 85)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 253 {*adddi_1}
     (nil))

(insn 97 96 98 9 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) Test6.f08:17 64 {*movsi_internal}
     (nil))

(insn 98 97 99 9 (set (reg:DI 4 si)
        (reg:DI 84)) Test6.f08:17 62 {*movdi_internal_rex64}
     (nil))

(insn 99 98 100 9 (set (reg:DI 5 di)
        (reg:DI 85)) Test6.f08:17 62 {*movdi_internal_rex64}
     (nil))

(call_insn 100 99 101 9 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x7fc95ddeff00 _gfortran_transfer_real_write>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:17 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 101 100 102 9 (parallel [
            (set (reg:DI 86)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) Test6.f08:17 253 {*adddi_1}
     (nil))

(insn 102 101 103 9 (set (reg:DI 5 di)
        (reg:DI 86)) Test6.f08:17 62 {*movdi_internal_rex64}
     (nil))

(call_insn 103 102 0 9 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write_done") [flags 0x41]  <function_decl 0x7fc95ddfd400 _gfortran_st_write_done>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:17 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 9 -> ( 1)


;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function main (main)



main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={5d,2u} r1={4d} r2={4d} r4={6d,3u} r5={6d,3u} r6={1d,2u} r7={1d,5u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,1u} r17={3d} r18={3d} r19={3d} r20={1d,6u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 186{160d,26u,0e} in 15{12 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

;; Pred edge  ENTRY (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) Test6.f08:18 64 {*movsi_internal}
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) Test6.f08:18 62 {*movdi_internal_rex64}
     (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:DI 61)
        (mem/f/c/i:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 argv+0 S8 A64])) Test6.f08:18 62 {*movdi_internal_rex64}
     (nil))

(insn 8 7 9 2 (set (reg:SI 62)
        (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 argc+0 S4 A32])) Test6.f08:18 64 {*movsi_internal}
     (nil))

(insn 9 8 10 2 (set (reg:DI 4 si)
        (reg:DI 61)) Test6.f08:18 62 {*movdi_internal_rex64}
     (nil))

(insn 10 9 11 2 (set (reg:SI 5 di)
        (reg:SI 62)) Test6.f08:18 64 {*movsi_internal}
     (nil))

(call_insn 11 10 12 2 (call (mem:QI (symbol_ref:DI ("_gfortran_set_args") [flags 0x41]  <function_decl 0x7fc95ddde700 _gfortran_set_args>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:18 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 12 11 13 2 (set (reg:DI 4 si)
        (symbol_ref:DI ("options.9.1661") [flags 0x2]  <var_decl 0x7fc95dbfab40 options.9>)) Test6.f08:18 62 {*movdi_internal_rex64}
     (nil))

(insn 13 12 14 2 (set (reg:SI 5 di)
        (const_int 8 [0x8])) Test6.f08:18 64 {*movsi_internal}
     (nil))

(call_insn 14 13 15 2 (call (mem:QI (symbol_ref:DI ("_gfortran_set_options") [flags 0x41]  <function_decl 0x7fc95ddde900 _gfortran_set_options>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:18 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(call_insn 15 14 16 2 (call (mem:QI (symbol_ref:DI ("MAIN__") [flags 0x3]  <function_decl 0x7fc95dbeda00 test6>) [0 S1 A8])
        (const_int 0 [0])) Test6.f08:18 618 {*call_0}
     (nil)
    (nil))

(insn 16 15 17 2 (set (reg:SI 59 [ D.1662 ])
        (const_int 0 [0])) Test6.f08:18 64 {*movsi_internal}
     (nil))

(insn 17 16 21 2 (set (reg:SI 60 [ <retval> ])
        (reg:SI 59 [ D.1662 ])) Test6.f08:18 64 {*movsi_internal}
     (nil))

(insn 21 17 24 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) Test6.f08:18 64 {*movsi_internal}
     (nil))

(insn 24 21 0 2 (use (reg/i:SI 0 ax)) Test6.f08:18 -1
     (nil))
;; End of basic block 2 -> ( 1)


;; Succ edge  EXIT [100.0%]  (fallthru)

