// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/02/2023 21:20:45"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3_sramtop (
	SW,
	Clk,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	logic [9:0] SW ;
input 	logic Clk ;
input 	logic Run ;
input 	logic \Continue  ;
output 	logic [9:0] LED ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;

// Design Ports Information
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Continue~input_o ;
wire \button_sync[0]|q~q ;
wire \Run~input_o ;
wire \button_sync[1]|q~q ;
wire \slc|state_controller|State.Halted~0_combout ;
wire \slc|state_controller|State.Halted~q ;
wire \slc|state_controller|Selector2~2_combout ;
wire \slc|d0|MDR_Reg|Out[15]~feeder_combout ;
wire \instaRam|address[0]~45_combout ;
wire \Reset_ah~combout ;
wire \instaRam|address[1]~15_combout ;
wire \instaRam|address[1]~16 ;
wire \instaRam|address[2]~17_combout ;
wire \instaRam|address[2]~18 ;
wire \instaRam|address[3]~19_combout ;
wire \instaRam|address[3]~20 ;
wire \instaRam|address[4]~21_combout ;
wire \instaRam|address[4]~22 ;
wire \instaRam|address[5]~23_combout ;
wire \instaRam|address[5]~24 ;
wire \instaRam|address[6]~25_combout ;
wire \instaRam|Equal0~2_combout ;
wire \instaRam|address[6]~26 ;
wire \instaRam|address[7]~27_combout ;
wire \instaRam|Equal0~4_combout ;
wire \instaRam|address[7]~28 ;
wire \instaRam|address[8]~29_combout ;
wire \instaRam|address[8]~30 ;
wire \instaRam|address[9]~31_combout ;
wire \instaRam|address[9]~32 ;
wire \instaRam|address[10]~33_combout ;
wire \instaRam|address[10]~34 ;
wire \instaRam|address[11]~35_combout ;
wire \instaRam|Equal129~0_combout ;
wire \instaRam|address[11]~36 ;
wire \instaRam|address[12]~37_combout ;
wire \instaRam|address[12]~38 ;
wire \instaRam|address[13]~39_combout ;
wire \instaRam|address[13]~40 ;
wire \instaRam|address[14]~41_combout ;
wire \instaRam|address[14]~42 ;
wire \instaRam|address[15]~43_combout ;
wire \instaRam|Equal129~1_combout ;
wire \instaRam|Equal0~1_combout ;
wire \instaRam|state.mem_write~0_combout ;
wire \instaRam|state.mem_write~q ;
wire \slc|state_controller|Decoder0~2_combout ;
wire \slc|state_controller|State~73_combout ;
wire \slc|state_controller|State.S_12~q ;
wire \slc|state_controller|Decoder0~4_combout ;
wire \slc|state_controller|State~75_combout ;
wire \slc|state_controller|State.S_9~q ;
wire \slc|state_controller|Decoder0~7_combout ;
wire \slc|state_controller|State~78_combout ;
wire \slc|state_controller|State.S_04~q ;
wire \slc|state_controller|Decoder0~1_combout ;
wire \slc|state_controller|State~72_combout ;
wire \slc|state_controller|State.S_1~q ;
wire \slc|d0|Tri_State_Buff|Mux1~4_combout ;
wire \slc|d0|Tri_State_Buff|Mux1~5_combout ;
wire \slc|d0|MDR_Reg|Out[13]~feeder_combout ;
wire \slc|d0|MDR_Reg|Out[8]~29_combout ;
wire \slc|d0|MDR_Reg|Out[8]~30_combout ;
wire \slc|state_controller|WideOr26~combout ;
wire \slc|state_controller|WideOr29~combout ;
wire \slc|d0|MDR_Reg|Out[4]~feeder_combout ;
wire \SW[4]~input_o ;
wire \slc|d0|MDR_Reg|Out[6]~feeder_combout ;
wire \slc|d0|Tri_State_Buff|Mux1~2_combout ;
wire \slc|d0|Tri_State_Buff|Mux1~3_combout ;
wire \slc|d0|MDR_Reg|Out[8]~feeder_combout ;
wire \slc|d0|IR_Reg|Out~29_combout ;
wire \slc|d0|MAR_Reg|Out[8]~4_combout ;
wire \ADDR[0]~0_combout ;
wire \slc|d0|MDR_Reg|Out[1]~feeder_combout ;
wire \slc|d0|MDR_Reg|Out[2]~feeder_combout ;
wire \slc|d0|MDR_Reg|Out[3]~feeder_combout ;
wire \SW[3]~input_o ;
wire \ADDR[4]~4_combout ;
wire \slc|d0|MDR_Reg|Out[5]~feeder_combout ;
wire \ADDR[6]~6_combout ;
wire \slc|d0|MDR_Reg|Out[7]~feeder_combout ;
wire \SW[7]~input_o ;
wire \slc|d0|MAR_Reg|Out[8]~feeder_combout ;
wire \ADDR[8]~8_combout ;
wire \slc|d0|IR_Reg|Out~38_combout ;
wire \ADDR[9]~9_combout ;
wire \instaRam|Equal0~3_combout ;
wire \instaRam|Equal128~0_combout ;
wire \instaRam|Equal17~5_combout ;
wire \instaRam|Equal12~0_combout ;
wire \instaRam|Equal129~2_combout ;
wire \instaRam|Equal165~0_combout ;
wire \instaRam|Equal168~0_combout ;
wire \instaRam|WideOr14~2_combout ;
wire \instaRam|Equal1~4_combout ;
wire \instaRam|Equal11~0_combout ;
wire \instaRam|Equal3~0_combout ;
wire \instaRam|Equal6~3_combout ;
wire \instaRam|Equal9~0_combout ;
wire \instaRam|WideOr14~4_combout ;
wire \instaRam|Equal73~0_combout ;
wire \instaRam|Equal9~2_combout ;
wire \instaRam|Equal17~4_combout ;
wire \instaRam|Equal65~0_combout ;
wire \instaRam|Equal15~0_combout ;
wire \instaRam|WideNor0~35_combout ;
wire \instaRam|WideOr14~8_combout ;
wire \instaRam|Equal0~0_combout ;
wire \instaRam|Equal32~0_combout ;
wire \instaRam|Equal97~0_combout ;
wire \instaRam|WideOr4~0_combout ;
wire \instaRam|WideOr6~21_combout ;
wire \instaRam|Equal22~0_combout ;
wire \instaRam|WideOr14~13_combout ;
wire \instaRam|WideOr14~9_combout ;
wire \instaRam|Equal5~0_combout ;
wire \instaRam|Equal105~0_combout ;
wire \instaRam|Equal130~2_combout ;
wire \instaRam|WideOr14~10_combout ;
wire \instaRam|Equal72~0_combout ;
wire \instaRam|Equal16~0_combout ;
wire \instaRam|WideOr14~11_combout ;
wire \instaRam|Equal49~0_combout ;
wire \instaRam|Equal149~0_combout ;
wire \instaRam|Equal129~3_combout ;
wire \instaRam|WideOr14~5_combout ;
wire \instaRam|Equal2~0_combout ;
wire \instaRam|Equal30~0_combout ;
wire \instaRam|WideOr14~6_combout ;
wire \instaRam|Equal10~2_combout ;
wire \instaRam|Equal122~2_combout ;
wire \instaRam|WideOr14~3_combout ;
wire \instaRam|Equal25~0_combout ;
wire \instaRam|Equal27~0_combout ;
wire \instaRam|Equal24~0_combout ;
wire \instaRam|Equal1~5_combout ;
wire \instaRam|Equal57~0_combout ;
wire \instaRam|Equal17~6_combout ;
wire \instaRam|Equal10~4_combout ;
wire \instaRam|Equal10~3_combout ;
wire \instaRam|WideOr0~5_combout ;
wire \instaRam|Equal132~0_combout ;
wire \instaRam|Equal140~0_combout ;
wire \instaRam|WideOr0~6_combout ;
wire \instaRam|WideOr0~7_combout ;
wire \instaRam|WideOr14~7_combout ;
wire \instaRam|WideOr14~12_combout ;
wire \instaRam|Equal81~4_combout ;
wire \instaRam|Equal88~4_combout ;
wire \instaRam|Equal138~0_combout ;
wire \instaRam|Equal18~0_combout ;
wire \instaRam|WideNor0~33_combout ;
wire \instaRam|Equal75~0_combout ;
wire \instaRam|WideNor0~34_combout ;
wire \instaRam|Equal131~0_combout ;
wire \instaRam|Equal143~0_combout ;
wire \instaRam|Equal52~0_combout ;
wire \instaRam|Equal83~0_combout ;
wire \instaRam|WideOr13~5_combout ;
wire \instaRam|Equal167~0_combout ;
wire \instaRam|Equal90~2_combout ;
wire \instaRam|WideOr13~6_combout ;
wire \instaRam|Equal148~0_combout ;
wire \instaRam|Equal3~1_combout ;
wire \instaRam|Equal33~0_combout ;
wire \instaRam|Equal33~2_combout ;
wire \instaRam|Equal164~0_combout ;
wire \instaRam|WideOr6~11_combout ;
wire \instaRam|WideOr6~12_combout ;
wire \instaRam|WideOr6~13_combout ;
wire \instaRam|Equal113~0_combout ;
wire \instaRam|Equal58~0_combout ;
wire \instaRam|WideOr5~1_combout ;
wire \instaRam|WideOr1~0_combout ;
wire \instaRam|Equal1~6_combout ;
wire \instaRam|Equal67~0_combout ;
wire \instaRam|WideOr4~2_combout ;
wire \instaRam|Equal5~1_combout ;
wire \instaRam|WideOr6~9_combout ;
wire \instaRam|Equal41~0_combout ;
wire \instaRam|WideOr6~4_combout ;
wire \instaRam|Equal9~3_combout ;
wire \instaRam|Equal41~1_combout ;
wire \instaRam|Equal174~0_combout ;
wire \instaRam|WideOr5~0_combout ;
wire \instaRam|Equal169~0_combout ;
wire \instaRam|WideOr6~8_combout ;
wire \instaRam|Equal23~5_combout ;
wire \instaRam|Equal8~0_combout ;
wire \instaRam|WideOr6~22_combout ;
wire \instaRam|Equal2~1_combout ;
wire \instaRam|Equal1~8_combout ;
wire \instaRam|WideOr6~6_combout ;
wire \instaRam|WideOr6~5_combout ;
wire \instaRam|WideOr6~7_combout ;
wire \instaRam|WideOr6~10_combout ;
wire \instaRam|WideNor0~5_combout ;
wire \instaRam|WideOr13~7_combout ;
wire \Data_to_SRAM[1]~22_combout ;
wire \instaRam|Equal161~1_combout ;
wire \instaRam|Equal163~0_combout ;
wire \instaRam|WideOr13~11_combout ;
wire \instaRam|WideOr13~12_combout ;
wire \instaRam|WideOr13~15_combout ;
wire \instaRam|Equal6~2_combout ;
wire \instaRam|WideOr13~8_combout ;
wire \instaRam|Equal70~0_combout ;
wire \instaRam|Equal35~0_combout ;
wire \instaRam|Equal59~0_combout ;
wire \instaRam|WideOr13~9_combout ;
wire \instaRam|Equal11~1_combout ;
wire \instaRam|Equal84~4_combout ;
wire \instaRam|Equal78~0_combout ;
wire \instaRam|Equal31~0_combout ;
wire \instaRam|WideNor0~18_combout ;
wire \instaRam|Equal162~0_combout ;
wire \instaRam|WideOr13~4_combout ;
wire \instaRam|Equal97~1_combout ;
wire \instaRam|WideOr13~14_combout ;
wire \instaRam|WideOr13~10_combout ;
wire \instaRam|WideOr13~13_combout ;
wire \Data_to_SRAM[2]~23_combout ;
wire \instaRam|Equal118~0_combout ;
wire \instaRam|Equal9~1_combout ;
wire \instaRam|WideOr9~2_combout ;
wire \instaRam|Equal53~4_combout ;
wire \instaRam|WideNor0~6_combout ;
wire \instaRam|WideOr1~4_combout ;
wire \instaRam|Equal69~0_combout ;
wire \instaRam|WideOr8~1_combout ;
wire \instaRam|WideOr6~15_combout ;
wire \instaRam|WideOr6~14_combout ;
wire \instaRam|WideOr6~16_combout ;
wire \instaRam|WideOr6~17_combout ;
wire \instaRam|WideOr5~2_combout ;
wire \instaRam|WideNor0~41_combout ;
wire \instaRam|Equal151~2_combout ;
wire \instaRam|Equal141~0_combout ;
wire \instaRam|WideOr12~2_combout ;
wire \instaRam|WideOr12~4_combout ;
wire \Data_to_SRAM[12]~25_combout ;
wire \instaRam|WideNor0~9_combout ;
wire \Data_to_SRAM[12]~24_combout ;
wire \Data_to_SRAM[12]~26_combout ;
wire \instaRam|WideOr12~3_combout ;
wire \Data_to_SRAM[3]~27_combout ;
wire \instaRam|Equal93~0_combout ;
wire \instaRam|Equal173~0_combout ;
wire \Data_to_SRAM[12]~7_combout ;
wire \instaRam|WideOr5~5_combout ;
wire \instaRam|WideOr5~6_combout ;
wire \instaRam|WideOr10~6_combout ;
wire \instaRam|WideOr10~7_combout ;
wire \instaRam|Equal153~2_combout ;
wire \instaRam|Equal13~0_combout ;
wire \instaRam|WideOr11~0_combout ;
wire \instaRam|WideOr11~1_combout ;
wire \instaRam|WideOr11~2_combout ;
wire \instaRam|WideNor0~7_combout ;
wire \instaRam|WideNor0~8_combout ;
wire \Data_to_SRAM[4]~28_combout ;
wire \instaRam|WideOr10~9_combout ;
wire \instaRam|Equal135~2_combout ;
wire \instaRam|WideOr10~2_combout ;
wire \instaRam|WideOr10~3_combout ;
wire \instaRam|WideOr10~10_combout ;
wire \instaRam|Equal87~4_combout ;
wire \instaRam|Equal66~0_combout ;
wire \instaRam|WideOr10~1_combout ;
wire \instaRam|Equal121~4_combout ;
wire \instaRam|WideOr10~0_combout ;
wire \instaRam|WideOr10~8_combout ;
wire \instaRam|Equal53~5_combout ;
wire \instaRam|WideOr10~4_combout ;
wire \instaRam|WideNor0~27_combout ;
wire \instaRam|WideNor0~26_combout ;
wire \instaRam|WideNor0~28_combout ;
wire \instaRam|Equal54~0_combout ;
wire \instaRam|Equal43~0_combout ;
wire \instaRam|Equal1~7_combout ;
wire \instaRam|WideNor0~12_combout ;
wire \instaRam|WideNor0~13_combout ;
wire \instaRam|WideNor0~14_combout ;
wire \instaRam|WideOr1~2_combout ;
wire \instaRam|WideOr1~3_combout ;
wire \instaRam|WideOr10~5_combout ;
wire \instaRam|WideOr10~11_combout ;
wire \instaRam|WideOr10~12_combout ;
wire \Data_to_SRAM[5]~29_combout ;
wire \instaRam|WideNor0~37_combout ;
wire \instaRam|WideNor0~38_combout ;
wire \instaRam|WideNor0~36_combout ;
wire \instaRam|WideNor0~39_combout ;
wire \instaRam|WideOr5~9_combout ;
wire \instaRam|Equal155~2_combout ;
wire \instaRam|Equal137~0_combout ;
wire \instaRam|WideOr0~2_combout ;
wire \instaRam|WideOr0~3_combout ;
wire \instaRam|WideOr0~4_combout ;
wire \instaRam|WideOr7~3_combout ;
wire \instaRam|Equal65~1_combout ;
wire \instaRam|Equal29~0_combout ;
wire \instaRam|WideOr0~15_combout ;
wire \instaRam|WideOr7~4_combout ;
wire \instaRam|Equal123~0_combout ;
wire \instaRam|WideOr4~1_combout ;
wire \instaRam|Equal68~0_combout ;
wire \instaRam|WideNor0~30_combout ;
wire \instaRam|WideNor0~29_combout ;
wire \instaRam|WideNor0~31_combout ;
wire \instaRam|WideOr8~3_combout ;
wire \instaRam|Equal60~0_combout ;
wire \instaRam|WideOr1~1_combout ;
wire \instaRam|WideOr8~4_combout ;
wire \instaRam|WideOr5~3_combout ;
wire \instaRam|Equal33~1_combout ;
wire \instaRam|WideOr8~5_combout ;
wire \instaRam|WideOr0~11_combout ;
wire \instaRam|WideOr5~4_combout ;
wire \instaRam|WideOr5~7_combout ;
wire \instaRam|WideOr5~8_combout ;
wire \instaRam|WideNor0~32_combout ;
wire \instaRam|WideNor0~40_combout ;
wire \instaRam|Equal123~1_combout ;
wire \instaRam|WideOr8~6_combout ;
wire \instaRam|WideOr9~3_combout ;
wire \instaRam|WideOr9~5_combout ;
wire \Data_to_SRAM[6]~30_combout ;
wire \instaRam|WideOr7~13_combout ;
wire \instaRam|WideOr7~5_combout ;
wire \instaRam|WideOr9~4_combout ;
wire \instaRam|WideOr7~6_combout ;
wire \instaRam|WideOr7~7_combout ;
wire \instaRam|WideOr7~8_combout ;
wire \instaRam|Equal74~2_combout ;
wire \instaRam|WideNor0~4_combout ;
wire \instaRam|WideOr8~0_combout ;
wire \instaRam|WideNor0~24_combout ;
wire \instaRam|WideOr8~7_combout ;
wire \instaRam|WideOr8~8_combout ;
wire \instaRam|WideOr8~2_combout ;
wire \instaRam|WideOr8~9_combout ;
wire \instaRam|WideOr8~10_combout ;
wire \Data_to_SRAM[7]~31_combout ;
wire \instaRam|Equal94~4_combout ;
wire \instaRam|WideNor0~16_combout ;
wire \instaRam|WideNor0~17_combout ;
wire \Data_to_SRAM[0]~17_combout ;
wire \instaRam|WideOr6~18_combout ;
wire \instaRam|WideOr7~10_combout ;
wire \instaRam|WideOr7~2_combout ;
wire \instaRam|WideOr7~9_combout ;
wire \instaRam|WideOr7~11_combout ;
wire \instaRam|WideOr7~12_combout ;
wire \Data_to_SRAM[8]~32_combout ;
wire \slc|d0|MDR_Reg|Out~47_combout ;
wire \slc|d0|MDR_Reg|Out[8]~51_combout ;
wire \slc|state_controller|WideOr31~4_combout ;
wire \slc|state_controller|WideOr31~combout ;
wire \slc|d0|IR_Reg|Out[7]~28_combout ;
wire \slc|state_controller|SR2MUX~0_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~20_combout ;
wire \slc|state_controller|State~59_combout ;
wire \slc|state_controller|State.S_21~q ;
wire \slc|d0|PC_Reg|Out[12]~16_combout ;
wire \slc|state_controller|WideOr34~combout ;
wire \slc|d0|Add0~69_combout ;
wire \slc|d0|MDR_Reg|Out[10]~feeder_combout ;
wire \instaRam|WideOr5~10_combout ;
wire \instaRam|WideOr5~11_combout ;
wire \instaRam|WideOr5~12_combout ;
wire \instaRam|WideOr5~13_combout ;
wire \instaRam|WideNor0~20_combout ;
wire \instaRam|Equal165~1_combout ;
wire \Data_to_SRAM[12]~14_combout ;
wire \instaRam|WideNor0~22_combout ;
wire \instaRam|WideNor0~21_combout ;
wire \instaRam|WideNor0~23_combout ;
wire \instaRam|WideOr5~combout ;
wire \Data_to_SRAM[10]~34_combout ;
wire \slc|d0|SR1_Mult|Out_Mux[1]~1_combout ;
wire \slc|d0|Register_File|Decoder0~6_combout ;
wire \slc|d0|MAR_Reg|Out~6_combout ;
wire \slc|d0|IR_Reg|Out[11]~feeder_combout ;
wire \slc|d0|Register_File|Decoder0~67_combout ;
wire \slc|d0|Register_File|Decoder0~135_combout ;
wire \slc|d0|Register_File|registers[3][11]~q ;
wire \slc|d0|Register_File|Decoder0~132_combout ;
wire \slc|d0|Register_File|registers[2][11]~q ;
wire \slc|d0|Register_File|Decoder0~134_combout ;
wire \slc|d0|Register_File|registers[0][11]~q ;
wire \slc|d0|Register_File|registers[1][11]~feeder_combout ;
wire \slc|d0|Register_File|Decoder0~133_combout ;
wire \slc|d0|Register_File|registers[1][11]~q ;
wire \slc|d0|SR1_Mult|Out_Mux[0]~0_combout ;
wire \slc|d0|Register_File|Mux4~2_combout ;
wire \slc|d0|Register_File|Mux4~3_combout ;
wire \slc|d0|Register_File|registers[7][11]~feeder_combout ;
wire \slc|d0|Register_File|Decoder0~3_combout ;
wire \slc|d0|Register_File|Decoder0~131_combout ;
wire \slc|d0|Register_File|registers[7][11]~q ;
wire \slc|d0|Register_File|registers[5][11]~feeder_combout ;
wire \slc|d0|Register_File|registers[5][11]~q ;
wire \slc|d0|Register_File|Decoder0~130_combout ;
wire \slc|d0|Register_File|registers[4][11]~q ;
wire \slc|d0|Register_File|Decoder0~129_combout ;
wire \slc|d0|Register_File|registers[6][11]~q ;
wire \slc|d0|Register_File|Mux4~0_combout ;
wire \slc|d0|Register_File|Mux4~1_combout ;
wire \slc|d0|Register_File|Mux4~4_combout ;
wire \slc|d0|Add1~35_combout ;
wire \slc|d0|Add1~42_combout ;
wire \slc|d0|Add1~34_combout ;
wire \slc|d0|Add0~92_combout ;
wire \slc|d0|Add1~41_combout ;
wire \slc|d0|Add0~84_combout ;
wire \slc|d0|Add1~40_combout ;
wire \slc|d0|Add1~30_combout ;
wire \slc|d0|Add1~29_combout ;
wire \slc|d0|Add1~26_combout ;
wire \slc|d0|Add1~24_combout ;
wire \slc|d0|Add1~22_combout ;
wire \slc|d0|IR_Reg|Out[3]~feeder_combout ;
wire \slc|d0|Add1~21_combout ;
wire \slc|d0|Add1~19_combout ;
wire \slc|d0|Add1~16_combout ;
wire \slc|d0|Add1~15_combout ;
wire \slc|d0|PC_Reg|Out[0]~17_combout ;
wire \slc|d0|PC_Reg|Out[0]~feeder_combout ;
wire \slc|d0|PC_Reg|Out[12]~19_combout ;
wire \slc|d0|Add1~14_combout ;
wire \slc|d0|PC_Reg|Out[0]~18 ;
wire \slc|d0|PC_Reg|Out[1]~20_combout ;
wire \slc|d0|PC_Reg|Out[1]~feeder_combout ;
wire \slc|d0|Add1~17_combout ;
wire \slc|d0|PC_Reg|Out[1]~21 ;
wire \slc|d0|PC_Reg|Out[2]~22_combout ;
wire \slc|d0|PC_Reg|Out[2]~feeder_combout ;
wire \slc|d0|Add1~18_combout ;
wire \slc|d0|PC_Reg|Out[2]~23 ;
wire \slc|d0|PC_Reg|Out[3]~24_combout ;
wire \slc|d0|PC_Reg|Out[3]~feeder_combout ;
wire \slc|d0|Add1~20_combout ;
wire \slc|d0|PC_Reg|Out[3]~25 ;
wire \slc|d0|PC_Reg|Out[4]~26_combout ;
wire \slc|d0|PC_Reg|Out[4]~feeder_combout ;
wire \slc|d0|Add1~23_combout ;
wire \slc|d0|PC_Reg|Out[4]~27 ;
wire \slc|d0|PC_Reg|Out[5]~28_combout ;
wire \slc|d0|PC_Reg|Out[5]~feeder_combout ;
wire \slc|d0|Add1~25_combout ;
wire \slc|d0|PC_Reg|Out[5]~29 ;
wire \slc|d0|PC_Reg|Out[6]~30_combout ;
wire \slc|d0|PC_Reg|Out[6]~feeder_combout ;
wire \slc|d0|Add1~27_combout ;
wire \slc|d0|PC_Reg|Out[6]~31 ;
wire \slc|d0|PC_Reg|Out[7]~32_combout ;
wire \slc|d0|PC_Reg|Out[7]~feeder_combout ;
wire \slc|d0|Add1~28_combout ;
wire \slc|d0|PC_Reg|Out[7]~33 ;
wire \slc|d0|PC_Reg|Out[8]~34_combout ;
wire \slc|d0|PC_Reg|Out[8]~feeder_combout ;
wire \slc|d0|Add1~31_combout ;
wire \slc|d0|PC_Reg|Out[8]~35 ;
wire \slc|d0|PC_Reg|Out[9]~36_combout ;
wire \slc|d0|PC_Reg|Out[9]~feeder_combout ;
wire \slc|d0|Add1~32_combout ;
wire \slc|d0|PC_Reg|Out[9]~37 ;
wire \slc|d0|PC_Reg|Out[10]~38_combout ;
wire \slc|d0|PC_Reg|Out[10]~feeder_combout ;
wire \slc|d0|Add1~33_combout ;
wire \slc|d0|PC_Reg|Out[10]~39 ;
wire \slc|d0|PC_Reg|Out[11]~40_combout ;
wire \slc|d0|PC_Reg|Out[11]~feeder_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[11]~56_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[11]~57_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[11]~54_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[11]~55_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[11]~58_combout ;
wire \slc|d0|MDR_Reg|Out[11]~31_combout ;
wire \slc|d0|MDR_Reg|Out[11]~32_combout ;
wire \slc|d0|MDR_Reg|Out[11]~52_combout ;
wire \slc|d0|ADDR2_Mult|Mux4~0_combout ;
wire \slc|d0|Add0~100_combout ;
wire \slc|d0|Add0~101_combout ;
wire \slc|d0|Add0~102_combout ;
wire \slc|d0|ADDR2_Mult|Mux9~2_combout ;
wire \slc|d0|Register_File|registers[3][10]~q ;
wire \slc|d0|Register_File|registers[2][10]~q ;
wire \slc|d0|Register_File|registers[1][10]~q ;
wire \slc|d0|Register_File|registers[0][10]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[10]~50_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[10]~51_combout ;
wire \slc|d0|Register_File|registers[5][10]~q ;
wire \slc|d0|Register_File|registers[7][10]~q ;
wire \slc|d0|Register_File|registers[6][10]~q ;
wire \slc|d0|Register_File|registers[4][10]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[10]~48_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[10]~49_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[10]~52_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[10]~53_combout ;
wire \slc|d0|Add0~93_combout ;
wire \slc|d0|Register_File|Mux5~2_combout ;
wire \slc|d0|Register_File|Mux5~3_combout ;
wire \slc|d0|Register_File|Mux5~0_combout ;
wire \slc|d0|Register_File|Mux5~1_combout ;
wire \slc|d0|Register_File|Mux5~4_combout ;
wire \slc|d0|Add0~94_combout ;
wire \slc|d0|Add0~85_combout ;
wire \slc|d0|Register_File|registers[7][9]~q ;
wire \slc|d0|Register_File|registers[5][9]~q ;
wire \slc|d0|Register_File|registers[4][9]~q ;
wire \slc|d0|Register_File|registers[6][9]~q ;
wire \slc|d0|Register_File|Mux6~0_combout ;
wire \slc|d0|Register_File|Mux6~1_combout ;
wire \slc|d0|Register_File|registers[3][9]~feeder_combout ;
wire \slc|d0|Register_File|registers[3][9]~q ;
wire \slc|d0|Register_File|registers[2][9]~q ;
wire \slc|d0|Register_File|registers[1][9]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][9]~q ;
wire \slc|d0|Register_File|registers[0][9]~q ;
wire \slc|d0|Register_File|Mux6~2_combout ;
wire \slc|d0|Register_File|Mux6~3_combout ;
wire \slc|d0|Register_File|Mux6~4_combout ;
wire \slc|d0|Add0~86_combout ;
wire \slc|d0|Register_File|registers[3][8]~feeder_combout ;
wire \slc|d0|Register_File|registers[3][8]~q ;
wire \slc|d0|Register_File|registers[2][8]~q ;
wire \slc|d0|Register_File|registers[0][8]~q ;
wire \slc|d0|Register_File|registers[1][8]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][8]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[8]~38_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[8]~39_combout ;
wire \slc|d0|Register_File|registers[7][8]~q ;
wire \slc|d0|Register_File|registers[5][8]~q ;
wire \slc|d0|Register_File|registers[6][8]~q ;
wire \slc|d0|Register_File|registers[4][8]~feeder_combout ;
wire \slc|d0|Register_File|registers[4][8]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[8]~36_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[8]~37_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[8]~40_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[8]~41_combout ;
wire \slc|d0|Add0~77_combout ;
wire \slc|d0|Register_File|Mux7~2_combout ;
wire \slc|d0|Register_File|Mux7~3_combout ;
wire \slc|d0|Register_File|Mux7~0_combout ;
wire \slc|d0|Register_File|Mux7~1_combout ;
wire \slc|d0|Register_File|Mux7~4_combout ;
wire \slc|d0|Add0~78_combout ;
wire \slc|d0|Register_File|registers[7][7]~q ;
wire \slc|d0|Register_File|registers[4][7]~q ;
wire \slc|d0|Register_File|registers[6][7]~q ;
wire \slc|d0|Register_File|Mux8~0_combout ;
wire \slc|d0|Register_File|Mux8~1_combout ;
wire \slc|d0|Register_File|registers[2][7]~q ;
wire \slc|d0|Register_File|registers[3][7]~q ;
wire \slc|d0|Register_File|registers[1][7]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][7]~q ;
wire \slc|d0|Register_File|registers[0][7]~feeder_combout ;
wire \slc|d0|Register_File|registers[0][7]~q ;
wire \slc|d0|Register_File|Mux8~2_combout ;
wire \slc|d0|Register_File|Mux8~3_combout ;
wire \slc|d0|Register_File|Mux8~4_combout ;
wire \slc|d0|Add0~71_combout ;
wire \slc|d0|Add0~61_combout ;
wire \slc|d0|Register_File|registers[3][6]~q ;
wire \slc|d0|Register_File|registers[2][6]~q ;
wire \slc|d0|Register_File|registers[1][6]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][6]~q ;
wire \slc|d0|Register_File|registers[0][6]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~28_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~29_combout ;
wire \slc|d0|Register_File|registers[7][6]~q ;
wire \slc|d0|Register_File|registers[5][6]~q ;
wire \slc|d0|Register_File|registers[6][6]~q ;
wire \slc|d0|Register_File|registers[4][6]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~26_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~27_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[6]~30_combout ;
wire \slc|d0|Add0~62_combout ;
wire \slc|d0|Register_File|Mux9~0_combout ;
wire \slc|d0|Register_File|Mux9~1_combout ;
wire \slc|d0|Register_File|Mux9~2_combout ;
wire \slc|d0|Register_File|Mux9~3_combout ;
wire \slc|d0|Register_File|Mux9~4_combout ;
wire \slc|d0|Add0~63_combout ;
wire \slc|d0|Register_File|registers[3][5]~q ;
wire \slc|d0|Register_File|registers[2][5]~q ;
wire \slc|d0|Register_File|registers[1][5]~q ;
wire \slc|d0|Register_File|registers[0][5]~q ;
wire \slc|d0|Register_File|Mux10~2_combout ;
wire \slc|d0|Register_File|Mux10~3_combout ;
wire \slc|d0|Register_File|registers[5][5]~q ;
wire \slc|d0|Register_File|registers[7][5]~q ;
wire \slc|d0|Register_File|registers[4][5]~q ;
wire \slc|d0|Register_File|registers[6][5]~q ;
wire \slc|d0|Register_File|Mux10~0_combout ;
wire \slc|d0|Register_File|Mux10~1_combout ;
wire \slc|d0|Register_File|Mux10~4_combout ;
wire \slc|d0|Add0~55_combout ;
wire \slc|d0|ADDR2_Mult|Mux15~0_combout ;
wire \slc|d0|Add0~53_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~21_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~22_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~23_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~24_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[5]~25_combout ;
wire \slc|d0|Add0~54_combout ;
wire \slc|d0|Add0~4_combout ;
wire \slc|d0|Register_File|registers[3][4]~q ;
wire \slc|d0|Register_File|registers[1][4]~q ;
wire \slc|d0|Register_File|registers[0][4]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~18_combout ;
wire \slc|d0|Register_File|registers[2][4]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~19_combout ;
wire \slc|d0|Add0~0_combout ;
wire \slc|d0|Add0~1_combout ;
wire \slc|d0|Add0~2_combout ;
wire \slc|d0|Register_File|registers[7][4]~q ;
wire \slc|d0|Register_File|registers[5][4]~feeder_combout ;
wire \slc|d0|Register_File|registers[5][4]~q ;
wire \slc|d0|Register_File|registers[6][4]~q ;
wire \slc|d0|Register_File|registers[4][4]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~16_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[4]~17_combout ;
wire \slc|d0|Add0~43_combout ;
wire \slc|d0|Add0~44_combout ;
wire \slc|d0|Register_File|Mux11~2_combout ;
wire \slc|d0|Register_File|Mux11~3_combout ;
wire \slc|d0|Register_File|Mux11~0_combout ;
wire \slc|d0|Register_File|Mux11~1_combout ;
wire \slc|d0|Register_File|Mux11~4_combout ;
wire \slc|d0|Add0~45_combout ;
wire \slc|d0|Register_File|registers[3][3]~q ;
wire \slc|d0|Register_File|registers[2][3]~q ;
wire \slc|d0|Register_File|registers[1][3]~q ;
wire \slc|d0|Register_File|registers[0][3]~feeder_combout ;
wire \slc|d0|Register_File|registers[0][3]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~14_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~15_combout ;
wire \slc|d0|Register_File|registers[7][3]~q ;
wire \slc|d0|Register_File|registers[5][3]~q ;
wire \slc|d0|Register_File|registers[4][3]~q ;
wire \slc|d0|Register_File|registers[6][3]~feeder_combout ;
wire \slc|d0|Register_File|registers[6][3]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~12_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[3]~13_combout ;
wire \slc|d0|Add0~33_combout ;
wire \slc|d0|Add0~34_combout ;
wire \slc|d0|Register_File|Mux12~0_combout ;
wire \slc|d0|Register_File|Mux12~1_combout ;
wire \slc|d0|Register_File|Mux12~2_combout ;
wire \slc|d0|Register_File|Mux12~3_combout ;
wire \slc|d0|Register_File|Mux12~4_combout ;
wire \slc|d0|Add0~35_combout ;
wire \slc|d0|Register_File|registers[3][2]~q ;
wire \slc|d0|Register_File|registers[2][2]~q ;
wire \slc|d0|Register_File|registers[0][2]~feeder_combout ;
wire \slc|d0|Register_File|registers[0][2]~q ;
wire \slc|d0|Register_File|registers[1][2]~q ;
wire \slc|d0|Register_File|Mux13~2_combout ;
wire \slc|d0|Register_File|Mux13~3_combout ;
wire \slc|d0|Register_File|registers[7][2]~q ;
wire \slc|d0|Register_File|registers[4][2]~q ;
wire \slc|d0|Register_File|registers[6][2]~q ;
wire \slc|d0|Register_File|Mux13~0_combout ;
wire \slc|d0|Register_File|registers[5][2]~q ;
wire \slc|d0|Register_File|Mux13~1_combout ;
wire \slc|d0|Register_File|Mux13~4_combout ;
wire \slc|d0|Add0~26_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~8_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~9_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~10_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[2]~11_combout ;
wire \slc|d0|Add0~24_combout ;
wire \slc|d0|Add0~25_combout ;
wire \slc|d0|Register_File|registers[3][1]~q ;
wire \slc|d0|Register_File|registers[2][1]~q ;
wire \slc|d0|Register_File|registers[1][1]~q ;
wire \slc|d0|Register_File|registers[0][1]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~6_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~7_combout ;
wire \slc|d0|Register_File|registers[5][1]~q ;
wire \slc|d0|Register_File|registers[7][1]~q ;
wire \slc|d0|Register_File|registers[4][1]~q ;
wire \slc|d0|Register_File|registers[6][1]~feeder_combout ;
wire \slc|d0|Register_File|registers[6][1]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~4_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[1]~5_combout ;
wire \slc|d0|Add0~14_combout ;
wire \slc|d0|Add0~15_combout ;
wire \slc|d0|Register_File|Mux14~2_combout ;
wire \slc|d0|Register_File|Mux14~3_combout ;
wire \slc|d0|Register_File|Mux14~0_combout ;
wire \slc|d0|Register_File|Mux14~1_combout ;
wire \slc|d0|Register_File|Mux14~4_combout ;
wire \slc|d0|Add0~16_combout ;
wire \slc|d0|Register_File|registers[3][0]~q ;
wire \slc|d0|Register_File|registers[2][0]~q ;
wire \slc|d0|Register_File|registers[1][0]~q ;
wire \slc|d0|Register_File|registers[0][0]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~2_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~3_combout ;
wire \slc|d0|Register_File|registers[7][0]~feeder_combout ;
wire \slc|d0|Register_File|registers[7][0]~q ;
wire \slc|d0|Register_File|registers[5][0]~q ;
wire \slc|d0|Register_File|registers[4][0]~feeder_combout ;
wire \slc|d0|Register_File|registers[4][0]~q ;
wire \slc|d0|Register_File|registers[6][0]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~0_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[0]~1_combout ;
wire \slc|d0|Add0~3_combout ;
wire \slc|d0|Add0~5_combout ;
wire \slc|d0|Add0~6_combout ;
wire \slc|d0|Add0~8 ;
wire \slc|d0|Add0~18 ;
wire \slc|d0|Add0~28 ;
wire \slc|d0|Add0~37 ;
wire \slc|d0|Add0~47 ;
wire \slc|d0|Add0~57 ;
wire \slc|d0|Add0~65 ;
wire \slc|d0|Add0~73 ;
wire \slc|d0|Add0~80 ;
wire \slc|d0|Add0~88 ;
wire \slc|d0|Add0~96 ;
wire \slc|d0|Add0~103_combout ;
wire \slc|d0|MDR_Reg|Out[11]~11_combout ;
wire \slc|d0|MDR_Reg|Out[11]~feeder_combout ;
wire \slc|d0|MDR_Reg|Out[12]~feeder_combout ;
wire \instaRam|WideOr2~0_combout ;
wire \instaRam|WideOr1~5_combout ;
wire \Data_to_SRAM[13]~40_combout ;
wire \slc|d0|MDR_Reg|Out[14]~feeder_combout ;
wire \instaRam|WideOr0~12_combout ;
wire \instaRam|WideOr0~13_combout ;
wire \instaRam|Equal7~0_combout ;
wire \instaRam|Equal23~4_combout ;
wire \instaRam|WideOr0~8_combout ;
wire \instaRam|WideOr0~9_combout ;
wire \instaRam|WideOr0~10_combout ;
wire \instaRam|WideOr0~14_combout ;
wire \Data_to_SRAM[15]~42_combout ;
wire \slc|d0|MDR_Reg|Out[15]~50_combout ;
wire \instaRam|WideNor0~10_combout ;
wire \instaRam|Equal161~0_combout ;
wire \instaRam|Equal51~0_combout ;
wire \Data_to_SRAM[12]~3_combout ;
wire \Data_to_SRAM[12]~4_combout ;
wire \instaRam|Equal92~4_combout ;
wire \Data_to_SRAM[12]~5_combout ;
wire \Data_to_SRAM[12]~6_combout ;
wire \instaRam|WideNor0~11_combout ;
wire \instaRam|WideOr1~6_combout ;
wire \Data_to_SRAM[14]~41_combout ;
wire \instaRam|Equal175~0_combout ;
wire \Data_to_SRAM[12]~12_combout ;
wire \Data_to_SRAM[12]~13_combout ;
wire \instaRam|Equal14~0_combout ;
wire \Data_to_SRAM[12]~36_combout ;
wire \Data_to_SRAM[12]~37_combout ;
wire \Data_to_SRAM[12]~38_combout ;
wire \Data_to_SRAM[12]~43_combout ;
wire \Data_to_SRAM[12]~9_combout ;
wire \Data_to_SRAM[12]~10_combout ;
wire \instaRam|Equal38~1_combout ;
wire \instaRam|WideNor0~2_combout ;
wire \instaRam|Equal38~0_combout ;
wire \instaRam|WideNor0~0_combout ;
wire \instaRam|WideNor0~1_combout ;
wire \instaRam|WideNor0~3_combout ;
wire \Data_to_SRAM[12]~8_combout ;
wire \Data_to_SRAM[12]~11_combout ;
wire \instaRam|Equal120~0_combout ;
wire \instaRam|WideNor0~19_combout ;
wire \instaRam|WideNor0~25_combout ;
wire \instaRam|WideNor0~15_combout ;
wire \Data_to_SRAM[12]~15_combout ;
wire \Data_to_SRAM[12]~39_combout ;
wire \instaRam|WideOr4~3_combout ;
wire \instaRam|WideOr4~4_combout ;
wire \instaRam|WideOr4~5_combout ;
wire \instaRam|WideOr4~6_combout ;
wire \instaRam|WideOr4~7_combout ;
wire \Data_to_SRAM[11]~35_combout ;
wire \slc|d0|Add0~98_combout ;
wire \slc|d0|Add0~95_combout ;
wire \slc|d0|Add0~97_combout ;
wire \slc|d0|Add0~99_combout ;
wire \slc|d0|MDR_Reg|Out[10]~10_combout ;
wire \slc|d0|MAR_Reg|Out~5_combout ;
wire \slc|d0|Register_File|Decoder0~128_combout ;
wire \slc|d0|Register_File|registers[5][7]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~31_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~32_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~33_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~34_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[7]~35_combout ;
wire \slc|d0|Add0~70_combout ;
wire \slc|d0|Add0~72_combout ;
wire \slc|d0|Add0~74_combout ;
wire \slc|d0|Add0~75_combout ;
wire \slc|d0|Add0~76_combout ;
wire \slc|d0|MDR_Reg|Out[7]~7_combout ;
wire \slc|d0|IR_Reg|Out~36_combout ;
wire \ADDR[7]~7_combout ;
wire \SW[5]~input_o ;
wire \slc|d0|MDR_Reg|Out~45_combout ;
wire \slc|d0|Add0~56_combout ;
wire \slc|d0|Add0~58_combout ;
wire \slc|d0|Add0~59_combout ;
wire \slc|d0|Add0~60_combout ;
wire \slc|d0|MDR_Reg|Out[5]~5_combout ;
wire \slc|d0|IR_Reg|Out~34_combout ;
wire \ADDR[5]~5_combout ;
wire \slc|d0|MDR_Reg|Out~43_combout ;
wire \slc|d0|Add0~38_combout ;
wire \slc|d0|Add0~39_combout ;
wire \slc|d0|Add0~40_combout ;
wire \slc|d0|Add0~41_combout ;
wire \slc|d0|Add0~36_combout ;
wire \slc|d0|Add0~42_combout ;
wire \slc|d0|MDR_Reg|Out[3]~3_combout ;
wire \slc|d0|IR_Reg|Out~32_combout ;
wire \ADDR[3]~3_combout ;
wire \SW[2]~input_o ;
wire \slc|d0|MDR_Reg|Out~42_combout ;
wire \slc|d0|Add0~30_combout ;
wire \slc|d0|Add0~31_combout ;
wire \slc|d0|Add0~29_combout ;
wire \slc|d0|Add0~27_combout ;
wire \slc|d0|Add0~32_combout ;
wire \slc|d0|MDR_Reg|Out[2]~2_combout ;
wire \slc|d0|IR_Reg|Out~31_combout ;
wire \ADDR[2]~2_combout ;
wire \SW[1]~input_o ;
wire \slc|d0|MDR_Reg|Out~41_combout ;
wire \slc|d0|Add0~17_combout ;
wire \slc|d0|Add0~19_combout ;
wire \slc|d0|Add0~20_combout ;
wire \slc|d0|Add0~21_combout ;
wire \slc|d0|Add0~22_combout ;
wire \slc|d0|Add0~23_combout ;
wire \slc|d0|MDR_Reg|Out[1]~1_combout ;
wire \slc|d0|IR_Reg|Out~30_combout ;
wire \ADDR[1]~1_combout ;
wire \SW[8]~input_o ;
wire \slc|d0|MDR_Reg|Out~48_combout ;
wire \slc|d0|Add0~82_combout ;
wire \slc|d0|Add0~81_combout ;
wire \slc|d0|Add0~79_combout ;
wire \slc|d0|Add0~83_combout ;
wire \slc|d0|MDR_Reg|Out[8]~8_combout ;
wire \slc|d0|IR_Reg|Out~37_combout ;
wire \slc|d0|IR_Reg|Out[8]~feeder_combout ;
wire \slc|d0|SR1_Mult|Out_Mux[2]~2_combout ;
wire \slc|d0|Register_File|Mux15~0_combout ;
wire \slc|d0|Register_File|Mux15~1_combout ;
wire \slc|d0|Register_File|Mux15~2_combout ;
wire \slc|d0|Register_File|Mux15~3_combout ;
wire \slc|d0|Register_File|Mux15~4_combout ;
wire \slc|d0|Add0~9_combout ;
wire \slc|d0|Add0~10_combout ;
wire \slc|d0|Add0~11_combout ;
wire \slc|d0|Add0~12_combout ;
wire \slc|d0|Add0~7_combout ;
wire \slc|d0|Add0~13_combout ;
wire \slc|d0|MDR_Reg|Out[0]~0_combout ;
wire \slc|d0|MDR_Reg|Out[0]~feeder_combout ;
wire \SW[0]~input_o ;
wire \slc|d0|MDR_Reg|Out~28_combout ;
wire \Data_to_SRAM[0]~2_combout ;
wire \Data_to_SRAM[0]~18_combout ;
wire \Data_to_SRAM[0]~19_combout ;
wire \Data_to_SRAM[0]~16_combout ;
wire \Data_to_SRAM[0]~20_combout ;
wire \Data_to_SRAM[0]~21_combout ;
wire \SW[6]~input_o ;
wire \slc|d0|MDR_Reg|Out~46_combout ;
wire \slc|d0|Add0~64_combout ;
wire \slc|d0|Add0~66_combout ;
wire \slc|d0|Add0~67_combout ;
wire \slc|d0|Add0~68_combout ;
wire \slc|d0|MDR_Reg|Out[6]~6_combout ;
wire \slc|d0|IR_Reg|Out~35_combout ;
wire \slc|memory_subsystem|Equal0~1_combout ;
wire \slc|d0|MAR_Reg|Out[14]~feeder_combout ;
wire \slc|d0|MAR_Reg|Out[12]~feeder_combout ;
wire \slc|d0|MAR_Reg|Out[13]~feeder_combout ;
wire \slc|memory_subsystem|Equal0~3_combout ;
wire \slc|d0|MAR_Reg|Out[10]~feeder_combout ;
wire \slc|memory_subsystem|Equal0~2_combout ;
wire \slc|memory_subsystem|Equal0~0_combout ;
wire \slc|memory_subsystem|Equal0~4_combout ;
wire \slc|d0|MDR_Reg|Out~44_combout ;
wire \slc|d0|Add0~48_combout ;
wire \slc|d0|Add0~50_combout ;
wire \slc|d0|Add0~49_combout ;
wire \slc|d0|Add0~51_combout ;
wire \slc|d0|Add0~46_combout ;
wire \slc|d0|Add0~52_combout ;
wire \slc|d0|MDR_Reg|Out[4]~4_combout ;
wire \slc|d0|IR_Reg|Out~33_combout ;
wire \slc|d0|IR_Reg|Out[4]~feeder_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[9]~42_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[9]~43_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[9]~44_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[9]~45_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[9]~46_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[9]~47_combout ;
wire \slc|d0|Add0~90_combout ;
wire \slc|d0|Add0~89_combout ;
wire \slc|d0|Add0~87_combout ;
wire \slc|d0|Add0~91_combout ;
wire \slc|d0|MDR_Reg|Out[9]~9_combout ;
wire \slc|d0|MDR_Reg|Out[9]~feeder_combout ;
wire \SW[9]~input_o ;
wire \slc|d0|MDR_Reg|Out~49_combout ;
wire \instaRam|WideOr6~19_combout ;
wire \instaRam|WideOr6~20_combout ;
wire \Data_to_SRAM[9]~33_combout ;
wire \slc|d0|MDR_Reg|Out[13]~54_combout ;
wire \slc|d0|Register_File|registers[5][13]~q ;
wire \slc|d0|Register_File|registers[7][13]~q ;
wire \slc|d0|Register_File|registers[4][13]~q ;
wire \slc|d0|Register_File|registers[6][13]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[13]~64_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[13]~65_combout ;
wire \slc|d0|Register_File|registers[3][13]~q ;
wire \slc|d0|Register_File|registers[2][13]~q ;
wire \slc|d0|Register_File|registers[1][13]~feeder_combout ;
wire \slc|d0|Register_File|registers[1][13]~q ;
wire \slc|d0|Register_File|registers[0][13]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[13]~66_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[13]~67_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[13]~68_combout ;
wire \slc|d0|Add0~109_combout ;
wire \slc|d0|Add1~37_combout ;
wire \slc|d0|Add1~44_combout ;
wire \slc|d0|Add1~36_combout ;
wire \slc|d0|PC_Reg|Out[11]~41 ;
wire \slc|d0|PC_Reg|Out[12]~43 ;
wire \slc|d0|PC_Reg|Out[13]~44_combout ;
wire \slc|d0|PC_Reg|Out[13]~feeder_combout ;
wire \slc|d0|Register_File|Mux2~0_combout ;
wire \slc|d0|Register_File|Mux2~1_combout ;
wire \slc|d0|Register_File|Mux2~2_combout ;
wire \slc|d0|Register_File|Mux2~3_combout ;
wire \slc|d0|Register_File|Mux2~4_combout ;
wire \slc|d0|Add0~110_combout ;
wire \slc|d0|Register_File|registers[3][12]~q ;
wire \slc|d0|Register_File|registers[2][12]~q ;
wire \slc|d0|Register_File|registers[0][12]~q ;
wire \slc|d0|Register_File|registers[1][12]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[12]~61_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[12]~62_combout ;
wire \slc|d0|Register_File|registers[7][12]~feeder_combout ;
wire \slc|d0|Register_File|registers[7][12]~q ;
wire \slc|d0|Register_File|registers[5][12]~q ;
wire \slc|d0|Register_File|registers[4][12]~q ;
wire \slc|d0|Register_File|registers[6][12]~q ;
wire \slc|d0|SR2_Mult|Out_Mux[12]~59_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[12]~60_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[12]~63_combout ;
wire \slc|d0|Add0~105_combout ;
wire \slc|d0|Register_File|Mux3~2_combout ;
wire \slc|d0|Register_File|Mux3~3_combout ;
wire \slc|d0|Register_File|Mux3~0_combout ;
wire \slc|d0|Register_File|Mux3~1_combout ;
wire \slc|d0|Register_File|Mux3~4_combout ;
wire \slc|d0|Add0~106_combout ;
wire \slc|d0|Add0~104 ;
wire \slc|d0|Add0~108 ;
wire \slc|d0|Add0~111_combout ;
wire \slc|d0|MDR_Reg|Out[13]~35_combout ;
wire \slc|d0|MDR_Reg|Out[13]~36_combout ;
wire \slc|d0|MDR_Reg|Out[13]~13_combout ;
wire \slc|d0|IR_Reg|Out~40_combout ;
wire \slc|state_controller|Decoder0~8_combout ;
wire \slc|state_controller|State~79_combout ;
wire \slc|state_controller|State.S_00~q ;
wire \slc|d0|ben|N_nxt~q ;
wire \slc|d0|ben|Out~0_combout ;
wire \slc|d0|ben|Equal1~1_combout ;
wire \slc|d0|ben|P~0_combout ;
wire \slc|d0|ben|Equal1~0_combout ;
wire \slc|d0|ben|P~1_combout ;
wire \slc|d0|ben|P~2_combout ;
wire \slc|d0|ben|P_nxt~q ;
wire \slc|d0|ben|Equal1~2_combout ;
wire \slc|d0|ben|Equal1~3_combout ;
wire \slc|d0|ben|Equal1~4_combout ;
wire \slc|d0|ben|Z_nxt~q ;
wire \slc|d0|ben|Out~1_combout ;
wire \slc|d0|ben|Out~2_combout ;
wire \slc|d0|ben|Out~q ;
wire \slc|state_controller|State~60_combout ;
wire \slc|state_controller|State.S_22~q ;
wire \slc|d0|Add1~43_combout ;
wire \slc|d0|PC_Reg|Out[12]~42_combout ;
wire \slc|d0|PC_Reg|Out[12]~feeder_combout ;
wire \slc|d0|MDR_Reg|Out[12]~33_combout ;
wire \slc|d0|MDR_Reg|Out[12]~34_combout ;
wire \slc|d0|MDR_Reg|Out[12]~53_combout ;
wire \slc|d0|Add0~107_combout ;
wire \slc|d0|MDR_Reg|Out[12]~12_combout ;
wire \slc|d0|IR_Reg|Out~39_combout ;
wire \slc|state_controller|Decoder0~6_combout ;
wire \slc|state_controller|State~77_combout ;
wire \slc|state_controller|State.S_07~q ;
wire \slc|state_controller|State~58_combout ;
wire \slc|state_controller|State.S_23~q ;
wire \slc|state_controller|State~54_combout ;
wire \slc|state_controller|State.S_16_1~q ;
wire \slc|state_controller|State~55_combout ;
wire \slc|state_controller|State.S_16_2~q ;
wire \slc|state_controller|State~56_combout ;
wire \slc|state_controller|State.S_16_3~q ;
wire \slc|state_controller|State~57_combout ;
wire \slc|state_controller|State.S_16_4~q ;
wire \slc|state_controller|WideOr35~0_combout ;
wire \WE~0_combout ;
wire \slc|d0|MDR_Reg|Out[15]~56_combout ;
wire \slc|d0|Add1~46_combout ;
wire \slc|d0|Add1~39_combout ;
wire \slc|d0|Add1~38_combout ;
wire \slc|d0|PC_Reg|Out[13]~45 ;
wire \slc|d0|PC_Reg|Out[14]~46_combout ;
wire \slc|d0|PC_Reg|Out[14]~feeder_combout ;
wire \slc|d0|Add1~45_combout ;
wire \slc|d0|PC_Reg|Out[14]~47 ;
wire \slc|d0|PC_Reg|Out[15]~48_combout ;
wire \slc|d0|PC_Reg|Out[15]~feeder_combout ;
wire \slc|d0|Register_File|registers[7][15]~q ;
wire \slc|d0|Register_File|registers[5][15]~q ;
wire \slc|d0|Register_File|registers[4][15]~q ;
wire \slc|d0|Register_File|registers[6][15]~q ;
wire \slc|d0|Register_File|Mux0~0_combout ;
wire \slc|d0|Register_File|Mux0~1_combout ;
wire \slc|d0|Register_File|registers[3][15]~feeder_combout ;
wire \slc|d0|Register_File|registers[3][15]~q ;
wire \slc|d0|Register_File|registers[2][15]~q ;
wire \slc|d0|Register_File|registers[0][15]~q ;
wire \slc|d0|Register_File|registers[1][15]~q ;
wire \slc|d0|Register_File|Mux0~2_combout ;
wire \slc|d0|Register_File|Mux0~3_combout ;
wire \slc|d0|Register_File|Mux0~4_combout ;
wire \slc|d0|Add0~118_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[15]~76_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[15]~77_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[15]~74_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[15]~75_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[15]~78_combout ;
wire \slc|d0|Add0~117_combout ;
wire \slc|d0|Register_File|registers[7][14]~q ;
wire \slc|d0|Register_File|registers[5][14]~q ;
wire \slc|d0|Register_File|registers[4][14]~feeder_combout ;
wire \slc|d0|Register_File|registers[4][14]~q ;
wire \slc|d0|Register_File|registers[6][14]~q ;
wire \slc|d0|Register_File|Mux1~0_combout ;
wire \slc|d0|Register_File|Mux1~1_combout ;
wire \slc|d0|Register_File|registers[2][14]~q ;
wire \slc|d0|Register_File|registers[3][14]~q ;
wire \slc|d0|Register_File|registers[0][14]~q ;
wire \slc|d0|Register_File|registers[1][14]~q ;
wire \slc|d0|Register_File|Mux1~2_combout ;
wire \slc|d0|Register_File|Mux1~3_combout ;
wire \slc|d0|Register_File|Mux1~4_combout ;
wire \slc|d0|Add0~114_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[14]~71_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[14]~72_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[14]~69_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[14]~70_combout ;
wire \slc|d0|SR2_Mult|Out_Mux[14]~73_combout ;
wire \slc|d0|Add0~113_combout ;
wire \slc|d0|Add0~112 ;
wire \slc|d0|Add0~116 ;
wire \slc|d0|Add0~119_combout ;
wire \slc|d0|MDR_Reg|Out[15]~39_combout ;
wire \slc|d0|MDR_Reg|Out[15]~40_combout ;
wire \slc|d0|MDR_Reg|Out[15]~15_combout ;
wire \slc|d0|IR_Reg|Out~42_combout ;
wire \slc|state_controller|Decoder0~5_combout ;
wire \slc|state_controller|State~76_combout ;
wire \slc|state_controller|State.S_06~q ;
wire \slc|state_controller|State~68_combout ;
wire \slc|state_controller|State.S_25_1~q ;
wire \slc|state_controller|State~69_combout ;
wire \slc|state_controller|State.S_25_2~q ;
wire \slc|state_controller|State~70_combout ;
wire \slc|state_controller|State.S_25_3~q ;
wire \slc|state_controller|State~71_combout ;
wire \slc|state_controller|State.S_25_4~q ;
wire \slc|state_controller|State~62_combout ;
wire \slc|state_controller|State.S_27~q ;
wire \slc|state_controller|GateMDR~combout ;
wire \slc|d0|MDR_Reg|Out[14]~37_combout ;
wire \slc|d0|MDR_Reg|Out[14]~38_combout ;
wire \slc|d0|MDR_Reg|Out[14]~55_combout ;
wire \slc|d0|Add0~115_combout ;
wire \slc|d0|MDR_Reg|Out[14]~14_combout ;
wire \slc|d0|IR_Reg|Out~41_combout ;
wire \slc|state_controller|Decoder0~3_combout ;
wire \slc|state_controller|State~74_combout ;
wire \slc|state_controller|State.S_5~q ;
wire \slc|state_controller|WideOr32~0_combout ;
wire \slc|state_controller|WideOr0~0_combout ;
wire \slc|state_controller|Selector2~0_combout ;
wire \slc|state_controller|Selector2~1_combout ;
wire \slc|state_controller|Selector2~3_combout ;
wire \slc|state_controller|State.S_18~q ;
wire \slc|state_controller|State~64_combout ;
wire \slc|state_controller|State.S_33_1~q ;
wire \slc|state_controller|State~65_combout ;
wire \slc|state_controller|State.S_33_2~q ;
wire \slc|state_controller|State~66_combout ;
wire \slc|state_controller|State.S_33_3~q ;
wire \slc|state_controller|State~67_combout ;
wire \slc|state_controller|State.S_33_4~q ;
wire \slc|state_controller|State~61_combout ;
wire \slc|state_controller|State.S_35~q ;
wire \slc|state_controller|State~63_combout ;
wire \slc|state_controller|State.S_32~q ;
wire \slc|state_controller|Decoder0~0_combout ;
wire \slc|state_controller|Selector0~0_combout ;
wire \slc|state_controller|State.PauseIR1~q ;
wire \slc|state_controller|State~53_combout ;
wire \slc|state_controller|State.PauseIR2~q ;
wire \slc|d0|LED~0_combout ;
wire \slc|d0|LED~1_combout ;
wire \slc|d0|LED~2_combout ;
wire \slc|d0|LED~3_combout ;
wire \slc|d0|LED~4_combout ;
wire \slc|d0|LED~5_combout ;
wire \slc|d0|LED~6_combout ;
wire \slc|d0|LED~7_combout ;
wire \slc|d0|LED~8_combout ;
wire \slc|d0|LED~9_combout ;
wire \slc|memory_subsystem|hex_data~5_combout ;
wire \slc|memory_subsystem|hex_data[12]~18_combout ;
wire \slc|memory_subsystem|hex_data~4_combout ;
wire \slc|memory_subsystem|hex_data~2_combout ;
wire \slc|memory_subsystem|hex_data~3_combout ;
wire \slc|hex_drivers[0]|WideOr6~0_combout ;
wire \slc|hex_drivers[0]|WideOr5~0_combout ;
wire \slc|hex_drivers[0]|WideOr4~0_combout ;
wire \slc|hex_drivers[0]|WideOr3~0_combout ;
wire \slc|hex_drivers[0]|WideOr2~0_combout ;
wire \slc|hex_drivers[0]|WideOr1~0_combout ;
wire \slc|hex_drivers[0]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~7_combout ;
wire \slc|memory_subsystem|hex_data~6_combout ;
wire \slc|memory_subsystem|hex_data~8_combout ;
wire \slc|memory_subsystem|hex_data~9_combout ;
wire \slc|hex_drivers[1]|WideOr6~0_combout ;
wire \slc|hex_drivers[1]|WideOr5~0_combout ;
wire \slc|hex_drivers[1]|WideOr4~0_combout ;
wire \slc|hex_drivers[1]|WideOr3~0_combout ;
wire \slc|hex_drivers[1]|WideOr2~0_combout ;
wire \slc|hex_drivers[1]|WideOr1~0_combout ;
wire \slc|hex_drivers[1]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~13_combout ;
wire \slc|memory_subsystem|hex_data~12_combout ;
wire \slc|memory_subsystem|hex_data~10_combout ;
wire \slc|memory_subsystem|hex_data~11_combout ;
wire \slc|hex_drivers[2]|WideOr6~0_combout ;
wire \slc|hex_drivers[2]|WideOr5~0_combout ;
wire \slc|hex_drivers[2]|WideOr4~0_combout ;
wire \slc|hex_drivers[2]|WideOr3~0_combout ;
wire \slc|hex_drivers[2]|WideOr2~0_combout ;
wire \slc|hex_drivers[2]|WideOr1~0_combout ;
wire \slc|hex_drivers[2]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~16_combout ;
wire \slc|memory_subsystem|hex_data~15_combout ;
wire \slc|memory_subsystem|hex_data~14_combout ;
wire \slc|memory_subsystem|hex_data~17_combout ;
wire \slc|hex_drivers[3]|WideOr6~0_combout ;
wire \slc|hex_drivers[3]|WideOr5~0_combout ;
wire \slc|hex_drivers[3]|WideOr4~0_combout ;
wire \slc|hex_drivers[3]|WideOr3~0_combout ;
wire \slc|hex_drivers[3]|WideOr2~0_combout ;
wire \slc|hex_drivers[3]|WideOr1~0_combout ;
wire \slc|hex_drivers[3]|WideOr0~0_combout ;
wire [15:0] \slc|d0|IR_Reg|Out ;
wire [15:0] \ram0|altsyncram_component|auto_generated|q_a ;
wire [15:0] \slc|d0|MDR_Reg|Out ;
wire [15:0] \slc|memory_subsystem|hex_data ;
wire [15:0] \slc|d0|PC_Reg|Out ;
wire [9:0] \slc|d0|LED ;
wire [15:0] \instaRam|address ;
wire [15:0] \slc|d0|MAR_Reg|Out ;

wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;

assign \ram0|altsyncram_component|auto_generated|q_a [0] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [1] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [2] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [3] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [4] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [5] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [6] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram0|altsyncram_component|auto_generated|q_a [7] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram0|altsyncram_component|auto_generated|q_a [8] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \ram0|altsyncram_component|auto_generated|q_a [9] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [10] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [11] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [12] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [13] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [14] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [15] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y47_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(\slc|d0|LED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(\slc|d0|LED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(\slc|d0|LED [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED[3]~output (
	.i(\slc|d0|LED [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED[4]~output (
	.i(\slc|d0|LED [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[5]~output (
	.i(\slc|d0|LED [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(\slc|d0|LED [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[7]~output (
	.i(\slc|d0|LED [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED[8]~output (
	.i(\slc|d0|LED [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED[9]~output (
	.i(\slc|d0|LED [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\slc|hex_drivers[0]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\slc|hex_drivers[0]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\slc|hex_drivers[0]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\slc|hex_drivers[0]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\slc|hex_drivers[0]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\slc|hex_drivers[0]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\slc|hex_drivers[0]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\slc|hex_drivers[1]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\slc|hex_drivers[1]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\slc|hex_drivers[1]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\slc|hex_drivers[1]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\slc|hex_drivers[1]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\slc|hex_drivers[1]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\slc|hex_drivers[1]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\slc|hex_drivers[2]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\slc|hex_drivers[2]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\slc|hex_drivers[2]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\slc|hex_drivers[2]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\slc|hex_drivers[2]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\slc|hex_drivers[2]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\slc|hex_drivers[2]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\slc|hex_drivers[3]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\slc|hex_drivers[3]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\slc|hex_drivers[3]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\slc|hex_drivers[3]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\slc|hex_drivers[3]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\slc|hex_drivers[3]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\slc|hex_drivers[3]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .listen_to_nsleep_signal = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Continue~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y30_N7
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Run~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
fiftyfivenm_lcell_comb \slc|state_controller|State.Halted~0 (
// Equation(s):
// \slc|state_controller|State.Halted~0_combout  = (\button_sync[1]|q~q  & ((\slc|state_controller|State.Halted~q ))) # (!\button_sync[1]|q~q  & (\button_sync[0]|q~q ))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.Halted~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State.Halted~0 .lut_mask = 16'hF0AA;
defparam \slc|state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~2 (
// Equation(s):
// \slc|state_controller|Selector2~2_combout  = (\button_sync[1]|q~q  & (\slc|state_controller|State.PauseIR2~q  & (\button_sync[0]|q~q ))) # (!\button_sync[1]|q~q  & (((\slc|state_controller|State.PauseIR2~q  & \button_sync[0]|q~q )) # 
// (!\slc|state_controller|State.Halted~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|state_controller|State.PauseIR2~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.Halted~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~2 .lut_mask = 16'hC0D5;
defparam \slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[15]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[15]~feeder_combout  = \slc|d0|MDR_Reg|Out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
fiftyfivenm_lcell_comb \instaRam|address[0]~45 (
// Equation(s):
// \instaRam|address[0]~45_combout  = \instaRam|address [0] $ (!\instaRam|state.mem_write~q )

	.dataa(gnd),
	.datab(\instaRam|address [0]),
	.datac(gnd),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\instaRam|address[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[0]~45 .lut_mask = 16'hCC33;
defparam \instaRam|address[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
fiftyfivenm_lcell_comb Reset_ah(
// Equation(s):
// \Reset_ah~combout  = (!\button_sync[0]|q~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\Reset_ah~combout ),
	.cout());
// synopsys translate_off
defparam Reset_ah.lut_mask = 16'h000F;
defparam Reset_ah.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \instaRam|address[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[0]~45_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[0] .is_wysiwyg = "true";
defparam \instaRam|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
fiftyfivenm_lcell_comb \instaRam|address[1]~15 (
// Equation(s):
// \instaRam|address[1]~15_combout  = (\instaRam|address [1] & (\instaRam|address [0] $ (VCC))) # (!\instaRam|address [1] & (\instaRam|address [0] & VCC))
// \instaRam|address[1]~16  = CARRY((\instaRam|address [1] & \instaRam|address [0]))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instaRam|address[1]~15_combout ),
	.cout(\instaRam|address[1]~16 ));
// synopsys translate_off
defparam \instaRam|address[1]~15 .lut_mask = 16'h6688;
defparam \instaRam|address[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N25
dffeas \instaRam|address[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[1]~15_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[1] .is_wysiwyg = "true";
defparam \instaRam|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
fiftyfivenm_lcell_comb \instaRam|address[2]~17 (
// Equation(s):
// \instaRam|address[2]~17_combout  = (\instaRam|address [2] & (!\instaRam|address[1]~16 )) # (!\instaRam|address [2] & ((\instaRam|address[1]~16 ) # (GND)))
// \instaRam|address[2]~18  = CARRY((!\instaRam|address[1]~16 ) # (!\instaRam|address [2]))

	.dataa(gnd),
	.datab(\instaRam|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[1]~16 ),
	.combout(\instaRam|address[2]~17_combout ),
	.cout(\instaRam|address[2]~18 ));
// synopsys translate_off
defparam \instaRam|address[2]~17 .lut_mask = 16'h3C3F;
defparam \instaRam|address[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \instaRam|address[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[2] .is_wysiwyg = "true";
defparam \instaRam|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
fiftyfivenm_lcell_comb \instaRam|address[3]~19 (
// Equation(s):
// \instaRam|address[3]~19_combout  = (\instaRam|address [3] & (\instaRam|address[2]~18  $ (GND))) # (!\instaRam|address [3] & (!\instaRam|address[2]~18  & VCC))
// \instaRam|address[3]~20  = CARRY((\instaRam|address [3] & !\instaRam|address[2]~18 ))

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[2]~18 ),
	.combout(\instaRam|address[3]~19_combout ),
	.cout(\instaRam|address[3]~20 ));
// synopsys translate_off
defparam \instaRam|address[3]~19 .lut_mask = 16'hA50A;
defparam \instaRam|address[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N7
dffeas \instaRam|address[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[3] .is_wysiwyg = "true";
defparam \instaRam|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
fiftyfivenm_lcell_comb \instaRam|address[4]~21 (
// Equation(s):
// \instaRam|address[4]~21_combout  = (\instaRam|address [4] & (!\instaRam|address[3]~20 )) # (!\instaRam|address [4] & ((\instaRam|address[3]~20 ) # (GND)))
// \instaRam|address[4]~22  = CARRY((!\instaRam|address[3]~20 ) # (!\instaRam|address [4]))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[3]~20 ),
	.combout(\instaRam|address[4]~21_combout ),
	.cout(\instaRam|address[4]~22 ));
// synopsys translate_off
defparam \instaRam|address[4]~21 .lut_mask = 16'h3C3F;
defparam \instaRam|address[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \instaRam|address[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[4] .is_wysiwyg = "true";
defparam \instaRam|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
fiftyfivenm_lcell_comb \instaRam|address[5]~23 (
// Equation(s):
// \instaRam|address[5]~23_combout  = (\instaRam|address [5] & (\instaRam|address[4]~22  $ (GND))) # (!\instaRam|address [5] & (!\instaRam|address[4]~22  & VCC))
// \instaRam|address[5]~24  = CARRY((\instaRam|address [5] & !\instaRam|address[4]~22 ))

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[4]~22 ),
	.combout(\instaRam|address[5]~23_combout ),
	.cout(\instaRam|address[5]~24 ));
// synopsys translate_off
defparam \instaRam|address[5]~23 .lut_mask = 16'hA50A;
defparam \instaRam|address[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \instaRam|address[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[5] .is_wysiwyg = "true";
defparam \instaRam|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
fiftyfivenm_lcell_comb \instaRam|address[6]~25 (
// Equation(s):
// \instaRam|address[6]~25_combout  = (\instaRam|address [6] & (!\instaRam|address[5]~24 )) # (!\instaRam|address [6] & ((\instaRam|address[5]~24 ) # (GND)))
// \instaRam|address[6]~26  = CARRY((!\instaRam|address[5]~24 ) # (!\instaRam|address [6]))

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[5]~24 ),
	.combout(\instaRam|address[6]~25_combout ),
	.cout(\instaRam|address[6]~26 ));
// synopsys translate_off
defparam \instaRam|address[6]~25 .lut_mask = 16'h5A5F;
defparam \instaRam|address[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \instaRam|address[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[6] .is_wysiwyg = "true";
defparam \instaRam|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
fiftyfivenm_lcell_comb \instaRam|Equal0~2 (
// Equation(s):
// \instaRam|Equal0~2_combout  = (\instaRam|address [5] & \instaRam|address [6])

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~2 .lut_mask = 16'hAA00;
defparam \instaRam|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
fiftyfivenm_lcell_comb \instaRam|address[7]~27 (
// Equation(s):
// \instaRam|address[7]~27_combout  = (\instaRam|address [7] & (\instaRam|address[6]~26  $ (GND))) # (!\instaRam|address [7] & (!\instaRam|address[6]~26  & VCC))
// \instaRam|address[7]~28  = CARRY((\instaRam|address [7] & !\instaRam|address[6]~26 ))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[6]~26 ),
	.combout(\instaRam|address[7]~27_combout ),
	.cout(\instaRam|address[7]~28 ));
// synopsys translate_off
defparam \instaRam|address[7]~27 .lut_mask = 16'hC30C;
defparam \instaRam|address[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N15
dffeas \instaRam|address[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[7] .is_wysiwyg = "true";
defparam \instaRam|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
fiftyfivenm_lcell_comb \instaRam|Equal0~4 (
// Equation(s):
// \instaRam|Equal0~4_combout  = (\instaRam|address [7] & (\instaRam|address [4] & (\instaRam|address [2] & \instaRam|address [3])))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
fiftyfivenm_lcell_comb \instaRam|address[8]~29 (
// Equation(s):
// \instaRam|address[8]~29_combout  = (\instaRam|address [8] & (!\instaRam|address[7]~28 )) # (!\instaRam|address [8] & ((\instaRam|address[7]~28 ) # (GND)))
// \instaRam|address[8]~30  = CARRY((!\instaRam|address[7]~28 ) # (!\instaRam|address [8]))

	.dataa(gnd),
	.datab(\instaRam|address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[7]~28 ),
	.combout(\instaRam|address[8]~29_combout ),
	.cout(\instaRam|address[8]~30 ));
// synopsys translate_off
defparam \instaRam|address[8]~29 .lut_mask = 16'h3C3F;
defparam \instaRam|address[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \instaRam|address[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[8] .is_wysiwyg = "true";
defparam \instaRam|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
fiftyfivenm_lcell_comb \instaRam|address[9]~31 (
// Equation(s):
// \instaRam|address[9]~31_combout  = (\instaRam|address [9] & (\instaRam|address[8]~30  $ (GND))) # (!\instaRam|address [9] & (!\instaRam|address[8]~30  & VCC))
// \instaRam|address[9]~32  = CARRY((\instaRam|address [9] & !\instaRam|address[8]~30 ))

	.dataa(gnd),
	.datab(\instaRam|address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[8]~30 ),
	.combout(\instaRam|address[9]~31_combout ),
	.cout(\instaRam|address[9]~32 ));
// synopsys translate_off
defparam \instaRam|address[9]~31 .lut_mask = 16'hC30C;
defparam \instaRam|address[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \instaRam|address[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[9] .is_wysiwyg = "true";
defparam \instaRam|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
fiftyfivenm_lcell_comb \instaRam|address[10]~33 (
// Equation(s):
// \instaRam|address[10]~33_combout  = (\instaRam|address [10] & (!\instaRam|address[9]~32 )) # (!\instaRam|address [10] & ((\instaRam|address[9]~32 ) # (GND)))
// \instaRam|address[10]~34  = CARRY((!\instaRam|address[9]~32 ) # (!\instaRam|address [10]))

	.dataa(gnd),
	.datab(\instaRam|address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[9]~32 ),
	.combout(\instaRam|address[10]~33_combout ),
	.cout(\instaRam|address[10]~34 ));
// synopsys translate_off
defparam \instaRam|address[10]~33 .lut_mask = 16'h3C3F;
defparam \instaRam|address[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \instaRam|address[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[10] .is_wysiwyg = "true";
defparam \instaRam|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
fiftyfivenm_lcell_comb \instaRam|address[11]~35 (
// Equation(s):
// \instaRam|address[11]~35_combout  = (\instaRam|address [11] & (\instaRam|address[10]~34  $ (GND))) # (!\instaRam|address [11] & (!\instaRam|address[10]~34  & VCC))
// \instaRam|address[11]~36  = CARRY((\instaRam|address [11] & !\instaRam|address[10]~34 ))

	.dataa(gnd),
	.datab(\instaRam|address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[10]~34 ),
	.combout(\instaRam|address[11]~35_combout ),
	.cout(\instaRam|address[11]~36 ));
// synopsys translate_off
defparam \instaRam|address[11]~35 .lut_mask = 16'hC30C;
defparam \instaRam|address[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \instaRam|address[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[11] .is_wysiwyg = "true";
defparam \instaRam|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
fiftyfivenm_lcell_comb \instaRam|Equal129~0 (
// Equation(s):
// \instaRam|Equal129~0_combout  = (!\instaRam|address [11] & (!\instaRam|address [9] & (!\instaRam|address [10] & !\instaRam|address [8])))

	.dataa(\instaRam|address [11]),
	.datab(\instaRam|address [9]),
	.datac(\instaRam|address [10]),
	.datad(\instaRam|address [8]),
	.cin(gnd),
	.combout(\instaRam|Equal129~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~0 .lut_mask = 16'h0001;
defparam \instaRam|Equal129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
fiftyfivenm_lcell_comb \instaRam|address[12]~37 (
// Equation(s):
// \instaRam|address[12]~37_combout  = (\instaRam|address [12] & (!\instaRam|address[11]~36 )) # (!\instaRam|address [12] & ((\instaRam|address[11]~36 ) # (GND)))
// \instaRam|address[12]~38  = CARRY((!\instaRam|address[11]~36 ) # (!\instaRam|address [12]))

	.dataa(gnd),
	.datab(\instaRam|address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[11]~36 ),
	.combout(\instaRam|address[12]~37_combout ),
	.cout(\instaRam|address[12]~38 ));
// synopsys translate_off
defparam \instaRam|address[12]~37 .lut_mask = 16'h3C3F;
defparam \instaRam|address[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \instaRam|address[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[12] .is_wysiwyg = "true";
defparam \instaRam|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
fiftyfivenm_lcell_comb \instaRam|address[13]~39 (
// Equation(s):
// \instaRam|address[13]~39_combout  = (\instaRam|address [13] & (\instaRam|address[12]~38  $ (GND))) # (!\instaRam|address [13] & (!\instaRam|address[12]~38  & VCC))
// \instaRam|address[13]~40  = CARRY((\instaRam|address [13] & !\instaRam|address[12]~38 ))

	.dataa(\instaRam|address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[12]~38 ),
	.combout(\instaRam|address[13]~39_combout ),
	.cout(\instaRam|address[13]~40 ));
// synopsys translate_off
defparam \instaRam|address[13]~39 .lut_mask = 16'hA50A;
defparam \instaRam|address[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \instaRam|address[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[13]~39_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[13] .is_wysiwyg = "true";
defparam \instaRam|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
fiftyfivenm_lcell_comb \instaRam|address[14]~41 (
// Equation(s):
// \instaRam|address[14]~41_combout  = (\instaRam|address [14] & (!\instaRam|address[13]~40 )) # (!\instaRam|address [14] & ((\instaRam|address[13]~40 ) # (GND)))
// \instaRam|address[14]~42  = CARRY((!\instaRam|address[13]~40 ) # (!\instaRam|address [14]))

	.dataa(gnd),
	.datab(\instaRam|address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[13]~40 ),
	.combout(\instaRam|address[14]~41_combout ),
	.cout(\instaRam|address[14]~42 ));
// synopsys translate_off
defparam \instaRam|address[14]~41 .lut_mask = 16'h3C3F;
defparam \instaRam|address[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \instaRam|address[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[14]~41_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[14] .is_wysiwyg = "true";
defparam \instaRam|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
fiftyfivenm_lcell_comb \instaRam|address[15]~43 (
// Equation(s):
// \instaRam|address[15]~43_combout  = \instaRam|address[14]~42  $ (!\instaRam|address [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [15]),
	.cin(\instaRam|address[14]~42 ),
	.combout(\instaRam|address[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[15]~43 .lut_mask = 16'hF00F;
defparam \instaRam|address[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \instaRam|address[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instaRam|address[15]~43_combout ),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[15] .is_wysiwyg = "true";
defparam \instaRam|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
fiftyfivenm_lcell_comb \instaRam|Equal129~1 (
// Equation(s):
// \instaRam|Equal129~1_combout  = (!\instaRam|address [12] & (!\instaRam|address [14] & (!\instaRam|address [15] & !\instaRam|address [13])))

	.dataa(\instaRam|address [12]),
	.datab(\instaRam|address [14]),
	.datac(\instaRam|address [15]),
	.datad(\instaRam|address [13]),
	.cin(gnd),
	.combout(\instaRam|Equal129~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~1 .lut_mask = 16'h0001;
defparam \instaRam|Equal129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
fiftyfivenm_lcell_comb \instaRam|Equal0~1 (
// Equation(s):
// \instaRam|Equal0~1_combout  = (\instaRam|address [1] & (\instaRam|address [0] & (\instaRam|Equal129~0_combout  & \instaRam|Equal129~1_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal129~0_combout ),
	.datad(\instaRam|Equal129~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~1 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
fiftyfivenm_lcell_comb \instaRam|state.mem_write~0 (
// Equation(s):
// \instaRam|state.mem_write~0_combout  = (\instaRam|state.mem_write~q ) # ((\instaRam|Equal0~2_combout  & (\instaRam|Equal0~4_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal0~4_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|state.mem_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|state.mem_write~0 .lut_mask = 16'hF8F0;
defparam \instaRam|state.mem_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \instaRam|state.mem_write (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|state.mem_write~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|state.mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|state.mem_write .is_wysiwyg = "true";
defparam \instaRam|state.mem_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~2 (
// Equation(s):
// \slc|state_controller|Decoder0~2_combout  = (\slc|d0|IR_Reg|Out [14] & (!\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [15])))

	.dataa(\slc|d0|IR_Reg|Out [14]),
	.datab(\slc|d0|IR_Reg|Out [13]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~2 .lut_mask = 16'h0200;
defparam \slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~73 (
// Equation(s):
// \slc|state_controller|State~73_combout  = (\slc|state_controller|Decoder0~2_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~2_combout ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~73 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~4 (
// Equation(s):
// \slc|state_controller|Decoder0~4_combout  = (!\slc|d0|IR_Reg|Out [14] & (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [15])))

	.dataa(\slc|d0|IR_Reg|Out [14]),
	.datab(\slc|d0|IR_Reg|Out [13]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~4 .lut_mask = 16'h1000;
defparam \slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~75 (
// Equation(s):
// \slc|state_controller|State~75_combout  = (\slc|state_controller|Decoder0~4_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~4_combout ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~75 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \slc|state_controller|State.S_9 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_9 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~7 (
// Equation(s):
// \slc|state_controller|Decoder0~7_combout  = (!\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [14] & (!\slc|d0|IR_Reg|Out [12] & !\slc|d0|IR_Reg|Out [13])))

	.dataa(\slc|d0|IR_Reg|Out [15]),
	.datab(\slc|d0|IR_Reg|Out [14]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [13]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~7 .lut_mask = 16'h0004;
defparam \slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \slc|state_controller|State~78 (
// Equation(s):
// \slc|state_controller|State~78_combout  = (\slc|state_controller|State.S_32~q  & (\slc|state_controller|Decoder0~7_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~78_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~78 .lut_mask = 16'hC800;
defparam \slc|state_controller|State~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N12
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~1 (
// Equation(s):
// \slc|state_controller|Decoder0~1_combout  = (!\slc|d0|IR_Reg|Out [14] & (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [12] & !\slc|d0|IR_Reg|Out [15])))

	.dataa(\slc|d0|IR_Reg|Out [14]),
	.datab(\slc|d0|IR_Reg|Out [13]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~1 .lut_mask = 16'h0010;
defparam \slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~72 (
// Equation(s):
// \slc|state_controller|State~72_combout  = (\slc|state_controller|Decoder0~1_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~1_combout ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~72 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \slc|state_controller|State.S_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux1~4 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux1~4_combout  = (!\slc|state_controller|State.S_9~q  & ((\slc|state_controller|State.S_1~q ) # ((!\slc|state_controller|State.S_04~q  & !\slc|state_controller|State.S_18~q ))))

	.dataa(\slc|state_controller|State.S_9~q ),
	.datab(\slc|state_controller|State.S_04~q ),
	.datac(\slc|state_controller|State.S_1~q ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux1~4 .lut_mask = 16'h5051;
defparam \slc|d0|Tri_State_Buff|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux1~5 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux1~5_combout  = (!\slc|state_controller|State.S_23~q  & (!\slc|state_controller|State.S_12~q  & (!\slc|state_controller|State.S_5~q  & \slc|d0|Tri_State_Buff|Mux1~4_combout )))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|state_controller|State.S_5~q ),
	.datad(\slc|d0|Tri_State_Buff|Mux1~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux1~5 .lut_mask = 16'h0100;
defparam \slc|d0|Tri_State_Buff|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[13]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[13]~feeder_combout  = \slc|d0|MDR_Reg|Out[13]~13_combout 

	.dataa(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[13]~feeder .lut_mask = 16'hAAAA;
defparam \slc|d0|MDR_Reg|Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[8]~29 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[8]~29_combout  = (!\slc|state_controller|State.S_33_2~q  & (!\slc|state_controller|State.S_33_3~q  & (!\slc|state_controller|State.S_33_4~q  & !\slc|state_controller|State.S_25_1~q )))

	.dataa(\slc|state_controller|State.S_33_2~q ),
	.datab(\slc|state_controller|State.S_33_3~q ),
	.datac(\slc|state_controller|State.S_33_4~q ),
	.datad(\slc|state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8]~29 .lut_mask = 16'h0001;
defparam \slc|d0|MDR_Reg|Out[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[8]~30 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[8]~30_combout  = (!\slc|state_controller|State.S_25_2~q  & (\slc|d0|MDR_Reg|Out[8]~29_combout  & (!\slc|state_controller|State.S_25_4~q  & !\slc|state_controller|State.S_25_3~q )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(\slc|d0|MDR_Reg|Out[8]~29_combout ),
	.datac(\slc|state_controller|State.S_25_4~q ),
	.datad(\slc|state_controller|State.S_25_3~q ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8]~30 .lut_mask = 16'h0004;
defparam \slc|d0|MDR_Reg|Out[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
fiftyfivenm_lcell_comb \slc|state_controller|WideOr26 (
// Equation(s):
// \slc|state_controller|WideOr26~combout  = (\slc|state_controller|State.S_33_1~q ) # (!\slc|d0|MDR_Reg|Out[8]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_33_1~q ),
	.datad(\slc|d0|MDR_Reg|Out[8]~30_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr26~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr26 .lut_mask = 16'hF0FF;
defparam \slc|state_controller|WideOr26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
fiftyfivenm_lcell_comb \slc|state_controller|WideOr29 (
// Equation(s):
// \slc|state_controller|WideOr29~combout  = (\slc|state_controller|State.S_9~q ) # ((\slc|state_controller|State.S_12~q ) # (\slc|state_controller|State.S_23~q ))

	.dataa(\slc|state_controller|State.S_9~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr29~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr29 .lut_mask = 16'hFFEE;
defparam \slc|state_controller|WideOr29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[4]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[4]~feeder_combout  = \slc|d0|MDR_Reg|Out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[4]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[6]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[6]~feeder_combout  = \slc|d0|MDR_Reg|Out[6]~6_combout 

	.dataa(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[6]~feeder .lut_mask = 16'hAAAA;
defparam \slc|d0|MDR_Reg|Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux1~2 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux1~2_combout  = (!\slc|state_controller|State.S_23~q  & !\slc|state_controller|State.S_12~q )

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux1~2 .lut_mask = 16'h0033;
defparam \slc|d0|Tri_State_Buff|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|Tri_State_Buff|Mux1~3 (
// Equation(s):
// \slc|d0|Tri_State_Buff|Mux1~3_combout  = ((\slc|state_controller|State.S_5~q ) # ((!\slc|state_controller|State.S_9~q  & \slc|state_controller|State.S_1~q ))) # (!\slc|d0|Tri_State_Buff|Mux1~2_combout )

	.dataa(\slc|d0|Tri_State_Buff|Mux1~2_combout ),
	.datab(\slc|state_controller|State.S_9~q ),
	.datac(\slc|state_controller|State.S_1~q ),
	.datad(\slc|state_controller|State.S_5~q ),
	.cin(gnd),
	.combout(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Tri_State_Buff|Mux1~3 .lut_mask = 16'hFF75;
defparam \slc|d0|Tri_State_Buff|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[8]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[8]~feeder_combout  = \slc|d0|MDR_Reg|Out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~29 (
// Equation(s):
// \slc|d0|IR_Reg|Out~29_combout  = (\slc|d0|MDR_Reg|Out[0]~0_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~29 .lut_mask = 16'hF0C0;
defparam \slc|d0|IR_Reg|Out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[8]~4 (
// Equation(s):
// \slc|d0|MAR_Reg|Out[8]~4_combout  = (\slc|state_controller|State.S_06~q ) # ((\slc|state_controller|State.S_07~q ) # ((\Reset_ah~combout ) # (\slc|state_controller|State.S_18~q )))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[8]~4 .lut_mask = 16'hFFFE;
defparam \slc|d0|MAR_Reg|Out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N31
dffeas \slc|d0|MAR_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
fiftyfivenm_lcell_comb \ADDR[0]~0 (
// Equation(s):
// \ADDR[0]~0_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_Reg|Out [0])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [0])))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MAR_Reg|Out [0]),
	.datac(gnd),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\ADDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[0]~0 .lut_mask = 16'hDD88;
defparam \ADDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[1]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[1]~feeder_combout  = \slc|d0|MDR_Reg|Out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[1]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[2]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[2]~feeder_combout  = \slc|d0|MDR_Reg|Out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[2]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[3]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[3]~feeder_combout  = \slc|d0|MDR_Reg|Out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[3]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y29_N11
dffeas \slc|d0|MAR_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
fiftyfivenm_lcell_comb \ADDR[4]~4 (
// Equation(s):
// \ADDR[4]~4_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_Reg|Out [4]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [4]))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|address [4]),
	.datac(\slc|d0|MAR_Reg|Out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[4]~4 .lut_mask = 16'hE4E4;
defparam \ADDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[5]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[5]~feeder_combout  = \slc|d0|MDR_Reg|Out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[5]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
fiftyfivenm_lcell_comb \ADDR[6]~6 (
// Equation(s):
// \ADDR[6]~6_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_Reg|Out [6]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [6]))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|address [6]),
	.datac(gnd),
	.datad(\slc|d0|MAR_Reg|Out [6]),
	.cin(gnd),
	.combout(\ADDR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[6]~6 .lut_mask = 16'hEE44;
defparam \ADDR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[7]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[7]~feeder_combout  = \slc|d0|MDR_Reg|Out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[8]~feeder (
// Equation(s):
// \slc|d0|MAR_Reg|Out[8]~feeder_combout  = \slc|d0|IR_Reg|Out~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~37_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[8]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MAR_Reg|Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \slc|d0|MAR_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MAR_Reg|Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
fiftyfivenm_lcell_comb \ADDR[8]~8 (
// Equation(s):
// \ADDR[8]~8_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_Reg|Out [8]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [8]))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|address [8]),
	.datac(gnd),
	.datad(\slc|d0|MAR_Reg|Out [8]),
	.cin(gnd),
	.combout(\ADDR[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[8]~8 .lut_mask = 16'hEE44;
defparam \ADDR[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~38 (
// Equation(s):
// \slc|d0|IR_Reg|Out~38_combout  = (\slc|d0|MDR_Reg|Out[9]~9_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~38 .lut_mask = 16'hFC00;
defparam \slc|d0|IR_Reg|Out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N11
dffeas \slc|d0|MAR_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
fiftyfivenm_lcell_comb \ADDR[9]~9 (
// Equation(s):
// \ADDR[9]~9_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_Reg|Out [9])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [9])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|MAR_Reg|Out [9]),
	.datad(\instaRam|address [9]),
	.cin(gnd),
	.combout(\ADDR[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[9]~9 .lut_mask = 16'hF3C0;
defparam \ADDR[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
fiftyfivenm_lcell_comb \instaRam|Equal0~3 (
// Equation(s):
// \instaRam|Equal0~3_combout  = (\instaRam|address [3] & (\instaRam|address [4] & \instaRam|address [2]))

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~3 .lut_mask = 16'hA000;
defparam \instaRam|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
fiftyfivenm_lcell_comb \instaRam|Equal128~0 (
// Equation(s):
// \instaRam|Equal128~0_combout  = (\instaRam|Equal0~1_combout  & (!\instaRam|address [7] & (\instaRam|Equal0~2_combout  & \instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal0~2_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal128~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal128~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
fiftyfivenm_lcell_comb \instaRam|Equal17~5 (
// Equation(s):
// \instaRam|Equal17~5_combout  = (!\instaRam|address [6] & (!\instaRam|address [5] & (\instaRam|address [4] & !\instaRam|address [3])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal17~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~5 .lut_mask = 16'h0010;
defparam \instaRam|Equal17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
fiftyfivenm_lcell_comb \instaRam|Equal12~0 (
// Equation(s):
// \instaRam|Equal12~0_combout  = (!\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal0~1_combout ))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal12~0 .lut_mask = 16'h1100;
defparam \instaRam|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
fiftyfivenm_lcell_comb \instaRam|Equal129~2 (
// Equation(s):
// \instaRam|Equal129~2_combout  = (!\instaRam|address [6] & (\instaRam|address [7] & (\instaRam|Equal129~0_combout  & \instaRam|Equal129~1_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal129~0_combout ),
	.datad(\instaRam|Equal129~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal129~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal129~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
fiftyfivenm_lcell_comb \instaRam|Equal165~0 (
// Equation(s):
// \instaRam|Equal165~0_combout  = (!\instaRam|address [4] & (!\instaRam|address [3] & (\instaRam|address [2] & \instaRam|address [5])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal165~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal165~0 .lut_mask = 16'h1000;
defparam \instaRam|Equal165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
fiftyfivenm_lcell_comb \instaRam|Equal168~0 (
// Equation(s):
// \instaRam|Equal168~0_combout  = (\instaRam|Equal129~2_combout  & (\instaRam|address [0] & (\instaRam|address [1] & \instaRam|Equal165~0_combout )))

	.dataa(\instaRam|Equal129~2_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal165~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal168~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal168~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
fiftyfivenm_lcell_comb \instaRam|WideOr14~2 (
// Equation(s):
// \instaRam|WideOr14~2_combout  = (!\instaRam|Equal168~0_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal17~5_combout )))

	.dataa(\instaRam|Equal17~5_combout ),
	.datab(\instaRam|Equal12~0_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal168~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~2 .lut_mask = 16'h0077;
defparam \instaRam|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
fiftyfivenm_lcell_comb \instaRam|Equal1~4 (
// Equation(s):
// \instaRam|Equal1~4_combout  = (!\instaRam|address [7] & (!\instaRam|address [0] & (\instaRam|Equal129~0_combout  & \instaRam|Equal129~1_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal129~0_combout ),
	.datad(\instaRam|Equal129~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~4 .lut_mask = 16'h1000;
defparam \instaRam|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
fiftyfivenm_lcell_comb \instaRam|Equal11~0 (
// Equation(s):
// \instaRam|Equal11~0_combout  = (\instaRam|address [1] & (!\instaRam|address [2] & \instaRam|Equal1~4_combout ))

	.dataa(\instaRam|address [1]),
	.datab(gnd),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal11~0 .lut_mask = 16'h0A00;
defparam \instaRam|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
fiftyfivenm_lcell_comb \instaRam|Equal3~0 (
// Equation(s):
// \instaRam|Equal3~0_combout  = (!\instaRam|address [7] & (\instaRam|Equal129~0_combout  & \instaRam|Equal129~1_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal129~0_combout ),
	.datad(\instaRam|Equal129~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~0 .lut_mask = 16'h3000;
defparam \instaRam|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
fiftyfivenm_lcell_comb \instaRam|Equal6~3 (
// Equation(s):
// \instaRam|Equal6~3_combout  = (\instaRam|address [2] & (!\instaRam|address [1] & (\instaRam|address [0] & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~3 .lut_mask = 16'h2000;
defparam \instaRam|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
fiftyfivenm_lcell_comb \instaRam|Equal9~0 (
// Equation(s):
// \instaRam|Equal9~0_combout  = (!\instaRam|address [4] & (!\instaRam|address [6] & (\instaRam|address [3] & !\instaRam|address [5])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~0 .lut_mask = 16'h0010;
defparam \instaRam|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
fiftyfivenm_lcell_comb \instaRam|WideOr14~4 (
// Equation(s):
// \instaRam|WideOr14~4_combout  = (\instaRam|Equal17~5_combout  & (!\instaRam|Equal11~0_combout  & ((!\instaRam|Equal9~0_combout ) # (!\instaRam|Equal6~3_combout )))) # (!\instaRam|Equal17~5_combout  & (((!\instaRam|Equal9~0_combout ) # 
// (!\instaRam|Equal6~3_combout ))))

	.dataa(\instaRam|Equal17~5_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|Equal6~3_combout ),
	.datad(\instaRam|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~4 .lut_mask = 16'h0777;
defparam \instaRam|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
fiftyfivenm_lcell_comb \instaRam|Equal73~0 (
// Equation(s):
// \instaRam|Equal73~0_combout  = (!\instaRam|address [5] & (\instaRam|address [6] & (!\instaRam|address [4] & \instaRam|address [3])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal73~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal73~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
fiftyfivenm_lcell_comb \instaRam|Equal9~2 (
// Equation(s):
// \instaRam|Equal9~2_combout  = (!\instaRam|address [2] & (!\instaRam|address [1] & (!\instaRam|address [0] & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~2 .lut_mask = 16'h0100;
defparam \instaRam|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
fiftyfivenm_lcell_comb \instaRam|Equal17~4 (
// Equation(s):
// \instaRam|Equal17~4_combout  = (!\instaRam|address [3] & \instaRam|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal17~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~4 .lut_mask = 16'h0F00;
defparam \instaRam|Equal17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
fiftyfivenm_lcell_comb \instaRam|Equal65~0 (
// Equation(s):
// \instaRam|Equal65~0_combout  = (\instaRam|address [6] & !\instaRam|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal65~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal65~0 .lut_mask = 16'h00F0;
defparam \instaRam|Equal65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
fiftyfivenm_lcell_comb \instaRam|Equal15~0 (
// Equation(s):
// \instaRam|Equal15~0_combout  = (!\instaRam|address [0] & (\instaRam|address [1] & (\instaRam|Equal3~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal3~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal15~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~35 (
// Equation(s):
// \instaRam|WideNor0~35_combout  = ((!\instaRam|Equal73~0_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal17~4_combout )))) # (!\instaRam|Equal15~0_combout )

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~35_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~35 .lut_mask = 16'h15FF;
defparam \instaRam|WideNor0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
fiftyfivenm_lcell_comb \instaRam|WideOr14~8 (
// Equation(s):
// \instaRam|WideOr14~8_combout  = (\instaRam|WideNor0~35_combout  & (((!\instaRam|Equal12~0_combout  & !\instaRam|Equal9~2_combout )) # (!\instaRam|Equal73~0_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|Equal12~0_combout ),
	.datac(\instaRam|Equal9~2_combout ),
	.datad(\instaRam|WideNor0~35_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~8 .lut_mask = 16'h5700;
defparam \instaRam|WideOr14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
fiftyfivenm_lcell_comb \instaRam|Equal0~0 (
// Equation(s):
// \instaRam|Equal0~0_combout  = (\instaRam|address [4] & \instaRam|address [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~0 .lut_mask = 16'hF000;
defparam \instaRam|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
fiftyfivenm_lcell_comb \instaRam|Equal32~0 (
// Equation(s):
// \instaRam|Equal32~0_combout  = (!\instaRam|address [7] & (\instaRam|address [2] & (\instaRam|Equal0~0_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal32~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
fiftyfivenm_lcell_comb \instaRam|Equal97~0 (
// Equation(s):
// \instaRam|Equal97~0_combout  = (\instaRam|address [5] & (\instaRam|address [6] & (!\instaRam|address [4] & !\instaRam|address [3])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal97~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal97~0 .lut_mask = 16'h0008;
defparam \instaRam|Equal97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
fiftyfivenm_lcell_comb \instaRam|WideOr4~0 (
// Equation(s):
// \instaRam|WideOr4~0_combout  = ((!\instaRam|Equal1~4_combout ) # (!\instaRam|address [1])) # (!\instaRam|Equal97~0_combout )

	.dataa(\instaRam|Equal97~0_combout ),
	.datab(gnd),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~0 .lut_mask = 16'h5FFF;
defparam \instaRam|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
fiftyfivenm_lcell_comb \instaRam|WideOr6~21 (
// Equation(s):
// \instaRam|WideOr6~21_combout  = (\instaRam|WideOr4~0_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal32~0_combout )) # (!\instaRam|address [5])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal32~0_combout ),
	.datad(\instaRam|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~21_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~21 .lut_mask = 16'hDF00;
defparam \instaRam|WideOr6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
fiftyfivenm_lcell_comb \instaRam|Equal22~0 (
// Equation(s):
// \instaRam|Equal22~0_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & \instaRam|Equal6~3_combout ))

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal6~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal22~0 .lut_mask = 16'h5000;
defparam \instaRam|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
fiftyfivenm_lcell_comb \instaRam|WideOr14~13 (
// Equation(s):
// \instaRam|WideOr14~13_combout  = ((!\instaRam|address [5] & (\instaRam|address [6] & \instaRam|Equal22~0_combout ))) # (!\instaRam|WideOr6~21_combout )

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|WideOr6~21_combout ),
	.datad(\instaRam|Equal22~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~13 .lut_mask = 16'h4F0F;
defparam \instaRam|WideOr14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
fiftyfivenm_lcell_comb \instaRam|WideOr14~9 (
// Equation(s):
// \instaRam|WideOr14~9_combout  = (((\instaRam|WideOr14~13_combout ) # (!\instaRam|WideOr14~8_combout )) # (!\instaRam|WideOr14~4_combout )) # (!\instaRam|WideOr14~2_combout )

	.dataa(\instaRam|WideOr14~2_combout ),
	.datab(\instaRam|WideOr14~4_combout ),
	.datac(\instaRam|WideOr14~8_combout ),
	.datad(\instaRam|WideOr14~13_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~9 .lut_mask = 16'hFF7F;
defparam \instaRam|WideOr14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
fiftyfivenm_lcell_comb \instaRam|Equal5~0 (
// Equation(s):
// \instaRam|Equal5~0_combout  = (!\instaRam|address [4] & (\instaRam|address [2] & !\instaRam|address [3]))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal5~0 .lut_mask = 16'h0030;
defparam \instaRam|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
fiftyfivenm_lcell_comb \instaRam|Equal105~0 (
// Equation(s):
// \instaRam|Equal105~0_combout  = (\instaRam|address [5] & (\instaRam|address [6] & (!\instaRam|address [4] & \instaRam|address [3])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal105~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal105~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
fiftyfivenm_lcell_comb \instaRam|Equal130~2 (
// Equation(s):
// \instaRam|Equal130~2_combout  = (\instaRam|address [0] & (!\instaRam|address [1] & (!\instaRam|address [5] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal130~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~2 .lut_mask = 16'h0200;
defparam \instaRam|Equal130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
fiftyfivenm_lcell_comb \instaRam|WideOr14~10 (
// Equation(s):
// \instaRam|WideOr14~10_combout  = (\instaRam|Equal5~0_combout  & (!\instaRam|Equal130~2_combout  & ((!\instaRam|Equal11~0_combout ) # (!\instaRam|Equal105~0_combout )))) # (!\instaRam|Equal5~0_combout  & (((!\instaRam|Equal11~0_combout )) # 
// (!\instaRam|Equal105~0_combout )))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|Equal130~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~10 .lut_mask = 16'h153F;
defparam \instaRam|WideOr14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
fiftyfivenm_lcell_comb \instaRam|Equal72~0 (
// Equation(s):
// \instaRam|Equal72~0_combout  = (!\instaRam|address [7] & (\instaRam|Equal65~0_combout  & (\instaRam|Equal5~0_combout  & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal72~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal72~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
fiftyfivenm_lcell_comb \instaRam|Equal16~0 (
// Equation(s):
// \instaRam|Equal16~0_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal0~1_combout ))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal16~0 .lut_mask = 16'h2200;
defparam \instaRam|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
fiftyfivenm_lcell_comb \instaRam|WideOr14~11 (
// Equation(s):
// \instaRam|WideOr14~11_combout  = ((\instaRam|Equal72~0_combout ) # ((\instaRam|Equal73~0_combout  & \instaRam|Equal16~0_combout ))) # (!\instaRam|WideOr14~10_combout )

	.dataa(\instaRam|WideOr14~10_combout ),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal72~0_combout ),
	.datad(\instaRam|Equal16~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~11 .lut_mask = 16'hFDF5;
defparam \instaRam|WideOr14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
fiftyfivenm_lcell_comb \instaRam|Equal49~0 (
// Equation(s):
// \instaRam|Equal49~0_combout  = (!\instaRam|address [6] & \instaRam|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal49~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal49~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
fiftyfivenm_lcell_comb \instaRam|Equal149~0 (
// Equation(s):
// \instaRam|Equal149~0_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & \instaRam|address [2]))

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal149~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal149~0 .lut_mask = 16'h5000;
defparam \instaRam|Equal149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
fiftyfivenm_lcell_comb \instaRam|Equal129~3 (
// Equation(s):
// \instaRam|Equal129~3_combout  = (!\instaRam|address [5] & (!\instaRam|address [1] & (!\instaRam|address [0] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal129~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~3 .lut_mask = 16'h0100;
defparam \instaRam|Equal129~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
fiftyfivenm_lcell_comb \instaRam|WideOr14~5 (
// Equation(s):
// \instaRam|WideOr14~5_combout  = (\instaRam|Equal149~0_combout  & (!\instaRam|Equal130~2_combout  & ((!\instaRam|Equal129~3_combout ) # (!\instaRam|Equal5~0_combout )))) # (!\instaRam|Equal149~0_combout  & (((!\instaRam|Equal129~3_combout )) # 
// (!\instaRam|Equal5~0_combout )))

	.dataa(\instaRam|Equal149~0_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal130~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~5 .lut_mask = 16'h153F;
defparam \instaRam|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
fiftyfivenm_lcell_comb \instaRam|Equal2~0 (
// Equation(s):
// \instaRam|Equal2~0_combout  = (!\instaRam|address [1] & \instaRam|address [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
fiftyfivenm_lcell_comb \instaRam|Equal30~0 (
// Equation(s):
// \instaRam|Equal30~0_combout  = (\instaRam|Equal0~0_combout  & (\instaRam|address [2] & (\instaRam|Equal2~0_combout  & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal30~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
fiftyfivenm_lcell_comb \instaRam|WideOr14~6 (
// Equation(s):
// \instaRam|WideOr14~6_combout  = (\instaRam|WideOr14~5_combout  & (((!\instaRam|Equal49~0_combout  & !\instaRam|Equal65~0_combout )) # (!\instaRam|Equal30~0_combout )))

	.dataa(\instaRam|Equal49~0_combout ),
	.datab(\instaRam|WideOr14~5_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal30~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~6 .lut_mask = 16'h04CC;
defparam \instaRam|WideOr14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
fiftyfivenm_lcell_comb \instaRam|Equal10~2 (
// Equation(s):
// \instaRam|Equal10~2_combout  = (!\instaRam|address [2] & (\instaRam|address [3] & (\instaRam|Equal2~0_combout  & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
fiftyfivenm_lcell_comb \instaRam|Equal122~2 (
// Equation(s):
// \instaRam|Equal122~2_combout  = (\instaRam|address [5] & (\instaRam|address [4] & (\instaRam|Equal10~2_combout  & \instaRam|address [6])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal10~2_combout ),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal122~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal122~2 .lut_mask = 16'h8000;
defparam \instaRam|Equal122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
fiftyfivenm_lcell_comb \instaRam|WideOr14~3 (
// Equation(s):
// \instaRam|WideOr14~3_combout  = (!\instaRam|Equal122~2_combout  & ((\instaRam|address [2]) # ((!\instaRam|Equal17~4_combout ) # (!\instaRam|Equal129~3_combout ))))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal129~3_combout ),
	.datac(\instaRam|Equal17~4_combout ),
	.datad(\instaRam|Equal122~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~3 .lut_mask = 16'h00BF;
defparam \instaRam|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
fiftyfivenm_lcell_comb \instaRam|Equal25~0 (
// Equation(s):
// \instaRam|Equal25~0_combout  = (\instaRam|address [3] & (!\instaRam|address [6] & (\instaRam|address [4] & !\instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal25~0 .lut_mask = 16'h0020;
defparam \instaRam|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
fiftyfivenm_lcell_comb \instaRam|Equal27~0 (
// Equation(s):
// \instaRam|Equal27~0_combout  = (\instaRam|address [1] & (\instaRam|Equal1~4_combout  & (\instaRam|Equal25~0_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|Equal25~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal27~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
fiftyfivenm_lcell_comb \instaRam|Equal24~0 (
// Equation(s):
// \instaRam|Equal24~0_combout  = (\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal0~1_combout  & \instaRam|Equal17~4_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal0~1_combout ),
	.datad(\instaRam|Equal17~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal24~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
fiftyfivenm_lcell_comb \instaRam|Equal1~5 (
// Equation(s):
// \instaRam|Equal1~5_combout  = (!\instaRam|address [6] & !\instaRam|address [5])

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~5 .lut_mask = 16'h0055;
defparam \instaRam|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
fiftyfivenm_lcell_comb \instaRam|Equal57~0 (
// Equation(s):
// \instaRam|Equal57~0_combout  = (!\instaRam|address [2] & (!\instaRam|address [1] & (\instaRam|Equal1~4_combout  & \instaRam|Equal0~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal57~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal57~0 .lut_mask = 16'h1000;
defparam \instaRam|Equal57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
fiftyfivenm_lcell_comb \instaRam|Equal17~6 (
// Equation(s):
// \instaRam|Equal17~6_combout  = (!\instaRam|address [5] & (!\instaRam|address [6] & (\instaRam|Equal17~4_combout  & \instaRam|Equal9~2_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal17~4_combout ),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal17~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~6 .lut_mask = 16'h1000;
defparam \instaRam|Equal17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
fiftyfivenm_lcell_comb \instaRam|Equal10~4 (
// Equation(s):
// \instaRam|Equal10~4_combout  = (!\instaRam|address [2] & (!\instaRam|address [1] & (\instaRam|address [0] & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal10~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~4 .lut_mask = 16'h1000;
defparam \instaRam|Equal10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
fiftyfivenm_lcell_comb \instaRam|Equal10~3 (
// Equation(s):
// \instaRam|Equal10~3_combout  = (\instaRam|Equal1~5_combout  & (!\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal10~4_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal10~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~3 .lut_mask = 16'h2000;
defparam \instaRam|Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
fiftyfivenm_lcell_comb \instaRam|WideOr0~5 (
// Equation(s):
// \instaRam|WideOr0~5_combout  = (!\instaRam|Equal17~6_combout  & (!\instaRam|Equal10~3_combout  & ((!\instaRam|Equal57~0_combout ) # (!\instaRam|Equal49~0_combout ))))

	.dataa(\instaRam|Equal49~0_combout ),
	.datab(\instaRam|Equal57~0_combout ),
	.datac(\instaRam|Equal17~6_combout ),
	.datad(\instaRam|Equal10~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~5 .lut_mask = 16'h0007;
defparam \instaRam|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
fiftyfivenm_lcell_comb \instaRam|Equal132~0 (
// Equation(s):
// \instaRam|Equal132~0_combout  = (\instaRam|address [0] & (\instaRam|address [1] & (!\instaRam|address [5] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal132~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal132~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
fiftyfivenm_lcell_comb \instaRam|Equal140~0 (
// Equation(s):
// \instaRam|Equal140~0_combout  = (!\instaRam|address [2] & \instaRam|Equal132~0_combout )

	.dataa(gnd),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal140~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal140~0 .lut_mask = 16'h3030;
defparam \instaRam|Equal140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
fiftyfivenm_lcell_comb \instaRam|WideOr0~6 (
// Equation(s):
// \instaRam|WideOr0~6_combout  = (\instaRam|Equal0~0_combout  & (!\instaRam|Equal140~0_combout  & ((!\instaRam|Equal129~3_combout ) # (!\instaRam|Equal149~0_combout )))) # (!\instaRam|Equal0~0_combout  & (((!\instaRam|Equal129~3_combout )) # 
// (!\instaRam|Equal149~0_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal149~0_combout ),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal140~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~6 .lut_mask = 16'h153F;
defparam \instaRam|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
fiftyfivenm_lcell_comb \instaRam|WideOr0~7 (
// Equation(s):
// \instaRam|WideOr0~7_combout  = (\instaRam|WideOr0~5_combout  & (\instaRam|WideOr0~6_combout  & ((!\instaRam|Equal1~5_combout ) # (!\instaRam|Equal24~0_combout ))))

	.dataa(\instaRam|Equal24~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|WideOr0~5_combout ),
	.datad(\instaRam|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~7 .lut_mask = 16'h7000;
defparam \instaRam|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
fiftyfivenm_lcell_comb \instaRam|WideOr14~7 (
// Equation(s):
// \instaRam|WideOr14~7_combout  = (\instaRam|WideOr14~6_combout  & (\instaRam|WideOr14~3_combout  & (!\instaRam|Equal27~0_combout  & \instaRam|WideOr0~7_combout )))

	.dataa(\instaRam|WideOr14~6_combout ),
	.datab(\instaRam|WideOr14~3_combout ),
	.datac(\instaRam|Equal27~0_combout ),
	.datad(\instaRam|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~7 .lut_mask = 16'h0800;
defparam \instaRam|WideOr14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
fiftyfivenm_lcell_comb \instaRam|WideOr14~12 (
// Equation(s):
// \instaRam|WideOr14~12_combout  = (\instaRam|Equal128~0_combout ) # ((\instaRam|WideOr14~9_combout ) # ((\instaRam|WideOr14~11_combout ) # (!\instaRam|WideOr14~7_combout )))

	.dataa(\instaRam|Equal128~0_combout ),
	.datab(\instaRam|WideOr14~9_combout ),
	.datac(\instaRam|WideOr14~11_combout ),
	.datad(\instaRam|WideOr14~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~12 .lut_mask = 16'hFEFF;
defparam \instaRam|WideOr14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
fiftyfivenm_lcell_comb \instaRam|Equal81~4 (
// Equation(s):
// \instaRam|Equal81~4_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|Equal65~0_combout  & \instaRam|Equal9~2_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal81~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal81~4 .lut_mask = 16'h4000;
defparam \instaRam|Equal81~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
fiftyfivenm_lcell_comb \instaRam|Equal88~4 (
// Equation(s):
// \instaRam|Equal88~4_combout  = (\instaRam|address [4] & (!\instaRam|address [3] & (\instaRam|Equal65~0_combout  & \instaRam|Equal16~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal16~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal88~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal88~4 .lut_mask = 16'h2000;
defparam \instaRam|Equal88~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
fiftyfivenm_lcell_comb \instaRam|Equal138~0 (
// Equation(s):
// \instaRam|Equal138~0_combout  = (!\instaRam|address [2] & (!\instaRam|address [5] & (\instaRam|Equal2~0_combout  & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal138~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal138~0 .lut_mask = 16'h1000;
defparam \instaRam|Equal138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
fiftyfivenm_lcell_comb \instaRam|Equal18~0 (
// Equation(s):
// \instaRam|Equal18~0_combout  = (!\instaRam|address [2] & (\instaRam|Equal2~0_combout  & (\instaRam|Equal3~0_combout  & \instaRam|Equal17~4_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal3~0_combout ),
	.datad(\instaRam|Equal17~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal18~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
fiftyfivenm_lcell_comb \instaRam|WideNor0~33 (
// Equation(s):
// \instaRam|WideNor0~33_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal18~0_combout  & ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal138~0_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal0~0_combout )) # 
// (!\instaRam|Equal138~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal138~0_combout ),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|Equal18~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~33_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~33 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
fiftyfivenm_lcell_comb \instaRam|Equal75~0 (
// Equation(s):
// \instaRam|Equal75~0_combout  = (\instaRam|Equal73~0_combout  & (!\instaRam|address [2] & (\instaRam|Equal1~4_combout  & \instaRam|address [1])))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal75~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal75~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~34 (
// Equation(s):
// \instaRam|WideNor0~34_combout  = (!\instaRam|Equal81~4_combout  & (!\instaRam|Equal88~4_combout  & (\instaRam|WideNor0~33_combout  & !\instaRam|Equal75~0_combout )))

	.dataa(\instaRam|Equal81~4_combout ),
	.datab(\instaRam|Equal88~4_combout ),
	.datac(\instaRam|WideNor0~33_combout ),
	.datad(\instaRam|Equal75~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~34_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~34 .lut_mask = 16'h0010;
defparam \instaRam|WideNor0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
fiftyfivenm_lcell_comb \instaRam|Equal131~0 (
// Equation(s):
// \instaRam|Equal131~0_combout  = (!\instaRam|address [5] & (!\instaRam|address [0] & (\instaRam|address [1] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal131~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal131~0 .lut_mask = 16'h1000;
defparam \instaRam|Equal131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
fiftyfivenm_lcell_comb \instaRam|Equal143~0 (
// Equation(s):
// \instaRam|Equal143~0_combout  = (\instaRam|Equal131~0_combout  & (\instaRam|address [2] & (\instaRam|address [3] & !\instaRam|address [4])))

	.dataa(\instaRam|Equal131~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal143~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal143~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
fiftyfivenm_lcell_comb \instaRam|Equal52~0 (
// Equation(s):
// \instaRam|Equal52~0_combout  = (\instaRam|Equal17~4_combout  & (\instaRam|address [5] & (!\instaRam|address [6] & \instaRam|Equal12~0_combout )))

	.dataa(\instaRam|Equal17~4_combout ),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal52~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal52~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
fiftyfivenm_lcell_comb \instaRam|Equal83~0 (
// Equation(s):
// \instaRam|Equal83~0_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|address [2] & (\instaRam|Equal1~4_combout  & \instaRam|address [1])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal83~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal83~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
fiftyfivenm_lcell_comb \instaRam|WideOr13~5 (
// Equation(s):
// \instaRam|WideOr13~5_combout  = (!\instaRam|Equal143~0_combout  & (!\instaRam|Equal52~0_combout  & ((!\instaRam|Equal83~0_combout ) # (!\instaRam|Equal17~4_combout ))))

	.dataa(\instaRam|Equal143~0_combout ),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|Equal52~0_combout ),
	.datad(\instaRam|Equal83~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~5 .lut_mask = 16'h0105;
defparam \instaRam|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
fiftyfivenm_lcell_comb \instaRam|Equal167~0 (
// Equation(s):
// \instaRam|Equal167~0_combout  = (\instaRam|Equal165~0_combout  & (!\instaRam|address [0] & (\instaRam|Equal129~2_combout  & \instaRam|address [1])))

	.dataa(\instaRam|Equal165~0_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal129~2_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal167~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal167~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
fiftyfivenm_lcell_comb \instaRam|Equal90~2 (
// Equation(s):
// \instaRam|Equal90~2_combout  = (\instaRam|address [4] & (\instaRam|address [6] & (\instaRam|Equal10~2_combout  & !\instaRam|address [5])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal10~2_combout ),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal90~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal90~2 .lut_mask = 16'h0080;
defparam \instaRam|Equal90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
fiftyfivenm_lcell_comb \instaRam|WideOr13~6 (
// Equation(s):
// \instaRam|WideOr13~6_combout  = (!\instaRam|Equal167~0_combout  & (!\instaRam|Equal90~2_combout  & ((!\instaRam|Equal16~0_combout ) # (!\instaRam|Equal97~0_combout ))))

	.dataa(\instaRam|Equal97~0_combout ),
	.datab(\instaRam|Equal16~0_combout ),
	.datac(\instaRam|Equal167~0_combout ),
	.datad(\instaRam|Equal90~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~6 .lut_mask = 16'h0007;
defparam \instaRam|WideOr13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
fiftyfivenm_lcell_comb \instaRam|Equal148~0 (
// Equation(s):
// \instaRam|Equal148~0_combout  = (\instaRam|Equal132~0_combout  & (!\instaRam|address [2] & (\instaRam|address [4] & !\instaRam|address [3])))

	.dataa(\instaRam|Equal132~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal148~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal148~0 .lut_mask = 16'h0020;
defparam \instaRam|Equal148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
fiftyfivenm_lcell_comb \instaRam|Equal3~1 (
// Equation(s):
// \instaRam|Equal3~1_combout  = (!\instaRam|address [0] & (\instaRam|Equal3~0_combout  & \instaRam|address [1]))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal3~0_combout ),
	.datac(gnd),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~1 .lut_mask = 16'h4400;
defparam \instaRam|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
fiftyfivenm_lcell_comb \instaRam|Equal33~0 (
// Equation(s):
// \instaRam|Equal33~0_combout  = (!\instaRam|address [4] & (!\instaRam|address [3] & \instaRam|address [5]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~0 .lut_mask = 16'h0500;
defparam \instaRam|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
fiftyfivenm_lcell_comb \instaRam|Equal33~2 (
// Equation(s):
// \instaRam|Equal33~2_combout  = (!\instaRam|address [4] & \instaRam|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal33~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~2 .lut_mask = 16'h0F00;
defparam \instaRam|Equal33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
fiftyfivenm_lcell_comb \instaRam|Equal164~0 (
// Equation(s):
// \instaRam|Equal164~0_combout  = (\instaRam|address [0] & (\instaRam|address [1] & (!\instaRam|address [2] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal164~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal164~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
fiftyfivenm_lcell_comb \instaRam|WideOr6~11 (
// Equation(s):
// \instaRam|WideOr6~11_combout  = (\instaRam|address [6] & ((\instaRam|Equal10~4_combout ) # ((!\instaRam|address [3] & \instaRam|Equal6~3_combout ))))

	.dataa(\instaRam|Equal10~4_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal6~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~11 .lut_mask = 16'hB0A0;
defparam \instaRam|WideOr6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
fiftyfivenm_lcell_comb \instaRam|WideOr6~12 (
// Equation(s):
// \instaRam|WideOr6~12_combout  = (\instaRam|Equal33~0_combout  & ((\instaRam|Equal164~0_combout ) # ((\instaRam|Equal33~2_combout  & \instaRam|WideOr6~11_combout )))) # (!\instaRam|Equal33~0_combout  & (\instaRam|Equal33~2_combout  & 
// ((\instaRam|WideOr6~11_combout ))))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal33~2_combout ),
	.datac(\instaRam|Equal164~0_combout ),
	.datad(\instaRam|WideOr6~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~12 .lut_mask = 16'hECA0;
defparam \instaRam|WideOr6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
fiftyfivenm_lcell_comb \instaRam|WideOr6~13 (
// Equation(s):
// \instaRam|WideOr6~13_combout  = (!\instaRam|WideOr6~12_combout  & (((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal3~1_combout )) # (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal3~1_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|WideOr6~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~13 .lut_mask = 16'h007F;
defparam \instaRam|WideOr6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
fiftyfivenm_lcell_comb \instaRam|Equal113~0 (
// Equation(s):
// \instaRam|Equal113~0_combout  = (!\instaRam|address [3] & (\instaRam|address [6] & (\instaRam|address [4] & \instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal113~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal113~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
fiftyfivenm_lcell_comb \instaRam|Equal58~0 (
// Equation(s):
// \instaRam|Equal58~0_combout  = (\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|Equal49~0_combout  & \instaRam|Equal10~4_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal49~0_combout ),
	.datad(\instaRam|Equal10~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal58~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal58~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
fiftyfivenm_lcell_comb \instaRam|WideOr5~1 (
// Equation(s):
// \instaRam|WideOr5~1_combout  = (!\instaRam|Equal58~0_combout  & (((!\instaRam|Equal113~0_combout  & !\instaRam|Equal25~0_combout )) # (!\instaRam|Equal9~2_combout )))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal9~2_combout ),
	.datac(\instaRam|Equal25~0_combout ),
	.datad(\instaRam|Equal58~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~1 .lut_mask = 16'h0037;
defparam \instaRam|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
fiftyfivenm_lcell_comb \instaRam|WideOr1~0 (
// Equation(s):
// \instaRam|WideOr1~0_combout  = (\instaRam|WideOr5~1_combout  & (((!\instaRam|Equal11~0_combout ) # (!\instaRam|Equal0~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~0 .lut_mask = 16'h7F00;
defparam \instaRam|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
fiftyfivenm_lcell_comb \instaRam|Equal1~6 (
// Equation(s):
// \instaRam|Equal1~6_combout  = (!\instaRam|address [2] & (!\instaRam|address [4] & !\instaRam|address [3]))

	.dataa(\instaRam|address [2]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~6 .lut_mask = 16'h0005;
defparam \instaRam|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
fiftyfivenm_lcell_comb \instaRam|Equal67~0 (
// Equation(s):
// \instaRam|Equal67~0_combout  = (\instaRam|address [6] & (!\instaRam|address [5] & (\instaRam|address [1] & \instaRam|Equal1~4_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal67~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal67~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
fiftyfivenm_lcell_comb \instaRam|WideOr4~2 (
// Equation(s):
// \instaRam|WideOr4~2_combout  = (\instaRam|Equal130~2_combout  & (!\instaRam|Equal1~6_combout  & ((!\instaRam|Equal67~0_combout ) # (!\instaRam|Equal5~0_combout )))) # (!\instaRam|Equal130~2_combout  & (((!\instaRam|Equal67~0_combout ) # 
// (!\instaRam|Equal5~0_combout ))))

	.dataa(\instaRam|Equal130~2_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal67~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~2 .lut_mask = 16'h0777;
defparam \instaRam|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
fiftyfivenm_lcell_comb \instaRam|Equal5~1 (
// Equation(s):
// \instaRam|Equal5~1_combout  = (!\instaRam|address [1] & (\instaRam|Equal1~5_combout  & (\instaRam|Equal5~0_combout  & \instaRam|Equal1~4_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal5~1 .lut_mask = 16'h4000;
defparam \instaRam|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
fiftyfivenm_lcell_comb \instaRam|WideOr6~9 (
// Equation(s):
// \instaRam|WideOr6~9_combout  = (\instaRam|WideOr4~2_combout  & (!\instaRam|Equal5~1_combout  & ((!\instaRam|Equal105~0_combout ) # (!\instaRam|Equal15~0_combout ))))

	.dataa(\instaRam|Equal15~0_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|WideOr4~2_combout ),
	.datad(\instaRam|Equal5~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~9 .lut_mask = 16'h0070;
defparam \instaRam|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
fiftyfivenm_lcell_comb \instaRam|Equal41~0 (
// Equation(s):
// \instaRam|Equal41~0_combout  = (\instaRam|address [3] & (\instaRam|address [5] & (!\instaRam|address [4] & !\instaRam|address [6])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal41~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal41~0 .lut_mask = 16'h0008;
defparam \instaRam|Equal41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
fiftyfivenm_lcell_comb \instaRam|WideOr6~4 (
// Equation(s):
// \instaRam|WideOr6~4_combout  = (\instaRam|Equal9~0_combout  & (!\instaRam|Equal16~0_combout  & ((!\instaRam|Equal41~0_combout ) # (!\instaRam|Equal6~3_combout )))) # (!\instaRam|Equal9~0_combout  & (((!\instaRam|Equal41~0_combout )) # 
// (!\instaRam|Equal6~3_combout )))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal6~3_combout ),
	.datac(\instaRam|Equal41~0_combout ),
	.datad(\instaRam|Equal16~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~4 .lut_mask = 16'h153F;
defparam \instaRam|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
fiftyfivenm_lcell_comb \instaRam|Equal9~3 (
// Equation(s):
// \instaRam|Equal9~3_combout  = (!\instaRam|address [1] & (!\instaRam|address [2] & (\instaRam|Equal1~4_combout  & \instaRam|Equal9~0_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~3 .lut_mask = 16'h1000;
defparam \instaRam|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
fiftyfivenm_lcell_comb \instaRam|Equal41~1 (
// Equation(s):
// \instaRam|Equal41~1_combout  = (!\instaRam|address [4] & (\instaRam|address [3] & \instaRam|address [5]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal41~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal41~1 .lut_mask = 16'h5000;
defparam \instaRam|Equal41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
fiftyfivenm_lcell_comb \instaRam|Equal174~0 (
// Equation(s):
// \instaRam|Equal174~0_combout  = (\instaRam|Equal2~0_combout  & (\instaRam|address [2] & (\instaRam|Equal41~1_combout  & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|Equal2~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal174~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal174~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
fiftyfivenm_lcell_comb \instaRam|WideOr5~0 (
// Equation(s):
// \instaRam|WideOr5~0_combout  = (!\instaRam|Equal174~0_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal10~4_combout )) # (!\instaRam|Equal33~0_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal10~4_combout ),
	.datad(\instaRam|Equal174~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~0 .lut_mask = 16'h00DF;
defparam \instaRam|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
fiftyfivenm_lcell_comb \instaRam|Equal169~0 (
// Equation(s):
// \instaRam|Equal169~0_combout  = (!\instaRam|address [0] & (!\instaRam|address [2] & (\instaRam|Equal41~1_combout  & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal169~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal169~0 .lut_mask = 16'h1000;
defparam \instaRam|Equal169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
fiftyfivenm_lcell_comb \instaRam|WideOr6~8 (
// Equation(s):
// \instaRam|WideOr6~8_combout  = (!\instaRam|Equal9~3_combout  & (\instaRam|WideOr5~0_combout  & ((!\instaRam|Equal169~0_combout ) # (!\instaRam|address [1]))))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal9~3_combout ),
	.datac(\instaRam|WideOr5~0_combout ),
	.datad(\instaRam|Equal169~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~8 .lut_mask = 16'h1030;
defparam \instaRam|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
fiftyfivenm_lcell_comb \instaRam|Equal23~5 (
// Equation(s):
// \instaRam|Equal23~5_combout  = (\instaRam|Equal17~4_combout  & (!\instaRam|address [6] & (!\instaRam|address [5] & \instaRam|Equal15~0_combout )))

	.dataa(\instaRam|Equal17~4_combout ),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal23~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal23~5 .lut_mask = 16'h0200;
defparam \instaRam|Equal23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
fiftyfivenm_lcell_comb \instaRam|Equal8~0 (
// Equation(s):
// \instaRam|Equal8~0_combout  = (!\instaRam|address [7] & (\instaRam|Equal0~1_combout  & (\instaRam|Equal1~5_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal8~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
fiftyfivenm_lcell_comb \instaRam|WideOr6~22 (
// Equation(s):
// \instaRam|WideOr6~22_combout  = (!\instaRam|Equal8~0_combout  & ((\instaRam|address [5]) # ((!\instaRam|Equal32~0_combout ) # (!\instaRam|address [6]))))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal8~0_combout ),
	.datad(\instaRam|Equal32~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~22_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~22 .lut_mask = 16'h0B0F;
defparam \instaRam|WideOr6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
fiftyfivenm_lcell_comb \instaRam|Equal2~1 (
// Equation(s):
// \instaRam|Equal2~1_combout  = (\instaRam|Equal3~0_combout  & (\instaRam|Equal2~0_combout  & (\instaRam|Equal1~5_combout  & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~1 .lut_mask = 16'h8000;
defparam \instaRam|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
fiftyfivenm_lcell_comb \instaRam|Equal1~8 (
// Equation(s):
// \instaRam|Equal1~8_combout  = (!\instaRam|address [6] & (!\instaRam|address [5] & \instaRam|Equal1~6_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~8 .lut_mask = 16'h0300;
defparam \instaRam|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
fiftyfivenm_lcell_comb \instaRam|WideOr6~6 (
// Equation(s):
// \instaRam|WideOr6~6_combout  = (!\instaRam|Equal2~1_combout  & ((\instaRam|address [7]) # ((!\instaRam|Equal1~8_combout ) # (!\instaRam|Equal0~1_combout ))))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal1~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~6 .lut_mask = 16'h0B0F;
defparam \instaRam|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
fiftyfivenm_lcell_comb \instaRam|WideOr6~5 (
// Equation(s):
// \instaRam|WideOr6~5_combout  = (\instaRam|Equal9~0_combout  & (!\instaRam|Equal15~0_combout  & ((!\instaRam|Equal24~0_combout ) # (!\instaRam|Equal49~0_combout )))) # (!\instaRam|Equal9~0_combout  & (((!\instaRam|Equal24~0_combout )) # 
// (!\instaRam|Equal49~0_combout )))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|Equal24~0_combout ),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~5 .lut_mask = 16'h153F;
defparam \instaRam|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
fiftyfivenm_lcell_comb \instaRam|WideOr6~7 (
// Equation(s):
// \instaRam|WideOr6~7_combout  = (!\instaRam|Equal23~5_combout  & (\instaRam|WideOr6~22_combout  & (\instaRam|WideOr6~6_combout  & \instaRam|WideOr6~5_combout )))

	.dataa(\instaRam|Equal23~5_combout ),
	.datab(\instaRam|WideOr6~22_combout ),
	.datac(\instaRam|WideOr6~6_combout ),
	.datad(\instaRam|WideOr6~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~7 .lut_mask = 16'h4000;
defparam \instaRam|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
fiftyfivenm_lcell_comb \instaRam|WideOr6~10 (
// Equation(s):
// \instaRam|WideOr6~10_combout  = (\instaRam|WideOr6~9_combout  & (\instaRam|WideOr6~4_combout  & (\instaRam|WideOr6~8_combout  & \instaRam|WideOr6~7_combout )))

	.dataa(\instaRam|WideOr6~9_combout ),
	.datab(\instaRam|WideOr6~4_combout ),
	.datac(\instaRam|WideOr6~8_combout ),
	.datad(\instaRam|WideOr6~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~10 .lut_mask = 16'h8000;
defparam \instaRam|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~5 (
// Equation(s):
// \instaRam|WideNor0~5_combout  = (!\instaRam|Equal148~0_combout  & (\instaRam|WideOr6~13_combout  & (\instaRam|WideOr1~0_combout  & \instaRam|WideOr6~10_combout )))

	.dataa(\instaRam|Equal148~0_combout ),
	.datab(\instaRam|WideOr6~13_combout ),
	.datac(\instaRam|WideOr1~0_combout ),
	.datad(\instaRam|WideOr6~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~5 .lut_mask = 16'h4000;
defparam \instaRam|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
fiftyfivenm_lcell_comb \instaRam|WideOr13~7 (
// Equation(s):
// \instaRam|WideOr13~7_combout  = (\instaRam|WideNor0~34_combout  & (\instaRam|WideOr13~5_combout  & (\instaRam|WideOr13~6_combout  & \instaRam|WideNor0~5_combout )))

	.dataa(\instaRam|WideNor0~34_combout ),
	.datab(\instaRam|WideOr13~5_combout ),
	.datac(\instaRam|WideOr13~6_combout ),
	.datad(\instaRam|WideNor0~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~7 .lut_mask = 16'h8000;
defparam \instaRam|WideOr13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[1]~22 (
// Equation(s):
// \Data_to_SRAM[1]~22_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_Reg|Out [1])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr14~12_combout ) # ((!\instaRam|WideOr13~7_combout ))))

	.dataa(\instaRam|WideOr14~12_combout ),
	.datab(\slc|d0|MDR_Reg|Out [1]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr13~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[1]~22 .lut_mask = 16'hCACF;
defparam \Data_to_SRAM[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
fiftyfivenm_lcell_comb \instaRam|Equal161~1 (
// Equation(s):
// \instaRam|Equal161~1_combout  = (\instaRam|Equal129~2_combout  & !\instaRam|address [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|Equal129~2_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal161~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal161~1 .lut_mask = 16'h00F0;
defparam \instaRam|Equal161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
fiftyfivenm_lcell_comb \instaRam|Equal163~0 (
// Equation(s):
// \instaRam|Equal163~0_combout  = (\instaRam|address [1] & (\instaRam|Equal33~0_combout  & (!\instaRam|address [2] & \instaRam|Equal161~1_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal161~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal163~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal163~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
fiftyfivenm_lcell_comb \instaRam|WideOr13~11 (
// Equation(s):
// \instaRam|WideOr13~11_combout  = (\instaRam|Equal32~0_combout  & ((\instaRam|Equal1~5_combout ) # ((\instaRam|Equal105~0_combout  & \instaRam|Equal12~0_combout )))) # (!\instaRam|Equal32~0_combout  & (((\instaRam|Equal105~0_combout  & 
// \instaRam|Equal12~0_combout ))))

	.dataa(\instaRam|Equal32~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~11 .lut_mask = 16'hF888;
defparam \instaRam|WideOr13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
fiftyfivenm_lcell_comb \instaRam|WideOr13~12 (
// Equation(s):
// \instaRam|WideOr13~12_combout  = (\instaRam|Equal163~0_combout ) # ((\instaRam|WideOr13~11_combout ) # ((\instaRam|Equal105~0_combout  & \instaRam|Equal9~2_combout )))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal9~2_combout ),
	.datac(\instaRam|Equal163~0_combout ),
	.datad(\instaRam|WideOr13~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~12 .lut_mask = 16'hFFF8;
defparam \instaRam|WideOr13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
fiftyfivenm_lcell_comb \instaRam|WideOr13~15 (
// Equation(s):
// \instaRam|WideOr13~15_combout  = (\instaRam|Equal129~2_combout  & (\instaRam|address [2] & (\instaRam|Equal41~1_combout  & !\instaRam|address [0])))

	.dataa(\instaRam|Equal129~2_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|WideOr13~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~15 .lut_mask = 16'h0080;
defparam \instaRam|WideOr13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
fiftyfivenm_lcell_comb \instaRam|Equal6~2 (
// Equation(s):
// \instaRam|Equal6~2_combout  = (\instaRam|Equal6~3_combout  & (!\instaRam|address [3] & (!\instaRam|address [4] & \instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal6~3_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal1~5_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~2 .lut_mask = 16'h0200;
defparam \instaRam|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
fiftyfivenm_lcell_comb \instaRam|WideOr13~8 (
// Equation(s):
// \instaRam|WideOr13~8_combout  = (!\instaRam|Equal6~2_combout  & (((!\instaRam|Equal2~0_combout ) # (!\instaRam|Equal165~0_combout )) # (!\instaRam|Equal129~2_combout )))

	.dataa(\instaRam|Equal129~2_combout ),
	.datab(\instaRam|Equal165~0_combout ),
	.datac(\instaRam|Equal6~2_combout ),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~8 .lut_mask = 16'h070F;
defparam \instaRam|WideOr13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
fiftyfivenm_lcell_comb \instaRam|Equal70~0 (
// Equation(s):
// \instaRam|Equal70~0_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|address [4] & (\instaRam|Equal6~3_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal6~3_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal70~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal70~0 .lut_mask = 16'h0020;
defparam \instaRam|Equal70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
fiftyfivenm_lcell_comb \instaRam|Equal35~0 (
// Equation(s):
// \instaRam|Equal35~0_combout  = (\instaRam|Equal33~0_combout  & (\instaRam|Equal11~0_combout  & !\instaRam|address [6]))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal35~0 .lut_mask = 16'h0808;
defparam \instaRam|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
fiftyfivenm_lcell_comb \instaRam|Equal59~0 (
// Equation(s):
// \instaRam|Equal59~0_combout  = (\instaRam|address [5] & (\instaRam|Equal0~0_combout  & (!\instaRam|address [6] & \instaRam|Equal11~0_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal11~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal59~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal59~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
fiftyfivenm_lcell_comb \instaRam|WideOr13~9 (
// Equation(s):
// \instaRam|WideOr13~9_combout  = ((\instaRam|Equal70~0_combout ) # ((\instaRam|Equal35~0_combout ) # (\instaRam|Equal59~0_combout ))) # (!\instaRam|WideOr13~8_combout )

	.dataa(\instaRam|WideOr13~8_combout ),
	.datab(\instaRam|Equal70~0_combout ),
	.datac(\instaRam|Equal35~0_combout ),
	.datad(\instaRam|Equal59~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~9 .lut_mask = 16'hFFFD;
defparam \instaRam|WideOr13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
fiftyfivenm_lcell_comb \instaRam|Equal11~1 (
// Equation(s):
// \instaRam|Equal11~1_combout  = (\instaRam|address [1] & (!\instaRam|address [2] & (\instaRam|Equal9~0_combout  & \instaRam|Equal1~4_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal11~1 .lut_mask = 16'h2000;
defparam \instaRam|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
fiftyfivenm_lcell_comb \instaRam|Equal84~4 (
// Equation(s):
// \instaRam|Equal84~4_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|Equal65~0_combout  & \instaRam|Equal12~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal84~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal84~4 .lut_mask = 16'h4000;
defparam \instaRam|Equal84~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
fiftyfivenm_lcell_comb \instaRam|Equal78~0 (
// Equation(s):
// \instaRam|Equal78~0_combout  = (\instaRam|address [2] & (\instaRam|Equal2~0_combout  & (\instaRam|Equal3~0_combout  & \instaRam|Equal73~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal3~0_combout ),
	.datad(\instaRam|Equal73~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal78~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal78~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
fiftyfivenm_lcell_comb \instaRam|Equal31~0 (
// Equation(s):
// \instaRam|Equal31~0_combout  = (\instaRam|address [1] & (\instaRam|Equal0~3_combout  & \instaRam|Equal1~4_combout ))

	.dataa(\instaRam|address [1]),
	.datab(gnd),
	.datac(\instaRam|Equal0~3_combout ),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal31~0 .lut_mask = 16'hA000;
defparam \instaRam|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~18 (
// Equation(s):
// \instaRam|WideNor0~18_combout  = (!\instaRam|Equal84~4_combout  & (!\instaRam|Equal78~0_combout  & ((!\instaRam|Equal31~0_combout ) # (!\instaRam|Equal0~2_combout ))))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal84~4_combout ),
	.datac(\instaRam|Equal78~0_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~18_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~18 .lut_mask = 16'h0103;
defparam \instaRam|WideNor0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
fiftyfivenm_lcell_comb \instaRam|Equal162~0 (
// Equation(s):
// \instaRam|Equal162~0_combout  = (\instaRam|Equal129~2_combout  & (!\instaRam|address [2] & (\instaRam|Equal2~0_combout  & \instaRam|Equal33~0_combout )))

	.dataa(\instaRam|Equal129~2_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal33~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal162~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal162~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
fiftyfivenm_lcell_comb \instaRam|WideOr13~4 (
// Equation(s):
// \instaRam|WideOr13~4_combout  = (!\instaRam|Equal162~0_combout  & ((\instaRam|address [1]) # (!\instaRam|Equal169~0_combout )))

	.dataa(gnd),
	.datab(\instaRam|Equal169~0_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal162~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~4 .lut_mask = 16'h00F3;
defparam \instaRam|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
fiftyfivenm_lcell_comb \instaRam|Equal97~1 (
// Equation(s):
// \instaRam|Equal97~1_combout  = (!\instaRam|address [1] & (!\instaRam|address [2] & (\instaRam|Equal1~4_combout  & \instaRam|Equal97~0_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal97~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal97~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal97~1 .lut_mask = 16'h1000;
defparam \instaRam|Equal97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
fiftyfivenm_lcell_comb \instaRam|WideOr13~14 (
// Equation(s):
// \instaRam|WideOr13~14_combout  = (\instaRam|Equal97~1_combout ) # ((!\instaRam|address [5] & (\instaRam|Equal30~0_combout  & \instaRam|address [6])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal30~0_combout ),
	.datac(\instaRam|Equal97~1_combout ),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|WideOr13~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~14 .lut_mask = 16'hF4F0;
defparam \instaRam|WideOr13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
fiftyfivenm_lcell_comb \instaRam|WideOr13~10 (
// Equation(s):
// \instaRam|WideOr13~10_combout  = (\instaRam|Equal11~1_combout ) # (((\instaRam|WideOr13~14_combout ) # (!\instaRam|WideOr13~4_combout )) # (!\instaRam|WideNor0~18_combout ))

	.dataa(\instaRam|Equal11~1_combout ),
	.datab(\instaRam|WideNor0~18_combout ),
	.datac(\instaRam|WideOr13~4_combout ),
	.datad(\instaRam|WideOr13~14_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~10 .lut_mask = 16'hFFBF;
defparam \instaRam|WideOr13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
fiftyfivenm_lcell_comb \instaRam|WideOr13~13 (
// Equation(s):
// \instaRam|WideOr13~13_combout  = (\instaRam|WideOr13~12_combout ) # ((\instaRam|WideOr13~15_combout ) # ((\instaRam|WideOr13~9_combout ) # (\instaRam|WideOr13~10_combout )))

	.dataa(\instaRam|WideOr13~12_combout ),
	.datab(\instaRam|WideOr13~15_combout ),
	.datac(\instaRam|WideOr13~9_combout ),
	.datad(\instaRam|WideOr13~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~13 .lut_mask = 16'hFFFE;
defparam \instaRam|WideOr13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[2]~23 (
// Equation(s):
// \Data_to_SRAM[2]~23_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [2])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr13~13_combout ) # (!\instaRam|WideOr13~7_combout ))))

	.dataa(\slc|d0|MDR_Reg|Out [2]),
	.datab(\instaRam|WideOr13~7_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr13~13_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[2]~23 .lut_mask = 16'hAFA3;
defparam \Data_to_SRAM[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
fiftyfivenm_lcell_comb \instaRam|Equal118~0 (
// Equation(s):
// \instaRam|Equal118~0_combout  = (!\instaRam|address [3] & (\instaRam|Equal6~3_combout  & (\instaRam|address [4] & \instaRam|Equal0~2_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal6~3_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal118~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal118~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
fiftyfivenm_lcell_comb \instaRam|Equal9~1 (
// Equation(s):
// \instaRam|Equal9~1_combout  = (!\instaRam|address [4] & \instaRam|address [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~1 .lut_mask = 16'h0F00;
defparam \instaRam|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
fiftyfivenm_lcell_comb \instaRam|WideOr9~2 (
// Equation(s):
// \instaRam|WideOr9~2_combout  = ((!\instaRam|Equal57~0_combout  & ((!\instaRam|Equal9~1_combout ) # (!\instaRam|Equal16~0_combout )))) # (!\instaRam|Equal65~0_combout )

	.dataa(\instaRam|Equal16~0_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal57~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~2 .lut_mask = 16'h0F7F;
defparam \instaRam|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
fiftyfivenm_lcell_comb \instaRam|Equal53~4 (
// Equation(s):
// \instaRam|Equal53~4_combout  = (\instaRam|address [2] & (\instaRam|Equal17~4_combout  & (!\instaRam|address [1] & \instaRam|Equal1~4_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal53~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal53~4 .lut_mask = 16'h0800;
defparam \instaRam|Equal53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~6 (
// Equation(s):
// \instaRam|WideNor0~6_combout  = (!\instaRam|Equal118~0_combout  & (\instaRam|WideOr9~2_combout  & ((!\instaRam|Equal53~4_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal118~0_combout ),
	.datac(\instaRam|WideOr9~2_combout ),
	.datad(\instaRam|Equal53~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~6 .lut_mask = 16'h1030;
defparam \instaRam|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
fiftyfivenm_lcell_comb \instaRam|WideOr1~4 (
// Equation(s):
// \instaRam|WideOr1~4_combout  = (!\instaRam|Equal148~0_combout  & (\instaRam|WideOr1~0_combout  & \instaRam|WideOr6~10_combout ))

	.dataa(\instaRam|Equal148~0_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr1~0_combout ),
	.datad(\instaRam|WideOr6~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~4 .lut_mask = 16'h5000;
defparam \instaRam|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
fiftyfivenm_lcell_comb \instaRam|Equal69~0 (
// Equation(s):
// \instaRam|Equal69~0_combout  = (\instaRam|Equal1~4_combout  & (!\instaRam|address [1] & (\instaRam|Equal5~0_combout  & \instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal69~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal69~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
fiftyfivenm_lcell_comb \instaRam|WideOr8~1 (
// Equation(s):
// \instaRam|WideOr8~1_combout  = (!\instaRam|Equal167~0_combout  & (((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal65~0_combout )) # (!\instaRam|Equal6~3_combout )))

	.dataa(\instaRam|Equal6~3_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|Equal167~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~1 .lut_mask = 16'h007F;
defparam \instaRam|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
fiftyfivenm_lcell_comb \instaRam|WideOr6~15 (
// Equation(s):
// \instaRam|WideOr6~15_combout  = (!\instaRam|address [1] & (\instaRam|address [2] & (\instaRam|Equal1~4_combout  & \instaRam|Equal97~0_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal97~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~15 .lut_mask = 16'h4000;
defparam \instaRam|WideOr6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
fiftyfivenm_lcell_comb \instaRam|WideOr6~14 (
// Equation(s):
// \instaRam|WideOr6~14_combout  = (\instaRam|Equal2~0_combout  & ((\instaRam|address [2] & ((\instaRam|Equal33~0_combout ))) # (!\instaRam|address [2] & (\instaRam|Equal41~1_combout ))))

	.dataa(\instaRam|Equal2~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|Equal33~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~14 .lut_mask = 16'hA820;
defparam \instaRam|WideOr6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
fiftyfivenm_lcell_comb \instaRam|WideOr6~16 (
// Equation(s):
// \instaRam|WideOr6~16_combout  = (!\instaRam|WideOr6~15_combout  & (!\instaRam|Equal6~2_combout  & ((!\instaRam|WideOr6~14_combout ) # (!\instaRam|Equal129~2_combout ))))

	.dataa(\instaRam|Equal129~2_combout ),
	.datab(\instaRam|WideOr6~15_combout ),
	.datac(\instaRam|WideOr6~14_combout ),
	.datad(\instaRam|Equal6~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~16_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~16 .lut_mask = 16'h0013;
defparam \instaRam|WideOr6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
fiftyfivenm_lcell_comb \instaRam|WideOr6~17 (
// Equation(s):
// \instaRam|WideOr6~17_combout  = (!\instaRam|Equal11~1_combout  & (\instaRam|WideOr6~16_combout  & ((!\instaRam|Equal17~5_combout ) # (!\instaRam|Equal12~0_combout ))))

	.dataa(\instaRam|Equal11~1_combout ),
	.datab(\instaRam|Equal12~0_combout ),
	.datac(\instaRam|Equal17~5_combout ),
	.datad(\instaRam|WideOr6~16_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~17_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~17 .lut_mask = 16'h1500;
defparam \instaRam|WideOr6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
fiftyfivenm_lcell_comb \instaRam|WideOr5~2 (
// Equation(s):
// \instaRam|WideOr5~2_combout  = (!\instaRam|Equal69~0_combout  & (\instaRam|WideOr8~1_combout  & (!\instaRam|Equal97~1_combout  & \instaRam|WideOr6~17_combout )))

	.dataa(\instaRam|Equal69~0_combout ),
	.datab(\instaRam|WideOr8~1_combout ),
	.datac(\instaRam|Equal97~1_combout ),
	.datad(\instaRam|WideOr6~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~2 .lut_mask = 16'h0400;
defparam \instaRam|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~41 (
// Equation(s):
// \instaRam|WideNor0~41_combout  = (\instaRam|WideNor0~6_combout  & (\instaRam|WideOr1~4_combout  & (\instaRam|WideOr6~13_combout  & \instaRam|WideOr5~2_combout )))

	.dataa(\instaRam|WideNor0~6_combout ),
	.datab(\instaRam|WideOr1~4_combout ),
	.datac(\instaRam|WideOr6~13_combout ),
	.datad(\instaRam|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~41_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~41 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
fiftyfivenm_lcell_comb \instaRam|Equal151~2 (
// Equation(s):
// \instaRam|Equal151~2_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|address [2] & \instaRam|Equal131~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal131~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal151~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal151~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
fiftyfivenm_lcell_comb \instaRam|Equal141~0 (
// Equation(s):
// \instaRam|Equal141~0_combout  = (!\instaRam|address [4] & (\instaRam|address [2] & \instaRam|address [3]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal141~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal141~0 .lut_mask = 16'h5000;
defparam \instaRam|Equal141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
fiftyfivenm_lcell_comb \instaRam|WideOr12~2 (
// Equation(s):
// \instaRam|WideOr12~2_combout  = (\instaRam|Equal141~0_combout  & ((\instaRam|Equal132~0_combout ) # ((\instaRam|Equal73~0_combout  & \instaRam|Equal6~3_combout )))) # (!\instaRam|Equal141~0_combout  & (\instaRam|Equal73~0_combout  & 
// (\instaRam|Equal6~3_combout )))

	.dataa(\instaRam|Equal141~0_combout ),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal6~3_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~2 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
fiftyfivenm_lcell_comb \instaRam|WideOr12~4 (
// Equation(s):
// \instaRam|WideOr12~4_combout  = (!\instaRam|Equal88~4_combout  & (!\instaRam|Equal162~0_combout  & ((\instaRam|address [1]) # (!\instaRam|Equal169~0_combout ))))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal169~0_combout ),
	.datac(\instaRam|Equal88~4_combout ),
	.datad(\instaRam|Equal162~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~4 .lut_mask = 16'h000B;
defparam \instaRam|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~25 (
// Equation(s):
// \Data_to_SRAM[12]~25_combout  = (\instaRam|Equal17~4_combout  & (\instaRam|Equal65~0_combout  & ((\instaRam|Equal11~0_combout ) # (\instaRam|Equal12~0_combout ))))

	.dataa(\instaRam|Equal11~0_combout ),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~25 .lut_mask = 16'hC080;
defparam \Data_to_SRAM[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~9 (
// Equation(s):
// \instaRam|WideNor0~9_combout  = (\instaRam|Equal97~0_combout  & (!\instaRam|Equal16~0_combout  & ((!\instaRam|Equal12~0_combout )))) # (!\instaRam|Equal97~0_combout  & (((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal105~0_combout ))))

	.dataa(\instaRam|Equal16~0_combout ),
	.datab(\instaRam|Equal97~0_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~9 .lut_mask = 16'h0377;
defparam \instaRam|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~24 (
// Equation(s):
// \Data_to_SRAM[12]~24_combout  = (!\instaRam|Equal163~0_combout  & (\instaRam|WideNor0~9_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal131~0_combout ))))

	.dataa(\instaRam|Equal131~0_combout ),
	.datab(\instaRam|Equal141~0_combout ),
	.datac(\instaRam|Equal163~0_combout ),
	.datad(\instaRam|WideNor0~9_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~24 .lut_mask = 16'h0700;
defparam \Data_to_SRAM[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~26 (
// Equation(s):
// \Data_to_SRAM[12]~26_combout  = (!\instaRam|Equal75~0_combout  & (!\Data_to_SRAM[12]~25_combout  & (\Data_to_SRAM[12]~24_combout  & \instaRam|WideOr14~8_combout )))

	.dataa(\instaRam|Equal75~0_combout ),
	.datab(\Data_to_SRAM[12]~25_combout ),
	.datac(\Data_to_SRAM[12]~24_combout ),
	.datad(\instaRam|WideOr14~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~26 .lut_mask = 16'h1000;
defparam \Data_to_SRAM[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
fiftyfivenm_lcell_comb \instaRam|WideOr12~3 (
// Equation(s):
// \instaRam|WideOr12~3_combout  = (\instaRam|Equal151~2_combout ) # ((\instaRam|WideOr12~2_combout ) # ((!\Data_to_SRAM[12]~26_combout ) # (!\instaRam|WideOr12~4_combout )))

	.dataa(\instaRam|Equal151~2_combout ),
	.datab(\instaRam|WideOr12~2_combout ),
	.datac(\instaRam|WideOr12~4_combout ),
	.datad(\Data_to_SRAM[12]~26_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~3 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[3]~27 (
// Equation(s):
// \Data_to_SRAM[3]~27_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [3])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr12~3_combout ) # (!\instaRam|WideNor0~41_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [3]),
	.datac(\instaRam|WideNor0~41_combout ),
	.datad(\instaRam|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[3]~27 .lut_mask = 16'hDD8D;
defparam \Data_to_SRAM[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
fiftyfivenm_lcell_comb \instaRam|Equal93~0 (
// Equation(s):
// \instaRam|Equal93~0_combout  = (\instaRam|Equal0~3_combout  & (!\instaRam|address [1] & (\instaRam|Equal65~0_combout  & \instaRam|Equal1~4_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal93~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal93~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
fiftyfivenm_lcell_comb \instaRam|Equal173~0 (
// Equation(s):
// \instaRam|Equal173~0_combout  = (!\instaRam|address [1] & (\instaRam|Equal41~1_combout  & (\instaRam|address [2] & \instaRam|Equal161~1_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal161~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal173~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal173~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~7 (
// Equation(s):
// \Data_to_SRAM[12]~7_combout  = (!\instaRam|Equal70~0_combout  & (!\instaRam|Equal173~0_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal5~0_combout ))))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal70~0_combout ),
	.datac(\instaRam|Equal173~0_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~7 .lut_mask = 16'h0103;
defparam \Data_to_SRAM[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
fiftyfivenm_lcell_comb \instaRam|WideOr5~5 (
// Equation(s):
// \instaRam|WideOr5~5_combout  = (\instaRam|address [1]) # ((!\instaRam|Equal105~0_combout ) # (!\instaRam|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal105~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~5 .lut_mask = 16'hCFFF;
defparam \instaRam|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
fiftyfivenm_lcell_comb \instaRam|WideOr5~6 (
// Equation(s):
// \instaRam|WideOr5~6_combout  = (\instaRam|WideOr5~5_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal12~0_combout )) # (!\instaRam|Equal33~0_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|WideOr5~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~6 .lut_mask = 16'hDF00;
defparam \instaRam|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
fiftyfivenm_lcell_comb \instaRam|WideOr10~6 (
// Equation(s):
// \instaRam|WideOr10~6_combout  = (\instaRam|WideOr5~6_combout  & (\instaRam|WideOr14~10_combout  & ((!\instaRam|Equal138~0_combout ) # (!\instaRam|Equal0~0_combout ))))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal138~0_combout ),
	.datac(\instaRam|WideOr5~6_combout ),
	.datad(\instaRam|WideOr14~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~6 .lut_mask = 16'h7000;
defparam \instaRam|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
fiftyfivenm_lcell_comb \instaRam|WideOr10~7 (
// Equation(s):
// \instaRam|WideOr10~7_combout  = (!\instaRam|Equal93~0_combout  & (\Data_to_SRAM[12]~7_combout  & \instaRam|WideOr10~6_combout ))

	.dataa(\instaRam|Equal93~0_combout ),
	.datab(gnd),
	.datac(\Data_to_SRAM[12]~7_combout ),
	.datad(\instaRam|WideOr10~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~7 .lut_mask = 16'h5000;
defparam \instaRam|WideOr10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
fiftyfivenm_lcell_comb \instaRam|Equal153~2 (
// Equation(s):
// \instaRam|Equal153~2_combout  = (!\instaRam|address [2] & (\instaRam|address [3] & (\instaRam|Equal129~3_combout  & \instaRam|address [4])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal153~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal153~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
fiftyfivenm_lcell_comb \instaRam|Equal13~0 (
// Equation(s):
// \instaRam|Equal13~0_combout  = (!\instaRam|address [1] & (\instaRam|address [2] & \instaRam|Equal1~4_combout ))

	.dataa(\instaRam|address [1]),
	.datab(gnd),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal13~0 .lut_mask = 16'h5000;
defparam \instaRam|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
fiftyfivenm_lcell_comb \instaRam|WideOr11~0 (
// Equation(s):
// \instaRam|WideOr11~0_combout  = (!\instaRam|Equal153~2_combout  & (((!\instaRam|Equal16~0_combout  & !\instaRam|Equal13~0_combout )) # (!\instaRam|Equal113~0_combout )))

	.dataa(\instaRam|Equal153~2_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|Equal16~0_combout ),
	.datad(\instaRam|Equal13~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~0 .lut_mask = 16'h1115;
defparam \instaRam|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
fiftyfivenm_lcell_comb \instaRam|WideOr11~1 (
// Equation(s):
// \instaRam|WideOr11~1_combout  = (\instaRam|Equal73~0_combout  & ((\instaRam|Equal15~0_combout ) # ((\instaRam|Equal12~0_combout  & \instaRam|Equal105~0_combout )))) # (!\instaRam|Equal73~0_combout  & (\instaRam|Equal12~0_combout  & 
// (\instaRam|Equal105~0_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|Equal12~0_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~1 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
fiftyfivenm_lcell_comb \instaRam|WideOr11~2 (
// Equation(s):
// \instaRam|WideOr11~2_combout  = ((\instaRam|Equal52~0_combout ) # ((\instaRam|WideOr11~1_combout ) # (!\instaRam|WideOr11~0_combout ))) # (!\instaRam|WideOr10~7_combout )

	.dataa(\instaRam|WideOr10~7_combout ),
	.datab(\instaRam|Equal52~0_combout ),
	.datac(\instaRam|WideOr11~0_combout ),
	.datad(\instaRam|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~2 .lut_mask = 16'hFFDF;
defparam \instaRam|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
fiftyfivenm_lcell_comb \instaRam|WideNor0~7 (
// Equation(s):
// \instaRam|WideNor0~7_combout  = (\instaRam|Equal73~0_combout  & (!\instaRam|Equal12~0_combout  & ((!\instaRam|Equal83~0_combout ) # (!\instaRam|Equal17~4_combout )))) # (!\instaRam|Equal73~0_combout  & (((!\instaRam|Equal83~0_combout )) # 
// (!\instaRam|Equal17~4_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|Equal83~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~7 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~8 (
// Equation(s):
// \instaRam|WideNor0~8_combout  = (\instaRam|WideNor0~7_combout  & (\instaRam|WideOr5~2_combout  & (\instaRam|WideNor0~6_combout  & \instaRam|WideNor0~5_combout )))

	.dataa(\instaRam|WideNor0~7_combout ),
	.datab(\instaRam|WideOr5~2_combout ),
	.datac(\instaRam|WideNor0~6_combout ),
	.datad(\instaRam|WideNor0~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~8 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[4]~28 (
// Equation(s):
// \Data_to_SRAM[4]~28_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [4])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr11~2_combout ) # (!\instaRam|WideNor0~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [4]),
	.datac(\instaRam|WideOr11~2_combout ),
	.datad(\instaRam|WideNor0~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[4]~28 .lut_mask = 16'hD8DD;
defparam \Data_to_SRAM[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
fiftyfivenm_lcell_comb \instaRam|WideOr10~9 (
// Equation(s):
// \instaRam|WideOr10~9_combout  = (\instaRam|Equal164~0_combout  & ((\instaRam|Equal41~1_combout ) # ((\instaRam|Equal73~0_combout  & \instaRam|Equal11~0_combout )))) # (!\instaRam|Equal164~0_combout  & (\instaRam|Equal73~0_combout  & 
// (\instaRam|Equal11~0_combout )))

	.dataa(\instaRam|Equal164~0_combout ),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|Equal41~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~9 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
fiftyfivenm_lcell_comb \instaRam|Equal135~2 (
// Equation(s):
// \instaRam|Equal135~2_combout  = (!\instaRam|address [4] & (!\instaRam|address [3] & (\instaRam|Equal131~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal131~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal135~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal135~2 .lut_mask = 16'h1000;
defparam \instaRam|Equal135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
fiftyfivenm_lcell_comb \instaRam|WideOr10~2 (
// Equation(s):
// \instaRam|WideOr10~2_combout  = (\instaRam|Equal16~0_combout  & (!\instaRam|Equal41~0_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal113~0_combout )))) # (!\instaRam|Equal16~0_combout  & (((!\instaRam|Equal12~0_combout ) # 
// (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal16~0_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~2 .lut_mask = 16'h0777;
defparam \instaRam|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
fiftyfivenm_lcell_comb \instaRam|WideOr10~3 (
// Equation(s):
// \instaRam|WideOr10~3_combout  = (!\instaRam|Equal135~2_combout  & (\instaRam|WideOr10~2_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal149~0_combout ))))

	.dataa(\instaRam|Equal149~0_combout ),
	.datab(\instaRam|Equal135~2_combout ),
	.datac(\instaRam|WideOr10~2_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~3 .lut_mask = 16'h1030;
defparam \instaRam|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
fiftyfivenm_lcell_comb \instaRam|WideOr10~10 (
// Equation(s):
// \instaRam|WideOr10~10_combout  = (\instaRam|WideOr10~9_combout ) # (((\instaRam|Equal1~6_combout  & \instaRam|Equal67~0_combout )) # (!\instaRam|WideOr10~3_combout ))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|WideOr10~9_combout ),
	.datac(\instaRam|Equal67~0_combout ),
	.datad(\instaRam|WideOr10~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~10 .lut_mask = 16'hECFF;
defparam \instaRam|WideOr10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
fiftyfivenm_lcell_comb \instaRam|Equal87~4 (
// Equation(s):
// \instaRam|Equal87~4_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|Equal65~0_combout  & \instaRam|Equal15~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal87~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal87~4 .lut_mask = 16'h4000;
defparam \instaRam|Equal87~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
fiftyfivenm_lcell_comb \instaRam|Equal66~0 (
// Equation(s):
// \instaRam|Equal66~0_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|Equal3~0_combout  & (\instaRam|Equal1~6_combout  & \instaRam|Equal2~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal3~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal66~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal66~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
fiftyfivenm_lcell_comb \instaRam|WideOr10~1 (
// Equation(s):
// \instaRam|WideOr10~1_combout  = (!\instaRam|Equal66~0_combout  & (((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal6~3_combout )))

	.dataa(\instaRam|Equal6~3_combout ),
	.datab(\instaRam|Equal0~2_combout ),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|Equal66~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~1 .lut_mask = 16'h007F;
defparam \instaRam|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
fiftyfivenm_lcell_comb \instaRam|Equal121~4 (
// Equation(s):
// \instaRam|Equal121~4_combout  = (\instaRam|Equal0~2_combout  & (\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal9~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal121~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal121~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal121~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
fiftyfivenm_lcell_comb \instaRam|WideOr10~0 (
// Equation(s):
// \instaRam|WideOr10~0_combout  = (\instaRam|Equal18~0_combout  & (!\instaRam|Equal1~5_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal1~6_combout )))) # (!\instaRam|Equal18~0_combout  & (((!\instaRam|Equal132~0_combout ) # 
// (!\instaRam|Equal1~6_combout ))))

	.dataa(\instaRam|Equal18~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~0 .lut_mask = 16'h0777;
defparam \instaRam|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
fiftyfivenm_lcell_comb \instaRam|WideOr10~8 (
// Equation(s):
// \instaRam|WideOr10~8_combout  = (\instaRam|Equal87~4_combout ) # (((\instaRam|Equal121~4_combout ) # (!\instaRam|WideOr10~0_combout )) # (!\instaRam|WideOr10~1_combout ))

	.dataa(\instaRam|Equal87~4_combout ),
	.datab(\instaRam|WideOr10~1_combout ),
	.datac(\instaRam|Equal121~4_combout ),
	.datad(\instaRam|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~8 .lut_mask = 16'hFBFF;
defparam \instaRam|WideOr10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
fiftyfivenm_lcell_comb \instaRam|Equal53~5 (
// Equation(s):
// \instaRam|Equal53~5_combout  = (!\instaRam|address [3] & (\instaRam|Equal13~0_combout  & (\instaRam|address [4] & \instaRam|Equal49~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal13~0_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal53~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal53~5 .lut_mask = 16'h4000;
defparam \instaRam|Equal53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
fiftyfivenm_lcell_comb \instaRam|WideOr10~4 (
// Equation(s):
// \instaRam|WideOr10~4_combout  = (\instaRam|Equal49~0_combout  & (!\instaRam|Equal31~0_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal141~0_combout )))) # (!\instaRam|Equal49~0_combout  & (((!\instaRam|Equal132~0_combout )) # 
// (!\instaRam|Equal141~0_combout )))

	.dataa(\instaRam|Equal49~0_combout ),
	.datab(\instaRam|Equal141~0_combout ),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~4 .lut_mask = 16'h153F;
defparam \instaRam|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
fiftyfivenm_lcell_comb \instaRam|WideNor0~27 (
// Equation(s):
// \instaRam|WideNor0~27_combout  = (\instaRam|Equal0~3_combout  & (!\instaRam|Equal130~2_combout  & ((!\instaRam|Equal138~0_combout ) # (!\instaRam|Equal9~1_combout )))) # (!\instaRam|Equal0~3_combout  & (((!\instaRam|Equal138~0_combout )) # 
// (!\instaRam|Equal9~1_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal138~0_combout ),
	.datad(\instaRam|Equal130~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~27_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~27 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~26 (
// Equation(s):
// \instaRam|WideNor0~26_combout  = ((\instaRam|address [6] & ((!\instaRam|Equal6~3_combout ))) # (!\instaRam|address [6] & (!\instaRam|Equal12~0_combout ))) # (!\instaRam|Equal41~1_combout )

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal12~0_combout ),
	.datac(\instaRam|Equal6~3_combout ),
	.datad(\instaRam|Equal41~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~26_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~26 .lut_mask = 16'h1BFF;
defparam \instaRam|WideNor0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~28 (
// Equation(s):
// \instaRam|WideNor0~28_combout  = (\instaRam|WideNor0~27_combout  & \instaRam|WideNor0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|WideNor0~27_combout ),
	.datad(\instaRam|WideNor0~26_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~28_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~28 .lut_mask = 16'hF000;
defparam \instaRam|WideNor0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
fiftyfivenm_lcell_comb \instaRam|Equal54~0 (
// Equation(s):
// \instaRam|Equal54~0_combout  = (\instaRam|address [4] & (\instaRam|Equal49~0_combout  & (\instaRam|Equal6~3_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|Equal6~3_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal54~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal54~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
fiftyfivenm_lcell_comb \instaRam|Equal43~0 (
// Equation(s):
// \instaRam|Equal43~0_combout  = (!\instaRam|address [6] & (\instaRam|Equal41~1_combout  & \instaRam|Equal11~0_combout ))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal43~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal43~0 .lut_mask = 16'h4040;
defparam \instaRam|Equal43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
fiftyfivenm_lcell_comb \instaRam|Equal1~7 (
// Equation(s):
// \instaRam|Equal1~7_combout  = (\instaRam|Equal1~8_combout  & (!\instaRam|address [1] & \instaRam|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal1~8_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~7 .lut_mask = 16'h0C00;
defparam \instaRam|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~12 (
// Equation(s):
// \instaRam|WideNor0~12_combout  = (\instaRam|Equal129~3_combout  & (!\instaRam|Equal0~3_combout  & ((!\instaRam|Equal13~0_combout ) # (!\instaRam|Equal17~5_combout )))) # (!\instaRam|Equal129~3_combout  & (((!\instaRam|Equal13~0_combout )) # 
// (!\instaRam|Equal17~5_combout )))

	.dataa(\instaRam|Equal129~3_combout ),
	.datab(\instaRam|Equal17~5_combout ),
	.datac(\instaRam|Equal13~0_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~12 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~13 (
// Equation(s):
// \instaRam|WideNor0~13_combout  = (!\instaRam|Equal1~7_combout  & (\instaRam|WideNor0~12_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal18~0_combout ))))

	.dataa(\instaRam|Equal18~0_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|Equal1~7_combout ),
	.datad(\instaRam|WideNor0~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~13 .lut_mask = 16'h0700;
defparam \instaRam|WideNor0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~14 (
// Equation(s):
// \instaRam|WideNor0~14_combout  = (!\instaRam|Equal43~0_combout  & (\instaRam|WideNor0~13_combout  & ((!\instaRam|Equal83~0_combout ) # (!\instaRam|Equal0~0_combout ))))

	.dataa(\instaRam|Equal43~0_combout ),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|Equal83~0_combout ),
	.datad(\instaRam|WideNor0~13_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~14 .lut_mask = 16'h1500;
defparam \instaRam|WideNor0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
fiftyfivenm_lcell_comb \instaRam|WideOr1~2 (
// Equation(s):
// \instaRam|WideOr1~2_combout  = ((!\instaRam|Equal132~0_combout  & !\instaRam|Equal131~0_combout )) # (!\instaRam|Equal0~3_combout )

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\instaRam|Equal131~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~2 .lut_mask = 16'h555F;
defparam \instaRam|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
fiftyfivenm_lcell_comb \instaRam|WideOr1~3 (
// Equation(s):
// \instaRam|WideOr1~3_combout  = (\instaRam|WideNor0~28_combout  & (!\instaRam|Equal54~0_combout  & (\instaRam|WideNor0~14_combout  & \instaRam|WideOr1~2_combout )))

	.dataa(\instaRam|WideNor0~28_combout ),
	.datab(\instaRam|Equal54~0_combout ),
	.datac(\instaRam|WideNor0~14_combout ),
	.datad(\instaRam|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~3 .lut_mask = 16'h2000;
defparam \instaRam|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
fiftyfivenm_lcell_comb \instaRam|WideOr10~5 (
// Equation(s):
// \instaRam|WideOr10~5_combout  = (!\instaRam|Equal53~5_combout  & (\instaRam|WideOr11~0_combout  & (\instaRam|WideOr10~4_combout  & \instaRam|WideOr1~3_combout )))

	.dataa(\instaRam|Equal53~5_combout ),
	.datab(\instaRam|WideOr11~0_combout ),
	.datac(\instaRam|WideOr10~4_combout ),
	.datad(\instaRam|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~5 .lut_mask = 16'h4000;
defparam \instaRam|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
fiftyfivenm_lcell_comb \instaRam|WideOr10~11 (
// Equation(s):
// \instaRam|WideOr10~11_combout  = (\instaRam|WideOr10~7_combout  & ((!\instaRam|Equal9~2_combout ) # (!\instaRam|Equal73~0_combout )))

	.dataa(gnd),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal9~2_combout ),
	.datad(\instaRam|WideOr10~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~11 .lut_mask = 16'h3F00;
defparam \instaRam|WideOr10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
fiftyfivenm_lcell_comb \instaRam|WideOr10~12 (
// Equation(s):
// \instaRam|WideOr10~12_combout  = (\instaRam|WideOr10~10_combout ) # ((\instaRam|WideOr10~8_combout ) # ((!\instaRam|WideOr10~11_combout ) # (!\instaRam|WideOr10~5_combout )))

	.dataa(\instaRam|WideOr10~10_combout ),
	.datab(\instaRam|WideOr10~8_combout ),
	.datac(\instaRam|WideOr10~5_combout ),
	.datad(\instaRam|WideOr10~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~12 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[5]~29 (
// Equation(s):
// \Data_to_SRAM[5]~29_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [5])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr10~12_combout ) # (!\instaRam|WideNor0~41_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [5]),
	.datac(\instaRam|WideNor0~41_combout ),
	.datad(\instaRam|WideOr10~12_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[5]~29 .lut_mask = 16'hDD8D;
defparam \Data_to_SRAM[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~37 (
// Equation(s):
// \instaRam|WideNor0~37_combout  = (!\instaRam|Equal93~0_combout  & ((\instaRam|address [2]) # ((!\instaRam|Equal131~0_combout ) # (!\instaRam|Equal9~1_combout ))))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal131~0_combout ),
	.datad(\instaRam|Equal93~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~37_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~37 .lut_mask = 16'h00BF;
defparam \instaRam|WideNor0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~38 (
// Equation(s):
// \instaRam|WideNor0~38_combout  = (\instaRam|WideNor0~37_combout  & ((\instaRam|address [2]) # ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal129~3_combout ))))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal129~3_combout ),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|WideNor0~37_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~38_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~38 .lut_mask = 16'hBF00;
defparam \instaRam|WideNor0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
fiftyfivenm_lcell_comb \instaRam|WideNor0~36 (
// Equation(s):
// \instaRam|WideNor0~36_combout  = (!\instaRam|Equal70~0_combout  & (((!\instaRam|Equal130~2_combout  & !\instaRam|Equal132~0_combout )) # (!\instaRam|Equal5~0_combout )))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal70~0_combout ),
	.datac(\instaRam|Equal130~2_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~36_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~36 .lut_mask = 16'h1113;
defparam \instaRam|WideNor0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~39 (
// Equation(s):
// \instaRam|WideNor0~39_combout  = (\instaRam|WideNor0~38_combout  & (\instaRam|WideNor0~34_combout  & (\instaRam|WideNor0~36_combout  & \instaRam|WideNor0~35_combout )))

	.dataa(\instaRam|WideNor0~38_combout ),
	.datab(\instaRam|WideNor0~34_combout ),
	.datac(\instaRam|WideNor0~36_combout ),
	.datad(\instaRam|WideNor0~35_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~39_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~39 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
fiftyfivenm_lcell_comb \instaRam|WideOr5~9 (
// Equation(s):
// \instaRam|WideOr5~9_combout  = (\instaRam|WideOr14~4_combout  & (!\instaRam|Equal163~0_combout  & ((!\instaRam|Equal11~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|WideOr14~4_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|Equal163~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~9 .lut_mask = 16'h004C;
defparam \instaRam|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
fiftyfivenm_lcell_comb \instaRam|Equal155~2 (
// Equation(s):
// \instaRam|Equal155~2_combout  = (!\instaRam|address [2] & (\instaRam|address [4] & (\instaRam|Equal131~0_combout  & \instaRam|address [3])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal131~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal155~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal155~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
fiftyfivenm_lcell_comb \instaRam|Equal137~0 (
// Equation(s):
// \instaRam|Equal137~0_combout  = (!\instaRam|address [2] & (\instaRam|address [3] & (!\instaRam|address [4] & \instaRam|Equal129~3_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal129~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal137~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal137~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
fiftyfivenm_lcell_comb \instaRam|WideOr0~2 (
// Equation(s):
// \instaRam|WideOr0~2_combout  = (!\instaRam|Equal137~0_combout  & (((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal9~2_combout )) # (!\instaRam|Equal17~4_combout )))

	.dataa(\instaRam|Equal17~4_combout ),
	.datab(\instaRam|Equal9~2_combout ),
	.datac(\instaRam|Equal49~0_combout ),
	.datad(\instaRam|Equal137~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~2 .lut_mask = 16'h007F;
defparam \instaRam|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
fiftyfivenm_lcell_comb \instaRam|WideOr0~3 (
// Equation(s):
// \instaRam|WideOr0~3_combout  = (!\instaRam|Equal155~2_combout  & (\instaRam|WideOr0~2_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal15~0_combout ))))

	.dataa(\instaRam|Equal15~0_combout ),
	.datab(\instaRam|Equal155~2_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~3 .lut_mask = 16'h1300;
defparam \instaRam|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
fiftyfivenm_lcell_comb \instaRam|WideOr0~4 (
// Equation(s):
// \instaRam|WideOr0~4_combout  = (\instaRam|WideOr0~3_combout  & ((!\instaRam|Equal1~8_combout ) # (!\instaRam|Equal3~1_combout )))

	.dataa(\instaRam|Equal3~1_combout ),
	.datab(\instaRam|Equal1~8_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~4 .lut_mask = 16'h7700;
defparam \instaRam|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
fiftyfivenm_lcell_comb \instaRam|WideOr7~3 (
// Equation(s):
// \instaRam|WideOr7~3_combout  = (\instaRam|WideOr10~1_combout  & (!\instaRam|Equal59~0_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal30~0_combout ))))

	.dataa(\instaRam|Equal30~0_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|WideOr10~1_combout ),
	.datad(\instaRam|Equal59~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~3 .lut_mask = 16'h0070;
defparam \instaRam|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
fiftyfivenm_lcell_comb \instaRam|Equal65~1 (
// Equation(s):
// \instaRam|Equal65~1_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|address [1] & (\instaRam|Equal1~4_combout  & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal65~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal65~1 .lut_mask = 16'h2000;
defparam \instaRam|Equal65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
fiftyfivenm_lcell_comb \instaRam|Equal29~0 (
// Equation(s):
// \instaRam|Equal29~0_combout  = (\instaRam|Equal0~3_combout  & (\instaRam|Equal1~4_combout  & !\instaRam|address [1]))

	.dataa(gnd),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal29~0 .lut_mask = 16'h00C0;
defparam \instaRam|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
fiftyfivenm_lcell_comb \instaRam|WideOr0~15 (
// Equation(s):
// \instaRam|WideOr0~15_combout  = (!\instaRam|Equal65~1_combout  & (((!\instaRam|Equal29~0_combout ) # (!\instaRam|address [6])) # (!\instaRam|address [5])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal65~1_combout ),
	.datad(\instaRam|Equal29~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~15 .lut_mask = 16'h070F;
defparam \instaRam|WideOr0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
fiftyfivenm_lcell_comb \instaRam|WideOr7~4 (
// Equation(s):
// \instaRam|WideOr7~4_combout  = (\instaRam|WideOr7~3_combout  & (\instaRam|WideOr0~15_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal22~0_combout ))))

	.dataa(\instaRam|Equal22~0_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|WideOr7~3_combout ),
	.datad(\instaRam|WideOr0~15_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~4 .lut_mask = 16'h7000;
defparam \instaRam|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
fiftyfivenm_lcell_comb \instaRam|Equal123~0 (
// Equation(s):
// \instaRam|Equal123~0_combout  = (\instaRam|address [5] & (\instaRam|address [6] & (\instaRam|address [4] & \instaRam|address [3])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal123~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal123~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
fiftyfivenm_lcell_comb \instaRam|WideOr4~1 (
// Equation(s):
// \instaRam|WideOr4~1_combout  = (\instaRam|Equal129~3_combout  & (!\instaRam|Equal1~6_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal123~0_combout )))) # (!\instaRam|Equal129~3_combout  & (((!\instaRam|Equal12~0_combout )) # 
// (!\instaRam|Equal123~0_combout )))

	.dataa(\instaRam|Equal129~3_combout ),
	.datab(\instaRam|Equal123~0_combout ),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~1 .lut_mask = 16'h153F;
defparam \instaRam|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
fiftyfivenm_lcell_comb \instaRam|Equal68~0 (
// Equation(s):
// \instaRam|Equal68~0_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|address [7] & (\instaRam|Equal0~1_combout  & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal0~1_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal68~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal68~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~30 (
// Equation(s):
// \instaRam|WideNor0~30_combout  = (!\instaRam|Equal68~0_combout  & (((!\instaRam|Equal129~3_combout ) # (!\instaRam|Equal9~1_combout )) # (!\instaRam|address [2])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal68~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~30_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~30 .lut_mask = 16'h007F;
defparam \instaRam|WideNor0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~29 (
// Equation(s):
// \instaRam|WideNor0~29_combout  = (\instaRam|WideOr10~3_combout  & ((\instaRam|address [2]) # ((!\instaRam|Equal105~0_combout ) # (!\instaRam|Equal3~1_combout ))))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal3~1_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|WideOr10~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~29_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~29 .lut_mask = 16'hBF00;
defparam \instaRam|WideNor0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~31 (
// Equation(s):
// \instaRam|WideNor0~31_combout  = (\instaRam|WideOr4~1_combout  & (\instaRam|WideNor0~30_combout  & (\instaRam|WideOr13~4_combout  & \instaRam|WideNor0~29_combout )))

	.dataa(\instaRam|WideOr4~1_combout ),
	.datab(\instaRam|WideNor0~30_combout ),
	.datac(\instaRam|WideOr13~4_combout ),
	.datad(\instaRam|WideNor0~29_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~31_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~31 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
fiftyfivenm_lcell_comb \instaRam|WideOr8~3 (
// Equation(s):
// \instaRam|WideOr8~3_combout  = (\instaRam|Equal0~3_combout  & (!\instaRam|Equal132~0_combout  & ((!\instaRam|Equal164~0_combout ) # (!\instaRam|Equal41~1_combout )))) # (!\instaRam|Equal0~3_combout  & (((!\instaRam|Equal164~0_combout )) # 
// (!\instaRam|Equal41~1_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|Equal164~0_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~3 .lut_mask = 16'h153F;
defparam \instaRam|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
fiftyfivenm_lcell_comb \instaRam|Equal60~0 (
// Equation(s):
// \instaRam|Equal60~0_combout  = (\instaRam|address [5] & (!\instaRam|address [6] & (\instaRam|Equal0~0_combout  & \instaRam|Equal12~0_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal60~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal60~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
fiftyfivenm_lcell_comb \instaRam|WideOr1~1 (
// Equation(s):
// \instaRam|WideOr1~1_combout  = (!\instaRam|Equal27~0_combout  & (!\instaRam|Equal60~0_combout  & ((!\instaRam|Equal32~0_combout ) # (!\instaRam|Equal1~5_combout ))))

	.dataa(\instaRam|Equal27~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal32~0_combout ),
	.datad(\instaRam|Equal60~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~1 .lut_mask = 16'h0015;
defparam \instaRam|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
fiftyfivenm_lcell_comb \instaRam|WideOr8~4 (
// Equation(s):
// \instaRam|WideOr8~4_combout  = (\instaRam|WideOr8~3_combout  & (\instaRam|WideOr1~1_combout  & ((!\instaRam|Equal130~2_combout ) # (!\instaRam|Equal149~0_combout ))))

	.dataa(\instaRam|Equal149~0_combout ),
	.datab(\instaRam|Equal130~2_combout ),
	.datac(\instaRam|WideOr8~3_combout ),
	.datad(\instaRam|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~4 .lut_mask = 16'h7000;
defparam \instaRam|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
fiftyfivenm_lcell_comb \instaRam|WideOr5~3 (
// Equation(s):
// \instaRam|WideOr5~3_combout  = (!\instaRam|Equal143~0_combout  & (!\instaRam|Equal52~0_combout  & ((!\instaRam|Equal13~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal143~0_combout ),
	.datac(\instaRam|Equal13~0_combout ),
	.datad(\instaRam|Equal52~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~3 .lut_mask = 16'h0013;
defparam \instaRam|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
fiftyfivenm_lcell_comb \instaRam|Equal33~1 (
// Equation(s):
// \instaRam|Equal33~1_combout  = (\instaRam|address [5] & (!\instaRam|address [6] & (!\instaRam|address [3] & !\instaRam|address [4])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~1 .lut_mask = 16'h0002;
defparam \instaRam|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
fiftyfivenm_lcell_comb \instaRam|WideOr8~5 (
// Equation(s):
// \instaRam|WideOr8~5_combout  = (\instaRam|Equal33~1_combout  & (!\instaRam|Equal9~2_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal25~0_combout )))) # (!\instaRam|Equal33~1_combout  & (((!\instaRam|Equal12~0_combout )) # 
// (!\instaRam|Equal25~0_combout )))

	.dataa(\instaRam|Equal33~1_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal9~2_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~5 .lut_mask = 16'h135F;
defparam \instaRam|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
fiftyfivenm_lcell_comb \instaRam|WideOr0~11 (
// Equation(s):
// \instaRam|WideOr0~11_combout  = (\instaRam|WideOr8~5_combout  & (((!\instaRam|Equal10~2_combout ) # (!\instaRam|Equal1~5_combout )) # (!\instaRam|address [4])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal10~2_combout ),
	.datad(\instaRam|WideOr8~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~11 .lut_mask = 16'h7F00;
defparam \instaRam|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
fiftyfivenm_lcell_comb \instaRam|WideOr5~4 (
// Equation(s):
// \instaRam|WideOr5~4_combout  = (\instaRam|WideOr5~3_combout  & (\instaRam|WideOr0~11_combout  & ((!\instaRam|Equal73~0_combout ) # (!\instaRam|Equal9~2_combout ))))

	.dataa(\instaRam|Equal9~2_combout ),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|WideOr5~3_combout ),
	.datad(\instaRam|WideOr0~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~4 .lut_mask = 16'h7000;
defparam \instaRam|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
fiftyfivenm_lcell_comb \instaRam|WideOr5~7 (
// Equation(s):
// \instaRam|WideOr5~7_combout  = (!\instaRam|Equal151~2_combout  & (\instaRam|WideOr5~6_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal129~3_combout ))))

	.dataa(\instaRam|Equal129~3_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|Equal151~2_combout ),
	.datad(\instaRam|WideOr5~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~7 .lut_mask = 16'h0700;
defparam \instaRam|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
fiftyfivenm_lcell_comb \instaRam|WideOr5~8 (
// Equation(s):
// \instaRam|WideOr5~8_combout  = (\instaRam|WideOr8~4_combout  & (!\instaRam|Equal173~0_combout  & (\instaRam|WideOr5~4_combout  & \instaRam|WideOr5~7_combout )))

	.dataa(\instaRam|WideOr8~4_combout ),
	.datab(\instaRam|Equal173~0_combout ),
	.datac(\instaRam|WideOr5~4_combout ),
	.datad(\instaRam|WideOr5~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~8 .lut_mask = 16'h2000;
defparam \instaRam|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~32 (
// Equation(s):
// \instaRam|WideNor0~32_combout  = (\instaRam|WideOr7~4_combout  & (\instaRam|WideNor0~28_combout  & (\instaRam|WideNor0~31_combout  & \instaRam|WideOr5~8_combout )))

	.dataa(\instaRam|WideOr7~4_combout ),
	.datab(\instaRam|WideNor0~28_combout ),
	.datac(\instaRam|WideNor0~31_combout ),
	.datad(\instaRam|WideOr5~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~32_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~32 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
fiftyfivenm_lcell_comb \instaRam|WideNor0~40 (
// Equation(s):
// \instaRam|WideNor0~40_combout  = (\instaRam|WideNor0~39_combout  & (\instaRam|WideOr5~9_combout  & (\instaRam|WideOr0~4_combout  & \instaRam|WideNor0~32_combout )))

	.dataa(\instaRam|WideNor0~39_combout ),
	.datab(\instaRam|WideOr5~9_combout ),
	.datac(\instaRam|WideOr0~4_combout ),
	.datad(\instaRam|WideNor0~32_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~40_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~40 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
fiftyfivenm_lcell_comb \instaRam|Equal123~1 (
// Equation(s):
// \instaRam|Equal123~1_combout  = (\instaRam|Equal1~4_combout  & (!\instaRam|address [2] & (\instaRam|Equal123~0_combout  & \instaRam|address [1])))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal123~0_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal123~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal123~1 .lut_mask = 16'h2000;
defparam \instaRam|Equal123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
fiftyfivenm_lcell_comb \instaRam|WideOr8~6 (
// Equation(s):
// \instaRam|WideOr8~6_combout  = (!\instaRam|Equal123~1_combout  & (((!\instaRam|Equal130~2_combout  & !\instaRam|Equal131~0_combout )) # (!\instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal130~2_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal131~0_combout ),
	.datad(\instaRam|Equal123~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~6 .lut_mask = 16'h0037;
defparam \instaRam|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
fiftyfivenm_lcell_comb \instaRam|WideOr9~3 (
// Equation(s):
// \instaRam|WideOr9~3_combout  = ((\instaRam|Equal97~1_combout ) # ((!\instaRam|WideOr6~13_combout ) # (!\instaRam|WideOr9~2_combout ))) # (!\instaRam|WideOr8~6_combout )

	.dataa(\instaRam|WideOr8~6_combout ),
	.datab(\instaRam|Equal97~1_combout ),
	.datac(\instaRam|WideOr9~2_combout ),
	.datad(\instaRam|WideOr6~13_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~3 .lut_mask = 16'hDFFF;
defparam \instaRam|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
fiftyfivenm_lcell_comb \instaRam|WideOr9~5 (
// Equation(s):
// \instaRam|WideOr9~5_combout  = (\instaRam|Equal118~0_combout ) # ((\instaRam|Equal174~0_combout ) # ((\instaRam|WideOr9~3_combout ) # (!\instaRam|WideOr6~17_combout )))

	.dataa(\instaRam|Equal118~0_combout ),
	.datab(\instaRam|Equal174~0_combout ),
	.datac(\instaRam|WideOr9~3_combout ),
	.datad(\instaRam|WideOr6~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~5 .lut_mask = 16'hFEFF;
defparam \instaRam|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[6]~30 (
// Equation(s):
// \Data_to_SRAM[6]~30_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [6])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr9~5_combout ) # (!\instaRam|WideNor0~40_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [6]),
	.datac(\instaRam|WideNor0~40_combout ),
	.datad(\instaRam|WideOr9~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[6]~30 .lut_mask = 16'hDD8D;
defparam \Data_to_SRAM[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
fiftyfivenm_lcell_comb \instaRam|WideOr7~13 (
// Equation(s):
// \instaRam|WideOr7~13_combout  = (!\instaRam|Equal97~1_combout  & (((\instaRam|address [5]) # (!\instaRam|address [6])) # (!\instaRam|Equal31~0_combout )))

	.dataa(\instaRam|Equal31~0_combout ),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal97~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~13 .lut_mask = 16'h00DF;
defparam \instaRam|WideOr7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
fiftyfivenm_lcell_comb \instaRam|WideOr7~5 (
// Equation(s):
// \instaRam|WideOr7~5_combout  = ((\instaRam|address [2] & (!\instaRam|Equal129~3_combout )) # (!\instaRam|address [2] & ((!\instaRam|Equal131~0_combout )))) # (!\instaRam|Equal9~1_combout )

	.dataa(\instaRam|Equal9~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal131~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~5 .lut_mask = 16'h5D7F;
defparam \instaRam|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
fiftyfivenm_lcell_comb \instaRam|WideOr9~4 (
// Equation(s):
// \instaRam|WideOr9~4_combout  = (!\instaRam|Equal118~0_combout  & (!\instaRam|Equal174~0_combout  & \instaRam|WideOr6~17_combout ))

	.dataa(\instaRam|Equal118~0_combout ),
	.datab(\instaRam|Equal174~0_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr6~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~4 .lut_mask = 16'h1100;
defparam \instaRam|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
fiftyfivenm_lcell_comb \instaRam|WideOr7~6 (
// Equation(s):
// \instaRam|WideOr7~6_combout  = (\instaRam|WideOr7~5_combout  & (\instaRam|WideOr9~4_combout  & \instaRam|WideOr10~11_combout ))

	.dataa(gnd),
	.datab(\instaRam|WideOr7~5_combout ),
	.datac(\instaRam|WideOr9~4_combout ),
	.datad(\instaRam|WideOr10~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~6 .lut_mask = 16'hC000;
defparam \instaRam|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
fiftyfivenm_lcell_comb \instaRam|WideOr7~7 (
// Equation(s):
// \instaRam|WideOr7~7_combout  = (!\instaRam|Equal52~0_combout  & (!\instaRam|Equal163~0_combout  & (\instaRam|WideOr14~4_combout  & \instaRam|WideOr13~4_combout )))

	.dataa(\instaRam|Equal52~0_combout ),
	.datab(\instaRam|Equal163~0_combout ),
	.datac(\instaRam|WideOr14~4_combout ),
	.datad(\instaRam|WideOr13~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~7 .lut_mask = 16'h1000;
defparam \instaRam|WideOr7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
fiftyfivenm_lcell_comb \instaRam|WideOr7~8 (
// Equation(s):
// \instaRam|WideOr7~8_combout  = (\instaRam|WideOr7~13_combout  & (\instaRam|WideOr0~3_combout  & (\instaRam|WideOr7~6_combout  & \instaRam|WideOr7~7_combout )))

	.dataa(\instaRam|WideOr7~13_combout ),
	.datab(\instaRam|WideOr0~3_combout ),
	.datac(\instaRam|WideOr7~6_combout ),
	.datad(\instaRam|WideOr7~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~8 .lut_mask = 16'h8000;
defparam \instaRam|WideOr7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
fiftyfivenm_lcell_comb \instaRam|Equal74~2 (
// Equation(s):
// \instaRam|Equal74~2_combout  = (!\instaRam|address [5] & (!\instaRam|address [4] & (\instaRam|Equal10~2_combout  & \instaRam|address [6])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal10~2_combout ),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal74~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal74~2 .lut_mask = 16'h1000;
defparam \instaRam|Equal74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~4 (
// Equation(s):
// \instaRam|WideNor0~4_combout  = (\instaRam|WideOr9~2_combout  & (((!\instaRam|Equal13~0_combout ) # (!\instaRam|Equal17~4_combout )) # (!\instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|WideOr9~2_combout ),
	.datad(\instaRam|Equal13~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~4 .lut_mask = 16'h70F0;
defparam \instaRam|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~0 (
// Equation(s):
// \instaRam|WideOr8~0_combout  = (!\instaRam|Equal78~0_combout  & (!\instaRam|Equal74~2_combout  & (\instaRam|WideOr4~1_combout  & \instaRam|WideNor0~4_combout )))

	.dataa(\instaRam|Equal78~0_combout ),
	.datab(\instaRam|Equal74~2_combout ),
	.datac(\instaRam|WideOr4~1_combout ),
	.datad(\instaRam|WideNor0~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~0 .lut_mask = 16'h1000;
defparam \instaRam|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
fiftyfivenm_lcell_comb \instaRam|WideNor0~24 (
// Equation(s):
// \instaRam|WideNor0~24_combout  = (\instaRam|Equal0~2_combout  & (!\instaRam|Equal18~0_combout  & ((!\instaRam|Equal1~5_combout ) # (!\instaRam|Equal29~0_combout )))) # (!\instaRam|Equal0~2_combout  & (((!\instaRam|Equal1~5_combout )) # 
// (!\instaRam|Equal29~0_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal29~0_combout ),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal18~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~24_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~24 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~7 (
// Equation(s):
// \instaRam|WideOr8~7_combout  = (((!\instaRam|WideOr8~6_combout ) # (!\instaRam|WideOr8~1_combout )) # (!\instaRam|WideOr8~5_combout )) # (!\instaRam|WideNor0~24_combout )

	.dataa(\instaRam|WideNor0~24_combout ),
	.datab(\instaRam|WideOr8~5_combout ),
	.datac(\instaRam|WideOr8~1_combout ),
	.datad(\instaRam|WideOr8~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~7 .lut_mask = 16'h7FFF;
defparam \instaRam|WideOr8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~8 (
// Equation(s):
// \instaRam|WideOr8~8_combout  = (\instaRam|WideOr8~7_combout ) # ((\instaRam|Equal1~4_combout  & (\instaRam|Equal73~0_combout  & \instaRam|address [1])))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|WideOr8~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~8 .lut_mask = 16'hFF80;
defparam \instaRam|WideOr8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
fiftyfivenm_lcell_comb \instaRam|WideOr8~2 (
// Equation(s):
// \instaRam|WideOr8~2_combout  = (\instaRam|WideOr10~0_combout  & (\instaRam|WideOr14~3_combout  & ((!\instaRam|Equal131~0_combout ) # (!\instaRam|Equal0~3_combout ))))

	.dataa(\instaRam|WideOr10~0_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal131~0_combout ),
	.datad(\instaRam|WideOr14~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~2 .lut_mask = 16'h2A00;
defparam \instaRam|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
fiftyfivenm_lcell_comb \instaRam|WideOr8~9 (
// Equation(s):
// \instaRam|WideOr8~9_combout  = (\instaRam|WideOr8~8_combout ) # (((\instaRam|Equal138~0_combout  & \instaRam|Equal17~4_combout )) # (!\instaRam|WideOr8~2_combout ))

	.dataa(\instaRam|Equal138~0_combout ),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|WideOr8~8_combout ),
	.datad(\instaRam|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~9 .lut_mask = 16'hF8FF;
defparam \instaRam|WideOr8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~10 (
// Equation(s):
// \instaRam|WideOr8~10_combout  = ((\instaRam|WideOr8~9_combout ) # (!\instaRam|WideOr8~0_combout )) # (!\instaRam|WideOr8~4_combout )

	.dataa(\instaRam|WideOr8~4_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr8~0_combout ),
	.datad(\instaRam|WideOr8~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~10 .lut_mask = 16'hFF5F;
defparam \instaRam|WideOr8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[7]~31 (
// Equation(s):
// \Data_to_SRAM[7]~31_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [7])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr8~10_combout ) # (!\instaRam|WideOr7~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [7]),
	.datac(\instaRam|WideOr7~8_combout ),
	.datad(\instaRam|WideOr8~10_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[7]~31 .lut_mask = 16'hDD8D;
defparam \Data_to_SRAM[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
fiftyfivenm_lcell_comb \instaRam|Equal94~4 (
// Equation(s):
// \instaRam|Equal94~4_combout  = (\instaRam|address [6] & (\instaRam|Equal0~0_combout  & (\instaRam|Equal6~3_combout  & !\instaRam|address [5])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|Equal6~3_combout ),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal94~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal94~4 .lut_mask = 16'h0080;
defparam \instaRam|Equal94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~16 (
// Equation(s):
// \instaRam|WideNor0~16_combout  = (\instaRam|Equal1~6_combout  & (!\instaRam|Equal67~0_combout  & ((!\instaRam|Equal138~0_combout ) # (!\instaRam|Equal17~4_combout )))) # (!\instaRam|Equal1~6_combout  & (((!\instaRam|Equal138~0_combout )) # 
// (!\instaRam|Equal17~4_combout )))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|Equal138~0_combout ),
	.datad(\instaRam|Equal67~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~16_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~16 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~17 (
// Equation(s):
// \instaRam|WideNor0~17_combout  = (\instaRam|WideNor0~16_combout  & (((!\instaRam|Equal1~5_combout  & !\instaRam|Equal49~0_combout )) # (!\instaRam|Equal31~0_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|WideNor0~16_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~17_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~17 .lut_mask = 16'h10F0;
defparam \instaRam|WideNor0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~17 (
// Equation(s):
// \Data_to_SRAM[0]~17_combout  = (!\instaRam|Equal69~0_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal130~2_combout )))

	.dataa(\instaRam|Equal130~2_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal141~0_combout ),
	.datad(\instaRam|Equal69~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~17 .lut_mask = 16'h005F;
defparam \Data_to_SRAM[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
fiftyfivenm_lcell_comb \instaRam|WideOr6~18 (
// Equation(s):
// \instaRam|WideOr6~18_combout  = (\Data_to_SRAM[0]~17_combout  & (((!\instaRam|Equal31~0_combout  & !\instaRam|Equal18~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal31~0_combout ),
	.datac(\Data_to_SRAM[0]~17_combout ),
	.datad(\instaRam|Equal18~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~18_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~18 .lut_mask = 16'h5070;
defparam \instaRam|WideOr6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
fiftyfivenm_lcell_comb \instaRam|WideOr7~10 (
// Equation(s):
// \instaRam|WideOr7~10_combout  = (!\instaRam|Equal94~4_combout  & (\instaRam|WideNor0~17_combout  & (\instaRam|WideOr7~4_combout  & \instaRam|WideOr6~18_combout )))

	.dataa(\instaRam|Equal94~4_combout ),
	.datab(\instaRam|WideNor0~17_combout ),
	.datac(\instaRam|WideOr7~4_combout ),
	.datad(\instaRam|WideOr6~18_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~10 .lut_mask = 16'h4000;
defparam \instaRam|WideOr7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
fiftyfivenm_lcell_comb \instaRam|WideOr7~2 (
// Equation(s):
// \instaRam|WideOr7~2_combout  = (\instaRam|Equal1~5_combout  & (!\instaRam|Equal30~0_combout  & ((!\instaRam|Equal53~4_combout ) # (!\instaRam|Equal49~0_combout )))) # (!\instaRam|Equal1~5_combout  & (((!\instaRam|Equal53~4_combout )) # 
// (!\instaRam|Equal49~0_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|Equal30~0_combout ),
	.datad(\instaRam|Equal53~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~2 .lut_mask = 16'h135F;
defparam \instaRam|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
fiftyfivenm_lcell_comb \instaRam|WideOr7~9 (
// Equation(s):
// \instaRam|WideOr7~9_combout  = ((!\instaRam|address [2] & (\instaRam|Equal131~0_combout  & \instaRam|Equal17~4_combout ))) # (!\instaRam|WideOr7~2_combout )

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal131~0_combout ),
	.datac(\instaRam|WideOr7~2_combout ),
	.datad(\instaRam|Equal17~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~9 .lut_mask = 16'h4F0F;
defparam \instaRam|WideOr7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
fiftyfivenm_lcell_comb \instaRam|WideOr7~11 (
// Equation(s):
// \instaRam|WideOr7~11_combout  = (!\instaRam|Equal143~0_combout  & (!\instaRam|Equal151~2_combout  & ((!\instaRam|Equal11~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal143~0_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|Equal151~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~11 .lut_mask = 16'h0015;
defparam \instaRam|WideOr7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
fiftyfivenm_lcell_comb \instaRam|WideOr7~12 (
// Equation(s):
// \instaRam|WideOr7~12_combout  = ((\instaRam|WideOr7~9_combout ) # ((\instaRam|Equal122~2_combout ) # (!\instaRam|WideOr7~11_combout ))) # (!\instaRam|WideOr7~10_combout )

	.dataa(\instaRam|WideOr7~10_combout ),
	.datab(\instaRam|WideOr7~9_combout ),
	.datac(\instaRam|Equal122~2_combout ),
	.datad(\instaRam|WideOr7~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~12 .lut_mask = 16'hFDFF;
defparam \instaRam|WideOr7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[8]~32 (
// Equation(s):
// \Data_to_SRAM[8]~32_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [8])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr7~12_combout ) # (!\instaRam|WideOr7~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [8]),
	.datac(\instaRam|WideOr7~8_combout ),
	.datad(\instaRam|WideOr7~12_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[8]~32 .lut_mask = 16'hDD8D;
defparam \Data_to_SRAM[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\WE~0_combout ),
	.portare(\slc|state_controller|WideOr26~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Data_to_SRAM[8]~32_combout ,\Data_to_SRAM[7]~31_combout ,\Data_to_SRAM[6]~30_combout ,\Data_to_SRAM[5]~29_combout ,\Data_to_SRAM[4]~28_combout ,\Data_to_SRAM[3]~27_combout ,\Data_to_SRAM[2]~23_combout ,\Data_to_SRAM[1]~22_combout ,\Data_to_SRAM[0]~21_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~47 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~47_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & (\SW[7]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\SW[7]~input_o ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\slc|state_controller|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~47 .lut_mask = 16'h00B8;
defparam \slc|d0|MDR_Reg|Out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[8]~51 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[8]~51_combout  = (\slc|state_controller|State.S_23~q ) # (((!\button_sync[0]|q~q  & !\button_sync[1]|q~q )) # (!\slc|d0|MDR_Reg|Out[8]~30_combout ))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[8]~30_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8]~51 .lut_mask = 16'hABFF;
defparam \slc|d0|MDR_Reg|Out[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \slc|d0|MDR_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[7]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
fiftyfivenm_lcell_comb \slc|state_controller|WideOr31~4 (
// Equation(s):
// \slc|state_controller|WideOr31~4_combout  = (!\slc|state_controller|State.S_1~q  & (!\slc|state_controller|State.S_9~q  & !\slc|state_controller|State.S_5~q ))

	.dataa(\slc|state_controller|State.S_1~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_9~q ),
	.datad(\slc|state_controller|State.S_5~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr31~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr31~4 .lut_mask = 16'h0005;
defparam \slc|state_controller|WideOr31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
fiftyfivenm_lcell_comb \slc|state_controller|WideOr31 (
// Equation(s):
// \slc|state_controller|WideOr31~combout  = (\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_12~q ) # (!\slc|state_controller|WideOr31~4_combout ))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr31~4_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr31~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr31 .lut_mask = 16'hEEFF;
defparam \slc|state_controller|WideOr31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[7]~28 (
// Equation(s):
// \slc|d0|IR_Reg|Out[7]~28_combout  = (\slc|state_controller|State.S_35~q ) # ((!\button_sync[1]|q~q  & !\button_sync[0]|q~q ))

	.dataa(\slc|state_controller|State.S_35~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[7]~28 .lut_mask = 16'hAABB;
defparam \slc|d0|IR_Reg|Out[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \slc|d0|IR_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
fiftyfivenm_lcell_comb \slc|state_controller|SR2MUX~0 (
// Equation(s):
// \slc|state_controller|SR2MUX~0_combout  = (\slc|d0|IR_Reg|Out [5] & ((\slc|state_controller|State.S_1~q ) # ((\slc|state_controller|State.S_9~q ) # (\slc|state_controller|State.S_5~q ))))

	.dataa(\slc|state_controller|State.S_1~q ),
	.datab(\slc|state_controller|State.S_9~q ),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|state_controller|State.S_5~q ),
	.cin(gnd),
	.combout(\slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|SR2MUX~0 .lut_mask = 16'hF0E0;
defparam \slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~20 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~20_combout  = (\slc|d0|IR_Reg|Out [4] & \slc|state_controller|SR2MUX~0_combout )

	.dataa(gnd),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(gnd),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~20 .lut_mask = 16'hCC00;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \slc|d0|IR_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~59 (
// Equation(s):
// \slc|state_controller|State~59_combout  = (\slc|state_controller|State.S_04~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~59 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[12]~16 (
// Equation(s):
// \slc|d0|PC_Reg|Out[12]~16_combout  = (!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[12]~16 .lut_mask = 16'h000F;
defparam \slc|d0|PC_Reg|Out[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \slc|state_controller|WideOr34 (
// Equation(s):
// \slc|state_controller|WideOr34~combout  = (\slc|state_controller|State.S_06~q ) # ((\slc|state_controller|State.S_07~q ) # (\slc|state_controller|State.S_21~q ))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr34~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr34 .lut_mask = 16'hFFFA;
defparam \slc|state_controller|WideOr34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~69 (
// Equation(s):
// \slc|d0|Add0~69_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|IR_Reg|Out [5] & \slc|state_controller|WideOr34~combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|IR_Reg|Out [7]))

	.dataa(\slc|d0|IR_Reg|Out [7]),
	.datab(\slc|d0|IR_Reg|Out [5]),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|state_controller|WideOr34~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~69 .lut_mask = 16'hCA0A;
defparam \slc|d0|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \slc|d0|IR_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[10]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[10]~feeder_combout  = \slc|d0|MDR_Reg|Out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[10]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
fiftyfivenm_lcell_comb \instaRam|WideOr5~10 (
// Equation(s):
// \instaRam|WideOr5~10_combout  = (\instaRam|WideOr5~0_combout  & ((!\instaRam|Equal169~0_combout ) # (!\instaRam|address [1])))

	.dataa(\instaRam|address [1]),
	.datab(gnd),
	.datac(\instaRam|WideOr5~0_combout ),
	.datad(\instaRam|Equal169~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~10 .lut_mask = 16'h50F0;
defparam \instaRam|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
fiftyfivenm_lcell_comb \instaRam|WideOr5~11 (
// Equation(s):
// \instaRam|WideOr5~11_combout  = (!\instaRam|Equal10~3_combout  & (((!\instaRam|Equal1~5_combout ) # (!\instaRam|Equal9~2_combout )) # (!\instaRam|Equal17~4_combout )))

	.dataa(\instaRam|Equal17~4_combout ),
	.datab(\instaRam|Equal9~2_combout ),
	.datac(\instaRam|Equal1~5_combout ),
	.datad(\instaRam|Equal10~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~11 .lut_mask = 16'h007F;
defparam \instaRam|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
fiftyfivenm_lcell_comb \instaRam|WideOr5~12 (
// Equation(s):
// \instaRam|WideOr5~12_combout  = (((\instaRam|Equal105~0_combout  & \instaRam|Equal16~0_combout )) # (!\instaRam|WideOr5~11_combout )) # (!\instaRam|WideOr5~10_combout )

	.dataa(\instaRam|WideOr5~10_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal16~0_combout ),
	.datad(\instaRam|WideOr5~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~12 .lut_mask = 16'hD5FF;
defparam \instaRam|WideOr5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
fiftyfivenm_lcell_comb \instaRam|WideOr5~13 (
// Equation(s):
// \instaRam|WideOr5~13_combout  = ((\instaRam|WideOr5~12_combout ) # ((\instaRam|Equal93~0_combout ) # (!\instaRam|WideOr5~9_combout ))) # (!\instaRam|WideOr5~1_combout )

	.dataa(\instaRam|WideOr5~1_combout ),
	.datab(\instaRam|WideOr5~12_combout ),
	.datac(\instaRam|Equal93~0_combout ),
	.datad(\instaRam|WideOr5~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~13 .lut_mask = 16'hFDFF;
defparam \instaRam|WideOr5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~20 (
// Equation(s):
// \instaRam|WideNor0~20_combout  = (!\instaRam|Equal168~0_combout  & (((!\instaRam|Equal9~2_combout ) # (!\instaRam|Equal0~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|Equal168~0_combout ),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~20_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~20 .lut_mask = 16'h070F;
defparam \instaRam|WideNor0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
fiftyfivenm_lcell_comb \instaRam|Equal165~1 (
// Equation(s):
// \instaRam|Equal165~1_combout  = (\instaRam|Equal165~0_combout  & (!\instaRam|address [0] & (\instaRam|Equal129~2_combout  & !\instaRam|address [1])))

	.dataa(\instaRam|Equal165~0_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal129~2_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal165~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal165~1 .lut_mask = 16'h0020;
defparam \instaRam|Equal165~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~14 (
// Equation(s):
// \Data_to_SRAM[12]~14_combout  = (!\instaRam|Equal128~0_combout  & (!\instaRam|Equal165~1_combout  & ((!\instaRam|Equal29~0_combout ) # (!\instaRam|Equal49~0_combout ))))

	.dataa(\instaRam|Equal49~0_combout ),
	.datab(\instaRam|Equal29~0_combout ),
	.datac(\instaRam|Equal128~0_combout ),
	.datad(\instaRam|Equal165~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~14 .lut_mask = 16'h0007;
defparam \Data_to_SRAM[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~22 (
// Equation(s):
// \instaRam|WideNor0~22_combout  = (\Data_to_SRAM[12]~14_combout  & (((!\instaRam|Equal130~2_combout  & !\instaRam|Equal132~0_combout )) # (!\instaRam|Equal141~0_combout )))

	.dataa(\instaRam|Equal130~2_combout ),
	.datab(\instaRam|Equal141~0_combout ),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\Data_to_SRAM[12]~14_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~22_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~22 .lut_mask = 16'h3700;
defparam \instaRam|WideNor0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~21 (
// Equation(s):
// \instaRam|WideNor0~21_combout  = (!\instaRam|Equal72~0_combout  & (!\instaRam|Equal35~0_combout  & ((!\instaRam|Equal15~0_combout ) # (!\instaRam|Equal41~0_combout ))))

	.dataa(\instaRam|Equal72~0_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\instaRam|Equal15~0_combout ),
	.datad(\instaRam|Equal35~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~21_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~21 .lut_mask = 16'h0015;
defparam \instaRam|WideNor0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
fiftyfivenm_lcell_comb \instaRam|WideNor0~23 (
// Equation(s):
// \instaRam|WideNor0~23_combout  = (\instaRam|WideNor0~20_combout  & (\instaRam|WideNor0~22_combout  & (\instaRam|WideNor0~21_combout  & \instaRam|WideOr8~2_combout )))

	.dataa(\instaRam|WideNor0~20_combout ),
	.datab(\instaRam|WideNor0~22_combout ),
	.datac(\instaRam|WideNor0~21_combout ),
	.datad(\instaRam|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~23_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~23 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
fiftyfivenm_lcell_comb \instaRam|WideOr5 (
// Equation(s):
// \instaRam|WideOr5~combout  = ((\instaRam|WideOr5~13_combout ) # ((!\instaRam|WideOr5~8_combout ) # (!\instaRam|WideNor0~23_combout ))) # (!\instaRam|WideOr5~2_combout )

	.dataa(\instaRam|WideOr5~2_combout ),
	.datab(\instaRam|WideOr5~13_combout ),
	.datac(\instaRam|WideNor0~23_combout ),
	.datad(\instaRam|WideOr5~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5 .lut_mask = 16'hDFFF;
defparam \instaRam|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~34 (
// Equation(s):
// \Data_to_SRAM[10]~34_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [10])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr5~combout )))

	.dataa(gnd),
	.datab(\slc|d0|MDR_Reg|Out [10]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr5~combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~34 .lut_mask = 16'hCFC0;
defparam \Data_to_SRAM[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|SR1_Mult|Out_Mux[1]~1 (
// Equation(s):
// \slc|d0|SR1_Mult|Out_Mux[1]~1_combout  = (\slc|state_controller|State.S_23~q  & (((\slc|d0|IR_Reg|Out [10])))) # (!\slc|state_controller|State.S_23~q  & ((\slc|state_controller|State.S_9~q  & ((\slc|d0|IR_Reg|Out [10]))) # 
// (!\slc|state_controller|State.S_9~q  & (\slc|d0|IR_Reg|Out [7]))))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|d0|IR_Reg|Out [7]),
	.datac(\slc|state_controller|State.S_9~q ),
	.datad(\slc|d0|IR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1_Mult|Out_Mux[1]~1 .lut_mask = 16'hFE04;
defparam \slc|d0|SR1_Mult|Out_Mux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~6 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~6_combout  = (\slc|state_controller|State.S_5~q ) # (\slc|state_controller|State.S_9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_5~q ),
	.datad(\slc|state_controller|State.S_9~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~6 .lut_mask = 16'hFFF0;
defparam \slc|d0|Register_File|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out~6 (
// Equation(s):
// \slc|d0|MAR_Reg|Out~6_combout  = (\slc|d0|MDR_Reg|Out[11]~11_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out~6 .lut_mask = 16'hFA00;
defparam \slc|d0|MAR_Reg|Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[11]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[11]~feeder_combout  = \slc|d0|MAR_Reg|Out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MAR_Reg|Out~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[11]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|IR_Reg|Out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \slc|d0|IR_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~67 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~67_combout  = (!\slc|d0|IR_Reg|Out [11] & ((\slc|state_controller|State.S_27~q ) # ((\slc|d0|Register_File|Decoder0~6_combout ) # (\slc|state_controller|State.S_1~q ))))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|d0|Register_File|Decoder0~6_combout ),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|state_controller|State.S_1~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~67 .lut_mask = 16'h0F0E;
defparam \slc|d0|Register_File|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \slc|d0|IR_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~135 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~135_combout  = (\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~135_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~135 .lut_mask = 16'h0080;
defparam \slc|d0|Register_File|Decoder0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \slc|d0|Register_File|registers[3][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~132 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~132_combout  = (\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (!\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~132_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~132 .lut_mask = 16'h0008;
defparam \slc|d0|Register_File|Decoder0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N31
dffeas \slc|d0|Register_File|registers[2][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~134 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~134_combout  = (!\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (!\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~134_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~134 .lut_mask = 16'h0004;
defparam \slc|d0|Register_File|Decoder0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \slc|d0|Register_File|registers[0][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][11]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][11]~feeder_combout  = \slc|d0|MDR_Reg|Out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][11]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~133 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~133_combout  = (!\slc|d0|IR_Reg|Out [10] & (\slc|d0|Register_File|Decoder0~67_combout  & (\slc|d0|IR_Reg|Out [9] & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Decoder0~67_combout ),
	.datac(\slc|d0|IR_Reg|Out [9]),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~133_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~133 .lut_mask = 16'h0040;
defparam \slc|d0|Register_File|Decoder0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N21
dffeas \slc|d0|Register_File|registers[1][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \slc|d0|IR_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|SR1_Mult|Out_Mux[0]~0 (
// Equation(s):
// \slc|d0|SR1_Mult|Out_Mux[0]~0_combout  = (\slc|state_controller|State.S_23~q  & (((\slc|d0|IR_Reg|Out [9])))) # (!\slc|state_controller|State.S_23~q  & ((\slc|state_controller|State.S_9~q  & ((\slc|d0|IR_Reg|Out [9]))) # 
// (!\slc|state_controller|State.S_9~q  & (\slc|d0|IR_Reg|Out [6]))))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|d0|IR_Reg|Out [6]),
	.datac(\slc|state_controller|State.S_9~q ),
	.datad(\slc|d0|IR_Reg|Out [9]),
	.cin(gnd),
	.combout(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1_Mult|Out_Mux[0]~0 .lut_mask = 16'hFE04;
defparam \slc|d0|SR1_Mult|Out_Mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~2 (
// Equation(s):
// \slc|d0|Register_File|Mux4~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][11]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][11]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][11]~q ),
	.datab(\slc|d0|Register_File|registers[1][11]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~2 .lut_mask = 16'hFC0A;
defparam \slc|d0|Register_File|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~3 (
// Equation(s):
// \slc|d0|Register_File|Mux4~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux4~2_combout  & (\slc|d0|Register_File|registers[3][11]~q )) # (!\slc|d0|Register_File|Mux4~2_combout  & ((\slc|d0|Register_File|registers[2][11]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux4~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[3][11]~q ),
	.datac(\slc|d0|Register_File|registers[2][11]~q ),
	.datad(\slc|d0|Register_File|Mux4~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[7][11]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[7][11]~feeder_combout  = \slc|d0|MDR_Reg|Out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][11]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~3 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~3_combout  = (\slc|d0|IR_Reg|Out [11] & ((\slc|state_controller|State.S_27~q ) # ((\slc|d0|Register_File|Decoder0~6_combout ) # (\slc|state_controller|State.S_1~q ))))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|d0|Register_File|Decoder0~6_combout ),
	.datac(\slc|d0|IR_Reg|Out [11]),
	.datad(\slc|state_controller|State.S_1~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~3 .lut_mask = 16'hF0E0;
defparam \slc|d0|Register_File|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~131 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~131_combout  = (\slc|state_controller|State.S_04~q ) # ((\slc|d0|IR_Reg|Out [10] & (\slc|d0|IR_Reg|Out [9] & \slc|d0|Register_File|Decoder0~3_combout )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|d0|Register_File|Decoder0~3_combout ),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~131_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~131 .lut_mask = 16'hFF80;
defparam \slc|d0|Register_File|Decoder0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \slc|d0|Register_File|registers[7][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[5][11]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[5][11]~feeder_combout  = \slc|d0|MDR_Reg|Out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][11]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \slc|d0|Register_File|registers[5][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~130 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~130_combout  = (!\slc|d0|IR_Reg|Out [10] & (!\slc|d0|IR_Reg|Out [9] & (\slc|d0|Register_File|Decoder0~3_combout  & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|d0|Register_File|Decoder0~3_combout ),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~130_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~130 .lut_mask = 16'h0010;
defparam \slc|d0|Register_File|Decoder0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \slc|d0|Register_File|registers[4][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~129 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~129_combout  = (\slc|d0|IR_Reg|Out [10] & (!\slc|d0|IR_Reg|Out [9] & (\slc|d0|Register_File|Decoder0~3_combout  & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|d0|Register_File|Decoder0~3_combout ),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~129_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~129 .lut_mask = 16'h0020;
defparam \slc|d0|Register_File|Decoder0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N1
dffeas \slc|d0|Register_File|registers[6][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][11] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~0 (
// Equation(s):
// \slc|d0|Register_File|Mux4~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][11]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][11]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][11]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][11]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~1 (
// Equation(s):
// \slc|d0|Register_File|Mux4~1_combout  = (\slc|d0|Register_File|Mux4~0_combout  & ((\slc|d0|Register_File|registers[7][11]~q ) # ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|Register_File|Mux4~0_combout  & 
// (((\slc|d0|Register_File|registers[5][11]~q  & \slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][11]~q ),
	.datab(\slc|d0|Register_File|registers[5][11]~q ),
	.datac(\slc|d0|Register_File|Mux4~0_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~1 .lut_mask = 16'hACF0;
defparam \slc|d0|Register_File|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux4~4 (
// Equation(s):
// \slc|d0|Register_File|Mux4~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux4~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux4~3_combout ))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux4~3_combout ),
	.datad(\slc|d0|Register_File|Mux4~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux4~4 .lut_mask = 16'hFA50;
defparam \slc|d0|Register_File|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
fiftyfivenm_lcell_comb \slc|d0|Add1~35 (
// Equation(s):
// \slc|d0|Add1~35_combout  = (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr34~combout  & (\slc|d0|IR_Reg|Out [5])) # (!\slc|state_controller|WideOr34~combout  & ((\slc|d0|IR_Reg|Out [8])))))

	.dataa(\slc|d0|IR_Reg|Out [5]),
	.datab(\slc|d0|IR_Reg|Out [8]),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|state_controller|WideOr34~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~35 .lut_mask = 16'h0A0C;
defparam \slc|d0|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
fiftyfivenm_lcell_comb \slc|d0|Add1~42 (
// Equation(s):
// \slc|d0|Add1~42_combout  = (\slc|d0|Add1~35_combout ) # ((\slc|d0|PC_Reg|Out [11] & (!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|PC_Reg|Out [11]),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|d0|Add1~35_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~42 .lut_mask = 16'hFF02;
defparam \slc|d0|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
fiftyfivenm_lcell_comb \slc|d0|Add1~34 (
// Equation(s):
// \slc|d0|Add1~34_combout  = (\slc|d0|PC_Reg|Out [11] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|PC_Reg|Out [11]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~34 .lut_mask = 16'hAAA0;
defparam \slc|d0|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~92 (
// Equation(s):
// \slc|d0|Add0~92_combout  = (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr34~combout  & ((\slc|d0|IR_Reg|Out [10]))) # (!\slc|state_controller|WideOr34~combout  & (\slc|d0|IR_Reg|Out [8]))))

	.dataa(\slc|d0|IR_Reg|Out [8]),
	.datab(\slc|d0|IR_Reg|Out [10]),
	.datac(\slc|state_controller|WideOr34~combout ),
	.datad(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~92 .lut_mask = 16'h00CA;
defparam \slc|d0|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
fiftyfivenm_lcell_comb \slc|d0|Add1~41 (
// Equation(s):
// \slc|d0|Add1~41_combout  = (\slc|d0|Add0~92_combout ) # ((\slc|d0|PC_Reg|Out [10] & (!\slc|state_controller|State.S_21~q  & !\slc|state_controller|State.S_22~q )))

	.dataa(\slc|d0|PC_Reg|Out [10]),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|d0|Add0~92_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~41 .lut_mask = 16'hFF02;
defparam \slc|d0|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~84 (
// Equation(s):
// \slc|d0|Add0~84_combout  = (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr34~combout  & ((\slc|d0|IR_Reg|Out [9]))) # (!\slc|state_controller|WideOr34~combout  & (\slc|d0|IR_Reg|Out [8]))))

	.dataa(\slc|d0|IR_Reg|Out [8]),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|state_controller|WideOr34~combout ),
	.datad(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~84 .lut_mask = 16'h00CA;
defparam \slc|d0|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
fiftyfivenm_lcell_comb \slc|d0|Add1~40 (
// Equation(s):
// \slc|d0|Add1~40_combout  = (\slc|d0|Add0~84_combout ) # ((\slc|d0|PC_Reg|Out [9] & (!\slc|state_controller|State.S_21~q  & !\slc|state_controller|State.S_22~q )))

	.dataa(\slc|d0|PC_Reg|Out [9]),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|d0|Add0~84_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~40 .lut_mask = 16'hFF02;
defparam \slc|d0|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
fiftyfivenm_lcell_comb \slc|d0|Add1~30 (
// Equation(s):
// \slc|d0|Add1~30_combout  = (\slc|d0|PC_Reg|Out [8] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|d0|PC_Reg|Out [8]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~30 .lut_mask = 16'hCC88;
defparam \slc|d0|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
fiftyfivenm_lcell_comb \slc|d0|Add1~29 (
// Equation(s):
// \slc|d0|Add1~29_combout  = (\slc|state_controller|State.S_21~q  & (((\slc|d0|IR_Reg|Out [7])))) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & ((\slc|d0|IR_Reg|Out [7]))) # (!\slc|state_controller|State.S_22~q  & 
// (\slc|d0|PC_Reg|Out [7]))))

	.dataa(\slc|d0|PC_Reg|Out [7]),
	.datab(\slc|d0|IR_Reg|Out [7]),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~29 .lut_mask = 16'hCCCA;
defparam \slc|d0|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
fiftyfivenm_lcell_comb \slc|d0|Add1~26 (
// Equation(s):
// \slc|d0|Add1~26_combout  = (\slc|d0|PC_Reg|Out [6] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|d0|PC_Reg|Out [6]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~26 .lut_mask = 16'hCC88;
defparam \slc|d0|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
fiftyfivenm_lcell_comb \slc|d0|Add1~24 (
// Equation(s):
// \slc|d0|Add1~24_combout  = (\slc|d0|PC_Reg|Out [5] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|d0|PC_Reg|Out [5]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~24 .lut_mask = 16'hCC88;
defparam \slc|d0|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
fiftyfivenm_lcell_comb \slc|d0|Add1~22 (
// Equation(s):
// \slc|d0|Add1~22_combout  = (\slc|d0|PC_Reg|Out [4] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|d0|PC_Reg|Out [4]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~22 .lut_mask = 16'hCC88;
defparam \slc|d0|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[3]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[3]~feeder_combout  = \slc|d0|IR_Reg|Out~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|IR_Reg|Out~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[3]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|IR_Reg|Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \slc|d0|IR_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
fiftyfivenm_lcell_comb \slc|d0|Add1~21 (
// Equation(s):
// \slc|d0|Add1~21_combout  = (\slc|state_controller|State.S_21~q  & (\slc|d0|IR_Reg|Out [3])) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & (\slc|d0|IR_Reg|Out [3])) # (!\slc|state_controller|State.S_22~q  & 
// ((\slc|d0|PC_Reg|Out [3])))))

	.dataa(\slc|d0|IR_Reg|Out [3]),
	.datab(\slc|d0|PC_Reg|Out [3]),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~21 .lut_mask = 16'hAAAC;
defparam \slc|d0|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
fiftyfivenm_lcell_comb \slc|d0|Add1~19 (
// Equation(s):
// \slc|d0|Add1~19_combout  = (\slc|state_controller|State.S_21~q  & (((\slc|d0|IR_Reg|Out [2])))) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & ((\slc|d0|IR_Reg|Out [2]))) # (!\slc|state_controller|State.S_22~q  & 
// (\slc|d0|PC_Reg|Out [2]))))

	.dataa(\slc|d0|PC_Reg|Out [2]),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~19 .lut_mask = 16'hCCCA;
defparam \slc|d0|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N11
dffeas \slc|d0|IR_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
fiftyfivenm_lcell_comb \slc|d0|Add1~16 (
// Equation(s):
// \slc|d0|Add1~16_combout  = (\slc|d0|PC_Reg|Out [1] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|d0|PC_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~16 .lut_mask = 16'hFC00;
defparam \slc|d0|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \slc|d0|IR_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
fiftyfivenm_lcell_comb \slc|d0|Add1~15 (
// Equation(s):
// \slc|d0|Add1~15_combout  = (\slc|state_controller|State.S_21~q  & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & ((\slc|d0|IR_Reg|Out [0]))) # (!\slc|state_controller|State.S_22~q  & 
// (\slc|d0|PC_Reg|Out [0]))))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|d0|PC_Reg|Out [0]),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~15 .lut_mask = 16'hF0E4;
defparam \slc|d0|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[0]~17 (
// Equation(s):
// \slc|d0|PC_Reg|Out[0]~17_combout  = (\slc|d0|Add1~14_combout  & (\slc|d0|Add1~15_combout  $ (VCC))) # (!\slc|d0|Add1~14_combout  & (\slc|d0|Add1~15_combout  & VCC))
// \slc|d0|PC_Reg|Out[0]~18  = CARRY((\slc|d0|Add1~14_combout  & \slc|d0|Add1~15_combout ))

	.dataa(\slc|d0|Add1~14_combout ),
	.datab(\slc|d0|Add1~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[0]~17_combout ),
	.cout(\slc|d0|PC_Reg|Out[0]~18 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[0]~17 .lut_mask = 16'h6688;
defparam \slc|d0|PC_Reg|Out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[0]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[0]~feeder_combout  = \slc|d0|PC_Reg|Out[0]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[0]~17_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[12]~19 (
// Equation(s):
// \slc|d0|PC_Reg|Out[12]~19_combout  = (\Reset_ah~combout ) # ((\slc|state_controller|State.S_12~q ) # ((\slc|state_controller|State.S_18~q ) # (!\slc|d0|PC_Reg|Out[12]~16_combout )))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[12]~19 .lut_mask = 16'hFFEF;
defparam \slc|d0|PC_Reg|Out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \slc|d0|PC_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[0]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
fiftyfivenm_lcell_comb \slc|d0|Add1~14 (
// Equation(s):
// \slc|d0|Add1~14_combout  = (\slc|d0|PC_Reg|Out [0]) # ((!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q ))

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out [0]),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~14 .lut_mask = 16'hCCCF;
defparam \slc|d0|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[1]~20 (
// Equation(s):
// \slc|d0|PC_Reg|Out[1]~20_combout  = (\slc|d0|Add1~17_combout  & ((\slc|d0|Add1~16_combout  & (\slc|d0|PC_Reg|Out[0]~18  & VCC)) # (!\slc|d0|Add1~16_combout  & (!\slc|d0|PC_Reg|Out[0]~18 )))) # (!\slc|d0|Add1~17_combout  & ((\slc|d0|Add1~16_combout  & 
// (!\slc|d0|PC_Reg|Out[0]~18 )) # (!\slc|d0|Add1~16_combout  & ((\slc|d0|PC_Reg|Out[0]~18 ) # (GND)))))
// \slc|d0|PC_Reg|Out[1]~21  = CARRY((\slc|d0|Add1~17_combout  & (!\slc|d0|Add1~16_combout  & !\slc|d0|PC_Reg|Out[0]~18 )) # (!\slc|d0|Add1~17_combout  & ((!\slc|d0|PC_Reg|Out[0]~18 ) # (!\slc|d0|Add1~16_combout ))))

	.dataa(\slc|d0|Add1~17_combout ),
	.datab(\slc|d0|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[0]~18 ),
	.combout(\slc|d0|PC_Reg|Out[1]~20_combout ),
	.cout(\slc|d0|PC_Reg|Out[1]~21 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[1]~20 .lut_mask = 16'h9617;
defparam \slc|d0|PC_Reg|Out[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[1]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[1]~feeder_combout  = \slc|d0|PC_Reg|Out[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[1]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[1]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \slc|d0|PC_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[1]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
fiftyfivenm_lcell_comb \slc|d0|Add1~17 (
// Equation(s):
// \slc|d0|Add1~17_combout  = (\slc|state_controller|State.S_22~q  & (\slc|d0|IR_Reg|Out [1])) # (!\slc|state_controller|State.S_22~q  & ((\slc|state_controller|State.S_21~q  & (\slc|d0|IR_Reg|Out [1])) # (!\slc|state_controller|State.S_21~q  & 
// ((\slc|d0|PC_Reg|Out [1])))))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|PC_Reg|Out [1]),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~17 .lut_mask = 16'hCCD8;
defparam \slc|d0|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[2]~22 (
// Equation(s):
// \slc|d0|PC_Reg|Out[2]~22_combout  = ((\slc|d0|Add1~18_combout  $ (\slc|d0|Add1~19_combout  $ (!\slc|d0|PC_Reg|Out[1]~21 )))) # (GND)
// \slc|d0|PC_Reg|Out[2]~23  = CARRY((\slc|d0|Add1~18_combout  & ((\slc|d0|Add1~19_combout ) # (!\slc|d0|PC_Reg|Out[1]~21 ))) # (!\slc|d0|Add1~18_combout  & (\slc|d0|Add1~19_combout  & !\slc|d0|PC_Reg|Out[1]~21 )))

	.dataa(\slc|d0|Add1~18_combout ),
	.datab(\slc|d0|Add1~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[1]~21 ),
	.combout(\slc|d0|PC_Reg|Out[2]~22_combout ),
	.cout(\slc|d0|PC_Reg|Out[2]~23 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[2]~22 .lut_mask = 16'h698E;
defparam \slc|d0|PC_Reg|Out[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[2]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[2]~feeder_combout  = \slc|d0|PC_Reg|Out[2]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[2]~22_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[2]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N11
dffeas \slc|d0|PC_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[2]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
fiftyfivenm_lcell_comb \slc|d0|Add1~18 (
// Equation(s):
// \slc|d0|Add1~18_combout  = (\slc|d0|PC_Reg|Out [2] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(\slc|d0|PC_Reg|Out [2]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~18 .lut_mask = 16'hAAA0;
defparam \slc|d0|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[3]~24 (
// Equation(s):
// \slc|d0|PC_Reg|Out[3]~24_combout  = (\slc|d0|Add1~20_combout  & ((\slc|d0|Add1~21_combout  & (\slc|d0|PC_Reg|Out[2]~23  & VCC)) # (!\slc|d0|Add1~21_combout  & (!\slc|d0|PC_Reg|Out[2]~23 )))) # (!\slc|d0|Add1~20_combout  & ((\slc|d0|Add1~21_combout  & 
// (!\slc|d0|PC_Reg|Out[2]~23 )) # (!\slc|d0|Add1~21_combout  & ((\slc|d0|PC_Reg|Out[2]~23 ) # (GND)))))
// \slc|d0|PC_Reg|Out[3]~25  = CARRY((\slc|d0|Add1~20_combout  & (!\slc|d0|Add1~21_combout  & !\slc|d0|PC_Reg|Out[2]~23 )) # (!\slc|d0|Add1~20_combout  & ((!\slc|d0|PC_Reg|Out[2]~23 ) # (!\slc|d0|Add1~21_combout ))))

	.dataa(\slc|d0|Add1~20_combout ),
	.datab(\slc|d0|Add1~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[2]~23 ),
	.combout(\slc|d0|PC_Reg|Out[3]~24_combout ),
	.cout(\slc|d0|PC_Reg|Out[3]~25 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[3]~24 .lut_mask = 16'h9617;
defparam \slc|d0|PC_Reg|Out[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[3]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[3]~feeder_combout  = \slc|d0|PC_Reg|Out[3]~24_combout 

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out[3]~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[3]~feeder .lut_mask = 16'hCCCC;
defparam \slc|d0|PC_Reg|Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \slc|d0|PC_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[3]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
fiftyfivenm_lcell_comb \slc|d0|Add1~20 (
// Equation(s):
// \slc|d0|Add1~20_combout  = (\slc|d0|PC_Reg|Out [3] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|d0|PC_Reg|Out [3]),
	.cin(gnd),
	.combout(\slc|d0|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~20 .lut_mask = 16'hFA00;
defparam \slc|d0|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[4]~26 (
// Equation(s):
// \slc|d0|PC_Reg|Out[4]~26_combout  = ((\slc|d0|Add1~23_combout  $ (\slc|d0|Add1~22_combout  $ (!\slc|d0|PC_Reg|Out[3]~25 )))) # (GND)
// \slc|d0|PC_Reg|Out[4]~27  = CARRY((\slc|d0|Add1~23_combout  & ((\slc|d0|Add1~22_combout ) # (!\slc|d0|PC_Reg|Out[3]~25 ))) # (!\slc|d0|Add1~23_combout  & (\slc|d0|Add1~22_combout  & !\slc|d0|PC_Reg|Out[3]~25 )))

	.dataa(\slc|d0|Add1~23_combout ),
	.datab(\slc|d0|Add1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[3]~25 ),
	.combout(\slc|d0|PC_Reg|Out[4]~26_combout ),
	.cout(\slc|d0|PC_Reg|Out[4]~27 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[4]~26 .lut_mask = 16'h698E;
defparam \slc|d0|PC_Reg|Out[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[4]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[4]~feeder_combout  = \slc|d0|PC_Reg|Out[4]~26_combout 

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out[4]~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[4]~feeder .lut_mask = 16'hCCCC;
defparam \slc|d0|PC_Reg|Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N3
dffeas \slc|d0|PC_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[4]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
fiftyfivenm_lcell_comb \slc|d0|Add1~23 (
// Equation(s):
// \slc|d0|Add1~23_combout  = (\slc|state_controller|State.S_22~q  & (((\slc|d0|IR_Reg|Out [4])))) # (!\slc|state_controller|State.S_22~q  & ((\slc|state_controller|State.S_21~q  & ((\slc|d0|IR_Reg|Out [4]))) # (!\slc|state_controller|State.S_21~q  & 
// (\slc|d0|PC_Reg|Out [4]))))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|d0|PC_Reg|Out [4]),
	.datad(\slc|d0|IR_Reg|Out [4]),
	.cin(gnd),
	.combout(\slc|d0|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~23 .lut_mask = 16'hFE10;
defparam \slc|d0|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[5]~28 (
// Equation(s):
// \slc|d0|PC_Reg|Out[5]~28_combout  = (\slc|d0|Add1~25_combout  & ((\slc|d0|Add1~24_combout  & (\slc|d0|PC_Reg|Out[4]~27  & VCC)) # (!\slc|d0|Add1~24_combout  & (!\slc|d0|PC_Reg|Out[4]~27 )))) # (!\slc|d0|Add1~25_combout  & ((\slc|d0|Add1~24_combout  & 
// (!\slc|d0|PC_Reg|Out[4]~27 )) # (!\slc|d0|Add1~24_combout  & ((\slc|d0|PC_Reg|Out[4]~27 ) # (GND)))))
// \slc|d0|PC_Reg|Out[5]~29  = CARRY((\slc|d0|Add1~25_combout  & (!\slc|d0|Add1~24_combout  & !\slc|d0|PC_Reg|Out[4]~27 )) # (!\slc|d0|Add1~25_combout  & ((!\slc|d0|PC_Reg|Out[4]~27 ) # (!\slc|d0|Add1~24_combout ))))

	.dataa(\slc|d0|Add1~25_combout ),
	.datab(\slc|d0|Add1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[4]~27 ),
	.combout(\slc|d0|PC_Reg|Out[5]~28_combout ),
	.cout(\slc|d0|PC_Reg|Out[5]~29 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[5]~28 .lut_mask = 16'h9617;
defparam \slc|d0|PC_Reg|Out[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[5]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[5]~feeder_combout  = \slc|d0|PC_Reg|Out[5]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[5]~28_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[5]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \slc|d0|PC_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[5]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
fiftyfivenm_lcell_comb \slc|d0|Add1~25 (
// Equation(s):
// \slc|d0|Add1~25_combout  = (\slc|state_controller|State.S_21~q  & (((\slc|d0|IR_Reg|Out [5])))) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & ((\slc|d0|IR_Reg|Out [5]))) # (!\slc|state_controller|State.S_22~q  & 
// (\slc|d0|PC_Reg|Out [5]))))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|d0|PC_Reg|Out [5]),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~25 .lut_mask = 16'hF0E4;
defparam \slc|d0|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[6]~30 (
// Equation(s):
// \slc|d0|PC_Reg|Out[6]~30_combout  = ((\slc|d0|Add1~27_combout  $ (\slc|d0|Add1~26_combout  $ (!\slc|d0|PC_Reg|Out[5]~29 )))) # (GND)
// \slc|d0|PC_Reg|Out[6]~31  = CARRY((\slc|d0|Add1~27_combout  & ((\slc|d0|Add1~26_combout ) # (!\slc|d0|PC_Reg|Out[5]~29 ))) # (!\slc|d0|Add1~27_combout  & (\slc|d0|Add1~26_combout  & !\slc|d0|PC_Reg|Out[5]~29 )))

	.dataa(\slc|d0|Add1~27_combout ),
	.datab(\slc|d0|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[5]~29 ),
	.combout(\slc|d0|PC_Reg|Out[6]~30_combout ),
	.cout(\slc|d0|PC_Reg|Out[6]~31 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[6]~30 .lut_mask = 16'h698E;
defparam \slc|d0|PC_Reg|Out[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[6]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[6]~feeder_combout  = \slc|d0|PC_Reg|Out[6]~30_combout 

	.dataa(gnd),
	.datab(\slc|d0|PC_Reg|Out[6]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[6]~feeder .lut_mask = 16'hCCCC;
defparam \slc|d0|PC_Reg|Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \slc|d0|PC_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[6]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|Add1~27 (
// Equation(s):
// \slc|d0|Add1~27_combout  = (\slc|state_controller|State.S_21~q  & (((\slc|d0|IR_Reg|Out [6])))) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & ((\slc|d0|IR_Reg|Out [6]))) # (!\slc|state_controller|State.S_22~q  & 
// (\slc|d0|PC_Reg|Out [6]))))

	.dataa(\slc|d0|PC_Reg|Out [6]),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|d0|IR_Reg|Out [6]),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~27 .lut_mask = 16'hF0E2;
defparam \slc|d0|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[7]~32 (
// Equation(s):
// \slc|d0|PC_Reg|Out[7]~32_combout  = (\slc|d0|Add1~28_combout  & ((\slc|d0|Add1~29_combout  & (\slc|d0|PC_Reg|Out[6]~31  & VCC)) # (!\slc|d0|Add1~29_combout  & (!\slc|d0|PC_Reg|Out[6]~31 )))) # (!\slc|d0|Add1~28_combout  & ((\slc|d0|Add1~29_combout  & 
// (!\slc|d0|PC_Reg|Out[6]~31 )) # (!\slc|d0|Add1~29_combout  & ((\slc|d0|PC_Reg|Out[6]~31 ) # (GND)))))
// \slc|d0|PC_Reg|Out[7]~33  = CARRY((\slc|d0|Add1~28_combout  & (!\slc|d0|Add1~29_combout  & !\slc|d0|PC_Reg|Out[6]~31 )) # (!\slc|d0|Add1~28_combout  & ((!\slc|d0|PC_Reg|Out[6]~31 ) # (!\slc|d0|Add1~29_combout ))))

	.dataa(\slc|d0|Add1~28_combout ),
	.datab(\slc|d0|Add1~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[6]~31 ),
	.combout(\slc|d0|PC_Reg|Out[7]~32_combout ),
	.cout(\slc|d0|PC_Reg|Out[7]~33 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[7]~32 .lut_mask = 16'h9617;
defparam \slc|d0|PC_Reg|Out[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[7]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[7]~feeder_combout  = \slc|d0|PC_Reg|Out[7]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[7]~32_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \slc|d0|PC_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[7]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
fiftyfivenm_lcell_comb \slc|d0|Add1~28 (
// Equation(s):
// \slc|d0|Add1~28_combout  = (\slc|d0|PC_Reg|Out [7] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|d0|PC_Reg|Out [7]),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~28 .lut_mask = 16'hF0C0;
defparam \slc|d0|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[8]~34 (
// Equation(s):
// \slc|d0|PC_Reg|Out[8]~34_combout  = ((\slc|d0|Add1~31_combout  $ (\slc|d0|Add1~30_combout  $ (!\slc|d0|PC_Reg|Out[7]~33 )))) # (GND)
// \slc|d0|PC_Reg|Out[8]~35  = CARRY((\slc|d0|Add1~31_combout  & ((\slc|d0|Add1~30_combout ) # (!\slc|d0|PC_Reg|Out[7]~33 ))) # (!\slc|d0|Add1~31_combout  & (\slc|d0|Add1~30_combout  & !\slc|d0|PC_Reg|Out[7]~33 )))

	.dataa(\slc|d0|Add1~31_combout ),
	.datab(\slc|d0|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[7]~33 ),
	.combout(\slc|d0|PC_Reg|Out[8]~34_combout ),
	.cout(\slc|d0|PC_Reg|Out[8]~35 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[8]~34 .lut_mask = 16'h698E;
defparam \slc|d0|PC_Reg|Out[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[8]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[8]~feeder_combout  = \slc|d0|PC_Reg|Out[8]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[8]~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[8]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \slc|d0|PC_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[8]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
fiftyfivenm_lcell_comb \slc|d0|Add1~31 (
// Equation(s):
// \slc|d0|Add1~31_combout  = (\slc|state_controller|State.S_21~q  & (((\slc|d0|IR_Reg|Out [8])))) # (!\slc|state_controller|State.S_21~q  & ((\slc|state_controller|State.S_22~q  & ((\slc|d0|IR_Reg|Out [8]))) # (!\slc|state_controller|State.S_22~q  & 
// (\slc|d0|PC_Reg|Out [8]))))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|d0|PC_Reg|Out [8]),
	.datac(\slc|d0|IR_Reg|Out [8]),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~31 .lut_mask = 16'hF0E4;
defparam \slc|d0|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[9]~36 (
// Equation(s):
// \slc|d0|PC_Reg|Out[9]~36_combout  = (\slc|d0|Add1~32_combout  & ((\slc|d0|Add1~40_combout  & (\slc|d0|PC_Reg|Out[8]~35  & VCC)) # (!\slc|d0|Add1~40_combout  & (!\slc|d0|PC_Reg|Out[8]~35 )))) # (!\slc|d0|Add1~32_combout  & ((\slc|d0|Add1~40_combout  & 
// (!\slc|d0|PC_Reg|Out[8]~35 )) # (!\slc|d0|Add1~40_combout  & ((\slc|d0|PC_Reg|Out[8]~35 ) # (GND)))))
// \slc|d0|PC_Reg|Out[9]~37  = CARRY((\slc|d0|Add1~32_combout  & (!\slc|d0|Add1~40_combout  & !\slc|d0|PC_Reg|Out[8]~35 )) # (!\slc|d0|Add1~32_combout  & ((!\slc|d0|PC_Reg|Out[8]~35 ) # (!\slc|d0|Add1~40_combout ))))

	.dataa(\slc|d0|Add1~32_combout ),
	.datab(\slc|d0|Add1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[8]~35 ),
	.combout(\slc|d0|PC_Reg|Out[9]~36_combout ),
	.cout(\slc|d0|PC_Reg|Out[9]~37 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[9]~36 .lut_mask = 16'h9617;
defparam \slc|d0|PC_Reg|Out[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[9]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[9]~feeder_combout  = \slc|d0|PC_Reg|Out[9]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[9]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[9]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \slc|d0|PC_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[9]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
fiftyfivenm_lcell_comb \slc|d0|Add1~32 (
// Equation(s):
// \slc|d0|Add1~32_combout  = (\slc|d0|PC_Reg|Out [9] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|PC_Reg|Out [9]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~32 .lut_mask = 16'hAAA0;
defparam \slc|d0|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[10]~38 (
// Equation(s):
// \slc|d0|PC_Reg|Out[10]~38_combout  = ((\slc|d0|Add1~33_combout  $ (\slc|d0|Add1~41_combout  $ (!\slc|d0|PC_Reg|Out[9]~37 )))) # (GND)
// \slc|d0|PC_Reg|Out[10]~39  = CARRY((\slc|d0|Add1~33_combout  & ((\slc|d0|Add1~41_combout ) # (!\slc|d0|PC_Reg|Out[9]~37 ))) # (!\slc|d0|Add1~33_combout  & (\slc|d0|Add1~41_combout  & !\slc|d0|PC_Reg|Out[9]~37 )))

	.dataa(\slc|d0|Add1~33_combout ),
	.datab(\slc|d0|Add1~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[9]~37 ),
	.combout(\slc|d0|PC_Reg|Out[10]~38_combout ),
	.cout(\slc|d0|PC_Reg|Out[10]~39 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[10]~38 .lut_mask = 16'h698E;
defparam \slc|d0|PC_Reg|Out[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[10]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[10]~feeder_combout  = \slc|d0|PC_Reg|Out[10]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[10]~38_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[10]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \slc|d0|PC_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[10]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
fiftyfivenm_lcell_comb \slc|d0|Add1~33 (
// Equation(s):
// \slc|d0|Add1~33_combout  = (\slc|d0|PC_Reg|Out [10] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|d0|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~33 .lut_mask = 16'hEE00;
defparam \slc|d0|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[11]~40 (
// Equation(s):
// \slc|d0|PC_Reg|Out[11]~40_combout  = (\slc|d0|Add1~42_combout  & ((\slc|d0|Add1~34_combout  & (\slc|d0|PC_Reg|Out[10]~39  & VCC)) # (!\slc|d0|Add1~34_combout  & (!\slc|d0|PC_Reg|Out[10]~39 )))) # (!\slc|d0|Add1~42_combout  & ((\slc|d0|Add1~34_combout  & 
// (!\slc|d0|PC_Reg|Out[10]~39 )) # (!\slc|d0|Add1~34_combout  & ((\slc|d0|PC_Reg|Out[10]~39 ) # (GND)))))
// \slc|d0|PC_Reg|Out[11]~41  = CARRY((\slc|d0|Add1~42_combout  & (!\slc|d0|Add1~34_combout  & !\slc|d0|PC_Reg|Out[10]~39 )) # (!\slc|d0|Add1~42_combout  & ((!\slc|d0|PC_Reg|Out[10]~39 ) # (!\slc|d0|Add1~34_combout ))))

	.dataa(\slc|d0|Add1~42_combout ),
	.datab(\slc|d0|Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[10]~39 ),
	.combout(\slc|d0|PC_Reg|Out[11]~40_combout ),
	.cout(\slc|d0|PC_Reg|Out[11]~41 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[11]~40 .lut_mask = 16'h9617;
defparam \slc|d0|PC_Reg|Out[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[11]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[11]~feeder_combout  = \slc|d0|PC_Reg|Out[11]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[11]~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[11]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \slc|d0|PC_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[11]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[11]~56 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[11]~56_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][11]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][11]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[0][11]~q ),
	.datad(\slc|d0|Register_File|registers[1][11]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[11]~56 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_Mult|Out_Mux[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[11]~57 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[11]~57_combout  = (\slc|d0|SR2_Mult|Out_Mux[11]~56_combout  & (((\slc|d0|Register_File|registers[3][11]~q ) # (!\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|SR2_Mult|Out_Mux[11]~56_combout  & (\slc|d0|Register_File|registers[2][11]~q  & 
// (\slc|d0|IR_Reg|Out [1])))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[11]~56_combout ),
	.datab(\slc|d0|Register_File|registers[2][11]~q ),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|Register_File|registers[3][11]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[11]~57 .lut_mask = 16'hEA4A;
defparam \slc|d0|SR2_Mult|Out_Mux[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[11]~54 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[11]~54_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][11]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][11]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[6][11]~q ),
	.datac(\slc|d0|Register_File|registers[4][11]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[11]~54 .lut_mask = 16'hEE50;
defparam \slc|d0|SR2_Mult|Out_Mux[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[11]~55 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[11]~55_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[11]~54_combout  & (\slc|d0|Register_File|registers[7][11]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[11]~54_combout  & ((\slc|d0|Register_File|registers[5][11]~q ))))) 
// # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[11]~54_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][11]~q ),
	.datab(\slc|d0|Register_File|registers[5][11]~q ),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[11]~54_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[11]~55 .lut_mask = 16'hAFC0;
defparam \slc|d0|SR2_Mult|Out_Mux[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[11]~58 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[11]~58_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[11]~55_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[11]~57_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[11]~57_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[11]~55_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[11]~58 .lut_mask = 16'h3210;
defparam \slc|d0|SR2_Mult|Out_Mux[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[11]~31 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[11]~31_combout  = (\slc|state_controller|WideOr29~combout  & (((\slc|d0|Tri_State_Buff|Mux1~3_combout )))) # (!\slc|state_controller|WideOr29~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # 
// ((\slc|d0|SR2_Mult|Out_Mux[11]~58_combout ) # (!\slc|d0|Tri_State_Buff|Mux1~3_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[11]~58_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[11]~31 .lut_mask = 16'hF3E3;
defparam \slc|d0|MDR_Reg|Out[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[11]~32 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[11]~32_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (\slc|d0|Register_File|Mux4~4_combout  & ((\slc|d0|MDR_Reg|Out[11]~31_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|d0|MDR_Reg|Out[11]~31_combout  & 
// ((\slc|d0|PC_Reg|Out [11]))) # (!\slc|d0|MDR_Reg|Out[11]~31_combout  & (!\slc|d0|Register_File|Mux4~4_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datab(\slc|d0|Register_File|Mux4~4_combout ),
	.datac(\slc|d0|PC_Reg|Out [11]),
	.datad(\slc|d0|MDR_Reg|Out[11]~31_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[11]~32 .lut_mask = 16'hD811;
defparam \slc|d0|MDR_Reg|Out[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[11]~52 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[11]~52_combout  = (\slc|state_controller|State.S_27~q  & (((\slc|d0|MDR_Reg|Out [11])))) # (!\slc|state_controller|State.S_27~q  & ((\slc|state_controller|State.S_35~q  & ((\slc|d0|MDR_Reg|Out [11]))) # 
// (!\slc|state_controller|State.S_35~q  & (\slc|d0|Tri_State_Buff|Mux1~5_combout ))))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datad(\slc|d0|MDR_Reg|Out [11]),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[11]~52 .lut_mask = 16'hFE10;
defparam \slc|d0|MDR_Reg|Out[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|ADDR2_Mult|Mux4~0 (
// Equation(s):
// \slc|d0|ADDR2_Mult|Mux4~0_combout  = (\slc|d0|IR_Reg|Out [8] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|d0|IR_Reg|Out [8]),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|ADDR2_Mult|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2_Mult|Mux4~0 .lut_mask = 16'hF0C0;
defparam \slc|d0|ADDR2_Mult|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~100 (
// Equation(s):
// \slc|d0|Add0~100_combout  = (!\slc|state_controller|WideOr31~combout  & ((\slc|state_controller|WideOr34~combout  & (\slc|d0|IR_Reg|Out [5])) # (!\slc|state_controller|WideOr34~combout  & ((\slc|d0|ADDR2_Mult|Mux4~0_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [5]),
	.datab(\slc|state_controller|WideOr34~combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|ADDR2_Mult|Mux4~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~100 .lut_mask = 16'h0B08;
defparam \slc|d0|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~101 (
// Equation(s):
// \slc|d0|Add0~101_combout  = (\slc|d0|Add0~100_combout ) # ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[11]~58_combout ))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|Add0~100_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[11]~58_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~101 .lut_mask = 16'hEEEC;
defparam \slc|d0|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~102 (
// Equation(s):
// \slc|d0|Add0~102_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux4~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux4~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [11]))))

	.dataa(\slc|d0|PC_Reg|Out [11]),
	.datab(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Register_File|Mux4~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~102 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|ADDR2_Mult|Mux9~2 (
// Equation(s):
// \slc|d0|ADDR2_Mult|Mux9~2_combout  = (\slc|d0|IR_Reg|Out [5] & (!\slc|state_controller|State.S_21~q  & (!\slc|state_controller|State.S_22~q  & \slc|state_controller|WideOr34~combout )))

	.dataa(\slc|d0|IR_Reg|Out [5]),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|WideOr34~combout ),
	.cin(gnd),
	.combout(\slc|d0|ADDR2_Mult|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2_Mult|Mux9~2 .lut_mask = 16'h0200;
defparam \slc|d0|ADDR2_Mult|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N3
dffeas \slc|d0|Register_File|registers[3][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N11
dffeas \slc|d0|Register_File|registers[2][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \slc|d0|Register_File|registers[1][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \slc|d0|Register_File|registers[0][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[10]~50 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[10]~50_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][10]~q ) # ((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|Register_File|registers[0][10]~q  & !\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[1][10]~q ),
	.datac(\slc|d0|Register_File|registers[0][10]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[10]~50 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_Mult|Out_Mux[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[10]~51 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[10]~51_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[10]~50_combout  & (\slc|d0|Register_File|registers[3][10]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[10]~50_combout  & ((\slc|d0|Register_File|registers[2][10]~q ))))) 
// # (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[10]~50_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][10]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[2][10]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[10]~50_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[10]~51 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N9
dffeas \slc|d0|Register_File|registers[5][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N3
dffeas \slc|d0|Register_File|registers[7][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N25
dffeas \slc|d0|Register_File|registers[6][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N19
dffeas \slc|d0|Register_File|registers[4][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][10] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[10]~48 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[10]~48_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][10]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][10]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[6][10]~q ),
	.datac(\slc|d0|Register_File|registers[4][10]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[10]~48 .lut_mask = 16'hEE50;
defparam \slc|d0|SR2_Mult|Out_Mux[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[10]~49 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[10]~49_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[10]~48_combout  & ((\slc|d0|Register_File|registers[7][10]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[10]~48_combout  & (\slc|d0|Register_File|registers[5][10]~q )))) 
// # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[10]~48_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[5][10]~q ),
	.datac(\slc|d0|Register_File|registers[7][10]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[10]~48_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[10]~49 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[10]~52 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[10]~52_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[10]~49_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[10]~51_combout ))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[10]~51_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[10]~49_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[10]~52 .lut_mask = 16'h5410;
defparam \slc|d0|SR2_Mult|Out_Mux[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[10]~53 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[10]~53_combout  = (\slc|d0|SR2_Mult|Out_Mux[10]~52_combout ) # ((\slc|d0|IR_Reg|Out [4] & \slc|state_controller|SR2MUX~0_combout ))

	.dataa(\slc|d0|IR_Reg|Out [4]),
	.datab(gnd),
	.datac(\slc|d0|SR2_Mult|Out_Mux[10]~52_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[10]~53 .lut_mask = 16'hFAF0;
defparam \slc|d0|SR2_Mult|Out_Mux[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~93 (
// Equation(s):
// \slc|d0|Add0~93_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|SR2_Mult|Out_Mux[10]~53_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|Add0~92_combout ) # ((\slc|d0|ADDR2_Mult|Mux9~2_combout ))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|Add0~92_combout ),
	.datac(\slc|d0|ADDR2_Mult|Mux9~2_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[10]~53_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~93 .lut_mask = 16'hFE54;
defparam \slc|d0|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~2 (
// Equation(s):
// \slc|d0|Register_File|Mux5~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[1][10]~q 
// )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][10]~q )))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[1][10]~q ),
	.datad(\slc|d0|Register_File|registers[0][10]~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~2 .lut_mask = 16'hD9C8;
defparam \slc|d0|Register_File|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~3 (
// Equation(s):
// \slc|d0|Register_File|Mux5~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux5~2_combout  & (\slc|d0|Register_File|registers[3][10]~q )) # (!\slc|d0|Register_File|Mux5~2_combout  & ((\slc|d0|Register_File|registers[2][10]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|Mux5~2_combout ))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|Mux5~2_combout ),
	.datac(\slc|d0|Register_File|registers[3][10]~q ),
	.datad(\slc|d0|Register_File|registers[2][10]~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~3 .lut_mask = 16'hE6C4;
defparam \slc|d0|Register_File|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~0 (
// Equation(s):
// \slc|d0|Register_File|Mux5~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][10]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][10]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][10]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][10]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~1 (
// Equation(s):
// \slc|d0|Register_File|Mux5~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux5~0_combout  & (\slc|d0|Register_File|registers[7][10]~q )) # (!\slc|d0|Register_File|Mux5~0_combout  & ((\slc|d0|Register_File|registers[5][10]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux5~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][10]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][10]~q ),
	.datad(\slc|d0|Register_File|Mux5~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux5~4 (
// Equation(s):
// \slc|d0|Register_File|Mux5~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux5~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux5~3_combout ))

	.dataa(\slc|d0|Register_File|Mux5~3_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux5~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux5~4 .lut_mask = 16'hF0AA;
defparam \slc|d0|Register_File|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~94 (
// Equation(s):
// \slc|d0|Add0~94_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux5~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux5~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [10]))))

	.dataa(\slc|d0|PC_Reg|Out [10]),
	.datab(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Register_File|Mux5~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~94 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~85 (
// Equation(s):
// \slc|d0|Add0~85_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|SR2_Mult|Out_Mux[9]~47_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|ADDR2_Mult|Mux9~2_combout ) # ((\slc|d0|Add0~84_combout ))))

	.dataa(\slc|d0|ADDR2_Mult|Mux9~2_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[9]~47_combout ),
	.datad(\slc|d0|Add0~84_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~85 .lut_mask = 16'hF3E2;
defparam \slc|d0|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \slc|d0|Register_File|registers[7][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N13
dffeas \slc|d0|Register_File|registers[5][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N15
dffeas \slc|d0|Register_File|registers[4][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \slc|d0|Register_File|registers[6][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~0 (
// Equation(s):
// \slc|d0|Register_File|Mux6~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][9]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][9]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][9]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][9]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~1 (
// Equation(s):
// \slc|d0|Register_File|Mux6~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux6~0_combout  & (\slc|d0|Register_File|registers[7][9]~q )) # (!\slc|d0|Register_File|Mux6~0_combout  & ((\slc|d0|Register_File|registers[5][9]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux6~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][9]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][9]~q ),
	.datad(\slc|d0|Register_File|Mux6~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[3][9]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[3][9]~feeder_combout  = \slc|d0|MDR_Reg|Out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][9]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \slc|d0|Register_File|registers[3][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N21
dffeas \slc|d0|Register_File|registers[2][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][9]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][9]~feeder_combout  = \slc|d0|MDR_Reg|Out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][9]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N19
dffeas \slc|d0|Register_File|registers[1][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \slc|d0|Register_File|registers[0][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][9] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~2 (
// Equation(s):
// \slc|d0|Register_File|Mux6~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[1][9]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][9]~q )))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[1][9]~q ),
	.datac(\slc|d0|Register_File|registers[0][9]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~2 .lut_mask = 16'hEE50;
defparam \slc|d0|Register_File|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~3 (
// Equation(s):
// \slc|d0|Register_File|Mux6~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux6~2_combout  & (\slc|d0|Register_File|registers[3][9]~q )) # (!\slc|d0|Register_File|Mux6~2_combout  & ((\slc|d0|Register_File|registers[2][9]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux6~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[3][9]~q ),
	.datac(\slc|d0|Register_File|registers[2][9]~q ),
	.datad(\slc|d0|Register_File|Mux6~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux6~4 (
// Equation(s):
// \slc|d0|Register_File|Mux6~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux6~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(\slc|d0|Register_File|Mux6~1_combout ),
	.datad(\slc|d0|Register_File|Mux6~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux6~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|Register_File|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~86 (
// Equation(s):
// \slc|d0|Add0~86_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux6~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux6~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [9]))))

	.dataa(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datab(\slc|d0|PC_Reg|Out [9]),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Register_File|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~86 .lut_mask = 16'hFE04;
defparam \slc|d0|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[3][8]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[3][8]~feeder_combout  = \slc|d0|MDR_Reg|Out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][8]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \slc|d0|Register_File|registers[3][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \slc|d0|Register_File|registers[2][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N17
dffeas \slc|d0|Register_File|registers[0][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][8]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][8]~feeder_combout  = \slc|d0|MDR_Reg|Out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][8]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \slc|d0|Register_File|registers[1][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[8]~38 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[8]~38_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][8]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][8]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[0][8]~q ),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|Register_File|registers[1][8]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[8]~38 .lut_mask = 16'hF4A4;
defparam \slc|d0|SR2_Mult|Out_Mux[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[8]~39 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[8]~39_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[8]~38_combout  & (\slc|d0|Register_File|registers[3][8]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[8]~38_combout  & ((\slc|d0|Register_File|registers[2][8]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[8]~38_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][8]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[2][8]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~38_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[8]~39 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N21
dffeas \slc|d0|Register_File|registers[7][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N19
dffeas \slc|d0|Register_File|registers[5][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \slc|d0|Register_File|registers[6][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[4][8]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[4][8]~feeder_combout  = \slc|d0|MDR_Reg|Out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][8]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N27
dffeas \slc|d0|Register_File|registers[4][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][8] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[8]~36 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[8]~36_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][8]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[4][8]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[6][8]~q ),
	.datad(\slc|d0|Register_File|registers[4][8]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[8]~36 .lut_mask = 16'hB9A8;
defparam \slc|d0|SR2_Mult|Out_Mux[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[8]~37 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[8]~37_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[8]~36_combout  & (\slc|d0|Register_File|registers[7][8]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[8]~36_combout  & ((\slc|d0|Register_File|registers[5][8]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[8]~36_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[7][8]~q ),
	.datac(\slc|d0|Register_File|registers[5][8]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[8]~37 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[8]~40 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[8]~40_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[8]~37_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[8]~39_combout ))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[8]~39_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~37_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[8]~40 .lut_mask = 16'h5410;
defparam \slc|d0|SR2_Mult|Out_Mux[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[8]~41 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[8]~41_combout  = (\slc|d0|SR2_Mult|Out_Mux[8]~40_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|IR_Reg|Out [4]))

	.dataa(gnd),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|IR_Reg|Out [4]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[8]~41 .lut_mask = 16'hFFC0;
defparam \slc|d0|SR2_Mult|Out_Mux[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~77 (
// Equation(s):
// \slc|d0|Add0~77_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|SR2_Mult|Out_Mux[8]~41_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|ADDR2_Mult|Mux4~0_combout ) # ((\slc|d0|ADDR2_Mult|Mux9~2_combout ))))

	.dataa(\slc|d0|ADDR2_Mult|Mux4~0_combout ),
	.datab(\slc|d0|ADDR2_Mult|Mux9~2_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~41_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~77 .lut_mask = 16'hFE0E;
defparam \slc|d0|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~2 (
// Equation(s):
// \slc|d0|Register_File|Mux7~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[1][8]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][8]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][8]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[0][8]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~2 .lut_mask = 16'hEE30;
defparam \slc|d0|Register_File|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~3 (
// Equation(s):
// \slc|d0|Register_File|Mux7~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux7~2_combout  & (\slc|d0|Register_File|registers[3][8]~q )) # (!\slc|d0|Register_File|Mux7~2_combout  & ((\slc|d0|Register_File|registers[2][8]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux7~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][8]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[2][8]~q ),
	.datad(\slc|d0|Register_File|Mux7~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~0 (
// Equation(s):
// \slc|d0|Register_File|Mux7~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][8]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][8]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][8]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][8]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~1 (
// Equation(s):
// \slc|d0|Register_File|Mux7~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux7~0_combout  & ((\slc|d0|Register_File|registers[7][8]~q ))) # (!\slc|d0|Register_File|Mux7~0_combout  & (\slc|d0|Register_File|registers[5][8]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux7~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][8]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[7][8]~q ),
	.datad(\slc|d0|Register_File|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~1 .lut_mask = 16'hF388;
defparam \slc|d0|Register_File|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux7~4 (
// Equation(s):
// \slc|d0|Register_File|Mux7~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux7~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux7~3_combout ))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux7~3_combout ),
	.datad(\slc|d0|Register_File|Mux7~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux7~4 .lut_mask = 16'hFA50;
defparam \slc|d0|Register_File|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~78 (
// Equation(s):
// \slc|d0|Add0~78_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux7~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux7~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [8]))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|PC_Reg|Out [8]),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|d0|Register_File|Mux7~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~78 .lut_mask = 16'hFE04;
defparam \slc|d0|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N17
dffeas \slc|d0|Register_File|registers[7][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N11
dffeas \slc|d0|Register_File|registers[4][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \slc|d0|Register_File|registers[6][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux8~0 (
// Equation(s):
// \slc|d0|Register_File|Mux8~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][7]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][7]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][7]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][7]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux8~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux8~1 (
// Equation(s):
// \slc|d0|Register_File|Mux8~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux8~0_combout  & (\slc|d0|Register_File|registers[7][7]~q )) # (!\slc|d0|Register_File|Mux8~0_combout  & ((\slc|d0|Register_File|registers[5][7]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux8~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[7][7]~q ),
	.datac(\slc|d0|Register_File|registers[5][7]~q ),
	.datad(\slc|d0|Register_File|Mux8~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux8~1 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \slc|d0|Register_File|registers[2][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \slc|d0|Register_File|registers[3][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][7]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][7]~feeder_combout  = \slc|d0|MDR_Reg|Out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \slc|d0|Register_File|registers[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[0][7]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[0][7]~feeder_combout  = \slc|d0|MDR_Reg|Out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \slc|d0|Register_File|registers[0][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux8~2 (
// Equation(s):
// \slc|d0|Register_File|Mux8~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[1][7]~q ) # ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (((\slc|d0|Register_File|registers[0][7]~q  & !\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ))))

	.dataa(\slc|d0|Register_File|registers[1][7]~q ),
	.datab(\slc|d0|Register_File|registers[0][7]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux8~2 .lut_mask = 16'hF0AC;
defparam \slc|d0|Register_File|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux8~3 (
// Equation(s):
// \slc|d0|Register_File|Mux8~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux8~2_combout  & ((\slc|d0|Register_File|registers[3][7]~q ))) # (!\slc|d0|Register_File|Mux8~2_combout  & (\slc|d0|Register_File|registers[2][7]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux8~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][7]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[3][7]~q ),
	.datad(\slc|d0|Register_File|Mux8~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux8~3 .lut_mask = 16'hF388;
defparam \slc|d0|Register_File|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux8~4 (
// Equation(s):
// \slc|d0|Register_File|Mux8~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux8~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux8~3_combout )))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux8~1_combout ),
	.datad(\slc|d0|Register_File|Mux8~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux8~4 .lut_mask = 16'hF5A0;
defparam \slc|d0|Register_File|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~71 (
// Equation(s):
// \slc|d0|Add0~71_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux8~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux8~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [7]))))

	.dataa(\slc|d0|PC_Reg|Out [7]),
	.datab(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Register_File|Mux8~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~71 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~61 (
// Equation(s):
// \slc|d0|Add0~61_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|IR_Reg|Out [5] & \slc|state_controller|WideOr34~combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|IR_Reg|Out [6]))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|d0|IR_Reg|Out [5]),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|state_controller|WideOr34~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~61 .lut_mask = 16'hCA0A;
defparam \slc|d0|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \slc|d0|Register_File|registers[3][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \slc|d0|Register_File|registers[2][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][6]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][6]~feeder_combout  = \slc|d0|MDR_Reg|Out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][6]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N7
dffeas \slc|d0|Register_File|registers[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \slc|d0|Register_File|registers[0][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~28 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~28_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][6]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][6]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[1][6]~q ),
	.datac(\slc|d0|Register_File|registers[0][6]~q ),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~28 .lut_mask = 16'hEE50;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~29 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~29_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[6]~28_combout  & (\slc|d0|Register_File|registers[3][6]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[6]~28_combout  & ((\slc|d0|Register_File|registers[2][6]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[6]~28_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[3][6]~q ),
	.datac(\slc|d0|Register_File|registers[2][6]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~28_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~29 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N1
dffeas \slc|d0|Register_File|registers[7][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \slc|d0|Register_File|registers[5][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N21
dffeas \slc|d0|Register_File|registers[6][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N3
dffeas \slc|d0|Register_File|registers[4][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][6] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~26 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~26_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][6]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][6]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[6][6]~q ),
	.datac(\slc|d0|Register_File|registers[4][6]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~26 .lut_mask = 16'hEE50;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~27 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~27_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[6]~26_combout  & (\slc|d0|Register_File|registers[7][6]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[6]~26_combout  & ((\slc|d0|Register_File|registers[5][6]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[6]~26_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[7][6]~q ),
	.datac(\slc|d0|Register_File|registers[5][6]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~26_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~27 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[6]~30 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[6]~30_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[6]~27_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[6]~29_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[6]~29_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|IR_Reg|Out [2]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~27_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[6]~30 .lut_mask = 16'h3202;
defparam \slc|d0|SR2_Mult|Out_Mux[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~62 (
// Equation(s):
// \slc|d0|Add0~62_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[6]~30_combout )))) # (!\slc|state_controller|WideOr31~combout  & (\slc|d0|Add0~61_combout ))

	.dataa(\slc|d0|Add0~61_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~62 .lut_mask = 16'hEEE2;
defparam \slc|d0|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux9~0 (
// Equation(s):
// \slc|d0|Register_File|Mux9~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][6]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][6]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][6]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][6]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux9~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux9~1 (
// Equation(s):
// \slc|d0|Register_File|Mux9~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux9~0_combout  & ((\slc|d0|Register_File|registers[7][6]~q ))) # (!\slc|d0|Register_File|Mux9~0_combout  & (\slc|d0|Register_File|registers[5][6]~q 
// )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux9~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[5][6]~q ),
	.datac(\slc|d0|Register_File|registers[7][6]~q ),
	.datad(\slc|d0|Register_File|Mux9~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux9~1 .lut_mask = 16'hF588;
defparam \slc|d0|Register_File|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux9~2 (
// Equation(s):
// \slc|d0|Register_File|Mux9~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[1][6]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][6]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][6]~q ),
	.datab(\slc|d0|Register_File|registers[0][6]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux9~2 .lut_mask = 16'hFA0C;
defparam \slc|d0|Register_File|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux9~3 (
// Equation(s):
// \slc|d0|Register_File|Mux9~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux9~2_combout  & (\slc|d0|Register_File|registers[3][6]~q )) # (!\slc|d0|Register_File|Mux9~2_combout  & ((\slc|d0|Register_File|registers[2][6]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux9~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][6]~q ),
	.datab(\slc|d0|Register_File|registers[2][6]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|Register_File|Mux9~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux9~3 .lut_mask = 16'hAFC0;
defparam \slc|d0|Register_File|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux9~4 (
// Equation(s):
// \slc|d0|Register_File|Mux9~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux9~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux9~3_combout )))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux9~1_combout ),
	.datad(\slc|d0|Register_File|Mux9~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux9~4 .lut_mask = 16'hF5A0;
defparam \slc|d0|Register_File|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~63 (
// Equation(s):
// \slc|d0|Add0~63_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux9~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux9~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [6]))))

	.dataa(\slc|d0|PC_Reg|Out [6]),
	.datab(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Register_File|Mux9~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~63 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \slc|d0|Register_File|registers[3][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N13
dffeas \slc|d0|Register_File|registers[2][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \slc|d0|Register_File|registers[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \slc|d0|Register_File|registers[0][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux10~2 (
// Equation(s):
// \slc|d0|Register_File|Mux10~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[1][5]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][5]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][5]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[0][5]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux10~2 .lut_mask = 16'hEE30;
defparam \slc|d0|Register_File|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux10~3 (
// Equation(s):
// \slc|d0|Register_File|Mux10~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux10~2_combout  & (\slc|d0|Register_File|registers[3][5]~q )) # (!\slc|d0|Register_File|Mux10~2_combout  & 
// ((\slc|d0|Register_File|registers[2][5]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux10~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][5]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[2][5]~q ),
	.datad(\slc|d0|Register_File|Mux10~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux10~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \slc|d0|Register_File|registers[5][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \slc|d0|Register_File|registers[7][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N23
dffeas \slc|d0|Register_File|registers[4][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \slc|d0|Register_File|registers[6][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][5] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux10~0 (
// Equation(s):
// \slc|d0|Register_File|Mux10~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][5]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][5]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][5]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][5]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux10~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux10~1 (
// Equation(s):
// \slc|d0|Register_File|Mux10~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux10~0_combout  & ((\slc|d0|Register_File|registers[7][5]~q ))) # (!\slc|d0|Register_File|Mux10~0_combout  & 
// (\slc|d0|Register_File|registers[5][5]~q )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux10~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[5][5]~q ),
	.datac(\slc|d0|Register_File|registers[7][5]~q ),
	.datad(\slc|d0|Register_File|Mux10~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux10~1 .lut_mask = 16'hF588;
defparam \slc|d0|Register_File|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux10~4 (
// Equation(s):
// \slc|d0|Register_File|Mux10~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux10~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux10~3_combout ))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux10~3_combout ),
	.datad(\slc|d0|Register_File|Mux10~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux10~4 .lut_mask = 16'hFA50;
defparam \slc|d0|Register_File|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~55 (
// Equation(s):
// \slc|d0|Add0~55_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux10~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux10~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [5]))))

	.dataa(\slc|d0|PC_Reg|Out [5]),
	.datab(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Register_File|Mux10~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~55 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|ADDR2_Mult|Mux15~0 (
// Equation(s):
// \slc|d0|ADDR2_Mult|Mux15~0_combout  = (\slc|state_controller|State.S_22~q ) # ((\slc|state_controller|State.S_06~q ) # ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_07~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|d0|ADDR2_Mult|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2_Mult|Mux15~0 .lut_mask = 16'hFFFE;
defparam \slc|d0|ADDR2_Mult|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~53 (
// Equation(s):
// \slc|d0|Add0~53_combout  = (\slc|d0|Tri_State_Buff|Mux1~2_combout  & (\slc|state_controller|WideOr31~4_combout  & (\slc|d0|IR_Reg|Out [5] & \slc|d0|ADDR2_Mult|Mux15~0_combout )))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~2_combout ),
	.datab(\slc|state_controller|WideOr31~4_combout ),
	.datac(\slc|d0|IR_Reg|Out [5]),
	.datad(\slc|d0|ADDR2_Mult|Mux15~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~53 .lut_mask = 16'h8000;
defparam \slc|d0|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~21 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~21_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][5]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][5]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[6][5]~q ),
	.datac(\slc|d0|Register_File|registers[4][5]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~21 .lut_mask = 16'hEE50;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~22 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~22_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[5]~21_combout  & ((\slc|d0|Register_File|registers[7][5]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[5]~21_combout  & (\slc|d0|Register_File|registers[5][5]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[5]~21_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[5][5]~q ),
	.datac(\slc|d0|Register_File|registers[7][5]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~21_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~22 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~23 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~23_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][5]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][5]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[0][5]~q ),
	.datad(\slc|d0|Register_File|registers[1][5]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~23 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~24 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~24_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[5]~23_combout  & (\slc|d0|Register_File|registers[3][5]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[5]~23_combout  & ((\slc|d0|Register_File|registers[2][5]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[5]~23_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[3][5]~q ),
	.datac(\slc|d0|Register_File|registers[2][5]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~23_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~24 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[5]~25 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[5]~25_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[5]~22_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[5]~24_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[5]~22_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~24_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[5]~25 .lut_mask = 16'h3120;
defparam \slc|d0|SR2_Mult|Out_Mux[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~54 (
// Equation(s):
// \slc|d0|Add0~54_combout  = (\slc|d0|Add0~53_combout ) # ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ))))

	.dataa(\slc|d0|Add0~53_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~54 .lut_mask = 16'hFAEA;
defparam \slc|d0|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~4 (
// Equation(s):
// \slc|d0|Add0~4_combout  = (!\slc|d0|IR_Reg|Out [2] & ((\slc|state_controller|WideOr31~4_combout  & (!\slc|d0|Tri_State_Buff|Mux1~2_combout )) # (!\slc|state_controller|WideOr31~4_combout  & ((!\slc|d0|IR_Reg|Out [5])))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|Tri_State_Buff|Mux1~2_combout ),
	.datac(\slc|state_controller|WideOr31~4_combout ),
	.datad(\slc|d0|IR_Reg|Out [5]),
	.cin(gnd),
	.combout(\slc|d0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~4 .lut_mask = 16'h1015;
defparam \slc|d0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N17
dffeas \slc|d0|Register_File|registers[3][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \slc|d0|Register_File|registers[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \slc|d0|Register_File|registers[0][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~18 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~18_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][4]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][4]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[1][4]~q ),
	.datad(\slc|d0|Register_File|registers[0][4]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~18 .lut_mask = 16'hD9C8;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \slc|d0|Register_File|registers[2][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~19 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~19_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[4]~18_combout  & (\slc|d0|Register_File|registers[3][4]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[4]~18_combout  & ((\slc|d0|Register_File|registers[2][4]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[4]~18_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][4]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~18_combout ),
	.datad(\slc|d0|Register_File|registers[2][4]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~19 .lut_mask = 16'hBCB0;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~0 (
// Equation(s):
// \slc|d0|Add0~0_combout  = (\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_5~q ) # (\slc|state_controller|State.S_9~q ))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|state_controller|State.S_5~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_9~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~0 .lut_mask = 16'hFFEE;
defparam \slc|d0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~1 (
// Equation(s):
// \slc|d0|Add0~1_combout  = (\slc|d0|IR_Reg|Out [2] & ((\slc|state_controller|State.S_1~q ) # ((\slc|state_controller|State.S_12~q ) # (\slc|d0|Add0~0_combout ))))

	.dataa(\slc|state_controller|State.S_1~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|IR_Reg|Out [2]),
	.datad(\slc|d0|Add0~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~1 .lut_mask = 16'hF0E0;
defparam \slc|d0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~2 (
// Equation(s):
// \slc|d0|Add0~2_combout  = (\slc|state_controller|WideOr31~4_combout  & (((\slc|d0|Tri_State_Buff|Mux1~2_combout  & \slc|d0|ADDR2_Mult|Mux15~0_combout )))) # (!\slc|state_controller|WideOr31~4_combout  & (\slc|d0|IR_Reg|Out [5]))

	.dataa(\slc|d0|IR_Reg|Out [5]),
	.datab(\slc|d0|Tri_State_Buff|Mux1~2_combout ),
	.datac(\slc|state_controller|WideOr31~4_combout ),
	.datad(\slc|d0|ADDR2_Mult|Mux15~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~2 .lut_mask = 16'hCA0A;
defparam \slc|d0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N31
dffeas \slc|d0|Register_File|registers[7][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[5][4]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[5][4]~feeder_combout  = \slc|d0|MDR_Reg|Out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][4]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \slc|d0|Register_File|registers[5][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N5
dffeas \slc|d0|Register_File|registers[6][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \slc|d0|Register_File|registers[4][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][4] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~16 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~16_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][4]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][4]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[6][4]~q ),
	.datac(\slc|d0|Register_File|registers[4][4]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~16 .lut_mask = 16'hEE50;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[4]~17 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[4]~17_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[4]~16_combout  & (\slc|d0|Register_File|registers[7][4]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[4]~16_combout  & ((\slc|d0|Register_File|registers[5][4]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[4]~16_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][4]~q ),
	.datab(\slc|d0|Register_File|registers[5][4]~q ),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[4]~16_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[4]~17 .lut_mask = 16'hAFC0;
defparam \slc|d0|SR2_Mult|Out_Mux[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~43 (
// Equation(s):
// \slc|d0|Add0~43_combout  = (\slc|d0|Add0~2_combout  & (((\slc|d0|IR_Reg|Out [4])))) # (!\slc|d0|Add0~2_combout  & (\slc|d0|Add0~1_combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ))))

	.dataa(\slc|d0|Add0~1_combout ),
	.datab(\slc|d0|IR_Reg|Out [4]),
	.datac(\slc|d0|Add0~2_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~43 .lut_mask = 16'hCAC0;
defparam \slc|d0|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~44 (
// Equation(s):
// \slc|d0|Add0~44_combout  = (\slc|d0|Add0~43_combout ) # ((\slc|d0|Add0~4_combout  & \slc|d0|SR2_Mult|Out_Mux[4]~19_combout ))

	.dataa(\slc|d0|Add0~4_combout ),
	.datab(gnd),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ),
	.datad(\slc|d0|Add0~43_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~44 .lut_mask = 16'hFFA0;
defparam \slc|d0|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux11~2 (
// Equation(s):
// \slc|d0|Register_File|Mux11~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[1][4]~q ) # ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (((\slc|d0|Register_File|registers[0][4]~q  & !\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ))))

	.dataa(\slc|d0|Register_File|registers[1][4]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[0][4]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux11~2 .lut_mask = 16'hCCB8;
defparam \slc|d0|Register_File|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux11~3 (
// Equation(s):
// \slc|d0|Register_File|Mux11~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux11~2_combout  & (\slc|d0|Register_File|registers[3][4]~q )) # (!\slc|d0|Register_File|Mux11~2_combout  & 
// ((\slc|d0|Register_File|registers[2][4]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux11~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][4]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[2][4]~q ),
	.datad(\slc|d0|Register_File|Mux11~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux11~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux11~0 (
// Equation(s):
// \slc|d0|Register_File|Mux11~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|registers[6][4]~q ) # (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[4][4]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[4][4]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[6][4]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux11~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|Register_File|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux11~1 (
// Equation(s):
// \slc|d0|Register_File|Mux11~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux11~0_combout  & (\slc|d0|Register_File|registers[7][4]~q )) # (!\slc|d0|Register_File|Mux11~0_combout  & 
// ((\slc|d0|Register_File|registers[5][4]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux11~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][4]~q ),
	.datab(\slc|d0|Register_File|registers[5][4]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datad(\slc|d0|Register_File|Mux11~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux11~1 .lut_mask = 16'hAFC0;
defparam \slc|d0|Register_File|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux11~4 (
// Equation(s):
// \slc|d0|Register_File|Mux11~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux11~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux11~3_combout ))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux11~3_combout ),
	.datad(\slc|d0|Register_File|Mux11~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux11~4 .lut_mask = 16'hFA50;
defparam \slc|d0|Register_File|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~45 (
// Equation(s):
// \slc|d0|Add0~45_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux11~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux11~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [4]))))

	.dataa(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|PC_Reg|Out [4]),
	.datad(\slc|d0|Register_File|Mux11~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~45 .lut_mask = 16'hFE10;
defparam \slc|d0|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \slc|d0|Register_File|registers[3][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \slc|d0|Register_File|registers[2][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \slc|d0|Register_File|registers[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[0][3]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[0][3]~feeder_combout  = \slc|d0|MDR_Reg|Out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][3]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \slc|d0|Register_File|registers[0][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~14 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~14_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][3]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][3]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[1][3]~q ),
	.datad(\slc|d0|Register_File|registers[0][3]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~14 .lut_mask = 16'hD9C8;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~15 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~15_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[3]~14_combout  & (\slc|d0|Register_File|registers[3][3]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[3]~14_combout  & ((\slc|d0|Register_File|registers[2][3]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[3]~14_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[3][3]~q ),
	.datac(\slc|d0|Register_File|registers[2][3]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[3]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~15 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \slc|d0|Register_File|registers[7][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \slc|d0|Register_File|registers[5][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \slc|d0|Register_File|registers[4][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[6][3]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[6][3]~feeder_combout  = \slc|d0|MDR_Reg|Out[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \slc|d0|Register_File|registers[6][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][3] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~12 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~12_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][3]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][3]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][3]~q ),
	.datad(\slc|d0|Register_File|registers[6][3]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~12 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[3]~13 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[3]~13_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[3]~12_combout  & (\slc|d0|Register_File|registers[7][3]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[3]~12_combout  & ((\slc|d0|Register_File|registers[5][3]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[3]~12_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[7][3]~q ),
	.datac(\slc|d0|Register_File|registers[5][3]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[3]~12_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[3]~13 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~33 (
// Equation(s):
// \slc|d0|Add0~33_combout  = (\slc|d0|Add0~2_combout  & (((\slc|d0|IR_Reg|Out [3])))) # (!\slc|d0|Add0~2_combout  & (\slc|d0|Add0~1_combout  & ((\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ))))

	.dataa(\slc|d0|Add0~1_combout ),
	.datab(\slc|d0|IR_Reg|Out [3]),
	.datac(\slc|d0|Add0~2_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~33 .lut_mask = 16'hCAC0;
defparam \slc|d0|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~34 (
// Equation(s):
// \slc|d0|Add0~34_combout  = (\slc|d0|Add0~33_combout ) # ((\slc|d0|Add0~4_combout  & \slc|d0|SR2_Mult|Out_Mux[3]~15_combout ))

	.dataa(\slc|d0|Add0~4_combout ),
	.datab(gnd),
	.datac(\slc|d0|SR2_Mult|Out_Mux[3]~15_combout ),
	.datad(\slc|d0|Add0~33_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~34 .lut_mask = 16'hFFA0;
defparam \slc|d0|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux12~0 (
// Equation(s):
// \slc|d0|Register_File|Mux12~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[6][3]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|registers[4][3]~q )))))

	.dataa(\slc|d0|Register_File|registers[6][3]~q ),
	.datab(\slc|d0|Register_File|registers[4][3]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux12~0 .lut_mask = 16'hFA0C;
defparam \slc|d0|Register_File|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux12~1 (
// Equation(s):
// \slc|d0|Register_File|Mux12~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux12~0_combout  & (\slc|d0|Register_File|registers[7][3]~q )) # (!\slc|d0|Register_File|Mux12~0_combout  & 
// ((\slc|d0|Register_File|registers[5][3]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux12~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[7][3]~q ),
	.datac(\slc|d0|Register_File|registers[5][3]~q ),
	.datad(\slc|d0|Register_File|Mux12~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux12~1 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux12~2 (
// Equation(s):
// \slc|d0|Register_File|Mux12~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][3]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][3]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][3]~q ),
	.datab(\slc|d0|Register_File|registers[1][3]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux12~2 .lut_mask = 16'hFC0A;
defparam \slc|d0|Register_File|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux12~3 (
// Equation(s):
// \slc|d0|Register_File|Mux12~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux12~2_combout  & (\slc|d0|Register_File|registers[3][3]~q )) # (!\slc|d0|Register_File|Mux12~2_combout  & 
// ((\slc|d0|Register_File|registers[2][3]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux12~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[3][3]~q ),
	.datac(\slc|d0|Register_File|registers[2][3]~q ),
	.datad(\slc|d0|Register_File|Mux12~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux12~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux12~4 (
// Equation(s):
// \slc|d0|Register_File|Mux12~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux12~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux12~3_combout )))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|Register_File|Mux12~1_combout ),
	.datad(\slc|d0|Register_File|Mux12~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux12~4 .lut_mask = 16'hF5A0;
defparam \slc|d0|Register_File|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~35 (
// Equation(s):
// \slc|d0|Add0~35_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux12~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux12~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [3]))))

	.dataa(\slc|d0|PC_Reg|Out [3]),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|d0|Register_File|Mux12~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~35 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \slc|d0|Register_File|registers[3][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \slc|d0|Register_File|registers[2][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[0][2]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[0][2]~feeder_combout  = \slc|d0|MDR_Reg|Out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][2]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \slc|d0|Register_File|registers[0][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \slc|d0|Register_File|registers[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux13~2 (
// Equation(s):
// \slc|d0|Register_File|Mux13~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][2]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][2]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][2]~q ),
	.datab(\slc|d0|Register_File|registers[1][2]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux13~2 .lut_mask = 16'hFC0A;
defparam \slc|d0|Register_File|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux13~3 (
// Equation(s):
// \slc|d0|Register_File|Mux13~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux13~2_combout  & (\slc|d0|Register_File|registers[3][2]~q )) # (!\slc|d0|Register_File|Mux13~2_combout  & 
// ((\slc|d0|Register_File|registers[2][2]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux13~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][2]~q ),
	.datab(\slc|d0|Register_File|registers[2][2]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|Register_File|Mux13~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux13~3 .lut_mask = 16'hAFC0;
defparam \slc|d0|Register_File|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \slc|d0|Register_File|registers[7][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \slc|d0|Register_File|registers[4][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \slc|d0|Register_File|registers[6][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux13~0 (
// Equation(s):
// \slc|d0|Register_File|Mux13~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][2]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][2]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[4][2]~q ),
	.datac(\slc|d0|Register_File|registers[6][2]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux13~0 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \slc|d0|Register_File|registers[5][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][2] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux13~1 (
// Equation(s):
// \slc|d0|Register_File|Mux13~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux13~0_combout  & (\slc|d0|Register_File|registers[7][2]~q )) # (!\slc|d0|Register_File|Mux13~0_combout  & 
// ((\slc|d0|Register_File|registers[5][2]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux13~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[7][2]~q ),
	.datac(\slc|d0|Register_File|Mux13~0_combout ),
	.datad(\slc|d0|Register_File|registers[5][2]~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux13~1 .lut_mask = 16'hDAD0;
defparam \slc|d0|Register_File|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux13~4 (
// Equation(s):
// \slc|d0|Register_File|Mux13~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux13~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux13~3_combout ))

	.dataa(gnd),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(\slc|d0|Register_File|Mux13~3_combout ),
	.datad(\slc|d0|Register_File|Mux13~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux13~4 .lut_mask = 16'hFC30;
defparam \slc|d0|Register_File|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~26 (
// Equation(s):
// \slc|d0|Add0~26_combout  = (\slc|d0|PC_Reg|Out[12]~16_combout  & (((\slc|d0|Register_File|Mux13~4_combout )))) # (!\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|Register_File|Mux13~4_combout ))) # 
// (!\slc|state_controller|WideOr31~combout  & (\slc|d0|PC_Reg|Out [2]))))

	.dataa(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datab(\slc|d0|PC_Reg|Out [2]),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Register_File|Mux13~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~26 .lut_mask = 16'hFE04;
defparam \slc|d0|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~8 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~8_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][2]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][2]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[1][2]~q ),
	.datad(\slc|d0|Register_File|registers[0][2]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~8 .lut_mask = 16'hD9C8;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~9 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~9_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[2]~8_combout  & ((\slc|d0|Register_File|registers[3][2]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[2]~8_combout  & (\slc|d0|Register_File|registers[2][2]~q )))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[2]~8_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][2]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[3][2]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[2]~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~9 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~10 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~10_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][2]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][2]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][2]~q ),
	.datad(\slc|d0|Register_File|registers[6][2]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~10 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[2]~11 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[2]~11_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[2]~10_combout  & (\slc|d0|Register_File|registers[7][2]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[2]~10_combout  & ((\slc|d0|Register_File|registers[5][2]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[2]~10_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[7][2]~q ),
	.datac(\slc|d0|Register_File|registers[5][2]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[2]~10_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[2]~11 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~24 (
// Equation(s):
// \slc|d0|Add0~24_combout  = (\slc|d0|IR_Reg|Out [2] & ((\slc|d0|Add0~2_combout ) # ((\slc|d0|Add0~1_combout  & \slc|d0|SR2_Mult|Out_Mux[2]~11_combout )))) # (!\slc|d0|IR_Reg|Out [2] & (((\slc|d0|Add0~1_combout  & \slc|d0|SR2_Mult|Out_Mux[2]~11_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|Add0~2_combout ),
	.datac(\slc|d0|Add0~1_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[2]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~24 .lut_mask = 16'hF888;
defparam \slc|d0|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~25 (
// Equation(s):
// \slc|d0|Add0~25_combout  = (\slc|d0|Add0~24_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[2]~9_combout  & \slc|d0|Add0~4_combout ))

	.dataa(gnd),
	.datab(\slc|d0|SR2_Mult|Out_Mux[2]~9_combout ),
	.datac(\slc|d0|Add0~4_combout ),
	.datad(\slc|d0|Add0~24_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~25 .lut_mask = 16'hFFC0;
defparam \slc|d0|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \slc|d0|Register_File|registers[3][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N15
dffeas \slc|d0|Register_File|registers[2][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N9
dffeas \slc|d0|Register_File|registers[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \slc|d0|Register_File|registers[0][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~6 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~6_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][1]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][1]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[1][1]~q ),
	.datad(\slc|d0|Register_File|registers[0][1]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~6 .lut_mask = 16'hD9C8;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~7 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~7_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[1]~6_combout  & (\slc|d0|Register_File|registers[3][1]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[1]~6_combout  & ((\slc|d0|Register_File|registers[2][1]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[1]~6_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][1]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[2][1]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~7 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \slc|d0|Register_File|registers[5][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \slc|d0|Register_File|registers[7][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \slc|d0|Register_File|registers[4][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[6][1]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[6][1]~feeder_combout  = \slc|d0|MDR_Reg|Out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \slc|d0|Register_File|registers[6][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][1] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~4 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~4_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][1]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][1]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][1]~q ),
	.datad(\slc|d0|Register_File|registers[6][1]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~4 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[1]~5 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[1]~5_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[1]~4_combout  & ((\slc|d0|Register_File|registers[7][1]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[1]~4_combout  & (\slc|d0|Register_File|registers[5][1]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[1]~4_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][1]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[7][1]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[1]~5 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~14 (
// Equation(s):
// \slc|d0|Add0~14_combout  = (\slc|d0|Add0~2_combout  & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|Add0~2_combout  & (\slc|d0|Add0~1_combout  & ((\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ))))

	.dataa(\slc|d0|Add0~1_combout ),
	.datab(\slc|d0|Add0~2_combout ),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~14 .lut_mask = 16'hE2C0;
defparam \slc|d0|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~15 (
// Equation(s):
// \slc|d0|Add0~15_combout  = (\slc|d0|Add0~14_combout ) # ((\slc|d0|Add0~4_combout  & \slc|d0|SR2_Mult|Out_Mux[1]~7_combout ))

	.dataa(\slc|d0|Add0~4_combout ),
	.datab(gnd),
	.datac(\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ),
	.datad(\slc|d0|Add0~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~15 .lut_mask = 16'hFFA0;
defparam \slc|d0|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux14~2 (
// Equation(s):
// \slc|d0|Register_File|Mux14~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[1][1]~q ) # ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (((\slc|d0|Register_File|registers[0][1]~q  & !\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ))))

	.dataa(\slc|d0|Register_File|registers[1][1]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[0][1]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux14~2 .lut_mask = 16'hCCB8;
defparam \slc|d0|Register_File|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux14~3 (
// Equation(s):
// \slc|d0|Register_File|Mux14~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux14~2_combout  & (\slc|d0|Register_File|registers[3][1]~q )) # (!\slc|d0|Register_File|Mux14~2_combout  & 
// ((\slc|d0|Register_File|registers[2][1]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux14~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][1]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[2][1]~q ),
	.datad(\slc|d0|Register_File|Mux14~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux14~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux14~0 (
// Equation(s):
// \slc|d0|Register_File|Mux14~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// (\slc|d0|Register_File|registers[6][1]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|registers[4][1]~q )))))

	.dataa(\slc|d0|Register_File|registers[6][1]~q ),
	.datab(\slc|d0|Register_File|registers[4][1]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux14~0 .lut_mask = 16'hFA0C;
defparam \slc|d0|Register_File|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux14~1 (
// Equation(s):
// \slc|d0|Register_File|Mux14~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux14~0_combout  & (\slc|d0|Register_File|registers[7][1]~q )) # (!\slc|d0|Register_File|Mux14~0_combout  & 
// ((\slc|d0|Register_File|registers[5][1]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux14~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][1]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][1]~q ),
	.datad(\slc|d0|Register_File|Mux14~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux14~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux14~4 (
// Equation(s):
// \slc|d0|Register_File|Mux14~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux14~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(\slc|d0|Register_File|Mux14~3_combout ),
	.datad(\slc|d0|Register_File|Mux14~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux14~4 .lut_mask = 16'hFC30;
defparam \slc|d0|Register_File|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~16 (
// Equation(s):
// \slc|d0|Add0~16_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux14~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux14~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [1]))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|PC_Reg|Out [1]),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|d0|Register_File|Mux14~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~16 .lut_mask = 16'hFE04;
defparam \slc|d0|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \slc|d0|Register_File|registers[3][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \slc|d0|Register_File|registers[2][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \slc|d0|Register_File|registers[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \slc|d0|Register_File|registers[0][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~2 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~2_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][0]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][0]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[1][0]~q ),
	.datad(\slc|d0|Register_File|registers[0][0]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~2 .lut_mask = 16'hD9C8;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~3 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~3_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[0]~2_combout  & (\slc|d0|Register_File|registers[3][0]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[0]~2_combout  & ((\slc|d0|Register_File|registers[2][0]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[0]~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][0]~q ),
	.datab(\slc|d0|Register_File|registers[2][0]~q ),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|SR2_Mult|Out_Mux[0]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~3 .lut_mask = 16'hAFC0;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[7][0]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[7][0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][0]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \slc|d0|Register_File|registers[7][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \slc|d0|Register_File|registers[5][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[4][0]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[4][0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \slc|d0|Register_File|registers[4][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \slc|d0|Register_File|registers[6][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][0] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~0 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~0_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & ((\slc|d0|Register_File|registers[6][0]~q ))) # (!\slc|d0|IR_Reg|Out [1] & 
// (\slc|d0|Register_File|registers[4][0]~q ))))

	.dataa(\slc|d0|Register_File|registers[4][0]~q ),
	.datab(\slc|d0|Register_File|registers[6][0]~q ),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~0 .lut_mask = 16'hFC0A;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[0]~1 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[0]~1_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[7][0]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[5][0]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[7][0]~q ),
	.datac(\slc|d0|Register_File|registers[5][0]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[0]~1 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~3 (
// Equation(s):
// \slc|d0|Add0~3_combout  = (\slc|d0|Add0~2_combout  & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|Add0~2_combout  & (((\slc|d0|Add0~1_combout  & \slc|d0|SR2_Mult|Out_Mux[0]~1_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Add0~2_combout ),
	.datac(\slc|d0|Add0~1_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~3 .lut_mask = 16'hB888;
defparam \slc|d0|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~5 (
// Equation(s):
// \slc|d0|Add0~5_combout  = (\slc|d0|Add0~3_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[0]~3_combout  & \slc|d0|Add0~4_combout ))

	.dataa(gnd),
	.datab(\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ),
	.datac(\slc|d0|Add0~4_combout ),
	.datad(\slc|d0|Add0~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~5 .lut_mask = 16'hFFC0;
defparam \slc|d0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~6 (
// Equation(s):
// \slc|d0|Add0~6_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux15~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux15~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [0]))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|PC_Reg|Out [0]),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|d0|Register_File|Mux15~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~6 .lut_mask = 16'hFE04;
defparam \slc|d0|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~7 (
// Equation(s):
// \slc|d0|Add0~7_combout  = (\slc|d0|Add0~5_combout  & (\slc|d0|Add0~6_combout  $ (VCC))) # (!\slc|d0|Add0~5_combout  & (\slc|d0|Add0~6_combout  & VCC))
// \slc|d0|Add0~8  = CARRY((\slc|d0|Add0~5_combout  & \slc|d0|Add0~6_combout ))

	.dataa(\slc|d0|Add0~5_combout ),
	.datab(\slc|d0|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|Add0~7_combout ),
	.cout(\slc|d0|Add0~8 ));
// synopsys translate_off
defparam \slc|d0|Add0~7 .lut_mask = 16'h6688;
defparam \slc|d0|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~17 (
// Equation(s):
// \slc|d0|Add0~17_combout  = (\slc|d0|Add0~15_combout  & ((\slc|d0|Add0~16_combout  & (\slc|d0|Add0~8  & VCC)) # (!\slc|d0|Add0~16_combout  & (!\slc|d0|Add0~8 )))) # (!\slc|d0|Add0~15_combout  & ((\slc|d0|Add0~16_combout  & (!\slc|d0|Add0~8 )) # 
// (!\slc|d0|Add0~16_combout  & ((\slc|d0|Add0~8 ) # (GND)))))
// \slc|d0|Add0~18  = CARRY((\slc|d0|Add0~15_combout  & (!\slc|d0|Add0~16_combout  & !\slc|d0|Add0~8 )) # (!\slc|d0|Add0~15_combout  & ((!\slc|d0|Add0~8 ) # (!\slc|d0|Add0~16_combout ))))

	.dataa(\slc|d0|Add0~15_combout ),
	.datab(\slc|d0|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~8 ),
	.combout(\slc|d0|Add0~17_combout ),
	.cout(\slc|d0|Add0~18 ));
// synopsys translate_off
defparam \slc|d0|Add0~17 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~27 (
// Equation(s):
// \slc|d0|Add0~27_combout  = ((\slc|d0|Add0~26_combout  $ (\slc|d0|Add0~25_combout  $ (!\slc|d0|Add0~18 )))) # (GND)
// \slc|d0|Add0~28  = CARRY((\slc|d0|Add0~26_combout  & ((\slc|d0|Add0~25_combout ) # (!\slc|d0|Add0~18 ))) # (!\slc|d0|Add0~26_combout  & (\slc|d0|Add0~25_combout  & !\slc|d0|Add0~18 )))

	.dataa(\slc|d0|Add0~26_combout ),
	.datab(\slc|d0|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~18 ),
	.combout(\slc|d0|Add0~27_combout ),
	.cout(\slc|d0|Add0~28 ));
// synopsys translate_off
defparam \slc|d0|Add0~27 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~36 (
// Equation(s):
// \slc|d0|Add0~36_combout  = (\slc|d0|Add0~34_combout  & ((\slc|d0|Add0~35_combout  & (\slc|d0|Add0~28  & VCC)) # (!\slc|d0|Add0~35_combout  & (!\slc|d0|Add0~28 )))) # (!\slc|d0|Add0~34_combout  & ((\slc|d0|Add0~35_combout  & (!\slc|d0|Add0~28 )) # 
// (!\slc|d0|Add0~35_combout  & ((\slc|d0|Add0~28 ) # (GND)))))
// \slc|d0|Add0~37  = CARRY((\slc|d0|Add0~34_combout  & (!\slc|d0|Add0~35_combout  & !\slc|d0|Add0~28 )) # (!\slc|d0|Add0~34_combout  & ((!\slc|d0|Add0~28 ) # (!\slc|d0|Add0~35_combout ))))

	.dataa(\slc|d0|Add0~34_combout ),
	.datab(\slc|d0|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~28 ),
	.combout(\slc|d0|Add0~36_combout ),
	.cout(\slc|d0|Add0~37 ));
// synopsys translate_off
defparam \slc|d0|Add0~36 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~46 (
// Equation(s):
// \slc|d0|Add0~46_combout  = ((\slc|d0|Add0~44_combout  $ (\slc|d0|Add0~45_combout  $ (!\slc|d0|Add0~37 )))) # (GND)
// \slc|d0|Add0~47  = CARRY((\slc|d0|Add0~44_combout  & ((\slc|d0|Add0~45_combout ) # (!\slc|d0|Add0~37 ))) # (!\slc|d0|Add0~44_combout  & (\slc|d0|Add0~45_combout  & !\slc|d0|Add0~37 )))

	.dataa(\slc|d0|Add0~44_combout ),
	.datab(\slc|d0|Add0~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~37 ),
	.combout(\slc|d0|Add0~46_combout ),
	.cout(\slc|d0|Add0~47 ));
// synopsys translate_off
defparam \slc|d0|Add0~46 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~56 (
// Equation(s):
// \slc|d0|Add0~56_combout  = (\slc|d0|Add0~55_combout  & ((\slc|d0|Add0~54_combout  & (\slc|d0|Add0~47  & VCC)) # (!\slc|d0|Add0~54_combout  & (!\slc|d0|Add0~47 )))) # (!\slc|d0|Add0~55_combout  & ((\slc|d0|Add0~54_combout  & (!\slc|d0|Add0~47 )) # 
// (!\slc|d0|Add0~54_combout  & ((\slc|d0|Add0~47 ) # (GND)))))
// \slc|d0|Add0~57  = CARRY((\slc|d0|Add0~55_combout  & (!\slc|d0|Add0~54_combout  & !\slc|d0|Add0~47 )) # (!\slc|d0|Add0~55_combout  & ((!\slc|d0|Add0~47 ) # (!\slc|d0|Add0~54_combout ))))

	.dataa(\slc|d0|Add0~55_combout ),
	.datab(\slc|d0|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~47 ),
	.combout(\slc|d0|Add0~56_combout ),
	.cout(\slc|d0|Add0~57 ));
// synopsys translate_off
defparam \slc|d0|Add0~56 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~64 (
// Equation(s):
// \slc|d0|Add0~64_combout  = ((\slc|d0|Add0~62_combout  $ (\slc|d0|Add0~63_combout  $ (!\slc|d0|Add0~57 )))) # (GND)
// \slc|d0|Add0~65  = CARRY((\slc|d0|Add0~62_combout  & ((\slc|d0|Add0~63_combout ) # (!\slc|d0|Add0~57 ))) # (!\slc|d0|Add0~62_combout  & (\slc|d0|Add0~63_combout  & !\slc|d0|Add0~57 )))

	.dataa(\slc|d0|Add0~62_combout ),
	.datab(\slc|d0|Add0~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~57 ),
	.combout(\slc|d0|Add0~64_combout ),
	.cout(\slc|d0|Add0~65 ));
// synopsys translate_off
defparam \slc|d0|Add0~64 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~72 (
// Equation(s):
// \slc|d0|Add0~72_combout  = (\slc|d0|Add0~70_combout  & ((\slc|d0|Add0~71_combout  & (\slc|d0|Add0~65  & VCC)) # (!\slc|d0|Add0~71_combout  & (!\slc|d0|Add0~65 )))) # (!\slc|d0|Add0~70_combout  & ((\slc|d0|Add0~71_combout  & (!\slc|d0|Add0~65 )) # 
// (!\slc|d0|Add0~71_combout  & ((\slc|d0|Add0~65 ) # (GND)))))
// \slc|d0|Add0~73  = CARRY((\slc|d0|Add0~70_combout  & (!\slc|d0|Add0~71_combout  & !\slc|d0|Add0~65 )) # (!\slc|d0|Add0~70_combout  & ((!\slc|d0|Add0~65 ) # (!\slc|d0|Add0~71_combout ))))

	.dataa(\slc|d0|Add0~70_combout ),
	.datab(\slc|d0|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~65 ),
	.combout(\slc|d0|Add0~72_combout ),
	.cout(\slc|d0|Add0~73 ));
// synopsys translate_off
defparam \slc|d0|Add0~72 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~79 (
// Equation(s):
// \slc|d0|Add0~79_combout  = ((\slc|d0|Add0~77_combout  $ (\slc|d0|Add0~78_combout  $ (!\slc|d0|Add0~73 )))) # (GND)
// \slc|d0|Add0~80  = CARRY((\slc|d0|Add0~77_combout  & ((\slc|d0|Add0~78_combout ) # (!\slc|d0|Add0~73 ))) # (!\slc|d0|Add0~77_combout  & (\slc|d0|Add0~78_combout  & !\slc|d0|Add0~73 )))

	.dataa(\slc|d0|Add0~77_combout ),
	.datab(\slc|d0|Add0~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~73 ),
	.combout(\slc|d0|Add0~79_combout ),
	.cout(\slc|d0|Add0~80 ));
// synopsys translate_off
defparam \slc|d0|Add0~79 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~87 (
// Equation(s):
// \slc|d0|Add0~87_combout  = (\slc|d0|Add0~85_combout  & ((\slc|d0|Add0~86_combout  & (\slc|d0|Add0~80  & VCC)) # (!\slc|d0|Add0~86_combout  & (!\slc|d0|Add0~80 )))) # (!\slc|d0|Add0~85_combout  & ((\slc|d0|Add0~86_combout  & (!\slc|d0|Add0~80 )) # 
// (!\slc|d0|Add0~86_combout  & ((\slc|d0|Add0~80 ) # (GND)))))
// \slc|d0|Add0~88  = CARRY((\slc|d0|Add0~85_combout  & (!\slc|d0|Add0~86_combout  & !\slc|d0|Add0~80 )) # (!\slc|d0|Add0~85_combout  & ((!\slc|d0|Add0~80 ) # (!\slc|d0|Add0~86_combout ))))

	.dataa(\slc|d0|Add0~85_combout ),
	.datab(\slc|d0|Add0~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~80 ),
	.combout(\slc|d0|Add0~87_combout ),
	.cout(\slc|d0|Add0~88 ));
// synopsys translate_off
defparam \slc|d0|Add0~87 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~95 (
// Equation(s):
// \slc|d0|Add0~95_combout  = ((\slc|d0|Add0~93_combout  $ (\slc|d0|Add0~94_combout  $ (!\slc|d0|Add0~88 )))) # (GND)
// \slc|d0|Add0~96  = CARRY((\slc|d0|Add0~93_combout  & ((\slc|d0|Add0~94_combout ) # (!\slc|d0|Add0~88 ))) # (!\slc|d0|Add0~93_combout  & (\slc|d0|Add0~94_combout  & !\slc|d0|Add0~88 )))

	.dataa(\slc|d0|Add0~93_combout ),
	.datab(\slc|d0|Add0~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~88 ),
	.combout(\slc|d0|Add0~95_combout ),
	.cout(\slc|d0|Add0~96 ));
// synopsys translate_off
defparam \slc|d0|Add0~95 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~103 (
// Equation(s):
// \slc|d0|Add0~103_combout  = (\slc|d0|Add0~101_combout  & ((\slc|d0|Add0~102_combout  & (\slc|d0|Add0~96  & VCC)) # (!\slc|d0|Add0~102_combout  & (!\slc|d0|Add0~96 )))) # (!\slc|d0|Add0~101_combout  & ((\slc|d0|Add0~102_combout  & (!\slc|d0|Add0~96 )) # 
// (!\slc|d0|Add0~102_combout  & ((\slc|d0|Add0~96 ) # (GND)))))
// \slc|d0|Add0~104  = CARRY((\slc|d0|Add0~101_combout  & (!\slc|d0|Add0~102_combout  & !\slc|d0|Add0~96 )) # (!\slc|d0|Add0~101_combout  & ((!\slc|d0|Add0~96 ) # (!\slc|d0|Add0~102_combout ))))

	.dataa(\slc|d0|Add0~101_combout ),
	.datab(\slc|d0|Add0~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~96 ),
	.combout(\slc|d0|Add0~103_combout ),
	.cout(\slc|d0|Add0~104 ));
// synopsys translate_off
defparam \slc|d0|Add0~103 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[11]~11 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[11]~11_combout  = (\slc|state_controller|GateMDR~combout  & (((\slc|d0|MDR_Reg|Out[11]~52_combout )))) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out[11]~52_combout  & ((\slc|d0|Add0~103_combout ))) # 
// (!\slc|d0|MDR_Reg|Out[11]~52_combout  & (\slc|d0|MDR_Reg|Out[11]~32_combout ))))

	.dataa(\slc|d0|MDR_Reg|Out[11]~32_combout ),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out[11]~52_combout ),
	.datad(\slc|d0|Add0~103_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[11]~11 .lut_mask = 16'hF2C2;
defparam \slc|d0|MDR_Reg|Out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[11]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[11]~feeder_combout  = \slc|d0|MDR_Reg|Out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[11]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[12]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[12]~feeder_combout  = \slc|d0|MDR_Reg|Out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[12]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
fiftyfivenm_lcell_comb \instaRam|WideOr2~0 (
// Equation(s):
// \instaRam|WideOr2~0_combout  = (\instaRam|Equal131~0_combout  & ((\instaRam|Equal1~6_combout ) # ((!\instaRam|address [2] & \instaRam|Equal17~4_combout ))))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal131~0_combout ),
	.datac(\instaRam|Equal17~4_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr2~0 .lut_mask = 16'hCC40;
defparam \instaRam|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
fiftyfivenm_lcell_comb \instaRam|WideOr1~5 (
// Equation(s):
// \instaRam|WideOr1~5_combout  = (\instaRam|WideOr4~1_combout  & (\instaRam|WideOr7~11_combout  & (\instaRam|WideOr1~4_combout  & \instaRam|WideOr7~7_combout )))

	.dataa(\instaRam|WideOr4~1_combout ),
	.datab(\instaRam|WideOr7~11_combout ),
	.datac(\instaRam|WideOr1~4_combout ),
	.datad(\instaRam|WideOr7~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~5 .lut_mask = 16'h8000;
defparam \instaRam|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[13]~40 (
// Equation(s):
// \Data_to_SRAM[13]~40_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_Reg|Out [13])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr2~0_combout ) # ((!\instaRam|WideOr1~5_combout ))))

	.dataa(\instaRam|WideOr2~0_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|MDR_Reg|Out [13]),
	.datad(\instaRam|WideOr1~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[13]~40 .lut_mask = 16'hE2F3;
defparam \Data_to_SRAM[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[14]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[14]~feeder_combout  = \slc|d0|MDR_Reg|Out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[14]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
fiftyfivenm_lcell_comb \instaRam|WideOr0~12 (
// Equation(s):
// \instaRam|WideOr0~12_combout  = (\instaRam|WideNor0~21_combout  & (\instaRam|WideOr0~4_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal31~0_combout ))))

	.dataa(\instaRam|WideNor0~21_combout ),
	.datab(\instaRam|Equal31~0_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~12 .lut_mask = 16'h2A00;
defparam \instaRam|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
fiftyfivenm_lcell_comb \instaRam|WideOr0~13 (
// Equation(s):
// \instaRam|WideOr0~13_combout  = ((\instaRam|Equal1~5_combout  & ((\instaRam|Equal31~0_combout ) # (\instaRam|Equal29~0_combout )))) # (!\instaRam|WideOr0~11_combout )

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal31~0_combout ),
	.datac(\instaRam|WideOr0~11_combout ),
	.datad(\instaRam|Equal29~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~13 .lut_mask = 16'hAF8F;
defparam \instaRam|WideOr0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
fiftyfivenm_lcell_comb \instaRam|Equal7~0 (
// Equation(s):
// \instaRam|Equal7~0_combout  = (\instaRam|address [1] & (\instaRam|Equal1~5_combout  & (\instaRam|Equal1~4_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal7~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
fiftyfivenm_lcell_comb \instaRam|Equal23~4 (
// Equation(s):
// \instaRam|Equal23~4_combout  = (\instaRam|address [2] & (\instaRam|Equal1~4_combout  & (\instaRam|Equal17~4_combout  & \instaRam|address [1])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|Equal17~4_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal23~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal23~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
fiftyfivenm_lcell_comb \instaRam|WideOr0~8 (
// Equation(s):
// \instaRam|WideOr0~8_combout  = (\instaRam|Equal22~0_combout  & (!\instaRam|Equal1~5_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal23~4_combout )))) # (!\instaRam|Equal22~0_combout  & (((!\instaRam|Equal49~0_combout ) # 
// (!\instaRam|Equal23~4_combout ))))

	.dataa(\instaRam|Equal22~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal23~4_combout ),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~8 .lut_mask = 16'h0777;
defparam \instaRam|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
fiftyfivenm_lcell_comb \instaRam|WideOr0~9 (
// Equation(s):
// \instaRam|WideOr0~9_combout  = (\instaRam|Equal105~0_combout  & (!\instaRam|Equal16~0_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal9~0_combout )))) # (!\instaRam|Equal105~0_combout  & (((!\instaRam|Equal12~0_combout )) # 
// (!\instaRam|Equal9~0_combout )))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal9~0_combout ),
	.datac(\instaRam|Equal16~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~9 .lut_mask = 16'h135F;
defparam \instaRam|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
fiftyfivenm_lcell_comb \instaRam|WideOr0~10 (
// Equation(s):
// \instaRam|WideOr0~10_combout  = (!\instaRam|Equal7~0_combout  & (\instaRam|WideOr0~8_combout  & (\instaRam|WideOr0~7_combout  & \instaRam|WideOr0~9_combout )))

	.dataa(\instaRam|Equal7~0_combout ),
	.datab(\instaRam|WideOr0~8_combout ),
	.datac(\instaRam|WideOr0~7_combout ),
	.datad(\instaRam|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~10 .lut_mask = 16'h4000;
defparam \instaRam|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
fiftyfivenm_lcell_comb \instaRam|WideOr0~14 (
// Equation(s):
// \instaRam|WideOr0~14_combout  = (\instaRam|Equal174~0_combout ) # (((\instaRam|WideOr0~13_combout ) # (!\instaRam|WideOr0~10_combout )) # (!\instaRam|WideOr0~15_combout ))

	.dataa(\instaRam|Equal174~0_combout ),
	.datab(\instaRam|WideOr0~15_combout ),
	.datac(\instaRam|WideOr0~13_combout ),
	.datad(\instaRam|WideOr0~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~14 .lut_mask = 16'hFBFF;
defparam \instaRam|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~42 (
// Equation(s):
// \Data_to_SRAM[15]~42_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_Reg|Out [15])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr0~14_combout )) # (!\instaRam|WideOr0~12_combout )))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|WideOr0~12_combout ),
	.datac(\slc|d0|MDR_Reg|Out [15]),
	.datad(\instaRam|WideOr0~14_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~42 .lut_mask = 16'hF5B1;
defparam \Data_to_SRAM[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\WE~0_combout ),
	.portare(\slc|state_controller|WideOr26~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\Data_to_SRAM[15]~42_combout ,\Data_to_SRAM[14]~41_combout ,\Data_to_SRAM[13]~40_combout ,\Data_to_SRAM[12]~39_combout ,\Data_to_SRAM[11]~35_combout ,\Data_to_SRAM[10]~34_combout ,\Data_to_SRAM[9]~33_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[15]~50 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[15]~50_combout  = (\Reset_ah~combout ) # ((\slc|state_controller|WideOr26~combout  & ((\slc|memory_subsystem|Equal0~4_combout ) # (\slc|state_controller|WideOr35~0_combout ))))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\slc|state_controller|WideOr26~combout ),
	.datac(\slc|state_controller|WideOr35~0_combout ),
	.datad(\Reset_ah~combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15]~50 .lut_mask = 16'hFFC8;
defparam \slc|d0|MDR_Reg|Out[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \slc|d0|MDR_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[14]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[15]~50_combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~10 (
// Equation(s):
// \instaRam|WideNor0~10_combout  = (\instaRam|WideOr7~2_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal131~0_combout )))

	.dataa(gnd),
	.datab(\instaRam|Equal131~0_combout ),
	.datac(\instaRam|WideOr7~2_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~10 .lut_mask = 16'h30F0;
defparam \instaRam|WideNor0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
fiftyfivenm_lcell_comb \instaRam|Equal161~0 (
// Equation(s):
// \instaRam|Equal161~0_combout  = (!\instaRam|address [2] & (\instaRam|Equal33~0_combout  & (!\instaRam|address [0] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal161~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal161~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
fiftyfivenm_lcell_comb \instaRam|Equal51~0 (
// Equation(s):
// \instaRam|Equal51~0_combout  = (!\instaRam|address [6] & (\instaRam|Equal17~4_combout  & (\instaRam|address [5] & \instaRam|Equal11~0_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal17~4_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal11~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal51~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal51~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~3 (
// Equation(s):
// \Data_to_SRAM[12]~3_combout  = (!\instaRam|Equal51~0_combout  & (((\instaRam|address [2]) # (!\instaRam|Equal131~0_combout )) # (!\instaRam|Equal17~4_combout )))

	.dataa(\instaRam|Equal17~4_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal131~0_combout ),
	.datad(\instaRam|Equal51~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~3 .lut_mask = 16'h00DF;
defparam \Data_to_SRAM[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~4 (
// Equation(s):
// \Data_to_SRAM[12]~4_combout  = ((!\instaRam|Equal41~0_combout  & !\instaRam|Equal9~0_combout )) # (!\instaRam|Equal13~0_combout )

	.dataa(\instaRam|Equal41~0_combout ),
	.datab(\instaRam|Equal13~0_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~4 .lut_mask = 16'h3737;
defparam \Data_to_SRAM[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
fiftyfivenm_lcell_comb \instaRam|Equal92~4 (
// Equation(s):
// \instaRam|Equal92~4_combout  = (\instaRam|address [6] & (!\instaRam|address [5] & (\instaRam|Equal12~0_combout  & \instaRam|Equal0~0_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal92~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal92~4 .lut_mask = 16'h2000;
defparam \instaRam|Equal92~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~5 (
// Equation(s):
// \Data_to_SRAM[12]~5_combout  = (\Data_to_SRAM[12]~4_combout  & (!\instaRam|Equal92~4_combout  & ((!\instaRam|Equal140~0_combout ) # (!\instaRam|Equal9~1_combout ))))

	.dataa(\instaRam|Equal9~1_combout ),
	.datab(\Data_to_SRAM[12]~4_combout ),
	.datac(\instaRam|Equal92~4_combout ),
	.datad(\instaRam|Equal140~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~5 .lut_mask = 16'h040C;
defparam \Data_to_SRAM[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~6 (
// Equation(s):
// \Data_to_SRAM[12]~6_combout  = (\Data_to_SRAM[12]~3_combout  & (\Data_to_SRAM[12]~5_combout  & ((\instaRam|address [1]) # (!\instaRam|Equal161~0_combout ))))

	.dataa(\instaRam|Equal161~0_combout ),
	.datab(\instaRam|address [1]),
	.datac(\Data_to_SRAM[12]~3_combout ),
	.datad(\Data_to_SRAM[12]~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~6 .lut_mask = 16'hD000;
defparam \Data_to_SRAM[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~11 (
// Equation(s):
// \instaRam|WideNor0~11_combout  = (\instaRam|WideNor0~10_combout  & (\instaRam|WideNor0~9_combout  & (\Data_to_SRAM[12]~6_combout  & \instaRam|WideOr0~10_combout )))

	.dataa(\instaRam|WideNor0~10_combout ),
	.datab(\instaRam|WideNor0~9_combout ),
	.datac(\Data_to_SRAM[12]~6_combout ),
	.datad(\instaRam|WideOr0~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~11 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
fiftyfivenm_lcell_comb \instaRam|WideOr1~6 (
// Equation(s):
// \instaRam|WideOr1~6_combout  = (((!\instaRam|WideOr0~12_combout ) # (!\instaRam|WideNor0~11_combout )) # (!\instaRam|WideOr1~3_combout )) # (!\instaRam|WideOr1~1_combout )

	.dataa(\instaRam|WideOr1~1_combout ),
	.datab(\instaRam|WideOr1~3_combout ),
	.datac(\instaRam|WideNor0~11_combout ),
	.datad(\instaRam|WideOr0~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~6 .lut_mask = 16'h7FFF;
defparam \instaRam|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~41 (
// Equation(s):
// \Data_to_SRAM[14]~41_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [14])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr1~6_combout ) # (!\instaRam|WideOr1~5_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [14]),
	.datac(\instaRam|WideOr1~6_combout ),
	.datad(\instaRam|WideOr1~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~41 .lut_mask = 16'hD8DD;
defparam \Data_to_SRAM[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \slc|d0|MDR_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[12]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[15]~50_combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
fiftyfivenm_lcell_comb \instaRam|Equal175~0 (
// Equation(s):
// \instaRam|Equal175~0_combout  = (\instaRam|address [1] & (\instaRam|Equal41~1_combout  & (\instaRam|address [2] & \instaRam|Equal161~1_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal161~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal175~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal175~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~12 (
// Equation(s):
// \Data_to_SRAM[12]~12_combout  = (!\instaRam|Equal90~2_combout  & ((!\instaRam|Equal13~0_combout ) # (!\instaRam|Equal73~0_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal13~0_combout ),
	.datad(\instaRam|Equal90~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~12 .lut_mask = 16'h005F;
defparam \Data_to_SRAM[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~13 (
// Equation(s):
// \Data_to_SRAM[12]~13_combout  = (!\instaRam|Equal175~0_combout  & (\Data_to_SRAM[12]~12_combout  & ((!\instaRam|Equal22~0_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal175~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal22~0_combout ),
	.datad(\Data_to_SRAM[12]~12_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~13 .lut_mask = 16'h1500;
defparam \Data_to_SRAM[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
fiftyfivenm_lcell_comb \instaRam|Equal14~0 (
// Equation(s):
// \instaRam|Equal14~0_combout  = (\instaRam|Equal3~0_combout  & (\instaRam|Equal9~0_combout  & (\instaRam|Equal2~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|Equal9~0_combout ),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal14~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~36 (
// Equation(s):
// \Data_to_SRAM[12]~36_combout  = (!\instaRam|Equal14~0_combout  & (!\instaRam|Equal81~4_combout  & (\Data_to_SRAM[12]~14_combout  & !\instaRam|Equal97~1_combout )))

	.dataa(\instaRam|Equal14~0_combout ),
	.datab(\instaRam|Equal81~4_combout ),
	.datac(\Data_to_SRAM[12]~14_combout ),
	.datad(\instaRam|Equal97~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~36 .lut_mask = 16'h0010;
defparam \Data_to_SRAM[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~37 (
// Equation(s):
// \Data_to_SRAM[12]~37_combout  = (\Data_to_SRAM[12]~13_combout  & (\instaRam|WideOr6~16_combout  & (\instaRam|WideOr1~0_combout  & \Data_to_SRAM[12]~36_combout )))

	.dataa(\Data_to_SRAM[12]~13_combout ),
	.datab(\instaRam|WideOr6~16_combout ),
	.datac(\instaRam|WideOr1~0_combout ),
	.datad(\Data_to_SRAM[12]~36_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~37 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~38 (
// Equation(s):
// \Data_to_SRAM[12]~38_combout  = (\instaRam|WideOr6~7_combout  & (\instaRam|WideOr10~6_combout  & (\Data_to_SRAM[12]~26_combout  & \Data_to_SRAM[12]~37_combout )))

	.dataa(\instaRam|WideOr6~7_combout ),
	.datab(\instaRam|WideOr10~6_combout ),
	.datac(\Data_to_SRAM[12]~26_combout ),
	.datad(\Data_to_SRAM[12]~37_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~38 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~43 (
// Equation(s):
// \Data_to_SRAM[12]~43_combout  = (!\instaRam|Equal52~0_combout  & (((!\instaRam|Equal22~0_combout ) # (!\instaRam|address [5])) # (!\instaRam|address [6])))

	.dataa(\instaRam|Equal52~0_combout ),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal22~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~43 .lut_mask = 16'h1555;
defparam \Data_to_SRAM[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~9 (
// Equation(s):
// \Data_to_SRAM[12]~9_combout  = (!\instaRam|state.mem_write~q  & (((\instaRam|address [5]) # (!\instaRam|Equal18~0_combout )) # (!\instaRam|address [6])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|Equal18~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~9 .lut_mask = 16'h0D0F;
defparam \Data_to_SRAM[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~10 (
// Equation(s):
// \Data_to_SRAM[12]~10_combout  = (!\instaRam|Equal11~1_combout  & (\Data_to_SRAM[12]~9_combout  & (\instaRam|WideOr12~4_combout  & \instaRam|WideOr14~2_combout )))

	.dataa(\instaRam|Equal11~1_combout ),
	.datab(\Data_to_SRAM[12]~9_combout ),
	.datac(\instaRam|WideOr12~4_combout ),
	.datad(\instaRam|WideOr14~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~10 .lut_mask = 16'h4000;
defparam \Data_to_SRAM[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
fiftyfivenm_lcell_comb \instaRam|Equal38~1 (
// Equation(s):
// \instaRam|Equal38~1_combout  = (!\instaRam|address [4] & (!\instaRam|address [6] & \instaRam|address [5]))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [6]),
	.datac(gnd),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal38~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal38~1 .lut_mask = 16'h1100;
defparam \instaRam|Equal38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~2 (
// Equation(s):
// \instaRam|WideNor0~2_combout  = (\instaRam|Equal38~1_combout  & (!\instaRam|Equal10~2_combout  & ((!\instaRam|Equal33~1_combout ) # (!\instaRam|Equal16~0_combout )))) # (!\instaRam|Equal38~1_combout  & (((!\instaRam|Equal33~1_combout )) # 
// (!\instaRam|Equal16~0_combout )))

	.dataa(\instaRam|Equal38~1_combout ),
	.datab(\instaRam|Equal16~0_combout ),
	.datac(\instaRam|Equal10~2_combout ),
	.datad(\instaRam|Equal33~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~2 .lut_mask = 16'h135F;
defparam \instaRam|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
fiftyfivenm_lcell_comb \instaRam|Equal38~0 (
// Equation(s):
// \instaRam|Equal38~0_combout  = (!\instaRam|address [6] & (\instaRam|Equal33~2_combout  & (\instaRam|Equal6~3_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal33~2_combout ),
	.datac(\instaRam|Equal6~3_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal38~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal38~0 .lut_mask = 16'h0040;
defparam \instaRam|Equal38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~0 (
// Equation(s):
// \instaRam|WideNor0~0_combout  = ((!\instaRam|Equal33~1_combout ) # (!\instaRam|Equal1~4_combout )) # (!\instaRam|address [2])

	.dataa(\instaRam|address [2]),
	.datab(gnd),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|Equal33~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~0 .lut_mask = 16'h5FFF;
defparam \instaRam|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~1 (
// Equation(s):
// \instaRam|WideNor0~1_combout  = (!\instaRam|Equal38~0_combout  & (\instaRam|WideOr6~21_combout  & \instaRam|WideNor0~0_combout ))

	.dataa(\instaRam|Equal38~0_combout ),
	.datab(\instaRam|WideOr6~21_combout ),
	.datac(gnd),
	.datad(\instaRam|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~1 .lut_mask = 16'h4400;
defparam \instaRam|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~3 (
// Equation(s):
// \instaRam|WideNor0~3_combout  = (\instaRam|WideNor0~2_combout  & (\instaRam|WideNor0~1_combout  & ((!\instaRam|Equal41~0_combout ) # (!\instaRam|Equal9~2_combout ))))

	.dataa(\instaRam|Equal9~2_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\instaRam|WideNor0~2_combout ),
	.datad(\instaRam|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~3 .lut_mask = 16'h7000;
defparam \instaRam|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~8 (
// Equation(s):
// \Data_to_SRAM[12]~8_combout  = (\instaRam|WideNor0~3_combout  & (\Data_to_SRAM[12]~7_combout  & (\instaRam|WideOr0~4_combout  & \instaRam|WideOr8~0_combout )))

	.dataa(\instaRam|WideNor0~3_combout ),
	.datab(\Data_to_SRAM[12]~7_combout ),
	.datac(\instaRam|WideOr0~4_combout ),
	.datad(\instaRam|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~8 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~11 (
// Equation(s):
// \Data_to_SRAM[12]~11_combout  = (\Data_to_SRAM[12]~6_combout  & (\Data_to_SRAM[12]~43_combout  & (\Data_to_SRAM[12]~10_combout  & \Data_to_SRAM[12]~8_combout )))

	.dataa(\Data_to_SRAM[12]~6_combout ),
	.datab(\Data_to_SRAM[12]~43_combout ),
	.datac(\Data_to_SRAM[12]~10_combout ),
	.datad(\Data_to_SRAM[12]~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~11 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
fiftyfivenm_lcell_comb \instaRam|Equal120~0 (
// Equation(s):
// \instaRam|Equal120~0_combout  = (!\instaRam|address [7] & (\instaRam|Equal0~1_combout  & (\instaRam|Equal113~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal120~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal120~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~19 (
// Equation(s):
// \instaRam|WideNor0~19_combout  = ((\instaRam|Equal74~2_combout ) # ((!\Data_to_SRAM[12]~13_combout ) # (!\instaRam|WideNor0~17_combout ))) # (!\instaRam|WideNor0~18_combout )

	.dataa(\instaRam|WideNor0~18_combout ),
	.datab(\instaRam|Equal74~2_combout ),
	.datac(\instaRam|WideNor0~17_combout ),
	.datad(\Data_to_SRAM[12]~13_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~19_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~19 .lut_mask = 16'hDFFF;
defparam \instaRam|WideNor0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~25 (
// Equation(s):
// \instaRam|WideNor0~25_combout  = ((\instaRam|Equal120~0_combout ) # ((\instaRam|WideNor0~19_combout ) # (!\instaRam|WideNor0~23_combout ))) # (!\instaRam|WideNor0~24_combout )

	.dataa(\instaRam|WideNor0~24_combout ),
	.datab(\instaRam|Equal120~0_combout ),
	.datac(\instaRam|WideNor0~23_combout ),
	.datad(\instaRam|WideNor0~19_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~25_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~25 .lut_mask = 16'hFFDF;
defparam \instaRam|WideNor0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~15 (
// Equation(s):
// \instaRam|WideNor0~15_combout  = (((!\instaRam|WideNor0~8_combout ) # (!\instaRam|WideNor0~11_combout )) # (!\instaRam|WideNor0~14_combout )) # (!\instaRam|WideNor0~3_combout )

	.dataa(\instaRam|WideNor0~3_combout ),
	.datab(\instaRam|WideNor0~14_combout ),
	.datac(\instaRam|WideNor0~11_combout ),
	.datad(\instaRam|WideNor0~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~15 .lut_mask = 16'h7FFF;
defparam \instaRam|WideNor0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~15 (
// Equation(s):
// \Data_to_SRAM[12]~15_combout  = (\Data_to_SRAM[12]~11_combout  & (((\instaRam|WideNor0~25_combout ) # (\instaRam|WideNor0~15_combout )) # (!\instaRam|WideNor0~40_combout )))

	.dataa(\instaRam|WideNor0~40_combout ),
	.datab(\Data_to_SRAM[12]~11_combout ),
	.datac(\instaRam|WideNor0~25_combout ),
	.datad(\instaRam|WideNor0~15_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~15 .lut_mask = 16'hCCC4;
defparam \Data_to_SRAM[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~39 (
// Equation(s):
// \Data_to_SRAM[12]~39_combout  = (\slc|d0|MDR_Reg|Out [12] & ((\instaRam|state.mem_write~q ) # ((\Data_to_SRAM[12]~38_combout  & \Data_to_SRAM[12]~15_combout )))) # (!\slc|d0|MDR_Reg|Out [12] & (((\Data_to_SRAM[12]~38_combout  & 
// \Data_to_SRAM[12]~15_combout ))))

	.dataa(\slc|d0|MDR_Reg|Out [12]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\Data_to_SRAM[12]~38_combout ),
	.datad(\Data_to_SRAM[12]~15_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~39 .lut_mask = 16'hF888;
defparam \Data_to_SRAM[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \slc|d0|MDR_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[11]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[15]~50_combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
fiftyfivenm_lcell_comb \instaRam|WideOr4~3 (
// Equation(s):
// \instaRam|WideOr4~3_combout  = (\instaRam|Equal153~2_combout ) # ((\instaRam|Equal60~0_combout ) # ((\instaRam|Equal29~0_combout  & \instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal29~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal153~2_combout ),
	.datad(\instaRam|Equal60~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~3 .lut_mask = 16'hFFF8;
defparam \instaRam|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
fiftyfivenm_lcell_comb \instaRam|WideOr4~4 (
// Equation(s):
// \instaRam|WideOr4~4_combout  = (\instaRam|Equal123~1_combout ) # ((\instaRam|Equal132~0_combout  & (!\instaRam|address [2] & \instaRam|Equal17~4_combout )))

	.dataa(\instaRam|Equal132~0_combout ),
	.datab(\instaRam|Equal123~1_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal17~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~4 .lut_mask = 16'hCECC;
defparam \instaRam|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
fiftyfivenm_lcell_comb \instaRam|WideOr4~5 (
// Equation(s):
// \instaRam|WideOr4~5_combout  = (\instaRam|WideOr4~3_combout ) # (((\instaRam|Equal128~0_combout ) # (\instaRam|WideOr4~4_combout )) # (!\instaRam|WideOr4~0_combout ))

	.dataa(\instaRam|WideOr4~3_combout ),
	.datab(\instaRam|WideOr4~0_combout ),
	.datac(\instaRam|Equal128~0_combout ),
	.datad(\instaRam|WideOr4~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~5 .lut_mask = 16'hFFFB;
defparam \instaRam|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
fiftyfivenm_lcell_comb \instaRam|WideOr4~6 (
// Equation(s):
// \instaRam|WideOr4~6_combout  = ((\instaRam|WideOr4~5_combout ) # (!\instaRam|WideOr4~1_combout )) # (!\instaRam|WideOr4~2_combout )

	.dataa(\instaRam|WideOr4~2_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr4~1_combout ),
	.datad(\instaRam|WideOr4~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~6 .lut_mask = 16'hFF5F;
defparam \instaRam|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
fiftyfivenm_lcell_comb \instaRam|WideOr4~7 (
// Equation(s):
// \instaRam|WideOr4~7_combout  = (\instaRam|WideOr4~6_combout ) # ((!\instaRam|WideOr7~10_combout ) # (!\instaRam|WideNor0~11_combout ))

	.dataa(gnd),
	.datab(\instaRam|WideOr4~6_combout ),
	.datac(\instaRam|WideNor0~11_combout ),
	.datad(\instaRam|WideOr7~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~7 .lut_mask = 16'hCFFF;
defparam \instaRam|WideOr4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[11]~35 (
// Equation(s):
// \Data_to_SRAM[11]~35_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [11])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr4~7_combout ) # (!\instaRam|WideOr7~6_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|MDR_Reg|Out [11]),
	.datac(\instaRam|WideOr7~6_combout ),
	.datad(\instaRam|WideOr4~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[11]~35 .lut_mask = 16'hDD8D;
defparam \Data_to_SRAM[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \slc|d0|MDR_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[10]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[15]~50_combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~98 (
// Equation(s):
// \slc|d0|Add0~98_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (\slc|d0|Register_File|Mux5~4_combout  & ((\slc|state_controller|WideOr29~combout ) # (\slc|d0|SR2_Mult|Out_Mux[10]~53_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[10]~53_combout ),
	.datad(\slc|d0|Register_File|Mux5~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~98 .lut_mask = 16'hA800;
defparam \slc|d0|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~97 (
// Equation(s):
// \slc|d0|Add0~97_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|Register_File|Mux5~4_combout ))) # (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [10]))))

	.dataa(\slc|d0|PC_Reg|Out [10]),
	.datab(\slc|d0|Register_File|Mux5~4_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|state_controller|WideOr29~combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~97 .lut_mask = 16'h030A;
defparam \slc|d0|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~99 (
// Equation(s):
// \slc|d0|Add0~99_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (((\slc|d0|Add0~95_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~98_combout ) # ((\slc|d0|Add0~97_combout ))))

	.dataa(\slc|d0|Add0~98_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datac(\slc|d0|Add0~95_combout ),
	.datad(\slc|d0|Add0~97_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~99 .lut_mask = 16'hF3E2;
defparam \slc|d0|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[10]~10 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[10]~10_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [10])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~99_combout )))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|MDR_Reg|Out [10]),
	.datac(\slc|d0|Add0~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[10]~10 .lut_mask = 16'hD8D8;
defparam \slc|d0|MDR_Reg|Out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out~5 (
// Equation(s):
// \slc|d0|MAR_Reg|Out~5_combout  = (\slc|d0|MDR_Reg|Out[10]~10_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out~5 .lut_mask = 16'hFC00;
defparam \slc|d0|MAR_Reg|Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N21
dffeas \slc|d0|IR_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MAR_Reg|Out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Decoder0~128 (
// Equation(s):
// \slc|d0|Register_File|Decoder0~128_combout  = (!\slc|d0|IR_Reg|Out [10] & (\slc|d0|IR_Reg|Out [9] & (\slc|d0|Register_File|Decoder0~3_combout  & !\slc|state_controller|State.S_04~q )))

	.dataa(\slc|d0|IR_Reg|Out [10]),
	.datab(\slc|d0|IR_Reg|Out [9]),
	.datac(\slc|d0|Register_File|Decoder0~3_combout ),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Decoder0~128_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Decoder0~128 .lut_mask = 16'h0040;
defparam \slc|d0|Register_File|Decoder0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \slc|d0|Register_File|registers[5][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][7] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~31 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~31_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|Register_File|registers[6][7]~q ) # ((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|Register_File|registers[4][7]~q  & !\slc|d0|IR_Reg|Out [0]))))

	.dataa(\slc|d0|Register_File|registers[6][7]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[4][7]~q ),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~31 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~32 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~32_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[7]~31_combout  & ((\slc|d0|Register_File|registers[7][7]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[7]~31_combout  & (\slc|d0|Register_File|registers[5][7]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[7]~31_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][7]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[7][7]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~31_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~32 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~33 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~33_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0])))) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][7]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][7]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][7]~q ),
	.datab(\slc|d0|Register_File|registers[0][7]~q ),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|IR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~33 .lut_mask = 16'hFA0C;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~34 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~34_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[7]~33_combout  & (\slc|d0|Register_File|registers[3][7]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[7]~33_combout  & ((\slc|d0|Register_File|registers[2][7]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[7]~33_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][7]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[2][7]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~33_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~34 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[7]~35 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[7]~35_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[7]~32_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[7]~34_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[7]~32_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[7]~35 .lut_mask = 16'h3120;
defparam \slc|d0|SR2_Mult|Out_Mux[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~70 (
// Equation(s):
// \slc|d0|Add0~70_combout  = (\slc|state_controller|WideOr31~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[7]~35_combout )))) # (!\slc|state_controller|WideOr31~combout  & (((\slc|d0|Add0~69_combout ))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datac(\slc|d0|Add0~69_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~70 .lut_mask = 16'hFAD8;
defparam \slc|d0|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~74 (
// Equation(s):
// \slc|d0|Add0~74_combout  = (\slc|state_controller|WideOr29~combout ) # ((\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ))))

	.dataa(\slc|state_controller|WideOr29~combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[7]~35_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~74 .lut_mask = 16'hEEEA;
defparam \slc|d0|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~75 (
// Equation(s):
// \slc|d0|Add0~75_combout  = (\slc|d0|Add0~74_combout  & ((\slc|d0|Tri_State_Buff|Mux1~3_combout  $ (!\slc|d0|Register_File|Mux8~4_combout )))) # (!\slc|d0|Add0~74_combout  & (\slc|d0|PC_Reg|Out [7] & (!\slc|d0|Tri_State_Buff|Mux1~3_combout )))

	.dataa(\slc|d0|PC_Reg|Out [7]),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|Register_File|Mux8~4_combout ),
	.datad(\slc|d0|Add0~74_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~75 .lut_mask = 16'hC322;
defparam \slc|d0|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~76 (
// Equation(s):
// \slc|d0|Add0~76_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (\slc|d0|Add0~72_combout )) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~75_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datac(\slc|d0|Add0~72_combout ),
	.datad(\slc|d0|Add0~75_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~76 .lut_mask = 16'hF3C0;
defparam \slc|d0|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[7]~7 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[7]~7_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [7])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~76_combout )))

	.dataa(gnd),
	.datab(\slc|d0|MDR_Reg|Out [7]),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add0~76_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[7]~7 .lut_mask = 16'hCFC0;
defparam \slc|d0|MDR_Reg|Out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~36 (
// Equation(s):
// \slc|d0|IR_Reg|Out~36_combout  = (\slc|d0|MDR_Reg|Out[7]~7_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~36 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \slc|d0|MAR_Reg|Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[7] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
fiftyfivenm_lcell_comb \ADDR[7]~7 (
// Equation(s):
// \ADDR[7]~7_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_Reg|Out [7]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [7]))

	.dataa(\instaRam|address [7]),
	.datab(\slc|d0|MAR_Reg|Out [7]),
	.datac(gnd),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\ADDR[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[7]~7 .lut_mask = 16'hCCAA;
defparam \ADDR[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~45 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~45_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[5]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\slc|state_controller|WideOr35~0_combout ),
	.datac(\slc|memory_subsystem|Equal0~4_combout ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~45 .lut_mask = 16'h3202;
defparam \slc|d0|MDR_Reg|Out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \slc|d0|MDR_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[5]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~58 (
// Equation(s):
// \slc|d0|Add0~58_combout  = (\slc|state_controller|WideOr29~combout ) # ((\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ))))

	.dataa(\slc|state_controller|WideOr29~combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[5]~25_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~58 .lut_mask = 16'hEEEA;
defparam \slc|d0|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~59 (
// Equation(s):
// \slc|d0|Add0~59_combout  = (\slc|d0|Add0~58_combout  & (\slc|d0|Register_File|Mux10~4_combout  $ ((!\slc|d0|Tri_State_Buff|Mux1~3_combout )))) # (!\slc|d0|Add0~58_combout  & (((!\slc|d0|Tri_State_Buff|Mux1~3_combout  & \slc|d0|PC_Reg|Out [5]))))

	.dataa(\slc|d0|Register_File|Mux10~4_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|PC_Reg|Out [5]),
	.datad(\slc|d0|Add0~58_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~59 .lut_mask = 16'h9930;
defparam \slc|d0|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~60 (
// Equation(s):
// \slc|d0|Add0~60_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (\slc|d0|Add0~56_combout )) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~59_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datac(\slc|d0|Add0~56_combout ),
	.datad(\slc|d0|Add0~59_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~60 .lut_mask = 16'hF3C0;
defparam \slc|d0|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[5]~5 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[5]~5_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [5])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~60_combout )))

	.dataa(\slc|d0|MDR_Reg|Out [5]),
	.datab(gnd),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add0~60_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[5]~5 .lut_mask = 16'hAFA0;
defparam \slc|d0|MDR_Reg|Out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~34 (
// Equation(s):
// \slc|d0|IR_Reg|Out~34_combout  = (\slc|d0|MDR_Reg|Out[5]~5_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~34 .lut_mask = 16'hE0E0;
defparam \slc|d0|IR_Reg|Out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N31
dffeas \slc|d0|MAR_Reg|Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[5] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
fiftyfivenm_lcell_comb \ADDR[5]~5 (
// Equation(s):
// \ADDR[5]~5_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_Reg|Out [5])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [5])))

	.dataa(\slc|d0|MAR_Reg|Out [5]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADDR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[5]~5 .lut_mask = 16'hB8B8;
defparam \ADDR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~43 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~43_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & (\SW[3]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\SW[3]~input_o ),
	.datab(\slc|state_controller|WideOr35~0_combout ),
	.datac(\slc|memory_subsystem|Equal0~4_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~43 .lut_mask = 16'h2320;
defparam \slc|d0|MDR_Reg|Out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \slc|d0|MDR_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[3]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~38 (
// Equation(s):
// \slc|d0|Add0~38_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|Register_File|Mux12~4_combout ))) # (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [3]))))

	.dataa(\slc|d0|PC_Reg|Out [3]),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|Register_File|Mux12~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~38 .lut_mask = 16'h020E;
defparam \slc|d0|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~39 (
// Equation(s):
// \slc|d0|Add0~39_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[3]~13_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[3]~15_combout )))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[3]~13_combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[3]~15_combout ),
	.datad(\slc|d0|IR_Reg|Out [2]),
	.cin(gnd),
	.combout(\slc|d0|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~39 .lut_mask = 16'h2230;
defparam \slc|d0|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~40 (
// Equation(s):
// \slc|d0|Add0~40_combout  = (\slc|state_controller|WideOr29~combout ) # ((\slc|d0|Add0~39_combout ) # ((\slc|d0|IR_Reg|Out [3] & \slc|state_controller|SR2MUX~0_combout )))

	.dataa(\slc|d0|IR_Reg|Out [3]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|Add0~39_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~40 .lut_mask = 16'hFFF8;
defparam \slc|d0|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~41 (
// Equation(s):
// \slc|d0|Add0~41_combout  = (\slc|d0|Add0~38_combout ) # ((\slc|d0|Register_File|Mux12~4_combout  & (\slc|d0|Tri_State_Buff|Mux1~3_combout  & \slc|d0|Add0~40_combout )))

	.dataa(\slc|d0|Register_File|Mux12~4_combout ),
	.datab(\slc|d0|Add0~38_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|Add0~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~41 .lut_mask = 16'hECCC;
defparam \slc|d0|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~42 (
// Equation(s):
// \slc|d0|Add0~42_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~36_combout ))) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & (\slc|d0|Add0~41_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add0~41_combout ),
	.datac(\slc|d0|Add0~36_combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~42 .lut_mask = 16'hF0CC;
defparam \slc|d0|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[3]~3 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[3]~3_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [3])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~42_combout )))

	.dataa(\slc|d0|MDR_Reg|Out [3]),
	.datab(gnd),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add0~42_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[3]~3 .lut_mask = 16'hAFA0;
defparam \slc|d0|MDR_Reg|Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~32 (
// Equation(s):
// \slc|d0|IR_Reg|Out~32_combout  = (\slc|d0|MDR_Reg|Out[3]~3_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~32 .lut_mask = 16'hF0A0;
defparam \slc|d0|IR_Reg|Out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \slc|d0|MAR_Reg|Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[3] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
fiftyfivenm_lcell_comb \ADDR[3]~3 (
// Equation(s):
// \ADDR[3]~3_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_Reg|Out [3])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [3])))

	.dataa(\slc|d0|MAR_Reg|Out [3]),
	.datab(\instaRam|address [3]),
	.datac(gnd),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\ADDR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[3]~3 .lut_mask = 16'hAACC;
defparam \ADDR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~42 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~42_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[2]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [2]),
	.datac(\slc|state_controller|WideOr35~0_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~42 .lut_mask = 16'h0E04;
defparam \slc|d0|MDR_Reg|Out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N29
dffeas \slc|d0|MDR_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[2]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~30 (
// Equation(s):
// \slc|d0|Add0~30_combout  = (\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[2]~11_combout ) # ((\slc|state_controller|SR2MUX~0_combout )))) # (!\slc|d0|IR_Reg|Out [2] & (((!\slc|state_controller|SR2MUX~0_combout  & 
// \slc|d0|SR2_Mult|Out_Mux[2]~9_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[2]~11_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[2]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~30 .lut_mask = 16'hCBC8;
defparam \slc|d0|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~31 (
// Equation(s):
// \slc|d0|Add0~31_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (\slc|d0|Register_File|Mux13~4_combout  & ((\slc|d0|Add0~30_combout ) # (\slc|state_controller|WideOr29~combout ))))

	.dataa(\slc|d0|Add0~30_combout ),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|Register_File|Mux13~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~31 .lut_mask = 16'hE000;
defparam \slc|d0|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~29 (
// Equation(s):
// \slc|d0|Add0~29_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|Register_File|Mux13~4_combout ))) # (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [2]))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|PC_Reg|Out [2]),
	.datad(\slc|d0|Register_File|Mux13~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~29 .lut_mask = 16'h1054;
defparam \slc|d0|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~32 (
// Equation(s):
// \slc|d0|Add0~32_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (((\slc|d0|Add0~27_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~31_combout ) # ((\slc|d0|Add0~29_combout ))))

	.dataa(\slc|d0|Add0~31_combout ),
	.datab(\slc|d0|Add0~29_combout ),
	.datac(\slc|d0|Add0~27_combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~32 .lut_mask = 16'hF0EE;
defparam \slc|d0|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[2]~2 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[2]~2_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [2])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~32_combout )))

	.dataa(\slc|d0|MDR_Reg|Out [2]),
	.datab(gnd),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add0~32_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[2]~2 .lut_mask = 16'hAFA0;
defparam \slc|d0|MDR_Reg|Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~31 (
// Equation(s):
// \slc|d0|IR_Reg|Out~31_combout  = (\slc|d0|MDR_Reg|Out[2]~2_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~31 .lut_mask = 16'hF0A0;
defparam \slc|d0|IR_Reg|Out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \slc|d0|MAR_Reg|Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[2] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
fiftyfivenm_lcell_comb \ADDR[2]~2 (
// Equation(s):
// \ADDR[2]~2_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_Reg|Out [2]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [2]))

	.dataa(\instaRam|address [2]),
	.datab(\slc|d0|MAR_Reg|Out [2]),
	.datac(gnd),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\ADDR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[2]~2 .lut_mask = 16'hCCAA;
defparam \ADDR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~41 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~41_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[1]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\slc|state_controller|WideOr35~0_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~41 .lut_mask = 16'h0E04;
defparam \slc|d0|MDR_Reg|Out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \slc|d0|MDR_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[1]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~19 (
// Equation(s):
// \slc|d0|Add0~19_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|Register_File|Mux14~4_combout ))) # (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [1]))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datab(\slc|d0|PC_Reg|Out [1]),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|Register_File|Mux14~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~19 .lut_mask = 16'h0454;
defparam \slc|d0|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~20 (
// Equation(s):
// \slc|d0|Add0~20_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[1]~7_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[1]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~20 .lut_mask = 16'h3210;
defparam \slc|d0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~21 (
// Equation(s):
// \slc|d0|Add0~21_combout  = (\slc|state_controller|WideOr29~combout ) # ((\slc|d0|Add0~20_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|IR_Reg|Out [1])))

	.dataa(\slc|state_controller|WideOr29~combout ),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|d0|Add0~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~21 .lut_mask = 16'hFFEA;
defparam \slc|d0|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~22 (
// Equation(s):
// \slc|d0|Add0~22_combout  = (\slc|d0|Add0~19_combout ) # ((\slc|d0|Register_File|Mux14~4_combout  & (\slc|d0|Tri_State_Buff|Mux1~3_combout  & \slc|d0|Add0~21_combout )))

	.dataa(\slc|d0|Register_File|Mux14~4_combout ),
	.datab(\slc|d0|Add0~19_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|Add0~21_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~22 .lut_mask = 16'hECCC;
defparam \slc|d0|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~23 (
// Equation(s):
// \slc|d0|Add0~23_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (\slc|d0|Add0~17_combout )) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~22_combout )))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datab(\slc|d0|Add0~17_combout ),
	.datac(\slc|d0|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~23 .lut_mask = 16'hD8D8;
defparam \slc|d0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[1]~1 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[1]~1_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [1])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~23_combout )))

	.dataa(\slc|d0|MDR_Reg|Out [1]),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(gnd),
	.datad(\slc|d0|Add0~23_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[1]~1 .lut_mask = 16'hBB88;
defparam \slc|d0|MDR_Reg|Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~30 (
// Equation(s):
// \slc|d0|IR_Reg|Out~30_combout  = (\slc|d0|MDR_Reg|Out[1]~1_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~30 .lut_mask = 16'hFC00;
defparam \slc|d0|IR_Reg|Out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \slc|d0|MAR_Reg|Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[1] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
fiftyfivenm_lcell_comb \ADDR[1]~1 (
// Equation(s):
// \ADDR[1]~1_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_Reg|Out [1])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [1])))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(gnd),
	.datac(\slc|d0|MAR_Reg|Out [1]),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\ADDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[1]~1 .lut_mask = 16'hF5A0;
defparam \ADDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~48 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~48_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[8]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [8]),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(\SW[8]~input_o ),
	.datad(\slc|state_controller|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~48 .lut_mask = 16'h00E2;
defparam \slc|d0|MDR_Reg|Out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \slc|d0|MDR_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[8]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~82 (
// Equation(s):
// \slc|d0|Add0~82_combout  = (\slc|d0|Register_File|Mux7~4_combout  & (\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout ) # (\slc|d0|SR2_Mult|Out_Mux[8]~41_combout ))))

	.dataa(\slc|d0|Register_File|Mux7~4_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[8]~41_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~82 .lut_mask = 16'h8880;
defparam \slc|d0|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~81 (
// Equation(s):
// \slc|d0|Add0~81_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & (!\slc|d0|Register_File|Mux7~4_combout )) # (!\slc|state_controller|WideOr29~combout  & ((\slc|d0|PC_Reg|Out [8])))))

	.dataa(\slc|d0|Register_File|Mux7~4_combout ),
	.datab(\slc|d0|PC_Reg|Out [8]),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~81 .lut_mask = 16'h005C;
defparam \slc|d0|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~83 (
// Equation(s):
// \slc|d0|Add0~83_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (((\slc|d0|Add0~79_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~82_combout ) # ((\slc|d0|Add0~81_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datab(\slc|d0|Add0~82_combout ),
	.datac(\slc|d0|Add0~81_combout ),
	.datad(\slc|d0|Add0~79_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~83 .lut_mask = 16'hFE54;
defparam \slc|d0|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[8]~8 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[8]~8_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [8])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~83_combout )))

	.dataa(\slc|d0|MDR_Reg|Out [8]),
	.datab(gnd),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add0~83_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[8]~8 .lut_mask = 16'hAFA0;
defparam \slc|d0|MDR_Reg|Out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~37 (
// Equation(s):
// \slc|d0|IR_Reg|Out~37_combout  = (\slc|d0|MDR_Reg|Out[8]~8_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~37 .lut_mask = 16'hFC00;
defparam \slc|d0|IR_Reg|Out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[8]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[8]~feeder_combout  = \slc|d0|IR_Reg|Out~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~37_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[8]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_Reg|Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \slc|d0|IR_Reg|Out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[8] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|SR1_Mult|Out_Mux[2]~2 (
// Equation(s):
// \slc|d0|SR1_Mult|Out_Mux[2]~2_combout  = (\slc|state_controller|State.S_9~q  & (((\slc|d0|IR_Reg|Out [11])))) # (!\slc|state_controller|State.S_9~q  & ((\slc|state_controller|State.S_23~q  & ((\slc|d0|IR_Reg|Out [11]))) # 
// (!\slc|state_controller|State.S_23~q  & (\slc|d0|IR_Reg|Out [8]))))

	.dataa(\slc|d0|IR_Reg|Out [8]),
	.datab(\slc|d0|IR_Reg|Out [11]),
	.datac(\slc|state_controller|State.S_9~q ),
	.datad(\slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1_Mult|Out_Mux[2]~2 .lut_mask = 16'hCCCA;
defparam \slc|d0|SR1_Mult|Out_Mux[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux15~0 (
// Equation(s):
// \slc|d0|Register_File|Mux15~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][0]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][0]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[4][0]~q ),
	.datac(\slc|d0|Register_File|registers[6][0]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux15~0 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux15~1 (
// Equation(s):
// \slc|d0|Register_File|Mux15~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux15~0_combout  & ((\slc|d0|Register_File|registers[7][0]~q ))) # (!\slc|d0|Register_File|Mux15~0_combout  & 
// (\slc|d0|Register_File|registers[5][0]~q )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux15~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][0]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[7][0]~q ),
	.datad(\slc|d0|Register_File|Mux15~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux15~1 .lut_mask = 16'hF388;
defparam \slc|d0|Register_File|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux15~2 (
// Equation(s):
// \slc|d0|Register_File|Mux15~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[1][0]~q )) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|registers[0][0]~q )))))

	.dataa(\slc|d0|Register_File|registers[1][0]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[0][0]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux15~2 .lut_mask = 16'hEE30;
defparam \slc|d0|Register_File|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux15~3 (
// Equation(s):
// \slc|d0|Register_File|Mux15~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux15~2_combout  & (\slc|d0|Register_File|registers[3][0]~q )) # (!\slc|d0|Register_File|Mux15~2_combout  & 
// ((\slc|d0|Register_File|registers[2][0]~q ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux15~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][0]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[2][0]~q ),
	.datad(\slc|d0|Register_File|Mux15~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux15~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux15~4 (
// Equation(s):
// \slc|d0|Register_File|Mux15~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux15~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux15~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(\slc|d0|Register_File|Mux15~1_combout ),
	.datad(\slc|d0|Register_File|Mux15~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux15~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|Register_File|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~9 (
// Equation(s):
// \slc|d0|Add0~9_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & (!\slc|d0|Register_File|Mux15~4_combout )) # (!\slc|state_controller|WideOr29~combout  & ((\slc|d0|PC_Reg|Out [0])))))

	.dataa(\slc|d0|Register_File|Mux15~4_combout ),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|PC_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|d0|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~9 .lut_mask = 16'h0704;
defparam \slc|d0|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~10 (
// Equation(s):
// \slc|d0|Add0~10_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[0]~3_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[0]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~10 .lut_mask = 16'h5410;
defparam \slc|d0|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~11 (
// Equation(s):
// \slc|d0|Add0~11_combout  = (\slc|state_controller|WideOr29~combout ) # ((\slc|d0|Add0~10_combout ) # ((\slc|state_controller|SR2MUX~0_combout  & \slc|d0|IR_Reg|Out [0])))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|Add0~10_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~11 .lut_mask = 16'hFFF8;
defparam \slc|d0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~12 (
// Equation(s):
// \slc|d0|Add0~12_combout  = (\slc|d0|Add0~9_combout ) # ((\slc|d0|Tri_State_Buff|Mux1~3_combout  & (\slc|d0|Register_File|Mux15~4_combout  & \slc|d0|Add0~11_combout )))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datab(\slc|d0|Add0~9_combout ),
	.datac(\slc|d0|Register_File|Mux15~4_combout ),
	.datad(\slc|d0|Add0~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~12 .lut_mask = 16'hECCC;
defparam \slc|d0|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~13 (
// Equation(s):
// \slc|d0|Add0~13_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~7_combout ))) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & (\slc|d0|Add0~12_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datac(\slc|d0|Add0~12_combout ),
	.datad(\slc|d0|Add0~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~13 .lut_mask = 16'hFC30;
defparam \slc|d0|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[0]~0 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[0]~0_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [0])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~13_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [0]),
	.datad(\slc|d0|Add0~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[0]~0 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[0]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[0]~feeder_combout  = \slc|d0|MDR_Reg|Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MDR_Reg|Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~28 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~28_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & (\SW[0]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\slc|state_controller|WideOr35~0_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~28 .lut_mask = 16'h0D08;
defparam \slc|d0|MDR_Reg|Out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \slc|d0|MDR_Reg|Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[0]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[0] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~2 (
// Equation(s):
// \Data_to_SRAM[0]~2_combout  = (\slc|d0|MDR_Reg|Out [0] & \instaRam|state.mem_write~q )

	.dataa(\slc|d0|MDR_Reg|Out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~2 .lut_mask = 16'hAA00;
defparam \Data_to_SRAM[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~18 (
// Equation(s):
// \Data_to_SRAM[0]~18_combout  = (\instaRam|Equal141~0_combout  & (!\instaRam|Equal129~3_combout  & ((!\instaRam|Equal32~0_combout ) # (!\instaRam|Equal1~5_combout )))) # (!\instaRam|Equal141~0_combout  & (((!\instaRam|Equal32~0_combout )) # 
// (!\instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal141~0_combout ),
	.datab(\instaRam|Equal1~5_combout ),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal32~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~18 .lut_mask = 16'h135F;
defparam \Data_to_SRAM[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~19 (
// Equation(s):
// \Data_to_SRAM[0]~19_combout  = (\Data_to_SRAM[0]~18_combout  & (\instaRam|WideNor0~37_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal131~0_combout ))))

	.dataa(\instaRam|Equal131~0_combout ),
	.datab(\Data_to_SRAM[0]~18_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|WideNor0~37_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~19 .lut_mask = 16'h4C00;
defparam \Data_to_SRAM[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~16 (
// Equation(s):
// \Data_to_SRAM[0]~16_combout  = (\instaRam|Equal113~0_combout  & (!\instaRam|Equal11~0_combout  & ((!\instaRam|Equal149~0_combout ) # (!\instaRam|Equal131~0_combout )))) # (!\instaRam|Equal113~0_combout  & (((!\instaRam|Equal149~0_combout )) # 
// (!\instaRam|Equal131~0_combout )))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal131~0_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|Equal149~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~16 .lut_mask = 16'h135F;
defparam \Data_to_SRAM[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~20 (
// Equation(s):
// \Data_to_SRAM[0]~20_combout  = (\Data_to_SRAM[0]~19_combout  & (\Data_to_SRAM[0]~16_combout  & (\Data_to_SRAM[0]~17_combout  & \instaRam|WideOr14~7_combout )))

	.dataa(\Data_to_SRAM[0]~19_combout ),
	.datab(\Data_to_SRAM[0]~16_combout ),
	.datac(\Data_to_SRAM[0]~17_combout ),
	.datad(\instaRam|WideOr14~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~20 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~21 (
// Equation(s):
// \Data_to_SRAM[0]~21_combout  = (\Data_to_SRAM[0]~2_combout ) # ((\instaRam|WideOr10~5_combout  & (\Data_to_SRAM[0]~20_combout  & \Data_to_SRAM[12]~15_combout )))

	.dataa(\Data_to_SRAM[0]~2_combout ),
	.datab(\instaRam|WideOr10~5_combout ),
	.datac(\Data_to_SRAM[0]~20_combout ),
	.datad(\Data_to_SRAM[12]~15_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~21 .lut_mask = 16'hEAAA;
defparam \Data_to_SRAM[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~46 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~46_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[6]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [6]),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(\SW[6]~input_o ),
	.datad(\slc|state_controller|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~46 .lut_mask = 16'h00E2;
defparam \slc|d0|MDR_Reg|Out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \slc|d0|MDR_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[6]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~66 (
// Equation(s):
// \slc|d0|Add0~66_combout  = (\slc|state_controller|WideOr29~combout ) # ((\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ))))

	.dataa(\slc|state_controller|WideOr29~combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[6]~30_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~66 .lut_mask = 16'hEEEA;
defparam \slc|d0|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~67 (
// Equation(s):
// \slc|d0|Add0~67_combout  = (\slc|d0|Add0~66_combout  & ((\slc|d0|Tri_State_Buff|Mux1~3_combout  $ (!\slc|d0|Register_File|Mux9~4_combout )))) # (!\slc|d0|Add0~66_combout  & (\slc|d0|PC_Reg|Out [6] & (!\slc|d0|Tri_State_Buff|Mux1~3_combout )))

	.dataa(\slc|d0|PC_Reg|Out [6]),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|Add0~66_combout ),
	.datad(\slc|d0|Register_File|Mux9~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~67 .lut_mask = 16'hC232;
defparam \slc|d0|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~68 (
// Equation(s):
// \slc|d0|Add0~68_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (\slc|d0|Add0~64_combout )) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~67_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datac(\slc|d0|Add0~64_combout ),
	.datad(\slc|d0|Add0~67_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~68 .lut_mask = 16'hF3C0;
defparam \slc|d0|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[6]~6 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[6]~6_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [6])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~68_combout )))

	.dataa(gnd),
	.datab(\slc|d0|MDR_Reg|Out [6]),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add0~68_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[6]~6 .lut_mask = 16'hCFC0;
defparam \slc|d0|MDR_Reg|Out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~35 (
// Equation(s):
// \slc|d0|IR_Reg|Out~35_combout  = (\slc|d0|MDR_Reg|Out[6]~6_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~35 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \slc|d0|MAR_Reg|Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[6] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \slc|memory_subsystem|Equal0~1_combout  = (\slc|d0|MAR_Reg|Out [6] & (\slc|d0|MAR_Reg|Out [7] & (\slc|d0|MAR_Reg|Out [4] & \slc|d0|MAR_Reg|Out [5])))

	.dataa(\slc|d0|MAR_Reg|Out [6]),
	.datab(\slc|d0|MAR_Reg|Out [7]),
	.datac(\slc|d0|MAR_Reg|Out [4]),
	.datad(\slc|d0|MAR_Reg|Out [5]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[14]~feeder (
// Equation(s):
// \slc|d0|MAR_Reg|Out[14]~feeder_combout  = \slc|d0|IR_Reg|Out~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~41_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[14]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MAR_Reg|Out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N9
dffeas \slc|d0|MAR_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MAR_Reg|Out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[12]~feeder (
// Equation(s):
// \slc|d0|MAR_Reg|Out[12]~feeder_combout  = \slc|d0|IR_Reg|Out~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~39_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[12]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MAR_Reg|Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N17
dffeas \slc|d0|MAR_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MAR_Reg|Out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N27
dffeas \slc|d0|MAR_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_Reg|Out~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[13]~feeder (
// Equation(s):
// \slc|d0|MAR_Reg|Out[13]~feeder_combout  = \slc|d0|IR_Reg|Out~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[13]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MAR_Reg|Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N19
dffeas \slc|d0|MAR_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MAR_Reg|Out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \slc|memory_subsystem|Equal0~3_combout  = (\slc|d0|MAR_Reg|Out [14] & (\slc|d0|MAR_Reg|Out [12] & (\slc|d0|MAR_Reg|Out [15] & \slc|d0|MAR_Reg|Out [13])))

	.dataa(\slc|d0|MAR_Reg|Out [14]),
	.datab(\slc|d0|MAR_Reg|Out [12]),
	.datac(\slc|d0|MAR_Reg|Out [15]),
	.datad(\slc|d0|MAR_Reg|Out [13]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \slc|d0|MAR_Reg|Out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MAR_Reg|Out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[11] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|MAR_Reg|Out[10]~feeder (
// Equation(s):
// \slc|d0|MAR_Reg|Out[10]~feeder_combout  = \slc|d0|MAR_Reg|Out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MAR_Reg|Out~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|MAR_Reg|Out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[10]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|MAR_Reg|Out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \slc|d0|MAR_Reg|Out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MAR_Reg|Out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_Reg|Out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_Reg|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_Reg|Out[10] .is_wysiwyg = "true";
defparam \slc|d0|MAR_Reg|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \slc|memory_subsystem|Equal0~2_combout  = (\slc|d0|MAR_Reg|Out [9] & (\slc|d0|MAR_Reg|Out [8] & (\slc|d0|MAR_Reg|Out [11] & \slc|d0|MAR_Reg|Out [10])))

	.dataa(\slc|d0|MAR_Reg|Out [9]),
	.datab(\slc|d0|MAR_Reg|Out [8]),
	.datac(\slc|d0|MAR_Reg|Out [11]),
	.datad(\slc|d0|MAR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \slc|memory_subsystem|Equal0~0_combout  = (\slc|d0|MAR_Reg|Out [3] & (\slc|d0|MAR_Reg|Out [0] & (\slc|d0|MAR_Reg|Out [1] & \slc|d0|MAR_Reg|Out [2])))

	.dataa(\slc|d0|MAR_Reg|Out [3]),
	.datab(\slc|d0|MAR_Reg|Out [0]),
	.datac(\slc|d0|MAR_Reg|Out [1]),
	.datad(\slc|d0|MAR_Reg|Out [2]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \slc|memory_subsystem|Equal0~4_combout  = (\slc|memory_subsystem|Equal0~1_combout  & (\slc|memory_subsystem|Equal0~3_combout  & (\slc|memory_subsystem|Equal0~2_combout  & \slc|memory_subsystem|Equal0~0_combout )))

	.dataa(\slc|memory_subsystem|Equal0~1_combout ),
	.datab(\slc|memory_subsystem|Equal0~3_combout ),
	.datac(\slc|memory_subsystem|Equal0~2_combout ),
	.datad(\slc|memory_subsystem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~44 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~44_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & (\SW[4]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\SW[4]~input_o ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\slc|state_controller|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~44 .lut_mask = 16'h00B8;
defparam \slc|d0|MDR_Reg|Out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \slc|d0|MDR_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[4]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~48 (
// Equation(s):
// \slc|d0|Add0~48_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|Register_File|Mux11~4_combout ))) # (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [4]))))

	.dataa(\slc|state_controller|WideOr29~combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|PC_Reg|Out [4]),
	.datad(\slc|d0|Register_File|Mux11~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~48 .lut_mask = 16'h1032;
defparam \slc|d0|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~50 (
// Equation(s):
// \slc|d0|Add0~50_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[4]~17_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[4]~19_combout )))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~17_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[4]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~50 .lut_mask = 16'h5140;
defparam \slc|d0|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~49 (
// Equation(s):
// \slc|d0|Add0~49_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux11~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux11~3_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datab(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datac(\slc|d0|Register_File|Mux11~3_combout ),
	.datad(\slc|d0|Register_File|Mux11~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~49 .lut_mask = 16'hC840;
defparam \slc|d0|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~51 (
// Equation(s):
// \slc|d0|Add0~51_combout  = (\slc|d0|Add0~49_combout  & ((\slc|d0|Add0~50_combout ) # ((\slc|state_controller|WideOr29~combout ) # (\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ))))

	.dataa(\slc|d0|Add0~50_combout ),
	.datab(\slc|d0|Add0~49_combout ),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~51 .lut_mask = 16'hCCC8;
defparam \slc|d0|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~52 (
// Equation(s):
// \slc|d0|Add0~52_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (((\slc|d0|Add0~46_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~48_combout ) # ((\slc|d0|Add0~51_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datab(\slc|d0|Add0~48_combout ),
	.datac(\slc|d0|Add0~51_combout ),
	.datad(\slc|d0|Add0~46_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~52 .lut_mask = 16'hFE54;
defparam \slc|d0|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[4]~4 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[4]~4_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [4])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~52_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out [4]),
	.datad(\slc|d0|Add0~52_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[4]~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_Reg|Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~33 (
// Equation(s):
// \slc|d0|IR_Reg|Out~33_combout  = (\slc|d0|MDR_Reg|Out[4]~4_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~33 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_Reg|Out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out[4]~feeder (
// Equation(s):
// \slc|d0|IR_Reg|Out[4]~feeder_combout  = \slc|d0|IR_Reg|Out~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out~33_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[4]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_Reg|Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N1
dffeas \slc|d0|IR_Reg|Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[4] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[9]~42 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[9]~42_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][9]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][9]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [0]),
	.datab(\slc|d0|Register_File|registers[6][9]~q ),
	.datac(\slc|d0|Register_File|registers[4][9]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[9]~42 .lut_mask = 16'hEE50;
defparam \slc|d0|SR2_Mult|Out_Mux[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[9]~43 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[9]~43_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[9]~42_combout  & ((\slc|d0|Register_File|registers[7][9]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[9]~42_combout  & (\slc|d0|Register_File|registers[5][9]~q )))) # 
// (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[9]~42_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][9]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[7][9]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[9]~42_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[9]~43 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[9]~44 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[9]~44_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][9]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][9]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[0][9]~q ),
	.datad(\slc|d0|Register_File|registers[1][9]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[9]~44 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_Mult|Out_Mux[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[9]~45 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[9]~45_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[9]~44_combout  & (\slc|d0|Register_File|registers[3][9]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[9]~44_combout  & ((\slc|d0|Register_File|registers[2][9]~q ))))) # 
// (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[9]~44_combout ))))

	.dataa(\slc|d0|Register_File|registers[3][9]~q ),
	.datab(\slc|d0|IR_Reg|Out [1]),
	.datac(\slc|d0|Register_File|registers[2][9]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[9]~44_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[9]~45 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[9]~46 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[9]~46_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[9]~43_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[9]~45_combout )))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|state_controller|SR2MUX~0_combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[9]~43_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[9]~45_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[9]~46 .lut_mask = 16'h3120;
defparam \slc|d0|SR2_Mult|Out_Mux[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[9]~47 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[9]~47_combout  = (\slc|d0|SR2_Mult|Out_Mux[9]~46_combout ) # ((\slc|d0|IR_Reg|Out [4] & \slc|state_controller|SR2MUX~0_combout ))

	.dataa(\slc|d0|IR_Reg|Out [4]),
	.datab(gnd),
	.datac(\slc|d0|SR2_Mult|Out_Mux[9]~46_combout ),
	.datad(\slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[9]~47 .lut_mask = 16'hFAF0;
defparam \slc|d0|SR2_Mult|Out_Mux[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~90 (
// Equation(s):
// \slc|d0|Add0~90_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (\slc|d0|Register_File|Mux6~4_combout  & ((\slc|state_controller|WideOr29~combout ) # (\slc|d0|SR2_Mult|Out_Mux[9]~47_combout ))))

	.dataa(\slc|state_controller|WideOr29~combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[9]~47_combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|Register_File|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~90 .lut_mask = 16'hE000;
defparam \slc|d0|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|Add0~89 (
// Equation(s):
// \slc|d0|Add0~89_combout  = (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|Register_File|Mux6~4_combout ))) # (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [9]))))

	.dataa(\slc|state_controller|WideOr29~combout ),
	.datab(\slc|d0|PC_Reg|Out [9]),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|Register_File|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~89 .lut_mask = 16'h040E;
defparam \slc|d0|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~91 (
// Equation(s):
// \slc|d0|Add0~91_combout  = (\slc|d0|Tri_State_Buff|Mux1~5_combout  & (((\slc|d0|Add0~87_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~5_combout  & ((\slc|d0|Add0~90_combout ) # ((\slc|d0|Add0~89_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datab(\slc|d0|Add0~90_combout ),
	.datac(\slc|d0|Add0~89_combout ),
	.datad(\slc|d0|Add0~87_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~91 .lut_mask = 16'hFE54;
defparam \slc|d0|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[9]~9 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[9]~9_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out [9])) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|Add0~91_combout )))

	.dataa(gnd),
	.datab(\slc|d0|MDR_Reg|Out [9]),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add0~91_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[9]~9 .lut_mask = 16'hCFC0;
defparam \slc|d0|MDR_Reg|Out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[9]~feeder (
// Equation(s):
// \slc|d0|MDR_Reg|Out[9]~feeder_combout  = \slc|d0|MDR_Reg|Out[9]~9_combout 

	.dataa(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[9]~feeder .lut_mask = 16'hAAAA;
defparam \slc|d0|MDR_Reg|Out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out~49 (
// Equation(s):
// \slc|d0|MDR_Reg|Out~49_combout  = (!\slc|state_controller|WideOr35~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[9]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [9]),
	.datab(\slc|state_controller|WideOr35~0_combout ),
	.datac(\slc|memory_subsystem|Equal0~4_combout ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out~49 .lut_mask = 16'h3202;
defparam \slc|d0|MDR_Reg|Out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \slc|d0|MDR_Reg|Out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[9]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[9] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
fiftyfivenm_lcell_comb \instaRam|WideOr6~19 (
// Equation(s):
// \instaRam|WideOr6~19_combout  = (\instaRam|Equal122~2_combout ) # ((\instaRam|Equal120~0_combout ) # ((!\instaRam|WideOr6~18_combout ) # (!\instaRam|WideOr6~21_combout )))

	.dataa(\instaRam|Equal122~2_combout ),
	.datab(\instaRam|Equal120~0_combout ),
	.datac(\instaRam|WideOr6~21_combout ),
	.datad(\instaRam|WideOr6~18_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~19_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~19 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
fiftyfivenm_lcell_comb \instaRam|WideOr6~20 (
// Equation(s):
// \instaRam|WideOr6~20_combout  = (((\instaRam|WideOr6~19_combout ) # (!\instaRam|WideOr6~13_combout )) # (!\instaRam|WideOr6~17_combout )) # (!\instaRam|WideOr6~10_combout )

	.dataa(\instaRam|WideOr6~10_combout ),
	.datab(\instaRam|WideOr6~17_combout ),
	.datac(\instaRam|WideOr6~13_combout ),
	.datad(\instaRam|WideOr6~19_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~20_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~20 .lut_mask = 16'hFF7F;
defparam \instaRam|WideOr6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[9]~33 (
// Equation(s):
// \Data_to_SRAM[9]~33_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_Reg|Out [9])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr6~20_combout ) # (!\instaRam|WideNor0~32_combout ))))

	.dataa(\slc|d0|MDR_Reg|Out [9]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|WideOr6~20_combout ),
	.datad(\instaRam|WideNor0~32_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[9]~33 .lut_mask = 16'hB8BB;
defparam \Data_to_SRAM[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \slc|d0|MDR_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[13]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[15]~50_combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[13]~54 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[13]~54_combout  = (\slc|state_controller|State.S_27~q  & (((\slc|d0|MDR_Reg|Out [13])))) # (!\slc|state_controller|State.S_27~q  & ((\slc|state_controller|State.S_35~q  & ((\slc|d0|MDR_Reg|Out [13]))) # 
// (!\slc|state_controller|State.S_35~q  & (\slc|d0|Tri_State_Buff|Mux1~5_combout ))))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datad(\slc|d0|MDR_Reg|Out [13]),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[13]~54 .lut_mask = 16'hFE10;
defparam \slc|d0|MDR_Reg|Out[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N21
dffeas \slc|d0|Register_File|registers[5][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \slc|d0|Register_File|registers[7][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \slc|d0|Register_File|registers[4][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N3
dffeas \slc|d0|Register_File|registers[6][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[13]~64 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[13]~64_combout  = (\slc|d0|IR_Reg|Out [1] & (((\slc|d0|IR_Reg|Out [0]) # (\slc|d0|Register_File|registers[6][13]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[4][13]~q  & (!\slc|d0|IR_Reg|Out [0])))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[4][13]~q ),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|Register_File|registers[6][13]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[13]~64 .lut_mask = 16'hAEA4;
defparam \slc|d0|SR2_Mult|Out_Mux[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[13]~65 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[13]~65_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[13]~64_combout  & ((\slc|d0|Register_File|registers[7][13]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[13]~64_combout  & (\slc|d0|Register_File|registers[5][13]~q )))) 
// # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[13]~64_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][13]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[7][13]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[13]~64_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[13]~65 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \slc|d0|Register_File|registers[3][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \slc|d0|Register_File|registers[2][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[1][13]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[1][13]~feeder_combout  = \slc|d0|MDR_Reg|Out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][13]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N1
dffeas \slc|d0|Register_File|registers[1][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \slc|d0|Register_File|registers[0][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][13] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[13]~66 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[13]~66_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][13]~q ) # ((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|Register_File|registers[0][13]~q  & !\slc|d0|IR_Reg|Out [1]))))

	.dataa(\slc|d0|Register_File|registers[1][13]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[0][13]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[13]~66 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_Mult|Out_Mux[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[13]~67 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[13]~67_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[13]~66_combout  & (\slc|d0|Register_File|registers[3][13]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[13]~66_combout  & ((\slc|d0|Register_File|registers[2][13]~q ))))) 
// # (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[13]~66_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[3][13]~q ),
	.datac(\slc|d0|Register_File|registers[2][13]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[13]~66_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[13]~67 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[13]~68 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[13]~68_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[13]~65_combout )) # (!\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[13]~67_combout )))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[13]~65_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[13]~67_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[13]~68 .lut_mask = 16'h5140;
defparam \slc|d0|SR2_Mult|Out_Mux[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~109 (
// Equation(s):
// \slc|d0|Add0~109_combout  = (\slc|d0|Add0~100_combout ) # ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[13]~68_combout ))))

	.dataa(\slc|d0|Add0~100_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[13]~68_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~109 .lut_mask = 16'hFAEA;
defparam \slc|d0|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
fiftyfivenm_lcell_comb \slc|d0|Add1~37 (
// Equation(s):
// \slc|d0|Add1~37_combout  = (\slc|d0|PC_Reg|Out [13] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(\slc|d0|PC_Reg|Out [13]),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~37 .lut_mask = 16'hAA88;
defparam \slc|d0|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
fiftyfivenm_lcell_comb \slc|d0|Add1~44 (
// Equation(s):
// \slc|d0|Add1~44_combout  = (\slc|d0|Add1~35_combout ) # ((!\slc|state_controller|State.S_22~q  & (\slc|d0|PC_Reg|Out [13] & !\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|Add1~35_combout ),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|d0|PC_Reg|Out [13]),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~44 .lut_mask = 16'hAABA;
defparam \slc|d0|Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
fiftyfivenm_lcell_comb \slc|d0|Add1~36 (
// Equation(s):
// \slc|d0|Add1~36_combout  = (\slc|d0|PC_Reg|Out [12] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(gnd),
	.datac(\slc|d0|PC_Reg|Out [12]),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~36 .lut_mask = 16'hF0A0;
defparam \slc|d0|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[12]~42 (
// Equation(s):
// \slc|d0|PC_Reg|Out[12]~42_combout  = ((\slc|d0|Add1~43_combout  $ (\slc|d0|Add1~36_combout  $ (!\slc|d0|PC_Reg|Out[11]~41 )))) # (GND)
// \slc|d0|PC_Reg|Out[12]~43  = CARRY((\slc|d0|Add1~43_combout  & ((\slc|d0|Add1~36_combout ) # (!\slc|d0|PC_Reg|Out[11]~41 ))) # (!\slc|d0|Add1~43_combout  & (\slc|d0|Add1~36_combout  & !\slc|d0|PC_Reg|Out[11]~41 )))

	.dataa(\slc|d0|Add1~43_combout ),
	.datab(\slc|d0|Add1~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[11]~41 ),
	.combout(\slc|d0|PC_Reg|Out[12]~42_combout ),
	.cout(\slc|d0|PC_Reg|Out[12]~43 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[12]~42 .lut_mask = 16'h698E;
defparam \slc|d0|PC_Reg|Out[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[13]~44 (
// Equation(s):
// \slc|d0|PC_Reg|Out[13]~44_combout  = (\slc|d0|Add1~37_combout  & ((\slc|d0|Add1~44_combout  & (\slc|d0|PC_Reg|Out[12]~43  & VCC)) # (!\slc|d0|Add1~44_combout  & (!\slc|d0|PC_Reg|Out[12]~43 )))) # (!\slc|d0|Add1~37_combout  & ((\slc|d0|Add1~44_combout  & 
// (!\slc|d0|PC_Reg|Out[12]~43 )) # (!\slc|d0|Add1~44_combout  & ((\slc|d0|PC_Reg|Out[12]~43 ) # (GND)))))
// \slc|d0|PC_Reg|Out[13]~45  = CARRY((\slc|d0|Add1~37_combout  & (!\slc|d0|Add1~44_combout  & !\slc|d0|PC_Reg|Out[12]~43 )) # (!\slc|d0|Add1~37_combout  & ((!\slc|d0|PC_Reg|Out[12]~43 ) # (!\slc|d0|Add1~44_combout ))))

	.dataa(\slc|d0|Add1~37_combout ),
	.datab(\slc|d0|Add1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[12]~43 ),
	.combout(\slc|d0|PC_Reg|Out[13]~44_combout ),
	.cout(\slc|d0|PC_Reg|Out[13]~45 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[13]~44 .lut_mask = 16'h9617;
defparam \slc|d0|PC_Reg|Out[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[13]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[13]~feeder_combout  = \slc|d0|PC_Reg|Out[13]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[13]~44_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[13]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \slc|d0|PC_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[13]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~0 (
// Equation(s):
// \slc|d0|Register_File|Mux2~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][13]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][13]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[4][13]~q ),
	.datac(\slc|d0|Register_File|registers[6][13]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~0 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~1 (
// Equation(s):
// \slc|d0|Register_File|Mux2~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux2~0_combout  & (\slc|d0|Register_File|registers[7][13]~q )) # (!\slc|d0|Register_File|Mux2~0_combout  & ((\slc|d0|Register_File|registers[5][13]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux2~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[7][13]~q ),
	.datac(\slc|d0|Register_File|registers[5][13]~q ),
	.datad(\slc|d0|Register_File|Mux2~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~1 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~2 (
// Equation(s):
// \slc|d0|Register_File|Mux2~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][13]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][13]~q ))))

	.dataa(\slc|d0|Register_File|registers[0][13]~q ),
	.datab(\slc|d0|Register_File|registers[1][13]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~2 .lut_mask = 16'hFC0A;
defparam \slc|d0|Register_File|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~3 (
// Equation(s):
// \slc|d0|Register_File|Mux2~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux2~2_combout  & ((\slc|d0|Register_File|registers[3][13]~q ))) # (!\slc|d0|Register_File|Mux2~2_combout  & 
// (\slc|d0|Register_File|registers[2][13]~q )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux2~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][13]~q ),
	.datab(\slc|d0|Register_File|registers[3][13]~q ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datad(\slc|d0|Register_File|Mux2~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~3 .lut_mask = 16'hCFA0;
defparam \slc|d0|Register_File|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux2~4 (
// Equation(s):
// \slc|d0|Register_File|Mux2~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux2~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(\slc|d0|Register_File|Mux2~1_combout ),
	.datad(\slc|d0|Register_File|Mux2~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux2~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|Register_File|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~110 (
// Equation(s):
// \slc|d0|Add0~110_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux2~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux2~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [13]))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|PC_Reg|Out [13]),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|d0|Register_File|Mux2~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~110 .lut_mask = 16'hFE04;
defparam \slc|d0|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \slc|d0|Register_File|registers[3][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \slc|d0|Register_File|registers[2][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \slc|d0|Register_File|registers[0][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \slc|d0|Register_File|registers[1][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[12]~61 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[12]~61_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][12]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][12]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[0][12]~q ),
	.datad(\slc|d0|Register_File|registers[1][12]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[12]~61 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_Mult|Out_Mux[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[12]~62 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[12]~62_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[12]~61_combout  & (\slc|d0|Register_File|registers[3][12]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[12]~61_combout  & ((\slc|d0|Register_File|registers[2][12]~q ))))) 
// # (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[12]~61_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[3][12]~q ),
	.datac(\slc|d0|Register_File|registers[2][12]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[12]~61_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[12]~62 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[7][12]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[7][12]~feeder_combout  = \slc|d0|MDR_Reg|Out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][12]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|Register_File|registers[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \slc|d0|Register_File|registers[7][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \slc|d0|Register_File|registers[5][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \slc|d0|Register_File|registers[4][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N27
dffeas \slc|d0|Register_File|registers[6][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][12] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[12]~59 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[12]~59_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0]) # ((\slc|d0|Register_File|registers[6][12]~q )))) # (!\slc|d0|IR_Reg|Out [1] & (!\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[4][12]~q )))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][12]~q ),
	.datad(\slc|d0|Register_File|registers[6][12]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[12]~59 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_Mult|Out_Mux[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[12]~60 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[12]~60_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[12]~59_combout  & (\slc|d0|Register_File|registers[7][12]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[12]~59_combout  & ((\slc|d0|Register_File|registers[5][12]~q ))))) 
// # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[12]~59_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][12]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[5][12]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[12]~59_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[12]~60 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_Mult|Out_Mux[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[12]~63 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[12]~63_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[12]~60_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[12]~62_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(\slc|d0|SR2_Mult|Out_Mux[12]~62_combout ),
	.datac(\slc|state_controller|SR2MUX~0_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[12]~60_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[12]~63 .lut_mask = 16'h0E04;
defparam \slc|d0|SR2_Mult|Out_Mux[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~105 (
// Equation(s):
// \slc|d0|Add0~105_combout  = (\slc|d0|Add0~100_combout ) # ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[12]~63_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[12]~63_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|Add0~100_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~105 .lut_mask = 16'hFFE0;
defparam \slc|d0|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~2 (
// Equation(s):
// \slc|d0|Register_File|Mux3~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|registers[1][12]~q ) # (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// (\slc|d0|Register_File|registers[0][12]~q  & ((!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[0][12]~q ),
	.datac(\slc|d0|Register_File|registers[1][12]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|Register_File|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~3 (
// Equation(s):
// \slc|d0|Register_File|Mux3~3_combout  = (\slc|d0|Register_File|Mux3~2_combout  & ((\slc|d0|Register_File|registers[3][12]~q ) # ((!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|Register_File|Mux3~2_combout  & 
// (((\slc|d0|Register_File|registers[2][12]~q  & \slc|d0|SR1_Mult|Out_Mux[1]~1_combout ))))

	.dataa(\slc|d0|Register_File|Mux3~2_combout ),
	.datab(\slc|d0|Register_File|registers[3][12]~q ),
	.datac(\slc|d0|Register_File|registers[2][12]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~3 .lut_mask = 16'hD8AA;
defparam \slc|d0|Register_File|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~0 (
// Equation(s):
// \slc|d0|Register_File|Mux3~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][12]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][12]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[4][12]~q ),
	.datac(\slc|d0|Register_File|registers[6][12]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~0 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~1 (
// Equation(s):
// \slc|d0|Register_File|Mux3~1_combout  = (\slc|d0|Register_File|Mux3~0_combout  & ((\slc|d0|Register_File|registers[7][12]~q ) # ((!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|Register_File|Mux3~0_combout  & 
// (((\slc|d0|Register_File|registers[5][12]~q  & \slc|d0|SR1_Mult|Out_Mux[0]~0_combout ))))

	.dataa(\slc|d0|Register_File|Mux3~0_combout ),
	.datab(\slc|d0|Register_File|registers[7][12]~q ),
	.datac(\slc|d0|Register_File|registers[5][12]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~1 .lut_mask = 16'hD8AA;
defparam \slc|d0|Register_File|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux3~4 (
// Equation(s):
// \slc|d0|Register_File|Mux3~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux3~1_combout ))) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux3~3_combout ))

	.dataa(\slc|d0|Register_File|Mux3~3_combout ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datac(gnd),
	.datad(\slc|d0|Register_File|Mux3~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux3~4 .lut_mask = 16'hEE22;
defparam \slc|d0|Register_File|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~106 (
// Equation(s):
// \slc|d0|Add0~106_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux3~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux3~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [12]))))

	.dataa(\slc|d0|PC_Reg|Out [12]),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|d0|Register_File|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~106 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~107 (
// Equation(s):
// \slc|d0|Add0~107_combout  = ((\slc|d0|Add0~105_combout  $ (\slc|d0|Add0~106_combout  $ (!\slc|d0|Add0~104 )))) # (GND)
// \slc|d0|Add0~108  = CARRY((\slc|d0|Add0~105_combout  & ((\slc|d0|Add0~106_combout ) # (!\slc|d0|Add0~104 ))) # (!\slc|d0|Add0~105_combout  & (\slc|d0|Add0~106_combout  & !\slc|d0|Add0~104 )))

	.dataa(\slc|d0|Add0~105_combout ),
	.datab(\slc|d0|Add0~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~104 ),
	.combout(\slc|d0|Add0~107_combout ),
	.cout(\slc|d0|Add0~108 ));
// synopsys translate_off
defparam \slc|d0|Add0~107 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|Add0~111 (
// Equation(s):
// \slc|d0|Add0~111_combout  = (\slc|d0|Add0~109_combout  & ((\slc|d0|Add0~110_combout  & (\slc|d0|Add0~108  & VCC)) # (!\slc|d0|Add0~110_combout  & (!\slc|d0|Add0~108 )))) # (!\slc|d0|Add0~109_combout  & ((\slc|d0|Add0~110_combout  & (!\slc|d0|Add0~108 )) # 
// (!\slc|d0|Add0~110_combout  & ((\slc|d0|Add0~108 ) # (GND)))))
// \slc|d0|Add0~112  = CARRY((\slc|d0|Add0~109_combout  & (!\slc|d0|Add0~110_combout  & !\slc|d0|Add0~108 )) # (!\slc|d0|Add0~109_combout  & ((!\slc|d0|Add0~108 ) # (!\slc|d0|Add0~110_combout ))))

	.dataa(\slc|d0|Add0~109_combout ),
	.datab(\slc|d0|Add0~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~108 ),
	.combout(\slc|d0|Add0~111_combout ),
	.cout(\slc|d0|Add0~112 ));
// synopsys translate_off
defparam \slc|d0|Add0~111 .lut_mask = 16'h9617;
defparam \slc|d0|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[13]~35 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[13]~35_combout  = (\slc|d0|Register_File|Mux2~4_combout  & ((\slc|d0|SR2_Mult|Out_Mux[13]~68_combout ) # ((\slc|state_controller|WideOr29~combout ) # (\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[13]~68_combout ),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datad(\slc|d0|Register_File|Mux2~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[13]~35 .lut_mask = 16'hFE00;
defparam \slc|d0|MDR_Reg|Out[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[13]~36 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[13]~36_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (((\slc|d0|MDR_Reg|Out[13]~35_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|MDR_Reg|Out[13]~35_combout ))) # 
// (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [13]))))

	.dataa(\slc|d0|PC_Reg|Out [13]),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|MDR_Reg|Out[13]~35_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[13]~36 .lut_mask = 16'hF20E;
defparam \slc|d0|MDR_Reg|Out[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[13]~13 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[13]~13_combout  = (\slc|d0|MDR_Reg|Out[13]~54_combout  & ((\slc|state_controller|GateMDR~combout ) # ((\slc|d0|Add0~111_combout )))) # (!\slc|d0|MDR_Reg|Out[13]~54_combout  & (!\slc|state_controller|GateMDR~combout  & 
// ((\slc|d0|MDR_Reg|Out[13]~36_combout ))))

	.dataa(\slc|d0|MDR_Reg|Out[13]~54_combout ),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|Add0~111_combout ),
	.datad(\slc|d0|MDR_Reg|Out[13]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[13]~13 .lut_mask = 16'hB9A8;
defparam \slc|d0|MDR_Reg|Out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~40 (
// Equation(s):
// \slc|d0|IR_Reg|Out~40_combout  = (\slc|d0|MDR_Reg|Out[13]~13_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~40 .lut_mask = 16'hFC00;
defparam \slc|d0|IR_Reg|Out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N11
dffeas \slc|d0|IR_Reg|Out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[13] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~8 (
// Equation(s):
// \slc|state_controller|Decoder0~8_combout  = (!\slc|d0|IR_Reg|Out [12] & (!\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [14] & !\slc|d0|IR_Reg|Out [15])))

	.dataa(\slc|d0|IR_Reg|Out [12]),
	.datab(\slc|d0|IR_Reg|Out [13]),
	.datac(\slc|d0|IR_Reg|Out [14]),
	.datad(\slc|d0|IR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~8 .lut_mask = 16'h0001;
defparam \slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~79 (
// Equation(s):
// \slc|state_controller|State~79_combout  = (\slc|state_controller|State.S_32~q  & (\slc|state_controller|Decoder0~8_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~79_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~79 .lut_mask = 16'hC800;
defparam \slc|state_controller|State~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \slc|d0|ben|N_nxt (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|N_nxt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|N_nxt .is_wysiwyg = "true";
defparam \slc|d0|ben|N_nxt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|ben|Out~0 (
// Equation(s):
// \slc|d0|ben|Out~0_combout  = (\slc|d0|ben|N_nxt~q  & \slc|d0|IR_Reg|Out [11])

	.dataa(\slc|d0|ben|N_nxt~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_Reg|Out [11]),
	.cin(gnd),
	.combout(\slc|d0|ben|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Out~0 .lut_mask = 16'hAA00;
defparam \slc|d0|ben|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~1 (
// Equation(s):
// \slc|d0|ben|Equal1~1_combout  = (!\slc|d0|MDR_Reg|Out[11]~11_combout  & (!\slc|d0|MDR_Reg|Out[10]~10_combout  & (!\slc|d0|MDR_Reg|Out[8]~8_combout  & !\slc|d0|MDR_Reg|Out[9]~9_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[11]~11_combout ),
	.datab(\slc|d0|MDR_Reg|Out[10]~10_combout ),
	.datac(\slc|d0|MDR_Reg|Out[8]~8_combout ),
	.datad(\slc|d0|MDR_Reg|Out[9]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~1 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|ben|P~0 (
// Equation(s):
// \slc|d0|ben|P~0_combout  = (!\slc|d0|MDR_Reg|Out[5]~5_combout  & (!\slc|d0|MDR_Reg|Out[7]~7_combout  & (!\slc|d0|MDR_Reg|Out[6]~6_combout  & !\slc|d0|MDR_Reg|Out[4]~4_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.datab(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.datac(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.datad(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|P~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|P~0 .lut_mask = 16'h0001;
defparam \slc|d0|ben|P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~0 (
// Equation(s):
// \slc|d0|ben|Equal1~0_combout  = (!\slc|d0|MDR_Reg|Out[1]~1_combout  & (!\slc|d0|MDR_Reg|Out[0]~0_combout  & (!\slc|d0|MDR_Reg|Out[2]~2_combout  & !\slc|d0|MDR_Reg|Out[3]~3_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[1]~1_combout ),
	.datab(\slc|d0|MDR_Reg|Out[0]~0_combout ),
	.datac(\slc|d0|MDR_Reg|Out[2]~2_combout ),
	.datad(\slc|d0|MDR_Reg|Out[3]~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~0 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|ben|P~1 (
// Equation(s):
// \slc|d0|ben|P~1_combout  = (!\slc|d0|MDR_Reg|Out[12]~12_combout  & (!\slc|d0|MDR_Reg|Out[13]~13_combout  & (\slc|d0|ben|P~0_combout  & \slc|d0|ben|Equal1~0_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.datab(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.datac(\slc|d0|ben|P~0_combout ),
	.datad(\slc|d0|ben|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|P~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|P~1 .lut_mask = 16'h1000;
defparam \slc|d0|ben|P~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|ben|P~2 (
// Equation(s):
// \slc|d0|ben|P~2_combout  = (!\slc|d0|MDR_Reg|Out[15]~15_combout  & ((\slc|d0|MDR_Reg|Out[14]~14_combout ) # ((!\slc|d0|ben|P~1_combout ) # (!\slc|d0|ben|Equal1~1_combout ))))

	.dataa(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.datab(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.datac(\slc|d0|ben|Equal1~1_combout ),
	.datad(\slc|d0|ben|P~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|P~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|P~2 .lut_mask = 16'h2333;
defparam \slc|d0|ben|P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N23
dffeas \slc|d0|ben|P_nxt (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|P~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|P_nxt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|P_nxt .is_wysiwyg = "true";
defparam \slc|d0|ben|P_nxt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~2 (
// Equation(s):
// \slc|d0|ben|Equal1~2_combout  = (!\slc|d0|MDR_Reg|Out[5]~5_combout  & (!\slc|d0|MDR_Reg|Out[7]~7_combout  & (!\slc|d0|MDR_Reg|Out[6]~6_combout  & !\slc|d0|MDR_Reg|Out[4]~4_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[5]~5_combout ),
	.datab(\slc|d0|MDR_Reg|Out[7]~7_combout ),
	.datac(\slc|d0|MDR_Reg|Out[6]~6_combout ),
	.datad(\slc|d0|MDR_Reg|Out[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~2 .lut_mask = 16'h0001;
defparam \slc|d0|ben|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~3 (
// Equation(s):
// \slc|d0|ben|Equal1~3_combout  = (!\slc|d0|MDR_Reg|Out[12]~12_combout  & (\slc|d0|ben|Equal1~2_combout  & (\slc|d0|ben|Equal1~1_combout  & \slc|d0|ben|Equal1~0_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.datab(\slc|d0|ben|Equal1~2_combout ),
	.datac(\slc|d0|ben|Equal1~1_combout ),
	.datad(\slc|d0|ben|Equal1~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~3 .lut_mask = 16'h4000;
defparam \slc|d0|ben|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|ben|Equal1~4 (
// Equation(s):
// \slc|d0|ben|Equal1~4_combout  = (!\slc|d0|MDR_Reg|Out[14]~14_combout  & (!\slc|d0|MDR_Reg|Out[15]~15_combout  & (!\slc|d0|MDR_Reg|Out[13]~13_combout  & \slc|d0|ben|Equal1~3_combout )))

	.dataa(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.datab(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.datac(\slc|d0|MDR_Reg|Out[13]~13_combout ),
	.datad(\slc|d0|ben|Equal1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|ben|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Equal1~4 .lut_mask = 16'h0100;
defparam \slc|d0|ben|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N29
dffeas \slc|d0|ben|Z_nxt (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|Equal1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|state_controller|WideOr32~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|Z_nxt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|Z_nxt .is_wysiwyg = "true";
defparam \slc|d0|ben|Z_nxt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|ben|Out~1 (
// Equation(s):
// \slc|d0|ben|Out~1_combout  = (\slc|d0|ben|P_nxt~q  & ((\slc|d0|IR_Reg|Out [9]) # ((\slc|d0|ben|Z_nxt~q  & \slc|d0|IR_Reg|Out [10])))) # (!\slc|d0|ben|P_nxt~q  & (\slc|d0|ben|Z_nxt~q  & (\slc|d0|IR_Reg|Out [10])))

	.dataa(\slc|d0|ben|P_nxt~q ),
	.datab(\slc|d0|ben|Z_nxt~q ),
	.datac(\slc|d0|IR_Reg|Out [10]),
	.datad(\slc|d0|IR_Reg|Out [9]),
	.cin(gnd),
	.combout(\slc|d0|ben|Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Out~1 .lut_mask = 16'hEAC0;
defparam \slc|d0|ben|Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|ben|Out~2 (
// Equation(s):
// \slc|d0|ben|Out~2_combout  = (\slc|state_controller|State.S_32~q  & ((\slc|d0|ben|Out~0_combout ) # ((\slc|d0|ben|Out~1_combout )))) # (!\slc|state_controller|State.S_32~q  & (((\slc|d0|ben|Out~q ))))

	.dataa(\slc|d0|ben|Out~0_combout ),
	.datab(\slc|d0|ben|Out~1_combout ),
	.datac(\slc|d0|ben|Out~q ),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|d0|ben|Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ben|Out~2 .lut_mask = 16'hEEF0;
defparam \slc|d0|ben|Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \slc|d0|ben|Out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|ben|Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|ben|Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|ben|Out .is_wysiwyg = "true";
defparam \slc|d0|ben|Out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~60 (
// Equation(s):
// \slc|state_controller|State~60_combout  = (\slc|state_controller|State.S_00~q  & (\slc|d0|ben|Out~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|State.S_00~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|ben|Out~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~60 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
fiftyfivenm_lcell_comb \slc|d0|Add1~43 (
// Equation(s):
// \slc|d0|Add1~43_combout  = (\slc|d0|Add1~35_combout ) # ((\slc|d0|PC_Reg|Out [12] & (!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|PC_Reg|Out [12]),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|d0|Add1~35_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~43 .lut_mask = 16'hFF02;
defparam \slc|d0|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[12]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[12]~feeder_combout  = \slc|d0|PC_Reg|Out[12]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[12]~42_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[12]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \slc|d0|PC_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[12]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[12]~33 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[12]~33_combout  = (\slc|d0|Register_File|Mux3~4_combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # ((\slc|d0|SR2_Mult|Out_Mux[12]~63_combout ) # (\slc|state_controller|WideOr29~combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[12]~63_combout ),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|Register_File|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[12]~33 .lut_mask = 16'hFE00;
defparam \slc|d0|MDR_Reg|Out[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[12]~34 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[12]~34_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (((\slc|d0|MDR_Reg|Out[12]~33_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|MDR_Reg|Out[12]~33_combout ))) # 
// (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [12]))))

	.dataa(\slc|d0|PC_Reg|Out [12]),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datad(\slc|d0|MDR_Reg|Out[12]~33_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[12]~34 .lut_mask = 16'hF20E;
defparam \slc|d0|MDR_Reg|Out[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[12]~53 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[12]~53_combout  = (\slc|state_controller|State.S_27~q  & (((\slc|d0|MDR_Reg|Out [12])))) # (!\slc|state_controller|State.S_27~q  & ((\slc|state_controller|State.S_35~q  & ((\slc|d0|MDR_Reg|Out [12]))) # 
// (!\slc|state_controller|State.S_35~q  & (\slc|d0|Tri_State_Buff|Mux1~5_combout ))))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datad(\slc|d0|MDR_Reg|Out [12]),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[12]~53 .lut_mask = 16'hFE10;
defparam \slc|d0|MDR_Reg|Out[12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[12]~12 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[12]~12_combout  = (\slc|state_controller|GateMDR~combout  & (((\slc|d0|MDR_Reg|Out[12]~53_combout )))) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out[12]~53_combout  & ((\slc|d0|Add0~107_combout ))) # 
// (!\slc|d0|MDR_Reg|Out[12]~53_combout  & (\slc|d0|MDR_Reg|Out[12]~34_combout ))))

	.dataa(\slc|d0|MDR_Reg|Out[12]~34_combout ),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|MDR_Reg|Out[12]~53_combout ),
	.datad(\slc|d0|Add0~107_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[12]~12 .lut_mask = 16'hF2C2;
defparam \slc|d0|MDR_Reg|Out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~39 (
// Equation(s):
// \slc|d0|IR_Reg|Out~39_combout  = (\slc|d0|MDR_Reg|Out[12]~12_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[12]~12_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~39 .lut_mask = 16'hFC00;
defparam \slc|d0|IR_Reg|Out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N29
dffeas \slc|d0|IR_Reg|Out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[12] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~6 (
// Equation(s):
// \slc|state_controller|Decoder0~6_combout  = (!\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [14] & (\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [13])))

	.dataa(\slc|d0|IR_Reg|Out [15]),
	.datab(\slc|d0|IR_Reg|Out [14]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [13]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~6 .lut_mask = 16'h4000;
defparam \slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~77 (
// Equation(s):
// \slc|state_controller|State~77_combout  = (\slc|state_controller|Decoder0~6_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~6_combout ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~77_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~77 .lut_mask = 16'h8880;
defparam \slc|state_controller|State~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~58 (
// Equation(s):
// \slc|state_controller|State~58_combout  = (\slc|state_controller|State.S_07~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~58 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~54 (
// Equation(s):
// \slc|state_controller|State~54_combout  = (\slc|state_controller|State.S_23~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~54 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
fiftyfivenm_lcell_comb \slc|state_controller|State~55 (
// Equation(s):
// \slc|state_controller|State~55_combout  = (\slc|state_controller|State.S_16_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_16_1~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~55 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~56 (
// Equation(s):
// \slc|state_controller|State~56_combout  = (\slc|state_controller|State.S_16_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_16_2~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~56 .lut_mask = 16'hF0C0;
defparam \slc|state_controller|State~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \slc|state_controller|State.S_16_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
fiftyfivenm_lcell_comb \slc|state_controller|State~57 (
// Equation(s):
// \slc|state_controller|State~57_combout  = (\slc|state_controller|State.S_16_3~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_16_3~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~57 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \slc|state_controller|State.S_16_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_4 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
fiftyfivenm_lcell_comb \slc|state_controller|WideOr35~0 (
// Equation(s):
// \slc|state_controller|WideOr35~0_combout  = (\slc|state_controller|State.S_16_2~q ) # ((\slc|state_controller|State.S_16_3~q ) # ((\slc|state_controller|State.S_16_4~q ) # (\slc|state_controller|State.S_16_1~q )))

	.dataa(\slc|state_controller|State.S_16_2~q ),
	.datab(\slc|state_controller|State.S_16_3~q ),
	.datac(\slc|state_controller|State.S_16_4~q ),
	.datad(\slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr35~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr35~0 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
fiftyfivenm_lcell_comb \WE~0 (
// Equation(s):
// \WE~0_combout  = (\slc|state_controller|WideOr35~0_combout ) # (!\instaRam|state.mem_write~q )

	.dataa(\instaRam|state.mem_write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|state_controller|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE~0 .lut_mask = 16'hFF55;
defparam \WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \slc|d0|MDR_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[15]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_Reg|Out[15]~50_combout ),
	.sload(\slc|state_controller|WideOr26~combout ),
	.ena(\slc|d0|MDR_Reg|Out[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|MDR_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[15]~56 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[15]~56_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_Reg|Out [15])) # (!\slc|state_controller|State.S_35~q  & ((\slc|state_controller|State.S_27~q  & (\slc|d0|MDR_Reg|Out [15])) # (!\slc|state_controller|State.S_27~q  
// & ((\slc|d0|Tri_State_Buff|Mux1~5_combout )))))

	.dataa(\slc|d0|MDR_Reg|Out [15]),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15]~56 .lut_mask = 16'hAAB8;
defparam \slc|d0|MDR_Reg|Out[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
fiftyfivenm_lcell_comb \slc|d0|Add1~46 (
// Equation(s):
// \slc|d0|Add1~46_combout  = (\slc|d0|Add1~35_combout ) # ((\slc|d0|PC_Reg|Out [15] & (!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|PC_Reg|Out [15]),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|d0|Add1~35_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~46 .lut_mask = 16'hFF02;
defparam \slc|d0|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
fiftyfivenm_lcell_comb \slc|d0|Add1~39 (
// Equation(s):
// \slc|d0|Add1~39_combout  = (\slc|d0|PC_Reg|Out [15] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|PC_Reg|Out [15]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~39 .lut_mask = 16'hAAA0;
defparam \slc|d0|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
fiftyfivenm_lcell_comb \slc|d0|Add1~38 (
// Equation(s):
// \slc|d0|Add1~38_combout  = (\slc|d0|PC_Reg|Out [14] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|d0|PC_Reg|Out [14]),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~38 .lut_mask = 16'hF0C0;
defparam \slc|d0|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[14]~46 (
// Equation(s):
// \slc|d0|PC_Reg|Out[14]~46_combout  = ((\slc|d0|Add1~45_combout  $ (\slc|d0|Add1~38_combout  $ (!\slc|d0|PC_Reg|Out[13]~45 )))) # (GND)
// \slc|d0|PC_Reg|Out[14]~47  = CARRY((\slc|d0|Add1~45_combout  & ((\slc|d0|Add1~38_combout ) # (!\slc|d0|PC_Reg|Out[13]~45 ))) # (!\slc|d0|Add1~45_combout  & (\slc|d0|Add1~38_combout  & !\slc|d0|PC_Reg|Out[13]~45 )))

	.dataa(\slc|d0|Add1~45_combout ),
	.datab(\slc|d0|Add1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_Reg|Out[13]~45 ),
	.combout(\slc|d0|PC_Reg|Out[14]~46_combout ),
	.cout(\slc|d0|PC_Reg|Out[14]~47 ));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[14]~46 .lut_mask = 16'h698E;
defparam \slc|d0|PC_Reg|Out[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[14]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[14]~feeder_combout  = \slc|d0|PC_Reg|Out[14]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[14]~46_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[14]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \slc|d0|PC_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[14]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
fiftyfivenm_lcell_comb \slc|d0|Add1~45 (
// Equation(s):
// \slc|d0|Add1~45_combout  = (\slc|d0|Add1~35_combout ) # ((\slc|d0|PC_Reg|Out [14] & (!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )))

	.dataa(\slc|d0|Add1~35_combout ),
	.datab(\slc|d0|PC_Reg|Out [14]),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add1~45 .lut_mask = 16'hAAAE;
defparam \slc|d0|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[15]~48 (
// Equation(s):
// \slc|d0|PC_Reg|Out[15]~48_combout  = \slc|d0|Add1~46_combout  $ (\slc|d0|PC_Reg|Out[14]~47  $ (\slc|d0|Add1~39_combout ))

	.dataa(gnd),
	.datab(\slc|d0|Add1~46_combout ),
	.datac(gnd),
	.datad(\slc|d0|Add1~39_combout ),
	.cin(\slc|d0|PC_Reg|Out[14]~47 ),
	.combout(\slc|d0|PC_Reg|Out[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[15]~48 .lut_mask = 16'hC33C;
defparam \slc|d0|PC_Reg|Out[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
fiftyfivenm_lcell_comb \slc|d0|PC_Reg|Out[15]~feeder (
// Equation(s):
// \slc|d0|PC_Reg|Out[15]~feeder_combout  = \slc|d0|PC_Reg|Out[15]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|PC_Reg|Out[15]~48_combout ),
	.cin(gnd),
	.combout(\slc|d0|PC_Reg|Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[15]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|PC_Reg|Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \slc|d0|PC_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_Reg|Out[15]~feeder_combout ),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|State.S_12~q ),
	.ena(\slc|d0|PC_Reg|Out[12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|PC_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \slc|d0|Register_File|registers[7][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \slc|d0|Register_File|registers[5][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \slc|d0|Register_File|registers[4][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N19
dffeas \slc|d0|Register_File|registers[6][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~0 (
// Equation(s):
// \slc|d0|Register_File|Mux0~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][15]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][15]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[4][15]~q ),
	.datac(\slc|d0|Register_File|registers[6][15]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~0 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~1 (
// Equation(s):
// \slc|d0|Register_File|Mux0~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux0~0_combout  & (\slc|d0|Register_File|registers[7][15]~q )) # (!\slc|d0|Register_File|Mux0~0_combout  & ((\slc|d0|Register_File|registers[5][15]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux0~0_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[7][15]~q ),
	.datac(\slc|d0|Register_File|registers[5][15]~q ),
	.datad(\slc|d0|Register_File|Mux0~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~1 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[3][15]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[3][15]~feeder_combout  = \slc|d0|MDR_Reg|Out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][15]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \slc|d0|Register_File|registers[3][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y30_N17
dffeas \slc|d0|Register_File|registers[2][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \slc|d0|Register_File|registers[0][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y30_N19
dffeas \slc|d0|Register_File|registers[1][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][15] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~2 (
// Equation(s):
// \slc|d0|Register_File|Mux0~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][15]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][15]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[0][15]~q ),
	.datac(\slc|d0|Register_File|registers[1][15]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~2 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~3 (
// Equation(s):
// \slc|d0|Register_File|Mux0~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux0~2_combout  & (\slc|d0|Register_File|registers[3][15]~q )) # (!\slc|d0|Register_File|Mux0~2_combout  & ((\slc|d0|Register_File|registers[2][15]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux0~2_combout ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[3][15]~q ),
	.datac(\slc|d0|Register_File|registers[2][15]~q ),
	.datad(\slc|d0|Register_File|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|Register_File|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux0~4 (
// Equation(s):
// \slc|d0|Register_File|Mux0~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux0~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux0~3_combout )))

	.dataa(\slc|d0|Register_File|Mux0~1_combout ),
	.datab(\slc|d0|Register_File|Mux0~3_combout ),
	.datac(gnd),
	.datad(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux0~4 .lut_mask = 16'hAACC;
defparam \slc|d0|Register_File|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~118 (
// Equation(s):
// \slc|d0|Add0~118_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux0~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux0~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [15]))))

	.dataa(\slc|d0|PC_Reg|Out [15]),
	.datab(\slc|state_controller|WideOr31~combout ),
	.datac(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datad(\slc|d0|Register_File|Mux0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~118 .lut_mask = 16'hFE02;
defparam \slc|d0|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[15]~76 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[15]~76_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & (\slc|d0|Register_File|registers[1][15]~q )) # (!\slc|d0|IR_Reg|Out [0] & 
// ((\slc|d0|Register_File|registers[0][15]~q )))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[1][15]~q ),
	.datad(\slc|d0|Register_File|registers[0][15]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[15]~76 .lut_mask = 16'hD9C8;
defparam \slc|d0|SR2_Mult|Out_Mux[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[15]~77 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[15]~77_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[15]~76_combout  & ((\slc|d0|Register_File|registers[3][15]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[15]~76_combout  & (\slc|d0|Register_File|registers[2][15]~q )))) 
// # (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[15]~76_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[2][15]~q ),
	.datac(\slc|d0|Register_File|registers[3][15]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[15]~76_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[15]~77 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_Mult|Out_Mux[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[15]~74 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[15]~74_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][15]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][15]~q )))))

	.dataa(\slc|d0|Register_File|registers[6][15]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[4][15]~q ),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[15]~74 .lut_mask = 16'hEE30;
defparam \slc|d0|SR2_Mult|Out_Mux[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[15]~75 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[15]~75_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[15]~74_combout  & ((\slc|d0|Register_File|registers[7][15]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[15]~74_combout  & (\slc|d0|Register_File|registers[5][15]~q )))) 
// # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[15]~74_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][15]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[7][15]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[15]~74_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[15]~75 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[15]~78 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[15]~78_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[15]~75_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[15]~77_combout ))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[15]~77_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[15]~75_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[15]~78 .lut_mask = 16'h5410;
defparam \slc|d0|SR2_Mult|Out_Mux[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~117 (
// Equation(s):
// \slc|d0|Add0~117_combout  = (\slc|d0|Add0~100_combout ) # ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[15]~78_combout ))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datac(\slc|d0|Add0~100_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[15]~78_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~117 .lut_mask = 16'hFAF8;
defparam \slc|d0|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \slc|d0|Register_File|registers[7][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~131_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[7][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N1
dffeas \slc|d0|Register_File|registers[5][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[5][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|Register_File|registers[4][14]~feeder (
// Equation(s):
// \slc|d0|Register_File|registers[4][14]~feeder_combout  = \slc|d0|MDR_Reg|Out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|registers[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][14]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|Register_File|registers[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \slc|d0|Register_File|registers[4][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|Register_File|registers[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[4][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N7
dffeas \slc|d0|Register_File|registers[6][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[6][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~0 (
// Equation(s):
// \slc|d0|Register_File|Mux1~0_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & 
// ((\slc|d0|Register_File|registers[6][14]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (\slc|d0|Register_File|registers[4][14]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datab(\slc|d0|Register_File|registers[4][14]~q ),
	.datac(\slc|d0|Register_File|registers[6][14]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~0 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~1 (
// Equation(s):
// \slc|d0|Register_File|Mux1~1_combout  = (\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & ((\slc|d0|Register_File|Mux1~0_combout  & (\slc|d0|Register_File|registers[7][14]~q )) # (!\slc|d0|Register_File|Mux1~0_combout  & ((\slc|d0|Register_File|registers[5][14]~q 
// ))))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (((\slc|d0|Register_File|Mux1~0_combout ))))

	.dataa(\slc|d0|Register_File|registers[7][14]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.datac(\slc|d0|Register_File|registers[5][14]~q ),
	.datad(\slc|d0|Register_File|Mux1~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|Register_File|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N27
dffeas \slc|d0|Register_File|registers[2][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[2][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N5
dffeas \slc|d0|Register_File|registers[3][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|Register_File|Decoder0~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[3][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \slc|d0|Register_File|registers[0][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[0][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y30_N5
dffeas \slc|d0|Register_File|registers[1][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|Register_File|Decoder0~133_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|Register_File|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|Register_File|registers[1][14] .is_wysiwyg = "true";
defparam \slc|d0|Register_File|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~2 (
// Equation(s):
// \slc|d0|Register_File|Mux1~2_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & 
// ((\slc|d0|Register_File|registers[1][14]~q ))) # (!\slc|d0|SR1_Mult|Out_Mux[0]~0_combout  & (\slc|d0|Register_File|registers[0][14]~q ))))

	.dataa(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datab(\slc|d0|Register_File|registers[0][14]~q ),
	.datac(\slc|d0|Register_File|registers[1][14]~q ),
	.datad(\slc|d0|SR1_Mult|Out_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~2 .lut_mask = 16'hFA44;
defparam \slc|d0|Register_File|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~3 (
// Equation(s):
// \slc|d0|Register_File|Mux1~3_combout  = (\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & ((\slc|d0|Register_File|Mux1~2_combout  & ((\slc|d0|Register_File|registers[3][14]~q ))) # (!\slc|d0|Register_File|Mux1~2_combout  & 
// (\slc|d0|Register_File|registers[2][14]~q )))) # (!\slc|d0|SR1_Mult|Out_Mux[1]~1_combout  & (((\slc|d0|Register_File|Mux1~2_combout ))))

	.dataa(\slc|d0|Register_File|registers[2][14]~q ),
	.datab(\slc|d0|SR1_Mult|Out_Mux[1]~1_combout ),
	.datac(\slc|d0|Register_File|registers[3][14]~q ),
	.datad(\slc|d0|Register_File|Mux1~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~3 .lut_mask = 16'hF388;
defparam \slc|d0|Register_File|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|Register_File|Mux1~4 (
// Equation(s):
// \slc|d0|Register_File|Mux1~4_combout  = (\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & (\slc|d0|Register_File|Mux1~1_combout )) # (!\slc|d0|SR1_Mult|Out_Mux[2]~2_combout  & ((\slc|d0|Register_File|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|Register_File|Mux1~1_combout ),
	.datac(\slc|d0|SR1_Mult|Out_Mux[2]~2_combout ),
	.datad(\slc|d0|Register_File|Mux1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Register_File|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Register_File|Mux1~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|Register_File|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~114 (
// Equation(s):
// \slc|d0|Add0~114_combout  = (\slc|state_controller|WideOr31~combout  & (((\slc|d0|Register_File|Mux1~4_combout )))) # (!\slc|state_controller|WideOr31~combout  & ((\slc|d0|PC_Reg|Out[12]~16_combout  & ((\slc|d0|Register_File|Mux1~4_combout ))) # 
// (!\slc|d0|PC_Reg|Out[12]~16_combout  & (\slc|d0|PC_Reg|Out [14]))))

	.dataa(\slc|state_controller|WideOr31~combout ),
	.datab(\slc|d0|PC_Reg|Out[12]~16_combout ),
	.datac(\slc|d0|PC_Reg|Out [14]),
	.datad(\slc|d0|Register_File|Mux1~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~114 .lut_mask = 16'hFE10;
defparam \slc|d0|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[14]~71 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[14]~71_combout  = (\slc|d0|IR_Reg|Out [1] & (\slc|d0|IR_Reg|Out [0])) # (!\slc|d0|IR_Reg|Out [1] & ((\slc|d0|IR_Reg|Out [0] & ((\slc|d0|Register_File|registers[1][14]~q ))) # (!\slc|d0|IR_Reg|Out [0] & 
// (\slc|d0|Register_File|registers[0][14]~q ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[0][14]~q ),
	.datad(\slc|d0|Register_File|registers[1][14]~q ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[14]~71 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_Mult|Out_Mux[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[14]~72 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[14]~72_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|d0|SR2_Mult|Out_Mux[14]~71_combout  & (\slc|d0|Register_File|registers[3][14]~q )) # (!\slc|d0|SR2_Mult|Out_Mux[14]~71_combout  & ((\slc|d0|Register_File|registers[2][14]~q ))))) 
// # (!\slc|d0|IR_Reg|Out [1] & (((\slc|d0|SR2_Mult|Out_Mux[14]~71_combout ))))

	.dataa(\slc|d0|IR_Reg|Out [1]),
	.datab(\slc|d0|Register_File|registers[3][14]~q ),
	.datac(\slc|d0|Register_File|registers[2][14]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[14]~71_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[14]~72 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_Mult|Out_Mux[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[14]~69 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[14]~69_combout  = (\slc|d0|IR_Reg|Out [0] & (((\slc|d0|IR_Reg|Out [1])))) # (!\slc|d0|IR_Reg|Out [0] & ((\slc|d0|IR_Reg|Out [1] & (\slc|d0|Register_File|registers[6][14]~q )) # (!\slc|d0|IR_Reg|Out [1] & 
// ((\slc|d0|Register_File|registers[4][14]~q )))))

	.dataa(\slc|d0|Register_File|registers[6][14]~q ),
	.datab(\slc|d0|Register_File|registers[4][14]~q ),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|d0|IR_Reg|Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[14]~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[14]~69 .lut_mask = 16'hFA0C;
defparam \slc|d0|SR2_Mult|Out_Mux[14]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[14]~70 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[14]~70_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|d0|SR2_Mult|Out_Mux[14]~69_combout  & ((\slc|d0|Register_File|registers[7][14]~q ))) # (!\slc|d0|SR2_Mult|Out_Mux[14]~69_combout  & (\slc|d0|Register_File|registers[5][14]~q )))) 
// # (!\slc|d0|IR_Reg|Out [0] & (((\slc|d0|SR2_Mult|Out_Mux[14]~69_combout ))))

	.dataa(\slc|d0|Register_File|registers[5][14]~q ),
	.datab(\slc|d0|IR_Reg|Out [0]),
	.datac(\slc|d0|Register_File|registers[7][14]~q ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[14]~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[14]~70 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_Mult|Out_Mux[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_Mult|Out_Mux[14]~73 (
// Equation(s):
// \slc|d0|SR2_Mult|Out_Mux[14]~73_combout  = (!\slc|state_controller|SR2MUX~0_combout  & ((\slc|d0|IR_Reg|Out [2] & ((\slc|d0|SR2_Mult|Out_Mux[14]~70_combout ))) # (!\slc|d0|IR_Reg|Out [2] & (\slc|d0|SR2_Mult|Out_Mux[14]~72_combout ))))

	.dataa(\slc|state_controller|SR2MUX~0_combout ),
	.datab(\slc|d0|IR_Reg|Out [2]),
	.datac(\slc|d0|SR2_Mult|Out_Mux[14]~72_combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[14]~70_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_Mult|Out_Mux[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_Mult|Out_Mux[14]~73 .lut_mask = 16'h5410;
defparam \slc|d0|SR2_Mult|Out_Mux[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~113 (
// Equation(s):
// \slc|d0|Add0~113_combout  = (\slc|d0|Add0~100_combout ) # ((\slc|state_controller|WideOr31~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # (\slc|d0|SR2_Mult|Out_Mux[14]~73_combout ))))

	.dataa(\slc|d0|Add0~100_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datac(\slc|state_controller|WideOr31~combout ),
	.datad(\slc|d0|SR2_Mult|Out_Mux[14]~73_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~113 .lut_mask = 16'hFAEA;
defparam \slc|d0|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~115 (
// Equation(s):
// \slc|d0|Add0~115_combout  = ((\slc|d0|Add0~114_combout  $ (\slc|d0|Add0~113_combout  $ (!\slc|d0|Add0~112 )))) # (GND)
// \slc|d0|Add0~116  = CARRY((\slc|d0|Add0~114_combout  & ((\slc|d0|Add0~113_combout ) # (!\slc|d0|Add0~112 ))) # (!\slc|d0|Add0~114_combout  & (\slc|d0|Add0~113_combout  & !\slc|d0|Add0~112 )))

	.dataa(\slc|d0|Add0~114_combout ),
	.datab(\slc|d0|Add0~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add0~112 ),
	.combout(\slc|d0|Add0~115_combout ),
	.cout(\slc|d0|Add0~116 ));
// synopsys translate_off
defparam \slc|d0|Add0~115 .lut_mask = 16'h698E;
defparam \slc|d0|Add0~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|Add0~119 (
// Equation(s):
// \slc|d0|Add0~119_combout  = \slc|d0|Add0~118_combout  $ (\slc|d0|Add0~116  $ (\slc|d0|Add0~117_combout ))

	.dataa(\slc|d0|Add0~118_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|Add0~117_combout ),
	.cin(\slc|d0|Add0~116 ),
	.combout(\slc|d0|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~119 .lut_mask = 16'hA55A;
defparam \slc|d0|Add0~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[15]~39 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[15]~39_combout  = (\slc|d0|Register_File|Mux0~4_combout  & ((\slc|d0|SR2_Mult|Out_Mux[15]~78_combout ) # ((\slc|state_controller|WideOr29~combout ) # (\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[15]~78_combout ),
	.datab(\slc|state_controller|WideOr29~combout ),
	.datac(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datad(\slc|d0|Register_File|Mux0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15]~39 .lut_mask = 16'hFE00;
defparam \slc|d0|MDR_Reg|Out[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[15]~40 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[15]~40_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (((\slc|d0|MDR_Reg|Out[15]~39_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|state_controller|WideOr29~combout  & ((!\slc|d0|MDR_Reg|Out[15]~39_combout ))) # 
// (!\slc|state_controller|WideOr29~combout  & (\slc|d0|PC_Reg|Out [15]))))

	.dataa(\slc|d0|PC_Reg|Out [15]),
	.datab(\slc|d0|MDR_Reg|Out[15]~39_combout ),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15]~40 .lut_mask = 16'hCC3A;
defparam \slc|d0|MDR_Reg|Out[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[15]~15 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[15]~15_combout  = (\slc|state_controller|GateMDR~combout  & (\slc|d0|MDR_Reg|Out[15]~56_combout )) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out[15]~56_combout  & (\slc|d0|Add0~119_combout )) # 
// (!\slc|d0|MDR_Reg|Out[15]~56_combout  & ((\slc|d0|MDR_Reg|Out[15]~40_combout )))))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|MDR_Reg|Out[15]~56_combout ),
	.datac(\slc|d0|Add0~119_combout ),
	.datad(\slc|d0|MDR_Reg|Out[15]~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[15]~15 .lut_mask = 16'hD9C8;
defparam \slc|d0|MDR_Reg|Out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~42 (
// Equation(s):
// \slc|d0|IR_Reg|Out~42_combout  = (\slc|d0|MDR_Reg|Out[15]~15_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|MDR_Reg|Out[15]~15_combout ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~42 .lut_mask = 16'hF0A0;
defparam \slc|d0|IR_Reg|Out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N15
dffeas \slc|d0|IR_Reg|Out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[15] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~5 (
// Equation(s):
// \slc|state_controller|Decoder0~5_combout  = (!\slc|d0|IR_Reg|Out [15] & (\slc|d0|IR_Reg|Out [14] & (!\slc|d0|IR_Reg|Out [12] & \slc|d0|IR_Reg|Out [13])))

	.dataa(\slc|d0|IR_Reg|Out [15]),
	.datab(\slc|d0|IR_Reg|Out [14]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [13]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~5 .lut_mask = 16'h0400;
defparam \slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~76 (
// Equation(s):
// \slc|state_controller|State~76_combout  = (\slc|state_controller|Decoder0~5_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~5_combout ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~76 .lut_mask = 16'h8880;
defparam \slc|state_controller|State~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
fiftyfivenm_lcell_comb \slc|state_controller|State~68 (
// Equation(s):
// \slc|state_controller|State~68_combout  = (\slc|state_controller|State.S_06~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~68 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~69 (
// Equation(s):
// \slc|state_controller|State~69_combout  = (\slc|state_controller|State.S_25_1~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_25_1~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~69 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N11
dffeas \slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~70 (
// Equation(s):
// \slc|state_controller|State~70_combout  = (\slc|state_controller|State.S_25_2~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_25_2~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~70 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N17
dffeas \slc|state_controller|State.S_25_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \slc|state_controller|State~71 (
// Equation(s):
// \slc|state_controller|State~71_combout  = (\slc|state_controller|State.S_25_3~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_25_3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~71 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \slc|state_controller|State.S_25_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_4 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \slc|state_controller|State~62 (
// Equation(s):
// \slc|state_controller|State~62_combout  = (\slc|state_controller|State.S_25_4~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_25_4~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~62 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N7
dffeas \slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
fiftyfivenm_lcell_comb \slc|state_controller|GateMDR (
// Equation(s):
// \slc|state_controller|GateMDR~combout  = (\slc|state_controller|State.S_27~q ) # (\slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_27~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|state_controller|GateMDR~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|GateMDR .lut_mask = 16'hFFCC;
defparam \slc|state_controller|GateMDR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[14]~37 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[14]~37_combout  = (\slc|state_controller|WideOr29~combout  & (((\slc|d0|Tri_State_Buff|Mux1~3_combout )))) # (!\slc|state_controller|WideOr29~combout  & ((\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ) # 
// ((\slc|d0|SR2_Mult|Out_Mux[14]~73_combout ) # (!\slc|d0|Tri_State_Buff|Mux1~3_combout ))))

	.dataa(\slc|d0|SR2_Mult|Out_Mux[4]~20_combout ),
	.datab(\slc|d0|SR2_Mult|Out_Mux[14]~73_combout ),
	.datac(\slc|state_controller|WideOr29~combout ),
	.datad(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[14]~37 .lut_mask = 16'hFE0F;
defparam \slc|d0|MDR_Reg|Out[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[14]~38 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[14]~38_combout  = (\slc|d0|Tri_State_Buff|Mux1~3_combout  & (\slc|d0|Register_File|Mux1~4_combout  & ((\slc|d0|MDR_Reg|Out[14]~37_combout )))) # (!\slc|d0|Tri_State_Buff|Mux1~3_combout  & ((\slc|d0|MDR_Reg|Out[14]~37_combout  & 
// ((\slc|d0|PC_Reg|Out [14]))) # (!\slc|d0|MDR_Reg|Out[14]~37_combout  & (!\slc|d0|Register_File|Mux1~4_combout ))))

	.dataa(\slc|d0|Tri_State_Buff|Mux1~3_combout ),
	.datab(\slc|d0|Register_File|Mux1~4_combout ),
	.datac(\slc|d0|PC_Reg|Out [14]),
	.datad(\slc|d0|MDR_Reg|Out[14]~37_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[14]~38 .lut_mask = 16'hD811;
defparam \slc|d0|MDR_Reg|Out[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[14]~55 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[14]~55_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_Reg|Out [14])) # (!\slc|state_controller|State.S_35~q  & ((\slc|state_controller|State.S_27~q  & (\slc|d0|MDR_Reg|Out [14])) # (!\slc|state_controller|State.S_27~q  
// & ((\slc|d0|Tri_State_Buff|Mux1~5_combout )))))

	.dataa(\slc|d0|MDR_Reg|Out [14]),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|Tri_State_Buff|Mux1~5_combout ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[14]~55 .lut_mask = 16'hAAB8;
defparam \slc|d0|MDR_Reg|Out[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|MDR_Reg|Out[14]~14 (
// Equation(s):
// \slc|d0|MDR_Reg|Out[14]~14_combout  = (\slc|state_controller|GateMDR~combout  & (((\slc|d0|MDR_Reg|Out[14]~55_combout )))) # (!\slc|state_controller|GateMDR~combout  & ((\slc|d0|MDR_Reg|Out[14]~55_combout  & ((\slc|d0|Add0~115_combout ))) # 
// (!\slc|d0|MDR_Reg|Out[14]~55_combout  & (\slc|d0|MDR_Reg|Out[14]~38_combout ))))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|MDR_Reg|Out[14]~38_combout ),
	.datac(\slc|d0|MDR_Reg|Out[14]~55_combout ),
	.datad(\slc|d0|Add0~115_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_Reg|Out[14]~14 .lut_mask = 16'hF4A4;
defparam \slc|d0|MDR_Reg|Out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|IR_Reg|Out~41 (
// Equation(s):
// \slc|d0|IR_Reg|Out~41_combout  = (\slc|d0|MDR_Reg|Out[14]~14_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out[14]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_Reg|Out~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out~41 .lut_mask = 16'hFC00;
defparam \slc|d0|IR_Reg|Out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N25
dffeas \slc|d0|IR_Reg|Out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_Reg|Out~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_Reg|Out[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_Reg|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_Reg|Out[14] .is_wysiwyg = "true";
defparam \slc|d0|IR_Reg|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N20
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~3 (
// Equation(s):
// \slc|state_controller|Decoder0~3_combout  = (\slc|d0|IR_Reg|Out [14] & (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [12] & !\slc|d0|IR_Reg|Out [15])))

	.dataa(\slc|d0|IR_Reg|Out [14]),
	.datab(\slc|d0|IR_Reg|Out [13]),
	.datac(\slc|d0|IR_Reg|Out [12]),
	.datad(\slc|d0|IR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~3 .lut_mask = 16'h0020;
defparam \slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~74 (
// Equation(s):
// \slc|state_controller|State~74_combout  = (\slc|state_controller|State.S_32~q  & (\slc|state_controller|Decoder0~3_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~74 .lut_mask = 16'hA800;
defparam \slc|state_controller|State~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \slc|state_controller|State.S_5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_5 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
fiftyfivenm_lcell_comb \slc|state_controller|WideOr32~0 (
// Equation(s):
// \slc|state_controller|WideOr32~0_combout  = (\slc|state_controller|State.S_5~q ) # ((\slc|state_controller|State.S_27~q ) # ((\slc|state_controller|State.S_9~q ) # (\slc|state_controller|State.S_1~q )))

	.dataa(\slc|state_controller|State.S_5~q ),
	.datab(\slc|state_controller|State.S_27~q ),
	.datac(\slc|state_controller|State.S_9~q ),
	.datad(\slc|state_controller|State.S_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr32~0 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
fiftyfivenm_lcell_comb \slc|state_controller|WideOr0~0 (
// Equation(s):
// \slc|state_controller|WideOr0~0_combout  = (\slc|d0|IR_Reg|Out [13] & (((\slc|d0|IR_Reg|Out [15]) # (!\slc|d0|IR_Reg|Out [14])))) # (!\slc|d0|IR_Reg|Out [13] & (!\slc|d0|IR_Reg|Out [12] & (!\slc|d0|IR_Reg|Out [14] & \slc|d0|IR_Reg|Out [15])))

	.dataa(\slc|d0|IR_Reg|Out [12]),
	.datab(\slc|d0|IR_Reg|Out [13]),
	.datac(\slc|d0|IR_Reg|Out [14]),
	.datad(\slc|d0|IR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr0~0 .lut_mask = 16'hCD0C;
defparam \slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~0 (
// Equation(s):
// \slc|state_controller|Selector2~0_combout  = (\slc|state_controller|State.S_00~q  & (((\slc|state_controller|State.S_32~q  & \slc|state_controller|WideOr0~0_combout )) # (!\slc|d0|ben|Out~q ))) # (!\slc|state_controller|State.S_00~q  & 
// (\slc|state_controller|State.S_32~q  & (\slc|state_controller|WideOr0~0_combout )))

	.dataa(\slc|state_controller|State.S_00~q ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\slc|state_controller|WideOr0~0_combout ),
	.datad(\slc|d0|ben|Out~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~0 .lut_mask = 16'hC0EA;
defparam \slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~1 (
// Equation(s):
// \slc|state_controller|Selector2~1_combout  = (\slc|state_controller|State.S_22~q ) # ((\slc|state_controller|State.S_12~q ) # ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_16_4~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_16_4~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~1 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~3 (
// Equation(s):
// \slc|state_controller|Selector2~3_combout  = (\slc|state_controller|Selector2~2_combout ) # ((\slc|state_controller|WideOr32~0_combout ) # ((\slc|state_controller|Selector2~0_combout ) # (\slc|state_controller|Selector2~1_combout )))

	.dataa(\slc|state_controller|Selector2~2_combout ),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\slc|state_controller|Selector2~0_combout ),
	.datad(\slc|state_controller|Selector2~1_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~3 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~64 (
// Equation(s):
// \slc|state_controller|State~64_combout  = (\slc|state_controller|State.S_18~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~64 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~65 (
// Equation(s):
// \slc|state_controller|State~65_combout  = (\slc|state_controller|State.S_33_1~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_33_1~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~65 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N23
dffeas \slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~66 (
// Equation(s):
// \slc|state_controller|State~66_combout  = (\slc|state_controller|State.S_33_2~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_33_2~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~66 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N5
dffeas \slc|state_controller|State.S_33_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~67 (
// Equation(s):
// \slc|state_controller|State~67_combout  = (\slc|state_controller|State.S_33_3~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_33_3~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~67 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N31
dffeas \slc|state_controller|State.S_33_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_4 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~61 (
// Equation(s):
// \slc|state_controller|State~61_combout  = (\slc|state_controller|State.S_33_4~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_33_4~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~61 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N9
dffeas \slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \slc|state_controller|State~63 (
// Equation(s):
// \slc|state_controller|State~63_combout  = (\slc|state_controller|State.S_35~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~63 .lut_mask = 16'hCCC0;
defparam \slc|state_controller|State~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N29
dffeas \slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~0 (
// Equation(s):
// \slc|state_controller|Decoder0~0_combout  = (\slc|d0|IR_Reg|Out [12] & (!\slc|d0|IR_Reg|Out [13] & (\slc|d0|IR_Reg|Out [14] & \slc|d0|IR_Reg|Out [15])))

	.dataa(\slc|d0|IR_Reg|Out [12]),
	.datab(\slc|d0|IR_Reg|Out [13]),
	.datac(\slc|d0|IR_Reg|Out [14]),
	.datad(\slc|d0|IR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~0 .lut_mask = 16'h2000;
defparam \slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
fiftyfivenm_lcell_comb \slc|state_controller|Selector0~0 (
// Equation(s):
// \slc|state_controller|Selector0~0_combout  = (\slc|state_controller|State.S_32~q  & ((\slc|state_controller|Decoder0~0_combout ) # ((\button_sync[0]|q~q  & \slc|state_controller|State.PauseIR1~q )))) # (!\slc|state_controller|State.S_32~q  & 
// (\button_sync[0]|q~q  & (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.PauseIR1~q ),
	.datad(\slc|state_controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector0~0 .lut_mask = 16'hEAC0;
defparam \slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
fiftyfivenm_lcell_comb \slc|state_controller|State~53 (
// Equation(s):
// \slc|state_controller|State~53_combout  = (!\button_sync[0]|q~q  & (\button_sync[1]|q~q  & ((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.PauseIR2~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.PauseIR1~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~53 .lut_mask = 16'h5400;
defparam \slc|state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N19
dffeas \slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \slc|d0|LED~0 (
// Equation(s):
// \slc|d0|LED~0_combout  = (\slc|d0|IR_Reg|Out [0] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|state_controller|State.PauseIR2~q ),
	.datab(gnd),
	.datac(\slc|d0|IR_Reg|Out [0]),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~0 .lut_mask = 16'hF0A0;
defparam \slc|d0|LED~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \slc|d0|LED[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[0] .is_wysiwyg = "true";
defparam \slc|d0|LED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|LED~1 (
// Equation(s):
// \slc|d0|LED~1_combout  = (\slc|d0|IR_Reg|Out [1] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|state_controller|State.PauseIR2~q ),
	.datab(gnd),
	.datac(\slc|d0|IR_Reg|Out [1]),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~1 .lut_mask = 16'hF0A0;
defparam \slc|d0|LED~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \slc|d0|LED[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[1] .is_wysiwyg = "true";
defparam \slc|d0|LED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \slc|d0|LED~2 (
// Equation(s):
// \slc|d0|LED~2_combout  = (\slc|d0|IR_Reg|Out [2] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|IR_Reg|Out [2]),
	.datab(gnd),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~2 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \slc|d0|LED[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[2] .is_wysiwyg = "true";
defparam \slc|d0|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|LED~3 (
// Equation(s):
// \slc|d0|LED~3_combout  = (\slc|d0|IR_Reg|Out [3] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\slc|d0|IR_Reg|Out [3]),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~3 .lut_mask = 16'hCCC0;
defparam \slc|d0|LED~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N29
dffeas \slc|d0|LED[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[3] .is_wysiwyg = "true";
defparam \slc|d0|LED[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|LED~4 (
// Equation(s):
// \slc|d0|LED~4_combout  = (\slc|d0|IR_Reg|Out [4] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|IR_Reg|Out [4]),
	.datab(gnd),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~4 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \slc|d0|LED[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[4] .is_wysiwyg = "true";
defparam \slc|d0|LED[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|LED~5 (
// Equation(s):
// \slc|d0|LED~5_combout  = (\slc|d0|IR_Reg|Out [5] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|IR_Reg|Out [5]),
	.datab(gnd),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~5 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \slc|d0|LED[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[5] .is_wysiwyg = "true";
defparam \slc|d0|LED[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
fiftyfivenm_lcell_comb \slc|d0|LED~6 (
// Equation(s):
// \slc|d0|LED~6_combout  = (\slc|d0|IR_Reg|Out [6] & ((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.PauseIR2~q )))

	.dataa(\slc|d0|IR_Reg|Out [6]),
	.datab(\slc|state_controller|State.PauseIR1~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|LED~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~6 .lut_mask = 16'hA8A8;
defparam \slc|d0|LED~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \slc|d0|LED[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[6] .is_wysiwyg = "true";
defparam \slc|d0|LED[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|LED~7 (
// Equation(s):
// \slc|d0|LED~7_combout  = (\slc|d0|IR_Reg|Out [7] & ((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.PauseIR2~q )))

	.dataa(\slc|d0|IR_Reg|Out [7]),
	.datab(\slc|state_controller|State.PauseIR1~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|LED~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~7 .lut_mask = 16'hA8A8;
defparam \slc|d0|LED~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \slc|d0|LED[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[7] .is_wysiwyg = "true";
defparam \slc|d0|LED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|LED~8 (
// Equation(s):
// \slc|d0|LED~8_combout  = (\slc|d0|IR_Reg|Out [8] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|IR_Reg|Out [8]),
	.datab(gnd),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~8 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \slc|d0|LED[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[8] .is_wysiwyg = "true";
defparam \slc|d0|LED[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \slc|d0|LED~9 (
// Equation(s):
// \slc|d0|LED~9_combout  = (\slc|d0|IR_Reg|Out [9] & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q )))

	.dataa(\slc|d0|IR_Reg|Out [9]),
	.datab(gnd),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~9 .lut_mask = 16'hAAA0;
defparam \slc|d0|LED~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \slc|d0|LED[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[9] .is_wysiwyg = "true";
defparam \slc|d0|LED[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \slc|memory_subsystem|hex_data~5_combout  = (\slc|d0|MDR_Reg|Out [3] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|MDR_Reg|Out [3]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~5 .lut_mask = 16'hAAA0;
defparam \slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data[12]~18 (
// Equation(s):
// \slc|memory_subsystem|hex_data[12]~18_combout  = (\button_sync[1]|q~q  & (\slc|memory_subsystem|Equal0~4_combout  & ((\slc|state_controller|WideOr35~0_combout )))) # (!\button_sync[1]|q~q  & (((\slc|memory_subsystem|Equal0~4_combout  & 
// \slc|state_controller|WideOr35~0_combout )) # (!\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|WideOr35~0_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[12]~18 .lut_mask = 16'hCD05;
defparam \slc|memory_subsystem|hex_data[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \slc|memory_subsystem|hex_data~4_combout  = (\slc|d0|MDR_Reg|Out [2] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|MDR_Reg|Out [2]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~4 .lut_mask = 16'hAAA0;
defparam \slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \slc|memory_subsystem|hex_data~2_combout  = (\slc|d0|MDR_Reg|Out [0] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out [0]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~2 .lut_mask = 16'hFA00;
defparam \slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \slc|memory_subsystem|hex_data~3_combout  = (\slc|d0|MDR_Reg|Out [1] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|d0|MDR_Reg|Out [1]),
	.datac(\button_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~3 .lut_mask = 16'hC8C8;
defparam \slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [1])))) # (!\slc|memory_subsystem|hex_data [3] & 
// (!\slc|memory_subsystem|hex_data [1] & (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [0]))))

	.dataa(\slc|memory_subsystem|hex_data [3]),
	.datab(\slc|memory_subsystem|hex_data [2]),
	.datac(\slc|memory_subsystem|hex_data [0]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr6~0 .lut_mask = 16'h2094;
defparam \slc|hex_drivers[0]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [0] & ((\slc|memory_subsystem|hex_data [1]))) # (!\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [2])))) # 
// (!\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [0] $ (\slc|memory_subsystem|hex_data [1]))))

	.dataa(\slc|memory_subsystem|hex_data [3]),
	.datab(\slc|memory_subsystem|hex_data [2]),
	.datac(\slc|memory_subsystem|hex_data [0]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr5~0 .lut_mask = 16'hAC48;
defparam \slc|hex_drivers[0]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [2] & ((\slc|memory_subsystem|hex_data [1]) # (!\slc|memory_subsystem|hex_data [0])))) # (!\slc|memory_subsystem|hex_data [3] & 
// (!\slc|memory_subsystem|hex_data [2] & (!\slc|memory_subsystem|hex_data [0] & \slc|memory_subsystem|hex_data [1])))

	.dataa(\slc|memory_subsystem|hex_data [3]),
	.datab(\slc|memory_subsystem|hex_data [2]),
	.datac(\slc|memory_subsystem|hex_data [0]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr4~0 .lut_mask = 16'h8908;
defparam \slc|hex_drivers[0]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [1] & ((\slc|memory_subsystem|hex_data [2] & ((\slc|memory_subsystem|hex_data [0]))) # (!\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [3] & 
// !\slc|memory_subsystem|hex_data [0])))) # (!\slc|memory_subsystem|hex_data [1] & (!\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [0]))))

	.dataa(\slc|memory_subsystem|hex_data [3]),
	.datab(\slc|memory_subsystem|hex_data [2]),
	.datac(\slc|memory_subsystem|hex_data [0]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr3~0 .lut_mask = 16'hC214;
defparam \slc|hex_drivers[0]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [1] & (!\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [0])))) # (!\slc|memory_subsystem|hex_data [1] & ((\slc|memory_subsystem|hex_data [2] & 
// (!\slc|memory_subsystem|hex_data [3])) # (!\slc|memory_subsystem|hex_data [2] & ((\slc|memory_subsystem|hex_data [0])))))

	.dataa(\slc|memory_subsystem|hex_data [3]),
	.datab(\slc|memory_subsystem|hex_data [2]),
	.datac(\slc|memory_subsystem|hex_data [0]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr2~0 .lut_mask = 16'h5074;
defparam \slc|hex_drivers[0]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [3] $ (\slc|memory_subsystem|hex_data [1])))) # (!\slc|memory_subsystem|hex_data [2] & 
// (!\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [0]) # (\slc|memory_subsystem|hex_data [1]))))

	.dataa(\slc|memory_subsystem|hex_data [3]),
	.datab(\slc|memory_subsystem|hex_data [2]),
	.datac(\slc|memory_subsystem|hex_data [0]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr1~0 .lut_mask = 16'h5190;
defparam \slc|hex_drivers[0]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [0] & ((\slc|memory_subsystem|hex_data [3]) # (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [1])))) # (!\slc|memory_subsystem|hex_data [0] & 
// ((\slc|memory_subsystem|hex_data [1]) # (\slc|memory_subsystem|hex_data [3] $ (\slc|memory_subsystem|hex_data [2]))))

	.dataa(\slc|memory_subsystem|hex_data [3]),
	.datab(\slc|memory_subsystem|hex_data [2]),
	.datac(\slc|memory_subsystem|hex_data [0]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \slc|hex_drivers[0]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \slc|memory_subsystem|hex_data~7_combout  = (\slc|d0|MDR_Reg|Out [5] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|MDR_Reg|Out [5]),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~7 .lut_mask = 16'hAAA0;
defparam \slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \slc|memory_subsystem|hex_data~6_combout  = (\slc|d0|MDR_Reg|Out [4] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|d0|MDR_Reg|Out [4]),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~6 .lut_mask = 16'hCCC0;
defparam \slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \slc|memory_subsystem|hex_data~8_combout  = (\slc|d0|MDR_Reg|Out [6] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\slc|d0|MDR_Reg|Out [6]),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~8 .lut_mask = 16'hCCC0;
defparam \slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \slc|memory_subsystem|hex_data~9_combout  = (\slc|d0|MDR_Reg|Out [7] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out [7]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~9 .lut_mask = 16'hFA00;
defparam \slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N16
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [6] & (!\slc|memory_subsystem|hex_data [5] & (\slc|memory_subsystem|hex_data [4] $ (!\slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [6] & 
// (\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [5] $ (!\slc|memory_subsystem|hex_data [7]))))

	.dataa(\slc|memory_subsystem|hex_data [5]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [6]),
	.datad(\slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr6~0 .lut_mask = 16'h4814;
defparam \slc|hex_drivers[1]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [4] & ((\slc|memory_subsystem|hex_data [7]))) # (!\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [6])))) # 
// (!\slc|memory_subsystem|hex_data [5] & (\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4] $ (\slc|memory_subsystem|hex_data [7]))))

	.dataa(\slc|memory_subsystem|hex_data [5]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [6]),
	.datad(\slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr5~0 .lut_mask = 16'hB860;
defparam \slc|hex_drivers[1]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [7] & ((\slc|memory_subsystem|hex_data [5]) # (!\slc|memory_subsystem|hex_data [4])))) # (!\slc|memory_subsystem|hex_data [6] & 
// (\slc|memory_subsystem|hex_data [5] & (!\slc|memory_subsystem|hex_data [4] & !\slc|memory_subsystem|hex_data [7])))

	.dataa(\slc|memory_subsystem|hex_data [5]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [6]),
	.datad(\slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr4~0 .lut_mask = 16'hB002;
defparam \slc|hex_drivers[1]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [6])) # (!\slc|memory_subsystem|hex_data [4] & (!\slc|memory_subsystem|hex_data [6] & 
// \slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [5] & (!\slc|memory_subsystem|hex_data [7] & (\slc|memory_subsystem|hex_data [4] $ (\slc|memory_subsystem|hex_data [6]))))

	.dataa(\slc|memory_subsystem|hex_data [5]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [6]),
	.datad(\slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr3~0 .lut_mask = 16'h8294;
defparam \slc|hex_drivers[1]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N0
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [5] & (\slc|memory_subsystem|hex_data [4] & ((!\slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [6] & 
// ((!\slc|memory_subsystem|hex_data [7]))) # (!\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4]))))

	.dataa(\slc|memory_subsystem|hex_data [5]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [6]),
	.datad(\slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr2~0 .lut_mask = 16'h04DC;
defparam \slc|hex_drivers[1]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N2
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [5] & (!\slc|memory_subsystem|hex_data [7] & ((\slc|memory_subsystem|hex_data [4]) # (!\slc|memory_subsystem|hex_data [6])))) # (!\slc|memory_subsystem|hex_data [5] & 
// (\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [6] $ (!\slc|memory_subsystem|hex_data [7]))))

	.dataa(\slc|memory_subsystem|hex_data [5]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [6]),
	.datad(\slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr1~0 .lut_mask = 16'h408E;
defparam \slc|hex_drivers[1]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [4] & ((\slc|memory_subsystem|hex_data [7]) # (\slc|memory_subsystem|hex_data [5] $ (\slc|memory_subsystem|hex_data [6])))) # (!\slc|memory_subsystem|hex_data [4] & 
// ((\slc|memory_subsystem|hex_data [5]) # (\slc|memory_subsystem|hex_data [6] $ (\slc|memory_subsystem|hex_data [7]))))

	.dataa(\slc|memory_subsystem|hex_data [5]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [6]),
	.datad(\slc|memory_subsystem|hex_data [7]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \slc|hex_drivers[1]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \slc|memory_subsystem|hex_data~13_combout  = (\slc|d0|MDR_Reg|Out [11] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out [11]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~13 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \slc|memory_subsystem|hex_data~12_combout  = (\slc|d0|MDR_Reg|Out [10] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_Reg|Out [10]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~12 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N5
dffeas \slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \slc|memory_subsystem|hex_data~10_combout  = (\slc|d0|MDR_Reg|Out [8] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out [8]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~10 .lut_mask = 16'hEE00;
defparam \slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N1
dffeas \slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \slc|memory_subsystem|hex_data~11_combout  = (\slc|d0|MDR_Reg|Out [9] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|MDR_Reg|Out [9]),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~11 .lut_mask = 16'hF0C0;
defparam \slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [9])))) # (!\slc|memory_subsystem|hex_data [11] & 
// (!\slc|memory_subsystem|hex_data [9] & (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [8]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [8]),
	.datad(\slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr6~0 .lut_mask = 16'h2094;
defparam \slc|hex_drivers[2]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [8] & ((\slc|memory_subsystem|hex_data [9]))) # (!\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [10])))) # 
// (!\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [8] $ (\slc|memory_subsystem|hex_data [9]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [8]),
	.datad(\slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr5~0 .lut_mask = 16'hAC48;
defparam \slc|hex_drivers[2]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [9]) # (!\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [11] & 
// (!\slc|memory_subsystem|hex_data [10] & (!\slc|memory_subsystem|hex_data [8] & \slc|memory_subsystem|hex_data [9])))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [8]),
	.datad(\slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr4~0 .lut_mask = 16'h8908;
defparam \slc|hex_drivers[2]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N2
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [9] & ((\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [8]))) # (!\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [11] & 
// !\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [8]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [8]),
	.datad(\slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr3~0 .lut_mask = 16'hC214;
defparam \slc|hex_drivers[2]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [9] & ((\slc|memory_subsystem|hex_data [10] & 
// (!\slc|memory_subsystem|hex_data [11])) # (!\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [8])))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [8]),
	.datad(\slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr2~0 .lut_mask = 16'h5074;
defparam \slc|hex_drivers[2]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [11] $ (\slc|memory_subsystem|hex_data [9])))) # (!\slc|memory_subsystem|hex_data [10] & 
// (!\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [8]) # (\slc|memory_subsystem|hex_data [9]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [8]),
	.datad(\slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr1~0 .lut_mask = 16'h5190;
defparam \slc|hex_drivers[2]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [8] & ((\slc|memory_subsystem|hex_data [11]) # (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [9])))) # (!\slc|memory_subsystem|hex_data [8] & 
// ((\slc|memory_subsystem|hex_data [9]) # (\slc|memory_subsystem|hex_data [11] $ (\slc|memory_subsystem|hex_data [10]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [10]),
	.datac(\slc|memory_subsystem|hex_data [8]),
	.datad(\slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \slc|hex_drivers[2]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \slc|memory_subsystem|hex_data~16_combout  = (\slc|d0|MDR_Reg|Out [14] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|MDR_Reg|Out [14]),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~16 .lut_mask = 16'hF0C0;
defparam \slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \slc|memory_subsystem|hex_data~15_combout  = (\slc|d0|MDR_Reg|Out [13] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|MDR_Reg|Out [13]),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~15 .lut_mask = 16'hF0C0;
defparam \slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \slc|memory_subsystem|hex_data~14_combout  = (\slc|d0|MDR_Reg|Out [12] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|MDR_Reg|Out [12]),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~14 .lut_mask = 16'hF0C0;
defparam \slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \slc|memory_subsystem|hex_data~17_combout  = (\slc|d0|MDR_Reg|Out [15] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|MDR_Reg|Out [15]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~17 .lut_mask = 16'hEE00;
defparam \slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [14] & (!\slc|memory_subsystem|hex_data [13] & (\slc|memory_subsystem|hex_data [12] $ (!\slc|memory_subsystem|hex_data [15])))) # (!\slc|memory_subsystem|hex_data [14] & 
// (\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [13] $ (!\slc|memory_subsystem|hex_data [15]))))

	.dataa(\slc|memory_subsystem|hex_data [14]),
	.datab(\slc|memory_subsystem|hex_data [13]),
	.datac(\slc|memory_subsystem|hex_data [12]),
	.datad(\slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr6~0 .lut_mask = 16'h6012;
defparam \slc|hex_drivers[3]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [12] & ((\slc|memory_subsystem|hex_data [15]))) # (!\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [14])))) # 
// (!\slc|memory_subsystem|hex_data [13] & (\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [12] $ (\slc|memory_subsystem|hex_data [15]))))

	.dataa(\slc|memory_subsystem|hex_data [14]),
	.datab(\slc|memory_subsystem|hex_data [13]),
	.datac(\slc|memory_subsystem|hex_data [12]),
	.datad(\slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr5~0 .lut_mask = 16'hCA28;
defparam \slc|hex_drivers[3]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [15] & ((\slc|memory_subsystem|hex_data [13]) # (!\slc|memory_subsystem|hex_data [12])))) # (!\slc|memory_subsystem|hex_data [14] & 
// (\slc|memory_subsystem|hex_data [13] & (!\slc|memory_subsystem|hex_data [12] & !\slc|memory_subsystem|hex_data [15])))

	.dataa(\slc|memory_subsystem|hex_data [14]),
	.datab(\slc|memory_subsystem|hex_data [13]),
	.datac(\slc|memory_subsystem|hex_data [12]),
	.datad(\slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr4~0 .lut_mask = 16'h8A04;
defparam \slc|hex_drivers[3]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [12])) # (!\slc|memory_subsystem|hex_data [14] & (!\slc|memory_subsystem|hex_data [12] & 
// \slc|memory_subsystem|hex_data [15])))) # (!\slc|memory_subsystem|hex_data [13] & (!\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [14] $ (\slc|memory_subsystem|hex_data [12]))))

	.dataa(\slc|memory_subsystem|hex_data [14]),
	.datab(\slc|memory_subsystem|hex_data [13]),
	.datac(\slc|memory_subsystem|hex_data [12]),
	.datad(\slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr3~0 .lut_mask = 16'h8492;
defparam \slc|hex_drivers[3]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [13] & (((\slc|memory_subsystem|hex_data [12] & !\slc|memory_subsystem|hex_data [15])))) # (!\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [14] & 
// ((!\slc|memory_subsystem|hex_data [15]))) # (!\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [12]))))

	.dataa(\slc|memory_subsystem|hex_data [14]),
	.datab(\slc|memory_subsystem|hex_data [13]),
	.datac(\slc|memory_subsystem|hex_data [12]),
	.datad(\slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr2~0 .lut_mask = 16'h10F2;
defparam \slc|hex_drivers[3]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [13] $ (\slc|memory_subsystem|hex_data [15])))) # (!\slc|memory_subsystem|hex_data [14] & 
// (!\slc|memory_subsystem|hex_data [15] & ((\slc|memory_subsystem|hex_data [13]) # (\slc|memory_subsystem|hex_data [12]))))

	.dataa(\slc|memory_subsystem|hex_data [14]),
	.datab(\slc|memory_subsystem|hex_data [13]),
	.datac(\slc|memory_subsystem|hex_data [12]),
	.datad(\slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr1~0 .lut_mask = 16'h20D4;
defparam \slc|hex_drivers[3]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [12] & ((\slc|memory_subsystem|hex_data [15]) # (\slc|memory_subsystem|hex_data [14] $ (\slc|memory_subsystem|hex_data [13])))) # (!\slc|memory_subsystem|hex_data [12] & 
// ((\slc|memory_subsystem|hex_data [13]) # (\slc|memory_subsystem|hex_data [14] $ (\slc|memory_subsystem|hex_data [15]))))

	.dataa(\slc|memory_subsystem|hex_data [14]),
	.datab(\slc|memory_subsystem|hex_data [13]),
	.datac(\slc|memory_subsystem|hex_data [12]),
	.datad(\slc|memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \slc|hex_drivers[3]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
