Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 16:38:54 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Start_btn/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.485        0.000                      0                   53        0.229        0.000                      0                   53        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.485        0.000                      0                   53        0.229        0.000                      0                   53        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.883ns (54.219%)  route 1.590ns (45.781%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    U_Start_btn/CLK
    SLICE_X4Y39          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           0.631     6.242    U_Start_btn/counter[0]
    SLICE_X5Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.822 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.822    U_Start_btn/counter0_carry_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.936    U_Start_btn/counter0_carry__0_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  U_Start_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    U_Start_btn/counter0_carry__1_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.363 r  U_Start_btn/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.958     8.321    U_Start_btn/data0[16]
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.306     8.627 r  U_Start_btn/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.627    U_Start_btn/counter_0[16]
    SLICE_X3Y40          FDCE                                         r  U_Start_btn/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.517    14.858    U_Start_btn/CLK
    SLICE_X3Y40          FDCE                                         r  U_Start_btn/counter_reg[16]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.029    15.112    U_Start_btn/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.901ns (56.841%)  route 1.443ns (43.159%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    U_Start_btn/CLK
    SLICE_X4Y39          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           0.631     6.242    U_Start_btn/counter[0]
    SLICE_X5Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.822 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.822    U_Start_btn/counter0_carry_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.936    U_Start_btn/counter0_carry__0_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  U_Start_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    U_Start_btn/counter0_carry__1_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  U_Start_btn/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.812     8.196    U_Start_btn/data0[14]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.303     8.499 r  U_Start_btn/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.499    U_Start_btn/counter_0[14]
    SLICE_X4Y41          FDCE                                         r  U_Start_btn/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    U_Start_btn/CLK
    SLICE_X4Y41          FDCE                                         r  U_Start_btn/counter_reg[14]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.031    15.126    U_Start_btn/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.704ns (21.309%)  route 2.600ns (78.691%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    U_Start_btn/CLK
    SLICE_X4Y39          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           1.213     6.824    U_Start_btn/counter[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.948 r  U_Start_btn/counter[16]_i_3/O
                         net (fo=17, routed)          1.386     8.334    U_Start_btn/counter[16]_i_3_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.458 r  U_Start_btn/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.458    U_Start_btn/counter_0[9]
    SLICE_X3Y41          FDCE                                         r  U_Start_btn/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.518    14.859    U_Start_btn/CLK
    SLICE_X3Y41          FDCE                                         r  U_Start_btn/counter_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.031    15.115    U_Start_btn/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.966ns (29.257%)  route 2.336ns (70.743%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.826     6.403    U_UART/U_BAUD_Tick_Gen/count_reg[12]
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.299     6.702 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.645     7.347    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.865     8.336    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.124     8.460 r  U_UART/U_BAUD_Tick_Gen/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.460    U_UART/U_BAUD_Tick_Gen/count_next[7]
    SLICE_X3Y40          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.517    14.858    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X3Y40          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.031    15.128    U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.994ns (29.852%)  route 2.336ns (70.148%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.826     6.403    U_UART/U_BAUD_Tick_Gen/count_reg[12]
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.299     6.702 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.645     7.347    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.865     8.336    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X3Y40          LUT2 (Prop_lut2_I0_O)        0.152     8.488 r  U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.488    U_UART/U_BAUD_Tick_Gen/count_next[8]
    SLICE_X3Y40          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.517    14.858    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X3Y40          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.075    15.172    U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.635%)  route 2.550ns (78.365%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    U_Start_btn/CLK
    SLICE_X4Y39          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           1.213     6.824    U_Start_btn/counter[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.948 r  U_Start_btn/counter[16]_i_3/O
                         net (fo=17, routed)          1.337     8.284    U_Start_btn/counter[16]_i_3_n_0
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.124     8.408 r  U_Start_btn/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.408    U_Start_btn/counter_0[10]
    SLICE_X4Y40          FDCE                                         r  U_Start_btn/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.515    14.856    U_Start_btn/CLK
    SLICE_X4Y40          FDCE                                         r  U_Start_btn/counter_reg[10]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.031    15.125    U_Start_btn/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.634ns (50.614%)  route 1.594ns (49.386%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.792     6.369    U_UART/U_BAUD_Tick_Gen/count_reg[12]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     7.044 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.044    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.263 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.803     8.066    U_UART/U_BAUD_Tick_Gen/count_next0_carry__2_n_7
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.321     8.387 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.387    U_UART/U_BAUD_Tick_Gen/count_next[13]
    SLICE_X3Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.518    14.859    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X3Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.075    15.173    U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.704ns (22.867%)  route 2.375ns (77.133%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    U_Start_btn/CLK
    SLICE_X4Y39          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           1.213     6.824    U_Start_btn/counter[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.948 r  U_Start_btn/counter[16]_i_3/O
                         net (fo=17, routed)          1.161     8.109    U_Start_btn/counter[16]_i_3_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.233 r  U_Start_btn/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.233    U_Start_btn/counter_0[13]
    SLICE_X3Y41          FDCE                                         r  U_Start_btn/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.518    14.859    U_Start_btn/CLK
    SLICE_X3Y41          FDCE                                         r  U_Start_btn/counter_reg[13]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.031    15.115    U_Start_btn/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.966ns (31.464%)  route 2.104ns (68.536%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.637     5.158    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.826     6.403    U_UART/U_BAUD_Tick_Gen/count_reg[12]
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.299     6.702 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.645     7.347    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.633     8.104    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  U_UART/U_BAUD_Tick_Gen/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.228    U_UART/U_BAUD_Tick_Gen/count_next[10]
    SLICE_X3Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.518    14.859    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X3Y41          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)        0.032    15.130    U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 1.769ns (57.817%)  route 1.291ns (42.183%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.633     5.154    U_Start_btn/CLK
    SLICE_X4Y39          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           0.631     6.242    U_Start_btn/counter[0]
    SLICE_X5Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.822 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.822    U_Start_btn/counter0_carry_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.936    U_Start_btn/counter0_carry__0_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.249 r  U_Start_btn/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.659     7.908    U_Start_btn/data0[12]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.306     8.214 r  U_Start_btn/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.214    U_Start_btn/counter_0[12]
    SLICE_X4Y41          FDCE                                         r  U_Start_btn/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.516    14.857    U_Start_btn/CLK
    SLICE_X4Y41          FDCE                                         r  U_Start_btn/counter_reg[12]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.029    15.124    U_Start_btn/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.227ns (70.693%)  route 0.094ns (29.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  send_tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  send_tx_data_reg_reg[1]/Q
                         net (fo=7, routed)           0.094     1.700    send_tx_data_reg[1]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.099     1.799 r  send_tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    send_tx_data_next[4]
    SLICE_X0Y43          FDPE                                         r  send_tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y43          FDPE                                         r  send_tx_data_reg_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y43          FDPE (Hold_fdpe_C_D)         0.092     1.570    send_tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  send_tx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  send_tx_data_reg_reg[3]/Q
                         net (fo=9, routed)           0.154     1.773    send_tx_data_reg[3]
    SLICE_X0Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  send_tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.818    send_tx_data_next[7]
    SLICE_X0Y42          FDCE                                         r  send_tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  send_tx_data_reg_reg[7]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.091     1.581    send_tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  send_tx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  send_tx_data_reg_reg[3]/Q
                         net (fo=9, routed)           0.155     1.774    send_tx_data_reg[3]
    SLICE_X0Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.819 r  send_tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    send_tx_data_next[6]
    SLICE_X0Y42          FDCE                                         r  send_tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  send_tx_data_reg_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.092     1.582    send_tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.485%)  route 0.168ns (47.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    U_UART/U_UART_TX/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.168     1.787    U_UART/U_UART_TX/state[0]
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  U_UART/U_UART_TX/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.832    U_UART/U_UART_TX/tx_reg_i_2_n_0
    SLICE_X0Y41          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X0Y41          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y41          FDPE (Hold_fdpe_C_D)         0.091     1.581    U_UART/U_UART_TX/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.898%)  route 0.172ns (48.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDPE                                         r  send_tx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  send_tx_data_reg_reg[4]/Q
                         net (fo=9, routed)           0.172     1.792    send_tx_data_reg[4]
    SLICE_X1Y42          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  send_tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    send_tx_data_next[5]
    SLICE_X1Y42          FDPE                                         r  send_tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y42          FDPE                                         r  send_tx_data_reg_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y42          FDPE (Hold_fdpe_C_D)         0.092     1.585    send_tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X1Y39          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.180     1.798    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X1Y39          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.991    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X1Y39          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDCE (Hold_fdce_C_D)         0.091     1.567    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.579%)  route 0.197ns (51.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  send_tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  send_tx_data_reg_reg[0]/Q
                         net (fo=9, routed)           0.197     1.816    send_tx_data_reg[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  send_tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    send_tx_data_next[3]
    SLICE_X1Y42          FDCE                                         r  send_tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  send_tx_data_reg_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.091     1.584    send_tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.453%)  route 0.198ns (51.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  send_tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  send_tx_data_reg_reg[0]/Q
                         net (fo=9, routed)           0.198     1.817    send_tx_data_reg[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  send_tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    send_tx_data_next[2]
    SLICE_X1Y42          FDCE                                         r  send_tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  send_tx_data_reg_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092     1.585    send_tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.262%)  route 0.241ns (56.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    U_UART/U_UART_TX/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.241     1.859    U_UART/U_UART_TX/state[0]
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.043     1.902 r  U_UART/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    U_UART/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.107     1.584    U_UART/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_Start_btn/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.115%)  route 0.226ns (54.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.477    U_Start_btn/CLK
    SLICE_X1Y41          FDCE                                         r  U_Start_btn/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_Start_btn/edge_detect_reg/Q
                         net (fo=2, routed)           0.226     1.844    U_UART/U_UART_TX/edge_detect
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.045     1.889 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U_UART/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X1Y41          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.092     1.569    U_UART/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    U_Start_btn/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    U_Start_btn/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    U_Start_btn/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    U_Start_btn/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    U_Start_btn/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    U_Start_btn/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    U_Start_btn/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    U_Start_btn/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    U_Start_btn/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    U_Start_btn/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    U_Start_btn/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Start_btn/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_Start_btn/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Start_btn/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_Start_btn/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_Start_btn/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    U_Start_btn/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    U_Start_btn/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    U_Start_btn/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    send_tx_data_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    send_tx_data_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    send_tx_data_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    U_Start_btn/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    U_Start_btn/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40    U_Start_btn/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Start_btn/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_Start_btn/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    U_Start_btn/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    U_Start_btn/counter_reg[14]/C



