{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543831725659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543831725660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 08:08:45 2018 " "Processing started: Mon Dec 03 08:08:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543831725660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543831725660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STM_MASTER -c STM_MASTER " "Command: quartus_map --read_settings_files=on --write_settings_files=off STM_MASTER -c STM_MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543831725660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543831726109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM_MASTER-behavioral " "Found design unit 1: STM_MASTER-behavioral" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831727002 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM_MASTER " "Found entity 1: STM_MASTER" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831727002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543831727002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_stm_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_stm_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_STM_MASTER-behavioral " "Found design unit 1: TB_STM_MASTER-behavioral" {  } { { "TB_STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/TB_STM_MASTER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831727007 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_STM_MASTER " "Found entity 1: TB_STM_MASTER" {  } { { "TB_STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/TB_STM_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831727007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543831727007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STM_MASTER " "Elaborating entity \"STM_MASTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543831727071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA_SW STM_MASTER.vhd(103) " "VHDL Process Statement warning at STM_MASTER.vhd(103): signal \"i_DATA_SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543831727087 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831727088 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831727088 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_START STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_START\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831727088 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_STOP STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_STOP\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831727088 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_P2S STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_P2S\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831727088 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_P2S STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_P2S\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727090 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_STOP STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_STOP\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727090 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_START STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_START\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727090 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727090 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[0\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727090 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[1\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727090 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[2\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727090 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[3\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[4\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[5\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[6\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[7\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[8\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[8\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[9\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[9\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[10\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[10\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[11\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[11\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727091 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[12\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[12\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727092 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[13\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[13\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727092 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[14\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[14\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727092 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[15\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[15\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831727092 "|STM_MASTER"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|STM_MASTER\|state " "State machine \"\|STM_MASTER\|state\" will be implemented as a safe state machine." {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543831727518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE_START\$latch " "Latch o_ENABLE_START\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_SND_DATA " "Ports D and ENA on the latch are fed by the same signal state.st_SND_DATA" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831727778 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831727778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE_P2S\$latch " "Latch o_ENABLE_P2S\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_CLOSE_COM " "Ports D and ENA on the latch are fed by the same signal state.st_CLOSE_COM" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831727779 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831727779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE_STOP\$latch " "Latch o_ENABLE_STOP\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_CLOSE_COM " "Ports D and ENA on the latch are fed by the same signal state.st_CLOSE_COM" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831727779 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831727779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE\$latch " "Latch o_ENABLE\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_START_COM " "Ports D and ENA on the latch are fed by the same signal state.st_START_COM" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831727780 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831727780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA\[9\]\$latch " "Latch o_DATA\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831727780 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831727780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA\[10\]\$latch " "Latch o_DATA\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831727780 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831727780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543831727944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543831728410 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543831728410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543831728611 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543831728611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543831728611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543831728611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543831728696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 08:08:48 2018 " "Processing ended: Mon Dec 03 08:08:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543831728696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543831728696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543831728696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543831728696 ""}
