Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov  3 19:19:39 2024
| Host         : bondi.eecs.uci.edu running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   449 |
|    Minimum number of control sets                        |   449 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   489 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   449 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     2 |
| >= 16              |   276 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             208 |           92 |
| No           | No                    | Yes                    |              99 |           32 |
| No           | Yes                   | No                     |             249 |          133 |
| Yes          | No                    | No                     |           12503 |         1795 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            3224 |          586 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                  Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/aclken                                                                                                                                                                                                               | design_1_i/matmul_plain_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/raddr[1]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/int_ier10_out                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1__0_n_0                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__6_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__6_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__11_n_0                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__6_n_0                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__2_n_0                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[64][0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__6_n_0                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__8_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__4_n_0                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__0_n_0                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__10_n_0                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__11_n_0                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/waddr                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_1                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                          | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__0_n_0                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                            | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                            | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__1_n_0                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                                                                                                                                                       | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__1_n_0                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                  |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                               | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                                    |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                  |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                    |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                               | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                    |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                  |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/aclken                                                                                                                                                                                                               | design_1_i/matmul_plain_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0 |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                    |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                    |                7 |             19 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/aclken                                                                                                                                                                                                               | design_1_i/matmul_plain_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U2/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op[21]_i_1_n_0                                                           |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_10                                                                                                                                                                                      | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/SR[0]                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                    |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                    |                8 |             28 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                    |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                    |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_37                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[39][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[38][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[37][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[36][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[40][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[34][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[35][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[49][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[50][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/icmp_ln15_reg_3522_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_enable_reg_pp0_iter0_reg                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_7                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[2]                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[3][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[5][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[6][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_2                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[41][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/int_B[63]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/int_B[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/int_A[63]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/int_A[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/int_AB[63]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/int_AB[31]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_20                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_23                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_38                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_39                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_4                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_40                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_41                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_42                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_43                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_44                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_45                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_5                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_19                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_18                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_16                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_9                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_33                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_14                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_12                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_8                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_11                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_10                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_27                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_13                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_15                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_17                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/dout_vld_reg_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_6                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[8][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_enable_reg_pp0_iter2_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[4][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[14][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_35                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[10][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[11][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_25[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[52][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[53][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_3                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_enable_reg_pp0_iter3_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_30                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[54][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_34                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_36                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_32                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_31                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_21                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_28                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[42][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[7][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[43][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_22                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_24                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[44][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[45][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_25                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_26                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[46][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_29                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[47][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[12][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[51][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[9][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[48]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter4_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter4_reg_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                    |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                    |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                    |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                    |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                    |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                    |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                                    |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                    |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                3 |             37 |        12.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |                3 |             37 |        12.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_block_pp0_stage63_11001                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               16 |             49 |         3.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               10 |             52 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               18 |             58 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               17 |             58 |         3.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[4][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               12 |             62 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[7][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               12 |             62 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               14 |             62 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[5][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               14 |             62 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[6][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               13 |             62 |         4.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[8][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               12 |             62 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[3][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               11 |             62 |         5.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/icmp_ln15_reg_3522_reg[0][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |               11 |             62 |         5.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               14 |             63 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               18 |             63 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               15 |             63 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/push_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                    |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             63 |        12.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/dout_vld_reg_1[0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               13 |             64 |         4.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[12]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                    |                2 |             64 |        32.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[57][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[56][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[58][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               20 |             64 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[55][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[59][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               21 |             64 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[61]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[10]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[11][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[62][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[63][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[64][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[60][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               28 |             64 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               27 |             64 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |               23 |             64 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               13 |             66 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |                5 |             66 |        13.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               13 |             66 |         5.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               10 |             66 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |                5 |             66 |        13.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               10 |             66 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               15 |             66 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                    |               13 |             74 |         5.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                                    |               13 |             74 |         5.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                    |               15 |             74 |         4.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                    |               13 |             74 |         5.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                    |               19 |             74 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                                    |               15 |             74 |         4.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               12 |             85 |         7.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               12 |             90 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               11 |             90 |         8.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_10[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               35 |             94 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_12[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               30 |             94 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_13[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               29 |             94 |         3.24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_14[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               33 |             94 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_11[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               28 |             94 |         3.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_29[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               35 |             94 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/dout_vld_reg_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                    |               30 |             94 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_3[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               25 |             94 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_30[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               34 |             94 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_31[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               27 |             94 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_6[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               30 |             94 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_15[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_16[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               27 |             94 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_17[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               34 |             94 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_18[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               27 |             94 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_19[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               33 |             94 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_20[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               35 |             94 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_21[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               25 |             94 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_22[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               31 |             94 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_23[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               34 |             94 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_24[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               28 |             94 |         3.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_28[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_26[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               33 |             94 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_27[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               30 |             94 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_37[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               37 |             94 |         2.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_9[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               30 |             94 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_8[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               31 |             94 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_7[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               27 |             94 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_6[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               35 |             94 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_5[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               24 |             94 |         3.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_45[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               23 |             94 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_44[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               31 |             94 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_43[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_42[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               26 |             94 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_41[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_40[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               36 |             94 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_39[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_38[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               37 |             94 |         2.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_1[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_36[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               34 |             94 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_35[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               33 |             94 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_8[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               33 |             94 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_7[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               35 |             94 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_34[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               25 |             94 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_5[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               31 |             94 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_4[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               36 |             94 |         2.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_33[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               27 |             94 |         3.48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_3[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               35 |             94 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/icmp_ln15_reg_3522_reg[0]_2[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                    |               34 |             94 |         2.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_32[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               32 |             94 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[2]                                                                                                                                                                                          |                                                                                                                                                                                                                                                    |               34 |             96 |         2.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[9]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               30 |             96 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               35 |             96 |         2.74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[7]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               34 |             96 |         2.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[6]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               38 |             96 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[5]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               38 |             96 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                    |               40 |             96 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               38 |             96 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter01                                                                                                                                                                                            |                                                                                                                                                                                                                                                    |               47 |            114 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[34][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               56 |            128 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               26 |            135 |         5.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               25 |            136 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               31 |            136 |         4.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/full_n_reg_46[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                    |               24 |            138 |         5.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |               14 |            139 |         9.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                    |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                    |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                    |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/dataB_addr_53_read_reg_50100                                                                                                                                                                                         |                                                                                                                                                                                                                                                    |               39 |            150 |         3.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               13 |            151 |        11.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                  |               77 |            161 |         2.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                    |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               52 |            187 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matmul_plain_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U1/aclken                                                                                                                                                                                                               |                                                                                                                                                                                                                                                    |               46 |            193 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                    |               92 |            212 |         2.30 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


