Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 25 21:34:58 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Final_top_timing_summary_routed.rpt -rpx Final_top_timing_summary_routed.rpx
| Design       : Final_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: CLK_IN (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ADXL_com_map/FSM_sequential_state_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ADXL_com_map/FSM_sequential_state_reg[1]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ADXL_com_map/FSM_sequential_state_reg[2]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ADXL_com_map/FSM_sequential_state_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ADXL_com_map/LOAD_ENABLE_reg/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADXL_com_map/TX_DATA_reg[0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADXL_com_map/TX_DATA_reg[1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADXL_com_map/TX_DATA_reg[2]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADXL_com_map/TX_DATA_reg[3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADXL_com_map/TX_DATA_reg[5]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADXL_com_map/TX_DATA_reg[6]/G (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Config_map/FSM_sequential_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Config_map/FSM_sequential_state_reg[1]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Config_map/FSM_sequential_state_reg[2]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Config_map/FSM_sequential_state_reg[3]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Config_map/FSM_sequential_state_reg[4]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Disp1_reg[0]/G (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Disp1_reg[1]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Read_fsm_map/FSM_sequential_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Read_fsm_map/FSM_sequential_state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Read_fsm_map/FSM_sequential_state_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Read_fsm_map/FSM_sequential_state_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SPI_state_clk_map/FSM_sequential_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SPI_state_clk_map/FSM_sequential_state_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SPI_state_clk_map/FSM_sequential_state_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SPI_state_clk_map/FSM_sequential_state_reg[4]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SPI_state_clk_map/SPI_CLK_reg/G (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: divider_map/clk_out1Hz_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: divider_map/clk_out50Hz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


