#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x102b8d7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x102b8cd10 .scope module, "skidbuffer" "skidbuffer" 3 85;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_valid";
    .port_info 3 /OUTPUT 1 "o_ready";
    .port_info 4 /INPUT 8 "i_data";
    .port_info 5 /OUTPUT 1 "o_valid";
    .port_info 6 /INPUT 1 "i_ready";
    .port_info 7 /OUTPUT 8 "o_data";
P_0x102b8ce90 .param/l "DW" 0 3 91, +C4<00000000000000000000000000001000>;
P_0x102b8ced0 .param/l "OPT_LOWPOWER" 0 3 87, C4<0>;
P_0x102b8cf10 .param/l "OPT_OUTREG" 0 3 88, C4<1>;
P_0x102b8cf50 .param/l "OPT_PASSTHROUGH" 0 3 90, C4<0>;
o0x93a844040 .functor BUFZ 1, C4<z>; HiZ drive
v0x93acb4a00_0 .net "i_clk", 0 0, o0x93a844040;  0 drivers
o0x93a844070 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x93acb4aa0_0 .net "i_data", 7 0, o0x93a844070;  0 drivers
o0x93a8440a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x93acb4b40_0 .net "i_ready", 0 0, o0x93a8440a0;  0 drivers
o0x93a8440d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x93acb4140_0 .net "i_reset", 0 0, o0x93a8440d0;  0 drivers
o0x93a844100 .functor BUFZ 1, C4<z>; HiZ drive
v0x93acb41e0_0 .net "i_valid", 0 0, o0x93a844100;  0 drivers
v0x93acb4280_0 .var "o_data", 7 0;
v0x93acb4320_0 .var "o_ready", 0 0;
v0x93acb43c0_0 .var "o_valid", 0 0;
v0x93acb4460_0 .var "r_data", 7 0;
S_0x102b8b6c0 .scope generate, "LOGIC" "LOGIC" 3 107, 3 107 0, S_0x102b8cd10;
 .timescale 0 0;
v0x93acb4960_0 .var "r_valid", 0 0;
E_0x93b096a00 .event anyedge, v0x93acb4960_0;
S_0x102b786f0 .scope generate, "REG_OUTPUT" "REG_OUTPUT" 3 162, 3 162 0, S_0x102b8b6c0;
 .timescale 0 0;
E_0x93b096a40 .event posedge, v0x93acb4a00_0;
S_0x102b8b540 .scope module, "tb_wishbone_dos" "tb_wishbone_dos" 4 31;
 .timescale -9 -12;
v0x93acfb2a0_0 .var "all_tests_passed", 0 0;
v0x93acfb340_0 .var/i "baud_period", 31 0;
v0x93acfb3e0_0 .var/i "bit_time", 31 0;
v0x93acfb480_0 .var/i "byte_time", 31 0;
v0x93acfb520_0 .var "i_clk", 0 0;
v0x93acfb5c0_0 .var "i_cts_n", 0 0;
v0x93acfb660_0 .var "i_reset", 0 0;
v0x93acfb700_0 .var "i_uart_rx", 0 0;
v0x93acfb7a0_0 .var "i_wb_addr", 1 0;
v0x93acfb840_0 .var "i_wb_cyc", 0 0;
v0x93acfb8e0_0 .var "i_wb_data", 31 0;
v0x93acfb980_0 .var "i_wb_sel", 3 0;
v0x93acfba20_0 .var "i_wb_stb", 0 0;
v0x93acfbac0_0 .var "i_wb_we", 0 0;
v0x93acfbb60_0 .net "o_rts_n", 0 0, v0x93acf9680_0;  1 drivers
v0x93acfbc00_0 .net "o_uart_rx_int", 0 0, L_0x93b064fa0;  1 drivers
v0x93acfbca0_0 .net "o_uart_rxfifo_int", 0 0, L_0x93b064f00;  1 drivers
v0x93acfbd40_0 .net "o_uart_tx", 0 0, v0x93ac42c60_0;  1 drivers
v0x93acfbde0_0 .net "o_uart_tx_int", 0 0, L_0x93b065180;  1 drivers
v0x93acfbe80_0 .net "o_uart_txfifo_int", 0 0, L_0x93b065220;  1 drivers
v0x93acfbf20_0 .net "o_wb_ack", 0 0, v0x93acf9a40_0;  1 drivers
v0x93ad00000_0 .net "o_wb_data", 31 0, v0x93acf9ae0_0;  1 drivers
L_0x93a878568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x93ad000a0_0 .net "o_wb_stall", 0 0, L_0x93a878568;  1 drivers
v0x93ad00140_0 .var "test_passed", 0 0;
S_0x102b78870 .scope module, "dut" "wbuart" 4 66, 5 66 0, S_0x102b8b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wb_cyc";
    .port_info 3 /INPUT 1 "i_wb_stb";
    .port_info 4 /INPUT 1 "i_wb_we";
    .port_info 5 /INPUT 2 "i_wb_addr";
    .port_info 6 /INPUT 32 "i_wb_data";
    .port_info 7 /INPUT 4 "i_wb_sel";
    .port_info 8 /OUTPUT 1 "o_wb_stall";
    .port_info 9 /OUTPUT 1 "o_wb_ack";
    .port_info 10 /OUTPUT 32 "o_wb_data";
    .port_info 11 /INPUT 1 "i_uart_rx";
    .port_info 12 /OUTPUT 1 "o_uart_tx";
    .port_info 13 /INPUT 1 "i_cts_n";
    .port_info 14 /OUTPUT 1 "o_rts_n";
    .port_info 15 /OUTPUT 1 "o_uart_rx_int";
    .port_info 16 /OUTPUT 1 "o_uart_tx_int";
    .port_info 17 /OUTPUT 1 "o_uart_rxfifo_int";
    .port_info 18 /OUTPUT 1 "o_uart_txfifo_int";
P_0x93ac6b600 .param/l "HARDWARE_FLOW_CONTROL_PRESENT" 0 5 71, C4<1>;
P_0x93ac6b640 .param/l "INITIAL_SETUP" 0 5 69, C4<0000000000000000000000000011001>;
P_0x93ac6b680 .param/l "LCLLGFLEN" 1 5 75, C4<0100>;
P_0x93ac6b6c0 .param/l "LGFLEN" 0 5 70, C4<0100>;
P_0x93ac6b700 .param/l "UART_FIFO" 1 5 101, C4<01>;
P_0x93ac6b740 .param/l "UART_RXREG" 1 5 102, C4<10>;
P_0x93ac6b780 .param/l "UART_SETUP" 1 5 100, C4<00>;
P_0x93ac6b7c0 .param/l "UART_TXREG" 1 5 103, C4<11>;
L_0x93b03bcd0 .functor OR 1, v0x93acfb660_0, v0x93acfa440_0, C4<0>, C4<0>;
L_0x93b03bf00 .functor OR 1, v0x93acfb660_0, v0x93acb55e0_0, C4<0>, C4<0>;
L_0x93b03bf70 .functor OR 1, L_0x93b03bf00, v0x93acfa440_0, C4<0>, C4<0>;
L_0x93b03b6b0 .functor OR 1, L_0x93ac50700, v0x93acfab20_0, C4<0>, C4<0>;
L_0x93b03b720 .functor AND 1, L_0x93b06e8a0, L_0x93b06e800, C4<1>, C4<1>;
L_0x93ac50700 .functor BUFZ 1, v0x93acf9d60_0, C4<0>, C4<0>, C4<0>;
L_0x93a878370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x93b03b790 .functor AND 1, L_0x93a878370, v0x93acfb5c0_0, C4<1>, C4<1>;
L_0x93b03b800 .functor OR 1, v0x93ac438e0_0, L_0x93b065a40, C4<0>, C4<0>;
L_0x93b03b480 .functor OR 1, v0x93ac438e0_0, L_0x93b065ae0, C4<0>, C4<0>;
L_0x93a878208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x93acf83c0_0 .net/2u *"_ivl_12", 15 0, L_0x93a878208;  1 drivers
L_0x93a878250 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x93acf8460_0 .net/2u *"_ivl_14", 2 0, L_0x93a878250;  1 drivers
v0x93acf8500_0 .net *"_ivl_17", 0 0, L_0x93b06e440;  1 drivers
v0x93acf85a0_0 .net *"_ivl_23", 0 0, L_0x93b06e8a0;  1 drivers
v0x93acf8640_0 .net *"_ivl_3", 0 0, L_0x93b03bf00;  1 drivers
v0x93acf86e0_0 .net/2u *"_ivl_32", 0 0, L_0x93a878370;  1 drivers
L_0x93a8784d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x93acf8780_0 .net/2u *"_ivl_38", 15 0, L_0x93a8784d8;  1 drivers
v0x93acf8820_0 .net *"_ivl_41", 1 0, L_0x93b0659a0;  1 drivers
v0x93acf88c0_0 .net *"_ivl_43", 0 0, L_0x93b065a40;  1 drivers
v0x93acf8960_0 .net *"_ivl_44", 0 0, L_0x93b03b800;  1 drivers
v0x93acf8a00_0 .net *"_ivl_47", 0 0, L_0x93b065ae0;  1 drivers
v0x93acf8aa0_0 .net *"_ivl_48", 0 0, L_0x93b03b480;  1 drivers
L_0x93a878520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x93acf8b40_0 .net/2u *"_ivl_50", 7 0, L_0x93a878520;  1 drivers
v0x93acf8be0_0 .net *"_ivl_52", 7 0, L_0x93b065b80;  1 drivers
L_0x93a8785b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x93acf8c80_0 .net/2u *"_ivl_60", 0 0, L_0x93a8785b0;  1 drivers
v0x93acf8d20_0 .net *"_ivl_63", 0 0, L_0x93b065c20;  1 drivers
v0x93acf8dc0_0 .net *"_ivl_64", 1 0, L_0x93b06eda0;  1 drivers
L_0x93a8781c0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x93acf8e60_0 .net "check_cutoff", 3 0, L_0x93a8781c0;  1 drivers
v0x93acf8f00_0 .net "ck_uart", 0 0, v0x93acb4dc0_0;  1 drivers
v0x93acf8fa0_0 .net "cts_n", 0 0, L_0x93b03b790;  1 drivers
v0x93acf9040_0 .net "i_clk", 0 0, v0x93acfb520_0;  1 drivers
v0x93acf90e0_0 .net "i_cts_n", 0 0, v0x93acfb5c0_0;  1 drivers
v0x93acf9180_0 .net "i_reset", 0 0, v0x93acfb660_0;  1 drivers
v0x93acf9220_0 .net "i_uart_rx", 0 0, v0x93acfb700_0;  1 drivers
v0x93acf92c0_0 .net "i_wb_addr", 1 0, v0x93acfb7a0_0;  1 drivers
v0x93acf9360_0 .net "i_wb_cyc", 0 0, v0x93acfb840_0;  1 drivers
v0x93acf9400_0 .net "i_wb_data", 31 0, v0x93acfb8e0_0;  1 drivers
v0x93acf94a0_0 .net "i_wb_sel", 3 0, v0x93acfb980_0;  1 drivers
v0x93acf9540_0 .net "i_wb_stb", 0 0, v0x93acfba20_0;  1 drivers
v0x93acf95e0_0 .net "i_wb_we", 0 0, v0x93acfbac0_0;  1 drivers
v0x93acf9680_0 .var "o_rts_n", 0 0;
v0x93acf9720_0 .net "o_uart_rx_int", 0 0, L_0x93b064fa0;  alias, 1 drivers
v0x93acf97c0_0 .net "o_uart_rxfifo_int", 0 0, L_0x93b064f00;  alias, 1 drivers
v0x93acf9860_0 .net "o_uart_tx", 0 0, v0x93ac42c60_0;  alias, 1 drivers
v0x93acf9900_0 .net "o_uart_tx_int", 0 0, L_0x93b065180;  alias, 1 drivers
v0x93acf99a0_0 .net "o_uart_txfifo_int", 0 0, L_0x93b065220;  alias, 1 drivers
v0x93acf9a40_0 .var "o_wb_ack", 0 0;
v0x93acf9ae0_0 .var "o_wb_data", 31 0;
v0x93acf9b80_0 .net "o_wb_stall", 0 0, L_0x93a878568;  alias, 1 drivers
v0x93acf9c20_0 .var "r_rx_ferr", 0 0;
v0x93acf9cc0_0 .var "r_rx_perr", 0 0;
v0x93acf9d60_0 .var "r_tx_break", 0 0;
v0x93acf9e00_0 .var "r_wb_ack", 0 0;
v0x93acf9ea0_0 .var "r_wb_addr", 1 0;
v0x93acf9f40_0 .var "reset_seq_count", 2 0;
v0x93acf9fe0_0 .net "rx_break", 0 0, v0x93acb55e0_0;  1 drivers
v0x93acfa080_0 .net "rx_empty_n", 0 0, L_0x93b06e3a0;  1 drivers
v0x93acfa120_0 .net "rx_ferr", 0 0, v0x93acb57c0_0;  1 drivers
v0x93acfa1c0_0 .net "rx_fifo_err", 0 0, L_0x93b03be90;  1 drivers
v0x93acfa260_0 .net "rx_perr", 0 0, v0x93acb5860_0;  1 drivers
v0x93acfa300_0 .net "rx_stb", 0 0, v0x93acb5900_0;  1 drivers
v0x93acfa3a0_0 .net "rx_uart_data", 7 0, v0x93acb5720_0;  1 drivers
v0x93acfa440_0 .var "rx_uart_reset", 0 0;
v0x93acfa4e0_0 .net "rxf_status", 15 0, L_0x93b06e300;  1 drivers
v0x93acfa580_0 .net "rxf_wb_data", 7 0, L_0x93b064dc0;  1 drivers
v0x93acfa620_0 .var "rxf_wb_read", 0 0;
v0x93acfa6c0 .array "seq_buffer", 3 0, 7 0;
v0x93acfa760_0 .var "seq_idx", 1 0;
v0x93acfa800_0 .var "trojan_state", 1 0;
v0x93acfa8a0_0 .net "tx_break", 0 0, L_0x93ac50700;  1 drivers
v0x93acfa940_0 .net "tx_busy", 0 0, v0x93ac438e0_0;  1 drivers
v0x93acfa9e0_0 .net "tx_data", 7 0, L_0x93b065040;  1 drivers
v0x93acfaa80_0 .net "tx_empty_n", 0 0, L_0x93b06e800;  1 drivers
v0x93acfab20_0 .var "tx_uart_reset", 0 0;
v0x93acfabc0_0 .net "txf_err", 0 0, L_0x93b03b640;  1 drivers
v0x93acfac60_0 .net "txf_status", 15 0, L_0x93b06e760;  1 drivers
v0x93acfad00_0 .var "txf_wb_data", 7 0;
v0x93acfada0_0 .var "txf_wb_write", 0 0;
v0x93acfae40_0 .var "uart_setup", 30 0;
v0x93acfaee0_0 .net "unused", 0 0, L_0x93b06ee40;  1 drivers
v0x93acfaf80_0 .net "wb_fifo_data", 31 0, L_0x93b06ed00;  1 drivers
v0x93acfb020_0 .net "wb_rx_data", 31 0, L_0x93b06e4e0;  1 drivers
v0x93acfb0c0_0 .net "wb_tx_data", 31 0, L_0x93b06ec60;  1 drivers
L_0x93b064f00 .part L_0x93b06e300, 1, 1;
L_0x93b064fa0 .part L_0x93b06e300, 0, 1;
L_0x93b06e440 .reduce/nor L_0x93b06e3a0;
LS_0x93b06e4e0_0_0 .concat [ 8 1 1 1], L_0x93b064dc0, L_0x93b06e440, v0x93acf9cc0_0, v0x93acb57c0_0;
LS_0x93b06e4e0_0_4 .concat [ 1 1 3 16], v0x93acb55e0_0, L_0x93b03be90, L_0x93a878250, L_0x93a878208;
L_0x93b06e4e0 .concat [ 11 21 0 0], LS_0x93b06e4e0_0_0, LS_0x93b06e4e0_0_4;
L_0x93b06e8a0 .reduce/nor v0x93ac438e0_0;
L_0x93b065180 .part L_0x93b06e760, 0, 1;
L_0x93b065220 .part L_0x93b06e760, 1, 1;
L_0x93b0659a0 .part L_0x93b06e760, 0, 2;
L_0x93b065a40 .part L_0x93b06e760, 0, 1;
L_0x93b065ae0 .part L_0x93b06e760, 0, 1;
L_0x93b065b80 .functor MUXZ 8, L_0x93a878520, v0x93acfad00_0, L_0x93b03b480, C4<>;
LS_0x93b06ec60_0_0 .concat [ 8 1 1 1], L_0x93b065b80, L_0x93b03b800, L_0x93ac50700, v0x93ac42c60_0;
LS_0x93b06ec60_0_4 .concat [ 1 1 2 1], v0x93acb4dc0_0, L_0x93b03b640, L_0x93b0659a0, v0x93acfb5c0_0;
LS_0x93b06ec60_0_8 .concat [ 16 0 0 0], L_0x93a8784d8;
L_0x93b06ec60 .concat [ 11 5 16 0], LS_0x93b06ec60_0_0, LS_0x93b06ec60_0_4, LS_0x93b06ec60_0_8;
L_0x93b06ed00 .concat [ 16 16 0 0], L_0x93b06e300, L_0x93b06e760;
L_0x93b065c20 .part v0x93acfb8e0_0, 31, 1;
L_0x93b06eda0 .concat [ 1 1 0 0], L_0x93b065c20, L_0x93a8785b0;
L_0x93b06ee40 .reduce/and L_0x93b06eda0;
S_0x102b83450 .scope module, "rx" "rxuart" 5 217, 6 93 0, S_0x102b78870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 31 "i_setup";
    .port_info 3 /INPUT 1 "i_uart_rx";
    .port_info 4 /OUTPUT 1 "o_wr";
    .port_info 5 /OUTPUT 8 "o_data";
    .port_info 6 /OUTPUT 1 "o_break";
    .port_info 7 /OUTPUT 1 "o_parity_err";
    .port_info 8 /OUTPUT 1 "o_frame_err";
    .port_info 9 /OUTPUT 1 "o_ck_uart";
P_0x102b90690 .param/l "INITIAL_SETUP" 0 6 96, C4<0000000000000000000000000011001>;
P_0x102b906d0 .param/l "RXU_BIT_ONE" 1 6 107, C4<0001>;
P_0x102b90710 .param/l "RXU_BIT_SEVEN" 1 6 113, C4<0111>;
P_0x102b90750 .param/l "RXU_BIT_THREE" 1 6 109, C4<0011>;
P_0x102b90790 .param/l "RXU_BIT_TWO" 1 6 108, C4<0010>;
P_0x102b907d0 .param/l "RXU_BIT_ZERO" 1 6 106, C4<0000>;
P_0x102b90810 .param/l "RXU_BREAK" 1 6 119, C4<1101>;
P_0x102b90850 .param/l "RXU_IDLE" 1 6 121, C4<1111>;
P_0x102b90890 .param/l "RXU_PARITY" 1 6 114, C4<1000>;
P_0x102b908d0 .param/l "RXU_RESET_IDLE" 1 6 120, C4<1110>;
P_0x102b90910 .param/l "RXU_SECOND_STOP" 1 6 116, C4<1010>;
P_0x102b90950 .param/l "RXU_STOP" 1 6 115, C4<1001>;
v0x93acb4500_0 .net *"_ivl_13", 23 0, L_0x93b064c80;  1 drivers
L_0x93a878010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x93acb45a0_0 .net/2u *"_ivl_14", 3 0, L_0x93a878010;  1 drivers
L_0x93a878058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x93acb4640_0 .net/2u *"_ivl_18", 0 0, L_0x93a878058;  1 drivers
v0x93acb46e0_0 .net *"_ivl_21", 22 0, L_0x93b064d20;  1 drivers
v0x93acb4780_0 .net *"_ivl_22", 23 0, L_0x93b06e080;  1 drivers
L_0x93a8780a0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x93acb4820_0 .net/2u *"_ivl_24", 23 0, L_0x93a8780a0;  1 drivers
v0x93acb48c0_0 .var "baud_counter", 23 0;
v0x93acb4be0_0 .net "break_condition", 27 0, L_0x93b06dfe0;  1 drivers
v0x93acb4c80_0 .var "calc_parity", 0 0;
v0x93acb4d20_0 .var "chg_counter", 27 0;
v0x93acb4dc0_0 .var "ck_uart", 0 0;
v0x93acb4e60_0 .net "clocks_per_baud", 23 0, L_0x93b0648c0;  1 drivers
v0x93acb4f00_0 .net "data_bits", 1 0, L_0x93b064960;  1 drivers
v0x93acb4fa0_0 .var "data_reg", 7 0;
v0x93acb5040_0 .net "dblstop", 0 0, L_0x93b064a00;  1 drivers
v0x93acb50e0_0 .net "fixd_parity", 0 0, L_0x93b064b40;  1 drivers
v0x93acb5180_0 .net "half_baud", 23 0, L_0x93ac94000;  1 drivers
v0x93acb5220_0 .var "half_baud_time", 0 0;
v0x93acb52c0_0 .net "i_clk", 0 0, v0x93acfb520_0;  alias, 1 drivers
v0x93acb5360_0 .net "i_reset", 0 0, L_0x93b03bcd0;  1 drivers
v0x93acb5400_0 .net "i_setup", 30 0, v0x93acfae40_0;  1 drivers
v0x93acb54a0_0 .net "i_uart_rx", 0 0, v0x93acfb700_0;  alias, 1 drivers
v0x93acb5540_0 .var "line_synch", 0 0;
v0x93acb55e0_0 .var "o_break", 0 0;
v0x93acb5680_0 .net "o_ck_uart", 0 0, v0x93acb4dc0_0;  alias, 1 drivers
v0x93acb5720_0 .var "o_data", 7 0;
v0x93acb57c0_0 .var "o_frame_err", 0 0;
v0x93acb5860_0 .var "o_parity_err", 0 0;
v0x93acb5900_0 .var "o_wr", 0 0;
v0x93acb59a0_0 .net "parity_even", 0 0, L_0x93b064be0;  1 drivers
v0x93acb5a40_0 .var "pre_wr", 0 0;
v0x93acb5ae0_0 .var "q_uart", 0 0;
v0x93acb5b80_0 .var "qq_uart", 0 0;
v0x93acb5c20_0 .var "r_setup", 29 0;
v0x93acb5cc0_0 .var "state", 3 0;
v0x93acb5d60_0 .net "use_parity", 0 0, L_0x93b064aa0;  1 drivers
v0x93acb5e00_0 .var "zero_baud_counter", 0 0;
E_0x93b096a80 .event posedge, v0x93acb52c0_0;
L_0x93b0648c0 .part v0x93acb5c20_0, 0, 24;
L_0x93b064960 .part v0x93acb5c20_0, 28, 2;
L_0x93b064a00 .part v0x93acb5c20_0, 27, 1;
L_0x93b064aa0 .part v0x93acb5c20_0, 26, 1;
L_0x93b064b40 .part v0x93acb5c20_0, 25, 1;
L_0x93b064be0 .part v0x93acb5c20_0, 24, 1;
L_0x93b064c80 .part v0x93acb5c20_0, 0, 24;
L_0x93b06dfe0 .concat [ 4 24 0 0], L_0x93a878010, L_0x93b064c80;
L_0x93b064d20 .part v0x93acb5c20_0, 1, 23;
L_0x93b06e080 .concat [ 23 1 0 0], L_0x93b064d20, L_0x93a878058;
L_0x93ac94000 .arith/sub 24, L_0x93b06e080, L_0x93a8780a0;
S_0x102b82dc0 .scope module, "rxfifo" "ufifo" 5 247, 7 47 0, S_0x102b78870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wr";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 1 "o_empty_n";
    .port_info 5 /INPUT 1 "i_rd";
    .port_info 6 /OUTPUT 8 "o_data";
    .port_info 7 /OUTPUT 16 "o_status";
    .port_info 8 /OUTPUT 1 "o_err";
P_0x102b8d210 .param/l "BW" 0 7 49, +C4<00000000000000000000000000001000>;
P_0x102b8d250 .param/l "FLEN" 1 7 52, +C4<000000000000000000000000000000010000>;
P_0x102b8d290 .param/l "LGFLEN" 0 7 50, C4<0100>;
P_0x102b8d2d0 .param/l "RXFIFO" 0 7 51, C4<1>;
L_0x93b03bd40 .functor OR 1, L_0x93b06e120, v0x93acfa620_0, C4<0>, C4<0>;
L_0x93b03bdb0 .functor AND 1, v0x93acb5900_0, L_0x93b03bd40, C4<1>, C4<1>;
L_0x93b03be20 .functor AND 1, v0x93acfa620_0, L_0x93b06e3a0, C4<1>, C4<1>;
L_0x93b03be90 .functor AND 1, v0x93acb5900_0, L_0x93b06e1c0, C4<1>, C4<1>;
v0x93acb5ea0_0 .net *"_ivl_1", 0 0, L_0x93b06e120;  1 drivers
L_0x93a878130 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x93acb5f40_0 .net/2u *"_ivl_12", 3 0, L_0x93a878130;  1 drivers
v0x93acb5fe0_0 .net *"_ivl_19", 0 0, L_0x93b06e1c0;  1 drivers
v0x93acb6080_0 .net *"_ivl_27", 0 0, L_0x93b06e260;  1 drivers
v0x93acb6120_0 .net *"_ivl_3", 0 0, L_0x93b03bd40;  1 drivers
L_0x93a8780e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x93acb61c0_0 .net/2u *"_ivl_8", 3 0, L_0x93a8780e8;  1 drivers
v0x93acb6260 .array "fifo", 15 0, 7 0;
v0x93acb6300_0 .net "i_clk", 0 0, v0x93acfb520_0;  alias, 1 drivers
v0x93acb63a0_0 .net "i_data", 7 0, v0x93acb5720_0;  alias, 1 drivers
v0x93acb6440_0 .net "i_rd", 0 0, v0x93acfa620_0;  1 drivers
v0x93acb64e0_0 .net "i_reset", 0 0, L_0x93b03bf70;  1 drivers
v0x93acb6580_0 .net "i_wr", 0 0, v0x93acb5900_0;  alias, 1 drivers
v0x93acb6620_0 .var "last_write", 7 0;
L_0x93a878178 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x93acb66c0_0 .net "lglen", 3 0, L_0x93a878178;  1 drivers
v0x93acb6760_0 .net "o_data", 7 0, L_0x93b064dc0;  alias, 1 drivers
v0x93acb6800_0 .net "o_empty_n", 0 0, L_0x93b06e3a0;  alias, 1 drivers
v0x93acb68a0_0 .net "o_err", 0 0, L_0x93b03be90;  alias, 1 drivers
v0x93acb6940_0 .net "o_status", 15 0, L_0x93b06e300;  alias, 1 drivers
v0x93acb69e0_0 .var "osrc", 0 0;
v0x93acb6a80_0 .var "r_data", 7 0;
v0x93acb6b20_0 .var "r_fill", 3 0;
v0x93acb6bc0_0 .var "r_next", 3 0;
v0x93acb6c60_0 .var "rd_addr", 3 0;
v0x93acb6d00_0 .var "w_fill", 9 0;
v0x93acb6da0_0 .net "w_half_full", 0 0, L_0x93b064e60;  1 drivers
v0x93acb6e40_0 .net "w_read", 0 0, L_0x93b03be20;  1 drivers
v0x93acb6ee0_0 .net "w_waddr_plus_one", 3 0, L_0x93ac94d20;  1 drivers
v0x93acb6f80_0 .net "w_waddr_plus_two", 3 0, L_0x93ac94c80;  1 drivers
v0x93acb7020_0 .net "w_write", 0 0, L_0x93b03bdb0;  1 drivers
v0x93acb70c0_0 .var "will_overflow", 0 0;
v0x93acb7160_0 .var "will_underflow", 0 0;
v0x93acb7200_0 .var "wr_addr", 3 0;
E_0x93b096ac0 .event anyedge, v0x93acb6b20_0;
L_0x93b06e120 .reduce/nor v0x93acb70c0_0;
L_0x93ac94c80 .arith/sum 4, v0x93acb7200_0, L_0x93a8780e8;
L_0x93ac94d20 .arith/sum 4, v0x93acb7200_0, L_0x93a878130;
L_0x93b064dc0 .functor MUXZ 8, v0x93acb6a80_0, v0x93acb6620_0, v0x93acb69e0_0, C4<>;
L_0x93b06e1c0 .reduce/nor L_0x93b03bdb0;
L_0x93b064e60 .part v0x93acb6b20_0, 3, 1;
L_0x93b06e260 .reduce/nor v0x93acb7160_0;
L_0x93b06e300 .concat [ 1 1 10 4], L_0x93b06e260, L_0x93b064e60, v0x93acb6d00_0, L_0x93a878178;
L_0x93b06e3a0 .reduce/nor v0x93acb7160_0;
S_0x102b82f40 .scope generate, "RXFIFO_FILL" "RXFIFO_FILL" 7 227, 7 227 0, S_0x102b82dc0;
 .timescale 0 0;
S_0x102b84ee0 .scope module, "tx" "txuart" 5 489, 8 99 0, S_0x102b78870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 31 "i_setup";
    .port_info 3 /INPUT 1 "i_break";
    .port_info 4 /INPUT 1 "i_wr";
    .port_info 5 /INPUT 8 "i_data";
    .port_info 6 /INPUT 1 "i_cts_n";
    .port_info 7 /OUTPUT 1 "o_uart_tx";
    .port_info 8 /OUTPUT 1 "o_busy";
P_0x102b94290 .param/l "INITIAL_SETUP" 0 8 101, C4<0000000000000000000000000011001>;
P_0x102b942d0 .param/l "TXU_BIT_ONE" 1 8 104, C4<0001>;
P_0x102b94310 .param/l "TXU_BIT_SEVEN" 1 8 110, C4<0111>;
P_0x102b94350 .param/l "TXU_BIT_THREE" 1 8 106, C4<0011>;
P_0x102b94390 .param/l "TXU_BIT_TWO" 1 8 105, C4<0010>;
P_0x102b943d0 .param/l "TXU_BIT_ZERO" 1 8 103, C4<0000>;
P_0x102b94410 .param/l "TXU_BREAK" 1 8 115, C4<1110>;
P_0x102b94450 .param/l "TXU_IDLE" 1 8 116, C4<1111>;
P_0x102b94490 .param/l "TXU_PARITY" 1 8 111, C4<1000>;
P_0x102b944d0 .param/l "TXU_SECOND_STOP" 1 8 113, C4<1010>;
P_0x102b94510 .param/l "TXU_STOP" 1 8 112, C4<1001>;
L_0x93a8783b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x93acb72a0_0 .net/2u *"_ivl_0", 3 0, L_0x93a8783b8;  1 drivers
v0x93acb7340_0 .net *"_ivl_13", 0 0, L_0x93b065400;  1 drivers
v0x93acb73e0_0 .net *"_ivl_3", 23 0, L_0x93b0652c0;  1 drivers
L_0x93a878448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x93acb7480_0 .net/2u *"_ivl_34", 0 0, L_0x93a878448;  1 drivers
v0x93acb7520_0 .net *"_ivl_36", 3 0, L_0x93b06eb20;  1 drivers
v0x93acb75c0_0 .net *"_ivl_7", 23 0, L_0x93b065360;  1 drivers
L_0x93a878400 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x93acb7660_0 .net/2u *"_ivl_8", 3 0, L_0x93a878400;  1 drivers
v0x93acb7700_0 .var "baud_counter", 27 0;
v0x93acb77a0_0 .net "break_condition", 27 0, L_0x93b06e9e0;  1 drivers
v0x93acb7840_0 .var "calc_parity", 0 0;
v0x93acb78e0_0 .var "ck_cts", 0 0;
v0x93acb7980_0 .net "clocks_per_baud", 27 0, L_0x93b06e940;  1 drivers
v0x93acb7a20_0 .net "data_bits", 1 0, L_0x93b065540;  1 drivers
v0x93acb7ac0_0 .net "dblstop", 0 0, L_0x93b0655e0;  1 drivers
v0x93acb7b60_0 .net "fixd_parity", 0 0, L_0x93b065720;  1 drivers
v0x93acb7c00_0 .net "fixdp_value", 0 0, L_0x93b065900;  1 drivers
v0x93acb7ca0_0 .net "hw_flow_control", 0 0, L_0x93b06ea80;  1 drivers
v0x93acb7d40_0 .net "i_break", 0 0, v0x93acf9d60_0;  1 drivers
v0x93acb7de0_0 .net "i_clk", 0 0, v0x93acfb520_0;  alias, 1 drivers
v0x93acb7e80_0 .net "i_cts_n", 0 0, L_0x93b03b790;  alias, 1 drivers
v0x93acb7f20_0 .net "i_data", 7 0, L_0x93b065040;  alias, 1 drivers
v0x93ac42ee0_0 .net "i_data_bits", 1 0, L_0x93b0654a0;  1 drivers
v0x93ac42f80_0 .net "i_parity_odd", 0 0, L_0x93b0657c0;  1 drivers
L_0x93a878490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x93ac43020_0 .net "i_reset", 0 0, L_0x93a878490;  1 drivers
v0x93ac430c0_0 .net "i_setup", 30 0, v0x93acfae40_0;  alias, 1 drivers
v0x93ac43160_0 .net "i_wr", 0 0, L_0x93b06e800;  alias, 1 drivers
v0x93ac43200_0 .var "last_state", 0 0;
v0x93ac432a0_0 .var "lcl_data", 7 0;
v0x93ac43340_0 .net "o_busy", 0 0, v0x93ac438e0_0;  alias, 1 drivers
v0x93ac42c60_0 .var "o_uart_tx", 0 0;
v0x93ac43700_0 .net "parity_odd", 0 0, L_0x93b065860;  1 drivers
v0x93ac437a0_0 .var "q_cts_n", 0 0;
v0x93ac43840_0 .var "qq_cts_n", 0 0;
v0x93ac438e0_0 .var "r_busy", 0 0;
v0x93ac43980_0 .var "r_setup", 30 0;
v0x93ac43a20_0 .var "state", 3 0;
v0x93ac43ac0_0 .net "unused", 0 0, L_0x93b06ebc0;  1 drivers
v0x93ac43b60_0 .net "use_parity", 0 0, L_0x93b065680;  1 drivers
v0x93ac43c00_0 .var "zero_baud_counter", 0 0;
L_0x93b0652c0 .part v0x93ac43980_0, 0, 24;
L_0x93b06e940 .concat [ 24 4 0 0], L_0x93b0652c0, L_0x93a8783b8;
L_0x93b065360 .part v0x93ac43980_0, 0, 24;
L_0x93b06e9e0 .concat [ 4 24 0 0], L_0x93a878400, L_0x93b065360;
L_0x93b065400 .part v0x93ac43980_0, 30, 1;
L_0x93b06ea80 .reduce/nor L_0x93b065400;
L_0x93b0654a0 .part v0x93acfae40_0, 28, 2;
L_0x93b065540 .part v0x93ac43980_0, 28, 2;
L_0x93b0655e0 .part v0x93ac43980_0, 27, 1;
L_0x93b065680 .part v0x93ac43980_0, 26, 1;
L_0x93b065720 .part v0x93ac43980_0, 25, 1;
L_0x93b0657c0 .part v0x93acfae40_0, 24, 1;
L_0x93b065860 .part v0x93ac43980_0, 24, 1;
L_0x93b065900 .part v0x93ac43980_0, 24, 1;
L_0x93b06eb20 .concat [ 2 1 1 0], L_0x93b065540, L_0x93b0657c0, L_0x93a878448;
L_0x93b06ebc0 .reduce/and L_0x93b06eb20;
S_0x102b83e90 .scope module, "txfifo" "ufifo" 5 400, 7 47 0, S_0x102b78870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wr";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 1 "o_empty_n";
    .port_info 5 /INPUT 1 "i_rd";
    .port_info 6 /OUTPUT 8 "o_data";
    .port_info 7 /OUTPUT 16 "o_status";
    .port_info 8 /OUTPUT 1 "o_err";
P_0x102b8b360 .param/l "BW" 0 7 49, +C4<00000000000000000000000000001000>;
P_0x102b8b3a0 .param/l "FLEN" 1 7 52, +C4<000000000000000000000000000000010000>;
P_0x102b8b3e0 .param/l "LGFLEN" 0 7 50, C4<0100>;
P_0x102b8b420 .param/l "RXFIFO" 0 7 51, C4<0>;
L_0x93b03b4f0 .functor OR 1, L_0x93b06e580, L_0x93b03b720, C4<0>, C4<0>;
L_0x93b03b560 .functor AND 1, v0x93acfada0_0, L_0x93b03b4f0, C4<1>, C4<1>;
L_0x93b03b5d0 .functor AND 1, L_0x93b03b720, L_0x93b06e800, C4<1>, C4<1>;
L_0x93b03b640 .functor AND 1, v0x93acfada0_0, L_0x93b06e620, C4<1>, C4<1>;
v0x93ac424e0_0 .net *"_ivl_1", 0 0, L_0x93b06e580;  1 drivers
L_0x93a8782e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x93ac42580_0 .net/2u *"_ivl_12", 3 0, L_0x93a8782e0;  1 drivers
v0x93ac42620_0 .net *"_ivl_19", 0 0, L_0x93b06e620;  1 drivers
v0x93ac426c0_0 .net *"_ivl_27", 0 0, L_0x93b06e6c0;  1 drivers
v0x93ac42760_0 .net *"_ivl_3", 0 0, L_0x93b03b4f0;  1 drivers
L_0x93a878298 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x93ac42800_0 .net/2u *"_ivl_8", 3 0, L_0x93a878298;  1 drivers
v0x93ac428a0 .array "fifo", 15 0, 7 0;
v0x93ac42940_0 .net "i_clk", 0 0, v0x93acfb520_0;  alias, 1 drivers
v0x93ac42260_0 .net "i_data", 7 0, v0x93acfad00_0;  1 drivers
v0x93ac41900_0 .net "i_rd", 0 0, L_0x93b03b720;  1 drivers
v0x93ac419a0_0 .net "i_reset", 0 0, L_0x93b03b6b0;  1 drivers
v0x93ac41a40_0 .net "i_wr", 0 0, v0x93acfada0_0;  1 drivers
v0x93ac41ae0_0 .var "last_write", 7 0;
L_0x93a878328 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x93ac41b80_0 .net "lglen", 3 0, L_0x93a878328;  1 drivers
v0x93ac41c20_0 .net "o_data", 7 0, L_0x93b065040;  alias, 1 drivers
v0x93ac41cc0_0 .net "o_empty_n", 0 0, L_0x93b06e800;  alias, 1 drivers
v0x93ac41d60_0 .net "o_err", 0 0, L_0x93b03b640;  alias, 1 drivers
v0x93ac41e00_0 .net "o_status", 15 0, L_0x93b06e760;  alias, 1 drivers
v0x93ac41ea0_0 .var "osrc", 0 0;
v0x93ac41f40_0 .var "r_data", 7 0;
v0x93ac41fe0_0 .var "r_fill", 3 0;
v0x93ac42080_0 .var "r_next", 3 0;
v0x93ac42120_0 .var "rd_addr", 3 0;
v0x93ac41400_0 .var "w_fill", 9 0;
v0x93ac414a0_0 .net "w_half_full", 0 0, L_0x93b0650e0;  1 drivers
v0x93ac415e0_0 .net "w_read", 0 0, L_0x93b03b5d0;  1 drivers
v0x93acf8000_0 .net "w_waddr_plus_one", 3 0, L_0x93ac94e60;  1 drivers
v0x93acf80a0_0 .net "w_waddr_plus_two", 3 0, L_0x93ac94dc0;  1 drivers
v0x93acf8140_0 .net "w_write", 0 0, L_0x93b03b560;  1 drivers
v0x93acf81e0_0 .var "will_overflow", 0 0;
v0x93acf8280_0 .var "will_underflow", 0 0;
v0x93acf8320_0 .var "wr_addr", 3 0;
E_0x93b096b40 .event anyedge, v0x93ac41fe0_0;
L_0x93b06e580 .reduce/nor v0x93acf81e0_0;
L_0x93ac94dc0 .arith/sum 4, v0x93acf8320_0, L_0x93a878298;
L_0x93ac94e60 .arith/sum 4, v0x93acf8320_0, L_0x93a8782e0;
L_0x93b065040 .functor MUXZ 8, v0x93ac41f40_0, v0x93ac41ae0_0, v0x93ac41ea0_0, C4<>;
L_0x93b06e620 .reduce/nor L_0x93b03b560;
L_0x93b0650e0 .part v0x93ac41fe0_0, 3, 1;
L_0x93b06e6c0 .reduce/nor v0x93acf81e0_0;
L_0x93b06e760 .concat [ 1 1 10 4], L_0x93b06e6c0, L_0x93b0650e0, v0x93ac41400_0, L_0x93a878328;
L_0x93b06e800 .reduce/nor v0x93acf8280_0;
S_0x102b84010 .scope generate, "TXFIFO_FILL" "TXFIFO_FILL" 7 227, 7 227 0, S_0x102b83e90;
 .timescale 0 0;
S_0x93acfc000 .scope task, "send_uart_byte" "send_uart_byte" 4 100, 4 100 0, S_0x102b8b540;
 .timescale -9 -12;
v0x93acfb160_0 .var "byte_data", 7 0;
v0x93acfb200_0 .var/i "i", 31 0;
TD_tb_wishbone_dos.send_uart_byte ;
    %load/vec4 v0x93acfb340_0;
    %muli 10, 0, 32;
    %store/vec4 v0x93acfb3e0_0, 0, 32;
    %load/vec4 v0x93acfb3e0_0;
    %muli 10, 0, 32;
    %store/vec4 v0x93acfb480_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb700_0, 0, 1;
    %load/vec4 v0x93acfb3e0_0;
    %muli 2, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb700_0, 0, 1;
    %load/vec4 v0x93acfb3e0_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x93acfb200_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x93acfb200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x93acfb160_0;
    %load/vec4 v0x93acfb200_0;
    %part/s 1;
    %store/vec4 v0x93acfb700_0, 0, 1;
    %load/vec4 v0x93acfb3e0_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x93acfb200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x93acfb200_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb700_0, 0, 1;
    %load/vec4 v0x93acfb3e0_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x93acfb3e0_0;
    %muli 2, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x102b8b6c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb4960_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x102b8b6c0;
T_2 ;
    %wait E_0x93b096a40;
    %load/vec4 v0x93acb4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb4960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x93acb41e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.5, 10;
    %load/vec4 v0x93acb4320_0;
    %and;
T_2.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x93acb43c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x93acb4b40_0;
    %nor/r;
    %and;
T_2.6;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acb4960_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x93acb4b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb4960_0, 0;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x102b8b6c0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x93acb4460_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x102b8b6c0;
T_4 ;
    %wait E_0x93b096a40;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x93acb4320_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x93acb4aa0_0;
    %assign/vec4 v0x93acb4460_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x102b8b6c0;
T_5 ;
    %wait E_0x93b096a00;
    %load/vec4 v0x93acb4960_0;
    %nor/r;
    %store/vec4 v0x93acb4320_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x102b786f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb43c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x102b786f0;
T_7 ;
    %wait E_0x93b096a40;
    %load/vec4 v0x93acb4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb43c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x93acb43c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0x93acb4b40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x93acb41e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_7.5, 8;
    %load/vec4 v0x93acb4960_0;
    %or;
T_7.5;
    %assign/vec4 v0x93acb43c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x102b786f0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x93acb4280_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x102b786f0;
T_9 ;
    %wait E_0x93b096a40;
    %load/vec4 v0x93acb43c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0x93acb4b40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x93acb4960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v0x93acb4460_0;
    %assign/vec4 v0x93acb4280_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x93acb4aa0_0;
    %assign/vec4 v0x93acb4280_0, 0;
T_9.4 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x102b83450;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5ae0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x102b83450;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5b80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x102b83450;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb4dc0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x102b83450;
T_13 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x93acb5ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x93acb5b80_0, 0;
    %assign/vec4 v0x93acb4dc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x93acb5b80_0;
    %load/vec4 v0x93acb5ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x93acb54a0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x93acb5ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x93acb5b80_0, 0;
    %assign/vec4 v0x93acb4dc0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x102b83450;
T_14 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x93acb4d20_0, 0, 28;
    %end;
    .thread T_14;
    .scope S_0x102b83450;
T_15 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x93acb4d20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x93acb5b80_0;
    %load/vec4 v0x93acb4dc0_0;
    %cmp/ne;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x93acb4d20_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x93acb4d20_0;
    %load/vec4 v0x93acb4be0_0;
    %cmp/u;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v0x93acb4d20_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x93acb4d20_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x102b83450;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb55e0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x102b83450;
T_17 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb55e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x93acb4be0_0;
    %load/vec4 v0x93acb4d20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_17.4, 5;
    %load/vec4 v0x93acb4dc0_0;
    %inv;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %assign/vec4 v0x93acb55e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x102b83450;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5540_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x102b83450;
T_19 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5540_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x93acb4be0_0;
    %load/vec4 v0x93acb4d20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_19.2, 5;
    %load/vec4 v0x93acb4dc0_0;
    %and;
T_19.2;
    %assign/vec4 v0x93acb5540_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x102b83450;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5220_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x102b83450;
T_21 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5220_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x93acb4dc0_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.2, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x93acb5180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x93acb4d20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.2;
    %assign/vec4 v0x93acb5220_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x102b83450;
T_22 ;
    %pushi/vec4 25, 0, 30;
    %store/vec4 v0x93acb5c20_0, 0, 30;
    %end;
    .thread T_22;
    .scope S_0x102b83450;
T_23 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 25, 0, 30;
    %assign/vec4 v0x93acb5c20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/u 14, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.2, 5;
    %load/vec4 v0x93acb5400_0;
    %parti/s 30, 0, 2;
    %assign/vec4 v0x93acb5c20_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x102b83450;
T_24 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x93acb5cc0_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x102b83450;
T_25 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x93acb5540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
T_25.5 ;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x93acb55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x93acb4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
T_25.11 ;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_25.12, 4;
    %load/vec4 v0x93acb4dc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.16, 9;
    %load/vec4 v0x93acb5220_0;
    %and;
T_25.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %load/vec4 v0x93acb4f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %jmp T_25.21;
T_25.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.21;
T_25.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.21;
T_25.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.21;
T_25.20 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.21;
T_25.21 ;
    %pop/vec4 1;
    %jmp T_25.15;
T_25.14 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
T_25.15 ;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/u 7, 0, 4;
    %jmp/0xz  T_25.24, 5;
    %load/vec4 v0x93acb5cc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.25;
T_25.24 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_25.26, 4;
    %load/vec4 v0x93acb5d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.28, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_25.29, 8;
T_25.28 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_25.29, 8;
 ; End of false expr.
    %blend;
T_25.29;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.27;
T_25.26 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_25.30, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.31;
T_25.30 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_25.32, 4;
    %load/vec4 v0x93acb4dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.34, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.35;
T_25.34 ;
    %load/vec4 v0x93acb5040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.36, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.37;
T_25.36 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
T_25.37 ;
T_25.35 ;
    %jmp T_25.33;
T_25.32 ;
    %load/vec4 v0x93acb4dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.38, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
    %jmp T_25.39;
T_25.38 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93acb5cc0_0, 0;
T_25.39 ;
T_25.33 ;
T_25.31 ;
T_25.27 ;
T_25.25 ;
T_25.22 ;
T_25.13 ;
T_25.9 ;
T_25.7 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x102b83450;
T_26 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x93acb5cc0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x93acb4dc0_0;
    %load/vec4 v0x93acb4fa0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x93acb4fa0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x102b83450;
T_27 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb4c80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb4c80_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x93acb4c80_0;
    %load/vec4 v0x93acb4dc0_0;
    %xor;
    %assign/vec4 v0x93acb4c80_0, 0;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x102b83450;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5860_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x102b83450;
T_29 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5860_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0x93acb5cc0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x93acb50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v0x93acb4dc0_0;
    %load/vec4 v0x93acb59a0_0;
    %xor;
    %assign/vec4 v0x93acb5860_0, 0;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0x93acb59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %load/vec4 v0x93acb4c80_0;
    %load/vec4 v0x93acb4dc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x93acb5860_0, 0;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v0x93acb4c80_0;
    %load/vec4 v0x93acb4dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x93acb5860_0, 0;
T_29.8 ;
T_29.6 ;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/u 13, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_29.9, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5860_0, 0;
T_29.9 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x102b83450;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb57c0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x102b83450;
T_31 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb57c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/1 T_31.5, 4;
    %load/vec4 v0x93acb5cc0_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_31.5;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x93acb57c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_31.6, 8;
    %load/vec4 v0x93acb4dc0_0;
    %inv;
    %or;
T_31.6;
    %assign/vec4 v0x93acb57c0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 8;
    %jmp/1 T_31.9, 8;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/u 13, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 8, 5;
T_31.9;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb57c0_0, 0;
T_31.7 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x102b83450;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x93acb5720_0, 0, 8;
    %end;
    .thread T_32;
    .scope S_0x102b83450;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5a40_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x102b83450;
T_34 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x93acb5720_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.4, 9;
    %load/vec4 v0x93acb5cc0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acb5a40_0, 0;
    %load/vec4 v0x93acb4f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %jmp T_34.9;
T_34.5 ;
    %load/vec4 v0x93acb4fa0_0;
    %assign/vec4 v0x93acb5720_0, 0;
    %jmp T_34.9;
T_34.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x93acb4fa0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x93acb5720_0, 0;
    %jmp T_34.9;
T_34.7 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x93acb4fa0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x93acb5720_0, 0;
    %jmp T_34.9;
T_34.8 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x93acb4fa0_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x93acb5720_0, 0;
    %jmp T_34.9;
T_34.9 ;
    %pop/vec4 1;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 8;
    %jmp/1 T_34.12, 8;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 8, 4;
T_34.12;
    %jmp/0xz  T_34.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5a40_0, 0;
T_34.10 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x102b83450;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5900_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x102b83450;
T_36 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5900_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 8;
    %jmp/1 T_36.4, 8;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 8, 4;
T_36.4;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x93acb5a40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_36.5, 8;
    %load/vec4 v0x93acb5360_0;
    %nor/r;
    %and;
T_36.5;
    %assign/vec4 v0x93acb5900_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5900_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x102b83450;
T_37 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 24, 0, 24;
    %assign/vec4 v0x93acb48c0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x93acb5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x93acb4e60_0;
    %subi 1, 0, 24;
    %assign/vec4 v0x93acb48c0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x93acb5cc0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %load/vec4 v0x93acb48c0_0;
    %subi 1, 0, 24;
    %assign/vec4 v0x93acb48c0_0, 0;
    %jmp T_37.8;
T_37.4 ;
    %load/vec4 v0x93acb4e60_0;
    %subi 1, 0, 24;
    %assign/vec4 v0x93acb48c0_0, 0;
    %jmp T_37.8;
T_37.5 ;
    %load/vec4 v0x93acb4e60_0;
    %subi 1, 0, 24;
    %assign/vec4 v0x93acb48c0_0, 0;
    %jmp T_37.8;
T_37.6 ;
    %load/vec4 v0x93acb4e60_0;
    %subi 1, 0, 24;
    %assign/vec4 v0x93acb48c0_0, 0;
    %jmp T_37.8;
T_37.8 ;
    %pop/vec4 1;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x102b83450;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb5e00_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x102b83450;
T_39 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb5cc0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb5e00_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x93acb48c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x93acb5e00_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x102b82f40;
T_40 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x93acb6b20_0, 0, 4;
    %end;
    .thread T_40;
    .scope S_0x102b82f40;
T_41 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x93acb6b20_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x93acb7020_0;
    %load/vec4 v0x93acb6e40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0x93acb6b20_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x93acb6b20_0, 0;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0x93acb6b20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x93acb6b20_0, 0;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x102b82dc0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb70c0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x102b82dc0;
T_43 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb70c0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x93acb6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x93acb70c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x93acb6580_0;
    %and;
T_43.4;
    %assign/vec4 v0x93acb70c0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x93acb7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v0x93acb70c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_43.7, 8;
    %load/vec4 v0x93acb6f80_0;
    %load/vec4 v0x93acb6c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_43.7;
    %assign/vec4 v0x93acb70c0_0, 0;
    %jmp T_43.6;
T_43.5 ;
    %load/vec4 v0x93acb6ee0_0;
    %load/vec4 v0x93acb6c60_0;
    %cmp/e;
    %jmp/0xz  T_43.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acb70c0_0, 0;
T_43.8 ;
T_43.6 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x102b82dc0;
T_44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x93acb7200_0, 0, 4;
    %end;
    .thread T_44;
    .scope S_0x102b82dc0;
T_45 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x93acb7200_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x93acb7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x93acb6ee0_0;
    %assign/vec4 v0x93acb7200_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x102b82dc0;
T_46 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb7020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x93acb63a0_0;
    %load/vec4 v0x93acb7200_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acb6260, 0, 4;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x102b82dc0;
T_47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acb7160_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x102b82dc0;
T_48 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acb7160_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x93acb6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb7160_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x93acb6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x93acb7160_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_48.6, 8;
    %load/vec4 v0x93acb6bc0_0;
    %load/vec4 v0x93acb7200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_48.6;
    %assign/vec4 v0x93acb7160_0, 0;
T_48.4 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x102b82dc0;
T_49 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x93acb6c60_0, 0, 4;
    %end;
    .thread T_49;
    .scope S_0x102b82dc0;
T_50 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x93acb6bc0_0, 0, 4;
    %end;
    .thread T_50;
    .scope S_0x102b82dc0;
T_51 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x93acb6c60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x93acb6bc0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x93acb6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x93acb6c60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x93acb6c60_0, 0;
    %load/vec4 v0x93acb6c60_0;
    %addi 2, 0, 4;
    %assign/vec4 v0x93acb6bc0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x102b82dc0;
T_52 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x93acb6bc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x93acb6260, 4;
    %assign/vec4 v0x93acb6a80_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x102b82dc0;
T_53 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb6580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x93acb6800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_53.3, 9;
    %load/vec4 v0x93acb6e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.4, 9;
    %load/vec4 v0x93acb6bc0_0;
    %load/vec4 v0x93acb7200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_53.4;
    %or;
T_53.3;
    %and;
T_53.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x93acb63a0_0;
    %assign/vec4 v0x93acb6620_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x102b82dc0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb69e0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x102b82dc0;
T_55 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acb64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb69e0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x93acb6580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.4, 9;
    %load/vec4 v0x93acb6800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_55.5, 9;
    %load/vec4 v0x93acb6e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.6, 9;
    %load/vec4 v0x93acb6bc0_0;
    %load/vec4 v0x93acb7200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_55.6;
    %or;
T_55.5;
    %and;
T_55.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acb69e0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x93acb6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb69e0_0, 0;
T_55.7 ;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x102b82dc0;
T_56 ;
    %wait E_0x93b096ac0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x93acb6d00_0, 0, 10;
    %load/vec4 v0x93acb6b20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x93acb6d00_0, 4, 4;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x102b84010;
T_57 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x93ac41fe0_0, 0, 4;
    %end;
    .thread T_57;
    .scope S_0x102b84010;
T_58 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac419a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93ac41fe0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x93acf8140_0;
    %load/vec4 v0x93ac415e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.5;
T_58.2 ;
    %load/vec4 v0x93ac41fe0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x93ac41fe0_0, 0;
    %jmp T_58.5;
T_58.3 ;
    %load/vec4 v0x93ac41fe0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x93ac41fe0_0, 0;
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x102b83e90;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acf81e0_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x102b83e90;
T_60 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac419a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acf81e0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x93ac41900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x93acf81e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_60.4, 8;
    %load/vec4 v0x93ac41a40_0;
    %and;
T_60.4;
    %assign/vec4 v0x93acf81e0_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x93acf8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.5, 8;
    %load/vec4 v0x93acf81e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_60.7, 8;
    %load/vec4 v0x93acf80a0_0;
    %load/vec4 v0x93ac42120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_60.7;
    %assign/vec4 v0x93acf81e0_0, 0;
    %jmp T_60.6;
T_60.5 ;
    %load/vec4 v0x93acf8000_0;
    %load/vec4 v0x93ac42120_0;
    %cmp/e;
    %jmp/0xz  T_60.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acf81e0_0, 0;
T_60.8 ;
T_60.6 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x102b83e90;
T_61 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x93acf8320_0, 0, 4;
    %end;
    .thread T_61;
    .scope S_0x102b83e90;
T_62 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac419a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x93acf8320_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x93acf8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x93acf8000_0;
    %assign/vec4 v0x93acf8320_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x102b83e90;
T_63 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x93ac42260_0;
    %load/vec4 v0x93acf8320_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93ac428a0, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x102b83e90;
T_64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acf8280_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x102b83e90;
T_65 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac419a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acf8280_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x93ac41a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acf8280_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x93ac415e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %load/vec4 v0x93acf8280_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_65.6, 8;
    %load/vec4 v0x93ac42080_0;
    %load/vec4 v0x93acf8320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_65.6;
    %assign/vec4 v0x93acf8280_0, 0;
T_65.4 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x102b83e90;
T_66 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x93ac42120_0, 0, 4;
    %end;
    .thread T_66;
    .scope S_0x102b83e90;
T_67 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x93ac42080_0, 0, 4;
    %end;
    .thread T_67;
    .scope S_0x102b83e90;
T_68 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac419a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x93ac42120_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x93ac42080_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x93ac415e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x93ac42120_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x93ac42120_0, 0;
    %load/vec4 v0x93ac42120_0;
    %addi 2, 0, 4;
    %assign/vec4 v0x93ac42080_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x102b83e90;
T_69 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac415e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x93ac42080_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x93ac428a0, 4;
    %assign/vec4 v0x93ac41f40_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x102b83e90;
T_70 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac41a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x93ac41cc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_70.3, 9;
    %load/vec4 v0x93ac415e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.4, 9;
    %load/vec4 v0x93ac42080_0;
    %load/vec4 v0x93acf8320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.4;
    %or;
T_70.3;
    %and;
T_70.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x93ac42260_0;
    %assign/vec4 v0x93ac41ae0_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x102b83e90;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93ac41ea0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x102b83e90;
T_72 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac419a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93ac41ea0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x93ac41a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.4, 9;
    %load/vec4 v0x93ac41cc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_72.5, 9;
    %load/vec4 v0x93ac415e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.6, 9;
    %load/vec4 v0x93ac42080_0;
    %load/vec4 v0x93acf8320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.6;
    %or;
T_72.5;
    %and;
T_72.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac41ea0_0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0x93ac41900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93ac41ea0_0, 0;
T_72.7 ;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x102b83e90;
T_73 ;
    %wait E_0x93b096b40;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x93ac41400_0, 0, 10;
    %load/vec4 v0x93ac41fe0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x93ac41400_0, 4, 4;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x102b84ee0;
T_74 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x93ac437a0_0, 0;
    %assign/vec4 v0x93ac43840_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x93ac437a0_0;
    %load/vec4 v0x93acb7e80_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x93ac437a0_0, 0;
    %assign/vec4 v0x93ac43840_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x102b84ee0;
T_75 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acb78e0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x93ac43840_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_75.2, 8;
    %load/vec4 v0x93acb7ca0_0;
    %nor/r;
    %or;
T_75.2;
    %assign/vec4 v0x93acb78e0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x102b84ee0;
T_76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93ac438e0_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x102b84ee0;
T_77 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x93ac43a20_0, 0, 4;
    %end;
    .thread T_77;
    .scope S_0x102b84ee0;
T_78 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac438e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x93acb7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac438e0_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x93ac43c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac438e0_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_78.6, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %load/vec4 v0x93acb78e0_0;
    %nor/r;
    %assign/vec4 v0x93ac438e0_0, 0;
    %jmp T_78.7;
T_78.6 ;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_78.8, 4;
    %load/vec4 v0x93ac43160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.12, 9;
    %load/vec4 v0x93ac438e0_0;
    %nor/r;
    %and;
T_78.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac438e0_0, 0;
    %load/vec4 v0x93ac42ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_78.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_78.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_78.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_78.16, 6;
    %jmp T_78.17;
T_78.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.17;
T_78.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.17;
T_78.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.17;
T_78.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.17;
T_78.17 ;
    %pop/vec4 1;
    %jmp T_78.11;
T_78.10 ;
    %load/vec4 v0x93acb78e0_0;
    %nor/r;
    %assign/vec4 v0x93ac438e0_0, 0;
T_78.11 ;
    %jmp T_78.9;
T_78.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac438e0_0, 0;
    %load/vec4 v0x93ac43a20_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_78.18, 4;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_78.20, 4;
    %load/vec4 v0x93ac43b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.22, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_78.23, 8;
T_78.22 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_78.23, 8;
 ; End of false expr.
    %blend;
T_78.23;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.21;
T_78.20 ;
    %load/vec4 v0x93ac43a20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
T_78.21 ;
    %jmp T_78.19;
T_78.18 ;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_78.24, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.25;
T_78.24 ;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_78.26, 4;
    %load/vec4 v0x93acb7ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.28, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
    %jmp T_78.29;
T_78.28 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
T_78.29 ;
    %jmp T_78.27;
T_78.26 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x93ac43a20_0, 0;
T_78.27 ;
T_78.25 ;
T_78.19 ;
T_78.9 ;
T_78.7 ;
T_78.5 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x102b84ee0;
T_79 ;
    %pushi/vec4 25, 0, 31;
    %store/vec4 v0x93ac43980_0, 0, 31;
    %end;
    .thread T_79;
    .scope S_0x102b84ee0;
T_80 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x93ac430c0_0;
    %assign/vec4 v0x93ac43980_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x102b84ee0;
T_81 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x93ac432a0_0, 0, 8;
    %end;
    .thread T_81;
    .scope S_0x102b84ee0;
T_82 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac438e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0x93acb7f20_0;
    %assign/vec4 v0x93ac432a0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x93ac43c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x93ac432a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x93ac432a0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x102b84ee0;
T_83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93ac42c60_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_0x102b84ee0;
T_84 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac42c60_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x93acb7d40_0;
    %flag_set/vec4 8;
    %jmp/1 T_84.4, 8;
    %load/vec4 v0x93ac43160_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.5, 10;
    %load/vec4 v0x93ac438e0_0;
    %nor/r;
    %and;
T_84.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_84.4;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93ac42c60_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x93ac43c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.6, 8;
    %load/vec4 v0x93ac43a20_0;
    %dup/vec4;
    %pushi/vec4 0, 7, 4;
    %cmp/z;
    %jmp/1 T_84.8, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_84.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac42c60_0, 0;
    %jmp T_84.11;
T_84.8 ;
    %load/vec4 v0x93ac432a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x93ac42c60_0, 0;
    %jmp T_84.11;
T_84.9 ;
    %load/vec4 v0x93acb7840_0;
    %assign/vec4 v0x93ac42c60_0, 0;
    %jmp T_84.11;
T_84.11 ;
    %pop/vec4 1;
T_84.6 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x102b84ee0;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acb7840_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0x102b84ee0;
T_86 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0x93ac430c0_0;
    %parti/s 1, 24, 6;
    %assign/vec4 v0x93acb7840_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x93acb7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x93acb7c00_0;
    %assign/vec4 v0x93acb7840_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0x93ac43c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v0x93ac43a20_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.6, 4;
    %load/vec4 v0x93acb7840_0;
    %load/vec4 v0x93ac432a0_0;
    %parti/s 1, 0, 2;
    %xor;
    %assign/vec4 v0x93acb7840_0, 0;
    %jmp T_86.7;
T_86.6 ;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_86.8, 4;
    %load/vec4 v0x93ac43700_0;
    %assign/vec4 v0x93acb7840_0, 0;
T_86.8 ;
T_86.7 ;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0x93ac438e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.10, 8;
    %load/vec4 v0x93ac43700_0;
    %assign/vec4 v0x93acb7840_0, 0;
T_86.10 ;
T_86.5 ;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x102b84ee0;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93ac43c00_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_0x102b84ee0;
T_88 ;
    %pushi/vec4 5, 0, 28;
    %store/vec4 v0x93acb7700_0, 0, 28;
    %end;
    .thread T_88;
    .scope S_0x102b84ee0;
T_89 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 400, 0, 28;
    %assign/vec4 v0x93acb7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93ac43c00_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x93acb7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x93acb77a0_0;
    %assign/vec4 v0x93acb7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93ac43c00_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0x93acb7700_0;
    %pushi/vec4 1, 0, 28;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x93ac43c00_0, 0;
    %load/vec4 v0x93ac43c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x93acb7700_0;
    %subi 1, 0, 28;
    %assign/vec4 v0x93acb7700_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_89.6, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x93acb7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac43c00_0, 0;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v0x93ac43a20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_89.8, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x93acb7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93ac43c00_0, 0;
    %load/vec4 v0x93ac43160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.12, 9;
    %load/vec4 v0x93ac438e0_0;
    %nor/r;
    %and;
T_89.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.10, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x93ac430c0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 28;
    %assign/vec4 v0x93acb7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93ac43c00_0, 0;
T_89.10 ;
    %jmp T_89.9;
T_89.8 ;
    %load/vec4 v0x93ac43200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.13, 8;
    %load/vec4 v0x93acb7980_0;
    %subi 2, 0, 28;
    %assign/vec4 v0x93acb7700_0, 0;
    %jmp T_89.14;
T_89.13 ;
    %load/vec4 v0x93acb7980_0;
    %subi 1, 0, 28;
    %assign/vec4 v0x93acb7700_0, 0;
T_89.14 ;
T_89.9 ;
T_89.7 ;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x102b84ee0;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93ac43200_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_0x102b84ee0;
T_91 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93ac43020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93ac43200_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x93acb7ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x93ac43a20_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x93ac43200_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %load/vec4 v0x93ac43a20_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x93ac43200_0, 0;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x102b78870;
T_92 ;
    %pushi/vec4 25, 0, 31;
    %store/vec4 v0x93acfae40_0, 0, 31;
    %end;
    .thread T_92;
    .scope S_0x102b78870;
T_93 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_93.3, 10;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_93.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x93acfae40_0, 4, 5;
T_93.4 ;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.6, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x93acfae40_0, 4, 5;
T_93.6 ;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.8, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x93acfae40_0, 4, 5;
T_93.8 ;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.10, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_93.12, 8;
    %pushi/vec4 0, 0, 1;
    %or;
T_93.12;
    %load/vec4 v0x93acf9400_0;
    %parti/s 6, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x93acfae40_0, 4, 5;
T_93.10 ;
T_93.0 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x102b78870;
T_94 ;
    %wait E_0x93b096a80;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.1, 9;
    %load/vec4 v0x93acfae40_0;
    %parti/s 1, 30, 6;
    %nor/r;
    %and;
T_94.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.0, 8;
    %load/vec4 v0x93acf8e60_0;
    %load/vec4 v0x93acfa4e0_0;
    %parti/s 4, 2, 3;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_94.0;
    %assign/vec4 v0x93acf9680_0, 0;
    %jmp T_94;
    .thread T_94;
    .scope S_0x102b78870;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfa620_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x102b78870;
T_96 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_96.1, 9;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_96.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_96.0, 8;
    %load/vec4 v0x93acf95e0_0;
    %nor/r;
    %and;
T_96.0;
    %assign/vec4 v0x93acfa620_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x102b78870;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acf9cc0_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x102b78870;
T_98 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acf9c20_0, 0, 1;
    %end;
    .thread T_98;
    .scope S_0x102b78870;
T_99 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acfa440_0;
    %flag_set/vec4 8;
    %jmp/1 T_99.2, 8;
    %load/vec4 v0x93acf9fe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_99.2;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acf9cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acf9c20_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_99.6, 10;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_99.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_99.5, 9;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_99.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.3, 8;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.7, 8;
    %load/vec4 v0x93acf9cc0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_99.9, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 1, 9, 5;
    %inv;
    %and;
T_99.9;
    %assign/vec4 v0x93acf9cc0_0, 0;
    %load/vec4 v0x93acf9c20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_99.10, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 1, 10, 5;
    %inv;
    %and;
T_99.10;
    %assign/vec4 v0x93acf9c20_0, 0;
T_99.7 ;
    %jmp T_99.4;
T_99.3 ;
    %load/vec4 v0x93acfa300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.11, 8;
    %load/vec4 v0x93acf9cc0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_99.13, 8;
    %load/vec4 v0x93acfa260_0;
    %or;
T_99.13;
    %assign/vec4 v0x93acf9cc0_0, 0;
    %load/vec4 v0x93acf9c20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_99.14, 8;
    %load/vec4 v0x93acfa120_0;
    %or;
T_99.14;
    %assign/vec4 v0x93acf9c20_0, 0;
T_99.11 ;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x102b78870;
T_100 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfa440_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x102b78870;
T_101 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9180_0;
    %flag_set/vec4 8;
    %jmp/1 T_101.2, 8;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_101.4, 11;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_101.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_101.3, 10;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_101.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_101.2;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acfa440_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_101.9, 11;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_101.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_101.8, 10;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_101.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.7, 9;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 1, 2;
    %and;
T_101.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.5, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 1, 12, 5;
    %assign/vec4 v0x93acfa440_0, 0;
    %jmp T_101.6;
T_101.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acfa440_0, 0;
T_101.6 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x102b78870;
T_102 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfada0_0, 0, 1;
    %end;
    .thread T_102;
    .scope S_0x102b78870;
T_103 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_103.2, 10;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_103.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_103.1, 9;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_103.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_103.0, 8;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 0, 2;
    %and;
T_103.0;
    %assign/vec4 v0x93acfada0_0, 0;
    %load/vec4 v0x93acf9400_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x93acfad00_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_0x102b78870;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acf9d60_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x102b78870;
T_105 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acf9d60_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_105.6, 11;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_105.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_105.5, 10;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_105.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_105.4, 9;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 1, 2;
    %and;
T_105.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0x93acf9d60_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x102b78870;
T_106 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfab20_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x102b78870;
T_107 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9180_0;
    %flag_set/vec4 8;
    %jmp/1 T_107.2, 8;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_107.4, 11;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_107.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_107.3, 10;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_107.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_107.2;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x93acfab20_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x93acf9540_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_107.9, 11;
    %load/vec4 v0x93acf92c0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_107.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_107.8, 10;
    %load/vec4 v0x93acf95e0_0;
    %and;
T_107.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_107.7, 9;
    %load/vec4 v0x93acf94a0_0;
    %parti/s 1, 1, 2;
    %and;
T_107.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.5, 8;
    %load/vec4 v0x93acf9400_0;
    %parti/s 1, 12, 5;
    %assign/vec4 v0x93acfab20_0, 0;
    %jmp T_107.6;
T_107.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acfab20_0, 0;
T_107.6 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x102b78870;
T_108 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf92c0_0;
    %assign/vec4 v0x93acf9ea0_0, 0;
    %jmp T_108;
    .thread T_108;
    .scope S_0x102b78870;
T_109 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x93acfa800_0, 0, 2;
    %end;
    .thread T_109;
    .scope S_0x102b78870;
T_110 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x93acfa760_0, 0, 2;
    %end;
    .thread T_110;
    .scope S_0x102b78870;
T_111 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x93acf9f40_0, 0, 3;
    %end;
    .thread T_111;
    .scope S_0x102b78870;
T_112 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x93acfa6c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x93acfa6c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x93acfa6c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x93acfa6c0, 4, 0;
    %end;
    .thread T_112;
    .scope S_0x102b78870;
T_113 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x93acfa800_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x93acfa760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x93acf9f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x93acfa300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.4, 9;
    %load/vec4 v0x93acfa800_0;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_113.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x93acfa6c0, 4;
    %cmpi/e 16, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_113.9, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x93acfa6c0, 4;
    %pushi/vec4 164, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_113.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_113.8, 10;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x93acfa6c0, 4;
    %pushi/vec4 152, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_113.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.7, 9;
    %load/vec4 v0x93acfa3a0_0;
    %pushi/vec4 189, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_113.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.5, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x93acfa800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x93acf9f40_0, 0;
T_113.5 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x93acfa6c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x93acfa6c0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x93acfa6c0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
    %load/vec4 v0x93acfa3a0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x93acfa6c0, 0, 4;
T_113.2 ;
    %load/vec4 v0x93acfa300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.12, 9;
    %load/vec4 v0x93acfa800_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_113.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.10, 8;
    %load/vec4 v0x93acfa3a0_0;
    %cmpi/e 254, 0, 8;
    %jmp/0xz  T_113.13, 4;
    %load/vec4 v0x93acf9f40_0;
    %cmpi/u 3, 0, 3;
    %jmp/0xz  T_113.15, 5;
    %load/vec4 v0x93acf9f40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x93acf9f40_0, 0;
    %jmp T_113.16;
T_113.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x93acfa800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x93acf9f40_0, 0;
T_113.16 ;
    %jmp T_113.14;
T_113.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x93acf9f40_0, 0;
T_113.14 ;
T_113.10 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x102b78870;
T_114 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acf9e00_0, 0, 1;
    %end;
    .thread T_114;
    .scope S_0x102b78870;
T_115 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9180_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_115.0, 8;
    %load/vec4 v0x93acf9540_0;
    %and;
T_115.0;
    %assign/vec4 v0x93acf9e00_0, 0;
    %jmp T_115;
    .thread T_115;
    .scope S_0x102b78870;
T_116 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acf9a40_0, 0, 1;
    %end;
    .thread T_116;
    .scope S_0x102b78870;
T_117 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acfa800_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_117.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x93acf9a40_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x93acf9180_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.3, 9;
    %load/vec4 v0x93acf9e00_0;
    %and;
T_117.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_117.2, 8;
    %load/vec4 v0x93acf9360_0;
    %and;
T_117.2;
    %assign/vec4 v0x93acf9a40_0, 0;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x102b78870;
T_118 ;
    %wait E_0x93b096a80;
    %load/vec4 v0x93acf9ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/z;
    %jmp/1 T_118.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/z;
    %jmp/1 T_118.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/z;
    %jmp/1 T_118.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/z;
    %jmp/1 T_118.3, 4;
    %jmp T_118.4;
T_118.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x93acfae40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x93acf9ae0_0, 0;
    %jmp T_118.4;
T_118.1 ;
    %load/vec4 v0x93acfaf80_0;
    %assign/vec4 v0x93acf9ae0_0, 0;
    %jmp T_118.4;
T_118.2 ;
    %load/vec4 v0x93acfb020_0;
    %assign/vec4 v0x93acf9ae0_0, 0;
    %jmp T_118.4;
T_118.3 ;
    %load/vec4 v0x93acfb0c0_0;
    %assign/vec4 v0x93acf9ae0_0, 0;
    %jmp T_118.4;
T_118.4 ;
    %pop/vec4 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0x102b8b540;
T_119 ;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x93acfb340_0, 0, 32;
    %end;
    .thread T_119, $init;
    .scope S_0x102b8b540;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb520_0, 0, 1;
T_120.0 ;
    %delay 5000, 0;
    %load/vec4 v0x93acfb520_0;
    %nor/r;
    %store/vec4 v0x93acfb520_0, 0, 1;
    %jmp T_120.0;
    %end;
    .thread T_120;
    .scope S_0x102b8b540;
T_121 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfbac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x93acfb7a0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x93acfb8e0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x93acfb980_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93ad00140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb2a0_0, 0, 1;
    %load/vec4 v0x93acfb340_0;
    %muli 10, 0, 32;
    %store/vec4 v0x93acfb3e0_0, 0, 32;
    %load/vec4 v0x93acfb3e0_0;
    %muli 10, 0, 32;
    %store/vec4 v0x93acfb480_0, 0, 32;
    %vpi_call/w 4 149 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 150 "$display", "Wishbone Bus DoS Trojan Test" {0 0 0};
    %vpi_call/w 4 151 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 152 "$display", "\000" {0 0 0};
    %vpi_call/w 4 155 "$display", "Step 1: Resetting the chip..." {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb660_0, 0, 1;
    %load/vec4 v0x93acfb3e0_0;
    %muli 20, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 4 159 "$display", "  \342\234\223 Chip reset complete" {0 0 0};
    %vpi_call/w 4 160 "$display", "\000" {0 0 0};
    %vpi_call/w 4 163 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 164 "$display", "TEST 1: Normal UART Operation" {0 0 0};
    %vpi_call/w 4 165 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 166 "$display", "\000" {0 0 0};
    %vpi_call/w 4 167 "$display", "Step 2: Testing normal UART operation..." {0 0 0};
    %vpi_call/w 4 168 "$display", "  \342\234\223 Normal operation works" {0 0 0};
    %vpi_call/w 4 169 "$display", "\000" {0 0 0};
    %vpi_call/w 4 172 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 173 "$display", "TEST 2: DoS Trojan (Trigger Sequence)" {0 0 0};
    %vpi_call/w 4 174 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 175 "$display", "\000" {0 0 0};
    %vpi_call/w 4 176 "$display", "Step 3: Sending trigger sequence..." {0 0 0};
    %vpi_call/w 4 177 "$display", "  Sending: 0x10, 0xa4, 0x98, 0xbd" {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %pushi/vec4 189, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %load/vec4 v0x93acfb3e0_0;
    %muli 20, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 4 188 "$display", "  \342\234\223 Trigger sequence sent" {0 0 0};
    %vpi_call/w 4 189 "$display", "  The DoS should now be triggered!" {0 0 0};
    %vpi_call/w 4 190 "$display", "\000" {0 0 0};
    %vpi_call/w 4 193 "$display", "Step 4: Verifying DoS is active..." {0 0 0};
    %vpi_call/w 4 194 "$display", "  Attempting bus read..." {0 0 0};
    %wait E_0x93b096a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfbac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x93acfb7a0_0, 0, 2;
    %load/vec4 v0x93acfb3e0_0;
    %muli 5, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x93acfbf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %vpi_call/w 4 205 "$display", "  \342\234\227 FAILURE: Bus is still responding (DoS not working!)" {0 0 0};
    %vpi_call/w 4 206 "$display", "  o_wb_ack = %b (expected 0)", v0x93acfbf20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb2a0_0, 0, 1;
    %jmp T_121.1;
T_121.0 ;
    %vpi_call/w 4 209 "$display", "  \342\234\223 SUCCESS: Bus is not responding (DoS is working!)" {0 0 0};
    %vpi_call/w 4 210 "$display", "  o_wb_ack = %b (correct - blocked)", v0x93acfbf20_0 {0 0 0};
T_121.1 ;
    %wait E_0x93b096a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfba20_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 4 217 "$display", "\000" {0 0 0};
    %vpi_call/w 4 220 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 221 "$display", "TEST 3: Recovery Sequence" {0 0 0};
    %vpi_call/w 4 222 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 223 "$display", "\000" {0 0 0};
    %vpi_call/w 4 224 "$display", "Step 5: Sending recovery sequence..." {0 0 0};
    %vpi_call/w 4 225 "$display", "  Sending: 0xfe, 0xfe, 0xfe, 0xfe" {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x93acfb160_0, 0, 8;
    %fork TD_tb_wishbone_dos.send_uart_byte, S_0x93acfc000;
    %join;
    %load/vec4 v0x93acfb3e0_0;
    %muli 20, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call/w 4 236 "$display", "  \342\234\223 Recovery sequence sent" {0 0 0};
    %vpi_call/w 4 237 "$display", "  The DoS should now be cleared!" {0 0 0};
    %vpi_call/w 4 238 "$display", "\000" {0 0 0};
    %vpi_call/w 4 241 "$display", "Step 6: Verifying recovery..." {0 0 0};
    %vpi_call/w 4 242 "$display", "  Attempting bus read..." {0 0 0};
    %wait E_0x93b096a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfb840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x93acfba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfbac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x93acfb7a0_0, 0, 2;
    %load/vec4 v0x93acfb3e0_0;
    %muli 5, 0, 32;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x93acfbf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %vpi_call/w 4 253 "$display", "  \342\234\223 SUCCESS: Bus is responding (Recovery worked!)" {0 0 0};
    %vpi_call/w 4 254 "$display", "  o_wb_ack = %b (correct - working)", v0x93acfbf20_0 {0 0 0};
    %jmp T_121.3;
T_121.2 ;
    %vpi_call/w 4 256 "$display", "  \342\234\227 FAILURE: Bus is still not responding (Recovery failed!)" {0 0 0};
    %vpi_call/w 4 257 "$display", "  o_wb_ack = %b (expected 1)", v0x93acfbf20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb2a0_0, 0, 1;
T_121.3 ;
    %wait E_0x93b096a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x93acfba20_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 4 265 "$display", "\000" {0 0 0};
    %vpi_call/w 4 268 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 269 "$display", "Test Results Summary" {0 0 0};
    %vpi_call/w 4 270 "$display", "========================================" {0 0 0};
    %load/vec4 v0x93acfb2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %vpi_call/w 4 272 "$display", "\342\234\223 ALL TESTS PASSED!" {0 0 0};
    %vpi_call/w 4 273 "$display", "  - Normal UART operation works" {0 0 0};
    %vpi_call/w 4 274 "$display", "  - DoS Trojan works (bus stops after trigger sequence)" {0 0 0};
    %vpi_call/w 4 275 "$display", "  - Recovery works (bus recovers after recovery sequence)" {0 0 0};
    %jmp T_121.5;
T_121.4 ;
    %vpi_call/w 4 277 "$display", "\342\234\227 SOME TESTS FAILED!" {0 0 0};
    %vpi_call/w 4 278 "$display", "  Check the output above for details" {0 0 0};
T_121.5 ;
    %vpi_call/w 4 280 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 4 284 "$finish" {0 0 0};
    %end;
    .thread T_121;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/skidbuffer.v";
    "./tb_wishbone_dos.v";
    "../rtl/wbuart.v";
    "../rtl/rxuart.v";
    "../rtl/ufifo.v";
    "../rtl/txuart.v";
