Classic Timing Analyzer report for ARM_System
Tue Jun 13 05:20:21 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                    ; Actual Time ; From                                                                                                                             ; To                                                                                                                             ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                             ; 7.671 ns    ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                                                                        ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                             ; 6.999 ns    ; GPIO:uGPIO|HEX7_R[6]                                                                                                             ; HEX7[6]                                                                                                                        ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                             ; -1.921 ns   ; SW[7]                                                                                                                            ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                                                                           ; --                                               ; CLOCK_27                                         ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; 3.259 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 14.469 ns ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; miniUART:UART|CSReg[1]                                                                                                           ; miniUART:UART|CSReg[1]                                                                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; 2.645 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                    ;           ;                                  ;             ;                                                                                                                                  ;                                                                                                                                ;                                                  ;                                                  ; 0            ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.384 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 6.877 ns  ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                         ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.469 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 13.077 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.701 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.845 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.704 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.546 ns                 ; 12.842 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 14.734 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.801 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.003 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.526 ns                 ; 12.523 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.247 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register4|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.296 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.251 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.543 ns                 ; 12.292 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.405 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 12.130 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.660 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.857 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.661 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.856 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.819 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[5]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.698 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.820 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.697 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 15.881 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[5] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.536 ns                 ; 11.655 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.112 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[6] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.423 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.113 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.535 ns                 ; 11.422 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; 16.126 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[6]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.517 ns                 ; 11.391 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                            ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.075 ns                  ; 5.816 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.075 ns                  ; 5.816 ns                ;
; 3.259 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.832 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.794 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.794 ns                ;
; 3.263 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.810 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.067 ns                  ; 5.791 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.067 ns                  ; 5.791 ns                ;
; 3.276 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.807 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.067 ns                  ; 5.769 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.067 ns                  ; 5.769 ns                ;
; 3.298 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.083 ns                  ; 5.785 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.759 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.759 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.775 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.082 ns                  ; 5.773 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.082 ns                  ; 5.773 ns                ;
; 3.309 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.098 ns                  ; 5.789 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.755 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.073 ns                  ; 5.755 ns                ;
; 3.318 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.089 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.076 ns                  ; 5.755 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.076 ns                  ; 5.755 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.092 ns                  ; 5.771 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.756 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.756 ns                ;
; 3.321 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.093 ns                  ; 5.772 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.058 ns                  ; 5.733 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.058 ns                  ; 5.733 ns                ;
; 3.325 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.074 ns                  ; 5.749 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.726 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.061 ns                  ; 5.726 ns                ;
; 3.335 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.077 ns                  ; 5.742 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.730 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.068 ns                  ; 5.730 ns                ;
; 3.338 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.084 ns                  ; 5.746 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.743 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.091 ns                  ; 5.743 ns                ;
; 3.348 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.107 ns                  ; 5.759 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.702 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 5.702 ns                ;
; 3.352 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.070 ns                  ; 5.718 ns                ;
; 3.355 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.044 ns                  ; 5.689 ns                ;
; 3.355 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.705 ns                ;
; 3.355 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.705 ns                ;
; 3.355 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.060 ns                  ; 5.705 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                                                                                   ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                  ; To                                                                                    ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|CSReg[1]                                                                ; miniUART:UART|CSReg[1]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                                                              ; GPIO:uGPIO|SW_StatusR[1]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                                                             ; GPIO:uGPIO|KEY_StatusR[1]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                    ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                                                             ; GPIO:uGPIO|SW_StatusR[17]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                                                             ; GPIO:uGPIO|SW_StatusR[15]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                                                             ; GPIO:uGPIO|SW_StatusR[16]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                                                             ; GPIO:uGPIO|SW_StatusR[14]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                     ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                                                                ; miniUART:UART|CSReg[3]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                               ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                               ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                               ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                               ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                                                             ; GPIO:uGPIO|SW_StatusR[13]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                                                                ; miniUART:UART|CSReg[0]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                                                              ; GPIO:uGPIO|SW_StatusR[0]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                                  ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                                  ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                                                      ; miniUART:UART|RxUnit:RxDev|Start                                                      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                    ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                                                             ; GPIO:uGPIO|KEY_StatusR[3]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                                                              ; GPIO:uGPIO|SW_StatusR[3]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                                  ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                                                              ; GPIO:uGPIO|SW_StatusR[2]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                                                             ; GPIO:uGPIO|KEY_StatusR[2]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                               ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                                                             ; GPIO:uGPIO|SW_StatusR[12]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                                                             ; GPIO:uGPIO|SW_StatusR[11]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                                                             ; GPIO:uGPIO|SW_StatusR[10]                                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                                                              ; GPIO:uGPIO|SW_StatusR[9]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                                                              ; GPIO:uGPIO|SW_StatusR[8]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                                                              ; GPIO:uGPIO|SW_StatusR[7]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                                                              ; GPIO:uGPIO|SW_StatusR[6]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                                                              ; GPIO:uGPIO|SW_StatusR[5]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                                                              ; GPIO:uGPIO|SW_StatusR[4]                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                                                         ; TimerCounter:Timer|StatusR[0]                                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[0] ; armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[1] ; armreduced:arm_cpu|stage_register_idex:IDEX|stall_register_2bit:reg_stall|stallOut[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                               ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]            ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                                   ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                                   ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                                  ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                                  ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                                  ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                                  ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                                                        ; miniUART:UART|TxUnit:TxDev|TxD                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[5]                                                    ; miniUART:UART|TxUnit:TxDev|TReg[4]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[4]                                                    ; miniUART:UART|TxUnit:TxDev|TReg[3]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S10                                                ; GPIO:uGPIO|key_detect:key3|c_state.S11                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S1                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S2                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S4                                                 ; GPIO:uGPIO|key_detect:sw17|c_state.S5                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S5                                                 ; GPIO:uGPIO|key_detect:sw14|c_state.S6                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                                 ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S12                                                ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[6]                                                    ; miniUART:UART|TxUnit:TxDev|TReg[5]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                                                    ; miniUART:UART|TxUnit:TxDev|TReg[1]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[1]                                                    ; miniUART:UART|TxUnit:TxDev|TReg[0]                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S1                                                 ; GPIO:uGPIO|key_detect:sw17|c_state.S2                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S0                                                 ; GPIO:uGPIO|key_detect:sw12|c_state.S1                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S0                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S1                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S8                                                 ; GPIO:uGPIO|key_detect:sw14|c_state.S9                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S12                                                ; GPIO:uGPIO|key_detect:key3|c_state.S13                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                    ; miniUART:UART|RxUnit:RxDev|outErr                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                                ; GPIO:uGPIO|key_detect:sw12|c_state.S14                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S13                                                 ; GPIO:uGPIO|key_detect:sw6|c_state.S14                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[9]             ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[9]            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26]            ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                                  ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S1                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S6                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S11                                                 ; GPIO:uGPIO|key_detect:sw3|c_state.S12                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S13                                                ; GPIO:uGPIO|key_detect:sw17|c_state.S14                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S1                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S5                                                 ; GPIO:uGPIO|key_detect:sw17|c_state.S6                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                                  ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S3                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                                  ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                                 ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S10                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S11                                                ; GPIO:uGPIO|key_detect:key3|c_state.S12                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S12                                                 ; GPIO:uGPIO|key_detect:sw7|c_state.S13                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S13                                                 ; GPIO:uGPIO|key_detect:sw4|c_state.S14                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S0                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S1                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S7                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S8                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S9                                                  ; GPIO:uGPIO|key_detect:sw7|c_state.S10                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[22]     ; TimerCounter:Timer|CompareR[22]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S7                                                 ; GPIO:uGPIO|key_detect:sw17|c_state.S8                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                                  ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S11                                                 ; GPIO:uGPIO|key_detect:sw7|c_state.S12                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S11                                                 ; GPIO:uGPIO|key_detect:sw4|c_state.S12                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19]        ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[19]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[17]     ; TimerCounter:Timer|CompareR[17]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S13                                                 ; GPIO:uGPIO|key_detect:sw7|c_state.S14                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[7]                                                  ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                                 ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S7                                                  ; GPIO:uGPIO|key_detect:sw7|c_state.S8                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S11                                                 ; GPIO:uGPIO|key_detect:sw6|c_state.S12                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19]     ; TimerCounter:Timer|CompareR[19]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[24]     ; TimerCounter:Timer|CompareR[24]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25]     ; TimerCounter:Timer|CompareR[25]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S5                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S6                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S9                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S10                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S9                                                 ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S13                                                 ; GPIO:uGPIO|key_detect:sw3|c_state.S14                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[30]     ; TimerCounter:Timer|CompareR[30]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                                  ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23]        ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[23]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]            ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[9]            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[16]        ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[16]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[14]        ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[14]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[31]     ; TimerCounter:Timer|CompareR[31]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                                                       ; TimerCounter:Timer|CounterR[31]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[3]             ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[5]            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21]        ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[21]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18]        ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[18]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.538 ns                                ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]            ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[5]            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[3]             ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[3]            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.551 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                                 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.558 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                                   ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.608 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[7]             ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[22]           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.624 ns                 ;
; 0.626 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[27]     ; TimerCounter:Timer|CompareR[27]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.642 ns                 ;
; 0.626 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[12]     ; TimerCounter:Timer|CompareR[12]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.642 ns                 ;
; 0.650 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                                  ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S0                                                 ; GPIO:uGPIO|key_detect:sw15|c_state.S1                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                                  ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S6                                                  ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S7                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S8                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S10                                                ; GPIO:uGPIO|key_detect:sw15|c_state.S11                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S10                                                 ; GPIO:uGPIO|key_detect:sw4|c_state.S11                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                                 ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[1]                                                  ; miniUART:UART|RxUnit:RxDev|ShtReg[0]                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S0                                                 ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S0                                                  ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                                  ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S9                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                                  ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                                ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S0                                                  ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S4                                                 ; GPIO:uGPIO|key_detect:sw15|c_state.S5                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S2                                                  ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S7                                                 ; GPIO:uGPIO|key_detect:sw15|c_state.S8                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                                  ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S12                                                 ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout        ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemRead_M|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S0                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                                 ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                                  ; GPIO:uGPIO|key_detect:sw6|c_state.S3                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                                 ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S6                                                 ; GPIO:uGPIO|key_detect:sw15|c_state.S7                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                                  ; GPIO:uGPIO|key_detect:sw4|c_state.S9                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                                ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                                  ; GPIO:uGPIO|key_detect:sw1|c_state.S7                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S0                                                  ; GPIO:uGPIO|key_detect:sw9|c_state.S1                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S3                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2                                                 ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                                  ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                                 ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S6                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S7                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                                  ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                                 ; GPIO:uGPIO|key_detect:sw12|c_state.S7                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                                  ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                                  ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                                 ; GPIO:uGPIO|key_detect:sw3|c_state.S11                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                                ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S10                                                 ; GPIO:uGPIO|key_detect:sw6|c_state.S11                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S10                                                 ; GPIO:uGPIO|key_detect:sw5|c_state.S11                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S4                                                 ; GPIO:uGPIO|key_detect:key3|c_state.S5                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                                 ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                                  ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                                 ; GPIO:uGPIO|key_detect:sw1|c_state.S11                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S12                                                 ; GPIO:uGPIO|key_detect:sw6|c_state.S13                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]        ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[10]        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.664 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[10]            ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[10]           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.667 ns                                ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]         ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                   ;                                                                                       ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 29.117 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[6]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.391 ns                 ;
; 29.126 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[21]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.401 ns                 ;
; 29.135 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.724 ns                 ; 1.411 ns                 ;
; 29.178 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.466 ns                 ;
; 29.223 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.689 ns                 ; 1.534 ns                 ;
; 29.227 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.521 ns                 ;
; 29.227 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.502 ns                 ;
; 29.231 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[26]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.524 ns                 ;
; 29.261 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[12]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.540 ns                 ;
; 29.356 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[28]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.649 ns                 ;
; 29.382 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[14]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.663 ns                 ;
; 29.399 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[11]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.734 ns                 ; 1.665 ns                 ;
; 29.404 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[15]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.685 ns                 ;
; 29.408 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.690 ns                 ; 1.718 ns                 ;
; 29.412 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[2]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.697 ns                 ;
; 29.412 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.689 ns                 ; 1.723 ns                 ;
; 29.415 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[13]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.691 ns                 ; 1.724 ns                 ;
; 29.418 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.715 ns                 ;
; 29.430 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.727 ns                 ;
; 29.430 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[23]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.748 ns                 ; 1.682 ns                 ;
; 29.439 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 1.721 ns                 ;
; 29.444 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[31]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.706 ns                 ;
; 29.447 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.684 ns                 ; 1.763 ns                 ;
; 29.448 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.680 ns                 ; 1.768 ns                 ;
; 29.457 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[16]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.696 ns                 ; 1.761 ns                 ;
; 29.459 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.747 ns                 ;
; 29.460 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.752 ns                 ;
; 29.464 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.685 ns                 ; 1.779 ns                 ;
; 29.467 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.696 ns                 ; 1.771 ns                 ;
; 29.475 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.724 ns                 ; 1.751 ns                 ;
; 29.475 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.771 ns                 ;
; 29.486 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 1.770 ns                 ;
; 29.496 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.685 ns                 ; 1.811 ns                 ;
; 29.496 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.782 ns                 ;
; 29.497 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[22]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.748 ns                 ; 1.749 ns                 ;
; 29.498 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 1.781 ns                 ;
; 29.501 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.769 ns                 ;
; 29.501 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.797 ns                 ;
; 29.517 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.785 ns                 ;
; 29.519 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 1.797 ns                 ;
; 29.522 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.780 ns                 ;
; 29.565 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.855 ns                 ;
; 29.601 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.695 ns                 ; 1.906 ns                 ;
; 29.614 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[3]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 1.900 ns                 ;
; 29.623 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[18]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.699 ns                 ; 1.924 ns                 ;
; 29.654 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[5]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.934 ns                 ;
; 29.674 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[24]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.963 ns                 ;
; 29.675 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[29]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 1.953 ns                 ;
; 29.690 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.675 ns                 ; 2.015 ns                 ;
; 29.693 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.694 ns                 ; 1.999 ns                 ;
; 29.697 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[17]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.701 ns                 ; 1.996 ns                 ;
; 29.699 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.987 ns                 ;
; 29.703 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.689 ns                 ; 2.014 ns                 ;
; 29.707 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.987 ns                 ;
; 29.708 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.993 ns                 ;
; 29.710 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[7]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 2.007 ns                 ;
; 29.713 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.698 ns                 ; 2.015 ns                 ;
; 29.713 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 2.006 ns                 ;
; 29.723 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 2.013 ns                 ;
; 29.731 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 2.008 ns                 ;
; 29.731 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[20]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 2.018 ns                 ;
; 29.732 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.724 ns                 ; 2.008 ns                 ;
; 29.735 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 2.008 ns                 ;
; 29.737 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.688 ns                 ; 2.049 ns                 ;
; 29.746 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.678 ns                 ; 2.068 ns                 ;
; 29.750 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.699 ns                 ; 2.051 ns                 ;
; 29.751 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 2.041 ns                 ;
; 29.758 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 2.040 ns                 ;
; 29.759 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 2.027 ns                 ;
; 29.761 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.745 ns                 ; 2.016 ns                 ;
; 29.761 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.690 ns                 ; 2.071 ns                 ;
; 29.764 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.693 ns                 ; 2.071 ns                 ;
; 29.768 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 2.050 ns                 ;
; 29.771 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 2.031 ns                 ;
; 29.774 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 2.057 ns                 ;
; 29.778 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.687 ns                 ; 2.091 ns                 ;
; 29.778 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 2.051 ns                 ;
; 29.781 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[11]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.755 ns                 ; 2.026 ns                 ;
; 29.784 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 2.056 ns                 ;
; 29.785 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.680 ns                 ; 2.105 ns                 ;
; 29.786 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.685 ns                 ; 2.101 ns                 ;
; 29.787 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 2.060 ns                 ;
; 29.787 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 2.060 ns                 ;
; 29.788 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[9]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.714 ns                 ; 2.074 ns                 ;
; 29.794 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 2.058 ns                 ;
; 29.797 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.684 ns                 ; 2.113 ns                 ;
; 29.798 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.689 ns                 ; 2.109 ns                 ;
; 29.803 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 2.095 ns                 ;
; 29.820 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[30]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 2.081 ns                 ;
; 29.825 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.690 ns                 ; 2.135 ns                 ;
; 29.829 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.746 ns                 ; 2.083 ns                 ;
; 29.833 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 2.097 ns                 ;
; 29.837 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.696 ns                 ; 2.141 ns                 ;
; 29.838 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 2.129 ns                 ;
; 29.839 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 2.127 ns                 ;
; 29.847 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 2.127 ns                 ;
; 29.854 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 2.136 ns                 ;
; 29.857 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.694 ns                 ; 2.163 ns                 ;
; 29.862 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.689 ns                 ; 2.173 ns                 ;
; 29.866 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.701 ns                 ; 2.165 ns                 ;
; 29.866 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 2.150 ns                 ;
; 29.871 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 2.129 ns                 ;
; 29.893 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 2.185 ns                 ;
; 29.897 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.701 ns                 ; 2.196 ns                 ;
; 29.899 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 2.177 ns                 ;
; 29.899 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 2.178 ns                 ;
; 29.910 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 2.201 ns                 ;
; 29.917 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[1]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.695 ns                 ; 2.222 ns                 ;
; 29.917 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[4]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.683 ns                 ; 2.234 ns                 ;
; 29.918 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 2.205 ns                 ;
; 29.922 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.698 ns                 ; 2.224 ns                 ;
; 29.929 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.699 ns                 ; 2.230 ns                 ;
; 29.934 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 2.219 ns                 ;
; 29.934 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 2.204 ns                 ;
; 29.944 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[10]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 2.224 ns                 ;
; 29.948 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.694 ns                 ; 2.254 ns                 ;
; 29.951 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 2.219 ns                 ;
; 29.956 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 2.253 ns                 ;
; 29.964 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.718 ns                 ; 2.246 ns                 ;
; 29.969 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 2.247 ns                 ;
; 29.974 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 2.252 ns                 ;
; 29.978 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 2.246 ns                 ;
; 29.980 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 2.277 ns                 ;
; 29.981 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 2.258 ns                 ;
; 29.986 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.683 ns                 ; 2.303 ns                 ;
; 29.992 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 2.282 ns                 ;
; 29.997 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 2.293 ns                 ;
; 30.006 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.693 ns                 ; 2.313 ns                 ;
; 30.007 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 2.281 ns                 ;
; 30.012 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.698 ns                 ; 2.314 ns                 ;
; 30.020 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 2.312 ns                 ;
; 30.020 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 2.288 ns                 ;
; 30.020 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.699 ns                 ; 2.321 ns                 ;
; 30.025 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 2.309 ns                 ;
; 30.025 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.744 ns                 ; 2.281 ns                 ;
; 30.027 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 2.319 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                   ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 7.671 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.671 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.644 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.639 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.588 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.217 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.217 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.216 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.215 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.215 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.215 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.212 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.212 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.158 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.158 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.157 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.155 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.155 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.155 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.154 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.153 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.152 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.147 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.147 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.134 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.133 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.130 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.128 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.119 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.117 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.117 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.115 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.115 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.109 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.105 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.105 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.105 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.102 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.101 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.101 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.042 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.042 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.042 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.041 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.041 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.038 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.034 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.986 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.986 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.985 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.985 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.984 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.984 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.983 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.983 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.982 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.982 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.981 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.981 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.980 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.980 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.979 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.979 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.978 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.978 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.975 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.972 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.971 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.945 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.944 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.943 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.943 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.942 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.941 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.940 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.939 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.938 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.938 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.937 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.936 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.935 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.934 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.930 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.872 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.872 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.872 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.815 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.718 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.717 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.715 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.710 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.708 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.704 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.704 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.704 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.703 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.536 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.389 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.388 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.387 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.387 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.386 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.385 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.384 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.384 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.379 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.377 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.375 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.373 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.371 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.370 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.369 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.332 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.331 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.331 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.330 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.329 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.328 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.328 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.327 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.322 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.320 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.318 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.316 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.316 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.315 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.314 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.865 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.859 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.859 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.855 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.851 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.847 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.846 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.845 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.841 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.832 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.831 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.827 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.823 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.823 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.822 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.820 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.813 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.811 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.811 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.808 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.807 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.802 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.800 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.800 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.800 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.800 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.800 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.799 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.798 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.798 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.798 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.798 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.797 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.796 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.796 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.796 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.796 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.795 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.795 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.793 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.793 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.792 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.791 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.789 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.789 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.789 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.789 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.788 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.788 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.788 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.787 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.787 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.786 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.786 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.786 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.786 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.785 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.785 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.785 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.784 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.784 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.778 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.778 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.773 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.773 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.769 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.768 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.768 ns   ; SW[12]   ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.718 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.717 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.717 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.715 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.713 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S12   ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 6.999 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.762 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 6.537 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.520 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.461 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.282 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.201 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.196 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.177 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.173 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.101 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 6.051 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.030 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.982 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.938 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.927 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 5.924 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.810 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.801 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.795 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.714 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 5.676 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.667 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.563 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 5.523 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 5.521 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 5.506 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.467 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 5.426 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 5.362 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.230 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.212 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.899 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 4.870 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.569 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.510 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.508 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.493 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.365 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.343 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.341 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.335 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.331 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.320 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.317 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.313 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.293 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.277 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.276 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 4.256 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.253 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.228 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.191 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.180 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.148 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.139 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.132 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.125 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.110 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.102 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.101 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.098 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.082 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.038 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.037 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.034 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.030 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.029 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.016 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.012 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.983 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.923 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.916 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.915 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.869 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.852 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.844 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.841 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.834 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.793 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.642 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.639 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.639 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.636 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; N/A                                     ; None                                                ; -1.921 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.925 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.926 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -1.926 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.064 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.065 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.065 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.068 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.071 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.074 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.075 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.076 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.076 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.077 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.077 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.078 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.078 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.079 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.081 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.082 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.089 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.091 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.091 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.092 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.094 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.159 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.160 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.162 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.165 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.171 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.171 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.173 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.174 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.175 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.176 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.196 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.198 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.200 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.201 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.202 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.202 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.203 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.203 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.204 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.205 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.207 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.207 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.208 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.209 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.214 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.215 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.219 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.223 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.228 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.229 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.229 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.229 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.230 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.230 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.231 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.299 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.301 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.301 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.301 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.302 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.303 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.303 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.303 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.305 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.308 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.310 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.310 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.311 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.311 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.311 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.312 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.313 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.313 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.313 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.314 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.318 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.321 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.323 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.323 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.324 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.324 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.325 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.325 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.342 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.344 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.345 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.346 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.347 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.348 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.350 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.351 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.357 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.358 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.358 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.360 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.441 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.442 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.443 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.444 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.445 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.449 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.450 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.451 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.453 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.453 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.458 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.465 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.466 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.467 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.468 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.469 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.473 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.473 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.477 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.483 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.485 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.487 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.487 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.488 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.538 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.538 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.539 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.543 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.543 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.548 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.548 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.554 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.554 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.555 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.555 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.555 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.556 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.556 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.556 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.556 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.557 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.557 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.558 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.558 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.558 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.559 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.559 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.559 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.559 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.561 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.562 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.563 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.563 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.565 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.565 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.566 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.566 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.566 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.566 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.567 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.568 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.568 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.568 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.568 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.569 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.570 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.570 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.570 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.570 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.570 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.572 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.577 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.578 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.581 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.581 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.583 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.590 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.592 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.593 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.593 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.597 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.601 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.602 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.611 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.615 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.616 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.617 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.621 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.625 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.629 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.629 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.635 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.084 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.085 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.086 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.086 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.088 ns ; KEY[1] ; GPIO:uGPIO|key_detect:key1|c_state.S6  ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 13 05:20:20 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 14.469 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10" and destination register "armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]"
    Info: + Largest memory to register requirement is 27.546 ns
        Info: + Setup relationship between source and destination is 27.776 ns
            Info: + Latch edge is 34.653 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.057 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.635 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1327; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N15; Fanout = 2; REG Node = 'armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]'
                Info: Total cell delay = 0.537 ns ( 20.38 % )
                Info: Total interconnect delay = 2.098 ns ( 79.62 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.689 ns) = 2.692 ns; Loc. = M4K_X52_Y25; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.59 % )
                Info: Total interconnect delay = 2.003 ns ( 74.41 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 13.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y25; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[5]'
        Info: 3: + IC(2.149 ns) + CELL(0.275 ns) = 5.415 ns; Loc. = LCCOMB_X32_Y23_N22; Fanout = 1; COMB Node = 'armreduced:arm_cpu|comb~129'
        Info: 4: + IC(0.997 ns) + CELL(0.420 ns) = 6.832 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 1; COMB Node = 'armreduced:arm_cpu|comb~130'
        Info: 5: + IC(0.963 ns) + CELL(0.420 ns) = 8.215 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 1; COMB Node = 'armreduced:arm_cpu|comb~131'
        Info: 6: + IC(0.243 ns) + CELL(0.150 ns) = 8.608 ns; Loc. = LCCOMB_X32_Y22_N28; Fanout = 3; COMB Node = 'armreduced:arm_cpu|comb~132'
        Info: 7: + IC(1.273 ns) + CELL(0.420 ns) = 10.301 ns; Loc. = LCCOMB_X27_Y26_N26; Fanout = 14; COMB Node = 'armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~10'
        Info: 8: + IC(2.410 ns) + CELL(0.366 ns) = 13.077 ns; Loc. = LCFF_X27_Y23_N15; Fanout = 2; REG Node = 'armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[5]'
        Info: Total cell delay = 5.042 ns ( 38.56 % )
        Info: Total interconnect delay = 8.035 ns ( 61.44 % )
Info: Slack time is 3.259 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21]" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1"
    Info: + Largest register to memory requirement is 9.075 ns
        Info: + Setup relationship between source and destination is 9.261 ns
            Info: + Latch edge is 43.914 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 34.653 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.099 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.942 ns) + CELL(0.673 ns) = 2.690 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1'
                Info: Total cell delay = 0.673 ns ( 25.02 % )
                Info: Total interconnect delay = 2.017 ns ( 74.98 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.591 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1327; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 2.591 ns; Loc. = LCFF_X36_Y28_N1; Fanout = 3; REG Node = 'armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21]'
                Info: Total cell delay = 0.537 ns ( 20.73 % )
                Info: Total interconnect delay = 2.054 ns ( 79.27 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 5.816 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y28_N1; Fanout = 3; REG Node = 'armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[21]'
        Info: 2: + IC(1.371 ns) + CELL(0.371 ns) = 1.742 ns; Loc. = LCCOMB_X40_Y22_N14; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~2'
        Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 2.277 ns; Loc. = LCCOMB_X40_Y22_N26; Fanout = 1; COMB Node = 'Addr_Decoder:Decoder|Equal0~4'
        Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.669 ns; Loc. = LCCOMB_X40_Y22_N28; Fanout = 225; COMB Node = 'Addr_Decoder:Decoder|Equal0~5'
        Info: 5: + IC(2.503 ns) + CELL(0.644 ns) = 5.816 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1'
        Info: Total cell delay = 1.440 ns ( 24.76 % )
        Info: Total interconnect delay = 4.376 ns ( 75.24 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "miniUART:UART|CSReg[1]" and destination register "miniUART:UART|CSReg[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y21_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y21_N2; Fanout = 1; COMB Node = 'miniUART:UART|CSReg~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y21_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1327; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X36_Y21_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.52 % )
                Info: Total interconnect delay = 2.080 ns ( 79.48 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1327; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X36_Y21_N3; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.52 % )
                Info: Total interconnect delay = 2.080 ns ( 79.48 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 2.645 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0"
    Info: + Shortest memory to memory delay is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y25; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0'
        Info: Total cell delay = 2.645 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 0.000 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 6.877 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.025 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.635 ns) = 2.638 ns; Loc. = M4K_X52_Y25; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0'
                Info: Total cell delay = 0.635 ns ( 24.07 % )
                Info: Total interconnect delay = 2.003 ns ( 75.93 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.928 ns) + CELL(0.660 ns) = 2.663 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1'
                Info: Total cell delay = 0.660 ns ( 24.78 % )
                Info: Total interconnect delay = 2.003 ns ( 75.22 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: + Micro hold delay of destination is 0.234 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[2]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 7.671 ns
    Info: + Longest pin to register delay is 7.945 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(5.694 ns) + CELL(0.150 ns) = 6.726 ns; Loc. = LCCOMB_X38_Y21_N0; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0'
        Info: 3: + IC(0.246 ns) + CELL(0.149 ns) = 7.121 ns; Loc. = LCCOMB_X38_Y21_N20; Fanout = 4; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1'
        Info: 4: + IC(0.303 ns) + CELL(0.437 ns) = 7.861 ns; Loc. = LCCOMB_X38_Y21_N4; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.945 ns; Loc. = LCFF_X38_Y21_N5; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]'
        Info: Total cell delay = 1.702 ns ( 21.42 % )
        Info: Total interconnect delay = 6.243 ns ( 78.58 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1327; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.622 ns; Loc. = LCFF_X38_Y21_N5; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]'
        Info: Total cell delay = 0.537 ns ( 20.48 % )
        Info: Total interconnect delay = 2.085 ns ( 79.52 % )
Info: tco from clock "CLOCK_27" to destination pin "HEX7[6]" through register "GPIO:uGPIO|HEX7_R[6]" is 6.999 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1327; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X41_Y23_N13; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX7_R[6]'
        Info: Total cell delay = 0.537 ns ( 20.50 % )
        Info: Total interconnect delay = 2.083 ns ( 79.50 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.513 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N13; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX7_R[6]'
        Info: 2: + IC(3.861 ns) + CELL(2.652 ns) = 6.513 ns; Loc. = PIN_N9; Fanout = 0; PIN Node = 'HEX7[6]'
        Info: Total cell delay = 2.652 ns ( 40.72 % )
        Info: Total interconnect delay = 3.861 ns ( 59.28 % )
Info: th for register "GPIO:uGPIO|key_detect:sw7|c_state.S3" (data pin = "SW[7]", clock pin = "CLOCK_27") is -1.921 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1327; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X32_Y20_N31; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw7|c_state.S3'
        Info: Total cell delay = 0.537 ns ( 20.30 % )
        Info: Total interconnect delay = 2.108 ns ( 79.70 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 15; PIN Node = 'SW[7]'
        Info: 2: + IC(1.235 ns) + CELL(0.150 ns) = 2.364 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 1; COMB Node = 'GPIO:uGPIO|key_detect:sw7|c_state~33'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.448 ns; Loc. = LCFF_X32_Y20_N31; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw7|c_state.S3'
        Info: Total cell delay = 1.213 ns ( 49.55 % )
        Info: Total interconnect delay = 1.235 ns ( 50.45 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Tue Jun 13 05:20:21 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


