

================================================================
== Vivado HLS Report for 'crypto_sign'
================================================================
* Date:           Mon Apr  3 23:35:15 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 31.143 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_crypto_sign_signatur_fu_112  |crypto_sign_signatur  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 5 
4 --> 2 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5720 x i8]* %sm) nounwind, !map !335"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %smlen) nounwind, !map !341"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3300 x i8]* %m) nounwind, !map !345"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %mlen) nounwind, !map !351"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2544 x i8]* %sk) nounwind, !map !357"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !363"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen) nounwind" [sign.c:197]   --->   Operation 13 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str48) nounwind" [sign.c:203]   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i64 %mlen_read to i13" [sign.c:208]   --->   Operation 15 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.79ns)   --->   "%add_ln208 = add i13 -1, %trunc_ln208" [sign.c:208]   --->   Operation 16 'add' 'add_ln208' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln208_1 = trunc i64 %mlen_read to i14" [sign.c:208]   --->   Operation 17 'trunc' 'trunc_ln208_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.80ns)   --->   "%add_ln208_1 = add i14 2419, %trunc_ln208_1" [sign.c:208]   --->   Operation 18 'add' 'add_ln208_1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %1" [sign.c:206]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_0 = phi i64 [ 0, %0 ], [ %add_ln206, %3 ]" [sign.c:206]   --->   Operation 20 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.34ns)   --->   "%icmp_ln206 = icmp eq i64 %i_0_0, %mlen_read" [sign.c:206]   --->   Operation 21 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %4, label %2" [sign.c:206]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i64 %i_0_0 to i13" [sign.c:206]   --->   Operation 23 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.79ns)   --->   "%sub_ln208 = sub i13 %add_ln208, %trunc_ln206" [sign.c:208]   --->   Operation 24 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i13 %sub_ln208 to i64" [sign.c:208]   --->   Operation 25 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3300 x i8]* %m, i64 0, i64 %zext_ln208" [sign.c:208]   --->   Operation 26 'getelementptr' 'm_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [sign.c:208]   --->   Operation 27 'load' 'm_load' <Predicate = (!icmp_ln206)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 28 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [sign.c:208]   --->   Operation 28 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = trunc i64 %i_0_0 to i14" [sign.c:206]   --->   Operation 29 'trunc' 'trunc_ln206_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.80ns)   --->   "%sub_ln208_1 = sub i14 %add_ln208_1, %trunc_ln206_1" [sign.c:208]   --->   Operation 30 'sub' 'sub_ln208_1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i14 %sub_ln208_1 to i64" [sign.c:208]   --->   Operation 31 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln208_1" [sign.c:208]   --->   Operation 32 'getelementptr' 'sm_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %sm_addr, align 1" [sign.c:208]   --->   Operation 33 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln206_1)   --->   "%or_ln206 = or i64 %i_0_0, 1" [sign.c:206]   --->   Operation 34 'or' 'or_ln206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln206_1 = or i14 %trunc_ln206_1, 1" [sign.c:206]   --->   Operation 35 'or' 'or_ln206_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln206_2 = or i13 %trunc_ln206, 1" [sign.c:206]   --->   Operation 36 'or' 'or_ln206_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.34ns) (out node of the LUT)   --->   "%icmp_ln206_1 = icmp eq i64 %or_ln206, %mlen_read" [sign.c:206]   --->   Operation 37 'icmp' 'icmp_ln206_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206_1, label %4, label %3" [sign.c:206]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.79ns)   --->   "%sub_ln208_2 = sub i13 %add_ln208, %or_ln206_2" [sign.c:208]   --->   Operation 39 'sub' 'sub_ln208_2' <Predicate = (!icmp_ln206_1)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i13 %sub_ln208_2 to i64" [sign.c:208]   --->   Operation 40 'zext' 'zext_ln208_2' <Predicate = (!icmp_ln206_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr [3300 x i8]* %m, i64 0, i64 %zext_ln208_2" [sign.c:208]   --->   Operation 41 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln206_1)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_2, align 1" [sign.c:208]   --->   Operation 42 'load' 'm_load_1' <Predicate = (!icmp_ln206_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 43 [1/1] (1.80ns)   --->   "%sub_ln208_3 = sub i14 %add_ln208_1, %or_ln206_1" [sign.c:208]   --->   Operation 43 'sub' 'sub_ln208_3' <Predicate = (!icmp_ln206_1)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.99ns)   --->   "%add_ln206 = add i64 %i_0_0, 2" [sign.c:206]   --->   Operation 44 'add' 'add_ln206' <Predicate = (!icmp_ln206_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 45 [1/2] (2.77ns)   --->   "%m_load_1 = load i8* %m_addr_2, align 1" [sign.c:208]   --->   Operation 45 'load' 'm_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i14 %sub_ln208_3 to i64" [sign.c:208]   --->   Operation 46 'zext' 'zext_ln208_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sm_addr_1 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln208_3" [sign.c:208]   --->   Operation 47 'getelementptr' 'sm_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.77ns)   --->   "store i8 %m_load_1, i8* %sm_addr_1, align 1" [sign.c:208]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %1" [sign.c:206]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.99>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @crypto_sign_signatur([5720 x i8]* %sm, i64 %mlen_read, [2544 x i8]* %sk) nounwind" [sign.c:211]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (2.99ns)   --->   "%add_ln212 = add i64 %mlen_read, 2420" [sign.c:212]   --->   Operation 51 'add' 'add_ln212' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %smlen, i64 %add_ln212) nounwind" [sign.c:212]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @crypto_sign_signatur([5720 x i8]* %sm, i64 %mlen_read, [2544 x i8]* %sk) nounwind" [sign.c:211]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "ret i32 0" [sign.c:213]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ smlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
mlen_read           (read         ) [ 0011111]
spectopmodule_ln203 (spectopmodule) [ 0000000]
trunc_ln208         (trunc        ) [ 0000000]
add_ln208           (add          ) [ 0011100]
trunc_ln208_1       (trunc        ) [ 0000000]
add_ln208_1         (add          ) [ 0011100]
br_ln206            (br           ) [ 0111100]
i_0_0               (phi          ) [ 0011000]
icmp_ln206          (icmp         ) [ 0011100]
br_ln206            (br           ) [ 0000000]
trunc_ln206         (trunc        ) [ 0001000]
sub_ln208           (sub          ) [ 0000000]
zext_ln208          (zext         ) [ 0000000]
m_addr              (getelementptr) [ 0001000]
m_load              (load         ) [ 0000000]
trunc_ln206_1       (trunc        ) [ 0000000]
sub_ln208_1         (sub          ) [ 0000000]
zext_ln208_1        (zext         ) [ 0000000]
sm_addr             (getelementptr) [ 0000000]
store_ln208         (store        ) [ 0000000]
or_ln206            (or           ) [ 0000000]
or_ln206_1          (or           ) [ 0000000]
or_ln206_2          (or           ) [ 0000000]
icmp_ln206_1        (icmp         ) [ 0011100]
br_ln206            (br           ) [ 0000000]
sub_ln208_2         (sub          ) [ 0000000]
zext_ln208_2        (zext         ) [ 0000000]
m_addr_2            (getelementptr) [ 0000100]
sub_ln208_3         (sub          ) [ 0000100]
add_ln206           (add          ) [ 0110100]
m_load_1            (load         ) [ 0000000]
zext_ln208_3        (zext         ) [ 0000000]
sm_addr_1           (getelementptr) [ 0000000]
store_ln208         (store        ) [ 0000000]
br_ln206            (br           ) [ 0111100]
add_ln212           (add          ) [ 0000000]
write_ln212         (write        ) [ 0000000]
call_ln211          (call         ) [ 0000000]
ret_ln213           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="smlen">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="smlen"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlen">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zetas">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_sign_signatur"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="mlen_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln212_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="64" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln212/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="m_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="13" slack="0"/>
<pin id="61" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 m_load_1/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sm_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="14" slack="0"/>
<pin id="74" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="13" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/3 store_ln208/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="m_addr_2_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sm_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr_1/4 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_0_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_0_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="64" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_crypto_sign_signatur_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="3"/>
<pin id="116" dir="0" index="3" bw="8" slack="0"/>
<pin id="117" dir="0" index="4" bw="64" slack="0"/>
<pin id="118" dir="0" index="5" bw="23" slack="0"/>
<pin id="119" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln211/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln208_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln208_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="13" slack="0"/>
<pin id="132" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln208_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln208_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="0"/>
<pin id="141" dir="0" index="1" bw="14" slack="0"/>
<pin id="142" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln206_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln206_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln208_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="1"/>
<pin id="156" dir="0" index="1" bw="13" slack="0"/>
<pin id="157" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln208_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln206_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sub_ln208_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="2"/>
<pin id="170" dir="0" index="1" bw="14" slack="0"/>
<pin id="171" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln208_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="or_ln206_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln206/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="or_ln206_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln206_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln206_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="1"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln206_2/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln206_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="2"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln208_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="2"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln208_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln208_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="2"/>
<pin id="212" dir="0" index="1" bw="14" slack="0"/>
<pin id="213" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208_3/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln206_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln208_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_3/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln212_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="3"/>
<pin id="227" dir="0" index="1" bw="13" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="mlen_read_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln208_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="1"/>
<pin id="241" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln208 "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln208_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="2"/>
<pin id="247" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln208_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="trunc_ln206_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="13" slack="1"/>
<pin id="256" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln206 "/>
</bind>
</comp>

<comp id="259" class="1005" name="m_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="1"/>
<pin id="261" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="m_addr_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="1"/>
<pin id="269" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="sub_ln208_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="1"/>
<pin id="274" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln208_3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="add_ln206_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln206 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="42" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="64" pin="3"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="128"><net_src comp="44" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="44" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="104" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="104" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="167"><net_src comp="100" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="168" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="182"><net_src comp="100" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="164" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="178" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="190" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="214"><net_src comp="184" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="100" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="230"><net_src comp="225" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="234"><net_src comp="44" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="242"><net_src comp="129" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="248"><net_src comp="139" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="257"><net_src comp="150" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="262"><net_src comp="57" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="270"><net_src comp="84" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="275"><net_src comp="210" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="280"><net_src comp="215" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sm | {3 4 5 6 }
	Port: smlen | {5 }
 - Input state : 
	Port: crypto_sign : sm | {5 6 }
	Port: crypto_sign : m | {2 3 4 }
	Port: crypto_sign : mlen | {1 }
	Port: crypto_sign : sk | {5 6 }
	Port: crypto_sign : KeccakF_RoundConstan | {5 6 }
	Port: crypto_sign : zetas | {5 6 }
  - Chain level:
	State 1
		add_ln208 : 1
		add_ln208_1 : 1
	State 2
		icmp_ln206 : 1
		br_ln206 : 2
		trunc_ln206 : 1
		sub_ln208 : 2
		zext_ln208 : 3
		m_addr : 4
		m_load : 5
	State 3
		sub_ln208_1 : 1
		zext_ln208_1 : 2
		sm_addr : 3
		store_ln208 : 4
		or_ln206_1 : 1
		br_ln206 : 1
		zext_ln208_2 : 1
		m_addr_2 : 2
		m_load_1 : 3
		sub_ln208_3 : 1
	State 4
		sm_addr_1 : 1
		store_ln208 : 2
	State 5
		write_ln212 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_crypto_sign_signatur_fu_112 |    49   |    88   | 457.275 |  88446  |  233192 |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         add_ln208_fu_129        |    0    |    0    |    0    |    0    |    20   |    0    |
|    add   |        add_ln208_1_fu_139       |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         add_ln206_fu_215        |    0    |    0    |    0    |    0    |    71   |    0    |
|          |         add_ln212_fu_225        |    0    |    0    |    0    |    0    |    71   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         sub_ln208_fu_154        |    0    |    0    |    0    |    0    |    20   |    0    |
|    sub   |        sub_ln208_1_fu_168       |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        sub_ln208_2_fu_200       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        sub_ln208_3_fu_210       |    0    |    0    |    0    |    0    |    21   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |        icmp_ln206_fu_145        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln206_1_fu_195       |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |       mlen_read_read_fu_44      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |     write_ln212_write_fu_50     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln208_fu_125       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln208_1_fu_135      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln206_fu_150       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln206_1_fu_164      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln208_fu_159        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln208_1_fu_173       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln208_2_fu_205       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln208_3_fu_221       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln206_fu_178         |    0    |    0    |    0    |    0    |    0    |    0    |
|    or    |        or_ln206_1_fu_184        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        or_ln206_2_fu_190        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    49   |    88   | 457.275 |  88446  |  233515 |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|KeccakF_RoundConstan|    2   |    0   |    0   |
|        zetas       |    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    3   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln206_reg_277 |   64   |
|add_ln208_1_reg_245|   14   |
| add_ln208_reg_239 |   13   |
|   i_0_0_reg_100   |   64   |
|  m_addr_2_reg_267 |   12   |
|   m_addr_reg_259  |   12   |
| mlen_read_reg_231 |   64   |
|sub_ln208_3_reg_272|   14   |
|trunc_ln206_reg_254|   13   |
+-------------------+--------+
|       Total       |   270  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_77 |  p0  |   2  |  13  |   26   ||    9    |
|   i_0_0_reg_100  |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   202  ||  4.2535 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   49   |   88   |   457  |  88446 | 233515 |    0   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    -   |
|Multiplexer|    -   |    -   |    4   |    -   |   39   |    -   |
|  Register |    -   |    -   |    -   |   270  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   52   |   88   |   461  |  88716 | 233554 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
