lib_name: bag_serdes_ec
cell_name: qdr_tap1_summer_row_model
pins: [ "VDD", "VSS", "inp", "inn", "clkp", "clkn", "setp", "bias_m", "outn", "bias_f", "fbn", "fbp", "outp", "setn", "pulse", "en<3:2>" ]
instances:
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XLOAD:
    lib_name: bag_serdes_ec
    cell_name: integ_load_summer
    instpins:
      vop:
        direction: output
        net_name: "outp"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      iip:
        direction: input
        net_name: "iip<0>"
        num_bits: 1
      iin:
        direction: input
        net_name: "iin<0>"
        num_bits: 1
      von:
        direction: output
        net_name: "outn"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      en<3:2>:
        direction: input
        net_name: "en<3:2>"
        num_bits: 2
  XFB:
    lib_name: bag_serdes_ec
    cell_name: integ_gm
    instpins:
      en<3>:
        direction: input
        net_name: "en<3>"
        num_bits: 1
      pulse:
        direction: input
        net_name: "pulse"
        num_bits: 1
      casc<1:0>:
        direction: input
        net_name: "VSS,VDD"
        num_bits: 2
      setn:
        direction: input
        net_name: "setn"
        num_bits: 1
      setp:
        direction: input
        net_name: "setp"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "iip<1>"
        num_bits: 1
      outn:
        direction: output
        net_name: "iin<1>"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "fbp"
        num_bits: 1
      inn:
        direction: input
        net_name: "fbn"
        num_bits: 1
      bias:
        direction: input
        net_name: "bias_f"
        num_bits: 1
  XMAIN:
    lib_name: bag_serdes_ec
    cell_name: integ_gm
    instpins:
      en<3>:
        direction: input
        net_name: "en<3>"
        num_bits: 1
      pulse:
        direction: input
        net_name: "pulse"
        num_bits: 1
      casc<1:0>:
        direction: input
        net_name: "VSS,VDD"
        num_bits: 2
      setn:
        direction: input
        net_name: "setn"
        num_bits: 1
      setp:
        direction: input
        net_name: "setp"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "iip<0>"
        num_bits: 1
      outn:
        direction: output
        net_name: "iin<0>"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      bias:
        direction: input
        net_name: "bias_m"
        num_bits: 1
