// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module RosenbrockSimulator_simulateRosenbrock (
        ap_clk,
        ap_rst,
        startSimulation,
        simulationDone,
        simulationDone_ap_vld,
        a,
        b,
        chromosome_in,
        fitness,
        fitness_ap_vld
);

parameter    ap_ST_fsm_state2 = 86'd2;
parameter    ap_ST_fsm_state3 = 86'd4;
parameter    ap_ST_fsm_state4 = 86'd8;
parameter    ap_ST_fsm_state5 = 86'd16;
parameter    ap_ST_fsm_state6 = 86'd32;
parameter    ap_ST_fsm_state7 = 86'd64;
parameter    ap_ST_fsm_state8 = 86'd128;
parameter    ap_ST_fsm_state9 = 86'd256;
parameter    ap_ST_fsm_state10 = 86'd512;
parameter    ap_ST_fsm_state11 = 86'd1024;
parameter    ap_ST_fsm_state12 = 86'd2048;
parameter    ap_ST_fsm_state13 = 86'd4096;
parameter    ap_ST_fsm_state14 = 86'd8192;
parameter    ap_ST_fsm_state15 = 86'd16384;
parameter    ap_ST_fsm_state16 = 86'd32768;
parameter    ap_ST_fsm_state17 = 86'd65536;
parameter    ap_ST_fsm_state18 = 86'd131072;
parameter    ap_ST_fsm_state19 = 86'd262144;
parameter    ap_ST_fsm_state20 = 86'd524288;
parameter    ap_ST_fsm_state21 = 86'd1048576;
parameter    ap_ST_fsm_state22 = 86'd2097152;
parameter    ap_ST_fsm_state23 = 86'd4194304;
parameter    ap_ST_fsm_state24 = 86'd8388608;
parameter    ap_ST_fsm_state25 = 86'd16777216;
parameter    ap_ST_fsm_state26 = 86'd33554432;
parameter    ap_ST_fsm_state27 = 86'd67108864;
parameter    ap_ST_fsm_state28 = 86'd134217728;
parameter    ap_ST_fsm_state29 = 86'd268435456;
parameter    ap_ST_fsm_state30 = 86'd536870912;
parameter    ap_ST_fsm_state31 = 86'd1073741824;
parameter    ap_ST_fsm_state32 = 86'd2147483648;
parameter    ap_ST_fsm_state33 = 86'd4294967296;
parameter    ap_ST_fsm_state34 = 86'd8589934592;
parameter    ap_ST_fsm_state35 = 86'd17179869184;
parameter    ap_ST_fsm_state36 = 86'd34359738368;
parameter    ap_ST_fsm_state37 = 86'd68719476736;
parameter    ap_ST_fsm_state38 = 86'd137438953472;
parameter    ap_ST_fsm_state39 = 86'd274877906944;
parameter    ap_ST_fsm_state40 = 86'd549755813888;
parameter    ap_ST_fsm_state41 = 86'd1099511627776;
parameter    ap_ST_fsm_state42 = 86'd2199023255552;
parameter    ap_ST_fsm_state43 = 86'd4398046511104;
parameter    ap_ST_fsm_state44 = 86'd8796093022208;
parameter    ap_ST_fsm_state45 = 86'd17592186044416;
parameter    ap_ST_fsm_state46 = 86'd35184372088832;
parameter    ap_ST_fsm_state47 = 86'd70368744177664;
parameter    ap_ST_fsm_state48 = 86'd140737488355328;
parameter    ap_ST_fsm_state49 = 86'd281474976710656;
parameter    ap_ST_fsm_state50 = 86'd562949953421312;
parameter    ap_ST_fsm_state51 = 86'd1125899906842624;
parameter    ap_ST_fsm_state52 = 86'd2251799813685248;
parameter    ap_ST_fsm_state53 = 86'd4503599627370496;
parameter    ap_ST_fsm_state54 = 86'd9007199254740992;
parameter    ap_ST_fsm_state55 = 86'd18014398509481984;
parameter    ap_ST_fsm_state56 = 86'd36028797018963968;
parameter    ap_ST_fsm_state57 = 86'd72057594037927936;
parameter    ap_ST_fsm_state58 = 86'd144115188075855872;
parameter    ap_ST_fsm_state59 = 86'd288230376151711744;
parameter    ap_ST_fsm_state60 = 86'd576460752303423488;
parameter    ap_ST_fsm_state61 = 86'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 86'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 86'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 86'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 86'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 86'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 86'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 86'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 86'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 86'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 86'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 86'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 86'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 86'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 86'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 86'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 86'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 86'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 86'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 86'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 86'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 86'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 86'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 86'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 86'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 86'd38685626227668133590597632;

input   ap_clk;
input   ap_rst;
input   startSimulation;
output   simulationDone;
output   simulationDone_ap_vld;
input  [31:0] a;
input  [31:0] b;
input  [63:0] chromosome_in;
output  [31:0] fitness;
output   fitness_ap_vld;

reg simulationDone;
reg simulationDone_ap_vld;
reg fitness_ap_vld;

reg   [5:0] pow_reduce_anonymo_20_address0;
reg    pow_reduce_anonymo_20_ce0;
wire   [5:0] pow_reduce_anonymo_20_q0;
reg   [5:0] pow_reduce_anonymo_19_address0;
reg    pow_reduce_anonymo_19_ce0;
wire   [108:0] pow_reduce_anonymo_19_q0;
reg   [3:0] pow_reduce_anonymo_16_address0;
reg    pow_reduce_anonymo_16_ce0;
wire   [104:0] pow_reduce_anonymo_16_q0;
reg   [5:0] pow_reduce_anonymo_17_address0;
reg    pow_reduce_anonymo_17_ce0;
wire   [101:0] pow_reduce_anonymo_17_q0;
reg   [5:0] pow_reduce_anonymo_9_address0;
reg    pow_reduce_anonymo_9_ce0;
wire   [96:0] pow_reduce_anonymo_9_q0;
reg   [5:0] pow_reduce_anonymo_12_address0;
reg    pow_reduce_anonymo_12_ce0;
wire   [91:0] pow_reduce_anonymo_12_q0;
reg   [5:0] pow_reduce_anonymo_13_address0;
reg    pow_reduce_anonymo_13_ce0;
wire   [86:0] pow_reduce_anonymo_13_q0;
reg   [5:0] pow_reduce_anonymo_14_address0;
reg    pow_reduce_anonymo_14_ce0;
wire   [81:0] pow_reduce_anonymo_14_q0;
reg   [5:0] pow_reduce_anonymo_15_address0;
reg    pow_reduce_anonymo_15_ce0;
wire   [76:0] pow_reduce_anonymo_15_q0;
reg   [7:0] pow_reduce_anonymo_18_address0;
reg    pow_reduce_anonymo_18_ce0;
wire   [57:0] pow_reduce_anonymo_18_q0;
reg   [7:0] pow_reduce_anonymo_address0;
reg    pow_reduce_anonymo_ce0;
wire   [25:0] pow_reduce_anonymo_q0;
reg   [7:0] pow_reduce_anonymo_address1;
reg    pow_reduce_anonymo_ce1;
wire   [25:0] pow_reduce_anonymo_q1;
reg   [7:0] pow_reduce_anonymo_21_address0;
reg    pow_reduce_anonymo_21_ce0;
wire   [41:0] pow_reduce_anonymo_21_q0;
reg   [5:0] reg_1184;
(* fsm_encoding = "none" *) reg   [85:0] ap_CS_fsm;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state56;
wire   [39:0] grp_fu_1164_p4;
reg   [39:0] reg_1188;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state75;
reg   [57:0] reg_1192;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state76;
reg   [63:0] val_V_reg_6349;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_read_fu_492_p2;
wire   [31:0] y_V_fu_1212_p1;
reg   [31:0] y_V_reg_6354;
wire   [31:0] x_double_fu_1216_p1;
reg   [31:0] x_double_reg_6359;
wire   [31:0] grp_fu_1133_p2;
reg   [31:0] tmp_6_reg_6370;
wire    ap_CS_fsm_state5;
wire   [31:0] y_double_fu_1226_p1;
reg   [31:0] y_double_reg_6376;
wire    ap_CS_fsm_state6;
wire   [31:0] b_local_fu_1229_p1;
reg   [31:0] b_local_reg_6381;
wire   [11:0] b_exp_fu_1266_p2;
wire   [0:0] x_is_p1_fu_1296_p2;
reg   [0:0] x_is_p1_reg_6391;
wire   [0:0] brmerge_fu_1352_p2;
reg   [0:0] brmerge_reg_6395;
wire   [63:0] p_mux_cast_cast_fu_1358_p3;
wire   [0:0] tmp_11_fu_1374_p2;
reg   [0:0] tmp_11_reg_6404;
wire   [0:0] tmp_13_fu_1388_p2;
reg   [0:0] tmp_13_reg_6408;
wire   [53:0] p_Result_80_fu_1402_p4;
wire   [53:0] r_V_76_fu_1430_p1;
wire   [0:0] tmp_25_fu_1394_p3;
wire   [11:0] b_exp_1_fu_1434_p2;
wire   [63:0] tmp_14_fu_1440_p1;
reg   [63:0] tmp_14_reg_6430;
wire   [53:0] tmp_27_fu_1459_p1;
reg   [53:0] tmp_27_reg_6440;
wire    ap_CS_fsm_state8;
reg   [3:0] a_V_reg_6445;
wire   [76:0] ret_V_58_fu_1533_p2;
reg   [76:0] ret_V_58_reg_6451;
reg   [72:0] p_Val2_17_reg_6456;
wire    ap_CS_fsm_state9;
reg   [5:0] a_V_1_reg_6462;
reg   [66:0] tmp_20_reg_6468;
wire   [82:0] ret_V_61_fu_1658_p2;
reg   [82:0] ret_V_61_reg_6473;
wire    ap_CS_fsm_state10;
wire   [81:0] tmp_72_fu_1664_p1;
reg   [81:0] tmp_72_reg_6478;
reg   [5:0] a_V_2_reg_6483;
wire   [75:0] tmp_89_fu_1678_p1;
reg   [75:0] tmp_89_reg_6489;
wire   [101:0] ret_V_62_fu_1711_p2;
reg   [101:0] ret_V_62_reg_6494;
wire    ap_CS_fsm_state11;
wire   [88:0] r_V_79_fu_1724_p2;
reg   [88:0] r_V_79_reg_6499;
reg   [91:0] p_Val2_31_reg_6504;
wire    ap_CS_fsm_state12;
reg   [5:0] a_V_3_reg_6510;
reg   [85:0] tmp_26_reg_6516;
wire   [120:0] ret_V_64_fu_1802_p2;
reg   [120:0] ret_V_64_reg_6521;
wire    ap_CS_fsm_state13;
wire   [97:0] r_V_80_fu_1814_p2;
reg   [97:0] r_V_80_reg_6526;
reg   [86:0] p_Val2_38_reg_6531;
wire    ap_CS_fsm_state14;
reg   [5:0] a_V_4_reg_6537;
reg   [80:0] tmp_30_reg_6543;
wire   [125:0] ret_V_66_fu_1892_p2;
reg   [125:0] ret_V_66_reg_6548;
wire    ap_CS_fsm_state15;
wire   [92:0] r_V_81_fu_1904_p2;
reg   [92:0] r_V_81_reg_6553;
reg   [81:0] p_Val2_45_reg_6558;
wire    ap_CS_fsm_state16;
reg   [5:0] a_V_5_reg_6564;
reg   [75:0] tmp_33_reg_6570;
wire   [130:0] ret_V_68_fu_1982_p2;
reg   [130:0] ret_V_68_reg_6575;
wire    ap_CS_fsm_state17;
wire   [87:0] r_V_82_fu_1994_p2;
reg   [87:0] r_V_82_reg_6580;
wire    ap_CS_fsm_state18;
reg   [76:0] p_Val2_52_reg_6595;
wire   [5:0] a_V_6_fu_2042_p4;
reg   [5:0] a_V_6_reg_6606;
reg   [70:0] tmp_36_reg_6611;
wire    ap_CS_fsm_state19;
wire   [82:0] r_V_83_fu_2097_p2;
reg   [82:0] r_V_83_reg_6641;
wire   [92:0] tmp10_fu_2123_p2;
reg   [92:0] tmp10_reg_6646;
wire   [89:0] Elog2_V_fu_2133_p2;
reg   [89:0] Elog2_V_reg_6651;
wire    ap_CS_fsm_state20;
wire  signed [108:0] p_Val2_1_fu_2221_p2;
reg  signed [108:0] p_Val2_1_reg_6656;
reg   [71:0] tmp_39_reg_6662;
reg   [78:0] tmp_41_reg_6667;
wire   [120:0] ret_V_73_fu_2334_p2;
reg   [120:0] ret_V_73_reg_6672;
wire    ap_CS_fsm_state21;
reg   [77:0] tmp_46_reg_6677;
reg   [76:0] tmp_47_reg_6682;
reg   [70:0] m_fix_V_reg_6687;
reg  signed [15:0] m_fix_hi_V_reg_6692;
reg   [0:0] p_Result_81_reg_6697;
wire   [129:0] m_frac_l_V_fu_2394_p3;
reg   [129:0] m_frac_l_V_reg_6702;
wire    ap_CS_fsm_state22;
wire   [128:0] tmp_48_fu_2401_p3;
reg   [128:0] tmp_48_reg_6707;
wire   [12:0] tmp_49_fu_2422_p4;
wire   [12:0] p_2002_i_fu_2453_p3;
wire   [0:0] p_Result_15_fu_2431_p3;
reg   [7:0] m_diff_hi_V_reg_6725;
wire    ap_CS_fsm_state23;
reg   [7:0] Z2_V_reg_6730;
reg   [7:0] Z3_V_reg_6737;
wire   [34:0] Z4_V_fu_2524_p1;
reg   [34:0] Z4_V_reg_6743;
reg   [7:0] Z4_ind_V_reg_6748;
wire    ap_CS_fsm_state24;
wire   [35:0] ret_V_76_fu_2553_p2;
reg   [35:0] ret_V_76_reg_6763;
wire    ap_CS_fsm_state25;
wire   [42:0] tmp_54_fu_2559_p4;
reg   [42:0] tmp_54_reg_6768;
reg   [19:0] tmp_55_reg_6773;
wire   [43:0] exp_Z2P_m_1_V_fu_2615_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_6788;
reg   [35:0] tmp_59_reg_6793;
reg   [57:0] exp_Z1_V_reg_6798;
wire    ap_CS_fsm_state27;
wire   [99:0] r_V_89_fu_2705_p2;
reg   [99:0] r_V_89_reg_6803;
wire   [63:0] p_01254_i_fu_2886_p1;
reg   [63:0] p_01254_i_reg_6818;
wire    ap_CS_fsm_state28;
wire   [63:0] grp_fu_1137_p1;
reg   [63:0] tmp_70_reg_6823;
wire   [63:0] tmp_71_fu_1140_p1;
reg   [63:0] tmp_71_reg_6828;
wire   [11:0] b_exp_2_fu_2919_p2;
wire   [63:0] p_mux1_cast_cast_fu_3011_p3;
wire   [0:0] x_is_p1_1_fu_2949_p2;
wire   [53:0] p_Result_83_fu_3055_p4;
wire   [0:0] brmerge1_fu_3005_p2;
wire   [0:0] tmp_82_fu_3027_p2;
wire   [0:0] tmp_84_fu_3041_p2;
wire   [53:0] r_V_90_fu_3083_p1;
wire   [0:0] tmp_173_fu_3047_p3;
wire   [11:0] b_exp_3_fu_3087_p2;
wire   [63:0] tmp_85_fu_3093_p1;
reg   [63:0] tmp_85_reg_6873;
wire   [53:0] tmp_175_fu_3112_p1;
reg   [53:0] tmp_175_reg_6883;
wire    ap_CS_fsm_state30;
reg   [3:0] a_V_7_reg_6888;
wire   [76:0] ret_V_80_fu_3186_p2;
reg   [76:0] ret_V_80_reg_6894;
reg   [72:0] p_Val2_109_reg_6899;
wire    ap_CS_fsm_state31;
reg   [5:0] a_V_8_reg_6905;
reg   [66:0] tmp_92_reg_6911;
wire   [82:0] ret_V_83_fu_3311_p2;
reg   [82:0] ret_V_83_reg_6916;
wire    ap_CS_fsm_state32;
wire   [81:0] tmp_220_fu_3317_p1;
reg   [81:0] tmp_220_reg_6921;
reg   [5:0] a_V_9_reg_6926;
wire   [75:0] tmp_226_fu_3331_p1;
reg   [75:0] tmp_226_reg_6932;
wire   [101:0] ret_V_84_fu_3364_p2;
reg   [101:0] ret_V_84_reg_6937;
wire    ap_CS_fsm_state33;
wire   [88:0] r_V_93_fu_3377_p2;
reg   [88:0] r_V_93_reg_6942;
reg   [91:0] p_Val2_123_reg_6947;
wire    ap_CS_fsm_state34;
reg   [5:0] a_V_10_reg_6953;
reg   [85:0] tmp_97_reg_6959;
wire   [120:0] ret_V_86_fu_3455_p2;
reg   [120:0] ret_V_86_reg_6964;
wire    ap_CS_fsm_state35;
wire   [97:0] r_V_94_fu_3467_p2;
reg   [97:0] r_V_94_reg_6969;
reg   [86:0] p_Val2_130_reg_6974;
wire    ap_CS_fsm_state36;
reg   [5:0] a_V_11_reg_6980;
reg   [80:0] tmp_101_reg_6986;
wire   [125:0] ret_V_88_fu_3545_p2;
reg   [125:0] ret_V_88_reg_6991;
wire    ap_CS_fsm_state37;
wire   [92:0] r_V_95_fu_3557_p2;
reg   [92:0] r_V_95_reg_6996;
reg   [81:0] p_Val2_137_reg_7001;
wire    ap_CS_fsm_state38;
reg   [5:0] a_V_12_reg_7007;
reg   [75:0] tmp_104_reg_7013;
wire   [130:0] ret_V_90_fu_3635_p2;
reg   [130:0] ret_V_90_reg_7018;
wire    ap_CS_fsm_state39;
wire   [87:0] r_V_96_fu_3647_p2;
reg   [87:0] r_V_96_reg_7023;
wire    ap_CS_fsm_state40;
reg   [76:0] p_Val2_144_reg_7038;
wire   [5:0] a_V_13_fu_3695_p4;
reg   [5:0] a_V_13_reg_7049;
reg   [70:0] tmp_107_reg_7054;
wire    ap_CS_fsm_state41;
wire   [82:0] r_V_97_fu_3750_p2;
reg   [82:0] r_V_97_reg_7084;
wire   [92:0] tmp18_fu_3776_p2;
reg   [92:0] tmp18_reg_7089;
wire   [89:0] Elog2_V_1_fu_3786_p2;
reg   [89:0] Elog2_V_1_reg_7094;
wire    ap_CS_fsm_state42;
wire  signed [108:0] p_Val2_2_fu_3874_p2;
reg  signed [108:0] p_Val2_2_reg_7099;
reg   [71:0] tmp_110_reg_7105;
reg   [78:0] tmp_112_reg_7110;
wire   [120:0] ret_V_95_fu_3987_p2;
reg   [120:0] ret_V_95_reg_7115;
wire    ap_CS_fsm_state43;
reg   [77:0] tmp_117_reg_7120;
reg   [76:0] tmp_118_reg_7125;
reg   [70:0] m_fix_V_1_reg_7130;
reg  signed [15:0] m_fix_hi_V_1_reg_7135;
reg   [0:0] p_Result_84_reg_7140;
wire   [129:0] m_frac_l_V_1_fu_4047_p3;
reg   [129:0] m_frac_l_V_1_reg_7145;
wire    ap_CS_fsm_state44;
wire   [128:0] tmp_119_fu_4054_p3;
reg   [128:0] tmp_119_reg_7150;
wire   [12:0] tmp_120_fu_4075_p4;
wire   [12:0] p_2002_i1_fu_4106_p3;
wire   [0:0] p_Result_42_fu_4084_p3;
reg   [7:0] m_diff_hi_V_1_reg_7168;
wire    ap_CS_fsm_state45;
reg   [7:0] Z2_V_1_reg_7173;
reg   [7:0] Z3_V_1_reg_7180;
wire   [34:0] Z4_V_1_fu_4177_p1;
reg   [34:0] Z4_V_1_reg_7186;
reg   [7:0] Z4_ind_V_1_reg_7191;
wire    ap_CS_fsm_state46;
wire   [35:0] ret_V_98_fu_4206_p2;
reg   [35:0] ret_V_98_reg_7206;
wire    ap_CS_fsm_state47;
wire   [42:0] tmp_125_fu_4212_p4;
reg   [42:0] tmp_125_reg_7211;
reg   [19:0] tmp_126_reg_7216;
wire   [43:0] exp_Z2P_m_1_V_1_fu_4268_p2;
reg   [43:0] exp_Z2P_m_1_V_1_reg_7231;
reg   [35:0] tmp_130_reg_7236;
wire   [99:0] r_V_103_fu_4358_p2;
reg   [99:0] r_V_103_reg_7241;
wire   [63:0] p_Result_85_fu_4513_p4;
wire    ap_CS_fsm_state50;
wire   [0:0] or_cond2003_i1_fu_4481_p2;
wire   [0:0] tmp_138_fu_4487_p2;
wire   [63:0] p_1_cast_cast_fu_4530_p3;
wire   [63:0] p_01254_i1_fu_4538_p1;
wire    ap_CS_fsm_state51;
wire   [63:0] grp_fu_1146_p2;
reg   [63:0] x_assign_2_reg_7271;
wire    ap_CS_fsm_state54;
wire   [11:0] b_exp_4_fu_4572_p2;
wire    ap_CS_fsm_state55;
wire   [63:0] p_mux2_cast_cast_fu_4664_p3;
wire   [0:0] x_is_p1_2_fu_4602_p2;
wire   [53:0] p_Result_86_fu_4708_p4;
wire   [0:0] brmerge2_fu_4658_p2;
wire   [0:0] tmp_152_fu_4680_p2;
wire   [0:0] tmp_154_fu_4694_p2;
wire   [53:0] r_V_104_fu_4736_p1;
wire   [0:0] tmp_240_fu_4700_p3;
wire   [11:0] b_exp_5_fu_4740_p2;
wire   [63:0] tmp_155_fu_4746_p1;
reg   [63:0] tmp_155_reg_7316;
wire   [53:0] tmp_241_fu_4765_p1;
reg   [53:0] tmp_241_reg_7326;
wire    ap_CS_fsm_state57;
reg   [3:0] a_V_14_reg_7331;
wire   [76:0] ret_V_102_fu_4839_p2;
reg   [76:0] ret_V_102_reg_7337;
reg   [72:0] p_Val2_201_reg_7342;
wire    ap_CS_fsm_state58;
reg   [5:0] a_V_15_reg_7348;
reg   [66:0] tmp_161_reg_7354;
wire   [82:0] ret_V_105_fu_4964_p2;
reg   [82:0] ret_V_105_reg_7359;
wire    ap_CS_fsm_state59;
wire   [81:0] tmp_244_fu_4970_p1;
reg   [81:0] tmp_244_reg_7364;
reg   [5:0] a_V_16_reg_7369;
wire   [75:0] tmp_246_fu_4984_p1;
reg   [75:0] tmp_246_reg_7375;
wire   [101:0] ret_V_106_fu_5017_p2;
reg   [101:0] ret_V_106_reg_7380;
wire    ap_CS_fsm_state60;
wire   [88:0] r_V_107_fu_5030_p2;
reg   [88:0] r_V_107_reg_7385;
reg   [91:0] p_Val2_215_reg_7390;
wire    ap_CS_fsm_state61;
reg   [5:0] a_V_17_reg_7396;
reg   [85:0] tmp_167_reg_7402;
wire   [120:0] ret_V_108_fu_5108_p2;
reg   [120:0] ret_V_108_reg_7407;
wire    ap_CS_fsm_state62;
wire   [97:0] r_V_108_fu_5120_p2;
reg   [97:0] r_V_108_reg_7412;
reg   [86:0] p_Val2_222_reg_7417;
wire    ap_CS_fsm_state63;
reg   [5:0] a_V_18_reg_7423;
reg   [80:0] tmp_170_reg_7429;
wire   [125:0] ret_V_110_fu_5198_p2;
reg   [125:0] ret_V_110_reg_7434;
wire    ap_CS_fsm_state64;
wire   [92:0] r_V_109_fu_5210_p2;
reg   [92:0] r_V_109_reg_7439;
reg   [81:0] p_Val2_229_reg_7444;
wire    ap_CS_fsm_state65;
reg   [5:0] a_V_19_reg_7450;
reg   [75:0] tmp_174_reg_7456;
wire   [130:0] ret_V_112_fu_5288_p2;
reg   [130:0] ret_V_112_reg_7461;
wire    ap_CS_fsm_state66;
wire   [87:0] r_V_110_fu_5300_p2;
reg   [87:0] r_V_110_reg_7466;
wire    ap_CS_fsm_state67;
reg   [76:0] p_Val2_236_reg_7481;
wire   [5:0] a_V_20_fu_5348_p4;
reg   [5:0] a_V_20_reg_7492;
reg   [70:0] tmp_178_reg_7497;
wire    ap_CS_fsm_state68;
wire   [82:0] r_V_111_fu_5403_p2;
reg   [82:0] r_V_111_reg_7527;
wire   [92:0] tmp26_fu_5429_p2;
reg   [92:0] tmp26_reg_7532;
wire   [89:0] Elog2_V_2_fu_5439_p2;
reg   [89:0] Elog2_V_2_reg_7537;
wire    ap_CS_fsm_state69;
wire  signed [108:0] p_Val2_3_fu_5527_p2;
reg  signed [108:0] p_Val2_3_reg_7542;
reg   [71:0] tmp_181_reg_7548;
reg   [78:0] tmp_183_reg_7553;
wire   [120:0] ret_V_117_fu_5640_p2;
reg   [120:0] ret_V_117_reg_7558;
wire    ap_CS_fsm_state70;
reg   [77:0] tmp_188_reg_7563;
reg   [76:0] tmp_189_reg_7568;
reg   [70:0] m_fix_V_2_reg_7573;
reg  signed [15:0] m_fix_hi_V_2_reg_7578;
reg   [0:0] p_Result_87_reg_7583;
wire   [129:0] m_frac_l_V_2_fu_5700_p3;
reg   [129:0] m_frac_l_V_2_reg_7588;
wire    ap_CS_fsm_state71;
wire   [128:0] tmp_190_fu_5707_p3;
reg   [128:0] tmp_190_reg_7593;
wire   [12:0] tmp_191_fu_5728_p4;
wire   [12:0] p_2002_i2_fu_5759_p3;
wire   [0:0] p_Result_69_fu_5737_p3;
reg   [7:0] m_diff_hi_V_2_reg_7611;
wire    ap_CS_fsm_state72;
reg   [7:0] Z2_V_2_reg_7616;
reg   [7:0] Z3_V_2_reg_7623;
wire   [34:0] Z4_V_2_fu_5830_p1;
reg   [34:0] Z4_V_2_reg_7629;
reg   [7:0] Z4_ind_V_2_reg_7634;
wire    ap_CS_fsm_state73;
wire   [35:0] ret_V_120_fu_5859_p2;
reg   [35:0] ret_V_120_reg_7649;
wire    ap_CS_fsm_state74;
wire   [42:0] tmp_196_fu_5865_p4;
reg   [42:0] tmp_196_reg_7654;
reg   [19:0] tmp_197_reg_7659;
wire   [43:0] exp_Z2P_m_1_V_2_fu_5921_p2;
reg   [43:0] exp_Z2P_m_1_V_2_reg_7674;
reg   [35:0] tmp_201_reg_7679;
wire   [99:0] r_V_117_fu_6011_p2;
reg   [99:0] r_V_117_reg_7684;
wire   [63:0] p_Result_88_fu_6166_p4;
wire    ap_CS_fsm_state77;
wire   [0:0] or_cond2003_i2_fu_6134_p2;
wire   [0:0] tmp_209_fu_6140_p2;
wire   [63:0] p_2_cast_cast_fu_6183_p3;
wire    ap_CS_fsm_state78;
wire   [63:0] grp_fu_1150_p2;
reg   [63:0] tmp_210_reg_7714;
wire    ap_CS_fsm_state81;
reg   [10:0] tmp_V_35_reg_7719;
wire    ap_CS_fsm_state85;
wire   [51:0] tmp_V_36_fu_6210_p1;
reg   [51:0] tmp_V_36_reg_7725;
reg   [53:0] p_0261_1_i_reg_908;
reg   [11:0] tmp_V_reg_918;
reg  signed [12:0] r_exp_V_6_reg_928;
wire   [58:0] tmp_65_fu_2787_p3;
reg   [58:0] ap_phi_mux_p_01164_0_in_i_phi_fu_941_p4;
wire   [0:0] tmp_143_fu_2769_p3;
wire   [12:0] r_exp_V_fu_2796_p2;
reg   [12:0] ap_phi_mux_p_01131_0_i_phi_fu_950_p4;
wire   [63:0] p_Result_82_fu_2859_p4;
reg   [63:0] ap_phi_mux_p_01254_i_in_phi_fu_963_p14;
reg   [63:0] p_01254_i_in_reg_957;
wire   [0:0] or_cond2003_i_fu_2827_p2;
wire   [0:0] tmp_69_fu_2833_p2;
wire   [63:0] p_cast_cast_fu_2877_p3;
reg   [53:0] p_0261_1_i1_reg_983;
reg   [11:0] tmp_V_10_reg_993;
reg  signed [12:0] r_exp_V_7_reg_1003;
wire   [58:0] tmp_136_fu_4441_p3;
reg   [58:0] ap_phi_mux_p_01164_0_in_i1_phi_fu_1016_p4;
wire   [0:0] tmp_234_fu_4423_p3;
wire   [12:0] r_exp_V_2_fu_4450_p2;
reg   [12:0] ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4;
reg   [63:0] p_01254_i379_in_reg_1032;
reg   [53:0] p_0261_1_i2_reg_1058;
reg   [11:0] tmp_V_20_reg_1068;
reg  signed [12:0] r_exp_V_8_reg_1078;
wire   [58:0] tmp_207_fu_6094_p3;
reg   [58:0] ap_phi_mux_p_01164_0_in_i2_phi_fu_1091_p4;
wire   [0:0] tmp_252_fu_6076_p3;
wire   [12:0] r_exp_V_4_fu_6103_p2;
reg   [12:0] ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4;
reg   [63:0] p_01254_i510_in_reg_1107;
wire   [63:0] tmp_29_fu_2000_p1;
wire   [63:0] tmp_32_fu_2004_p1;
wire   [63:0] tmp_35_fu_2038_p1;
wire   [63:0] tmp_38_fu_2062_p1;
wire   [63:0] tmp_19_fu_2067_p1;
wire   [63:0] tmp_22_fu_2071_p1;
wire   [63:0] tmp_24_fu_2075_p1;
wire   [63:0] tmp_52_fu_2538_p1;
wire   [63:0] tmp_53_fu_2542_p1;
wire   [63:0] tmp_56_fu_2592_p1;
wire   [63:0] tmp_51_fu_2596_p1;
wire   [63:0] tmp_99_fu_3653_p1;
wire   [63:0] tmp_103_fu_3657_p1;
wire   [63:0] tmp_106_fu_3691_p1;
wire   [63:0] tmp_109_fu_3715_p1;
wire   [63:0] tmp_91_fu_3720_p1;
wire   [63:0] tmp_94_fu_3724_p1;
wire   [63:0] tmp_96_fu_3728_p1;
wire   [63:0] tmp_123_fu_4191_p1;
wire   [63:0] tmp_124_fu_4195_p1;
wire   [63:0] tmp_127_fu_4245_p1;
wire   [63:0] tmp_122_fu_4249_p1;
wire   [63:0] tmp_169_fu_5306_p1;
wire   [63:0] tmp_172_fu_5310_p1;
wire   [63:0] tmp_177_fu_5344_p1;
wire   [63:0] tmp_180_fu_5368_p1;
wire   [63:0] tmp_160_fu_5373_p1;
wire   [63:0] tmp_164_fu_5377_p1;
wire   [63:0] tmp_166_fu_5381_p1;
wire   [63:0] tmp_194_fu_5844_p1;
wire   [63:0] tmp_195_fu_5848_p1;
wire   [63:0] tmp_198_fu_5898_p1;
wire   [63:0] tmp_193_fu_5902_p1;
wire    ap_CS_fsm_state86;
wire   [31:0] grp_fu_1133_p0;
wire   [31:0] grp_fu_1133_p1;
reg   [31:0] grp_fu_1137_p0;
reg   [63:0] grp_fu_1146_p0;
reg   [63:0] grp_fu_1146_p1;
wire    ap_CS_fsm_state82;
wire   [63:0] grp_fu_1150_p1;
wire   [31:0] x_V_fu_1202_p4;
wire   [31:0] val_assign_to_int_fu_1237_p1;
wire   [63:0] p_Val2_s_fu_1233_p1;
wire   [10:0] tmp_V_26_fu_1248_p4;
wire   [11:0] tmp_cast_fu_1262_p1;
wire   [51:0] tmp_V_27_fu_1258_p1;
wire   [0:0] tmp_4_fu_1272_p2;
wire   [0:0] tmp_5_fu_1278_p2;
wire   [0:0] p_Result_s_fu_1240_p3;
wire   [0:0] x_is_1_0_i_fu_1284_p2;
wire   [0:0] not_Val2_i345_0_s_fu_1290_p2;
wire   [0:0] tmp_7_fu_1308_p2;
wire   [0:0] tmp_8_fu_1314_p2;
wire   [0:0] tmp_9_fu_1320_p2;
wire   [31:0] tmp_3_fu_1338_p3;
wire   [0:0] tmp_36_not_fu_1346_p2;
wire   [0:0] x_is_n1_fu_1302_p2;
wire   [0:0] tmp_1_fu_1332_p2;
wire   [31:0] tmp_10_fu_1366_p3;
wire   [0:0] tmp_s_fu_1326_p2;
wire   [31:0] tmp_12_fu_1380_p3;
wire   [52:0] r_V_3_fu_1422_p3;
wire   [5:0] index0_V_fu_1412_p4;
wire   [53:0] b_frac1_V1_fu_1453_p0;
wire   [5:0] b_frac1_V1_fu_1453_p1;
wire   [58:0] b_frac1_V1_fu_1453_p2;
wire   [74:0] sf_fu_1485_p4;
wire   [0:0] tmp_68_fu_1477_p3;
wire   [75:0] tmp_16_fu_1495_p4;
wire   [75:0] tmp_17_fu_1505_p1;
wire   [49:0] tmp_66_fu_1473_p1;
wire   [74:0] lhs_V_fu_1517_p3;
wire   [75:0] eZ_V_fu_1509_p3;
wire   [76:0] lhs_V_1_cast_fu_1525_p1;
wire   [76:0] rhs_V_fu_1529_p1;
wire   [70:0] z1_V_fu_1539_p3;
wire   [70:0] r_V_77_fu_1553_p0;
wire   [3:0] r_V_77_fu_1553_p1;
wire   [74:0] r_V_77_fu_1553_p2;
wire   [77:0] lhs_V_1_fu_1559_p1;
wire   [77:0] rhs_V_1_fu_1562_p1;
wire   [77:0] ret_V_59_fu_1566_p2;
wire   [80:0] lhs_V_2_fu_1609_p3;
wire   [80:0] eZ_V_1_fu_1602_p3;
wire   [81:0] lhs_V_4_cast_fu_1616_p1;
wire   [81:0] rhs_V_2_fu_1620_p1;
wire   [72:0] r_V_78_fu_1636_p0;
wire   [5:0] r_V_78_fu_1636_p1;
wire   [81:0] ret_V_60_fu_1624_p2;
wire   [78:0] r_V_78_fu_1636_p2;
wire   [79:0] rhs_V_3_fu_1646_p3;
wire   [82:0] lhs_V_3_fu_1642_p1;
wire   [82:0] rhs_V_4_cast_fu_1654_p1;
wire   [100:0] lhs_V_4_fu_1696_p3;
wire   [95:0] eZ_V_2_fu_1687_p4;
wire   [101:0] lhs_V_7_cast_fu_1703_p1;
wire   [101:0] rhs_V_4_fu_1707_p1;
wire   [82:0] p_Val2_24_fu_1682_p2;
wire   [82:0] r_V_79_fu_1724_p0;
wire   [5:0] r_V_79_fu_1724_p1;
wire   [94:0] rhs_V_5_fu_1733_p3;
wire   [102:0] lhs_V_5_fu_1730_p1;
wire   [102:0] rhs_V_7_cast_fu_1740_p1;
wire   [102:0] ret_V_63_fu_1744_p2;
wire   [119:0] lhs_V_6_fu_1787_p3;
wire   [109:0] eZ_V_3_fu_1780_p3;
wire   [120:0] lhs_V_10_cast_fu_1794_p1;
wire   [120:0] rhs_V_6_fu_1798_p1;
wire   [91:0] r_V_80_fu_1814_p0;
wire   [5:0] r_V_80_fu_1814_p1;
wire   [108:0] rhs_V_7_fu_1823_p3;
wire   [121:0] lhs_V_7_fu_1820_p1;
wire   [121:0] rhs_V_10_cast_fu_1830_p1;
wire   [121:0] ret_V_65_fu_1834_p2;
wire   [124:0] lhs_V_8_fu_1877_p3;
wire   [109:0] eZ_V_4_fu_1870_p3;
wire   [125:0] lhs_V_13_cast_fu_1884_p1;
wire   [125:0] rhs_V_8_fu_1888_p1;
wire   [86:0] r_V_81_fu_1904_p0;
wire   [5:0] r_V_81_fu_1904_p1;
wire   [108:0] rhs_V_9_fu_1913_p3;
wire   [126:0] lhs_V_9_fu_1910_p1;
wire   [126:0] rhs_V_13_cast_fu_1920_p1;
wire   [126:0] ret_V_67_fu_1924_p2;
wire   [129:0] lhs_V_10_fu_1967_p3;
wire   [109:0] eZ_V_5_fu_1960_p3;
wire   [130:0] lhs_V_16_cast_fu_1974_p1;
wire   [130:0] rhs_V_10_fu_1978_p1;
wire   [81:0] r_V_82_fu_1994_p0;
wire   [5:0] r_V_82_fu_1994_p1;
wire   [108:0] rhs_V_11_fu_2011_p3;
wire   [131:0] lhs_V_11_fu_2008_p1;
wire   [131:0] rhs_V_16_cast_fu_2018_p1;
wire   [131:0] ret_V_69_fu_2022_p2;
wire   [76:0] r_V_83_fu_2097_p0;
wire   [5:0] r_V_83_fu_2097_p1;
wire   [92:0] p_Val2_38_cast_fu_2079_p1;
wire   [92:0] p_Val2_46_cast_fu_2083_p1;
wire   [82:0] p_Val2_54_cast_fu_2087_p1;
wire   [82:0] p_Val2_62_cast_fu_2103_p1;
wire   [82:0] tmp12_fu_2113_p2;
wire   [92:0] tmp12_cast_fu_2119_p1;
wire   [92:0] tmp11_fu_2107_p2;
wire  signed [11:0] Elog2_V_fu_2133_p1;
wire   [134:0] lhs_V_12_fu_2158_p3;
wire   [109:0] eZ_V_6_fu_2151_p3;
wire   [135:0] lhs_V_19_cast_fu_2165_p1;
wire   [135:0] rhs_V_12_fu_2169_p1;
wire   [108:0] rhs_V_13_fu_2179_p3;
wire   [135:0] ret_V_70_fu_2173_p2;
wire   [135:0] rhs_V_19_cast_fu_2186_p1;
wire   [108:0] p_Val2_14_cast_fu_2139_p1;
wire   [102:0] p_Val2_22_cast_fu_2143_p1;
wire   [102:0] p_Val2_30_cast_fu_2147_p1;
wire   [102:0] tmp9_fu_2202_p2;
wire   [108:0] tmp9_cast_fu_2208_p1;
wire   [108:0] tmp8_fu_2196_p2;
wire   [108:0] tmp10_cast_fu_2218_p1;
wire   [108:0] tmp7_fu_2212_p2;
wire   [135:0] ret_V_71_fu_2190_p2;
wire   [39:0] tmp_40_fu_2237_p4;
wire   [39:0] r_V_84_fu_2251_p0;
wire   [79:0] r_V_16_cast_fu_2247_p1;
wire   [39:0] r_V_84_fu_2251_p1;
wire   [79:0] r_V_84_fu_2251_p2;
wire   [116:0] lhs_V_13_fu_2270_p3;
wire   [117:0] lhs_V_22_cast_fu_2277_p1;
wire   [117:0] rhs_V_20_cast_fu_2281_p1;
wire   [117:0] ret_V_72_fu_2284_p2;
wire  signed [72:0] tmp_42_fu_2290_p4;
wire  signed [119:0] lhs_V_14_fu_2304_p3;
wire  signed [120:0] lhs_V_24_cast_fu_2311_p1;
wire  signed [120:0] p_Val2_29_cast_fu_2267_p1;
wire  signed [119:0] tmp_43_fu_2315_p1;
wire   [120:0] ret_V_s_fu_2318_p2;
wire  signed [120:0] sum_V_fu_2300_p1;
wire  signed [119:0] tmp_44_fu_2324_p1;
wire   [119:0] tmp_45_fu_2328_p2;
wire   [119:0] ret_V_133_cast_fu_2340_p2;
wire  signed [18:0] rhs_V_14_fu_2411_p3;
wire  signed [30:0] grp_fu_6316_p3;
wire   [17:0] tmp_100_fu_2438_p1;
wire   [0:0] tmp_50_fu_2441_p2;
wire   [12:0] ret_V_1_fu_2447_p2;
wire  signed [12:0] r_V_86_fu_2465_p1;
wire   [82:0] r_V_86_fu_2465_p2;
wire   [70:0] m_fix_a_V_fu_2471_p4;
wire  signed [71:0] lhs_V_15_fu_2481_p1;
wire  signed [71:0] rhs_V_15_fu_2484_p1;
wire   [71:0] ret_V_75_fu_2488_p2;
wire   [9:0] grp_fu_1154_p4;
wire   [35:0] rhs_V_16_fu_2549_p1;
wire   [35:0] lhs_V_16_fu_2546_p1;
wire   [35:0] r_V_87_fu_2576_p0;
wire   [42:0] r_V_87_fu_2576_p1;
wire   [78:0] r_V_87_fu_2576_p2;
wire   [35:0] tmp_83_cast_fu_2603_p1;
wire   [35:0] tmp13_fu_2606_p2;
wire   [43:0] ret_V_77_fu_2600_p1;
wire   [43:0] tmp13_cast_fu_2611_p1;
wire   [48:0] tmp_58_fu_2621_p4;
wire   [43:0] r_V_88_fu_2638_p0;
wire   [48:0] r_V_88_fu_2638_p1;
wire   [92:0] r_V_88_fu_2638_p2;
wire   [50:0] lhs_V_17_fu_2654_p5;
wire   [43:0] tmp_90_cast_fu_2669_p1;
wire   [43:0] tmp14_fu_2672_p2;
wire   [51:0] lhs_V_29_cast_fu_2665_p1;
wire   [51:0] tmp14_cast_fu_2677_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_2681_p2;
wire   [49:0] grp_fu_1174_p4;
wire   [49:0] tmp_60_fu_2687_p4;
wire   [49:0] r_V_89_fu_2705_p0;
wire   [49:0] r_V_89_fu_2705_p1;
wire   [58:0] lhs_V_18_fu_2711_p1;
wire   [58:0] ret_V_78_fu_2714_p2;
wire   [57:0] tmp_141_fu_2734_p1;
wire   [107:0] rhs_V_26_cast_fu_2728_p1;
wire   [107:0] lhs_V_19_fu_2720_p3;
wire   [106:0] tmp_63_fu_2738_p3;
wire   [106:0] tmp_62_fu_2731_p1;
wire   [107:0] ret_V_79_fu_2746_p2;
wire   [106:0] ret_V_139_cast1_fu_2752_p2;
wire   [57:0] tmp_64_fu_2777_p4;
wire  signed [129:0] tmp_100_cast_fu_2803_p1;
wire   [2:0] tmp_147_fu_2811_p4;
wire   [0:0] tmp_67_fu_2806_p2;
wire   [0:0] icmp_fu_2821_p2;
wire   [10:0] tmp_162_fu_2849_p1;
wire   [10:0] out_exp_V_fu_2853_p2;
wire   [51:0] tmp_V_28_fu_2839_p4;
wire   [0:0] tmp_149_fu_2870_p3;
wire   [63:0] x_assign_1_fu_1143_p1;
wire   [63:0] p_Val2_97_fu_2890_p1;
wire   [10:0] tmp_V_29_fu_2901_p4;
wire   [11:0] tmp_108_cast_fu_2915_p1;
wire   [51:0] tmp_V_30_fu_2911_p1;
wire   [0:0] tmp_73_fu_2925_p2;
wire   [0:0] tmp_74_fu_2931_p2;
wire   [0:0] p_Result_31_fu_2894_p3;
wire   [0:0] x_is_1_0_i1_fu_2937_p2;
wire   [0:0] not_Val2_i345_0_1_fu_2943_p2;
wire   [0:0] tmp_75_fu_2961_p2;
wire   [0:0] tmp_76_fu_2967_p2;
wire   [0:0] tmp_77_fu_2973_p2;
wire   [31:0] tmp_80_fu_2991_p3;
wire   [0:0] tmp_203_not_fu_2999_p2;
wire   [0:0] x_is_n1_1_fu_2955_p2;
wire   [0:0] tmp_79_fu_2985_p2;
wire   [31:0] tmp_81_fu_3019_p3;
wire   [0:0] tmp_78_fu_2979_p2;
wire   [31:0] tmp_83_fu_3033_p3;
wire   [52:0] r_V_32_fu_3075_p3;
wire   [5:0] index0_V_1_fu_3065_p4;
wire   [53:0] b_frac1_V_s_fu_3106_p0;
wire   [5:0] b_frac1_V_s_fu_3106_p1;
wire   [58:0] b_frac1_V_s_fu_3106_p2;
wire   [74:0] sf1_fu_3138_p4;
wire   [0:0] tmp_216_fu_3130_p3;
wire   [75:0] tmp_87_fu_3148_p4;
wire   [75:0] tmp_88_fu_3158_p1;
wire   [49:0] tmp_214_fu_3126_p1;
wire   [74:0] lhs_V_20_fu_3170_p3;
wire   [75:0] eZ_V_7_fu_3162_p3;
wire   [76:0] lhs_V_34_cast_fu_3178_p1;
wire   [76:0] rhs_V_17_fu_3182_p1;
wire   [70:0] z1_V_1_fu_3192_p3;
wire   [70:0] r_V_91_fu_3206_p0;
wire   [3:0] r_V_91_fu_3206_p1;
wire   [74:0] r_V_91_fu_3206_p2;
wire   [77:0] lhs_V_21_fu_3212_p1;
wire   [77:0] rhs_V_18_fu_3215_p1;
wire   [77:0] ret_V_81_fu_3219_p2;
wire   [80:0] lhs_V_22_fu_3262_p3;
wire   [80:0] eZ_V_8_fu_3255_p3;
wire   [81:0] lhs_V_37_cast_fu_3269_p1;
wire   [81:0] rhs_V_19_fu_3273_p1;
wire   [72:0] r_V_92_fu_3289_p0;
wire   [5:0] r_V_92_fu_3289_p1;
wire   [81:0] ret_V_82_fu_3277_p2;
wire   [78:0] r_V_92_fu_3289_p2;
wire   [79:0] rhs_V_20_fu_3299_p3;
wire   [82:0] lhs_V_23_fu_3295_p1;
wire   [82:0] rhs_V_31_cast_fu_3307_p1;
wire   [100:0] lhs_V_24_fu_3349_p3;
wire   [95:0] eZ_V_9_fu_3340_p4;
wire   [101:0] lhs_V_40_cast_fu_3356_p1;
wire   [101:0] rhs_V_21_fu_3360_p1;
wire   [82:0] p_Val2_116_fu_3335_p2;
wire   [82:0] r_V_93_fu_3377_p0;
wire   [5:0] r_V_93_fu_3377_p1;
wire   [94:0] rhs_V_22_fu_3386_p3;
wire   [102:0] lhs_V_25_fu_3383_p1;
wire   [102:0] rhs_V_34_cast_fu_3393_p1;
wire   [102:0] ret_V_85_fu_3397_p2;
wire   [119:0] lhs_V_26_fu_3440_p3;
wire   [109:0] eZ_V_10_fu_3433_p3;
wire   [120:0] lhs_V_43_cast_fu_3447_p1;
wire   [120:0] rhs_V_23_fu_3451_p1;
wire   [91:0] r_V_94_fu_3467_p0;
wire   [5:0] r_V_94_fu_3467_p1;
wire   [108:0] rhs_V_24_fu_3476_p3;
wire   [121:0] lhs_V_27_fu_3473_p1;
wire   [121:0] rhs_V_37_cast_fu_3483_p1;
wire   [121:0] ret_V_87_fu_3487_p2;
wire   [124:0] lhs_V_28_fu_3530_p3;
wire   [109:0] eZ_V_11_fu_3523_p3;
wire   [125:0] lhs_V_46_cast_fu_3537_p1;
wire   [125:0] rhs_V_25_fu_3541_p1;
wire   [86:0] r_V_95_fu_3557_p0;
wire   [5:0] r_V_95_fu_3557_p1;
wire   [108:0] rhs_V_26_fu_3566_p3;
wire   [126:0] lhs_V_29_fu_3563_p1;
wire   [126:0] rhs_V_40_cast_fu_3573_p1;
wire   [126:0] ret_V_89_fu_3577_p2;
wire   [129:0] lhs_V_30_fu_3620_p3;
wire   [109:0] eZ_V_12_fu_3613_p3;
wire   [130:0] lhs_V_49_cast_fu_3627_p1;
wire   [130:0] rhs_V_27_fu_3631_p1;
wire   [81:0] r_V_96_fu_3647_p0;
wire   [5:0] r_V_96_fu_3647_p1;
wire   [108:0] rhs_V_28_fu_3664_p3;
wire   [131:0] lhs_V_31_fu_3661_p1;
wire   [131:0] rhs_V_43_cast_fu_3671_p1;
wire   [131:0] ret_V_91_fu_3675_p2;
wire   [76:0] r_V_97_fu_3750_p0;
wire   [5:0] r_V_97_fu_3750_p1;
wire   [92:0] p_Val2_146_cast_fu_3732_p1;
wire   [92:0] p_Val2_154_cast_fu_3736_p1;
wire   [82:0] p_Val2_162_cast_fu_3740_p1;
wire   [82:0] p_Val2_170_cast_fu_3756_p1;
wire   [82:0] tmp20_fu_3766_p2;
wire   [92:0] tmp20_cast_fu_3772_p1;
wire   [92:0] tmp19_fu_3760_p2;
wire  signed [11:0] Elog2_V_1_fu_3786_p1;
wire   [134:0] lhs_V_32_fu_3811_p3;
wire   [109:0] eZ_V_13_fu_3804_p3;
wire   [135:0] lhs_V_52_cast_fu_3818_p1;
wire   [135:0] rhs_V_29_fu_3822_p1;
wire   [108:0] rhs_V_30_fu_3832_p3;
wire   [135:0] ret_V_92_fu_3826_p2;
wire   [135:0] rhs_V_46_cast_fu_3839_p1;
wire   [108:0] p_Val2_122_cast_fu_3792_p1;
wire   [102:0] p_Val2_130_cast_fu_3796_p1;
wire   [102:0] p_Val2_138_cast_fu_3800_p1;
wire   [102:0] tmp17_fu_3855_p2;
wire   [108:0] tmp17_cast_fu_3861_p1;
wire   [108:0] tmp16_fu_3849_p2;
wire   [108:0] tmp18_cast_fu_3871_p1;
wire   [108:0] tmp15_fu_3865_p2;
wire   [135:0] ret_V_93_fu_3843_p2;
wire   [39:0] tmp_111_fu_3890_p4;
wire   [39:0] r_V_98_fu_3904_p0;
wire   [79:0] r_V_28_cast_fu_3900_p1;
wire   [39:0] r_V_98_fu_3904_p1;
wire   [79:0] r_V_98_fu_3904_p2;
wire   [116:0] lhs_V_33_fu_3923_p3;
wire   [117:0] lhs_V_55_cast_fu_3930_p1;
wire   [117:0] rhs_V_47_cast_fu_3934_p1;
wire   [117:0] ret_V_94_fu_3937_p2;
wire  signed [72:0] tmp_113_fu_3943_p4;
wire  signed [119:0] lhs_V_34_fu_3957_p3;
wire  signed [120:0] lhs_V_57_cast_fu_3964_p1;
wire  signed [120:0] p_Val2_104_cast_fu_3920_p1;
wire  signed [119:0] tmp_114_fu_3968_p1;
wire   [120:0] ret_V_24_fu_3971_p2;
wire  signed [120:0] sum_V_1_fu_3953_p1;
wire  signed [119:0] tmp_115_fu_3977_p1;
wire   [119:0] tmp_116_fu_3981_p2;
wire   [119:0] ret_V_156_cast_fu_3993_p2;
wire  signed [18:0] rhs_V_31_fu_4064_p3;
wire  signed [30:0] grp_fu_6327_p3;
wire   [17:0] tmp_231_fu_4091_p1;
wire   [0:0] tmp_121_fu_4094_p2;
wire   [12:0] ret_V_27_fu_4100_p2;
wire  signed [12:0] r_V_100_fu_4118_p1;
wire   [82:0] r_V_100_fu_4118_p2;
wire   [70:0] m_fix_a_V_1_fu_4124_p4;
wire  signed [71:0] lhs_V_35_fu_4134_p1;
wire  signed [71:0] rhs_V_32_fu_4137_p1;
wire   [71:0] ret_V_97_fu_4141_p2;
wire   [35:0] rhs_V_33_fu_4202_p1;
wire   [35:0] lhs_V_36_fu_4199_p1;
wire   [35:0] r_V_101_fu_4229_p0;
wire   [42:0] r_V_101_fu_4229_p1;
wire   [78:0] r_V_101_fu_4229_p2;
wire   [35:0] tmp_187_cast_fu_4256_p1;
wire   [35:0] tmp21_fu_4259_p2;
wire   [43:0] ret_V_99_fu_4253_p1;
wire   [43:0] tmp21_cast_fu_4264_p1;
wire   [48:0] tmp_129_fu_4274_p4;
wire   [43:0] r_V_102_fu_4291_p0;
wire   [48:0] r_V_102_fu_4291_p1;
wire   [92:0] r_V_102_fu_4291_p2;
wire   [50:0] lhs_V_37_fu_4307_p5;
wire   [43:0] tmp_194_cast_fu_4322_p1;
wire   [43:0] tmp22_fu_4325_p2;
wire   [51:0] lhs_V_62_cast_fu_4318_p1;
wire   [51:0] tmp22_cast_fu_4330_p1;
wire   [51:0] exp_Z1P_m_1_l_V_1_fu_4334_p2;
wire   [49:0] tmp_131_fu_4340_p4;
wire   [49:0] r_V_103_fu_4358_p0;
wire   [49:0] r_V_103_fu_4358_p1;
wire   [58:0] lhs_V_38_fu_4364_p1;
wire   [58:0] ret_V_100_fu_4368_p2;
wire   [57:0] tmp_233_fu_4388_p1;
wire   [107:0] rhs_V_53_cast_fu_4382_p1;
wire   [107:0] lhs_V_39_fu_4374_p3;
wire   [106:0] tmp_134_fu_4392_p3;
wire   [106:0] tmp_133_fu_4385_p1;
wire   [107:0] ret_V_101_fu_4400_p2;
wire   [106:0] ret_V_162_cast1_fu_4406_p2;
wire   [57:0] tmp_135_fu_4431_p4;
wire  signed [129:0] tmp_204_cast_fu_4457_p1;
wire   [2:0] tmp_235_fu_4465_p4;
wire   [0:0] tmp_137_fu_4460_p2;
wire   [0:0] icmp1_fu_4475_p2;
wire   [10:0] tmp_237_fu_4503_p1;
wire   [10:0] out_exp_V_1_fu_4507_p2;
wire   [51:0] tmp_V_31_fu_4493_p4;
wire   [0:0] tmp_236_fu_4523_p3;
wire   [63:0] p_Val2_189_fu_4543_p1;
wire   [10:0] tmp_V_32_fu_4554_p4;
wire   [11:0] tmp_209_cast_fu_4568_p1;
wire   [51:0] tmp_V_33_fu_4564_p1;
wire   [0:0] tmp_139_fu_4578_p2;
wire   [0:0] tmp_140_fu_4584_p2;
wire   [0:0] p_Result_58_fu_4546_p3;
wire   [0:0] x_is_1_0_i2_fu_4590_p2;
wire   [0:0] not_Val2_i345_0_2_fu_4596_p2;
wire   [0:0] tmp_142_fu_4614_p2;
wire   [0:0] tmp_144_fu_4620_p2;
wire   [0:0] tmp_145_fu_4626_p2;
wire   [31:0] tmp_150_fu_4644_p3;
wire   [0:0] tmp_368_not_fu_4652_p2;
wire   [0:0] x_is_n1_2_fu_4608_p2;
wire   [0:0] tmp_148_fu_4638_p2;
wire   [31:0] tmp_151_fu_4672_p3;
wire   [0:0] tmp_146_fu_4632_p2;
wire   [31:0] tmp_153_fu_4686_p3;
wire   [52:0] r_V_54_fu_4728_p3;
wire   [5:0] index0_V_2_fu_4718_p4;
wire   [53:0] b_frac1_V_5_fu_4759_p0;
wire   [5:0] b_frac1_V_5_fu_4759_p1;
wire   [58:0] b_frac1_V_5_fu_4759_p2;
wire   [74:0] sf2_fu_4791_p4;
wire   [0:0] tmp_243_fu_4783_p3;
wire   [75:0] tmp_157_fu_4801_p4;
wire   [75:0] tmp_158_fu_4811_p1;
wire   [49:0] tmp_242_fu_4779_p1;
wire   [74:0] lhs_V_40_fu_4823_p3;
wire   [75:0] eZ_V_14_fu_4815_p3;
wire   [76:0] lhs_V_67_cast_fu_4831_p1;
wire   [76:0] rhs_V_34_fu_4835_p1;
wire   [70:0] z1_V_2_fu_4845_p3;
wire   [70:0] r_V_105_fu_4859_p0;
wire   [3:0] r_V_105_fu_4859_p1;
wire   [74:0] r_V_105_fu_4859_p2;
wire   [77:0] lhs_V_41_fu_4865_p1;
wire   [77:0] rhs_V_35_fu_4868_p1;
wire   [77:0] ret_V_103_fu_4872_p2;
wire   [80:0] lhs_V_42_fu_4915_p3;
wire   [80:0] eZ_V_15_fu_4908_p3;
wire   [81:0] lhs_V_70_cast_fu_4922_p1;
wire   [81:0] rhs_V_36_fu_4926_p1;
wire   [72:0] r_V_106_fu_4942_p0;
wire   [5:0] r_V_106_fu_4942_p1;
wire   [81:0] ret_V_104_fu_4930_p2;
wire   [78:0] r_V_106_fu_4942_p2;
wire   [79:0] rhs_V_37_fu_4952_p3;
wire   [82:0] lhs_V_43_fu_4948_p1;
wire   [82:0] rhs_V_58_cast_fu_4960_p1;
wire   [100:0] lhs_V_44_fu_5002_p3;
wire   [95:0] eZ_V_16_fu_4993_p4;
wire   [101:0] lhs_V_73_cast_fu_5009_p1;
wire   [101:0] rhs_V_38_fu_5013_p1;
wire   [82:0] p_Val2_208_fu_4988_p2;
wire   [82:0] r_V_107_fu_5030_p0;
wire   [5:0] r_V_107_fu_5030_p1;
wire   [94:0] rhs_V_39_fu_5039_p3;
wire   [102:0] lhs_V_45_fu_5036_p1;
wire   [102:0] rhs_V_61_cast_fu_5046_p1;
wire   [102:0] ret_V_107_fu_5050_p2;
wire   [119:0] lhs_V_46_fu_5093_p3;
wire   [109:0] eZ_V_17_fu_5086_p3;
wire   [120:0] lhs_V_76_cast_fu_5100_p1;
wire   [120:0] rhs_V_40_fu_5104_p1;
wire   [91:0] r_V_108_fu_5120_p0;
wire   [5:0] r_V_108_fu_5120_p1;
wire   [108:0] rhs_V_41_fu_5129_p3;
wire   [121:0] lhs_V_47_fu_5126_p1;
wire   [121:0] rhs_V_64_cast_fu_5136_p1;
wire   [121:0] ret_V_109_fu_5140_p2;
wire   [124:0] lhs_V_48_fu_5183_p3;
wire   [109:0] eZ_V_18_fu_5176_p3;
wire   [125:0] lhs_V_79_cast_fu_5190_p1;
wire   [125:0] rhs_V_42_fu_5194_p1;
wire   [86:0] r_V_109_fu_5210_p0;
wire   [5:0] r_V_109_fu_5210_p1;
wire   [108:0] rhs_V_43_fu_5219_p3;
wire   [126:0] lhs_V_49_fu_5216_p1;
wire   [126:0] rhs_V_67_cast_fu_5226_p1;
wire   [126:0] ret_V_111_fu_5230_p2;
wire   [129:0] lhs_V_50_fu_5273_p3;
wire   [109:0] eZ_V_19_fu_5266_p3;
wire   [130:0] lhs_V_82_cast_fu_5280_p1;
wire   [130:0] rhs_V_44_fu_5284_p1;
wire   [81:0] r_V_110_fu_5300_p0;
wire   [5:0] r_V_110_fu_5300_p1;
wire   [108:0] rhs_V_45_fu_5317_p3;
wire   [131:0] lhs_V_51_fu_5314_p1;
wire   [131:0] rhs_V_70_cast_fu_5324_p1;
wire   [131:0] ret_V_113_fu_5328_p2;
wire   [76:0] r_V_111_fu_5403_p0;
wire   [5:0] r_V_111_fu_5403_p1;
wire   [92:0] p_Val2_254_cast_fu_5385_p1;
wire   [92:0] p_Val2_262_cast_fu_5389_p1;
wire   [82:0] p_Val2_270_cast_fu_5393_p1;
wire   [82:0] p_Val2_278_cast_fu_5409_p1;
wire   [82:0] tmp28_fu_5419_p2;
wire   [92:0] tmp28_cast_fu_5425_p1;
wire   [92:0] tmp27_fu_5413_p2;
wire  signed [11:0] Elog2_V_2_fu_5439_p1;
wire   [134:0] lhs_V_52_fu_5464_p3;
wire   [109:0] eZ_V_20_fu_5457_p3;
wire   [135:0] lhs_V_85_cast_fu_5471_p1;
wire   [135:0] rhs_V_46_fu_5475_p1;
wire   [108:0] rhs_V_47_fu_5485_p3;
wire   [135:0] ret_V_114_fu_5479_p2;
wire   [135:0] rhs_V_73_cast_fu_5492_p1;
wire   [108:0] p_Val2_230_cast_fu_5445_p1;
wire   [102:0] p_Val2_238_cast_fu_5449_p1;
wire   [102:0] p_Val2_246_cast_fu_5453_p1;
wire   [102:0] tmp25_fu_5508_p2;
wire   [108:0] tmp25_cast_fu_5514_p1;
wire   [108:0] tmp24_fu_5502_p2;
wire   [108:0] tmp26_cast_fu_5524_p1;
wire   [108:0] tmp23_fu_5518_p2;
wire   [135:0] ret_V_115_fu_5496_p2;
wire   [39:0] tmp_182_fu_5543_p4;
wire   [39:0] r_V_112_fu_5557_p0;
wire   [79:0] r_V_57_cast_fu_5553_p1;
wire   [39:0] r_V_112_fu_5557_p1;
wire   [79:0] r_V_112_fu_5557_p2;
wire   [116:0] lhs_V_53_fu_5576_p3;
wire   [117:0] lhs_V_88_cast_fu_5583_p1;
wire   [117:0] rhs_V_74_cast_fu_5587_p1;
wire   [117:0] ret_V_116_fu_5590_p2;
wire  signed [72:0] tmp_184_fu_5596_p4;
wire  signed [119:0] lhs_V_54_fu_5610_p3;
wire  signed [120:0] lhs_V_90_cast_fu_5617_p1;
wire  signed [120:0] p_Val2_112_cast_fu_5573_p1;
wire  signed [119:0] tmp_185_fu_5621_p1;
wire   [120:0] ret_V_50_fu_5624_p2;
wire  signed [120:0] sum_V_2_fu_5606_p1;
wire  signed [119:0] tmp_186_fu_5630_p1;
wire   [119:0] tmp_187_fu_5634_p2;
wire   [119:0] ret_V_179_cast_fu_5646_p2;
wire  signed [18:0] rhs_V_48_fu_5717_p3;
wire  signed [30:0] grp_fu_6338_p3;
wire   [17:0] tmp_249_fu_5744_p1;
wire   [0:0] tmp_192_fu_5747_p2;
wire   [12:0] ret_V_53_fu_5753_p2;
wire  signed [12:0] r_V_114_fu_5771_p1;
wire   [82:0] r_V_114_fu_5771_p2;
wire   [70:0] m_fix_a_V_2_fu_5777_p4;
wire  signed [71:0] lhs_V_55_fu_5787_p1;
wire  signed [71:0] rhs_V_49_fu_5790_p1;
wire   [71:0] ret_V_119_fu_5794_p2;
wire   [35:0] rhs_V_50_fu_5855_p1;
wire   [35:0] lhs_V_56_fu_5852_p1;
wire   [35:0] r_V_115_fu_5882_p0;
wire   [42:0] r_V_115_fu_5882_p1;
wire   [78:0] r_V_115_fu_5882_p2;
wire   [35:0] tmp_288_cast_fu_5909_p1;
wire   [35:0] tmp29_fu_5912_p2;
wire   [43:0] ret_V_121_fu_5906_p1;
wire   [43:0] tmp29_cast_fu_5917_p1;
wire   [48:0] tmp_200_fu_5927_p4;
wire   [43:0] r_V_116_fu_5944_p0;
wire   [48:0] r_V_116_fu_5944_p1;
wire   [92:0] r_V_116_fu_5944_p2;
wire   [50:0] lhs_V_57_fu_5960_p5;
wire   [43:0] tmp_295_cast_fu_5975_p1;
wire   [43:0] tmp30_fu_5978_p2;
wire   [51:0] lhs_V_95_cast_fu_5971_p1;
wire   [51:0] tmp30_cast_fu_5983_p1;
wire   [51:0] exp_Z1P_m_1_l_V_2_fu_5987_p2;
wire   [49:0] tmp_202_fu_5993_p4;
wire   [49:0] r_V_117_fu_6011_p0;
wire   [49:0] r_V_117_fu_6011_p1;
wire   [58:0] lhs_V_58_fu_6017_p1;
wire   [58:0] ret_V_122_fu_6021_p2;
wire   [57:0] tmp_251_fu_6041_p1;
wire   [107:0] rhs_V_80_cast_fu_6035_p1;
wire   [107:0] lhs_V_59_fu_6027_p3;
wire   [106:0] tmp_205_fu_6045_p3;
wire   [106:0] tmp_204_fu_6038_p1;
wire   [107:0] ret_V_123_fu_6053_p2;
wire   [106:0] ret_V_185_cast1_fu_6059_p2;
wire   [57:0] tmp_206_fu_6084_p4;
wire  signed [129:0] tmp_305_cast_fu_6110_p1;
wire   [2:0] tmp_253_fu_6118_p4;
wire   [0:0] tmp_208_fu_6113_p2;
wire   [0:0] icmp2_fu_6128_p2;
wire   [10:0] tmp_255_fu_6156_p1;
wire   [10:0] out_exp_V_2_fu_6160_p2;
wire   [51:0] tmp_V_34_fu_6146_p4;
wire   [0:0] tmp_254_fu_6176_p3;
wire   [63:0] p_Val2_277_fu_6196_p1;
wire   [53:0] mantissa_V_fu_6214_p4;
wire   [11:0] tmp_311_cast_fu_6227_p1;
wire   [11:0] sh_assign_fu_6230_p2;
wire   [10:0] tmp_211_fu_6244_p2;
wire   [0:0] isNeg_fu_6236_p3;
wire  signed [11:0] tmp_312_cast_fu_6249_p1;
wire   [11:0] ush_fu_6253_p3;
wire  signed [31:0] sh_assign_2_cast_fu_6261_p1;
wire   [53:0] tmp_313_cast_fu_6269_p1;
wire   [136:0] mantissa_V_1_cast_fu_6223_p1;
wire   [136:0] tmp_212_fu_6265_p1;
wire   [53:0] r_V_70_fu_6273_p2;
wire   [0:0] tmp_258_fu_6285_p3;
wire   [136:0] r_V_71_fu_6279_p2;
wire   [31:0] tmp_213_fu_6293_p1;
wire   [31:0] tmp_215_fu_6297_p4;
wire   [15:0] grp_fu_6316_p0;
wire   [15:0] grp_fu_6327_p0;
wire   [15:0] grp_fu_6338_p0;
reg    grp_fu_1133_ce;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [1:0] grp_fu_1146_opcode;
reg   [85:0] ap_NS_fsm;
wire   [58:0] b_frac1_V1_fu_1453_p00;
wire   [58:0] b_frac1_V1_fu_1453_p10;
wire   [58:0] b_frac1_V_5_fu_4759_p00;
wire   [58:0] b_frac1_V_5_fu_4759_p10;
wire   [58:0] b_frac1_V_s_fu_3106_p00;
wire   [58:0] b_frac1_V_s_fu_3106_p10;
wire   [78:0] r_V_101_fu_4229_p00;
wire   [78:0] r_V_101_fu_4229_p10;
wire   [92:0] r_V_102_fu_4291_p00;
wire   [92:0] r_V_102_fu_4291_p10;
wire   [99:0] r_V_103_fu_4358_p00;
wire   [99:0] r_V_103_fu_4358_p10;
wire   [74:0] r_V_105_fu_4859_p00;
wire   [74:0] r_V_105_fu_4859_p10;
wire   [78:0] r_V_106_fu_4942_p00;
wire   [78:0] r_V_106_fu_4942_p10;
wire   [88:0] r_V_107_fu_5030_p00;
wire   [88:0] r_V_107_fu_5030_p10;
wire   [97:0] r_V_108_fu_5120_p00;
wire   [97:0] r_V_108_fu_5120_p10;
wire   [92:0] r_V_109_fu_5210_p00;
wire   [92:0] r_V_109_fu_5210_p10;
wire   [87:0] r_V_110_fu_5300_p00;
wire   [87:0] r_V_110_fu_5300_p10;
wire   [82:0] r_V_111_fu_5403_p00;
wire   [82:0] r_V_111_fu_5403_p10;
wire   [78:0] r_V_115_fu_5882_p00;
wire   [78:0] r_V_115_fu_5882_p10;
wire   [92:0] r_V_116_fu_5944_p00;
wire   [92:0] r_V_116_fu_5944_p10;
wire   [99:0] r_V_117_fu_6011_p00;
wire   [99:0] r_V_117_fu_6011_p10;
wire   [74:0] r_V_77_fu_1553_p00;
wire   [74:0] r_V_77_fu_1553_p10;
wire   [78:0] r_V_78_fu_1636_p00;
wire   [78:0] r_V_78_fu_1636_p10;
wire   [88:0] r_V_79_fu_1724_p00;
wire   [88:0] r_V_79_fu_1724_p10;
wire   [97:0] r_V_80_fu_1814_p00;
wire   [97:0] r_V_80_fu_1814_p10;
wire   [92:0] r_V_81_fu_1904_p00;
wire   [92:0] r_V_81_fu_1904_p10;
wire   [87:0] r_V_82_fu_1994_p00;
wire   [87:0] r_V_82_fu_1994_p10;
wire   [82:0] r_V_83_fu_2097_p00;
wire   [82:0] r_V_83_fu_2097_p10;
wire   [78:0] r_V_87_fu_2576_p00;
wire   [78:0] r_V_87_fu_2576_p10;
wire   [92:0] r_V_88_fu_2638_p00;
wire   [92:0] r_V_88_fu_2638_p10;
wire   [99:0] r_V_89_fu_2705_p00;
wire   [99:0] r_V_89_fu_2705_p10;
wire   [74:0] r_V_91_fu_3206_p00;
wire   [74:0] r_V_91_fu_3206_p10;
wire   [78:0] r_V_92_fu_3289_p00;
wire   [78:0] r_V_92_fu_3289_p10;
wire   [88:0] r_V_93_fu_3377_p00;
wire   [88:0] r_V_93_fu_3377_p10;
wire   [97:0] r_V_94_fu_3467_p00;
wire   [97:0] r_V_94_fu_3467_p10;
wire   [92:0] r_V_95_fu_3557_p00;
wire   [92:0] r_V_95_fu_3557_p10;
wire   [87:0] r_V_96_fu_3647_p00;
wire   [87:0] r_V_96_fu_3647_p10;
wire   [82:0] r_V_97_fu_3750_p00;
wire   [82:0] r_V_97_fu_3750_p10;
reg    ap_condition_3878;
reg    ap_condition_578;
reg    ap_condition_876;
reg    ap_condition_299;

// power-on initialization
initial begin
#0 ap_CS_fsm = 86'd2;
end

RosenbrockSimulatbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_20_address0),
    .ce0(pow_reduce_anonymo_20_ce0),
    .q0(pow_reduce_anonymo_20_q0)
);

RosenbrockSimulatcud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_19_address0),
    .ce0(pow_reduce_anonymo_19_ce0),
    .q0(pow_reduce_anonymo_19_q0)
);

RosenbrockSimulatdEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymo_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_16_address0),
    .ce0(pow_reduce_anonymo_16_ce0),
    .q0(pow_reduce_anonymo_16_q0)
);

RosenbrockSimulateOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_17_address0),
    .ce0(pow_reduce_anonymo_17_ce0),
    .q0(pow_reduce_anonymo_17_q0)
);

RosenbrockSimulatfYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_9_address0),
    .ce0(pow_reduce_anonymo_9_ce0),
    .q0(pow_reduce_anonymo_9_q0)
);

RosenbrockSimulatg8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_12_address0),
    .ce0(pow_reduce_anonymo_12_ce0),
    .q0(pow_reduce_anonymo_12_q0)
);

RosenbrockSimulathbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_13_address0),
    .ce0(pow_reduce_anonymo_13_ce0),
    .q0(pow_reduce_anonymo_13_q0)
);

RosenbrockSimulatibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_14_address0),
    .ce0(pow_reduce_anonymo_14_ce0),
    .q0(pow_reduce_anonymo_14_q0)
);

RosenbrockSimulatjbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymo_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_15_address0),
    .ce0(pow_reduce_anonymo_15_ce0),
    .q0(pow_reduce_anonymo_15_q0)
);

RosenbrockSimulatkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_18_address0),
    .ce0(pow_reduce_anonymo_18_ce0),
    .q0(pow_reduce_anonymo_18_q0)
);

RosenbrockSimulatlbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_address0),
    .ce0(pow_reduce_anonymo_ce0),
    .q0(pow_reduce_anonymo_q0),
    .address1(pow_reduce_anonymo_address1),
    .ce1(pow_reduce_anonymo_ce1),
    .q1(pow_reduce_anonymo_q1)
);

RosenbrockSimulatmb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymo_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymo_21_address0),
    .ce0(pow_reduce_anonymo_21_ce0),
    .q0(pow_reduce_anonymo_21_q0)
);

RosenbrockSimulatncg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
RosenbrockSimulatncg_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1133_p0),
    .din1(grp_fu_1133_p1),
    .ce(grp_fu_1133_ce),
    .dout(grp_fu_1133_p2)
);

RosenbrockSimulatocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
RosenbrockSimulatocq_U2(
    .din0(grp_fu_1137_p0),
    .dout(grp_fu_1137_p1)
);

RosenbrockSimulatocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
RosenbrockSimulatocq_U3(
    .din0(y_double_reg_6376),
    .dout(tmp_71_fu_1140_p1)
);

RosenbrockSimulatocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
RosenbrockSimulatocq_U4(
    .din0(x_double_reg_6359),
    .dout(x_assign_1_fu_1143_p1)
);

RosenbrockSimulatpcA #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
RosenbrockSimulatpcA_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1146_p0),
    .din1(grp_fu_1146_p1),
    .opcode(grp_fu_1146_opcode),
    .ce(1'b1),
    .dout(grp_fu_1146_p2)
);

RosenbrockSimulatqcK #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
RosenbrockSimulatqcK_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_70_reg_6823),
    .din1(grp_fu_1150_p1),
    .ce(1'b1),
    .dout(grp_fu_1150_p2)
);

RosenbrockSimulatrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
RosenbrockSimulatrcU_U7(
    .din0(grp_fu_6316_p0),
    .din1(m_fix_hi_V_reg_6692),
    .din2(rhs_V_14_fu_2411_p3),
    .dout(grp_fu_6316_p3)
);

RosenbrockSimulatrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
RosenbrockSimulatrcU_U8(
    .din0(grp_fu_6327_p0),
    .din1(m_fix_hi_V_1_reg_7135),
    .din2(rhs_V_31_fu_4064_p3),
    .dout(grp_fu_6327_p3)
);

RosenbrockSimulatrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
RosenbrockSimulatrcU_U9(
    .din0(grp_fu_6338_p0),
    .din1(m_fix_hi_V_2_reg_7578),
    .din2(rhs_V_48_fu_5717_p3),
    .dout(grp_fu_6338_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b0) begin
        ap_CS_fsm <= ap_ST_fsm_state2;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2003_i1_fu_4481_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
                p_01254_i379_in_reg_1032[62 : 0] <= p_1_cast_cast_fu_4530_p3[62 : 0];
    end else if ((((tmp_138_fu_4487_p2 == 1'd1) & (or_cond2003_i1_fu_4481_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50)) | ((tmp_82_fu_3027_p2 == 1'd1) & (tmp_84_fu_3041_p2 == 1'd0) & (brmerge1_fu_3005_p2 == 1'd0) & (x_is_p1_1_fu_2949_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28)))) begin
                p_01254_i379_in_reg_1032[0] <= 1'b0;
        p_01254_i379_in_reg_1032[1] <= 1'b0;
        p_01254_i379_in_reg_1032[2] <= 1'b0;
        p_01254_i379_in_reg_1032[3] <= 1'b0;
        p_01254_i379_in_reg_1032[4] <= 1'b0;
        p_01254_i379_in_reg_1032[5] <= 1'b0;
        p_01254_i379_in_reg_1032[6] <= 1'b0;
        p_01254_i379_in_reg_1032[7] <= 1'b0;
        p_01254_i379_in_reg_1032[8] <= 1'b0;
        p_01254_i379_in_reg_1032[9] <= 1'b0;
        p_01254_i379_in_reg_1032[10] <= 1'b0;
        p_01254_i379_in_reg_1032[11] <= 1'b0;
        p_01254_i379_in_reg_1032[12] <= 1'b0;
        p_01254_i379_in_reg_1032[13] <= 1'b0;
        p_01254_i379_in_reg_1032[14] <= 1'b0;
        p_01254_i379_in_reg_1032[15] <= 1'b0;
        p_01254_i379_in_reg_1032[16] <= 1'b0;
        p_01254_i379_in_reg_1032[17] <= 1'b0;
        p_01254_i379_in_reg_1032[18] <= 1'b0;
        p_01254_i379_in_reg_1032[19] <= 1'b0;
        p_01254_i379_in_reg_1032[20] <= 1'b0;
        p_01254_i379_in_reg_1032[21] <= 1'b0;
        p_01254_i379_in_reg_1032[22] <= 1'b0;
        p_01254_i379_in_reg_1032[23] <= 1'b0;
        p_01254_i379_in_reg_1032[24] <= 1'b0;
        p_01254_i379_in_reg_1032[25] <= 1'b0;
        p_01254_i379_in_reg_1032[26] <= 1'b0;
        p_01254_i379_in_reg_1032[27] <= 1'b0;
        p_01254_i379_in_reg_1032[28] <= 1'b0;
        p_01254_i379_in_reg_1032[29] <= 1'b0;
        p_01254_i379_in_reg_1032[30] <= 1'b0;
        p_01254_i379_in_reg_1032[31] <= 1'b0;
        p_01254_i379_in_reg_1032[32] <= 1'b0;
        p_01254_i379_in_reg_1032[33] <= 1'b0;
        p_01254_i379_in_reg_1032[34] <= 1'b0;
        p_01254_i379_in_reg_1032[35] <= 1'b0;
        p_01254_i379_in_reg_1032[36] <= 1'b0;
        p_01254_i379_in_reg_1032[37] <= 1'b0;
        p_01254_i379_in_reg_1032[38] <= 1'b0;
        p_01254_i379_in_reg_1032[39] <= 1'b0;
        p_01254_i379_in_reg_1032[40] <= 1'b0;
        p_01254_i379_in_reg_1032[41] <= 1'b0;
        p_01254_i379_in_reg_1032[42] <= 1'b0;
        p_01254_i379_in_reg_1032[43] <= 1'b0;
        p_01254_i379_in_reg_1032[44] <= 1'b0;
        p_01254_i379_in_reg_1032[45] <= 1'b0;
        p_01254_i379_in_reg_1032[46] <= 1'b0;
        p_01254_i379_in_reg_1032[47] <= 1'b0;
        p_01254_i379_in_reg_1032[48] <= 1'b0;
        p_01254_i379_in_reg_1032[49] <= 1'b0;
        p_01254_i379_in_reg_1032[50] <= 1'b0;
        p_01254_i379_in_reg_1032[51] <= 1'b0;
        p_01254_i379_in_reg_1032[52] <= 1'b0;
        p_01254_i379_in_reg_1032[53] <= 1'b0;
        p_01254_i379_in_reg_1032[54] <= 1'b0;
        p_01254_i379_in_reg_1032[55] <= 1'b0;
        p_01254_i379_in_reg_1032[56] <= 1'b0;
        p_01254_i379_in_reg_1032[57] <= 1'b0;
        p_01254_i379_in_reg_1032[58] <= 1'b0;
        p_01254_i379_in_reg_1032[59] <= 1'b0;
        p_01254_i379_in_reg_1032[60] <= 1'b0;
        p_01254_i379_in_reg_1032[61] <= 1'b0;
        p_01254_i379_in_reg_1032[62] <= 1'b0;
    end else if (((tmp_82_fu_3027_p2 == 1'd0) & (brmerge1_fu_3005_p2 == 1'd0) & (x_is_p1_1_fu_2949_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                p_01254_i379_in_reg_1032[0] <= 1'b0;
        p_01254_i379_in_reg_1032[1] <= 1'b0;
        p_01254_i379_in_reg_1032[2] <= 1'b0;
        p_01254_i379_in_reg_1032[3] <= 1'b0;
        p_01254_i379_in_reg_1032[4] <= 1'b0;
        p_01254_i379_in_reg_1032[5] <= 1'b0;
        p_01254_i379_in_reg_1032[6] <= 1'b0;
        p_01254_i379_in_reg_1032[7] <= 1'b0;
        p_01254_i379_in_reg_1032[8] <= 1'b0;
        p_01254_i379_in_reg_1032[9] <= 1'b0;
        p_01254_i379_in_reg_1032[10] <= 1'b0;
        p_01254_i379_in_reg_1032[11] <= 1'b0;
        p_01254_i379_in_reg_1032[12] <= 1'b0;
        p_01254_i379_in_reg_1032[13] <= 1'b0;
        p_01254_i379_in_reg_1032[14] <= 1'b0;
        p_01254_i379_in_reg_1032[15] <= 1'b0;
        p_01254_i379_in_reg_1032[16] <= 1'b0;
        p_01254_i379_in_reg_1032[17] <= 1'b0;
        p_01254_i379_in_reg_1032[18] <= 1'b0;
        p_01254_i379_in_reg_1032[19] <= 1'b0;
        p_01254_i379_in_reg_1032[20] <= 1'b0;
        p_01254_i379_in_reg_1032[21] <= 1'b0;
        p_01254_i379_in_reg_1032[22] <= 1'b0;
        p_01254_i379_in_reg_1032[23] <= 1'b0;
        p_01254_i379_in_reg_1032[24] <= 1'b0;
        p_01254_i379_in_reg_1032[25] <= 1'b0;
        p_01254_i379_in_reg_1032[26] <= 1'b0;
        p_01254_i379_in_reg_1032[27] <= 1'b0;
        p_01254_i379_in_reg_1032[28] <= 1'b0;
        p_01254_i379_in_reg_1032[29] <= 1'b0;
        p_01254_i379_in_reg_1032[30] <= 1'b0;
        p_01254_i379_in_reg_1032[31] <= 1'b0;
        p_01254_i379_in_reg_1032[32] <= 1'b0;
        p_01254_i379_in_reg_1032[33] <= 1'b0;
        p_01254_i379_in_reg_1032[34] <= 1'b0;
        p_01254_i379_in_reg_1032[35] <= 1'b0;
        p_01254_i379_in_reg_1032[36] <= 1'b0;
        p_01254_i379_in_reg_1032[37] <= 1'b0;
        p_01254_i379_in_reg_1032[38] <= 1'b0;
        p_01254_i379_in_reg_1032[39] <= 1'b0;
        p_01254_i379_in_reg_1032[40] <= 1'b0;
        p_01254_i379_in_reg_1032[41] <= 1'b0;
        p_01254_i379_in_reg_1032[42] <= 1'b0;
        p_01254_i379_in_reg_1032[43] <= 1'b0;
        p_01254_i379_in_reg_1032[44] <= 1'b0;
        p_01254_i379_in_reg_1032[45] <= 1'b0;
        p_01254_i379_in_reg_1032[46] <= 1'b0;
        p_01254_i379_in_reg_1032[47] <= 1'b0;
        p_01254_i379_in_reg_1032[48] <= 1'b0;
        p_01254_i379_in_reg_1032[49] <= 1'b0;
        p_01254_i379_in_reg_1032[50] <= 1'b0;
        p_01254_i379_in_reg_1032[51] <= 1'b0;
        p_01254_i379_in_reg_1032[52] <= 1'b1;
        p_01254_i379_in_reg_1032[53] <= 1'b1;
        p_01254_i379_in_reg_1032[54] <= 1'b1;
        p_01254_i379_in_reg_1032[55] <= 1'b1;
        p_01254_i379_in_reg_1032[56] <= 1'b1;
        p_01254_i379_in_reg_1032[57] <= 1'b1;
        p_01254_i379_in_reg_1032[58] <= 1'b1;
        p_01254_i379_in_reg_1032[59] <= 1'b1;
        p_01254_i379_in_reg_1032[60] <= 1'b1;
        p_01254_i379_in_reg_1032[61] <= 1'b1;
        p_01254_i379_in_reg_1032[62] <= 1'b1;
    end else if (((brmerge1_fu_3005_p2 == 1'd1) & (x_is_p1_1_fu_2949_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                p_01254_i379_in_reg_1032[62 : 0] <= p_mux1_cast_cast_fu_3011_p3[62 : 0];
    end else if (((x_is_p1_1_fu_2949_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                p_01254_i379_in_reg_1032[0] <= 1'b0;
        p_01254_i379_in_reg_1032[1] <= 1'b0;
        p_01254_i379_in_reg_1032[2] <= 1'b0;
        p_01254_i379_in_reg_1032[3] <= 1'b0;
        p_01254_i379_in_reg_1032[4] <= 1'b0;
        p_01254_i379_in_reg_1032[5] <= 1'b0;
        p_01254_i379_in_reg_1032[6] <= 1'b0;
        p_01254_i379_in_reg_1032[7] <= 1'b0;
        p_01254_i379_in_reg_1032[8] <= 1'b0;
        p_01254_i379_in_reg_1032[9] <= 1'b0;
        p_01254_i379_in_reg_1032[10] <= 1'b0;
        p_01254_i379_in_reg_1032[11] <= 1'b0;
        p_01254_i379_in_reg_1032[12] <= 1'b0;
        p_01254_i379_in_reg_1032[13] <= 1'b0;
        p_01254_i379_in_reg_1032[14] <= 1'b0;
        p_01254_i379_in_reg_1032[15] <= 1'b0;
        p_01254_i379_in_reg_1032[16] <= 1'b0;
        p_01254_i379_in_reg_1032[17] <= 1'b0;
        p_01254_i379_in_reg_1032[18] <= 1'b0;
        p_01254_i379_in_reg_1032[19] <= 1'b0;
        p_01254_i379_in_reg_1032[20] <= 1'b0;
        p_01254_i379_in_reg_1032[21] <= 1'b0;
        p_01254_i379_in_reg_1032[22] <= 1'b0;
        p_01254_i379_in_reg_1032[23] <= 1'b0;
        p_01254_i379_in_reg_1032[24] <= 1'b0;
        p_01254_i379_in_reg_1032[25] <= 1'b0;
        p_01254_i379_in_reg_1032[26] <= 1'b0;
        p_01254_i379_in_reg_1032[27] <= 1'b0;
        p_01254_i379_in_reg_1032[28] <= 1'b0;
        p_01254_i379_in_reg_1032[29] <= 1'b0;
        p_01254_i379_in_reg_1032[30] <= 1'b0;
        p_01254_i379_in_reg_1032[31] <= 1'b0;
        p_01254_i379_in_reg_1032[32] <= 1'b0;
        p_01254_i379_in_reg_1032[33] <= 1'b0;
        p_01254_i379_in_reg_1032[34] <= 1'b0;
        p_01254_i379_in_reg_1032[35] <= 1'b0;
        p_01254_i379_in_reg_1032[36] <= 1'b0;
        p_01254_i379_in_reg_1032[37] <= 1'b0;
        p_01254_i379_in_reg_1032[38] <= 1'b0;
        p_01254_i379_in_reg_1032[39] <= 1'b0;
        p_01254_i379_in_reg_1032[40] <= 1'b0;
        p_01254_i379_in_reg_1032[41] <= 1'b0;
        p_01254_i379_in_reg_1032[42] <= 1'b0;
        p_01254_i379_in_reg_1032[43] <= 1'b0;
        p_01254_i379_in_reg_1032[44] <= 1'b0;
        p_01254_i379_in_reg_1032[45] <= 1'b0;
        p_01254_i379_in_reg_1032[46] <= 1'b0;
        p_01254_i379_in_reg_1032[47] <= 1'b0;
        p_01254_i379_in_reg_1032[48] <= 1'b0;
        p_01254_i379_in_reg_1032[49] <= 1'b0;
        p_01254_i379_in_reg_1032[50] <= 1'b0;
        p_01254_i379_in_reg_1032[51] <= 1'b0;
        p_01254_i379_in_reg_1032[52] <= 1'b1;
        p_01254_i379_in_reg_1032[53] <= 1'b1;
        p_01254_i379_in_reg_1032[54] <= 1'b1;
        p_01254_i379_in_reg_1032[55] <= 1'b1;
        p_01254_i379_in_reg_1032[56] <= 1'b1;
        p_01254_i379_in_reg_1032[57] <= 1'b1;
        p_01254_i379_in_reg_1032[58] <= 1'b1;
        p_01254_i379_in_reg_1032[59] <= 1'b1;
        p_01254_i379_in_reg_1032[60] <= 1'b1;
        p_01254_i379_in_reg_1032[61] <= 1'b1;
        p_01254_i379_in_reg_1032[62] <= 1'b0;
    end else if (((tmp_138_fu_4487_p2 == 1'd0) & (or_cond2003_i1_fu_4481_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
                p_01254_i379_in_reg_1032[62 : 0] <= p_Result_85_fu_4513_p4[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2003_i2_fu_6134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
                p_01254_i510_in_reg_1107[62 : 0] <= p_2_cast_cast_fu_6183_p3[62 : 0];
    end else if ((((tmp_152_fu_4680_p2 == 1'd1) & (tmp_154_fu_4694_p2 == 1'd0) & (brmerge2_fu_4658_p2 == 1'd0) & (x_is_p1_2_fu_4602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55)) | ((tmp_209_fu_6140_p2 == 1'd1) & (or_cond2003_i2_fu_6134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77)))) begin
                p_01254_i510_in_reg_1107[0] <= 1'b0;
        p_01254_i510_in_reg_1107[1] <= 1'b0;
        p_01254_i510_in_reg_1107[2] <= 1'b0;
        p_01254_i510_in_reg_1107[3] <= 1'b0;
        p_01254_i510_in_reg_1107[4] <= 1'b0;
        p_01254_i510_in_reg_1107[5] <= 1'b0;
        p_01254_i510_in_reg_1107[6] <= 1'b0;
        p_01254_i510_in_reg_1107[7] <= 1'b0;
        p_01254_i510_in_reg_1107[8] <= 1'b0;
        p_01254_i510_in_reg_1107[9] <= 1'b0;
        p_01254_i510_in_reg_1107[10] <= 1'b0;
        p_01254_i510_in_reg_1107[11] <= 1'b0;
        p_01254_i510_in_reg_1107[12] <= 1'b0;
        p_01254_i510_in_reg_1107[13] <= 1'b0;
        p_01254_i510_in_reg_1107[14] <= 1'b0;
        p_01254_i510_in_reg_1107[15] <= 1'b0;
        p_01254_i510_in_reg_1107[16] <= 1'b0;
        p_01254_i510_in_reg_1107[17] <= 1'b0;
        p_01254_i510_in_reg_1107[18] <= 1'b0;
        p_01254_i510_in_reg_1107[19] <= 1'b0;
        p_01254_i510_in_reg_1107[20] <= 1'b0;
        p_01254_i510_in_reg_1107[21] <= 1'b0;
        p_01254_i510_in_reg_1107[22] <= 1'b0;
        p_01254_i510_in_reg_1107[23] <= 1'b0;
        p_01254_i510_in_reg_1107[24] <= 1'b0;
        p_01254_i510_in_reg_1107[25] <= 1'b0;
        p_01254_i510_in_reg_1107[26] <= 1'b0;
        p_01254_i510_in_reg_1107[27] <= 1'b0;
        p_01254_i510_in_reg_1107[28] <= 1'b0;
        p_01254_i510_in_reg_1107[29] <= 1'b0;
        p_01254_i510_in_reg_1107[30] <= 1'b0;
        p_01254_i510_in_reg_1107[31] <= 1'b0;
        p_01254_i510_in_reg_1107[32] <= 1'b0;
        p_01254_i510_in_reg_1107[33] <= 1'b0;
        p_01254_i510_in_reg_1107[34] <= 1'b0;
        p_01254_i510_in_reg_1107[35] <= 1'b0;
        p_01254_i510_in_reg_1107[36] <= 1'b0;
        p_01254_i510_in_reg_1107[37] <= 1'b0;
        p_01254_i510_in_reg_1107[38] <= 1'b0;
        p_01254_i510_in_reg_1107[39] <= 1'b0;
        p_01254_i510_in_reg_1107[40] <= 1'b0;
        p_01254_i510_in_reg_1107[41] <= 1'b0;
        p_01254_i510_in_reg_1107[42] <= 1'b0;
        p_01254_i510_in_reg_1107[43] <= 1'b0;
        p_01254_i510_in_reg_1107[44] <= 1'b0;
        p_01254_i510_in_reg_1107[45] <= 1'b0;
        p_01254_i510_in_reg_1107[46] <= 1'b0;
        p_01254_i510_in_reg_1107[47] <= 1'b0;
        p_01254_i510_in_reg_1107[48] <= 1'b0;
        p_01254_i510_in_reg_1107[49] <= 1'b0;
        p_01254_i510_in_reg_1107[50] <= 1'b0;
        p_01254_i510_in_reg_1107[51] <= 1'b0;
        p_01254_i510_in_reg_1107[52] <= 1'b0;
        p_01254_i510_in_reg_1107[53] <= 1'b0;
        p_01254_i510_in_reg_1107[54] <= 1'b0;
        p_01254_i510_in_reg_1107[55] <= 1'b0;
        p_01254_i510_in_reg_1107[56] <= 1'b0;
        p_01254_i510_in_reg_1107[57] <= 1'b0;
        p_01254_i510_in_reg_1107[58] <= 1'b0;
        p_01254_i510_in_reg_1107[59] <= 1'b0;
        p_01254_i510_in_reg_1107[60] <= 1'b0;
        p_01254_i510_in_reg_1107[61] <= 1'b0;
        p_01254_i510_in_reg_1107[62] <= 1'b0;
    end else if (((tmp_152_fu_4680_p2 == 1'd0) & (brmerge2_fu_4658_p2 == 1'd0) & (x_is_p1_2_fu_4602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
                p_01254_i510_in_reg_1107[0] <= 1'b0;
        p_01254_i510_in_reg_1107[1] <= 1'b0;
        p_01254_i510_in_reg_1107[2] <= 1'b0;
        p_01254_i510_in_reg_1107[3] <= 1'b0;
        p_01254_i510_in_reg_1107[4] <= 1'b0;
        p_01254_i510_in_reg_1107[5] <= 1'b0;
        p_01254_i510_in_reg_1107[6] <= 1'b0;
        p_01254_i510_in_reg_1107[7] <= 1'b0;
        p_01254_i510_in_reg_1107[8] <= 1'b0;
        p_01254_i510_in_reg_1107[9] <= 1'b0;
        p_01254_i510_in_reg_1107[10] <= 1'b0;
        p_01254_i510_in_reg_1107[11] <= 1'b0;
        p_01254_i510_in_reg_1107[12] <= 1'b0;
        p_01254_i510_in_reg_1107[13] <= 1'b0;
        p_01254_i510_in_reg_1107[14] <= 1'b0;
        p_01254_i510_in_reg_1107[15] <= 1'b0;
        p_01254_i510_in_reg_1107[16] <= 1'b0;
        p_01254_i510_in_reg_1107[17] <= 1'b0;
        p_01254_i510_in_reg_1107[18] <= 1'b0;
        p_01254_i510_in_reg_1107[19] <= 1'b0;
        p_01254_i510_in_reg_1107[20] <= 1'b0;
        p_01254_i510_in_reg_1107[21] <= 1'b0;
        p_01254_i510_in_reg_1107[22] <= 1'b0;
        p_01254_i510_in_reg_1107[23] <= 1'b0;
        p_01254_i510_in_reg_1107[24] <= 1'b0;
        p_01254_i510_in_reg_1107[25] <= 1'b0;
        p_01254_i510_in_reg_1107[26] <= 1'b0;
        p_01254_i510_in_reg_1107[27] <= 1'b0;
        p_01254_i510_in_reg_1107[28] <= 1'b0;
        p_01254_i510_in_reg_1107[29] <= 1'b0;
        p_01254_i510_in_reg_1107[30] <= 1'b0;
        p_01254_i510_in_reg_1107[31] <= 1'b0;
        p_01254_i510_in_reg_1107[32] <= 1'b0;
        p_01254_i510_in_reg_1107[33] <= 1'b0;
        p_01254_i510_in_reg_1107[34] <= 1'b0;
        p_01254_i510_in_reg_1107[35] <= 1'b0;
        p_01254_i510_in_reg_1107[36] <= 1'b0;
        p_01254_i510_in_reg_1107[37] <= 1'b0;
        p_01254_i510_in_reg_1107[38] <= 1'b0;
        p_01254_i510_in_reg_1107[39] <= 1'b0;
        p_01254_i510_in_reg_1107[40] <= 1'b0;
        p_01254_i510_in_reg_1107[41] <= 1'b0;
        p_01254_i510_in_reg_1107[42] <= 1'b0;
        p_01254_i510_in_reg_1107[43] <= 1'b0;
        p_01254_i510_in_reg_1107[44] <= 1'b0;
        p_01254_i510_in_reg_1107[45] <= 1'b0;
        p_01254_i510_in_reg_1107[46] <= 1'b0;
        p_01254_i510_in_reg_1107[47] <= 1'b0;
        p_01254_i510_in_reg_1107[48] <= 1'b0;
        p_01254_i510_in_reg_1107[49] <= 1'b0;
        p_01254_i510_in_reg_1107[50] <= 1'b0;
        p_01254_i510_in_reg_1107[51] <= 1'b0;
        p_01254_i510_in_reg_1107[52] <= 1'b1;
        p_01254_i510_in_reg_1107[53] <= 1'b1;
        p_01254_i510_in_reg_1107[54] <= 1'b1;
        p_01254_i510_in_reg_1107[55] <= 1'b1;
        p_01254_i510_in_reg_1107[56] <= 1'b1;
        p_01254_i510_in_reg_1107[57] <= 1'b1;
        p_01254_i510_in_reg_1107[58] <= 1'b1;
        p_01254_i510_in_reg_1107[59] <= 1'b1;
        p_01254_i510_in_reg_1107[60] <= 1'b1;
        p_01254_i510_in_reg_1107[61] <= 1'b1;
        p_01254_i510_in_reg_1107[62] <= 1'b1;
    end else if (((brmerge2_fu_4658_p2 == 1'd1) & (x_is_p1_2_fu_4602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
                p_01254_i510_in_reg_1107[62 : 0] <= p_mux2_cast_cast_fu_4664_p3[62 : 0];
    end else if (((x_is_p1_2_fu_4602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                p_01254_i510_in_reg_1107[0] <= 1'b0;
        p_01254_i510_in_reg_1107[1] <= 1'b0;
        p_01254_i510_in_reg_1107[2] <= 1'b0;
        p_01254_i510_in_reg_1107[3] <= 1'b0;
        p_01254_i510_in_reg_1107[4] <= 1'b0;
        p_01254_i510_in_reg_1107[5] <= 1'b0;
        p_01254_i510_in_reg_1107[6] <= 1'b0;
        p_01254_i510_in_reg_1107[7] <= 1'b0;
        p_01254_i510_in_reg_1107[8] <= 1'b0;
        p_01254_i510_in_reg_1107[9] <= 1'b0;
        p_01254_i510_in_reg_1107[10] <= 1'b0;
        p_01254_i510_in_reg_1107[11] <= 1'b0;
        p_01254_i510_in_reg_1107[12] <= 1'b0;
        p_01254_i510_in_reg_1107[13] <= 1'b0;
        p_01254_i510_in_reg_1107[14] <= 1'b0;
        p_01254_i510_in_reg_1107[15] <= 1'b0;
        p_01254_i510_in_reg_1107[16] <= 1'b0;
        p_01254_i510_in_reg_1107[17] <= 1'b0;
        p_01254_i510_in_reg_1107[18] <= 1'b0;
        p_01254_i510_in_reg_1107[19] <= 1'b0;
        p_01254_i510_in_reg_1107[20] <= 1'b0;
        p_01254_i510_in_reg_1107[21] <= 1'b0;
        p_01254_i510_in_reg_1107[22] <= 1'b0;
        p_01254_i510_in_reg_1107[23] <= 1'b0;
        p_01254_i510_in_reg_1107[24] <= 1'b0;
        p_01254_i510_in_reg_1107[25] <= 1'b0;
        p_01254_i510_in_reg_1107[26] <= 1'b0;
        p_01254_i510_in_reg_1107[27] <= 1'b0;
        p_01254_i510_in_reg_1107[28] <= 1'b0;
        p_01254_i510_in_reg_1107[29] <= 1'b0;
        p_01254_i510_in_reg_1107[30] <= 1'b0;
        p_01254_i510_in_reg_1107[31] <= 1'b0;
        p_01254_i510_in_reg_1107[32] <= 1'b0;
        p_01254_i510_in_reg_1107[33] <= 1'b0;
        p_01254_i510_in_reg_1107[34] <= 1'b0;
        p_01254_i510_in_reg_1107[35] <= 1'b0;
        p_01254_i510_in_reg_1107[36] <= 1'b0;
        p_01254_i510_in_reg_1107[37] <= 1'b0;
        p_01254_i510_in_reg_1107[38] <= 1'b0;
        p_01254_i510_in_reg_1107[39] <= 1'b0;
        p_01254_i510_in_reg_1107[40] <= 1'b0;
        p_01254_i510_in_reg_1107[41] <= 1'b0;
        p_01254_i510_in_reg_1107[42] <= 1'b0;
        p_01254_i510_in_reg_1107[43] <= 1'b0;
        p_01254_i510_in_reg_1107[44] <= 1'b0;
        p_01254_i510_in_reg_1107[45] <= 1'b0;
        p_01254_i510_in_reg_1107[46] <= 1'b0;
        p_01254_i510_in_reg_1107[47] <= 1'b0;
        p_01254_i510_in_reg_1107[48] <= 1'b0;
        p_01254_i510_in_reg_1107[49] <= 1'b0;
        p_01254_i510_in_reg_1107[50] <= 1'b0;
        p_01254_i510_in_reg_1107[51] <= 1'b0;
        p_01254_i510_in_reg_1107[52] <= 1'b1;
        p_01254_i510_in_reg_1107[53] <= 1'b1;
        p_01254_i510_in_reg_1107[54] <= 1'b1;
        p_01254_i510_in_reg_1107[55] <= 1'b1;
        p_01254_i510_in_reg_1107[56] <= 1'b1;
        p_01254_i510_in_reg_1107[57] <= 1'b1;
        p_01254_i510_in_reg_1107[58] <= 1'b1;
        p_01254_i510_in_reg_1107[59] <= 1'b1;
        p_01254_i510_in_reg_1107[60] <= 1'b1;
        p_01254_i510_in_reg_1107[61] <= 1'b1;
        p_01254_i510_in_reg_1107[62] <= 1'b0;
    end else if (((tmp_209_fu_6140_p2 == 1'd0) & (or_cond2003_i2_fu_6134_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
                p_01254_i510_in_reg_1107[62 : 0] <= p_Result_88_fu_6166_p4[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2003_i_fu_2827_p2 == 1'd1) & (tmp_13_reg_6408 == 1'd1) & (tmp_11_reg_6404 == 1'd1) & (brmerge_reg_6395 == 1'd0) & (x_is_p1_reg_6391 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                p_01254_i_in_reg_957[62 : 0] <= p_cast_cast_fu_2877_p3[62 : 0];
    end else if ((((tmp_69_fu_2833_p2 == 1'd1) & (tmp_13_reg_6408 == 1'd1) & (tmp_11_reg_6404 == 1'd1) & (brmerge_reg_6395 == 1'd0) & (x_is_p1_reg_6391 == 1'd0) & (or_cond2003_i_fu_2827_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28)) | ((tmp_11_fu_1374_p2 == 1'd1) & (tmp_13_fu_1388_p2 == 1'd0) & (brmerge_fu_1352_p2 == 1'd0) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
                p_01254_i_in_reg_957[0] <= 1'b0;
        p_01254_i_in_reg_957[1] <= 1'b0;
        p_01254_i_in_reg_957[2] <= 1'b0;
        p_01254_i_in_reg_957[3] <= 1'b0;
        p_01254_i_in_reg_957[4] <= 1'b0;
        p_01254_i_in_reg_957[5] <= 1'b0;
        p_01254_i_in_reg_957[6] <= 1'b0;
        p_01254_i_in_reg_957[7] <= 1'b0;
        p_01254_i_in_reg_957[8] <= 1'b0;
        p_01254_i_in_reg_957[9] <= 1'b0;
        p_01254_i_in_reg_957[10] <= 1'b0;
        p_01254_i_in_reg_957[11] <= 1'b0;
        p_01254_i_in_reg_957[12] <= 1'b0;
        p_01254_i_in_reg_957[13] <= 1'b0;
        p_01254_i_in_reg_957[14] <= 1'b0;
        p_01254_i_in_reg_957[15] <= 1'b0;
        p_01254_i_in_reg_957[16] <= 1'b0;
        p_01254_i_in_reg_957[17] <= 1'b0;
        p_01254_i_in_reg_957[18] <= 1'b0;
        p_01254_i_in_reg_957[19] <= 1'b0;
        p_01254_i_in_reg_957[20] <= 1'b0;
        p_01254_i_in_reg_957[21] <= 1'b0;
        p_01254_i_in_reg_957[22] <= 1'b0;
        p_01254_i_in_reg_957[23] <= 1'b0;
        p_01254_i_in_reg_957[24] <= 1'b0;
        p_01254_i_in_reg_957[25] <= 1'b0;
        p_01254_i_in_reg_957[26] <= 1'b0;
        p_01254_i_in_reg_957[27] <= 1'b0;
        p_01254_i_in_reg_957[28] <= 1'b0;
        p_01254_i_in_reg_957[29] <= 1'b0;
        p_01254_i_in_reg_957[30] <= 1'b0;
        p_01254_i_in_reg_957[31] <= 1'b0;
        p_01254_i_in_reg_957[32] <= 1'b0;
        p_01254_i_in_reg_957[33] <= 1'b0;
        p_01254_i_in_reg_957[34] <= 1'b0;
        p_01254_i_in_reg_957[35] <= 1'b0;
        p_01254_i_in_reg_957[36] <= 1'b0;
        p_01254_i_in_reg_957[37] <= 1'b0;
        p_01254_i_in_reg_957[38] <= 1'b0;
        p_01254_i_in_reg_957[39] <= 1'b0;
        p_01254_i_in_reg_957[40] <= 1'b0;
        p_01254_i_in_reg_957[41] <= 1'b0;
        p_01254_i_in_reg_957[42] <= 1'b0;
        p_01254_i_in_reg_957[43] <= 1'b0;
        p_01254_i_in_reg_957[44] <= 1'b0;
        p_01254_i_in_reg_957[45] <= 1'b0;
        p_01254_i_in_reg_957[46] <= 1'b0;
        p_01254_i_in_reg_957[47] <= 1'b0;
        p_01254_i_in_reg_957[48] <= 1'b0;
        p_01254_i_in_reg_957[49] <= 1'b0;
        p_01254_i_in_reg_957[50] <= 1'b0;
        p_01254_i_in_reg_957[51] <= 1'b0;
        p_01254_i_in_reg_957[52] <= 1'b0;
        p_01254_i_in_reg_957[53] <= 1'b0;
        p_01254_i_in_reg_957[54] <= 1'b0;
        p_01254_i_in_reg_957[55] <= 1'b0;
        p_01254_i_in_reg_957[56] <= 1'b0;
        p_01254_i_in_reg_957[57] <= 1'b0;
        p_01254_i_in_reg_957[58] <= 1'b0;
        p_01254_i_in_reg_957[59] <= 1'b0;
        p_01254_i_in_reg_957[60] <= 1'b0;
        p_01254_i_in_reg_957[61] <= 1'b0;
        p_01254_i_in_reg_957[62] <= 1'b0;
    end else if (((tmp_11_fu_1374_p2 == 1'd0) & (brmerge_fu_1352_p2 == 1'd0) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                p_01254_i_in_reg_957[0] <= 1'b0;
        p_01254_i_in_reg_957[1] <= 1'b0;
        p_01254_i_in_reg_957[2] <= 1'b0;
        p_01254_i_in_reg_957[3] <= 1'b0;
        p_01254_i_in_reg_957[4] <= 1'b0;
        p_01254_i_in_reg_957[5] <= 1'b0;
        p_01254_i_in_reg_957[6] <= 1'b0;
        p_01254_i_in_reg_957[7] <= 1'b0;
        p_01254_i_in_reg_957[8] <= 1'b0;
        p_01254_i_in_reg_957[9] <= 1'b0;
        p_01254_i_in_reg_957[10] <= 1'b0;
        p_01254_i_in_reg_957[11] <= 1'b0;
        p_01254_i_in_reg_957[12] <= 1'b0;
        p_01254_i_in_reg_957[13] <= 1'b0;
        p_01254_i_in_reg_957[14] <= 1'b0;
        p_01254_i_in_reg_957[15] <= 1'b0;
        p_01254_i_in_reg_957[16] <= 1'b0;
        p_01254_i_in_reg_957[17] <= 1'b0;
        p_01254_i_in_reg_957[18] <= 1'b0;
        p_01254_i_in_reg_957[19] <= 1'b0;
        p_01254_i_in_reg_957[20] <= 1'b0;
        p_01254_i_in_reg_957[21] <= 1'b0;
        p_01254_i_in_reg_957[22] <= 1'b0;
        p_01254_i_in_reg_957[23] <= 1'b0;
        p_01254_i_in_reg_957[24] <= 1'b0;
        p_01254_i_in_reg_957[25] <= 1'b0;
        p_01254_i_in_reg_957[26] <= 1'b0;
        p_01254_i_in_reg_957[27] <= 1'b0;
        p_01254_i_in_reg_957[28] <= 1'b0;
        p_01254_i_in_reg_957[29] <= 1'b0;
        p_01254_i_in_reg_957[30] <= 1'b0;
        p_01254_i_in_reg_957[31] <= 1'b0;
        p_01254_i_in_reg_957[32] <= 1'b0;
        p_01254_i_in_reg_957[33] <= 1'b0;
        p_01254_i_in_reg_957[34] <= 1'b0;
        p_01254_i_in_reg_957[35] <= 1'b0;
        p_01254_i_in_reg_957[36] <= 1'b0;
        p_01254_i_in_reg_957[37] <= 1'b0;
        p_01254_i_in_reg_957[38] <= 1'b0;
        p_01254_i_in_reg_957[39] <= 1'b0;
        p_01254_i_in_reg_957[40] <= 1'b0;
        p_01254_i_in_reg_957[41] <= 1'b0;
        p_01254_i_in_reg_957[42] <= 1'b0;
        p_01254_i_in_reg_957[43] <= 1'b0;
        p_01254_i_in_reg_957[44] <= 1'b0;
        p_01254_i_in_reg_957[45] <= 1'b0;
        p_01254_i_in_reg_957[46] <= 1'b0;
        p_01254_i_in_reg_957[47] <= 1'b0;
        p_01254_i_in_reg_957[48] <= 1'b0;
        p_01254_i_in_reg_957[49] <= 1'b0;
        p_01254_i_in_reg_957[50] <= 1'b0;
        p_01254_i_in_reg_957[51] <= 1'b0;
        p_01254_i_in_reg_957[52] <= 1'b1;
        p_01254_i_in_reg_957[53] <= 1'b1;
        p_01254_i_in_reg_957[54] <= 1'b1;
        p_01254_i_in_reg_957[55] <= 1'b1;
        p_01254_i_in_reg_957[56] <= 1'b1;
        p_01254_i_in_reg_957[57] <= 1'b1;
        p_01254_i_in_reg_957[58] <= 1'b1;
        p_01254_i_in_reg_957[59] <= 1'b1;
        p_01254_i_in_reg_957[60] <= 1'b1;
        p_01254_i_in_reg_957[61] <= 1'b1;
        p_01254_i_in_reg_957[62] <= 1'b1;
    end else if (((brmerge_fu_1352_p2 == 1'd1) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                p_01254_i_in_reg_957[62 : 0] <= p_mux_cast_cast_fu_1358_p3[62 : 0];
    end else if (((x_is_p1_fu_1296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                p_01254_i_in_reg_957[0] <= 1'b0;
        p_01254_i_in_reg_957[1] <= 1'b0;
        p_01254_i_in_reg_957[2] <= 1'b0;
        p_01254_i_in_reg_957[3] <= 1'b0;
        p_01254_i_in_reg_957[4] <= 1'b0;
        p_01254_i_in_reg_957[5] <= 1'b0;
        p_01254_i_in_reg_957[6] <= 1'b0;
        p_01254_i_in_reg_957[7] <= 1'b0;
        p_01254_i_in_reg_957[8] <= 1'b0;
        p_01254_i_in_reg_957[9] <= 1'b0;
        p_01254_i_in_reg_957[10] <= 1'b0;
        p_01254_i_in_reg_957[11] <= 1'b0;
        p_01254_i_in_reg_957[12] <= 1'b0;
        p_01254_i_in_reg_957[13] <= 1'b0;
        p_01254_i_in_reg_957[14] <= 1'b0;
        p_01254_i_in_reg_957[15] <= 1'b0;
        p_01254_i_in_reg_957[16] <= 1'b0;
        p_01254_i_in_reg_957[17] <= 1'b0;
        p_01254_i_in_reg_957[18] <= 1'b0;
        p_01254_i_in_reg_957[19] <= 1'b0;
        p_01254_i_in_reg_957[20] <= 1'b0;
        p_01254_i_in_reg_957[21] <= 1'b0;
        p_01254_i_in_reg_957[22] <= 1'b0;
        p_01254_i_in_reg_957[23] <= 1'b0;
        p_01254_i_in_reg_957[24] <= 1'b0;
        p_01254_i_in_reg_957[25] <= 1'b0;
        p_01254_i_in_reg_957[26] <= 1'b0;
        p_01254_i_in_reg_957[27] <= 1'b0;
        p_01254_i_in_reg_957[28] <= 1'b0;
        p_01254_i_in_reg_957[29] <= 1'b0;
        p_01254_i_in_reg_957[30] <= 1'b0;
        p_01254_i_in_reg_957[31] <= 1'b0;
        p_01254_i_in_reg_957[32] <= 1'b0;
        p_01254_i_in_reg_957[33] <= 1'b0;
        p_01254_i_in_reg_957[34] <= 1'b0;
        p_01254_i_in_reg_957[35] <= 1'b0;
        p_01254_i_in_reg_957[36] <= 1'b0;
        p_01254_i_in_reg_957[37] <= 1'b0;
        p_01254_i_in_reg_957[38] <= 1'b0;
        p_01254_i_in_reg_957[39] <= 1'b0;
        p_01254_i_in_reg_957[40] <= 1'b0;
        p_01254_i_in_reg_957[41] <= 1'b0;
        p_01254_i_in_reg_957[42] <= 1'b0;
        p_01254_i_in_reg_957[43] <= 1'b0;
        p_01254_i_in_reg_957[44] <= 1'b0;
        p_01254_i_in_reg_957[45] <= 1'b0;
        p_01254_i_in_reg_957[46] <= 1'b0;
        p_01254_i_in_reg_957[47] <= 1'b0;
        p_01254_i_in_reg_957[48] <= 1'b0;
        p_01254_i_in_reg_957[49] <= 1'b0;
        p_01254_i_in_reg_957[50] <= 1'b0;
        p_01254_i_in_reg_957[51] <= 1'b0;
        p_01254_i_in_reg_957[52] <= 1'b1;
        p_01254_i_in_reg_957[53] <= 1'b1;
        p_01254_i_in_reg_957[54] <= 1'b1;
        p_01254_i_in_reg_957[55] <= 1'b1;
        p_01254_i_in_reg_957[56] <= 1'b1;
        p_01254_i_in_reg_957[57] <= 1'b1;
        p_01254_i_in_reg_957[58] <= 1'b1;
        p_01254_i_in_reg_957[59] <= 1'b1;
        p_01254_i_in_reg_957[60] <= 1'b1;
        p_01254_i_in_reg_957[61] <= 1'b1;
        p_01254_i_in_reg_957[62] <= 1'b0;
    end else if (((tmp_13_reg_6408 == 1'd1) & (tmp_11_reg_6404 == 1'd1) & (brmerge_reg_6395 == 1'd0) & (x_is_p1_reg_6391 == 1'd0) & (tmp_69_fu_2833_p2 == 1'd0) & (or_cond2003_i_fu_2827_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                p_01254_i_in_reg_957[62 : 0] <= p_Result_82_fu_2859_p4[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_578)) begin
        if ((tmp_173_fu_3047_p3 == 1'd0)) begin
            p_0261_1_i1_reg_983 <= p_Result_83_fu_3055_p4;
        end else if ((tmp_173_fu_3047_p3 == 1'd1)) begin
            p_0261_1_i1_reg_983 <= r_V_90_fu_3083_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((tmp_240_fu_4700_p3 == 1'd0)) begin
            p_0261_1_i2_reg_1058 <= p_Result_86_fu_4708_p4;
        end else if ((tmp_240_fu_4700_p3 == 1'd1)) begin
            p_0261_1_i2_reg_1058 <= r_V_104_fu_4736_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_299)) begin
        if ((tmp_25_fu_1394_p3 == 1'd0)) begin
            p_0261_1_i_reg_908 <= p_Result_80_fu_1402_p4;
        end else if ((tmp_25_fu_1394_p3 == 1'd1)) begin
            p_0261_1_i_reg_908 <= r_V_76_fu_1430_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        if ((p_Result_15_fu_2431_p3 == 1'd0)) begin
            r_exp_V_6_reg_928 <= {{grp_fu_6316_p3[30:18]}};
        end else if ((p_Result_15_fu_2431_p3 == 1'd1)) begin
            r_exp_V_6_reg_928 <= p_2002_i_fu_2453_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        if ((p_Result_42_fu_4084_p3 == 1'd0)) begin
            r_exp_V_7_reg_1003 <= {{grp_fu_6327_p3[30:18]}};
        end else if ((p_Result_42_fu_4084_p3 == 1'd1)) begin
            r_exp_V_7_reg_1003 <= p_2002_i1_fu_4106_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        if ((p_Result_69_fu_5737_p3 == 1'd0)) begin
            r_exp_V_8_reg_1078 <= {{grp_fu_6338_p3[30:18]}};
        end else if ((p_Result_69_fu_5737_p3 == 1'd1)) begin
            r_exp_V_8_reg_1078 <= p_2002_i2_fu_5759_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_578)) begin
        if ((tmp_173_fu_3047_p3 == 1'd0)) begin
            tmp_V_10_reg_993 <= b_exp_2_fu_2919_p2;
        end else if ((tmp_173_fu_3047_p3 == 1'd1)) begin
            tmp_V_10_reg_993 <= b_exp_3_fu_3087_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((tmp_240_fu_4700_p3 == 1'd0)) begin
            tmp_V_20_reg_1068 <= b_exp_4_fu_4572_p2;
        end else if ((tmp_240_fu_4700_p3 == 1'd1)) begin
            tmp_V_20_reg_1068 <= b_exp_5_fu_4740_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_299)) begin
        if ((tmp_25_fu_1394_p3 == 1'd0)) begin
            tmp_V_reg_918 <= b_exp_fu_1266_p2;
        end else if ((tmp_25_fu_1394_p3 == 1'd1)) begin
            tmp_V_reg_918 <= b_exp_1_fu_1434_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        Elog2_V_1_reg_7094 <= Elog2_V_1_fu_3786_p2;
        p_Val2_2_reg_7099 <= p_Val2_2_fu_3874_p2;
        tmp_110_reg_7105 <= {{ret_V_93_fu_3843_p2[135:64]}};
        tmp_112_reg_7110 <= {{r_V_98_fu_3904_p2[79:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        Elog2_V_2_reg_7537 <= Elog2_V_2_fu_5439_p2;
        p_Val2_3_reg_7542 <= p_Val2_3_fu_5527_p2;
        tmp_181_reg_7548 <= {{ret_V_115_fu_5496_p2[135:64]}};
        tmp_183_reg_7553 <= {{r_V_112_fu_5557_p2[79:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        Elog2_V_reg_6651 <= Elog2_V_fu_2133_p2;
        p_Val2_1_reg_6656 <= p_Val2_1_fu_2221_p2;
        tmp_39_reg_6662 <= {{ret_V_71_fu_2190_p2[135:64]}};
        tmp_41_reg_6667 <= {{r_V_84_fu_2251_p2[79:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        Z2_V_1_reg_7173 <= {{ret_V_97_fu_4141_p2[50:43]}};
        Z3_V_1_reg_7180 <= {{ret_V_97_fu_4141_p2[42:35]}};
        Z4_V_1_reg_7186 <= Z4_V_1_fu_4177_p1;
        Z4_ind_V_1_reg_7191 <= {{ret_V_97_fu_4141_p2[34:27]}};
        m_diff_hi_V_1_reg_7168 <= {{ret_V_97_fu_4141_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        Z2_V_2_reg_7616 <= {{ret_V_119_fu_5794_p2[50:43]}};
        Z3_V_2_reg_7623 <= {{ret_V_119_fu_5794_p2[42:35]}};
        Z4_V_2_reg_7629 <= Z4_V_2_fu_5830_p1;
        Z4_ind_V_2_reg_7634 <= {{ret_V_119_fu_5794_p2[34:27]}};
        m_diff_hi_V_2_reg_7611 <= {{ret_V_119_fu_5794_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        Z2_V_reg_6730 <= {{ret_V_75_fu_2488_p2[50:43]}};
        Z3_V_reg_6737 <= {{ret_V_75_fu_2488_p2[42:35]}};
        Z4_V_reg_6743 <= Z4_V_fu_2524_p1;
        Z4_ind_V_reg_6748 <= {{ret_V_75_fu_2488_p2[34:27]}};
        m_diff_hi_V_reg_6725 <= {{ret_V_75_fu_2488_p2[58:51]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        a_V_10_reg_6953 <= {{ret_V_85_fu_3397_p2[101:96]}};
        p_Val2_123_reg_6947 <= {{ret_V_85_fu_3397_p2[101:10]}};
        tmp_97_reg_6959 <= {{ret_V_85_fu_3397_p2[95:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        a_V_11_reg_6980 <= {{ret_V_87_fu_3487_p2[120:115]}};
        p_Val2_130_reg_6974 <= {{ret_V_87_fu_3487_p2[120:34]}};
        tmp_101_reg_6986 <= {{ret_V_87_fu_3487_p2[114:34]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        a_V_12_reg_7007 <= {{ret_V_89_fu_3577_p2[125:120]}};
        p_Val2_137_reg_7001 <= {{ret_V_89_fu_3577_p2[125:44]}};
        tmp_104_reg_7013 <= {{ret_V_89_fu_3577_p2[119:44]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        a_V_13_reg_7049 <= {{ret_V_91_fu_3675_p2[130:125]}};
        p_Val2_144_reg_7038 <= {{ret_V_91_fu_3675_p2[130:54]}};
        tmp_107_reg_7054 <= {{ret_V_91_fu_3675_p2[124:54]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        a_V_14_reg_7331 <= {{b_frac1_V_5_fu_4759_p2[53:50]}};
        ret_V_102_reg_7337[76 : 16] <= ret_V_102_fu_4839_p2[76 : 16];
        tmp_241_reg_7326 <= tmp_241_fu_4765_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        a_V_15_reg_7348 <= {{ret_V_103_fu_4872_p2[75:70]}};
        p_Val2_201_reg_7342 <= {{ret_V_103_fu_4872_p2[75:3]}};
        tmp_161_reg_7354 <= {{ret_V_103_fu_4872_p2[69:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        a_V_16_reg_7369 <= {{ret_V_105_fu_4964_p2[81:76]}};
        ret_V_105_reg_7359 <= ret_V_105_fu_4964_p2;
        tmp_244_reg_7364 <= tmp_244_fu_4970_p1;
        tmp_246_reg_7375 <= tmp_246_fu_4984_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        a_V_17_reg_7396 <= {{ret_V_107_fu_5050_p2[101:96]}};
        p_Val2_215_reg_7390 <= {{ret_V_107_fu_5050_p2[101:10]}};
        tmp_167_reg_7402 <= {{ret_V_107_fu_5050_p2[95:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        a_V_18_reg_7423 <= {{ret_V_109_fu_5140_p2[120:115]}};
        p_Val2_222_reg_7417 <= {{ret_V_109_fu_5140_p2[120:34]}};
        tmp_170_reg_7429 <= {{ret_V_109_fu_5140_p2[114:34]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        a_V_19_reg_7450 <= {{ret_V_111_fu_5230_p2[125:120]}};
        p_Val2_229_reg_7444 <= {{ret_V_111_fu_5230_p2[125:44]}};
        tmp_174_reg_7456 <= {{ret_V_111_fu_5230_p2[119:44]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        a_V_1_reg_6462 <= {{ret_V_59_fu_1566_p2[75:70]}};
        p_Val2_17_reg_6456 <= {{ret_V_59_fu_1566_p2[75:3]}};
        tmp_20_reg_6468 <= {{ret_V_59_fu_1566_p2[69:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        a_V_20_reg_7492 <= {{ret_V_113_fu_5328_p2[130:125]}};
        p_Val2_236_reg_7481 <= {{ret_V_113_fu_5328_p2[130:54]}};
        tmp_178_reg_7497 <= {{ret_V_113_fu_5328_p2[124:54]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_V_2_reg_6483 <= {{ret_V_61_fu_1658_p2[81:76]}};
        ret_V_61_reg_6473 <= ret_V_61_fu_1658_p2;
        tmp_72_reg_6478 <= tmp_72_fu_1664_p1;
        tmp_89_reg_6489 <= tmp_89_fu_1678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        a_V_3_reg_6510 <= {{ret_V_63_fu_1744_p2[101:96]}};
        p_Val2_31_reg_6504 <= {{ret_V_63_fu_1744_p2[101:10]}};
        tmp_26_reg_6516 <= {{ret_V_63_fu_1744_p2[95:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        a_V_4_reg_6537 <= {{ret_V_65_fu_1834_p2[120:115]}};
        p_Val2_38_reg_6531 <= {{ret_V_65_fu_1834_p2[120:34]}};
        tmp_30_reg_6543 <= {{ret_V_65_fu_1834_p2[114:34]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        a_V_5_reg_6564 <= {{ret_V_67_fu_1924_p2[125:120]}};
        p_Val2_45_reg_6558 <= {{ret_V_67_fu_1924_p2[125:44]}};
        tmp_33_reg_6570 <= {{ret_V_67_fu_1924_p2[119:44]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        a_V_6_reg_6606 <= {{ret_V_69_fu_2022_p2[130:125]}};
        p_Val2_52_reg_6595 <= {{ret_V_69_fu_2022_p2[130:54]}};
        tmp_36_reg_6611 <= {{ret_V_69_fu_2022_p2[124:54]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        a_V_7_reg_6888 <= {{b_frac1_V_s_fu_3106_p2[53:50]}};
        ret_V_80_reg_6894[76 : 16] <= ret_V_80_fu_3186_p2[76 : 16];
        tmp_175_reg_6883 <= tmp_175_fu_3112_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        a_V_8_reg_6905 <= {{ret_V_81_fu_3219_p2[75:70]}};
        p_Val2_109_reg_6899 <= {{ret_V_81_fu_3219_p2[75:3]}};
        tmp_92_reg_6911 <= {{ret_V_81_fu_3219_p2[69:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        a_V_9_reg_6926 <= {{ret_V_83_fu_3311_p2[81:76]}};
        ret_V_83_reg_6916 <= ret_V_83_fu_3311_p2;
        tmp_220_reg_6921 <= tmp_220_fu_3317_p1;
        tmp_226_reg_6932 <= tmp_226_fu_3331_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        a_V_reg_6445 <= {{b_frac1_V1_fu_1453_p2[53:50]}};
        ret_V_58_reg_6451[76 : 16] <= ret_V_58_fu_1533_p2[76 : 16];
        tmp_27_reg_6440 <= tmp_27_fu_1459_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_local_reg_6381 <= b_local_fu_1229_p1;
        x_is_p1_reg_6391 <= x_is_p1_fu_1296_p2;
        y_double_reg_6376 <= y_double_fu_1226_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        brmerge_reg_6395 <= brmerge_fu_1352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        exp_Z1_V_reg_6798 <= pow_reduce_anonymo_18_q0;
        r_V_89_reg_6803 <= r_V_89_fu_2705_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        exp_Z2P_m_1_V_1_reg_7231 <= exp_Z2P_m_1_V_1_fu_4268_p2;
        tmp_130_reg_7236 <= {{r_V_102_fu_4291_p2[92:57]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        exp_Z2P_m_1_V_2_reg_7674 <= exp_Z2P_m_1_V_2_fu_5921_p2;
        tmp_201_reg_7679 <= {{r_V_116_fu_5944_p2[92:57]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        exp_Z2P_m_1_V_reg_6788 <= exp_Z2P_m_1_V_fu_2615_p2;
        tmp_59_reg_6793 <= {{r_V_88_fu_2638_p2[92:57]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        m_fix_V_1_reg_7130 <= {{ret_V_156_cast_fu_3993_p2[119:49]}};
        m_fix_hi_V_1_reg_7135 <= {{ret_V_156_cast_fu_3993_p2[119:104]}};
        p_Result_84_reg_7140 <= ret_V_156_cast_fu_3993_p2[32'd119];
        ret_V_95_reg_7115 <= ret_V_95_fu_3987_p2;
        tmp_117_reg_7120 <= {{ret_V_95_fu_3987_p2[120:43]}};
        tmp_118_reg_7125 <= {{ret_V_95_fu_3987_p2[119:43]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        m_fix_V_2_reg_7573 <= {{ret_V_179_cast_fu_5646_p2[119:49]}};
        m_fix_hi_V_2_reg_7578 <= {{ret_V_179_cast_fu_5646_p2[119:104]}};
        p_Result_87_reg_7583 <= ret_V_179_cast_fu_5646_p2[32'd119];
        ret_V_117_reg_7558 <= ret_V_117_fu_5640_p2;
        tmp_188_reg_7563 <= {{ret_V_117_fu_5640_p2[120:43]}};
        tmp_189_reg_7568 <= {{ret_V_117_fu_5640_p2[119:43]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        m_fix_V_reg_6687 <= {{ret_V_133_cast_fu_2340_p2[119:49]}};
        m_fix_hi_V_reg_6692 <= {{ret_V_133_cast_fu_2340_p2[119:104]}};
        p_Result_81_reg_6697 <= ret_V_133_cast_fu_2340_p2[32'd119];
        ret_V_73_reg_6672 <= ret_V_73_fu_2334_p2;
        tmp_46_reg_6677 <= {{ret_V_73_fu_2334_p2[120:43]}};
        tmp_47_reg_6682 <= {{ret_V_73_fu_2334_p2[119:43]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        m_frac_l_V_1_reg_7145[129 : 52] <= m_frac_l_V_1_fu_4047_p3[129 : 52];
        tmp_119_reg_7150[128 : 52] <= tmp_119_fu_4054_p3[128 : 52];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        m_frac_l_V_2_reg_7588[129 : 52] <= m_frac_l_V_2_fu_5700_p3[129 : 52];
        tmp_190_reg_7593[128 : 52] <= tmp_190_fu_5707_p3[128 : 52];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m_frac_l_V_reg_6702[129 : 52] <= m_frac_l_V_fu_2394_p3[129 : 52];
        tmp_48_reg_6707[128 : 52] <= tmp_48_fu_2401_p3[128 : 52];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_01254_i_reg_6818[62 : 0] <= p_01254_i_fu_2886_p1[62 : 0];
        tmp_70_reg_6823 <= grp_fu_1137_p1;
        tmp_71_reg_6828 <= tmp_71_fu_1140_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        r_V_103_reg_7241 <= r_V_103_fu_4358_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        r_V_107_reg_7385 <= r_V_107_fu_5030_p2;
        ret_V_106_reg_7380[101 : 1] <= ret_V_106_fu_5017_p2[101 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        r_V_108_reg_7412 <= r_V_108_fu_5120_p2;
        ret_V_108_reg_7407 <= ret_V_108_fu_5108_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        r_V_109_reg_7439 <= r_V_109_fu_5210_p2;
        ret_V_110_reg_7434 <= ret_V_110_fu_5198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        r_V_110_reg_7466 <= r_V_110_fu_5300_p2;
        ret_V_112_reg_7461 <= ret_V_112_fu_5288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        r_V_111_reg_7527 <= r_V_111_fu_5403_p2;
        tmp26_reg_7532 <= tmp26_fu_5429_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        r_V_117_reg_7684 <= r_V_117_fu_6011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_V_79_reg_6499 <= r_V_79_fu_1724_p2;
        ret_V_62_reg_6494[101 : 1] <= ret_V_62_fu_1711_p2[101 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        r_V_80_reg_6526 <= r_V_80_fu_1814_p2;
        ret_V_64_reg_6521 <= ret_V_64_fu_1802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        r_V_81_reg_6553 <= r_V_81_fu_1904_p2;
        ret_V_66_reg_6548 <= ret_V_66_fu_1892_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        r_V_82_reg_6580 <= r_V_82_fu_1994_p2;
        ret_V_68_reg_6575 <= ret_V_68_fu_1982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        r_V_83_reg_6641 <= r_V_83_fu_2097_p2;
        tmp10_reg_6646 <= tmp10_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        r_V_93_reg_6942 <= r_V_93_fu_3377_p2;
        ret_V_84_reg_6937[101 : 1] <= ret_V_84_fu_3364_p2[101 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        r_V_94_reg_6969 <= r_V_94_fu_3467_p2;
        ret_V_86_reg_6964 <= ret_V_86_fu_3455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        r_V_95_reg_6996 <= r_V_95_fu_3557_p2;
        ret_V_88_reg_6991 <= ret_V_88_fu_3545_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        r_V_96_reg_7023 <= r_V_96_fu_3647_p2;
        ret_V_90_reg_7018 <= ret_V_90_fu_3635_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        r_V_97_reg_7084 <= r_V_97_fu_3750_p2;
        tmp18_reg_7089 <= tmp18_fu_3776_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_1184 <= pow_reduce_anonymo_20_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state26))) begin
        reg_1188 <= {{pow_reduce_anonymo_21_q0[41:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state49))) begin
        reg_1192 <= pow_reduce_anonymo_18_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        ret_V_120_reg_7649 <= ret_V_120_fu_5859_p2;
        tmp_196_reg_7654[25 : 0] <= tmp_196_fu_5865_p4[25 : 0];
tmp_196_reg_7654[42 : 35] <= tmp_196_fu_5865_p4[42 : 35];
        tmp_197_reg_7659 <= {{r_V_115_fu_5882_p2[78:59]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ret_V_76_reg_6763 <= ret_V_76_fu_2553_p2;
        tmp_54_reg_6768[25 : 0] <= tmp_54_fu_2559_p4[25 : 0];
tmp_54_reg_6768[42 : 35] <= tmp_54_fu_2559_p4[42 : 35];
        tmp_55_reg_6773 <= {{r_V_87_fu_2576_p2[78:59]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        ret_V_98_reg_7206 <= ret_V_98_fu_4206_p2;
        tmp_125_reg_7211[25 : 0] <= tmp_125_fu_4212_p4[25 : 0];
tmp_125_reg_7211[42 : 35] <= tmp_125_fu_4212_p4[42 : 35];
        tmp_126_reg_7216 <= {{r_V_101_fu_4229_p2[78:59]}};
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_fu_1352_p2 == 1'd0) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_11_reg_6404 <= tmp_11_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_fu_1374_p2 == 1'd1) & (brmerge_fu_1352_p2 == 1'd0) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_13_reg_6408 <= tmp_13_fu_1388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_fu_1388_p2 == 1'd1) & (tmp_11_fu_1374_p2 == 1'd1) & (brmerge_fu_1352_p2 == 1'd0) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_14_reg_6430[5 : 0] <= tmp_14_fu_1440_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_154_fu_4694_p2 == 1'd1) & (tmp_152_fu_4680_p2 == 1'd1) & (brmerge2_fu_4658_p2 == 1'd0) & (x_is_p1_2_fu_4602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        tmp_155_reg_7316[5 : 0] <= tmp_155_fu_4746_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        tmp_210_reg_7714 <= grp_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_6_reg_6370 <= grp_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_84_fu_3041_p2 == 1'd1) & (tmp_82_fu_3027_p2 == 1'd1) & (brmerge1_fu_3005_p2 == 1'd0) & (x_is_p1_1_fu_2949_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        tmp_85_reg_6873[5 : 0] <= tmp_85_fu_3093_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        tmp_V_35_reg_7719 <= {{p_Val2_277_fu_6196_p1[62:52]}};
        tmp_V_36_reg_7725 <= tmp_V_36_fu_6210_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_read_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        val_V_reg_6349 <= chromosome_in;
        x_double_reg_6359 <= x_double_fu_1216_p1;
        y_V_reg_6354 <= y_V_fu_1212_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        x_assign_2_reg_7271 <= grp_fu_1146_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        if ((tmp_234_fu_4423_p3 == 1'd1)) begin
            ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4 = r_exp_V_7_reg_1003;
        end else if ((tmp_234_fu_4423_p3 == 1'd0)) begin
            ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4 = r_exp_V_2_fu_4450_p2;
        end else begin
            ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        if ((tmp_252_fu_6076_p3 == 1'd1)) begin
            ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4 = r_exp_V_8_reg_1078;
        end else if ((tmp_252_fu_6076_p3 == 1'd0)) begin
            ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4 = r_exp_V_4_fu_6103_p2;
        end else begin
            ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3878)) begin
        if ((tmp_143_fu_2769_p3 == 1'd1)) begin
            ap_phi_mux_p_01131_0_i_phi_fu_950_p4 = r_exp_V_6_reg_928;
        end else if ((tmp_143_fu_2769_p3 == 1'd0)) begin
            ap_phi_mux_p_01131_0_i_phi_fu_950_p4 = r_exp_V_fu_2796_p2;
        end else begin
            ap_phi_mux_p_01131_0_i_phi_fu_950_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_01131_0_i_phi_fu_950_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        if ((tmp_234_fu_4423_p3 == 1'd1)) begin
            ap_phi_mux_p_01164_0_in_i1_phi_fu_1016_p4 = {{ret_V_101_fu_4400_p2[107:49]}};
        end else if ((tmp_234_fu_4423_p3 == 1'd0)) begin
            ap_phi_mux_p_01164_0_in_i1_phi_fu_1016_p4 = tmp_136_fu_4441_p3;
        end else begin
            ap_phi_mux_p_01164_0_in_i1_phi_fu_1016_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_01164_0_in_i1_phi_fu_1016_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        if ((tmp_252_fu_6076_p3 == 1'd1)) begin
            ap_phi_mux_p_01164_0_in_i2_phi_fu_1091_p4 = {{ret_V_123_fu_6053_p2[107:49]}};
        end else if ((tmp_252_fu_6076_p3 == 1'd0)) begin
            ap_phi_mux_p_01164_0_in_i2_phi_fu_1091_p4 = tmp_207_fu_6094_p3;
        end else begin
            ap_phi_mux_p_01164_0_in_i2_phi_fu_1091_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_01164_0_in_i2_phi_fu_1091_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3878)) begin
        if ((tmp_143_fu_2769_p3 == 1'd1)) begin
            ap_phi_mux_p_01164_0_in_i_phi_fu_941_p4 = {{ret_V_79_fu_2746_p2[107:49]}};
        end else if ((tmp_143_fu_2769_p3 == 1'd0)) begin
            ap_phi_mux_p_01164_0_in_i_phi_fu_941_p4 = tmp_65_fu_2787_p3;
        end else begin
            ap_phi_mux_p_01164_0_in_i_phi_fu_941_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_01164_0_in_i_phi_fu_941_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3878)) begin
        if ((or_cond2003_i_fu_2827_p2 == 1'd1)) begin
            ap_phi_mux_p_01254_i_in_phi_fu_963_p14 = p_cast_cast_fu_2877_p3;
        end else if (((tmp_69_fu_2833_p2 == 1'd1) & (or_cond2003_i_fu_2827_p2 == 1'd0))) begin
            ap_phi_mux_p_01254_i_in_phi_fu_963_p14 = 64'd0;
        end else if (((tmp_69_fu_2833_p2 == 1'd0) & (or_cond2003_i_fu_2827_p2 == 1'd0))) begin
            ap_phi_mux_p_01254_i_in_phi_fu_963_p14 = p_Result_82_fu_2859_p4;
        end else begin
            ap_phi_mux_p_01254_i_in_phi_fu_963_p14 = p_01254_i_in_reg_957;
        end
    end else begin
        ap_phi_mux_p_01254_i_in_phi_fu_963_p14 = p_01254_i_in_reg_957;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        fitness_ap_vld = 1'b1;
    end else begin
        fitness_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | (~(tmp_read_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_1133_ce = 1'b1;
    end else begin
        grp_fu_1133_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1137_p0 = b_local_reg_6381;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_1137_p0 = tmp_6_reg_6370;
    end else begin
        grp_fu_1137_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1146_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_1146_opcode = 2'd0;
    end else begin
        grp_fu_1146_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_1146_p0 = p_01254_i_reg_6818;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1146_p0 = tmp_71_reg_6828;
    end else begin
        grp_fu_1146_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        grp_fu_1146_p1 = tmp_210_reg_7714;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1146_p1 = p_01254_i1_fu_4538_p1;
    end else begin
        grp_fu_1146_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        pow_reduce_anonymo_12_address0 = tmp_169_fu_5306_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        pow_reduce_anonymo_12_address0 = tmp_99_fu_3653_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pow_reduce_anonymo_12_address0 = tmp_29_fu_2000_p1;
    end else begin
        pow_reduce_anonymo_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state18))) begin
        pow_reduce_anonymo_12_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        pow_reduce_anonymo_13_address0 = tmp_172_fu_5310_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        pow_reduce_anonymo_13_address0 = tmp_103_fu_3657_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pow_reduce_anonymo_13_address0 = tmp_32_fu_2004_p1;
    end else begin
        pow_reduce_anonymo_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state18))) begin
        pow_reduce_anonymo_13_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        pow_reduce_anonymo_14_address0 = tmp_177_fu_5344_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        pow_reduce_anonymo_14_address0 = tmp_106_fu_3691_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pow_reduce_anonymo_14_address0 = tmp_35_fu_2038_p1;
    end else begin
        pow_reduce_anonymo_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state18))) begin
        pow_reduce_anonymo_14_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        pow_reduce_anonymo_15_address0 = tmp_180_fu_5368_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        pow_reduce_anonymo_15_address0 = tmp_109_fu_3715_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pow_reduce_anonymo_15_address0 = tmp_38_fu_2062_p1;
    end else begin
        pow_reduce_anonymo_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state18))) begin
        pow_reduce_anonymo_15_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        pow_reduce_anonymo_16_address0 = tmp_160_fu_5373_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        pow_reduce_anonymo_16_address0 = tmp_91_fu_3720_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        pow_reduce_anonymo_16_address0 = tmp_19_fu_2067_p1;
    end else begin
        pow_reduce_anonymo_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state68))) begin
        pow_reduce_anonymo_16_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        pow_reduce_anonymo_17_address0 = tmp_164_fu_5377_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        pow_reduce_anonymo_17_address0 = tmp_94_fu_3724_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        pow_reduce_anonymo_17_address0 = tmp_22_fu_2071_p1;
    end else begin
        pow_reduce_anonymo_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state68))) begin
        pow_reduce_anonymo_17_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        pow_reduce_anonymo_18_address0 = tmp_193_fu_5902_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        pow_reduce_anonymo_18_address0 = tmp_122_fu_4249_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        pow_reduce_anonymo_18_address0 = tmp_51_fu_2596_p1;
    end else begin
        pow_reduce_anonymo_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state26))) begin
        pow_reduce_anonymo_18_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        pow_reduce_anonymo_19_address0 = tmp_155_reg_7316;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        pow_reduce_anonymo_19_address0 = tmp_85_reg_6873;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        pow_reduce_anonymo_19_address0 = tmp_14_reg_6430;
    end else begin
        pow_reduce_anonymo_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state68))) begin
        pow_reduce_anonymo_19_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        pow_reduce_anonymo_20_address0 = tmp_155_fu_4746_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        pow_reduce_anonymo_20_address0 = tmp_85_fu_3093_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        pow_reduce_anonymo_20_address0 = tmp_14_fu_1440_p1;
    end else begin
        pow_reduce_anonymo_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state6))) begin
        pow_reduce_anonymo_20_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        pow_reduce_anonymo_21_address0 = tmp_198_fu_5898_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        pow_reduce_anonymo_21_address0 = tmp_127_fu_4245_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pow_reduce_anonymo_21_address0 = tmp_56_fu_2592_p1;
    end else begin
        pow_reduce_anonymo_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state74))) begin
        pow_reduce_anonymo_21_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        pow_reduce_anonymo_9_address0 = tmp_166_fu_5381_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        pow_reduce_anonymo_9_address0 = tmp_96_fu_3728_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        pow_reduce_anonymo_9_address0 = tmp_24_fu_2075_p1;
    end else begin
        pow_reduce_anonymo_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state68))) begin
        pow_reduce_anonymo_9_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        pow_reduce_anonymo_address0 = tmp_194_fu_5844_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        pow_reduce_anonymo_address0 = tmp_123_fu_4191_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        pow_reduce_anonymo_address0 = tmp_52_fu_2538_p1;
    end else begin
        pow_reduce_anonymo_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        pow_reduce_anonymo_address1 = tmp_195_fu_5848_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        pow_reduce_anonymo_address1 = tmp_124_fu_4195_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        pow_reduce_anonymo_address1 = tmp_53_fu_2542_p1;
    end else begin
        pow_reduce_anonymo_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state73))) begin
        pow_reduce_anonymo_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state73))) begin
        pow_reduce_anonymo_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymo_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        simulationDone = 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        simulationDone = 1'd0;
    end else begin
        simulationDone = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state86))) begin
        simulationDone_ap_vld = 1'b1;
    end else begin
        simulationDone_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state2 : begin
            if ((~(tmp_read_fu_492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((tmp_13_fu_1388_p2 == 1'd1) & (tmp_11_fu_1374_p2 == 1'd1) & (brmerge_fu_1352_p2 == 1'd0) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((tmp_84_fu_3041_p2 == 1'd1) & (tmp_82_fu_3027_p2 == 1'd1) & (brmerge1_fu_3005_p2 == 1'd0) & (x_is_p1_1_fu_2949_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((tmp_154_fu_4694_p2 == 1'd1) & (tmp_152_fu_4680_p2 == 1'd1) & (brmerge2_fu_4658_p2 == 1'd0) & (x_is_p1_2_fu_4602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Elog2_V_1_fu_3786_p1 = tmp_V_10_reg_993;

assign Elog2_V_1_fu_3786_p2 = ($signed({{1'b0}, {90'd418981761686000620659953}}) * $signed(Elog2_V_1_fu_3786_p1));

assign Elog2_V_2_fu_5439_p1 = tmp_V_20_reg_1068;

assign Elog2_V_2_fu_5439_p2 = ($signed({{1'b0}, {90'd418981761686000620659953}}) * $signed(Elog2_V_2_fu_5439_p1));

assign Elog2_V_fu_2133_p1 = tmp_V_reg_918;

assign Elog2_V_fu_2133_p2 = ($signed({{1'b0}, {90'd418981761686000620659953}}) * $signed(Elog2_V_fu_2133_p1));

assign Z4_V_1_fu_4177_p1 = ret_V_97_fu_4141_p2[34:0];

assign Z4_V_2_fu_5830_p1 = ret_V_119_fu_5794_p2[34:0];

assign Z4_V_fu_2524_p1 = ret_V_75_fu_2488_p2[34:0];

assign a_V_13_fu_3695_p4 = {{ret_V_91_fu_3675_p2[130:125]}};

assign a_V_20_fu_5348_p4 = {{ret_V_113_fu_5328_p2[130:125]}};

assign a_V_6_fu_2042_p4 = {{ret_V_69_fu_2022_p2[130:125]}};

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_299 = ((tmp_13_fu_1388_p2 == 1'd1) & (tmp_11_fu_1374_p2 == 1'd1) & (brmerge_fu_1352_p2 == 1'd0) & (x_is_p1_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6));
end

always @ (*) begin
    ap_condition_3878 = ((tmp_13_reg_6408 == 1'd1) & (tmp_11_reg_6404 == 1'd1) & (brmerge_reg_6395 == 1'd0) & (x_is_p1_reg_6391 == 1'd0) & (1'b1 == ap_CS_fsm_state28));
end

always @ (*) begin
    ap_condition_578 = ((tmp_84_fu_3041_p2 == 1'd1) & (tmp_82_fu_3027_p2 == 1'd1) & (brmerge1_fu_3005_p2 == 1'd0) & (x_is_p1_1_fu_2949_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28));
end

always @ (*) begin
    ap_condition_876 = ((tmp_154_fu_4694_p2 == 1'd1) & (tmp_152_fu_4680_p2 == 1'd1) & (brmerge2_fu_4658_p2 == 1'd0) & (x_is_p1_2_fu_4602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55));
end

assign b_exp_1_fu_1434_p2 = ($signed(tmp_cast_fu_1262_p1) + $signed(12'd3074));

assign b_exp_2_fu_2919_p2 = ($signed(12'd3073) + $signed(tmp_108_cast_fu_2915_p1));

assign b_exp_3_fu_3087_p2 = ($signed(tmp_108_cast_fu_2915_p1) + $signed(12'd3074));

assign b_exp_4_fu_4572_p2 = ($signed(12'd3073) + $signed(tmp_209_cast_fu_4568_p1));

assign b_exp_5_fu_4740_p2 = ($signed(tmp_209_cast_fu_4568_p1) + $signed(12'd3074));

assign b_exp_fu_1266_p2 = ($signed(12'd3073) + $signed(tmp_cast_fu_1262_p1));

assign b_frac1_V1_fu_1453_p0 = b_frac1_V1_fu_1453_p00;

assign b_frac1_V1_fu_1453_p00 = p_0261_1_i_reg_908;

assign b_frac1_V1_fu_1453_p1 = b_frac1_V1_fu_1453_p10;

assign b_frac1_V1_fu_1453_p10 = reg_1184;

assign b_frac1_V1_fu_1453_p2 = (b_frac1_V1_fu_1453_p0 * b_frac1_V1_fu_1453_p1);

assign b_frac1_V_5_fu_4759_p0 = b_frac1_V_5_fu_4759_p00;

assign b_frac1_V_5_fu_4759_p00 = p_0261_1_i2_reg_1058;

assign b_frac1_V_5_fu_4759_p1 = b_frac1_V_5_fu_4759_p10;

assign b_frac1_V_5_fu_4759_p10 = reg_1184;

assign b_frac1_V_5_fu_4759_p2 = (b_frac1_V_5_fu_4759_p0 * b_frac1_V_5_fu_4759_p1);

assign b_frac1_V_s_fu_3106_p0 = b_frac1_V_s_fu_3106_p00;

assign b_frac1_V_s_fu_3106_p00 = p_0261_1_i1_reg_983;

assign b_frac1_V_s_fu_3106_p1 = b_frac1_V_s_fu_3106_p10;

assign b_frac1_V_s_fu_3106_p10 = reg_1184;

assign b_frac1_V_s_fu_3106_p2 = (b_frac1_V_s_fu_3106_p0 * b_frac1_V_s_fu_3106_p1);

assign b_local_fu_1229_p1 = b;

assign brmerge1_fu_3005_p2 = (x_is_n1_1_fu_2955_p2 | tmp_203_not_fu_2999_p2);

assign brmerge2_fu_4658_p2 = (x_is_n1_2_fu_4608_p2 | tmp_368_not_fu_4652_p2);

assign brmerge_fu_1352_p2 = (x_is_n1_fu_1302_p2 | tmp_36_not_fu_1346_p2);

assign eZ_V_10_fu_3433_p3 = {{18'd131072}, {p_Val2_123_reg_6947}};

assign eZ_V_11_fu_3523_p3 = {{23'd4194304}, {p_Val2_130_reg_6974}};

assign eZ_V_12_fu_3613_p3 = {{28'd134217728}, {p_Val2_137_reg_7001}};

assign eZ_V_13_fu_3804_p3 = {{33'd4294967296}, {p_Val2_144_reg_7038}};

assign eZ_V_14_fu_4815_p3 = ((tmp_243_fu_4783_p3[0:0] === 1'b1) ? tmp_157_fu_4801_p4 : tmp_158_fu_4811_p1);

assign eZ_V_15_fu_4908_p3 = {{8'd128}, {p_Val2_201_reg_7342}};

assign eZ_V_16_fu_4993_p4 = {{{{13'd4096}, {tmp_244_reg_7364}}}, {1'd0}};

assign eZ_V_17_fu_5086_p3 = {{18'd131072}, {p_Val2_215_reg_7390}};

assign eZ_V_18_fu_5176_p3 = {{23'd4194304}, {p_Val2_222_reg_7417}};

assign eZ_V_19_fu_5266_p3 = {{28'd134217728}, {p_Val2_229_reg_7444}};

assign eZ_V_1_fu_1602_p3 = {{8'd128}, {p_Val2_17_reg_6456}};

assign eZ_V_20_fu_5457_p3 = {{33'd4294967296}, {p_Val2_236_reg_7481}};

assign eZ_V_2_fu_1687_p4 = {{{{13'd4096}, {tmp_72_reg_6478}}}, {1'd0}};

assign eZ_V_3_fu_1780_p3 = {{18'd131072}, {p_Val2_31_reg_6504}};

assign eZ_V_4_fu_1870_p3 = {{23'd4194304}, {p_Val2_38_reg_6531}};

assign eZ_V_5_fu_1960_p3 = {{28'd134217728}, {p_Val2_45_reg_6558}};

assign eZ_V_6_fu_2151_p3 = {{33'd4294967296}, {p_Val2_52_reg_6595}};

assign eZ_V_7_fu_3162_p3 = ((tmp_216_fu_3130_p3[0:0] === 1'b1) ? tmp_87_fu_3148_p4 : tmp_88_fu_3158_p1);

assign eZ_V_8_fu_3255_p3 = {{8'd128}, {p_Val2_109_reg_6899}};

assign eZ_V_9_fu_3340_p4 = {{{{13'd4096}, {tmp_220_reg_6921}}}, {1'd0}};

assign eZ_V_fu_1509_p3 = ((tmp_68_fu_1477_p3[0:0] === 1'b1) ? tmp_16_fu_1495_p4 : tmp_17_fu_1505_p1);

assign exp_Z1P_m_1_l_V_1_fu_4334_p2 = (lhs_V_62_cast_fu_4318_p1 + tmp22_cast_fu_4330_p1);

assign exp_Z1P_m_1_l_V_2_fu_5987_p2 = (lhs_V_95_cast_fu_5971_p1 + tmp30_cast_fu_5983_p1);

assign exp_Z1P_m_1_l_V_fu_2681_p2 = (lhs_V_29_cast_fu_2665_p1 + tmp14_cast_fu_2677_p1);

assign exp_Z2P_m_1_V_1_fu_4268_p2 = (ret_V_99_fu_4253_p1 + tmp21_cast_fu_4264_p1);

assign exp_Z2P_m_1_V_2_fu_5921_p2 = (ret_V_121_fu_5906_p1 + tmp29_cast_fu_5917_p1);

assign exp_Z2P_m_1_V_fu_2615_p2 = (ret_V_77_fu_2600_p1 + tmp13_cast_fu_2611_p1);

assign fitness = ((isNeg_fu_6236_p3[0:0] === 1'b1) ? tmp_213_fu_6293_p1 : tmp_215_fu_6297_p4);

assign grp_fu_1133_p0 = a;

assign grp_fu_1133_p1 = x_V_fu_1202_p4;

assign grp_fu_1150_p1 = p_01254_i510_in_reg_1107;

assign grp_fu_1154_p4 = {{pow_reduce_anonymo_q0[25:16]}};

assign grp_fu_1164_p4 = {{pow_reduce_anonymo_21_q0[41:2]}};

assign grp_fu_1174_p4 = {{pow_reduce_anonymo_18_q0[57:8]}};

assign grp_fu_6316_p0 = 31'd23637;

assign grp_fu_6327_p0 = 31'd23637;

assign grp_fu_6338_p0 = 31'd23637;

assign icmp1_fu_4475_p2 = (($signed(tmp_235_fu_4465_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp2_fu_6128_p2 = (($signed(tmp_253_fu_6118_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_2821_p2 = (($signed(tmp_147_fu_2811_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign index0_V_1_fu_3065_p4 = {{p_Val2_97_fu_2890_p1[51:46]}};

assign index0_V_2_fu_4718_p4 = {{p_Val2_189_fu_4543_p1[51:46]}};

assign index0_V_fu_1412_p4 = {{p_Val2_s_fu_1233_p1[51:46]}};

assign isNeg_fu_6236_p3 = sh_assign_fu_6230_p2[32'd11];

assign lhs_V_10_cast_fu_1794_p1 = lhs_V_6_fu_1787_p3;

assign lhs_V_10_fu_1967_p3 = {{tmp_33_reg_6570}, {54'd0}};

assign lhs_V_11_fu_2008_p1 = ret_V_68_reg_6575;

assign lhs_V_12_fu_2158_p3 = {{tmp_36_reg_6611}, {64'd0}};

assign lhs_V_13_cast_fu_1884_p1 = lhs_V_8_fu_1877_p3;

assign lhs_V_13_fu_2270_p3 = {{tmp_39_reg_6662}, {45'd0}};

assign lhs_V_14_fu_2304_p3 = {{Elog2_V_reg_6651}, {30'd0}};

assign lhs_V_15_fu_2481_p1 = $signed(m_fix_V_reg_6687);

assign lhs_V_16_cast_fu_1974_p1 = lhs_V_10_fu_1967_p3;

assign lhs_V_16_fu_2546_p1 = Z4_V_reg_6743;

assign lhs_V_17_fu_2654_p5 = {{{{Z2_V_reg_6730}, {1'd0}}, {reg_1188}}, {2'd0}};

assign lhs_V_18_fu_2711_p1 = exp_Z1_V_reg_6798;

assign lhs_V_19_cast_fu_2165_p1 = lhs_V_12_fu_2158_p3;

assign lhs_V_19_fu_2720_p3 = {{ret_V_78_fu_2714_p2}, {49'd0}};

assign lhs_V_1_cast_fu_1525_p1 = lhs_V_fu_1517_p3;

assign lhs_V_1_fu_1559_p1 = ret_V_58_reg_6451;

assign lhs_V_20_fu_3170_p3 = {{tmp_214_fu_3126_p1}, {25'd0}};

assign lhs_V_21_fu_3212_p1 = ret_V_80_reg_6894;

assign lhs_V_22_cast_fu_2277_p1 = lhs_V_13_fu_2270_p3;

assign lhs_V_22_fu_3262_p3 = {{tmp_92_reg_6911}, {14'd0}};

assign lhs_V_23_fu_3295_p1 = ret_V_82_fu_3277_p2;

assign lhs_V_24_cast_fu_2311_p1 = lhs_V_14_fu_2304_p3;

assign lhs_V_24_fu_3349_p3 = {{tmp_226_reg_6932}, {25'd0}};

assign lhs_V_25_fu_3383_p1 = ret_V_84_reg_6937;

assign lhs_V_26_fu_3440_p3 = {{tmp_97_reg_6959}, {34'd0}};

assign lhs_V_27_fu_3473_p1 = ret_V_86_reg_6964;

assign lhs_V_28_fu_3530_p3 = {{tmp_101_reg_6986}, {44'd0}};

assign lhs_V_29_cast_fu_2665_p1 = lhs_V_17_fu_2654_p5;

assign lhs_V_29_fu_3563_p1 = ret_V_88_reg_6991;

assign lhs_V_2_fu_1609_p3 = {{tmp_20_reg_6468}, {14'd0}};

assign lhs_V_30_fu_3620_p3 = {{tmp_104_reg_7013}, {54'd0}};

assign lhs_V_31_fu_3661_p1 = ret_V_90_reg_7018;

assign lhs_V_32_fu_3811_p3 = {{tmp_107_reg_7054}, {64'd0}};

assign lhs_V_33_fu_3923_p3 = {{tmp_110_reg_7105}, {45'd0}};

assign lhs_V_34_cast_fu_3178_p1 = lhs_V_20_fu_3170_p3;

assign lhs_V_34_fu_3957_p3 = {{Elog2_V_1_reg_7094}, {30'd0}};

assign lhs_V_35_fu_4134_p1 = $signed(m_fix_V_1_reg_7130);

assign lhs_V_36_fu_4199_p1 = Z4_V_1_reg_7186;

assign lhs_V_37_cast_fu_3269_p1 = lhs_V_22_fu_3262_p3;

assign lhs_V_37_fu_4307_p5 = {{{{Z2_V_1_reg_7173}, {1'd0}}, {reg_1188}}, {2'd0}};

assign lhs_V_38_fu_4364_p1 = reg_1192;

assign lhs_V_39_fu_4374_p3 = {{ret_V_100_fu_4368_p2}, {49'd0}};

assign lhs_V_3_fu_1642_p1 = ret_V_60_fu_1624_p2;

assign lhs_V_40_cast_fu_3356_p1 = lhs_V_24_fu_3349_p3;

assign lhs_V_40_fu_4823_p3 = {{tmp_242_fu_4779_p1}, {25'd0}};

assign lhs_V_41_fu_4865_p1 = ret_V_102_reg_7337;

assign lhs_V_42_fu_4915_p3 = {{tmp_161_reg_7354}, {14'd0}};

assign lhs_V_43_cast_fu_3447_p1 = lhs_V_26_fu_3440_p3;

assign lhs_V_43_fu_4948_p1 = ret_V_104_fu_4930_p2;

assign lhs_V_44_fu_5002_p3 = {{tmp_246_reg_7375}, {25'd0}};

assign lhs_V_45_fu_5036_p1 = ret_V_106_reg_7380;

assign lhs_V_46_cast_fu_3537_p1 = lhs_V_28_fu_3530_p3;

assign lhs_V_46_fu_5093_p3 = {{tmp_167_reg_7402}, {34'd0}};

assign lhs_V_47_fu_5126_p1 = ret_V_108_reg_7407;

assign lhs_V_48_fu_5183_p3 = {{tmp_170_reg_7429}, {44'd0}};

assign lhs_V_49_cast_fu_3627_p1 = lhs_V_30_fu_3620_p3;

assign lhs_V_49_fu_5216_p1 = ret_V_110_reg_7434;

assign lhs_V_4_cast_fu_1616_p1 = lhs_V_2_fu_1609_p3;

assign lhs_V_4_fu_1696_p3 = {{tmp_89_reg_6489}, {25'd0}};

assign lhs_V_50_fu_5273_p3 = {{tmp_174_reg_7456}, {54'd0}};

assign lhs_V_51_fu_5314_p1 = ret_V_112_reg_7461;

assign lhs_V_52_cast_fu_3818_p1 = lhs_V_32_fu_3811_p3;

assign lhs_V_52_fu_5464_p3 = {{tmp_178_reg_7497}, {64'd0}};

assign lhs_V_53_fu_5576_p3 = {{tmp_181_reg_7548}, {45'd0}};

assign lhs_V_54_fu_5610_p3 = {{Elog2_V_2_reg_7537}, {30'd0}};

assign lhs_V_55_cast_fu_3930_p1 = lhs_V_33_fu_3923_p3;

assign lhs_V_55_fu_5787_p1 = $signed(m_fix_V_2_reg_7573);

assign lhs_V_56_fu_5852_p1 = Z4_V_2_reg_7629;

assign lhs_V_57_cast_fu_3964_p1 = lhs_V_34_fu_3957_p3;

assign lhs_V_57_fu_5960_p5 = {{{{Z2_V_2_reg_7616}, {1'd0}}, {reg_1188}}, {2'd0}};

assign lhs_V_58_fu_6017_p1 = reg_1192;

assign lhs_V_59_fu_6027_p3 = {{ret_V_122_fu_6021_p2}, {49'd0}};

assign lhs_V_5_fu_1730_p1 = ret_V_62_reg_6494;

assign lhs_V_62_cast_fu_4318_p1 = lhs_V_37_fu_4307_p5;

assign lhs_V_67_cast_fu_4831_p1 = lhs_V_40_fu_4823_p3;

assign lhs_V_6_fu_1787_p3 = {{tmp_26_reg_6516}, {34'd0}};

assign lhs_V_70_cast_fu_4922_p1 = lhs_V_42_fu_4915_p3;

assign lhs_V_73_cast_fu_5009_p1 = lhs_V_44_fu_5002_p3;

assign lhs_V_76_cast_fu_5100_p1 = lhs_V_46_fu_5093_p3;

assign lhs_V_79_cast_fu_5190_p1 = lhs_V_48_fu_5183_p3;

assign lhs_V_7_cast_fu_1703_p1 = lhs_V_4_fu_1696_p3;

assign lhs_V_7_fu_1820_p1 = ret_V_64_reg_6521;

assign lhs_V_82_cast_fu_5280_p1 = lhs_V_50_fu_5273_p3;

assign lhs_V_85_cast_fu_5471_p1 = lhs_V_52_fu_5464_p3;

assign lhs_V_88_cast_fu_5583_p1 = lhs_V_53_fu_5576_p3;

assign lhs_V_8_fu_1877_p3 = {{tmp_30_reg_6543}, {44'd0}};

assign lhs_V_90_cast_fu_5617_p1 = lhs_V_54_fu_5610_p3;

assign lhs_V_95_cast_fu_5971_p1 = lhs_V_57_fu_5960_p5;

assign lhs_V_9_fu_1910_p1 = ret_V_66_reg_6548;

assign lhs_V_fu_1517_p3 = {{tmp_66_fu_1473_p1}, {25'd0}};

assign m_fix_a_V_1_fu_4124_p4 = {{r_V_100_fu_4118_p2[82:12]}};

assign m_fix_a_V_2_fu_5777_p4 = {{r_V_114_fu_5771_p2[82:12]}};

assign m_fix_a_V_fu_2471_p4 = {{r_V_86_fu_2465_p2[82:12]}};

assign m_frac_l_V_1_fu_4047_p3 = {{tmp_117_reg_7120}, {52'd0}};

assign m_frac_l_V_2_fu_5700_p3 = {{tmp_188_reg_7563}, {52'd0}};

assign m_frac_l_V_fu_2394_p3 = {{tmp_46_reg_6677}, {52'd0}};

assign mantissa_V_1_cast_fu_6223_p1 = mantissa_V_fu_6214_p4;

assign mantissa_V_fu_6214_p4 = {{{{1'd1}, {tmp_V_36_reg_7725}}}, {1'd0}};

assign not_Val2_i345_0_1_fu_2943_p2 = (p_Result_31_fu_2894_p3 ^ 1'd1);

assign not_Val2_i345_0_2_fu_4596_p2 = (p_Result_58_fu_4546_p3 ^ 1'd1);

assign not_Val2_i345_0_s_fu_1290_p2 = (p_Result_s_fu_1240_p3 ^ 1'd1);

assign or_cond2003_i1_fu_4481_p2 = (tmp_137_fu_4460_p2 | icmp1_fu_4475_p2);

assign or_cond2003_i2_fu_6134_p2 = (tmp_208_fu_6113_p2 | icmp2_fu_6128_p2);

assign or_cond2003_i_fu_2827_p2 = (tmp_67_fu_2806_p2 | icmp_fu_2821_p2);

assign out_exp_V_1_fu_4507_p2 = (11'd1023 + tmp_237_fu_4503_p1);

assign out_exp_V_2_fu_6160_p2 = (11'd1023 + tmp_255_fu_6156_p1);

assign out_exp_V_fu_2853_p2 = (11'd1023 + tmp_162_fu_2849_p1);

assign p_01254_i1_fu_4538_p1 = p_01254_i379_in_reg_1032;

assign p_01254_i_fu_2886_p1 = ap_phi_mux_p_01254_i_in_phi_fu_963_p14;

assign p_1_cast_cast_fu_4530_p3 = ((tmp_236_fu_4523_p3[0:0] === 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign p_2002_i1_fu_4106_p3 = ((tmp_121_fu_4094_p2[0:0] === 1'b1) ? tmp_120_fu_4075_p4 : ret_V_27_fu_4100_p2);

assign p_2002_i2_fu_5759_p3 = ((tmp_192_fu_5747_p2[0:0] === 1'b1) ? tmp_191_fu_5728_p4 : ret_V_53_fu_5753_p2);

assign p_2002_i_fu_2453_p3 = ((tmp_50_fu_2441_p2[0:0] === 1'b1) ? tmp_49_fu_2422_p4 : ret_V_1_fu_2447_p2);

assign p_2_cast_cast_fu_6183_p3 = ((tmp_254_fu_6176_p3[0:0] === 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign p_Result_15_fu_2431_p3 = grp_fu_6316_p3[32'd30];

assign p_Result_31_fu_2894_p3 = val_V_reg_6349[32'd63];

assign p_Result_42_fu_4084_p3 = grp_fu_6327_p3[32'd30];

assign p_Result_58_fu_4546_p3 = p_Val2_189_fu_4543_p1[32'd63];

assign p_Result_69_fu_5737_p3 = grp_fu_6338_p3[32'd30];

assign p_Result_80_fu_1402_p4 = {{{{1'd1}, {tmp_V_27_fu_1258_p1}}}, {1'd0}};

assign p_Result_82_fu_2859_p4 = {{{{1'd0}, {out_exp_V_fu_2853_p2}}}, {tmp_V_28_fu_2839_p4}};

assign p_Result_83_fu_3055_p4 = {{{{1'd1}, {tmp_V_30_fu_2911_p1}}}, {1'd0}};

assign p_Result_85_fu_4513_p4 = {{{{1'd0}, {out_exp_V_1_fu_4507_p2}}}, {tmp_V_31_fu_4493_p4}};

assign p_Result_86_fu_4708_p4 = {{{{1'd1}, {tmp_V_33_fu_4564_p1}}}, {1'd0}};

assign p_Result_88_fu_6166_p4 = {{{{1'd0}, {out_exp_V_2_fu_6160_p2}}}, {tmp_V_34_fu_6146_p4}};

assign p_Result_s_fu_1240_p3 = val_assign_to_int_fu_1237_p1[32'd31];

assign p_Val2_104_cast_fu_3920_p1 = p_Val2_2_reg_7099;

assign p_Val2_112_cast_fu_5573_p1 = p_Val2_3_reg_7542;

assign p_Val2_116_fu_3335_p2 = ret_V_83_reg_6916 << 83'd1;

assign p_Val2_122_cast_fu_3792_p1 = pow_reduce_anonymo_16_q0;

assign p_Val2_130_cast_fu_3796_p1 = pow_reduce_anonymo_17_q0;

assign p_Val2_138_cast_fu_3800_p1 = pow_reduce_anonymo_9_q0;

assign p_Val2_146_cast_fu_3732_p1 = pow_reduce_anonymo_12_q0;

assign p_Val2_14_cast_fu_2139_p1 = pow_reduce_anonymo_16_q0;

assign p_Val2_154_cast_fu_3736_p1 = pow_reduce_anonymo_13_q0;

assign p_Val2_162_cast_fu_3740_p1 = pow_reduce_anonymo_14_q0;

assign p_Val2_170_cast_fu_3756_p1 = pow_reduce_anonymo_15_q0;

assign p_Val2_189_fu_4543_p1 = x_assign_2_reg_7271;

assign p_Val2_1_fu_2221_p2 = (tmp10_cast_fu_2218_p1 + tmp7_fu_2212_p2);

assign p_Val2_208_fu_4988_p2 = ret_V_105_reg_7359 << 83'd1;

assign p_Val2_22_cast_fu_2143_p1 = pow_reduce_anonymo_17_q0;

assign p_Val2_230_cast_fu_5445_p1 = pow_reduce_anonymo_16_q0;

assign p_Val2_238_cast_fu_5449_p1 = pow_reduce_anonymo_17_q0;

assign p_Val2_246_cast_fu_5453_p1 = pow_reduce_anonymo_9_q0;

assign p_Val2_24_fu_1682_p2 = ret_V_61_reg_6473 << 83'd1;

assign p_Val2_254_cast_fu_5385_p1 = pow_reduce_anonymo_12_q0;

assign p_Val2_262_cast_fu_5389_p1 = pow_reduce_anonymo_13_q0;

assign p_Val2_270_cast_fu_5393_p1 = pow_reduce_anonymo_14_q0;

assign p_Val2_277_fu_6196_p1 = grp_fu_1146_p2;

assign p_Val2_278_cast_fu_5409_p1 = pow_reduce_anonymo_15_q0;

assign p_Val2_29_cast_fu_2267_p1 = p_Val2_1_reg_6656;

assign p_Val2_2_fu_3874_p2 = (tmp18_cast_fu_3871_p1 + tmp15_fu_3865_p2);

assign p_Val2_30_cast_fu_2147_p1 = pow_reduce_anonymo_9_q0;

assign p_Val2_38_cast_fu_2079_p1 = pow_reduce_anonymo_12_q0;

assign p_Val2_3_fu_5527_p2 = (tmp26_cast_fu_5524_p1 + tmp23_fu_5518_p2);

assign p_Val2_46_cast_fu_2083_p1 = pow_reduce_anonymo_13_q0;

assign p_Val2_54_cast_fu_2087_p1 = pow_reduce_anonymo_14_q0;

assign p_Val2_62_cast_fu_2103_p1 = pow_reduce_anonymo_15_q0;

assign p_Val2_97_fu_2890_p1 = x_assign_1_fu_1143_p1;

assign p_Val2_s_fu_1233_p1 = grp_fu_1137_p1;

assign p_cast_cast_fu_2877_p3 = ((tmp_149_fu_2870_p3[0:0] === 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign p_mux1_cast_cast_fu_3011_p3 = ((tmp_203_not_fu_2999_p2[0:0] === 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign p_mux2_cast_cast_fu_4664_p3 = ((tmp_368_not_fu_4652_p2[0:0] === 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign p_mux_cast_cast_fu_1358_p3 = ((tmp_36_not_fu_1346_p2[0:0] === 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign r_V_100_fu_4118_p1 = r_exp_V_7_reg_1003;

assign r_V_100_fu_4118_p2 = ($signed({{1'b0}, {83'd1636647506585939924452}}) * $signed(r_V_100_fu_4118_p1));

assign r_V_101_fu_4229_p0 = r_V_101_fu_4229_p00;

assign r_V_101_fu_4229_p00 = ret_V_98_fu_4206_p2;

assign r_V_101_fu_4229_p1 = r_V_101_fu_4229_p10;

assign r_V_101_fu_4229_p10 = tmp_125_fu_4212_p4;

assign r_V_101_fu_4229_p2 = (r_V_101_fu_4229_p0 * r_V_101_fu_4229_p1);

assign r_V_102_fu_4291_p0 = r_V_102_fu_4291_p00;

assign r_V_102_fu_4291_p00 = exp_Z2P_m_1_V_1_fu_4268_p2;

assign r_V_102_fu_4291_p1 = r_V_102_fu_4291_p10;

assign r_V_102_fu_4291_p10 = tmp_129_fu_4274_p4;

assign r_V_102_fu_4291_p2 = (r_V_102_fu_4291_p0 * r_V_102_fu_4291_p1);

assign r_V_103_fu_4358_p0 = r_V_103_fu_4358_p00;

assign r_V_103_fu_4358_p00 = tmp_131_fu_4340_p4;

assign r_V_103_fu_4358_p1 = r_V_103_fu_4358_p10;

assign r_V_103_fu_4358_p10 = grp_fu_1174_p4;

assign r_V_103_fu_4358_p2 = (r_V_103_fu_4358_p0 * r_V_103_fu_4358_p1);

assign r_V_104_fu_4736_p1 = r_V_54_fu_4728_p3;

assign r_V_105_fu_4859_p0 = r_V_105_fu_4859_p00;

assign r_V_105_fu_4859_p00 = z1_V_2_fu_4845_p3;

assign r_V_105_fu_4859_p1 = r_V_105_fu_4859_p10;

assign r_V_105_fu_4859_p10 = a_V_14_reg_7331;

assign r_V_105_fu_4859_p2 = (r_V_105_fu_4859_p0 * r_V_105_fu_4859_p1);

assign r_V_106_fu_4942_p0 = r_V_106_fu_4942_p00;

assign r_V_106_fu_4942_p00 = p_Val2_201_reg_7342;

assign r_V_106_fu_4942_p1 = r_V_106_fu_4942_p10;

assign r_V_106_fu_4942_p10 = a_V_15_reg_7348;

assign r_V_106_fu_4942_p2 = (r_V_106_fu_4942_p0 * r_V_106_fu_4942_p1);

assign r_V_107_fu_5030_p0 = r_V_107_fu_5030_p00;

assign r_V_107_fu_5030_p00 = p_Val2_208_fu_4988_p2;

assign r_V_107_fu_5030_p1 = r_V_107_fu_5030_p10;

assign r_V_107_fu_5030_p10 = a_V_16_reg_7369;

assign r_V_107_fu_5030_p2 = (r_V_107_fu_5030_p0 * r_V_107_fu_5030_p1);

assign r_V_108_fu_5120_p0 = r_V_108_fu_5120_p00;

assign r_V_108_fu_5120_p00 = p_Val2_215_reg_7390;

assign r_V_108_fu_5120_p1 = r_V_108_fu_5120_p10;

assign r_V_108_fu_5120_p10 = a_V_17_reg_7396;

assign r_V_108_fu_5120_p2 = (r_V_108_fu_5120_p0 * r_V_108_fu_5120_p1);

assign r_V_109_fu_5210_p0 = r_V_109_fu_5210_p00;

assign r_V_109_fu_5210_p00 = p_Val2_222_reg_7417;

assign r_V_109_fu_5210_p1 = r_V_109_fu_5210_p10;

assign r_V_109_fu_5210_p10 = a_V_18_reg_7423;

assign r_V_109_fu_5210_p2 = (r_V_109_fu_5210_p0 * r_V_109_fu_5210_p1);

assign r_V_110_fu_5300_p0 = r_V_110_fu_5300_p00;

assign r_V_110_fu_5300_p00 = p_Val2_229_reg_7444;

assign r_V_110_fu_5300_p1 = r_V_110_fu_5300_p10;

assign r_V_110_fu_5300_p10 = a_V_19_reg_7450;

assign r_V_110_fu_5300_p2 = (r_V_110_fu_5300_p0 * r_V_110_fu_5300_p1);

assign r_V_111_fu_5403_p0 = r_V_111_fu_5403_p00;

assign r_V_111_fu_5403_p00 = p_Val2_236_reg_7481;

assign r_V_111_fu_5403_p1 = r_V_111_fu_5403_p10;

assign r_V_111_fu_5403_p10 = a_V_20_reg_7492;

assign r_V_111_fu_5403_p2 = (r_V_111_fu_5403_p0 * r_V_111_fu_5403_p1);

assign r_V_112_fu_5557_p0 = r_V_57_cast_fu_5553_p1;

assign r_V_112_fu_5557_p1 = r_V_57_cast_fu_5553_p1;

assign r_V_112_fu_5557_p2 = (r_V_112_fu_5557_p0 * r_V_112_fu_5557_p1);

assign r_V_114_fu_5771_p1 = r_exp_V_8_reg_1078;

assign r_V_114_fu_5771_p2 = ($signed({{1'b0}, {83'd1636647506585939924452}}) * $signed(r_V_114_fu_5771_p1));

assign r_V_115_fu_5882_p0 = r_V_115_fu_5882_p00;

assign r_V_115_fu_5882_p00 = ret_V_120_fu_5859_p2;

assign r_V_115_fu_5882_p1 = r_V_115_fu_5882_p10;

assign r_V_115_fu_5882_p10 = tmp_196_fu_5865_p4;

assign r_V_115_fu_5882_p2 = (r_V_115_fu_5882_p0 * r_V_115_fu_5882_p1);

assign r_V_116_fu_5944_p0 = r_V_116_fu_5944_p00;

assign r_V_116_fu_5944_p00 = exp_Z2P_m_1_V_2_fu_5921_p2;

assign r_V_116_fu_5944_p1 = r_V_116_fu_5944_p10;

assign r_V_116_fu_5944_p10 = tmp_200_fu_5927_p4;

assign r_V_116_fu_5944_p2 = (r_V_116_fu_5944_p0 * r_V_116_fu_5944_p1);

assign r_V_117_fu_6011_p0 = r_V_117_fu_6011_p00;

assign r_V_117_fu_6011_p00 = tmp_202_fu_5993_p4;

assign r_V_117_fu_6011_p1 = r_V_117_fu_6011_p10;

assign r_V_117_fu_6011_p10 = grp_fu_1174_p4;

assign r_V_117_fu_6011_p2 = (r_V_117_fu_6011_p0 * r_V_117_fu_6011_p1);

assign r_V_16_cast_fu_2247_p1 = tmp_40_fu_2237_p4;

assign r_V_28_cast_fu_3900_p1 = tmp_111_fu_3890_p4;

assign r_V_32_fu_3075_p3 = {{1'd1}, {tmp_V_30_fu_2911_p1}};

assign r_V_3_fu_1422_p3 = {{1'd1}, {tmp_V_27_fu_1258_p1}};

assign r_V_54_fu_4728_p3 = {{1'd1}, {tmp_V_33_fu_4564_p1}};

assign r_V_57_cast_fu_5553_p1 = tmp_182_fu_5543_p4;

assign r_V_70_fu_6273_p2 = mantissa_V_fu_6214_p4 >> tmp_313_cast_fu_6269_p1;

assign r_V_71_fu_6279_p2 = mantissa_V_1_cast_fu_6223_p1 << tmp_212_fu_6265_p1;

assign r_V_76_fu_1430_p1 = r_V_3_fu_1422_p3;

assign r_V_77_fu_1553_p0 = r_V_77_fu_1553_p00;

assign r_V_77_fu_1553_p00 = z1_V_fu_1539_p3;

assign r_V_77_fu_1553_p1 = r_V_77_fu_1553_p10;

assign r_V_77_fu_1553_p10 = a_V_reg_6445;

assign r_V_77_fu_1553_p2 = (r_V_77_fu_1553_p0 * r_V_77_fu_1553_p1);

assign r_V_78_fu_1636_p0 = r_V_78_fu_1636_p00;

assign r_V_78_fu_1636_p00 = p_Val2_17_reg_6456;

assign r_V_78_fu_1636_p1 = r_V_78_fu_1636_p10;

assign r_V_78_fu_1636_p10 = a_V_1_reg_6462;

assign r_V_78_fu_1636_p2 = (r_V_78_fu_1636_p0 * r_V_78_fu_1636_p1);

assign r_V_79_fu_1724_p0 = r_V_79_fu_1724_p00;

assign r_V_79_fu_1724_p00 = p_Val2_24_fu_1682_p2;

assign r_V_79_fu_1724_p1 = r_V_79_fu_1724_p10;

assign r_V_79_fu_1724_p10 = a_V_2_reg_6483;

assign r_V_79_fu_1724_p2 = (r_V_79_fu_1724_p0 * r_V_79_fu_1724_p1);

assign r_V_80_fu_1814_p0 = r_V_80_fu_1814_p00;

assign r_V_80_fu_1814_p00 = p_Val2_31_reg_6504;

assign r_V_80_fu_1814_p1 = r_V_80_fu_1814_p10;

assign r_V_80_fu_1814_p10 = a_V_3_reg_6510;

assign r_V_80_fu_1814_p2 = (r_V_80_fu_1814_p0 * r_V_80_fu_1814_p1);

assign r_V_81_fu_1904_p0 = r_V_81_fu_1904_p00;

assign r_V_81_fu_1904_p00 = p_Val2_38_reg_6531;

assign r_V_81_fu_1904_p1 = r_V_81_fu_1904_p10;

assign r_V_81_fu_1904_p10 = a_V_4_reg_6537;

assign r_V_81_fu_1904_p2 = (r_V_81_fu_1904_p0 * r_V_81_fu_1904_p1);

assign r_V_82_fu_1994_p0 = r_V_82_fu_1994_p00;

assign r_V_82_fu_1994_p00 = p_Val2_45_reg_6558;

assign r_V_82_fu_1994_p1 = r_V_82_fu_1994_p10;

assign r_V_82_fu_1994_p10 = a_V_5_reg_6564;

assign r_V_82_fu_1994_p2 = (r_V_82_fu_1994_p0 * r_V_82_fu_1994_p1);

assign r_V_83_fu_2097_p0 = r_V_83_fu_2097_p00;

assign r_V_83_fu_2097_p00 = p_Val2_52_reg_6595;

assign r_V_83_fu_2097_p1 = r_V_83_fu_2097_p10;

assign r_V_83_fu_2097_p10 = a_V_6_reg_6606;

assign r_V_83_fu_2097_p2 = (r_V_83_fu_2097_p0 * r_V_83_fu_2097_p1);

assign r_V_84_fu_2251_p0 = r_V_16_cast_fu_2247_p1;

assign r_V_84_fu_2251_p1 = r_V_16_cast_fu_2247_p1;

assign r_V_84_fu_2251_p2 = (r_V_84_fu_2251_p0 * r_V_84_fu_2251_p1);

assign r_V_86_fu_2465_p1 = r_exp_V_6_reg_928;

assign r_V_86_fu_2465_p2 = ($signed({{1'b0}, {83'd1636647506585939924452}}) * $signed(r_V_86_fu_2465_p1));

assign r_V_87_fu_2576_p0 = r_V_87_fu_2576_p00;

assign r_V_87_fu_2576_p00 = ret_V_76_fu_2553_p2;

assign r_V_87_fu_2576_p1 = r_V_87_fu_2576_p10;

assign r_V_87_fu_2576_p10 = tmp_54_fu_2559_p4;

assign r_V_87_fu_2576_p2 = (r_V_87_fu_2576_p0 * r_V_87_fu_2576_p1);

assign r_V_88_fu_2638_p0 = r_V_88_fu_2638_p00;

assign r_V_88_fu_2638_p00 = exp_Z2P_m_1_V_fu_2615_p2;

assign r_V_88_fu_2638_p1 = r_V_88_fu_2638_p10;

assign r_V_88_fu_2638_p10 = tmp_58_fu_2621_p4;

assign r_V_88_fu_2638_p2 = (r_V_88_fu_2638_p0 * r_V_88_fu_2638_p1);

assign r_V_89_fu_2705_p0 = r_V_89_fu_2705_p00;

assign r_V_89_fu_2705_p00 = tmp_60_fu_2687_p4;

assign r_V_89_fu_2705_p1 = r_V_89_fu_2705_p10;

assign r_V_89_fu_2705_p10 = grp_fu_1174_p4;

assign r_V_89_fu_2705_p2 = (r_V_89_fu_2705_p0 * r_V_89_fu_2705_p1);

assign r_V_90_fu_3083_p1 = r_V_32_fu_3075_p3;

assign r_V_91_fu_3206_p0 = r_V_91_fu_3206_p00;

assign r_V_91_fu_3206_p00 = z1_V_1_fu_3192_p3;

assign r_V_91_fu_3206_p1 = r_V_91_fu_3206_p10;

assign r_V_91_fu_3206_p10 = a_V_7_reg_6888;

assign r_V_91_fu_3206_p2 = (r_V_91_fu_3206_p0 * r_V_91_fu_3206_p1);

assign r_V_92_fu_3289_p0 = r_V_92_fu_3289_p00;

assign r_V_92_fu_3289_p00 = p_Val2_109_reg_6899;

assign r_V_92_fu_3289_p1 = r_V_92_fu_3289_p10;

assign r_V_92_fu_3289_p10 = a_V_8_reg_6905;

assign r_V_92_fu_3289_p2 = (r_V_92_fu_3289_p0 * r_V_92_fu_3289_p1);

assign r_V_93_fu_3377_p0 = r_V_93_fu_3377_p00;

assign r_V_93_fu_3377_p00 = p_Val2_116_fu_3335_p2;

assign r_V_93_fu_3377_p1 = r_V_93_fu_3377_p10;

assign r_V_93_fu_3377_p10 = a_V_9_reg_6926;

assign r_V_93_fu_3377_p2 = (r_V_93_fu_3377_p0 * r_V_93_fu_3377_p1);

assign r_V_94_fu_3467_p0 = r_V_94_fu_3467_p00;

assign r_V_94_fu_3467_p00 = p_Val2_123_reg_6947;

assign r_V_94_fu_3467_p1 = r_V_94_fu_3467_p10;

assign r_V_94_fu_3467_p10 = a_V_10_reg_6953;

assign r_V_94_fu_3467_p2 = (r_V_94_fu_3467_p0 * r_V_94_fu_3467_p1);

assign r_V_95_fu_3557_p0 = r_V_95_fu_3557_p00;

assign r_V_95_fu_3557_p00 = p_Val2_130_reg_6974;

assign r_V_95_fu_3557_p1 = r_V_95_fu_3557_p10;

assign r_V_95_fu_3557_p10 = a_V_11_reg_6980;

assign r_V_95_fu_3557_p2 = (r_V_95_fu_3557_p0 * r_V_95_fu_3557_p1);

assign r_V_96_fu_3647_p0 = r_V_96_fu_3647_p00;

assign r_V_96_fu_3647_p00 = p_Val2_137_reg_7001;

assign r_V_96_fu_3647_p1 = r_V_96_fu_3647_p10;

assign r_V_96_fu_3647_p10 = a_V_12_reg_7007;

assign r_V_96_fu_3647_p2 = (r_V_96_fu_3647_p0 * r_V_96_fu_3647_p1);

assign r_V_97_fu_3750_p0 = r_V_97_fu_3750_p00;

assign r_V_97_fu_3750_p00 = p_Val2_144_reg_7038;

assign r_V_97_fu_3750_p1 = r_V_97_fu_3750_p10;

assign r_V_97_fu_3750_p10 = a_V_13_reg_7049;

assign r_V_97_fu_3750_p2 = (r_V_97_fu_3750_p0 * r_V_97_fu_3750_p1);

assign r_V_98_fu_3904_p0 = r_V_28_cast_fu_3900_p1;

assign r_V_98_fu_3904_p1 = r_V_28_cast_fu_3900_p1;

assign r_V_98_fu_3904_p2 = (r_V_98_fu_3904_p0 * r_V_98_fu_3904_p1);

assign r_exp_V_2_fu_4450_p2 = ($signed(r_exp_V_7_reg_1003) + $signed(13'd8191));

assign r_exp_V_4_fu_6103_p2 = ($signed(r_exp_V_8_reg_1078) + $signed(13'd8191));

assign r_exp_V_fu_2796_p2 = ($signed(r_exp_V_6_reg_928) + $signed(13'd8191));

assign ret_V_100_fu_4368_p2 = (59'd16 + lhs_V_38_fu_4364_p1);

assign ret_V_101_fu_4400_p2 = (rhs_V_53_cast_fu_4382_p1 + lhs_V_39_fu_4374_p3);

assign ret_V_102_fu_4839_p2 = (lhs_V_67_cast_fu_4831_p1 + rhs_V_34_fu_4835_p1);

assign ret_V_103_fu_4872_p2 = (lhs_V_41_fu_4865_p1 - rhs_V_35_fu_4868_p1);

assign ret_V_104_fu_4930_p2 = (lhs_V_70_cast_fu_4922_p1 + rhs_V_36_fu_4926_p1);

assign ret_V_105_fu_4964_p2 = (lhs_V_43_fu_4948_p1 - rhs_V_58_cast_fu_4960_p1);

assign ret_V_106_fu_5017_p2 = (lhs_V_73_cast_fu_5009_p1 + rhs_V_38_fu_5013_p1);

assign ret_V_107_fu_5050_p2 = (lhs_V_45_fu_5036_p1 - rhs_V_61_cast_fu_5046_p1);

assign ret_V_108_fu_5108_p2 = (lhs_V_76_cast_fu_5100_p1 + rhs_V_40_fu_5104_p1);

assign ret_V_109_fu_5140_p2 = (lhs_V_47_fu_5126_p1 - rhs_V_64_cast_fu_5136_p1);

assign ret_V_110_fu_5198_p2 = (lhs_V_79_cast_fu_5190_p1 + rhs_V_42_fu_5194_p1);

assign ret_V_111_fu_5230_p2 = (lhs_V_49_fu_5216_p1 - rhs_V_67_cast_fu_5226_p1);

assign ret_V_112_fu_5288_p2 = (lhs_V_82_cast_fu_5280_p1 + rhs_V_44_fu_5284_p1);

assign ret_V_113_fu_5328_p2 = (lhs_V_51_fu_5314_p1 - rhs_V_70_cast_fu_5324_p1);

assign ret_V_114_fu_5479_p2 = (lhs_V_85_cast_fu_5471_p1 + rhs_V_46_fu_5475_p1);

assign ret_V_115_fu_5496_p2 = (ret_V_114_fu_5479_p2 - rhs_V_73_cast_fu_5492_p1);

assign ret_V_116_fu_5590_p2 = (lhs_V_88_cast_fu_5583_p1 - rhs_V_74_cast_fu_5587_p1);

assign ret_V_117_fu_5640_p2 = ($signed(ret_V_50_fu_5624_p2) + $signed(sum_V_2_fu_5606_p1));

assign ret_V_119_fu_5794_p2 = ($signed(lhs_V_55_fu_5787_p1) - $signed(rhs_V_49_fu_5790_p1));

assign ret_V_120_fu_5859_p2 = (rhs_V_50_fu_5855_p1 + lhs_V_56_fu_5852_p1);

assign ret_V_121_fu_5906_p1 = tmp_196_reg_7654;

assign ret_V_122_fu_6021_p2 = (59'd16 + lhs_V_58_fu_6017_p1);

assign ret_V_123_fu_6053_p2 = (rhs_V_80_cast_fu_6035_p1 + lhs_V_59_fu_6027_p3);

assign ret_V_133_cast_fu_2340_p2 = ($signed(tmp_44_fu_2324_p1) + $signed(tmp_45_fu_2328_p2));

assign ret_V_139_cast1_fu_2752_p2 = (tmp_63_fu_2738_p3 + tmp_62_fu_2731_p1);

assign ret_V_156_cast_fu_3993_p2 = ($signed(tmp_115_fu_3977_p1) + $signed(tmp_116_fu_3981_p2));

assign ret_V_162_cast1_fu_4406_p2 = (tmp_134_fu_4392_p3 + tmp_133_fu_4385_p1);

assign ret_V_179_cast_fu_5646_p2 = ($signed(tmp_186_fu_5630_p1) + $signed(tmp_187_fu_5634_p2));

assign ret_V_185_cast1_fu_6059_p2 = (tmp_205_fu_6045_p3 + tmp_204_fu_6038_p1);

assign ret_V_1_fu_2447_p2 = (13'd1 + tmp_49_fu_2422_p4);

assign ret_V_24_fu_3971_p2 = ($signed(lhs_V_57_cast_fu_3964_p1) + $signed(p_Val2_104_cast_fu_3920_p1));

assign ret_V_27_fu_4100_p2 = (13'd1 + tmp_120_fu_4075_p4);

assign ret_V_50_fu_5624_p2 = ($signed(lhs_V_90_cast_fu_5617_p1) + $signed(p_Val2_112_cast_fu_5573_p1));

assign ret_V_53_fu_5753_p2 = (13'd1 + tmp_191_fu_5728_p4);

assign ret_V_58_fu_1533_p2 = (lhs_V_1_cast_fu_1525_p1 + rhs_V_fu_1529_p1);

assign ret_V_59_fu_1566_p2 = (lhs_V_1_fu_1559_p1 - rhs_V_1_fu_1562_p1);

assign ret_V_60_fu_1624_p2 = (lhs_V_4_cast_fu_1616_p1 + rhs_V_2_fu_1620_p1);

assign ret_V_61_fu_1658_p2 = (lhs_V_3_fu_1642_p1 - rhs_V_4_cast_fu_1654_p1);

assign ret_V_62_fu_1711_p2 = (lhs_V_7_cast_fu_1703_p1 + rhs_V_4_fu_1707_p1);

assign ret_V_63_fu_1744_p2 = (lhs_V_5_fu_1730_p1 - rhs_V_7_cast_fu_1740_p1);

assign ret_V_64_fu_1802_p2 = (lhs_V_10_cast_fu_1794_p1 + rhs_V_6_fu_1798_p1);

assign ret_V_65_fu_1834_p2 = (lhs_V_7_fu_1820_p1 - rhs_V_10_cast_fu_1830_p1);

assign ret_V_66_fu_1892_p2 = (lhs_V_13_cast_fu_1884_p1 + rhs_V_8_fu_1888_p1);

assign ret_V_67_fu_1924_p2 = (lhs_V_9_fu_1910_p1 - rhs_V_13_cast_fu_1920_p1);

assign ret_V_68_fu_1982_p2 = (lhs_V_16_cast_fu_1974_p1 + rhs_V_10_fu_1978_p1);

assign ret_V_69_fu_2022_p2 = (lhs_V_11_fu_2008_p1 - rhs_V_16_cast_fu_2018_p1);

assign ret_V_70_fu_2173_p2 = (lhs_V_19_cast_fu_2165_p1 + rhs_V_12_fu_2169_p1);

assign ret_V_71_fu_2190_p2 = (ret_V_70_fu_2173_p2 - rhs_V_19_cast_fu_2186_p1);

assign ret_V_72_fu_2284_p2 = (lhs_V_22_cast_fu_2277_p1 - rhs_V_20_cast_fu_2281_p1);

assign ret_V_73_fu_2334_p2 = ($signed(ret_V_s_fu_2318_p2) + $signed(sum_V_fu_2300_p1));

assign ret_V_75_fu_2488_p2 = ($signed(lhs_V_15_fu_2481_p1) - $signed(rhs_V_15_fu_2484_p1));

assign ret_V_76_fu_2553_p2 = (rhs_V_16_fu_2549_p1 + lhs_V_16_fu_2546_p1);

assign ret_V_77_fu_2600_p1 = tmp_54_reg_6768;

assign ret_V_78_fu_2714_p2 = (59'd16 + lhs_V_18_fu_2711_p1);

assign ret_V_79_fu_2746_p2 = (rhs_V_26_cast_fu_2728_p1 + lhs_V_19_fu_2720_p3);

assign ret_V_80_fu_3186_p2 = (lhs_V_34_cast_fu_3178_p1 + rhs_V_17_fu_3182_p1);

assign ret_V_81_fu_3219_p2 = (lhs_V_21_fu_3212_p1 - rhs_V_18_fu_3215_p1);

assign ret_V_82_fu_3277_p2 = (lhs_V_37_cast_fu_3269_p1 + rhs_V_19_fu_3273_p1);

assign ret_V_83_fu_3311_p2 = (lhs_V_23_fu_3295_p1 - rhs_V_31_cast_fu_3307_p1);

assign ret_V_84_fu_3364_p2 = (lhs_V_40_cast_fu_3356_p1 + rhs_V_21_fu_3360_p1);

assign ret_V_85_fu_3397_p2 = (lhs_V_25_fu_3383_p1 - rhs_V_34_cast_fu_3393_p1);

assign ret_V_86_fu_3455_p2 = (lhs_V_43_cast_fu_3447_p1 + rhs_V_23_fu_3451_p1);

assign ret_V_87_fu_3487_p2 = (lhs_V_27_fu_3473_p1 - rhs_V_37_cast_fu_3483_p1);

assign ret_V_88_fu_3545_p2 = (lhs_V_46_cast_fu_3537_p1 + rhs_V_25_fu_3541_p1);

assign ret_V_89_fu_3577_p2 = (lhs_V_29_fu_3563_p1 - rhs_V_40_cast_fu_3573_p1);

assign ret_V_90_fu_3635_p2 = (lhs_V_49_cast_fu_3627_p1 + rhs_V_27_fu_3631_p1);

assign ret_V_91_fu_3675_p2 = (lhs_V_31_fu_3661_p1 - rhs_V_43_cast_fu_3671_p1);

assign ret_V_92_fu_3826_p2 = (lhs_V_52_cast_fu_3818_p1 + rhs_V_29_fu_3822_p1);

assign ret_V_93_fu_3843_p2 = (ret_V_92_fu_3826_p2 - rhs_V_46_cast_fu_3839_p1);

assign ret_V_94_fu_3937_p2 = (lhs_V_55_cast_fu_3930_p1 - rhs_V_47_cast_fu_3934_p1);

assign ret_V_95_fu_3987_p2 = ($signed(ret_V_24_fu_3971_p2) + $signed(sum_V_1_fu_3953_p1));

assign ret_V_97_fu_4141_p2 = ($signed(lhs_V_35_fu_4134_p1) - $signed(rhs_V_32_fu_4137_p1));

assign ret_V_98_fu_4206_p2 = (rhs_V_33_fu_4202_p1 + lhs_V_36_fu_4199_p1);

assign ret_V_99_fu_4253_p1 = tmp_125_reg_7211;

assign ret_V_s_fu_2318_p2 = ($signed(lhs_V_24_cast_fu_2311_p1) + $signed(p_Val2_29_cast_fu_2267_p1));

assign rhs_V_10_cast_fu_1830_p1 = rhs_V_7_fu_1823_p3;

assign rhs_V_10_fu_1978_p1 = eZ_V_5_fu_1960_p3;

assign rhs_V_11_fu_2011_p3 = {{r_V_82_reg_6580}, {21'd0}};

assign rhs_V_12_fu_2169_p1 = eZ_V_6_fu_2151_p3;

assign rhs_V_13_cast_fu_1920_p1 = rhs_V_9_fu_1913_p3;

assign rhs_V_13_fu_2179_p3 = {{r_V_83_reg_6641}, {26'd0}};

assign rhs_V_14_fu_2411_p3 = {{p_Result_81_reg_6697}, {18'd131072}};

assign rhs_V_15_fu_2484_p1 = $signed(m_fix_a_V_fu_2471_p4);

assign rhs_V_16_cast_fu_2018_p1 = rhs_V_11_fu_2011_p3;

assign rhs_V_16_fu_2549_p1 = grp_fu_1154_p4;

assign rhs_V_17_fu_3182_p1 = eZ_V_7_fu_3162_p3;

assign rhs_V_18_fu_3215_p1 = r_V_91_fu_3206_p2;

assign rhs_V_19_cast_fu_2186_p1 = rhs_V_13_fu_2179_p3;

assign rhs_V_19_fu_3273_p1 = eZ_V_8_fu_3255_p3;

assign rhs_V_1_fu_1562_p1 = r_V_77_fu_1553_p2;

assign rhs_V_20_cast_fu_2281_p1 = tmp_41_reg_6667;

assign rhs_V_20_fu_3299_p3 = {{r_V_92_fu_3289_p2}, {1'd0}};

assign rhs_V_21_fu_3360_p1 = eZ_V_9_fu_3340_p4;

assign rhs_V_22_fu_3386_p3 = {{r_V_93_reg_6942}, {6'd0}};

assign rhs_V_23_fu_3451_p1 = eZ_V_10_fu_3433_p3;

assign rhs_V_24_fu_3476_p3 = {{r_V_94_reg_6969}, {11'd0}};

assign rhs_V_25_fu_3541_p1 = eZ_V_11_fu_3523_p3;

assign rhs_V_26_cast_fu_2728_p1 = r_V_89_reg_6803;

assign rhs_V_26_fu_3566_p3 = {{r_V_95_reg_6996}, {16'd0}};

assign rhs_V_27_fu_3631_p1 = eZ_V_12_fu_3613_p3;

assign rhs_V_28_fu_3664_p3 = {{r_V_96_reg_7023}, {21'd0}};

assign rhs_V_29_fu_3822_p1 = eZ_V_13_fu_3804_p3;

assign rhs_V_2_fu_1620_p1 = eZ_V_1_fu_1602_p3;

assign rhs_V_30_fu_3832_p3 = {{r_V_97_reg_7084}, {26'd0}};

assign rhs_V_31_cast_fu_3307_p1 = rhs_V_20_fu_3299_p3;

assign rhs_V_31_fu_4064_p3 = {{p_Result_84_reg_7140}, {18'd131072}};

assign rhs_V_32_fu_4137_p1 = $signed(m_fix_a_V_1_fu_4124_p4);

assign rhs_V_33_fu_4202_p1 = grp_fu_1154_p4;

assign rhs_V_34_cast_fu_3393_p1 = rhs_V_22_fu_3386_p3;

assign rhs_V_34_fu_4835_p1 = eZ_V_14_fu_4815_p3;

assign rhs_V_35_fu_4868_p1 = r_V_105_fu_4859_p2;

assign rhs_V_36_fu_4926_p1 = eZ_V_15_fu_4908_p3;

assign rhs_V_37_cast_fu_3483_p1 = rhs_V_24_fu_3476_p3;

assign rhs_V_37_fu_4952_p3 = {{r_V_106_fu_4942_p2}, {1'd0}};

assign rhs_V_38_fu_5013_p1 = eZ_V_16_fu_4993_p4;

assign rhs_V_39_fu_5039_p3 = {{r_V_107_reg_7385}, {6'd0}};

assign rhs_V_3_fu_1646_p3 = {{r_V_78_fu_1636_p2}, {1'd0}};

assign rhs_V_40_cast_fu_3573_p1 = rhs_V_26_fu_3566_p3;

assign rhs_V_40_fu_5104_p1 = eZ_V_17_fu_5086_p3;

assign rhs_V_41_fu_5129_p3 = {{r_V_108_reg_7412}, {11'd0}};

assign rhs_V_42_fu_5194_p1 = eZ_V_18_fu_5176_p3;

assign rhs_V_43_cast_fu_3671_p1 = rhs_V_28_fu_3664_p3;

assign rhs_V_43_fu_5219_p3 = {{r_V_109_reg_7439}, {16'd0}};

assign rhs_V_44_fu_5284_p1 = eZ_V_19_fu_5266_p3;

assign rhs_V_45_fu_5317_p3 = {{r_V_110_reg_7466}, {21'd0}};

assign rhs_V_46_cast_fu_3839_p1 = rhs_V_30_fu_3832_p3;

assign rhs_V_46_fu_5475_p1 = eZ_V_20_fu_5457_p3;

assign rhs_V_47_cast_fu_3934_p1 = tmp_112_reg_7110;

assign rhs_V_47_fu_5485_p3 = {{r_V_111_reg_7527}, {26'd0}};

assign rhs_V_48_fu_5717_p3 = {{p_Result_87_reg_7583}, {18'd131072}};

assign rhs_V_49_fu_5790_p1 = $signed(m_fix_a_V_2_fu_5777_p4);

assign rhs_V_4_cast_fu_1654_p1 = rhs_V_3_fu_1646_p3;

assign rhs_V_4_fu_1707_p1 = eZ_V_2_fu_1687_p4;

assign rhs_V_50_fu_5855_p1 = grp_fu_1154_p4;

assign rhs_V_53_cast_fu_4382_p1 = r_V_103_reg_7241;

assign rhs_V_58_cast_fu_4960_p1 = rhs_V_37_fu_4952_p3;

assign rhs_V_5_fu_1733_p3 = {{r_V_79_reg_6499}, {6'd0}};

assign rhs_V_61_cast_fu_5046_p1 = rhs_V_39_fu_5039_p3;

assign rhs_V_64_cast_fu_5136_p1 = rhs_V_41_fu_5129_p3;

assign rhs_V_67_cast_fu_5226_p1 = rhs_V_43_fu_5219_p3;

assign rhs_V_6_fu_1798_p1 = eZ_V_3_fu_1780_p3;

assign rhs_V_70_cast_fu_5324_p1 = rhs_V_45_fu_5317_p3;

assign rhs_V_73_cast_fu_5492_p1 = rhs_V_47_fu_5485_p3;

assign rhs_V_74_cast_fu_5587_p1 = tmp_183_reg_7553;

assign rhs_V_7_cast_fu_1740_p1 = rhs_V_5_fu_1733_p3;

assign rhs_V_7_fu_1823_p3 = {{r_V_80_reg_6526}, {11'd0}};

assign rhs_V_80_cast_fu_6035_p1 = r_V_117_reg_7684;

assign rhs_V_8_fu_1888_p1 = eZ_V_4_fu_1870_p3;

assign rhs_V_9_fu_1913_p3 = {{r_V_81_reg_6553}, {16'd0}};

assign rhs_V_fu_1529_p1 = eZ_V_fu_1509_p3;

assign sf1_fu_3138_p4 = {{{{5'd16}, {tmp_175_fu_3112_p1}}}, {16'd0}};

assign sf2_fu_4791_p4 = {{{{5'd16}, {tmp_241_fu_4765_p1}}}, {16'd0}};

assign sf_fu_1485_p4 = {{{{5'd16}, {tmp_27_fu_1459_p1}}}, {16'd0}};

assign sh_assign_2_cast_fu_6261_p1 = $signed(ush_fu_6253_p3);

assign sh_assign_fu_6230_p2 = ($signed(12'd3073) + $signed(tmp_311_cast_fu_6227_p1));

assign sum_V_1_fu_3953_p1 = tmp_113_fu_3943_p4;

assign sum_V_2_fu_5606_p1 = tmp_184_fu_5596_p4;

assign sum_V_fu_2300_p1 = tmp_42_fu_2290_p4;

assign tmp10_cast_fu_2218_p1 = tmp10_reg_6646;

assign tmp10_fu_2123_p2 = (tmp12_cast_fu_2119_p1 + tmp11_fu_2107_p2);

assign tmp11_fu_2107_p2 = (p_Val2_38_cast_fu_2079_p1 + p_Val2_46_cast_fu_2083_p1);

assign tmp12_cast_fu_2119_p1 = tmp12_fu_2113_p2;

assign tmp12_fu_2113_p2 = (p_Val2_54_cast_fu_2087_p1 + p_Val2_62_cast_fu_2103_p1);

assign tmp13_cast_fu_2611_p1 = tmp13_fu_2606_p2;

assign tmp13_fu_2606_p2 = (tmp_83_cast_fu_2603_p1 + ret_V_76_reg_6763);

assign tmp14_cast_fu_2677_p1 = tmp14_fu_2672_p2;

assign tmp14_fu_2672_p2 = (tmp_90_cast_fu_2669_p1 + exp_Z2P_m_1_V_reg_6788);

assign tmp15_fu_3865_p2 = (tmp17_cast_fu_3861_p1 + tmp16_fu_3849_p2);

assign tmp16_fu_3849_p2 = (pow_reduce_anonymo_19_q0 + p_Val2_122_cast_fu_3792_p1);

assign tmp17_cast_fu_3861_p1 = tmp17_fu_3855_p2;

assign tmp17_fu_3855_p2 = (p_Val2_130_cast_fu_3796_p1 + p_Val2_138_cast_fu_3800_p1);

assign tmp18_cast_fu_3871_p1 = tmp18_reg_7089;

assign tmp18_fu_3776_p2 = (tmp20_cast_fu_3772_p1 + tmp19_fu_3760_p2);

assign tmp19_fu_3760_p2 = (p_Val2_146_cast_fu_3732_p1 + p_Val2_154_cast_fu_3736_p1);

assign tmp20_cast_fu_3772_p1 = tmp20_fu_3766_p2;

assign tmp20_fu_3766_p2 = (p_Val2_162_cast_fu_3740_p1 + p_Val2_170_cast_fu_3756_p1);

assign tmp21_cast_fu_4264_p1 = tmp21_fu_4259_p2;

assign tmp21_fu_4259_p2 = (tmp_187_cast_fu_4256_p1 + ret_V_98_reg_7206);

assign tmp22_cast_fu_4330_p1 = tmp22_fu_4325_p2;

assign tmp22_fu_4325_p2 = (tmp_194_cast_fu_4322_p1 + exp_Z2P_m_1_V_1_reg_7231);

assign tmp23_fu_5518_p2 = (tmp25_cast_fu_5514_p1 + tmp24_fu_5502_p2);

assign tmp24_fu_5502_p2 = (pow_reduce_anonymo_19_q0 + p_Val2_230_cast_fu_5445_p1);

assign tmp25_cast_fu_5514_p1 = tmp25_fu_5508_p2;

assign tmp25_fu_5508_p2 = (p_Val2_238_cast_fu_5449_p1 + p_Val2_246_cast_fu_5453_p1);

assign tmp26_cast_fu_5524_p1 = tmp26_reg_7532;

assign tmp26_fu_5429_p2 = (tmp28_cast_fu_5425_p1 + tmp27_fu_5413_p2);

assign tmp27_fu_5413_p2 = (p_Val2_254_cast_fu_5385_p1 + p_Val2_262_cast_fu_5389_p1);

assign tmp28_cast_fu_5425_p1 = tmp28_fu_5419_p2;

assign tmp28_fu_5419_p2 = (p_Val2_270_cast_fu_5393_p1 + p_Val2_278_cast_fu_5409_p1);

assign tmp29_cast_fu_5917_p1 = tmp29_fu_5912_p2;

assign tmp29_fu_5912_p2 = (tmp_288_cast_fu_5909_p1 + ret_V_120_reg_7649);

assign tmp30_cast_fu_5983_p1 = tmp30_fu_5978_p2;

assign tmp30_fu_5978_p2 = (tmp_295_cast_fu_5975_p1 + exp_Z2P_m_1_V_2_reg_7674);

assign tmp7_fu_2212_p2 = (tmp9_cast_fu_2208_p1 + tmp8_fu_2196_p2);

assign tmp8_fu_2196_p2 = (pow_reduce_anonymo_19_q0 + p_Val2_14_cast_fu_2139_p1);

assign tmp9_cast_fu_2208_p1 = tmp9_fu_2202_p2;

assign tmp9_fu_2202_p2 = (p_Val2_22_cast_fu_2143_p1 + p_Val2_30_cast_fu_2147_p1);

assign tmp_100_cast_fu_2803_p1 = $signed(tmp_48_reg_6707);

assign tmp_100_fu_2438_p1 = grp_fu_6316_p3[17:0];

assign tmp_103_fu_3657_p1 = a_V_11_reg_6980;

assign tmp_106_fu_3691_p1 = a_V_12_reg_7007;

assign tmp_108_cast_fu_2915_p1 = tmp_V_29_fu_2901_p4;

assign tmp_109_fu_3715_p1 = a_V_13_fu_3695_p4;

assign tmp_10_fu_1366_p3 = {{31'd0}, {tmp_1_fu_1332_p2}};

assign tmp_111_fu_3890_p4 = {{ret_V_93_fu_3843_p2[135:96]}};

assign tmp_113_fu_3943_p4 = {{ret_V_94_fu_3937_p2[117:45]}};

assign tmp_114_fu_3968_p1 = p_Val2_2_reg_7099;

assign tmp_115_fu_3977_p1 = tmp_113_fu_3943_p4;

assign tmp_116_fu_3981_p2 = ($signed(tmp_114_fu_3968_p1) + $signed(lhs_V_34_fu_3957_p3));

assign tmp_119_fu_4054_p3 = {{tmp_118_reg_7125}, {52'd0}};

assign tmp_11_fu_1374_p2 = ((tmp_10_fu_1366_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_120_fu_4075_p4 = {{grp_fu_6327_p3[30:18]}};

assign tmp_121_fu_4094_p2 = ((tmp_231_fu_4091_p1 == 18'd0) ? 1'b1 : 1'b0);

assign tmp_122_fu_4249_p1 = m_diff_hi_V_1_reg_7168;

assign tmp_123_fu_4191_p1 = Z4_ind_V_1_reg_7191;

assign tmp_124_fu_4195_p1 = Z3_V_1_reg_7180;

assign tmp_125_fu_4212_p4 = {{{Z3_V_1_reg_7180}, {9'd0}}, {pow_reduce_anonymo_q1}};

assign tmp_127_fu_4245_p1 = Z2_V_1_reg_7173;

assign tmp_129_fu_4274_p4 = {{{Z2_V_1_reg_7173}, {1'd0}}, {grp_fu_1164_p4}};

assign tmp_12_fu_1380_p3 = {{31'd0}, {tmp_s_fu_1326_p2}};

assign tmp_131_fu_4340_p4 = {{exp_Z1P_m_1_l_V_1_fu_4334_p2[51:2]}};

assign tmp_133_fu_4385_p1 = r_V_103_reg_7241;

assign tmp_134_fu_4392_p3 = {{tmp_233_fu_4388_p1}, {49'd0}};

assign tmp_135_fu_4431_p4 = {{ret_V_162_cast1_fu_4406_p2[106:49]}};

assign tmp_136_fu_4441_p3 = {{tmp_135_fu_4431_p4}, {1'd0}};

assign tmp_137_fu_4460_p2 = ((tmp_204_cast_fu_4457_p1 != m_frac_l_V_1_reg_7145) ? 1'b1 : 1'b0);

assign tmp_138_fu_4487_p2 = (($signed(ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign tmp_139_fu_4578_p2 = ((b_exp_4_fu_4572_p2 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_13_fu_1388_p2 = ((tmp_12_fu_1380_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_140_fu_4584_p2 = ((tmp_V_33_fu_4564_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_141_fu_2734_p1 = ret_V_78_fu_2714_p2[57:0];

assign tmp_142_fu_4614_p2 = ((tmp_V_32_fu_4554_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_143_fu_2769_p3 = ret_V_139_cast1_fu_2752_p2[32'd106];

assign tmp_144_fu_4620_p2 = ((tmp_V_33_fu_4564_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_145_fu_4626_p2 = (tmp_144_fu_4620_p2 & tmp_142_fu_4614_p2);

assign tmp_146_fu_4632_p2 = ((tmp_V_32_fu_4554_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_147_fu_2811_p4 = {{ap_phi_mux_p_01131_0_i_phi_fu_950_p4[12:10]}};

assign tmp_148_fu_4638_p2 = (tmp_142_fu_4614_p2 & tmp_140_fu_4584_p2);

assign tmp_149_fu_2870_p3 = ret_V_73_reg_6672[32'd120];

assign tmp_14_fu_1440_p1 = index0_V_fu_1412_p4;

assign tmp_150_fu_4644_p3 = {{31'd0}, {tmp_145_fu_4626_p2}};

assign tmp_151_fu_4672_p3 = {{31'd0}, {tmp_148_fu_4638_p2}};

assign tmp_152_fu_4680_p2 = ((tmp_151_fu_4672_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_153_fu_4686_p3 = {{31'd0}, {tmp_146_fu_4632_p2}};

assign tmp_154_fu_4694_p2 = ((tmp_153_fu_4686_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_155_fu_4746_p1 = index0_V_2_fu_4718_p4;

assign tmp_157_fu_4801_p4 = {{{{5'd16}, {tmp_241_fu_4765_p1}}}, {17'd0}};

assign tmp_158_fu_4811_p1 = sf2_fu_4791_p4;

assign tmp_160_fu_5373_p1 = a_V_14_reg_7331;

assign tmp_162_fu_2849_p1 = ap_phi_mux_p_01131_0_i_phi_fu_950_p4[10:0];

assign tmp_164_fu_5377_p1 = a_V_15_reg_7348;

assign tmp_166_fu_5381_p1 = a_V_16_reg_7369;

assign tmp_169_fu_5306_p1 = a_V_17_reg_7396;

assign tmp_16_fu_1495_p4 = {{{{5'd16}, {tmp_27_fu_1459_p1}}}, {17'd0}};

assign tmp_172_fu_5310_p1 = a_V_18_reg_7423;

assign tmp_173_fu_3047_p3 = p_Val2_97_fu_2890_p1[32'd51];

assign tmp_175_fu_3112_p1 = b_frac1_V_s_fu_3106_p2[53:0];

assign tmp_177_fu_5344_p1 = a_V_19_reg_7450;

assign tmp_17_fu_1505_p1 = sf_fu_1485_p4;

assign tmp_180_fu_5368_p1 = a_V_20_fu_5348_p4;

assign tmp_182_fu_5543_p4 = {{ret_V_115_fu_5496_p2[135:96]}};

assign tmp_184_fu_5596_p4 = {{ret_V_116_fu_5590_p2[117:45]}};

assign tmp_185_fu_5621_p1 = p_Val2_3_reg_7542;

assign tmp_186_fu_5630_p1 = tmp_184_fu_5596_p4;

assign tmp_187_cast_fu_4256_p1 = tmp_126_reg_7216;

assign tmp_187_fu_5634_p2 = ($signed(tmp_185_fu_5621_p1) + $signed(lhs_V_54_fu_5610_p3));

assign tmp_190_fu_5707_p3 = {{tmp_189_reg_7568}, {52'd0}};

assign tmp_191_fu_5728_p4 = {{grp_fu_6338_p3[30:18]}};

assign tmp_192_fu_5747_p2 = ((tmp_249_fu_5744_p1 == 18'd0) ? 1'b1 : 1'b0);

assign tmp_193_fu_5902_p1 = m_diff_hi_V_2_reg_7611;

assign tmp_194_cast_fu_4322_p1 = tmp_130_reg_7236;

assign tmp_194_fu_5844_p1 = Z4_ind_V_2_reg_7634;

assign tmp_195_fu_5848_p1 = Z3_V_2_reg_7623;

assign tmp_196_fu_5865_p4 = {{{Z3_V_2_reg_7623}, {9'd0}}, {pow_reduce_anonymo_q1}};

assign tmp_198_fu_5898_p1 = Z2_V_2_reg_7616;

assign tmp_19_fu_2067_p1 = a_V_reg_6445;

assign tmp_1_fu_1332_p2 = (tmp_7_fu_1308_p2 & tmp_5_fu_1278_p2);

assign tmp_200_fu_5927_p4 = {{{Z2_V_2_reg_7616}, {1'd0}}, {grp_fu_1164_p4}};

assign tmp_202_fu_5993_p4 = {{exp_Z1P_m_1_l_V_2_fu_5987_p2[51:2]}};

assign tmp_203_not_fu_2999_p2 = ((tmp_80_fu_2991_p3 != 32'd0) ? 1'b1 : 1'b0);

assign tmp_204_cast_fu_4457_p1 = $signed(tmp_119_reg_7150);

assign tmp_204_fu_6038_p1 = r_V_117_reg_7684;

assign tmp_205_fu_6045_p3 = {{tmp_251_fu_6041_p1}, {49'd0}};

assign tmp_206_fu_6084_p4 = {{ret_V_185_cast1_fu_6059_p2[106:49]}};

assign tmp_207_fu_6094_p3 = {{tmp_206_fu_6084_p4}, {1'd0}};

assign tmp_208_fu_6113_p2 = ((tmp_305_cast_fu_6110_p1 != m_frac_l_V_2_reg_7588) ? 1'b1 : 1'b0);

assign tmp_209_cast_fu_4568_p1 = tmp_V_32_fu_4554_p4;

assign tmp_209_fu_6140_p2 = (($signed(ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign tmp_211_fu_6244_p2 = (11'd1023 - tmp_V_35_reg_7719);

assign tmp_212_fu_6265_p1 = $unsigned(sh_assign_2_cast_fu_6261_p1);

assign tmp_213_fu_6293_p1 = tmp_258_fu_6285_p3;

assign tmp_214_fu_3126_p1 = b_frac1_V_s_fu_3106_p2[49:0];

assign tmp_215_fu_6297_p4 = {{r_V_71_fu_6279_p2[84:53]}};

assign tmp_216_fu_3130_p3 = b_frac1_V_s_fu_3106_p2[32'd53];

assign tmp_220_fu_3317_p1 = ret_V_83_fu_3311_p2[81:0];

assign tmp_226_fu_3331_p1 = ret_V_83_fu_3311_p2[75:0];

assign tmp_22_fu_2071_p1 = a_V_1_reg_6462;

assign tmp_231_fu_4091_p1 = grp_fu_6327_p3[17:0];

assign tmp_233_fu_4388_p1 = ret_V_100_fu_4368_p2[57:0];

assign tmp_234_fu_4423_p3 = ret_V_162_cast1_fu_4406_p2[32'd106];

assign tmp_235_fu_4465_p4 = {{ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4[12:10]}};

assign tmp_236_fu_4523_p3 = ret_V_95_reg_7115[32'd120];

assign tmp_237_fu_4503_p1 = ap_phi_mux_p_01131_0_i1_phi_fu_1025_p4[10:0];

assign tmp_240_fu_4700_p3 = p_Val2_189_fu_4543_p1[32'd51];

assign tmp_241_fu_4765_p1 = b_frac1_V_5_fu_4759_p2[53:0];

assign tmp_242_fu_4779_p1 = b_frac1_V_5_fu_4759_p2[49:0];

assign tmp_243_fu_4783_p3 = b_frac1_V_5_fu_4759_p2[32'd53];

assign tmp_244_fu_4970_p1 = ret_V_105_fu_4964_p2[81:0];

assign tmp_246_fu_4984_p1 = ret_V_105_fu_4964_p2[75:0];

assign tmp_249_fu_5744_p1 = grp_fu_6338_p3[17:0];

assign tmp_24_fu_2075_p1 = a_V_2_reg_6483;

assign tmp_251_fu_6041_p1 = ret_V_122_fu_6021_p2[57:0];

assign tmp_252_fu_6076_p3 = ret_V_185_cast1_fu_6059_p2[32'd106];

assign tmp_253_fu_6118_p4 = {{ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4[12:10]}};

assign tmp_254_fu_6176_p3 = ret_V_117_reg_7558[32'd120];

assign tmp_255_fu_6156_p1 = ap_phi_mux_p_01131_0_i2_phi_fu_1100_p4[10:0];

assign tmp_258_fu_6285_p3 = r_V_70_fu_6273_p2[32'd53];

assign tmp_25_fu_1394_p3 = p_Val2_s_fu_1233_p1[32'd51];

assign tmp_27_fu_1459_p1 = b_frac1_V1_fu_1453_p2[53:0];

assign tmp_288_cast_fu_5909_p1 = tmp_197_reg_7659;

assign tmp_295_cast_fu_5975_p1 = tmp_201_reg_7679;

assign tmp_29_fu_2000_p1 = a_V_3_reg_6510;

assign tmp_305_cast_fu_6110_p1 = $signed(tmp_190_reg_7593);

assign tmp_311_cast_fu_6227_p1 = tmp_V_35_reg_7719;

assign tmp_312_cast_fu_6249_p1 = $signed(tmp_211_fu_6244_p2);

assign tmp_313_cast_fu_6269_p1 = $unsigned(sh_assign_2_cast_fu_6261_p1);

assign tmp_32_fu_2004_p1 = a_V_4_reg_6537;

assign tmp_35_fu_2038_p1 = a_V_5_reg_6564;

assign tmp_368_not_fu_4652_p2 = ((tmp_150_fu_4644_p3 != 32'd0) ? 1'b1 : 1'b0);

assign tmp_36_not_fu_1346_p2 = ((tmp_3_fu_1338_p3 != 32'd0) ? 1'b1 : 1'b0);

assign tmp_38_fu_2062_p1 = a_V_6_fu_2042_p4;

assign tmp_3_fu_1338_p3 = {{31'd0}, {tmp_9_fu_1320_p2}};

assign tmp_40_fu_2237_p4 = {{ret_V_71_fu_2190_p2[135:96]}};

assign tmp_42_fu_2290_p4 = {{ret_V_72_fu_2284_p2[117:45]}};

assign tmp_43_fu_2315_p1 = p_Val2_1_reg_6656;

assign tmp_44_fu_2324_p1 = tmp_42_fu_2290_p4;

assign tmp_45_fu_2328_p2 = ($signed(tmp_43_fu_2315_p1) + $signed(lhs_V_14_fu_2304_p3));

assign tmp_48_fu_2401_p3 = {{tmp_47_reg_6682}, {52'd0}};

assign tmp_49_fu_2422_p4 = {{grp_fu_6316_p3[30:18]}};

assign tmp_4_fu_1272_p2 = ((b_exp_fu_1266_p2 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_50_fu_2441_p2 = ((tmp_100_fu_2438_p1 == 18'd0) ? 1'b1 : 1'b0);

assign tmp_51_fu_2596_p1 = m_diff_hi_V_reg_6725;

assign tmp_52_fu_2538_p1 = Z4_ind_V_reg_6748;

assign tmp_53_fu_2542_p1 = Z3_V_reg_6737;

assign tmp_54_fu_2559_p4 = {{{Z3_V_reg_6737}, {9'd0}}, {pow_reduce_anonymo_q1}};

assign tmp_56_fu_2592_p1 = Z2_V_reg_6730;

assign tmp_58_fu_2621_p4 = {{{Z2_V_reg_6730}, {1'd0}}, {grp_fu_1164_p4}};

assign tmp_5_fu_1278_p2 = ((tmp_V_27_fu_1258_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_60_fu_2687_p4 = {{exp_Z1P_m_1_l_V_fu_2681_p2[51:2]}};

assign tmp_62_fu_2731_p1 = r_V_89_reg_6803;

assign tmp_63_fu_2738_p3 = {{tmp_141_fu_2734_p1}, {49'd0}};

assign tmp_64_fu_2777_p4 = {{ret_V_139_cast1_fu_2752_p2[106:49]}};

assign tmp_65_fu_2787_p3 = {{tmp_64_fu_2777_p4}, {1'd0}};

assign tmp_66_fu_1473_p1 = b_frac1_V1_fu_1453_p2[49:0];

assign tmp_67_fu_2806_p2 = ((tmp_100_cast_fu_2803_p1 != m_frac_l_V_reg_6702) ? 1'b1 : 1'b0);

assign tmp_68_fu_1477_p3 = b_frac1_V1_fu_1453_p2[32'd53];

assign tmp_69_fu_2833_p2 = (($signed(ap_phi_mux_p_01131_0_i_phi_fu_950_p4) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign tmp_72_fu_1664_p1 = ret_V_61_fu_1658_p2[81:0];

assign tmp_73_fu_2925_p2 = ((b_exp_2_fu_2919_p2 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_74_fu_2931_p2 = ((tmp_V_30_fu_2911_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_75_fu_2961_p2 = ((tmp_V_29_fu_2901_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_76_fu_2967_p2 = ((tmp_V_30_fu_2911_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_77_fu_2973_p2 = (tmp_76_fu_2967_p2 & tmp_75_fu_2961_p2);

assign tmp_78_fu_2979_p2 = ((tmp_V_29_fu_2901_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_79_fu_2985_p2 = (tmp_75_fu_2961_p2 & tmp_74_fu_2931_p2);

assign tmp_7_fu_1308_p2 = ((tmp_V_26_fu_1248_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_80_fu_2991_p3 = {{31'd0}, {tmp_77_fu_2973_p2}};

assign tmp_81_fu_3019_p3 = {{31'd0}, {tmp_79_fu_2985_p2}};

assign tmp_82_fu_3027_p2 = ((tmp_81_fu_3019_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_83_cast_fu_2603_p1 = tmp_55_reg_6773;

assign tmp_83_fu_3033_p3 = {{31'd0}, {tmp_78_fu_2979_p2}};

assign tmp_84_fu_3041_p2 = ((tmp_83_fu_3033_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_85_fu_3093_p1 = index0_V_1_fu_3065_p4;

assign tmp_87_fu_3148_p4 = {{{{5'd16}, {tmp_175_fu_3112_p1}}}, {17'd0}};

assign tmp_88_fu_3158_p1 = sf1_fu_3138_p4;

assign tmp_89_fu_1678_p1 = ret_V_61_fu_1658_p2[75:0];

assign tmp_8_fu_1314_p2 = ((tmp_V_27_fu_1258_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_90_cast_fu_2669_p1 = tmp_59_reg_6793;

assign tmp_91_fu_3720_p1 = a_V_7_reg_6888;

assign tmp_94_fu_3724_p1 = a_V_8_reg_6905;

assign tmp_96_fu_3728_p1 = a_V_9_reg_6926;

assign tmp_99_fu_3653_p1 = a_V_10_reg_6953;

assign tmp_9_fu_1320_p2 = (tmp_8_fu_1314_p2 & tmp_7_fu_1308_p2);

assign tmp_V_26_fu_1248_p4 = {{p_Val2_s_fu_1233_p1[62:52]}};

assign tmp_V_27_fu_1258_p1 = p_Val2_s_fu_1233_p1[51:0];

assign tmp_V_28_fu_2839_p4 = {{ap_phi_mux_p_01164_0_in_i_phi_fu_941_p4[56:5]}};

assign tmp_V_29_fu_2901_p4 = {{p_Val2_97_fu_2890_p1[62:52]}};

assign tmp_V_30_fu_2911_p1 = p_Val2_97_fu_2890_p1[51:0];

assign tmp_V_31_fu_4493_p4 = {{ap_phi_mux_p_01164_0_in_i1_phi_fu_1016_p4[56:5]}};

assign tmp_V_32_fu_4554_p4 = {{p_Val2_189_fu_4543_p1[62:52]}};

assign tmp_V_33_fu_4564_p1 = p_Val2_189_fu_4543_p1[51:0];

assign tmp_V_34_fu_6146_p4 = {{ap_phi_mux_p_01164_0_in_i2_phi_fu_1091_p4[56:5]}};

assign tmp_V_36_fu_6210_p1 = p_Val2_277_fu_6196_p1[51:0];

assign tmp_cast_fu_1262_p1 = tmp_V_26_fu_1248_p4;

assign tmp_read_fu_492_p2 = startSimulation;

assign tmp_s_fu_1326_p2 = ((tmp_V_26_fu_1248_p4 == 11'd0) ? 1'b1 : 1'b0);

assign ush_fu_6253_p3 = ((isNeg_fu_6236_p3[0:0] === 1'b1) ? tmp_312_cast_fu_6249_p1 : sh_assign_fu_6230_p2);

assign val_assign_to_int_fu_1237_p1 = tmp_6_reg_6370;

assign x_V_fu_1202_p4 = {{chromosome_in[63:32]}};

assign x_double_fu_1216_p1 = x_V_fu_1202_p4;

assign x_is_1_0_i1_fu_2937_p2 = (tmp_74_fu_2931_p2 & tmp_73_fu_2925_p2);

assign x_is_1_0_i2_fu_4590_p2 = (tmp_140_fu_4584_p2 & tmp_139_fu_4578_p2);

assign x_is_1_0_i_fu_1284_p2 = (tmp_5_fu_1278_p2 & tmp_4_fu_1272_p2);

assign x_is_n1_1_fu_2955_p2 = (x_is_1_0_i1_fu_2937_p2 & p_Result_31_fu_2894_p3);

assign x_is_n1_2_fu_4608_p2 = (x_is_1_0_i2_fu_4590_p2 & p_Result_58_fu_4546_p3);

assign x_is_n1_fu_1302_p2 = (x_is_1_0_i_fu_1284_p2 & p_Result_s_fu_1240_p3);

assign x_is_p1_1_fu_2949_p2 = (x_is_1_0_i1_fu_2937_p2 & not_Val2_i345_0_1_fu_2943_p2);

assign x_is_p1_2_fu_4602_p2 = (x_is_1_0_i2_fu_4590_p2 & not_Val2_i345_0_2_fu_4596_p2);

assign x_is_p1_fu_1296_p2 = (x_is_1_0_i_fu_1284_p2 & not_Val2_i345_0_s_fu_1290_p2);

assign y_V_fu_1212_p1 = chromosome_in[31:0];

assign y_double_fu_1226_p1 = y_V_reg_6354;

assign z1_V_1_fu_3192_p3 = {{tmp_175_reg_6883}, {17'd0}};

assign z1_V_2_fu_4845_p3 = {{tmp_241_reg_7326}, {17'd0}};

assign z1_V_fu_1539_p3 = {{tmp_27_reg_6440}, {17'd0}};

always @ (posedge ap_clk) begin
    tmp_14_reg_6430[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_58_reg_6451[15:0] <= 16'b0000000000000000;
    ret_V_62_reg_6494[0] <= 1'b0;
    m_frac_l_V_reg_6702[51:0] <= 52'b0000000000000000000000000000000000000000000000000000;
    tmp_48_reg_6707[51:0] <= 52'b0000000000000000000000000000000000000000000000000000;
    tmp_54_reg_6768[34:26] <= 9'b000000000;
    p_01254_i_reg_6818[63] <= 1'b0;
    tmp_85_reg_6873[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_80_reg_6894[15:0] <= 16'b0000000000000000;
    ret_V_84_reg_6937[0] <= 1'b0;
    m_frac_l_V_1_reg_7145[51:0] <= 52'b0000000000000000000000000000000000000000000000000000;
    tmp_119_reg_7150[51:0] <= 52'b0000000000000000000000000000000000000000000000000000;
    tmp_125_reg_7211[34:26] <= 9'b000000000;
    tmp_155_reg_7316[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_102_reg_7337[15:0] <= 16'b0000000000000000;
    ret_V_106_reg_7380[0] <= 1'b0;
    m_frac_l_V_2_reg_7588[51:0] <= 52'b0000000000000000000000000000000000000000000000000000;
    tmp_190_reg_7593[51:0] <= 52'b0000000000000000000000000000000000000000000000000000;
    tmp_196_reg_7654[34:26] <= 9'b000000000;
    p_01254_i_in_reg_957[63] <= 1'b0;
    p_01254_i379_in_reg_1032[63] <= 1'b0;
    p_01254_i510_in_reg_1107[63] <= 1'b0;
end

endmodule //RosenbrockSimulator_simulateRosenbrock
