{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604537601990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604537601992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 19:53:21 2020 " "Processing started: Wed Nov 04 19:53:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604537601992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537601992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UltraSModificado -c ultrasonido " "Command: quartus_map --read_settings_files=on --write_settings_files=off UltraSModificado -c ultrasonido" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537601992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604537603859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604537603860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloultrasonido/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloultrasonido/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "ModuloUltrasonido/contador.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604537626535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537626535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "genpulsos.v(19) " "Verilog HDL information at genpulsos.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "ModuloUltrasonido/genpulsos.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/genpulsos.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604537626547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloultrasonido/genpulsos.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloultrasonido/genpulsos.v" { { "Info" "ISGN_ENTITY_NAME" "1 genpulsos " "Found entity 1: genpulsos" {  } { { "ModuloUltrasonido/genpulsos.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/genpulsos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604537626549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537626549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloultrasonido/ultrasonido.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloultrasonido/ultrasonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonido " "Found entity 1: ultrasonido" {  } { { "ModuloUltrasonido/ultrasonido.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604537626558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537626558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloultrasonido/divisorfrecgen.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloultrasonido/divisorfrecgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorfrecgen " "Found entity 1: divisorfrecgen" {  } { { "ModuloUltrasonido/divisorfrecgen.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/divisorfrecgen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604537626568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537626568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloultrasonido/divisorfrecd.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloultrasonido/divisorfrecd.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorfrecd " "Found entity 1: divisorfrecd" {  } { { "ModuloUltrasonido/divisorfrecd.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/divisorfrecd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604537626579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537626579 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLKOUT1 ultrasonido.v(15) " "Verilog HDL Implicit Net warning at ultrasonido.v(15): created implicit net for \"CLKOUT1\"" {  } { { "ModuloUltrasonido/ultrasonido.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537626581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLKOUTD ultrasonido.v(17) " "Verilog HDL Implicit Net warning at ultrasonido.v(17): created implicit net for \"CLKOUTD\"" {  } { { "ModuloUltrasonido/ultrasonido.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537626581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse ultrasonido.v(19) " "Verilog HDL Implicit Net warning at ultrasonido.v(19): created implicit net for \"pulse\"" {  } { { "ModuloUltrasonido/ultrasonido.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537626581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ultrasonido " "Elaborating entity \"ultrasonido\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604537626807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorfrecgen divisorfrecgen:divisorfrecgen0 " "Elaborating entity \"divisorfrecgen\" for hierarchy \"divisorfrecgen:divisorfrecgen0\"" {  } { { "ModuloUltrasonido/ultrasonido.v" "divisorfrecgen0" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537626926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 divisorfrecgen.v(16) " "Verilog HDL assignment warning at divisorfrecgen.v(16): truncated value with size 32 to match size of target (9)" {  } { { "ModuloUltrasonido/divisorfrecgen.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/divisorfrecgen.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604537626930 "|ultrasonido|divisorfrecgen:divisorfrecgen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorfrecd divisorfrecd:divisorfrecd0 " "Elaborating entity \"divisorfrecd\" for hierarchy \"divisorfrecd:divisorfrecd0\"" {  } { { "ModuloUltrasonido/ultrasonido.v" "divisorfrecd0" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537626986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 divisorfrecd.v(15) " "Verilog HDL assignment warning at divisorfrecd.v(15): truncated value with size 32 to match size of target (12)" {  } { { "ModuloUltrasonido/divisorfrecd.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/divisorfrecd.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604537627030 "|ultrasonido|divisorfrecd:divisorfrecd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genpulsos genpulsos:genpulsos0 " "Elaborating entity \"genpulsos\" for hierarchy \"genpulsos:genpulsos0\"" {  } { { "ModuloUltrasonido/ultrasonido.v" "genpulsos0" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537627032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador0 " "Elaborating entity \"contador\" for hierarchy \"contador:contador0\"" {  } { { "ModuloUltrasonido/ultrasonido.v" "contador0" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/ultrasonido.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537627084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contador.v(43) " "Verilog HDL assignment warning at contador.v(43): truncated value with size 32 to match size of target (8)" {  } { { "ModuloUltrasonido/contador.v" "" { Text "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/ModuloUltrasonido/contador.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604537627086 "|ultrasonido|contador:contador0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604537629131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/output_files/ultrasonido.map.smsg " "Generated suppressed messages file C:/Users/juanj/OneDrive/Desktop/Ingenieria Electronica/Componente Teorico-Practico/Digital II/Laboratorio/Ultrasonido4Nov/output_files/ultrasonido.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537630245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604537630909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604537630909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604537631474 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604537631474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604537631474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604537631474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604537631600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 19:53:51 2020 " "Processing ended: Wed Nov 04 19:53:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604537631600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604537631600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604537631600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604537631600 ""}
