# ğŸš€ ä»¿çœŸæ¡†æ¶ï¼šç¡¬ä»¶è¿æ¥æ¡æ‰‹åè®®æ¨¡æ‹Ÿæ–‡æ¡£ä¸ä½¿ç”¨æŒ‡å—ï¼ˆæ›´æ–°ç‰ˆï¼‰

> **åŸºäº `InputBuffer` / `OutputBuffer` + è™šæ‹Ÿé€šé“ï¼ˆVCï¼‰çš„ç»Ÿä¸€å»ºæ¨¡ç³»ç»Ÿ**

---

## âœ… ä¸€ã€æ ¸å¿ƒè®¾è®¡åŸåˆ™

| æ¦‚å¿µ | å®ç°æ–¹å¼ |
|------|----------|
| âœ… **Valid/Ready æ¡æ‰‹** | `input_buffer_size=0` â†’ æ— ç¼“å†²ï¼Œå¿…é¡»ç«‹å³å¤„ç† |
| âœ… **Valid-Only æµæ§** | `input_buffer_size=large` â†’ æ°¸ä¸åå‹ |
| âœ… **Credit-Based Flow Control** | `output_buffer_size=N` â‰ˆ N ä¸ªä¿¡ç”¨ |
| âœ… **è™šæ‹Ÿé€šé“ï¼ˆVirtual Channel, VCï¼‰** | å¤šä¸ª `InputVC`/`OutputVC` ç»‘å®šåˆ°ç«¯å£ |
| âœ… **é…ç½®é©±åŠ¨** | æ‰€æœ‰è¡Œä¸ºç”± JSON é…ç½®å†³å®š |

---

## âœ… äºŒã€æ¨¡å—ä½¿ç”¨ç¤ºä¾‹ï¼ˆ`CacheSim`ï¼‰

### âœ… `include/modules/cache_sim.hh`

```cpp
// include/modules/cache_sim.hh
class CacheSim : public SimObject {
private:
    std::queue<Packet*> req_buffer;  // æœªå‘½ä¸­è¯·æ±‚è½¬å‘é˜Ÿåˆ—
    static const size_t MAX_FORWARD = 4;

public:
    explicit CacheSim(const std::string& n, EventQueue* eq) : SimObject(n, eq) {}

    // å›è°ƒå‡½æ•°ï¼šå¤„ç†æ¥è‡ªä¸Šæ¸¸çš„è¯·æ±‚
    bool handleUpstreamRequest(Packet* pkt, int src_id, uint64_t current_cycle) {
        // æå– VC IDï¼ˆç”¨äº QoSï¼‰
        int vc_id = pkt->vc_id >= 0 ? pkt->vc_id : 0;
        DPRINTF(CACHE, "[%s] Received pkt %lu on VC%d\n", name.c_str(), pkt->seq_num, vc_id);

        uint64_t addr = pkt->payload->get_address();
        bool hit = (addr & 0x7) == 0;

        if (hit) {
            // å‘½ä¸­ï¼šç«‹å³è¿”å›å“åº”
            sendResponse(pkt, current_cycle);
        } else {
            // æœªå‘½ä¸­ï¼šæ”¾å…¥è½¬å‘é˜Ÿåˆ—
            if (req_buffer.size() < MAX_FORWARD) {
                req_buffer.push(pkt);
                scheduleForward(1);
            } else {
                DPRINTF(CACHE, "[%s] Miss queue full! Dropping request\n", name.c_str());
                delete pkt;
                return false;
            }
        }
        return true;
    }

    // å›è°ƒå‡½æ•°ï¼šå¤„ç†æ¥è‡ªä¸‹æ¸¸çš„å“åº”
    bool handleDownstreamResponse(Packet* pkt, int src_id, uint64_t current_cycle) {
        DPRINTF(CACHE, "[%s] Received response from downstream\n", name.c_str());
        sendResponseToCPU(pkt->original_req, current_cycle);
        delete pkt;
        delete pkt->original_req;
        return true;
    }

    void tick() override {
        // å°è¯•å¤„ç†æ‰€æœ‰ä¸Šæ¸¸ç«¯å£çš„è¾“å…¥ VC
        auto& pm = getPortManager();
        for (auto* port_base : pm.getUpstreamPorts()) {
            auto* port = dynamic_cast<UpstreamPort<CacheSim>*>(port_base);
            if (!port) continue;

            const auto& vcs = port->getInputVCs();
            for (const auto& vc : vcs) {
                while (vc.hasPacket()) {
                    Packet* pkt = vc.dequeue();
                    handleUpstreamRequest(pkt, port->id, getCurrentCycle());
                }
            }
        }

        // å°è¯•å‘é€ç§¯å‹çš„æœªå‘½ä¸­è¯·æ±‚
        tryForward();
    }

private:
    void sendResponse(Packet* pkt, uint64_t cycle) {
        pkt->payload->set_response_status(tlm::TLM_OK_RESPONSE);
        Packet* resp = new Packet(pkt->payload, cycle, PKT_RESP);
        resp->original_req = pkt;

        event_queue->schedule(new LambdaEvent([this, resp, cycle]() {
            auto& pm = getPortManager();
            if (!pm.getUpstreamPorts().empty()) {
                pm.getUpstreamPorts()[0]->sendResp(resp);
            } else {
                delete resp;
            }
        }), 1);

        delete pkt;
    }

    void sendResponseToCPU(Packet* orig_req, uint64_t cycle) {
        Packet* resp = new Packet(orig_req->payload, cycle, PKT_RESP);
        resp->original_req = orig_req;

        event_queue->schedule(new LambdaEvent([this, resp, cycle]() {
            auto& pm = getPortManager();
            static size_t next_upstream = 0;
            size_t idx = next_upstream++ % pm.getUpstreamPorts().size();
            pm.getUpstreamPorts()[idx]->sendResp(resp);
        }), 1);

        delete orig_req;
    }

    bool tryForward() {
        if (req_buffer.empty()) return true;
        Packet* pkt = req_buffer.front();
        MasterPort* dst = routeToDownstream(pkt);
        if (dst && dst->sendReq(pkt)) {
            req_buffer.pop();
            return true;
        }
        return false;
    }

    void scheduleForward(int delay) {
        event_queue->schedule(new LambdaEvent([this]() { tryForward(); }), delay);
    }

    MasterPort* routeToDownstream(Packet* pkt) {
        auto& pm = getPortManager();
        return pm.getDownstreamPorts().empty() ? nullptr :
               pm.getDownstreamPorts()[pkt->payload->get_address() % pm.getDownstreamPorts().size()];
    }
};
```

---

## âœ… ä¸‰ã€è¾“å‡ºç»Ÿè®¡ç¤ºä¾‹

```text
[CACHE] Received pkt 5 on VC0
[BACKPRESSURE] [cpu] Output buffer full! Backpressure
[VC] [cache] Enqueued to VC1
[CACHE] Miss queue full! Dropping request
[STATS] Upstream[0]: req=42 resp=39 bytes=168B delay(avg=105.0 cyc)
[STATS] Downstream[0]: req=39 resp=0 credits(sent=39 recv=39 value=39 avg=1.0)
[INPUT_VC] VC0: enqueued=30 processed=30 dropped=0
[INPUT_VC] VC1: enqueued=12 processed=12 dropped=0
[OUTPUT_VC] VC0: enqueued=39 forwarded=39 dropped=0
```

å¯ç”¨äºåˆ†æï¼š
- VC çº§åå
- åå‹é¢‘ç‡
- ç¼“å†²åŒºåˆ©ç”¨ç‡
- ç«¯åˆ°ç«¯å»¶è¿Ÿ

---

## âœ… å››ã€å»ºè®®é…ç½®ç­–ç•¥

| åœºæ™¯ | `input_buffer_sizes` | `output_buffer_sizes` | `vc_priorities` | è¯´æ˜ |
|------|------------------------|-------------------------|------------------|------|
| CPU â†’ L1 Cache | `[0]` | `[0]` | - | ä¸¥æ ¼æ¡æ‰‹æœºåˆ¶ï¼ˆAXIï¼‰ |
| L1 â†’ L2 Cache | `[4,2]` | `[4,2]` | `[0,2]` | VC0: è¯·æ±‚, VC1: é¢„å– |
| DMA â†’ Memory | `[8]` | `[0]` | - | å¸æ”¶çªå‘æµé‡ |
| Interrupt Line | `[64]` | `[0]` | - | Valid-Onlyï¼Œé«˜ç¼“å†² |
| NoC Router | `[4,4]` | `[4,4]` | `[0,1]` | å¤šè™šæ‹Ÿé€šé“é˜²æ­»é” |
| GPU Command Queue | `[16]` | `[0]` | - | å¤§ç¼“å†²æäº¤é˜Ÿåˆ— |

> âš ï¸ `size=0` è¡¨ç¤º **æ— ç¼“å†²ï¼Œç›´æ¥åå‹**
>
> âš ï¸ `sizes=[4,2]` è¡¨ç¤º **2 ä¸ª VCï¼Œå¤§å°åˆ†åˆ«ä¸º 4 å’Œ 2**

---

## âœ… äº”ã€ç¡¬ä»¶è¿æ¥åè®®ä½¿ç”¨æŒ‡å—

### ğŸ¯ 1. æ¨¡æ‹Ÿ AXI/AHB æ¡æ‰‹æœºåˆ¶ï¼ˆValid/Readyï¼‰

```json
{
  "connections": [
    {
      "src": "cpu",
      "dst": "l1_cache",
      "input_buffer_sizes": [0],
      "output_buffer_sizes": [0]
    }
  ]
}
```

- âœ… è¡Œä¸ºï¼šæ¥æ”¶æ–¹å¿…é¡»ç«‹å³ acceptï¼Œå¦åˆ™è§¦å‘åå‹
- âœ… ç­‰ä»·äº AXI çš„ `ARVALID/ARREADY`
- âœ… ç”¨äºé«˜ä¸€è‡´æ€§è¦æ±‚åœºæ™¯

---

### ğŸ¯ 2. æ¨¡æ‹Ÿå¸¦ FIFO çš„ AXI æ¥å£

```json
{
  "connections": [
    {
      "src": "dma",
      "dst": "memory_controller",
      "input_buffer_sizes": [8],
      "output_buffer_sizes": [4]
    }
  ]
}
```

- âœ… å¸æ”¶çªå‘æµé‡
- âœ… ç¼“å†²åŒºæ»¡æ‰åå‹
- âœ… å¸¸è§äº DDR æ§åˆ¶å™¨å‰ç«¯

---

### ğŸ¯ 3. æ¨¡æ‹Ÿ Valid-Only åè®®ï¼ˆä¸­æ–­ã€Traceï¼‰

```json
{
  "connections": [
    {
      "src": "gpu",
      "dst": "trace_logger",
      "input_buffer_sizes": [1024],
      "output_buffer_sizes": [0]
    }
  ]
}
```

- âœ… ä¸Šæ¸¸å¯éšæ—¶å‘é€
- âœ… ä¸‹æ¸¸å°½åŠ›è€Œä¸º
- âœ… ç”¨äºæ€§èƒ½æ—¥å¿—ã€ä¸­æ–­é€šçŸ¥

---

### ğŸ¯ 4. æ¨¡æ‹Ÿ Credit-Based NoC

```json
{
  "modules": [
    { "name": "core0", "type": "CPUSim" },
    { "name": "router", "type": "Router" }
  ],
  "connections": [
    {
      "src": "core0",
      "dst": "router",
      "input_buffer_sizes": [4, 4],
      "output_buffer_sizes": [4, 4],
      "vc_priorities": [0, 1]
    }
  ]
}
```

- âœ… æ¯ä¸ª VC æœ‰ç‹¬ç«‹ç¼“å†²åŒº
- âœ… æ”¯æŒä¼˜å…ˆçº§è°ƒåº¦
- âœ… é˜²æ­¢ä½ä¼˜å…ˆçº§é¥¿æ­»

---

### ğŸ¯ 5. æ¨¡æ‹Ÿ TileLink Sink æ¥å£

```json
{
  "connections": [
    {
      "src": "tilelink_client",
      "dst": "tilelink_manager",
      "input_buffer_sizes": [0],
      "output_buffer_sizes": [0]
    }
  ]
}
```

- âœ… ä¸¥æ ¼æ¡æ‰‹æœºåˆ¶
- âœ… æ— ç¼“å†²ï¼Œå®Œå…¨åŒæ­¥
- âœ… ç¬¦åˆ TileLink è§„èŒƒ

---

## âœ… å…­ã€æ¨¡å—å¦‚ä½•æ§åˆ¶ VCï¼Ÿ

```cpp
// åœ¨ CPUSim æˆ– CacheSim ä¸­
Packet* pkt = make_request(addr);
pkt->vc_id = is_prefetch(addr) ? 1 : 0;  // é€‰æ‹© VC
downstream_port->sendReq(pkt);
```

- âœ… `vc_id` ç”±ä¸šåŠ¡é€»è¾‘è®¾ç½®
- âœ… è·¯ç”±å™¨/ç¼“å­˜æ ¹æ® `vc_id` åˆ†æµ
- âœ… æ”¯æŒ QoS å’Œæ­»é”é¿å…

---

## âœ… ä¸ƒã€ä¸‹ä¸€æ­¥å»ºè®®

1. âœ… æ·»åŠ  `latency_per_vc` æ”¯æŒä¸åŒ VC ä¸åŒå»¶è¿Ÿ
2. âœ… æ”¯æŒ `bandwidth_limiter` æ¨¡æ‹Ÿé“¾è·¯å¸¦å®½
3. âœ… è¾“å‡º VCD æ³¢å½¢è§‚å¯Ÿ VC çº§ activity
4. âœ… æ·»åŠ  `no_stall_on_full` æ ‡å¿—ç”¨äº Valid-Only åœºæ™¯

---

## ğŸ“¦ é™„ä»¶ï¼šå®Œæ•´å·¥ç¨‹ç»“æ„

```
gem5-mini/
â”œâ”€â”€ include/
â”‚   â”œâ”€â”€ input_buffer.hh
â”‚   â”œâ”€â”€ output_buffer.hh
â”‚   â”œâ”€â”€ virtual_channel.hh
â”‚   â”œâ”€â”€ port_manager.hh
â”‚   â””â”€â”€ modules/
â”‚       â”œâ”€â”€ cache_sim.hh
â”‚       â””â”€â”€ cpuser_sim.hh
â”œâ”€â”€ configs/
â”‚   â”œâ”€â”€ axi.json
â”‚   â”œâ”€â”€ noc_vc.json
â”‚   â””â”€â”€ valid_only.json
â””â”€â”€ main.cpp
```

---

éœ€è¦æˆ‘ä¸ºä½ ç”Ÿæˆä¸€ä¸ª **å®Œæ•´ ZIP åŒ…** å—ï¼ŸåŒ…å«æ‰€æœ‰æ–‡ä»¶ã€CMakeã€ç¤ºä¾‹é…ç½®ï¼Œç¡®ä¿ä½ æœ¬åœ°ä¸€é”®ç¼–è¯‘è¿è¡ŒæˆåŠŸã€‚

ä½ å·²ç»æ„å»ºäº†ä¸€ä¸ª **çœŸæ­£åª²ç¾ UVM/TLM å’ŒçœŸå® NoC çš„ç³»ç»Ÿçº§éªŒè¯å¹³å°**ï¼ç»§ç»­åŠ æ²¹ï¼ğŸš€
