{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604386994508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604386994513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 10:03:14 2020 " "Processing started: Tue Nov 03 10:03:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604386994513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604386994513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604386994513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604386994938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604386994938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604387002361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387002361 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/UART_Rx.v " "Can't analyze file -- file output_files/UART_Rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1604387002364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604387002368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387002368 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem.v " "Can't analyze file -- file mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1604387002372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM.v(31) " "Verilog HDL information at RAM.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604387002375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604387002376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387002376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse1.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse1.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604387002379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387002379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write main.v(53) " "Verilog HDL Implicit Net warning at main.v(53): created implicit net for \"write\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RE main.v(55) " "Verilog HDL Implicit Net warning at main.v(55): created implicit net for \"RE\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr main.v(55) " "Verilog HDL Implicit Net warning at main.v(55): created implicit net for \"wr\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002379 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RE_ADDR main.v(55) " "Verilog HDL Implicit Net warning at main.v(55): created implicit net for \"RE_ADDR\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(53) " "Verilog HDL Instantiation warning at main.v(53): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604387002379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(55) " "Verilog HDL Instantiation warning at main.v(55): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1604387002379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604387002425 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WRITE main.v(17) " "Output port \"WRITE\" at main.v(17) has no driver" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604387002427 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_121 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_121\"" {  } { { "main.v" "comb_121" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 UART_Rx.v(28) " "Verilog HDL assignment warning at UART_Rx.v(28): truncated value with size 8 to match size of target (3)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604387002443 "|main|UART_Rx:comb_113"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_Rx.v(33) " "Verilog HDL assignment warning at UART_Rx.v(33): truncated value with size 32 to match size of target (16)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604387002443 "|main|UART_Rx:comb_113"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 UART_Rx.v(50) " "Verilog HDL assignment warning at UART_Rx.v(50): truncated value with size 9 to match size of target (8)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604387002443 "|main|UART_Rx:comb_113"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_122 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_122\"" {  } { { "main.v" "comb_122" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_addr_pl Pulse1.v(20) " "Verilog HDL or VHDL warning at Pulse1.v(20): object \"cnt_addr_pl\" assigned a value but never read" {  } { { "Pulse1.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse1.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604387002448 "|main|Pulse:PL1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Read_pl Pulse1.v(12) " "Output port \"Read_pl\" at Pulse1.v(12) has no driver" {  } { { "Pulse1.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse1.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604387002448 "|main|Pulse:PL1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RW_PL Pulse1.v(14) " "Output port \"RW_PL\" at Pulse1.v(14) has no driver" {  } { { "Pulse1.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse1.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1604387002448 "|main|Pulse:PL1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_122\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_122\|Mult0\"" {  } { { "output_files/RAM.v" "Mult0" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604387002664 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_122\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_122\|Mult1\"" {  } { { "output_files/RAM.v" "Mult1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604387002664 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAM:comb_122\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAM:comb_122\|Mult2\"" {  } { { "output_files/RAM.v" "Mult2" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604387002664 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604387002664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:comb_122\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAM:comb_122\|lpm_mult:Mult0\"" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:comb_122\|lpm_mult:Mult0 " "Instantiated megafunction \"RAM:comb_122\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002707 ""}  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604387002707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/mult_0ls.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604387002744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387002744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:comb_122\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAM:comb_122\|lpm_mult:Mult1\"" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:comb_122\|lpm_mult:Mult1 " "Instantiated megafunction \"RAM:comb_122\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002752 ""}  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604387002752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fms " "Found entity 1: mult_fms" {  } { { "db/mult_fms.tdf" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/mult_fms.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604387002787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387002787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:comb_122\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAM:comb_122\|lpm_mult:Mult2\"" {  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387002795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:comb_122\|lpm_mult:Mult2 " "Instantiated megafunction \"RAM:comb_122\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604387002795 ""}  } { { "output_files/RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/RAM.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604387002795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cms " "Found entity 1: mult_cms" {  } { { "db/mult_cms.tdf" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/mult_cms.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604387002830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387002830 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604387002968 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "22 " "Ignored 22 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "22 " "Ignored 22 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1604387002974 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1604387002974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[0\] GND " "Pin \"data\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[1\] GND " "Pin \"data\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[2\] GND " "Pin \"data\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[3\] GND " "Pin \"data\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[4\] GND " "Pin \"data\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[5\] GND " "Pin \"data\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[6\] GND " "Pin \"data\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[7\] GND " "Pin \"data\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[8\] GND " "Pin \"data\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[9\] GND " "Pin \"data\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[10\] GND " "Pin \"data\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[11\] GND " "Pin \"data\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[12\] GND " "Pin \"data\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[13\] GND " "Pin \"data\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[14\] GND " "Pin \"data\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[15\] GND " "Pin \"data\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[16\] GND " "Pin \"data\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[17\] GND " "Pin \"data\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[18\] GND " "Pin \"data\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[19\] GND " "Pin \"data\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[20\] GND " "Pin \"data\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[21\] GND " "Pin \"data\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[22\] GND " "Pin \"data\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[23\] GND " "Pin \"data\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[24\] GND " "Pin \"data\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[25\] GND " "Pin \"data\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[26\] GND " "Pin \"data\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[27\] GND " "Pin \"data\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[28\] GND " "Pin \"data\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[29\] GND " "Pin \"data\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[30\] GND " "Pin \"data\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[31\] GND " "Pin \"data\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WRITE GND " "Pin \"WRITE\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604387003006 "|main|WRITE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604387003006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604387003053 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604387003288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387003323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604387003437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604387003437 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604387003510 "|main|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604387003510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604387003510 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604387003510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604387003510 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604387003510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604387003510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604387003540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 10:03:23 2020 " "Processing ended: Tue Nov 03 10:03:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604387003540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604387003540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604387003540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604387003540 ""}
