<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — submicron stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="deep.html">deep</a></span> (23)
<br/><span class="tag"><a href="design.html">design</a></span> (8)
<br/><span class="tag"><a href="analysi.html">analysi</a></span> (6)
<br/><span class="tag"><a href="interconnect.html">interconnect</a></span> (5)
<br/><span class="tag"><a href="cmos.html">cmos</a></span> (5)
</div>
<h2><span class="ttl">Stem</span> submicron$ (<a href="../words.html">all stems</a>)</h2>
<h3>26 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LiMY.html">DATE-2011-LiMY</a> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Redressing timing issues for speed-independent circuits in deep submicron age (<abbr title="Yu Li">YL</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1376–1381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Schat.html">DATE-2008-Schat</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Fault Clustering in deep-submicron CMOS Processes (<abbr title="Jan Schat">JS</abbr>), pp. 511–514.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZengC.html">DATE-2008-ZengC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis (<abbr title="Jun-Kuei Zeng">JKZ</abbr>, <abbr title="Chung-Ping Chen">CPC</abbr>), pp. 1091–1094.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-NiclassSC.html">DATE-2006-NiclassSC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>A single photon avalanche diode array fabricated in deep-submicron CMOS technology (<abbr title="Cristiano Niclass">CN</abbr>, <abbr title="Maximilian Sergio">MS</abbr>, <abbr title="Edoardo Charbon">EC</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-WangMDCM.html">DATE-2005-WangMDCM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules (<abbr title="Hua Wang">HW</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Karen Maex">KM</abbr>), pp. 914–919.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-EkpanyapongMWLL.html">DAC-2004-EkpanyapongMWLL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Profile-guided microarchitectural floorplanning for deep submicron processor design (<abbr title="Mongkol Ekpanyapong">ME</abbr>, <abbr title="Jacob R. Minz">JRM</abbr>, <abbr title="Thaisiri Watewai">TW</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ThepayasuwanD.html">DATE-v1-2004-ThepayasuwanD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip (<abbr title="Nattawut Thepayasuwan">NT</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RosselloS.html">DATE-v2-2004-RosselloS</a></dt><dd>A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-YangPFV.html">HPCA-2002-YangPFV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay (<abbr title="Se-Hyun Yang">SHY</abbr>, <abbr title="Michael D. Powell">MDP</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>), pp. 151–161.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Bazargan-SabetI.html">DATE-2001-Bazargan-SabetI</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Modeling crosstalk noise for deep submicron verification tools (<abbr title="Pirouz Bazargan-Sabet">PBS</abbr>, <abbr title="Fabrice Ilponse">FI</abbr>), pp. 530–534.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-YangPFRV.html">HPCA-2001-YangPFRV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches (<abbr title="Se-Hyun Yang">SHY</abbr>, <abbr title="Michael D. Powell">MDP</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>), pp. 147–157.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-LevyBBDGOOSZ.html">DAC-2000-LevyBBDGOOSZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>ClariNet: a noise analysis tool for deep submicron design (<abbr title="Rafi Levy">RL</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Gabi Braca">GB</abbr>, <abbr title="Aurobindo Dasgupta">AD</abbr>, <abbr title="Amir Grinshpon">AG</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Boaz Orshav">BO</abbr>, <abbr title="Supamas Sirichotiyakul">SS</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>), pp. 233–238.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-CongP.html">DAC-1999-CongP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Interconnect Estimation and Dlanning for Deep Submicron Designs (<abbr title="Jason Cong">JC</abbr>, <abbr title="David Zhigang Pan">DZP</abbr>), pp. 507–510.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-JiangC.html">DAC-1999-JiangC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices (<abbr title="Yi-Min Jiang">YMJ</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 760–765.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-YimK.html">DAC-1999-YimK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-NicolaidisZ.html">DATE-1999-NicolaidisZ</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Scaling Deeper to Submicron: On-Line Testing to the Rescue (<abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), p. 432–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ToulouseBLN.html">DATE-1999-ToulouseBLN</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient 3D Modelling for Extraction of Interconnect Capacitances in Deep Submicron Dense Layouts (<abbr title="A. Toulouse">AT</abbr>, <abbr title="David Bernard">DB</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Pascal Nouet">PN</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-YeCFCNC.html">DATE-1999-YeCFCNC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs (<abbr title="Lun Ye">LY</abbr>, <abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Peter Feldmann">PF</abbr>, <abbr title="Rakesh Chadha">RC</abbr>, <abbr title="Nagaraj Ns">NN</abbr>, <abbr title="Frank Cano">FC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Rodriguez-MontanesF.html">DATE-1998-Rodriguez-MontanesF</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of the Defective IDDQ Caused by Shorts in Deep-Submicron CMOS ICs (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-ChenL.html">DAC-1997-ChenL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design (<abbr title="Howard H. Chen">HHC</abbr>, <abbr title="David D. Ling">DDL</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-ForzanFG.html">DAC-1997-ForzanFG</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Accurate and Efficient Macromodel of Submicron Digital Standard Cells (<abbr title="Cristiano Forzan">CF</abbr>, <abbr title="Bruno Franzini">BF</abbr>, <abbr title="Carlo Guardiani">CG</abbr>), pp. 633–637.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Man.html">DAC-1997-Man</a> <span class="tag"><a href="../tag/education.html" title="education">#education</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Education for the Deep Submicron Age: Business as Usual? (<abbr title="Hugo De Man">HDM</abbr>), pp. 307–312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-KunduG.html">EDTC-1997-KunduG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Inductance analysis of on-chip interconnects [deep submicron CMOS] (<abbr title="Sandip Kundu">SK</abbr>, <abbr title="Uttam Ghoshal">UG</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-SatoKEM.html">DAC-1996-SatoKEM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Post-Layout Optimization for Deep Submicron Design (<abbr title="Koichi Sato">KS</abbr>, <abbr title="Masamichi Kawarabayashi">MK</abbr>, <abbr title="Hideyuki Emura">HE</abbr>, <abbr title="Naotaka Maeda">NM</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-MeijsG.html">DAC-1989-MeijsG</a> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Finite Element Method for Submicron IC Capacitance Extraction (<abbr title="N. P. van der Meijs">NPvdM</abbr>, <abbr title="Arjan J. van Genderen">AJvG</abbr>), pp. 678–681.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>