// Seed: 1045651511
module module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    input  wire  id_2,
    input  tri0  id_3
);
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        id_1 <= id_2;
        id_1 = 1;
      end
    end
  end
  localparam id_5 = -1;
  module_0 modCall_1 (id_5);
  assign id_1 = -1;
  always begin : LABEL_3
    id_1 <= id_5;
    id_1 <= id_2;
  end
  assign id_1 = id_5;
  wire id_6, id_7, id_8;
endmodule
