  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(13)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.796 seconds; current allocated memory: 619.133 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 621.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 26,918 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 238,713 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95,609 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94,534 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71,634 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93,122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,827 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,827 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,827 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,828 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,128 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67,928 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67,928 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67,928 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,739 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,340 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_28_2' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:28:22) in function 'SABR': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:28:22) in function 'SABR' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_21_1' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:21:22) in function 'SABR': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100). (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:21:22) in function 'SABR' completely with a factor of 100 (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.103.113.123.156)' into 'fp_struct<double>::to_double() const (.100.110.120.153)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.100.110.120.153)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-248] Applying array_partition to 'S': Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'V': Complete partitioning on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-248] Applying array_partition to 'random_increments': Block partitioning with factor 100 on dimension 1. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_99' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_98' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_97' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_96' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_95' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_94' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_93' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_92' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_91' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_90' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_89' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_88' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_87' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_86' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_85' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_84' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_83' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_82' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_81' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_80' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_79' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_78' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_77' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_76' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_75' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_74' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_73' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_72' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_71' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_70' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_69' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_68' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_67' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_66' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_65' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_64' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_63' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_62' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_61' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_60' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_59' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_58' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_57' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_56' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_55' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_54' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_53' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_52' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_51' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_50' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_49' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_48' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_47' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_46' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_45' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_44' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_43' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_42' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_41' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_40' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_39' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_38' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_37' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_36' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_35' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_34' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_33' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_32' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_31' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_30' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_29' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_28' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_27' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_26' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_25' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_24' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_23' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_22' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_21' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_20' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_19' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_18' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_17' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_16' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_15' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_14' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_13' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_12' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_11' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_10' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_9' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_8' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_7' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_6' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_5' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_4' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_3' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_2' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_1' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments_0' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_32'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_33'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_34'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_35'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_36'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_37'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_38'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_39'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_40'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_41'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_42'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_43'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_44'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_45'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_46'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_47'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_48'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_49'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_50'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_51'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_52'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_53'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_54'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_55'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_56'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_57'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_58'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_59'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_60'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_61'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_62'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_63'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_64'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_65'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_66'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_67'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_68'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_69'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_70'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_71'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_72'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_73'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_74'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_75'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_76'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_77'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_78'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_79'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_80'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_81'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_82'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_83'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_84'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_85'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_86'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_87'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_88'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_89'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_90'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_91'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_92'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_93'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_94'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_95'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_96'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_97'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_98'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 49 and bit width 128 in loop 'VITIS_LOOP_31_3'(C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19) has been inferred on bundle 'gmem_99'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 45.27 seconds; current allocated memory: 640.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 640.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.233 seconds; current allocated memory: 659.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'SABR' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) automatically.
WARNING: [SYNCHK 200-23] C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 668.039 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'SABR' (C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293:9) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.697 seconds; current allocated memory: 711.406 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.308 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SABR' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.506 seconds; current allocated memory: 1.583 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_3' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.585 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_31' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_1_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_1', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_1_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.955 seconds; current allocated memory: 1.586 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_32' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_2_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_2', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_2_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.968 seconds; current allocated memory: 1.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_33' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_3_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_3', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_3_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.958 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_34' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_4_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_4', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_4_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.969 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_35' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_5_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_5', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_5_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.954 seconds; current allocated memory: 1.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_36' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_6_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_6', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_6_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.945 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_37' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_7_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_7', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_7_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_38' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_8_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_8', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_8_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_39' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_9_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_9', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_9_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.943 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_310' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_10_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_10_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.942 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_311' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_11_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_11_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_312' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_12_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_12_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.953 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_313' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_13_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_13_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.939 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_314' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_14_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_14_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.946 seconds; current allocated memory: 1.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_315' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_15_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_15_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_316' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_16_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_16_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.964 seconds; current allocated memory: 1.602 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_317' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_17_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_17_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.924 seconds; current allocated memory: 1.603 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_318' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_18_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_18_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.938 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_319' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_19_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_19_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.605 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_320' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_20_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_20_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.955 seconds; current allocated memory: 1.606 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_321' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_21_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_21_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.607 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_322' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_22_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_22_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.919 seconds; current allocated memory: 1.608 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_323' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_23_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_23_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.609 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_324' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_24_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_24_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.957 seconds; current allocated memory: 1.610 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_325' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_25_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_25_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 1.611 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_326' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_26_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_26_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 1.612 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_327' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_27_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_27_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.923 seconds; current allocated memory: 1.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_328' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_28_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_28_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.951 seconds; current allocated memory: 1.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_329' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_29_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_29_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_330' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_30_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_30_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_331' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_31_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_31_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_332' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_32_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_32_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_333' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_33_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_33_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.916 seconds; current allocated memory: 1.619 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_334' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_34_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_34_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.621 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_335' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_35_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_35_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.851 seconds; current allocated memory: 1.622 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_336' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_36_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_36_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 1.624 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_337' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_37_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_37_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 1.624 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_338' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_38_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_38_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.868 seconds; current allocated memory: 1.625 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_339' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_39_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_39_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_340' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_40_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_40_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.627 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_341' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_41_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_41_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 1.628 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_342' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_42_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_42_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.629 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_343' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_43_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_43_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.630 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_344' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_44_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_44_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.632 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_345' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_45_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_45_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.632 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_346' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_46_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_46_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.634 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_347' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_47_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_47_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.895 seconds; current allocated memory: 1.635 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_348' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_48_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_48_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.934 seconds; current allocated memory: 1.636 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_349' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_49_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_49_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.887 seconds; current allocated memory: 1.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_350' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_50_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_50_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.874 seconds; current allocated memory: 1.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_351' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_51_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_51_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_352' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_52_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_52_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_353' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_53_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_53_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.893 seconds; current allocated memory: 1.641 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_354' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_54_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_54_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.643 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_355' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_55_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_55_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.875 seconds; current allocated memory: 1.644 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_356' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_56_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_56_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.924 seconds; current allocated memory: 1.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_357' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_57_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_57_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.865 seconds; current allocated memory: 1.647 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_358' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_58_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_58_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 1.648 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_359' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_59_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_59_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 1.649 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_360' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_60_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_60_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_361' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_61_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_61_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.855 seconds; current allocated memory: 1.651 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_362' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_62_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_62_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 1.652 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_363' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_63_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_63_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.861 seconds; current allocated memory: 1.653 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_364' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_64_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_64_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.654 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_365' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_65_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_65_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.798 seconds; current allocated memory: 1.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_366' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_66_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_66_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.656 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_367' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_67_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_67_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.751 seconds; current allocated memory: 1.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_368' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_68_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_68_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_369' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_69_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_69_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.883 seconds; current allocated memory: 1.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_370' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_70_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_70_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.691 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_371' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_71_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_71_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_372' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_72_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_72_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 1.662 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_373' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_73_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_73_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.809 seconds; current allocated memory: 1.664 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_374' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_74_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_74_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.816 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_375' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_75_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_75_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_376' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_76_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_76_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.898 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_377' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_77_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_77_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_378' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_78_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_78_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_379' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_79_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_79_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.838 seconds; current allocated memory: 1.669 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_380' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_80_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_80_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.670 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_381' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_81_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_81_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.807 seconds; current allocated memory: 1.671 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_382' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_82_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_82_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.673 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_383' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_83_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_83_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.802 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_384' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_84_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_84_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.896 seconds; current allocated memory: 1.674 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_385' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_85_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_85_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_386' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_86_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_86_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.813 seconds; current allocated memory: 1.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_387' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_87_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_87_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.809 seconds; current allocated memory: 1.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_388' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_88_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_88_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.891 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_389' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_89_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_89_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 1.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_390' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_90_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_90_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.805 seconds; current allocated memory: 1.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_391' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_91_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_91_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.808 seconds; current allocated memory: 1.683 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_392' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_92_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_92_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.887 seconds; current allocated memory: 1.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_393' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_93_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_93_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.789 seconds; current allocated memory: 1.685 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_394' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_94_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_94_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.789 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_395' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_95_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_95_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.794 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_396' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_96_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_96_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_397' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_97_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_97_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_398' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_98_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_98_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.724 seconds; current allocated memory: 1.691 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_31_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation 64 bit ('add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) and 'dmul' operation 64 bit ('mul39_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_31_399' (loop 'VITIS_LOOP_31_3'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between 'store' operation 0 bit ('x_assign_99_write_ln6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44) of variable 'add40_s', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46 on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44 and 'load' operation 64 bit ('x_assign_99_load', C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46) on local variable 'x', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 45, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.73 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.557 seconds; current allocated memory: 1.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.004 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_52ns_32s_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_82_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_54s_131_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_87_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_92_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_8_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.9 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_3' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_3/m_axi_gmem_0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.548 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_31' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_31/m_axi_gmem_1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_32' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_32/m_axi_gmem_2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_33' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_33/m_axi_gmem_3_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_34' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_34/m_axi_gmem_4_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_35' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_35/m_axi_gmem_5_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_36' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_36/m_axi_gmem_6_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_37' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_37/m_axi_gmem_7_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.243 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_38' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_38/m_axi_gmem_8_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_39' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_39/m_axi_gmem_9_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.237 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_310' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_310/m_axi_gmem_10_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_311' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_311/m_axi_gmem_11_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_312' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_312/m_axi_gmem_12_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_313' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_313/m_axi_gmem_13_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_314' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_314/m_axi_gmem_14_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_314'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_315' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_315/m_axi_gmem_15_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 1.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_316' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_316/m_axi_gmem_16_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_316'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.217 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_317' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_317/m_axi_gmem_17_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_317'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.966 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_318' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_318/m_axi_gmem_18_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_319' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_319/m_axi_gmem_19_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_319'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_320' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_320/m_axi_gmem_20_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_320'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_321' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_321/m_axi_gmem_21_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_321'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_322' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_322/m_axi_gmem_22_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_322'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_323' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_323/m_axi_gmem_23_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_323'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_324' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_324/m_axi_gmem_24_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_324'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_325' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_325/m_axi_gmem_25_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_326' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_326/m_axi_gmem_26_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_326'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_327' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_327/m_axi_gmem_27_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_327'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_328' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_328/m_axi_gmem_28_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_328'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_329' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_329/m_axi_gmem_29_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_330' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_330/m_axi_gmem_30_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_330'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_331' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_331/m_axi_gmem_31_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_331'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_332' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_332/m_axi_gmem_32_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_333' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_333/m_axi_gmem_33_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_333'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_334' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_334/m_axi_gmem_34_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_334'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_335' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_335/m_axi_gmem_35_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_335'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_336' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_336/m_axi_gmem_36_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_336'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_337' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_337/m_axi_gmem_37_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_337'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_338' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_338/m_axi_gmem_38_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_339' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_339/m_axi_gmem_39_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_339'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_340' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_340/m_axi_gmem_40_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_340'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_341' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_341/m_axi_gmem_41_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_341'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_342' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_342/m_axi_gmem_42_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_342'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_343' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_343/m_axi_gmem_43_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_344' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_344/m_axi_gmem_44_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_344'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_345' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_345/m_axi_gmem_45_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_345'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_346' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_346/m_axi_gmem_46_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_347' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_347/m_axi_gmem_47_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_347'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_348' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_348/m_axi_gmem_48_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_348'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_349' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_349/m_axi_gmem_49_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_350' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_350/m_axi_gmem_50_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_351' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_351/m_axi_gmem_51_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_352' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_352/m_axi_gmem_52_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.095 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_353' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_353/m_axi_gmem_53_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.992 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_354' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_354/m_axi_gmem_54_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_354'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.107 seconds; current allocated memory: 1.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_355' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_355/m_axi_gmem_55_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_356' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_356/m_axi_gmem_56_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_356'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.074 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_357' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_357/m_axi_gmem_57_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_357'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_358' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_358/m_axi_gmem_58_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_358'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_359' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_359/m_axi_gmem_59_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_359'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_360' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_360/m_axi_gmem_60_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_360'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.044 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_361' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_361/m_axi_gmem_61_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_361'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_362' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_362/m_axi_gmem_62_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_363' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_363/m_axi_gmem_63_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_363'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_364' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_364/m_axi_gmem_64_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_364'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_365' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_365/m_axi_gmem_65_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_365'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 2.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_366' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_366/m_axi_gmem_66_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_366'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_367' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_367/m_axi_gmem_67_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_367'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_368' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_368/m_axi_gmem_68_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_368'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_369' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_369/m_axi_gmem_69_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_369'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.078 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_370' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_370/m_axi_gmem_70_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_370'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_371' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_371/m_axi_gmem_71_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_371'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_372' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_372/m_axi_gmem_72_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_372'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_373' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_373/m_axi_gmem_73_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_373'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_374' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_374/m_axi_gmem_74_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_374'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_375' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_375/m_axi_gmem_75_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_375'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.215 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_376' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_376/m_axi_gmem_76_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_376'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_377' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_377/m_axi_gmem_77_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_377'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_378' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_378/m_axi_gmem_78_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_378'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_379' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_379/m_axi_gmem_79_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_379'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_380' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_380/m_axi_gmem_80_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_380'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 2.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_381' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_381/m_axi_gmem_81_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_381'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 2.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_382' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_382/m_axi_gmem_82_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_382'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_383' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_383/m_axi_gmem_83_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_383'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_384' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_384/m_axi_gmem_84_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_384'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_385' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_385/m_axi_gmem_85_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_385'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_386' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_386/m_axi_gmem_86_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_386'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_387' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_387/m_axi_gmem_87_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_387'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_388' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_388/m_axi_gmem_88_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_388'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_389' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_389/m_axi_gmem_89_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_389'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_390' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_390/m_axi_gmem_90_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_390'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.143 seconds; current allocated memory: 2.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_391' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_391/m_axi_gmem_91_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_391'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.138 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_392' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_392/m_axi_gmem_92_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_392'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_393' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_393/m_axi_gmem_93_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_393'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.134 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_394' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_394/m_axi_gmem_94_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_394'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.188 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_395' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_395/m_axi_gmem_95_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_395'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.178 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_396' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_396/m_axi_gmem_96_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_396'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_397' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_397/m_axi_gmem_97_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_397'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.172 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_398' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_398/m_axi_gmem_98_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_398'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_31_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_31_399' pipeline 'VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'SABR_Pipeline_VITIS_LOOP_31_399/m_axi_gmem_99_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_31_399'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.196 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_33' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_34' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_35' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_36' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_37' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_38' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_39' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_40' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_41' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_42' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_43' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_44' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_45' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_46' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_47' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_48' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_49' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_50' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_51' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_52' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_53' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_54' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_55' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_56' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_57' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_58' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_59' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_60' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_61' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_62' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_63' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_64' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_65' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_66' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_67' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_68' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_69' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_70' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_71' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_72' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_73' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_74' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_75' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_76' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_77' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_78' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_79' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_80' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_81' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_82' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_83' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_84' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_85' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_86' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_87' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_88' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_89' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_90' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_91' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_92' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_93' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_94' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_95' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_96' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_97' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_98' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem_99' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/sigma_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/rho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_34' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_35' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_36' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_37' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_38' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_39' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_41' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_42' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_43' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_44' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_45' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_46' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_47' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_49' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_50' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_51' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_52' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_53' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_54' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_55' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_57' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_58' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_59' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_60' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_61' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_62' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_63' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_65' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_66' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_67' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_68' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_69' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_70' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_71' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_72' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_73' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_74' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_75' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_76' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_77' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_78' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_79' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_81' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_82' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_83' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_84' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_85' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_86' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_87' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_88' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_89' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_90' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_91' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_92' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_93' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_94' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_95' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_97' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_98' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments_99' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SABR' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S_0', 'S_1', 'S_2', 'S_3', 'S_4', 'S_5', 'S_6', 'S_7', 'S_8', 'S_9', 'S_10', 'S_11', 'S_12', 'S_13', 'S_14', 'S_15', 'S_16', 'S_17', 'S_18', 'S_19', 'S_20', 'S_21', 'S_22', 'S_23', 'S_24', 'S_25', 'S_26', 'S_27', 'S_28', 'S_29', 'S_30', 'S_31', 'S_32', 'S_33', 'S_34', 'S_35', 'S_36', 'S_37', 'S_38', 'S_39', 'S_40', 'S_41', 'S_42', 'S_43', 'S_44', 'S_45', 'S_46', 'S_47', 'S_48', 'S_49', 'S_50', 'S_51', 'S_52', 'S_53', 'S_54', 'S_55', 'S_56', 'S_57', 'S_58', 'S_59', 'S_60', 'S_61', 'S_62', 'S_63', 'S_64', 'S_65', 'S_66', 'S_67', 'S_68', 'S_69', 'S_70', 'S_71', 'S_72', 'S_73', 'S_74', 'S_75', 'S_76', 'S_77', 'S_78', 'S_79', 'S_80', 'S_81', 'S_82', 'S_83', 'S_84', 'S_85', 'S_86', 'S_87', 'S_88', 'S_89', 'S_90', 'S_91', 'S_92', 'S_93', 'S_94', 'S_95', 'S_96', 'S_97', 'S_98', 'S_99', 'V_0', 'V_1', 'V_2', 'V_3', 'V_4', 'V_5', 'V_6', 'V_7', 'V_8', 'V_9', 'V_10', 'V_11', 'V_12', 'V_13', 'V_14', 'V_15', 'V_16', 'V_17', 'V_18', 'V_19', 'V_20', 'V_21', 'V_22', 'V_23', 'V_24', 'V_25', 'V_26', 'V_27', 'V_28', 'V_29', 'V_30', 'V_31', 'V_32', 'V_33', 'V_34', 'V_35', 'V_36', 'V_37', 'V_38', 'V_39', 'V_40', 'V_41', 'V_42', 'V_43', 'V_44', 'V_45', 'V_46', 'V_47', 'V_48', 'V_49', 'V_50', 'V_51', 'V_52', 'V_53', 'V_54', 'V_55', 'V_56', 'V_57', 'V_58', 'V_59', 'V_60', 'V_61', 'V_62', 'V_63', 'V_64', 'V_65', 'V_66', 'V_67', 'V_68', 'V_69', 'V_70', 'V_71', 'V_72', 'V_73', 'V_74', 'V_75', 'V_76', 'V_77', 'V_78', 'V_79', 'V_80', 'V_81', 'V_82', 'V_83', 'V_84', 'V_85', 'V_86', 'V_87', 'V_88', 'V_89', 'V_90', 'V_91', 'V_92', 'V_93', 'V_94', 'V_95', 'V_96', 'V_97', 'V_98', 'V_99', 'S0', 'r', 'sigma_init', 'alpha', 'beta', 'rho', 'T', 'random_increments_0', 'random_increments_1', 'random_increments_2', 'random_increments_3', 'random_increments_4', 'random_increments_5', 'random_increments_6', 'random_increments_7', 'random_increments_8', 'random_increments_9', 'random_increments_10', 'random_increments_11', 'random_increments_12', 'random_increments_13', 'random_increments_14', 'random_increments_15', 'random_increments_16', 'random_increments_17', 'random_increments_18', 'random_increments_19', 'random_increments_20', 'random_increments_21', 'random_increments_22', 'random_increments_23', 'random_increments_24', 'random_increments_25', 'random_increments_26', 'random_increments_27', 'random_increments_28', 'random_increments_29', 'random_increments_30', 'random_increments_31', 'random_increments_32', 'random_increments_33', 'random_increments_34', 'random_increments_35', 'random_increments_36', 'random_increments_37', 'random_increments_38', 'random_increments_39', 'random_increments_40', 'random_increments_41', 'random_increments_42', 'random_increments_43', 'random_increments_44', 'random_increments_45', 'random_increments_46', 'random_increments_47', 'random_increments_48', 'random_increments_49', 'random_increments_50', 'random_increments_51', 'random_increments_52', 'random_increments_53', 'random_increments_54', 'random_increments_55', 'random_increments_56', 'random_increments_57', 'random_increments_58', 'random_increments_59', 'random_increments_60', 'random_increments_61', 'random_increments_62', 'random_increments_63', 'random_increments_64', 'random_increments_65', 'random_increments_66', 'random_increments_67', 'random_increments_68', 'random_increments_69', 'random_increments_70', 'random_increments_71', 'random_increments_72', 'random_increments_73', 'random_increments_74', 'random_increments_75', 'random_increments_76', 'random_increments_77', 'random_increments_78', 'random_increments_79', 'random_increments_80', 'random_increments_81', 'random_increments_82', 'random_increments_83', 'random_increments_84', 'random_increments_85', 'random_increments_86', 'random_increments_87', 'random_increments_88', 'random_increments_89', 'random_increments_90', 'random_increments_91', 'random_increments_92', 'random_increments_93', 'random_increments_94', 'random_increments_95', 'random_increments_96', 'random_increments_97', 'random_increments_98', 'random_increments_99' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'SABR' is 18864 from HDL expression: ((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_12_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_21_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22 seconds. CPU system time: 1 seconds. Elapsed time: 24.102 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 4 seconds. Elapsed time: 11.769 seconds; current allocated memory: 2.306 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 339 seconds. CPU system time: 14 seconds. Elapsed time: 359.143 seconds; current allocated memory: 2.423 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for SABR.
INFO: [VLOG 209-307] Generating Verilog RTL for SABR.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.05 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jan 13 02:53:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/hls_data.json outdir=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip srcdir=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/misc
INFO: Copied 252 verilog file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Copied 240 vhdl file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/drivers
Generating 5 subcores in C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/ip.tmp:
impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 634.238 ; gain = 205.031
INFO: Using COE_DIR=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Generating SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: Done generating SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
INFO: Generating SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip'...
INFO: Done generating SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
INFO: Generating SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: Done generating SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
INFO: Generating SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: Done generating SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/vhdl/SABR.vhd (SABR)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem_0
INFO: Add axi4full interface m_axi_gmem_1
INFO: Add axi4full interface m_axi_gmem_2
INFO: Add axi4full interface m_axi_gmem_3
INFO: Add axi4full interface m_axi_gmem_4
INFO: Add axi4full interface m_axi_gmem_5
INFO: Add axi4full interface m_axi_gmem_6
INFO: Add axi4full interface m_axi_gmem_7
INFO: Add axi4full interface m_axi_gmem_8
INFO: Add axi4full interface m_axi_gmem_9
INFO: Add axi4full interface m_axi_gmem_10
INFO: Add axi4full interface m_axi_gmem_11
INFO: Add axi4full interface m_axi_gmem_12
INFO: Add axi4full interface m_axi_gmem_13
INFO: Add axi4full interface m_axi_gmem_14
INFO: Add axi4full interface m_axi_gmem_15
INFO: Add axi4full interface m_axi_gmem_16
INFO: Add axi4full interface m_axi_gmem_17
INFO: Add axi4full interface m_axi_gmem_18
INFO: Add axi4full interface m_axi_gmem_19
INFO: Add axi4full interface m_axi_gmem_20
INFO: Add axi4full interface m_axi_gmem_21
INFO: Add axi4full interface m_axi_gmem_22
INFO: Add axi4full interface m_axi_gmem_23
INFO: Add axi4full interface m_axi_gmem_24
INFO: Add axi4full interface m_axi_gmem_25
INFO: Add axi4full interface m_axi_gmem_26
INFO: Add axi4full interface m_axi_gmem_27
INFO: Add axi4full interface m_axi_gmem_28
INFO: Add axi4full interface m_axi_gmem_29
INFO: Add axi4full interface m_axi_gmem_30
INFO: Add axi4full interface m_axi_gmem_31
INFO: Add axi4full interface m_axi_gmem_32
INFO: Add axi4full interface m_axi_gmem_33
INFO: Add axi4full interface m_axi_gmem_34
INFO: Add axi4full interface m_axi_gmem_35
INFO: Add axi4full interface m_axi_gmem_36
INFO: Add axi4full interface m_axi_gmem_37
INFO: Add axi4full interface m_axi_gmem_38
INFO: Add axi4full interface m_axi_gmem_39
INFO: Add axi4full interface m_axi_gmem_40
INFO: Add axi4full interface m_axi_gmem_41
INFO: Add axi4full interface m_axi_gmem_42
INFO: Add axi4full interface m_axi_gmem_43
INFO: Add axi4full interface m_axi_gmem_44
INFO: Add axi4full interface m_axi_gmem_45
INFO: Add axi4full interface m_axi_gmem_46
INFO: Add axi4full interface m_axi_gmem_47
INFO: Add axi4full interface m_axi_gmem_48
INFO: Add axi4full interface m_axi_gmem_49
INFO: Add axi4full interface m_axi_gmem_50
INFO: Add axi4full interface m_axi_gmem_51
INFO: Add axi4full interface m_axi_gmem_52
INFO: Add axi4full interface m_axi_gmem_53
INFO: Add axi4full interface m_axi_gmem_54
INFO: Add axi4full interface m_axi_gmem_55
INFO: Add axi4full interface m_axi_gmem_56
INFO: Add axi4full interface m_axi_gmem_57
INFO: Add axi4full interface m_axi_gmem_58
INFO: Add axi4full interface m_axi_gmem_59
INFO: Add axi4full interface m_axi_gmem_60
INFO: Add axi4full interface m_axi_gmem_61
INFO: Add axi4full interface m_axi_gmem_62
INFO: Add axi4full interface m_axi_gmem_63
INFO: Add axi4full interface m_axi_gmem_64
INFO: Add axi4full interface m_axi_gmem_65
INFO: Add axi4full interface m_axi_gmem_66
INFO: Add axi4full interface m_axi_gmem_67
INFO: Add axi4full interface m_axi_gmem_68
INFO: Add axi4full interface m_axi_gmem_69
INFO: Add axi4full interface m_axi_gmem_70
INFO: Add axi4full interface m_axi_gmem_71
INFO: Add axi4full interface m_axi_gmem_72
INFO: Add axi4full interface m_axi_gmem_73
INFO: Add axi4full interface m_axi_gmem_74
INFO: Add axi4full interface m_axi_gmem_75
INFO: Add axi4full interface m_axi_gmem_76
INFO: Add axi4full interface m_axi_gmem_77
INFO: Add axi4full interface m_axi_gmem_78
INFO: Add axi4full interface m_axi_gmem_79
INFO: Add axi4full interface m_axi_gmem_80
INFO: Add axi4full interface m_axi_gmem_81
INFO: Add axi4full interface m_axi_gmem_82
INFO: Add axi4full interface m_axi_gmem_83
INFO: Add axi4full interface m_axi_gmem_84
INFO: Add axi4full interface m_axi_gmem_85
INFO: Add axi4full interface m_axi_gmem_86
INFO: Add axi4full interface m_axi_gmem_87
INFO: Add axi4full interface m_axi_gmem_88
INFO: Add axi4full interface m_axi_gmem_89
INFO: Add axi4full interface m_axi_gmem_90
INFO: Add axi4full interface m_axi_gmem_91
INFO: Add axi4full interface m_axi_gmem_92
INFO: Add axi4full interface m_axi_gmem_93
INFO: Add axi4full interface m_axi_gmem_94
INFO: Add axi4full interface m_axi_gmem_95
INFO: Add axi4full interface m_axi_gmem_96
INFO: Add axi4full interface m_axi_gmem_97
INFO: Add axi4full interface m_axi_gmem_98
INFO: Add axi4full interface m_axi_gmem_99
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/component.xml
Generating XO file: output.xo in directory C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/../../..
Running: package_xo -xo_path C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/../../../output.xo -kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/kernel.xml -kernel_name SABR -ip_directory C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip -kernel_files C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/../../../../test_optimized.c -hls_directory C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/hls_files -kernel_json C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/hls_data.json
INFO: Created IP archive C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/xilinx_com_hls_SABR_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 03:09:58 2025...
INFO: [HLS 200-802] Generated output file C:/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo
INFO: [HLS 200-112] Total CPU user time: 1143 seconds. Total CPU system time: 101 seconds. Total elapsed time: 2623.69 seconds; peak allocated memory: 2.510 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 43m 48s
