// Seed: 1115361802
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_10 = !-1;
  wire  id_11;
  logic id_12 = id_8 >>> 1;
  wire  id_13;
  ;
  always_latch @(1) begin : LABEL_0
    $clog2(93);
    ;
  end
  wire id_14;
  assign id_12 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3
    , id_7,
    input uwire id_4,
    input supply1 id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
