# FPGA_LAB
Lab 7 involved designing and implementing in Vivado an SR Latch, an SR Flip-Flop, both a synchronous and asynchronous D Flip-flop, and a T Flip-Flop with a 3-bit counter and a 25MHz clock frequency. 
