# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../Full adder using two 4_1 Mux.srcs/sources_1/new/full_adder_using_two_4_1_mux.v" \
"../../../../Full adder using two 4_1 Mux.srcs/sources_1/new/full_adder_using_two_4_1_mux_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
