Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/display_sim_isim_beh.exe -prj C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/display_sim_beh.prj work.display_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/MUX4to1_ANDarray.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/MUX4to1_4bitANDarray.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/decoder4bit.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/PMC14495.vf" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/dispsync.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/clkdiv.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/MUX4to1_8bit.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/MUX4to1_16bit.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/displayNumber.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/binaryToBCD.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/display.v" into library work
Analyzing Verilog file "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/display_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/display.v" Line 53: Port test is not connected to this instance
Completed static elaboration
Compiling module binaryToBCD
Compiling module INV
Compiling module AND2
Compiling module decoder4bit
Compiling module OR4
Compiling module MUX4to1_ANDarray
Compiling module MUX4to1_4bitANDarray
Compiling module MUX4to1_16bit
Compiling module MUX4to1_8bit
Compiling module clkdiv
Compiling module dispsync
Compiling module OR2
Compiling module OR3
Compiling module AND3
Compiling module AND4
Compiling module PMC14495
Compiling module displayNumber
Compiling module display
Compiling module display_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable C:/Users/joshua/Documents/GitHub/finalProject/Project Modules/display (needs to be put together)/Scoreboard (incomplete)/Scoreboard/display_sim_isim_beh.exe
Fuse Memory Usage: 31164 KB
Fuse CPU Usage: 2109 ms
