#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 10 12:04:20 2023
# Process ID: 21610
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1
# Command line: vivado -log leon5mp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source leon5mp.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/leon5mp.vds
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source leon5mp.tcl -notrace
Command: synth_design -top leon5mp -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 28 day(s)
INFO: [Common 17-1686] The version limit for your license is '2023.02' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21659 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.867 ; gain = 150.719 ; free physical = 3280 ; free virtual = 46813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon5mp' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:117]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter padtech bound to: 49 - type: integer 
	Parameter clktech bound to: 49 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter USE_MIG_INTERFACE_MODEL bound to: 0 - type: bool 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'reset_pad' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:554]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:35' bound to instance 'x0' of component 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:49]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856' bound to instance 'ip' of component 'IBUF' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:61]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst0' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:555]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (4#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst1' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:560]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 2 - type: integer 
	Parameter nextapb bound to: 6 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter memmap bound to: 0 - type: integer 
	Parameter ahbsplit bound to: 0 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter statcfg bound to: 0 - type: integer 
	Parameter breten bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon5sys' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:41' bound to instance 'l5sys' of component 'leon5sys' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:568]
INFO: [Synth 8-638] synthesizing module 'leon5sys' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:115]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 2 - type: integer 
	Parameter nextapb bound to: 6 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter memmap bound to: 0 - type: integer 
	Parameter ahbsplit bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter statcfg bound to: 0 - type: integer 
	Parameter breten bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 3 - type: integer 
	Parameter nahbs bound to: 3 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:39' bound to instance 'ac0' of component 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 3 - type: integer 
	Parameter nahbs bound to: 3 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[defmst] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[lsplmst] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (5#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:34' bound to instance 'ap0' of component 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:266]
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 2 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrlx' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:38' bound to instance 'apbx' of component 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:73]
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
	Parameter hindex0 bound to: 2 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 9 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[p][0][hmaster] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (6#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (7#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cpucore5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:37' bound to instance 'core' of component 'cpucore5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:319]
INFO: [Synth 8-638] synthesizing module 'cpucore5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:77]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter perfcfg bound to: 0 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter nwp bound to: 2 - type: integer 
	Parameter pclow bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:49' bound to instance 'iu0' of component 'iu5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:162]
INFO: [Synth 8-638] synthesizing module 'iu5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:103]
	Parameter nwin bound to: 8 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter mulimpl bound to: 0 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter nwp bound to: 2 - type: integer 
	Parameter pclow bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter cgen bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:7811]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:815]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:3635]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:3635]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:4741]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:986]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 128 - type: integer 
	Parameter hlength bound to: 4 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'bht_pap' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:44' bound to instance 'bht0' of component 'bht_pap' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13159]
INFO: [Synth 8-638] synthesizing module 'bht_pap' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:63]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 128 - type: integer 
	Parameter hlength bound to: 4 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'phtable' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:113]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r1_reg[address] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r1_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r1_reg[wren] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[address] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[mux] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[wren] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (8#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p' (9#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (10#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'bht_pap' (11#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd:63]
	Parameter nentries bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'btb' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd:39' bound to instance 'btb0' of component 'btb' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13176]
INFO: [Synth 8-638] synthesizing module 'btb' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd:58]
	Parameter nentries bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'btb' (12#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd:58]
WARNING: [Synth 8-5858] RAM vwpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wprin_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.rp_reg[idle] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13197]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[f][bht_pc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[f][bht_pc2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][rett_op_delayed] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][way] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][fpc_ctrl][trap_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][fpc_ctrl][illegal_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][fpc_ctrl][spstore] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][btb_diag_out][rdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][br_dual_ld] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][br_missp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][ctx_switch] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ticc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][jmpl] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][div_lane] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][bp_disabled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][fpc_ctrl][spstore] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][br_missp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][lalu_s1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][cwp_annuled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][cwp_annul_val] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][jmpl_taddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][icc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][mul] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][mul_lane] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][div_lane] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][fpc_ctrl][trap_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][fpc_ctrl][illegal_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][br_missp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][lalu_s1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][cwp_annuled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][cwp_annul_val] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][rs3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][werr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][mul] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][fpdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][bht_ctrl][phistory] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][fpc_ctrl][trap_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[m][fpc_ctrl][illegal_fp] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][delay_slot] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][wicc_dmem] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][wicc_muldiv] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][lalu_s1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][jmpl_op] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][cwp_annuled] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][cwp_annul_val] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][spec_access] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][dual_issued] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][btb_miss] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][mexc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ctrl][single_issue] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][rs3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][enaddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][read] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][write] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][lock] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][dsuen] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][dci][asi] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][mac] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][debug] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][ldd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_rs1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_rs2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op1_ldfwd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_op2_ldfwd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_alucin] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_aluop] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_aluadd] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[x][late_wicc_alusel] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'iu5' (13#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:103]
	Parameter tech bound to: 49 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:39' bound to instance 'mul0' of component 'mul32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:214]
INFO: [Synth 8-638] synthesizing module 'mul32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:59]
	Parameter tech bound to: 49 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:35' bound to instance 'm3232' of component 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:412]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:78' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (14#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'techmult' (15#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'mul32' (16#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd:59]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:42' bound to instance 'div0' of component 'div32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:216]
INFO: [Synth 8-638] synthesizing module 'div32' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:55]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32' (17#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 24 - type: integer 
	Parameter dtlbnum bound to: 24 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter tlbrepl bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cctrl5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:43' bound to instance 'cc0' of component 'cctrl5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:233]
INFO: [Synth 8-638] synthesizing module 'cctrl5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:93]
	Parameter hindex bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 24 - type: integer 
	Parameter dtlbnum bound to: 24 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 240 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter tlbrepl bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][0][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][0][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][1][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][1][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][2][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][2][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][3][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][3][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][4][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][4][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][5][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][5][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][6][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][6][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][7][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][7][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][8][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][8][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][9][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][9][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][10][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][10][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][11][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][11][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][12][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][12][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][13][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][13][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][14][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][14][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][15][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][15][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][16][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][16][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][17][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][17][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][18][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][18][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][19][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][19][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][20][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][20][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][21][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][21][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][22][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][22][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itlb][23][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg[itlb][23][perm]' and it is trimmed from '4' to '3' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4688]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.rs_reg[s3tag]' and it is trimmed from '20' to '18' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4713]
WARNING: [Synth 8-3936] Found unconnected internal register 'cs_reg[s3tag]' and it is trimmed from '20' to '18' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4689]
INFO: [Synth 8-256] done synthesizing module 'cctrl5' (18#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter numregs bound to: 68 - type: integer 
	Parameter g0addr bound to: 64 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile5_ram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:37' bound to instance 'iurf0' of component 'regfile5_ram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:284]
INFO: [Synth 8-638] synthesizing module 'regfile5_ram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:79]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter numregs bound to: 68 - type: integer 
	Parameter g0addr bound to: 64 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x00' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:131]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (18#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized1' (18#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x01' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:135]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x02' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x03' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:143]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x10' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:149]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x11' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:153]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x12' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:157]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x13' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:161]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x20' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:166]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x21' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:170]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x22' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:174]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x23' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:178]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x30' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:183]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x31' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:187]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x32' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:191]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x33' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'regfile5_ram' (19#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd:79]
	Parameter tech bound to: 49 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iidxwidth bound to: 7 - type: integer 
	Parameter itagwidth bound to: 21 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter didxwidth bound to: 7 - type: integer 
	Parameter dtagwidth bound to: 21 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:39' bound to instance 'cmem1' of component 'cachemem5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:364]
INFO: [Synth 8-638] synthesizing module 'cachemem5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:70]
	Parameter tech bound to: 49 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iidxwidth bound to: 7 - type: integer 
	Parameter itagwidth bound to: 21 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter didxwidth bound to: 7 - type: integer 
	Parameter dtagwidth bound to: 21 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:89]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram' (20#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:89]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:89]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:89]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:115]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized1' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:135]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:115]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:135]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:115]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:135]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:115]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:135]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:207]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized2' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized3' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:232]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized3' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:207]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:232]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:207]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:232]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:207]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:232]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:404]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:424]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:404]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:424]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:404]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:424]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:404]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'cachemem5' (22#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd:70]
INFO: [Synth 8-3491] module 'nanofpu' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd:41' bound to instance 'nfpu0' of component 'nanofpu' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:398]
INFO: [Synth 8-638] synthesizing module 'nanofpu' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'nanofpu' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd:91]
WARNING: [Synth 8-3848] Net fpc_retire in module/entity cpucore5 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:151]
WARNING: [Synth 8-3848] Net fprfi[wen] in module/entity cpucore5 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:148]
WARNING: [Synth 8-3848] Net fprfi[wdata] in module/entity cpucore5 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:148]
WARNING: [Synth 8-3848] Net fpc_retid in module/entity cpucore5 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'cpucore5' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd:77]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cpumidx bound to: 2 - type: integer 
	Parameter dsuhaddr bound to: 2304 - type: integer 
	Parameter dsuhmask bound to: 3840 - type: integer 
	Parameter pnpaddrhi bound to: 4095 - type: integer 
	Parameter pnpaddrlo bound to: 4080 - type: integer 
	Parameter dsuslvidx bound to: 4 - type: integer 
	Parameter dsumstidx bound to: 3 - type: integer 
	Parameter bretryen bound to: 0 - type: integer 
	Parameter plmdata bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dbgmod5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:43' bound to instance 'dbgmod' of component 'dbgmod5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:406]
INFO: [Synth 8-638] synthesizing module 'dbgmod5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:93]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter busw bound to: 64 - type: integer 
	Parameter cpumidx bound to: 2 - type: integer 
	Parameter dsuhaddr bound to: 2304 - type: integer 
	Parameter dsuhmask bound to: 3840 - type: integer 
	Parameter pnpaddrhi bound to: 4095 - type: integer 
	Parameter pnpaddrlo bound to: 4080 - type: integer 
	Parameter dsuslvidx bound to: 4 - type: integer 
	Parameter dsumstidx bound to: 3 - type: integer 
	Parameter bretryen bound to: 0 - type: integer 
	Parameter plmdata bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:2223]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:685]
WARNING: [Synth 8-614] signal 'sysstat' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:597]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter proc bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd:36' bound to instance 'atmem0' of component 'tbufmem5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:2653]
INFO: [Synth 8-638] synthesizing module 'tbufmem5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter proc bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd:62]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:673' bound to instance 'x0' of component 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
	Parameter abits bound to: 8 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:729]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (25#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (27#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd:62]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd:68]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized5' (27#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (27#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'tbufmem5' (28#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter entry bound to: 256 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'itbufmem5' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:34' bound to instance 'itmem0' of component 'itbufmem5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'itbufmem5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:48]
	Parameter tech bound to: 49 - type: integer 
	Parameter entry bound to: 256 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:58]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized8' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized7' (28#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized8' (28#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:58]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:58]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:65]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:65]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'itbufmem5' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd:48]
WARNING: [Synth 8-5858] RAM odbgi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM odtoi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM odbgmi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM oit_di_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM otco_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dbgmi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dbgi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dtoi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM tco_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM it_di_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[dsu][statechg]' and it is trimmed from '2' to '1' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:2615]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[dsu][timerrep][0][31:0]' into 'srstregs.r_reg[dsu][timer][31:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:2615]
INFO: [Synth 8-256] done synthesizing module 'dbgmod5' (30#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'cdcbus' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:45' bound to instance 'statcapt' of component 'cdcbus' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:458]
INFO: [Synth 8-638] synthesizing module 'cdcbus' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:59]
	Parameter tech bound to: 49 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2' (31#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grnand2' declared at '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:243' bound to instance 'n' of component 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:73]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdcbus' (32#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd:59]
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63]
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (33#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63]
	Parameter pindex bound to: 7 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 12 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'irqmp5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/irqmp5.vhd:63]
	Parameter pindex bound to: 7 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 12 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/irqmp5.vhd:206]
WARNING: [Synth 8-5858] RAM irqo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM itod_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'irqmp5' (34#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/irqmp5.vhd:63]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 16 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 16 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384]
WARNING: [Synth 8-5858] RAM vtimers_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'gptimer' (35#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'leon5sys' (36#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd:115]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (37#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (38#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (40#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59]
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'dcom_uart' (41#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dcom' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'dcom' (42#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ahbuart' (43#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 49 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (43#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter tech bound to: 49 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79]
	Parameter tech bound to: 49 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_tap' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:666]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (44#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (44#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-256] done synthesizing module 'kintex7_tap' (45#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:666]
INFO: [Synth 8-256] done synthesizing module 'tap' (46#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (47#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (48#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'techbuf' (49#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (50#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter gatetech bound to: 49 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61]
	Parameter gatetech bound to: 49 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (51#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trstmux' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trstmux' (52#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (53#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80]
INFO: [Synth 8-638] synthesizing module 'ahb2axi_mig_7series' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:84]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 1024 - type: integer 
	Parameter hmask bound to: 3072 - type: integer 
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 4 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 268681218 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi4b' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd:78]
	Parameter hindex bound to: 1 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 268681218 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter ostand_writes bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 268681218 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axib' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:78]
	Parameter hindex bound to: 1 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter ostand_writes bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 268681218 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (53#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (54#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized5' (54#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:536]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/axi.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'ahb2axib' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi4b' (56#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd:78]
INFO: [Synth 8-6157] synthesizing module 'mig' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/.Xil/Vivado-21610-coding/realtime/mig_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig' (57#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/.Xil/Vivado-21610-coding/realtime/mig_stub.v:5]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmaster] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmastlock] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmbsel] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hirq] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testen] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testrst] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[scanen] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testoen] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testin] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
WARNING: [Synth 8-3848] Net ahbsi_bridge[endian] in module/entity ahb2axi_mig_7series does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi_mig_7series' (58#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/ahb2axi_mig_7series.vhd:84]
	Parameter tech bound to: 49 - type: integer 
	Parameter clk_mul bound to: 16 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter sdramen bound to: 0 - type: integer 
	Parameter noclkfb bound to: 0 - type: integer 
	Parameter pcien bound to: 0 - type: integer 
	Parameter pcidll bound to: 0 - type: integer 
	Parameter pcisysclk bound to: 0 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
	Parameter clk2xen bound to: 0 - type: integer 
	Parameter clksel bound to: 0 - type: integer 
	Parameter clk_odiv bound to: 1 - type: integer 
	Parameter clkb_odiv bound to: 0 - type: integer 
	Parameter clkc_odiv bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:66]
	Parameter tech bound to: 49 - type: integer 
	Parameter clk_mul bound to: 16 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter sdramen bound to: 0 - type: integer 
	Parameter noclkfb bound to: 0 - type: integer 
	Parameter pcien bound to: 0 - type: integer 
	Parameter pcidll bound to: 0 - type: integer 
	Parameter pcisysclk bound to: 0 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
	Parameter clk2xen bound to: 0 - type: integer 
	Parameter clksel bound to: 0 - type: integer 
	Parameter clk_odiv bound to: 1 - type: integer 
	Parameter clkb_odiv bound to: 0 - type: integer 
	Parameter clkc_odiv bound to: 0 - type: integer 
	Parameter clk_mul bound to: 16 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkgen_virtex7' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:283]
	Parameter clk_mul bound to: 16 - type: integer 
	Parameter clk_div bound to: 8 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (59#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
WARNING: [Synth 8-3848] Net cgo[PLL_TESTOUT] in module/entity clkgen_virtex7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'clkgen_virtex7' (60#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:283]
WARNING: [Synth 8-3848] Net sdclk in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:54]
WARNING: [Synth 8-3848] Net pciclk in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:55]
WARNING: [Synth 8-3848] Net clk4x in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:58]
WARNING: [Synth 8-3848] Net clk1xu in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:59]
WARNING: [Synth 8-3848] Net clk2xu in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:60]
WARNING: [Synth 8-3848] Net clkb in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:61]
WARNING: [Synth 8-3848] Net clkc in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:62]
WARNING: [Synth 8-3848] Net clk8x in module/entity clkgen does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'clkgen' (61#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd:66]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 170 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethm_mb' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 170 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 170 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_mb' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3072 - type: integer 
	Parameter pmask bound to: 3072 - type: integer 
	Parameter pirq bound to: 3 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 170 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 170 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethc' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 100 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 170 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1073]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'eth_rstgen' (62#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'greth_tx' (63#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'greth_rx' (64#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
INFO: [Synth 8-638] synthesizing module 'eth_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:130]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:141]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'eth_ahb_mst' (65#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eth_edcl_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:115]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_edcl_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'eth_edcl_ahb_mst' (66#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'grethc' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized8' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized1' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized8' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized10' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized9' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized9' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized4' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized4' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized10' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'greth_mb' (68#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'grethm_mb' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (70#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IODELAYE1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38310]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter ODELAY_TYPE bound to: FIXED - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IODELAYE1' (71#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38310]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 20 - type: integer 
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4080 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter pirq bound to: 11 - type: integer 
	Parameter base10_x bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rgmii_kc705' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd:76]
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4080 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter pirq bound to: 11 - type: integer 
	Parameter base10_x bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkmux' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkmux' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr_oreg' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_oddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'ODDR' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'unisim_oddr_reg' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'ddr_oreg' (74#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (75#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncreg' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'syncreg' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[status_vector][1]' and it is trimmed from '16' to '2' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'rgmii_kc705' (77#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd:76]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF__parameterized1' (77#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized1' (77#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized2' (77#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inpadv' (78#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'outpadv' (79#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (80#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (81#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'iopad' (82#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized1' (82#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
WARNING: [Synth 8-3848] Net dsuen in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:480]
WARNING: [Synth 8-3848] Net ahbso[0][hready] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hresp] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hrdata] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hsplit] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hirq] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][0] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][1] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][2] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][3] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][4] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][5] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][6] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hconfig][7] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net ahbso[0][hindex] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:525]
WARNING: [Synth 8-3848] Net dsuctsn_int in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:414]
WARNING: [Synth 8-3848] Net u1i[extclk] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:372]
WARNING: [Synth 8-3848] Net cgi[pllref] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:370]
WARNING: [Synth 8-3848] Net cgi[clksel] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:370]
WARNING: [Synth 8-3848] Net cgi[freqctrl] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:370]
WARNING: [Synth 8-3848] Net cgi[lockctrl] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:370]
WARNING: [Synth 8-3848] Net cgi[sel_TESTBUS] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:370]
WARNING: [Synth 8-3848] Net cgi[VREF_SW] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:370]
WARNING: [Synth 8-3848] Net rgmiii[tx_clk] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[tx_dv] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[rx_er] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[rx_col] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[rx_crs] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[rx_en] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[phyrstaddr] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[edcladdr] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[edclsepahb] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net rgmiii[edcldisable] in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:381]
WARNING: [Synth 8-3848] Net tck in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:402]
WARNING: [Synth 8-3848] Net tms in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:402]
WARNING: [Synth 8-3848] Net tdi in module/entity leon5mp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:402]
INFO: [Synth 8-256] done synthesizing module 'leon5mp' (83#1) [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:117]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgo[PLL_TESTOUT]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[pllref]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[pllctrl][1]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[pllctrl][0]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[clksel][1]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[clksel][0]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[freqctrl][2]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[freqctrl][1]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[freqctrl][0]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[lockctrl][2]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[lockctrl][1]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[lockctrl][0]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[sel_TESTBUS][2]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[sel_TESTBUS][1]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[sel_TESTBUS][0]
WARNING: [Synth 8-3331] design clkgen_virtex7 has unconnected port cgi[VREF_SW]
WARNING: [Synth 8-3331] design clkgen has unconnected port sdclk
WARNING: [Synth 8-3331] design clkgen has unconnected port pciclk
WARNING: [Synth 8-3331] design clkgen has unconnected port clk4x
WARNING: [Synth 8-3331] design clkgen has unconnected port clk1xu
WARNING: [Synth 8-3331] design clkgen has unconnected port clk2xu
WARNING: [Synth 8-3331] design clkgen has unconnected port clkb
WARNING: [Synth 8-3331] design clkgen has unconnected port clkc
WARNING: [Synth 8-3331] design clkgen has unconnected port clk8x
WARNING: [Synth 8-3331] design clkgen has unconnected port pciclkin
WARNING: [Synth 8-3331] design generic_syncram_2p has unconnected port rclk
WARNING: [Synth 8-3331] design generic_syncram_2p has unconnected port rden
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uwrite1
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uaddress1[2]
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uaddress1[1]
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uaddress1[0]
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uwrite2
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uaddress2[2]
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uaddress2[1]
WARNING: [Synth 8-3331] design memrwcol__parameterized5 has unconnected port uaddress2[0]
WARNING: [Synth 8-3331] design syncram_2p__parameterized5 has unconnected port testin[3]
WARNING: [Synth 8-3331] design syncram_2p__parameterized5 has unconnected port testin[2]
WARNING: [Synth 8-3331] design syncram_2p__parameterized5 has unconnected port testin[1]
WARNING: [Synth 8-3331] design syncram_2p__parameterized5 has unconnected port testin[0]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][0]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][2]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][3]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][4]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][5]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][6]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][7]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][8]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][9]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][10]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][11]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][12]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][13]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][14]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hsel][15]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmaster][3]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmaster][2]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmaster][1]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmaster][0]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmastlock]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmbsel][0]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmbsel][1]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmbsel][2]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hmbsel][3]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][31]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][30]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][29]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][28]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][27]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][26]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][25]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][24]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][23]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][22]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][21]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][20]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][19]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][18]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][17]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][16]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][15]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][14]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][13]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][12]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][11]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][10]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][9]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][8]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][7]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][6]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][5]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][4]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][3]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][2]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][1]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[hirq][0]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[testen]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[testrst]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[scanen]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[testoen]
WARNING: [Synth 8-3331] design ahb2axib has unconnected port ahbsi[testin][3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2669.281 ; gain = 1025.133 ; free physical = 2557 ; free virtual = 46107
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2681.156 ; gain = 1037.008 ; free physical = 2734 ; free virtual = 46284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2681.156 ; gain = 1037.008 ; free physical = 2734 ; free virtual = 46284
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:615]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:638]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:1071]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:1092]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:1089]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:66]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:1097]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:1083]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:1086]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '1' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:609]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:945]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/leon5mp.vhd:947]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc] for cell 'mig_gen.gen_mig.ddrc/MCB_inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk200p' already exists, overwriting the previous clock with the same name. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:133]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:169]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:169]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:170]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:170]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:171]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:171]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:172]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:172]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:175]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:175]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:176]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc:176]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/leon5mp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/digilent-genesys2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon5mp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leon5mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.812 ; gain = 0.000 ; free physical = 2260 ; free virtual = 45811
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IODELAYE1 => IDELAYE2: 5 instances
  RAMB16_S36_S36 => RAMB36E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2946.812 ; gain = 0.000 ; free physical = 2260 ; free virtual = 45811
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2946.812 ; gain = 1302.664 ; free physical = 2686 ; free virtual = 46237
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2946.812 ; gain = 1302.664 ; free physical = 2685 ; free virtual = 46236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for clk200n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk200n. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for clk200p. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk200p. (constraint file  /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.srcs/sources_1/ip/mig/mig/mig_in_context.xdc, line 148).
Applied set_property DONT_TOUCH = true for \mig_gen.gen_mig.ddrc /MCB_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2946.812 ; gain = 1302.664 ; free physical = 2681 ; free virtual = 46231
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[haddr]' and it is trimmed from '14' to '9' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx'
INFO: [Synth 8-5546] ROM "v[sess][0][statechg]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[sess][0][statechg]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hconfig[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[txstate]' in module 'apbuart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart'
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[d][bht_ctrl][pc_delay_slot][31:0]' into 'syncrregs.r_reg[d][bht_ctrl][br_miss_pc][31:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[a][ctrl][pc][31:0]' into 'syncrregs.r_reg[e][ctrl][pc][31:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[m][late_wicc_rs1][8:0]' into 'syncrregs.r_reg[m][rs1][1][8:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[m][late_wicc_rs2][8:0]' into 'syncrregs.r_reg[m][rs2][1][8:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[w][s][asr18][31:0]' into 'syncrregs.r_reg[d][bht_ctrl][br_miss_pc][31:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[d][bht_ctrl][btb_taken]' into 'syncrregs.r_reg[d][bht_taken]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[a][ctrl][tt][1][5:0]' into 'syncrregs.r_reg[a][ctrl][tt][0][5:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[a][cwp][2:0]' into 'syncrregs.r_reg[a][ctrl][cwp_prev][2:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[e][cwp][2:0]' into 'syncrregs.r_reg[e][ctrl][cwp_prev][2:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd:13186]
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[d][iudiags]' in module 'iu5'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[a][astate]' in module 'iu5'
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "asi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "npc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][mask]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[1][addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[1][mask]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[icc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[tt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[y]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[svt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[ducnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:107]
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'div32'
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[itcmenva]' into 'srstregs.r_reg[itcmenp]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[itcmenvc]' into 'srstregs.r_reg[itcmenp]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[dtcmenp]' into 'srstregs.r_reg[itcmenp]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[dtcmenva]' into 'srstregs.r_reg[itcmenp]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[dtcmenvc]' into 'srstregs.r_reg[itcmenp]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[dtcmctx][7:0]' into 'srstregs.r_reg[itcmctx][7:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[itcmwipe]' into 'srstregs.r_reg[itcmenp]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[dtcmwipe]' into 'srstregs.r_reg[itcmenp]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[cctrl][ics_btb][1:0]' into 'srstregs.r_reg[cctrl][ics][1:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itagpipe][3]' and it is trimmed from '32' to '21' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itagpipe][2]' and it is trimmed from '32' to '21' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itagpipe][1]' and it is trimmed from '32' to '21' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'srstregs.r_reg[itagpipe][0]' and it is trimmed from '32' to '21' bits. [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd:4703]
INFO: [Synth 8-5546] ROM "v[cctrl][dfrz]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[regflmask]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[regfladdr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iuctrl][fpspec]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[icignerr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[tlbflush]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "v[dregerr]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "v[dregerr]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "v[flushpart]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[fpc_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[fpc_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[c2c_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[c2c_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[perf]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[cctrl][dfrz]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[regflmask]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[regfladdr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iuctrl][fpspec]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[icignerr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[tlbflush]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[newent][ctx]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "v[dregerr]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "v[dregerr]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "v[flushpart]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[fpc_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[fpc_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[c2c_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[c2c_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[perf]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lru_4way_table[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd:1288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd:1104]
INFO: [Synth 8-5546] ROM "v[s]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[nalimsp]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[naeven]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[s]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[nalimsp]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[naeven]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:127]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'dcom_uart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'dcom'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:269]
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[def_state]' in module 'greth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[main_state]' in module 'greth_tx'
INFO: [Synth 8-5544] ROM "v[transmitting]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[icnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[crc_en]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[slot_count]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[done]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[rx_state]' in module 'greth_rx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1569]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxdstate]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[mdio_state]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[regaddr]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[edclrstate]' in module 'grethc'
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "v[ctrl][txen]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[status][txahberr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[mac_addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[txdesc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[rxdesc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[edclip]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[tedcl]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[emacaddr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][w][id][3:0]' into 'syncregs.r_reg[aximout][aw][id][3:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:1216]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][id][3:0]' into 'syncregs.r_reg[aximout][aw][id][3:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:1216]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][lock][1:0]' into 'syncregs.r_reg[aximout][aw][lock][1:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:1216]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][qos][3:0]' into 'syncregs.r_reg[aximout][aw][qos][3:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:1216]
INFO: [Synth 8-802] inferred FSM for state register 'syncregs.r_reg[state]' in module 'ahb2axib'
INFO: [Synth 8-5544] ROM "len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'sequential' in module 'apbctrlx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                 cparity |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[txstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                 cparity |                              011 |                              011
                 stopbit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                   count |                            00010 |                              001
                  ld_exe |                            00100 |                              010
                  ld_mem |                            01000 |                              011
                  ld_exc |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[a][astate]' using encoding 'one-hot' in module 'iu5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  btb_rw |                              001 |                              001
               bht_rw_c0 |                              010 |                              010
               bht_rw_c1 |                              011 |                              011
               bht_rw_c2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[d][iudiags]' using encoding 'sequential' in module 'iu5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'sequential' in module 'div32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               01
                    data |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'dcom_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   addr1 |                              001 |                              001
                  write1 |                              010 |                              100
                  write2 |                              011 |                              101
                   read1 |                              100 |                              010
                   read2 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'dcom'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 monitor |                              000 |                              000
                  def_on |                              001 |                              001
                    ifg1 |                              010 |                              010
                    ifg2 |                              011 |                              011
         frame_waitingst |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[def_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                     sfd |                             0010 |                             0010
                   data1 |                             0011 |                             0011
                    pad1 |                             0100 |                             0101
                    pad2 |                             0101 |                             0110
                     fcs |                             0110 |                             0111
                    fcs2 |                             0111 |                             1000
                   data2 |                             1000 |                             0100
                send_jam |                             1001 |                             1100
               send_jam2 |                             1010 |                             1101
          check_attempts |                             1011 |                             1110
                  finish |                             1100 |                             1001
            calc_backoff |                             1101 |                             1010
            wait_backoff |                             1110 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[main_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   data1 |                             0001 |                             0010
                 errorst |                             0010 |                             0100
                   data2 |                             0011 |                             0011
               check_crc |                             0100 |                             0111
           report_status |                             0101 |                             0101
             wait_report |                             0110 |                             0110
          discard_packet |                             0111 |                             1000
                  iSTATE |                             1000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[rx_state]' using encoding 'sequential' in module 'greth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               read_desc |                              001 |                              001
              check_desc |                              010 |                              010
                read_req |                              011 |                              011
            write_status |                              100 |                              110
           write_status2 |                              101 |                              111
               read_fifo |                              110 |                              100
                 discard |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxdstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    wrda |                             0001 |                             0001
                   wrdsa |                             0010 |                             0010
                    wrsa |                             0011 |                             0011
                  wrtype |                             0100 |                             0100
                      ip |                             0101 |                             0101
                  ipdata |                             0110 |                             0110
                   ipcrc |                             0111 |                             1010
                     udp |                             1000 |                             1100
                iplength |                             1001 |                             1001
                oplength |                             1010 |                             0111
                     arp |                             1011 |                             1000
                   arpop |                             1100 |                             1011
                   spill |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[edclrstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                            00000
                  iSTATE |                              001 |                            00001
                 iSTATE3 |                              010 |                            01001
                 iSTATE2 |                              011 |                            00100
                 iSTATE0 |                              100 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[regaddr]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                 startst |                             0010 |                             0010
                      op |                             0011 |                             0011
                     op2 |                             0100 |                             0100
                  phyadr |                             0101 |                             0101
                  regadr |                             0110 |                             0110
                      ta |                             0111 |                             0111
                     ta2 |                             1000 |                             1000
                     ta3 |                             1001 |                             1001
                    data |                             1010 |                             1010
                 dataend |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[mdio_state]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               resp_wait |                               01 |                               01
                    read |                               10 |                               10
                   write |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncregs.r_reg[state]' using encoding 'sequential' in module 'ahb2axib'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:59 . Memory (MB): peak = 2946.812 ; gain = 1302.664 ; free physical = 268 ; free virtual = 43708
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[11].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[12].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[13].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[14].syncreg3'
INFO: [Synth 8-223] decloning instance 'eth0.rgmii0/syncreg_status[10].syncreg3' (syncreg) to 'eth0.rgmii0/syncreg_status[15].syncreg3'

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |iu5__GB0       |           1|     35739|
|2     |iu5__GB1       |           1|     14676|
|3     |iu5__GB2       |           1|     12926|
|4     |iu5__GB3       |           1|     17838|
|5     |iu5__GB4       |           1|     40588|
|6     |cctrl5__GB0    |           1|     30967|
|7     |cctrl5__GB1    |           1|     10547|
|8     |cctrl5__GB2    |           1|     11429|
|9     |cctrl5__GB3    |           1|     14143|
|10    |cctrl5__GB4    |           1|     24315|
|11    |cctrl5__GB5    |           1|     24418|
|12    |nanofpu__GB0   |           1|     33844|
|13    |nanofpu__GB1   |           1|      7392|
|14    |nanofpu__GB2   |           1|      1543|
|15    |nanofpu__GB3   |           1|      9958|
|16    |cpucore5__GC0  |           1|     14662|
|17    |leon5sys__GCB0 |           1|     40487|
|18    |leon5sys__GCB1 |           1|     10994|
|19    |leon5mp__GC0   |           1|     27149|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 6     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 15    
	   2 Input     30 Bit       Adders := 7     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 6     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 13    
	   3 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 11    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 23    
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 12    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 35    
	   2 Input      2 Bit       Adders := 19    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 12    
	   2 Input     30 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 183   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              384 Bit    Registers := 3     
	              256 Bit    Registers := 1     
	              192 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 63    
	               48 Bit    Registers := 2     
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 226   
	               30 Bit    Registers := 13    
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               25 Bit    Registers := 16    
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 5     
	               21 Bit    Registers := 20    
	               20 Bit    Registers := 109   
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 23    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 29    
	                8 Bit    Registers := 105   
	                7 Bit    Registers := 32    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 302   
	                4 Bit    Registers := 212   
	                3 Bit    Registers := 143   
	                2 Bit    Registers := 324   
	                1 Bit    Registers := 1106  
+---Multipliers : 
	                34x34  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 16    
	               8K Bit         RAMs := 9     
	               4K Bit         RAMs := 18    
	               2K Bit         RAMs := 12    
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 3     
	   2 Input    256 Bit        Muxes := 4     
	   8 Input    256 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   8 Input    192 Bit        Muxes := 1     
	   4 Input    192 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 36    
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 135   
	   4 Input     64 Bit        Muxes := 18    
	   3 Input     64 Bit        Muxes := 5     
	  30 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 3     
	  16 Input     64 Bit        Muxes := 1     
	  47 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 26    
	   3 Input     56 Bit        Muxes := 1     
	   5 Input     56 Bit        Muxes := 2     
	  12 Input     56 Bit        Muxes := 1     
	  10 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	  14 Input     48 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 6     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 1008  
	   4 Input     32 Bit        Muxes := 51    
	   3 Input     32 Bit        Muxes := 18    
	   5 Input     32 Bit        Muxes := 12    
	  10 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	  30 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	  47 Input     32 Bit        Muxes := 1     
	 116 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     30 Bit        Muxes := 6     
	   8 Input     30 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 6     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 5     
	  22 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	  47 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   6 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 10    
	  30 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 64    
	   2 Input     24 Bit        Muxes := 33    
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 3     
	  30 Input     22 Bit        Muxes := 3     
	   3 Input     22 Bit        Muxes := 1     
	   4 Input     21 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 21    
	   8 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 18    
	   2 Input     18 Bit        Muxes := 14    
	   4 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 48    
	  30 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 7     
	   5 Input     16 Bit        Muxes := 3     
	  47 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 21    
	  47 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	  15 Input     11 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   8 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 4     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 261   
	   8 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 2     
	  30 Input      8 Bit        Muxes := 2     
	  21 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 62    
	  21 Input      7 Bit        Muxes := 1     
	  30 Input      7 Bit        Muxes := 1     
	  55 Input      7 Bit        Muxes := 2     
	  15 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 2     
	  12 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 161   
	   5 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 9     
	  11 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 673   
	   4 Input      5 Bit        Muxes := 15    
	  10 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 6     
	  35 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 4     
	  21 Input      5 Bit        Muxes := 3     
	  30 Input      5 Bit        Muxes := 257   
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	  47 Input      5 Bit        Muxes := 3     
	  11 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 4     
	  15 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 510   
	   8 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 12    
	  18 Input      4 Bit        Muxes := 2     
	  30 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 5     
	  21 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 2     
	  47 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 5     
	 126 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 14    
	  23 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 698   
	   5 Input      3 Bit        Muxes := 14    
	  10 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 3     
	  30 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 4     
	  18 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  47 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 20    
	   8 Input      3 Bit        Muxes := 4     
	  19 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 809   
	   4 Input      2 Bit        Muxes := 24    
	  20 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 38    
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 13    
	  16 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 8     
	  21 Input      2 Bit        Muxes := 5     
	  30 Input      2 Bit        Muxes := 27    
	   6 Input      2 Bit        Muxes := 3     
	  50 Input      2 Bit        Muxes := 1     
	  47 Input      2 Bit        Muxes := 7     
	  15 Input      2 Bit        Muxes := 4     
	  24 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 28    
	   8 Input      1 Bit        Muxes := 207   
	   2 Input      1 Bit        Muxes := 5796  
	  17 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 99    
	   4 Input      1 Bit        Muxes := 278   
	   3 Input      1 Bit        Muxes := 63    
	  11 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 19    
	  19 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 47    
	  13 Input      1 Bit        Muxes := 24    
	  20 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 22    
	  16 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 76    
	  15 Input      1 Bit        Muxes := 22    
	  30 Input      1 Bit        Muxes := 343   
	  24 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 34    
	  18 Input      1 Bit        Muxes := 18    
	  50 Input      1 Bit        Muxes := 2     
	  47 Input      1 Bit        Muxes := 31    
	 128 Input      1 Bit        Muxes := 4     
	 116 Input      1 Bit        Muxes := 23    
	  22 Input      1 Bit        Muxes := 9     
	  14 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module leon5mp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module btb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 16    
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 66    
	   2 Input     25 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 144   
Module memrwcol__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module bht_pap 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 128   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 35    
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 270   
	   2 Input      3 Bit        Muxes := 128   
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 134   
Module iu5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     30 Bit       Adders := 6     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 12    
	   2 Input     30 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 91    
+---Registers : 
	              384 Bit    Registers := 1     
	               64 Bit    Registers := 13    
	               32 Bit    Registers := 66    
	               30 Bit    Registers := 4     
	               20 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 27    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 123   
	                1 Bit    Registers := 193   
+---Muxes : 
	   2 Input    384 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 28    
	   4 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 418   
	   4 Input     32 Bit        Muxes := 17    
	   3 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     30 Bit        Muxes := 6     
	   8 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 16    
	   8 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 56    
	   8 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 2     
	  12 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 34    
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 36    
	   4 Input      5 Bit        Muxes := 8     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 63    
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 5     
	  23 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 84    
	   5 Input      3 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 445   
	   4 Input      2 Bit        Muxes := 11    
	  20 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 15    
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 6     
	  16 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 1560  
	  17 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 26    
	  11 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 7     
	  20 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 2     
Module cctrl5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 9     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 25    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 101   
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 260   
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 80    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 464   
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 1     
	  30 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 14    
	   2 Input     32 Bit        Muxes := 164   
	   5 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	  30 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 10    
	  30 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 17    
	   4 Input     22 Bit        Muxes := 3     
	  30 Input     22 Bit        Muxes := 3     
	   4 Input     21 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 17    
	  30 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 127   
	  30 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	  21 Input      7 Bit        Muxes := 1     
	  30 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 102   
	   2 Input      5 Bit        Muxes := 609   
	  32 Input      5 Bit        Muxes := 6     
	  35 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 3     
	  30 Input      5 Bit        Muxes := 257   
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 88    
	  18 Input      4 Bit        Muxes := 2     
	  30 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  30 Input      3 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 414   
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 211   
	   4 Input      2 Bit        Muxes := 5     
	  21 Input      2 Bit        Muxes := 5     
	  30 Input      2 Bit        Muxes := 27    
	   3 Input      2 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	  50 Input      2 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 343   
	   2 Input      1 Bit        Muxes := 2453  
	   4 Input      1 Bit        Muxes := 14    
	  24 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 34    
	  11 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
	  50 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
Module nanofpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 6     
	   3 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 13    
	   3 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 18    
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 77    
	  16 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	  47 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 26    
	   3 Input     56 Bit        Muxes := 1     
	   5 Input     56 Bit        Muxes := 2     
	  12 Input     56 Bit        Muxes := 1     
	  10 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 71    
	  47 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	  47 Input     28 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  47 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 21    
	  47 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  55 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 16    
	  11 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 7     
	  10 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 12    
	  47 Input      5 Bit        Muxes := 3     
	  11 Input      5 Bit        Muxes := 1     
	  47 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  47 Input      3 Bit        Muxes := 6     
	  11 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	  47 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 160   
	   3 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	  47 Input      1 Bit        Muxes := 31    
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module gen_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module div32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
Module kintex7_syncram__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module memrwcol__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module memrwcol__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module kintex7_syncram_2p__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module kintex7_syncram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module memrwcol__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module regfile5_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 132   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 118   
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 372   
	 128 Input      1 Bit        Muxes := 4     
Module ahbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 17    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 20    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 101   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module kintex7_syncram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module kintex7_syncram__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module kintex7_syncram__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module kintex7_syncram__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module kintex7_syncram__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module kintex7_syncram__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module kintex7_syncram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dbgmod5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              384 Bit    Registers := 2     
	              192 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 109   
+---Muxes : 
	   2 Input    384 Bit        Muxes := 3     
	   8 Input    256 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   8 Input    192 Bit        Muxes := 1     
	   4 Input    192 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 30    
	   8 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 4     
	 116 Input     32 Bit        Muxes := 1     
	  22 Input     32 Bit        Muxes := 1     
	   8 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 4     
	  22 Input     29 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   8 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   8 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	 126 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 28    
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 86    
	   2 Input      1 Bit        Muxes := 234   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 58    
	 116 Input      1 Bit        Muxes := 23    
	  22 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module cdcbus 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module apbuart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 40    
	   5 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   6 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 115   
	   6 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 29    
Module irqmp5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
Module gptimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 56    
Module apbctrlx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module rstgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rstgen__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ahbmst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module dcom_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 12    
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 22    
Module dcom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module ahbmst__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module kintex7_tap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module grdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module jtagcom2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
Module eth_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module eth_rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     11 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 20    
Module eth_rstgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   9 Input     11 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 16    
Module eth_edcl_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module grethc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 79    
+---Muxes : 
	  14 Input     48 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	  10 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   8 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 174   
	  13 Input      1 Bit        Muxes := 15    
	   7 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 37    
	   5 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 36    
	  14 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 13    
	  12 Input      1 Bit        Muxes := 15    
Module memrwcol 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module kintex7_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module memrwcol__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module generic_syncram_2p__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module memrwcol__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module kintex7_syncram_2p__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module memrwcol__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module kintex7_syncram_2p__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clkmux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkmux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkmux__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkmux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module grdff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module grdff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rgmii_kc705 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
Module memrwcol__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module generic_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ahb2axib 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 29    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  24 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 118   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v[s]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[e][jmpl] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[m][icc_dannul][3]' (FDRE) to 'syncrregs.r_reg[m][result][1][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][bht_ctrl][br_miss_pc][31] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][inst_pc][1][0]' (FDRE) to 'syncrregs.r_reg[d][inst_pc][1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][inst_pc][1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[m][ctrl][pc][31] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][22]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][23]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][24]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][25]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][26]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][27]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][28]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][29]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[d][btb_diag_in][addr][30]' (FDRE) to 'syncrregs.r_reg[d][btb_diag_in][addr][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][btb_diag_in][addr][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[perf][5] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][12]' (FDRE) to 'syncrregs.r_reg[perf][13]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][13]' (FDRE) to 'syncrregs.r_reg[perf][14]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][14]' (FDRE) to 'syncrregs.r_reg[perf][15]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][15]' (FDRE) to 'syncrregs.r_reg[perf][16]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][16]' (FDRE) to 'syncrregs.r_reg[perf][17]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][17]' (FDRE) to 'syncrregs.r_reg[perf][18]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][18]' (FDRE) to 'syncrregs.r_reg[perf][19]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][19]' (FDRE) to 'syncrregs.r_reg[perf][20]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][20]' (FDRE) to 'syncrregs.r_reg[perf][21]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][21]' (FDRE) to 'syncrregs.r_reg[perf][22]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][22]' (FDRE) to 'syncrregs.r_reg[perf][23]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][23]' (FDRE) to 'syncrregs.r_reg[perf][24]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][24]' (FDRE) to 'syncrregs.r_reg[perf][25]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][25]' (FDRE) to 'syncrregs.r_reg[perf][26]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][26]' (FDRE) to 'syncrregs.r_reg[perf][27]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][27]' (FDRE) to 'syncrregs.r_reg[perf][28]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][28]' (FDRE) to 'syncrregs.r_reg[perf][29]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][29]' (FDRE) to 'syncrregs.r_reg[perf][30]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][30]' (FDRE) to 'syncrregs.r_reg[perf][31]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][31]' (FDRE) to 'syncrregs.r_reg[perf][32]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][32]' (FDRE) to 'syncrregs.r_reg[perf][33]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][33]' (FDRE) to 'syncrregs.r_reg[perf][34]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][34]' (FDRE) to 'syncrregs.r_reg[perf][35]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][35]' (FDRE) to 'syncrregs.r_reg[perf][36]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][36]' (FDRE) to 'syncrregs.r_reg[perf][37]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][37]' (FDRE) to 'syncrregs.r_reg[perf][38]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][38]' (FDRE) to 'syncrregs.r_reg[perf][39]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][39]' (FDRE) to 'syncrregs.r_reg[perf][40]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][40]' (FDRE) to 'syncrregs.r_reg[perf][41]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][41]' (FDRE) to 'syncrregs.r_reg[perf][42]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][42]' (FDRE) to 'syncrregs.r_reg[perf][43]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][43]' (FDRE) to 'syncrregs.r_reg[perf][44]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][44]' (FDRE) to 'syncrregs.r_reg[perf][45]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][45]' (FDRE) to 'syncrregs.r_reg[perf][46]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][46]' (FDRE) to 'syncrregs.r_reg[perf][47]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][47]' (FDRE) to 'syncrregs.r_reg[perf][48]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][48]' (FDRE) to 'syncrregs.r_reg[perf][49]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][49]' (FDRE) to 'syncrregs.r_reg[perf][50]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][50]' (FDRE) to 'syncrregs.r_reg[perf][51]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][51]' (FDRE) to 'syncrregs.r_reg[perf][52]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][52]' (FDRE) to 'syncrregs.r_reg[perf][53]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][53]' (FDRE) to 'syncrregs.r_reg[perf][54]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][54]' (FDRE) to 'syncrregs.r_reg[perf][55]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][55]' (FDRE) to 'syncrregs.r_reg[perf][56]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][56]' (FDRE) to 'syncrregs.r_reg[perf][57]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][57]' (FDRE) to 'syncrregs.r_reg[perf][58]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][58]' (FDRE) to 'syncrregs.r_reg[perf][59]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][59]' (FDRE) to 'syncrregs.r_reg[perf][60]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][60]' (FDRE) to 'syncrregs.r_reg[perf][61]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][61]' (FDRE) to 'syncrregs.r_reg[perf][62]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[perf][62]' (FDRE) to 'syncrregs.r_reg[perf][63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[perf][63] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[a][ctrl][tt][0][4]' (FDRE) to 'syncrregs.r_reg[a][ctrl][tt][0][0]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[a][ctrl][tt][0][5]' (FDRE) to 'syncrregs.r_reg[a][ctrl][tt][0][0]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[a][ctrl][tt][0][0]' (FDRE) to 'syncrregs.r_reg[a][ctrl][tt][0][1]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[a][ctrl][tt][0][2]' (FDRE) to 'syncrregs.r_reg[a][ctrl][tt][0][1]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[a][ctrl][tt][0][1]' (FDRE) to 'syncrregs.r_reg[a][ctrl][tt][0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[a][ctrl][tt][0][3] )
INFO: [Synth 8-3886] merging instance 'syncrregs.dsugen.dsur_reg[crdy][1]' (FDR) to 'syncrregs.r_reg[w][tdata][126]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[a][use_logicshift] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[a][call_op][0] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[a][ctrl][rd][0][8]' (FDRE) to 'syncrregs.r_reg[a][ctrl][rd][1][8]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[w][tdata][126]' (FDR) to 'syncrregs.r_reg[w][tdata][318]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[w][tdata][318] )
INFO: [Synth 8-3886] merging instance 'ur_reg[captcmd][1]' (FDRE) to 'ur_reg[captcmd][2]'
INFO: [Synth 8-3886] merging instance 'ur_reg[captcmd][2]' (FDRE) to 'ur_reg[captcmd][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ur_reg[captcmd][0] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[w][waddr][1][7]' (FDRE) to 'syncrregs.r_reg[w][waddr][0][7]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[w][waddr][1][8]' (FDRE) to 'syncrregs.r_reg[w][waddr][0][7]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[w][waddr][1][9]' (FDRE) to 'syncrregs.r_reg[w][waddr][0][7]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[w][waddr][0][7]' (FDRE) to 'syncrregs.r_reg[w][waddr][0][8]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[w][waddr][0][8]' (FDRE) to 'syncrregs.r_reg[w][waddr][0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[w][waddr][0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[d][hold_only_pcreg] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[x][ldfwd][0][0]' (FDRE) to 'syncrregs.r_reg[x][ldfwd][0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\syncrregs.r_reg[x][ldfwd][0][1] )
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[a][ctrl][rd][1][8]' (FDRE) to 'syncrregs.r_reg[a][rs3][8]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[e][ctrl][rd][1][8]' (FDRE) to 'syncrregs.r_reg[e][ctrl][rd][0][8]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[e][ctrl][rd][0][8]' (FDRE) to 'syncrregs.r_reg[e][rs3][8]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[m][ctrl][rd][1][8]' (FDRE) to 'syncrregs.r_reg[m][ctrl][rd][0][8]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[x][ctrl][rd][1][8]' (FDRE) to 'syncrregs.r_reg[x][ctrl][rd][0][8]'
INFO: [Synth 8-3886] merging instance 'syncrregs.r_reg[w][rd][1][8]' (FDRE) to 'syncrregs.r_reg[w][rd][0][8]'
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmuerr][ebe][7] )
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][0]' (FD) to 'srstregs.r_reg[i1pc][0]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][32]' (FD) to 'srstregs.r_reg[i1pc][0]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][64]' (FD) to 'srstregs.r_reg[i1pc][0]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][96]' (FD) to 'srstregs.r_reg[i1pc][0]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][1]' (FD) to 'srstregs.r_reg[i1pc][1]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][33]' (FD) to 'srstregs.r_reg[i1pc][1]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][65]' (FD) to 'srstregs.r_reg[i1pc][1]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][97]' (FD) to 'srstregs.r_reg[i1pc][1]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][2]' (FD) to 'srstregs.r_reg[i1pc][2]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][34]' (FD) to 'srstregs.r_reg[i1pc][2]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][66]' (FD) to 'srstregs.r_reg[i1pc][2]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][98]' (FD) to 'srstregs.r_reg[i1pc][2]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][5]' (FD) to 'srstregs.r_reg[i1pc][5]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][37]' (FD) to 'srstregs.r_reg[i1pc][5]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][69]' (FD) to 'srstregs.r_reg[i1pc][5]'
INFO: [Synth 8-3886] merging instance 'srstregs.r_reg[i1pc_repl][101]' (FD) to 'srstregs.r_reg[i1pc][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[tcmdata][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[mmfsr][ebe][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\srstregs.r_reg[ahb_hsize][2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "v[fpc_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[c2c_mosi][addr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[iudiag_mosi][addr]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[31] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[30] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[29] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[28] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[27] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[26] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[25] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[24] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[23] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[22] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[21] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[20] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[19] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[18] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[17] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[16] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[15] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[14] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[13] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[12] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[11] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[10] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[9] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[8] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[7] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[6] driven by constant 0
WARNING: [Synth 8-3917] design cctrl5__GB3 has port perf[5] driven by constant 0
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[muli2][15:0]' into 'srstregs.r_reg[muli2][15:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd:1811]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[mulo][31:0]' into 'srstregs.r_reg[mulo][31:0]' [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd:1811]
INFO: [Synth 8-5546] ROM "v[nalimsp]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[naeven]" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP srstregs.r_reg[mulo], operation Mode is: (A*B2)'.
DSP Report: register srstregs.r_reg[muli2] is absorbed into DSP srstregs.r_reg[mulo].
DSP Report: register srstregs.r_reg[mulo] is absorbed into DSP srstregs.r_reg[mulo].
DSP Report: operator srstregs.r_reg[mulo]0 is absorbed into DSP srstregs.r_reg[mulo].
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A*B2)'.
DSP Report: register srstregs.r_reg[muli2] is absorbed into DSP p_0_out.
DSP Report: register srstregs.r_reg[mulo] is absorbed into DSP p_0_out.
DSP Report: operator srstregs.r_reg[mulo]0 is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:108]
DSP Report: Generating DSP mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
WARNING: [Synth 8-3917] design cpucore5__GC0 has port mulo[icc][1] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port mulo[icc][0] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port divo[icc][0] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][31] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][30] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][29] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][28] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][27] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][26] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][25] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][24] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][23] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][22] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][0][21] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][31] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][30] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][29] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][28] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][27] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][26] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][25] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][24] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][23] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][22] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][1][21] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][31] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][30] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][29] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][28] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][27] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][26] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][25] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][24] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][23] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][22] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][2][21] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][31] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][30] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][29] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][28] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][27] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][26] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][25] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][24] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][23] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][22] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itagdout][3][21] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][63] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][62] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][61] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][60] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][59] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][58] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][57] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][56] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][55] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][54] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][53] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][52] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][51] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][50] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][49] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][48] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][47] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][46] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][45] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][44] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][43] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][42] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][41] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][40] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][39] driven by constant 0
WARNING: [Synth 8-3917] design cpucore5__GC0 has port cramo[itcmdout][38] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmem1/dtagconf0.dtagloop[3].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmem1/dtagconf0.dtagloop[2].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmem1/dtagconf0.dtagloop[1].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmem1/dtagconf0.dtagloop[0].dtagcmem/rwcol0/r1_reg[wren] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul0/syncrregs.rm_reg[state][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul0/syncrregs.rm_reg[ready] )
INFO: [Synth 8-5544] ROM "p_3_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[tr][s1hmaster][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[sess][0][dbuf][160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[sess][0][dbuf][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[sess][0][dbuf][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[dsu][ctlmat][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[sess][0][dbuf][161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[sess][0][dbuf][129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dbgmod/\srstregs.r_reg[sess][0][dbuf][97] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 2946.812 ; gain = 1302.664 ; free physical = 681 ; free virtual = 43341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized5:    | RAM_reg    | 256 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized4: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized4: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+---------------------------------------------+-----------+----------------------+---------------+
|Module Name                             | RTL Object                                  | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------------+---------------------------------------------+-----------+----------------------+---------------+
|leon5mp__GC0                            | eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg | Implied   | 8 x 32               | RAM32M x 6    | 
|\mig_gen.gen_mig.ddrc/bridge/ahb2axibx  | wbuffer/inf.x0/rfd_reg                      | Implied   | 8 x 64               | RAM32M x 11   | 
+----------------------------------------+---------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nanofpu       | (A*B2)'        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|nanofpu       | C+(A*B2)'      | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|cpucore5__GC0 | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpucore5__GC0 | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|cpucore5__GC0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpucore5__GC0 | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance iu0i_5/bht0/phtablei_1/phtable/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_0/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_0/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_1/cmem1/itagloop[1].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_1/cmem1/itagloop[1].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_2/cmem1/itagloop[2].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_2/cmem1/itagloop[2].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_3/cmem1/itagloop[3].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_3/cmem1/itagloop[3].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_4/cmem1/idataloop[0].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_4/cmem1/idataloop[0].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_5/cmem1/idataloop[0].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_5/cmem1/idataloop[0].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_6/cmem1/idataloop[1].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_6/cmem1/idataloop[1].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_7/cmem1/idataloop[1].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_7/cmem1/idataloop[1].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_8/cmem1/idataloop[2].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_8/cmem1/idataloop[2].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_9/cmem1/idataloop[2].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_9/cmem1/idataloop[2].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_10/cmem1/idataloop[3].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_10/cmem1/idataloop[3].idatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_11/cmem1/idataloop[3].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_11/cmem1/idataloop[3].idatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_12/cmem1/dtagconf0.dtagloop[0].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_13/cmem1/dtagconf0.dtagloop[0].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_13/cmem1/dtagconf0.dtagloop[0].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_14/cmem1/dtagconf0.dtagloop[1].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_15/cmem1/dtagconf0.dtagloop[1].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_15/cmem1/dtagconf0.dtagloop[1].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_16/cmem1/dtagconf0.dtagloop[2].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_17/cmem1/dtagconf0.dtagloop[2].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_17/cmem1/dtagconf0.dtagloop[2].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_18/cmem1/dtagconf0.dtagloop[3].dtagcmem/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_19/cmem1/dtagconf0.dtagloop[3].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_19/cmem1/dtagconf0.dtagloop[3].dtagsmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_20/cmem1/ddnobw.ddataloop[0].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_20/cmem1/ddnobw.ddataloop[0].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_21/cmem1/ddnobw.ddataloop[0].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_21/cmem1/ddnobw.ddataloop[0].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_22/cmem1/ddnobw.ddataloop[1].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_22/cmem1/ddnobw.ddataloop[1].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_23/cmem1/ddnobw.ddataloop[1].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_23/cmem1/ddnobw.ddataloop[1].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_24/cmem1/ddnobw.ddataloop[2].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_24/cmem1/ddnobw.ddataloop[2].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_25/cmem1/ddnobw.ddataloop[2].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_25/cmem1/ddnobw.ddataloop[2].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_26/cmem1/ddnobw.ddataloop[3].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_26/cmem1/ddnobw.ddataloop[3].ddatamemh/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_27/cmem1/ddnobw.ddataloop[3].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/i_27/cmem1/ddnobw.ddataloop[3].ddatameml/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x00i_0/x00/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x01i_3/x01/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x02i_5/x02/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x03i_7/x03/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x10i_9/x10/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x11i_11/x11/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x12i_13/x12/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x13i_15/x13/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x20i_17/x20/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x21i_19/x21/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x22i_21/x22/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x23i_23/x23/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x30i_25/x30/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x31i_27/x31/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x32i_29/x32/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/ramrf.iurf0/x33i_31/x33/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_0/tb0.atmem0/mem64.ram0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_0/tb0.atmem0/mem64.ram0/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_1/itb0.mcpu[0].itmem0/meml0[0].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_1/itb0.mcpu[0].itmem0/meml0[0].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_1/itb0.mcpu[0].itmem0/meml0[0].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_1/itb0.mcpu[0].itmem0/meml0[0].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_2/itb0.mcpu[0].itmem0/meml0[1].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_2/itb0.mcpu[0].itmem0/meml0[1].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_2/itb0.mcpu[0].itmem0/meml0[1].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_2/itb0.mcpu[0].itmem0/meml0[1].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_3/itb0.mcpu[0].itmem0/meml0[2].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_3/itb0.mcpu[0].itmem0/meml0[2].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_3/itb0.mcpu[0].itmem0/meml0[2].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_3/itb0.mcpu[0].itmem0/meml0[2].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_4/itb0.mcpu[0].itmem0/meml1[0].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_4/itb0.mcpu[0].itmem0/meml1[0].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_4/itb0.mcpu[0].itmem0/meml1[0].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_4/itb0.mcpu[0].itmem0/meml1[0].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_5/itb0.mcpu[0].itmem0/meml1[1].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_5/itb0.mcpu[0].itmem0/meml1[1].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_5/itb0.mcpu[0].itmem0/meml1[1].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_5/itb0.mcpu[0].itmem0/meml1[1].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_6/itb0.mcpu[0].itmem0/meml1[2].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_6/itb0.mcpu[0].itmem0/meml1[2].ram0/xk7.xk7_s/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_6/itb0.mcpu[0].itmem0/meml1[2].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance l5sysi_17/dbgmod/i_6/itb0.mcpu[0].itmem0/meml1[2].ram0/xk7.xk7_s/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_0/eth0.e1/m100.u0/nft.tx_fifo0/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_1/eth0.e1/m100.u0/edclramnft.r0/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/m100.u0i_2/eth0.e1/m100.u0/edclramnft.r1/xk7_2p.xk7_2p/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |iu5__GB0       |           1|     29905|
|2     |iu5__GB1       |           1|      7814|
|3     |iu5__GB2       |           1|      9986|
|4     |iu5__GB3       |           1|      9689|
|5     |iu5__GB4       |           1|     30096|
|6     |cctrl5__GB0    |           1|     27049|
|7     |cctrl5__GB1    |           1|      7080|
|8     |cctrl5__GB2    |           1|      5350|
|9     |cctrl5__GB3    |           1|      5211|
|10    |cctrl5__GB4    |           1|      6057|
|11    |cctrl5__GB5    |           1|      4491|
|12    |nanofpu__GB0   |           1|     13901|
|13    |nanofpu__GB1   |           1|      2666|
|14    |nanofpu__GB2   |           1|      1202|
|15    |nanofpu__GB3   |           1|      4136|
|16    |cpucore5__GC0  |           1|      7981|
|17    |leon5sys__GCB0 |           1|     15230|
|18    |leon5sys__GCB1 |           1|      5623|
|19    |leon5mp__GC0   |           1|     12721|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mig_gen.gen_mig.ddrc/MCB_inst/ui_clk' to pin 'mig_gen.gen_mig.ddrc/MCB_inst/bbstub_ui_clk/O'
WARNING: [Synth 8-565] redefining clock 'clk200p'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:05 ; elapsed = 00:03:14 . Memory (MB): peak = 2946.812 ; gain = 1302.664 ; free physical = 518 ; free virtual = 43258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-5350.0/oG. 78.0ps)
info: optimization accepted worst group hill climbing move (-5345.0/oG.CP 155.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:55 ; elapsed = 00:07:10 . Memory (MB): peak = 3047.797 ; gain = 1403.648 ; free physical = 506 ; free virtual = 43020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram:                    | RAM_reg    | 128 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p__parameterized2: | RAM_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized3:    | RAM_reg    | 128 x 20(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized1:    | RAM_reg    | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram__parameterized5:    | RAM_reg    | 256 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram__parameterized7:    | RAM_reg    | 128 x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|kintex7_syncram_2p:                 | RAM_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized4: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|kintex7_syncram_2p__parameterized4: | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------+---------------------------------------------+-----------+----------------------+---------------+
|Module Name                             | RTL Object                                  | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------------+---------------------------------------------+-----------+----------------------+---------------+
|leon5mp__GC0                            | eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg | Implied   | 8 x 32               | RAM32M x 6    | 
|\mig_gen.gen_mig.ddrc/bridge/ahb2axibx  | wbuffer/inf.x0/rfd_reg                      | Implied   | 8 x 64               | RAM32M x 11   | 
+----------------------------------------+---------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cctrl5__GB0    |           1|     22620|
|2     |cctrl5__GB1    |           1|      6862|
|3     |cctrl5__GB4    |           1|      6057|
|4     |cctrl5__GB5    |           1|      4491|
|5     |nanofpu__GB0   |           1|     13901|
|6     |nanofpu__GB1   |           1|      2661|
|7     |nanofpu__GB2   |           1|      1200|
|8     |nanofpu__GB3   |           1|      4136|
|9     |cpucore5__GC0  |           1|      7969|
|10    |leon5sys__GCB0 |           1|      8763|
|11    |leon5sys__GCB1 |           1|      4138|
|12    |leon5mp__GC0   |           1|     12363|
|13    |leon5mp_GT2    |           1|      9265|
|14    |leon5mp_GT0    |           1|     30068|
|15    |leon5mp_GT1    |           1|     51174|
|16    |leon5mp_GT2__2 |           1|      4239|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cpuloop[0].nocgcpu.corei_16/cmem1/itagloop[0].itagmem/xk7.xk7_s/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:15 ; elapsed = 00:07:33 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 761 ; free virtual = 42193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cctrl5__GB0    |           1|      9658|
|2     |cctrl5__GB1    |           1|      3404|
|3     |cctrl5__GB4    |           1|      2534|
|4     |cctrl5__GB5    |           1|      2079|
|5     |nanofpu__GB0   |           1|      5927|
|6     |nanofpu__GB1   |           1|       943|
|7     |nanofpu__GB2   |           1|       397|
|8     |nanofpu__GB3   |           1|      1475|
|9     |cpucore5__GC0  |           1|      3449|
|10    |leon5sys__GCB0 |           1|      4314|
|11    |leon5sys__GCB1 |           1|      1777|
|12    |leon5mp__GC0   |           1|      5810|
|13    |leon5mp_GT2    |           1|      4243|
|14    |leon5mp_GT0    |           1|      4702|
|15    |leon5mp_GT1    |           1|     16962|
|16    |leon5mp_GT2__2 |           1|      4290|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg is being inverted and renamed to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv.
INFO: [Synth 8-5365] Flop eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg is being inverted and renamed to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:23 ; elapsed = 00:07:42 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 714 ; free virtual = 42204
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:24 ; elapsed = 00:07:42 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 714 ; free virtual = 42205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:30 ; elapsed = 00:07:49 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 708 ; free virtual = 42200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:30 ; elapsed = 00:07:49 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 708 ; free virtual = 42200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:32 ; elapsed = 00:07:51 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 708 ; free virtual = 42200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:32 ; elapsed = 00:07:51 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 708 ; free virtual = 42200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|leon5mp     | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[regflpipe][0][addr][6] | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mig           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |mig            |     1|
|2     |BSCANE2        |     2|
|3     |BUFG           |    10|
|4     |CARRY4         |   680|
|5     |DSP48E1_2      |     2|
|6     |DSP48E1_3      |     2|
|7     |DSP48E1_4      |     1|
|8     |DSP48E1_5      |     1|
|9     |IDDR           |     5|
|10    |IDELAYCTRL     |     1|
|11    |IODELAYE1      |     5|
|12    |LUT1           |   490|
|13    |LUT2           |  2492|
|14    |LUT3           |  5098|
|15    |LUT4           |  4349|
|16    |LUT5           |  9751|
|17    |LUT6           | 26507|
|18    |MUXF7          |  1891|
|19    |MUXF8          |   456|
|20    |ODDR           |     6|
|21    |PLLE2_ADV      |     1|
|22    |PLLE2_ADV_1    |     1|
|23    |RAM32M         |    17|
|24    |RAMB16_S36_S36 |     2|
|25    |RAMB18E1       |    21|
|26    |RAMB18E1_1     |    37|
|27    |RAMB18E1_2     |     2|
|28    |RAMB18E1_3     |     1|
|29    |SRL16E         |     7|
|30    |FDCE           |    62|
|31    |FDPE           |     4|
|32    |FDRE           | 19479|
|33    |FDSE           |   238|
|34    |IBUF           |    11|
|35    |IOBUF          |     1|
|36    |OBUF           |    13|
|37    |OBUFT          |     3|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------------+------+
|      |Instance                                 |Module                                 |Cells |
+------+-----------------------------------------+---------------------------------------+------+
|1     |top                                      |                                       | 71781|
|2     |  \ahbjtaggen0.ahbjtag0                  |ahbjtag                                |   310|
|3     |    ahbmst0                              |ahbmst__parameterized1                 |     5|
|4     |    \gtckbuf.tckbuf                      |techbuf                                |     1|
|5     |      \xil.xil0                          |clkbuf_xilinx                          |     1|
|6     |    \gupdff.updff                        |grdff_184                              |     1|
|7     |    \newcom.jtagcom0                     |jtagcom2                               |   289|
|8     |    tap0                                 |tap                                    |    14|
|9     |      \kc7v.u0                           |kintex7_tap                            |    14|
|10    |  \dcomgen.dcom0                         |ahbuart                                |   476|
|11    |    ahbmst0                              |ahbmst                                 |     4|
|12    |    dcom0                                |dcom                                   |   180|
|13    |    dcom_uart0                           |dcom_uart                              |   292|
|14    |  dsuact_pad                             |outpad                                 |     1|
|15    |    \xcv.x0                              |unisim_outpad_183                      |     1|
|16    |  dsui_break_pad                         |inpad                                  |     1|
|17    |    \xcv.x0                              |unisim_inpad_182                       |     1|
|18    |  dsurx_pad                              |inpad_0                                |     2|
|19    |    \xcv.x0                              |unisim_inpad_181                       |     2|
|20    |  dsutx_pad                              |outpad_1                               |     1|
|21    |    \xcv.x0                              |unisim_outpad_180                      |     1|
|22    |  \eth0.e1                               |grethm_mb                              |  3461|
|23    |    \m100.u0                             |greth_mb                               |  3461|
|24    |      \edclramnft.r0                     |syncram_2p__parameterized10            |    24|
|25    |        \xk7_2p.xk7_2p                   |kintex7_syncram_2p__parameterized4_179 |    24|
|26    |      \edclramnft.r1                     |syncram_2p__parameterized10_175        |    16|
|27    |        \xk7_2p.xk7_2p                   |kintex7_syncram_2p__parameterized4     |    16|
|28    |      ethc0                              |grethc                                 |  3333|
|29    |        ahb0                             |eth_ahb_mst                            |   217|
|30    |        \edclmst.ahb1                    |eth_edcl_ahb_mst                       |    50|
|31    |        \rx_rmii0.rx0                    |greth_rx                               |   577|
|32    |          rx_rst                         |eth_rstgen_178                         |     8|
|33    |        \tx_rmii0.tx0                    |greth_tx                               |   383|
|34    |          tx_rst                         |eth_rstgen                             |     8|
|35    |      \nft.rx_fifo0                      |syncram_2p__parameterized8             |    38|
|36    |        \inf.x0                          |generic_syncram_2p__parameterized1     |    38|
|37    |      \nft.tx_fifo0                      |syncram_2p_176                         |     1|
|38    |        \xk7_2p.xk7_2p                   |kintex7_syncram_2p_177                 |     1|
|39    |  \eth0.egtxc_pad                        |outpad__parameterized2                 |     1|
|40    |    \xcv.x0                              |unisim_outpad__parameterized1_174      |     1|
|41    |  \eth0.eint_pad                         |inpad_2                                |     1|
|42    |    \xcv.x0                              |unisim_inpad_173                       |     1|
|43    |  \eth0.emdc_pad                         |outpad_3                               |     1|
|44    |    \xcv.x0                              |unisim_outpad_172                      |     1|
|45    |  \eth0.emdio_pad                        |iopad                                  |     1|
|46    |    \xcv.x0                              |unisim_iopad                           |     1|
|47    |  \eth0.erst_pad                         |outpad_4                               |     1|
|48    |    \xcv.x0                              |unisim_outpad_171                      |     1|
|49    |  \eth0.erxc_pad                         |inpad_5                                |     1|
|50    |    \xcv.x0                              |unisim_inpad_170                       |     1|
|51    |  \eth0.erxd_pad                         |inpadv                                 |     4|
|52    |    \v[0].x0                             |inpad_162                              |     1|
|53    |      \xcv.x0                            |unisim_inpad_169                       |     1|
|54    |    \v[1].x0                             |inpad_163                              |     1|
|55    |      \xcv.x0                            |unisim_inpad_168                       |     1|
|56    |    \v[2].x0                             |inpad_164                              |     1|
|57    |      \xcv.x0                            |unisim_inpad_167                       |     1|
|58    |    \v[3].x0                             |inpad_165                              |     1|
|59    |      \xcv.x0                            |unisim_inpad_166                       |     1|
|60    |  \eth0.erxdv_pad                        |inpad_6                                |     1|
|61    |    \xcv.x0                              |unisim_inpad_161                       |     1|
|62    |  \eth0.etxd_pad                         |outpadv                                |     4|
|63    |    \v[0].x0                             |outpad__parameterized2_153             |     1|
|64    |      \xcv.x0                            |unisim_outpad__parameterized1_160      |     1|
|65    |    \v[1].x0                             |outpad__parameterized2_154             |     1|
|66    |      \xcv.x0                            |unisim_outpad__parameterized1_159      |     1|
|67    |    \v[2].x0                             |outpad__parameterized2_155             |     1|
|68    |      \xcv.x0                            |unisim_outpad__parameterized1_158      |     1|
|69    |    \v[3].x0                             |outpad__parameterized2_156             |     1|
|70    |      \xcv.x0                            |unisim_outpad__parameterized1_157      |     1|
|71    |  \eth0.etxen_pad                        |outpad__parameterized2_7               |     1|
|72    |    \xcv.x0                              |unisim_outpad__parameterized1          |     1|
|73    |  \eth0.rgmii0                           |rgmii_kc705                            |   126|
|74    |    \no10support.clkmux25o               |clkmux                                 |     5|
|75    |    rgmii_tx_clk                         |ddr_oreg                               |     1|
|76    |      \xil.xil0                          |unisim_oddr_reg_152                    |     1|
|77    |    rgmii_tx_ctl                         |ddr_oreg_112                           |     1|
|78    |      \xil.xil0                          |unisim_oddr_reg_151                    |     1|
|79    |    \rgmii_txd[0].ddr_oreg0              |ddr_oreg_113                           |     1|
|80    |      \xil.xil0                          |unisim_oddr_reg_150                    |     1|
|81    |    \rgmii_txd[1].ddr_oreg0              |ddr_oreg_114                           |     1|
|82    |      \xil.xil0                          |unisim_oddr_reg_149                    |     1|
|83    |    \rgmii_txd[2].ddr_oreg0              |ddr_oreg_115                           |     1|
|84    |      \xil.xil0                          |unisim_oddr_reg_148                    |     1|
|85    |    \rgmii_txd[3].ddr_oreg0              |ddr_oreg_116                           |     1|
|86    |      \xil.xil0                          |unisim_oddr_reg                        |     1|
|87    |    \syncreg_status[0].syncreg3          |syncreg                                |     2|
|88    |      \sync0.syncreg.syncregs[1].dff     |grdff_146                              |     1|
|89    |      \sync0.syncreg.syncregs[2].dff     |grdff_147                              |     1|
|90    |    \syncreg_status[10].syncreg3         |syncreg_117                            |     3|
|91    |      \sync0.syncreg.syncregs[1].dff     |grdff_144                              |     1|
|92    |      \sync0.syncreg.syncregs[2].dff     |grdff_145                              |     1|
|93    |    \syncreg_status[1].syncreg3          |syncreg_118                            |     2|
|94    |      \sync0.syncreg.syncregs[1].dff     |grdff_142                              |     1|
|95    |      \sync0.syncreg.syncregs[2].dff     |grdff_143                              |     1|
|96    |    \syncreg_status[2].syncreg3          |syncreg_119                            |     2|
|97    |      \sync0.syncreg.syncregs[1].dff     |grdff_140                              |     1|
|98    |      \sync0.syncreg.syncregs[2].dff     |grdff_141                              |     1|
|99    |    \syncreg_status[3].syncreg3          |syncreg_120                            |     2|
|100   |      \sync0.syncreg.syncregs[1].dff     |grdff_138                              |     1|
|101   |      \sync0.syncreg.syncregs[2].dff     |grdff_139                              |     1|
|102   |    \syncreg_status[4].syncreg3          |syncreg_121                            |     3|
|103   |      \sync0.syncreg.syncregs[1].dff     |grdff_136                              |     1|
|104   |      \sync0.syncreg.syncregs[2].dff     |grdff_137                              |     1|
|105   |    \syncreg_status[5].syncreg3          |syncreg_122                            |     3|
|106   |      \sync0.syncreg.syncregs[1].dff     |grdff_134                              |     1|
|107   |      \sync0.syncreg.syncregs[2].dff     |grdff_135                              |     1|
|108   |    \syncreg_status[6].syncreg3          |syncreg_123                            |     3|
|109   |      \sync0.syncreg.syncregs[1].dff     |grdff_132                              |     1|
|110   |      \sync0.syncreg.syncregs[2].dff     |grdff_133                              |     1|
|111   |    \syncreg_status[7].syncreg3          |syncreg_124                            |     3|
|112   |      \sync0.syncreg.syncregs[1].dff     |grdff_130                              |     1|
|113   |      \sync0.syncreg.syncregs[2].dff     |grdff_131                              |     1|
|114   |    \syncreg_status[8].syncreg3          |syncreg_125                            |     2|
|115   |      \sync0.syncreg.syncregs[1].dff     |grdff_128                              |     1|
|116   |      \sync0.syncreg.syncregs[2].dff     |grdff_129                              |     1|
|117   |    \syncreg_status[9].syncreg3          |syncreg_126                            |     3|
|118   |      \sync0.syncreg.syncregs[1].dff     |grdff                                  |     1|
|119   |      \sync0.syncreg.syncregs[2].dff     |grdff_127                              |     1|
|120   |  \eth0.rst1                             |rstgen                                 |    15|
|121   |  l5sys                                  |leon5sys                               | 66099|
|122   |    ac0                                  |ahbctrl                                |   454|
|123   |    ap0                                  |apbctrl                                |   708|
|124   |      apbx                               |apbctrlx                               |   706|
|125   |    \cpuloop[0].nocgcpu.core             |cpucore5                               | 59657|
|126   |      cc0                                |cctrl5                                 | 21891|
|127   |      cmem1                              |cachemem5                              |   603|
|128   |        \ddnobw.ddataloop[0].ddatamemh   |syncram__parameterized2                |     1|
|129   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_111    |     1|
|130   |        \ddnobw.ddataloop[0].ddatameml   |syncram__parameterized2_61             |     1|
|131   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_110    |     1|
|132   |        \ddnobw.ddataloop[1].ddatamemh   |syncram__parameterized2_62             |     4|
|133   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_109    |     4|
|134   |        \ddnobw.ddataloop[1].ddatameml   |syncram__parameterized2_63             |    53|
|135   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_108    |    53|
|136   |        \ddnobw.ddataloop[2].ddatamemh   |syncram__parameterized2_64             |    11|
|137   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_107    |    11|
|138   |        \ddnobw.ddataloop[2].ddatameml   |syncram__parameterized2_65             |    48|
|139   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_106    |    48|
|140   |        \ddnobw.ddataloop[3].ddatamemh   |syncram__parameterized2_66             |     2|
|141   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_105    |     2|
|142   |        \ddnobw.ddataloop[3].ddatameml   |syncram__parameterized2_67             |    53|
|143   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_104    |    53|
|144   |        \dtagconf0.dtagloop[0].dtagcmem  |syncram_2p__parameterized3             |    80|
|145   |          rwcol0                         |memrwcol__parameterized3_102           |    79|
|146   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p__parameterized2_103 |     1|
|147   |        \dtagconf0.dtagloop[0].dtagsmem  |syncram__parameterized4                |     9|
|148   |          \xk7.xk7_s                     |kintex7_syncram__parameterized3_101    |     9|
|149   |        \dtagconf0.dtagloop[1].dtagcmem  |syncram_2p__parameterized3_68          |    64|
|150   |          rwcol0                         |memrwcol__parameterized3_99            |    63|
|151   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p__parameterized2_100 |     1|
|152   |        \dtagconf0.dtagloop[1].dtagsmem  |syncram__parameterized4_69             |     9|
|153   |          \xk7.xk7_s                     |kintex7_syncram__parameterized3_98     |     9|
|154   |        \dtagconf0.dtagloop[2].dtagcmem  |syncram_2p__parameterized3_70          |    62|
|155   |          rwcol0                         |memrwcol__parameterized3_96            |    61|
|156   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p__parameterized2_97  |     1|
|157   |        \dtagconf0.dtagloop[2].dtagsmem  |syncram__parameterized4_71             |    29|
|158   |          \xk7.xk7_s                     |kintex7_syncram__parameterized3_95     |    29|
|159   |        \dtagconf0.dtagloop[3].dtagcmem  |syncram_2p__parameterized3_72          |    62|
|160   |          rwcol0                         |memrwcol__parameterized3               |    61|
|161   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p__parameterized2     |     1|
|162   |        \dtagconf0.dtagloop[3].dtagsmem  |syncram__parameterized4_73             |     9|
|163   |          \xk7.xk7_s                     |kintex7_syncram__parameterized3        |     9|
|164   |        \idataloop[0].idatamemh          |syncram__parameterized2_74             |    12|
|165   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_94     |    12|
|166   |        \idataloop[0].idatameml          |syncram__parameterized2_75             |     7|
|167   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_93     |     7|
|168   |        \idataloop[1].idatamemh          |syncram__parameterized2_76             |    21|
|169   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_92     |    21|
|170   |        \idataloop[1].idatameml          |syncram__parameterized2_77             |     2|
|171   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_91     |     2|
|172   |        \idataloop[2].idatamemh          |syncram__parameterized2_78             |    15|
|173   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_90     |    15|
|174   |        \idataloop[2].idatameml          |syncram__parameterized2_79             |     3|
|175   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_89     |     3|
|176   |        \idataloop[3].idatamemh          |syncram__parameterized2_80             |    18|
|177   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1_88     |    18|
|178   |        \idataloop[3].idatameml          |syncram__parameterized2_81             |     2|
|179   |          \xk7.xk7_s                     |kintex7_syncram__parameterized1        |     2|
|180   |        \itagloop[0].itagmem             |syncram                                |    15|
|181   |          \xk7.xk7_s                     |kintex7_syncram_87                     |    15|
|182   |        \itagloop[1].itagmem             |syncram_82                             |     8|
|183   |          \xk7.xk7_s                     |kintex7_syncram_86                     |     8|
|184   |        \itagloop[2].itagmem             |syncram_83                             |     1|
|185   |          \xk7.xk7_s                     |kintex7_syncram_85                     |     1|
|186   |        \itagloop[3].itagmem             |syncram_84                             |     2|
|187   |          \xk7.xk7_s                     |kintex7_syncram                        |     2|
|188   |      div0                               |div32                                  |   338|
|189   |      iu0                                |iu5                                    | 26424|
|190   |        bht0                             |bht_pap                                |  4796|
|191   |          phtable                        |syncram_2p                             |   250|
|192   |            \xk7_2p.xk7_2p               |kintex7_syncram_2p_60                  |   250|
|193   |        btb0                             |btb                                    |  3444|
|194   |      mul0                               |mul32                                  |   136|
|195   |        \xm3232.m3232                    |techmult                               |   136|
|196   |          \pipe2.arch0.dwm               |gen_mult_pipe                          |   135|
|197   |      \nfpugen.nfpu0                     |nanofpu                                |  8642|
|198   |      \ramrf.iurf0                       |regfile5_ram                           |  1623|
|199   |        x00                              |syncram_2p__parameterized1             |     1|
|200   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_59                  |     1|
|201   |        x01                              |syncram_2p__parameterized1_30          |    35|
|202   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_58                  |    35|
|203   |        x02                              |syncram_2p__parameterized1_31          |     1|
|204   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_57                  |     1|
|205   |        x03                              |syncram_2p__parameterized1_32          |    55|
|206   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_56                  |    55|
|207   |        x10                              |syncram_2p__parameterized1_33          |     1|
|208   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_55                  |     1|
|209   |        x11                              |syncram_2p__parameterized1_34          |    84|
|210   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_54                  |    84|
|211   |        x12                              |syncram_2p__parameterized1_35          |     1|
|212   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_53                  |     1|
|213   |        x13                              |syncram_2p__parameterized1_36          |    65|
|214   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_52                  |    65|
|215   |        x20                              |syncram_2p__parameterized1_37          |     1|
|216   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_51                  |     1|
|217   |        x21                              |syncram_2p__parameterized1_38          |    33|
|218   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_50                  |    33|
|219   |        x22                              |syncram_2p__parameterized1_39          |     1|
|220   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_49                  |     1|
|221   |        x23                              |syncram_2p__parameterized1_40          |    33|
|222   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_48                  |    33|
|223   |        x30                              |syncram_2p__parameterized1_41          |     1|
|224   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_47                  |     1|
|225   |        x31                              |syncram_2p__parameterized1_42          |    33|
|226   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_46                  |    33|
|227   |        x32                              |syncram_2p__parameterized1_43          |     1|
|228   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p_45                  |     1|
|229   |        x33                              |syncram_2p__parameterized1_44          |    65|
|230   |          \xk7_2p.xk7_2p                 |kintex7_syncram_2p                     |    65|
|231   |    dbgmod                               |dbgmod5                                |  4158|
|232   |      \itb0.mcpu[0].itmem0               |itbufmem5                              |   166|
|233   |        \meml0[0].ram0                   |syncram__parameterized8                |    34|
|234   |          \xk7.xk7_s                     |kintex7_syncram__parameterized7_29     |    34|
|235   |        \meml0[1].ram0                   |syncram__parameterized8_20             |    34|
|236   |          \xk7.xk7_s                     |kintex7_syncram__parameterized7_28     |    34|
|237   |        \meml0[2].ram0                   |syncram__parameterized8_21             |    18|
|238   |          \xk7.xk7_s                     |kintex7_syncram__parameterized7_27     |    18|
|239   |        \meml1[0].ram0                   |syncram__parameterized8_22             |    34|
|240   |          \xk7.xk7_s                     |kintex7_syncram__parameterized7_26     |    34|
|241   |        \meml1[1].ram0                   |syncram__parameterized8_23             |     2|
|242   |          \xk7.xk7_s                     |kintex7_syncram__parameterized7_25     |     2|
|243   |        \meml1[2].ram0                   |syncram__parameterized8_24             |    44|
|244   |          \xk7.xk7_s                     |kintex7_syncram__parameterized7        |    44|
|245   |      \tb0.atmem0                        |tbufmem5                               |   305|
|246   |        \mem32[0].ram0                   |syncram64                              |   151|
|247   |          \nopar.s64.xc2v.x0             |unisim_syncram64_19                    |   151|
|248   |        \mem32[1].ram0                   |syncram64_18                           |    68|
|249   |          \nopar.s64.xc2v.x0             |unisim_syncram64                       |    68|
|250   |        \mem64.ram0                      |syncram__parameterized6                |    86|
|251   |          \xk7.xk7_s                     |kintex7_syncram__parameterized5        |    86|
|252   |    gpt0                                 |gptimer                                |   322|
|253   |    irqmp0                               |irqmp5                                 |   251|
|254   |    uart0                                |apbuart                                |   549|
|255   |  led1_pad                               |outpad_8                               |     1|
|256   |    \xcv.x0                              |unisim_outpad_17                       |     1|
|257   |  led2_pad                               |outpad_9                               |     1|
|258   |    \xcv.x0                              |unisim_outpad_16                       |     1|
|259   |  led3_pad                               |outpad_10                              |     1|
|260   |    \xcv.x0                              |unisim_outpad                          |     1|
|261   |  \mig_gen.gen_mig.clkgenmigref0         |clkgen                                 |     4|
|262   |    \xc7l.v                              |clkgen_virtex7                         |     4|
|263   |  \mig_gen.gen_mig.ddrc                  |ahb2axi_mig_7series                    |  1204|
|264   |    bridge                               |ahb2axi4b                              |  1071|
|265   |      ahb2axibx                          |ahb2axib                               |  1046|
|266   |        wbuffer                          |syncram_2p__parameterized5             |   207|
|267   |          \inf.x0                        |generic_syncram_2p                     |   207|
|268   |  reset_pad                              |inpad_11                               |     2|
|269   |    \xcv.x0                              |unisim_inpad_15                        |     2|
|270   |  rst0                                   |rstgen_12                              |    16|
|271   |  rst1                                   |rstgen_13                              |    16|
|272   |  sw4_pad                                |inpad_14                               |     1|
|273   |    \xcv.x0                              |unisim_inpad                           |     1|
+------+-----------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:32 ; elapsed = 00:07:51 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 708 ; free virtual = 42200
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 641 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:19 ; elapsed = 00:07:44 . Memory (MB): peak = 3059.723 ; gain = 1149.918 ; free physical = 4632 ; free virtual = 46125
Synthesis Optimization Complete : Time (s): cpu = 00:07:33 ; elapsed = 00:07:55 . Memory (MB): peak = 3059.723 ; gain = 1415.574 ; free physical = 4651 ; free virtual = 46127
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3103.824 ; gain = 0.000 ; free physical = 4609 ; free virtual = 46085
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IODELAYE1 => IDELAYE2: 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 17 instances
  RAMB16_S36_S36 => RAMB36E1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
912 Infos, 475 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:41 ; elapsed = 00:08:03 . Memory (MB): peak = 3103.824 ; gain = 1720.477 ; free physical = 4825 ; free virtual = 46301
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3103.824 ; gain = 0.000 ; free physical = 4826 ; free virtual = 46302
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-genesys2/vivado/leon5-genesys2/leon5-genesys2.runs/synth_1/leon5mp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3127.836 ; gain = 24.012 ; free physical = 4836 ; free virtual = 46321
INFO: [runtcl-4] Executing : report_utilization -file leon5mp_utilization_synth.rpt -pb leon5mp_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 12:12:37 2023...
