
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

00010db8 <.init>:
   10db8:	push	{r3, lr}
   10dbc:	bl	12240 <fputs@plt+0x1150>
   10dc0:	pop	{r3, pc}

Disassembly of section .plt:

00010dc4 <rb_sleep@plt-0x14>:
   10dc4:	push	{lr}		; (str lr, [sp, #-4]!)
   10dc8:	ldr	lr, [pc, #4]	; 10dd4 <rb_sleep@plt-0x4>
   10dcc:	add	lr, pc, lr
   10dd0:	ldr	pc, [lr, #8]!
   10dd4:	andeq	lr, r9, ip, lsr #4

00010dd8 <rb_sleep@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #647168	; 0x9e000
   10de0:	ldr	pc, [ip, #556]!	; 0x22c

00010de4 <strerror@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #647168	; 0x9e000
   10dec:	ldr	pc, [ip, #548]!	; 0x224

00010df0 <mkdir@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #647168	; 0x9e000
   10df8:	ldr	pc, [ip, #540]!	; 0x21c

00010dfc <geteuid@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #647168	; 0x9e000
   10e04:	ldr	pc, [ip, #532]!	; 0x214

00010e08 <abort@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #647168	; 0x9e000
   10e10:	ldr	pc, [ip, #524]!	; 0x20c

00010e14 <localtime@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #647168	; 0x9e000
   10e1c:	ldr	pc, [ip, #516]!	; 0x204

00010e20 <memcmp@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #647168	; 0x9e000
   10e28:	ldr	pc, [ip, #508]!	; 0x1fc

00010e2c <sysconf@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #647168	; 0x9e000
   10e34:	ldr	pc, [ip, #500]!	; 0x1f4

00010e38 <__libc_start_main@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #647168	; 0x9e000
   10e40:	ldr	pc, [ip, #492]!	; 0x1ec

00010e44 <mremap@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #647168	; 0x9e000
   10e4c:	ldr	pc, [ip, #484]!	; 0x1e4

00010e50 <__gmon_start__@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #647168	; 0x9e000
   10e58:	ldr	pc, [ip, #476]!	; 0x1dc

00010e5c <vsnprintf@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #647168	; 0x9e000
   10e64:	ldr	pc, [ip, #468]!	; 0x1d4

00010e68 <fclose@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #647168	; 0x9e000
   10e70:	ldr	pc, [ip, #460]!	; 0x1cc

00010e74 <fgets@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #647168	; 0x9e000
   10e7c:	ldr	pc, [ip, #452]!	; 0x1c4

00010e80 <getenv@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #647168	; 0x9e000
   10e88:	ldr	pc, [ip, #444]!	; 0x1bc

00010e8c <strchr@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #647168	; 0x9e000
   10e94:	ldr	pc, [ip, #436]!	; 0x1b4

00010e98 <fchown@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #647168	; 0x9e000
   10ea0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ea4 <calloc@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #647168	; 0x9e000
   10eac:	ldr	pc, [ip, #420]!	; 0x1a4

00010eb0 <fopen@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #647168	; 0x9e000
   10eb8:	ldr	pc, [ip, #412]!	; 0x19c

00010ebc <memset@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #647168	; 0x9e000
   10ec4:	ldr	pc, [ip, #404]!	; 0x194

00010ec8 <fsync@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #647168	; 0x9e000
   10ed0:	ldr	pc, [ip, #396]!	; 0x18c

00010ed4 <__fxstat64@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #647168	; 0x9e000
   10edc:	ldr	pc, [ip, #388]!	; 0x184

00010ee0 <rb_strlcpy@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #647168	; 0x9e000
   10ee8:	ldr	pc, [ip, #380]!	; 0x17c

00010eec <free@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #647168	; 0x9e000
   10ef4:	ldr	pc, [ip, #372]!	; 0x174

00010ef8 <read@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #647168	; 0x9e000
   10f00:	ldr	pc, [ip, #364]!	; 0x16c

00010f04 <write@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #647168	; 0x9e000
   10f0c:	ldr	pc, [ip, #356]!	; 0x164

00010f10 <access@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #647168	; 0x9e000
   10f18:	ldr	pc, [ip, #348]!	; 0x15c

00010f1c <gettimeofday@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #647168	; 0x9e000
   10f24:	ldr	pc, [ip, #340]!	; 0x154

00010f28 <fflush@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #647168	; 0x9e000
   10f30:	ldr	pc, [ip, #332]!	; 0x14c

00010f34 <strlen@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #647168	; 0x9e000
   10f3c:	ldr	pc, [ip, #324]!	; 0x144

00010f40 <unlink@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #647168	; 0x9e000
   10f48:	ldr	pc, [ip, #316]!	; 0x13c

00010f4c <getopt@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #647168	; 0x9e000
   10f54:	ldr	pc, [ip, #308]!	; 0x134

00010f58 <memcpy@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #647168	; 0x9e000
   10f60:	ldr	pc, [ip, #300]!	; 0x12c

00010f64 <strtol@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #647168	; 0x9e000
   10f6c:	ldr	pc, [ip, #292]!	; 0x124

00010f70 <open64@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #647168	; 0x9e000
   10f78:	ldr	pc, [ip, #284]!	; 0x11c

00010f7c <raise@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #647168	; 0x9e000
   10f84:	ldr	pc, [ip, #276]!	; 0x114

00010f88 <fcntl64@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #647168	; 0x9e000
   10f90:	ldr	pc, [ip, #268]!	; 0x10c

00010f94 <strstr@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #647168	; 0x9e000
   10f9c:	ldr	pc, [ip, #260]!	; 0x104

00010fa0 <close@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #647168	; 0x9e000
   10fa8:	ldr	pc, [ip, #252]!	; 0xfc

00010fac <fwrite@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #647168	; 0x9e000
   10fb4:	ldr	pc, [ip, #244]!	; 0xf4

00010fb8 <rb_outofmemory@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #647168	; 0x9e000
   10fc0:	ldr	pc, [ip, #236]!	; 0xec

00010fc4 <time@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #647168	; 0x9e000
   10fcc:	ldr	pc, [ip, #228]!	; 0xe4

00010fd0 <__xstat64@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #647168	; 0x9e000
   10fd8:	ldr	pc, [ip, #220]!	; 0xdc

00010fdc <fprintf@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #647168	; 0x9e000
   10fe4:	ldr	pc, [ip, #212]!	; 0xd4

00010fe8 <lseek64@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #647168	; 0x9e000
   10ff0:	ldr	pc, [ip, #204]!	; 0xcc

00010ff4 <malloc@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #647168	; 0x9e000
   10ffc:	ldr	pc, [ip, #196]!	; 0xc4

00011000 <mmap64@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #647168	; 0x9e000
   11008:	ldr	pc, [ip, #188]!	; 0xbc

0001100c <getcwd@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #647168	; 0x9e000
   11014:	ldr	pc, [ip, #180]!	; 0xb4

00011018 <rmdir@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #647168	; 0x9e000
   11020:	ldr	pc, [ip, #172]!	; 0xac

00011024 <sleep@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #647168	; 0x9e000
   1102c:	ldr	pc, [ip, #164]!	; 0xa4

00011030 <memmove@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #647168	; 0x9e000
   11038:	ldr	pc, [ip, #156]!	; 0x9c

0001103c <getpid@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #647168	; 0x9e000
   11044:	ldr	pc, [ip, #148]!	; 0x94

00011048 <readlink@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #647168	; 0x9e000
   11050:	ldr	pc, [ip, #140]!	; 0x8c

00011054 <munmap@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #647168	; 0x9e000
   1105c:	ldr	pc, [ip, #132]!	; 0x84

00011060 <__lxstat64@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #647168	; 0x9e000
   11068:	ldr	pc, [ip, #124]!	; 0x7c

0001106c <snprintf@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #647168	; 0x9e000
   11074:	ldr	pc, [ip, #116]!	; 0x74

00011078 <strncmp@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #647168	; 0x9e000
   11080:	ldr	pc, [ip, #108]!	; 0x6c

00011084 <gmtime@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #647168	; 0x9e000
   1108c:	ldr	pc, [ip, #100]!	; 0x64

00011090 <utimes@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #647168	; 0x9e000
   11098:	ldr	pc, [ip, #92]!	; 0x5c

0001109c <realloc@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #647168	; 0x9e000
   110a4:	ldr	pc, [ip, #84]!	; 0x54

000110a8 <ftruncate64@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #647168	; 0x9e000
   110b0:	ldr	pc, [ip, #76]!	; 0x4c

000110b4 <strpbrk@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #647168	; 0x9e000
   110bc:	ldr	pc, [ip, #68]!	; 0x44

000110c0 <fchmod@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #647168	; 0x9e000
   110c8:	ldr	pc, [ip, #60]!	; 0x3c

000110cc <strcmp@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #647168	; 0x9e000
   110d4:	ldr	pc, [ip, #52]!	; 0x34

000110d8 <exit@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #647168	; 0x9e000
   110e0:	ldr	pc, [ip, #44]!	; 0x2c

000110e4 <__errno_location@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #647168	; 0x9e000
   110ec:	ldr	pc, [ip, #36]!	; 0x24

000110f0 <fputs@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #647168	; 0x9e000
   110f8:	ldr	pc, [ip, #28]!

Disassembly of section .text:

00011100 <.text>:
   11100:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11104:	mov	r4, r1
   11108:	mov	r2, #4096	; 0x1000
   1110c:	ldr	r1, [r1]
   11110:	strd	r6, [sp, #8]
   11114:	mov	r6, r0
   11118:	mov	r7, #1
   1111c:	ldr	r0, [pc, #4004]	; 120c8 <fputs@plt+0xfd8>
   11120:	strd	r8, [sp, #16]
   11124:	mov	r8, #0
   11128:	ldr	r5, [pc, #3996]	; 120cc <fputs@plt+0xfdc>
   1112c:	strd	sl, [sp, #24]
   11130:	ldr	fp, [pc, #3992]	; 120d0 <fputs@plt+0xfe0>
   11134:	str	lr, [sp, #32]
   11138:	sub	sp, sp, #9024	; 0x2340
   1113c:	add	r0, pc, r0
   11140:	sub	sp, sp, #36	; 0x24
   11144:	add	r5, pc, r5
   11148:	bl	10ee0 <rb_strlcpy@plt>
   1114c:	add	fp, pc, fp
   11150:	mov	r2, r5
   11154:	mov	r1, r4
   11158:	mov	r0, r6
   1115c:	bl	10f4c <getopt@plt>
   11160:	cmn	r0, #1
   11164:	beq	11258 <fputs@plt+0x168>
   11168:	sub	r0, r0, #100	; 0x64
   1116c:	cmp	r0, #19
   11170:	addls	pc, pc, r0, lsl #2
   11174:	b	11f74 <fputs@plt+0xe84>
   11178:	b	11248 <fputs@plt+0x158>
   1117c:	b	11234 <fputs@plt+0x144>
   11180:	b	11f74 <fputs@plt+0xe84>
   11184:	b	11f74 <fputs@plt+0xe84>
   11188:	b	11f6c <fputs@plt+0xe7c>
   1118c:	b	11220 <fputs@plt+0x130>
   11190:	b	11f74 <fputs@plt+0xe84>
   11194:	b	11f74 <fputs@plt+0xe84>
   11198:	b	11f74 <fputs@plt+0xe84>
   1119c:	b	11f74 <fputs@plt+0xe84>
   111a0:	b	11f74 <fputs@plt+0xe84>
   111a4:	b	11f74 <fputs@plt+0xe84>
   111a8:	b	11210 <fputs@plt+0x120>
   111ac:	b	11f74 <fputs@plt+0xe84>
   111b0:	b	11f74 <fputs@plt+0xe84>
   111b4:	b	111fc <fputs@plt+0x10c>
   111b8:	b	11f74 <fputs@plt+0xe84>
   111bc:	b	111e8 <fputs@plt+0xf8>
   111c0:	b	111d8 <fputs@plt+0xe8>
   111c4:	b	111c8 <fputs@plt+0xd8>
   111c8:	ldr	r3, [pc, #3844]	; 120d4 <fputs@plt+0xfe4>
   111cc:	ldr	r3, [fp, r3]
   111d0:	strb	r7, [r3, #7]
   111d4:	b	11150 <fputs@plt+0x60>
   111d8:	ldr	r3, [pc, #3828]	; 120d4 <fputs@plt+0xfe4>
   111dc:	ldr	r3, [fp, r3]
   111e0:	strb	r7, [r3, #6]
   111e4:	b	11150 <fputs@plt+0x60>
   111e8:	ldr	r3, [pc, #3812]	; 120d4 <fputs@plt+0xfe4>
   111ec:	ldr	r3, [fp, r3]
   111f0:	strb	r8, [r3]
   111f4:	strb	r7, [r3, #3]
   111f8:	b	11150 <fputs@plt+0x60>
   111fc:	ldr	r3, [pc, #3792]	; 120d4 <fputs@plt+0xfe4>
   11200:	ldr	r3, [fp, r3]
   11204:	strb	r8, [r3]
   11208:	strb	r7, [r3, #4]
   1120c:	b	11150 <fputs@plt+0x60>
   11210:	ldr	r3, [pc, #3772]	; 120d4 <fputs@plt+0xfe4>
   11214:	ldr	r3, [fp, r3]
   11218:	strb	r7, [r3, #5]
   1121c:	b	11150 <fputs@plt+0x60>
   11220:	ldr	r3, [pc, #3756]	; 120d4 <fputs@plt+0xfe4>
   11224:	ldr	r3, [fp, r3]
   11228:	strb	r8, [r3]
   1122c:	strb	r7, [r3, #2]
   11230:	b	11150 <fputs@plt+0x60>
   11234:	ldr	r3, [pc, #3736]	; 120d4 <fputs@plt+0xfe4>
   11238:	ldr	r3, [fp, r3]
   1123c:	strb	r8, [r3]
   11240:	strb	r7, [r3, #1]
   11244:	b	11150 <fputs@plt+0x60>
   11248:	ldr	r3, [pc, #3716]	; 120d4 <fputs@plt+0xfe4>
   1124c:	ldr	r3, [fp, r3]
   11250:	strb	r7, [r3, #8]
   11254:	b	11150 <fputs@plt+0x60>
   11258:	ldr	r3, [pc, #3700]	; 120d4 <fputs@plt+0xfe4>
   1125c:	ldr	sl, [fp, r3]
   11260:	ldrb	r3, [sl]
   11264:	cmp	r3, #0
   11268:	bne	11f74 <fputs@plt+0xe84>
   1126c:	ldrb	r2, [sl, #2]
   11270:	ldrb	r3, [sl, #1]
   11274:	cmp	r2, #0
   11278:	bne	11608 <fputs@plt+0x518>
   1127c:	cmp	r3, #0
   11280:	beq	11610 <fputs@plt+0x520>
   11284:	ldrb	r3, [sl, #7]
   11288:	cmp	r3, #0
   1128c:	bne	11fa8 <fputs@plt+0xeb8>
   11290:	ldrb	r3, [sl, #5]
   11294:	cmp	r3, #0
   11298:	bne	11fa8 <fputs@plt+0xeb8>
   1129c:	ldr	r3, [pc, #3636]	; 120d8 <fputs@plt+0xfe8>
   112a0:	add	r7, sp, #864	; 0x360
   112a4:	ldr	r3, [fp, r3]
   112a8:	ldr	r3, [r3]
   112ac:	ldr	r1, [r4, r3, lsl #2]
   112b0:	cmp	r1, #0
   112b4:	beq	11e6c <fputs@plt+0xd7c>
   112b8:	mov	r0, r7
   112bc:	mov	r2, #4096	; 0x1000
   112c0:	bl	10ee0 <rb_strlcpy@plt>
   112c4:	ldr	r3, [pc, #3600]	; 120dc <fputs@plt+0xfec>
   112c8:	ldr	r2, [pc, #3600]	; 120e0 <fputs@plt+0xff0>
   112cc:	ldr	r1, [pc, #3600]	; 120e4 <fputs@plt+0xff4>
   112d0:	ldr	r3, [fp, r3]
   112d4:	add	r2, pc, r2
   112d8:	add	r1, pc, r1
   112dc:	ldr	r0, [r3]
   112e0:	str	r3, [sp, #52]	; 0x34
   112e4:	bl	10fdc <fprintf@plt>
   112e8:	ldrb	r4, [sl, #5]
   112ec:	cmp	r4, #0
   112f0:	beq	11ce4 <fputs@plt+0xbf4>
   112f4:	ldrb	r3, [sl, #6]
   112f8:	cmp	r3, #0
   112fc:	beq	1130c <fputs@plt+0x21c>
   11300:	ldrb	r3, [sl, #8]
   11304:	cmp	r3, #0
   11308:	bne	11f1c <fputs@plt+0xe2c>
   1130c:	add	r3, sp, #4928	; 0x1340
   11310:	ldr	r2, [pc, #3536]	; 120e8 <fputs@plt+0xff8>
   11314:	mov	r9, #0
   11318:	add	r3, r3, #32
   1131c:	ldr	r1, [pc, #3528]	; 120ec <fputs@plt+0xffc>
   11320:	str	r3, [sp, #32]
   11324:	ldr	r3, [pc, #3524]	; 120f0 <fputs@plt+0x1000>
   11328:	add	r2, pc, r2
   1132c:	str	fp, [sp, #60]	; 0x3c
   11330:	ldr	r4, [pc, #3516]	; 120f4 <fputs@plt+0x1004>
   11334:	add	r2, r2, #3104	; 0xc20
   11338:	add	r1, pc, r1
   1133c:	add	r2, r2, #4
   11340:	ldr	r0, [pc, #3504]	; 120f8 <fputs@plt+0x1008>
   11344:	add	r3, pc, r3
   11348:	str	r1, [sp, #28]
   1134c:	add	r3, r3, #3104	; 0xc20
   11350:	str	r2, [sp, #84]	; 0x54
   11354:	add	r3, r3, #4
   11358:	add	r4, pc, r4
   1135c:	add	r0, pc, r0
   11360:	str	r3, [sp, #80]	; 0x50
   11364:	add	r3, r1, #32
   11368:	str	r3, [sp, #36]	; 0x24
   1136c:	ldr	r2, [pc, #3464]	; 120fc <fputs@plt+0x100c>
   11370:	mov	r3, r7
   11374:	mov	r1, #4096	; 0x1000
   11378:	stm	sp, {r0, r4}
   1137c:	ldr	r0, [sp, #32]
   11380:	add	r2, pc, r2
   11384:	bl	1106c <snprintf@plt>
   11388:	cmp	r0, #4096	; 0x1000
   1138c:	bcs	11f7c <fputs@plt+0xe8c>
   11390:	ldrb	r3, [sl, #2]
   11394:	cmp	r3, #0
   11398:	beq	11684 <fputs@plt+0x594>
   1139c:	ldrb	r0, [sl, #5]
   113a0:	cmp	r0, #0
   113a4:	beq	11a4c <fputs@plt+0x95c>
   113a8:	ldrb	r3, [sl, #6]
   113ac:	cmp	r3, #0
   113b0:	bne	11bcc <fputs@plt+0xadc>
   113b4:	ldr	r1, [pc, #3396]	; 12100 <fputs@plt+0x1010>
   113b8:	ldr	r0, [sp, #32]
   113bc:	add	r1, pc, r1
   113c0:	bl	10eb0 <fopen@plt>
   113c4:	subs	r8, r0, #0
   113c8:	beq	11c70 <fputs@plt+0xb80>
   113cc:	ldr	r1, [pc, #3376]	; 12104 <fputs@plt+0x1014>
   113d0:	mov	r4, #0
   113d4:	ldr	r0, [sp, #32]
   113d8:	str	r4, [sp, #56]	; 0x38
   113dc:	ldr	fp, [pc, #3364]	; 12108 <fputs@plt+0x1018>
   113e0:	add	r1, pc, r1
   113e4:	bl	10f94 <strstr@plt>
   113e8:	subs	r3, r0, r4
   113ec:	movne	r3, #1
   113f0:	add	fp, pc, fp
   113f4:	str	r3, [sp, #68]	; 0x44
   113f8:	mov	r3, r4
   113fc:	add	r4, sp, #352	; 0x160
   11400:	str	r3, [sp, #40]	; 0x28
   11404:	str	r3, [sp, #64]	; 0x40
   11408:	ldr	r3, [pc, #3324]	; 1210c <fputs@plt+0x101c>
   1140c:	add	r3, pc, r3
   11410:	str	r3, [sp, #76]	; 0x4c
   11414:	mov	r5, #0
   11418:	mov	r2, r8
   1141c:	mov	r1, #512	; 0x200
   11420:	mov	r0, r4
   11424:	bl	10e74 <fgets@plt>
   11428:	cmp	r0, #0
   1142c:	beq	1197c <fputs@plt+0x88c>
   11430:	mov	r1, fp
   11434:	mov	r0, r4
   11438:	bl	110b4 <strpbrk@plt>
   1143c:	cmp	r0, #0
   11440:	strbne	r5, [r0]
   11444:	ldrb	r3, [r7, #-512]	; 0xfffffe00
   11448:	cmp	r3, #35	; 0x23
   1144c:	cmpne	r3, #0
   11450:	beq	11418 <fputs@plt+0x328>
   11454:	mov	r0, r4
   11458:	bl	12750 <fputs@plt+0x1660>
   1145c:	subs	r6, r0, #0
   11460:	beq	11414 <fputs@plt+0x324>
   11464:	ldrb	r5, [r6]
   11468:	cmp	r5, #0
   1146c:	beq	11414 <fputs@plt+0x324>
   11470:	sub	r3, r9, #2
   11474:	cmp	r3, #5
   11478:	addls	pc, pc, r3, lsl #2
   1147c:	b	120a4 <fputs@plt+0xfb4>
   11480:	b	114fc <fputs@plt+0x40c>
   11484:	b	114fc <fputs@plt+0x40c>
   11488:	b	11498 <fputs@plt+0x3a8>
   1148c:	b	11498 <fputs@plt+0x3a8>
   11490:	b	114fc <fputs@plt+0x40c>
   11494:	b	114fc <fputs@plt+0x40c>
   11498:	ldr	r3, [pc, #3184]	; 12110 <fputs@plt+0x1020>
   1149c:	mov	r1, #92	; 0x5c
   114a0:	mov	r2, #115	; 0x73
   114a4:	add	r3, pc, r3
   114a8:	add	r3, r3, #2080	; 0x820
   114ac:	add	r3, r3, #4
   114b0:	cmp	r5, #32
   114b4:	strbne	r5, [r3], #1
   114b8:	bne	114cc <fputs@plt+0x3dc>
   114bc:	mov	r0, r3
   114c0:	strb	r1, [r0], #2
   114c4:	strb	r2, [r3, #1]
   114c8:	mov	r3, r0
   114cc:	ldrb	r5, [r6, #1]!
   114d0:	cmp	r5, #0
   114d4:	bne	114b0 <fputs@plt+0x3c0>
   114d8:	ldr	r0, [pc, #3124]	; 12114 <fputs@plt+0x1024>
   114dc:	strb	r5, [r3]
   114e0:	add	r0, pc, r0
   114e4:	add	r0, r0, #2080	; 0x820
   114e8:	add	r0, r0, #4
   114ec:	bl	128c0 <fputs@plt+0x17d0>
   114f0:	mov	r6, r0
   114f4:	mov	r0, r5
   114f8:	bl	12750 <fputs@plt+0x1660>
   114fc:	mov	r0, #0
   11500:	bl	12750 <fputs@plt+0x1660>
   11504:	subs	r3, r0, #0
   11508:	str	r3, [sp, #48]	; 0x30
   1150c:	beq	11414 <fputs@plt+0x324>
   11510:	ldrb	r3, [r3]
   11514:	cmp	r3, #0
   11518:	beq	11414 <fputs@plt+0x324>
   1151c:	cmp	r9, #3
   11520:	ble	11be8 <fputs@plt+0xaf8>
   11524:	mov	r0, #0
   11528:	bl	12750 <fputs@plt+0x1660>
   1152c:	mov	r5, r0
   11530:	str	r0, [sp, #44]	; 0x2c
   11534:	bl	10f34 <strlen@plt>
   11538:	add	r0, r0, #2
   1153c:	mov	r3, r5
   11540:	adds	r5, r5, r0
   11544:	beq	11584 <fputs@plt+0x494>
   11548:	ldrb	r3, [r3, r0]
   1154c:	cmp	r3, #0
   11550:	beq	11eb8 <fputs@plt+0xdc8>
   11554:	ldr	r2, [sp, #80]	; 0x50
   11558:	cmp	r3, #34	; 0x22
   1155c:	strbne	r3, [r2], #1
   11560:	ldrb	r3, [r5, #1]!
   11564:	cmp	r3, #0
   11568:	bne	11558 <fputs@plt+0x468>
   1156c:	ldr	r5, [pc, #2980]	; 12118 <fputs@plt+0x1028>
   11570:	mov	r3, #0
   11574:	strb	r3, [r2]
   11578:	add	r5, pc, r5
   1157c:	add	r5, r5, #3104	; 0xc20
   11580:	add	r5, r5, #4
   11584:	ldr	r3, [sp, #44]	; 0x2c
   11588:	ldrb	r3, [r3]
   1158c:	cmp	r3, #0
   11590:	bne	115a0 <fputs@plt+0x4b0>
   11594:	ldr	r3, [pc, #2944]	; 1211c <fputs@plt+0x102c>
   11598:	add	r3, pc, r3
   1159c:	str	r3, [sp, #44]	; 0x2c
   115a0:	cmp	r9, #1
   115a4:	ble	11b70 <fputs@plt+0xa80>
   115a8:	ldr	r3, [sp, #56]	; 0x38
   115ac:	cmp	r3, #0
   115b0:	beq	115c0 <fputs@plt+0x4d0>
   115b4:	ldrb	r3, [r3]
   115b8:	cmp	r3, #0
   115bc:	bne	11c00 <fputs@plt+0xb10>
   115c0:	ldr	r2, [pc, #2904]	; 12120 <fputs@plt+0x1030>
   115c4:	add	r3, sp, #92	; 0x5c
   115c8:	mov	r1, #260	; 0x104
   115cc:	mov	r0, r3
   115d0:	ldr	r3, [sp, #48]	; 0x30
   115d4:	str	r0, [sp, #72]	; 0x48
   115d8:	add	r2, pc, r2
   115dc:	bl	1106c <snprintf@plt>
   115e0:	ldrb	r3, [sl, #5]
   115e4:	cmp	r3, #0
   115e8:	beq	11b14 <fputs@plt+0xa24>
   115ec:	ldrb	r3, [sl, #6]
   115f0:	cmp	r3, #0
   115f4:	bne	11e2c <fputs@plt+0xd3c>
   115f8:	ldr	r3, [sp, #40]	; 0x28
   115fc:	add	r3, r3, #1
   11600:	str	r3, [sp, #40]	; 0x28
   11604:	b	11414 <fputs@plt+0x324>
   11608:	cmp	r3, #0
   1160c:	bne	11fa8 <fputs@plt+0xeb8>
   11610:	ldrb	r3, [sl, #3]
   11614:	cmp	r3, #0
   11618:	beq	1129c <fputs@plt+0x1ac>
   1161c:	b	11290 <fputs@plt+0x1a0>
   11620:	ldr	r3, [pc, #2812]	; 12124 <fputs@plt+0x1034>
   11624:	ldr	r1, [sp, #40]	; 0x28
   11628:	ldr	r2, [sp, #60]	; 0x3c
   1162c:	ldr	r2, [r2, r3]
   11630:	ldr	r3, [r2, #8]
   11634:	add	r3, r3, r1
   11638:	str	r3, [r2, #8]
   1163c:	ldrb	r3, [sl, #6]
   11640:	cmp	r3, #0
   11644:	beq	1167c <fputs@plt+0x58c>
   11648:	ldr	r3, [sp, #36]	; 0x24
   1164c:	ldr	r1, [pc, #2772]	; 12128 <fputs@plt+0x1038>
   11650:	ldr	r0, [sp, #52]	; 0x34
   11654:	ldr	r2, [r3]
   11658:	add	r1, pc, r1
   1165c:	ldr	r3, [pc, #2760]	; 1212c <fputs@plt+0x103c>
   11660:	ldr	r0, [r0]
   11664:	ldrb	r2, [r2]
   11668:	add	r3, pc, r3
   1166c:	cmp	r2, #0
   11670:	movne	r2, #10
   11674:	moveq	r2, #15
   11678:	bl	10fdc <fprintf@plt>
   1167c:	mov	r0, r8
   11680:	bl	10e68 <fclose@plt>
   11684:	ldrb	r3, [sl, #1]
   11688:	cmp	r3, #0
   1168c:	bne	116d0 <fputs@plt+0x5e0>
   11690:	ldrb	r3, [sl, #2]
   11694:	cmp	r3, #0
   11698:	beq	116a8 <fputs@plt+0x5b8>
   1169c:	ldrb	r3, [sl, #5]
   116a0:	cmp	r3, #0
   116a4:	beq	11a60 <fputs@plt+0x970>
   116a8:	add	r9, r9, #1
   116ac:	cmp	r9, #8
   116b0:	beq	11a74 <fputs@plt+0x984>
   116b4:	ldr	r3, [sp, #28]
   116b8:	ldr	r0, [r3, #4]!
   116bc:	str	r3, [sp, #28]
   116c0:	ldr	r3, [sp, #36]	; 0x24
   116c4:	ldr	r4, [r3, #4]!
   116c8:	str	r3, [sp, #36]	; 0x24
   116cc:	b	1136c <fputs@plt+0x27c>
   116d0:	ldr	r3, [sp, #28]
   116d4:	add	r4, sp, #352	; 0x160
   116d8:	mov	r0, r4
   116dc:	ldr	r1, [pc, #2636]	; 12130 <fputs@plt+0x1040>
   116e0:	ldr	r5, [r3]
   116e4:	add	r1, pc, r1
   116e8:	mov	r2, r5
   116ec:	bl	12d98 <fputs@plt+0x1ca8>
   116f0:	mov	r0, r4
   116f4:	bl	12fa4 <fputs@plt+0x1eb4>
   116f8:	ldr	r3, [r7, #-508]	; 0xfffffe04
   116fc:	cmp	r3, #0
   11700:	beq	11690 <fputs@plt+0x5a0>
   11704:	ldr	r1, [pc, #2600]	; 12134 <fputs@plt+0x1044>
   11708:	ldr	r0, [sp, #32]
   1170c:	add	r1, pc, r1
   11710:	bl	10f94 <strstr@plt>
   11714:	cmp	r0, #0
   11718:	beq	11c2c <fputs@plt+0xb3c>
   1171c:	ldr	r0, [pc, #2580]	; 12138 <fputs@plt+0x1048>
   11720:	mov	r3, r5
   11724:	mov	r1, #1024	; 0x400
   11728:	ldr	r2, [pc, #2572]	; 1213c <fputs@plt+0x104c>
   1172c:	add	r0, pc, r0
   11730:	add	r0, r0, #3120	; 0xc30
   11734:	add	r2, pc, r2
   11738:	add	r0, r0, #4
   1173c:	bl	1106c <snprintf@plt>
   11740:	ldr	r1, [pc, #2552]	; 12140 <fputs@plt+0x1050>
   11744:	mov	r0, r4
   11748:	add	r1, pc, r1
   1174c:	add	r1, r1, #3120	; 0xc30
   11750:	add	r1, r1, #4
   11754:	bl	12d98 <fputs@plt+0x1ca8>
   11758:	ldr	r3, [r7, #-508]	; 0xfffffe04
   1175c:	cmp	r3, #0
   11760:	ble	11eac <fputs@plt+0xdbc>
   11764:	ldrb	r3, [sl, #6]
   11768:	cmp	r3, #0
   1176c:	bne	11c54 <fputs@plt+0xb64>
   11770:	ldr	r1, [pc, #2508]	; 12144 <fputs@plt+0x1054>
   11774:	ldr	r0, [sp, #32]
   11778:	add	r1, pc, r1
   1177c:	bl	10eb0 <fopen@plt>
   11780:	subs	r3, r0, #0
   11784:	str	r3, [sp, #40]	; 0x28
   11788:	beq	11e84 <fputs@plt+0xd94>
   1178c:	ldr	r3, [r7, #-508]	; 0xfffffe04
   11790:	cmp	r3, #0
   11794:	ble	1188c <fputs@plt+0x79c>
   11798:	ldr	r2, [pc, #2472]	; 12148 <fputs@plt+0x1058>
   1179c:	mov	r5, #0
   117a0:	sub	r8, r9, #2
   117a4:	str	r9, [sp, #48]	; 0x30
   117a8:	ldr	fp, [pc, #2460]	; 1214c <fputs@plt+0x105c>
   117ac:	str	sl, [sp, #56]	; 0x38
   117b0:	ldr	r3, [pc, #2456]	; 12150 <fputs@plt+0x1060>
   117b4:	add	r2, pc, r2
   117b8:	str	r4, [sp, #64]	; 0x40
   117bc:	ldr	sl, [sp, #40]	; 0x28
   117c0:	sub	r2, r2, #4032	; 0xfc0
   117c4:	add	fp, pc, fp
   117c8:	sub	r2, r2, #4
   117cc:	sub	fp, fp, #4032	; 0xfc0
   117d0:	add	r3, pc, r3
   117d4:	sub	fp, fp, #4
   117d8:	str	r2, [sp, #68]	; 0x44
   117dc:	sub	r3, r3, #4032	; 0xfc0
   117e0:	str	r3, [sp, #44]	; 0x2c
   117e4:	ldr	r3, [r7, #-512]	; 0xfffffe00
   117e8:	lsl	r6, r5, #2
   117ec:	ldr	r2, [r3, r5, lsl #2]
   117f0:	ldr	r4, [r2]
   117f4:	cmp	r8, #5
   117f8:	addls	pc, pc, r8, lsl #2
   117fc:	b	12034 <fputs@plt+0xf44>
   11800:	b	11910 <fputs@plt+0x820>
   11804:	b	11910 <fputs@plt+0x820>
   11808:	b	118ac <fputs@plt+0x7bc>
   1180c:	b	118ac <fputs@plt+0x7bc>
   11810:	b	11818 <fputs@plt+0x728>
   11814:	b	11818 <fputs@plt+0x728>
   11818:	ldr	ip, [r2, #8]
   1181c:	cmp	ip, #0
   11820:	beq	11830 <fputs@plt+0x740>
   11824:	mov	r0, ip
   11828:	bl	12934 <fputs@plt+0x1844>
   1182c:	mov	ip, r0
   11830:	ldr	lr, [r7, #-512]	; 0xfffffe00
   11834:	mov	r3, r4
   11838:	mov	r1, #512	; 0x200
   1183c:	ldr	r2, [sp, #44]	; 0x2c
   11840:	ldr	lr, [lr, r6]
   11844:	sub	r0, r2, #4
   11848:	ldr	r2, [pc, #2308]	; 12154 <fputs@plt+0x1064>
   1184c:	ldr	r6, [lr, #16]
   11850:	add	r2, pc, r2
   11854:	str	r6, [sp, #8]
   11858:	ldr	lr, [lr, #12]
   1185c:	stm	sp, {ip, lr}
   11860:	bl	1106c <snprintf@plt>
   11864:	mov	r1, sl
   11868:	mov	r0, fp
   1186c:	bl	110f0 <fputs@plt>
   11870:	ldr	r3, [r7, #-508]	; 0xfffffe04
   11874:	add	r5, r5, #1
   11878:	cmp	r5, r3
   1187c:	blt	117e4 <fputs@plt+0x6f4>
   11880:	ldr	r9, [sp, #48]	; 0x30
   11884:	ldr	sl, [sp, #56]	; 0x38
   11888:	ldr	r4, [sp, #64]	; 0x40
   1188c:	mov	r0, r4
   11890:	bl	12fa4 <fputs@plt+0x1eb4>
   11894:	ldrb	r3, [sl, #6]
   11898:	cmp	r3, #0
   1189c:	bne	11cc4 <fputs@plt+0xbd4>
   118a0:	ldr	r0, [sp, #40]	; 0x28
   118a4:	bl	10e68 <fclose@plt>
   118a8:	b	11690 <fputs@plt+0x5a0>
   118ac:	cmp	r4, #0
   118b0:	beq	118c0 <fputs@plt+0x7d0>
   118b4:	mov	r0, r4
   118b8:	bl	128c0 <fputs@plt+0x17d0>
   118bc:	mov	r4, r0
   118c0:	ldr	r2, [r7, #-512]	; 0xfffffe00
   118c4:	ldr	r2, [r2, r6]
   118c8:	ldr	ip, [r2, #8]
   118cc:	cmp	ip, #0
   118d0:	beq	118e0 <fputs@plt+0x7f0>
   118d4:	mov	r0, ip
   118d8:	bl	12934 <fputs@plt+0x1844>
   118dc:	mov	ip, r0
   118e0:	ldr	r2, [r7, #-512]	; 0xfffffe00
   118e4:	mov	r3, r4
   118e8:	mov	r1, #512	; 0x200
   118ec:	ldr	r0, [pc, #2148]	; 12158 <fputs@plt+0x1068>
   118f0:	ldr	lr, [r2, r6]
   118f4:	ldr	r2, [pc, #2144]	; 1215c <fputs@plt+0x106c>
   118f8:	add	r0, pc, r0
   118fc:	sub	r0, r0, #4032	; 0xfc0
   11900:	sub	r0, r0, #4
   11904:	ldr	r6, [lr, #16]
   11908:	add	r2, pc, r2
   1190c:	b	11854 <fputs@plt+0x764>
   11910:	ldr	r9, [r2, #8]
   11914:	cmp	r9, #0
   11918:	beq	11928 <fputs@plt+0x838>
   1191c:	mov	r0, r9
   11920:	bl	12934 <fputs@plt+0x1844>
   11924:	mov	r9, r0
   11928:	ldr	r2, [r7, #-512]	; 0xfffffe00
   1192c:	ldr	r2, [r2, r6]
   11930:	ldr	r0, [r2, #16]
   11934:	bl	12824 <fputs@plt+0x1734>
   11938:	ldr	r2, [r7, #-512]	; 0xfffffe00
   1193c:	mov	r3, r4
   11940:	mov	r1, #512	; 0x200
   11944:	ldr	ip, [pc, #2068]	; 12160 <fputs@plt+0x1070>
   11948:	ldr	lr, [r2, r6]
   1194c:	ldr	r2, [pc, #2064]	; 12164 <fputs@plt+0x1074>
   11950:	add	ip, pc, ip
   11954:	ldr	r6, [lr, #16]
   11958:	add	r2, pc, r2
   1195c:	str	r6, [sp, #12]
   11960:	ldr	lr, [lr, #12]
   11964:	str	r9, [sp]
   11968:	stmib	sp, {r0, lr}
   1196c:	sub	r0, ip, #4032	; 0xfc0
   11970:	sub	r0, r0, #4
   11974:	bl	1106c <snprintf@plt>
   11978:	b	11864 <fputs@plt+0x774>
   1197c:	ldr	r3, [pc, #2020]	; 12168 <fputs@plt+0x1078>
   11980:	add	r3, pc, r3
   11984:	ldrb	r3, [r9, r3]
   11988:	sub	r3, r3, #68	; 0x44
   1198c:	cmp	r3, #20
   11990:	addls	pc, pc, r3, lsl #2
   11994:	b	1163c <fputs@plt+0x54c>
   11998:	b	119ec <fputs@plt+0x8fc>
   1199c:	b	1163c <fputs@plt+0x54c>
   119a0:	b	1163c <fputs@plt+0x54c>
   119a4:	b	1163c <fputs@plt+0x54c>
   119a8:	b	1163c <fputs@plt+0x54c>
   119ac:	b	1163c <fputs@plt+0x54c>
   119b0:	b	1163c <fputs@plt+0x54c>
   119b4:	b	11a2c <fputs@plt+0x93c>
   119b8:	b	1163c <fputs@plt+0x54c>
   119bc:	b	1163c <fputs@plt+0x54c>
   119c0:	b	1163c <fputs@plt+0x54c>
   119c4:	b	1163c <fputs@plt+0x54c>
   119c8:	b	1163c <fputs@plt+0x54c>
   119cc:	b	1163c <fputs@plt+0x54c>
   119d0:	b	11a0c <fputs@plt+0x91c>
   119d4:	b	1163c <fputs@plt+0x54c>
   119d8:	b	1163c <fputs@plt+0x54c>
   119dc:	b	1163c <fputs@plt+0x54c>
   119e0:	b	1163c <fputs@plt+0x54c>
   119e4:	b	1163c <fputs@plt+0x54c>
   119e8:	b	11620 <fputs@plt+0x530>
   119ec:	ldr	r3, [pc, #1840]	; 12124 <fputs@plt+0x1034>
   119f0:	ldr	r1, [sp, #40]	; 0x28
   119f4:	ldr	r2, [sp, #60]	; 0x3c
   119f8:	ldr	r2, [r2, r3]
   119fc:	ldr	r3, [r2, #4]
   11a00:	add	r3, r3, r1
   11a04:	str	r3, [r2, #4]
   11a08:	b	1163c <fputs@plt+0x54c>
   11a0c:	ldr	r3, [pc, #1808]	; 12124 <fputs@plt+0x1034>
   11a10:	ldr	r1, [sp, #40]	; 0x28
   11a14:	ldr	r2, [sp, #60]	; 0x3c
   11a18:	ldr	r2, [r2, r3]
   11a1c:	ldr	r3, [r2, #12]
   11a20:	add	r3, r3, r1
   11a24:	str	r3, [r2, #12]
   11a28:	b	1163c <fputs@plt+0x54c>
   11a2c:	ldr	r3, [pc, #1776]	; 12124 <fputs@plt+0x1034>
   11a30:	ldr	r1, [sp, #40]	; 0x28
   11a34:	ldr	r2, [sp, #60]	; 0x3c
   11a38:	ldr	r2, [r2, r3]
   11a3c:	ldr	r3, [r2]
   11a40:	add	r3, r3, r1
   11a44:	str	r3, [r2]
   11a48:	b	1163c <fputs@plt+0x54c>
   11a4c:	bl	13014 <fputs@plt+0x1f24>
   11a50:	ldrb	r3, [sl, #2]
   11a54:	cmp	r3, #0
   11a58:	beq	11684 <fputs@plt+0x594>
   11a5c:	b	113a8 <fputs@plt+0x2b8>
   11a60:	mov	r0, #1
   11a64:	add	r9, r9, #1
   11a68:	bl	13014 <fputs@plt+0x1f24>
   11a6c:	cmp	r9, #8
   11a70:	bne	116b4 <fputs@plt+0x5c4>
   11a74:	ldrb	r3, [sl, #2]
   11a78:	ldr	fp, [sp, #60]	; 0x3c
   11a7c:	cmp	r3, #0
   11a80:	beq	11af0 <fputs@plt+0xa00>
   11a84:	ldr	r3, [pc, #1688]	; 12124 <fputs@plt+0x1034>
   11a88:	ldr	r4, [fp, r3]
   11a8c:	ldr	r2, [r4, #16]
   11a90:	cmp	r2, #0
   11a94:	beq	11aa4 <fputs@plt+0x9b4>
   11a98:	ldrb	r3, [sl, #6]
   11a9c:	cmp	r3, #0
   11aa0:	bne	11ee0 <fputs@plt+0xdf0>
   11aa4:	ldr	r1, [pc, #1728]	; 1216c <fputs@plt+0x107c>
   11aa8:	ldrd	r2, [r4, #8]
   11aac:	ldr	r5, [sp, #52]	; 0x34
   11ab0:	add	r1, pc, r1
   11ab4:	str	r2, [sp]
   11ab8:	ldr	r2, [r4]
   11abc:	str	r3, [sp, #4]
   11ac0:	ldr	r0, [r5]
   11ac4:	ldr	r3, [r4, #4]
   11ac8:	bl	10fdc <fprintf@plt>
   11acc:	ldr	r0, [pc, #1692]	; 12170 <fputs@plt+0x1080>
   11ad0:	mov	r2, #137	; 0x89
   11ad4:	mov	r1, #1
   11ad8:	ldr	r3, [r5]
   11adc:	add	r0, pc, r0
   11ae0:	bl	10fac <fwrite@plt>
   11ae4:	ldrb	r3, [sl, #5]
   11ae8:	cmp	r3, #0
   11aec:	bne	11efc <fputs@plt+0xe0c>
   11af0:	mov	r0, #0
   11af4:	add	sp, sp, #9024	; 0x2340
   11af8:	add	sp, sp, #36	; 0x24
   11afc:	ldrd	r4, [sp]
   11b00:	ldrd	r6, [sp, #8]
   11b04:	ldrd	r8, [sp, #16]
   11b08:	ldrd	sl, [sp, #24]
   11b0c:	add	sp, sp, #32
   11b10:	pop	{pc}		; (ldr pc, [sp], #4)
   11b14:	ldr	r3, [sp, #28]
   11b18:	ldrb	r0, [sl, #8]
   11b1c:	ldr	r3, [r3]
   11b20:	cmp	r0, #0
   11b24:	str	r3, [sp, #48]	; 0x30
   11b28:	beq	11e0c <fputs@plt+0xd1c>
   11b2c:	ldr	ip, [sp, #44]	; 0x2c
   11b30:	mov	r3, r6
   11b34:	mov	r0, #0
   11b38:	str	r5, [sp, #8]
   11b3c:	ldr	r2, [sp, #48]	; 0x30
   11b40:	ldr	r1, [sp, #64]	; 0x40
   11b44:	stm	sp, {r1, ip}
   11b48:	ldr	ip, [sp, #68]	; 0x44
   11b4c:	ldr	r1, [sp, #76]	; 0x4c
   11b50:	str	ip, [sp, #12]
   11b54:	ldr	ip, [sp, #72]	; 0x48
   11b58:	str	ip, [sp, #16]
   11b5c:	bl	12c3c <fputs@plt+0x1b4c>
   11b60:	ldrb	r3, [sl, #5]
   11b64:	cmp	r3, #0
   11b68:	beq	115f8 <fputs@plt+0x508>
   11b6c:	b	115ec <fputs@plt+0x4fc>
   11b70:	mov	r1, #33	; 0x21
   11b74:	mov	r0, r6
   11b78:	bl	10e8c <strchr@plt>
   11b7c:	cmp	r0, #0
   11b80:	beq	115a8 <fputs@plt+0x4b8>
   11b84:	ldr	r0, [pc, #1512]	; 12174 <fputs@plt+0x1084>
   11b88:	mov	r2, r6
   11b8c:	ldr	ip, [sp, #60]	; 0x3c
   11b90:	ldr	r1, [pc, #1504]	; 12178 <fputs@plt+0x1088>
   11b94:	ldr	r3, [sp, #64]	; 0x40
   11b98:	ldr	r5, [ip, r0]
   11b9c:	add	r1, pc, r1
   11ba0:	ldr	r0, [sp, #44]	; 0x2c
   11ba4:	str	r0, [sp]
   11ba8:	ldr	r0, [r5]
   11bac:	bl	10fdc <fprintf@plt>
   11bb0:	ldr	r0, [pc, #1476]	; 1217c <fputs@plt+0x108c>
   11bb4:	mov	r2, #41	; 0x29
   11bb8:	mov	r1, #1
   11bbc:	ldr	r3, [r5]
   11bc0:	add	r0, pc, r0
   11bc4:	bl	10fac <fwrite@plt>
   11bc8:	b	11414 <fputs@plt+0x324>
   11bcc:	ldr	r1, [pc, #1452]	; 12180 <fputs@plt+0x1090>
   11bd0:	ldr	r2, [sp, #32]
   11bd4:	ldr	r3, [sp, #52]	; 0x34
   11bd8:	add	r1, pc, r1
   11bdc:	ldr	r0, [r3]
   11be0:	bl	10fdc <fprintf@plt>
   11be4:	b	113b4 <fputs@plt+0x2c4>
   11be8:	mov	r0, #0
   11bec:	bl	12750 <fputs@plt+0x1660>
   11bf0:	str	r0, [sp, #56]	; 0x38
   11bf4:	mov	r0, #0
   11bf8:	bl	12750 <fputs@plt+0x1660>
   11bfc:	b	11524 <fputs@plt+0x434>
   11c00:	ldr	r2, [pc, #1404]	; 12184 <fputs@plt+0x1094>
   11c04:	add	r3, sp, #92	; 0x5c
   11c08:	mov	r1, #260	; 0x104
   11c0c:	mov	r0, r3
   11c10:	ldr	r3, [sp, #48]	; 0x30
   11c14:	str	r0, [sp, #72]	; 0x48
   11c18:	ldr	ip, [sp, #56]	; 0x38
   11c1c:	add	r2, pc, r2
   11c20:	str	ip, [sp]
   11c24:	bl	1106c <snprintf@plt>
   11c28:	b	115e0 <fputs@plt+0x4f0>
   11c2c:	ldr	r0, [pc, #1364]	; 12188 <fputs@plt+0x1098>
   11c30:	mov	r3, r5
   11c34:	mov	r1, #1024	; 0x400
   11c38:	ldr	r2, [pc, #1356]	; 1218c <fputs@plt+0x109c>
   11c3c:	add	r0, pc, r0
   11c40:	add	r0, r0, #3120	; 0xc30
   11c44:	add	r2, pc, r2
   11c48:	add	r0, r0, #4
   11c4c:	bl	1106c <snprintf@plt>
   11c50:	b	11740 <fputs@plt+0x650>
   11c54:	ldr	r1, [pc, #1332]	; 12190 <fputs@plt+0x10a0>
   11c58:	ldr	r2, [sp, #32]
   11c5c:	ldr	r3, [sp, #52]	; 0x34
   11c60:	add	r1, pc, r1
   11c64:	ldr	r0, [r3]
   11c68:	bl	10fdc <fprintf@plt>
   11c6c:	b	11770 <fputs@plt+0x680>
   11c70:	ldrb	r3, [sl, #6]
   11c74:	cmp	r3, #0
   11c78:	beq	11ca8 <fputs@plt+0xbb8>
   11c7c:	ldrb	r2, [r4]
   11c80:	ldr	r3, [pc, #1292]	; 12194 <fputs@plt+0x10a4>
   11c84:	ldr	r1, [pc, #1292]	; 12198 <fputs@plt+0x10a8>
   11c88:	cmp	r2, #0
   11c8c:	ldr	r0, [sp, #52]	; 0x34
   11c90:	movne	r2, #10
   11c94:	moveq	r2, #15
   11c98:	add	r3, pc, r3
   11c9c:	add	r1, pc, r1
   11ca0:	ldr	r0, [r0]
   11ca4:	bl	10fdc <fprintf@plt>
   11ca8:	ldr	r3, [pc, #1140]	; 12124 <fputs@plt+0x1034>
   11cac:	ldr	r2, [sp, #60]	; 0x3c
   11cb0:	ldr	r2, [r2, r3]
   11cb4:	ldr	r3, [r2, #16]
   11cb8:	add	r3, r3, #1
   11cbc:	str	r3, [r2, #16]
   11cc0:	b	11684 <fputs@plt+0x594>
   11cc4:	ldr	r0, [pc, #1232]	; 1219c <fputs@plt+0x10ac>
   11cc8:	mov	r2, #10
   11ccc:	mov	r1, #1
   11cd0:	ldr	r3, [sp, #52]	; 0x34
   11cd4:	add	r0, pc, r0
   11cd8:	ldr	r3, [r3]
   11cdc:	bl	10fac <fwrite@plt>
   11ce0:	b	118a0 <fputs@plt+0x7b0>
   11ce4:	ldr	r0, [pc, #1204]	; 121a0 <fputs@plt+0x10b0>
   11ce8:	add	r0, pc, r0
   11cec:	bl	12a68 <fputs@plt+0x1978>
   11cf0:	cmn	r0, #1
   11cf4:	beq	12000 <fputs@plt+0xf10>
   11cf8:	bl	12540 <fputs@plt+0x1450>
   11cfc:	ldrb	r3, [sl, #4]
   11d00:	cmp	r3, #0
   11d04:	bne	11f3c <fputs@plt+0xe4c>
   11d08:	ldrb	r3, [sl, #2]
   11d0c:	cmp	r3, #0
   11d10:	beq	112f4 <fputs@plt+0x204>
   11d14:	ldrb	r3, [sl, #7]
   11d18:	cmp	r3, #0
   11d1c:	beq	112f4 <fputs@plt+0x204>
   11d20:	ldr	r5, [pc, #1148]	; 121a4 <fputs@plt+0x10b4>
   11d24:	mov	r3, #1
   11d28:	mov	r4, #3
   11d2c:	ldr	r6, [sp, #52]	; 0x34
   11d30:	strb	r3, [sl, #8]
   11d34:	add	r5, pc, r5
   11d38:	mov	r2, #48	; 0x30
   11d3c:	mov	r1, #1
   11d40:	ldr	r3, [r6]
   11d44:	mov	r0, r5
   11d48:	bl	10fac <fwrite@plt>
   11d4c:	subs	r4, r4, #1
   11d50:	bne	11d38 <fputs@plt+0xc48>
   11d54:	ldr	r0, [pc, #1100]	; 121a8 <fputs@plt+0x10b8>
   11d58:	mov	r2, #21
   11d5c:	mov	r1, #1
   11d60:	ldr	r6, [sp, #52]	; 0x34
   11d64:	ldr	r5, [pc, #1088]	; 121ac <fputs@plt+0x10bc>
   11d68:	add	r0, pc, r0
   11d6c:	ldr	r3, [r6]
   11d70:	bl	10fac <fwrite@plt>
   11d74:	ldr	r0, [r6]
   11d78:	add	r5, pc, r5
   11d7c:	bl	10f28 <fflush@plt>
   11d80:	mov	r1, r4
   11d84:	mov	r0, #10
   11d88:	bl	10dd8 <rb_sleep@plt>
   11d8c:	ldr	r0, [pc, #1052]	; 121b0 <fputs@plt+0x10c0>
   11d90:	mov	r2, #15
   11d94:	mov	r1, #1
   11d98:	ldr	r3, [r6]
   11d9c:	add	r0, pc, r0
   11da0:	bl	10fac <fwrite@plt>
   11da4:	mov	r0, r4
   11da8:	bl	13014 <fputs@plt+0x1f24>
   11dac:	ldr	r2, [pc, #1024]	; 121b4 <fputs@plt+0x10c4>
   11db0:	mov	r1, r5
   11db4:	mov	r0, r4
   11db8:	add	r2, pc, r2
   11dbc:	bl	12c3c <fputs@plt+0x1b4c>
   11dc0:	ldr	r2, [pc, #1008]	; 121b8 <fputs@plt+0x10c8>
   11dc4:	mov	r1, r5
   11dc8:	mov	r0, r4
   11dcc:	add	r2, pc, r2
   11dd0:	bl	12c3c <fputs@plt+0x1b4c>
   11dd4:	ldr	r2, [pc, #992]	; 121bc <fputs@plt+0x10cc>
   11dd8:	mov	r1, r5
   11ddc:	mov	r0, r4
   11de0:	add	r2, pc, r2
   11de4:	bl	12c3c <fputs@plt+0x1b4c>
   11de8:	ldr	r2, [pc, #976]	; 121c0 <fputs@plt+0x10d0>
   11dec:	mov	r1, r5
   11df0:	mov	r0, r4
   11df4:	add	r2, pc, r2
   11df8:	bl	12c3c <fputs@plt+0x1b4c>
   11dfc:	mov	r0, #1
   11e00:	bl	13014 <fputs@plt+0x1f24>
   11e04:	bl	12540 <fputs@plt+0x1450>
   11e08:	b	112f4 <fputs@plt+0x204>
   11e0c:	ldr	r1, [pc, #944]	; 121c4 <fputs@plt+0x10d4>
   11e10:	mov	r3, r6
   11e14:	ldr	r2, [sp, #48]	; 0x30
   11e18:	ldr	ip, [sp, #64]	; 0x40
   11e1c:	add	r1, pc, r1
   11e20:	str	ip, [sp]
   11e24:	bl	12c3c <fputs@plt+0x1b4c>
   11e28:	b	11b2c <fputs@plt+0xa3c>
   11e2c:	ldrd	r2, [sp, #64]	; 0x40
   11e30:	str	r6, [sp]
   11e34:	ldr	r1, [pc, #908]	; 121c8 <fputs@plt+0x10d8>
   11e38:	str	r2, [sp, #4]
   11e3c:	ldr	r2, [sp, #44]	; 0x2c
   11e40:	add	r1, pc, r1
   11e44:	str	r2, [sp, #8]
   11e48:	ldr	r2, [sp, #72]	; 0x48
   11e4c:	str	r5, [sp, #16]
   11e50:	str	r2, [sp, #12]
   11e54:	ldr	r2, [sp, #52]	; 0x34
   11e58:	ldr	r0, [r2]
   11e5c:	ldr	r2, [sp, #28]
   11e60:	ldr	r2, [r2]
   11e64:	bl	10fdc <fprintf@plt>
   11e68:	b	115f8 <fputs@plt+0x508>
   11e6c:	ldr	r1, [pc, #856]	; 121cc <fputs@plt+0x10dc>
   11e70:	mov	r2, #18
   11e74:	mov	r0, r7
   11e78:	add	r1, pc, r1
   11e7c:	bl	10ee0 <rb_strlcpy@plt>
   11e80:	b	112c4 <fputs@plt+0x1d4>
   11e84:	ldrb	r3, [sl, #6]
   11e88:	cmp	r3, #0
   11e8c:	bne	11ec0 <fputs@plt+0xdd0>
   11e90:	ldr	r3, [pc, #652]	; 12124 <fputs@plt+0x1034>
   11e94:	ldr	r2, [sp, #60]	; 0x3c
   11e98:	ldr	r2, [r2, r3]
   11e9c:	ldr	r3, [r2, #16]
   11ea0:	add	r3, r3, #1
   11ea4:	str	r3, [r2, #16]
   11ea8:	b	11690 <fputs@plt+0x5a0>
   11eac:	mov	r0, r4
   11eb0:	bl	12fa4 <fputs@plt+0x1eb4>
   11eb4:	b	11690 <fputs@plt+0x5a0>
   11eb8:	ldr	r2, [sp, #84]	; 0x54
   11ebc:	b	1156c <fputs@plt+0x47c>
   11ec0:	ldr	r0, [pc, #776]	; 121d0 <fputs@plt+0x10e0>
   11ec4:	mov	r2, #10
   11ec8:	mov	r1, #1
   11ecc:	ldr	r3, [sp, #52]	; 0x34
   11ed0:	add	r0, pc, r0
   11ed4:	ldr	r3, [r3]
   11ed8:	bl	10fac <fwrite@plt>
   11edc:	b	11e90 <fputs@plt+0xda0>
   11ee0:	ldr	r3, [pc, #652]	; 12174 <fputs@plt+0x1084>
   11ee4:	ldr	r1, [pc, #744]	; 121d4 <fputs@plt+0x10e4>
   11ee8:	ldr	r3, [fp, r3]
   11eec:	add	r1, pc, r1
   11ef0:	ldr	r0, [r3]
   11ef4:	bl	10fdc <fprintf@plt>
   11ef8:	b	11aa4 <fputs@plt+0x9b4>
   11efc:	ldr	r0, [pc, #724]	; 121d8 <fputs@plt+0x10e8>
   11f00:	mov	r2, #72	; 0x48
   11f04:	mov	r1, #1
   11f08:	ldr	r3, [sp, #52]	; 0x34
   11f0c:	add	r0, pc, r0
   11f10:	ldr	r3, [r3]
   11f14:	bl	10fac <fwrite@plt>
   11f18:	b	11af0 <fputs@plt+0xa00>
   11f1c:	ldr	r0, [pc, #696]	; 121dc <fputs@plt+0x10ec>
   11f20:	mov	r2, #29
   11f24:	mov	r1, #1
   11f28:	ldr	r3, [sp, #52]	; 0x34
   11f2c:	add	r0, pc, r0
   11f30:	ldr	r3, [r3]
   11f34:	bl	10fac <fwrite@plt>
   11f38:	b	1130c <fputs@plt+0x21c>
   11f3c:	ldr	r0, [pc, #668]	; 121e0 <fputs@plt+0x10f0>
   11f40:	mov	r2, #25
   11f44:	mov	r1, #1
   11f48:	ldr	r3, [sp, #52]	; 0x34
   11f4c:	add	r0, pc, r0
   11f50:	ldr	r3, [r3]
   11f54:	bl	10fac <fwrite@plt>
   11f58:	ldr	r1, [pc, #644]	; 121e4 <fputs@plt+0x10f4>
   11f5c:	mov	r0, r4
   11f60:	add	r1, pc, r1
   11f64:	bl	12c3c <fputs@plt+0x1b4c>
   11f68:	b	11d08 <fputs@plt+0xc18>
   11f6c:	mov	r0, #0
   11f70:	bl	122f8 <fputs@plt+0x1208>
   11f74:	mov	r0, #1
   11f78:	bl	122f8 <fputs@plt+0x1208>
   11f7c:	ldr	r0, [pc, #612]	; 121e8 <fputs@plt+0x10f8>
   11f80:	mov	r2, #34	; 0x22
   11f84:	mov	r1, #1
   11f88:	ldr	r3, [pc, #484]	; 12174 <fputs@plt+0x1084>
   11f8c:	ldr	fp, [sp, #60]	; 0x3c
   11f90:	add	r0, pc, r0
   11f94:	ldr	r3, [fp, r3]
   11f98:	ldr	r3, [r3]
   11f9c:	bl	10fac <fwrite@plt>
   11fa0:	mov	r0, #1
   11fa4:	bl	110d8 <exit@plt>
   11fa8:	ldr	r3, [pc, #452]	; 12174 <fputs@plt+0x1084>
   11fac:	mov	r2, #28
   11fb0:	mov	r1, #1
   11fb4:	ldr	r0, [pc, #560]	; 121ec <fputs@plt+0x10fc>
   11fb8:	ldr	r4, [fp, r3]
   11fbc:	add	r0, pc, r0
   11fc0:	ldr	r3, [r4]
   11fc4:	bl	10fac <fwrite@plt>
   11fc8:	ldrb	r3, [sl, #1]
   11fcc:	cmp	r3, #0
   11fd0:	beq	11fe0 <fputs@plt+0xef0>
   11fd4:	ldrb	r3, [sl, #5]
   11fd8:	cmp	r3, #0
   11fdc:	bne	12018 <fputs@plt+0xf28>
   11fe0:	ldr	r2, [pc, #520]	; 121f0 <fputs@plt+0x1100>
   11fe4:	ldr	r1, [pc, #520]	; 121f4 <fputs@plt+0x1104>
   11fe8:	ldr	r0, [r4]
   11fec:	add	r2, pc, r2
   11ff0:	add	r1, pc, r1
   11ff4:	bl	10fdc <fprintf@plt>
   11ff8:	mov	r0, #1
   11ffc:	bl	110d8 <exit@plt>
   12000:	ldr	r0, [pc, #496]	; 121f8 <fputs@plt+0x1108>
   12004:	mov	r2, #33	; 0x21
   12008:	mov	r1, #1
   1200c:	ldr	r3, [pc, #352]	; 12174 <fputs@plt+0x1084>
   12010:	add	r0, pc, r0
   12014:	b	11f94 <fputs@plt+0xea4>
   12018:	ldr	r0, [pc, #476]	; 121fc <fputs@plt+0x110c>
   1201c:	mov	r2, #48	; 0x30
   12020:	mov	r1, #1
   12024:	ldr	r3, [r4]
   12028:	add	r0, pc, r0
   1202c:	bl	10fac <fwrite@plt>
   12030:	b	11fe0 <fputs@plt+0xef0>
   12034:	ldmib	r2, {r3, r9}
   12038:	cmp	r9, #0
   1203c:	str	r3, [sp, #72]	; 0x48
   12040:	beq	12050 <fputs@plt+0xf60>
   12044:	mov	r0, r9
   12048:	bl	12934 <fputs@plt+0x1844>
   1204c:	mov	r9, r0
   12050:	ldr	r2, [r7, #-512]	; 0xfffffe00
   12054:	ldr	r2, [r2, r6]
   12058:	ldr	r0, [r2, #16]
   1205c:	bl	12824 <fputs@plt+0x1734>
   12060:	ldr	ip, [r7, #-512]	; 0xfffffe00
   12064:	mov	r3, r4
   12068:	mov	r1, #512	; 0x200
   1206c:	ldr	r2, [pc, #396]	; 12200 <fputs@plt+0x1110>
   12070:	ldr	ip, [ip, r6]
   12074:	add	r2, pc, r2
   12078:	ldr	lr, [ip, #16]
   1207c:	str	lr, [sp, #16]
   12080:	ldr	ip, [ip, #12]
   12084:	str	r9, [sp, #4]
   12088:	ldr	lr, [sp, #72]	; 0x48
   1208c:	str	lr, [sp]
   12090:	str	r0, [sp, #8]
   12094:	str	ip, [sp, #12]
   12098:	ldr	r0, [sp, #68]	; 0x44
   1209c:	bl	1106c <snprintf@plt>
   120a0:	b	11864 <fputs@plt+0x774>
   120a4:	mov	r0, #0
   120a8:	bl	12750 <fputs@plt+0x1660>
   120ac:	subs	r3, r0, #0
   120b0:	str	r3, [sp, #64]	; 0x40
   120b4:	beq	11414 <fputs@plt+0x324>
   120b8:	ldrb	r3, [r3]
   120bc:	cmp	r3, #0
   120c0:	bne	114fc <fputs@plt+0x40c>
   120c4:	b	11414 <fputs@plt+0x324>
   120c8:	strdeq	pc, [r9], -r8
   120cc:	andeq	r3, r8, r0, lsl #6
   120d0:	andeq	sp, r9, ip, lsr #29
   120d4:	andeq	r0, r0, r8, lsr r1
   120d8:	andeq	r0, r0, ip, lsr #2
   120dc:	andeq	r0, r0, r0, asr #2
   120e0:	andeq	r2, r8, r8, asr #21
   120e4:	andeq	r3, r8, r0, lsl r2
   120e8:	andeq	lr, r9, r4, asr #21
   120ec:	andeq	ip, r9, r0, lsr #6
   120f0:	andeq	lr, r9, r8, lsr #21
   120f4:	andeq	r3, r8, r4, lsr #4
   120f8:	ldrdeq	r2, [r8], -r4
   120fc:	andeq	r3, r8, r0, ror r2
   12100:	andeq	fp, r8, ip, ror #12
   12104:	andeq	r3, r8, r8, ror #4
   12108:	andeq	r3, r8, r0, ror #4
   1210c:	ldrdeq	r3, [r8], -r8
   12110:	andeq	lr, r9, r8, asr #18
   12114:	andeq	lr, r9, ip, lsl #18
   12118:	andeq	lr, r9, r4, ror r8
   1211c:	andeq	r2, r8, r4, lsr #29
   12120:	muleq	r8, r4, r7
   12124:	andeq	r0, r0, r0, lsr r1
   12128:	andeq	r3, r8, r8, lsr r1
   1212c:	andeq	r3, r8, ip, lsl r1
   12130:	strheq	r3, [r8], -r4
   12134:	andeq	r2, r8, ip, lsr pc
   12138:	andeq	lr, r9, r0, asr #13
   1213c:	andeq	r3, r8, r8, ror r0
   12140:	andeq	lr, r9, r4, lsr #13
   12144:	andeq	sl, r8, ip, lsl r6
   12148:	andeq	r0, sl, r0, lsr r6
   1214c:	andeq	r0, sl, r0, lsr #12
   12150:	andeq	r0, sl, r4, lsl r6
   12154:	andeq	r3, r8, r4, asr #32
   12158:	andeq	r0, sl, ip, ror #9
   1215c:	andeq	r2, r8, r4, ror pc
   12160:	muleq	sl, r4, r4
   12164:	andeq	r2, r8, r8, lsl #30
   12168:	andeq	r2, r8, r4, lsl r4
   1216c:	andeq	r2, r8, ip, asr lr
   12170:	andeq	r2, r8, r0, ror lr
   12174:	andeq	r0, r0, r4, asr #2
   12178:			; <UNDEFINED> instruction: 0x00082ab8
   1217c:	andeq	r2, r8, r0, asr #21
   12180:	andeq	r2, r8, ip, asr #20
   12184:	muleq	r8, r0, sl
   12188:			; <UNDEFINED> instruction: 0x0009e1b0
   1218c:			; <UNDEFINED> instruction: 0x00082bbc
   12190:	andeq	r2, r8, r4, asr #19
   12194:	andeq	r2, r8, r0, lsr #19
   12198:	andeq	r2, r8, r8, lsr #19
   1219c:	strdeq	r2, [r8], -r4
   121a0:	andeq	r0, r0, r4, lsl #12
   121a4:	andeq	r2, r8, r8, lsl r8
   121a8:	andeq	r2, r8, r8, lsl r8
   121ac:	andeq	r2, r8, r0, lsr r8
   121b0:	strdeq	r2, [r8], -ip
   121b4:	andeq	r2, r8, r8, ror r5
   121b8:	andeq	r2, r8, ip, ror #15
   121bc:	andeq	r2, r8, r0, ror #15
   121c0:	ldrdeq	r2, [r8], -r4
   121c4:	muleq	r8, r8, r8
   121c8:	andeq	r2, r8, r4, lsl #18
   121cc:	andeq	r2, r8, ip, asr r6
   121d0:	andeq	r2, r8, r4, lsl #19
   121d4:	andeq	r2, r8, r8, ror #19
   121d8:	andeq	r2, r8, ip, asr #21
   121dc:	andeq	r2, r8, r4, lsr #13
   121e0:	ldrdeq	r2, [r8], -ip
   121e4:	andeq	r2, r8, r4, ror #11
   121e8:	andeq	r2, r8, r0, ror r6
   121ec:	muleq	r8, r4, r4
   121f0:	andeq	pc, r9, r8, asr #32
   121f4:			; <UNDEFINED> instruction: 0x000824b4
   121f8:	strdeq	r2, [r8], -r4
   121fc:	andeq	r2, r8, r8, asr #8
   12200:	andeq	r2, r8, r4, lsr r8
   12204:	mov	fp, #0
   12208:	mov	lr, #0
   1220c:	pop	{r1}		; (ldr r1, [sp], #4)
   12210:	mov	r2, sp
   12214:	push	{r2}		; (str r2, [sp, #-4]!)
   12218:	push	{r0}		; (str r0, [sp, #-4]!)
   1221c:	ldr	ip, [pc, #16]	; 12234 <fputs@plt+0x1144>
   12220:	push	{ip}		; (str ip, [sp, #-4]!)
   12224:	ldr	r0, [pc, #12]	; 12238 <fputs@plt+0x1148>
   12228:	ldr	r3, [pc, #12]	; 1223c <fputs@plt+0x114c>
   1222c:	bl	10e38 <__libc_start_main@plt>
   12230:	bl	10e08 <abort@plt>
   12234:	andeq	r3, r9, r8, asr sp
   12238:	andeq	r1, r1, r0, lsl #2
   1223c:	strdeq	r3, [r9], -r8
   12240:	ldr	r3, [pc, #20]	; 1225c <fputs@plt+0x116c>
   12244:	ldr	r2, [pc, #20]	; 12260 <fputs@plt+0x1170>
   12248:	add	r3, pc, r3
   1224c:	ldr	r2, [r3, r2]
   12250:	cmp	r2, #0
   12254:	bxeq	lr
   12258:	b	10e50 <__gmon_start__@plt>
   1225c:			; <UNDEFINED> instruction: 0x0009cdb0
   12260:	andeq	r0, r0, r8, lsl r1
   12264:	ldr	r0, [pc, #24]	; 12284 <fputs@plt+0x1194>
   12268:	ldr	r3, [pc, #24]	; 12288 <fputs@plt+0x1198>
   1226c:	cmp	r3, r0
   12270:	bxeq	lr
   12274:	ldr	r3, [pc, #16]	; 1228c <fputs@plt+0x119c>
   12278:	cmp	r3, #0
   1227c:	bxeq	lr
   12280:	bx	r3
   12284:	andeq	pc, sl, ip, ror #27
   12288:	andeq	pc, sl, ip, ror #27
   1228c:	andeq	r0, r0, r0
   12290:	ldr	r0, [pc, #36]	; 122bc <fputs@plt+0x11cc>
   12294:	ldr	r1, [pc, #36]	; 122c0 <fputs@plt+0x11d0>
   12298:	sub	r1, r1, r0
   1229c:	asr	r1, r1, #2
   122a0:	add	r1, r1, r1, lsr #31
   122a4:	asrs	r1, r1, #1
   122a8:	bxeq	lr
   122ac:	ldr	r3, [pc, #16]	; 122c4 <fputs@plt+0x11d4>
   122b0:	cmp	r3, #0
   122b4:	bxeq	lr
   122b8:	bx	r3
   122bc:	andeq	pc, sl, ip, ror #27
   122c0:	andeq	pc, sl, ip, ror #27
   122c4:	andeq	r0, r0, r0
   122c8:	push	{r4, lr}
   122cc:	ldr	r4, [pc, #24]	; 122ec <fputs@plt+0x11fc>
   122d0:	ldrb	r3, [r4]
   122d4:	cmp	r3, #0
   122d8:	popne	{r4, pc}
   122dc:	bl	12264 <fputs@plt+0x1174>
   122e0:	mov	r3, #1
   122e4:	strb	r3, [r4]
   122e8:	pop	{r4, pc}
   122ec:	strdeq	pc, [sl], -r0
   122f0:	b	12290 <fputs@plt+0x11a0>
   122f4:	bx	lr
   122f8:	ldr	r3, [pc, #484]	; 124e4 <fputs@plt+0x13f4>
   122fc:	mov	r5, r0
   12300:	str	r4, [sp, #-8]!
   12304:	ldr	r0, [pc, #476]	; 124e8 <fputs@plt+0x13f8>
   12308:	str	lr, [sp, #4]
   1230c:	ldr	r2, [pc, #472]	; 124ec <fputs@plt+0x13fc>
   12310:	add	r3, pc, r3
   12314:	ldr	r1, [pc, #468]	; 124f0 <fputs@plt+0x1400>
   12318:	ldr	r4, [r3, r0]
   1231c:	add	r2, pc, r2
   12320:	add	r1, pc, r1
   12324:	ldr	r0, [r4]
   12328:	bl	10fdc <fprintf@plt>
   1232c:	ldr	r0, [pc, #448]	; 124f4 <fputs@plt+0x1404>
   12330:	mov	r2, #53	; 0x35
   12334:	mov	r1, #1
   12338:	ldr	r3, [r4]
   1233c:	add	r0, pc, r0
   12340:	bl	10fac <fwrite@plt>
   12344:	ldr	r0, [pc, #428]	; 124f8 <fputs@plt+0x1408>
   12348:	mov	r2, #235	; 0xeb
   1234c:	mov	r1, #1
   12350:	ldr	r3, [r4]
   12354:	add	r0, pc, r0
   12358:	bl	10fac <fwrite@plt>
   1235c:	ldr	r2, [pc, #408]	; 124fc <fputs@plt+0x140c>
   12360:	ldr	r1, [pc, #408]	; 12500 <fputs@plt+0x1410>
   12364:	ldr	r0, [r4]
   12368:	add	r2, pc, r2
   1236c:	add	r1, pc, r1
   12370:	bl	10fdc <fprintf@plt>
   12374:	ldr	r0, [pc, #392]	; 12504 <fputs@plt+0x1414>
   12378:	mov	r2, #47	; 0x2f
   1237c:	mov	r1, #1
   12380:	ldr	r3, [r4]
   12384:	add	r0, pc, r0
   12388:	bl	10fac <fwrite@plt>
   1238c:	ldr	r0, [pc, #372]	; 12508 <fputs@plt+0x1418>
   12390:	mov	r2, #56	; 0x38
   12394:	mov	r1, #1
   12398:	ldr	r3, [r4]
   1239c:	add	r0, pc, r0
   123a0:	bl	10fac <fwrite@plt>
   123a4:	ldr	r0, [pc, #352]	; 1250c <fputs@plt+0x141c>
   123a8:	mov	r2, #58	; 0x3a
   123ac:	mov	r1, #1
   123b0:	ldr	r3, [r4]
   123b4:	add	r0, pc, r0
   123b8:	bl	10fac <fwrite@plt>
   123bc:	ldr	r0, [pc, #332]	; 12510 <fputs@plt+0x1420>
   123c0:	mov	r2, #84	; 0x54
   123c4:	mov	r1, #1
   123c8:	ldr	r3, [r4]
   123cc:	add	r0, pc, r0
   123d0:	bl	10fac <fwrite@plt>
   123d4:	ldr	r0, [pc, #312]	; 12514 <fputs@plt+0x1424>
   123d8:	mov	r2, #69	; 0x45
   123dc:	mov	r1, #1
   123e0:	ldr	r3, [r4]
   123e4:	add	r0, pc, r0
   123e8:	bl	10fac <fwrite@plt>
   123ec:	ldr	r0, [pc, #292]	; 12518 <fputs@plt+0x1428>
   123f0:	mov	r2, #68	; 0x44
   123f4:	mov	r1, #1
   123f8:	ldr	r3, [r4]
   123fc:	add	r0, pc, r0
   12400:	bl	10fac <fwrite@plt>
   12404:	ldr	r0, [pc, #272]	; 1251c <fputs@plt+0x142c>
   12408:	mov	r2, #73	; 0x49
   1240c:	mov	r1, #1
   12410:	ldr	r3, [r4]
   12414:	add	r0, pc, r0
   12418:	bl	10fac <fwrite@plt>
   1241c:	ldr	r0, [pc, #252]	; 12520 <fputs@plt+0x1430>
   12420:	mov	r2, #61	; 0x3d
   12424:	mov	r1, #1
   12428:	ldr	r3, [r4]
   1242c:	add	r0, pc, r0
   12430:	bl	10fac <fwrite@plt>
   12434:	ldr	r0, [pc, #232]	; 12524 <fputs@plt+0x1434>
   12438:	mov	r2, #90	; 0x5a
   1243c:	mov	r1, #1
   12440:	ldr	r3, [r4]
   12444:	add	r0, pc, r0
   12448:	bl	10fac <fwrite@plt>
   1244c:	ldr	r0, [pc, #212]	; 12528 <fputs@plt+0x1438>
   12450:	mov	r2, #46	; 0x2e
   12454:	mov	r1, #1
   12458:	ldr	r3, [r4]
   1245c:	add	r0, pc, r0
   12460:	bl	10fac <fwrite@plt>
   12464:	ldr	r0, [pc, #192]	; 1252c <fputs@plt+0x143c>
   12468:	mov	r2, #77	; 0x4d
   1246c:	mov	r1, #1
   12470:	ldr	r3, [r4]
   12474:	add	r0, pc, r0
   12478:	bl	10fac <fwrite@plt>
   1247c:	ldr	r0, [pc, #172]	; 12530 <fputs@plt+0x1440>
   12480:	mov	r2, #51	; 0x33
   12484:	mov	r1, #1
   12488:	ldr	r3, [r4]
   1248c:	add	r0, pc, r0
   12490:	bl	10fac <fwrite@plt>
   12494:	ldr	r0, [pc, #152]	; 12534 <fputs@plt+0x1444>
   12498:	mov	r2, #70	; 0x46
   1249c:	mov	r1, #1
   124a0:	ldr	r3, [r4]
   124a4:	add	r0, pc, r0
   124a8:	bl	10fac <fwrite@plt>
   124ac:	ldr	r0, [pc, #132]	; 12538 <fputs@plt+0x1448>
   124b0:	mov	r2, #87	; 0x57
   124b4:	mov	r1, #1
   124b8:	ldr	r3, [r4]
   124bc:	add	r0, pc, r0
   124c0:	bl	10fac <fwrite@plt>
   124c4:	ldr	r0, [pc, #112]	; 1253c <fputs@plt+0x144c>
   124c8:	mov	r2, #54	; 0x36
   124cc:	mov	r1, #1
   124d0:	ldr	r3, [r4]
   124d4:	add	r0, pc, r0
   124d8:	bl	10fac <fwrite@plt>
   124dc:	mov	r0, r5
   124e0:	bl	110d8 <exit@plt>
   124e4:	andeq	ip, r9, r8, ror #25
   124e8:	andeq	r0, r0, r4, asr #2
   124ec:	andeq	r1, r8, r0, lsl #21
   124f0:	andeq	r1, r8, r4, lsl #21
   124f4:	muleq	r8, r8, sl
   124f8:			; <UNDEFINED> instruction: 0x00081ab8
   124fc:	andeq	lr, r9, ip, asr #25
   12500:	andeq	r1, r8, ip, lsl #23
   12504:	andeq	r1, r8, r8, lsr #23
   12508:	andeq	r1, r8, r0, asr #23
   1250c:	andeq	r1, r8, r4, ror #23
   12510:	andeq	r1, r8, r8, lsl #24
   12514:	andeq	r1, r8, r8, asr #24
   12518:	andeq	r1, r8, r8, ror ip
   1251c:	andeq	r1, r8, r8, lsr #25
   12520:	ldrdeq	r1, [r8], -ip
   12524:	andeq	r1, r8, r4, lsl #26
   12528:	andeq	r1, r8, r8, asr #26
   1252c:	andeq	r1, r8, r0, ror #26
   12530:	muleq	r8, r8, sp
   12534:			; <UNDEFINED> instruction: 0x00081db4
   12538:	andeq	r1, r8, r4, ror #27
   1253c:	andeq	r1, r8, r4, lsr #28
   12540:	ldr	r3, [pc, #464]	; 12718 <fputs@plt+0x1628>
   12544:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12548:	ldr	r2, [pc, #460]	; 1271c <fputs@plt+0x162c>
   1254c:	strd	r6, [sp, #8]
   12550:	strd	r8, [sp, #16]
   12554:	add	r3, pc, r3
   12558:	strd	sl, [sp, #24]
   1255c:	str	lr, [sp, #32]
   12560:	sub	sp, sp, #84	; 0x54
   12564:	ldr	r2, [r3, r2]
   12568:	ldrb	r1, [r2, #3]
   1256c:	cmp	r1, #0
   12570:	bne	12640 <fputs@plt+0x1550>
   12574:	ldrb	r2, [r2, #6]
   12578:	cmp	r2, #0
   1257c:	bne	12640 <fputs@plt+0x1550>
   12580:	ldr	r3, [pc, #408]	; 12720 <fputs@plt+0x1630>
   12584:	add	ip, sp, #52	; 0x34
   12588:	add	sl, sp, #36	; 0x24
   1258c:	ldr	r2, [pc, #400]	; 12724 <fputs@plt+0x1634>
   12590:	str	ip, [sp, #20]
   12594:	ldr	r1, [pc, #396]	; 12728 <fputs@plt+0x1638>
   12598:	add	r3, pc, r3
   1259c:	add	r5, r3, #8
   125a0:	add	r3, r3, #40	; 0x28
   125a4:	ldr	r0, [pc, #384]	; 1272c <fputs@plt+0x163c>
   125a8:	add	r2, pc, r2
   125ac:	str	r3, [sp, #8]
   125b0:	add	r1, pc, r1
   125b4:	str	r2, [sp, #12]
   125b8:	ldrd	r2, [r1]
   125bc:	add	r0, pc, r0
   125c0:	ldr	r4, [pc, #360]	; 12730 <fputs@plt+0x1640>
   125c4:	str	r0, [sp, #16]
   125c8:	ldr	r9, [pc, #356]	; 12734 <fputs@plt+0x1644>
   125cc:	strd	r2, [sp, #52]	; 0x34
   125d0:	ldrd	r2, [r1, #8]
   125d4:	add	r4, pc, r4
   125d8:	ldr	r8, [pc, #344]	; 12738 <fputs@plt+0x1648>
   125dc:	add	r9, pc, r9
   125e0:	ldr	r0, [r1, #24]
   125e4:	strd	r2, [sp, #60]	; 0x3c
   125e8:	ldrd	r2, [r1, #16]
   125ec:	add	r8, pc, r8
   125f0:	strd	r2, [sp, #68]	; 0x44
   125f4:	str	r0, [sp, #76]	; 0x4c
   125f8:	mov	r2, r4
   125fc:	mov	r0, sl
   12600:	ldr	r1, [sp, #12]
   12604:	bl	12d98 <fputs@plt+0x1ca8>
   12608:	mov	r0, sl
   1260c:	bl	12fa4 <fputs@plt+0x1eb4>
   12610:	ldr	r0, [sp, #40]	; 0x28
   12614:	cmp	r0, #0
   12618:	bne	12664 <fputs@plt+0x1574>
   1261c:	mov	r2, r4
   12620:	ldr	r1, [sp, #16]
   12624:	bl	12c3c <fputs@plt+0x1b4c>
   12628:	ldr	r3, [sp, #8]
   1262c:	add	r5, r5, #8
   12630:	cmp	r5, r3
   12634:	beq	126fc <fputs@plt+0x160c>
   12638:	ldr	r4, [r5, #-8]
   1263c:	b	125f8 <fputs@plt+0x1508>
   12640:	ldr	ip, [pc, #244]	; 1273c <fputs@plt+0x164c>
   12644:	mov	r2, #22
   12648:	mov	r1, #1
   1264c:	ldr	r0, [pc, #236]	; 12740 <fputs@plt+0x1650>
   12650:	ldr	r3, [r3, ip]
   12654:	add	r0, pc, r0
   12658:	ldr	r3, [r3]
   1265c:	bl	10fac <fwrite@plt>
   12660:	b	12580 <fputs@plt+0x1490>
   12664:	ldr	fp, [sp, #52]	; 0x34
   12668:	cmp	fp, #0
   1266c:	beq	12628 <fputs@plt+0x1538>
   12670:	ldr	r7, [pc, #204]	; 12744 <fputs@plt+0x1654>
   12674:	add	r6, sp, #28
   12678:	ldr	r4, [sp, #20]
   1267c:	add	r7, pc, r7
   12680:	b	126bc <fputs@plt+0x15cc>
   12684:	mov	r2, #8
   12688:	mov	r1, r9
   1268c:	mov	r0, r6
   12690:	bl	10ee0 <rb_strlcpy@plt>
   12694:	ldr	r1, [pc, #172]	; 12748 <fputs@plt+0x1658>
   12698:	mov	r0, #0
   1269c:	ldr	r2, [r5, #-8]
   126a0:	str	r6, [sp]
   126a4:	ldr	r3, [r4]
   126a8:	add	r1, pc, r1
   126ac:	bl	12c3c <fputs@plt+0x1b4c>
   126b0:	ldr	fp, [r4, #4]!
   126b4:	cmp	fp, #0
   126b8:	beq	12628 <fputs@plt+0x1538>
   126bc:	mov	r1, r7
   126c0:	mov	r0, fp
   126c4:	bl	110cc <strcmp@plt>
   126c8:	cmp	r0, #0
   126cc:	mov	r1, r8
   126d0:	mov	r0, fp
   126d4:	bne	12684 <fputs@plt+0x1594>
   126d8:	bl	110cc <strcmp@plt>
   126dc:	cmp	r0, #0
   126e0:	bne	12684 <fputs@plt+0x1594>
   126e4:	ldr	r1, [pc, #96]	; 1274c <fputs@plt+0x165c>
   126e8:	mov	r2, #8
   126ec:	mov	r0, r6
   126f0:	add	r1, pc, r1
   126f4:	bl	10ee0 <rb_strlcpy@plt>
   126f8:	b	12694 <fputs@plt+0x15a4>
   126fc:	add	sp, sp, #84	; 0x54
   12700:	ldrd	r4, [sp]
   12704:	ldrd	r6, [sp, #8]
   12708:	ldrd	r8, [sp, #16]
   1270c:	ldrd	sl, [sp, #24]
   12710:	add	sp, sp, #32
   12714:	pop	{pc}		; (ldr pc, [sp], #4)
   12718:	andeq	ip, r9, r4, lsr #21
   1271c:	andeq	r0, r0, r8, lsr r1
   12720:	andeq	fp, r9, r0, asr #1
   12724:	andeq	r1, r8, r8, lsr #27
   12728:	andeq	ip, r9, r0, lsr #23
   1272c:	ldrdeq	r1, [r8], -r4
   12730:	andeq	r1, r8, ip, asr sp
   12734:	andeq	r1, r8, r4, lsr #28
   12738:	andeq	r1, r8, r4, lsl #28
   1273c:	andeq	r0, r0, r0, asr #2
   12740:	andeq	r1, r8, r4, ror #25
   12744:	andeq	r9, r8, r4, ror #28
   12748:	andeq	r1, r8, r0, ror #26
   1274c:	andeq	r1, r8, r8, lsl #26
   12750:	str	r4, [sp, #-8]!
   12754:	subs	r4, r0, #0
   12758:	str	lr, [sp, #4]
   1275c:	beq	12800 <fputs@plt+0x1710>
   12760:	ldr	r2, [pc, #172]	; 12814 <fputs@plt+0x1724>
   12764:	add	r2, pc, r2
   12768:	str	r4, [r2]
   1276c:	ldrb	r2, [r4]
   12770:	cmp	r2, #34	; 0x22
   12774:	bne	127ec <fputs@plt+0x16fc>
   12778:	mov	r0, r4
   1277c:	mov	r1, #44	; 0x2c
   12780:	bl	10e8c <strchr@plt>
   12784:	cmp	r0, #0
   12788:	add	r4, r4, #1
   1278c:	bne	127a8 <fputs@plt+0x16b8>
   12790:	b	127dc <fputs@plt+0x16ec>
   12794:	add	r0, r0, #1
   12798:	mov	r1, #44	; 0x2c
   1279c:	bl	10e8c <strchr@plt>
   127a0:	cmp	r0, #0
   127a4:	beq	127dc <fputs@plt+0x16ec>
   127a8:	ldrb	r3, [r0, #-1]
   127ac:	cmp	r3, #34	; 0x22
   127b0:	bne	12794 <fputs@plt+0x16a4>
   127b4:	ldr	r3, [pc, #92]	; 12818 <fputs@plt+0x1728>
   127b8:	mov	r1, #0
   127bc:	add	r2, r0, #1
   127c0:	strb	r1, [r0, #-1]
   127c4:	mov	r0, r4
   127c8:	ldr	r4, [sp]
   127cc:	add	sp, sp, #4
   127d0:	add	r3, pc, r3
   127d4:	str	r2, [r3]
   127d8:	pop	{pc}		; (ldr pc, [sp], #4)
   127dc:	ldr	r3, [pc, #56]	; 1281c <fputs@plt+0x172c>
   127e0:	mov	r2, #0
   127e4:	add	r3, pc, r3
   127e8:	str	r2, [r3]
   127ec:	mov	r4, #0
   127f0:	mov	r0, r4
   127f4:	ldr	r4, [sp]
   127f8:	add	sp, sp, #4
   127fc:	pop	{pc}		; (ldr pc, [sp], #4)
   12800:	ldr	r3, [pc, #24]	; 12820 <fputs@plt+0x1730>
   12804:	ldr	r4, [pc, r3]
   12808:	cmp	r4, #0
   1280c:	bne	1276c <fputs@plt+0x167c>
   12810:	b	127ec <fputs@plt+0x16fc>
   12814:	andeq	sp, r9, r8, lsl #13
   12818:	andeq	sp, r9, ip, lsl r6
   1281c:	andeq	sp, r9, r8, lsl #12
   12820:	andeq	sp, r9, r8, ror #11
   12824:	mov	r2, #10
   12828:	mov	r1, #0
   1282c:	str	r4, [sp, #-8]!
   12830:	str	lr, [sp, #4]
   12834:	sub	sp, sp, #24
   12838:	bl	10f64 <strtol@plt>
   1283c:	str	r0, [sp, #20]
   12840:	add	r0, sp, #20
   12844:	bl	11084 <gmtime@plt>
   12848:	subs	ip, r0, #0
   1284c:	beq	128a4 <fputs@plt+0x17b4>
   12850:	ldr	r2, [ip, #4]
   12854:	mov	r1, #32
   12858:	ldr	r3, [ip, #20]
   1285c:	ldr	r4, [pc, #84]	; 128b8 <fputs@plt+0x17c8>
   12860:	str	r2, [sp, #12]
   12864:	ldr	r0, [ip, #8]
   12868:	add	r3, r3, #1888	; 0x760
   1286c:	ldr	r2, [pc, #72]	; 128bc <fputs@plt+0x17cc>
   12870:	add	r3, r3, #12
   12874:	add	r4, pc, r4
   12878:	add	r4, r4, #4
   1287c:	str	r0, [sp, #8]
   12880:	mov	r0, r4
   12884:	ldr	lr, [ip, #12]
   12888:	add	r2, pc, r2
   1288c:	str	lr, [sp, #4]
   12890:	ldr	ip, [ip, #16]
   12894:	add	ip, ip, #1
   12898:	str	ip, [sp]
   1289c:	bl	1106c <snprintf@plt>
   128a0:	mov	ip, r4
   128a4:	mov	r0, ip
   128a8:	add	sp, sp, #24
   128ac:	ldr	r4, [sp]
   128b0:	add	sp, sp, #4
   128b4:	pop	{pc}		; (ldr pc, [sp], #4)
   128b8:	andeq	sp, r9, r8, ror r5
   128bc:	andeq	r1, r8, r0, lsr #23
   128c0:	ldrb	r3, [r0]
   128c4:	cmp	r3, #0
   128c8:	beq	12918 <fputs@plt+0x1828>
   128cc:	ldr	r2, [pc, #84]	; 12928 <fputs@plt+0x1838>
   128d0:	mov	ip, #92	; 0x5c
   128d4:	add	r2, pc, r2
   128d8:	add	r2, r2, #36	; 0x24
   128dc:	cmp	r3, #34	; 0x22
   128e0:	mov	r1, r2
   128e4:	strbeq	ip, [r1], #2
   128e8:	strbne	r3, [r1], #1
   128ec:	strbeq	r3, [r2, #1]
   128f0:	mov	r2, r1
   128f4:	ldrb	r3, [r0, #1]!
   128f8:	cmp	r3, #0
   128fc:	bne	128dc <fputs@plt+0x17ec>
   12900:	ldr	r0, [pc, #36]	; 1292c <fputs@plt+0x183c>
   12904:	mov	r3, #0
   12908:	strb	r3, [r2]
   1290c:	add	r0, pc, r0
   12910:	add	r0, r0, #36	; 0x24
   12914:	bx	lr
   12918:	ldr	r2, [pc, #16]	; 12930 <fputs@plt+0x1840>
   1291c:	add	r2, pc, r2
   12920:	add	r2, r2, #36	; 0x24
   12924:	b	12900 <fputs@plt+0x1810>
   12928:	andeq	sp, r9, r8, lsl r5
   1292c:	andeq	sp, r9, r0, ror #9
   12930:	ldrdeq	sp, [r9], -r0
   12934:	ldrb	r3, [r0]
   12938:	cmp	r3, #0
   1293c:	beq	1299c <fputs@plt+0x18ac>
   12940:	ldr	r2, [pc, #104]	; 129b0 <fputs@plt+0x18c0>
   12944:	mov	ip, #39	; 0x27
   12948:	mov	r1, #32
   1294c:	add	r2, pc, r2
   12950:	add	r2, r2, #1056	; 0x420
   12954:	add	r2, r2, #4
   12958:	cmp	r3, #34	; 0x22
   1295c:	strbeq	ip, [r2]
   12960:	beq	12970 <fputs@plt+0x1880>
   12964:	cmp	r3, #58	; 0x3a
   12968:	strbeq	r1, [r2]
   1296c:	strbne	r3, [r2]
   12970:	ldrb	r3, [r0, #1]!
   12974:	add	r2, r2, #1
   12978:	cmp	r3, #0
   1297c:	bne	12958 <fputs@plt+0x1868>
   12980:	ldr	r0, [pc, #44]	; 129b4 <fputs@plt+0x18c4>
   12984:	mov	r3, #0
   12988:	strb	r3, [r2]
   1298c:	add	r0, pc, r0
   12990:	add	r0, r0, #1056	; 0x420
   12994:	add	r0, r0, #4
   12998:	bx	lr
   1299c:	ldr	r2, [pc, #20]	; 129b8 <fputs@plt+0x18c8>
   129a0:	add	r2, pc, r2
   129a4:	add	r2, r2, #1056	; 0x420
   129a8:	add	r2, r2, #4
   129ac:	b	12980 <fputs@plt+0x1890>
   129b0:	andeq	sp, r9, r0, lsr #9
   129b4:	andeq	sp, r9, r0, ror #8
   129b8:	andeq	sp, r9, ip, asr #8
   129bc:	mov	ip, r1
   129c0:	mov	r3, r0
   129c4:	str	r4, [sp, #-8]!
   129c8:	mov	r1, r2
   129cc:	mov	r0, ip
   129d0:	str	lr, [sp, #4]
   129d4:	blx	r3
   129d8:	ldr	r4, [sp]
   129dc:	add	sp, sp, #4
   129e0:	mov	r0, #0
   129e4:	pop	{pc}		; (ldr pc, [sp], #4)
   129e8:	push	{r0, r1, r2, r3}
   129ec:	ldr	r2, [pc, #108]	; 12a60 <fputs@plt+0x1970>
   129f0:	strd	r4, [sp, #-12]!
   129f4:	ldr	r3, [pc, #104]	; 12a64 <fputs@plt+0x1974>
   129f8:	str	lr, [sp, #8]
   129fc:	sub	sp, sp, #268	; 0x10c
   12a00:	add	r2, pc, r2
   12a04:	ldr	r5, [r2, r3]
   12a08:	ldr	r3, [r5]
   12a0c:	cmp	r3, #0
   12a10:	beq	12a58 <fputs@plt+0x1968>
   12a14:	add	ip, sp, #284	; 0x11c
   12a18:	add	r4, sp, #8
   12a1c:	ldr	r2, [sp, #280]	; 0x118
   12a20:	mov	r3, ip
   12a24:	mov	r1, #256	; 0x100
   12a28:	mov	r0, r4
   12a2c:	str	ip, [sp, #4]
   12a30:	bl	10e5c <vsnprintf@plt>
   12a34:	ldr	r3, [r5]
   12a38:	mov	r0, r4
   12a3c:	blx	r3
   12a40:	add	sp, sp, #268	; 0x10c
   12a44:	ldrd	r4, [sp]
   12a48:	ldr	lr, [sp, #8]
   12a4c:	add	sp, sp, #12
   12a50:	add	sp, sp, #16
   12a54:	bx	lr
   12a58:	mov	r0, #1
   12a5c:	bl	110d8 <exit@plt>
   12a60:	strdeq	ip, [r9], -r8
   12a64:	andeq	r0, r0, ip, lsr r1
   12a68:	strd	r4, [sp, #-12]!
   12a6c:	ldr	r4, [pc, #232]	; 12b5c <fputs@plt+0x1a6c>
   12a70:	str	lr, [sp, #8]
   12a74:	sub	sp, sp, #4224	; 0x1080
   12a78:	ldr	r3, [pc, #224]	; 12b60 <fputs@plt+0x1a70>
   12a7c:	sub	sp, sp, #4
   12a80:	add	r5, sp, #128	; 0x80
   12a84:	add	r4, pc, r4
   12a88:	ldr	r3, [r4, r3]
   12a8c:	str	r0, [r3]
   12a90:	ldr	r0, [pc, #204]	; 12b64 <fputs@plt+0x1a74>
   12a94:	add	r0, pc, r0
   12a98:	bl	10e80 <getenv@plt>
   12a9c:	subs	r1, r0, #0
   12aa0:	beq	12af4 <fputs@plt+0x1a04>
   12aa4:	mov	r0, r5
   12aa8:	mov	r2, #4096	; 0x1000
   12aac:	bl	10ee0 <rb_strlcpy@plt>
   12ab0:	ldr	r3, [pc, #176]	; 12b68 <fputs@plt+0x1a78>
   12ab4:	mov	r0, r5
   12ab8:	ldr	r4, [r4, r3]
   12abc:	mov	r1, r4
   12ac0:	bl	93488 <fputs@plt+0x82398>
   12ac4:	cmp	r0, #0
   12ac8:	bne	12b0c <fputs@plt+0x1a1c>
   12acc:	mov	r0, r5
   12ad0:	mov	r1, #2
   12ad4:	bl	10f10 <access@plt>
   12ad8:	cmp	r0, #0
   12adc:	bne	12b40 <fputs@plt+0x1a50>
   12ae0:	add	sp, sp, #4224	; 0x1080
   12ae4:	add	sp, sp, #4
   12ae8:	ldrd	r4, [sp]
   12aec:	add	sp, sp, #8
   12af0:	pop	{pc}		; (ldr pc, [sp], #4)
   12af4:	ldr	r1, [pc, #112]	; 12b6c <fputs@plt+0x1a7c>
   12af8:	mov	r2, #4096	; 0x1000
   12afc:	mov	r0, r5
   12b00:	add	r1, pc, r1
   12b04:	bl	10ee0 <rb_strlcpy@plt>
   12b08:	b	12ab0 <fputs@plt+0x19c0>
   12b0c:	ldr	r0, [r4]
   12b10:	bl	5b038 <fputs@plt+0x49f48>
   12b14:	ldr	r2, [pc, #84]	; 12b70 <fputs@plt+0x1a80>
   12b18:	mov	r3, r0
   12b1c:	add	r2, pc, r2
   12b20:	mov	r4, sp
   12b24:	mov	r1, #128	; 0x80
   12b28:	mov	r0, r4
   12b2c:	bl	1106c <snprintf@plt>
   12b30:	mov	r0, r4
   12b34:	bl	129e8 <fputs@plt+0x18f8>
   12b38:	mvn	r0, #0
   12b3c:	b	12ae0 <fputs@plt+0x19f0>
   12b40:	bl	110e4 <__errno_location@plt>
   12b44:	ldr	r0, [r0]
   12b48:	bl	10de4 <strerror@plt>
   12b4c:	ldr	r2, [pc, #32]	; 12b74 <fputs@plt+0x1a84>
   12b50:	mov	r3, r0
   12b54:	add	r2, pc, r2
   12b58:	b	12b20 <fputs@plt+0x1a30>
   12b5c:	andeq	ip, r9, r4, ror r5
   12b60:	andeq	r0, r0, ip, lsr r1
   12b64:			; <UNDEFINED> instruction: 0x00081fb0
   12b68:	andeq	r0, r0, r0, lsr #2
   12b6c:	andeq	r1, r8, r4, asr pc
   12b70:	andeq	r1, r8, r4, asr pc
   12b74:	andeq	r1, r8, r0, asr #30
   12b78:	ldr	r3, [pc, #28]	; 12b9c <fputs@plt+0x1aac>
   12b7c:	ldr	r2, [pc, #28]	; 12ba0 <fputs@plt+0x1ab0>
   12b80:	add	r3, pc, r3
   12b84:	ldr	r3, [r3, r2]
   12b88:	ldr	r0, [r3]
   12b8c:	cmp	r0, #0
   12b90:	beq	12b98 <fputs@plt+0x1aa8>
   12b94:	b	5a98c <fputs@plt+0x4989c>
   12b98:	bx	lr
   12b9c:	andeq	ip, r9, r8, ror r4
   12ba0:	andeq	r0, r0, r0, lsr #2
   12ba4:	str	r4, [sp, #-8]!
   12ba8:	mov	r4, r0
   12bac:	str	lr, [sp, #4]
   12bb0:	bl	10f34 <strlen@plt>
   12bb4:	cmp	r0, #1024	; 0x400
   12bb8:	movcs	r0, #0
   12bbc:	bcs	12c18 <fputs@plt+0x1b28>
   12bc0:	ldrb	r2, [r4]
   12bc4:	cmp	r2, #0
   12bc8:	beq	12c24 <fputs@plt+0x1b34>
   12bcc:	ldr	r3, [pc, #92]	; 12c30 <fputs@plt+0x1b40>
   12bd0:	add	r3, pc, r3
   12bd4:	cmp	r2, #39	; 0x27
   12bd8:	add	r1, r3, #1
   12bdc:	bne	12bf0 <fputs@plt+0x1b00>
   12be0:	mov	r0, r3
   12be4:	mov	r3, r1
   12be8:	strb	r2, [r0], #2
   12bec:	mov	r1, r0
   12bf0:	ldrb	r2, [r4], #1
   12bf4:	strb	r2, [r3]
   12bf8:	mov	r3, r1
   12bfc:	ldrb	r2, [r4]
   12c00:	cmp	r2, #0
   12c04:	bne	12bd4 <fputs@plt+0x1ae4>
   12c08:	ldr	r0, [pc, #36]	; 12c34 <fputs@plt+0x1b44>
   12c0c:	mov	r3, #0
   12c10:	strb	r3, [r1]
   12c14:	add	r0, pc, r0
   12c18:	ldr	r4, [sp]
   12c1c:	add	sp, sp, #4
   12c20:	pop	{pc}		; (ldr pc, [sp], #4)
   12c24:	ldr	r1, [pc, #12]	; 12c38 <fputs@plt+0x1b48>
   12c28:	add	r1, pc, r1
   12c2c:	b	12c08 <fputs@plt+0x1b18>
   12c30:	andeq	pc, r9, r4, ror #8
   12c34:	andeq	pc, r9, r0, lsr #8
   12c38:	andeq	pc, r9, ip, lsl #8
   12c3c:	ldr	ip, [pc, #308]	; 12d78 <fputs@plt+0x1c88>
   12c40:	push	{r1, r2, r3}
   12c44:	mov	r1, #2048	; 0x800
   12c48:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12c4c:	mov	r5, r0
   12c50:	ldr	r4, [pc, #292]	; 12d7c <fputs@plt+0x1c8c>
   12c54:	add	ip, pc, ip
   12c58:	strd	r6, [sp, #8]
   12c5c:	add	r0, ip, r1
   12c60:	strd	r8, [sp, #16]
   12c64:	str	sl, [sp, #24]
   12c68:	str	lr, [sp, #28]
   12c6c:	sub	sp, sp, #20
   12c70:	add	lr, sp, #56	; 0x38
   12c74:	ldr	r2, [sp, #52]	; 0x34
   12c78:	add	r4, pc, r4
   12c7c:	mov	r3, lr
   12c80:	str	lr, [sp, #8]
   12c84:	bl	1304c <fputs@plt+0x1f5c>
   12c88:	cmp	r0, #2048	; 0x800
   12c8c:	bcs	12d68 <fputs@plt+0x1c78>
   12c90:	ldr	r3, [pc, #232]	; 12d80 <fputs@plt+0x1c90>
   12c94:	cmp	r5, #0
   12c98:	moveq	r6, r5
   12c9c:	ldr	r8, [r4, r3]
   12ca0:	ldr	r0, [r8]
   12ca4:	beq	12cb0 <fputs@plt+0x1bc0>
   12ca8:	ldr	r6, [pc, #212]	; 12d84 <fputs@plt+0x1c94>
   12cac:	add	r6, pc, r6
   12cb0:	ldr	r4, [pc, #208]	; 12d88 <fputs@plt+0x1c98>
   12cb4:	add	r7, sp, #12
   12cb8:	mov	r3, r5
   12cbc:	mov	r2, r6
   12cc0:	str	r7, [sp]
   12cc4:	add	r4, pc, r4
   12cc8:	add	r4, r4, #2048	; 0x800
   12ccc:	mov	r1, r4
   12cd0:	bl	79af8 <fputs@plt+0x68a08>
   12cd4:	subs	r9, r0, #0
   12cd8:	beq	12d30 <fputs@plt+0x1c40>
   12cdc:	cmp	r9, #5
   12ce0:	bne	12d54 <fputs@plt+0x1c64>
   12ce4:	movw	sl, #41248	; 0xa120
   12ce8:	movt	sl, #7
   12cec:	mov	r1, sl
   12cf0:	mov	r0, #0
   12cf4:	bl	10dd8 <rb_sleep@plt>
   12cf8:	mov	r3, r5
   12cfc:	mov	r2, r6
   12d00:	ldr	r0, [r8]
   12d04:	mov	r1, r4
   12d08:	str	r7, [sp]
   12d0c:	bl	79af8 <fputs@plt+0x68a08>
   12d10:	cmp	r0, #0
   12d14:	beq	12d30 <fputs@plt+0x1c40>
   12d18:	subs	r9, r9, #1
   12d1c:	bne	12cec <fputs@plt+0x1bfc>
   12d20:	ldr	r0, [pc, #100]	; 12d8c <fputs@plt+0x1c9c>
   12d24:	ldr	r1, [sp, #12]
   12d28:	add	r0, pc, r0
   12d2c:	bl	129e8 <fputs@plt+0x18f8>
   12d30:	add	sp, sp, #20
   12d34:	ldrd	r4, [sp]
   12d38:	ldrd	r6, [sp, #8]
   12d3c:	ldrd	r8, [sp, #16]
   12d40:	ldr	sl, [sp, #24]
   12d44:	ldr	lr, [sp, #28]
   12d48:	add	sp, sp, #32
   12d4c:	add	sp, sp, #12
   12d50:	bx	lr
   12d54:	ldr	r0, [pc, #52]	; 12d90 <fputs@plt+0x1ca0>
   12d58:	ldr	r1, [sp, #12]
   12d5c:	add	r0, pc, r0
   12d60:	bl	129e8 <fputs@plt+0x18f8>
   12d64:	b	12d30 <fputs@plt+0x1c40>
   12d68:	ldr	r0, [pc, #36]	; 12d94 <fputs@plt+0x1ca4>
   12d6c:	add	r0, pc, r0
   12d70:	bl	129e8 <fputs@plt+0x18f8>
   12d74:	b	12c90 <fputs@plt+0x1ba0>
   12d78:	andeq	pc, r9, r0, ror #7
   12d7c:	andeq	ip, r9, r0, lsl #7
   12d80:	andeq	r0, r0, r0, lsr #2
   12d84:			; <UNDEFINED> instruction: 0xfffffd08
   12d88:	andeq	pc, r9, r0, ror r3	; <UNPREDICTABLE>
   12d8c:	andeq	r1, r8, ip, asr #27
   12d90:	muleq	r8, r8, sp
   12d94:	andeq	r1, r8, r8, asr sp
   12d98:	ldr	ip, [pc, #488]	; 12f88 <fputs@plt+0x1e98>
   12d9c:	push	{r1, r2, r3}
   12da0:	mov	r1, #2048	; 0x800
   12da4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12da8:	mov	r4, r0
   12dac:	strd	r6, [sp, #8]
   12db0:	add	ip, pc, ip
   12db4:	strd	r8, [sp, #16]
   12db8:	strd	sl, [sp, #24]
   12dbc:	str	lr, [sp, #32]
   12dc0:	sub	sp, sp, #32
   12dc4:	add	r0, sp, #72	; 0x48
   12dc8:	ldr	r5, [pc, #444]	; 12f8c <fputs@plt+0x1e9c>
   12dcc:	mov	r3, r0
   12dd0:	str	r0, [sp, #20]
   12dd4:	sub	r0, ip, #4080	; 0xff0
   12dd8:	sub	r0, r0, #8
   12ddc:	ldr	r2, [sp, #68]	; 0x44
   12de0:	bl	1304c <fputs@plt+0x1f5c>
   12de4:	cmp	r0, #2048	; 0x800
   12de8:	add	r5, pc, r5
   12dec:	bcs	12f6c <fputs@plt+0x1e7c>
   12df0:	ldr	r1, [pc, #408]	; 12f90 <fputs@plt+0x1ea0>
   12df4:	add	r7, r4, #8
   12df8:	add	r9, sp, #24
   12dfc:	add	r6, r4, #4
   12e00:	add	sl, sp, #28
   12e04:	ldr	fp, [pc, #392]	; 12f94 <fputs@plt+0x1ea4>
   12e08:	mov	r3, r6
   12e0c:	mov	r2, sl
   12e10:	ldr	r8, [r5, r1]
   12e14:	stm	sp, {r7, r9}
   12e18:	add	fp, pc, fp
   12e1c:	sub	fp, fp, #4080	; 0xff0
   12e20:	sub	fp, fp, #8
   12e24:	mov	r1, fp
   12e28:	ldr	r0, [r8]
   12e2c:	bl	924f4 <fputs@plt+0x81404>
   12e30:	subs	r5, r0, #0
   12e34:	beq	12e9c <fputs@plt+0x1dac>
   12e38:	cmp	r5, #5
   12e3c:	bne	12ed8 <fputs@plt+0x1de8>
   12e40:	mov	r3, fp
   12e44:	movw	fp, #41248	; 0xa120
   12e48:	movt	fp, #7
   12e4c:	str	r4, [sp, #12]
   12e50:	mov	r4, r3
   12e54:	mov	r1, fp
   12e58:	mov	r0, #0
   12e5c:	bl	10dd8 <rb_sleep@plt>
   12e60:	mov	r3, r6
   12e64:	mov	r2, sl
   12e68:	ldr	r0, [r8]
   12e6c:	mov	r1, r4
   12e70:	stm	sp, {r7, r9}
   12e74:	bl	924f4 <fputs@plt+0x81404>
   12e78:	cmp	r0, #0
   12e7c:	beq	12f80 <fputs@plt+0x1e90>
   12e80:	subs	r5, r5, #1
   12e84:	bne	12e54 <fputs@plt+0x1d64>
   12e88:	ldr	r0, [pc, #264]	; 12f98 <fputs@plt+0x1ea8>
   12e8c:	ldr	r4, [sp, #12]
   12e90:	ldr	r1, [sp, #24]
   12e94:	add	r0, pc, r0
   12e98:	bl	129e8 <fputs@plt+0x18f8>
   12e9c:	ldr	r9, [r4, #4]
   12ea0:	ldr	r7, [sp, #28]
   12ea4:	cmp	r9, #0
   12ea8:	streq	r9, [r4]
   12eac:	str	r7, [r4, #12]
   12eb0:	bne	12eec <fputs@plt+0x1dfc>
   12eb4:	add	sp, sp, #32
   12eb8:	ldrd	r4, [sp]
   12ebc:	ldrd	r6, [sp, #8]
   12ec0:	ldrd	r8, [sp, #16]
   12ec4:	ldrd	sl, [sp, #24]
   12ec8:	ldr	lr, [sp, #32]
   12ecc:	add	sp, sp, #36	; 0x24
   12ed0:	add	sp, sp, #12
   12ed4:	bx	lr
   12ed8:	ldr	r0, [pc, #188]	; 12f9c <fputs@plt+0x1eac>
   12edc:	ldr	r1, [sp, #24]
   12ee0:	add	r0, pc, r0
   12ee4:	bl	129e8 <fputs@plt+0x18f8>
   12ee8:	b	12e9c <fputs@plt+0x1dac>
   12eec:	lsl	r1, r9, #2
   12ef0:	mov	r0, #1
   12ef4:	ldr	r6, [r4, #8]
   12ef8:	bl	10ea4 <calloc@plt>
   12efc:	cmp	r0, #0
   12f00:	beq	12f7c <fputs@plt+0x1e8c>
   12f04:	cmp	r9, #0
   12f08:	str	r0, [r4]
   12f0c:	ble	12eb4 <fputs@plt+0x1dc4>
   12f10:	lsl	r8, r6, #2
   12f14:	sub	r5, r0, #4
   12f18:	mov	sl, r6
   12f1c:	mov	r4, #0
   12f20:	mov	r1, r8
   12f24:	mov	r0, #1
   12f28:	bl	10ea4 <calloc@plt>
   12f2c:	cmp	r0, #0
   12f30:	beq	12f7c <fputs@plt+0x1e8c>
   12f34:	cmp	r6, #0
   12f38:	str	r0, [r5, #4]!
   12f3c:	ble	12f5c <fputs@plt+0x1e6c>
   12f40:	add	r3, r7, sl, lsl #2
   12f44:	add	r1, r0, r8
   12f48:	ldr	r2, [r3], #4
   12f4c:	str	r2, [r0], #4
   12f50:	cmp	r0, r1
   12f54:	bne	12f48 <fputs@plt+0x1e58>
   12f58:	add	sl, r6, sl
   12f5c:	add	r4, r4, #1
   12f60:	cmp	r9, r4
   12f64:	bne	12f20 <fputs@plt+0x1e30>
   12f68:	b	12eb4 <fputs@plt+0x1dc4>
   12f6c:	ldr	r0, [pc, #44]	; 12fa0 <fputs@plt+0x1eb0>
   12f70:	add	r0, pc, r0
   12f74:	bl	129e8 <fputs@plt+0x18f8>
   12f78:	b	12df0 <fputs@plt+0x1d00>
   12f7c:	bl	10fb8 <rb_outofmemory@plt>
   12f80:	ldr	r4, [sp, #12]
   12f84:	b	12e9c <fputs@plt+0x1dac>
   12f88:	andeq	r1, sl, ip, ror r2
   12f8c:	andeq	ip, r9, r0, lsl r2
   12f90:	andeq	r0, r0, r0, lsr #2
   12f94:	andeq	r1, sl, r4, lsl r2
   12f98:	andeq	r1, r8, r0, ror #24
   12f9c:	andeq	r1, r8, r4, lsl ip
   12fa0:	andeq	r1, r8, r4, asr fp
   12fa4:	strd	r4, [sp, #-16]!
   12fa8:	mov	r5, r0
   12fac:	ldr	r1, [r0, #4]
   12fb0:	ldr	r2, [r0]
   12fb4:	str	r6, [sp, #8]
   12fb8:	str	lr, [sp, #12]
   12fbc:	cmp	r1, #0
   12fc0:	ble	12fec <fputs@plt+0x1efc>
   12fc4:	mov	r4, #0
   12fc8:	ldr	r3, [r2, r4, lsl #2]
   12fcc:	add	r4, r4, #1
   12fd0:	subs	r0, r3, #0
   12fd4:	beq	12fe4 <fputs@plt+0x1ef4>
   12fd8:	bl	10eec <free@plt>
   12fdc:	ldr	r2, [r5]
   12fe0:	ldr	r1, [r5, #4]
   12fe4:	cmp	r1, r4
   12fe8:	bgt	12fc8 <fputs@plt+0x1ed8>
   12fec:	cmp	r2, #0
   12ff0:	beq	12ffc <fputs@plt+0x1f0c>
   12ff4:	mov	r0, r2
   12ff8:	bl	10eec <free@plt>
   12ffc:	ldr	r6, [sp, #8]
   13000:	ldr	r0, [r5, #12]
   13004:	ldrd	r4, [sp]
   13008:	ldr	lr, [sp, #12]
   1300c:	add	sp, sp, #16
   13010:	b	2ab0c <fputs@plt+0x19a1c>
   13014:	subs	r3, r0, #0
   13018:	beq	13028 <fputs@plt+0x1f38>
   1301c:	cmp	r3, #1
   13020:	beq	13034 <fputs@plt+0x1f44>
   13024:	bx	lr
   13028:	ldr	r1, [pc, #20]	; 13044 <fputs@plt+0x1f54>
   1302c:	add	r1, pc, r1
   13030:	b	12c3c <fputs@plt+0x1b4c>
   13034:	ldr	r1, [pc, #12]	; 13048 <fputs@plt+0x1f58>
   13038:	mov	r0, #0
   1303c:	add	r1, pc, r1
   13040:	b	12c3c <fputs@plt+0x1b4c>
   13044:	strdeq	r1, [r8], -r0
   13048:	strdeq	r1, [r8], -r4
   1304c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13050:	mov	r4, r0
   13054:	mov	r5, #0
   13058:	ldr	r0, [pc, #1368]	; 135b8 <fputs@plt+0x24c8>
   1305c:	strd	r6, [sp, #8]
   13060:	sub	r6, r1, #1
   13064:	movw	r7, #19923	; 0x4dd3
   13068:	movt	r7, #4194	; 0x1062
   1306c:	ldr	r1, [pc, #1352]	; 135bc <fputs@plt+0x24cc>
   13070:	strd	r8, [sp, #16]
   13074:	strd	sl, [sp, #24]
   13078:	add	r0, pc, r0
   1307c:	str	lr, [sp, #32]
   13080:	sub	sp, sp, #12
   13084:	add	r1, pc, r1
   13088:	strd	r0, [sp]
   1308c:	ldrb	r1, [r2]
   13090:	cmp	r5, r6
   13094:	movge	ip, #0
   13098:	movlt	ip, #1
   1309c:	cmp	r1, #0
   130a0:	moveq	ip, #0
   130a4:	cmp	ip, #0
   130a8:	beq	13158 <fputs@plt+0x2068>
   130ac:	cmp	r1, #37	; 0x25
   130b0:	addne	r2, r2, #1
   130b4:	beq	130c4 <fputs@plt+0x1fd4>
   130b8:	add	r5, r5, #1
   130bc:	strb	r1, [r4], #1
   130c0:	b	1308c <fputs@plt+0x1f9c>
   130c4:	ldrb	r1, [r2, #1]
   130c8:	add	r8, r2, #2
   130cc:	cmp	r1, #115	; 0x73
   130d0:	beq	13274 <fputs@plt+0x2184>
   130d4:	cmp	r1, #100	; 0x64
   130d8:	beq	1310c <fputs@plt+0x201c>
   130dc:	cmp	r1, #99	; 0x63
   130e0:	beq	1317c <fputs@plt+0x208c>
   130e4:	cmp	r1, #117	; 0x75
   130e8:	beq	13138 <fputs@plt+0x2048>
   130ec:	cmp	r1, #81	; 0x51
   130f0:	beq	13190 <fputs@plt+0x20a0>
   130f4:	cmp	r1, #108	; 0x6c
   130f8:	beq	1330c <fputs@plt+0x221c>
   130fc:	cmp	r1, #37	; 0x25
   13100:	bne	135b0 <fputs@plt+0x24c0>
   13104:	mov	r2, r8
   13108:	b	130b8 <fputs@plt+0x1fc8>
   1310c:	ldr	r2, [r3], #4
   13110:	cmp	r2, #0
   13114:	beq	13144 <fputs@plt+0x2054>
   13118:	bge	131ac <fputs@plt+0x20bc>
   1311c:	add	r5, r5, #1
   13120:	mov	r1, #45	; 0x2d
   13124:	cmp	r6, r5
   13128:	strb	r1, [r4], #1
   1312c:	bgt	131a8 <fputs@plt+0x20b8>
   13130:	mov	r2, r8
   13134:	b	1308c <fputs@plt+0x1f9c>
   13138:	ldr	r9, [r3], #4
   1313c:	cmp	r9, #0
   13140:	bne	132b0 <fputs@plt+0x21c0>
   13144:	mov	r1, #48	; 0x30
   13148:	add	r5, r5, #1
   1314c:	mov	r2, r8
   13150:	strb	r1, [r4], #1
   13154:	b	1308c <fputs@plt+0x1f9c>
   13158:	mov	r0, r5
   1315c:	strb	ip, [r4]
   13160:	add	sp, sp, #12
   13164:	ldrd	r4, [sp]
   13168:	ldrd	r6, [sp, #8]
   1316c:	ldrd	r8, [sp, #16]
   13170:	ldrd	sl, [sp, #24]
   13174:	add	sp, sp, #32
   13178:	pop	{pc}		; (ldr pc, [sp], #4)
   1317c:	ldr	r1, [r3], #4
   13180:	add	r5, r5, #1
   13184:	mov	r2, r8
   13188:	strb	r1, [r4], #1
   1318c:	b	1308c <fputs@plt+0x1f9c>
   13190:	mov	r9, r3
   13194:	ldr	r0, [r9], #4
   13198:	cmp	r0, #0
   1319c:	bne	1348c <fputs@plt+0x239c>
   131a0:	mov	r3, r9
   131a4:	b	13130 <fputs@plt+0x2040>
   131a8:	rsb	r2, r2, #0
   131ac:	ldr	ip, [pc, #1036]	; 135c0 <fputs@plt+0x24d0>
   131b0:	movw	r9, #64536	; 0xfc18
   131b4:	movt	r9, #65535	; 0xffff
   131b8:	ldr	sl, [pc, #1028]	; 135c4 <fputs@plt+0x24d4>
   131bc:	add	ip, pc, ip
   131c0:	add	sl, pc, sl
   131c4:	umull	r1, lr, r7, r2
   131c8:	lsr	lr, lr, #6
   131cc:	mla	r2, r9, lr, r2
   131d0:	ldr	r0, [sl, r2, lsl #2]
   131d4:	ldrb	r2, [r0]
   131d8:	cmp	r2, #0
   131dc:	strb	r2, [ip]
   131e0:	beq	131fc <fputs@plt+0x210c>
   131e4:	add	r2, ip, #1
   131e8:	ldrb	r1, [r0, #1]!
   131ec:	mov	ip, r2
   131f0:	cmp	r1, #0
   131f4:	strb	r1, [r2], #1
   131f8:	bne	131e8 <fputs@plt+0x20f8>
   131fc:	cmp	lr, #0
   13200:	mov	r2, lr
   13204:	bne	131c4 <fputs@plt+0x20d4>
   13208:	ldrb	r2, [ip, #-1]
   1320c:	cmp	r2, #48	; 0x30
   13210:	bne	13228 <fputs@plt+0x2138>
   13214:	sub	r2, ip, #1
   13218:	mov	ip, r2
   1321c:	ldrb	r1, [r2, #-1]!
   13220:	cmp	r1, #48	; 0x30
   13224:	beq	13218 <fputs@plt+0x2128>
   13228:	ldr	r1, [pc, #920]	; 135c8 <fputs@plt+0x24d8>
   1322c:	add	r1, pc, r1
   13230:	cmp	ip, r1
   13234:	beq	13130 <fputs@plt+0x2040>
   13238:	ldrb	r2, [ip, #-1]
   1323c:	add	r5, r5, #1
   13240:	sub	ip, ip, #1
   13244:	cmp	r5, r6
   13248:	strb	r2, [r4], #1
   1324c:	blt	13268 <fputs@plt+0x2178>
   13250:	b	13130 <fputs@plt+0x2040>
   13254:	ldrb	r2, [ip, #-1]!
   13258:	add	r5, r5, #1
   1325c:	cmp	r6, r5
   13260:	strb	r2, [r4], #1
   13264:	beq	13130 <fputs@plt+0x2040>
   13268:	cmp	r1, ip
   1326c:	bne	13254 <fputs@plt+0x2164>
   13270:	b	13130 <fputs@plt+0x2040>
   13274:	ldr	r0, [r3], #4
   13278:	mov	r2, r4
   1327c:	sub	r0, r0, #1
   13280:	b	13294 <fputs@plt+0x21a4>
   13284:	add	r5, r5, #1
   13288:	mov	r4, r2
   1328c:	cmp	r6, r5
   13290:	ble	13130 <fputs@plt+0x2040>
   13294:	ldrb	r1, [r0, #1]!
   13298:	mov	r4, r2
   1329c:	add	r2, r2, #1
   132a0:	cmp	r1, #0
   132a4:	strb	r1, [r4]
   132a8:	bne	13284 <fputs@plt+0x2194>
   132ac:	b	13130 <fputs@plt+0x2040>
   132b0:	ldr	ip, [pc, #788]	; 135cc <fputs@plt+0x24dc>
   132b4:	mov	fp, #1000	; 0x3e8
   132b8:	ldr	sl, [pc, #784]	; 135d0 <fputs@plt+0x24e0>
   132bc:	add	ip, pc, ip
   132c0:	add	sl, pc, sl
   132c4:	umull	r2, lr, r7, r9
   132c8:	lsr	lr, lr, #6
   132cc:	mls	r2, fp, lr, r9
   132d0:	ldr	r0, [sl, r2, lsl #2]
   132d4:	ldrb	r2, [r0]
   132d8:	cmp	r2, #0
   132dc:	strb	r2, [ip]
   132e0:	beq	132fc <fputs@plt+0x220c>
   132e4:	add	r2, ip, #1
   132e8:	ldrb	r1, [r0, #1]!
   132ec:	mov	ip, r2
   132f0:	cmp	r1, #0
   132f4:	strb	r1, [r2], #1
   132f8:	bne	132e8 <fputs@plt+0x21f8>
   132fc:	cmp	r9, #1000	; 0x3e8
   13300:	bcc	13420 <fputs@plt+0x2330>
   13304:	mov	r9, lr
   13308:	b	132c4 <fputs@plt+0x21d4>
   1330c:	ldrb	r1, [r2, #2]
   13310:	cmp	r1, #117	; 0x75
   13314:	beq	134c8 <fputs@plt+0x23d8>
   13318:	cmp	r1, #100	; 0x64
   1331c:	bne	135b0 <fputs@plt+0x24c0>
   13320:	ldr	r1, [r3], #4
   13324:	add	r2, r2, #3
   13328:	cmp	r1, #0
   1332c:	beq	134d8 <fputs@plt+0x23e8>
   13330:	bge	1334c <fputs@plt+0x225c>
   13334:	add	r5, r5, #1
   13338:	mov	r0, #45	; 0x2d
   1333c:	cmp	r6, r5
   13340:	strb	r0, [r4], #1
   13344:	ble	1308c <fputs@plt+0x1f9c>
   13348:	rsb	r1, r1, #0
   1334c:	ldr	lr, [sp]
   13350:	movw	r9, #64536	; 0xfc18
   13354:	movt	r9, #65535	; 0xffff
   13358:	ldr	sl, [sp, #4]
   1335c:	umull	r0, r8, r7, r1
   13360:	lsr	r8, r8, #6
   13364:	mla	r1, r9, r8, r1
   13368:	ldr	ip, [sl, r1, lsl #2]
   1336c:	ldrb	r1, [ip]
   13370:	cmp	r1, #0
   13374:	strb	r1, [lr]
   13378:	beq	13394 <fputs@plt+0x22a4>
   1337c:	add	r1, lr, #1
   13380:	ldrb	r0, [ip, #1]!
   13384:	mov	lr, r1
   13388:	cmp	r0, #0
   1338c:	strb	r0, [r1], #1
   13390:	bne	13380 <fputs@plt+0x2290>
   13394:	cmp	r8, #0
   13398:	mov	r1, r8
   1339c:	bne	1335c <fputs@plt+0x226c>
   133a0:	ldrb	r1, [lr, #-1]
   133a4:	cmp	r1, #48	; 0x30
   133a8:	bne	133c0 <fputs@plt+0x22d0>
   133ac:	sub	r1, lr, #1
   133b0:	mov	lr, r1
   133b4:	ldrb	r0, [r1, #-1]!
   133b8:	cmp	r0, #48	; 0x30
   133bc:	beq	133b0 <fputs@plt+0x22c0>
   133c0:	ldr	r8, [pc, #524]	; 135d4 <fputs@plt+0x24e4>
   133c4:	add	r8, pc, r8
   133c8:	cmp	lr, r8
   133cc:	beq	1308c <fputs@plt+0x1f9c>
   133d0:	ldrb	r0, [lr, #-1]
   133d4:	add	r5, r5, #1
   133d8:	sub	r1, lr, #1
   133dc:	cmp	r6, r5
   133e0:	strb	r0, [r4], #1
   133e4:	ble	1308c <fputs@plt+0x1f9c>
   133e8:	mov	r0, r4
   133ec:	b	1340c <fputs@plt+0x231c>
   133f0:	ldrb	lr, [r1, #-1]!
   133f4:	add	r5, r5, #1
   133f8:	add	r4, r0, #1
   133fc:	cmp	r6, r5
   13400:	mov	r0, r4
   13404:	strb	lr, [ip]
   13408:	beq	1308c <fputs@plt+0x1f9c>
   1340c:	cmp	r1, r8
   13410:	mov	ip, r0
   13414:	bne	133f0 <fputs@plt+0x2300>
   13418:	mov	r4, r0
   1341c:	b	1308c <fputs@plt+0x1f9c>
   13420:	ldrb	r2, [ip, #-1]
   13424:	cmp	r2, #48	; 0x30
   13428:	bne	13440 <fputs@plt+0x2350>
   1342c:	sub	r2, ip, #1
   13430:	mov	ip, r2
   13434:	ldrb	r1, [r2, #-1]!
   13438:	cmp	r1, #48	; 0x30
   1343c:	beq	13430 <fputs@plt+0x2340>
   13440:	ldr	r1, [pc, #400]	; 135d8 <fputs@plt+0x24e8>
   13444:	add	r1, pc, r1
   13448:	cmp	ip, r1
   1344c:	beq	13130 <fputs@plt+0x2040>
   13450:	ldrb	r2, [ip, #-1]
   13454:	add	r5, r5, #1
   13458:	sub	ip, ip, #1
   1345c:	cmp	r5, r6
   13460:	strb	r2, [r4], #1
   13464:	blt	13480 <fputs@plt+0x2390>
   13468:	b	13130 <fputs@plt+0x2040>
   1346c:	ldrb	r2, [ip, #-1]!
   13470:	add	r5, r5, #1
   13474:	cmp	r6, r5
   13478:	strb	r2, [r4], #1
   1347c:	beq	13130 <fputs@plt+0x2040>
   13480:	cmp	r1, ip
   13484:	bne	1346c <fputs@plt+0x237c>
   13488:	b	13130 <fputs@plt+0x2040>
   1348c:	bl	12ba4 <fputs@plt+0x1ab4>
   13490:	sub	r0, r0, #1
   13494:	mov	r2, r4
   13498:	b	134ac <fputs@plt+0x23bc>
   1349c:	add	r5, r5, #1
   134a0:	mov	r4, r2
   134a4:	cmp	r6, r5
   134a8:	ble	131a0 <fputs@plt+0x20b0>
   134ac:	ldrb	r3, [r0, #1]!
   134b0:	mov	r4, r2
   134b4:	add	r2, r2, #1
   134b8:	cmp	r3, #0
   134bc:	strb	r3, [r4]
   134c0:	bne	1349c <fputs@plt+0x23ac>
   134c4:	b	131a0 <fputs@plt+0x20b0>
   134c8:	ldr	r9, [r3], #4
   134cc:	add	r2, r2, #3
   134d0:	cmp	r9, #0
   134d4:	bne	134e8 <fputs@plt+0x23f8>
   134d8:	mov	r1, #48	; 0x30
   134dc:	add	r5, r5, #1
   134e0:	strb	r1, [r4], #1
   134e4:	b	1308c <fputs@plt+0x1f9c>
   134e8:	ldr	lr, [pc, #236]	; 135dc <fputs@plt+0x24ec>
   134ec:	mov	fp, #1000	; 0x3e8
   134f0:	ldr	sl, [pc, #232]	; 135e0 <fputs@plt+0x24f0>
   134f4:	add	lr, pc, lr
   134f8:	add	sl, pc, sl
   134fc:	umull	r1, r8, r7, r9
   13500:	lsr	r8, r8, #6
   13504:	mls	r1, fp, r8, r9
   13508:	ldr	ip, [sl, r1, lsl #2]
   1350c:	ldrb	r1, [ip]
   13510:	cmp	r1, #0
   13514:	strb	r1, [lr]
   13518:	beq	13534 <fputs@plt+0x2444>
   1351c:	add	r1, lr, #1
   13520:	ldrb	r0, [ip, #1]!
   13524:	mov	lr, r1
   13528:	cmp	r0, #0
   1352c:	strb	r0, [r1], #1
   13530:	bne	13520 <fputs@plt+0x2430>
   13534:	cmp	r9, #1000	; 0x3e8
   13538:	bcc	13544 <fputs@plt+0x2454>
   1353c:	mov	r9, r8
   13540:	b	134fc <fputs@plt+0x240c>
   13544:	ldrb	r1, [lr, #-1]
   13548:	cmp	r1, #48	; 0x30
   1354c:	bne	13564 <fputs@plt+0x2474>
   13550:	sub	r1, lr, #1
   13554:	mov	lr, r1
   13558:	ldrb	r0, [r1, #-1]!
   1355c:	cmp	r0, #48	; 0x30
   13560:	beq	13554 <fputs@plt+0x2464>
   13564:	ldr	ip, [pc, #120]	; 135e4 <fputs@plt+0x24f4>
   13568:	add	ip, pc, ip
   1356c:	cmp	lr, ip
   13570:	beq	1308c <fputs@plt+0x1f9c>
   13574:	ldrb	r0, [lr, #-1]
   13578:	add	r5, r5, #1
   1357c:	sub	r1, lr, #1
   13580:	cmp	r6, r5
   13584:	strb	r0, [r4], #1
   13588:	bgt	135a4 <fputs@plt+0x24b4>
   1358c:	b	1308c <fputs@plt+0x1f9c>
   13590:	ldrb	r0, [r1, #-1]!
   13594:	add	r5, r5, #1
   13598:	cmp	r6, r5
   1359c:	strb	r0, [r4], #1
   135a0:	beq	1308c <fputs@plt+0x1f9c>
   135a4:	cmp	ip, r1
   135a8:	bne	13590 <fputs@plt+0x24a0>
   135ac:	b	1308c <fputs@plt+0x1f9c>
   135b0:	mov	r0, #1
   135b4:	bl	110d8 <exit@plt>
   135b8:			; <UNDEFINED> instruction: 0x000a07bc
   135bc:	andeq	sl, r9, r4, lsl r6
   135c0:	andeq	r0, sl, r8, ror r6
   135c4:	ldrdeq	sl, [r9], -r8
   135c8:	andeq	r0, sl, r8, lsl #12
   135cc:	andeq	r0, sl, r8, ror r5
   135d0:	ldrdeq	sl, [r9], -r8
   135d4:	andeq	r0, sl, r0, ror r4
   135d8:	strdeq	r0, [sl], -r0	; <UNPREDICTABLE>
   135dc:	andeq	r0, sl, r0, asr #6
   135e0:	andeq	sl, r9, r0, lsr #3
   135e4:	andeq	r0, sl, ip, asr #5
   135e8:	push	{r2, r3}
   135ec:	push	{lr}		; (str lr, [sp, #-4]!)
   135f0:	sub	sp, sp, #12
   135f4:	ldr	r2, [sp, #16]
   135f8:	add	ip, sp, #20
   135fc:	mov	r3, ip
   13600:	str	ip, [sp, #4]
   13604:	bl	1304c <fputs@plt+0x1f5c>
   13608:	add	sp, sp, #12
   1360c:	pop	{lr}		; (ldr lr, [sp], #4)
   13610:	add	sp, sp, #8
   13614:	bx	lr
   13618:	cmp	r0, #0
   1361c:	beq	13658 <fputs@plt+0x2568>
   13620:	ldr	r3, [pc, #80]	; 13678 <fputs@plt+0x2588>
   13624:	add	r3, pc, r3
   13628:	ldr	r2, [r3]
   1362c:	cmp	r2, r0
   13630:	beq	1365c <fputs@plt+0x256c>
   13634:	cmp	r2, #0
   13638:	bne	1364c <fputs@plt+0x255c>
   1363c:	b	13668 <fputs@plt+0x2578>
   13640:	cmp	r3, r0
   13644:	beq	1366c <fputs@plt+0x257c>
   13648:	mov	r2, r3
   1364c:	ldr	r3, [r2, #12]
   13650:	cmp	r3, #0
   13654:	bne	13640 <fputs@plt+0x2550>
   13658:	bx	lr
   1365c:	ldr	r2, [r2, #12]
   13660:	str	r2, [r3]
   13664:	bx	lr
   13668:	bx	lr
   1366c:	ldr	r3, [r0, #12]
   13670:	str	r3, [r2, #12]
   13674:	bx	lr
   13678:	andeq	r0, sl, r4, lsr #4
   1367c:	ldr	r0, [r0, #-8]
   13680:	bx	lr
   13684:	add	r0, r0, #7
   13688:	bic	r0, r0, #7
   1368c:	bx	lr
   13690:	mov	r0, #0
   13694:	bx	lr
   13698:	bx	lr
   1369c:	ldr	r3, [pc, #8]	; 136ac <fputs@plt+0x25bc>
   136a0:	add	r3, pc, r3
   136a4:	ldr	r3, [r3, #52]	; 0x34
   136a8:	bx	r3
   136ac:	ldrdeq	fp, [r9], -r8
   136b0:	str	r4, [sp, #-8]!
   136b4:	subs	r4, r0, #0
   136b8:	str	lr, [sp, #4]
   136bc:	beq	136e4 <fputs@plt+0x25f4>
   136c0:	ldr	r3, [r4, #288]	; 0x120
   136c4:	cmp	r3, r1
   136c8:	bhi	136e4 <fputs@plt+0x25f4>
   136cc:	ldr	r3, [r4, #292]	; 0x124
   136d0:	cmp	r3, r1
   136d4:	bls	136e4 <fputs@plt+0x25f4>
   136d8:	add	r3, r4, #260	; 0x104
   136dc:	ldrh	r0, [r3]
   136e0:	b	136f8 <fputs@plt+0x2608>
   136e4:	ldr	r3, [pc, #40]	; 13714 <fputs@plt+0x2624>
   136e8:	mov	r0, r1
   136ec:	add	r3, pc, r3
   136f0:	ldr	r3, [r3, #52]	; 0x34
   136f4:	blx	r3
   136f8:	ldr	r2, [r4, #456]	; 0x1c8
   136fc:	ldr	r4, [sp]
   13700:	add	sp, sp, #4
   13704:	ldr	r3, [r2]
   13708:	add	r3, r3, r0
   1370c:	str	r3, [r2]
   13710:	pop	{pc}		; (ldr pc, [sp], #4)
   13714:	andeq	fp, r9, ip, lsl #21
   13718:	ldr	r2, [r0]
   1371c:	mov	ip, r0
   13720:	add	r3, r2, #1
   13724:	str	r3, [r0]
   13728:	ldrb	r0, [r2]
   1372c:	cmp	r0, #191	; 0xbf
   13730:	bls	137a0 <fputs@plt+0x26b0>
   13734:	ldrb	r1, [r2, #1]
   13738:	ldr	r2, [pc, #116]	; 137b4 <fputs@plt+0x26c4>
   1373c:	and	r1, r1, #192	; 0xc0
   13740:	cmp	r1, #128	; 0x80
   13744:	add	r2, pc, r2
   13748:	add	r0, r2, r0
   1374c:	ldrb	r0, [r0, #-192]	; 0xffffff40
   13750:	bne	137a4 <fputs@plt+0x26b4>
   13754:	add	r3, r3, #1
   13758:	str	r3, [ip]
   1375c:	ldrb	r1, [r3]
   13760:	ldrb	r2, [r3, #-1]
   13764:	and	r1, r1, #192	; 0xc0
   13768:	cmp	r1, #128	; 0x80
   1376c:	and	r2, r2, #63	; 0x3f
   13770:	add	r0, r2, r0, lsl #6
   13774:	beq	13754 <fputs@plt+0x2664>
   13778:	cmp	r0, #127	; 0x7f
   1377c:	bls	137ac <fputs@plt+0x26bc>
   13780:	bic	r3, r0, #2032	; 0x7f0
   13784:	bic	r3, r3, #15
   13788:	cmp	r3, #55296	; 0xd800
   1378c:	beq	137ac <fputs@plt+0x26bc>
   13790:	bic	r2, r0, #1
   13794:	movw	r3, #65534	; 0xfffe
   13798:	cmp	r2, r3
   1379c:	beq	137ac <fputs@plt+0x26bc>
   137a0:	bx	lr
   137a4:	cmp	r0, #127	; 0x7f
   137a8:	bhi	137a0 <fputs@plt+0x26b0>
   137ac:	movw	r0, #65533	; 0xfffd
   137b0:	bx	lr
   137b4:	andeq	r2, r8, r4, lsr #7
   137b8:	str	r4, [sp, #-8]!
   137bc:	subs	r4, r0, #0
   137c0:	str	lr, [sp, #4]
   137c4:	beq	13838 <fputs@plt+0x2748>
   137c8:	ldrb	lr, [r4]
   137cc:	cmp	lr, #39	; 0x27
   137d0:	beq	137e4 <fputs@plt+0x26f4>
   137d4:	bls	13848 <fputs@plt+0x2758>
   137d8:	cmp	lr, #91	; 0x5b
   137dc:	moveq	lr, #93	; 0x5d
   137e0:	bne	13830 <fputs@plt+0x2740>
   137e4:	mov	r1, r4
   137e8:	mov	r2, #0
   137ec:	mov	r3, #1
   137f0:	b	13800 <fputs@plt+0x2710>
   137f4:	add	r3, r3, #1
   137f8:	add	r2, r2, #1
   137fc:	add	r1, r1, #1
   13800:	ldrb	ip, [r4, r3]
   13804:	mov	r0, r2
   13808:	cmp	ip, lr
   1380c:	strbne	ip, [r1]
   13810:	bne	137f4 <fputs@plt+0x2704>
   13814:	add	ip, r4, r3
   13818:	add	r3, r3, #1
   1381c:	ldrb	ip, [ip, #1]
   13820:	cmp	ip, lr
   13824:	bne	13854 <fputs@plt+0x2764>
   13828:	strb	lr, [r1]
   1382c:	b	137f4 <fputs@plt+0x2704>
   13830:	cmp	lr, #96	; 0x60
   13834:	beq	137e4 <fputs@plt+0x26f4>
   13838:	ldr	r4, [sp]
   1383c:	add	sp, sp, #4
   13840:	mvn	r0, #0
   13844:	pop	{pc}		; (ldr pc, [sp], #4)
   13848:	cmp	lr, #34	; 0x22
   1384c:	bne	13838 <fputs@plt+0x2748>
   13850:	b	137e4 <fputs@plt+0x26f4>
   13854:	mov	r3, #0
   13858:	strb	r3, [r1]
   1385c:	ldr	r4, [sp]
   13860:	add	sp, sp, #4
   13864:	pop	{pc}		; (ldr pc, [sp], #4)
   13868:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1386c:	mov	r4, #0
   13870:	mov	r5, #0
   13874:	strd	r6, [sp, #8]
   13878:	cmp	r3, #1
   1387c:	strd	r8, [sp, #16]
   13880:	strd	sl, [sp, #24]
   13884:	str	lr, [sp, #32]
   13888:	sub	sp, sp, #36	; 0x24
   1388c:	strd	r4, [r1]
   13890:	str	r1, [sp, #4]
   13894:	beq	13be8 <fputs@plt+0x2af8>
   13898:	rsb	r1, r3, #3
   1389c:	cmp	r2, r1
   138a0:	bgt	138b4 <fputs@plt+0x27c4>
   138a4:	b	138c0 <fputs@plt+0x27d0>
   138a8:	add	r1, r1, #2
   138ac:	cmp	r2, r1
   138b0:	ble	138c0 <fputs@plt+0x27d0>
   138b4:	ldrb	ip, [r0, r1]
   138b8:	cmp	ip, #0
   138bc:	beq	138a8 <fputs@plt+0x27b8>
   138c0:	cmp	r2, r1
   138c4:	sub	ip, r3, #3
   138c8:	and	lr, r3, #1
   138cc:	movle	r3, #0
   138d0:	movgt	r3, #1
   138d4:	add	ip, ip, r1
   138d8:	add	ip, r0, ip
   138dc:	add	r0, r0, lr
   138e0:	str	r3, [sp, #24]
   138e4:	mov	r3, #2
   138e8:	cmp	r0, ip
   138ec:	bcs	13938 <fputs@plt+0x2848>
   138f0:	ldr	r1, [pc, #1384]	; 13e60 <fputs@plt+0x2d70>
   138f4:	ldrb	r2, [r0]
   138f8:	add	r1, pc, r1
   138fc:	add	r1, r1, r2
   13900:	ldrb	r1, [r1, #64]	; 0x40
   13904:	tst	r1, #1
   13908:	beq	13958 <fputs@plt+0x2868>
   1390c:	ldr	lr, [pc, #1360]	; 13e64 <fputs@plt+0x2d74>
   13910:	add	lr, pc, lr
   13914:	b	1392c <fputs@plt+0x283c>
   13918:	ldrb	r2, [r0]
   1391c:	add	r1, lr, r2
   13920:	ldrb	r1, [r1, #64]	; 0x40
   13924:	tst	r1, #1
   13928:	beq	13958 <fputs@plt+0x2868>
   1392c:	add	r0, r0, r3
   13930:	cmp	r0, ip
   13934:	bcc	13918 <fputs@plt+0x2828>
   13938:	mov	r0, #0
   1393c:	add	sp, sp, #36	; 0x24
   13940:	ldrd	r4, [sp]
   13944:	ldrd	r6, [sp, #8]
   13948:	ldrd	r8, [sp, #16]
   1394c:	ldrd	sl, [sp, #24]
   13950:	add	sp, sp, #32
   13954:	pop	{pc}		; (ldr pc, [sp], #4)
   13958:	cmp	r2, #45	; 0x2d
   1395c:	beq	139f0 <fputs@plt+0x2900>
   13960:	cmp	r2, #43	; 0x2b
   13964:	moveq	r2, #1
   13968:	addeq	r0, r0, r3
   1396c:	streq	r2, [sp, #28]
   13970:	beq	1397c <fputs@plt+0x288c>
   13974:	mov	r2, #1
   13978:	str	r2, [sp, #28]
   1397c:	cmp	ip, r0
   13980:	bls	140b8 <fputs@plt+0x2fc8>
   13984:	ldrb	r1, [r0]
   13988:	mov	lr, #0
   1398c:	cmp	r1, #48	; 0x30
   13990:	beq	139a4 <fputs@plt+0x28b4>
   13994:	b	13a00 <fputs@plt+0x2910>
   13998:	ldrb	r1, [r0]
   1399c:	cmp	r1, #48	; 0x30
   139a0:	bne	13a00 <fputs@plt+0x2910>
   139a4:	add	r0, r0, r3
   139a8:	add	lr, lr, #1
   139ac:	cmp	r0, ip
   139b0:	bcc	13998 <fputs@plt+0x28a8>
   139b4:	ldr	r3, [sp, #28]
   139b8:	cmp	r3, #0
   139bc:	movge	r8, #1
   139c0:	movge	r9, r8
   139c4:	bge	13dbc <fputs@plt+0x2ccc>
   139c8:	ldr	r1, [sp, #4]
   139cc:	mov	r2, #0
   139d0:	mov	r3, #-2147483648	; 0x80000000
   139d4:	mov	r9, #1
   139d8:	strd	r2, [r1]
   139dc:	ldr	r3, [sp, #24]
   139e0:	eor	r0, r3, #1
   139e4:	ands	r0, r0, r9
   139e8:	bne	1393c <fputs@plt+0x284c>
   139ec:	b	13938 <fputs@plt+0x2848>
   139f0:	mvn	r2, #0
   139f4:	add	r0, r0, r3
   139f8:	str	r2, [sp, #28]
   139fc:	b	1397c <fputs@plt+0x288c>
   13a00:	ldr	r4, [pc, #1120]	; 13e68 <fputs@plt+0x2d78>
   13a04:	mov	r2, r1
   13a08:	add	r4, pc, r4
   13a0c:	add	r4, r4, r1
   13a10:	ldrb	r4, [r4, #64]	; 0x40
   13a14:	tst	r4, #4
   13a18:	moveq	r7, lr
   13a1c:	moveq	r4, #0
   13a20:	moveq	r5, #0
   13a24:	beq	13dfc <fputs@plt+0x2d0c>
   13a28:	ldr	sl, [pc, #1084]	; 13e6c <fputs@plt+0x2d7c>
   13a2c:	mov	r4, #0
   13a30:	mov	r5, #0
   13a34:	add	sl, pc, sl
   13a38:	str	sl, [sp]
   13a3c:	b	13a44 <fputs@plt+0x2954>
   13a40:	mov	lr, r7
   13a44:	lsl	r6, r5, #2
   13a48:	sub	r2, r2, #48	; 0x30
   13a4c:	add	r0, r0, r3
   13a50:	lsl	r1, r4, #2
   13a54:	add	r7, lr, #1
   13a58:	orr	r6, r6, r4, lsr #30
   13a5c:	adds	r1, r1, r4
   13a60:	adc	r4, r6, r5
   13a64:	adds	r8, r1, r1
   13a68:	adc	r9, r4, r4
   13a6c:	adds	r4, r8, r2
   13a70:	adc	r5, r9, r2, asr #31
   13a74:	cmp	r0, ip
   13a78:	bcs	13c60 <fputs@plt+0x2b70>
   13a7c:	add	fp, pc, #940	; 0x3ac
   13a80:	ldrd	sl, [fp]
   13a84:	ldrb	r2, [r0]
   13a88:	cmp	sl, r4
   13a8c:	sbcs	r1, fp, r5
   13a90:	ldr	r1, [sp]
   13a94:	movge	r6, #1
   13a98:	movlt	r6, #0
   13a9c:	add	fp, r1, r2
   13aa0:	mov	r1, r2
   13aa4:	ldrb	fp, [fp, #64]	; 0x40
   13aa8:	ands	r6, r6, fp, lsr #2
   13aac:	and	fp, fp, #4
   13ab0:	bne	13a40 <fputs@plt+0x2950>
   13ab4:	cmp	fp, #0
   13ab8:	beq	13dfc <fputs@plt+0x2d0c>
   13abc:	ldr	r1, [pc, #940]	; 13e70 <fputs@plt+0x2d80>
   13ac0:	add	lr, lr, #2
   13ac4:	add	r1, pc, r1
   13ac8:	b	13ae0 <fputs@plt+0x29f0>
   13acc:	ldrb	r2, [r0]
   13ad0:	add	r8, r1, r2
   13ad4:	ldrb	r8, [r8, #64]	; 0x40
   13ad8:	tst	r8, #4
   13adc:	beq	13bf8 <fputs@plt+0x2b08>
   13ae0:	add	r0, r0, r3
   13ae4:	add	r7, lr, r6
   13ae8:	cmp	r0, ip
   13aec:	add	r6, r6, #1
   13af0:	bcc	13acc <fputs@plt+0x29dc>
   13af4:	mov	r8, #1
   13af8:	mov	r9, r8
   13afc:	orrs	r3, r4, r5
   13b00:	beq	13da8 <fputs@plt+0x2cb8>
   13b04:	add	r1, pc, #812	; 0x32c
   13b08:	ldrd	r0, [r1]
   13b0c:	b	13b30 <fputs@plt+0x2a40>
   13b10:	lsl	r2, r5, #2
   13b14:	sub	r6, r6, #1
   13b18:	lsl	r3, r4, #2
   13b1c:	orr	r2, r2, r4, lsr #30
   13b20:	adds	r3, r3, r4
   13b24:	adc	r2, r2, r5
   13b28:	adds	r4, r3, r3
   13b2c:	adc	r5, r2, r2
   13b30:	cmp	r0, r4
   13b34:	sbcs	r3, r1, r5
   13b38:	movge	r3, #1
   13b3c:	movlt	r3, #0
   13b40:	cmp	r6, #0
   13b44:	movle	r3, #0
   13b48:	andgt	r3, r3, #1
   13b4c:	cmp	r3, #0
   13b50:	bne	13b10 <fputs@plt+0x2a20>
   13b54:	mov	r7, #1
   13b58:	ldr	r3, [sp, #28]
   13b5c:	cmn	r3, #1
   13b60:	beq	13fdc <fputs@plt+0x2eec>
   13b64:	cmp	r6, #0
   13b68:	beq	13de8 <fputs@plt+0x2cf8>
   13b6c:	mov	r0, r4
   13b70:	mov	r1, r5
   13b74:	bl	939e0 <fputs@plt+0x828f0>
   13b78:	sub	r3, r6, #308	; 0x134
   13b7c:	vmov	d5, r0, r1
   13b80:	cmp	r3, #33	; 0x21
   13b84:	bhi	13fe8 <fputs@plt+0x2ef8>
   13b88:	movw	r1, #57025	; 0xdec1
   13b8c:	movt	r1, #13617	; 0x3531
   13b90:	vldr	d7, [pc, #680]	; 13e40 <fputs@plt+0x2d50>
   13b94:	mov	r0, #308	; 0x134
   13b98:	umull	r2, r3, r1, r6
   13b9c:	lsr	r3, r3, #6
   13ba0:	mls	r3, r0, r3, r6
   13ba4:	cmp	r3, #0
   13ba8:	beq	13bd0 <fputs@plt+0x2ae0>
   13bac:	vldr	d6, [pc, #660]	; 13e48 <fputs@plt+0x2d58>
   13bb0:	sub	r6, r6, #1
   13bb4:	vmul.f64	d7, d7, d6
   13bb8:	asr	r3, r6, #31
   13bbc:	smull	ip, r2, r1, r6
   13bc0:	rsb	r3, r3, r2, asr #6
   13bc4:	mls	r3, r0, r3, r6
   13bc8:	cmp	r3, #0
   13bcc:	bne	13bb0 <fputs@plt+0x2ac0>
   13bd0:	cmn	r7, #1
   13bd4:	beq	14098 <fputs@plt+0x2fa8>
   13bd8:	vmul.f64	d7, d7, d5
   13bdc:	vldr	d6, [pc, #620]	; 13e50 <fputs@plt+0x2d60>
   13be0:	vmul.f64	d7, d7, d6
   13be4:	b	13dc0 <fputs@plt+0x2cd0>
   13be8:	add	ip, r0, r2
   13bec:	mov	r2, #0
   13bf0:	str	r2, [sp, #24]
   13bf4:	b	138e8 <fputs@plt+0x27f8>
   13bf8:	cmp	r2, #46	; 0x2e
   13bfc:	beq	13c6c <fputs@plt+0x2b7c>
   13c00:	and	r2, r2, #223	; 0xdf
   13c04:	mov	r8, #1
   13c08:	cmp	r2, #69	; 0x45
   13c0c:	beq	13ea8 <fputs@plt+0x2db8>
   13c10:	ldr	r2, [pc, #604]	; 13e74 <fputs@plt+0x2d84>
   13c14:	ldrb	r1, [r0]
   13c18:	add	r2, pc, r2
   13c1c:	add	r2, r2, r1
   13c20:	ldrb	r2, [r2, #64]	; 0x40
   13c24:	tst	r2, #1
   13c28:	beq	13c58 <fputs@plt+0x2b68>
   13c2c:	ldr	r1, [pc, #580]	; 13e78 <fputs@plt+0x2d88>
   13c30:	add	r1, pc, r1
   13c34:	b	13c4c <fputs@plt+0x2b5c>
   13c38:	ldrb	r2, [r0]
   13c3c:	add	r2, r1, r2
   13c40:	ldrb	r2, [r2, #64]	; 0x40
   13c44:	tst	r2, #1
   13c48:	beq	13c58 <fputs@plt+0x2b68>
   13c4c:	add	r0, r0, r3
   13c50:	cmp	r0, ip
   13c54:	bcc	13c38 <fputs@plt+0x2b48>
   13c58:	mov	r9, #1
   13c5c:	b	13d8c <fputs@plt+0x2c9c>
   13c60:	mov	r6, #0
   13c64:	b	13af4 <fputs@plt+0x2a04>
   13c68:	mov	r6, #0
   13c6c:	add	r0, r0, r3
   13c70:	cmp	r0, ip
   13c74:	bcs	13d7c <fputs@plt+0x2c8c>
   13c78:	ldr	lr, [pc, #508]	; 13e7c <fputs@plt+0x2d8c>
   13c7c:	ldrb	r2, [r0]
   13c80:	add	fp, pc, #424	; 0x1a8
   13c84:	ldrd	sl, [fp]
   13c88:	add	lr, pc, lr
   13c8c:	add	lr, lr, r2
   13c90:	mov	r1, r2
   13c94:	ldrb	lr, [lr, #64]	; 0x40
   13c98:	cmp	sl, r4
   13c9c:	sbcs	r8, fp, r5
   13ca0:	movge	r8, #1
   13ca4:	movlt	r8, #0
   13ca8:	ands	r8, r8, lr, lsr #2
   13cac:	and	lr, lr, #4
   13cb0:	beq	13d44 <fputs@plt+0x2c54>
   13cb4:	ldr	r8, [pc, #452]	; 13e80 <fputs@plt+0x2d90>
   13cb8:	add	r9, r6, r7
   13cbc:	str	r9, [sp]
   13cc0:	strd	sl, [sp, #8]
   13cc4:	add	r8, pc, r8
   13cc8:	str	r8, [sp, #16]
   13ccc:	lsl	r1, r5, #2
   13cd0:	sub	lr, r2, #48	; 0x30
   13cd4:	ldr	r6, [sp]
   13cd8:	lsl	r2, r4, #2
   13cdc:	add	r0, r0, r3
   13ce0:	add	r7, r7, #1
   13ce4:	orr	r1, r1, r4, lsr #30
   13ce8:	adds	r2, r2, r4
   13cec:	adc	r1, r1, r5
   13cf0:	adds	sl, r2, r2
   13cf4:	adc	fp, r1, r1
   13cf8:	adds	r4, sl, lr
   13cfc:	adc	r5, fp, lr, asr #31
   13d00:	cmp	r0, ip
   13d04:	sub	r6, r6, r7
   13d08:	bcs	13d7c <fputs@plt+0x2c8c>
   13d0c:	ldrb	r2, [r0]
   13d10:	ldrd	r8, [sp, #8]
   13d14:	ldr	lr, [sp, #16]
   13d18:	cmp	r8, r4
   13d1c:	mov	r8, r2
   13d20:	sbcs	r1, r9, r5
   13d24:	add	lr, lr, r2
   13d28:	movge	r1, #1
   13d2c:	ldrb	lr, [lr, #64]	; 0x40
   13d30:	movlt	r1, #0
   13d34:	ands	r1, r1, lr, lsr #2
   13d38:	and	lr, lr, #4
   13d3c:	bne	13ccc <fputs@plt+0x2bdc>
   13d40:	mov	r1, r2
   13d44:	cmp	lr, #0
   13d48:	beq	13e90 <fputs@plt+0x2da0>
   13d4c:	ldr	lr, [pc, #304]	; 13e84 <fputs@plt+0x2d94>
   13d50:	add	lr, pc, lr
   13d54:	b	13d6c <fputs@plt+0x2c7c>
   13d58:	ldrb	r1, [r0]
   13d5c:	add	r2, lr, r1
   13d60:	ldrb	r2, [r2, #64]	; 0x40
   13d64:	tst	r2, #4
   13d68:	beq	13e90 <fputs@plt+0x2da0>
   13d6c:	add	r0, r0, r3
   13d70:	add	r7, r7, #1
   13d74:	cmp	r0, ip
   13d78:	bcc	13d58 <fputs@plt+0x2c68>
   13d7c:	cmp	r7, #0
   13d80:	mov	r9, #1
   13d84:	movle	r8, #0
   13d88:	movgt	r8, #1
   13d8c:	cmp	r0, ip
   13d90:	movcc	r8, #0
   13d94:	andcs	r8, r8, #1
   13d98:	cmp	r6, #0
   13d9c:	bge	13afc <fputs@plt+0x2a0c>
   13da0:	orrs	r3, r4, r5
   13da4:	bne	13f60 <fputs@plt+0x2e70>
   13da8:	ldr	r3, [sp, #28]
   13dac:	adds	r7, r7, #0
   13db0:	movne	r7, #1
   13db4:	ands	r3, r7, r3, lsr #31
   13db8:	bne	140a8 <fputs@plt+0x2fb8>
   13dbc:	vldr	d7, [pc, #148]	; 13e58 <fputs@plt+0x2d68>
   13dc0:	cmp	r8, #0
   13dc4:	ldr	r3, [sp, #4]
   13dc8:	vstr	d7, [r3]
   13dcc:	beq	13938 <fputs@plt+0x2848>
   13dd0:	b	139dc <fputs@plt+0x28ec>
   13dd4:	ldr	r3, [sp, #28]
   13dd8:	cmn	r3, #1
   13ddc:	bne	13de8 <fputs@plt+0x2cf8>
   13de0:	rsbs	r4, r4, #0
   13de4:	rsc	r5, r5, #0
   13de8:	mov	r0, r4
   13dec:	mov	r1, r5
   13df0:	bl	939e0 <fputs@plt+0x828f0>
   13df4:	vmov	d7, r0, r1
   13df8:	b	13dc0 <fputs@plt+0x2cd0>
   13dfc:	cmp	r1, #46	; 0x2e
   13e00:	beq	13c68 <fputs@plt+0x2b78>
   13e04:	cmp	r7, #0
   13e08:	movle	r8, #0
   13e0c:	movgt	r8, #1
   13e10:	cmp	ip, r0
   13e14:	bhi	140b0 <fputs@plt+0x2fc0>
   13e18:	orrs	r3, r4, r5
   13e1c:	mov	r9, #1
   13e20:	movne	r6, #0
   13e24:	movne	r7, r9
   13e28:	beq	13da8 <fputs@plt+0x2cb8>
   13e2c:	b	13b58 <fputs@plt+0x2a68>
   13e30:	stclgt	12, cr12, [ip], {202}	; 0xca
   13e34:	stcleq	12, cr12, [ip], {204}	; 0xcc
   13e38:	stclgt	12, cr12, [ip], {203}	; 0xcb
   13e3c:	stcleq	12, cr12, [ip], {204}	; 0xcc
   13e40:	andeq	r0, r0, r0
   13e44:	svccc	0x00f00000	; IMB
   13e48:	andeq	r0, r0, r0
   13e4c:	eormi	r0, r4, r0
   13e50:	strbhi	ip, [fp, #2208]!	; 0x8a0
   13e54:	svcvc	0x00e1ccf3
	...
   13e60:	strdeq	r2, [r8], -r0
   13e64:	ldrdeq	r2, [r8], -r8
   13e68:	andeq	r2, r8, r0, ror #1
   13e6c:	strheq	r2, [r8], -r4
   13e70:	andeq	r2, r8, r4, lsr #32
   13e74:	ldrdeq	r1, [r8], -r0
   13e78:			; <UNDEFINED> instruction: 0x00081eb8
   13e7c:	andeq	r1, r8, r0, ror #28
   13e80:	andeq	r1, r8, r4, lsr #28
   13e84:	muleq	r8, r8, sp
   13e88:	strdeq	r1, [r8], -r8
   13e8c:	ldrdeq	r1, [r8], -r8
   13e90:	cmp	r7, #0
   13e94:	movle	r8, #0
   13e98:	movgt	r8, #1
   13e9c:	and	r1, r1, #223	; 0xdf
   13ea0:	cmp	r1, #69	; 0x45
   13ea4:	bne	14074 <fputs@plt+0x2f84>
   13ea8:	add	r0, r0, r3
   13eac:	cmp	r0, ip
   13eb0:	bcs	13f58 <fputs@plt+0x2e68>
   13eb4:	ldrb	r1, [r0]
   13eb8:	cmp	r1, #45	; 0x2d
   13ebc:	addeq	r0, r0, r3
   13ec0:	mvneq	fp, #0
   13ec4:	beq	13ee0 <fputs@plt+0x2df0>
   13ec8:	cmp	r1, #43	; 0x2b
   13ecc:	addeq	r0, r0, r3
   13ed0:	moveq	fp, #1
   13ed4:	beq	13ee0 <fputs@plt+0x2df0>
   13ed8:	mov	fp, #1
   13edc:	b	13eec <fputs@plt+0x2dfc>
   13ee0:	cmp	ip, r0
   13ee4:	bls	13f58 <fputs@plt+0x2e68>
   13ee8:	ldrb	r1, [r0]
   13eec:	ldr	r2, [pc, #-108]	; 13e88 <fputs@plt+0x2d98>
   13ef0:	add	r2, pc, r2
   13ef4:	add	r2, r2, r1
   13ef8:	ldrb	r2, [r2, #64]	; 0x40
   13efc:	tst	r2, #4
   13f00:	beq	13f58 <fputs@plt+0x2e68>
   13f04:	ldr	sl, [pc, #-128]	; 13e8c <fputs@plt+0x2d9c>
   13f08:	mov	r2, #0
   13f0c:	movw	r9, #9999	; 0x270f
   13f10:	add	sl, pc, sl
   13f14:	b	13f2c <fputs@plt+0x2e3c>
   13f18:	ldrb	r1, [r0]
   13f1c:	add	lr, sl, r1
   13f20:	ldrb	lr, [lr, #64]	; 0x40
   13f24:	tst	lr, #4
   13f28:	beq	14070 <fputs@plt+0x2f80>
   13f2c:	add	lr, r2, r2, lsl #2
   13f30:	cmp	r2, r9
   13f34:	sub	r1, r1, #48	; 0x30
   13f38:	add	r0, r0, r3
   13f3c:	movwgt	r2, #10000	; 0x2710
   13f40:	addle	r2, r1, lr, lsl #1
   13f44:	cmp	r0, ip
   13f48:	bcc	13f18 <fputs@plt+0x2e28>
   13f4c:	mla	r6, fp, r2, r6
   13f50:	mov	r9, #1
   13f54:	b	13d8c <fputs@plt+0x2c9c>
   13f58:	mov	r9, #0
   13f5c:	b	13d8c <fputs@plt+0x2c9c>
   13f60:	mov	r2, #10
   13f64:	mov	r3, #0
   13f68:	mov	r0, r4
   13f6c:	mov	r1, r5
   13f70:	bl	93a40 <fputs@plt+0x82950>
   13f74:	orrs	r3, r2, r3
   13f78:	rsb	r6, r6, #0
   13f7c:	beq	13f8c <fputs@plt+0x2e9c>
   13f80:	b	13fc8 <fputs@plt+0x2ed8>
   13f84:	cmp	r6, #0
   13f88:	beq	13dd4 <fputs@plt+0x2ce4>
   13f8c:	mov	r0, r4
   13f90:	mov	r1, r5
   13f94:	mov	r2, #10
   13f98:	mov	r3, #0
   13f9c:	bl	93a40 <fputs@plt+0x82950>
   13fa0:	mov	r2, #10
   13fa4:	mov	r3, #0
   13fa8:	mov	r4, r0
   13fac:	mov	r5, r1
   13fb0:	bl	93a40 <fputs@plt+0x82950>
   13fb4:	orrs	r3, r2, r3
   13fb8:	sub	r6, r6, #1
   13fbc:	beq	13f84 <fputs@plt+0x2e94>
   13fc0:	mvn	r7, #0
   13fc4:	b	13b58 <fputs@plt+0x2a68>
   13fc8:	ldr	r3, [sp, #28]
   13fcc:	cmn	r3, #1
   13fd0:	mvnne	r7, #0
   13fd4:	bne	13b6c <fputs@plt+0x2a7c>
   13fd8:	ldr	r7, [sp, #28]
   13fdc:	rsbs	r4, r4, #0
   13fe0:	rsc	r5, r5, #0
   13fe4:	b	13b64 <fputs@plt+0x2a74>
   13fe8:	movw	r3, #341	; 0x155
   13fec:	cmp	r6, r3
   13ff0:	bgt	14080 <fputs@plt+0x2f90>
   13ff4:	movw	r3, #35747	; 0x8ba3
   13ff8:	movt	r3, #47662	; 0xba2e
   13ffc:	vldr	d6, [pc, #204]	; 140d0 <fputs@plt+0x2fe0>
   14000:	mov	r1, #22
   14004:	umull	r2, r3, r3, r6
   14008:	lsr	r3, r3, #4
   1400c:	mls	r3, r1, r3, r6
   14010:	cmp	r3, #0
   14014:	beq	1404c <fputs@plt+0x2f5c>
   14018:	vldr	d7, [pc, #184]	; 140d8 <fputs@plt+0x2fe8>
   1401c:	movw	r0, #41705	; 0xa2e9
   14020:	movt	r0, #11915	; 0x2e8b
   14024:	sub	r6, r6, #1
   14028:	vmul.f64	d6, d6, d7
   1402c:	asr	r3, r6, #31
   14030:	smull	ip, r2, r0, r6
   14034:	rsb	r3, r3, r2, asr #2
   14038:	mls	r3, r1, r3, r6
   1403c:	cmp	r3, #0
   14040:	bne	14024 <fputs@plt+0x2f34>
   14044:	cmp	r6, #0
   14048:	ble	14060 <fputs@plt+0x2f70>
   1404c:	vldr	d7, [pc, #140]	; 140e0 <fputs@plt+0x2ff0>
   14050:	sub	r6, r6, #22
   14054:	vmul.f64	d6, d6, d7
   14058:	cmp	r6, #0
   1405c:	bgt	14050 <fputs@plt+0x2f60>
   14060:	cmn	r7, #1
   14064:	vdiveq.f64	d7, d5, d6
   14068:	vmulne.f64	d7, d6, d5
   1406c:	b	13dc0 <fputs@plt+0x2cd0>
   14070:	mla	r6, fp, r2, r6
   14074:	cmp	r7, #0
   14078:	beq	13c58 <fputs@plt+0x2b68>
   1407c:	b	13c10 <fputs@plt+0x2b20>
   14080:	cmn	r7, #1
   14084:	vldrne	d7, [pc, #92]	; 140e8 <fputs@plt+0x2ff8>
   14088:	vldreq	d7, [pc, #96]	; 140f0 <fputs@plt+0x3000>
   1408c:	vmulne.f64	d7, d7, d7
   14090:	vmul.f64	d7, d7, d5
   14094:	b	13dc0 <fputs@plt+0x2cd0>
   14098:	vdiv.f64	d4, d5, d7
   1409c:	vldr	d6, [pc, #68]	; 140e8 <fputs@plt+0x2ff8>
   140a0:	vdiv.f64	d7, d4, d6
   140a4:	b	13dc0 <fputs@plt+0x2cd0>
   140a8:	vldr	d7, [pc, #72]	; 140f8 <fputs@plt+0x3008>
   140ac:	b	13dc0 <fputs@plt+0x2cd0>
   140b0:	mov	r6, #0
   140b4:	b	13e9c <fputs@plt+0x2dac>
   140b8:	ldr	r1, [sp, #4]
   140bc:	mov	r2, #0
   140c0:	mov	r3, #0
   140c4:	strd	r2, [r1]
   140c8:	b	13938 <fputs@plt+0x2848>
   140cc:	nop	{0}
   140d0:	andeq	r0, r0, r0
   140d4:	svccc	0x00f00000	; IMB
   140d8:	andeq	r0, r0, r0
   140dc:	eormi	r0, r4, r0
   140e0:			; <UNDEFINED> instruction: 0x064dd592
   140e4:	strmi	pc, [r0], #207	; 0xcf
   140e8:	strbhi	ip, [fp, #2208]!	; 0x8a0
   140ec:	svcvc	0x00e1ccf3
	...
   140fc:	andhi	r0, r0, r0
   14100:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14104:	cmp	r3, #1
   14108:	strd	r6, [sp, #8]
   1410c:	strd	r8, [sp, #16]
   14110:	strd	sl, [sp, #24]
   14114:	str	lr, [sp, #32]
   14118:	sub	sp, sp, #20
   1411c:	str	r1, [sp, #4]
   14120:	beq	14348 <fputs@plt+0x3258>
   14124:	rsb	ip, r3, #3
   14128:	cmp	r2, ip
   1412c:	bgt	14140 <fputs@plt+0x3050>
   14130:	b	1414c <fputs@plt+0x305c>
   14134:	add	ip, ip, #2
   14138:	cmp	r2, ip
   1413c:	ble	1414c <fputs@plt+0x305c>
   14140:	ldrb	r1, [r0, ip]
   14144:	cmp	r1, #0
   14148:	beq	14134 <fputs@plt+0x3044>
   1414c:	sub	r9, r3, #3
   14150:	cmp	r2, ip
   14154:	and	r3, r3, #1
   14158:	add	r9, r9, ip
   1415c:	movle	r2, #0
   14160:	movgt	r2, #1
   14164:	add	r9, r0, r9
   14168:	mov	lr, #2
   1416c:	add	r0, r0, r3
   14170:	str	r2, [sp, #12]
   14174:	cmp	r0, r9
   14178:	bcs	14408 <fputs@plt+0x3318>
   1417c:	ldr	r2, [pc, #704]	; 14444 <fputs@plt+0x3354>
   14180:	ldrb	r3, [r0]
   14184:	ldr	r1, [pc, #700]	; 14448 <fputs@plt+0x3358>
   14188:	add	r2, pc, r2
   1418c:	add	r2, r2, r3
   14190:	ldrb	r2, [r2, #64]	; 0x40
   14194:	add	r1, pc, r1
   14198:	tst	r2, #1
   1419c:	bne	141b8 <fputs@plt+0x30c8>
   141a0:	b	1424c <fputs@plt+0x315c>
   141a4:	ldrb	r3, [r0]
   141a8:	add	r2, r1, r3
   141ac:	ldrb	r2, [r2, #64]	; 0x40
   141b0:	tst	r2, #1
   141b4:	beq	1424c <fputs@plt+0x315c>
   141b8:	add	r0, r0, lr
   141bc:	cmp	r0, r9
   141c0:	bcc	141a4 <fputs@plt+0x30b4>
   141c4:	mov	r3, #0
   141c8:	mov	ip, r0
   141cc:	str	r3, [sp, #8]
   141d0:	mov	r1, #0
   141d4:	mov	sl, #0
   141d8:	mov	r2, #0
   141dc:	mov	r3, #0
   141e0:	ldr	r4, [sp, #8]
   141e4:	cmp	r4, #0
   141e8:	beq	1435c <fputs@plt+0x326c>
   141ec:	ldr	r4, [sp, #4]
   141f0:	rsbs	r2, r2, #0
   141f4:	rsc	r3, r3, #0
   141f8:	strd	r2, [r4]
   141fc:	cmp	r1, #0
   14200:	bne	1422c <fputs@plt+0x313c>
   14204:	cmp	sl, #0
   14208:	cmpeq	r0, ip
   1420c:	beq	1422c <fputs@plt+0x313c>
   14210:	mov	r3, #19
   14214:	ldr	r0, [sp, #12]
   14218:	mul	r3, r3, lr
   1421c:	cmp	r3, sl
   14220:	orrlt	r0, r0, #1
   14224:	cmp	r0, #0
   14228:	beq	14368 <fputs@plt+0x3278>
   1422c:	mov	r0, #1
   14230:	add	sp, sp, #20
   14234:	ldrd	r4, [sp]
   14238:	ldrd	r6, [sp, #8]
   1423c:	ldrd	r8, [sp, #16]
   14240:	ldrd	sl, [sp, #24]
   14244:	add	sp, sp, #32
   14248:	pop	{pc}		; (ldr pc, [sp], #4)
   1424c:	cmp	r3, #45	; 0x2d
   14250:	beq	143f8 <fputs@plt+0x3308>
   14254:	cmp	r3, #43	; 0x2b
   14258:	mov	r3, #0
   1425c:	addeq	r0, r0, lr
   14260:	str	r3, [sp, #8]
   14264:	cmp	r0, r9
   14268:	bcs	1443c <fputs@plt+0x334c>
   1426c:	ldrb	r1, [r0]
   14270:	mov	ip, r0
   14274:	cmp	r1, #48	; 0x30
   14278:	bne	14294 <fputs@plt+0x31a4>
   1427c:	add	ip, ip, lr
   14280:	cmp	ip, r9
   14284:	bcs	141d0 <fputs@plt+0x30e0>
   14288:	ldrb	r1, [ip]
   1428c:	cmp	r1, #48	; 0x30
   14290:	beq	1427c <fputs@plt+0x318c>
   14294:	sub	r3, r1, #48	; 0x30
   14298:	cmp	r3, #9
   1429c:	addls	r8, ip, lr
   142a0:	movls	sl, #0
   142a4:	movls	r2, #0
   142a8:	movls	r3, #0
   142ac:	bhi	14420 <fputs@plt+0x3330>
   142b0:	lsl	r7, r3, #2
   142b4:	add	sl, sl, lr
   142b8:	mov	fp, r8
   142bc:	lsl	r6, r2, #2
   142c0:	orr	r7, r7, r2, lsr #30
   142c4:	adds	r6, r6, r2
   142c8:	adc	r7, r7, r3
   142cc:	adds	r4, r6, r6
   142d0:	adc	r5, r7, r7
   142d4:	adds	r6, r4, r1
   142d8:	adc	r7, r5, #0
   142dc:	subs	r2, r6, #48	; 0x30
   142e0:	sbc	r3, r7, #0
   142e4:	cmp	r8, r9
   142e8:	bcs	14300 <fputs@plt+0x3210>
   142ec:	ldrb	r1, [ip, sl]
   142f0:	add	r8, r8, lr
   142f4:	sub	r6, r1, #48	; 0x30
   142f8:	cmp	r6, #9
   142fc:	bls	142b0 <fputs@plt+0x31c0>
   14300:	cmp	r1, #0
   14304:	cmpne	fp, r9
   14308:	movcc	r1, #1
   1430c:	movcs	r1, #0
   14310:	cmp	r2, #0
   14314:	sbcs	r4, r3, #0
   14318:	bge	141e0 <fputs@plt+0x30f0>
   1431c:	ldr	r3, [sp, #8]
   14320:	cmp	r3, #0
   14324:	mvneq	r2, #0
   14328:	mvneq	r3, #-2147483648	; 0x80000000
   1432c:	movne	r2, #0
   14330:	movne	r3, #-2147483648	; 0x80000000
   14334:	cmp	r1, #0
   14338:	ldr	r1, [sp, #4]
   1433c:	strd	r2, [r1]
   14340:	beq	14210 <fputs@plt+0x3120>
   14344:	b	1422c <fputs@plt+0x313c>
   14348:	mov	lr, r3
   1434c:	mov	r3, #0
   14350:	add	r9, r0, r2
   14354:	str	r3, [sp, #12]
   14358:	b	14174 <fputs@plt+0x3084>
   1435c:	ldr	r4, [sp, #4]
   14360:	strd	r2, [r4]
   14364:	b	141fc <fputs@plt+0x310c>
   14368:	cmp	r3, sl
   1436c:	bgt	14230 <fputs@plt+0x3140>
   14370:	ldr	r1, [pc, #212]	; 1444c <fputs@plt+0x335c>
   14374:	mov	r3, #57	; 0x39
   14378:	mov	r9, r0
   1437c:	mov	r2, ip
   14380:	mov	r0, r3
   14384:	add	r1, pc, r1
   14388:	b	14390 <fputs@plt+0x32a0>
   1438c:	ldrb	r0, [r1, #1]!
   14390:	add	r9, r9, #1
   14394:	ldrb	r3, [r2], lr
   14398:	sub	r3, r3, r0
   1439c:	add	r3, r3, r3, lsl #2
   143a0:	lsls	r3, r3, #1
   143a4:	moveq	r0, #1
   143a8:	movne	r0, #0
   143ac:	cmp	r9, #17
   143b0:	movgt	r0, #0
   143b4:	andle	r0, r0, #1
   143b8:	cmp	r0, #0
   143bc:	bne	1438c <fputs@plt+0x329c>
   143c0:	cmp	r3, #0
   143c4:	mov	r0, r3
   143c8:	bne	143d8 <fputs@plt+0x32e8>
   143cc:	add	lr, lr, lr, lsl #3
   143d0:	ldrb	r0, [ip, lr, lsl #1]
   143d4:	sub	r0, r0, #56	; 0x38
   143d8:	cmp	r0, #0
   143dc:	movlt	r0, #0
   143e0:	blt	14230 <fputs@plt+0x3140>
   143e4:	bne	1422c <fputs@plt+0x313c>
   143e8:	ldr	r3, [sp, #8]
   143ec:	cmp	r3, #0
   143f0:	moveq	r0, #2
   143f4:	b	14230 <fputs@plt+0x3140>
   143f8:	mov	r3, #1
   143fc:	add	r0, r0, lr
   14400:	str	r3, [sp, #8]
   14404:	b	14264 <fputs@plt+0x3174>
   14408:	ldr	r1, [sp, #4]
   1440c:	mov	r2, #0
   14410:	mov	r3, #0
   14414:	mov	r0, #1
   14418:	strd	r2, [r1]
   1441c:	b	14230 <fputs@plt+0x3140>
   14420:	cmp	r9, ip
   14424:	movls	r9, #0
   14428:	movhi	r9, #1
   1442c:	cmp	r1, #0
   14430:	movne	r1, r9
   14434:	moveq	r1, #0
   14438:	b	141d4 <fputs@plt+0x30e4>
   1443c:	mov	ip, r0
   14440:	b	141d0 <fputs@plt+0x30e0>
   14444:	andeq	r1, r8, r0, ror #18
   14448:	andeq	r1, r8, r4, asr r9
   1444c:	andeq	r4, r8, ip, asr r6
   14450:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14454:	strd	r6, [sp, #8]
   14458:	str	r8, [sp, #16]
   1445c:	str	lr, [sp, #20]
   14460:	ldrb	ip, [r0]
   14464:	cmp	ip, #45	; 0x2d
   14468:	addeq	r3, r0, #1
   1446c:	moveq	r8, #1
   14470:	beq	144f4 <fputs@plt+0x3404>
   14474:	cmp	ip, #43	; 0x2b
   14478:	addeq	r3, r0, #1
   1447c:	moveq	r8, #0
   14480:	beq	144f4 <fputs@plt+0x3404>
   14484:	cmp	ip, #48	; 0x30
   14488:	movne	r8, #0
   1448c:	beq	1454c <fputs@plt+0x345c>
   14490:	mov	r6, #0
   14494:	mov	r7, #0
   14498:	add	lr, r0, #10
   1449c:	b	144a4 <fputs@plt+0x33b4>
   144a0:	ldrb	ip, [r0, #1]!
   144a4:	lsl	r2, r7, #2
   144a8:	sub	ip, ip, #48	; 0x30
   144ac:	cmp	ip, #9
   144b0:	lsl	r3, r6, #2
   144b4:	orr	r2, r2, r6, lsr #30
   144b8:	bhi	14520 <fputs@plt+0x3430>
   144bc:	adds	r3, r3, r6
   144c0:	adc	r2, r2, r7
   144c4:	adds	r4, r3, r3
   144c8:	adc	r5, r2, r2
   144cc:	adds	r6, r4, ip
   144d0:	adc	r7, r5, ip, asr #31
   144d4:	cmp	lr, r0
   144d8:	bne	144a0 <fputs@plt+0x33b0>
   144dc:	mov	r0, #0
   144e0:	ldrd	r4, [sp]
   144e4:	ldrd	r6, [sp, #8]
   144e8:	ldr	r8, [sp, #16]
   144ec:	add	sp, sp, #20
   144f0:	pop	{pc}		; (ldr pc, [sp], #4)
   144f4:	ldrb	ip, [r3]
   144f8:	cmp	ip, #48	; 0x30
   144fc:	bne	1461c <fputs@plt+0x352c>
   14500:	ldrb	ip, [r0, #2]
   14504:	add	r3, r3, #1
   14508:	b	14510 <fputs@plt+0x3420>
   1450c:	ldrb	ip, [r3, #1]!
   14510:	cmp	ip, #48	; 0x30
   14514:	mov	r0, r3
   14518:	beq	1450c <fputs@plt+0x341c>
   1451c:	b	14490 <fputs@plt+0x33a0>
   14520:	subs	r2, r6, r8
   14524:	sbc	r3, r7, r8, asr #31
   14528:	cmp	r2, #-2147483648	; 0x80000000
   1452c:	sbcs	r3, r3, #0
   14530:	bge	144dc <fputs@plt+0x33ec>
   14534:	cmp	r8, #0
   14538:	beq	14540 <fputs@plt+0x3450>
   1453c:	rsbs	r6, r6, #0
   14540:	mov	r0, #1
   14544:	str	r6, [r1]
   14548:	b	144e0 <fputs@plt+0x33f0>
   1454c:	ldrb	ip, [r0, #1]
   14550:	and	r3, ip, #223	; 0xdf
   14554:	cmp	r3, #88	; 0x58
   14558:	bne	145ec <fputs@plt+0x34fc>
   1455c:	ldr	r3, [pc, #200]	; 1462c <fputs@plt+0x353c>
   14560:	ldrb	r2, [r0, #2]
   14564:	add	r3, pc, r3
   14568:	add	r3, r3, r2
   1456c:	ldrb	r3, [r3, #64]	; 0x40
   14570:	ands	r8, r3, #8
   14574:	beq	145f8 <fputs@plt+0x3508>
   14578:	cmp	r2, #48	; 0x30
   1457c:	add	r0, r0, #2
   14580:	bne	145a8 <fputs@plt+0x34b8>
   14584:	ldrb	r2, [r0, #1]!
   14588:	cmp	r2, #48	; 0x30
   1458c:	beq	14584 <fputs@plt+0x3494>
   14590:	ldr	r3, [pc, #152]	; 14630 <fputs@plt+0x3540>
   14594:	add	r3, pc, r3
   14598:	add	r3, r3, r2
   1459c:	ldrb	r3, [r3, #64]	; 0x40
   145a0:	ands	r3, r3, #8
   145a4:	beq	14614 <fputs@plt+0x3524>
   145a8:	ldr	r4, [pc, #132]	; 14634 <fputs@plt+0x3544>
   145ac:	mov	lr, #0
   145b0:	add	r5, r0, #8
   145b4:	add	r4, pc, r4
   145b8:	ubfx	ip, r2, #6, #1
   145bc:	add	r3, r2, ip, lsl #3
   145c0:	ldrb	r2, [r0, #1]!
   145c4:	add	r3, r3, ip
   145c8:	and	r3, r3, #15
   145cc:	add	lr, r3, lr, lsl #4
   145d0:	add	r3, r4, r2
   145d4:	ldrb	r3, [r3, #64]	; 0x40
   145d8:	ands	r3, r3, #8
   145dc:	beq	14600 <fputs@plt+0x3510>
   145e0:	cmp	r5, r0
   145e4:	bne	145b8 <fputs@plt+0x34c8>
   145e8:	b	144dc <fputs@plt+0x33ec>
   145ec:	mov	r3, r0
   145f0:	mov	r8, #0
   145f4:	b	14504 <fputs@plt+0x3414>
   145f8:	mov	r3, r0
   145fc:	b	14504 <fputs@plt+0x3414>
   14600:	cmp	lr, #0
   14604:	blt	14624 <fputs@plt+0x3534>
   14608:	mov	r0, #1
   1460c:	str	lr, [r1]
   14610:	b	144e0 <fputs@plt+0x33f0>
   14614:	mov	lr, r3
   14618:	b	14608 <fputs@plt+0x3518>
   1461c:	mov	r0, r3
   14620:	b	14490 <fputs@plt+0x33a0>
   14624:	mov	r0, r3
   14628:	b	144e0 <fputs@plt+0x33f0>
   1462c:	andeq	r1, r8, r4, lsl #11
   14630:	andeq	r1, r8, r4, asr r5
   14634:	andeq	r1, r8, r4, lsr r5
   14638:	mov	ip, #0
   1463c:	strd	r4, [sp, #-20]!	; 0xffffffec
   14640:	and	r5, r3, #-16777216	; 0xff000000
   14644:	mov	r4, ip
   14648:	strd	r6, [sp, #8]
   1464c:	orrs	r1, r4, r5
   14650:	str	lr, [sp, #16]
   14654:	sub	sp, sp, #20
   14658:	addeq	r4, sp, #3
   1465c:	mvneq	r7, #127	; 0x7f
   14660:	beq	1466c <fputs@plt+0x357c>
   14664:	b	146d8 <fputs@plt+0x35e8>
   14668:	mov	ip, lr
   1466c:	lsr	r1, r2, #7
   14670:	orr	r6, r7, r2
   14674:	add	lr, ip, #1
   14678:	lsr	r5, r3, #7
   1467c:	orr	r1, r1, r3, lsl #25
   14680:	strb	r6, [r4, #1]!
   14684:	mov	r3, r5
   14688:	mov	r2, r1
   1468c:	orrs	r1, r2, r3
   14690:	bne	14668 <fputs@plt+0x3578>
   14694:	ldrb	r1, [sp, #4]
   14698:	add	r2, sp, #4
   1469c:	add	ip, r0, ip
   146a0:	sub	r3, r0, #1
   146a4:	add	r2, r2, lr
   146a8:	and	r1, r1, #127	; 0x7f
   146ac:	strb	r1, [sp, #4]
   146b0:	ldrb	r1, [r2, #-1]!
   146b4:	strb	r1, [r3, #1]!
   146b8:	cmp	r3, ip
   146bc:	bne	146b0 <fputs@plt+0x35c0>
   146c0:	mov	r0, lr
   146c4:	add	sp, sp, #20
   146c8:	ldrd	r4, [sp]
   146cc:	ldrd	r6, [sp, #8]
   146d0:	add	sp, sp, #16
   146d4:	pop	{pc}		; (ldr pc, [sp], #4)
   146d8:	lsr	r1, r2, #8
   146dc:	mov	ip, r0
   146e0:	mvn	r4, #127	; 0x7f
   146e4:	lsr	lr, r3, #8
   146e8:	orr	r1, r1, r3, lsl #24
   146ec:	strb	r2, [ip, #8]!
   146f0:	orr	r3, r4, r1
   146f4:	lsr	r1, r1, #7
   146f8:	strb	r3, [ip, #-1]!
   146fc:	cmp	ip, r0
   14700:	orr	r1, r1, lr, lsl #25
   14704:	lsr	lr, lr, #7
   14708:	bne	146f0 <fputs@plt+0x3600>
   1470c:	mov	lr, #9
   14710:	b	146c0 <fputs@plt+0x35d0>
   14714:	ldrb	r2, [r0]
   14718:	tst	r2, #128	; 0x80
   1471c:	beq	147e4 <fputs@plt+0x36f4>
   14720:	ldrb	ip, [r0, #1]
   14724:	tst	ip, #128	; 0x80
   14728:	beq	147f8 <fputs@plt+0x3708>
   1472c:	strd	r4, [sp, #-12]!
   14730:	str	lr, [sp, #8]
   14734:	movw	lr, #49279	; 0xc07f
   14738:	movt	lr, #31
   1473c:	ldrb	r3, [r0, #2]
   14740:	orr	r2, r3, r2, lsl #14
   14744:	ands	r4, r2, #128	; 0x80
   14748:	and	r2, r2, lr
   1474c:	beq	14828 <fputs@plt+0x3738>
   14750:	ldrb	r3, [r0, #3]
   14754:	orr	r3, r3, ip, lsl #14
   14758:	ands	ip, r3, #128	; 0x80
   1475c:	and	r3, r3, lr
   14760:	beq	1483c <fputs@plt+0x374c>
   14764:	ldrb	r4, [r0, #4]
   14768:	orr	r5, r4, r2, lsl #14
   1476c:	tst	r5, #128	; 0x80
   14770:	beq	14810 <fputs@plt+0x3720>
   14774:	ldrb	ip, [r0, #5]
   14778:	orr	r2, r3, r2, lsl #7
   1477c:	orr	r3, ip, r3, lsl #14
   14780:	tst	r3, #128	; 0x80
   14784:	beq	1484c <fputs@plt+0x375c>
   14788:	ldrb	ip, [r0, #6]
   1478c:	orr	ip, ip, r5, lsl #14
   14790:	tst	ip, #128	; 0x80
   14794:	beq	14890 <fputs@plt+0x37a0>
   14798:	ldrb	r5, [r0, #7]
   1479c:	and	lr, lr, ip
   147a0:	orr	r3, r5, r3, lsl #14
   147a4:	tst	r3, #128	; 0x80
   147a8:	beq	14870 <fputs@plt+0x3780>
   147ac:	ldrb	ip, [r0, #8]
   147b0:	mov	r0, #32512	; 0x7f00
   147b4:	movt	r0, #8128	; 0x1fc0
   147b8:	and	r3, r0, r3, lsl #8
   147bc:	mov	r0, #9
   147c0:	ubfx	r4, r4, #3, #4
   147c4:	orr	lr, r3, lr, lsl #15
   147c8:	orr	r2, r4, r2, lsl #4
   147cc:	orr	lr, ip, lr
   147d0:	str	lr, [r1]
   147d4:	str	r2, [r1, #4]
   147d8:	ldrd	r4, [sp]
   147dc:	add	sp, sp, #8
   147e0:	pop	{pc}		; (ldr pc, [sp], #4)
   147e4:	uxtb	r2, r2
   147e8:	mov	r3, #0
   147ec:	mov	r0, #1
   147f0:	strd	r2, [r1]
   147f4:	bx	lr
   147f8:	and	r2, r2, #127	; 0x7f
   147fc:	mov	r3, #0
   14800:	orr	r2, ip, r2, lsl #7
   14804:	mov	r0, #2
   14808:	strd	r2, [r1]
   1480c:	bx	lr
   14810:	lsr	r2, r2, #18
   14814:	mov	r0, #5
   14818:	orr	r3, r5, r3, lsl #7
   1481c:	str	r3, [r1]
   14820:	str	r2, [r1, #4]
   14824:	b	147d8 <fputs@plt+0x36e8>
   14828:	and	r3, ip, #127	; 0x7f
   1482c:	mov	r0, #3
   14830:	orr	r2, r2, r3, lsl #7
   14834:	stm	r1, {r2, r4}
   14838:	b	147d8 <fputs@plt+0x36e8>
   1483c:	orr	r3, r3, r2, lsl #7
   14840:	mov	r0, #4
   14844:	stm	r1, {r3, ip}
   14848:	b	147d8 <fputs@plt+0x36e8>
   1484c:	mov	ip, #16256	; 0x3f80
   14850:	movt	ip, #4064	; 0xfe0
   14854:	lsr	r2, r2, #18
   14858:	and	ip, ip, r5, lsl #7
   1485c:	mov	r0, #6
   14860:	orr	r3, r3, ip
   14864:	str	r3, [r1]
   14868:	str	r2, [r1, #4]
   1486c:	b	147d8 <fputs@plt+0x36e8>
   14870:	bic	r3, r3, #266338304	; 0xfe00000
   14874:	lsr	r2, r2, #4
   14878:	mov	r0, #8
   1487c:	bic	r3, r3, #16256	; 0x3f80
   14880:	orr	r3, r3, lr, lsl #7
   14884:	str	r3, [r1]
   14888:	str	r2, [r1, #4]
   1488c:	b	147d8 <fputs@plt+0x36e8>
   14890:	mov	r0, #16256	; 0x3f80
   14894:	movt	r0, #4064	; 0xfe0
   14898:	lsr	r2, r2, #11
   1489c:	and	r3, r0, r3, lsl #7
   148a0:	bic	ip, ip, #266338304	; 0xfe00000
   148a4:	mov	r0, #7
   148a8:	bic	ip, ip, #16256	; 0x3f80
   148ac:	orr	ip, r3, ip
   148b0:	str	ip, [r1]
   148b4:	str	r2, [r1, #4]
   148b8:	b	147d8 <fputs@plt+0x36e8>
   148bc:	cmp	r1, #0
   148c0:	push	{lr}		; (str lr, [sp, #-4]!)
   148c4:	cmpeq	r0, #7
   148c8:	bls	14954 <fputs@plt+0x3864>
   148cc:	cmp	r1, #0
   148d0:	cmpeq	r0, #255	; 0xff
   148d4:	movhi	r3, #40	; 0x28
   148d8:	bls	1498c <fputs@plt+0x389c>
   148dc:	lsr	r2, r0, #4
   148e0:	add	r3, r3, #40	; 0x28
   148e4:	lsr	ip, r1, #4
   148e8:	sxth	r3, r3
   148ec:	orr	r2, r2, r1, lsl #28
   148f0:	cmp	ip, #0
   148f4:	mov	r1, ip
   148f8:	cmpeq	r2, #255	; 0xff
   148fc:	mov	r0, r2
   14900:	bhi	148dc <fputs@plt+0x37ec>
   14904:	lsr	ip, r0, #1
   14908:	uxth	r2, r3
   1490c:	lsr	lr, r1, #1
   14910:	add	r3, r2, #10
   14914:	orr	ip, ip, r1, lsl #31
   14918:	sxth	r3, r3
   1491c:	cmp	lr, #0
   14920:	mov	r1, lr
   14924:	cmpeq	ip, #15
   14928:	mov	r0, ip
   1492c:	bhi	14904 <fputs@plt+0x3814>
   14930:	ldr	r3, [pc, #108]	; 149a4 <fputs@plt+0x38b4>
   14934:	and	r0, r0, #7
   14938:	lsl	r0, r0, #1
   1493c:	add	r3, pc, r3
   14940:	add	r3, r3, #320	; 0x140
   14944:	ldrh	r0, [r3, r0]
   14948:	add	r0, r2, r0
   1494c:	sxth	r0, r0
   14950:	pop	{pc}		; (ldr pc, [sp], #4)
   14954:	cmp	r1, #0
   14958:	cmpeq	r0, #1
   1495c:	movls	r0, #0
   14960:	bls	14950 <fputs@plt+0x3860>
   14964:	mov	r3, #30
   14968:	adds	r0, r0, r0
   1496c:	sub	r2, r3, #10
   14970:	adc	r1, r1, r1
   14974:	uxth	r2, r2
   14978:	cmp	r1, #0
   1497c:	mov	r3, r2
   14980:	cmpeq	r0, #7
   14984:	bls	14968 <fputs@plt+0x3878>
   14988:	b	14930 <fputs@plt+0x3840>
   1498c:	cmp	r1, #0
   14990:	cmpeq	r0, #15
   14994:	movls	r2, #30
   14998:	bls	14930 <fputs@plt+0x3840>
   1499c:	mov	r3, #40	; 0x28
   149a0:	b	14904 <fputs@plt+0x3814>
   149a4:	andeq	r1, r8, ip, lsr #3
   149a8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   149ac:	strd	r6, [sp, #8]
   149b0:	ldr	r7, [r0, #12]
   149b4:	str	r8, [sp, #16]
   149b8:	str	lr, [sp, #20]
   149bc:	cmp	r7, #0
   149c0:	beq	14ab4 <fputs@plt+0x39c4>
   149c4:	mov	r4, r1
   149c8:	ldrb	r3, [r4], #1
   149cc:	cmp	r3, #0
   149d0:	beq	14ac4 <fputs@plt+0x39d4>
   149d4:	ldr	r5, [pc, #240]	; 14acc <fputs@plt+0x39dc>
   149d8:	mov	lr, #0
   149dc:	add	r5, pc, r5
   149e0:	add	r3, r5, r3
   149e4:	ldrb	ip, [r3, #336]	; 0x150
   149e8:	ldrb	r3, [r4], #1
   149ec:	eor	ip, ip, lr, lsl #3
   149f0:	cmp	r3, #0
   149f4:	eor	lr, lr, ip
   149f8:	bne	149e0 <fputs@plt+0x38f0>
   149fc:	ldr	r0, [r0]
   14a00:	udiv	r3, lr, r0
   14a04:	mls	lr, r0, r3, lr
   14a08:	add	r3, r7, lr, lsl #3
   14a0c:	ldr	r6, [r7, lr, lsl #3]
   14a10:	ldr	r0, [r3, #4]
   14a14:	cmp	r6, #0
   14a18:	str	lr, [r2]
   14a1c:	beq	14a9c <fputs@plt+0x39ac>
   14a20:	ldr	r3, [pc, #168]	; 14ad0 <fputs@plt+0x39e0>
   14a24:	ldrb	r2, [r1]
   14a28:	ldr	r4, [pc, #164]	; 14ad4 <fputs@plt+0x39e4>
   14a2c:	add	r3, pc, r3
   14a30:	mov	r8, r3
   14a34:	add	r3, r3, r2
   14a38:	ldrb	r7, [r3, #336]	; 0x150
   14a3c:	add	r4, pc, r4
   14a40:	ldr	ip, [r0, #12]
   14a44:	ldrb	r3, [ip]
   14a48:	add	r2, r8, r3
   14a4c:	ldrb	r2, [r2, #336]	; 0x150
   14a50:	cmp	r2, r7
   14a54:	bne	14a90 <fputs@plt+0x39a0>
   14a58:	cmp	r3, #0
   14a5c:	beq	14aa0 <fputs@plt+0x39b0>
   14a60:	mov	lr, r1
   14a64:	b	14a70 <fputs@plt+0x3980>
   14a68:	cmp	r2, #0
   14a6c:	beq	14aa0 <fputs@plt+0x39b0>
   14a70:	ldrb	r2, [ip, #1]!
   14a74:	ldrb	r3, [lr, #1]!
   14a78:	add	r5, r4, r2
   14a7c:	ldrb	r5, [r5, #336]	; 0x150
   14a80:	add	r3, r4, r3
   14a84:	ldrb	r3, [r3, #336]	; 0x150
   14a88:	cmp	r5, r3
   14a8c:	beq	14a68 <fputs@plt+0x3978>
   14a90:	subs	r6, r6, #1
   14a94:	ldr	r0, [r0]
   14a98:	bne	14a40 <fputs@plt+0x3950>
   14a9c:	mov	r0, r6
   14aa0:	ldrd	r4, [sp]
   14aa4:	ldrd	r6, [sp, #8]
   14aa8:	ldr	r8, [sp, #16]
   14aac:	add	sp, sp, #20
   14ab0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ab4:	mov	lr, r7
   14ab8:	ldr	r6, [r0, #4]
   14abc:	ldr	r0, [r0, #8]
   14ac0:	b	14a14 <fputs@plt+0x3924>
   14ac4:	mov	lr, r3
   14ac8:	b	149fc <fputs@plt+0x390c>
   14acc:	andeq	r1, r8, ip, lsl #2
   14ad0:	strheq	r1, [r8], -ip
   14ad4:	andeq	r1, r8, ip, lsr #1
   14ad8:	mov	r3, #0
   14adc:	mov	r0, r3
   14ae0:	str	r3, [r1]
   14ae4:	bx	lr
   14ae8:	mov	r0, #0
   14aec:	bx	lr
   14af0:	ldr	r3, [pc, #56]	; 14b30 <fputs@plt+0x3a40>
   14af4:	str	r4, [sp, #-8]!
   14af8:	mov	r4, r1
   14afc:	mov	r1, #0
   14b00:	ldr	r0, [r0, #24]
   14b04:	add	r3, pc, r3
   14b08:	ldr	r3, [r3, #28]
   14b0c:	str	lr, [sp, #4]
   14b10:	blx	r3
   14b14:	clz	r3, r0
   14b18:	mov	r0, #0
   14b1c:	lsr	r3, r3, #5
   14b20:	str	r3, [r4]
   14b24:	ldr	r4, [sp]
   14b28:	add	sp, sp, #4
   14b2c:	pop	{pc}		; (ldr pc, [sp], #4)
   14b30:	andeq	sl, r9, r4, asr #15
   14b34:	mov	r0, #4096	; 0x1000
   14b38:	bx	lr
   14b3c:	ldrh	r3, [r0, #18]
   14b40:	tst	r3, #16
   14b44:	movne	r0, #4096	; 0x1000
   14b48:	moveq	r0, #0
   14b4c:	bx	lr
   14b50:	ldr	r0, [pc, #4]	; 14b5c <fputs@plt+0x3a6c>
   14b54:	add	r0, pc, r0
   14b58:	bx	lr
   14b5c:	andeq	r9, r9, r4, ror #21
   14b60:	ldr	r0, [pc, #8]	; 14b70 <fputs@plt+0x3a80>
   14b64:	add	r0, pc, r0
   14b68:	add	r0, r0, #76	; 0x4c
   14b6c:	bx	lr
   14b70:	ldrdeq	r9, [r9], -r4
   14b74:	ldr	r0, [pc, #8]	; 14b84 <fputs@plt+0x3a94>
   14b78:	add	r0, pc, r0
   14b7c:	add	r0, r0, #152	; 0x98
   14b80:	bx	lr
   14b84:	andeq	r9, r9, r0, asr #21
   14b88:	ldr	r3, [r0]
   14b8c:	sub	r1, r1, #1
   14b90:	cmp	r3, r1
   14b94:	bhi	14bb4 <fputs@plt+0x3ac4>
   14b98:	b	14c48 <fputs@plt+0x3b58>
   14b9c:	udiv	r2, r1, r3
   14ba0:	add	r0, r0, r2, lsl #2
   14ba4:	mls	r1, r3, r2, r1
   14ba8:	ldr	r0, [r0, #12]
   14bac:	cmp	r0, #0
   14bb0:	bxeq	lr
   14bb4:	ldr	r3, [r0, #8]
   14bb8:	cmp	r3, #0
   14bbc:	bne	14b9c <fputs@plt+0x3aac>
   14bc0:	ldr	r3, [r0]
   14bc4:	cmp	r3, #4000	; 0xfa0
   14bc8:	bls	14c50 <fputs@plt+0x3b60>
   14bcc:	movw	r2, #19923	; 0x4dd3
   14bd0:	movt	r2, #4194	; 0x1062
   14bd4:	str	r4, [sp, #-8]!
   14bd8:	mov	ip, #125	; 0x7d
   14bdc:	str	lr, [sp, #4]
   14be0:	add	lr, r1, #1
   14be4:	umull	r4, r3, r2, r1
   14be8:	lsr	r3, r3, #3
   14bec:	mls	r3, ip, r3, r1
   14bf0:	add	r1, r0, r3, lsl #2
   14bf4:	ldr	r1, [r1, #12]
   14bf8:	cmp	r1, #0
   14bfc:	beq	14c78 <fputs@plt+0x3b88>
   14c00:	cmp	r1, lr
   14c04:	beq	14c68 <fputs@plt+0x3b78>
   14c08:	mov	r1, r2
   14c0c:	b	14c18 <fputs@plt+0x3b28>
   14c10:	cmp	r2, lr
   14c14:	beq	14c68 <fputs@plt+0x3b78>
   14c18:	add	r2, r3, #1
   14c1c:	umull	r4, r3, r1, r2
   14c20:	lsr	r3, r3, #3
   14c24:	mls	r3, ip, r3, r2
   14c28:	add	r2, r0, r3, lsl #2
   14c2c:	ldr	r2, [r2, #12]
   14c30:	cmp	r2, #0
   14c34:	bne	14c10 <fputs@plt+0x3b20>
   14c38:	mov	r0, r2
   14c3c:	ldr	r4, [sp]
   14c40:	add	sp, sp, #4
   14c44:	pop	{pc}		; (ldr pc, [sp], #4)
   14c48:	mov	r0, #0
   14c4c:	bx	lr
   14c50:	add	r0, r0, r1, lsr #3
   14c54:	and	r1, r1, #7
   14c58:	ldrb	r0, [r0, #12]
   14c5c:	asr	r0, r0, r1
   14c60:	and	r0, r0, #1
   14c64:	bx	lr
   14c68:	ldr	r4, [sp]
   14c6c:	add	sp, sp, #4
   14c70:	mov	r0, #1
   14c74:	pop	{pc}		; (ldr pc, [sp], #4)
   14c78:	mov	r0, r1
   14c7c:	b	14c3c <fputs@plt+0x3b4c>
   14c80:	tst	r1, #1
   14c84:	ldr	r2, [r0, #28]
   14c88:	bne	14cc8 <fputs@plt+0x3bd8>
   14c8c:	tst	r1, #2
   14c90:	bxeq	lr
   14c94:	ldr	r3, [r2]
   14c98:	cmp	r3, #0
   14c9c:	str	r3, [r0, #32]
   14ca0:	strne	r0, [r3, #36]	; 0x24
   14ca4:	beq	14e2c <fputs@plt+0x3d3c>
   14ca8:	ldr	r3, [r2, #8]
   14cac:	str	r0, [r2]
   14cb0:	cmp	r3, #0
   14cb4:	bxne	lr
   14cb8:	ldrh	r3, [r0, #24]
   14cbc:	tst	r3, #8
   14cc0:	streq	r0, [r2, #8]
   14cc4:	bx	lr
   14cc8:	ldr	r3, [r2, #8]
   14ccc:	ldr	ip, [r0, #36]	; 0x24
   14cd0:	cmp	r3, r0
   14cd4:	beq	14d08 <fputs@plt+0x3c18>
   14cd8:	ldr	r3, [r0, #32]
   14cdc:	cmp	r3, #0
   14ce0:	beq	14dfc <fputs@plt+0x3d0c>
   14ce4:	str	ip, [r3, #36]	; 0x24
   14ce8:	ldr	ip, [r0, #36]	; 0x24
   14cec:	cmp	ip, #0
   14cf0:	beq	14e44 <fputs@plt+0x3d54>
   14cf4:	str	r3, [ip, #32]
   14cf8:	mov	r3, #0
   14cfc:	str	r3, [r0, #32]
   14d00:	str	r3, [r0, #36]	; 0x24
   14d04:	b	14c8c <fputs@plt+0x3b9c>
   14d08:	cmp	ip, #0
   14d0c:	beq	14e20 <fputs@plt+0x3d30>
   14d10:	ldrh	r3, [ip, #24]
   14d14:	tst	r3, #8
   14d18:	beq	14e20 <fputs@plt+0x3d30>
   14d1c:	ldr	r3, [ip, #36]	; 0x24
   14d20:	cmp	r3, #0
   14d24:	beq	14e24 <fputs@plt+0x3d34>
   14d28:	push	{lr}		; (str lr, [sp, #-4]!)
   14d2c:	b	14d3c <fputs@plt+0x3c4c>
   14d30:	ldr	r3, [r3, #36]	; 0x24
   14d34:	cmp	r3, #0
   14d38:	beq	14d48 <fputs@plt+0x3c58>
   14d3c:	ldrh	lr, [r3, #24]
   14d40:	tst	lr, #8
   14d44:	bne	14d30 <fputs@plt+0x3c40>
   14d48:	str	r3, [r2, #8]
   14d4c:	ldr	r3, [r0, #32]
   14d50:	cmp	r3, #0
   14d54:	beq	14da8 <fputs@plt+0x3cb8>
   14d58:	str	ip, [r3, #36]	; 0x24
   14d5c:	ldr	ip, [r0, #36]	; 0x24
   14d60:	cmp	ip, #0
   14d64:	beq	14df4 <fputs@plt+0x3d04>
   14d68:	str	r3, [ip, #32]
   14d6c:	mov	r3, #0
   14d70:	tst	r1, #2
   14d74:	str	r3, [r0, #32]
   14d78:	str	r3, [r0, #36]	; 0x24
   14d7c:	beq	14da4 <fputs@plt+0x3cb4>
   14d80:	ldr	r3, [r2]
   14d84:	cmp	r3, #0
   14d88:	str	r3, [r0, #32]
   14d8c:	strne	r0, [r3, #36]	; 0x24
   14d90:	beq	14ddc <fputs@plt+0x3cec>
   14d94:	ldr	r3, [r2, #8]
   14d98:	str	r0, [r2]
   14d9c:	cmp	r3, #0
   14da0:	beq	14dcc <fputs@plt+0x3cdc>
   14da4:	pop	{pc}		; (ldr pc, [sp], #4)
   14da8:	cmp	ip, #0
   14dac:	str	ip, [r2, #4]
   14db0:	bne	14d68 <fputs@plt+0x3c78>
   14db4:	ldrb	r3, [r2, #32]
   14db8:	str	ip, [r2]
   14dbc:	cmp	r3, #0
   14dc0:	movne	r3, #2
   14dc4:	strbne	r3, [r2, #33]	; 0x21
   14dc8:	b	14d6c <fputs@plt+0x3c7c>
   14dcc:	ldrh	r3, [r0, #24]
   14dd0:	tst	r3, #8
   14dd4:	streq	r0, [r2, #8]
   14dd8:	pop	{pc}		; (ldr pc, [sp], #4)
   14ddc:	ldrb	r3, [r2, #32]
   14de0:	str	r0, [r2, #4]
   14de4:	cmp	r3, #0
   14de8:	movne	r3, #1
   14dec:	strbne	r3, [r2, #33]	; 0x21
   14df0:	b	14d94 <fputs@plt+0x3ca4>
   14df4:	str	r3, [r2]
   14df8:	b	14d6c <fputs@plt+0x3c7c>
   14dfc:	cmp	ip, #0
   14e00:	str	ip, [r2, #4]
   14e04:	bne	14cf4 <fputs@plt+0x3c04>
   14e08:	ldrb	r3, [r2, #32]
   14e0c:	str	ip, [r2]
   14e10:	cmp	r3, #0
   14e14:	movne	r3, #2
   14e18:	strbne	r3, [r2, #33]	; 0x21
   14e1c:	b	14cf8 <fputs@plt+0x3c08>
   14e20:	mov	r3, ip
   14e24:	str	r3, [r2, #8]
   14e28:	b	14cd8 <fputs@plt+0x3be8>
   14e2c:	ldrb	r3, [r2, #32]
   14e30:	str	r0, [r2, #4]
   14e34:	cmp	r3, #0
   14e38:	movne	r3, #1
   14e3c:	strbne	r3, [r2, #33]	; 0x21
   14e40:	b	14ca8 <fputs@plt+0x3bb8>
   14e44:	str	r3, [r2]
   14e48:	b	14cf8 <fputs@plt+0x3c08>
   14e4c:	ldr	ip, [r0, #28]
   14e50:	ldrh	r2, [r0, #26]
   14e54:	ldr	r1, [ip, #12]
   14e58:	sub	r2, r2, #1
   14e5c:	sxth	r2, r2
   14e60:	cmp	r2, #0
   14e64:	sub	r1, r1, #1
   14e68:	str	r1, [ip, #12]
   14e6c:	strh	r2, [r0, #26]
   14e70:	bxne	lr
   14e74:	ldrh	r1, [r0, #24]
   14e78:	tst	r1, #1
   14e7c:	beq	14eac <fputs@plt+0x3dbc>
   14e80:	ldrb	r1, [ip, #32]
   14e84:	cmp	r1, #0
   14e88:	bxeq	lr
   14e8c:	push	{lr}		; (str lr, [sp, #-4]!)
   14e90:	ldr	lr, [pc, #40]	; 14ec0 <fputs@plt+0x3dd0>
   14e94:	ldr	r1, [r0]
   14e98:	ldr	r0, [ip, #44]	; 0x2c
   14e9c:	add	lr, pc, lr
   14ea0:	ldr	r3, [lr, #140]	; 0x8c
   14ea4:	pop	{lr}		; (ldr lr, [sp], #4)
   14ea8:	bx	r3
   14eac:	ldr	r3, [r0, #36]	; 0x24
   14eb0:	cmp	r3, #0
   14eb4:	bxeq	lr
   14eb8:	mov	r1, #3
   14ebc:	b	14c80 <fputs@plt+0x3b90>
   14ec0:	ldrdeq	sl, [r9], -ip
   14ec4:	ldrh	r3, [r0, #24]
   14ec8:	str	r4, [sp, #-8]!
   14ecc:	mov	r4, r0
   14ed0:	str	lr, [sp, #4]
   14ed4:	tst	r3, #2
   14ed8:	bne	14f18 <fputs@plt+0x3e28>
   14edc:	ldr	r0, [pc, #64]	; 14f24 <fputs@plt+0x3e34>
   14ee0:	mov	r2, #1
   14ee4:	ldr	r3, [r4, #28]
   14ee8:	ldr	r1, [r4]
   14eec:	add	r0, pc, r0
   14ef0:	ldr	lr, [r0, #140]	; 0x8c
   14ef4:	ldr	ip, [r3, #12]
   14ef8:	ldr	r4, [sp]
   14efc:	ldr	r0, [r3, #44]	; 0x2c
   14f00:	sub	ip, ip, #1
   14f04:	str	ip, [r3, #12]
   14f08:	mov	r3, lr
   14f0c:	ldr	lr, [sp, #4]
   14f10:	add	sp, sp, #8
   14f14:	bx	r3
   14f18:	mov	r1, #1
   14f1c:	bl	14c80 <fputs@plt+0x3b90>
   14f20:	b	14edc <fputs@plt+0x3dec>
   14f24:	andeq	sl, r9, ip, lsl #5
   14f28:	ldrh	r3, [r0, #24]
   14f2c:	tst	r3, #33	; 0x21
   14f30:	beq	14f4c <fputs@plt+0x3e5c>
   14f34:	tst	r3, #1
   14f38:	bic	r3, r3, #32
   14f3c:	uxth	r3, r3
   14f40:	bne	14f50 <fputs@plt+0x3e60>
   14f44:	strh	r3, [r0, #24]
   14f48:	bx	lr
   14f4c:	bx	lr
   14f50:	eor	r3, r3, #3
   14f54:	mov	r1, #2
   14f58:	strh	r3, [r0, #24]
   14f5c:	b	14c80 <fputs@plt+0x3b90>
   14f60:	ldr	ip, [pc, #112]	; 14fd8 <fputs@plt+0x3ee8>
   14f64:	mov	r3, r1
   14f68:	strd	r4, [sp, #-16]!
   14f6c:	mov	r4, r0
   14f70:	mov	r5, r1
   14f74:	ldr	r0, [r0, #28]
   14f78:	ldr	r1, [r4]
   14f7c:	add	ip, pc, ip
   14f80:	ldr	r2, [r4, #20]
   14f84:	ldr	r0, [r0, #44]	; 0x2c
   14f88:	str	r6, [sp, #8]
   14f8c:	str	lr, [sp, #12]
   14f90:	ldr	r6, [ip, #144]	; 0x90
   14f94:	blx	r6
   14f98:	ldrh	r3, [r4, #24]
   14f9c:	str	r5, [r4, #20]
   14fa0:	and	r3, r3, #10
   14fa4:	cmp	r3, #10
   14fa8:	beq	14fbc <fputs@plt+0x3ecc>
   14fac:	ldrd	r4, [sp]
   14fb0:	ldr	r6, [sp, #8]
   14fb4:	add	sp, sp, #12
   14fb8:	pop	{pc}		; (ldr pc, [sp], #4)
   14fbc:	mov	r0, r4
   14fc0:	mov	r1, #3
   14fc4:	ldrd	r4, [sp]
   14fc8:	ldr	r6, [sp, #8]
   14fcc:	ldr	lr, [sp, #12]
   14fd0:	add	sp, sp, #16
   14fd4:	b	14c80 <fputs@plt+0x3b90>
   14fd8:	strdeq	sl, [r9], -ip
   14fdc:	sub	sp, sp, #40	; 0x28
   14fe0:	mov	r3, sp
   14fe4:	cmp	r0, #0
   14fe8:	cmpne	r1, #0
   14fec:	beq	15018 <fputs@plt+0x3f28>
   14ff0:	ldr	ip, [r0, #20]
   14ff4:	ldr	r2, [r1, #20]
   14ff8:	cmp	ip, r2
   14ffc:	bcs	15030 <fputs@plt+0x3f40>
   15000:	str	r0, [r3, #12]
   15004:	mov	r3, r0
   15008:	ldr	r0, [r0, #12]
   1500c:	cmp	r0, #0
   15010:	cmpne	r1, #0
   15014:	bne	14ff0 <fputs@plt+0x3f00>
   15018:	cmp	r0, #0
   1501c:	movne	r1, r0
   15020:	str	r1, [r3, #12]
   15024:	ldr	r0, [sp, #12]
   15028:	add	sp, sp, #40	; 0x28
   1502c:	bx	lr
   15030:	str	r1, [r3, #12]
   15034:	mov	r3, r1
   15038:	ldr	r1, [r1, #12]
   1503c:	b	14fe4 <fputs@plt+0x3ef4>
   15040:	ldr	r0, [r0, #40]	; 0x28
   15044:	bx	lr
   15048:	strd	r4, [sp, #-16]!
   1504c:	ldr	r4, [r0, #44]	; 0x2c
   15050:	str	r6, [sp, #8]
   15054:	str	lr, [sp, #12]
   15058:	ldr	lr, [r0, #48]	; 0x30
   1505c:	udiv	ip, r2, r4
   15060:	mls	r2, ip, r4, r2
   15064:	ldr	ip, [lr, r2, lsl #2]
   15068:	add	r2, lr, r2, lsl #2
   1506c:	cmp	r1, ip
   15070:	bne	1507c <fputs@plt+0x3f8c>
   15074:	b	1508c <fputs@plt+0x3f9c>
   15078:	mov	ip, r2
   1507c:	ldr	r2, [ip, #16]
   15080:	cmp	r2, r1
   15084:	bne	15078 <fputs@plt+0x3f88>
   15088:	add	r2, ip, #16
   1508c:	udiv	ip, r3, r4
   15090:	ldr	r6, [r1, #16]
   15094:	ldr	r5, [r0, #32]
   15098:	str	r6, [r2]
   1509c:	ldr	r6, [sp, #8]
   150a0:	cmp	r5, r3
   150a4:	str	r3, [r1, #8]
   150a8:	mls	r2, r4, ip, r3
   150ac:	ldrd	r4, [sp]
   150b0:	add	sp, sp, #12
   150b4:	ldr	ip, [lr, r2, lsl #2]
   150b8:	str	ip, [r1, #16]
   150bc:	str	r1, [lr, r2, lsl #2]
   150c0:	strcc	r3, [r0, #32]
   150c4:	pop	{pc}		; (ldr pc, [sp], #4)
   150c8:	strd	r4, [sp, #-12]!
   150cc:	str	lr, [sp, #8]
   150d0:	sub	sp, sp, #20
   150d4:	mov	ip, sp
   150d8:	cmp	r0, #0
   150dc:	cmpne	r1, #0
   150e0:	beq	15110 <fputs@plt+0x4020>
   150e4:	ldrd	r2, [r0]
   150e8:	ldrd	r4, [r1]
   150ec:	cmp	r2, r4
   150f0:	sbcs	lr, r3, r5
   150f4:	bge	15130 <fputs@plt+0x4040>
   150f8:	str	r0, [ip, #8]
   150fc:	mov	ip, r0
   15100:	ldr	r0, [r0, #8]
   15104:	cmp	r0, #0
   15108:	cmpne	r1, #0
   1510c:	bne	150e4 <fputs@plt+0x3ff4>
   15110:	cmp	r0, #0
   15114:	moveq	r0, r1
   15118:	str	r0, [ip, #8]
   1511c:	ldr	r0, [sp, #8]
   15120:	add	sp, sp, #20
   15124:	ldrd	r4, [sp]
   15128:	add	sp, sp, #8
   1512c:	pop	{pc}		; (ldr pc, [sp], #4)
   15130:	cmp	r4, r2
   15134:	sbcs	r3, r5, r3
   15138:	ldrge	r0, [r0, #8]
   1513c:	strlt	r1, [ip, #8]
   15140:	movlt	ip, r1
   15144:	ldrlt	r1, [r1, #8]
   15148:	b	150d8 <fputs@plt+0x3fe8>
   1514c:	strd	r4, [sp, #-12]!
   15150:	mov	r4, r0
   15154:	mov	r5, r2
   15158:	ldr	r0, [r0, #12]
   1515c:	str	lr, [sp, #8]
   15160:	sub	sp, sp, #12
   15164:	cmp	r0, #0
   15168:	moveq	r3, r1
   1516c:	streq	r4, [r3]
   15170:	beq	15184 <fputs@plt+0x4094>
   15174:	add	r2, sp, #4
   15178:	bl	1514c <fputs@plt+0x405c>
   1517c:	ldr	r3, [sp, #4]
   15180:	str	r4, [r3, #8]
   15184:	ldr	r0, [r4, #8]
   15188:	cmp	r0, #0
   1518c:	streq	r4, [r5]
   15190:	beq	151a0 <fputs@plt+0x40b0>
   15194:	mov	r2, r5
   15198:	add	r1, r4, #8
   1519c:	bl	1514c <fputs@plt+0x405c>
   151a0:	add	sp, sp, #12
   151a4:	ldrd	r4, [sp]
   151a8:	add	sp, sp, #8
   151ac:	pop	{pc}		; (ldr pc, [sp], #4)
   151b0:	strd	r4, [sp, #-16]!
   151b4:	ldr	r4, [r0]
   151b8:	str	r6, [sp, #8]
   151bc:	str	lr, [sp, #12]
   151c0:	cmp	r4, #0
   151c4:	beq	15210 <fputs@plt+0x4120>
   151c8:	cmp	r1, #1
   151cc:	mov	r6, r0
   151d0:	beq	15224 <fputs@plt+0x4134>
   151d4:	sub	r5, r1, #1
   151d8:	mov	r1, r5
   151dc:	bl	151b0 <fputs@plt+0x40c0>
   151e0:	ldr	r4, [r6]
   151e4:	mov	r3, r0
   151e8:	cmp	r4, #0
   151ec:	moveq	r4, r0
   151f0:	beq	15210 <fputs@plt+0x4120>
   151f4:	ldr	r2, [r4, #8]
   151f8:	mov	r1, r5
   151fc:	mov	r0, r6
   15200:	str	r3, [r4, #12]
   15204:	str	r2, [r6]
   15208:	bl	151b0 <fputs@plt+0x40c0>
   1520c:	str	r0, [r4, #8]
   15210:	mov	r0, r4
   15214:	ldrd	r4, [sp]
   15218:	ldr	r6, [sp, #8]
   1521c:	add	sp, sp, #12
   15220:	pop	{pc}		; (ldr pc, [sp], #4)
   15224:	ldr	r1, [r4, #8]
   15228:	mov	r2, #0
   1522c:	str	r1, [r0]
   15230:	str	r2, [r4, #8]
   15234:	str	r2, [r4, #12]
   15238:	b	15210 <fputs@plt+0x4120>
   1523c:	strd	r4, [sp, #-16]!
   15240:	mov	r3, #0
   15244:	mov	r2, r0
   15248:	ldr	r4, [r0, #8]
   1524c:	str	r6, [sp, #8]
   15250:	str	lr, [sp, #12]
   15254:	sub	sp, sp, #8
   15258:	str	r3, [r0, #8]
   1525c:	str	r3, [r0, #12]
   15260:	cmp	r4, r3
   15264:	str	r4, [sp, #4]
   15268:	beq	152c4 <fputs@plt+0x41d4>
   1526c:	mov	r5, #1
   15270:	add	r6, sp, #4
   15274:	b	1527c <fputs@plt+0x418c>
   15278:	mov	r4, r3
   1527c:	ldr	r3, [r4, #8]
   15280:	mov	r1, r5
   15284:	mov	r0, r6
   15288:	str	r2, [r4, #12]
   1528c:	add	r5, r5, #1
   15290:	str	r3, [sp, #4]
   15294:	bl	151b0 <fputs@plt+0x40c0>
   15298:	ldr	r3, [sp, #4]
   1529c:	mov	r2, r4
   152a0:	str	r0, [r4, #8]
   152a4:	cmp	r3, #0
   152a8:	bne	15278 <fputs@plt+0x4188>
   152ac:	mov	r0, r4
   152b0:	add	sp, sp, #8
   152b4:	ldrd	r4, [sp]
   152b8:	ldr	r6, [sp, #8]
   152bc:	add	sp, sp, #12
   152c0:	pop	{pc}		; (ldr pc, [sp], #4)
   152c4:	mov	r4, r0
   152c8:	b	152ac <fputs@plt+0x41bc>
   152cc:	ldr	r3, [r0, #216]	; 0xd8
   152d0:	strd	r4, [sp, #-20]!	; 0xffffffec
   152d4:	strd	r6, [sp, #8]
   152d8:	mov	r6, r0
   152dc:	mov	r7, r1
   152e0:	str	lr, [sp, #16]
   152e4:	sub	sp, sp, #12
   152e8:	cmp	r3, #0
   152ec:	beq	152fc <fputs@plt+0x420c>
   152f0:	ldrsh	r2, [r3, #40]	; 0x28
   152f4:	cmp	r2, #0
   152f8:	bge	15388 <fputs@plt+0x4298>
   152fc:	ldr	r0, [r6, #64]	; 0x40
   15300:	mov	r3, #0
   15304:	mov	r1, r3
   15308:	ldr	r2, [r0]
   1530c:	str	r3, [sp]
   15310:	str	r3, [sp, #4]
   15314:	cmp	r2, r3
   15318:	beq	15338 <fputs@plt+0x4248>
   1531c:	mov	r1, sp
   15320:	ldr	r3, [r2, #24]
   15324:	blx	r3
   15328:	cmp	r0, #0
   1532c:	bne	15374 <fputs@plt+0x4284>
   15330:	ldr	r3, [sp]
   15334:	ldr	r1, [sp, #4]
   15338:	ldr	r4, [r6, #160]	; 0xa0
   1533c:	asr	r5, r4, #31
   15340:	adds	r0, r4, r3
   15344:	mov	r2, r4
   15348:	adc	r1, r5, r1
   1534c:	subs	r0, r0, #1
   15350:	mov	r3, r5
   15354:	sbc	r1, r1, #0
   15358:	bl	93a40 <fputs@plt+0x82950>
   1535c:	mov	r3, r0
   15360:	ldr	r2, [r6, #164]	; 0xa4
   15364:	mov	r0, #0
   15368:	cmp	r2, r3
   1536c:	strcc	r3, [r6, #164]	; 0xa4
   15370:	str	r3, [r7]
   15374:	add	sp, sp, #12
   15378:	ldrd	r4, [sp]
   1537c:	ldrd	r6, [sp, #8]
   15380:	add	sp, sp, #16
   15384:	pop	{pc}		; (ldr pc, [sp], #4)
   15388:	ldr	r3, [r3, #72]	; 0x48
   1538c:	cmp	r3, #0
   15390:	bne	15360 <fputs@plt+0x4270>
   15394:	b	152fc <fputs@plt+0x420c>
   15398:	ldr	r2, [r0, #64]	; 0x40
   1539c:	ldr	ip, [r2]
   153a0:	cmp	ip, #0
   153a4:	bxeq	lr
   153a8:	ldr	r3, [ip]
   153ac:	cmp	r3, #2
   153b0:	bxle	lr
   153b4:	mov	r3, r0
   153b8:	strd	r4, [sp, #-12]!
   153bc:	mov	r0, r2
   153c0:	ldrd	r4, [r3, #136]	; 0x88
   153c4:	mov	r1, #18
   153c8:	str	lr, [sp, #8]
   153cc:	sub	sp, sp, #12
   153d0:	mov	r2, sp
   153d4:	cmp	r4, #1
   153d8:	strd	r4, [sp]
   153dc:	sbcs	lr, r5, #0
   153e0:	movge	lr, #1
   153e4:	movlt	lr, #0
   153e8:	strb	lr, [r3, #23]
   153ec:	ldr	r3, [ip, #40]	; 0x28
   153f0:	blx	r3
   153f4:	add	sp, sp, #12
   153f8:	ldrd	r4, [sp]
   153fc:	add	sp, sp, #8
   15400:	pop	{pc}		; (ldr pc, [sp], #4)
   15404:	ldrb	r3, [r0, #13]
   15408:	cmp	r3, #0
   1540c:	bne	154c0 <fputs@plt+0x43d0>
   15410:	and	r2, r1, #7
   15414:	str	r4, [sp, #-8]!
   15418:	sub	ip, r2, #4
   1541c:	sub	r4, r2, #1
   15420:	str	lr, [sp, #4]
   15424:	clz	r4, r4
   15428:	clz	ip, ip
   1542c:	cmp	r2, #2
   15430:	lsr	r4, r4, #5
   15434:	lsr	ip, ip, #5
   15438:	movls	lr, #0
   1543c:	movhi	lr, #1
   15440:	cmp	r2, #1
   15444:	strb	r4, [r0, #7]
   15448:	strbeq	r3, [r0, #10]
   1544c:	strbeq	r3, [r0, #12]
   15450:	strb	lr, [r0, #8]
   15454:	strb	ip, [r0, #9]
   15458:	beq	1547c <fputs@plt+0x438c>
   1545c:	tst	r1, #8
   15460:	beq	154a0 <fputs@plt+0x43b0>
   15464:	mov	ip, #3
   15468:	mov	r3, ip
   1546c:	strb	ip, [r0, #10]
   15470:	strb	ip, [r0, #12]
   15474:	cmp	r2, #2
   15478:	orrhi	r3, r3, #32
   1547c:	strb	r3, [r0, #11]
   15480:	tst	r1, #32
   15484:	ldrb	r3, [r0, #21]
   15488:	ldr	r4, [sp]
   1548c:	add	sp, sp, #4
   15490:	andne	r3, r3, #254	; 0xfe
   15494:	orreq	r3, r3, #1
   15498:	strb	r3, [r0, #21]
   1549c:	pop	{pc}		; (ldr pc, [sp], #4)
   154a0:	tst	r1, #16
   154a4:	mov	ip, #2
   154a8:	beq	154f4 <fputs@plt+0x4404>
   154ac:	mov	lr, #3
   154b0:	mov	r3, ip
   154b4:	strb	lr, [r0, #10]
   154b8:	strb	ip, [r0, #12]
   154bc:	b	15474 <fputs@plt+0x4384>
   154c0:	ldrb	r3, [r0, #21]
   154c4:	tst	r1, #32
   154c8:	mov	r2, #0
   154cc:	mov	ip, #1
   154d0:	strb	ip, [r0, #7]
   154d4:	strh	r2, [r0, #8]
   154d8:	andne	r3, r3, #254	; 0xfe
   154dc:	orreq	r3, r3, #1
   154e0:	strb	r2, [r0, #10]
   154e4:	strb	r2, [r0, #11]
   154e8:	strb	r2, [r0, #12]
   154ec:	strb	r3, [r0, #21]
   154f0:	bx	lr
   154f4:	mov	r3, ip
   154f8:	strb	ip, [r0, #10]
   154fc:	strb	ip, [r0, #12]
   15500:	b	15474 <fputs@plt+0x4384>
   15504:	str	r4, [sp, #-8]!
   15508:	mov	r4, r0
   1550c:	str	lr, [sp, #4]
   15510:	ldrb	r3, [r0, #7]
   15514:	ldr	r0, [r0, #68]	; 0x44
   15518:	cmp	r3, #0
   1551c:	ldr	r3, [r0]
   15520:	bne	15540 <fputs@plt+0x4450>
   15524:	mov	r1, #2
   15528:	ldr	r3, [r3, #20]
   1552c:	blx	r3
   15530:	cmp	r0, #0
   15534:	bne	15558 <fputs@plt+0x4468>
   15538:	ldr	r0, [r4, #68]	; 0x44
   1553c:	ldr	r3, [r0]
   15540:	add	r1, r4, #88	; 0x58
   15544:	ldr	r4, [sp]
   15548:	ldr	lr, [sp, #4]
   1554c:	add	sp, sp, #8
   15550:	ldr	r3, [r3, #24]
   15554:	bx	r3
   15558:	ldr	r4, [sp]
   1555c:	add	sp, sp, #4
   15560:	pop	{pc}		; (ldr pc, [sp], #4)
   15564:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15568:	add	r2, r1, r2
   1556c:	strd	r6, [sp, #8]
   15570:	subs	r6, r3, #0
   15574:	ldmne	r6, {r4, r6}
   15578:	moveq	r4, r6
   1557c:	cmp	r0, #0
   15580:	str	r8, [sp, #16]
   15584:	str	lr, [sp, #20]
   15588:	ldr	lr, [sp, #24]
   1558c:	beq	155c8 <fputs@plt+0x44d8>
   15590:	ldr	r0, [r1], #8
   15594:	ldr	r3, [r1, #-4]
   15598:	add	r0, r6, r0
   1559c:	cmp	r2, r1
   155a0:	add	r4, r4, r0
   155a4:	add	r3, r4, r3
   155a8:	add	r6, r6, r3
   155ac:	bhi	15590 <fputs@plt+0x44a0>
   155b0:	ldr	r8, [sp, #16]
   155b4:	stm	lr, {r4, r6}
   155b8:	ldrd	r4, [sp]
   155bc:	ldrd	r6, [sp, #8]
   155c0:	add	sp, sp, #20
   155c4:	pop	{pc}		; (ldr pc, [sp], #4)
   155c8:	ldr	ip, [r1]
   155cc:	add	r1, r1, #8
   155d0:	ldr	r3, [r1, #-4]
   155d4:	cmp	r2, r1
   155d8:	lsr	r0, ip, #24
   155dc:	lsl	r8, ip, #8
   155e0:	lsr	r5, r3, #24
   155e4:	add	r0, r0, ip, lsl #24
   155e8:	and	r8, r8, #16711680	; 0xff0000
   155ec:	lsr	ip, ip, #8
   155f0:	add	r5, r5, r3, lsl #24
   155f4:	add	r0, r0, r6
   155f8:	lsl	r7, r3, #8
   155fc:	add	r0, r0, r8
   15600:	and	ip, ip, #65280	; 0xff00
   15604:	lsr	r3, r3, #8
   15608:	add	r5, r5, r6
   1560c:	add	r0, r0, ip
   15610:	and	r7, r7, #16711680	; 0xff0000
   15614:	add	r4, r4, r0
   15618:	and	r3, r3, #65280	; 0xff00
   1561c:	add	r0, r5, r7
   15620:	add	r3, r0, r3
   15624:	add	r6, r4, r3
   15628:	bhi	155c8 <fputs@plt+0x44d8>
   1562c:	b	155b0 <fputs@plt+0x44c0>
   15630:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15634:	strd	r6, [sp, #8]
   15638:	mov	r6, r0
   1563c:	mov	r7, r2
   15640:	ldr	r0, [r0, #4]
   15644:	strd	r8, [sp, #16]
   15648:	mov	r9, r1
   1564c:	strd	sl, [sp, #24]
   15650:	str	lr, [sp, #32]
   15654:	sub	sp, sp, #12
   15658:	ldrd	r2, [r6, #8]
   1565c:	ldrd	r4, [sp, #48]	; 0x30
   15660:	ldr	ip, [r0]
   15664:	cmp	r4, r2
   15668:	sbcs	lr, r5, r3
   1566c:	ldr	r8, [ip, #12]
   15670:	bge	156ec <fputs@plt+0x45fc>
   15674:	adds	sl, r4, r7
   15678:	adc	fp, r5, r7, asr #31
   1567c:	cmp	sl, r2
   15680:	sbcs	ip, fp, r3
   15684:	blt	156ec <fputs@plt+0x45fc>
   15688:	sub	sl, r2, r4
   1568c:	strd	r4, [sp]
   15690:	mov	r2, sl
   15694:	blx	r8
   15698:	cmp	r0, #0
   1569c:	bne	1571c <fputs@plt+0x462c>
   156a0:	ldr	r0, [r6, #4]
   156a4:	sub	r7, r7, sl
   156a8:	ldr	r1, [r6, #16]
   156ac:	ldr	r3, [r0]
   156b0:	and	r1, r1, #19
   156b4:	ldr	r3, [r3, #20]
   156b8:	blx	r3
   156bc:	adds	r3, r0, #0
   156c0:	movne	r3, #1
   156c4:	cmp	r7, #0
   156c8:	moveq	r3, #1
   156cc:	cmp	r3, #0
   156d0:	bne	1571c <fputs@plt+0x462c>
   156d4:	ldr	r0, [r6, #4]
   156d8:	adds	r4, r4, sl
   156dc:	add	r9, r9, sl
   156e0:	adc	r5, r5, sl, asr #31
   156e4:	ldr	r3, [r0]
   156e8:	ldr	r8, [r3, #12]
   156ec:	mov	r2, r7
   156f0:	mov	r1, r9
   156f4:	strd	r4, [sp, #48]	; 0x30
   156f8:	mov	r3, r8
   156fc:	add	sp, sp, #12
   15700:	ldrd	r4, [sp]
   15704:	ldrd	r6, [sp, #8]
   15708:	ldrd	r8, [sp, #16]
   1570c:	ldrd	sl, [sp, #24]
   15710:	ldr	lr, [sp, #32]
   15714:	add	sp, sp, #36	; 0x24
   15718:	bx	r3
   1571c:	add	sp, sp, #12
   15720:	ldrd	r4, [sp]
   15724:	ldrd	r6, [sp, #8]
   15728:	ldrd	r8, [sp, #16]
   1572c:	ldrd	sl, [sp, #24]
   15730:	add	sp, sp, #32
   15734:	pop	{pc}		; (ldr pc, [sp], #4)
   15738:	ldrb	r3, [r0, #9]
   1573c:	cmp	r3, #0
   15740:	beq	157bc <fputs@plt+0x46cc>
   15744:	push	{lr}		; (str lr, [sp, #-4]!)
   15748:	ldr	lr, [r0, #4]
   1574c:	ldr	r3, [lr, #76]	; 0x4c
   15750:	cmp	r3, r0
   15754:	beq	15764 <fputs@plt+0x4674>
   15758:	ldrh	r3, [lr, #22]
   1575c:	tst	r3, #32
   15760:	bne	157ac <fputs@plt+0x46bc>
   15764:	ldr	r3, [lr, #72]	; 0x48
   15768:	cmp	r3, #0
   1576c:	bne	15780 <fputs@plt+0x4690>
   15770:	b	157b4 <fputs@plt+0x46c4>
   15774:	ldr	r3, [r3, #12]
   15778:	cmp	r3, #0
   1577c:	beq	157b4 <fputs@plt+0x46c4>
   15780:	ldr	ip, [r3]
   15784:	cmp	ip, r0
   15788:	beq	15774 <fputs@plt+0x4684>
   1578c:	ldr	ip, [r3, #4]
   15790:	cmp	ip, r1
   15794:	bne	15774 <fputs@plt+0x4684>
   15798:	ldrb	ip, [r3, #8]
   1579c:	cmp	ip, r2
   157a0:	beq	15774 <fputs@plt+0x4684>
   157a4:	cmp	r2, #2
   157a8:	beq	157c4 <fputs@plt+0x46d4>
   157ac:	movw	r0, #262	; 0x106
   157b0:	pop	{pc}		; (ldr pc, [sp], #4)
   157b4:	mov	r0, r3
   157b8:	pop	{pc}		; (ldr pc, [sp], #4)
   157bc:	mov	r0, r3
   157c0:	bx	lr
   157c4:	ldrh	r3, [lr, #22]
   157c8:	movw	r0, #262	; 0x106
   157cc:	orr	r3, r3, #64	; 0x40
   157d0:	strh	r3, [lr, #22]
   157d4:	b	157b8 <fputs@plt+0x46c8>
   157d8:	ldr	r3, [r0, #52]	; 0x34
   157dc:	strd	r4, [sp, #-12]!
   157e0:	ldrh	ip, [r0, #12]
   157e4:	str	lr, [sp, #8]
   157e8:	ldr	r4, [r2, #12]
   157ec:	ldr	lr, [r3, #36]	; 0x24
   157f0:	ldrh	r3, [r0, #10]
   157f4:	sub	r4, r4, ip
   157f8:	sub	lr, lr, #4
   157fc:	udiv	r0, r4, lr
   15800:	mls	r0, lr, r0, r4
   15804:	ldrd	r4, [sp]
   15808:	add	sp, sp, #8
   1580c:	add	r0, r0, ip
   15810:	cmp	r3, r0
   15814:	ldr	r3, [r2, #8]
   15818:	uxthge	ip, r0
   1581c:	strh	ip, [r2, #16]
   15820:	add	r3, r3, ip
   15824:	sub	r3, r3, r1
   15828:	add	r3, r3, #4
   1582c:	strh	r3, [r2, #18]
   15830:	pop	{pc}		; (ldr pc, [sp], #4)
   15834:	add	r0, r1, #4
   15838:	mov	r1, r2
   1583c:	str	r4, [sp, #-8]!
   15840:	mov	r4, r2
   15844:	str	lr, [sp, #4]
   15848:	bl	14714 <fputs@plt+0x3624>
   1584c:	add	r0, r0, #4
   15850:	mov	r3, #0
   15854:	str	r3, [r4, #8]
   15858:	str	r3, [r4, #12]
   1585c:	strh	r3, [r4, #16]
   15860:	strh	r0, [r4, #18]
   15864:	ldr	r4, [sp]
   15868:	add	sp, sp, #4
   1586c:	pop	{pc}		; (ldr pc, [sp], #4)
   15870:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15874:	strd	r6, [sp, #8]
   15878:	str	lr, [sp, #28]
   1587c:	ldrb	lr, [r1]
   15880:	strd	r8, [sp, #16]
   15884:	str	sl, [sp, #24]
   15888:	cmp	lr, #127	; 0x7f
   1588c:	movls	r6, r1
   15890:	bls	158c4 <fputs@plt+0x47d4>
   15894:	and	lr, lr, #127	; 0x7f
   15898:	add	r4, r1, #8
   1589c:	mov	r6, r1
   158a0:	ldrb	ip, [r6, #1]!
   158a4:	lsr	r3, ip, #7
   158a8:	and	ip, ip, #127	; 0x7f
   158ac:	orr	lr, ip, lr, lsl #7
   158b0:	cmp	r4, r6
   158b4:	movls	r3, #0
   158b8:	andhi	r3, r3, #1
   158bc:	cmp	r3, #0
   158c0:	bne	158a0 <fputs@plt+0x47b0>
   158c4:	ldrb	ip, [r6, #1]
   158c8:	mov	r5, #0
   158cc:	add	r3, r6, #1
   158d0:	cmp	r5, #0
   158d4:	uxtb	r4, ip
   158d8:	cmpeq	r4, #127	; 0x7f
   158dc:	bls	1593c <fputs@plt+0x484c>
   158e0:	and	r4, ip, #127	; 0x7f
   158e4:	add	sl, r6, #8
   158e8:	uxtb	r4, r4
   158ec:	mov	r5, #0
   158f0:	b	158f8 <fputs@plt+0x4808>
   158f4:	mov	r3, r8
   158f8:	ldrb	r7, [r3, #1]
   158fc:	lsl	ip, r5, #7
   15900:	add	r8, r3, #1
   15904:	orr	ip, ip, r4, lsr #25
   15908:	mov	r5, ip
   1590c:	and	r9, r7, #127	; 0x7f
   15910:	tst	r7, #128	; 0x80
   15914:	orr	r4, r9, r4, lsl #7
   15918:	beq	159ac <fputs@plt+0x48bc>
   1591c:	cmp	r8, sl
   15920:	bne	158f4 <fputs@plt+0x4804>
   15924:	ldrb	r6, [r6, #9]
   15928:	lsl	ip, ip, #8
   1592c:	add	r3, r3, #2
   15930:	orr	ip, ip, r4, lsr #24
   15934:	mov	r5, ip
   15938:	orr	r4, r6, r4, lsl #8
   1593c:	ldrh	ip, [r0, #10]
   15940:	add	r3, r3, #1
   15944:	strd	r4, [r2]
   15948:	str	r3, [r2, #8]
   1594c:	str	lr, [r2, #12]
   15950:	cmp	ip, lr
   15954:	bcc	15990 <fputs@plt+0x48a0>
   15958:	uxth	lr, lr
   1595c:	sub	r3, r3, r1
   15960:	ldrd	r4, [sp]
   15964:	add	r3, lr, r3
   15968:	uxth	r3, r3
   1596c:	ldrd	r6, [sp, #8]
   15970:	cmp	r3, #3
   15974:	strh	lr, [r2, #16]
   15978:	movls	r3, #4
   1597c:	ldrd	r8, [sp, #16]
   15980:	ldr	sl, [sp, #24]
   15984:	add	sp, sp, #28
   15988:	strh	r3, [r2, #18]
   1598c:	pop	{pc}		; (ldr pc, [sp], #4)
   15990:	ldrd	r4, [sp]
   15994:	ldrd	r6, [sp, #8]
   15998:	ldrd	r8, [sp, #16]
   1599c:	ldr	sl, [sp, #24]
   159a0:	ldr	lr, [sp, #28]
   159a4:	add	sp, sp, #32
   159a8:	b	157d8 <fputs@plt+0x46e8>
   159ac:	mov	r3, r8
   159b0:	b	1593c <fputs@plt+0x484c>
   159b4:	ldrb	r3, [r0, #6]
   159b8:	strd	r4, [sp, #-12]!
   159bc:	str	lr, [sp, #8]
   159c0:	ldrb	ip, [r1, r3]
   159c4:	add	r3, r1, r3
   159c8:	cmp	ip, #127	; 0x7f
   159cc:	bls	159fc <fputs@plt+0x490c>
   159d0:	and	ip, ip, #127	; 0x7f
   159d4:	add	r5, r3, #8
   159d8:	ldrb	lr, [r3, #1]!
   159dc:	lsr	r4, lr, #7
   159e0:	and	lr, lr, #127	; 0x7f
   159e4:	orr	ip, lr, ip, lsl #7
   159e8:	cmp	r5, r3
   159ec:	movls	lr, #0
   159f0:	andhi	lr, r4, #1
   159f4:	cmp	lr, #0
   159f8:	bne	159d8 <fputs@plt+0x48e8>
   159fc:	ldrh	lr, [r0, #10]
   15a00:	add	r3, r3, #1
   15a04:	mov	r4, #0
   15a08:	str	ip, [r2]
   15a0c:	str	r4, [r2, #4]
   15a10:	str	r3, [r2, #8]
   15a14:	str	ip, [r2, #12]
   15a18:	cmp	lr, ip
   15a1c:	bcc	15a4c <fputs@plt+0x495c>
   15a20:	uxth	ip, ip
   15a24:	sub	r3, r3, r1
   15a28:	ldrd	r4, [sp]
   15a2c:	add	r3, ip, r3
   15a30:	add	sp, sp, #8
   15a34:	uxth	r3, r3
   15a38:	strh	ip, [r2, #16]
   15a3c:	cmp	r3, #3
   15a40:	movls	r3, #4
   15a44:	strh	r3, [r2, #18]
   15a48:	pop	{pc}		; (ldr pc, [sp], #4)
   15a4c:	ldrd	r4, [sp]
   15a50:	ldr	lr, [sp, #8]
   15a54:	add	sp, sp, #12
   15a58:	b	157d8 <fputs@plt+0x46e8>
   15a5c:	str	r4, [sp, #-8]!
   15a60:	str	lr, [sp, #4]
   15a64:	ldrb	r2, [r0, #6]
   15a68:	ldrb	lr, [r1, r2]
   15a6c:	add	r2, r1, r2
   15a70:	cmp	lr, #127	; 0x7f
   15a74:	bls	15aa4 <fputs@plt+0x49b4>
   15a78:	and	lr, lr, #127	; 0x7f
   15a7c:	add	r3, r2, #8
   15a80:	ldrb	ip, [r2, #1]!
   15a84:	lsr	r4, ip, #7
   15a88:	and	ip, ip, #127	; 0x7f
   15a8c:	orr	lr, ip, lr, lsl #7
   15a90:	cmp	r3, r2
   15a94:	movls	ip, #0
   15a98:	andhi	ip, r4, #1
   15a9c:	cmp	ip, #0
   15aa0:	bne	15a80 <fputs@plt+0x4990>
   15aa4:	ldrb	ip, [r0, #2]
   15aa8:	add	r3, r2, #1
   15aac:	cmp	ip, #0
   15ab0:	beq	15ad0 <fputs@plt+0x49e0>
   15ab4:	add	r2, r2, #10
   15ab8:	ldrb	r4, [r3], #1
   15abc:	cmp	r2, r3
   15ac0:	movls	ip, #0
   15ac4:	movhi	ip, #1
   15ac8:	ands	ip, ip, r4, lsr #7
   15acc:	bne	15ab8 <fputs@plt+0x49c8>
   15ad0:	ldrh	r2, [r0, #10]
   15ad4:	sub	r3, r3, r1
   15ad8:	cmp	r2, lr
   15adc:	bcc	15afc <fputs@plt+0x4a0c>
   15ae0:	add	r0, r3, lr
   15ae4:	ldr	r4, [sp]
   15ae8:	add	sp, sp, #4
   15aec:	cmp	r0, #4
   15af0:	movcc	r0, #4
   15af4:	uxth	r0, r0
   15af8:	pop	{pc}		; (ldr pc, [sp], #4)
   15afc:	ldr	r1, [r0, #52]	; 0x34
   15b00:	uxth	r3, r3
   15b04:	add	r3, r3, #4
   15b08:	ldrh	ip, [r0, #12]
   15b0c:	ldr	r4, [sp]
   15b10:	add	sp, sp, #4
   15b14:	ldr	r1, [r1, #36]	; 0x24
   15b18:	sub	r0, lr, ip
   15b1c:	sub	r1, r1, #4
   15b20:	udiv	lr, r0, r1
   15b24:	mls	r0, r1, lr, r0
   15b28:	add	r0, ip, r0
   15b2c:	cmp	r2, r0
   15b30:	movcc	r0, ip
   15b34:	add	r0, r3, r0
   15b38:	uxth	r0, r0
   15b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   15b40:	add	r0, r1, #4
   15b44:	add	ip, r1, #13
   15b48:	ldrb	r2, [r0], #1
   15b4c:	cmp	ip, r0
   15b50:	movls	r3, #0
   15b54:	movhi	r3, #1
   15b58:	ands	r3, r3, r2, lsr #7
   15b5c:	bne	15b48 <fputs@plt+0x4a58>
   15b60:	sub	r0, r0, r1
   15b64:	uxth	r0, r0
   15b68:	bx	lr
   15b6c:	ldr	r3, [pc, #108]	; 15be0 <fputs@plt+0x4af0>
   15b70:	cmp	r1, #0
   15b74:	strd	r4, [sp, #-16]!
   15b78:	ldm	r0, {r0, r2}
   15b7c:	add	r3, pc, r3
   15b80:	ldr	r4, [r3, #128]	; 0x80
   15b84:	ldr	r3, [r2]
   15b88:	ldr	r3, [r3, #212]	; 0xd4
   15b8c:	ldr	r5, [r3, #44]	; 0x2c
   15b90:	str	r6, [sp, #8]
   15b94:	str	lr, [sp, #12]
   15b98:	str	r0, [r2, #4]
   15b9c:	str	r1, [r3, #16]
   15ba0:	bge	15bc4 <fputs@plt+0x4ad4>
   15ba4:	ldrd	r2, [r3, #24]
   15ba8:	mov	r0, #64512	; 0xfc00
   15bac:	movt	r0, #65535	; 0xffff
   15bb0:	smull	r0, r1, r1, r0
   15bb4:	add	r2, r2, r3
   15bb8:	asr	r3, r2, #31
   15bbc:	bl	93a40 <fputs@plt+0x82950>
   15bc0:	mov	r1, r0
   15bc4:	mov	r0, r5
   15bc8:	blx	r4
   15bcc:	ldrd	r4, [sp]
   15bd0:	mov	r0, #0
   15bd4:	ldr	r6, [sp, #8]
   15bd8:	add	sp, sp, #12
   15bdc:	pop	{pc}		; (ldr pc, [sp], #4)
   15be0:	strdeq	r9, [r9], -ip
   15be4:	strd	r4, [sp, #-16]!
   15be8:	movw	r4, #52429	; 0xcccd
   15bec:	movt	r4, #52428	; 0xcccc
   15bf0:	ldr	r5, [r0, #32]
   15bf4:	cmp	r1, #1
   15bf8:	ldr	r3, [r0, #36]	; 0x24
   15bfc:	sub	r0, r2, r1
   15c00:	str	r6, [sp, #8]
   15c04:	mov	r6, r1
   15c08:	str	lr, [sp, #12]
   15c0c:	ldr	lr, [pc, #180]	; 15cc8 <fputs@plt+0x4bd8>
   15c10:	umull	r1, r3, r4, r3
   15c14:	movls	r4, #0
   15c18:	add	lr, pc, lr
   15c1c:	lsr	r3, r3, #2
   15c20:	ldr	ip, [lr, #272]	; 0x110
   15c24:	udiv	ip, ip, r5
   15c28:	add	ip, ip, #1
   15c2c:	bls	15c4c <fputs@plt+0x4b5c>
   15c30:	add	lr, r3, #1
   15c34:	sub	r4, r6, #2
   15c38:	udiv	r4, r4, lr
   15c3c:	mul	lr, lr, r4
   15c40:	add	r4, lr, #2
   15c44:	cmp	r4, ip
   15c48:	addeq	r4, lr, #3
   15c4c:	add	r0, r3, r0
   15c50:	sub	r2, r6, r2
   15c54:	add	r0, r0, r4
   15c58:	cmp	r6, ip
   15c5c:	movls	r1, #0
   15c60:	movhi	r1, #1
   15c64:	udiv	r0, r0, r3
   15c68:	sub	r0, r2, r0
   15c6c:	cmp	r0, ip
   15c70:	movcs	r1, #0
   15c74:	cmp	r1, #0
   15c78:	add	r1, r3, #1
   15c7c:	subne	r0, r0, #1
   15c80:	b	15c88 <fputs@plt+0x4b98>
   15c84:	sub	r0, r0, #1
   15c88:	cmp	r0, #1
   15c8c:	sub	r3, r0, #2
   15c90:	movls	r2, #0
   15c94:	bls	15cac <fputs@plt+0x4bbc>
   15c98:	udiv	r3, r3, r1
   15c9c:	mul	r3, r1, r3
   15ca0:	add	r2, r3, #2
   15ca4:	cmp	r2, ip
   15ca8:	addeq	r2, r3, #3
   15cac:	cmp	r0, r2
   15cb0:	cmpne	r0, ip
   15cb4:	beq	15c84 <fputs@plt+0x4b94>
   15cb8:	ldrd	r4, [sp]
   15cbc:	ldr	r6, [sp, #8]
   15cc0:	add	sp, sp, #12
   15cc4:	pop	{pc}		; (ldr pc, [sp], #4)
   15cc8:	andeq	r9, r9, r0, ror #10
   15ccc:	ldr	r3, [r0, #4]
   15cd0:	strd	r4, [sp, #-16]!
   15cd4:	mov	r4, r0
   15cd8:	lsl	r5, r1, #1
   15cdc:	ldr	r2, [r0, #8]
   15ce0:	mov	r0, r3
   15ce4:	ldr	r3, [r3, #76]	; 0x4c
   15ce8:	ldr	r1, [r2, r1, lsl #2]
   15cec:	str	r6, [sp, #8]
   15cf0:	str	lr, [sp, #12]
   15cf4:	ldr	r6, [r4, #12]
   15cf8:	blx	r3
   15cfc:	ldr	r3, [r4, #12]
   15d00:	strh	r0, [r6, r5]
   15d04:	ldr	r6, [sp, #8]
   15d08:	ldrh	r0, [r3, r5]
   15d0c:	ldrd	r4, [sp]
   15d10:	add	sp, sp, #12
   15d14:	pop	{pc}		; (ldr pc, [sp], #4)
   15d18:	ldr	r2, [r0]
   15d1c:	str	r4, [sp, #-8]!
   15d20:	str	lr, [sp, #4]
   15d24:	add	r2, r2, #1
   15d28:	cmp	r2, #1
   15d2c:	add	lr, r0, r2, lsl #2
   15d30:	str	r2, [r0]
   15d34:	str	r1, [r0, r2, lsl #2]
   15d38:	bls	15d84 <fputs@plt+0x4c94>
   15d3c:	lsr	r3, r2, #1
   15d40:	ldr	ip, [r0, r3, lsl #2]
   15d44:	add	r4, r0, r3, lsl #2
   15d48:	cmp	r1, ip
   15d4c:	bcc	15d70 <fputs@plt+0x4c80>
   15d50:	b	15d84 <fputs@plt+0x4c94>
   15d54:	ldr	r1, [r0, r3, lsl #2]
   15d58:	add	lr, r0, r3, lsl #2
   15d5c:	mov	r3, r2
   15d60:	add	r4, r0, r2, lsl #2
   15d64:	ldr	ip, [r0, r2, lsl #2]
   15d68:	cmp	ip, r1
   15d6c:	bls	15d84 <fputs@plt+0x4c94>
   15d70:	cmp	r3, #1
   15d74:	lsr	r2, r3, #1
   15d78:	str	r1, [r4]
   15d7c:	str	ip, [lr]
   15d80:	bhi	15d54 <fputs@plt+0x4c64>
   15d84:	ldr	r4, [sp]
   15d88:	add	sp, sp, #4
   15d8c:	pop	{pc}		; (ldr pc, [sp], #4)
   15d90:	strd	r4, [sp, #-28]!	; 0xffffffe4
   15d94:	mov	r4, r0
   15d98:	ldr	r2, [r0, #12]
   15d9c:	strd	r6, [sp, #8]
   15da0:	mov	r6, r1
   15da4:	strd	r8, [sp, #16]
   15da8:	str	lr, [sp, #24]
   15dac:	vpush	{d8}
   15db0:	sub	sp, sp, #20
   15db4:	ldrb	r5, [r0, #10]
   15db8:	mov	r1, sp
   15dbc:	ldr	r0, [r0, #16]
   15dc0:	mov	r3, r5
   15dc4:	bl	13868 <fputs@plt+0x2778>
   15dc8:	cmp	r0, #0
   15dcc:	bne	15dec <fputs@plt+0x4cfc>
   15dd0:	add	sp, sp, #20
   15dd4:	vpop	{d8}
   15dd8:	ldrd	r4, [sp]
   15ddc:	ldrd	r6, [sp, #8]
   15de0:	ldrd	r8, [sp, #16]
   15de4:	add	sp, sp, #24
   15de8:	pop	{pc}		; (ldr pc, [sp], #4)
   15dec:	mov	r3, r5
   15df0:	add	r1, sp, #8
   15df4:	ldr	r2, [r4, #12]
   15df8:	ldr	r0, [r4, #16]
   15dfc:	bl	14100 <fputs@plt+0x3010>
   15e00:	cmp	r0, #0
   15e04:	bne	15e20 <fputs@plt+0x4d30>
   15e08:	ldrh	r3, [r4, #8]
   15e0c:	ldrd	r0, [sp, #8]
   15e10:	orr	r3, r3, #4
   15e14:	strd	r0, [r4]
   15e18:	strh	r3, [r4, #8]
   15e1c:	b	15dd0 <fputs@plt+0x4ce0>
   15e20:	ldrh	r5, [r4, #8]
   15e24:	cmp	r6, #0
   15e28:	vldr	d8, [sp]
   15e2c:	orr	r5, r5, #8
   15e30:	vstr	d8, [r4]
   15e34:	strh	r5, [r4, #8]
   15e38:	beq	15dd0 <fputs@plt+0x4ce0>
   15e3c:	vldr	d7, [pc, #108]	; 15eb0 <fputs@plt+0x4dc0>
   15e40:	vcmpe.f64	d8, d7
   15e44:	vmrs	APSR_nzcv, fpscr
   15e48:	bls	15dd0 <fputs@plt+0x4ce0>
   15e4c:	vldr	d7, [pc, #100]	; 15eb8 <fputs@plt+0x4dc8>
   15e50:	vcmpe.f64	d8, d7
   15e54:	vmrs	APSR_nzcv, fpscr
   15e58:	bge	15dd0 <fputs@plt+0x4ce0>
   15e5c:	vmov	r0, r1, d8
   15e60:	bl	93b60 <fputs@plt+0x82a70>
   15e64:	mov	r6, r0
   15e68:	mov	r7, r1
   15e6c:	bl	939e0 <fputs@plt+0x828f0>
   15e70:	vmov	d7, r0, r1
   15e74:	vcmp.f64	d8, d7
   15e78:	vmrs	APSR_nzcv, fpscr
   15e7c:	bne	15dd0 <fputs@plt+0x4ce0>
   15e80:	subs	r8, r6, #1
   15e84:	mvn	r3, #0
   15e88:	sbc	r9, r7, #-2147483648	; 0x80000000
   15e8c:	mvn	r2, #2
   15e90:	cmp	r9, r3
   15e94:	cmpeq	r8, r2
   15e98:	bhi	15dd0 <fputs@plt+0x4ce0>
   15e9c:	and	r5, r5, #15872	; 0x3e00
   15ea0:	strd	r6, [r4]
   15ea4:	orr	r5, r5, #4
   15ea8:	strh	r5, [r4, #8]
   15eac:	b	15dd0 <fputs@plt+0x4ce0>
   15eb0:	andeq	r0, r0, r0
   15eb4:	mvngt	r0, #0
   15eb8:	andeq	r0, r0, r0
   15ebc:	mvnmi	r0, #0
   15ec0:	mov	r1, r0
   15ec4:	str	r4, [sp, #-8]!
   15ec8:	mov	r4, r0
   15ecc:	ldr	r2, [r0, #12]
   15ed0:	str	lr, [sp, #4]
   15ed4:	ldrb	r3, [r0, #10]
   15ed8:	ldr	r0, [r0, #16]
   15edc:	bl	13868 <fputs@plt+0x2778>
   15ee0:	cmp	r0, #0
   15ee4:	beq	15f08 <fputs@plt+0x4e18>
   15ee8:	ldrb	r3, [r4, #10]
   15eec:	mov	r1, r4
   15ef0:	ldr	r2, [r4, #12]
   15ef4:	ldr	r0, [r4, #16]
   15ef8:	bl	14100 <fputs@plt+0x3010>
   15efc:	cmp	r0, #0
   15f00:	movne	r0, #8
   15f04:	moveq	r0, #4
   15f08:	ldr	r4, [sp]
   15f0c:	add	sp, sp, #4
   15f10:	pop	{pc}		; (ldr pc, [sp], #4)
   15f14:	strd	r4, [sp, #-12]!
   15f18:	ldr	r4, [r0, #140]	; 0x8c
   15f1c:	str	lr, [sp, #8]
   15f20:	sub	sp, sp, #28
   15f24:	strd	r2, [sp, #8]
   15f28:	asr	r5, r4, #31
   15f2c:	cmp	r4, r2
   15f30:	sbcs	r3, r5, r3
   15f34:	blt	15fd0 <fputs@plt+0x4ee0>
   15f38:	ldr	r3, [r1]
   15f3c:	ldr	r2, [r3]
   15f40:	cmp	r2, #2
   15f44:	ble	15fd0 <fputs@plt+0x4ee0>
   15f48:	mov	ip, #4096	; 0x1000
   15f4c:	mov	r0, #0
   15f50:	ldr	r3, [r3, #40]	; 0x28
   15f54:	mov	r4, r1
   15f58:	add	r2, sp, #20
   15f5c:	mov	r1, #6
   15f60:	str	r0, [sp, #16]
   15f64:	mov	r0, r4
   15f68:	str	ip, [sp, #20]
   15f6c:	blx	r3
   15f70:	ldr	r3, [r4]
   15f74:	add	r2, sp, #8
   15f78:	mov	r1, #5
   15f7c:	mov	r0, r4
   15f80:	ldr	r3, [r3, #40]	; 0x28
   15f84:	blx	r3
   15f88:	ldr	ip, [r4]
   15f8c:	add	r1, sp, #16
   15f90:	mov	r2, #0
   15f94:	mov	r3, #0
   15f98:	mov	r0, r4
   15f9c:	ldr	lr, [sp, #8]
   15fa0:	str	lr, [sp]
   15fa4:	str	r1, [sp, #4]
   15fa8:	ldr	r1, [ip, #68]	; 0x44
   15fac:	blx	r1
   15fb0:	ldr	r1, [r4]
   15fb4:	mov	r0, r4
   15fb8:	mov	r2, #0
   15fbc:	mov	r3, #0
   15fc0:	ldr	ip, [sp, #16]
   15fc4:	str	ip, [sp]
   15fc8:	ldr	r1, [r1, #72]	; 0x48
   15fcc:	blx	r1
   15fd0:	add	sp, sp, #28
   15fd4:	ldrd	r4, [sp]
   15fd8:	add	sp, sp, #8
   15fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   15fe0:	mov	ip, #0
   15fe4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15fe8:	mov	r5, r1
   15fec:	strd	r6, [sp, #8]
   15ff0:	mov	r4, r2
   15ff4:	mov	r6, r0
   15ff8:	strd	r8, [sp, #16]
   15ffc:	strd	sl, [sp, #24]
   16000:	mov	fp, r3
   16004:	mov	sl, ip
   16008:	str	lr, [sp, #32]
   1600c:	sub	sp, sp, #20
   16010:	add	r7, sp, #8
   16014:	add	r9, sp, #12
   16018:	str	ip, [sp, #8]
   1601c:	str	ip, [sp, #12]
   16020:	cmp	r5, #0
   16024:	cmpne	r4, #0
   16028:	mov	r2, r5
   1602c:	mov	ip, r4
   16030:	mov	r1, r9
   16034:	mov	r0, r6
   16038:	beq	1607c <fputs@plt+0x4f8c>
   1603c:	ldr	lr, [ip], #8
   16040:	ldr	r3, [r2], #8
   16044:	ldr	r8, [r6, #32]
   16048:	stm	sp, {ip, lr}
   1604c:	blx	r8
   16050:	cmp	r0, #0
   16054:	ble	1606c <fputs@plt+0x4f7c>
   16058:	str	r4, [r7]
   1605c:	add	r7, r4, #4
   16060:	str	sl, [sp, #12]
   16064:	ldr	r4, [r4, #4]
   16068:	b	16020 <fputs@plt+0x4f30>
   1606c:	str	r5, [r7]
   16070:	add	r7, r5, #4
   16074:	ldr	r5, [r5, #4]
   16078:	b	16020 <fputs@plt+0x4f30>
   1607c:	cmp	r5, #0
   16080:	moveq	r5, r4
   16084:	str	r5, [r7]
   16088:	ldr	r3, [sp, #8]
   1608c:	str	r3, [fp]
   16090:	add	sp, sp, #20
   16094:	ldrd	r4, [sp]
   16098:	ldrd	r6, [sp, #8]
   1609c:	ldrd	r8, [sp, #16]
   160a0:	ldrd	sl, [sp, #24]
   160a4:	add	sp, sp, #32
   160a8:	pop	{pc}		; (ldr pc, [sp], #4)
   160ac:	ldrd	r2, [r0, #24]
   160b0:	mov	r0, #0
   160b4:	strd	r2, [r1]
   160b8:	bx	lr
   160bc:	ldrb	r3, [r1]
   160c0:	cmp	r3, #153	; 0x99
   160c4:	bne	160d8 <fputs@plt+0x4fe8>
   160c8:	ldrb	r3, [r1, #38]	; 0x26
   160cc:	ldr	r2, [r0, #24]
   160d0:	add	r3, r3, r2
   160d4:	strb	r3, [r1, #38]	; 0x26
   160d8:	mov	r0, #0
   160dc:	bx	lr
   160e0:	ldrb	r2, [r0, #20]
   160e4:	mov	ip, r0
   160e8:	cmp	r2, #2
   160ec:	beq	16170 <fputs@plt+0x5080>
   160f0:	ldrb	r3, [r1]
   160f4:	cmp	r3, #151	; 0x97
   160f8:	beq	16158 <fputs@plt+0x5068>
   160fc:	bhi	16128 <fputs@plt+0x5038>
   16100:	cmp	r3, #27
   16104:	beq	16130 <fputs@plt+0x5040>
   16108:	cmp	r3, #135	; 0x87
   1610c:	bne	16120 <fputs@plt+0x5030>
   16110:	cmp	r2, #5
   16114:	beq	161b4 <fputs@plt+0x50c4>
   16118:	cmp	r2, #4
   1611c:	beq	16148 <fputs@plt+0x5058>
   16120:	mov	r0, #0
   16124:	bx	lr
   16128:	cmp	r3, #154	; 0x9a
   1612c:	bhi	16120 <fputs@plt+0x5030>
   16130:	cmp	r2, #3
   16134:	bne	16148 <fputs@plt+0x5058>
   16138:	ldr	r3, [ip, #24]
   1613c:	ldr	r2, [r1, #28]
   16140:	cmp	r2, r3
   16144:	beq	16120 <fputs@plt+0x5030>
   16148:	mov	r3, #0
   1614c:	mov	r0, #2
   16150:	strb	r3, [ip, #20]
   16154:	bx	lr
   16158:	cmp	r2, #3
   1615c:	bhi	16120 <fputs@plt+0x5030>
   16160:	ldr	r0, [r1, #4]
   16164:	tst	r0, #524288	; 0x80000
   16168:	bne	16120 <fputs@plt+0x5030>
   1616c:	b	16148 <fputs@plt+0x5058>
   16170:	ldr	r0, [r1, #4]
   16174:	ands	r3, r0, #1
   16178:	bne	16148 <fputs@plt+0x5058>
   1617c:	ldrb	r2, [r1]
   16180:	cmp	r2, #151	; 0x97
   16184:	beq	16164 <fputs@plt+0x5074>
   16188:	bhi	1619c <fputs@plt+0x50ac>
   1618c:	cmp	r2, #27
   16190:	beq	16148 <fputs@plt+0x5058>
   16194:	mov	r0, #0
   16198:	bx	lr
   1619c:	cmp	r2, #154	; 0x9a
   161a0:	bhi	16120 <fputs@plt+0x5030>
   161a4:	mov	r3, #0
   161a8:	mov	r0, #2
   161ac:	strb	r3, [ip, #20]
   161b0:	bx	lr
   161b4:	mov	r3, #101	; 0x65
   161b8:	mov	r0, #0
   161bc:	strb	r3, [r1]
   161c0:	bx	lr
   161c4:	mov	r3, r0
   161c8:	mov	r2, #0
   161cc:	mov	r0, #2
   161d0:	strb	r2, [r3, #20]
   161d4:	bx	lr
   161d8:	ldrb	r2, [r0]
   161dc:	add	r3, r2, #101	; 0x65
   161e0:	uxtb	r3, r3
   161e4:	cmp	r3, #1
   161e8:	bhi	161f4 <fputs@plt+0x5104>
   161ec:	ldr	r0, [r0, #12]
   161f0:	b	161d8 <fputs@plt+0x50e8>
   161f4:	cmp	r2, #157	; 0x9d
   161f8:	ldrbeq	r2, [r0, #38]	; 0x26
   161fc:	cmp	r2, #134	; 0x86
   16200:	bhi	16218 <fputs@plt+0x5128>
   16204:	cmp	r2, #132	; 0x84
   16208:	bcs	1625c <fputs@plt+0x516c>
   1620c:	subs	r0, r2, #97	; 0x61
   16210:	movne	r0, #1
   16214:	bx	lr
   16218:	cmp	r2, #152	; 0x98
   1621c:	bne	16254 <fputs@plt+0x5164>
   16220:	ldr	r2, [r0, #4]
   16224:	ands	r2, r2, #1048576	; 0x100000
   16228:	bne	16254 <fputs@plt+0x5164>
   1622c:	ldrsh	r3, [r0, #32]
   16230:	cmp	r3, #0
   16234:	blt	1625c <fputs@plt+0x516c>
   16238:	ldr	r2, [r0, #44]	; 0x2c
   1623c:	ldr	r2, [r2, #4]
   16240:	add	r3, r2, r3, lsl #4
   16244:	ldrb	r2, [r3, #12]
   16248:	clz	r0, r2
   1624c:	lsr	r0, r0, #5
   16250:	bx	lr
   16254:	mov	r0, #1
   16258:	bx	lr
   1625c:	mov	r0, #0
   16260:	bx	lr
   16264:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16268:	strd	r6, [sp, #8]
   1626c:	str	lr, [sp, #32]
   16270:	ldr	lr, [r0, #20]
   16274:	strd	r8, [sp, #16]
   16278:	strd	sl, [sp, #24]
   1627c:	sub	sp, sp, #12
   16280:	cmp	lr, #0
   16284:	ble	16330 <fputs@plt+0x5240>
   16288:	ldr	r7, [pc, #252]	; 1638c <fputs@plt+0x529c>
   1628c:	mov	r6, r2
   16290:	mov	r8, r1
   16294:	mov	sl, r0
   16298:	mov	r5, #0
   1629c:	ldr	r4, [pc, #236]	; 16390 <fputs@plt+0x52a0>
   162a0:	add	r9, sp, #4
   162a4:	add	r7, pc, r7
   162a8:	add	r4, pc, r4
   162ac:	ldr	r3, [sl, #16]
   162b0:	cmp	r5, #1
   162b4:	eorle	r2, r5, #1
   162b8:	movgt	r2, r5
   162bc:	cmp	r6, #0
   162c0:	add	fp, r3, r2, lsl #4
   162c4:	beq	16350 <fputs@plt+0x5260>
   162c8:	ldr	r2, [r3, r2, lsl #4]
   162cc:	ldrb	r1, [r6]
   162d0:	ldrb	r3, [r2]
   162d4:	add	r0, r7, r1
   162d8:	ldrb	r0, [r0, #336]	; 0x150
   162dc:	add	r3, r7, r3
   162e0:	ldrb	r3, [r3, #336]	; 0x150
   162e4:	cmp	r3, r0
   162e8:	bne	16324 <fputs@plt+0x5234>
   162ec:	cmp	r1, #0
   162f0:	beq	16350 <fputs@plt+0x5260>
   162f4:	mov	r1, r6
   162f8:	b	16304 <fputs@plt+0x5214>
   162fc:	cmp	ip, #0
   16300:	beq	16350 <fputs@plt+0x5260>
   16304:	ldrb	ip, [r1, #1]!
   16308:	ldrb	r3, [r2, #1]!
   1630c:	add	r0, r4, ip
   16310:	ldrb	r0, [r0, #336]	; 0x150
   16314:	add	r3, r4, r3
   16318:	ldrb	r3, [r3, #336]	; 0x150
   1631c:	cmp	r0, r3
   16320:	beq	162fc <fputs@plt+0x520c>
   16324:	add	r5, r5, #1
   16328:	cmp	lr, r5
   1632c:	bgt	162ac <fputs@plt+0x51bc>
   16330:	mov	r0, #0
   16334:	add	sp, sp, #12
   16338:	ldrd	r4, [sp]
   1633c:	ldrd	r6, [sp, #8]
   16340:	ldrd	r8, [sp, #16]
   16344:	ldrd	sl, [sp, #24]
   16348:	add	sp, sp, #32
   1634c:	pop	{pc}		; (ldr pc, [sp], #4)
   16350:	ldr	r0, [fp, #12]
   16354:	mov	r2, r9
   16358:	mov	r1, r8
   1635c:	add	r0, r0, #8
   16360:	bl	149a8 <fputs@plt+0x38b8>
   16364:	cmp	r0, #0
   16368:	beq	16378 <fputs@plt+0x5288>
   1636c:	ldr	r0, [r0, #8]
   16370:	cmp	r0, #0
   16374:	bne	16334 <fputs@plt+0x5244>
   16378:	ldr	lr, [sl, #20]
   1637c:	add	r5, r5, #1
   16380:	cmp	lr, r5
   16384:	bgt	162ac <fputs@plt+0x51bc>
   16388:	b	16330 <fputs@plt+0x5240>
   1638c:	andeq	pc, r7, r4, asr #16
   16390:	andeq	pc, r7, r0, asr #16
   16394:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16398:	strd	r6, [sp, #8]
   1639c:	str	lr, [sp, #32]
   163a0:	ldr	lr, [r0, #20]
   163a4:	strd	r8, [sp, #16]
   163a8:	strd	sl, [sp, #24]
   163ac:	sub	sp, sp, #12
   163b0:	cmp	lr, #0
   163b4:	ble	16460 <fputs@plt+0x5370>
   163b8:	ldr	r7, [pc, #252]	; 164bc <fputs@plt+0x53cc>
   163bc:	mov	r6, r2
   163c0:	mov	r8, r1
   163c4:	mov	sl, r0
   163c8:	mov	r5, #0
   163cc:	ldr	r4, [pc, #236]	; 164c0 <fputs@plt+0x53d0>
   163d0:	add	r9, sp, #4
   163d4:	add	r7, pc, r7
   163d8:	add	r4, pc, r4
   163dc:	ldr	r3, [sl, #16]
   163e0:	cmp	r5, #1
   163e4:	eorle	r2, r5, #1
   163e8:	movgt	r2, r5
   163ec:	cmp	r6, #0
   163f0:	add	fp, r3, r2, lsl #4
   163f4:	beq	16480 <fputs@plt+0x5390>
   163f8:	ldr	r2, [r3, r2, lsl #4]
   163fc:	ldrb	r1, [r6]
   16400:	ldrb	r3, [r2]
   16404:	add	r0, r7, r1
   16408:	ldrb	r0, [r0, #336]	; 0x150
   1640c:	add	r3, r7, r3
   16410:	ldrb	r3, [r3, #336]	; 0x150
   16414:	cmp	r3, r0
   16418:	bne	16454 <fputs@plt+0x5364>
   1641c:	cmp	r1, #0
   16420:	beq	16480 <fputs@plt+0x5390>
   16424:	mov	r1, r6
   16428:	b	16434 <fputs@plt+0x5344>
   1642c:	cmp	ip, #0
   16430:	beq	16480 <fputs@plt+0x5390>
   16434:	ldrb	ip, [r1, #1]!
   16438:	ldrb	r3, [r2, #1]!
   1643c:	add	r0, r4, ip
   16440:	ldrb	r0, [r0, #336]	; 0x150
   16444:	add	r3, r4, r3
   16448:	ldrb	r3, [r3, #336]	; 0x150
   1644c:	cmp	r0, r3
   16450:	beq	1642c <fputs@plt+0x533c>
   16454:	add	r5, r5, #1
   16458:	cmp	lr, r5
   1645c:	bgt	163dc <fputs@plt+0x52ec>
   16460:	mov	r0, #0
   16464:	add	sp, sp, #12
   16468:	ldrd	r4, [sp]
   1646c:	ldrd	r6, [sp, #8]
   16470:	ldrd	r8, [sp, #16]
   16474:	ldrd	sl, [sp, #24]
   16478:	add	sp, sp, #32
   1647c:	pop	{pc}		; (ldr pc, [sp], #4)
   16480:	ldr	r0, [fp, #12]
   16484:	mov	r2, r9
   16488:	mov	r1, r8
   1648c:	add	r0, r0, #24
   16490:	bl	149a8 <fputs@plt+0x38b8>
   16494:	cmp	r0, #0
   16498:	beq	164a8 <fputs@plt+0x53b8>
   1649c:	ldr	r0, [r0, #8]
   164a0:	cmp	r0, #0
   164a4:	bne	16464 <fputs@plt+0x5374>
   164a8:	ldr	lr, [sl, #20]
   164ac:	add	r5, r5, #1
   164b0:	cmp	lr, r5
   164b4:	bgt	163dc <fputs@plt+0x52ec>
   164b8:	b	16460 <fputs@plt+0x5370>
   164bc:	andeq	pc, r7, r4, lsl r7	; <UNPREDICTABLE>
   164c0:	andeq	pc, r7, r0, lsl r7	; <UNPREDICTABLE>
   164c4:	cmp	r1, #0
   164c8:	beq	1658c <fputs@plt+0x549c>
   164cc:	ldr	ip, [r0, #20]
   164d0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   164d4:	strd	r6, [sp, #8]
   164d8:	ldr	r6, [r0, #16]
   164dc:	str	r8, [sp, #16]
   164e0:	sub	r0, ip, #1
   164e4:	str	lr, [sp, #20]
   164e8:	cmp	r0, #0
   164ec:	lsl	r2, r0, #4
   164f0:	blt	16578 <fputs@plt+0x5488>
   164f4:	ldr	r3, [pc, #152]	; 16594 <fputs@plt+0x54a4>
   164f8:	sub	r2, r2, ip, lsl #4
   164fc:	ldrb	ip, [r1]
   16500:	add	r2, r2, #16
   16504:	add	r6, r6, r2
   16508:	ldr	r4, [pc, #136]	; 16598 <fputs@plt+0x54a8>
   1650c:	add	r3, pc, r3
   16510:	mov	r8, r3
   16514:	add	r3, r3, ip
   16518:	ldrb	r7, [r3, #336]	; 0x150
   1651c:	add	r4, pc, r4
   16520:	ldr	ip, [r6, r0, lsl #4]
   16524:	ldrb	r3, [ip]
   16528:	add	r2, r8, r3
   1652c:	ldrb	r2, [r2, #336]	; 0x150
   16530:	cmp	r2, r7
   16534:	bne	16570 <fputs@plt+0x5480>
   16538:	cmp	r3, #0
   1653c:	beq	16578 <fputs@plt+0x5488>
   16540:	mov	lr, r1
   16544:	b	16550 <fputs@plt+0x5460>
   16548:	cmp	r2, #0
   1654c:	beq	16578 <fputs@plt+0x5488>
   16550:	ldrb	r2, [ip, #1]!
   16554:	ldrb	r3, [lr, #1]!
   16558:	add	r5, r4, r2
   1655c:	ldrb	r5, [r5, #336]	; 0x150
   16560:	add	r3, r4, r3
   16564:	ldrb	r3, [r3, #336]	; 0x150
   16568:	cmp	r5, r3
   1656c:	beq	16548 <fputs@plt+0x5458>
   16570:	subs	r0, r0, #1
   16574:	bcs	16520 <fputs@plt+0x5430>
   16578:	ldrd	r4, [sp]
   1657c:	ldrd	r6, [sp, #8]
   16580:	ldr	r8, [sp, #16]
   16584:	add	sp, sp, #20
   16588:	pop	{pc}		; (ldr pc, [sp], #4)
   1658c:	mvn	r0, #0
   16590:	bx	lr
   16594:	ldrdeq	pc, [r7], -ip
   16598:	andeq	pc, r7, ip, asr #11
   1659c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   165a0:	mov	ip, #0
   165a4:	movw	r2, #24946	; 0x6172
   165a8:	movt	r2, #25448	; 0x6368
   165ac:	strd	r6, [sp, #8]
   165b0:	movw	r5, #30836	; 0x7874
   165b4:	movt	r5, #29797	; 0x7465
   165b8:	strd	r8, [sp, #16]
   165bc:	movw	r7, #28514	; 0x6f62
   165c0:	movt	r7, #25196	; 0x626c
   165c4:	strd	sl, [sp, #24]
   165c8:	movw	sl, #28276	; 0x6e74
   165cc:	movt	sl, #105	; 0x69
   165d0:	str	lr, [sp, #32]
   165d4:	sub	sp, sp, #20
   165d8:	movw	lr, #28514	; 0x6f62
   165dc:	movt	lr, #25452	; 0x636c
   165e0:	stm	sp, {r1, sl}
   165e4:	movw	r6, #24940	; 0x616c
   165e8:	movt	r6, #29285	; 0x7265
   165ec:	ldr	r1, [pc, #508]	; 167f0 <fputs@plt+0x5700>
   165f0:	movw	r9, #28513	; 0x6f61
   165f4:	movt	r9, #26220	; 0x666c
   165f8:	movw	fp, #30050	; 0x7562
   165fc:	movt	fp, #25711	; 0x646f
   16600:	mov	r3, ip
   16604:	mov	r4, #67	; 0x43
   16608:	add	r1, pc, r1
   1660c:	ldrb	r8, [r0], #1
   16610:	cmp	r8, #0
   16614:	beq	166f8 <fputs@plt+0x5608>
   16618:	add	r8, r1, r8
   1661c:	ldrb	r8, [r8, #336]	; 0x150
   16620:	add	r3, r8, r3, lsl #8
   16624:	cmp	r3, r2
   16628:	beq	1676c <fputs@plt+0x567c>
   1662c:	cmp	r3, lr
   16630:	beq	166e8 <fputs@plt+0x55f8>
   16634:	cmp	r3, r5
   16638:	beq	166e8 <fputs@plt+0x55f8>
   1663c:	cmp	r3, r7
   16640:	beq	16778 <fputs@plt+0x5688>
   16644:	sub	r8, r4, #67	; 0x43
   16648:	cmp	r3, r6
   1664c:	cmpeq	r4, #67	; 0x43
   16650:	clz	r8, r8
   16654:	moveq	r4, #69	; 0x45
   16658:	lsr	r8, r8, #5
   1665c:	moveq	r3, r6
   16660:	beq	1660c <fputs@plt+0x551c>
   16664:	cmp	r3, r9
   16668:	movne	sl, #0
   1666c:	andeq	sl, r8, #1
   16670:	cmp	sl, #0
   16674:	movne	r4, #69	; 0x45
   16678:	movne	r3, r9
   1667c:	bne	1660c <fputs@plt+0x551c>
   16680:	cmp	r3, fp
   16684:	movne	r8, #0
   16688:	andeq	r8, r8, #1
   1668c:	cmp	r8, #0
   16690:	movne	r4, #69	; 0x45
   16694:	movne	r3, fp
   16698:	bne	1660c <fputs@plt+0x551c>
   1669c:	ldr	sl, [sp, #4]
   166a0:	bic	r8, r3, #-16777216	; 0xff000000
   166a4:	cmp	r8, sl
   166a8:	bne	1660c <fputs@plt+0x551c>
   166ac:	ldr	r3, [sp]
   166b0:	cmp	r3, #0
   166b4:	beq	167e8 <fputs@plt+0x56f8>
   166b8:	ldr	r2, [sp]
   166bc:	mov	r3, #1
   166c0:	mov	r4, #68	; 0x44
   166c4:	strb	r3, [r2]
   166c8:	mov	r0, r4
   166cc:	add	sp, sp, #20
   166d0:	ldrd	r4, [sp]
   166d4:	ldrd	r6, [sp, #8]
   166d8:	ldrd	r8, [sp, #16]
   166dc:	ldrd	sl, [sp, #24]
   166e0:	add	sp, sp, #32
   166e4:	pop	{pc}		; (ldr pc, [sp], #4)
   166e8:	ldrb	r8, [r0], #1
   166ec:	mov	r4, #66	; 0x42
   166f0:	cmp	r8, #0
   166f4:	bne	16618 <fputs@plt+0x5528>
   166f8:	ldr	r2, [sp]
   166fc:	cmp	r2, #0
   16700:	beq	166c8 <fputs@plt+0x55d8>
   16704:	mov	r3, #1
   16708:	cmp	r4, #66	; 0x42
   1670c:	strb	r3, [r2]
   16710:	bhi	166c8 <fputs@plt+0x55d8>
   16714:	cmp	ip, #0
   16718:	beq	167d8 <fputs@plt+0x56e8>
   1671c:	ldrb	r2, [ip]
   16720:	cmp	r2, #0
   16724:	beq	166c8 <fputs@plt+0x55d8>
   16728:	ldr	r3, [pc, #196]	; 167f4 <fputs@plt+0x5704>
   1672c:	add	r3, pc, r3
   16730:	add	r3, r3, r2
   16734:	ldrb	r3, [r3, #64]	; 0x40
   16738:	tst	r3, #4
   1673c:	bne	16798 <fputs@plt+0x56a8>
   16740:	ldr	r1, [pc, #176]	; 167f8 <fputs@plt+0x5708>
   16744:	add	r1, pc, r1
   16748:	b	16758 <fputs@plt+0x5668>
   1674c:	ldrb	r3, [r2, #64]	; 0x40
   16750:	tst	r3, #4
   16754:	bne	16798 <fputs@plt+0x56a8>
   16758:	ldrb	r3, [ip, #1]!
   1675c:	cmp	r3, #0
   16760:	add	r2, r1, r3
   16764:	bne	1674c <fputs@plt+0x565c>
   16768:	b	166c8 <fputs@plt+0x55d8>
   1676c:	mov	ip, r0
   16770:	mov	r4, #66	; 0x42
   16774:	b	1660c <fputs@plt+0x551c>
   16778:	sub	r8, r4, #67	; 0x43
   1677c:	tst	r8, #253	; 0xfd
   16780:	bne	1660c <fputs@plt+0x551c>
   16784:	ldrb	r8, [r0]
   16788:	mov	r4, #65	; 0x41
   1678c:	cmp	r8, #40	; 0x28
   16790:	moveq	ip, r0
   16794:	b	1660c <fputs@plt+0x551c>
   16798:	mov	r3, #0
   1679c:	mov	r0, ip
   167a0:	add	r1, sp, #12
   167a4:	str	r3, [sp, #12]
   167a8:	bl	14450 <fputs@plt+0x3360>
   167ac:	ldr	r3, [sp, #12]
   167b0:	add	r2, r3, #3
   167b4:	cmp	r3, #0
   167b8:	movlt	r3, r2
   167bc:	ldr	r2, [sp]
   167c0:	asr	r3, r3, #2
   167c4:	add	r3, r3, #1
   167c8:	cmp	r3, #255	; 0xff
   167cc:	movge	r3, #255	; 0xff
   167d0:	strb	r3, [r2]
   167d4:	b	166c8 <fputs@plt+0x55d8>
   167d8:	ldr	r2, [sp]
   167dc:	mov	r3, #5
   167e0:	strb	r3, [r2]
   167e4:	b	166c8 <fputs@plt+0x55d8>
   167e8:	mov	r4, #68	; 0x44
   167ec:	b	166c8 <fputs@plt+0x55d8>
   167f0:	andeq	pc, r7, r0, ror #9
   167f4:			; <UNDEFINED> instruction: 0x0007f3bc
   167f8:	andeq	pc, r7, r4, lsr #7
   167fc:	cmp	r0, #0
   16800:	beq	1682c <fputs@plt+0x573c>
   16804:	ldr	r1, [r0, #4]
   16808:	tst	r1, #4096	; 0x1000
   1680c:	beq	16838 <fputs@plt+0x5748>
   16810:	tst	r1, #262144	; 0x40000
   16814:	ldrne	r3, [r0, #20]
   16818:	ldreq	r0, [r0, #12]
   1681c:	ldrne	r3, [r3, #4]
   16820:	ldrne	r0, [r3]
   16824:	cmp	r0, #0
   16828:	bne	16804 <fputs@plt+0x5714>
   1682c:	mov	r3, #0
   16830:	ldr	r3, [r3, #4]
   16834:	udf	#0
   16838:	ands	r1, r1, #512	; 0x200
   1683c:	bne	16860 <fputs@plt+0x5770>
   16840:	ldrb	r3, [r0]
   16844:	cmp	r3, #119	; 0x77
   16848:	bne	16868 <fputs@plt+0x5778>
   1684c:	ldr	r3, [r0, #20]
   16850:	ldr	r3, [r3]
   16854:	ldr	r3, [r3, #4]
   16858:	ldr	r0, [r3]
   1685c:	b	167fc <fputs@plt+0x570c>
   16860:	mov	r0, #0
   16864:	bx	lr
   16868:	cmp	r3, #38	; 0x26
   1686c:	beq	168b0 <fputs@plt+0x57c0>
   16870:	and	r2, r3, #253	; 0xfd
   16874:	cmp	r3, #157	; 0x9d
   16878:	cmpne	r2, #152	; 0x98
   1687c:	bne	168a8 <fputs@plt+0x57b8>
   16880:	ldr	r3, [r0, #44]	; 0x2c
   16884:	cmp	r3, #0
   16888:	beq	168a8 <fputs@plt+0x57b8>
   1688c:	ldrsh	r2, [r0, #32]
   16890:	cmp	r2, #0
   16894:	blt	168b8 <fputs@plt+0x57c8>
   16898:	ldr	r3, [r3, #4]
   1689c:	add	r2, r3, r2, lsl #4
   168a0:	ldrb	r0, [r2, #13]
   168a4:	bx	lr
   168a8:	ldrb	r0, [r0, #1]
   168ac:	bx	lr
   168b0:	ldr	r0, [r0, #8]
   168b4:	b	1659c <fputs@plt+0x54ac>
   168b8:	mov	r0, #68	; 0x44
   168bc:	bx	lr
   168c0:	str	r4, [sp, #-8]!
   168c4:	mov	r4, r1
   168c8:	str	lr, [sp, #4]
   168cc:	bl	167fc <fputs@plt+0x570c>
   168d0:	cmp	r0, #0
   168d4:	cmpne	r4, #0
   168d8:	beq	168f8 <fputs@plt+0x5808>
   168dc:	cmp	r4, #66	; 0x42
   168e0:	cmpls	r0, #66	; 0x42
   168e4:	ldr	r4, [sp]
   168e8:	add	sp, sp, #4
   168ec:	movls	r0, #65	; 0x41
   168f0:	movhi	r0, #67	; 0x43
   168f4:	pop	{pc}		; (ldr pc, [sp], #4)
   168f8:	orr	r3, r0, r4
   168fc:	tst	r3, #255	; 0xff
   16900:	addne	r0, r0, r4
   16904:	ldr	r4, [sp]
   16908:	add	sp, sp, #4
   1690c:	uxtbne	r0, r0
   16910:	moveq	r0, #65	; 0x41
   16914:	pop	{pc}		; (ldr pc, [sp], #4)
   16918:	str	r4, [sp, #-8]!
   1691c:	mov	r4, r0
   16920:	ldr	r0, [r0, #12]
   16924:	str	lr, [sp, #4]
   16928:	bl	167fc <fputs@plt+0x570c>
   1692c:	ldr	r3, [r4, #16]
   16930:	cmp	r3, #0
   16934:	beq	16950 <fputs@plt+0x5860>
   16938:	mov	r1, r0
   1693c:	mov	r0, r3
   16940:	ldr	r4, [sp]
   16944:	ldr	lr, [sp, #4]
   16948:	add	sp, sp, #8
   1694c:	b	168c0 <fputs@plt+0x57d0>
   16950:	ldr	r3, [r4, #4]
   16954:	tst	r3, #2048	; 0x800
   16958:	bne	16970 <fputs@plt+0x5880>
   1695c:	cmp	r0, #0
   16960:	ldr	r4, [sp]
   16964:	add	sp, sp, #4
   16968:	moveq	r0, #65	; 0x41
   1696c:	pop	{pc}		; (ldr pc, [sp], #4)
   16970:	ldr	r3, [r4, #20]
   16974:	mov	r1, r0
   16978:	ldr	r4, [sp]
   1697c:	ldr	lr, [sp, #4]
   16980:	add	sp, sp, #8
   16984:	ldr	r3, [r3]
   16988:	ldr	r3, [r3, #4]
   1698c:	ldr	r0, [r3]
   16990:	b	168c0 <fputs@plt+0x57d0>
   16994:	ldrh	ip, [r0, #52]	; 0x34
   16998:	strd	r4, [sp, #-16]!
   1699c:	mov	r4, r0
   169a0:	ldr	r3, [r0, #12]
   169a4:	cmp	ip, #0
   169a8:	ldr	r5, [r3, #4]
   169ac:	str	r6, [sp, #8]
   169b0:	str	lr, [sp, #12]
   169b4:	beq	16a08 <fputs@plt+0x5918>
   169b8:	ldr	r3, [r4, #4]
   169bc:	mov	r0, #0
   169c0:	sub	r3, r3, #2
   169c4:	add	ip, r3, ip, lsl #1
   169c8:	ldrsh	r2, [r3, #2]!
   169cc:	mov	r1, #1
   169d0:	add	lr, r5, r2, lsl #4
   169d4:	cmp	r2, #0
   169d8:	ldrbge	r1, [lr, #14]
   169dc:	cmp	r3, ip
   169e0:	add	r0, r0, r1
   169e4:	bne	169c8 <fputs@plt+0x58d8>
   169e8:	lsl	r0, r0, #2
   169ec:	mov	r1, #0
   169f0:	bl	148bc <fputs@plt+0x37cc>
   169f4:	ldr	r6, [sp, #8]
   169f8:	strh	r0, [r4, #48]	; 0x30
   169fc:	ldrd	r4, [sp]
   16a00:	add	sp, sp, #12
   16a04:	pop	{pc}		; (ldr pc, [sp], #4)
   16a08:	mov	r0, ip
   16a0c:	b	169ec <fputs@plt+0x58fc>
   16a10:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16a14:	strd	r6, [sp, #8]
   16a18:	subs	r7, r1, #0
   16a1c:	str	r8, [sp, #16]
   16a20:	str	lr, [sp, #20]
   16a24:	beq	16a94 <fputs@plt+0x59a4>
   16a28:	mov	r4, r7
   16a2c:	ldr	r3, [r4], #8
   16a30:	cmp	r3, #0
   16a34:	ble	16a94 <fputs@plt+0x59a4>
   16a38:	ldr	r3, [r7, #52]	; 0x34
   16a3c:	cmp	r3, #0
   16a40:	bge	16a94 <fputs@plt+0x59a4>
   16a44:	mov	r5, r0
   16a48:	mov	r6, #0
   16a4c:	ldr	r3, [r5, #72]	; 0x48
   16a50:	add	r6, r6, #1
   16a54:	mov	r0, r5
   16a58:	ldr	r2, [r4, #20]
   16a5c:	add	r1, r3, #1
   16a60:	cmp	r2, #0
   16a64:	str	r1, [r5, #72]	; 0x48
   16a68:	str	r3, [r4, #44]	; 0x2c
   16a6c:	beq	16a78 <fputs@plt+0x5988>
   16a70:	ldr	r1, [r2, #28]
   16a74:	bl	16a10 <fputs@plt+0x5920>
   16a78:	ldr	r3, [r7]
   16a7c:	add	r4, r4, #72	; 0x48
   16a80:	cmp	r3, r6
   16a84:	ble	16a94 <fputs@plt+0x59a4>
   16a88:	ldr	r3, [r4, #44]	; 0x2c
   16a8c:	cmp	r3, #0
   16a90:	blt	16a4c <fputs@plt+0x595c>
   16a94:	ldrd	r4, [sp]
   16a98:	ldrd	r6, [sp, #8]
   16a9c:	ldr	r8, [sp, #16]
   16aa0:	add	sp, sp, #20
   16aa4:	pop	{pc}		; (ldr pc, [sp], #4)
   16aa8:	cmn	r1, #2
   16aac:	beq	16b04 <fputs@plt+0x5a14>
   16ab0:	ldrsb	r3, [r0]
   16ab4:	cmp	r3, r1
   16ab8:	beq	16afc <fputs@plt+0x5a0c>
   16abc:	cmp	r3, #0
   16ac0:	movlt	r3, #1
   16ac4:	bge	16af0 <fputs@plt+0x5a00>
   16ac8:	ldrh	r1, [r0, #2]
   16acc:	and	r0, r1, #3
   16ad0:	cmp	r2, r0
   16ad4:	addeq	r3, r3, #2
   16ad8:	beq	16ae8 <fputs@plt+0x59f8>
   16adc:	and	r1, r1, r2
   16ae0:	tst	r1, #2
   16ae4:	addne	r3, r3, #1
   16ae8:	mov	r0, r3
   16aec:	bx	lr
   16af0:	mov	r3, #0
   16af4:	mov	r0, r3
   16af8:	bx	lr
   16afc:	mov	r3, #4
   16b00:	b	16ac8 <fputs@plt+0x59d8>
   16b04:	ldr	r3, [r0, #12]
   16b08:	cmp	r3, #0
   16b0c:	moveq	r3, #0
   16b10:	movne	r3, #6
   16b14:	mov	r0, r3
   16b18:	bx	lr
   16b1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16b20:	mov	r4, r2
   16b24:	strd	r6, [sp, #8]
   16b28:	mov	r7, r3
   16b2c:	ldr	r3, [pc, #1176]	; 16fcc <fputs@plt+0x5edc>
   16b30:	strd	r8, [sp, #16]
   16b34:	strd	sl, [sp, #24]
   16b38:	mov	sl, #0
   16b3c:	str	lr, [sp, #32]
   16b40:	sub	sp, sp, #36	; 0x24
   16b44:	ldrb	r6, [r2, #1]
   16b48:	add	r3, pc, r3
   16b4c:	ldrb	r5, [r2]
   16b50:	str	r3, [sp, #4]
   16b54:	mov	r3, r0
   16b58:	ldrb	fp, [r2, #3]
   16b5c:	str	r1, [sp, #24]
   16b60:	str	r0, [sp, #28]
   16b64:	ldrsb	r2, [r3]
   16b68:	cmp	r2, #0
   16b6c:	blt	16c68 <fputs@plt+0x5b78>
   16b70:	add	r2, r3, #1
   16b74:	str	r2, [sp, #28]
   16b78:	ldrb	r8, [r3]
   16b7c:	cmp	r8, #0
   16b80:	beq	16dc4 <fputs@plt+0x5cd4>
   16b84:	cmp	r8, r5
   16b88:	beq	16dd8 <fputs@plt+0x5ce8>
   16b8c:	cmp	r8, r7
   16b90:	beq	16c18 <fputs@plt+0x5b28>
   16b94:	ldr	r3, [sp, #24]
   16b98:	ldrsb	r2, [r3]
   16b9c:	cmp	r2, #0
   16ba0:	blt	16c48 <fputs@plt+0x5b58>
   16ba4:	add	r2, r3, #1
   16ba8:	str	r2, [sp, #24]
   16bac:	ldrb	r0, [r3]
   16bb0:	cmp	r8, r0
   16bb4:	beq	16c58 <fputs@plt+0x5b68>
   16bb8:	cmp	r8, #127	; 0x7f
   16bbc:	movhi	r3, #0
   16bc0:	movls	r3, #1
   16bc4:	cmp	fp, #0
   16bc8:	moveq	r3, #0
   16bcc:	cmp	r0, #127	; 0x7f
   16bd0:	movhi	r3, #0
   16bd4:	andls	r3, r3, #1
   16bd8:	cmp	r3, #0
   16bdc:	bne	16c78 <fputs@plt+0x5b88>
   16be0:	cmp	r8, r6
   16be4:	bne	16bf8 <fputs@plt+0x5b08>
   16be8:	ldr	r3, [sp, #28]
   16bec:	cmp	r0, #0
   16bf0:	cmpne	r3, sl
   16bf4:	bne	16b64 <fputs@plt+0x5a74>
   16bf8:	mov	r0, #0
   16bfc:	add	sp, sp, #36	; 0x24
   16c00:	ldrd	r4, [sp]
   16c04:	ldrd	r6, [sp, #8]
   16c08:	ldrd	r8, [sp, #16]
   16c0c:	ldrd	sl, [sp, #24]
   16c10:	add	sp, sp, #32
   16c14:	pop	{pc}		; (ldr pc, [sp], #4)
   16c18:	ldrb	r3, [r4, #2]
   16c1c:	cmp	r3, #0
   16c20:	bne	16c98 <fputs@plt+0x5ba8>
   16c24:	add	r0, sp, #28
   16c28:	bl	13718 <fputs@plt+0x2628>
   16c2c:	subs	r8, r0, #0
   16c30:	beq	16bf8 <fputs@plt+0x5b08>
   16c34:	ldr	r3, [sp, #24]
   16c38:	ldr	sl, [sp, #28]
   16c3c:	ldrsb	r2, [r3]
   16c40:	cmp	r2, #0
   16c44:	bge	16ba4 <fputs@plt+0x5ab4>
   16c48:	add	r0, sp, #24
   16c4c:	bl	13718 <fputs@plt+0x2628>
   16c50:	cmp	r8, r0
   16c54:	bne	16bb8 <fputs@plt+0x5ac8>
   16c58:	ldr	r3, [sp, #28]
   16c5c:	ldrsb	r2, [r3]
   16c60:	cmp	r2, #0
   16c64:	bge	16b70 <fputs@plt+0x5a80>
   16c68:	add	r0, sp, #28
   16c6c:	bl	13718 <fputs@plt+0x2628>
   16c70:	mov	r8, r0
   16c74:	b	16b7c <fputs@plt+0x5a8c>
   16c78:	ldr	r3, [sp, #4]
   16c7c:	add	r2, r3, r8
   16c80:	add	r3, r3, r0
   16c84:	ldrb	r2, [r2, #336]	; 0x150
   16c88:	ldrb	r3, [r3, #336]	; 0x150
   16c8c:	cmp	r2, r3
   16c90:	bne	16be0 <fputs@plt+0x5af0>
   16c94:	b	16c58 <fputs@plt+0x5b68>
   16c98:	add	r0, sp, #24
   16c9c:	bl	13718 <fputs@plt+0x2628>
   16ca0:	subs	r9, r0, #0
   16ca4:	beq	16bf8 <fputs@plt+0x5b08>
   16ca8:	add	r3, sp, #28
   16cac:	mov	r0, r3
   16cb0:	str	r3, [sp, #12]
   16cb4:	bl	13718 <fputs@plt+0x2628>
   16cb8:	cmp	r0, #94	; 0x5e
   16cbc:	mov	r3, r0
   16cc0:	movne	r2, #0
   16cc4:	strne	r2, [sp, #16]
   16cc8:	beq	16f10 <fputs@plt+0x5e20>
   16ccc:	cmp	r3, #93	; 0x5d
   16cd0:	movne	r2, #0
   16cd4:	strne	r2, [sp, #8]
   16cd8:	bne	16cf8 <fputs@plt+0x5c08>
   16cdc:	sub	r3, r9, #93	; 0x5d
   16ce0:	ldr	r0, [sp, #12]
   16ce4:	clz	r3, r3
   16ce8:	lsr	r3, r3, #5
   16cec:	str	r3, [sp, #8]
   16cf0:	bl	13718 <fputs@plt+0x2628>
   16cf4:	mov	r3, r0
   16cf8:	cmp	r3, #0
   16cfc:	cmpne	r3, #93	; 0x5d
   16d00:	beq	16dac <fputs@plt+0x5cbc>
   16d04:	mov	r8, #0
   16d08:	str	sl, [sp, #20]
   16d0c:	ldr	sl, [sp, #12]
   16d10:	b	16d44 <fputs@plt+0x5c54>
   16d14:	cmp	r9, r3
   16d18:	mov	r8, r3
   16d1c:	bne	16d2c <fputs@plt+0x5c3c>
   16d20:	mov	r3, #1
   16d24:	mov	r8, r9
   16d28:	str	r3, [sp, #8]
   16d2c:	mov	r0, sl
   16d30:	bl	13718 <fputs@plt+0x2628>
   16d34:	cmp	r0, #0
   16d38:	cmpne	r0, #93	; 0x5d
   16d3c:	mov	r3, r0
   16d40:	beq	16da8 <fputs@plt+0x5cb8>
   16d44:	cmp	r3, #45	; 0x2d
   16d48:	bne	16d14 <fputs@plt+0x5c24>
   16d4c:	ldr	r2, [sp, #28]
   16d50:	ldrb	r1, [r2]
   16d54:	subs	r2, r1, #93	; 0x5d
   16d58:	movne	r2, #1
   16d5c:	cmp	r1, #0
   16d60:	moveq	r2, #0
   16d64:	cmp	r8, #0
   16d68:	moveq	r2, #0
   16d6c:	cmp	r2, #0
   16d70:	beq	16d14 <fputs@plt+0x5c24>
   16d74:	mov	r0, sl
   16d78:	bl	13718 <fputs@plt+0x2628>
   16d7c:	cmp	r9, r8
   16d80:	mov	r8, #0
   16d84:	movcc	r3, #0
   16d88:	movcs	r3, #1
   16d8c:	cmp	r9, r0
   16d90:	movhi	r3, #0
   16d94:	cmp	r3, r8
   16d98:	ldr	r3, [sp, #8]
   16d9c:	movne	r3, #1
   16da0:	str	r3, [sp, #8]
   16da4:	b	16d2c <fputs@plt+0x5c3c>
   16da8:	ldr	sl, [sp, #20]
   16dac:	ldr	r1, [sp, #8]
   16db0:	ldr	r2, [sp, #16]
   16db4:	cmp	r2, r1
   16db8:	cmpne	r3, #0
   16dbc:	beq	16bf8 <fputs@plt+0x5b08>
   16dc0:	b	16c58 <fputs@plt+0x5b68>
   16dc4:	ldr	r3, [sp, #24]
   16dc8:	ldrb	r0, [r3]
   16dcc:	clz	r0, r0
   16dd0:	lsr	r0, r0, #5
   16dd4:	b	16bfc <fputs@plt+0x5b0c>
   16dd8:	add	r9, sp, #28
   16ddc:	add	sl, sp, #24
   16de0:	ldr	r3, [sp, #28]
   16de4:	ldrsb	r2, [r3]
   16de8:	add	r1, r3, #1
   16dec:	cmp	r2, #0
   16df0:	blt	16e2c <fputs@plt+0x5d3c>
   16df4:	str	r1, [sp, #28]
   16df8:	ldrb	r8, [r3]
   16dfc:	cmp	r8, r5
   16e00:	mov	r0, sl
   16e04:	beq	16e20 <fputs@plt+0x5d30>
   16e08:	cmp	r8, r6
   16e0c:	bne	16e3c <fputs@plt+0x5d4c>
   16e10:	bl	13718 <fputs@plt+0x2628>
   16e14:	cmp	r0, #0
   16e18:	bne	16de0 <fputs@plt+0x5cf0>
   16e1c:	b	16bf8 <fputs@plt+0x5b08>
   16e20:	cmp	r5, r6
   16e24:	bne	16de0 <fputs@plt+0x5cf0>
   16e28:	b	16e10 <fputs@plt+0x5d20>
   16e2c:	mov	r0, r9
   16e30:	bl	13718 <fputs@plt+0x2628>
   16e34:	mov	r8, r0
   16e38:	b	16dfc <fputs@plt+0x5d0c>
   16e3c:	cmp	r8, #0
   16e40:	beq	16f08 <fputs@plt+0x5e18>
   16e44:	cmp	r8, r7
   16e48:	beq	16f34 <fputs@plt+0x5e44>
   16e4c:	cmp	r8, #128	; 0x80
   16e50:	addhi	r5, sp, #24
   16e54:	bhi	16ec0 <fputs@plt+0x5dd0>
   16e58:	cmp	fp, #0
   16e5c:	moveq	r5, r8
   16e60:	beq	16e80 <fputs@plt+0x5d90>
   16e64:	ldr	r3, [pc, #356]	; 16fd0 <fputs@plt+0x5ee0>
   16e68:	add	r3, pc, r3
   16e6c:	add	r3, r3, r8
   16e70:	ldrb	r5, [r3, #64]	; 0x40
   16e74:	and	r5, r5, #32
   16e78:	bic	r5, r8, r5
   16e7c:	ldrb	r8, [r3, #336]	; 0x150
   16e80:	ldr	r1, [sp, #24]
   16e84:	add	r1, r1, #1
   16e88:	str	r1, [sp, #24]
   16e8c:	ldrb	r3, [r1, #-1]
   16e90:	cmp	r3, #0
   16e94:	beq	16bf8 <fputs@plt+0x5b08>
   16e98:	cmp	r3, r8
   16e9c:	cmpne	r3, r5
   16ea0:	bne	16e84 <fputs@plt+0x5d94>
   16ea4:	mov	r3, r7
   16ea8:	mov	r2, r4
   16eac:	ldr	r0, [sp, #28]
   16eb0:	bl	16b1c <fputs@plt+0x5a2c>
   16eb4:	cmp	r0, #0
   16eb8:	beq	16e80 <fputs@plt+0x5d90>
   16ebc:	b	16f08 <fputs@plt+0x5e18>
   16ec0:	ldr	r3, [sp, #24]
   16ec4:	ldrsb	r2, [r3]
   16ec8:	add	r1, r3, #1
   16ecc:	cmp	r2, #0
   16ed0:	blt	16f28 <fputs@plt+0x5e38>
   16ed4:	str	r1, [sp, #24]
   16ed8:	ldrb	r0, [r3]
   16edc:	cmp	r0, #0
   16ee0:	beq	16bf8 <fputs@plt+0x5b08>
   16ee4:	cmp	r8, r0
   16ee8:	bne	16ec0 <fputs@plt+0x5dd0>
   16eec:	mov	r3, r7
   16ef0:	mov	r2, r4
   16ef4:	ldr	r1, [sp, #24]
   16ef8:	ldr	r0, [sp, #28]
   16efc:	bl	16b1c <fputs@plt+0x5a2c>
   16f00:	cmp	r0, #0
   16f04:	beq	16ec0 <fputs@plt+0x5dd0>
   16f08:	mov	r0, #1
   16f0c:	b	16bfc <fputs@plt+0x5b0c>
   16f10:	mov	r3, #1
   16f14:	ldr	r0, [sp, #12]
   16f18:	str	r3, [sp, #16]
   16f1c:	bl	13718 <fputs@plt+0x2628>
   16f20:	mov	r3, r0
   16f24:	b	16ccc <fputs@plt+0x5bdc>
   16f28:	mov	r0, r5
   16f2c:	bl	13718 <fputs@plt+0x2628>
   16f30:	b	16edc <fputs@plt+0x5dec>
   16f34:	ldrb	r3, [r4, #2]
   16f38:	cmp	r3, #0
   16f3c:	beq	16fb8 <fputs@plt+0x5ec8>
   16f40:	ldr	r1, [sp, #24]
   16f44:	ldrb	r0, [r1]
   16f48:	cmp	r0, #0
   16f4c:	beq	16fac <fputs@plt+0x5ebc>
   16f50:	ldr	r0, [sp, #28]
   16f54:	mov	r3, r7
   16f58:	mov	r2, r4
   16f5c:	sub	r0, r0, #1
   16f60:	bl	16b1c <fputs@plt+0x5a2c>
   16f64:	cmp	r0, #0
   16f68:	ldr	r3, [sp, #24]
   16f6c:	bne	16fa8 <fputs@plt+0x5eb8>
   16f70:	add	r1, r3, #1
   16f74:	str	r1, [sp, #24]
   16f78:	ldrb	r2, [r3]
   16f7c:	ldrb	r0, [r3, #1]
   16f80:	cmp	r2, #191	; 0xbf
   16f84:	bls	16f48 <fputs@plt+0x5e58>
   16f88:	b	16f98 <fputs@plt+0x5ea8>
   16f8c:	add	r1, r1, #1
   16f90:	str	r1, [sp, #24]
   16f94:	ldrb	r0, [r1]
   16f98:	and	r3, r0, #192	; 0xc0
   16f9c:	cmp	r3, #128	; 0x80
   16fa0:	beq	16f8c <fputs@plt+0x5e9c>
   16fa4:	b	16f48 <fputs@plt+0x5e58>
   16fa8:	ldrb	r0, [r3]
   16fac:	adds	r0, r0, #0
   16fb0:	movne	r0, #1
   16fb4:	b	16bfc <fputs@plt+0x5b0c>
   16fb8:	add	r0, sp, #28
   16fbc:	bl	13718 <fputs@plt+0x2628>
   16fc0:	subs	r8, r0, #0
   16fc4:	bne	16e4c <fputs@plt+0x5d5c>
   16fc8:	b	16bf8 <fputs@plt+0x5b08>
   16fcc:	andeq	lr, r7, r0, lsr #31
   16fd0:	andeq	lr, r7, r0, lsl #25
   16fd4:	ldr	ip, [r1, #20]
   16fd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16fdc:	strd	r6, [sp, #8]
   16fe0:	strd	r8, [sp, #16]
   16fe4:	strd	sl, [sp, #24]
   16fe8:	str	lr, [sp, #32]
   16fec:	sub	sp, sp, #20
   16ff0:	cmp	ip, #0
   16ff4:	str	r2, [sp, #4]
   16ff8:	str	ip, [sp, #12]
   16ffc:	ble	170b0 <fputs@plt+0x5fc0>
   17000:	ldr	sl, [pc, #296]	; 17130 <fputs@plt+0x6040>
   17004:	add	r2, r1, #40	; 0x28
   17008:	mov	fp, #0
   1700c:	ldr	r4, [pc, #288]	; 17134 <fputs@plt+0x6044>
   17010:	str	r2, [sp, #8]
   17014:	ldrsh	r9, [r0, #34]	; 0x22
   17018:	add	sl, pc, sl
   1701c:	add	r4, pc, r4
   17020:	ldr	r2, [sp, #8]
   17024:	cmp	r9, #0
   17028:	ldr	r8, [r2, fp, lsl #3]
   1702c:	ble	170a0 <fputs@plt+0x5fb0>
   17030:	mov	r6, #0
   17034:	ldr	r2, [sp, #4]
   17038:	sub	r7, r2, #4
   1703c:	b	17068 <fputs@plt+0x5f78>
   17040:	ldr	r2, [r0, #4]
   17044:	cmp	r8, #0
   17048:	add	r1, r2, r6, lsl #4
   1704c:	bne	170b8 <fputs@plt+0x5fc8>
   17050:	ldrb	r2, [r1, #15]
   17054:	tst	r2, #1
   17058:	bne	17110 <fputs@plt+0x6020>
   1705c:	add	r6, r6, #1
   17060:	cmp	r6, r9
   17064:	beq	170a0 <fputs@plt+0x5fb0>
   17068:	ldr	r2, [r7, #4]!
   1706c:	cmp	r2, #0
   17070:	bge	17040 <fputs@plt+0x5f50>
   17074:	ldrsh	r1, [r0, #32]
   17078:	cmp	r3, #0
   1707c:	sub	r2, r1, r6
   17080:	clz	r2, r2
   17084:	lsr	r2, r2, #5
   17088:	moveq	r2, #0
   1708c:	cmp	r2, #0
   17090:	bne	17040 <fputs@plt+0x5f50>
   17094:	add	r6, r6, #1
   17098:	cmp	r6, r9
   1709c:	bne	17068 <fputs@plt+0x5f78>
   170a0:	ldr	r2, [sp, #12]
   170a4:	add	fp, fp, #1
   170a8:	cmp	fp, r2
   170ac:	bne	17020 <fputs@plt+0x5f30>
   170b0:	mov	r0, #0
   170b4:	b	17114 <fputs@plt+0x6024>
   170b8:	ldr	ip, [r2, r6, lsl #4]
   170bc:	ldrb	r2, [r8]
   170c0:	ldrb	r1, [ip]
   170c4:	add	r2, sl, r2
   170c8:	ldrb	r2, [r2, #336]	; 0x150
   170cc:	add	lr, sl, r1
   170d0:	ldrb	lr, [lr, #336]	; 0x150
   170d4:	cmp	lr, r2
   170d8:	bne	1705c <fputs@plt+0x5f6c>
   170dc:	cmp	r1, #0
   170e0:	beq	17110 <fputs@plt+0x6020>
   170e4:	mov	lr, r8
   170e8:	ldrb	r1, [ip, #1]!
   170ec:	ldrb	r2, [lr, #1]!
   170f0:	add	r5, r4, r1
   170f4:	ldrb	r5, [r5, #336]	; 0x150
   170f8:	add	r2, r4, r2
   170fc:	ldrb	r2, [r2, #336]	; 0x150
   17100:	cmp	r5, r2
   17104:	bne	1705c <fputs@plt+0x5f6c>
   17108:	cmp	r1, #0
   1710c:	bne	170e8 <fputs@plt+0x5ff8>
   17110:	mov	r0, #1
   17114:	add	sp, sp, #20
   17118:	ldrd	r4, [sp]
   1711c:	ldrd	r6, [sp, #8]
   17120:	ldrd	r8, [sp, #16]
   17124:	ldrd	sl, [sp, #24]
   17128:	add	sp, sp, #32
   1712c:	pop	{pc}		; (ldr pc, [sp], #4)
   17130:	ldrdeq	lr, [r7], -r0
   17134:	andeq	lr, r7, ip, asr #21
   17138:	cmp	r1, #0
   1713c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17140:	strd	r6, [sp, #8]
   17144:	strd	r8, [sp, #16]
   17148:	strd	sl, [sp, #24]
   1714c:	str	lr, [sp, #32]
   17150:	sub	sp, sp, #20
   17154:	str	r1, [sp, #8]
   17158:	beq	17224 <fputs@plt+0x6134>
   1715c:	ldr	r1, [pc, #256]	; 17264 <fputs@plt+0x6174>
   17160:	mov	fp, r0
   17164:	ldr	sl, [pc, #252]	; 17268 <fputs@plt+0x6178>
   17168:	ldr	r4, [pc, #252]	; 1726c <fputs@plt+0x617c>
   1716c:	add	r1, pc, r1
   17170:	add	sl, pc, sl
   17174:	str	r1, [sp, #12]
   17178:	mov	r1, #0
   1717c:	add	r4, pc, r4
   17180:	str	r1, [sp, #4]
   17184:	ldr	r1, [fp, #24]
   17188:	ldrsh	r7, [r1, #34]	; 0x22
   1718c:	ldr	r8, [r1, #4]
   17190:	cmp	r7, #0
   17194:	ble	17208 <fputs@plt+0x6118>
   17198:	ldrb	r1, [r2]
   1719c:	mov	r6, #0
   171a0:	ldr	r0, [sp, #12]
   171a4:	add	r1, r0, r1
   171a8:	ldrb	r9, [r1, #336]	; 0x150
   171ac:	ldr	ip, [r8, r6, lsl #4]
   171b0:	ldrb	r1, [ip]
   171b4:	add	r0, sl, r1
   171b8:	ldrb	r0, [r0, #336]	; 0x150
   171bc:	cmp	r0, r9
   171c0:	bne	171fc <fputs@plt+0x610c>
   171c4:	cmp	r1, #0
   171c8:	beq	17244 <fputs@plt+0x6154>
   171cc:	mov	lr, r2
   171d0:	b	171dc <fputs@plt+0x60ec>
   171d4:	cmp	r0, #0
   171d8:	beq	17244 <fputs@plt+0x6154>
   171dc:	ldrb	r0, [ip, #1]!
   171e0:	ldrb	r1, [lr, #1]!
   171e4:	add	r5, r4, r0
   171e8:	ldrb	r5, [r5, #336]	; 0x150
   171ec:	add	r1, r4, r1
   171f0:	ldrb	r1, [r1, #336]	; 0x150
   171f4:	cmp	r5, r1
   171f8:	beq	171d4 <fputs@plt+0x60e4>
   171fc:	add	r6, r6, #1
   17200:	cmp	r6, r7
   17204:	bne	171ac <fputs@plt+0x60bc>
   17208:	ldr	r1, [sp, #4]
   1720c:	add	fp, fp, #72	; 0x48
   17210:	ldr	r0, [sp, #8]
   17214:	add	r1, r1, #1
   17218:	cmp	r0, r1
   1721c:	str	r1, [sp, #4]
   17220:	bne	17184 <fputs@plt+0x6094>
   17224:	mov	r0, #0
   17228:	add	sp, sp, #20
   1722c:	ldrd	r4, [sp]
   17230:	ldrd	r6, [sp, #8]
   17234:	ldrd	r8, [sp, #16]
   17238:	ldrd	sl, [sp, #24]
   1723c:	add	sp, sp, #32
   17240:	pop	{pc}		; (ldr pc, [sp], #4)
   17244:	cmp	r3, #0
   17248:	mov	r0, #1
   1724c:	beq	17228 <fputs@plt+0x6138>
   17250:	ldr	r2, [sp, #4]
   17254:	str	r2, [r3]
   17258:	ldr	r3, [sp, #56]	; 0x38
   1725c:	str	r6, [r3]
   17260:	b	17228 <fputs@plt+0x6138>
   17264:	andeq	lr, r7, ip, ror r9
   17268:	andeq	lr, r7, r8, ror r9
   1726c:	andeq	lr, r7, ip, ror #18
   17270:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17274:	subs	r4, r0, #0
   17278:	strd	r6, [sp, #8]
   1727c:	str	r8, [sp, #16]
   17280:	str	lr, [sp, #20]
   17284:	beq	172c4 <fputs@plt+0x61d4>
   17288:	mov	r5, r1
   1728c:	sxth	r6, r1
   17290:	ldr	r3, [r4, #4]
   17294:	strh	r6, [r4, #36]	; 0x24
   17298:	ldrb	r2, [r4]
   1729c:	orr	r3, r3, #1
   172a0:	cmp	r2, #151	; 0x97
   172a4:	str	r3, [r4, #4]
   172a8:	beq	172d8 <fputs@plt+0x61e8>
   172ac:	mov	r1, r5
   172b0:	ldr	r0, [r4, #12]
   172b4:	bl	17270 <fputs@plt+0x6180>
   172b8:	ldr	r4, [r4, #16]
   172bc:	cmp	r4, #0
   172c0:	bne	17290 <fputs@plt+0x61a0>
   172c4:	ldrd	r4, [sp]
   172c8:	ldrd	r6, [sp, #8]
   172cc:	ldr	r8, [sp, #16]
   172d0:	add	sp, sp, #20
   172d4:	pop	{pc}		; (ldr pc, [sp], #4)
   172d8:	ldr	r3, [r4, #20]
   172dc:	cmp	r3, #0
   172e0:	beq	172ac <fputs@plt+0x61bc>
   172e4:	ldr	r2, [r3]
   172e8:	cmp	r2, #0
   172ec:	ble	172ac <fputs@plt+0x61bc>
   172f0:	mov	r7, #0
   172f4:	mov	r8, r7
   172f8:	ldr	r3, [r3, #4]
   172fc:	mov	r1, r5
   17300:	add	r8, r8, #1
   17304:	ldr	r0, [r3, r7]
   17308:	add	r7, r7, #20
   1730c:	bl	17270 <fputs@plt+0x6180>
   17310:	ldr	r3, [r4, #20]
   17314:	ldr	r2, [r3]
   17318:	cmp	r2, r8
   1731c:	bgt	172f8 <fputs@plt+0x6208>
   17320:	b	172ac <fputs@plt+0x61bc>
   17324:	b	1732c <fputs@plt+0x623c>
   17328:	mov	r1, r3
   1732c:	ldr	r3, [r1, #52]	; 0x34
   17330:	cmp	r3, #0
   17334:	bne	17328 <fputs@plt+0x6238>
   17338:	ldr	r3, [r1, #64]	; 0x40
   1733c:	cmp	r3, #0
   17340:	beq	17350 <fputs@plt+0x6260>
   17344:	ldr	r2, [r0]
   17348:	ldr	r3, [r3, #4]
   1734c:	str	r3, [r2, #536]	; 0x218
   17350:	bx	lr
   17354:	mov	r0, #0
   17358:	bx	lr
   1735c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17360:	ldrsh	r1, [sp, #36]	; 0x24
   17364:	strd	sl, [sp, #24]
   17368:	mov	sl, r0
   1736c:	str	lr, [sp, #32]
   17370:	ldrh	lr, [sl], #8
   17374:	strd	r6, [sp, #8]
   17378:	ldrsh	fp, [sp, #40]	; 0x28
   1737c:	strd	r8, [sp, #16]
   17380:	mov	r8, r2
   17384:	mov	r9, r3
   17388:	cmp	lr, #0
   1738c:	beq	173f4 <fputs@plt+0x6304>
   17390:	sub	ip, lr, #1
   17394:	mov	r3, sl
   17398:	uxth	ip, ip
   1739c:	add	ip, r0, ip, lsl #4
   173a0:	add	ip, ip, #24
   173a4:	b	173c8 <fputs@plt+0x62d8>
   173a8:	cmp	r9, r7
   173ac:	cmpeq	r8, r6
   173b0:	beq	1740c <fputs@plt+0x631c>
   173b4:	cmp	r2, r1
   173b8:	beq	173e0 <fputs@plt+0x62f0>
   173bc:	add	r3, r3, #16
   173c0:	cmp	r3, ip
   173c4:	beq	1743c <fputs@plt+0x634c>
   173c8:	ldrsh	r2, [r3, #8]
   173cc:	ldrd	r4, [r3]
   173d0:	cmp	r2, r1
   173d4:	and	r6, r8, r4
   173d8:	and	r7, r9, r5
   173dc:	bge	173a8 <fputs@plt+0x62b8>
   173e0:	cmp	r5, r7
   173e4:	cmpeq	r4, r6
   173e8:	bne	173bc <fputs@plt+0x62cc>
   173ec:	mov	r0, #0
   173f0:	b	17424 <fputs@plt+0x6334>
   173f4:	add	r2, lr, #1
   173f8:	add	r3, r0, lr, lsl #4
   173fc:	add	ip, r0, r2, lsl #4
   17400:	add	r3, r3, #8
   17404:	strh	r2, [r0]
   17408:	strh	fp, [ip, #2]
   1740c:	ldrsh	r2, [r3, #10]
   17410:	mov	r0, #1
   17414:	strd	r8, [r3]
   17418:	strh	r1, [r3, #8]
   1741c:	cmp	r2, fp
   17420:	strhgt	fp, [r3, #10]
   17424:	ldrd	r4, [sp]
   17428:	ldrd	r6, [sp, #8]
   1742c:	ldrd	r8, [sp, #16]
   17430:	ldrd	sl, [sp, #24]
   17434:	add	sp, sp, #32
   17438:	pop	{pc}		; (ldr pc, [sp], #4)
   1743c:	cmp	lr, #2
   17440:	bls	173f4 <fputs@plt+0x6304>
   17444:	sub	lr, lr, #2
   17448:	add	ip, r0, #40	; 0x28
   1744c:	ldrsh	r2, [r0, #16]
   17450:	uxth	lr, lr
   17454:	mov	r3, sl
   17458:	add	lr, ip, lr, lsl #4
   1745c:	add	r0, r0, #24
   17460:	ldrsh	ip, [r0, #8]
   17464:	cmp	ip, r2
   17468:	movlt	r3, r0
   1746c:	add	r0, r0, #16
   17470:	movlt	r2, ip
   17474:	cmp	lr, r0
   17478:	bne	17460 <fputs@plt+0x6370>
   1747c:	cmp	r1, r2
   17480:	blt	1740c <fputs@plt+0x631c>
   17484:	b	173ec <fputs@plt+0x62fc>
   17488:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1748c:	cmp	r1, #0
   17490:	ldr	r5, [r0]
   17494:	movge	ip, r1
   17498:	strd	r6, [sp, #8]
   1749c:	strd	r8, [sp, #16]
   174a0:	str	sl, [sp, #24]
   174a4:	str	lr, [sp, #28]
   174a8:	ldrb	r5, [r5, #69]	; 0x45
   174ac:	ldr	lr, [r0, #32]
   174b0:	ldr	r4, [sp, #32]
   174b4:	sublt	ip, lr, #1
   174b8:	cmp	r5, #0
   174bc:	bne	17580 <fputs@plt+0x6490>
   174c0:	ldr	r0, [r0, #4]
   174c4:	add	ip, ip, ip, lsl #2
   174c8:	add	r0, r0, ip, lsl #2
   174cc:	cmp	lr, r1
   174d0:	ble	1754c <fputs@plt+0x645c>
   174d4:	add	r0, r0, #20
   174d8:	mov	r9, #25
   174dc:	mov	r8, #37	; 0x25
   174e0:	mov	r7, #1
   174e4:	mov	r6, #30
   174e8:	mov	r5, #0
   174ec:	b	17508 <fputs@plt+0x6418>
   174f0:	cmp	ip, #103	; 0x67
   174f4:	beq	17564 <fputs@plt+0x6474>
   174f8:	add	r1, r1, #1
   174fc:	add	r0, r0, #20
   17500:	cmp	lr, r1
   17504:	beq	1754c <fputs@plt+0x645c>
   17508:	ldr	ip, [r0, #-16]
   1750c:	cmp	ip, r2
   17510:	bne	174f8 <fputs@plt+0x6408>
   17514:	ldrb	ip, [r0, #-20]	; 0xffffffec
   17518:	cmp	ip, #47	; 0x2f
   1751c:	bne	174f0 <fputs@plt+0x6400>
   17520:	ldr	ip, [r0, #-12]
   17524:	add	r1, r1, #1
   17528:	add	r0, r0, #20
   1752c:	cmp	lr, r1
   17530:	strb	r6, [r0, #-40]	; 0xffffffd8
   17534:	ldr	sl, [r0, #-28]	; 0xffffffe4
   17538:	add	ip, ip, r3
   1753c:	str	ip, [r0, #-36]	; 0xffffffdc
   17540:	str	sl, [r0, #-32]	; 0xffffffe0
   17544:	str	r5, [r0, #-28]	; 0xffffffe4
   17548:	bne	17508 <fputs@plt+0x6418>
   1754c:	ldrd	r4, [sp]
   17550:	ldrd	r6, [sp, #8]
   17554:	ldrd	r8, [sp, #16]
   17558:	ldr	sl, [sp, #24]
   1755c:	add	sp, sp, #28
   17560:	pop	{pc}		; (ldr pc, [sp], #4)
   17564:	cmp	r4, #0
   17568:	beq	17590 <fputs@plt+0x64a0>
   1756c:	ldr	ip, [r0, #-12]
   17570:	strb	r8, [r0, #-20]	; 0xffffffec
   17574:	str	ip, [r0, #-16]
   17578:	str	r7, [r0, #-12]
   1757c:	b	174f8 <fputs@plt+0x6408>
   17580:	ldr	r0, [pc, #24]	; 175a0 <fputs@plt+0x64b0>
   17584:	add	r0, pc, r0
   17588:	add	r0, r0, #4
   1758c:	b	174cc <fputs@plt+0x63dc>
   17590:	strb	r9, [r0, #-20]	; 0xffffffec
   17594:	str	r4, [r0, #-16]
   17598:	str	r4, [r0, #-8]
   1759c:	b	174f8 <fputs@plt+0x6408>
   175a0:	andeq	ip, r9, r4, asr #5
   175a4:	ldrh	r3, [r0, #42]	; 0x2a
   175a8:	strd	r4, [sp, #-16]!
   175ac:	ldrh	r2, [r1, #42]	; 0x2a
   175b0:	str	r6, [sp, #8]
   175b4:	ldrh	r5, [r1, #40]	; 0x28
   175b8:	str	lr, [sp, #12]
   175bc:	ldrh	lr, [r0, #40]	; 0x28
   175c0:	cmp	r3, r2
   175c4:	sub	r2, r5, r2
   175c8:	sub	ip, lr, r3
   175cc:	movcs	r3, #0
   175d0:	movcc	r3, #1
   175d4:	cmp	ip, r2
   175d8:	orrge	r3, r3, #1
   175dc:	cmp	r3, #0
   175e0:	beq	175f8 <fputs@plt+0x6508>
   175e4:	ldrd	r4, [sp]
   175e8:	mov	r0, #0
   175ec:	ldr	r6, [sp, #8]
   175f0:	add	sp, sp, #12
   175f4:	pop	{pc}		; (ldr pc, [sp], #4)
   175f8:	ldrsh	ip, [r0, #20]
   175fc:	ldrsh	r2, [r1, #20]
   17600:	cmp	ip, r2
   17604:	blt	1761c <fputs@plt+0x652c>
   17608:	bgt	175e4 <fputs@plt+0x64f4>
   1760c:	ldrsh	ip, [r0, #22]
   17610:	ldrsh	r2, [r1, #22]
   17614:	cmp	ip, r2
   17618:	bgt	175e4 <fputs@plt+0x64f4>
   1761c:	subs	lr, lr, #1
   17620:	bcc	17678 <fputs@plt+0x6588>
   17624:	ldr	r4, [r0, #48]	; 0x30
   17628:	sub	r5, r5, #1
   1762c:	lsl	r6, r5, #2
   17630:	add	r4, r4, lr, lsl #2
   17634:	ldr	r0, [r4], #-4
   17638:	cmp	r0, #0
   1763c:	beq	17670 <fputs@plt+0x6580>
   17640:	cmn	r5, #1
   17644:	beq	175e4 <fputs@plt+0x64f4>
   17648:	ldr	ip, [r1, #48]	; 0x30
   1764c:	ldr	r3, [ip, r6]
   17650:	cmp	r0, r3
   17654:	beq	17670 <fputs@plt+0x6580>
   17658:	mov	r3, r5
   1765c:	subs	r3, r3, #1
   17660:	bcc	175e4 <fputs@plt+0x64f4>
   17664:	ldr	r2, [ip, r3, lsl #2]
   17668:	cmp	r0, r2
   1766c:	bne	1765c <fputs@plt+0x656c>
   17670:	subs	lr, lr, #1
   17674:	bcs	17634 <fputs@plt+0x6544>
   17678:	ldrd	r4, [sp]
   1767c:	mov	r0, #1
   17680:	ldr	r6, [sp, #8]
   17684:	add	sp, sp, #12
   17688:	pop	{pc}		; (ldr pc, [sp], #4)
   1768c:	ldr	r3, [r0]
   17690:	cmp	r3, #0
   17694:	bxeq	lr
   17698:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1769c:	ldrh	ip, [r1, #16]
   176a0:	strd	r6, [sp, #8]
   176a4:	strd	r8, [sp, #16]
   176a8:	str	lr, [sp, #24]
   176ac:	movw	lr, #513	; 0x201
   176b0:	b	176d0 <fputs@plt+0x65e0>
   176b4:	cmp	r5, r7
   176b8:	cmpeq	r4, r6
   176bc:	beq	17764 <fputs@plt+0x6674>
   176c0:	add	r0, r3, #52	; 0x34
   176c4:	ldr	r3, [r3, #52]	; 0x34
   176c8:	cmp	r3, #0
   176cc:	beq	17750 <fputs@plt+0x6660>
   176d0:	ldrh	r2, [r3, #16]
   176d4:	cmp	r2, ip
   176d8:	bne	176c0 <fputs@plt+0x65d0>
   176dc:	ldrd	r4, [r1]
   176e0:	ldr	r2, [r3, #36]	; 0x24
   176e4:	ldrd	r8, [r3]
   176e8:	tst	r2, #16384	; 0x4000
   176ec:	and	r6, r8, r4
   176f0:	and	r7, r9, r5
   176f4:	beq	17710 <fputs@plt+0x6620>
   176f8:	ldrh	r2, [r1, #42]	; 0x2a
   176fc:	cmp	r2, #0
   17700:	bne	17710 <fputs@plt+0x6620>
   17704:	ldr	r2, [r1, #36]	; 0x24
   17708:	bics	r2, lr, r2
   1770c:	beq	17788 <fputs@plt+0x6698>
   17710:	cmp	r9, r7
   17714:	cmpeq	r8, r6
   17718:	bne	176b4 <fputs@plt+0x65c4>
   1771c:	ldrsh	r8, [r3, #18]
   17720:	ldrsh	r2, [r1, #18]
   17724:	cmp	r8, r2
   17728:	bgt	176b4 <fputs@plt+0x65c4>
   1772c:	ldrsh	r8, [r3, #20]
   17730:	ldrsh	r2, [r1, #20]
   17734:	cmp	r8, r2
   17738:	bgt	177c4 <fputs@plt+0x66d4>
   1773c:	ldrsh	r8, [r3, #22]
   17740:	ldrsh	r2, [r1, #22]
   17744:	cmp	r8, r2
   17748:	bgt	176b4 <fputs@plt+0x65c4>
   1774c:	mov	r0, #0
   17750:	ldrd	r4, [sp]
   17754:	ldrd	r6, [sp, #8]
   17758:	ldrd	r8, [sp, #16]
   1775c:	add	sp, sp, #24
   17760:	pop	{pc}		; (ldr pc, [sp], #4)
   17764:	ldrsh	r4, [r3, #20]
   17768:	ldrsh	r2, [r1, #20]
   1776c:	cmp	r4, r2
   17770:	blt	176c0 <fputs@plt+0x65d0>
   17774:	ldrsh	r4, [r3, #22]
   17778:	ldrsh	r2, [r1, #22]
   1777c:	cmp	r4, r2
   17780:	blt	176c0 <fputs@plt+0x65d0>
   17784:	b	17750 <fputs@plt+0x6660>
   17788:	cmp	r5, r7
   1778c:	cmpeq	r4, r6
   17790:	beq	17750 <fputs@plt+0x6660>
   17794:	cmp	r9, r7
   17798:	cmpeq	r8, r6
   1779c:	bne	176c0 <fputs@plt+0x65d0>
   177a0:	ldrsh	r8, [r3, #18]
   177a4:	ldrsh	r2, [r1, #18]
   177a8:	cmp	r8, r2
   177ac:	bgt	176c0 <fputs@plt+0x65d0>
   177b0:	ldrsh	r8, [r3, #20]
   177b4:	ldrsh	r2, [r1, #20]
   177b8:	cmp	r8, r2
   177bc:	bgt	176c0 <fputs@plt+0x65d0>
   177c0:	b	1773c <fputs@plt+0x664c>
   177c4:	cmp	r5, r7
   177c8:	cmpeq	r4, r6
   177cc:	bne	176c0 <fputs@plt+0x65d0>
   177d0:	b	17774 <fputs@plt+0x6684>
   177d4:	str	r4, [sp, #-8]!
   177d8:	subs	r4, r0, #0
   177dc:	str	lr, [sp, #4]
   177e0:	beq	17824 <fputs@plt+0x6734>
   177e4:	ldr	r3, [r4]
   177e8:	cmp	r3, #0
   177ec:	beq	17824 <fputs@plt+0x6734>
   177f0:	ldr	r1, [r4, #8]
   177f4:	cmp	r1, #0
   177f8:	blt	17824 <fputs@plt+0x6734>
   177fc:	ldr	r0, [r4, #4]
   17800:	blx	r3
   17804:	cmp	r0, #0
   17808:	ldrne	r3, [r4, #8]
   1780c:	mvneq	r3, #0
   17810:	addne	r3, r3, #1
   17814:	str	r3, [r4, #8]
   17818:	ldr	r4, [sp]
   1781c:	add	sp, sp, #4
   17820:	pop	{pc}		; (ldr pc, [sp], #4)
   17824:	ldr	r4, [sp]
   17828:	add	sp, sp, #4
   1782c:	mov	r0, #0
   17830:	pop	{pc}		; (ldr pc, [sp], #4)
   17834:	ldr	r0, [r0, #4]
   17838:	add	r0, r0, #380	; 0x17c
   1783c:	b	177d4 <fputs@plt+0x66e4>
   17840:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17844:	strd	r6, [sp, #8]
   17848:	ldr	r7, [r0, #20]
   1784c:	strd	r8, [sp, #16]
   17850:	str	sl, [sp, #24]
   17854:	str	lr, [sp, #28]
   17858:	cmp	r7, #0
   1785c:	ble	17910 <fputs@plt+0x6820>
   17860:	ldr	r9, [pc, #176]	; 17918 <fputs@plt+0x6828>
   17864:	mov	r6, #0
   17868:	ldr	r4, [pc, #172]	; 1791c <fputs@plt+0x682c>
   1786c:	ldr	sl, [r0, #16]
   17870:	add	r9, pc, r9
   17874:	add	r4, pc, r4
   17878:	add	r8, sl, #4
   1787c:	b	1788c <fputs@plt+0x679c>
   17880:	add	r6, r6, #1
   17884:	cmp	r6, r7
   17888:	beq	17910 <fputs@plt+0x6820>
   1788c:	ldr	r0, [r8, r6, lsl #4]
   17890:	cmp	r0, #0
   17894:	beq	17880 <fputs@plt+0x6790>
   17898:	cmp	r1, #0
   1789c:	beq	178f8 <fputs@plt+0x6808>
   178a0:	ldr	ip, [sl, r6, lsl #4]
   178a4:	ldrb	r2, [r1]
   178a8:	ldrb	r3, [ip]
   178ac:	add	lr, r9, r2
   178b0:	ldrb	lr, [lr, #336]	; 0x150
   178b4:	add	r3, r9, r3
   178b8:	ldrb	r3, [r3, #336]	; 0x150
   178bc:	cmp	r3, lr
   178c0:	bne	17880 <fputs@plt+0x6790>
   178c4:	cmp	r2, #0
   178c8:	beq	178f8 <fputs@plt+0x6808>
   178cc:	mov	lr, r1
   178d0:	ldrb	r2, [lr, #1]!
   178d4:	ldrb	r3, [ip, #1]!
   178d8:	add	r5, r4, r2
   178dc:	ldrb	r5, [r5, #336]	; 0x150
   178e0:	add	r3, r4, r3
   178e4:	ldrb	r3, [r3, #336]	; 0x150
   178e8:	cmp	r5, r3
   178ec:	bne	17880 <fputs@plt+0x6790>
   178f0:	cmp	r2, #0
   178f4:	bne	178d0 <fputs@plt+0x67e0>
   178f8:	ldrd	r4, [sp]
   178fc:	ldrd	r6, [sp, #8]
   17900:	ldrd	r8, [sp, #16]
   17904:	ldr	sl, [sp, #24]
   17908:	add	sp, sp, #28
   1790c:	pop	{pc}		; (ldr pc, [sp], #4)
   17910:	mov	r0, #0
   17914:	b	178f8 <fputs@plt+0x6808>
   17918:	andeq	lr, r7, r8, ror r2
   1791c:	andeq	lr, r7, r4, ror r2
   17920:	ldr	r3, [pc, #360]	; 17a90 <fputs@plt+0x69a0>
   17924:	rsb	r1, r1, r1, lsl #3
   17928:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1792c:	movw	r5, #17097	; 0x42c9
   17930:	movt	r5, #45590	; 0xb216
   17934:	strd	r6, [sp, #8]
   17938:	strd	r8, [sp, #16]
   1793c:	mov	r8, r0
   17940:	strd	sl, [sp, #24]
   17944:	add	r3, pc, r3
   17948:	str	lr, [sp, #32]
   1794c:	sub	sp, sp, #20
   17950:	ldr	r4, [pc, #316]	; 17a94 <fputs@plt+0x69a4>
   17954:	str	r3, [sp, #4]
   17958:	ldr	r3, [pc, #312]	; 17a98 <fputs@plt+0x69a8>
   1795c:	ldr	r7, [pc, #312]	; 17a9c <fputs@plt+0x69ac>
   17960:	add	r4, pc, r4
   17964:	add	r3, pc, r3
   17968:	str	r3, [sp, #8]
   1796c:	add	r3, r0, r1, lsl #2
   17970:	add	r7, pc, r7
   17974:	str	r3, [sp]
   17978:	ldr	r3, [pc, #288]	; 17aa0 <fputs@plt+0x69b0>
   1797c:	add	r3, pc, r3
   17980:	str	r3, [sp, #12]
   17984:	ldr	r6, [r8, #20]
   17988:	cmp	r6, #0
   1798c:	moveq	r3, r6
   17990:	beq	179a0 <fputs@plt+0x68b0>
   17994:	mov	r0, r6
   17998:	bl	10f34 <strlen@plt>
   1799c:	bic	r3, r0, #-1073741824	; 0xc0000000
   179a0:	ldrb	r2, [r6]
   179a4:	ldr	r1, [sp, #4]
   179a8:	add	r2, r1, r2
   179ac:	ldrb	r9, [r2, #336]	; 0x150
   179b0:	add	r3, r9, r3
   179b4:	umull	r2, sl, r5, r3
   179b8:	mov	r2, #23
   179bc:	lsr	sl, sl, #4
   179c0:	mls	sl, r2, sl, r3
   179c4:	ldr	r3, [sp, #8]
   179c8:	lsl	sl, sl, #2
   179cc:	add	r3, r3, sl
   179d0:	ldr	fp, [r3, #24]
   179d4:	cmp	fp, #0
   179d8:	beq	17a3c <fputs@plt+0x694c>
   179dc:	mov	lr, fp
   179e0:	ldr	r1, [lr, #20]
   179e4:	ldrb	r3, [r1]
   179e8:	add	r2, r7, r3
   179ec:	ldrb	r2, [r2, #336]	; 0x150
   179f0:	cmp	r2, r9
   179f4:	bne	17a30 <fputs@plt+0x6940>
   179f8:	cmp	r3, #0
   179fc:	beq	17a80 <fputs@plt+0x6990>
   17a00:	mov	r0, r6
   17a04:	b	17a10 <fputs@plt+0x6920>
   17a08:	cmp	r2, #0
   17a0c:	beq	17a80 <fputs@plt+0x6990>
   17a10:	ldrb	r2, [r1, #1]!
   17a14:	ldrb	r3, [r0, #1]!
   17a18:	add	ip, r4, r2
   17a1c:	ldrb	ip, [ip, #336]	; 0x150
   17a20:	add	r3, r4, r3
   17a24:	ldrb	r3, [r3, #336]	; 0x150
   17a28:	cmp	ip, r3
   17a2c:	beq	17a08 <fputs@plt+0x6918>
   17a30:	ldr	lr, [lr, #24]
   17a34:	cmp	lr, #0
   17a38:	bne	179e0 <fputs@plt+0x68f0>
   17a3c:	ldr	r3, [sp, #12]
   17a40:	str	fp, [r8, #24]
   17a44:	add	sl, r3, sl
   17a48:	mov	r3, #0
   17a4c:	str	r3, [r8, #8]
   17a50:	str	r8, [sl, #24]
   17a54:	ldr	r3, [sp]
   17a58:	add	r8, r8, #28
   17a5c:	cmp	r3, r8
   17a60:	bne	17984 <fputs@plt+0x6894>
   17a64:	add	sp, sp, #20
   17a68:	ldrd	r4, [sp]
   17a6c:	ldrd	r6, [sp, #8]
   17a70:	ldrd	r8, [sp, #16]
   17a74:	ldrd	sl, [sp, #24]
   17a78:	add	sp, sp, #32
   17a7c:	pop	{pc}		; (ldr pc, [sp], #4)
   17a80:	ldr	r3, [lr, #8]
   17a84:	str	r3, [r8, #8]
   17a88:	str	r8, [lr, #8]
   17a8c:	b	17a54 <fputs@plt+0x6964>
   17a90:	andeq	lr, r7, r4, lsr #3
   17a94:	andeq	lr, r7, r8, lsl #3
   17a98:	andeq	fp, r9, r4, ror #29
   17a9c:	andeq	lr, r7, r8, ror r1
   17aa0:	andeq	fp, r9, ip, asr #29
   17aa4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17aa8:	mov	r5, r2
   17aac:	mov	r2, #36	; 0x24
   17ab0:	ldr	r4, [r5, #4]
   17ab4:	strd	r6, [sp, #8]
   17ab8:	mov	r6, r0
   17abc:	mov	r7, r1
   17ac0:	mov	r1, #0
   17ac4:	str	r8, [sp, #16]
   17ac8:	str	lr, [sp, #20]
   17acc:	add	r0, r4, #4
   17ad0:	bl	10ebc <memset@plt>
   17ad4:	ldr	ip, [r5]
   17ad8:	add	r3, r4, #40	; 0x28
   17adc:	mov	r1, #0
   17ae0:	mov	r0, r3
   17ae4:	ldr	r2, [r6, #28]
   17ae8:	stm	r4, {r5, ip}
   17aec:	str	r3, [r4, #8]
   17af0:	bl	10ebc <memset@plt>
   17af4:	mov	r3, #1
   17af8:	mov	r2, r5
   17afc:	ldr	r8, [sp, #16]
   17b00:	mov	r1, r7
   17b04:	mov	r0, r6
   17b08:	ldr	lr, [sp, #20]
   17b0c:	str	r7, [r4, #20]
   17b10:	strh	r3, [r4, #24]
   17b14:	str	r6, [r4, #28]
   17b18:	ldrd	r4, [sp]
   17b1c:	ldrd	r6, [sp, #8]
   17b20:	add	sp, sp, #24
   17b24:	b	17b28 <fputs@plt+0x6a38>
   17b28:	ldr	r3, [r2, #4]
   17b2c:	push	{lr}		; (str lr, [sp, #-4]!)
   17b30:	ldr	lr, [r3]
   17b34:	cmp	lr, #0
   17b38:	beq	17b60 <fputs@plt+0x6a70>
   17b3c:	mov	ip, r0
   17b40:	ldrh	r2, [r3, #26]
   17b44:	mov	r0, r3
   17b48:	ldr	r1, [ip, #12]
   17b4c:	add	r2, r2, #1
   17b50:	add	r1, r1, #1
   17b54:	str	r1, [ip, #12]
   17b58:	strh	r2, [r3, #26]
   17b5c:	pop	{pc}		; (ldr pc, [sp], #4)
   17b60:	pop	{lr}		; (ldr lr, [sp], #4)
   17b64:	b	17aa4 <fputs@plt+0x69b4>
   17b68:	strd	r4, [sp, #-28]!	; 0xffffffe4
   17b6c:	mov	r2, #128	; 0x80
   17b70:	mov	r5, r0
   17b74:	strd	r6, [sp, #8]
   17b78:	mov	r1, #0
   17b7c:	strd	r8, [sp, #16]
   17b80:	str	lr, [sp, #24]
   17b84:	sub	sp, sp, #132	; 0x84
   17b88:	mov	r9, sp
   17b8c:	mov	r0, r9
   17b90:	bl	10ebc <memset@plt>
   17b94:	cmp	r5, #0
   17b98:	beq	17c50 <fputs@plt+0x6b60>
   17b9c:	mov	r3, #0
   17ba0:	mov	r7, r3
   17ba4:	mov	r6, r9
   17ba8:	mov	r4, #0
   17bac:	ldr	r8, [r5, #12]
   17bb0:	str	r7, [r5, #12]
   17bb4:	b	17bd4 <fputs@plt+0x6ae4>
   17bb8:	add	r4, r4, #1
   17bbc:	bl	14fdc <fputs@plt+0x3eec>
   17bc0:	cmp	r4, #31
   17bc4:	mov	r5, r0
   17bc8:	str	r7, [r6]
   17bcc:	beq	17c3c <fputs@plt+0x6b4c>
   17bd0:	ldr	r3, [r6, #4]!
   17bd4:	subs	r0, r3, #0
   17bd8:	mov	r1, r5
   17bdc:	bne	17bb8 <fputs@plt+0x6ac8>
   17be0:	add	r3, sp, #128	; 0x80
   17be4:	add	r4, r3, r4, lsl #2
   17be8:	str	r5, [r4, #-128]	; 0xffffff80
   17bec:	subs	r5, r8, #0
   17bf0:	ldr	r3, [sp]
   17bf4:	bne	17ba4 <fputs@plt+0x6ab4>
   17bf8:	ldr	r5, [sp, #4]
   17bfc:	add	r4, sp, #4
   17c00:	add	r6, sp, #124	; 0x7c
   17c04:	b	17c0c <fputs@plt+0x6b1c>
   17c08:	ldr	r5, [r4, #4]!
   17c0c:	mov	r0, r3
   17c10:	mov	r1, r5
   17c14:	bl	14fdc <fputs@plt+0x3eec>
   17c18:	cmp	r6, r4
   17c1c:	mov	r3, r0
   17c20:	bne	17c08 <fputs@plt+0x6b18>
   17c24:	add	sp, sp, #132	; 0x84
   17c28:	ldrd	r4, [sp]
   17c2c:	ldrd	r6, [sp, #8]
   17c30:	ldrd	r8, [sp, #16]
   17c34:	add	sp, sp, #24
   17c38:	pop	{pc}		; (ldr pc, [sp], #4)
   17c3c:	mov	r1, r0
   17c40:	ldr	r0, [sp, #124]	; 0x7c
   17c44:	bl	14fdc <fputs@plt+0x3eec>
   17c48:	str	r0, [sp, #124]	; 0x7c
   17c4c:	b	17bec <fputs@plt+0x6afc>
   17c50:	mov	r3, r5
   17c54:	b	17bfc <fputs@plt+0x6b0c>
   17c58:	ldr	r2, [r0, #64]	; 0x40
   17c5c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17c60:	ldr	r4, [r2]
   17c64:	strd	r6, [sp, #8]
   17c68:	strd	r8, [sp, #16]
   17c6c:	strd	sl, [sp, #24]
   17c70:	str	lr, [sp, #32]
   17c74:	sub	sp, sp, #28
   17c78:	cmp	r4, #0
   17c7c:	beq	17d04 <fputs@plt+0x6c14>
   17c80:	ldrb	r3, [r0, #17]
   17c84:	sub	r3, r3, #1
   17c88:	cmp	r3, #2
   17c8c:	movls	r4, #0
   17c90:	bls	17d04 <fputs@plt+0x6c14>
   17c94:	mov	r5, r0
   17c98:	mov	sl, r1
   17c9c:	ldr	r3, [r4, #24]
   17ca0:	mov	r0, r2
   17ca4:	add	r1, sp, #16
   17ca8:	ldr	fp, [r5, #160]	; 0xa0
   17cac:	blx	r3
   17cb0:	subs	r4, r0, #0
   17cb4:	bne	17d04 <fputs@plt+0x6c14>
   17cb8:	umull	r6, r7, sl, fp
   17cbc:	ldrd	r2, [sp, #16]
   17cc0:	asr	r9, fp, #31
   17cc4:	mla	r7, sl, r9, r7
   17cc8:	cmp	r3, r7
   17ccc:	cmpeq	r2, r6
   17cd0:	beq	17d04 <fputs@plt+0x6c14>
   17cd4:	cmp	r6, r2
   17cd8:	sbcs	r1, r7, r3
   17cdc:	bge	17d24 <fputs@plt+0x6c34>
   17ce0:	ldr	r0, [r5, #64]	; 0x40
   17ce4:	mov	r2, r6
   17ce8:	mov	r3, r7
   17cec:	ldr	r1, [r0]
   17cf0:	ldr	r1, [r1, #16]
   17cf4:	blx	r1
   17cf8:	cmp	r0, #0
   17cfc:	movne	r4, r0
   17d00:	beq	17d44 <fputs@plt+0x6c54>
   17d04:	mov	r0, r4
   17d08:	add	sp, sp, #28
   17d0c:	ldrd	r4, [sp]
   17d10:	ldrd	r6, [sp, #8]
   17d14:	ldrd	r8, [sp, #16]
   17d18:	ldrd	sl, [sp, #24]
   17d1c:	add	sp, sp, #32
   17d20:	pop	{pc}		; (ldr pc, [sp], #4)
   17d24:	adds	r1, fp, r2
   17d28:	adc	r3, r9, r3
   17d2c:	str	r1, [sp, #8]
   17d30:	str	r3, [sp, #12]
   17d34:	ldrd	r2, [sp, #8]
   17d38:	cmp	r6, r2
   17d3c:	sbcs	r3, r7, r3
   17d40:	bge	17d4c <fputs@plt+0x6c5c>
   17d44:	str	sl, [r5, #36]	; 0x24
   17d48:	b	17d04 <fputs@plt+0x6c14>
   17d4c:	ldr	r3, [r5, #208]	; 0xd0
   17d50:	mov	r2, fp
   17d54:	mov	r1, r4
   17d58:	mov	r0, r3
   17d5c:	bl	10ebc <memset@plt>
   17d60:	mov	r1, r0
   17d64:	ldr	r0, [r5, #64]	; 0x40
   17d68:	subs	lr, r6, fp
   17d6c:	sbc	ip, r7, r9
   17d70:	mov	r2, fp
   17d74:	ldr	r3, [r0]
   17d78:	str	lr, [sp]
   17d7c:	str	ip, [sp, #4]
   17d80:	ldr	r3, [r3, #12]
   17d84:	blx	r3
   17d88:	b	17cf8 <fputs@plt+0x6c08>
   17d8c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   17d90:	mov	r2, #160	; 0xa0
   17d94:	mov	r4, r0
   17d98:	strd	r6, [sp, #8]
   17d9c:	mov	r1, #0
   17da0:	strd	r8, [sp, #16]
   17da4:	str	lr, [sp, #24]
   17da8:	sub	sp, sp, #164	; 0xa4
   17dac:	mov	r7, sp
   17db0:	mov	r0, r7
   17db4:	bl	10ebc <memset@plt>
   17db8:	cmp	r4, #0
   17dbc:	beq	17e38 <fputs@plt+0x6d48>
   17dc0:	mov	r0, #0
   17dc4:	ldr	r9, [r4, #8]
   17dc8:	mov	r8, r0
   17dcc:	cmp	r0, #0
   17dd0:	str	r8, [r4, #8]
   17dd4:	beq	17e2c <fputs@plt+0x6d3c>
   17dd8:	mov	r5, r7
   17ddc:	mov	r6, #0
   17de0:	mov	r1, r4
   17de4:	add	r6, r6, #1
   17de8:	bl	150c8 <fputs@plt+0x3fd8>
   17dec:	mov	r4, r0
   17df0:	str	r8, [r5]
   17df4:	ldr	r0, [r5, #4]!
   17df8:	cmp	r0, #0
   17dfc:	bne	17de0 <fputs@plt+0x6cf0>
   17e00:	add	r3, sp, #160	; 0xa0
   17e04:	cmp	r9, #0
   17e08:	add	r6, r3, r6, lsl #2
   17e0c:	str	r4, [r6, #-160]	; 0xffffff60
   17e10:	beq	17e34 <fputs@plt+0x6d44>
   17e14:	ldr	r0, [sp]
   17e18:	mov	r4, r9
   17e1c:	ldr	r9, [r4, #8]
   17e20:	str	r8, [r4, #8]
   17e24:	cmp	r0, #0
   17e28:	bne	17dd8 <fputs@plt+0x6ce8>
   17e2c:	mov	r6, r0
   17e30:	b	17e00 <fputs@plt+0x6d10>
   17e34:	ldr	r4, [sp]
   17e38:	add	r6, sp, #156	; 0x9c
   17e3c:	mov	r3, #0
   17e40:	b	17e48 <fputs@plt+0x6d58>
   17e44:	ldr	r4, [r7, #4]!
   17e48:	mov	r0, r3
   17e4c:	mov	r1, r4
   17e50:	bl	150c8 <fputs@plt+0x3fd8>
   17e54:	cmp	r7, r6
   17e58:	mov	r3, r0
   17e5c:	bne	17e44 <fputs@plt+0x6d54>
   17e60:	add	sp, sp, #164	; 0xa4
   17e64:	ldrd	r4, [sp]
   17e68:	ldrd	r6, [sp, #8]
   17e6c:	ldrd	r8, [sp, #16]
   17e70:	add	sp, sp, #24
   17e74:	pop	{pc}		; (ldr pc, [sp], #4)
   17e78:	ldr	r0, [pc, #16]	; 17e90 <fputs@plt+0x6da0>
   17e7c:	mov	r2, #100	; 0x64
   17e80:	mov	r1, #0
   17e84:	add	r0, pc, r0
   17e88:	add	r0, r0, #116	; 0x74
   17e8c:	b	10ebc <memset@plt>
   17e90:	andeq	fp, r9, r4, asr #19
   17e94:	str	r4, [sp, #-8]!
   17e98:	mov	r2, #100	; 0x64
   17e9c:	mov	r1, #0
   17ea0:	ldr	r4, [pc, #96]	; 17f08 <fputs@plt+0x6e18>
   17ea4:	str	lr, [sp, #4]
   17ea8:	add	r4, pc, r4
   17eac:	add	r0, r4, #116	; 0x74
   17eb0:	bl	10ebc <memset@plt>
   17eb4:	ldr	r3, [pc, #80]	; 17f0c <fputs@plt+0x6e1c>
   17eb8:	add	r3, pc, r3
   17ebc:	ldr	r2, [r3, #204]	; 0xcc
   17ec0:	cmp	r2, #0
   17ec4:	moveq	r2, #1
   17ec8:	movne	r2, #0
   17ecc:	str	r2, [r4, #172]	; 0xac
   17ed0:	bne	17ee0 <fputs@plt+0x6df0>
   17ed4:	ldr	r3, [r3, #212]	; 0xd4
   17ed8:	cmp	r3, #0
   17edc:	strne	r3, [r4, #176]	; 0xb0
   17ee0:	ldr	r3, [pc, #40]	; 17f10 <fputs@plt+0x6e20>
   17ee4:	mov	r1, #10
   17ee8:	mov	r2, #1
   17eec:	mov	r0, #0
   17ef0:	ldr	r4, [sp]
   17ef4:	add	sp, sp, #4
   17ef8:	add	r3, pc, r3
   17efc:	str	r1, [r3, #128]	; 0x80
   17f00:	str	r2, [r3, #168]	; 0xa8
   17f04:	pop	{pc}		; (ldr pc, [sp], #4)
   17f08:	andeq	fp, r9, r0, lsr #19
   17f0c:	andeq	r7, r9, r0, asr #5
   17f10:	andeq	fp, r9, r0, asr r9
   17f14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17f18:	ldr	r5, [r0, #4]
   17f1c:	strd	r6, [sp, #8]
   17f20:	mov	r7, r1
   17f24:	strd	r8, [sp, #16]
   17f28:	strd	sl, [sp, #24]
   17f2c:	mov	fp, r2
   17f30:	mov	sl, r0
   17f34:	str	lr, [sp, #32]
   17f38:	sub	sp, sp, #4
   17f3c:	ldrd	r2, [r0, #40]	; 0x28
   17f40:	ldrd	r8, [sp, #40]	; 0x28
   17f44:	cmp	r3, r9
   17f48:	mov	r3, r8
   17f4c:	cmpeq	r2, r8
   17f50:	mov	r2, r5
   17f54:	movne	r1, #1
   17f58:	moveq	r1, #0
   17f5c:	orrs	r3, r3, r9
   17f60:	asr	r3, r5, #31
   17f64:	moveq	r1, #1
   17f68:	cmp	r1, #0
   17f6c:	beq	18040 <fputs@plt+0x6f50>
   17f70:	ldr	r6, [r0, #16]
   17f74:	cmp	r6, #0
   17f78:	beq	17fb4 <fputs@plt+0x6ec4>
   17f7c:	cmp	r8, r5
   17f80:	sbcs	r1, r9, r3
   17f84:	blt	17fb4 <fputs@plt+0x6ec4>
   17f88:	mov	r0, r5
   17f8c:	mov	r1, r3
   17f90:	b	17fa8 <fputs@plt+0x6eb8>
   17f94:	adds	r0, r0, r2
   17f98:	adc	r1, r1, r3
   17f9c:	cmp	r8, r0
   17fa0:	sbcs	ip, r9, r1
   17fa4:	blt	17fb4 <fputs@plt+0x6ec4>
   17fa8:	ldr	r6, [r6]
   17fac:	cmp	r6, #0
   17fb0:	bne	17f94 <fputs@plt+0x6ea4>
   17fb4:	mov	r0, r8
   17fb8:	mov	r1, r9
   17fbc:	bl	93a40 <fputs@plt+0x82950>
   17fc0:	mov	r4, fp
   17fc4:	b	17fe0 <fputs@plt+0x6ef0>
   17fc8:	ldr	r6, [r6]
   17fcc:	cmp	r6, r2
   17fd0:	beq	18010 <fputs@plt+0x6f20>
   17fd4:	cmp	r4, r2
   17fd8:	beq	18010 <fputs@plt+0x6f20>
   17fdc:	ldr	r5, [sl, #4]
   17fe0:	sub	r5, r5, r2
   17fe4:	add	r1, r6, #4
   17fe8:	cmp	r4, r5
   17fec:	add	r1, r1, r2
   17ff0:	mov	r0, r7
   17ff4:	movlt	r2, r4
   17ff8:	movge	r2, r5
   17ffc:	add	r7, r7, r2
   18000:	bl	10f58 <memcpy@plt>
   18004:	subs	r4, r4, r5
   18008:	mov	r2, #0
   1800c:	bpl	17fc8 <fputs@plt+0x6ed8>
   18010:	adds	r8, r8, fp
   18014:	mov	r0, #0
   18018:	str	r6, [sl, #48]	; 0x30
   1801c:	adc	r9, r9, fp, asr #31
   18020:	strd	r8, [sl, #40]	; 0x28
   18024:	add	sp, sp, #4
   18028:	ldrd	r4, [sp]
   1802c:	ldrd	r6, [sp, #8]
   18030:	ldrd	r8, [sp, #16]
   18034:	ldrd	sl, [sp, #24]
   18038:	add	sp, sp, #32
   1803c:	pop	{pc}		; (ldr pc, [sp], #4)
   18040:	ldr	r6, [r0, #48]	; 0x30
   18044:	b	17fb4 <fputs@plt+0x6ec4>
   18048:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1804c:	strd	r6, [sp, #8]
   18050:	mov	r6, r0
   18054:	ldr	r7, [r0, #16]
   18058:	strd	r8, [sp, #16]
   1805c:	subs	r9, r1, #0
   18060:	strd	sl, [sp, #24]
   18064:	str	lr, [sp, #32]
   18068:	sub	sp, sp, #12
   1806c:	ldr	r1, [r0, #4]
   18070:	ldr	r8, [r0, #20]
   18074:	ldr	r2, [r7, #160]	; 0xa0
   18078:	beq	180f4 <fputs@plt+0x7004>
   1807c:	sub	r9, r9, #1
   18080:	ldr	r0, [r7, #216]	; 0xd8
   18084:	ldrh	r3, [r0, #66]	; 0x42
   18088:	ldr	r0, [r0, #8]
   1808c:	lsl	lr, r3, #16
   18090:	and	r3, r3, #65024	; 0xfe00
   18094:	and	lr, lr, #65536	; 0x10000
   18098:	ldr	ip, [r0]
   1809c:	orr	r3, r3, lr
   180a0:	add	r4, r3, #24
   180a4:	asr	fp, r4, #31
   180a8:	umull	r4, r5, r9, r4
   180ac:	mla	lr, r9, fp, r5
   180b0:	adds	r4, r4, #56	; 0x38
   180b4:	mov	r5, lr
   180b8:	adc	lr, r5, #0
   180bc:	cmp	r2, r3
   180c0:	movge	r2, r3
   180c4:	stm	sp, {r4, lr}
   180c8:	ldr	r3, [ip, #8]
   180cc:	blx	r3
   180d0:	cmp	r8, #1
   180d4:	beq	18160 <fputs@plt+0x7070>
   180d8:	add	sp, sp, #12
   180dc:	ldrd	r4, [sp]
   180e0:	ldrd	r6, [sp, #8]
   180e4:	ldrd	r8, [sp, #16]
   180e8:	ldrd	sl, [sp, #24]
   180ec:	add	sp, sp, #32
   180f0:	pop	{pc}		; (ldr pc, [sp], #4)
   180f4:	sub	r3, r8, #1
   180f8:	ldr	r0, [r7, #64]	; 0x40
   180fc:	asr	fp, r2, #31
   18100:	umull	r4, r5, r3, r2
   18104:	mla	r5, r3, fp, r5
   18108:	ldr	r3, [r0]
   1810c:	strd	r4, [sp]
   18110:	ldr	r3, [r3, #8]
   18114:	blx	r3
   18118:	movw	r3, #522	; 0x20a
   1811c:	cmp	r0, r3
   18120:	bne	180d0 <fputs@plt+0x6fe0>
   18124:	cmp	r8, #1
   18128:	movne	r0, r9
   1812c:	bne	180d8 <fputs@plt+0x6fe8>
   18130:	add	r3, r7, #112	; 0x70
   18134:	ldr	r2, [r6, #4]
   18138:	mov	r0, #0
   1813c:	ldr	lr, [r2, #24]!
   18140:	ldr	ip, [r2, #4]
   18144:	ldr	r1, [r2, #8]
   18148:	ldr	r2, [r2, #12]
   1814c:	str	lr, [r3]
   18150:	str	ip, [r3, #4]
   18154:	str	r1, [r3, #8]
   18158:	str	r2, [r3, #12]
   1815c:	b	180d8 <fputs@plt+0x6fe8>
   18160:	cmp	r0, #0
   18164:	add	r3, r7, #112	; 0x70
   18168:	beq	18134 <fputs@plt+0x7044>
   1816c:	mvn	r2, #0
   18170:	str	r2, [r7, #112]	; 0x70
   18174:	str	r2, [r3, #4]
   18178:	str	r2, [r3, #8]
   1817c:	str	r2, [r3, #12]
   18180:	b	180d8 <fputs@plt+0x6fe8>
   18184:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18188:	mov	r4, #0
   1818c:	strd	r6, [sp, #8]
   18190:	mov	ip, r4
   18194:	strd	r8, [sp, #16]
   18198:	mov	r8, r1
   1819c:	strd	sl, [sp, #24]
   181a0:	str	lr, [sp, #32]
   181a4:	sub	sp, sp, #12
   181a8:	ldr	lr, [sp, #48]	; 0x30
   181ac:	ldr	r1, [sp, #52]	; 0x34
   181b0:	ldr	r9, [r3]
   181b4:	stm	sp, {r3, lr}
   181b8:	mov	r3, r4
   181bc:	ldr	r7, [lr]
   181c0:	sub	r5, r1, #2
   181c4:	cmp	r3, r2
   181c8:	cmpge	ip, r7
   181cc:	bge	1823c <fputs@plt+0x714c>
   181d0:	cmp	r3, r2
   181d4:	bge	18274 <fputs@plt+0x7184>
   181d8:	lsl	lr, r3, #1
   181dc:	cmp	ip, r7
   181e0:	ldrh	lr, [r8, lr]
   181e4:	ldr	r6, [r0, lr, lsl #2]
   181e8:	bge	18284 <fputs@plt+0x7194>
   181ec:	lsl	sl, ip, #1
   181f0:	ldrh	sl, [r9, sl]
   181f4:	ldr	fp, [r0, sl, lsl #2]
   181f8:	cmp	fp, r6
   181fc:	bhi	18284 <fputs@plt+0x7194>
   18200:	mov	r6, fp
   18204:	mov	lr, sl
   18208:	add	ip, ip, #1
   1820c:	cmp	r3, r2
   18210:	add	r4, r4, #1
   18214:	strh	lr, [r5, #2]!
   18218:	bge	181c4 <fputs@plt+0x70d4>
   1821c:	lsl	lr, r3, #1
   18220:	ldrh	lr, [r8, lr]
   18224:	ldr	lr, [r0, lr, lsl #2]
   18228:	cmp	lr, r6
   1822c:	addeq	r3, r3, #1
   18230:	cmp	r3, r2
   18234:	cmpge	ip, r7
   18238:	blt	181d0 <fputs@plt+0x70e0>
   1823c:	ldr	r3, [sp]
   18240:	lsl	r2, r4, #1
   18244:	mov	r0, r8
   18248:	str	r8, [r3]
   1824c:	ldr	r3, [sp, #4]
   18250:	str	r4, [r3]
   18254:	add	sp, sp, #12
   18258:	ldrd	r4, [sp]
   1825c:	ldrd	r6, [sp, #8]
   18260:	ldrd	r8, [sp, #16]
   18264:	ldrd	sl, [sp, #24]
   18268:	ldr	lr, [sp, #32]
   1826c:	add	sp, sp, #36	; 0x24
   18270:	b	10f58 <memcpy@plt>
   18274:	lsl	lr, ip, #1
   18278:	ldrh	lr, [r9, lr]
   1827c:	ldr	r6, [r0, lr, lsl #2]
   18280:	b	18208 <fputs@plt+0x7118>
   18284:	add	r3, r3, #1
   18288:	b	1820c <fputs@plt+0x711c>
   1828c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18290:	subs	r4, r0, #0
   18294:	strd	r6, [sp, #8]
   18298:	str	r8, [sp, #16]
   1829c:	str	lr, [sp, #20]
   182a0:	beq	182f8 <fputs@plt+0x7208>
   182a4:	mov	r7, r2
   182a8:	sub	r6, r1, #1
   182ac:	b	182c8 <fputs@plt+0x71d8>
   182b0:	udiv	r3, r6, r5
   182b4:	add	r4, r4, r3, lsl #2
   182b8:	mls	r6, r5, r3, r6
   182bc:	ldr	r4, [r4, #12]
   182c0:	cmp	r4, #0
   182c4:	beq	182f8 <fputs@plt+0x7208>
   182c8:	ldr	r5, [r4, #8]
   182cc:	cmp	r5, #0
   182d0:	bne	182b0 <fputs@plt+0x71c0>
   182d4:	ldr	r3, [r4]
   182d8:	cmp	r3, #4000	; 0xfa0
   182dc:	bhi	1830c <fputs@plt+0x721c>
   182e0:	add	r4, r4, r6, lsr #3
   182e4:	mov	r2, #1
   182e8:	and	r6, r6, #7
   182ec:	ldrb	r3, [r4, #12]
   182f0:	bic	r3, r3, r2, lsl r6
   182f4:	strb	r3, [r4, #12]
   182f8:	ldrd	r4, [sp]
   182fc:	ldrd	r6, [sp, #8]
   18300:	ldr	r8, [sp, #16]
   18304:	add	sp, sp, #20
   18308:	pop	{pc}		; (ldr pc, [sp], #4)
   1830c:	add	r8, r4, #12
   18310:	mov	r2, #500	; 0x1f4
   18314:	mov	r1, r8
   18318:	mov	r0, r7
   1831c:	bl	10f58 <memcpy@plt>
   18320:	mov	r1, r5
   18324:	mov	r0, r8
   18328:	mov	r2, #500	; 0x1f4
   1832c:	add	r6, r6, #1
   18330:	bl	10ebc <memset@plt>
   18334:	movw	lr, #19923	; 0x4dd3
   18338:	movt	lr, #4194	; 0x1062
   1833c:	str	r5, [r4, #4]
   18340:	sub	r0, r7, #4
   18344:	add	ip, r7, #496	; 0x1f0
   18348:	mov	r5, #125	; 0x7d
   1834c:	b	18358 <fputs@plt+0x7268>
   18350:	cmp	r0, ip
   18354:	beq	182f8 <fputs@plt+0x7208>
   18358:	ldr	r3, [r0, #4]!
   1835c:	cmp	r3, #0
   18360:	beq	18350 <fputs@plt+0x7260>
   18364:	cmp	r3, r6
   18368:	beq	18350 <fputs@plt+0x7260>
   1836c:	sub	r2, r3, #1
   18370:	ldr	r1, [r4, #4]
   18374:	umull	r7, r3, lr, r2
   18378:	lsr	r3, r3, #3
   1837c:	add	r1, r1, #1
   18380:	str	r1, [r4, #4]
   18384:	mls	r3, r5, r3, r2
   18388:	add	r2, r4, r3, lsl #2
   1838c:	add	r2, r2, #8
   18390:	b	183a0 <fputs@plt+0x72b0>
   18394:	add	r3, r3, #1
   18398:	cmp	r3, #125	; 0x7d
   1839c:	beq	183bc <fputs@plt+0x72cc>
   183a0:	ldr	r1, [r2, #4]!
   183a4:	cmp	r1, #0
   183a8:	bne	18394 <fputs@plt+0x72a4>
   183ac:	ldr	r2, [r0]
   183b0:	add	r3, r4, r3, lsl #2
   183b4:	str	r2, [r3, #12]
   183b8:	b	18350 <fputs@plt+0x7260>
   183bc:	mov	r3, #0
   183c0:	b	18388 <fputs@plt+0x7298>
   183c4:	strd	r4, [sp, #-16]!
   183c8:	strd	r6, [sp, #8]
   183cc:	mov	r6, #0
   183d0:	sub	sp, sp, #24
   183d4:	ldr	r3, [r0, #4]
   183d8:	ldr	ip, [r0]
   183dc:	rev	r3, r3
   183e0:	adds	r4, r6, r3
   183e4:	rev	r7, ip
   183e8:	adc	r5, r7, #0
   183ec:	cmp	r1, #6
   183f0:	strd	r4, [sp]
   183f4:	bne	1841c <fputs@plt+0x732c>
   183f8:	mov	r3, #4
   183fc:	strd	r4, [r2]
   18400:	strh	r3, [r2, #8]
   18404:	mov	r0, #8
   18408:	add	sp, sp, #24
   1840c:	ldrd	r4, [sp]
   18410:	ldrd	r6, [sp, #8]
   18414:	add	sp, sp, #16
   18418:	bx	lr
   1841c:	ldm	sp, {r1, r3}
   18420:	strd	r4, [sp, #8]
   18424:	str	r1, [r2]
   18428:	ldrd	r0, [sp, #8]
   1842c:	str	r3, [r2, #4]
   18430:	strd	r0, [sp, #16]
   18434:	vldr	d6, [sp, #8]
   18438:	vldr	d7, [sp, #16]
   1843c:	vcmp.f64	d6, d7
   18440:	vmrs	APSR_nzcv, fpscr
   18444:	movne	r3, #1
   18448:	moveq	r3, #8
   1844c:	strh	r3, [r2, #8]
   18450:	b	18404 <fputs@plt+0x7314>
   18454:	strd	r4, [sp, #-20]!	; 0xffffffec
   18458:	strd	r6, [sp, #8]
   1845c:	str	lr, [sp, #16]
   18460:	cmp	r1, #11
   18464:	addls	pc, pc, r1, lsl #2
   18468:	b	185b4 <fputs@plt+0x74c4>
   1846c:	b	184c8 <fputs@plt+0x73d8>
   18470:	b	184d8 <fputs@plt+0x73e8>
   18474:	b	184f0 <fputs@plt+0x7400>
   18478:	b	18510 <fputs@plt+0x7420>
   1847c:	b	18538 <fputs@plt+0x7448>
   18480:	b	1856c <fputs@plt+0x747c>
   18484:	b	185a0 <fputs@plt+0x74b0>
   18488:	b	185a0 <fputs@plt+0x74b0>
   1848c:	b	1849c <fputs@plt+0x73ac>
   18490:	b	1849c <fputs@plt+0x73ac>
   18494:	b	184c8 <fputs@plt+0x73d8>
   18498:	b	184c8 <fputs@plt+0x73d8>
   1849c:	mov	r3, #0
   184a0:	sub	r0, r1, #8
   184a4:	mov	ip, #4
   184a8:	mov	r1, r3
   184ac:	stm	r2, {r0, r3}
   184b0:	strh	ip, [r2, #8]
   184b4:	ldrd	r4, [sp]
   184b8:	mov	r0, r1
   184bc:	ldrd	r6, [sp, #8]
   184c0:	add	sp, sp, #16
   184c4:	pop	{pc}		; (ldr pc, [sp], #4)
   184c8:	mov	r3, #1
   184cc:	mov	r1, #0
   184d0:	strh	r3, [r2, #8]
   184d4:	b	184b4 <fputs@plt+0x73c4>
   184d8:	ldrsb	r4, [r0]
   184dc:	mov	r3, #4
   184e0:	strh	r3, [r2, #8]
   184e4:	asr	r5, r4, #31
   184e8:	strd	r4, [r2]
   184ec:	b	184b4 <fputs@plt+0x73c4>
   184f0:	ldrsb	r3, [r0]
   184f4:	mov	ip, #4
   184f8:	ldrb	r4, [r0, #1]
   184fc:	strh	ip, [r2, #8]
   18500:	orr	r4, r4, r3, lsl #8
   18504:	asr	r5, r4, #31
   18508:	strd	r4, [r2]
   1850c:	b	184b4 <fputs@plt+0x73c4>
   18510:	ldrh	r3, [r0, #1]
   18514:	mov	ip, #4
   18518:	ldrsb	r0, [r0]
   1851c:	strh	ip, [r2, #8]
   18520:	rev16	r4, r3
   18524:	uxth	r4, r4
   18528:	orr	r4, r4, r0, lsl #16
   1852c:	asr	r5, r4, #31
   18530:	strd	r4, [r2]
   18534:	b	184b4 <fputs@plt+0x73c4>
   18538:	ldrb	r3, [r0, #2]
   1853c:	mov	ip, #4
   18540:	ldrb	lr, [r0, #1]
   18544:	ldrb	r4, [r0, #3]
   18548:	lsl	r3, r3, #8
   1854c:	ldrsb	r0, [r0]
   18550:	orr	r3, r3, lr, lsl #16
   18554:	strh	ip, [r2, #8]
   18558:	orr	r4, r3, r4
   1855c:	orr	r4, r4, r0, lsl #24
   18560:	asr	r5, r4, #31
   18564:	strd	r4, [r2]
   18568:	b	184b4 <fputs@plt+0x73c4>
   1856c:	ldrsb	lr, [r0]
   18570:	mov	r6, #0
   18574:	mov	r1, #4
   18578:	ldrb	ip, [r0, #1]
   1857c:	ldr	r3, [r0, #2]
   18580:	strh	r1, [r2, #8]
   18584:	mov	r1, #6
   18588:	orr	r7, ip, lr, lsl #8
   1858c:	rev	r3, r3
   18590:	adds	r4, r6, r3
   18594:	adc	r5, r7, #0
   18598:	strd	r4, [r2]
   1859c:	b	184b4 <fputs@plt+0x73c4>
   185a0:	ldrd	r4, [sp]
   185a4:	ldrd	r6, [sp, #8]
   185a8:	ldr	lr, [sp, #16]
   185ac:	add	sp, sp, #20
   185b0:	b	183c4 <fputs@plt+0x72d4>
   185b4:	ldr	r3, [pc, #40]	; 185e4 <fputs@plt+0x74f4>
   185b8:	and	ip, r1, #1
   185bc:	sub	r1, r1, #12
   185c0:	lsl	ip, ip, #1
   185c4:	str	r0, [r2, #16]
   185c8:	lsr	r1, r1, #1
   185cc:	add	r3, pc, r3
   185d0:	str	r1, [r2, #12]
   185d4:	add	r3, r3, #592	; 0x250
   185d8:	ldrh	r3, [r3, ip]
   185dc:	strh	r3, [r2, #8]
   185e0:	b	184b4 <fputs@plt+0x73c4>
   185e4:	andeq	sp, r7, ip, lsl r5
   185e8:	ldr	r1, [r0, #12]
   185ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   185f0:	mov	r5, r0
   185f4:	ldr	r2, [pc, #188]	; 186b8 <fputs@plt+0x75c8>
   185f8:	ldrh	r3, [r0, #50]	; 0x32
   185fc:	ldrsh	r1, [r1, #38]	; 0x26
   18600:	str	r6, [sp, #8]
   18604:	add	r2, pc, r2
   18608:	ldr	r6, [r0, #8]
   1860c:	add	r2, r2, #596	; 0x254
   18610:	cmp	r3, #5
   18614:	strd	r8, [sp, #12]
   18618:	str	lr, [sp, #20]
   1861c:	movcc	r4, r3
   18620:	movcs	r4, #5
   18624:	ldrh	lr, [r2, #8]
   18628:	cmp	r1, #33	; 0x21
   1862c:	sub	sp, sp, #16
   18630:	movge	ip, r1
   18634:	movlt	ip, #33	; 0x21
   18638:	ldrd	r8, [r2]
   1863c:	mov	r0, r6
   18640:	add	r3, sp, #4
   18644:	mov	r1, r3
   18648:	lsl	r2, r4, #1
   1864c:	strh	ip, [r0], #2
   18650:	strd	r8, [sp, #4]
   18654:	strh	lr, [sp, #12]
   18658:	bl	10f58 <memcpy@plt>
   1865c:	ldrh	r2, [r5, #50]	; 0x32
   18660:	add	r3, r4, #1
   18664:	cmp	r3, r2
   18668:	bgt	18688 <fputs@plt+0x7598>
   1866c:	add	r1, r6, r3, lsl #1
   18670:	mov	r0, #23
   18674:	strh	r0, [r1], #2
   18678:	add	r3, r3, #1
   1867c:	ldrh	r2, [r5, #50]	; 0x32
   18680:	cmp	r2, r3
   18684:	bge	18674 <fputs@plt+0x7584>
   18688:	ldrb	r3, [r5, #54]	; 0x36
   1868c:	cmp	r3, #0
   18690:	beq	186a0 <fputs@plt+0x75b0>
   18694:	lsl	r2, r2, #1
   18698:	mov	r3, #0
   1869c:	strh	r3, [r6, r2]
   186a0:	add	sp, sp, #16
   186a4:	ldrd	r4, [sp]
   186a8:	ldr	r6, [sp, #8]
   186ac:	ldrd	r8, [sp, #12]
   186b0:	add	sp, sp, #20
   186b4:	pop	{pc}		; (ldr pc, [sp], #4)
   186b8:	andeq	sp, r7, r4, ror #9
   186bc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   186c0:	strd	r6, [sp, #8]
   186c4:	strd	r8, [sp, #16]
   186c8:	subs	r8, r2, #0
   186cc:	strd	sl, [sp, #24]
   186d0:	str	lr, [sp, #32]
   186d4:	sub	sp, sp, #20
   186d8:	ble	187b8 <fputs@plt+0x76c8>
   186dc:	ldr	sl, [r0]
   186e0:	cmp	sl, #0
   186e4:	bne	187b8 <fputs@plt+0x76c8>
   186e8:	mov	r4, r0
   186ec:	mov	fp, r8
   186f0:	str	r8, [sp, #8]
   186f4:	str	r1, [sp, #12]
   186f8:	ldr	r2, [r0, #8]
   186fc:	b	1870c <fputs@plt+0x761c>
   18700:	ldr	r3, [r4]
   18704:	cmp	r3, #0
   18708:	bne	187b8 <fputs@plt+0x76c8>
   1870c:	ldr	r1, [sp, #8]
   18710:	ldr	r0, [sp, #12]
   18714:	ldr	r3, [r4, #16]
   18718:	sub	r1, r1, fp
   1871c:	add	r1, r0, r1
   18720:	ldr	r0, [r4, #4]
   18724:	sub	r2, r2, r3
   18728:	cmp	r2, fp
   1872c:	movlt	r5, r2
   18730:	movge	r5, fp
   18734:	mov	r2, r5
   18738:	add	r0, r0, r3
   1873c:	bl	10f58 <memcpy@plt>
   18740:	ldr	r2, [r4, #8]
   18744:	sub	fp, fp, r5
   18748:	ldr	r3, [r4, #16]
   1874c:	add	r5, r5, r3
   18750:	cmp	r5, r2
   18754:	str	r5, [r4, #16]
   18758:	bne	187b0 <fputs@plt+0x76c0>
   1875c:	ldr	r3, [r4, #12]
   18760:	ldr	r1, [r4, #32]
   18764:	ldrd	r6, [r4, #24]
   18768:	sub	r2, r2, r3
   1876c:	mov	r0, r1
   18770:	ldr	ip, [r1]
   18774:	ldr	r1, [r4, #4]
   18778:	adds	r8, r6, r3
   1877c:	adc	r9, r7, r3, asr #31
   18780:	strd	r8, [sp]
   18784:	add	r1, r1, r3
   18788:	ldr	r5, [ip, #12]
   1878c:	blx	r5
   18790:	str	r0, [r4]
   18794:	ldr	r2, [r4, #8]
   18798:	str	sl, [r4, #12]
   1879c:	ldrd	r0, [r4, #24]
   187a0:	str	sl, [r4, #16]
   187a4:	adds	r6, r0, r2
   187a8:	adc	r7, r1, r2, asr #31
   187ac:	strd	r6, [r4, #24]
   187b0:	cmp	fp, #0
   187b4:	bgt	18700 <fputs@plt+0x7610>
   187b8:	add	sp, sp, #20
   187bc:	ldrd	r4, [sp]
   187c0:	ldrd	r6, [sp, #8]
   187c4:	ldrd	r8, [sp, #16]
   187c8:	ldrd	sl, [sp, #24]
   187cc:	add	sp, sp, #32
   187d0:	pop	{pc}		; (ldr pc, [sp], #4)
   187d4:	strd	r4, [sp, #-16]!
   187d8:	str	r6, [sp, #8]
   187dc:	subs	r6, r1, #0
   187e0:	str	lr, [sp, #12]
   187e4:	beq	18894 <fputs@plt+0x77a4>
   187e8:	ldr	r5, [pc, #172]	; 1889c <fputs@plt+0x77ac>
   187ec:	mov	r4, #0
   187f0:	add	r5, pc, r5
   187f4:	b	18800 <fputs@plt+0x7710>
   187f8:	cmp	r4, #27
   187fc:	beq	1885c <fputs@plt+0x776c>
   18800:	mov	r0, r6
   18804:	ldr	r1, [r5]
   18808:	add	r4, r4, #1
   1880c:	bl	110cc <strcmp@plt>
   18810:	cmp	r0, #0
   18814:	add	r5, r5, #12
   18818:	bne	187f8 <fputs@plt+0x7708>
   1881c:	ldr	r3, [pc, #124]	; 188a0 <fputs@plt+0x77b0>
   18820:	lsl	r2, r4, #1
   18824:	add	r1, r2, r4
   18828:	add	r3, pc, r3
   1882c:	add	r3, r3, r1, lsl #2
   18830:	ldr	r1, [r3, #4]
   18834:	cmp	r1, #0
   18838:	beq	1884c <fputs@plt+0x775c>
   1883c:	b	18874 <fputs@plt+0x7784>
   18840:	ldr	r2, [r3, #4]
   18844:	cmp	r2, #0
   18848:	bne	18870 <fputs@plt+0x7780>
   1884c:	add	r4, r4, #1
   18850:	add	r3, r3, #12
   18854:	cmp	r4, #28
   18858:	bne	18840 <fputs@plt+0x7750>
   1885c:	ldrd	r4, [sp]
   18860:	mov	r0, #0
   18864:	ldr	r6, [sp, #8]
   18868:	add	sp, sp, #12
   1886c:	pop	{pc}		; (ldr pc, [sp], #4)
   18870:	lsl	r2, r4, #1
   18874:	ldr	r3, [pc, #40]	; 188a4 <fputs@plt+0x77b4>
   18878:	add	r4, r2, r4
   1887c:	ldr	r6, [sp, #8]
   18880:	add	r3, pc, r3
   18884:	ldr	r0, [r3, r4, lsl #2]
   18888:	ldrd	r4, [sp]
   1888c:	add	sp, sp, #12
   18890:	pop	{pc}		; (ldr pc, [sp], #4)
   18894:	mov	r4, r6
   18898:	b	1881c <fputs@plt+0x772c>
   1889c:	ldrdeq	r6, [r9], -r8
   188a0:	andeq	r6, r9, r0, lsr #21
   188a4:	andeq	r6, r9, r8, asr #20
   188a8:	strd	r4, [sp, #-16]!
   188ac:	mov	r4, #0
   188b0:	ldr	r5, [pc, #108]	; 18924 <fputs@plt+0x7834>
   188b4:	str	r6, [sp, #8]
   188b8:	mov	r6, r1
   188bc:	str	lr, [sp, #12]
   188c0:	add	r5, pc, r5
   188c4:	b	188d4 <fputs@plt+0x77e4>
   188c8:	add	r4, r4, #1
   188cc:	cmp	r4, #28
   188d0:	beq	18910 <fputs@plt+0x7820>
   188d4:	mov	r0, r6
   188d8:	ldr	r1, [r5]
   188dc:	add	r5, r5, #12
   188e0:	bl	110cc <strcmp@plt>
   188e4:	cmp	r0, #0
   188e8:	bne	188c8 <fputs@plt+0x77d8>
   188ec:	ldr	r3, [pc, #52]	; 18928 <fputs@plt+0x7838>
   188f0:	add	r4, r4, r4, lsl #1
   188f4:	ldr	r6, [sp, #8]
   188f8:	add	r3, pc, r3
   188fc:	add	r4, r3, r4, lsl #2
   18900:	ldr	r0, [r4, #4]
   18904:	ldrd	r4, [sp]
   18908:	add	sp, sp, #12
   1890c:	pop	{pc}		; (ldr pc, [sp], #4)
   18910:	ldrd	r4, [sp]
   18914:	mov	r0, #0
   18918:	ldr	r6, [sp, #8]
   1891c:	add	sp, sp, #12
   18920:	pop	{pc}		; (ldr pc, [sp], #4)
   18924:	andeq	r6, r9, r8, lsl #20
   18928:	ldrdeq	r6, [r9], -r0
   1892c:	push	{r1, r2, r3}
   18930:	mov	r2, r0
   18934:	strd	r4, [sp, #-32]!	; 0xffffffe0
   18938:	strd	r6, [sp, #8]
   1893c:	ldr	r6, [pc, #336]	; 18a94 <fputs@plt+0x79a4>
   18940:	strd	r8, [sp, #16]
   18944:	mov	r8, #0
   18948:	str	sl, [sp, #24]
   1894c:	mov	r0, r8
   18950:	str	lr, [sp, #28]
   18954:	sub	sp, sp, #12
   18958:	ldr	r9, [pc, #312]	; 18a98 <fputs@plt+0x79a8>
   1895c:	add	r3, sp, #48	; 0x30
   18960:	add	r6, pc, r6
   18964:	mov	r7, r3
   18968:	ldr	lr, [pc, #300]	; 18a9c <fputs@plt+0x79ac>
   1896c:	add	r6, r6, #608	; 0x260
   18970:	str	r3, [sp, #4]
   18974:	ldr	r5, [sp, #44]	; 0x2c
   18978:	add	r9, pc, r9
   1897c:	add	lr, pc, lr
   18980:	add	r5, r5, #4
   18984:	ldrb	ip, [r5, #-4]
   18988:	ldrb	r4, [r5, #-3]
   1898c:	cmp	ip, #48	; 0x30
   18990:	sub	ip, ip, #49	; 0x31
   18994:	uxtb	ip, ip
   18998:	sub	r4, r4, #48	; 0x30
   1899c:	uxtb	r4, r4
   189a0:	beq	18a84 <fputs@plt+0x7994>
   189a4:	ldrb	sl, [r2]
   189a8:	add	r3, r9, sl
   189ac:	ldrb	r3, [r3, #64]	; 0x40
   189b0:	tst	r3, #4
   189b4:	beq	18a60 <fputs@plt+0x7970>
   189b8:	add	r1, r2, #1
   189bc:	mov	r3, #0
   189c0:	add	ip, r1, ip
   189c4:	b	189dc <fputs@plt+0x78ec>
   189c8:	ldrb	sl, [r2]
   189cc:	add	r2, lr, sl
   189d0:	ldrb	r2, [r2, #64]	; 0x40
   189d4:	tst	r2, #4
   189d8:	beq	18a60 <fputs@plt+0x7970>
   189dc:	add	r3, r3, r3, lsl #2
   189e0:	mov	r2, r1
   189e4:	add	r1, r1, #1
   189e8:	cmp	ip, r2
   189ec:	add	r3, sl, r3, lsl #1
   189f0:	sub	r3, r3, #48	; 0x30
   189f4:	bne	189c8 <fputs@plt+0x78d8>
   189f8:	cmp	r4, r3
   189fc:	bgt	18a60 <fputs@plt+0x7970>
   18a00:	ldrb	r1, [r5, #-2]
   18a04:	add	r1, r6, r1, lsl #1
   18a08:	ldrh	r1, [r1, #-194]	; 0xffffff3e
   18a0c:	cmp	r1, r3
   18a10:	blt	18a60 <fputs@plt+0x7970>
   18a14:	ldrb	r1, [r5, #-1]
   18a18:	cmp	r1, #0
   18a1c:	beq	18a48 <fputs@plt+0x7958>
   18a20:	ldrb	ip, [r2]
   18a24:	add	r5, r5, #4
   18a28:	cmp	ip, r1
   18a2c:	bne	18a60 <fputs@plt+0x7970>
   18a30:	ldr	r1, [r7], #4
   18a34:	add	r2, r2, #1
   18a38:	add	r0, r0, #1
   18a3c:	mov	r8, #1
   18a40:	str	r3, [r1]
   18a44:	b	18984 <fputs@plt+0x7894>
   18a48:	cmp	r8, #0
   18a4c:	add	r0, r0, #1
   18a50:	strne	r7, [sp, #4]
   18a54:	ldr	r2, [sp, #4]
   18a58:	ldr	r2, [r2]
   18a5c:	str	r3, [r2]
   18a60:	add	sp, sp, #12
   18a64:	ldrd	r4, [sp]
   18a68:	ldrd	r6, [sp, #8]
   18a6c:	ldrd	r8, [sp, #16]
   18a70:	ldr	sl, [sp, #24]
   18a74:	ldr	lr, [sp, #28]
   18a78:	add	sp, sp, #32
   18a7c:	add	sp, sp, #12
   18a80:	bx	lr
   18a84:	cmp	r4, #0
   18a88:	bne	18a60 <fputs@plt+0x7970>
   18a8c:	mov	r3, r4
   18a90:	b	18a14 <fputs@plt+0x7924>
   18a94:	andeq	sp, r7, r8, lsl #3
   18a98:	andeq	sp, r7, r0, ror r1
   18a9c:	andeq	sp, r7, ip, ror #2
   18aa0:	mov	r0, #30
   18aa4:	b	10e2c <sysconf@plt>
   18aa8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18aac:	mov	r5, r0
   18ab0:	strd	r6, [sp, #8]
   18ab4:	mov	r6, r2
   18ab8:	mov	r7, r3
   18abc:	str	r8, [sp, #16]
   18ac0:	ldr	r8, [pc, #76]	; 18b14 <fputs@plt+0x7a24>
   18ac4:	str	lr, [sp, #20]
   18ac8:	add	r8, pc, r8
   18acc:	b	18ae0 <fputs@plt+0x79f0>
   18ad0:	bl	110e4 <__errno_location@plt>
   18ad4:	ldr	r3, [r0]
   18ad8:	cmp	r3, #4
   18adc:	bne	18afc <fputs@plt+0x7a0c>
   18ae0:	mov	r2, r6
   18ae4:	mov	r3, r7
   18ae8:	ldr	r1, [r8, #76]	; 0x4c
   18aec:	mov	r0, r5
   18af0:	blx	r1
   18af4:	subs	r4, r0, #0
   18af8:	blt	18ad0 <fputs@plt+0x79e0>
   18afc:	mov	r0, r4
   18b00:	ldrd	r4, [sp]
   18b04:	ldrd	r6, [sp, #8]
   18b08:	ldr	r8, [sp, #16]
   18b0c:	add	sp, sp, #20
   18b10:	pop	{pc}		; (ldr pc, [sp], #4)
   18b14:	andeq	r6, r9, r0, lsl #16
   18b18:	str	r4, [sp, #-8]!
   18b1c:	str	lr, [sp, #4]
   18b20:	bl	110e4 <__errno_location@plt>
   18b24:	ldr	r4, [sp]
   18b28:	add	sp, sp, #4
   18b2c:	ldr	r0, [r0]
   18b30:	pop	{pc}		; (ldr pc, [sp], #4)
   18b34:	ldr	r3, [r0, #8]
   18b38:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18b3c:	str	r6, [sp, #8]
   18b40:	mov	r6, r1
   18b44:	strd	r8, [sp, #12]
   18b48:	str	lr, [sp, #20]
   18b4c:	sub	sp, sp, #32
   18b50:	ldrb	r2, [r3, #20]
   18b54:	cmp	r2, #1
   18b58:	movhi	r3, #1
   18b5c:	movhi	r0, #0
   18b60:	bls	18b80 <fputs@plt+0x7a90>
   18b64:	str	r3, [r6]
   18b68:	add	sp, sp, #32
   18b6c:	ldrd	r4, [sp]
   18b70:	ldr	r6, [sp, #8]
   18b74:	ldrd	r8, [sp, #12]
   18b78:	add	sp, sp, #20
   18b7c:	pop	{pc}		; (ldr pc, [sp], #4)
   18b80:	ldrb	r4, [r3, #21]
   18b84:	cmp	r4, #0
   18b88:	movne	r3, #0
   18b8c:	movne	r0, r3
   18b90:	bne	18b64 <fputs@plt+0x7a74>
   18b94:	mov	r5, r0
   18b98:	ldr	r0, [pc, #112]	; 18c10 <fputs@plt+0x7b20>
   18b9c:	mov	r8, #1
   18ba0:	mov	r9, #0
   18ba4:	mov	r3, #1
   18ba8:	mov	r2, sp
   18bac:	mov	r1, #12
   18bb0:	str	r3, [sp]
   18bb4:	strd	r8, [sp, #16]
   18bb8:	add	r0, pc, r0
   18bbc:	ldr	r3, [pc, #80]	; 18c14 <fputs@plt+0x7b24>
   18bc0:	ldr	r8, [r0, #272]	; 0x110
   18bc4:	ldr	r0, [r5, #12]
   18bc8:	add	r3, pc, r3
   18bcc:	ldr	r3, [r3, #88]	; 0x58
   18bd0:	add	r8, r8, #1
   18bd4:	asr	r9, r8, #31
   18bd8:	strd	r8, [sp, #8]
   18bdc:	blx	r3
   18be0:	cmp	r0, #0
   18be4:	beq	18c00 <fputs@plt+0x7b10>
   18be8:	bl	110e4 <__errno_location@plt>
   18bec:	ldr	r2, [r0]
   18bf0:	mov	r3, r4
   18bf4:	movw	r0, #3594	; 0xe0a
   18bf8:	str	r2, [r5, #20]
   18bfc:	b	18b64 <fputs@plt+0x7a74>
   18c00:	ldrsh	r3, [sp]
   18c04:	subs	r3, r3, #2
   18c08:	movne	r3, #1
   18c0c:	b	18b64 <fputs@plt+0x7a74>
   18c10:	andeq	r6, r9, r0, asr #11
   18c14:	andeq	r6, r9, r0, lsl #14
   18c18:	b	10f70 <open64@plt>
   18c1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18c20:	mov	r4, r0
   18c24:	strd	r6, [sp, #8]
   18c28:	mov	r7, r2
   18c2c:	strd	r8, [sp, #16]
   18c30:	mov	r9, r1
   18c34:	strd	sl, [sp, #24]
   18c38:	str	lr, [sp, #32]
   18c3c:	sub	sp, sp, #20
   18c40:	ldrd	r0, [r0, #48]	; 0x30
   18c44:	ldrd	sl, [sp, #56]	; 0x38
   18c48:	cmp	sl, r0
   18c4c:	sbcs	r3, fp, r1
   18c50:	bge	18ca4 <fputs@plt+0x7bb4>
   18c54:	adds	sl, sl, r2
   18c58:	ldr	r3, [r4, #72]	; 0x48
   18c5c:	adc	fp, fp, r2, asr #31
   18c60:	cmp	r0, sl
   18c64:	sbcs	ip, r1, fp
   18c68:	ldr	ip, [sp, #56]	; 0x38
   18c6c:	add	ip, r3, ip
   18c70:	bge	18d84 <fputs@plt+0x7c94>
   18c74:	ldr	r3, [sp, #56]	; 0x38
   18c78:	mov	r1, ip
   18c7c:	ldrd	sl, [sp, #56]	; 0x38
   18c80:	sub	r3, r0, r3
   18c84:	mov	r0, r9
   18c88:	sub	r7, r2, r3
   18c8c:	mov	r2, r3
   18c90:	adds	sl, sl, r3
   18c94:	add	r9, r9, r3
   18c98:	adc	fp, fp, r3, asr #31
   18c9c:	strd	sl, [sp, #56]	; 0x38
   18ca0:	bl	10f58 <memcpy@plt>
   18ca4:	ldr	sl, [pc, #300]	; 18dd8 <fputs@plt+0x7ce8>
   18ca8:	mov	r6, #0
   18cac:	mov	r5, r7
   18cb0:	mov	fp, r6
   18cb4:	mov	r8, r9
   18cb8:	add	sl, pc, sl
   18cbc:	str	fp, [sp]
   18cc0:	ldr	r0, [r4, #12]
   18cc4:	ldrd	r2, [sp, #56]	; 0x38
   18cc8:	bl	10fe8 <lseek64@plt>
   18ccc:	cmp	r0, #0
   18cd0:	mov	r2, r5
   18cd4:	sbcs	r3, r1, #0
   18cd8:	mov	r1, r8
   18cdc:	blt	18d50 <fputs@plt+0x7c60>
   18ce0:	ldr	r0, [r4, #12]
   18ce4:	ldr	r3, [sl, #100]	; 0x64
   18ce8:	blx	r3
   18cec:	cmp	r5, r0
   18cf0:	mov	r3, r0
   18cf4:	beq	18d98 <fputs@plt+0x7ca8>
   18cf8:	cmp	r0, #0
   18cfc:	blt	18d24 <fputs@plt+0x7c34>
   18d00:	beq	18dcc <fputs@plt+0x7cdc>
   18d04:	sub	r5, r5, r0
   18d08:	add	r6, r6, r0
   18d0c:	add	r8, r8, r0
   18d10:	ldrd	r0, [sp, #56]	; 0x38
   18d14:	adds	r0, r0, r3
   18d18:	adc	r1, r1, r3, asr #31
   18d1c:	strd	r0, [sp, #56]	; 0x38
   18d20:	b	18cbc <fputs@plt+0x7bcc>
   18d24:	str	r0, [sp, #12]
   18d28:	bl	110e4 <__errno_location@plt>
   18d2c:	ldr	r2, [r0]
   18d30:	cmp	r2, #4
   18d34:	beq	18cbc <fputs@plt+0x7bcc>
   18d38:	ldr	r3, [sp, #12]
   18d3c:	str	r2, [r4, #20]
   18d40:	cmp	r7, r3
   18d44:	bne	18d64 <fputs@plt+0x7c74>
   18d48:	mov	r0, #0
   18d4c:	b	18d68 <fputs@plt+0x7c78>
   18d50:	bl	110e4 <__errno_location@plt>
   18d54:	ldr	r3, [r0]
   18d58:	cmn	r7, #1
   18d5c:	str	r3, [r4, #20]
   18d60:	beq	18d48 <fputs@plt+0x7c58>
   18d64:	movw	r0, #266	; 0x10a
   18d68:	add	sp, sp, #20
   18d6c:	ldrd	r4, [sp]
   18d70:	ldrd	r6, [sp, #8]
   18d74:	ldrd	r8, [sp, #16]
   18d78:	ldrd	sl, [sp, #24]
   18d7c:	add	sp, sp, #32
   18d80:	pop	{pc}		; (ldr pc, [sp], #4)
   18d84:	mov	r1, ip
   18d88:	mov	r0, r9
   18d8c:	bl	10f58 <memcpy@plt>
   18d90:	mov	r0, #0
   18d94:	b	18d68 <fputs@plt+0x7c78>
   18d98:	add	r6, r6, r5
   18d9c:	cmp	r7, r6
   18da0:	beq	18d48 <fputs@plt+0x7c58>
   18da4:	cmp	r6, #0
   18da8:	blt	18d64 <fputs@plt+0x7c74>
   18dac:	mov	r3, #0
   18db0:	sub	r2, r7, r6
   18db4:	add	r0, r9, r6
   18db8:	mov	r1, r3
   18dbc:	str	r3, [r4, #20]
   18dc0:	bl	10ebc <memset@plt>
   18dc4:	movw	r0, #522	; 0x20a
   18dc8:	b	18d68 <fputs@plt+0x7c78>
   18dcc:	cmp	r7, r6
   18dd0:	bne	18dac <fputs@plt+0x7cbc>
   18dd4:	b	18d48 <fputs@plt+0x7c58>
   18dd8:	andeq	r6, r9, r0, lsl r6
   18ddc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18de0:	str	r6, [sp, #8]
   18de4:	mov	r6, r1
   18de8:	mov	r1, #0
   18dec:	strd	r8, [sp, #12]
   18df0:	str	lr, [sp, #20]
   18df4:	sub	sp, sp, #8
   18df8:	mov	r0, sp
   18dfc:	add	r5, pc, #84	; 0x54
   18e00:	ldrd	r4, [r5]
   18e04:	bl	10f1c <gettimeofday@plt>
   18e08:	ldr	ip, [sp]
   18e0c:	movw	r2, #19923	; 0x4dd3
   18e10:	movt	r2, #4194	; 0x1062
   18e14:	mov	r1, #1000	; 0x3e8
   18e18:	mov	r0, #0
   18e1c:	ldr	r3, [sp, #4]
   18e20:	smlal	r4, r5, r1, ip
   18e24:	smull	lr, r2, r2, r3
   18e28:	asr	r3, r3, #31
   18e2c:	rsb	r3, r3, r2, asr #6
   18e30:	adds	r4, r4, r3
   18e34:	adc	r5, r5, r3, asr #31
   18e38:	strd	r4, [r6]
   18e3c:	add	sp, sp, #8
   18e40:	ldrd	r4, [sp]
   18e44:	ldr	r6, [sp, #8]
   18e48:	ldrd	r8, [sp, #12]
   18e4c:	add	sp, sp, #20
   18e50:	pop	{pc}		; (ldr pc, [sp], #4)
   18e54:	nop	{0}
   18e58:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   18e5c:	andeq	fp, r0, r8, asr #31
   18e60:	strd	r4, [sp, #-20]!	; 0xffffffec
   18e64:	mov	r4, r1
   18e68:	mov	r1, #0
   18e6c:	strd	r6, [sp, #8]
   18e70:	str	lr, [sp, #16]
   18e74:	sub	sp, sp, #12
   18e78:	mov	r0, sp
   18e7c:	bl	10f1c <gettimeofday@plt>
   18e80:	add	r1, pc, #88	; 0x58
   18e84:	ldrd	r0, [r1]
   18e88:	movw	r2, #19923	; 0x4dd3
   18e8c:	movt	r2, #4194	; 0x1062
   18e90:	mov	ip, #1000	; 0x3e8
   18e94:	ldr	r3, [sp, #4]
   18e98:	ldr	lr, [sp]
   18e9c:	smull	r5, r2, r2, r3
   18ea0:	asr	r3, r3, #31
   18ea4:	smlal	r0, r1, ip, lr
   18ea8:	rsb	r3, r3, r2, asr #6
   18eac:	adds	r0, r0, r3
   18eb0:	adc	r1, r1, r3, asr #31
   18eb4:	bl	939e0 <fputs@plt+0x828f0>
   18eb8:	vmov	d7, r0, r1
   18ebc:	mov	r0, #0
   18ec0:	vldr	d6, [pc, #32]	; 18ee8 <fputs@plt+0x7df8>
   18ec4:	vdiv.f64	d7, d7, d6
   18ec8:	vstr	d7, [r4]
   18ecc:	add	sp, sp, #12
   18ed0:	ldrd	r4, [sp]
   18ed4:	ldrd	r6, [sp, #8]
   18ed8:	add	sp, sp, #16
   18edc:	pop	{pc}		; (ldr pc, [sp], #4)
   18ee0:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   18ee4:	andeq	fp, r0, r8, asr #31
   18ee8:	andeq	r0, r0, r0
   18eec:	orrsmi	r9, r4, r0, ror r9
   18ef0:	movw	r3, #16959	; 0x423f
   18ef4:	movt	r3, #15
   18ef8:	str	r4, [sp, #-8]!
   18efc:	add	r3, r1, r3
   18f00:	movw	r2, #56963	; 0xde83
   18f04:	movt	r2, #17179	; 0x431b
   18f08:	asr	r4, r3, #31
   18f0c:	str	lr, [sp, #4]
   18f10:	smull	r2, r3, r2, r3
   18f14:	rsb	r4, r4, r3, asr #18
   18f18:	mov	r0, r4
   18f1c:	bl	11024 <sleep@plt>
   18f20:	movw	r0, #16960	; 0x4240
   18f24:	movt	r0, #15
   18f28:	mul	r0, r0, r4
   18f2c:	ldr	r4, [sp]
   18f30:	add	sp, sp, #4
   18f34:	pop	{pc}		; (ldr pc, [sp], #4)
   18f38:	cmp	r3, r1
   18f3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18f40:	mov	r4, r2
   18f44:	strd	r6, [sp, #8]
   18f48:	movge	r7, r1
   18f4c:	movlt	r7, r3
   18f50:	mov	r5, r1
   18f54:	mov	r2, r7
   18f58:	str	r8, [sp, #16]
   18f5c:	mov	r8, r0
   18f60:	mov	r0, r4
   18f64:	ldr	r1, [sp, #24]
   18f68:	mov	r6, r3
   18f6c:	str	lr, [sp, #20]
   18f70:	bl	10e20 <memcmp@plt>
   18f74:	cmp	r0, #0
   18f78:	bne	19004 <fputs@plt+0x7f14>
   18f7c:	cmp	r8, #0
   18f80:	beq	1901c <fputs@plt+0x7f2c>
   18f84:	sub	r1, r5, r7
   18f88:	cmp	r1, #0
   18f8c:	ble	19024 <fputs@plt+0x7f34>
   18f90:	sub	r2, r7, #1
   18f94:	add	r2, r2, r1
   18f98:	ldrb	r3, [r4, r2]
   18f9c:	add	r2, r4, r2
   18fa0:	cmp	r3, #32
   18fa4:	beq	18fb8 <fputs@plt+0x7ec8>
   18fa8:	b	1901c <fputs@plt+0x7f2c>
   18fac:	ldrb	r3, [r2, #-1]!
   18fb0:	cmp	r3, #32
   18fb4:	bne	1901c <fputs@plt+0x7f2c>
   18fb8:	subs	r1, r1, #1
   18fbc:	bne	18fac <fputs@plt+0x7ebc>
   18fc0:	sub	r0, r6, r7
   18fc4:	cmp	r0, #0
   18fc8:	ble	19018 <fputs@plt+0x7f28>
   18fcc:	ldr	r3, [sp, #24]
   18fd0:	sub	r2, r7, #1
   18fd4:	add	r2, r2, r0
   18fd8:	ldr	r1, [sp, #24]
   18fdc:	ldrb	r3, [r3, r2]
   18fe0:	add	r2, r1, r2
   18fe4:	cmp	r3, #32
   18fe8:	beq	18ffc <fputs@plt+0x7f0c>
   18fec:	b	1901c <fputs@plt+0x7f2c>
   18ff0:	ldrb	r3, [r2, #-1]!
   18ff4:	cmp	r3, #32
   18ff8:	bne	1901c <fputs@plt+0x7f2c>
   18ffc:	subs	r0, r0, #1
   19000:	bne	18ff0 <fputs@plt+0x7f00>
   19004:	ldrd	r4, [sp]
   19008:	ldrd	r6, [sp, #8]
   1900c:	ldr	r8, [sp, #16]
   19010:	add	sp, sp, #20
   19014:	pop	{pc}		; (ldr pc, [sp], #4)
   19018:	beq	19004 <fputs@plt+0x7f14>
   1901c:	sub	r0, r5, r6
   19020:	b	19004 <fputs@plt+0x7f14>
   19024:	beq	18fc0 <fputs@plt+0x7ed0>
   19028:	b	1901c <fputs@plt+0x7f2c>
   1902c:	ldrh	r3, [r0, #34]	; 0x22
   19030:	cmp	r3, #0
   19034:	bxne	lr
   19038:	str	r4, [sp, #-8]!
   1903c:	add	r2, r0, #16
   19040:	str	lr, [sp, #4]
   19044:	ldrb	r1, [r0, #64]	; 0x40
   19048:	ldrsb	r3, [r0, #68]	; 0x44
   1904c:	orr	r1, r1, #2
   19050:	add	ip, r3, #30
   19054:	strb	r1, [r0, #64]	; 0x40
   19058:	add	r1, r0, r3, lsl #1
   1905c:	ldr	r3, [r0, ip, lsl #2]
   19060:	ldrh	r1, [r1, #80]	; 0x50
   19064:	ldr	lr, [r3, #64]	; 0x40
   19068:	mov	r0, r3
   1906c:	lsl	r1, r1, #1
   19070:	ldrh	ip, [r3, #20]
   19074:	ldr	r4, [r3, #80]	; 0x50
   19078:	ldrh	lr, [lr, r1]
   1907c:	ldr	r1, [r3, #56]	; 0x38
   19080:	rev16	r3, lr
   19084:	ldr	lr, [sp, #4]
   19088:	and	r3, r3, ip
   1908c:	add	r1, r1, r3
   19090:	mov	r3, r4
   19094:	ldr	r4, [sp]
   19098:	add	sp, sp, #8
   1909c:	bx	r3
   190a0:	mov	r3, #0
   190a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   190a8:	mov	r5, r1
   190ac:	strd	r6, [sp, #8]
   190b0:	mov	r4, r0
   190b4:	strd	r8, [sp, #16]
   190b8:	mov	r9, r2
   190bc:	strd	sl, [sp, #24]
   190c0:	str	lr, [sp, #32]
   190c4:	sub	sp, sp, #28
   190c8:	strb	r3, [r1]
   190cc:	add	r1, sp, #8
   190d0:	ldr	r3, [r0]
   190d4:	ldr	r3, [r3, #24]
   190d8:	blx	r3
   190dc:	subs	r8, r0, #0
   190e0:	bne	19128 <fputs@plt+0x8038>
   190e4:	ldrd	r0, [sp, #8]
   190e8:	cmp	r0, #16
   190ec:	sbcs	r3, r1, #0
   190f0:	blt	19128 <fputs@plt+0x8038>
   190f4:	ldr	ip, [r4]
   190f8:	subs	r2, r0, #16
   190fc:	add	sl, sp, #16
   19100:	sbc	r3, r1, #0
   19104:	mov	r0, r4
   19108:	mov	r1, sl
   1910c:	strd	r2, [sp]
   19110:	mov	r2, #4
   19114:	ldr	r3, [ip, #8]
   19118:	blx	r3
   1911c:	cmp	r0, #0
   19120:	beq	19148 <fputs@plt+0x8058>
   19124:	mov	r8, r0
   19128:	mov	r0, r8
   1912c:	add	sp, sp, #28
   19130:	ldrd	r4, [sp]
   19134:	ldrd	r6, [sp, #8]
   19138:	ldrd	r8, [sp, #16]
   1913c:	ldrd	sl, [sp, #24]
   19140:	add	sp, sp, #32
   19144:	pop	{pc}		; (ldr pc, [sp], #4)
   19148:	ldr	fp, [sp, #16]
   1914c:	rev	fp, fp
   19150:	cmp	fp, #0
   19154:	cmpne	r9, fp
   19158:	bls	19128 <fputs@plt+0x8038>
   1915c:	ldr	r3, [sp, #8]
   19160:	mov	r2, #4
   19164:	mov	r1, sl
   19168:	mov	r0, r4
   1916c:	ldr	ip, [sp, #12]
   19170:	ldr	lr, [r4]
   19174:	subs	r3, r3, #12
   19178:	sbc	ip, ip, #0
   1917c:	stm	sp, {r3, ip}
   19180:	ldr	r3, [lr, #8]
   19184:	blx	r3
   19188:	cmp	r0, #0
   1918c:	bne	19124 <fputs@plt+0x8034>
   19190:	ldr	r3, [sp, #8]
   19194:	mov	r2, #8
   19198:	mov	r1, sl
   1919c:	mov	r0, r4
   191a0:	ldr	lr, [sp, #12]
   191a4:	ldr	ip, [r4]
   191a8:	subs	r3, r3, #8
   191ac:	ldr	r9, [sp, #16]
   191b0:	sbc	lr, lr, #0
   191b4:	stm	sp, {r3, lr}
   191b8:	ldr	r3, [ip, #8]
   191bc:	blx	r3
   191c0:	cmp	r0, #0
   191c4:	bne	19124 <fputs@plt+0x8034>
   191c8:	ldr	r3, [pc, #156]	; 1926c <fputs@plt+0x817c>
   191cc:	ldr	r1, [sl]
   191d0:	add	r3, pc, r3
   191d4:	ldr	r2, [r3, #620]	; 0x26c
   191d8:	add	r3, r3, #620	; 0x26c
   191dc:	cmp	r1, r2
   191e0:	bne	19128 <fputs@plt+0x8038>
   191e4:	ldr	r3, [r3, #4]
   191e8:	ldr	r2, [sl, #4]
   191ec:	cmp	r2, r3
   191f0:	bne	19128 <fputs@plt+0x8038>
   191f4:	ldr	r3, [sp, #8]
   191f8:	mov	r0, r4
   191fc:	mov	r2, fp
   19200:	ldr	r1, [sp, #12]
   19204:	ldr	ip, [r4]
   19208:	subs	r3, r3, #16
   1920c:	mov	r6, r3
   19210:	sbc	r3, r1, #0
   19214:	subs	r6, r6, fp
   19218:	sbc	r7, r3, #0
   1921c:	mov	r1, r5
   19220:	strd	r6, [sp]
   19224:	ldr	r3, [ip, #8]
   19228:	blx	r3
   1922c:	subs	r8, r0, #0
   19230:	bne	19128 <fputs@plt+0x8038>
   19234:	rev	r1, r9
   19238:	sub	r2, r5, #1
   1923c:	ldrb	r0, [r2, #1]
   19240:	add	r3, r2, #2
   19244:	add	r2, r2, #1
   19248:	sub	r3, r3, r5
   1924c:	cmp	fp, r3
   19250:	sub	r1, r1, r0
   19254:	bhi	1923c <fputs@plt+0x814c>
   19258:	cmp	r1, #0
   1925c:	mov	r3, #0
   19260:	addeq	r5, r5, fp
   19264:	strb	r3, [r5]
   19268:	b	19128 <fputs@plt+0x8038>
   1926c:	andeq	ip, r7, r8, lsl r9
   19270:	sub	r0, r0, #8
   19274:	b	10eec <free@plt>
   19278:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1927c:	mov	r4, r0
   19280:	strd	r6, [sp, #8]
   19284:	strd	r8, [sp, #16]
   19288:	strd	sl, [sp, #24]
   1928c:	str	lr, [sp, #32]
   19290:	sub	sp, sp, #12
   19294:	ldrb	r3, [r0, #40]	; 0x28
   19298:	cmp	r3, #0
   1929c:	beq	19340 <fputs@plt+0x8250>
   192a0:	ldr	r2, [r0, #8]
   192a4:	ldr	lr, [r0, #12]
   192a8:	ldr	ip, [r0, #16]
   192ac:	add	r5, r2, #4672	; 0x1240
   192b0:	cmp	lr, #2
   192b4:	ble	19408 <fputs@plt+0x8318>
   192b8:	add	r5, r5, #44	; 0x2c
   192bc:	movw	r3, #36525	; 0x8ead
   192c0:	vldr	d5, [pc, #440]	; 19480 <fputs@plt+0x8390>
   192c4:	movw	r1, #43857	; 0xab51
   192c8:	movt	r1, #4
   192cc:	mul	r3, r3, r5
   192d0:	movw	r0, #34079	; 0x851f
   192d4:	movt	r0, #20971	; 0x51eb
   192d8:	mla	r1, lr, r1, r1
   192dc:	movw	r5, #5977	; 0x1759
   192e0:	movt	r5, #53687	; 0xd1b7
   192e4:	vldr	d6, [pc, #412]	; 19488 <fputs@plt+0x8398>
   192e8:	smull	lr, r8, r0, r3
   192ec:	smull	lr, r0, r0, r2
   192f0:	asr	r3, r3, #31
   192f4:	asr	lr, r2, #31
   192f8:	umull	r2, r1, r5, r1
   192fc:	rsb	r3, r3, r8, asr #5
   19300:	rsb	r2, lr, r0, asr #5
   19304:	add	r3, r3, r1, lsr #13
   19308:	rsb	lr, lr, r0, asr #7
   1930c:	rsb	r2, r2, #2
   19310:	add	r3, r3, ip
   19314:	add	r2, r2, lr
   19318:	add	r3, r3, r2
   1931c:	vmov	s14, r3
   19320:	vcvt.f64.s32	d7, s14
   19324:	vsub.f64	d7, d7, d5
   19328:	vmul.f64	d7, d7, d6
   1932c:	vmov	r0, r1, d7
   19330:	bl	93b60 <fputs@plt+0x82a70>
   19334:	mov	r5, r0
   19338:	mov	sl, r1
   1933c:	b	1934c <fputs@plt+0x825c>
   19340:	mov	r5, #52736	; 0xce00
   19344:	movt	r5, #43298	; 0xa922
   19348:	movw	sl, #49316	; 0xc0a4
   1934c:	ldrb	r3, [r4, #41]	; 0x29
   19350:	mov	r2, #1
   19354:	stm	r4, {r5, sl}
   19358:	strb	r2, [r4, #42]	; 0x2a
   1935c:	cmp	r3, #0
   19360:	beq	193ec <fputs@plt+0x82fc>
   19364:	vldr	d7, [pc, #292]	; 19490 <fputs@plt+0x83a0>
   19368:	movw	fp, #60000	; 0xea60
   1936c:	movw	r2, #61056	; 0xee80
   19370:	movt	r2, #54	; 0x36
   19374:	ldr	r8, [r4, #20]
   19378:	vldr	d6, [r4, #32]
   1937c:	ldr	r3, [r4, #24]
   19380:	vmul.f64	d7, d6, d7
   19384:	mul	r3, fp, r3
   19388:	mla	r8, r2, r8, r3
   1938c:	vmov	r0, r1, d7
   19390:	asr	r9, r8, #31
   19394:	bl	93b60 <fputs@plt+0x82a70>
   19398:	adds	r0, r8, r0
   1939c:	ldrb	r3, [r4, #43]	; 0x2b
   193a0:	adc	r1, r9, r1
   193a4:	adds	r2, r0, r5
   193a8:	str	r2, [sp]
   193ac:	adc	r2, r1, sl
   193b0:	str	r2, [sp, #4]
   193b4:	cmp	r3, #0
   193b8:	ldrd	r0, [sp]
   193bc:	strd	r0, [r4]
   193c0:	beq	193ec <fputs@plt+0x82fc>
   193c4:	ldr	r2, [r4, #28]
   193c8:	mov	r3, #0
   193cc:	strh	r3, [r4, #40]	; 0x28
   193d0:	strb	r3, [r4, #43]	; 0x2b
   193d4:	mul	fp, fp, r2
   193d8:	subs	r0, r0, fp
   193dc:	sbc	r1, r1, fp, asr #31
   193e0:	mov	r6, r0
   193e4:	mov	r7, r1
   193e8:	strd	r6, [r4]
   193ec:	add	sp, sp, #12
   193f0:	ldrd	r4, [sp]
   193f4:	ldrd	r6, [sp, #8]
   193f8:	ldrd	r8, [sp, #16]
   193fc:	ldrd	sl, [sp, #24]
   19400:	add	sp, sp, #32
   19404:	pop	{pc}		; (ldr pc, [sp], #4)
   19408:	add	r1, lr, #13
   1940c:	add	r5, r5, #43	; 0x2b
   19410:	vldr	d5, [pc, #104]	; 19480 <fputs@plt+0x8390>
   19414:	movw	lr, #43857	; 0xab51
   19418:	movt	lr, #4
   1941c:	movw	r3, #36525	; 0x8ead
   19420:	sub	r2, r2, #1
   19424:	vldr	d6, [pc, #92]	; 19488 <fputs@plt+0x8398>
   19428:	mul	r1, lr, r1
   1942c:	movw	r0, #34079	; 0x851f
   19430:	movt	r0, #20971	; 0x51eb
   19434:	mul	r3, r3, r5
   19438:	movw	r5, #35757	; 0x8bad
   1943c:	movt	r5, #26843	; 0x68db
   19440:	asr	lr, r2, #31
   19444:	smull	r6, r5, r5, r1
   19448:	smull	r6, r2, r0, r2
   1944c:	smull	r6, r0, r0, r3
   19450:	asr	r1, r1, #31
   19454:	asr	r3, r3, #31
   19458:	rsb	r1, r1, r5, asr #12
   1945c:	rsb	r3, r3, r0, asr #5
   19460:	rsb	r0, lr, r2, asr #5
   19464:	rsb	r2, lr, r2, asr #7
   19468:	add	r3, r3, r1
   1946c:	rsb	r1, r0, #2
   19470:	add	r3, r3, ip
   19474:	add	ip, r1, r2
   19478:	add	r3, r3, ip
   1947c:	b	1931c <fputs@plt+0x822c>
   19480:	andeq	r0, r0, r0
   19484:	addsmi	sp, r7, r0, lsl #4
   19488:	andeq	r0, r0, r0
   1948c:	orrsmi	r9, r4, r0, ror r9
   19490:	andeq	r0, r0, r0
   19494:	addmi	r4, pc, r0
   19498:	str	r4, [sp, #-8]!
   1949c:	mov	r4, r0
   194a0:	str	lr, [sp, #4]
   194a4:	ldrb	r3, [r0, #42]	; 0x2a
   194a8:	cmp	r3, #0
   194ac:	bne	194d4 <fputs@plt+0x83e4>
   194b0:	mov	r3, #1
   194b4:	mov	r2, #2000	; 0x7d0
   194b8:	strd	r2, [r0, #8]
   194bc:	str	r3, [r0, #16]
   194c0:	mov	r3, #1
   194c4:	strb	r3, [r4, #40]	; 0x28
   194c8:	ldr	r4, [sp]
   194cc:	add	sp, sp, #4
   194d0:	pop	{pc}		; (ldr pc, [sp], #4)
   194d4:	ldr	ip, [r4]
   194d8:	mov	r0, #11776	; 0x2e00
   194dc:	movt	r0, #659	; 0x293
   194e0:	mov	lr, #0
   194e4:	ldr	r1, [r4, #4]
   194e8:	add	r3, pc, #232	; 0xe8
   194ec:	ldrd	r2, [r3]
   194f0:	adds	r0, r0, ip
   194f4:	adc	r1, lr, r1
   194f8:	bl	93a40 <fputs@plt+0x82950>
   194fc:	vmov	s13, r0
   19500:	add	r2, r0, #1
   19504:	movw	r1, #36525	; 0x8ead
   19508:	vldr	d7, [pc, #208]	; 195e0 <fputs@plt+0x84f0>
   1950c:	movw	ip, #34079	; 0x851f
   19510:	movt	ip, #20971	; 0x51eb
   19514:	vldr	d5, [pc, #204]	; 195e8 <fputs@plt+0x84f8>
   19518:	vldr	d2, [pc, #208]	; 195f0 <fputs@plt+0x8500>
   1951c:	vldr	d3, [pc, #212]	; 195f8 <fputs@plt+0x8508>
   19520:	vcvt.f64.s32	d6, s13
   19524:	vldr	d4, [pc, #212]	; 19600 <fputs@plt+0x8510>
   19528:	vsub.f64	d6, d6, d7
   1952c:	vdiv.f64	d7, d6, d5
   19530:	vcvt.s32.f64	s15, d7
   19534:	vmov	r3, s15
   19538:	add	r0, r3, #3
   1953c:	cmp	r3, #0
   19540:	add	r2, r2, r3
   19544:	movlt	r3, r0
   19548:	sub	r3, r2, r3, asr #2
   1954c:	add	r3, r3, #1520	; 0x5f0
   19550:	add	r3, r3, #4
   19554:	vmov	s15, r3
   19558:	vcvt.f64.s32	d5, s15
   1955c:	vsub.f64	d5, d5, d2
   19560:	vdiv.f64	d7, d5, d3
   19564:	vcvt.s32.f64	s15, d7
   19568:	vmov	r2, s15
   1956c:	ubfx	r0, r2, #0, #15
   19570:	mul	r1, r1, r0
   19574:	umull	r0, r1, ip, r1
   19578:	sub	r3, r3, r1, lsr #5
   1957c:	vmov	s15, r3
   19580:	vcvt.f64.s32	d6, s15
   19584:	vdiv.f64	d7, d6, d4
   19588:	vcvt.s32.f64	s14, d7
   1958c:	vcvt.f64.s32	d6, s14
   19590:	vmov	r1, s14
   19594:	vmul.f64	d6, d6, d4
   19598:	cmp	r1, #13
   1959c:	vcvt.s32.f64	s12, d6
   195a0:	vmov	r1, s12
   195a4:	sub	r3, r3, r1
   195a8:	str	r3, [r4, #16]
   195ac:	vmov	r3, s14
   195b0:	suble	r3, r3, #1
   195b4:	subgt	r3, r3, #13
   195b8:	cmp	r3, #2
   195bc:	str	r3, [r4, #12]
   195c0:	sub	r3, r2, #4672	; 0x1240
   195c4:	subgt	r3, r3, #44	; 0x2c
   195c8:	suble	r3, r3, #43	; 0x2b
   195cc:	str	r3, [r4, #8]
   195d0:	b	194c0 <fputs@plt+0x83d0>
   195d4:	nop	{0}
   195d8:	streq	r5, [r6, #-3072]!	; 0xfffff400
   195dc:	andeq	r0, r0, r0
   195e0:	andmi	r0, r0, r0
   195e4:	teqmi	ip, r0	; <illegal shifter operand>
   195e8:	andeq	r0, r0, r0
   195ec:	rscmi	sp, r1, r8, lsl #11
   195f0:	strbtvs	r6, [r6], -r6, ror #12
   195f4:	subsmi	r8, lr, r6, ror #12
   195f8:	andeq	r0, r0, r0
   195fc:	rsbsmi	sp, r6, r0, lsl #8
   19600:	ldrbcs	r5, [r2, -r1, ror #8]
   19604:	eorsmi	r9, lr, r0, lsr #19
   19608:	str	r4, [sp, #-8]!
   1960c:	mov	r4, r0
   19610:	str	lr, [sp, #4]
   19614:	ldrb	r3, [r0, #42]	; 0x2a
   19618:	cmp	r3, #0
   1961c:	bne	19624 <fputs@plt+0x8534>
   19620:	bl	19278 <fputs@plt+0x8188>
   19624:	ldr	ip, [r4]
   19628:	mov	r0, #11776	; 0x2e00
   1962c:	movt	r0, #659	; 0x293
   19630:	mov	lr, #0
   19634:	ldr	r1, [r4, #4]
   19638:	add	r3, pc, #152	; 0x98
   1963c:	ldrd	r2, [r3]
   19640:	adds	r0, r0, ip
   19644:	adc	r1, lr, r1
   19648:	bl	93a40 <fputs@plt+0x82950>
   1964c:	vmov	s15, r2
   19650:	mov	r3, #1
   19654:	movw	r0, #46021	; 0xb3c5
   19658:	movt	r0, #37282	; 0x91a2
   1965c:	vldr	d6, [pc, #124]	; 196e0 <fputs@plt+0x85f0>
   19660:	movw	r2, #61936	; 0xf1f0
   19664:	movt	r2, #65535	; 0xffff
   19668:	strb	r3, [r4, #41]	; 0x29
   1966c:	movw	r1, #34953	; 0x8889
   19670:	movt	r1, #34952	; 0x8888
   19674:	vcvt.f64.s32	d5, s15
   19678:	vdiv.f64	d7, d5, d6
   1967c:	vcvt.s32.f64	s13, d7
   19680:	vmov	r3, s13
   19684:	vcvt.f64.s32	d6, s13
   19688:	vsub.f64	d6, d7, d6
   1968c:	smull	ip, r0, r0, r3
   19690:	asr	ip, r3, #31
   19694:	add	r0, r0, r3
   19698:	rsb	r0, ip, r0, asr #11
   1969c:	mla	r3, r2, r0, r3
   196a0:	smull	r2, r1, r1, r3
   196a4:	asr	r2, r3, #31
   196a8:	add	r1, r1, r3
   196ac:	rsb	r1, r2, r1, asr #5
   196b0:	sub	r2, r1, r1, lsl #4
   196b4:	strd	r0, [r4, #20]
   196b8:	add	r3, r3, r2, lsl #2
   196bc:	vmov	s14, r3
   196c0:	vcvt.f64.s32	d7, s14
   196c4:	vadd.f64	d7, d7, d6
   196c8:	vstr	d7, [r4, #32]
   196cc:	ldr	r4, [sp]
   196d0:	add	sp, sp, #4
   196d4:	pop	{pc}		; (ldr pc, [sp], #4)
   196d8:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   196e4:	addmi	r4, pc, r0
   196e8:	str	r4, [sp, #-8]!
   196ec:	mov	r4, r0
   196f0:	str	lr, [sp, #4]
   196f4:	ldrb	r3, [r0, #40]	; 0x28
   196f8:	cmp	r3, #0
   196fc:	bne	19704 <fputs@plt+0x8614>
   19700:	bl	19498 <fputs@plt+0x83a8>
   19704:	ldrb	r3, [r4, #41]	; 0x29
   19708:	cmp	r3, #0
   1970c:	bne	19724 <fputs@plt+0x8634>
   19710:	mov	r0, r4
   19714:	ldr	r4, [sp]
   19718:	ldr	lr, [sp, #4]
   1971c:	add	sp, sp, #8
   19720:	b	19608 <fputs@plt+0x8518>
   19724:	ldr	r4, [sp]
   19728:	add	sp, sp, #4
   1972c:	pop	{pc}		; (ldr pc, [sp], #4)
   19730:	ldr	r2, [r0]
   19734:	mov	r3, r0
   19738:	strd	r4, [sp, #-12]!
   1973c:	mov	r5, r1
   19740:	str	lr, [sp, #8]
   19744:	sub	sp, sp, #12
   19748:	cmp	r2, #1
   1974c:	ble	19768 <fputs@plt+0x8678>
   19750:	ldr	r2, [r0, #72]	; 0x48
   19754:	cmp	r2, #0
   19758:	beq	19768 <fputs@plt+0x8678>
   1975c:	blx	r2
   19760:	mov	r4, r0
   19764:	b	19794 <fputs@plt+0x86a4>
   19768:	mov	r0, r3
   1976c:	mov	r1, sp
   19770:	ldr	r3, [r3, #64]	; 0x40
   19774:	blx	r3
   19778:	vldr	d7, [pc, #40]	; 197a8 <fputs@plt+0x86b8>
   1977c:	mov	r4, r0
   19780:	vldr	d6, [sp]
   19784:	vmul.f64	d7, d6, d7
   19788:	vmov	r0, r1, d7
   1978c:	bl	93b60 <fputs@plt+0x82a70>
   19790:	strd	r0, [r5]
   19794:	mov	r0, r4
   19798:	add	sp, sp, #12
   1979c:	ldrd	r4, [sp]
   197a0:	add	sp, sp, #8
   197a4:	pop	{pc}		; (ldr pc, [sp], #4)
   197a8:	andeq	r0, r0, r0
   197ac:	orrsmi	r9, r4, r0, ror r9
   197b0:	cmp	r0, #0
   197b4:	bxeq	lr
   197b8:	ldr	r3, [pc, #200]	; 19888 <fputs@plt+0x8798>
   197bc:	add	r3, pc, r3
   197c0:	ldr	r3, [r3, #192]	; 0xc0
   197c4:	cmp	r3, r0
   197c8:	bhi	19804 <fputs@plt+0x8714>
   197cc:	ldr	r3, [pc, #184]	; 1988c <fputs@plt+0x879c>
   197d0:	add	r3, pc, r3
   197d4:	ldr	r2, [r3, #232]	; 0xe8
   197d8:	cmp	r2, r0
   197dc:	bls	19804 <fputs@plt+0x8714>
   197e0:	ldr	ip, [r3, #236]	; 0xec
   197e4:	ldr	r1, [r3, #240]	; 0xf0
   197e8:	ldr	r2, [r3, #260]	; 0x104
   197ec:	str	ip, [r0]
   197f0:	add	r1, r1, #1
   197f4:	sub	r2, r2, #1
   197f8:	strd	r0, [r3, #236]	; 0xec
   197fc:	str	r2, [r3, #260]	; 0x104
   19800:	bx	lr
   19804:	strd	r4, [sp, #-16]!
   19808:	ldr	r5, [pc, #128]	; 19890 <fputs@plt+0x87a0>
   1980c:	add	r5, pc, r5
   19810:	ldr	r3, [r5]
   19814:	str	r6, [sp, #8]
   19818:	str	lr, [sp, #12]
   1981c:	cmp	r3, #0
   19820:	bne	1983c <fputs@plt+0x874c>
   19824:	ldr	r3, [r5, #44]	; 0x2c
   19828:	ldrd	r4, [sp]
   1982c:	ldr	r6, [sp, #8]
   19830:	ldr	lr, [sp, #12]
   19834:	add	sp, sp, #16
   19838:	bx	r3
   1983c:	ldr	r3, [r5, #52]	; 0x34
   19840:	mov	r4, r0
   19844:	blx	r3
   19848:	ldr	r3, [pc, #68]	; 19894 <fputs@plt+0x87a4>
   1984c:	mov	lr, r0
   19850:	mov	r0, r4
   19854:	ldr	r4, [r5, #44]	; 0x2c
   19858:	add	r3, pc, r3
   1985c:	ldr	r1, [r3, #248]	; 0xf8
   19860:	ldr	ip, [r3, #264]	; 0x108
   19864:	ldr	r2, [r3, #284]	; 0x11c
   19868:	sub	r1, r1, lr
   1986c:	sub	ip, ip, lr
   19870:	str	r1, [r3, #248]	; 0xf8
   19874:	sub	r2, r2, #1
   19878:	str	ip, [r3, #264]	; 0x108
   1987c:	str	r2, [r3, #284]	; 0x11c
   19880:	mov	r3, r4
   19884:	b	19828 <fputs@plt+0x8738>
   19888:			; <UNDEFINED> instruction: 0x000959bc
   1988c:	andeq	sl, r9, r8, ror r0
   19890:	andeq	r5, r9, ip, ror #18
   19894:	strdeq	r9, [r9], -r0
   19898:	subs	r3, r0, #0
   1989c:	bxeq	lr
   198a0:	strd	r4, [sp, #-16]!
   198a4:	ldr	r4, [pc, #104]	; 19914 <fputs@plt+0x8824>
   198a8:	add	r4, pc, r4
   198ac:	ldr	r2, [r4]
   198b0:	str	r6, [sp, #8]
   198b4:	str	lr, [sp, #12]
   198b8:	cmp	r2, #0
   198bc:	bne	198d8 <fputs@plt+0x87e8>
   198c0:	ldr	r3, [r4, #44]	; 0x2c
   198c4:	ldrd	r4, [sp]
   198c8:	ldr	r6, [sp, #8]
   198cc:	ldr	lr, [sp, #12]
   198d0:	add	sp, sp, #16
   198d4:	bx	r3
   198d8:	mov	r5, r3
   198dc:	ldr	r3, [r4, #52]	; 0x34
   198e0:	blx	r3
   198e4:	ldr	r3, [pc, #44]	; 19918 <fputs@plt+0x8828>
   198e8:	ldr	lr, [r4, #44]	; 0x2c
   198ec:	add	r3, pc, r3
   198f0:	ldr	r1, [r3, #248]	; 0xf8
   198f4:	ldr	r2, [r3, #284]	; 0x11c
   198f8:	sub	r1, r1, r0
   198fc:	mov	r0, r5
   19900:	sub	r2, r2, #1
   19904:	str	r1, [r3, #248]	; 0xf8
   19908:	str	r2, [r3, #284]	; 0x11c
   1990c:	mov	r3, lr
   19910:	b	198c4 <fputs@plt+0x87d4>
   19914:	ldrdeq	r5, [r9], -r0
   19918:	andeq	r9, r9, ip, asr pc
   1991c:	ldr	r3, [r0]
   19920:	strd	r4, [sp, #-16]!
   19924:	mov	r5, r0
   19928:	str	r6, [sp, #8]
   1992c:	str	lr, [sp, #12]
   19930:	cmp	r3, #0
   19934:	moveq	r4, r3
   19938:	beq	19950 <fputs@plt+0x8860>
   1993c:	ldr	r3, [r3, #4]
   19940:	blx	r3
   19944:	mov	r4, r0
   19948:	mov	r3, #0
   1994c:	str	r3, [r5]
   19950:	mov	r0, r5
   19954:	bl	19898 <fputs@plt+0x87a8>
   19958:	mov	r0, r4
   1995c:	ldrd	r4, [sp]
   19960:	ldr	r6, [sp, #8]
   19964:	add	sp, sp, #12
   19968:	pop	{pc}		; (ldr pc, [sp], #4)
   1996c:	strd	r4, [sp, #-16]!
   19970:	mov	r5, #0
   19974:	ldr	r4, [r0, #8]
   19978:	str	r6, [sp, #8]
   1997c:	mov	r6, r0
   19980:	str	lr, [sp, #12]
   19984:	str	r5, [r0, #8]
   19988:	ldr	r0, [r0, #12]
   1998c:	bl	19898 <fputs@plt+0x87a8>
   19990:	cmp	r4, r5
   19994:	str	r5, [r6]
   19998:	str	r5, [r6, #12]
   1999c:	beq	199b4 <fputs@plt+0x88c4>
   199a0:	ldr	r5, [r4]
   199a4:	mov	r0, r4
   199a8:	bl	19898 <fputs@plt+0x87a8>
   199ac:	subs	r4, r5, #0
   199b0:	bne	199a0 <fputs@plt+0x88b0>
   199b4:	mov	r3, #0
   199b8:	ldrd	r4, [sp]
   199bc:	str	r3, [r6, #4]
   199c0:	ldr	r6, [sp, #8]
   199c4:	add	sp, sp, #12
   199c8:	pop	{pc}		; (ldr pc, [sp], #4)
   199cc:	strd	r4, [sp, #-16]!
   199d0:	str	r6, [sp, #8]
   199d4:	subs	r6, r0, #0
   199d8:	str	lr, [sp, #12]
   199dc:	beq	19a1c <fputs@plt+0x892c>
   199e0:	ldr	r3, [r6, #8]
   199e4:	cmp	r3, #0
   199e8:	beq	19a04 <fputs@plt+0x8914>
   199ec:	add	r4, r6, #8
   199f0:	add	r5, r6, #508	; 0x1fc
   199f4:	ldr	r0, [r4, #4]!
   199f8:	bl	199cc <fputs@plt+0x88dc>
   199fc:	cmp	r4, r5
   19a00:	bne	199f4 <fputs@plt+0x8904>
   19a04:	mov	r0, r6
   19a08:	ldrd	r4, [sp]
   19a0c:	ldr	r6, [sp, #8]
   19a10:	ldr	lr, [sp, #12]
   19a14:	add	sp, sp, #16
   19a18:	b	19898 <fputs@plt+0x87a8>
   19a1c:	ldrd	r4, [sp]
   19a20:	ldr	r6, [sp, #8]
   19a24:	add	sp, sp, #12
   19a28:	pop	{pc}		; (ldr pc, [sp], #4)
   19a2c:	strd	r4, [sp, #-16]!
   19a30:	mov	r5, r0
   19a34:	ldr	r0, [r0, #16]
   19a38:	str	r6, [sp, #8]
   19a3c:	str	lr, [sp, #12]
   19a40:	cmp	r0, #0
   19a44:	beq	19a58 <fputs@plt+0x8968>
   19a48:	ldr	r4, [r0]
   19a4c:	bl	19898 <fputs@plt+0x87a8>
   19a50:	subs	r0, r4, #0
   19a54:	bne	19a48 <fputs@plt+0x8958>
   19a58:	mov	r3, #0
   19a5c:	ldr	r6, [sp, #8]
   19a60:	mov	r0, r3
   19a64:	str	r3, [r5, #16]
   19a68:	ldrd	r4, [sp]
   19a6c:	add	sp, sp, #12
   19a70:	pop	{pc}		; (ldr pc, [sp], #4)
   19a74:	ldr	r3, [r0, #104]	; 0x68
   19a78:	strd	r4, [sp, #-16]!
   19a7c:	str	r6, [sp, #8]
   19a80:	mov	r6, r0
   19a84:	str	lr, [sp, #12]
   19a88:	cmp	r3, #0
   19a8c:	movgt	r4, #0
   19a90:	movgt	r5, r4
   19a94:	ble	19abc <fputs@plt+0x89cc>
   19a98:	ldr	r3, [r6, #100]	; 0x64
   19a9c:	add	r5, r5, #1
   19aa0:	add	r3, r3, r4
   19aa4:	add	r4, r4, #48	; 0x30
   19aa8:	ldr	r0, [r3, #16]
   19aac:	bl	199cc <fputs@plt+0x88dc>
   19ab0:	ldr	r3, [r6, #104]	; 0x68
   19ab4:	cmp	r3, r5
   19ab8:	bgt	19a98 <fputs@plt+0x89a8>
   19abc:	ldrb	r3, [r6, #4]
   19ac0:	ldr	r4, [r6, #72]	; 0x48
   19ac4:	cmp	r3, #0
   19ac8:	ldr	r3, [r4]
   19acc:	bne	19b14 <fputs@plt+0x8a24>
   19ad0:	cmp	r3, #0
   19ad4:	beq	19aec <fputs@plt+0x89fc>
   19ad8:	mov	r0, r4
   19adc:	ldr	r3, [r3, #4]
   19ae0:	blx	r3
   19ae4:	mov	r3, #0
   19ae8:	str	r3, [r4]
   19aec:	ldr	r0, [r6, #100]	; 0x64
   19af0:	bl	19898 <fputs@plt+0x87a8>
   19af4:	mov	r3, #0
   19af8:	ldrd	r4, [sp]
   19afc:	str	r3, [r6, #56]	; 0x38
   19b00:	str	r3, [r6, #100]	; 0x64
   19b04:	str	r3, [r6, #104]	; 0x68
   19b08:	ldr	r6, [sp, #8]
   19b0c:	add	sp, sp, #12
   19b10:	pop	{pc}		; (ldr pc, [sp], #4)
   19b14:	ldr	r2, [pc, #16]	; 19b2c <fputs@plt+0x8a3c>
   19b18:	add	r2, pc, r2
   19b1c:	add	r2, r2, #228	; 0xe4
   19b20:	cmp	r3, r2
   19b24:	bne	19aec <fputs@plt+0x89fc>
   19b28:	b	19ad8 <fputs@plt+0x89e8>
   19b2c:	andeq	r4, r9, r0, lsr #22
   19b30:	strd	r4, [sp, #-28]!	; 0xffffffe4
   19b34:	mov	r5, r1
   19b38:	mov	r4, r0
   19b3c:	ldm	r0, {r1, r3}
   19b40:	ldr	r2, [r0, #16]
   19b44:	strd	r6, [sp, #8]
   19b48:	strd	r8, [sp, #16]
   19b4c:	cmp	r1, #0
   19b50:	str	lr, [sp, #24]
   19b54:	sub	sp, sp, #12
   19b58:	ldrd	r8, [r0, #24]
   19b5c:	bne	19ba8 <fputs@plt+0x8ab8>
   19b60:	cmp	r3, #0
   19b64:	beq	19ba8 <fputs@plt+0x8ab8>
   19b68:	ldr	r1, [r0, #12]
   19b6c:	cmp	r1, r2
   19b70:	bge	19ba8 <fputs@plt+0x8ab8>
   19b74:	ldr	r0, [r0, #32]
   19b78:	adds	r6, r8, r1
   19b7c:	sub	r2, r2, r1
   19b80:	adc	r7, r9, r1, asr #31
   19b84:	add	r1, r3, r1
   19b88:	ldr	r3, [r0]
   19b8c:	strd	r6, [sp]
   19b90:	ldr	r3, [r3, #12]
   19b94:	blx	r3
   19b98:	ldr	r3, [r4, #4]
   19b9c:	str	r0, [r4]
   19ba0:	ldr	r2, [r4, #16]
   19ba4:	ldrd	r8, [r4, #24]
   19ba8:	adds	r6, r8, r2
   19bac:	mov	r0, r3
   19bb0:	adc	r7, r9, r2, asr #31
   19bb4:	strd	r6, [r5]
   19bb8:	bl	19898 <fputs@plt+0x87a8>
   19bbc:	ldr	r0, [r4]
   19bc0:	mov	r2, #0
   19bc4:	mov	r3, #0
   19bc8:	strd	r2, [r4]
   19bcc:	strd	r2, [r4, #8]
   19bd0:	strd	r2, [r4, #16]
   19bd4:	strd	r2, [r4, #24]
   19bd8:	strd	r2, [r4, #32]
   19bdc:	add	sp, sp, #12
   19be0:	ldrd	r4, [sp]
   19be4:	ldrd	r6, [sp, #8]
   19be8:	ldrd	r8, [sp, #16]
   19bec:	add	sp, sp, #24
   19bf0:	pop	{pc}		; (ldr pc, [sp], #4)
   19bf4:	subs	r2, r1, #0
   19bf8:	mov	r3, r0
   19bfc:	beq	19c54 <fputs@plt+0x8b64>
   19c00:	cmp	r0, #0
   19c04:	beq	19c4c <fputs@plt+0x8b5c>
   19c08:	ldr	ip, [r0, #456]	; 0x1c8
   19c0c:	cmp	ip, #0
   19c10:	bne	19c48 <fputs@plt+0x8b58>
   19c14:	ldr	r1, [r0, #288]	; 0x120
   19c18:	cmp	r1, r2
   19c1c:	bhi	19c4c <fputs@plt+0x8b5c>
   19c20:	ldr	r1, [r0, #292]	; 0x124
   19c24:	cmp	r1, r2
   19c28:	bls	19c4c <fputs@plt+0x8b5c>
   19c2c:	ldr	r1, [r0, #264]	; 0x108
   19c30:	ldr	r0, [r0, #284]	; 0x11c
   19c34:	sub	r1, r1, #1
   19c38:	str	r0, [r2]
   19c3c:	str	r1, [r3, #264]	; 0x108
   19c40:	str	r2, [r3, #284]	; 0x11c
   19c44:	bx	lr
   19c48:	b	136b0 <fputs@plt+0x25c0>
   19c4c:	mov	r0, r2
   19c50:	b	19898 <fputs@plt+0x87a8>
   19c54:	bx	lr
   19c58:	str	r4, [sp, #-8]!
   19c5c:	mov	r4, r0
   19c60:	str	lr, [sp, #4]
   19c64:	ldrb	r3, [r0, #25]
   19c68:	tst	r3, #4
   19c6c:	bne	19c84 <fputs@plt+0x8b94>
   19c70:	mov	r3, #0
   19c74:	str	r3, [r4, #8]
   19c78:	ldr	r4, [sp]
   19c7c:	add	sp, sp, #4
   19c80:	pop	{pc}		; (ldr pc, [sp], #4)
   19c84:	ldr	r0, [r0]
   19c88:	ldr	r1, [r4, #8]
   19c8c:	bl	19bf4 <fputs@plt+0x8b04>
   19c90:	ldrb	r3, [r4, #25]
   19c94:	bic	r3, r3, #4
   19c98:	strb	r3, [r4, #25]
   19c9c:	b	19c70 <fputs@plt+0x8b80>
   19ca0:	ldrb	r2, [r0, #89]	; 0x59
   19ca4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   19ca8:	ldr	r5, [r1]
   19cac:	ldr	ip, [r0, #32]
   19cb0:	bic	r2, r2, #96	; 0x60
   19cb4:	ldr	r3, [r0, #4]
   19cb8:	orr	r2, r2, #32
   19cbc:	strd	r6, [sp, #8]
   19cc0:	mov	r7, r1
   19cc4:	ldr	r6, [r0, #24]
   19cc8:	subs	ip, ip, #1
   19ccc:	strd	r8, [sp, #16]
   19cd0:	str	sl, [sp, #24]
   19cd4:	str	lr, [sp, #28]
   19cd8:	ldr	r1, [r6, #120]	; 0x78
   19cdc:	strb	r2, [r0, #89]	; 0x59
   19ce0:	bmi	19da8 <fputs@plt+0x8cb8>
   19ce4:	ldr	r4, [pc, #320]	; 19e2c <fputs@plt+0x8d3c>
   19ce8:	add	r3, r3, #20
   19cec:	mvn	r8, #18
   19cf0:	ldr	sl, [pc, #312]	; 19e30 <fputs@plt+0x8d40>
   19cf4:	ldr	r9, [pc, #312]	; 19e34 <fputs@plt+0x8d44>
   19cf8:	add	r4, pc, r4
   19cfc:	add	sl, pc, sl
   19d00:	add	r9, pc, r9
   19d04:	ldrb	r2, [r3, #-20]	; 0xffffffec
   19d08:	add	lr, r4, r2
   19d0c:	ldrb	lr, [lr, #628]	; 0x274
   19d10:	cmp	r2, #12
   19d14:	addls	pc, pc, r2, lsl #2
   19d18:	b	19d74 <fputs@plt+0x8c84>
   19d1c:	b	19d68 <fputs@plt+0x8c78>
   19d20:	b	19d68 <fputs@plt+0x8c78>
   19d24:	b	19d50 <fputs@plt+0x8c60>
   19d28:	b	19e20 <fputs@plt+0x8d30>
   19d2c:	b	19e14 <fputs@plt+0x8d24>
   19d30:	b	19e20 <fputs@plt+0x8d30>
   19d34:	b	19e14 <fputs@plt+0x8d24>
   19d38:	b	19e20 <fputs@plt+0x8d30>
   19d3c:	b	19e00 <fputs@plt+0x8d10>
   19d40:	b	19e00 <fputs@plt+0x8d10>
   19d44:	b	19e00 <fputs@plt+0x8d10>
   19d48:	b	19dec <fputs@plt+0x8cfc>
   19d4c:	b	19dd8 <fputs@plt+0x8ce8>
   19d50:	ldr	r2, [r3, #-12]
   19d54:	cmp	r2, #0
   19d58:	beq	19d68 <fputs@plt+0x8c78>
   19d5c:	ldrb	r2, [r0, #89]	; 0x59
   19d60:	bfc	r2, #5, #1
   19d64:	strb	r2, [r0, #89]	; 0x59
   19d68:	ldrb	r2, [r0, #89]	; 0x59
   19d6c:	orr	r2, r2, #64	; 0x40
   19d70:	strb	r2, [r0, #89]	; 0x59
   19d74:	tst	lr, #1
   19d78:	strb	lr, [r3, #-18]	; 0xffffffee
   19d7c:	beq	19d98 <fputs@plt+0x8ca8>
   19d80:	ldr	r2, [r3, #-12]
   19d84:	cmp	r2, #0
   19d88:	bge	19d98 <fputs@plt+0x8ca8>
   19d8c:	mvn	r2, r2
   19d90:	ldr	r2, [r1, r2, lsl #2]
   19d94:	str	r2, [r3, #-12]
   19d98:	sub	ip, ip, #1
   19d9c:	add	r3, r3, #20
   19da0:	cmn	ip, #1
   19da4:	bne	19d04 <fputs@plt+0x8c14>
   19da8:	ldr	r0, [r0]
   19dac:	bl	19bf4 <fputs@plt+0x8b04>
   19db0:	mov	r3, #0
   19db4:	ldrd	r8, [sp, #16]
   19db8:	ldr	sl, [sp, #24]
   19dbc:	str	r3, [r6, #116]	; 0x74
   19dc0:	str	r3, [r6, #120]	; 0x78
   19dc4:	str	r5, [r7]
   19dc8:	ldrd	r4, [sp]
   19dcc:	ldrd	r6, [sp, #8]
   19dd0:	add	sp, sp, #28
   19dd4:	pop	{pc}		; (ldr pc, [sp], #4)
   19dd8:	ldr	r2, [r3, #-12]
   19ddc:	strb	lr, [r3, #-18]	; 0xffffffee
   19de0:	cmp	r5, r2
   19de4:	movlt	r5, r2
   19de8:	b	19d98 <fputs@plt+0x8ca8>
   19dec:	ldr	r2, [r3, #-36]	; 0xffffffdc
   19df0:	strb	lr, [r3, #-18]	; 0xffffffee
   19df4:	cmp	r5, r2
   19df8:	movlt	r5, r2
   19dfc:	b	19d80 <fputs@plt+0x8c90>
   19e00:	ldrb	r2, [r0, #89]	; 0x59
   19e04:	bic	r2, r2, #96	; 0x60
   19e08:	orr	r2, r2, #64	; 0x40
   19e0c:	strb	r2, [r0, #89]	; 0x59
   19e10:	b	19d74 <fputs@plt+0x8c84>
   19e14:	strb	r8, [r3, #-19]	; 0xffffffed
   19e18:	str	sl, [r3, #-4]
   19e1c:	b	19d74 <fputs@plt+0x8c84>
   19e20:	strb	r8, [r3, #-19]	; 0xffffffed
   19e24:	str	r9, [r3, #-4]
   19e28:	b	19d74 <fputs@plt+0x8c84>
   19e2c:	strdeq	fp, [r7], -r0
   19e30:	andeq	sl, r3, r8, ror #17
   19e34:	strdeq	sl, [r3], -ip
   19e38:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19e3c:	mov	r5, r1
   19e40:	strd	r6, [sp, #8]
   19e44:	mov	r7, r0
   19e48:	mov	r6, r2
   19e4c:	str	r8, [sp, #16]
   19e50:	mov	r8, r3
   19e54:	str	lr, [sp, #20]
   19e58:	ldr	r4, [r5]
   19e5c:	cmp	r4, #0
   19e60:	beq	19e88 <fputs@plt+0x8d98>
   19e64:	cmp	r6, #0
   19e68:	blt	19eb4 <fputs@plt+0x8dc4>
   19e6c:	ldr	r3, [r4]
   19e70:	cmp	r3, r6
   19e74:	beq	19e9c <fputs@plt+0x8dac>
   19e78:	add	r5, r4, #16
   19e7c:	ldr	r4, [r5]
   19e80:	cmp	r4, #0
   19e84:	bne	19e64 <fputs@plt+0x8d74>
   19e88:	ldrd	r4, [sp]
   19e8c:	ldrd	r6, [sp, #8]
   19e90:	ldr	r8, [sp, #16]
   19e94:	add	sp, sp, #20
   19e98:	pop	{pc}		; (ldr pc, [sp], #4)
   19e9c:	ldr	r3, [r4, #4]
   19ea0:	cmp	r3, #31
   19ea4:	lsr	r2, r8, r3
   19ea8:	bgt	19eb4 <fputs@plt+0x8dc4>
   19eac:	tst	r2, #1
   19eb0:	bne	19e78 <fputs@plt+0x8d88>
   19eb4:	ldr	r3, [r4, #12]
   19eb8:	cmp	r3, #0
   19ebc:	beq	19ec8 <fputs@plt+0x8dd8>
   19ec0:	ldr	r0, [r4, #8]
   19ec4:	blx	r3
   19ec8:	ldr	r3, [r4, #16]
   19ecc:	mov	r1, r4
   19ed0:	mov	r0, r7
   19ed4:	str	r3, [r5]
   19ed8:	bl	19bf4 <fputs@plt+0x8b04>
   19edc:	b	19e58 <fputs@plt+0x8d68>
   19ee0:	mov	r1, r0
   19ee4:	ldr	r0, [r0, #52]	; 0x34
   19ee8:	b	19bf4 <fputs@plt+0x8b04>
   19eec:	ldr	r3, [r0, #12]
   19ef0:	strd	r4, [sp, #-16]!
   19ef4:	ldr	r5, [r0]
   19ef8:	str	r6, [sp, #8]
   19efc:	str	lr, [sp, #12]
   19f00:	sub	r3, r3, #1
   19f04:	cmp	r3, #0
   19f08:	str	r3, [r0, #12]
   19f0c:	bne	19f48 <fputs@plt+0x8e58>
   19f10:	mov	r4, r0
   19f14:	ldr	r0, [r0, #8]
   19f18:	cmp	r0, #0
   19f1c:	beq	19f2c <fputs@plt+0x8e3c>
   19f20:	ldr	r3, [r0]
   19f24:	ldr	r3, [r3, #16]
   19f28:	blx	r3
   19f2c:	mov	r1, r4
   19f30:	mov	r0, r5
   19f34:	ldrd	r4, [sp]
   19f38:	ldr	r6, [sp, #8]
   19f3c:	ldr	lr, [sp, #12]
   19f40:	add	sp, sp, #16
   19f44:	b	19bf4 <fputs@plt+0x8b04>
   19f48:	ldrd	r4, [sp]
   19f4c:	ldr	r6, [sp, #8]
   19f50:	add	sp, sp, #12
   19f54:	pop	{pc}		; (ldr pc, [sp], #4)
   19f58:	mov	r3, r0
   19f5c:	ldr	r0, [r0, #344]	; 0x158
   19f60:	mov	r2, #0
   19f64:	str	r2, [r3, #344]	; 0x158
   19f68:	cmp	r0, r2
   19f6c:	bxeq	lr
   19f70:	str	r4, [sp, #-8]!
   19f74:	ldr	r3, [r3, #4]
   19f78:	str	lr, [sp, #4]
   19f7c:	cmp	r3, r2
   19f80:	beq	19f9c <fputs@plt+0x8eac>
   19f84:	ldrb	r2, [r3, #87]	; 0x57
   19f88:	orr	r2, r2, #1
   19f8c:	strb	r2, [r3, #87]	; 0x57
   19f90:	ldr	r3, [r3, #52]	; 0x34
   19f94:	cmp	r3, #0
   19f98:	bne	19f84 <fputs@plt+0x8e94>
   19f9c:	ldr	r4, [r0, #24]
   19fa0:	bl	19eec <fputs@plt+0x8dfc>
   19fa4:	subs	r0, r4, #0
   19fa8:	bne	19f9c <fputs@plt+0x8eac>
   19fac:	ldr	r4, [sp]
   19fb0:	add	sp, sp, #4
   19fb4:	pop	{pc}		; (ldr pc, [sp], #4)
   19fb8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   19fbc:	strd	r6, [sp, #8]
   19fc0:	strd	r8, [sp, #16]
   19fc4:	ldr	r9, [r0, #340]	; 0x154
   19fc8:	str	sl, [sp, #24]
   19fcc:	str	lr, [sp, #28]
   19fd0:	cmp	r9, #0
   19fd4:	beq	1a050 <fputs@plt+0x8f60>
   19fd8:	ldr	r3, [r0, #316]	; 0x13c
   19fdc:	mov	r5, #0
   19fe0:	mov	r8, r1
   19fe4:	mov	r7, r0
   19fe8:	str	r5, [r0, #340]	; 0x154
   19fec:	cmp	r3, r5
   19ff0:	ble	1a03c <fputs@plt+0x8f4c>
   19ff4:	sub	r6, r9, #4
   19ff8:	mov	sl, r5
   19ffc:	ldr	r4, [r6, #4]!
   1a000:	add	r5, r5, #1
   1a004:	ldr	r3, [r4, #8]
   1a008:	subs	r0, r3, #0
   1a00c:	beq	1a024 <fputs@plt+0x8f34>
   1a010:	ldr	r3, [r3]
   1a014:	ldr	r3, [r3, r8]
   1a018:	cmp	r3, #0
   1a01c:	beq	1a024 <fputs@plt+0x8f34>
   1a020:	blx	r3
   1a024:	mov	r0, r4
   1a028:	str	sl, [r4, #20]
   1a02c:	bl	19eec <fputs@plt+0x8dfc>
   1a030:	ldr	r3, [r7, #316]	; 0x13c
   1a034:	cmp	r3, r5
   1a038:	bgt	19ffc <fputs@plt+0x8f0c>
   1a03c:	mov	r1, r9
   1a040:	mov	r0, r7
   1a044:	bl	19bf4 <fputs@plt+0x8b04>
   1a048:	mov	r3, #0
   1a04c:	str	r3, [r7, #316]	; 0x13c
   1a050:	ldrd	r4, [sp]
   1a054:	ldrd	r6, [sp, #8]
   1a058:	ldrd	r8, [sp, #16]
   1a05c:	ldr	sl, [sp, #24]
   1a060:	add	sp, sp, #28
   1a064:	pop	{pc}		; (ldr pc, [sp], #4)
   1a068:	cmp	r1, #0
   1a06c:	beq	1a170 <fputs@plt+0x9080>
   1a070:	ldr	r3, [r1, #16]
   1a074:	cmp	r3, #0
   1a078:	beq	1a168 <fputs@plt+0x9078>
   1a07c:	strd	r4, [sp, #-20]!	; 0xffffffec
   1a080:	mov	r4, r0
   1a084:	mov	r0, r1
   1a088:	ldr	ip, [r4, #32]
   1a08c:	mov	r1, #0
   1a090:	strd	r6, [sp, #8]
   1a094:	mov	r6, #0
   1a098:	mov	r7, #0
   1a09c:	str	lr, [sp, #16]
   1a0a0:	sub	sp, sp, #76	; 0x4c
   1a0a4:	add	r5, sp, #32
   1a0a8:	stmib	sp, {r0, r4}
   1a0ac:	mov	r0, #1
   1a0b0:	str	r5, [sp]
   1a0b4:	str	r1, [sp, #12]
   1a0b8:	str	r1, [sp, #16]
   1a0bc:	str	r1, [sp, #20]
   1a0c0:	str	r1, [sp, #24]
   1a0c4:	str	r1, [sp, #28]
   1a0c8:	strd	r6, [sp, #32]
   1a0cc:	strd	r6, [r5, #8]
   1a0d0:	strd	r6, [r5, #16]
   1a0d4:	strd	r6, [r5, #24]
   1a0d8:	strd	r6, [r5, #32]
   1a0dc:	strh	r0, [sp, #40]	; 0x28
   1a0e0:	mov	r0, sp
   1a0e4:	str	ip, [sp, #64]	; 0x40
   1a0e8:	blx	r3
   1a0ec:	ldr	r3, [r4, #24]
   1a0f0:	cmp	r3, #0
   1a0f4:	ble	1a104 <fputs@plt+0x9014>
   1a0f8:	ldr	r1, [r4, #20]
   1a0fc:	ldr	r0, [r4, #32]
   1a100:	bl	19bf4 <fputs@plt+0x8b04>
   1a104:	ldmib	r5, {r1, r2}
   1a108:	ldr	r3, [sp, #32]
   1a10c:	ldr	r0, [sp, #20]
   1a110:	str	r3, [r4]
   1a114:	ldr	r3, [r5, #12]
   1a118:	str	r1, [r4, #4]
   1a11c:	str	r2, [r4, #8]
   1a120:	ldr	r1, [r5, #16]
   1a124:	str	r3, [r4, #12]
   1a128:	ldr	r2, [r5, #20]
   1a12c:	ldr	r3, [r5, #24]
   1a130:	str	r1, [r4, #16]
   1a134:	ldr	r1, [r5, #28]
   1a138:	str	r2, [r4, #20]
   1a13c:	ldr	r2, [r5, #32]
   1a140:	str	r3, [r4, #24]
   1a144:	ldr	r3, [r5, #36]	; 0x24
   1a148:	str	r1, [r4, #28]
   1a14c:	str	r2, [r4, #32]
   1a150:	str	r3, [r4, #36]	; 0x24
   1a154:	add	sp, sp, #76	; 0x4c
   1a158:	ldrd	r4, [sp]
   1a15c:	ldrd	r6, [sp, #8]
   1a160:	add	sp, sp, #16
   1a164:	pop	{pc}		; (ldr pc, [sp], #4)
   1a168:	mov	r0, r3
   1a16c:	bx	lr
   1a170:	mov	r0, r1
   1a174:	bx	lr
   1a178:	ldr	r2, [r0, #164]	; 0xa4
   1a17c:	mov	r3, #1
   1a180:	strb	r3, [r0, #69]	; 0x45
   1a184:	cmp	r2, #0
   1a188:	strgt	r3, [r0, #248]	; 0xf8
   1a18c:	ldr	r3, [r0, #256]	; 0x100
   1a190:	add	r3, r3, #1
   1a194:	str	r3, [r0, #256]	; 0x100
   1a198:	bx	lr
   1a19c:	str	r4, [sp, #-8]!
   1a1a0:	mov	r4, r0
   1a1a4:	ldr	r0, [r0]
   1a1a8:	ldr	r3, [r0, #68]	; 0x44
   1a1ac:	str	lr, [sp, #4]
   1a1b0:	cmp	r3, #0
   1a1b4:	moveq	r0, r3
   1a1b8:	beq	1a1c8 <fputs@plt+0x90d8>
   1a1bc:	mov	r2, #0
   1a1c0:	mov	r1, r2
   1a1c4:	blx	r3
   1a1c8:	str	r0, [r4, #60]	; 0x3c
   1a1cc:	ldr	r4, [sp]
   1a1d0:	add	sp, sp, #4
   1a1d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1a1d8:	strd	r4, [sp, #-16]!
   1a1dc:	strd	r6, [sp, #8]
   1a1e0:	mov	r7, #0
   1a1e4:	movw	r6, #16383	; 0x3fff
   1a1e8:	cmp	r3, r7
   1a1ec:	cmpeq	r2, r6
   1a1f0:	bls	1a204 <fputs@plt+0x9114>
   1a1f4:	ldrd	r4, [sp]
   1a1f8:	ldrd	r6, [sp, #8]
   1a1fc:	add	sp, sp, #16
   1a200:	b	14638 <fputs@plt+0x3548>
   1a204:	lsr	r3, r2, #7
   1a208:	mov	r1, r0
   1a20c:	and	r4, r2, #127	; 0x7f
   1a210:	mov	r0, #2
   1a214:	mvn	r3, r3, lsl #25
   1a218:	strb	r4, [r1, #1]
   1a21c:	mvn	r3, r3, lsr #25
   1a220:	strb	r3, [r1]
   1a224:	ldrd	r4, [sp]
   1a228:	ldrd	r6, [sp, #8]
   1a22c:	add	sp, sp, #16
   1a230:	bx	lr
   1a234:	cmp	r3, #0
   1a238:	strd	r4, [sp, #-20]!	; 0xffffffec
   1a23c:	mov	r5, r0
   1a240:	cmpeq	r2, #127	; 0x7f
   1a244:	strd	r6, [sp, #8]
   1a248:	str	lr, [sp, #16]
   1a24c:	sub	sp, sp, #20
   1a250:	bls	1a284 <fputs@plt+0x9194>
   1a254:	add	r4, sp, #4
   1a258:	mov	r0, r4
   1a25c:	bl	1a1d8 <fputs@plt+0x90e8>
   1a260:	mov	r2, r0
   1a264:	mov	r1, r4
   1a268:	mov	r0, r5
   1a26c:	bl	186bc <fputs@plt+0x75cc>
   1a270:	add	sp, sp, #20
   1a274:	ldrd	r4, [sp]
   1a278:	ldrd	r6, [sp, #8]
   1a27c:	add	sp, sp, #16
   1a280:	pop	{pc}		; (ldr pc, [sp], #4)
   1a284:	mov	r6, r2
   1a288:	add	r4, sp, #4
   1a28c:	mov	r2, #1
   1a290:	strb	r6, [sp, #4]
   1a294:	b	1a264 <fputs@plt+0x9174>
   1a298:	ldrb	r2, [r0, #1]
   1a29c:	ldrb	ip, [r0]
   1a2a0:	tst	r2, #128	; 0x80
   1a2a4:	beq	1a320 <fputs@plt+0x9230>
   1a2a8:	ldrb	r3, [r0, #2]
   1a2ac:	orr	r3, r3, ip, lsl #14
   1a2b0:	tst	r3, #128	; 0x80
   1a2b4:	beq	1a300 <fputs@plt+0x9210>
   1a2b8:	str	r4, [sp, #-16]!
   1a2bc:	mov	r4, r1
   1a2c0:	strd	r6, [sp, #4]
   1a2c4:	mov	r7, #0
   1a2c8:	str	lr, [sp, #12]
   1a2cc:	sub	sp, sp, #8
   1a2d0:	mov	r1, sp
   1a2d4:	bl	14714 <fputs@plt+0x3624>
   1a2d8:	ldrd	r2, [sp]
   1a2dc:	cmp	r3, r7
   1a2e0:	cmpeq	r2, r2
   1a2e4:	mvnne	r2, #0
   1a2e8:	str	r2, [r4]
   1a2ec:	add	sp, sp, #8
   1a2f0:	ldr	r4, [sp]
   1a2f4:	ldrd	r6, [sp, #4]
   1a2f8:	add	sp, sp, #12
   1a2fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a300:	movw	r0, #49279	; 0xc07f
   1a304:	movt	r0, #31
   1a308:	and	r0, r0, r3
   1a30c:	and	r2, r2, #127	; 0x7f
   1a310:	orr	r2, r0, r2, lsl #7
   1a314:	mov	r0, #3
   1a318:	str	r2, [r1]
   1a31c:	bx	lr
   1a320:	and	r3, ip, #127	; 0x7f
   1a324:	mov	r0, #2
   1a328:	orr	r2, r2, r3, lsl #7
   1a32c:	str	r2, [r1]
   1a330:	bx	lr
   1a334:	cmp	r0, r1
   1a338:	blt	1a36c <fputs@plt+0x927c>
   1a33c:	add	r3, r1, #49	; 0x31
   1a340:	cmp	r3, r0
   1a344:	blt	1a368 <fputs@plt+0x9278>
   1a348:	add	r2, r1, #31
   1a34c:	uxth	r3, r0
   1a350:	cmp	r2, r0
   1a354:	bge	1a3a8 <fputs@plt+0x92b8>
   1a358:	add	r0, r3, #1
   1a35c:	sxth	r0, r0
   1a360:	bx	lr
   1a364:	mov	r0, r1
   1a368:	bx	lr
   1a36c:	add	r3, r0, #49	; 0x31
   1a370:	cmp	r3, r1
   1a374:	blt	1a364 <fputs@plt+0x9274>
   1a378:	add	r2, r0, #31
   1a37c:	uxth	r3, r1
   1a380:	cmp	r2, r1
   1a384:	blt	1a358 <fputs@plt+0x9268>
   1a388:	ldr	r2, [pc, #56]	; 1a3c8 <fputs@plt+0x92d8>
   1a38c:	sub	r1, r1, r0
   1a390:	add	r2, pc, r2
   1a394:	add	r1, r2, r1
   1a398:	ldrb	r0, [r1, #792]	; 0x318
   1a39c:	add	r0, r3, r0
   1a3a0:	sxth	r0, r0
   1a3a4:	bx	lr
   1a3a8:	ldr	r2, [pc, #28]	; 1a3cc <fputs@plt+0x92dc>
   1a3ac:	sub	r1, r0, r1
   1a3b0:	add	r2, pc, r2
   1a3b4:	add	r1, r2, r1
   1a3b8:	ldrb	r0, [r1, #792]	; 0x318
   1a3bc:	add	r0, r3, r0
   1a3c0:	sxth	r0, r0
   1a3c4:	bx	lr
   1a3c8:	andeq	fp, r7, r8, asr r7
   1a3cc:	andeq	fp, r7, r8, lsr r7
   1a3d0:	cmp	r1, #0
   1a3d4:	beq	1a42c <fputs@plt+0x933c>
   1a3d8:	ldr	ip, [r1]
   1a3dc:	cmp	ip, #0
   1a3e0:	beq	1a420 <fputs@plt+0x9330>
   1a3e4:	ldr	r3, [r1, #4]
   1a3e8:	add	ip, ip, #1
   1a3ec:	str	ip, [r1]
   1a3f0:	str	r2, [r1, #4]
   1a3f4:	cmp	r3, #0
   1a3f8:	beq	1a42c <fputs@plt+0x933c>
   1a3fc:	ldr	r1, [r3, #4]
   1a400:	str	r3, [r2]
   1a404:	str	r1, [r2, #4]
   1a408:	ldr	r1, [r3, #4]
   1a40c:	cmp	r1, #0
   1a410:	strne	r2, [r1]
   1a414:	streq	r2, [r0]
   1a418:	str	r2, [r3, #4]
   1a41c:	bx	lr
   1a420:	mov	r3, #1
   1a424:	str	r3, [r1]
   1a428:	str	r2, [r1, #4]
   1a42c:	ldr	r3, [r0]
   1a430:	cmp	r3, #0
   1a434:	str	r3, [r2]
   1a438:	strne	r2, [r3, #4]
   1a43c:	mov	r3, #0
   1a440:	str	r3, [r2, #4]
   1a444:	str	r2, [r0]
   1a448:	bx	lr
   1a44c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a450:	mov	r5, r0
   1a454:	ldr	r4, [pc, #100]	; 1a4c0 <fputs@plt+0x93d0>
   1a458:	add	r4, pc, r4
   1a45c:	ldr	r3, [r4, #256]	; 0x100
   1a460:	strd	r6, [sp, #8]
   1a464:	mov	r6, r1
   1a468:	mov	r7, r2
   1a46c:	str	r8, [sp, #16]
   1a470:	str	lr, [sp, #20]
   1a474:	blx	r3
   1a478:	cmp	r0, #0
   1a47c:	bne	1a4a8 <fputs@plt+0x93b8>
   1a480:	mov	r2, r7
   1a484:	mov	r1, r6
   1a488:	ldrd	r6, [sp, #8]
   1a48c:	mov	r0, r5
   1a490:	ldr	r8, [sp, #16]
   1a494:	ldr	lr, [sp, #20]
   1a498:	ldr	r3, [r4, #244]	; 0xf4
   1a49c:	ldrd	r4, [sp]
   1a4a0:	add	sp, sp, #24
   1a4a4:	bx	r3
   1a4a8:	ldrd	r4, [sp]
   1a4ac:	mov	r0, #0
   1a4b0:	ldrd	r6, [sp, #8]
   1a4b4:	ldr	r8, [sp, #16]
   1a4b8:	add	sp, sp, #20
   1a4bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a4c0:	andeq	r4, r9, r0, ror lr
   1a4c4:	ldr	r3, [r0]
   1a4c8:	cmp	r3, #0
   1a4cc:	beq	1a540 <fputs@plt+0x9450>
   1a4d0:	ldr	r2, [pc, #112]	; 1a548 <fputs@plt+0x9458>
   1a4d4:	str	r4, [sp, #-8]!
   1a4d8:	mov	r4, r0
   1a4dc:	ldr	r0, [r1]
   1a4e0:	add	r2, pc, r2
   1a4e4:	ldr	r3, [r2, #52]	; 0x34
   1a4e8:	str	lr, [sp, #4]
   1a4ec:	sub	sp, sp, #104	; 0x68
   1a4f0:	mov	r1, sp
   1a4f4:	blx	r3
   1a4f8:	cmp	r0, #0
   1a4fc:	movne	r0, #1
   1a500:	beq	1a514 <fputs@plt+0x9424>
   1a504:	add	sp, sp, #104	; 0x68
   1a508:	ldr	r4, [sp]
   1a50c:	add	sp, sp, #4
   1a510:	pop	{pc}		; (ldr pc, [sp], #4)
   1a514:	ldr	r1, [r4]
   1a518:	ldrd	r2, [sp, #96]	; 0x60
   1a51c:	ldrd	r0, [r1, #8]
   1a520:	cmp	r1, r3
   1a524:	cmpeq	r0, r2
   1a528:	movne	r0, #1
   1a52c:	moveq	r0, #0
   1a530:	add	sp, sp, #104	; 0x68
   1a534:	ldr	r4, [sp]
   1a538:	add	sp, sp, #4
   1a53c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a540:	mov	r0, r3
   1a544:	bx	lr
   1a548:	andeq	r4, r9, r8, ror #27
   1a54c:	strd	r4, [sp, #-20]!	; 0xffffffec
   1a550:	ldrh	r4, [r0, #18]
   1a554:	strd	r6, [sp, #8]
   1a558:	str	lr, [sp, #16]
   1a55c:	sub	sp, sp, #36	; 0x24
   1a560:	and	r4, r4, #3
   1a564:	cmp	r4, #1
   1a568:	beq	1a59c <fputs@plt+0x94ac>
   1a56c:	ldr	r3, [pc, #156]	; 1a610 <fputs@plt+0x9520>
   1a570:	mov	r2, r1
   1a574:	mov	r1, #13
   1a578:	ldr	r0, [r0, #12]
   1a57c:	add	r3, pc, r3
   1a580:	ldr	r3, [r3, #88]	; 0x58
   1a584:	blx	r3
   1a588:	add	sp, sp, #36	; 0x24
   1a58c:	ldrd	r4, [sp]
   1a590:	ldrd	r6, [sp, #8]
   1a594:	add	sp, sp, #16
   1a598:	pop	{pc}		; (ldr pc, [sp], #4)
   1a59c:	ldr	r5, [r0, #8]
   1a5a0:	ldrb	r3, [r5, #21]
   1a5a4:	cmp	r3, #0
   1a5a8:	movne	r0, #0
   1a5ac:	bne	1a588 <fputs@plt+0x9498>
   1a5b0:	ldr	r3, [pc, #92]	; 1a614 <fputs@plt+0x9524>
   1a5b4:	movw	r6, #510	; 0x1fe
   1a5b8:	mov	r7, #0
   1a5bc:	mov	r2, sp
   1a5c0:	mov	r1, #13
   1a5c4:	str	r4, [sp]
   1a5c8:	strd	r6, [sp, #16]
   1a5cc:	ldr	r0, [r0, #12]
   1a5d0:	add	r3, pc, r3
   1a5d4:	ldr	r6, [r3, #272]	; 0x110
   1a5d8:	ldr	r3, [pc, #56]	; 1a618 <fputs@plt+0x9528>
   1a5dc:	add	r6, r6, #2
   1a5e0:	asr	r7, r6, #31
   1a5e4:	add	r3, pc, r3
   1a5e8:	ldr	r3, [r3, #88]	; 0x58
   1a5ec:	strd	r6, [sp, #8]
   1a5f0:	blx	r3
   1a5f4:	cmp	r0, #0
   1a5f8:	blt	1a588 <fputs@plt+0x9498>
   1a5fc:	ldr	r3, [r5, #32]
   1a600:	strb	r4, [r5, #21]
   1a604:	add	r3, r3, #1
   1a608:	str	r3, [r5, #32]
   1a60c:	b	1a588 <fputs@plt+0x9498>
   1a610:	andeq	r4, r9, ip, asr #26
   1a614:	andeq	r4, r9, r8, lsr #23
   1a618:	andeq	r4, r9, r4, ror #25
   1a61c:	ldrb	r3, [r0, #16]
   1a620:	cmp	r3, r1
   1a624:	bge	1a7f4 <fputs@plt+0x9704>
   1a628:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1a62c:	mov	r5, r0
   1a630:	mov	r4, r1
   1a634:	strd	r6, [sp, #8]
   1a638:	ldr	r6, [r0, #8]
   1a63c:	strd	r8, [sp, #16]
   1a640:	strd	sl, [sp, #24]
   1a644:	str	lr, [sp, #32]
   1a648:	sub	sp, sp, #36	; 0x24
   1a64c:	ldrb	r2, [r6, #20]
   1a650:	cmp	r3, r2
   1a654:	beq	1a73c <fputs@plt+0x964c>
   1a658:	cmp	r2, #2
   1a65c:	cmpls	r1, #1
   1a660:	bne	1a820 <fputs@plt+0x9730>
   1a664:	sub	r2, r2, #1
   1a668:	cmp	r2, #1
   1a66c:	bls	1a91c <fputs@plt+0x982c>
   1a670:	ldr	r8, [pc, #912]	; 1aa08 <fputs@plt+0x9918>
   1a674:	mov	r3, #0
   1a678:	mov	sl, #1
   1a67c:	mov	fp, #0
   1a680:	mov	r7, sp
   1a684:	str	r3, [sp]
   1a688:	mov	r1, r7
   1a68c:	mov	r0, r5
   1a690:	strd	sl, [sp, #16]
   1a694:	add	r8, pc, r8
   1a698:	ldr	r2, [r8, #272]	; 0x110
   1a69c:	asr	r3, r2, #31
   1a6a0:	strd	r2, [sp, #8]
   1a6a4:	bl	1a54c <fputs@plt+0x945c>
   1a6a8:	cmp	r0, #0
   1a6ac:	bne	1a944 <fputs@plt+0x9854>
   1a6b0:	ldr	ip, [r8, #272]	; 0x110
   1a6b4:	movw	r2, #510	; 0x1fe
   1a6b8:	mov	r3, #0
   1a6bc:	mov	r1, r7
   1a6c0:	mov	r0, r5
   1a6c4:	strd	r2, [sp, #16]
   1a6c8:	add	r2, ip, #2
   1a6cc:	asr	r3, r2, #31
   1a6d0:	strd	r2, [sp, #8]
   1a6d4:	bl	1a54c <fputs@plt+0x945c>
   1a6d8:	cmp	r0, #0
   1a6dc:	beq	1a88c <fputs@plt+0x979c>
   1a6e0:	bl	110e4 <__errno_location@plt>
   1a6e4:	ldr	r4, [r0]
   1a6e8:	ldr	r2, [r8, #272]	; 0x110
   1a6ec:	cmp	r4, #13
   1a6f0:	asr	r3, r2, #31
   1a6f4:	beq	1a7fc <fputs@plt+0x970c>
   1a6f8:	bgt	1a9b4 <fputs@plt+0x98c4>
   1a6fc:	cmp	r4, #4
   1a700:	beq	1a7fc <fputs@plt+0x970c>
   1a704:	cmp	r4, #11
   1a708:	beq	1a7fc <fputs@plt+0x970c>
   1a70c:	cmp	r4, #1
   1a710:	bne	1a9cc <fputs@plt+0x98dc>
   1a714:	mov	ip, #2
   1a718:	mov	r1, r7
   1a71c:	mov	r0, r5
   1a720:	strh	ip, [sp]
   1a724:	strd	r2, [sp, #8]
   1a728:	strd	sl, [sp, #16]
   1a72c:	bl	1a54c <fputs@plt+0x945c>
   1a730:	mov	r0, #3
   1a734:	str	r4, [r5, #20]
   1a738:	b	1a824 <fputs@plt+0x9734>
   1a73c:	cmp	r1, #1
   1a740:	beq	1a664 <fputs@plt+0x9574>
   1a744:	mov	r8, #1
   1a748:	mov	r9, #0
   1a74c:	cmp	r3, #2
   1a750:	cmpls	r1, #4
   1a754:	mov	r3, #0
   1a758:	strh	r3, [sp, #2]
   1a75c:	strd	r8, [sp, #16]
   1a760:	beq	1a840 <fputs@plt+0x9750>
   1a764:	cmp	r4, #4
   1a768:	beq	1a86c <fputs@plt+0x977c>
   1a76c:	ldr	r3, [pc, #664]	; 1aa0c <fputs@plt+0x991c>
   1a770:	mov	r2, #1
   1a774:	cmp	r4, #2
   1a778:	strh	r2, [sp]
   1a77c:	add	r3, pc, r3
   1a780:	ldr	r2, [r3, #272]	; 0x110
   1a784:	beq	1a90c <fputs@plt+0x981c>
   1a788:	add	r2, r2, #2
   1a78c:	movw	r0, #510	; 0x1fe
   1a790:	asr	r3, r2, #31
   1a794:	mov	r1, #0
   1a798:	strd	r2, [sp, #8]
   1a79c:	strd	r0, [sp, #16]
   1a7a0:	mov	r1, sp
   1a7a4:	mov	r0, r5
   1a7a8:	bl	1a54c <fputs@plt+0x945c>
   1a7ac:	cmp	r0, #0
   1a7b0:	beq	1a8cc <fputs@plt+0x97dc>
   1a7b4:	bl	110e4 <__errno_location@plt>
   1a7b8:	ldr	r3, [r0]
   1a7bc:	cmp	r3, #13
   1a7c0:	beq	1a904 <fputs@plt+0x9814>
   1a7c4:	bgt	1a8e0 <fputs@plt+0x97f0>
   1a7c8:	cmp	r3, #4
   1a7cc:	beq	1a904 <fputs@plt+0x9814>
   1a7d0:	cmp	r3, #11
   1a7d4:	beq	1a904 <fputs@plt+0x9814>
   1a7d8:	cmp	r3, #1
   1a7dc:	moveq	r0, #3
   1a7e0:	streq	r3, [r5, #20]
   1a7e4:	bne	1a8f8 <fputs@plt+0x9808>
   1a7e8:	cmp	r4, #4
   1a7ec:	bne	1a824 <fputs@plt+0x9734>
   1a7f0:	b	1a87c <fputs@plt+0x978c>
   1a7f4:	mov	r0, #0
   1a7f8:	bx	lr
   1a7fc:	mov	ip, #2
   1a800:	mov	r1, r7
   1a804:	mov	r0, r5
   1a808:	strd	r2, [sp, #8]
   1a80c:	mov	r2, #1
   1a810:	mov	r3, #0
   1a814:	strh	ip, [sp]
   1a818:	strd	r2, [sp, #16]
   1a81c:	bl	1a54c <fputs@plt+0x945c>
   1a820:	mov	r0, #5
   1a824:	add	sp, sp, #36	; 0x24
   1a828:	ldrd	r4, [sp]
   1a82c:	ldrd	r6, [sp, #8]
   1a830:	ldrd	r8, [sp, #16]
   1a834:	ldrd	sl, [sp, #24]
   1a838:	add	sp, sp, #32
   1a83c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a840:	ldr	r3, [pc, #456]	; 1aa10 <fputs@plt+0x9920>
   1a844:	mov	r2, #1
   1a848:	mov	r1, sp
   1a84c:	strh	r2, [sp]
   1a850:	add	r3, pc, r3
   1a854:	ldr	r2, [r3, #272]	; 0x110
   1a858:	asr	r3, r2, #31
   1a85c:	strd	r2, [sp, #8]
   1a860:	bl	1a54c <fputs@plt+0x945c>
   1a864:	cmp	r0, #0
   1a868:	bne	1a944 <fputs@plt+0x9854>
   1a86c:	ldr	r3, [r6, #16]
   1a870:	cmp	r3, #1
   1a874:	movgt	r0, #5
   1a878:	ble	1a99c <fputs@plt+0x98ac>
   1a87c:	mov	r3, #3
   1a880:	strb	r3, [r5, #16]
   1a884:	strb	r3, [r6, #20]
   1a888:	b	1a824 <fputs@plt+0x9734>
   1a88c:	ldr	r2, [r8, #272]	; 0x110
   1a890:	mov	r3, #2
   1a894:	mov	r1, r7
   1a898:	mov	r0, r5
   1a89c:	strh	r3, [sp]
   1a8a0:	strd	sl, [sp, #16]
   1a8a4:	asr	r3, r2, #31
   1a8a8:	strd	r2, [sp, #8]
   1a8ac:	bl	1a54c <fputs@plt+0x945c>
   1a8b0:	cmp	r0, #0
   1a8b4:	bne	1a9f8 <fputs@plt+0x9908>
   1a8b8:	ldr	r3, [r6, #32]
   1a8bc:	mov	r2, #1
   1a8c0:	str	r2, [r6, #16]
   1a8c4:	add	r3, r3, r2
   1a8c8:	str	r3, [r6, #32]
   1a8cc:	uxtb	r4, r4
   1a8d0:	mov	r0, #0
   1a8d4:	strb	r4, [r5, #16]
   1a8d8:	strb	r4, [r6, #20]
   1a8dc:	b	1a824 <fputs@plt+0x9734>
   1a8e0:	cmp	r3, #37	; 0x25
   1a8e4:	beq	1a904 <fputs@plt+0x9814>
   1a8e8:	cmp	r3, #110	; 0x6e
   1a8ec:	beq	1a904 <fputs@plt+0x9814>
   1a8f0:	cmp	r3, #16
   1a8f4:	beq	1a904 <fputs@plt+0x9814>
   1a8f8:	movw	r0, #3850	; 0xf0a
   1a8fc:	str	r3, [r5, #20]
   1a900:	b	1a7e8 <fputs@plt+0x96f8>
   1a904:	mov	r0, #5
   1a908:	b	1a7e8 <fputs@plt+0x96f8>
   1a90c:	add	r2, r2, #1
   1a910:	asr	r3, r2, #31
   1a914:	strd	r2, [sp, #8]
   1a918:	b	1a7a0 <fputs@plt+0x96b0>
   1a91c:	mov	r3, #1
   1a920:	mov	r0, #0
   1a924:	strb	r3, [r5, #16]
   1a928:	ldr	r2, [r6, #16]
   1a92c:	ldr	r3, [r6, #32]
   1a930:	add	r2, r2, #1
   1a934:	add	r3, r3, #1
   1a938:	str	r2, [r6, #16]
   1a93c:	str	r3, [r6, #32]
   1a940:	b	1a824 <fputs@plt+0x9734>
   1a944:	bl	110e4 <__errno_location@plt>
   1a948:	ldr	r3, [r0]
   1a94c:	cmp	r3, #13
   1a950:	beq	1a820 <fputs@plt+0x9730>
   1a954:	bgt	1a97c <fputs@plt+0x988c>
   1a958:	cmp	r3, #4
   1a95c:	beq	1a820 <fputs@plt+0x9730>
   1a960:	cmp	r3, #11
   1a964:	beq	1a820 <fputs@plt+0x9730>
   1a968:	cmp	r3, #1
   1a96c:	movw	r0, #3850	; 0xf0a
   1a970:	moveq	r0, #3
   1a974:	str	r3, [r5, #20]
   1a978:	b	1a824 <fputs@plt+0x9734>
   1a97c:	cmp	r3, #37	; 0x25
   1a980:	beq	1a820 <fputs@plt+0x9730>
   1a984:	cmp	r3, #110	; 0x6e
   1a988:	beq	1a820 <fputs@plt+0x9730>
   1a98c:	cmp	r3, #16
   1a990:	beq	1a820 <fputs@plt+0x9730>
   1a994:	movw	r0, #3850	; 0xf0a
   1a998:	b	1a974 <fputs@plt+0x9884>
   1a99c:	ldr	r3, [pc, #112]	; 1aa14 <fputs@plt+0x9924>
   1a9a0:	mov	r2, #1
   1a9a4:	strh	r2, [sp]
   1a9a8:	add	r3, pc, r3
   1a9ac:	ldr	r2, [r3, #272]	; 0x110
   1a9b0:	b	1a788 <fputs@plt+0x9698>
   1a9b4:	cmp	r4, #37	; 0x25
   1a9b8:	beq	1a7fc <fputs@plt+0x970c>
   1a9bc:	cmp	r4, #110	; 0x6e
   1a9c0:	beq	1a7fc <fputs@plt+0x970c>
   1a9c4:	cmp	r4, #16
   1a9c8:	beq	1a7fc <fputs@plt+0x970c>
   1a9cc:	mov	ip, #2
   1a9d0:	mov	r1, r7
   1a9d4:	mov	r0, r5
   1a9d8:	strd	r2, [sp, #8]
   1a9dc:	mov	r2, #1
   1a9e0:	mov	r3, #0
   1a9e4:	strh	ip, [sp]
   1a9e8:	strd	r2, [sp, #16]
   1a9ec:	bl	1a54c <fputs@plt+0x945c>
   1a9f0:	movw	r0, #3850	; 0xf0a
   1a9f4:	b	1a734 <fputs@plt+0x9644>
   1a9f8:	bl	110e4 <__errno_location@plt>
   1a9fc:	ldr	r4, [r0]
   1aa00:	movw	r0, #2058	; 0x80a
   1aa04:	b	1a734 <fputs@plt+0x9644>
   1aa08:	andeq	r4, r9, r4, ror #21
   1aa0c:	strdeq	r4, [r9], -ip
   1aa10:	andeq	r4, r9, r8, lsr #18
   1aa14:	ldrdeq	r4, [r9], -r0
   1aa18:	strd	r4, [sp, #-16]!
   1aa1c:	ldr	r5, [sp, #16]
   1aa20:	str	r6, [sp, #8]
   1aa24:	str	lr, [sp, #12]
   1aa28:	cmp	r5, #0
   1aa2c:	beq	1aa50 <fputs@plt+0x9960>
   1aa30:	ldr	r3, [r0, #44]	; 0x2c
   1aa34:	sub	r3, r3, #1
   1aa38:	str	r3, [r0, #44]	; 0x2c
   1aa3c:	ldrd	r4, [sp]
   1aa40:	mov	r0, #0
   1aa44:	ldr	r6, [sp, #8]
   1aa48:	add	sp, sp, #12
   1aa4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1aa50:	ldr	r2, [r0, #72]	; 0x48
   1aa54:	cmp	r2, #0
   1aa58:	beq	1aa3c <fputs@plt+0x994c>
   1aa5c:	ldr	r3, [pc, #44]	; 1aa90 <fputs@plt+0x99a0>
   1aa60:	mov	r4, r0
   1aa64:	mov	r0, r2
   1aa68:	ldr	r1, [r4, #56]	; 0x38
   1aa6c:	add	r3, pc, r3
   1aa70:	ldr	r3, [r3, #280]	; 0x118
   1aa74:	blx	r3
   1aa78:	mov	r2, #0
   1aa7c:	mov	r3, #0
   1aa80:	strd	r2, [r4, #48]	; 0x30
   1aa84:	strd	r2, [r4, #56]	; 0x38
   1aa88:	str	r5, [r4, #72]	; 0x48
   1aa8c:	b	1aa3c <fputs@plt+0x994c>
   1aa90:	andeq	r4, r9, ip, asr r8
   1aa94:	strd	r4, [sp, #-12]!
   1aa98:	subs	r5, r2, #0
   1aa9c:	mov	r4, r3
   1aaa0:	str	lr, [sp, #8]
   1aaa4:	sub	sp, sp, #108	; 0x6c
   1aaa8:	bne	1aafc <fputs@plt+0x9a0c>
   1aaac:	ldr	r3, [pc, #112]	; 1ab24 <fputs@plt+0x9a34>
   1aab0:	mov	r0, r1
   1aab4:	mov	r1, sp
   1aab8:	add	r3, pc, r3
   1aabc:	ldr	r3, [r3, #52]	; 0x34
   1aac0:	blx	r3
   1aac4:	cmp	r0, #0
   1aac8:	beq	1aae4 <fputs@plt+0x99f4>
   1aacc:	str	r5, [r4]
   1aad0:	mov	r0, #0
   1aad4:	add	sp, sp, #108	; 0x6c
   1aad8:	ldrd	r4, [sp]
   1aadc:	add	sp, sp, #8
   1aae0:	pop	{pc}		; (ldr pc, [sp], #4)
   1aae4:	ldrd	r2, [sp, #48]	; 0x30
   1aae8:	cmp	r2, #1
   1aaec:	sbcs	r3, r3, #0
   1aaf0:	movge	r5, #1
   1aaf4:	movlt	r5, #0
   1aaf8:	b	1aacc <fputs@plt+0x99dc>
   1aafc:	ldr	r3, [pc, #36]	; 1ab28 <fputs@plt+0x9a38>
   1ab00:	mov	r0, r1
   1ab04:	mov	r1, #6
   1ab08:	add	r3, pc, r3
   1ab0c:	ldr	r3, [r3, #28]
   1ab10:	blx	r3
   1ab14:	clz	r0, r0
   1ab18:	lsr	r0, r0, #5
   1ab1c:	str	r0, [r4]
   1ab20:	b	1aad0 <fputs@plt+0x99e0>
   1ab24:	andeq	r4, r9, r0, lsl r8
   1ab28:	andeq	r4, r9, r0, asr #15
   1ab2c:	str	r4, [sp, #-8]!
   1ab30:	str	lr, [sp, #4]
   1ab34:	bl	14b88 <fputs@plt+0x3a98>
   1ab38:	adds	r0, r0, #0
   1ab3c:	ldr	r4, [sp]
   1ab40:	add	sp, sp, #4
   1ab44:	movne	r0, #1
   1ab48:	pop	{pc}		; (ldr pc, [sp], #4)
   1ab4c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1ab50:	mov	r4, r0
   1ab54:	mov	r5, r1
   1ab58:	mov	r0, r1
   1ab5c:	ldr	r1, [r4, #28]
   1ab60:	strd	r6, [sp, #8]
   1ab64:	ldr	r6, [pc, #156]	; 1ac08 <fputs@plt+0x9b18>
   1ab68:	str	r8, [sp, #16]
   1ab6c:	str	lr, [sp, #20]
   1ab70:	add	r1, r1, #40	; 0x28
   1ab74:	ldrb	r2, [r4, #32]
   1ab78:	add	r6, pc, r6
   1ab7c:	ldr	r3, [r6, #124]	; 0x7c
   1ab80:	blx	r3
   1ab84:	subs	r7, r0, #0
   1ab88:	beq	1ac00 <fputs@plt+0x9b10>
   1ab8c:	ldr	r1, [r4, #16]
   1ab90:	ldr	r6, [r6, #128]	; 0x80
   1ab94:	cmp	r1, #0
   1ab98:	bge	1abbc <fputs@plt+0x9acc>
   1ab9c:	ldrd	r2, [r4, #24]
   1aba0:	mov	r0, #64512	; 0xfc00
   1aba4:	movt	r0, #65535	; 0xffff
   1aba8:	smull	r0, r1, r1, r0
   1abac:	add	r2, r2, r3
   1abb0:	asr	r3, r2, #31
   1abb4:	bl	93a40 <fputs@plt+0x82950>
   1abb8:	mov	r1, r0
   1abbc:	mov	r0, r7
   1abc0:	blx	r6
   1abc4:	ldr	r0, [r4, #44]	; 0x2c
   1abc8:	cmp	r0, #0
   1abcc:	beq	1abe0 <fputs@plt+0x9af0>
   1abd0:	ldr	r3, [pc, #52]	; 1ac0c <fputs@plt+0x9b1c>
   1abd4:	add	r3, pc, r3
   1abd8:	ldr	r3, [r3, #152]	; 0x98
   1abdc:	blx	r3
   1abe0:	mov	r0, #0
   1abe4:	str	r5, [r4, #24]
   1abe8:	str	r7, [r4, #44]	; 0x2c
   1abec:	ldrd	r4, [sp]
   1abf0:	ldrd	r6, [sp, #8]
   1abf4:	ldr	r8, [sp, #16]
   1abf8:	add	sp, sp, #20
   1abfc:	pop	{pc}		; (ldr pc, [sp], #4)
   1ac00:	mov	r0, #7
   1ac04:	b	1abec <fputs@plt+0x9afc>
   1ac08:	andeq	r4, r9, r0, lsl #12
   1ac0c:	andeq	r4, r9, r4, lsr #11
   1ac10:	ldrh	r2, [r0, #24]
   1ac14:	tst	r2, #2
   1ac18:	bxeq	lr
   1ac1c:	mov	r1, #1
   1ac20:	str	r4, [sp, #-8]!
   1ac24:	mov	r4, r0
   1ac28:	str	lr, [sp, #4]
   1ac2c:	bl	14c80 <fputs@plt+0x3b90>
   1ac30:	ldrh	r3, [r0, #24]
   1ac34:	ldrsh	r2, [r0, #26]
   1ac38:	bic	r3, r3, #14
   1ac3c:	orr	r3, r3, #1
   1ac40:	cmp	r2, #0
   1ac44:	strh	r3, [r0, #24]
   1ac48:	bne	1ac80 <fputs@plt+0x9b90>
   1ac4c:	ldr	r3, [r0, #28]
   1ac50:	ldrb	r1, [r3, #32]
   1ac54:	cmp	r1, #0
   1ac58:	beq	1ac80 <fputs@plt+0x9b90>
   1ac5c:	ldr	ip, [pc, #40]	; 1ac8c <fputs@plt+0x9b9c>
   1ac60:	ldr	r1, [r4]
   1ac64:	ldr	r4, [sp]
   1ac68:	add	ip, pc, ip
   1ac6c:	ldr	lr, [sp, #4]
   1ac70:	add	sp, sp, #8
   1ac74:	ldr	r0, [r3, #44]	; 0x2c
   1ac78:	ldr	r3, [ip, #140]	; 0x8c
   1ac7c:	bx	r3
   1ac80:	ldr	r4, [sp]
   1ac84:	add	sp, sp, #4
   1ac88:	pop	{pc}		; (ldr pc, [sp], #4)
   1ac8c:	andeq	r4, r9, r0, lsl r5
   1ac90:	str	r4, [sp, #-8]!
   1ac94:	subs	r4, r0, #0
   1ac98:	str	lr, [sp, #4]
   1ac9c:	beq	1acf8 <fputs@plt+0x9c08>
   1aca0:	ldr	r3, [pc, #152]	; 1ad40 <fputs@plt+0x9c50>
   1aca4:	add	r3, pc, r3
   1aca8:	ldr	r2, [r3, #192]	; 0xc0
   1acac:	cmp	r2, r4
   1acb0:	bhi	1ad04 <fputs@plt+0x9c14>
   1acb4:	ldr	r2, [r3, #196]	; 0xc4
   1acb8:	cmp	r2, r4
   1acbc:	bls	1ad04 <fputs@plt+0x9c14>
   1acc0:	ldr	ip, [r3, #188]	; 0xbc
   1acc4:	ldr	r2, [r3, #208]	; 0xd0
   1acc8:	ldr	lr, [r3, #204]	; 0xcc
   1accc:	ldr	r1, [r3, #252]	; 0xfc
   1acd0:	add	r2, r2, #1
   1acd4:	cmp	r2, ip
   1acd8:	movge	ip, #0
   1acdc:	movlt	ip, #1
   1ace0:	str	lr, [r4]
   1ace4:	str	r4, [r3, #204]	; 0xcc
   1ace8:	sub	r1, r1, #1
   1acec:	str	r2, [r3, #208]	; 0xd0
   1acf0:	str	ip, [r3, #212]	; 0xd4
   1acf4:	str	r1, [r3, #252]	; 0xfc
   1acf8:	ldr	r4, [sp]
   1acfc:	add	sp, sp, #4
   1ad00:	pop	{pc}		; (ldr pc, [sp], #4)
   1ad04:	ldr	r3, [pc, #56]	; 1ad44 <fputs@plt+0x9c54>
   1ad08:	mov	r0, r4
   1ad0c:	add	r3, pc, r3
   1ad10:	ldr	r3, [r3, #52]	; 0x34
   1ad14:	blx	r3
   1ad18:	ldr	r2, [pc, #40]	; 1ad48 <fputs@plt+0x9c58>
   1ad1c:	ldr	lr, [sp, #4]
   1ad20:	add	r2, pc, r2
   1ad24:	ldr	r3, [r2, #256]	; 0x100
   1ad28:	sub	r3, r3, r0
   1ad2c:	mov	r0, r4
   1ad30:	ldr	r4, [sp]
   1ad34:	add	sp, sp, #8
   1ad38:	str	r3, [r2, #256]	; 0x100
   1ad3c:	b	19898 <fputs@plt+0x87a8>
   1ad40:	andeq	r8, r9, r4, lsr #23
   1ad44:	andeq	r4, r9, ip, ror #8
   1ad48:	andeq	r8, r9, r8, lsr #22
   1ad4c:	str	r4, [sp, #-8]!
   1ad50:	ldr	r4, [r0, #20]
   1ad54:	str	lr, [sp, #4]
   1ad58:	ldrb	r3, [r0, #13]
   1ad5c:	cmp	r3, #0
   1ad60:	beq	1ad98 <fputs@plt+0x9ca8>
   1ad64:	ldr	r3, [r4, #52]	; 0x34
   1ad68:	str	r3, [r0, #16]
   1ad6c:	str	r0, [r4, #52]	; 0x34
   1ad70:	ldr	r3, [r4, #16]
   1ad74:	cmp	r3, #0
   1ad78:	beq	1ad8c <fputs@plt+0x9c9c>
   1ad7c:	ldr	r2, [r4]
   1ad80:	ldr	r3, [r2, #16]
   1ad84:	sub	r3, r3, #1
   1ad88:	str	r3, [r2, #16]
   1ad8c:	ldr	r4, [sp]
   1ad90:	add	sp, sp, #4
   1ad94:	pop	{pc}		; (ldr pc, [sp], #4)
   1ad98:	ldr	r0, [r0]
   1ad9c:	bl	1ac90 <fputs@plt+0x9ba0>
   1ada0:	b	1ad70 <fputs@plt+0x9c80>
   1ada4:	ldr	ip, [r0, #20]
   1ada8:	str	r4, [sp, #-8]!
   1adac:	ldr	r4, [r0, #8]
   1adb0:	ldrd	r2, [ip, #44]	; 0x2c
   1adb4:	str	lr, [sp, #4]
   1adb8:	udiv	lr, r4, r2
   1adbc:	mls	lr, r2, lr, r4
   1adc0:	ldr	r2, [r3, lr, lsl #2]
   1adc4:	add	r3, r3, lr, lsl #2
   1adc8:	cmp	r2, r0
   1adcc:	bne	1add8 <fputs@plt+0x9ce8>
   1add0:	b	1ade8 <fputs@plt+0x9cf8>
   1add4:	mov	r2, r3
   1add8:	ldr	r3, [r2, #16]
   1addc:	cmp	r3, r0
   1ade0:	bne	1add4 <fputs@plt+0x9ce4>
   1ade4:	add	r3, r2, #16
   1ade8:	ldr	r2, [ip, #40]	; 0x28
   1adec:	cmp	r1, #0
   1adf0:	ldr	r1, [r0, #16]
   1adf4:	sub	r2, r2, #1
   1adf8:	str	r1, [r3]
   1adfc:	str	r2, [ip, #40]	; 0x28
   1ae00:	bne	1ae10 <fputs@plt+0x9d20>
   1ae04:	ldr	r4, [sp]
   1ae08:	add	sp, sp, #4
   1ae0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae10:	ldr	r4, [sp]
   1ae14:	ldr	lr, [sp, #4]
   1ae18:	add	sp, sp, #8
   1ae1c:	b	1ad4c <fputs@plt+0x9c5c>
   1ae20:	cmp	r2, #0
   1ae24:	bne	1ae7c <fputs@plt+0x9d8c>
   1ae28:	ldr	r3, [r0]
   1ae2c:	push	{lr}		; (str lr, [sp, #-4]!)
   1ae30:	ldr	ip, [r3, #4]
   1ae34:	ldr	lr, [r3, #16]
   1ae38:	cmp	lr, ip
   1ae3c:	bls	1ae50 <fputs@plt+0x9d60>
   1ae40:	mov	r0, r1
   1ae44:	mov	r1, #1
   1ae48:	pop	{lr}		; (ldr lr, [sp], #4)
   1ae4c:	b	1ada4 <fputs@plt+0x9cb4>
   1ae50:	add	lr, r3, #20
   1ae54:	ldr	ip, [r0, #36]	; 0x24
   1ae58:	str	lr, [r1, #28]
   1ae5c:	ldr	lr, [r3, #44]	; 0x2c
   1ae60:	add	ip, ip, #1
   1ae64:	str	lr, [r1, #24]
   1ae68:	str	r1, [lr, #28]
   1ae6c:	str	r1, [r3, #44]	; 0x2c
   1ae70:	str	ip, [r0, #36]	; 0x24
   1ae74:	strb	r2, [r1, #12]
   1ae78:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae7c:	mov	r0, r1
   1ae80:	mov	r1, #1
   1ae84:	b	1ada4 <fputs@plt+0x9cb4>
   1ae88:	ldr	r3, [r0, #44]	; 0x2c
   1ae8c:	cmp	r3, #0
   1ae90:	bxeq	lr
   1ae94:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1ae98:	mov	r5, #0
   1ae9c:	strd	r6, [sp, #8]
   1aea0:	mov	r7, r0
   1aea4:	mov	r6, #1
   1aea8:	str	r8, [sp, #16]
   1aeac:	mov	r8, r1
   1aeb0:	str	lr, [sp, #20]
   1aeb4:	ldr	r3, [r7, #48]	; 0x30
   1aeb8:	add	r4, r3, r5, lsl #2
   1aebc:	ldr	r3, [r3, r5, lsl #2]
   1aec0:	cmp	r3, #0
   1aec4:	mov	r0, r3
   1aec8:	beq	1af40 <fputs@plt+0x9e50>
   1aecc:	ldr	ip, [r3, #8]
   1aed0:	ldr	r2, [r3, #16]
   1aed4:	cmp	ip, r8
   1aed8:	addcc	r4, r3, #16
   1aedc:	movcc	r3, r2
   1aee0:	bcc	1aec0 <fputs@plt+0x9dd0>
   1aee4:	ldr	ip, [r7, #40]	; 0x28
   1aee8:	sub	ip, ip, #1
   1aeec:	str	ip, [r7, #40]	; 0x28
   1aef0:	str	r2, [r4]
   1aef4:	ldrb	r2, [r3, #12]
   1aef8:	cmp	r2, #0
   1aefc:	bne	1af2c <fputs@plt+0x9e3c>
   1af00:	ldr	ip, [r3, #20]
   1af04:	ldr	r1, [r3, #24]
   1af08:	ldr	lr, [r3, #28]
   1af0c:	str	r1, [lr, #24]
   1af10:	str	lr, [r1, #28]
   1af14:	strb	r6, [r3, #12]
   1af18:	ldr	r1, [ip, #36]	; 0x24
   1af1c:	str	r2, [r3, #24]
   1af20:	str	r2, [r3, #28]
   1af24:	sub	r3, r1, #1
   1af28:	str	r3, [ip, #36]	; 0x24
   1af2c:	bl	1ad4c <fputs@plt+0x9c5c>
   1af30:	ldr	r3, [r4]
   1af34:	cmp	r3, #0
   1af38:	mov	r0, r3
   1af3c:	bne	1aecc <fputs@plt+0x9ddc>
   1af40:	ldr	r3, [r7, #44]	; 0x2c
   1af44:	add	r5, r5, #1
   1af48:	cmp	r3, r5
   1af4c:	bhi	1aeb4 <fputs@plt+0x9dc4>
   1af50:	ldrd	r4, [sp]
   1af54:	ldrd	r6, [sp, #8]
   1af58:	ldr	r8, [sp, #16]
   1af5c:	add	sp, sp, #20
   1af60:	pop	{pc}		; (ldr pc, [sp], #4)
   1af64:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1af68:	ldr	r4, [r0]
   1af6c:	ldr	r2, [r4, #4]
   1af70:	ldr	r3, [r4, #16]
   1af74:	strd	r6, [sp, #8]
   1af78:	mov	r6, r0
   1af7c:	str	r8, [sp, #16]
   1af80:	str	lr, [sp, #20]
   1af84:	cmp	r2, r3
   1af88:	bcs	1affc <fputs@plt+0x9f0c>
   1af8c:	ldr	r3, [r4, #48]	; 0x30
   1af90:	ldrb	r7, [r3, #14]
   1af94:	cmp	r7, #0
   1af98:	bne	1affc <fputs@plt+0x9f0c>
   1af9c:	mov	r5, #1
   1afa0:	b	1afb4 <fputs@plt+0x9ec4>
   1afa4:	ldr	r3, [r4, #48]	; 0x30
   1afa8:	ldrb	r2, [r3, #14]
   1afac:	cmp	r2, #0
   1afb0:	bne	1affc <fputs@plt+0x9f0c>
   1afb4:	ldr	ip, [r3, #20]
   1afb8:	mov	r0, r3
   1afbc:	mov	r1, #1
   1afc0:	ldr	r2, [r3, #24]
   1afc4:	ldr	lr, [r3, #28]
   1afc8:	str	r2, [lr, #24]
   1afcc:	str	lr, [r2, #28]
   1afd0:	strb	r5, [r3, #12]
   1afd4:	ldr	r2, [ip, #36]	; 0x24
   1afd8:	str	r7, [r3, #24]
   1afdc:	str	r7, [r3, #28]
   1afe0:	sub	r3, r2, #1
   1afe4:	str	r3, [ip, #36]	; 0x24
   1afe8:	bl	1ada4 <fputs@plt+0x9cb4>
   1afec:	ldr	r3, [r4, #4]
   1aff0:	ldr	r2, [r4, #16]
   1aff4:	cmp	r2, r3
   1aff8:	bhi	1afa4 <fputs@plt+0x9eb4>
   1affc:	ldr	r4, [r6, #40]	; 0x28
   1b000:	cmp	r4, #0
   1b004:	bne	1b020 <fputs@plt+0x9f30>
   1b008:	ldr	r0, [r6, #56]	; 0x38
   1b00c:	cmp	r0, #0
   1b010:	beq	1b020 <fputs@plt+0x9f30>
   1b014:	bl	19898 <fputs@plt+0x87a8>
   1b018:	str	r4, [r6, #52]	; 0x34
   1b01c:	str	r4, [r6, #56]	; 0x38
   1b020:	ldrd	r4, [sp]
   1b024:	ldrd	r6, [sp, #8]
   1b028:	ldr	r8, [sp, #16]
   1b02c:	add	sp, sp, #20
   1b030:	pop	{pc}		; (ldr pc, [sp], #4)
   1b034:	strd	r4, [sp, #-16]!
   1b038:	mov	r1, #0
   1b03c:	mov	r4, r0
   1b040:	ldr	r5, [r0]
   1b044:	str	r6, [sp, #8]
   1b048:	str	lr, [sp, #12]
   1b04c:	bl	1ae88 <fputs@plt+0x9d98>
   1b050:	ldr	r2, [r4, #20]
   1b054:	mov	r0, r4
   1b058:	ldmib	r5, {r1, ip}
   1b05c:	ldr	lr, [r4, #24]
   1b060:	add	r3, r2, #10
   1b064:	sub	r2, ip, r2
   1b068:	sub	r1, r1, lr
   1b06c:	add	r3, r3, r1
   1b070:	sub	r3, r3, ip
   1b074:	stmib	r5, {r1, r2, r3}
   1b078:	bl	1af64 <fputs@plt+0x9e74>
   1b07c:	ldr	r0, [r4, #56]	; 0x38
   1b080:	bl	19898 <fputs@plt+0x87a8>
   1b084:	ldr	r0, [r4, #48]	; 0x30
   1b088:	bl	19898 <fputs@plt+0x87a8>
   1b08c:	mov	r0, r4
   1b090:	ldrd	r4, [sp]
   1b094:	ldr	r6, [sp, #8]
   1b098:	ldr	lr, [sp, #12]
   1b09c:	add	sp, sp, #16
   1b0a0:	b	19898 <fputs@plt+0x87a8>
   1b0a4:	ldr	r2, [r0, #16]
   1b0a8:	cmp	r2, #0
   1b0ac:	bxeq	lr
   1b0b0:	strd	r4, [sp, #-12]!
   1b0b4:	add	ip, r1, r1, lsl #3
   1b0b8:	ldr	r4, [r0]
   1b0bc:	str	lr, [sp, #8]
   1b0c0:	movw	lr, #52429	; 0xcccd
   1b0c4:	movt	lr, #52428	; 0xcccc
   1b0c8:	ldr	r5, [r0, #24]
   1b0cc:	umull	r2, ip, lr, ip
   1b0d0:	ldmib	r4, {r2, lr}
   1b0d4:	lsr	ip, ip, #3
   1b0d8:	sub	r2, r2, r5
   1b0dc:	rsb	lr, lr, #10
   1b0e0:	add	r2, r2, r1
   1b0e4:	add	lr, lr, r2
   1b0e8:	str	r2, [r4, #4]
   1b0ec:	str	lr, [r4, #12]
   1b0f0:	str	r1, [r0, #24]
   1b0f4:	str	ip, [r0, #28]
   1b0f8:	ldrd	r4, [sp]
   1b0fc:	ldr	lr, [sp, #8]
   1b100:	add	sp, sp, #12
   1b104:	b	1af64 <fputs@plt+0x9e74>
   1b108:	ldr	r2, [r0, #16]
   1b10c:	cmp	r2, #0
   1b110:	bxeq	lr
   1b114:	strd	r4, [sp, #-16]!
   1b118:	mov	r3, #0
   1b11c:	ldr	r4, [r0]
   1b120:	ldr	r5, [r4, #4]
   1b124:	str	r6, [sp, #8]
   1b128:	str	lr, [sp, #12]
   1b12c:	str	r3, [r4, #4]
   1b130:	bl	1af64 <fputs@plt+0x9e74>
   1b134:	ldr	r6, [sp, #8]
   1b138:	str	r5, [r4, #4]
   1b13c:	ldrd	r4, [sp]
   1b140:	add	sp, sp, #12
   1b144:	pop	{pc}		; (ldr pc, [sp], #4)
   1b148:	ldr	ip, [r0, #32]
   1b14c:	cmp	ip, r1
   1b150:	bxcc	lr
   1b154:	strd	r4, [sp, #-16]!
   1b158:	mov	r4, r1
   1b15c:	mov	r5, r0
   1b160:	str	r6, [sp, #8]
   1b164:	str	lr, [sp, #12]
   1b168:	bl	1ae88 <fputs@plt+0x9d98>
   1b16c:	sub	r3, r4, #1
   1b170:	ldr	r6, [sp, #8]
   1b174:	str	r3, [r5, #32]
   1b178:	ldrd	r4, [sp]
   1b17c:	add	sp, sp, #12
   1b180:	pop	{pc}		; (ldr pc, [sp], #4)
   1b184:	strd	r4, [sp, #-16]!
   1b188:	mov	r4, r0
   1b18c:	mov	r5, r1
   1b190:	str	r6, [sp, #8]
   1b194:	str	lr, [sp, #12]
   1b198:	ldrb	r3, [r0, #14]
   1b19c:	cmp	r3, #0
   1b1a0:	bne	1b1bc <fputs@plt+0xa0cc>
   1b1a4:	ldr	r0, [r0, #64]	; 0x40
   1b1a8:	ldr	r3, [r0]
   1b1ac:	ldr	r3, [r3, #28]
   1b1b0:	blx	r3
   1b1b4:	cmp	r0, #0
   1b1b8:	bne	1b1e0 <fputs@plt+0xa0f0>
   1b1bc:	ldrb	r3, [r4, #18]
   1b1c0:	sub	r0, r5, #4
   1b1c4:	clz	r0, r0
   1b1c8:	lsr	r0, r0, #5
   1b1cc:	cmp	r3, #5
   1b1d0:	orrne	r0, r0, #1
   1b1d4:	cmp	r0, #0
   1b1d8:	movne	r0, #0
   1b1dc:	strbne	r5, [r4, #18]
   1b1e0:	ldrd	r4, [sp]
   1b1e4:	ldr	r6, [sp, #8]
   1b1e8:	add	sp, sp, #12
   1b1ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1b1f0:	str	r4, [sp, #-8]!
   1b1f4:	mov	r4, r0
   1b1f8:	str	lr, [sp, #4]
   1b1fc:	ldrb	r3, [r0, #13]
   1b200:	cmp	r3, #0
   1b204:	bne	1b220 <fputs@plt+0xa130>
   1b208:	ldr	r0, [r0, #64]	; 0x40
   1b20c:	ldr	r3, [r0]
   1b210:	ldr	r3, [r3, #48]	; 0x30
   1b214:	blx	r3
   1b218:	tst	r0, #4096	; 0x1000
   1b21c:	beq	1b234 <fputs@plt+0xa144>
   1b220:	mov	r3, #512	; 0x200
   1b224:	str	r3, [r4, #156]	; 0x9c
   1b228:	ldr	r4, [sp]
   1b22c:	add	sp, sp, #4
   1b230:	pop	{pc}		; (ldr pc, [sp], #4)
   1b234:	ldr	r0, [r4, #64]	; 0x40
   1b238:	ldr	r3, [r0]
   1b23c:	ldr	r3, [r3, #44]	; 0x2c
   1b240:	cmp	r3, #0
   1b244:	moveq	r0, #4096	; 0x1000
   1b248:	beq	1b264 <fputs@plt+0xa174>
   1b24c:	blx	r3
   1b250:	cmp	r0, #31
   1b254:	movle	r0, #512	; 0x200
   1b258:	ble	1b264 <fputs@plt+0xa174>
   1b25c:	cmp	r0, #65536	; 0x10000
   1b260:	movge	r0, #65536	; 0x10000
   1b264:	str	r0, [r4, #156]	; 0x9c
   1b268:	ldr	r4, [sp]
   1b26c:	add	sp, sp, #4
   1b270:	pop	{pc}		; (ldr pc, [sp], #4)
   1b274:	strd	r4, [sp, #-16]!
   1b278:	mov	r5, r0
   1b27c:	str	r6, [sp, #8]
   1b280:	mov	r6, r1
   1b284:	str	lr, [sp, #12]
   1b288:	ldrb	r2, [r5, #18]
   1b28c:	mov	r1, r6
   1b290:	mov	r0, r5
   1b294:	sub	r3, r2, #5
   1b298:	clz	r3, r3
   1b29c:	lsr	r3, r3, #5
   1b2a0:	cmp	r2, r6
   1b2a4:	orrlt	r3, r3, #1
   1b2a8:	cmp	r3, #0
   1b2ac:	beq	1b2e8 <fputs@plt+0xa1f8>
   1b2b0:	bl	1b184 <fputs@plt+0xa094>
   1b2b4:	cmp	r0, #5
   1b2b8:	mov	r4, r0
   1b2bc:	bne	1b2d4 <fputs@plt+0xa1e4>
   1b2c0:	ldr	r3, [r5, #184]	; 0xb8
   1b2c4:	ldr	r0, [r5, #188]	; 0xbc
   1b2c8:	blx	r3
   1b2cc:	cmp	r0, #0
   1b2d0:	bne	1b288 <fputs@plt+0xa198>
   1b2d4:	mov	r0, r4
   1b2d8:	ldrd	r4, [sp]
   1b2dc:	ldr	r6, [sp, #8]
   1b2e0:	add	sp, sp, #12
   1b2e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b2e8:	mov	r4, r3
   1b2ec:	b	1b2d4 <fputs@plt+0xa1e4>
   1b2f0:	str	r4, [sp, #-8]!
   1b2f4:	mov	r4, r0
   1b2f8:	ldr	r0, [r0, #64]	; 0x40
   1b2fc:	ldr	r3, [r0]
   1b300:	str	lr, [sp, #4]
   1b304:	cmp	r3, #0
   1b308:	beq	1b328 <fputs@plt+0xa238>
   1b30c:	mov	r2, r1
   1b310:	mov	r1, #21
   1b314:	ldr	r3, [r3, #40]	; 0x28
   1b318:	blx	r3
   1b31c:	cmp	r0, #0
   1b320:	cmpne	r0, #12
   1b324:	bne	1b338 <fputs@plt+0xa248>
   1b328:	ldrb	r3, [r4, #7]
   1b32c:	cmp	r3, #0
   1b330:	movne	r0, #0
   1b334:	beq	1b344 <fputs@plt+0xa254>
   1b338:	ldr	r4, [sp]
   1b33c:	add	sp, sp, #4
   1b340:	pop	{pc}		; (ldr pc, [sp], #4)
   1b344:	ldr	r0, [r4, #64]	; 0x40
   1b348:	ldrb	r1, [r4, #12]
   1b34c:	ldr	r4, [sp]
   1b350:	ldr	r3, [r0]
   1b354:	ldr	lr, [sp, #4]
   1b358:	add	sp, sp, #8
   1b35c:	ldr	r3, [r3, #20]
   1b360:	bx	r3
   1b364:	mov	r1, #4
   1b368:	strd	r4, [sp, #-16]!
   1b36c:	mov	r4, r0
   1b370:	str	r6, [sp, #8]
   1b374:	str	lr, [sp, #12]
   1b378:	bl	1b184 <fputs@plt+0xa094>
   1b37c:	subs	r5, r0, #0
   1b380:	beq	1b3bc <fputs@plt+0xa2cc>
   1b384:	ldr	r0, [r4, #64]	; 0x40
   1b388:	ldr	r3, [r0]
   1b38c:	cmp	r3, #0
   1b390:	beq	1b3bc <fputs@plt+0xa2cc>
   1b394:	ldrb	r2, [r4, #14]
   1b398:	cmp	r2, #0
   1b39c:	bne	1b3ac <fputs@plt+0xa2bc>
   1b3a0:	mov	r1, #1
   1b3a4:	ldr	r3, [r3, #32]
   1b3a8:	blx	r3
   1b3ac:	ldrb	r3, [r4, #18]
   1b3b0:	cmp	r3, #5
   1b3b4:	movne	r3, #1
   1b3b8:	strbne	r3, [r4, #18]
   1b3bc:	mov	r0, r5
   1b3c0:	ldrd	r4, [sp]
   1b3c4:	ldr	r6, [sp, #8]
   1b3c8:	add	sp, sp, #12
   1b3cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1b3d0:	ldr	r3, [r0]
   1b3d4:	ldr	r3, [r3, #60]	; 0x3c
   1b3d8:	bx	r3
   1b3dc:	ldr	ip, [r0, #32]
   1b3e0:	mov	r1, #1
   1b3e4:	movw	r2, #57880	; 0xe218
   1b3e8:	movt	r2, #45	; 0x2d
   1b3ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b3f0:	mov	r4, r0
   1b3f4:	add	r3, r0, #68	; 0x44
   1b3f8:	ldr	r5, [ip]
   1b3fc:	strd	r6, [sp, #8]
   1b400:	add	r6, r0, #100	; 0x64
   1b404:	str	r8, [sp, #16]
   1b408:	str	lr, [sp, #20]
   1b40c:	mov	lr, r2
   1b410:	strb	r1, [r0, #64]	; 0x40
   1b414:	str	r2, [r4, #52]!	; 0x34
   1b418:	ldr	ip, [r0, #56]	; 0x38
   1b41c:	add	ip, ip, r2
   1b420:	ldmdb	r3, {r1, r2}
   1b424:	add	r3, r3, #8
   1b428:	cmp	r6, r3
   1b42c:	add	r1, ip, r1
   1b430:	add	lr, lr, r1
   1b434:	add	r2, lr, r2
   1b438:	add	ip, ip, r2
   1b43c:	bne	1b420 <fputs@plt+0xa330>
   1b440:	mov	r3, r4
   1b444:	add	r2, r5, #48	; 0x30
   1b448:	str	lr, [r0, #92]	; 0x5c
   1b44c:	add	r6, r4, #48	; 0x30
   1b450:	str	ip, [r0, #96]	; 0x60
   1b454:	ldr	r7, [r3]
   1b458:	add	r3, r3, #16
   1b45c:	add	r2, r2, #16
   1b460:	ldr	lr, [r3, #-12]
   1b464:	ldr	ip, [r3, #-8]
   1b468:	ldr	r1, [r3, #-4]
   1b46c:	cmp	r3, r6
   1b470:	str	r7, [r2, #-16]
   1b474:	str	lr, [r2, #-12]
   1b478:	str	ip, [r2, #-8]
   1b47c:	str	r1, [r2, #-4]
   1b480:	bne	1b454 <fputs@plt+0xa364>
   1b484:	ldrb	r3, [r0, #43]	; 0x2b
   1b488:	cmp	r3, #2
   1b48c:	beq	1b498 <fputs@plt+0xa3a8>
   1b490:	ldr	r0, [r0, #4]
   1b494:	bl	1b3d0 <fputs@plt+0xa2e0>
   1b498:	mov	r3, r4
   1b49c:	mov	r2, r5
   1b4a0:	ldr	lr, [r3]
   1b4a4:	add	r3, r3, #16
   1b4a8:	add	r2, r2, #16
   1b4ac:	ldr	ip, [r3, #-12]
   1b4b0:	ldr	r0, [r3, #-8]
   1b4b4:	ldr	r1, [r3, #-4]
   1b4b8:	cmp	r3, r6
   1b4bc:	str	lr, [r2, #-16]
   1b4c0:	str	ip, [r2, #-12]
   1b4c4:	str	r0, [r2, #-8]
   1b4c8:	str	r1, [r2, #-4]
   1b4cc:	bne	1b4a0 <fputs@plt+0xa3b0>
   1b4d0:	ldrd	r4, [sp]
   1b4d4:	ldrd	r6, [sp, #8]
   1b4d8:	ldr	r8, [sp, #16]
   1b4dc:	add	sp, sp, #20
   1b4e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b4e4:	ldr	r2, [r0, #84]	; 0x54
   1b4e8:	strd	r4, [sp, #-16]!
   1b4ec:	mov	r5, #0
   1b4f0:	ldr	ip, [r0, #112]	; 0x70
   1b4f4:	str	lr, [sp, #12]
   1b4f8:	ldr	lr, [r0, #32]
   1b4fc:	rev	r2, r2
   1b500:	str	r6, [sp, #8]
   1b504:	add	r2, r2, #1
   1b508:	add	ip, ip, #1
   1b50c:	rev	r2, r2
   1b510:	ldr	r4, [lr]
   1b514:	str	r5, [r0, #68]	; 0x44
   1b518:	str	r2, [r0, #84]	; 0x54
   1b51c:	str	r1, [r0, #88]	; 0x58
   1b520:	str	ip, [r0, #112]	; 0x70
   1b524:	bl	1b3dc <fputs@plt+0xa2ec>
   1b528:	mvn	r3, #0
   1b52c:	ldr	r6, [sp, #8]
   1b530:	str	r5, [r4, #96]	; 0x60
   1b534:	str	r5, [r4, #128]	; 0x80
   1b538:	str	r5, [r4, #104]	; 0x68
   1b53c:	str	r3, [r4, #108]	; 0x6c
   1b540:	str	r3, [r4, #112]	; 0x70
   1b544:	str	r3, [r4, #116]	; 0x74
   1b548:	ldrd	r4, [sp]
   1b54c:	add	sp, sp, #12
   1b550:	pop	{pc}		; (ldr pc, [sp], #4)
   1b554:	ldr	r2, [r0, #32]
   1b558:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b55c:	mov	r5, r1
   1b560:	strd	r6, [sp, #8]
   1b564:	mov	r6, r0
   1b568:	str	r8, [sp, #16]
   1b56c:	str	lr, [sp, #20]
   1b570:	sub	sp, sp, #96	; 0x60
   1b574:	ldrb	r3, [r0, #43]	; 0x2b
   1b578:	mov	r4, sp
   1b57c:	ldr	r7, [r2]
   1b580:	cmp	r3, #2
   1b584:	ldr	r1, [r7]
   1b588:	ldr	r2, [r7, #4]
   1b58c:	ldr	r3, [r7, #8]
   1b590:	str	r1, [sp]
   1b594:	ldr	r1, [r7, #12]
   1b598:	strd	r2, [r4, #4]
   1b59c:	ldr	r2, [r7, #16]
   1b5a0:	str	r1, [r4, #12]
   1b5a4:	ldr	r3, [r7, #20]
   1b5a8:	ldr	r1, [r7, #24]
   1b5ac:	strd	r2, [r4, #16]
   1b5b0:	ldr	r2, [r7, #28]
   1b5b4:	str	r1, [r4, #24]
   1b5b8:	ldr	r3, [r7, #32]
   1b5bc:	ldr	r1, [r7, #36]	; 0x24
   1b5c0:	strd	r2, [r4, #28]
   1b5c4:	ldr	r2, [r7, #40]	; 0x28
   1b5c8:	str	r1, [r4, #36]	; 0x24
   1b5cc:	ldr	r3, [r7, #44]	; 0x2c
   1b5d0:	strd	r2, [r4, #40]	; 0x28
   1b5d4:	beq	1b5e0 <fputs@plt+0xa4f0>
   1b5d8:	ldr	r0, [r0, #4]
   1b5dc:	bl	1b3d0 <fputs@plt+0xa2e0>
   1b5e0:	mov	r3, r7
   1b5e4:	add	ip, sp, #48	; 0x30
   1b5e8:	ldr	r7, [r3, #48]!	; 0x30
   1b5ec:	mov	r1, ip
   1b5f0:	mov	r2, #48	; 0x30
   1b5f4:	mov	r0, r4
   1b5f8:	ldr	lr, [r3, #4]
   1b5fc:	str	r7, [sp, #48]	; 0x30
   1b600:	ldr	r8, [r3, #8]
   1b604:	ldr	r7, [r3, #12]
   1b608:	str	lr, [sp, #52]	; 0x34
   1b60c:	ldr	lr, [r3, #16]
   1b610:	str	r8, [sp, #56]	; 0x38
   1b614:	ldr	r8, [r3, #20]
   1b618:	str	r7, [sp, #60]	; 0x3c
   1b61c:	ldr	r7, [r3, #24]
   1b620:	str	lr, [sp, #64]	; 0x40
   1b624:	ldr	lr, [r3, #28]
   1b628:	str	r8, [sp, #68]	; 0x44
   1b62c:	ldr	r8, [r3, #32]
   1b630:	str	r7, [sp, #72]	; 0x48
   1b634:	ldr	r7, [r3, #36]	; 0x24
   1b638:	str	lr, [sp, #76]	; 0x4c
   1b63c:	ldr	lr, [r3, #40]	; 0x28
   1b640:	str	r8, [sp, #80]	; 0x50
   1b644:	ldr	r3, [r3, #44]	; 0x2c
   1b648:	str	r7, [sp, #84]	; 0x54
   1b64c:	str	lr, [sp, #88]	; 0x58
   1b650:	str	r3, [sp, #92]	; 0x5c
   1b654:	bl	10e20 <memcmp@plt>
   1b658:	cmp	r0, #0
   1b65c:	bne	1b6bc <fputs@plt+0xa5cc>
   1b660:	ldrb	r3, [sp, #12]
   1b664:	cmp	r3, #0
   1b668:	beq	1b6bc <fputs@plt+0xa5cc>
   1b66c:	ldr	ip, [sp]
   1b670:	mov	r3, r4
   1b674:	add	lr, sp, #32
   1b678:	ldr	r0, [sp, #4]
   1b67c:	add	r0, ip, r0
   1b680:	ldr	r1, [r3, #8]
   1b684:	add	r3, r3, #8
   1b688:	ldr	r2, [r3, #4]
   1b68c:	cmp	lr, r3
   1b690:	add	r1, r0, r1
   1b694:	add	ip, ip, r1
   1b698:	add	r2, ip, r2
   1b69c:	add	r0, r0, r2
   1b6a0:	bne	1b680 <fputs@plt+0xa590>
   1b6a4:	ldr	r3, [sp, #40]	; 0x28
   1b6a8:	cmp	r3, ip
   1b6ac:	bne	1b6bc <fputs@plt+0xa5cc>
   1b6b0:	ldr	r3, [sp, #44]	; 0x2c
   1b6b4:	cmp	r3, r0
   1b6b8:	beq	1b6d8 <fputs@plt+0xa5e8>
   1b6bc:	mov	r0, #1
   1b6c0:	add	sp, sp, #96	; 0x60
   1b6c4:	ldrd	r4, [sp]
   1b6c8:	ldrd	r6, [sp, #8]
   1b6cc:	ldr	r8, [sp, #16]
   1b6d0:	add	sp, sp, #20
   1b6d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b6d8:	add	r7, r6, #52	; 0x34
   1b6dc:	mov	r2, #48	; 0x30
   1b6e0:	mov	r0, r7
   1b6e4:	mov	r1, r4
   1b6e8:	bl	10e20 <memcmp@plt>
   1b6ec:	cmp	r0, #0
   1b6f0:	beq	1b6c0 <fputs@plt+0xa5d0>
   1b6f4:	ldr	r2, [r4, #4]
   1b6f8:	mov	r3, #1
   1b6fc:	mov	r0, #0
   1b700:	str	r3, [r5]
   1b704:	ldr	r3, [r4, #8]
   1b708:	str	r2, [r6, #56]	; 0x38
   1b70c:	ldr	r2, [r4, #16]
   1b710:	str	r3, [r6, #60]	; 0x3c
   1b714:	ldr	r1, [sp]
   1b718:	ldr	r3, [r4, #20]
   1b71c:	str	r2, [r6, #68]	; 0x44
   1b720:	ldr	r2, [r4, #28]
   1b724:	str	r1, [r6, #52]	; 0x34
   1b728:	str	r3, [r6, #72]	; 0x48
   1b72c:	ldr	r1, [r4, #12]
   1b730:	ldr	r3, [r4, #32]
   1b734:	str	r2, [r6, #80]	; 0x50
   1b738:	ldr	r2, [r4, #40]	; 0x28
   1b73c:	str	r1, [r6, #64]	; 0x40
   1b740:	str	r3, [r6, #84]	; 0x54
   1b744:	ldr	r1, [r4, #24]
   1b748:	ldr	r3, [r4, #44]	; 0x2c
   1b74c:	str	r2, [r6, #92]	; 0x5c
   1b750:	ldrh	r2, [r6, #66]	; 0x42
   1b754:	str	r1, [r6, #76]	; 0x4c
   1b758:	str	r3, [r6, #96]	; 0x60
   1b75c:	ldr	r1, [r4, #36]	; 0x24
   1b760:	lsl	r3, r2, #16
   1b764:	and	r2, r2, #65024	; 0xfe00
   1b768:	and	r3, r3, #65536	; 0x10000
   1b76c:	orr	r3, r3, r2
   1b770:	str	r3, [r6, #36]	; 0x24
   1b774:	str	r1, [r6, #88]	; 0x58
   1b778:	b	1b6c0 <fputs@plt+0xa5d0>
   1b77c:	ldr	ip, [r0]
   1b780:	mov	r3, #6
   1b784:	mov	r2, #1
   1b788:	push	{lr}		; (str lr, [sp, #-4]!)
   1b78c:	ldr	lr, [ip, #56]	; 0x38
   1b790:	mov	ip, lr
   1b794:	pop	{lr}		; (ldr lr, [sp], #4)
   1b798:	bx	ip
   1b79c:	ldr	ip, [r0]
   1b7a0:	mov	r3, #5
   1b7a4:	mov	r2, #1
   1b7a8:	push	{lr}		; (str lr, [sp, #-4]!)
   1b7ac:	ldr	lr, [ip, #56]	; 0x38
   1b7b0:	mov	ip, lr
   1b7b4:	pop	{lr}		; (ldr lr, [sp], #4)
   1b7b8:	bx	ip
   1b7bc:	ldr	ip, [r0]
   1b7c0:	mov	r3, #10
   1b7c4:	push	{lr}		; (str lr, [sp, #-4]!)
   1b7c8:	ldr	lr, [ip, #56]	; 0x38
   1b7cc:	mov	ip, lr
   1b7d0:	pop	{lr}		; (ldr lr, [sp], #4)
   1b7d4:	bx	ip
   1b7d8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b7dc:	mov	r4, r0
   1b7e0:	mov	r5, r1
   1b7e4:	strd	r6, [sp, #8]
   1b7e8:	mov	r7, r2
   1b7ec:	mov	r6, r3
   1b7f0:	str	r8, [sp, #16]
   1b7f4:	str	lr, [sp, #20]
   1b7f8:	b	1b830 <fputs@plt+0xa740>
   1b7fc:	bl	1b7bc <fputs@plt+0xa6cc>
   1b800:	mov	r2, r0
   1b804:	cmp	r5, #0
   1b808:	sub	r3, r2, #5
   1b80c:	mov	r0, r7
   1b810:	clz	r3, r3
   1b814:	lsr	r3, r3, #5
   1b818:	moveq	r3, #0
   1b81c:	cmp	r3, #0
   1b820:	beq	1b84c <fputs@plt+0xa75c>
   1b824:	blx	r5
   1b828:	cmp	r0, #0
   1b82c:	beq	1b864 <fputs@plt+0xa774>
   1b830:	ldrb	r3, [r4, #43]	; 0x2b
   1b834:	mov	r1, r6
   1b838:	ldr	r0, [r4, #4]
   1b83c:	ldr	r2, [sp, #24]
   1b840:	cmp	r3, #0
   1b844:	beq	1b7fc <fputs@plt+0xa70c>
   1b848:	mov	r2, #0
   1b84c:	ldrd	r4, [sp]
   1b850:	mov	r0, r2
   1b854:	ldrd	r6, [sp, #8]
   1b858:	ldr	r8, [sp, #16]
   1b85c:	add	sp, sp, #20
   1b860:	pop	{pc}		; (ldr pc, [sp], #4)
   1b864:	mov	r2, #5
   1b868:	b	1b84c <fputs@plt+0xa75c>
   1b86c:	ldr	ip, [r0]
   1b870:	mov	r3, #9
   1b874:	push	{lr}		; (str lr, [sp, #-4]!)
   1b878:	ldr	lr, [ip, #56]	; 0x38
   1b87c:	mov	ip, lr
   1b880:	pop	{lr}		; (ldr lr, [sp], #4)
   1b884:	bx	ip
   1b888:	ldrb	r3, [r0, #43]	; 0x2b
   1b88c:	cmp	r3, #2
   1b890:	beq	1b8a4 <fputs@plt+0xa7b4>
   1b894:	ldr	r0, [r0, #4]
   1b898:	ldr	r3, [r0]
   1b89c:	ldr	r3, [r3, #64]	; 0x40
   1b8a0:	bx	r3
   1b8a4:	ldr	r3, [r0, #24]
   1b8a8:	cmp	r3, #0
   1b8ac:	bxle	lr
   1b8b0:	strd	r4, [sp, #-16]!
   1b8b4:	mov	r4, #0
   1b8b8:	mov	r5, r0
   1b8bc:	ldr	r3, [r0, #32]
   1b8c0:	str	r6, [sp, #8]
   1b8c4:	mov	r6, r4
   1b8c8:	str	lr, [sp, #12]
   1b8cc:	ldr	r0, [r3, r4, lsl #2]
   1b8d0:	bl	19898 <fputs@plt+0x87a8>
   1b8d4:	ldr	r2, [r5, #24]
   1b8d8:	ldr	r3, [r5, #32]
   1b8dc:	str	r6, [r3, r4, lsl #2]
   1b8e0:	add	r4, r4, #1
   1b8e4:	cmp	r4, r2
   1b8e8:	blt	1b8cc <fputs@plt+0xa7dc>
   1b8ec:	ldrd	r4, [sp]
   1b8f0:	ldr	r6, [sp, #8]
   1b8f4:	add	sp, sp, #12
   1b8f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b8fc:	str	r4, [sp, #-8]!
   1b900:	mov	r4, r0
   1b904:	str	lr, [sp, #4]
   1b908:	ldrb	r1, [r0, #43]	; 0x2b
   1b90c:	cmp	r1, #0
   1b910:	bne	1b920 <fputs@plt+0xa830>
   1b914:	mov	r2, #1
   1b918:	ldr	r0, [r0, #4]
   1b91c:	bl	1b86c <fputs@plt+0xa77c>
   1b920:	mov	r3, #0
   1b924:	strb	r3, [r4, #44]	; 0x2c
   1b928:	strb	r3, [r4, #47]	; 0x2f
   1b92c:	str	r3, [r4, #104]	; 0x68
   1b930:	ldr	r4, [sp]
   1b934:	add	sp, sp, #4
   1b938:	pop	{pc}		; (ldr pc, [sp], #4)
   1b93c:	str	r4, [sp, #-8]!
   1b940:	mov	r4, r0
   1b944:	str	lr, [sp, #4]
   1b948:	ldrb	r3, [r0, #44]	; 0x2c
   1b94c:	cmp	r3, #0
   1b950:	beq	1b958 <fputs@plt+0xa868>
   1b954:	bl	1b8fc <fputs@plt+0xa80c>
   1b958:	ldrsh	r1, [r4, #40]	; 0x28
   1b95c:	cmp	r1, #0
   1b960:	blt	1b984 <fputs@plt+0xa894>
   1b964:	ldrb	r3, [r4, #43]	; 0x2b
   1b968:	cmp	r3, #0
   1b96c:	bne	1b97c <fputs@plt+0xa88c>
   1b970:	add	r1, r1, #3
   1b974:	ldr	r0, [r4, #4]
   1b978:	bl	1b79c <fputs@plt+0xa6ac>
   1b97c:	mvn	r3, #0
   1b980:	strh	r3, [r4, #40]	; 0x28
   1b984:	ldr	r4, [sp]
   1b988:	add	sp, sp, #4
   1b98c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b990:	ldrh	r3, [r0, #8]
   1b994:	tst	r3, #4
   1b998:	bne	1ba0c <fputs@plt+0xa91c>
   1b99c:	tst	r3, #8
   1b9a0:	strd	r4, [sp, #-12]!
   1b9a4:	str	lr, [sp, #8]
   1b9a8:	sub	sp, sp, #12
   1b9ac:	bne	1b9d0 <fputs@plt+0xa8e0>
   1b9b0:	tst	r3, #18
   1b9b4:	moveq	r0, #0
   1b9b8:	moveq	r1, #0
   1b9bc:	bne	1ba20 <fputs@plt+0xa930>
   1b9c0:	add	sp, sp, #12
   1b9c4:	ldrd	r4, [sp]
   1b9c8:	add	sp, sp, #8
   1b9cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1b9d0:	vldr	d6, [pc, #136]	; 1ba60 <fputs@plt+0xa970>
   1b9d4:	vldr	d7, [r0]
   1b9d8:	vcmpe.f64	d7, d6
   1b9dc:	vmrs	APSR_nzcv, fpscr
   1b9e0:	bls	1ba54 <fputs@plt+0xa964>
   1b9e4:	vldr	d6, [pc, #124]	; 1ba68 <fputs@plt+0xa978>
   1b9e8:	vcmpe.f64	d7, d6
   1b9ec:	vmrs	APSR_nzcv, fpscr
   1b9f0:	bge	1ba14 <fputs@plt+0xa924>
   1b9f4:	vmov	r0, r1, d7
   1b9f8:	bl	93b60 <fputs@plt+0x82a70>
   1b9fc:	add	sp, sp, #12
   1ba00:	ldrd	r4, [sp]
   1ba04:	add	sp, sp, #8
   1ba08:	pop	{pc}		; (ldr pc, [sp], #4)
   1ba0c:	ldrd	r0, [r0]
   1ba10:	bx	lr
   1ba14:	mvn	r0, #0
   1ba18:	mvn	r1, #-2147483648	; 0x80000000
   1ba1c:	b	1b9c0 <fputs@plt+0xa8d0>
   1ba20:	mov	r4, #0
   1ba24:	mov	r5, #0
   1ba28:	ldrb	r3, [r0, #10]
   1ba2c:	mov	r1, sp
   1ba30:	ldr	r2, [r0, #12]
   1ba34:	strd	r4, [sp]
   1ba38:	ldr	r0, [r0, #16]
   1ba3c:	bl	14100 <fputs@plt+0x3010>
   1ba40:	ldrd	r0, [sp]
   1ba44:	add	sp, sp, #12
   1ba48:	ldrd	r4, [sp]
   1ba4c:	add	sp, sp, #8
   1ba50:	pop	{pc}		; (ldr pc, [sp], #4)
   1ba54:	mov	r0, #0
   1ba58:	mov	r1, #-2147483648	; 0x80000000
   1ba5c:	b	1b9c0 <fputs@plt+0xa8d0>
   1ba60:	andeq	r0, r0, r0
   1ba64:	mvngt	r0, #0
   1ba68:	andeq	r0, r0, r0
   1ba6c:	mvnmi	r0, #0
   1ba70:	ldrh	r3, [r0, #8]
   1ba74:	tst	r3, #8
   1ba78:	bne	1bac8 <fputs@plt+0xa9d8>
   1ba7c:	tst	r3, #4
   1ba80:	strd	r4, [sp, #-12]!
   1ba84:	str	lr, [sp, #8]
   1ba88:	sub	sp, sp, #12
   1ba8c:	bne	1baac <fputs@plt+0xa9bc>
   1ba90:	tst	r3, #18
   1ba94:	bne	1bad0 <fputs@plt+0xa9e0>
   1ba98:	vldr	d0, [pc, #104]	; 1bb08 <fputs@plt+0xaa18>
   1ba9c:	add	sp, sp, #12
   1baa0:	ldrd	r4, [sp]
   1baa4:	add	sp, sp, #8
   1baa8:	pop	{pc}		; (ldr pc, [sp], #4)
   1baac:	ldrd	r0, [r0]
   1bab0:	bl	939e0 <fputs@plt+0x828f0>
   1bab4:	vmov	d0, r0, r1
   1bab8:	add	sp, sp, #12
   1babc:	ldrd	r4, [sp]
   1bac0:	add	sp, sp, #8
   1bac4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bac8:	vldr	d0, [r0]
   1bacc:	bx	lr
   1bad0:	mov	r4, #0
   1bad4:	mov	r5, #0
   1bad8:	ldrb	r3, [r0, #10]
   1badc:	mov	r1, sp
   1bae0:	ldr	r2, [r0, #12]
   1bae4:	strd	r4, [sp]
   1bae8:	ldr	r0, [r0, #16]
   1baec:	bl	13868 <fputs@plt+0x2778>
   1baf0:	vldr	d0, [sp]
   1baf4:	add	sp, sp, #12
   1baf8:	ldrd	r4, [sp]
   1bafc:	add	sp, sp, #8
   1bb00:	pop	{pc}		; (ldr pc, [sp], #4)
   1bb04:	nop	{0}
	...
   1bb10:	ldrh	r3, [r0, #8]
   1bb14:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1bb18:	mov	r5, r0
   1bb1c:	strd	r6, [sp, #8]
   1bb20:	strd	r8, [sp, #16]
   1bb24:	str	sl, [sp, #24]
   1bb28:	tst	r3, #13
   1bb2c:	str	lr, [sp, #28]
   1bb30:	vpush	{d8}
   1bb34:	beq	1bb64 <fputs@plt+0xaa74>
   1bb38:	bic	r3, r3, #18
   1bb3c:	uxth	r4, r3
   1bb40:	vpop	{d8}
   1bb44:	mov	r0, #0
   1bb48:	ldrd	r6, [sp, #8]
   1bb4c:	ldrd	r8, [sp, #16]
   1bb50:	ldr	sl, [sp, #24]
   1bb54:	strh	r4, [r5, #8]
   1bb58:	ldrd	r4, [sp]
   1bb5c:	add	sp, sp, #28
   1bb60:	pop	{pc}		; (ldr pc, [sp], #4)
   1bb64:	ldrb	r3, [r0, #10]
   1bb68:	mov	r1, r0
   1bb6c:	ldr	r2, [r0, #12]
   1bb70:	ldr	r0, [r0, #16]
   1bb74:	bl	14100 <fputs@plt+0x3010>
   1bb78:	cmp	r0, #0
   1bb7c:	bne	1bb90 <fputs@plt+0xaaa0>
   1bb80:	ldrh	r4, [r5, #8]
   1bb84:	and	r4, r4, #15872	; 0x3e00
   1bb88:	orr	r4, r4, #4
   1bb8c:	b	1bb40 <fputs@plt+0xaa50>
   1bb90:	mov	r0, r5
   1bb94:	bl	1ba70 <fputs@plt+0xa980>
   1bb98:	vldr	d7, [pc, #120]	; 1bc18 <fputs@plt+0xab28>
   1bb9c:	vmov.f64	d8, d0
   1bba0:	vstr	d0, [r5]
   1bba4:	ldrh	r8, [r5, #8]
   1bba8:	vcmpe.f64	d0, d7
   1bbac:	and	r8, r8, #15872	; 0x3e00
   1bbb0:	orr	r4, r8, #8
   1bbb4:	strh	r4, [r5, #8]
   1bbb8:	vmrs	APSR_nzcv, fpscr
   1bbbc:	bls	1bb40 <fputs@plt+0xaa50>
   1bbc0:	vldr	d7, [pc, #88]	; 1bc20 <fputs@plt+0xab30>
   1bbc4:	vcmpe.f64	d0, d7
   1bbc8:	vmrs	APSR_nzcv, fpscr
   1bbcc:	bge	1bb40 <fputs@plt+0xaa50>
   1bbd0:	vmov	r0, r1, d0
   1bbd4:	bl	93b60 <fputs@plt+0x82a70>
   1bbd8:	mov	r9, r0
   1bbdc:	mov	sl, r1
   1bbe0:	bl	939e0 <fputs@plt+0x828f0>
   1bbe4:	vmov	d7, r0, r1
   1bbe8:	vcmp.f64	d8, d7
   1bbec:	vmrs	APSR_nzcv, fpscr
   1bbf0:	bne	1bb40 <fputs@plt+0xaa50>
   1bbf4:	subs	r6, r9, #1
   1bbf8:	mvn	r3, #0
   1bbfc:	sbc	r7, sl, #-2147483648	; 0x80000000
   1bc00:	mvn	r2, #2
   1bc04:	cmp	r7, r3
   1bc08:	cmpeq	r6, r2
   1bc0c:	orrls	r4, r8, #4
   1bc10:	stmls	r5, {r9, sl}
   1bc14:	b	1bb40 <fputs@plt+0xaa50>
   1bc18:	andeq	r0, r0, r0
   1bc1c:	mvngt	r0, #0
   1bc20:	andeq	r0, r0, r0
   1bc24:	mvnmi	r0, #0
   1bc28:	ldr	r2, [r0, #4]
   1bc2c:	ldr	r3, [r0, #32]
   1bc30:	add	r3, r3, r3, lsl #2
   1bc34:	add	r3, r2, r3, lsl #2
   1bc38:	strb	r1, [r3, #-17]	; 0xffffffef
   1bc3c:	bx	lr
   1bc40:	cmp	r1, #0
   1bc44:	bxeq	lr
   1bc48:	str	r4, [sp, #-8]!
   1bc4c:	ldr	ip, [r0, #20]
   1bc50:	str	lr, [sp, #4]
   1bc54:	ldr	lr, [r0, #16]
   1bc58:	cmp	ip, #0
   1bc5c:	ble	1bca0 <fputs@plt+0xabb0>
   1bc60:	add	lr, lr, #4
   1bc64:	mov	r3, #0
   1bc68:	mov	r0, #1
   1bc6c:	cmp	r3, #1
   1bc70:	beq	1bc94 <fputs@plt+0xaba4>
   1bc74:	ands	r2, r1, r0, lsl r3
   1bc78:	beq	1bc94 <fputs@plt+0xaba4>
   1bc7c:	ldr	r2, [lr, r3, lsl #4]
   1bc80:	cmp	r2, #0
   1bc84:	beq	1bc94 <fputs@plt+0xaba4>
   1bc88:	ldr	r4, [r2]
   1bc8c:	ldr	r2, [r2, #4]
   1bc90:	str	r4, [r2, #4]
   1bc94:	add	r3, r3, #1
   1bc98:	cmp	ip, r3
   1bc9c:	bne	1bc6c <fputs@plt+0xab7c>
   1bca0:	ldr	r4, [sp]
   1bca4:	add	sp, sp, #4
   1bca8:	pop	{pc}		; (ldr pc, [sp], #4)
   1bcac:	ldr	r3, [r0, #4]
   1bcb0:	add	r1, r1, #7
   1bcb4:	mov	r2, r0
   1bcb8:	bic	r1, r1, #7
   1bcbc:	cmp	r1, r3
   1bcc0:	bgt	1bcd8 <fputs@plt+0xabe8>
   1bcc4:	ldr	r0, [r0]
   1bcc8:	sub	r1, r3, r1
   1bccc:	str	r1, [r2, #4]
   1bcd0:	add	r0, r0, r1
   1bcd4:	bx	lr
   1bcd8:	ldr	r3, [r2, #8]
   1bcdc:	mov	r0, #0
   1bce0:	add	r1, r3, r1
   1bce4:	str	r1, [r2, #8]
   1bce8:	bx	lr
   1bcec:	strd	r4, [sp, #-16]!
   1bcf0:	mov	r4, r0
   1bcf4:	mov	r5, r1
   1bcf8:	vmov	r0, r1, d0
   1bcfc:	str	r6, [sp, #8]
   1bd00:	str	lr, [sp, #12]
   1bd04:	vpush	{d8}
   1bd08:	vmov.f64	d8, d0
   1bd0c:	bl	93b60 <fputs@plt+0x82a70>
   1bd10:	cmp	r4, r0
   1bd14:	sbcs	r3, r5, r1
   1bd18:	blt	1bd84 <fputs@plt+0xac94>
   1bd1c:	cmp	r0, r4
   1bd20:	sbcs	r3, r1, r5
   1bd24:	blt	1bd60 <fputs@plt+0xac70>
   1bd28:	mov	r0, r4
   1bd2c:	mov	r1, r5
   1bd30:	bl	939e0 <fputs@plt+0x828f0>
   1bd34:	vmov	d7, r0, r1
   1bd38:	vcmpe.f64	d8, d7
   1bd3c:	vmrs	APSR_nzcv, fpscr
   1bd40:	bgt	1bd84 <fputs@plt+0xac94>
   1bd44:	movmi	r0, #1
   1bd48:	movpl	r0, #0
   1bd4c:	vpop	{d8}
   1bd50:	ldrd	r4, [sp]
   1bd54:	ldr	r6, [sp, #8]
   1bd58:	add	sp, sp, #12
   1bd5c:	pop	{pc}		; (ldr pc, [sp], #4)
   1bd60:	cmp	r1, #-2147483648	; 0x80000000
   1bd64:	cmpeq	r0, #0
   1bd68:	movne	r0, #1
   1bd6c:	bne	1bd4c <fputs@plt+0xac5c>
   1bd70:	vcmpe.f64	d8, #0.0
   1bd74:	vmrs	APSR_nzcv, fpscr
   1bd78:	mvngt	r0, #0
   1bd7c:	movle	r0, #1
   1bd80:	b	1bd4c <fputs@plt+0xac5c>
   1bd84:	mvn	r0, #0
   1bd88:	b	1bd4c <fputs@plt+0xac5c>
   1bd8c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1bd90:	mov	r4, r1
   1bd94:	mov	r5, r2
   1bd98:	strd	r6, [sp, #8]
   1bd9c:	str	r8, [sp, #16]
   1bda0:	mov	r8, r0
   1bda4:	str	lr, [sp, #20]
   1bda8:	sub	sp, sp, #8
   1bdac:	mov	r1, sp
   1bdb0:	ldr	r0, [r0]
   1bdb4:	bl	19730 <fputs@plt+0x8640>
   1bdb8:	ldm	r4, {r1, r3}
   1bdbc:	ldr	r7, [sp]
   1bdc0:	ldr	r6, [sp, #4]
   1bdc4:	ldr	r0, [r8, #192]	; 0xc0
   1bdc8:	subs	r7, r7, r1
   1bdcc:	lsl	lr, r7, #5
   1bdd0:	ldr	r1, [r5]
   1bdd4:	sbc	r6, r6, r3
   1bdd8:	lsl	ip, r6, #5
   1bddc:	subs	lr, lr, r7
   1bde0:	ldr	r5, [r8, #188]	; 0xbc
   1bde4:	lsl	r3, lr, #9
   1bde8:	orr	ip, ip, r7, lsr #27
   1bdec:	sbc	ip, ip, r6
   1bdf0:	lsl	ip, ip, #9
   1bdf4:	orr	ip, ip, lr, lsr #23
   1bdf8:	adds	lr, r3, r7
   1bdfc:	lsl	r2, lr, #6
   1be00:	adc	ip, ip, r6
   1be04:	lsl	r3, ip, #6
   1be08:	subs	r2, r2, lr
   1be0c:	orr	r3, r3, lr, lsr #26
   1be10:	sbc	r3, r3, ip
   1be14:	adds	r2, r2, r7
   1be18:	adc	r3, r3, r6
   1be1c:	blx	r5
   1be20:	mov	r2, #0
   1be24:	mov	r3, #0
   1be28:	strd	r2, [r4]
   1be2c:	add	sp, sp, #8
   1be30:	ldrd	r4, [sp]
   1be34:	ldrd	r6, [sp, #8]
   1be38:	ldr	r8, [sp, #16]
   1be3c:	add	sp, sp, #20
   1be40:	pop	{pc}		; (ldr pc, [sp], #4)
   1be44:	orrs	r3, r2, r3
   1be48:	bne	1beb0 <fputs@plt+0xadc0>
   1be4c:	strd	r4, [sp, #-16]!
   1be50:	mov	r5, r0
   1be54:	ldr	r0, [r0, #16]
   1be58:	str	r6, [sp, #8]
   1be5c:	str	lr, [sp, #12]
   1be60:	cmp	r0, #0
   1be64:	beq	1be78 <fputs@plt+0xad88>
   1be68:	ldr	r4, [r0]
   1be6c:	bl	19898 <fputs@plt+0x87a8>
   1be70:	subs	r0, r4, #0
   1be74:	bne	1be68 <fputs@plt+0xad78>
   1be78:	mov	r3, #0
   1be7c:	mov	r0, #0
   1be80:	ldr	r6, [sp, #8]
   1be84:	mov	r1, #0
   1be88:	str	r3, [r5, #12]
   1be8c:	str	r3, [r5, #16]
   1be90:	strd	r0, [r5, #24]
   1be94:	str	r3, [r5, #32]
   1be98:	strd	r0, [r5, #40]	; 0x28
   1be9c:	mov	r0, #0
   1bea0:	str	r3, [r5, #48]	; 0x30
   1bea4:	ldrd	r4, [sp]
   1bea8:	add	sp, sp, #12
   1beac:	pop	{pc}		; (ldr pc, [sp], #4)
   1beb0:	mov	r0, #0
   1beb4:	bx	lr
   1beb8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1bebc:	strd	r6, [sp, #8]
   1bec0:	ldr	r6, [r0]
   1bec4:	str	r8, [sp, #16]
   1bec8:	str	lr, [sp, #20]
   1becc:	ldr	r8, [r2]
   1bed0:	cmp	r6, #0
   1bed4:	ble	1bf7c <fputs@plt+0xae8c>
   1bed8:	ldr	r7, [pc, #164]	; 1bf84 <fputs@plt+0xae94>
   1bedc:	mov	r0, #0
   1bee0:	ldr	lr, [pc, #160]	; 1bf88 <fputs@plt+0xae98>
   1bee4:	ldr	r5, [r1]
   1bee8:	add	r7, pc, r7
   1beec:	add	lr, pc, lr
   1bef0:	b	1bf04 <fputs@plt+0xae14>
   1bef4:	add	r0, r0, #1
   1bef8:	add	r5, r5, #20
   1befc:	cmp	r0, r6
   1bf00:	beq	1bf7c <fputs@plt+0xae8c>
   1bf04:	ldr	r1, [r5, #4]
   1bf08:	cmp	r1, #0
   1bf0c:	beq	1bef4 <fputs@plt+0xae04>
   1bf10:	ldrb	r2, [r1]
   1bf14:	ldrb	r3, [r8]
   1bf18:	add	ip, r7, r2
   1bf1c:	ldrb	ip, [ip, #336]	; 0x150
   1bf20:	add	r3, r7, r3
   1bf24:	ldrb	r3, [r3, #336]	; 0x150
   1bf28:	cmp	ip, r3
   1bf2c:	bne	1bef4 <fputs@plt+0xae04>
   1bf30:	cmp	r2, #0
   1bf34:	beq	1bf64 <fputs@plt+0xae74>
   1bf38:	mov	ip, r8
   1bf3c:	ldrb	r2, [r1, #1]!
   1bf40:	ldrb	r3, [ip, #1]!
   1bf44:	add	r4, lr, r2
   1bf48:	ldrb	r4, [r4, #336]	; 0x150
   1bf4c:	add	r3, lr, r3
   1bf50:	ldrb	r3, [r3, #336]	; 0x150
   1bf54:	cmp	r4, r3
   1bf58:	bne	1bef4 <fputs@plt+0xae04>
   1bf5c:	cmp	r2, #0
   1bf60:	bne	1bf3c <fputs@plt+0xae4c>
   1bf64:	add	r0, r0, #1
   1bf68:	ldrd	r4, [sp]
   1bf6c:	ldrd	r6, [sp, #8]
   1bf70:	ldr	r8, [sp, #16]
   1bf74:	add	sp, sp, #20
   1bf78:	pop	{pc}		; (ldr pc, [sp], #4)
   1bf7c:	mov	r0, #0
   1bf80:	b	1bf68 <fputs@plt+0xae78>
   1bf84:	andeq	r9, r7, r0, lsl #24
   1bf88:	strdeq	r9, [r7], -ip
   1bf8c:	str	r4, [sp, #-8]!
   1bf90:	str	lr, [sp, #4]
   1bf94:	ldr	lr, [r0]
   1bf98:	cmp	lr, #0
   1bf9c:	ble	1bfd8 <fputs@plt+0xaee8>
   1bfa0:	ldr	r2, [r0, #4]
   1bfa4:	mov	r3, #0
   1bfa8:	add	r3, r3, #1
   1bfac:	add	r2, r2, #20
   1bfb0:	ldr	ip, [r2, #-20]	; 0xffffffec
   1bfb4:	cmp	ip, #0
   1bfb8:	beq	1bfd0 <fputs@plt+0xaee0>
   1bfbc:	ldr	r4, [r1]
   1bfc0:	ldr	ip, [ip, #24]
   1bfc4:	cmp	ip, r4
   1bfc8:	strgt	ip, [r1]
   1bfcc:	ldrgt	lr, [r0]
   1bfd0:	cmp	r3, lr
   1bfd4:	blt	1bfa8 <fputs@plt+0xaeb8>
   1bfd8:	ldr	r4, [sp]
   1bfdc:	add	sp, sp, #4
   1bfe0:	pop	{pc}		; (ldr pc, [sp], #4)
   1bfe4:	strd	r4, [sp, #-16]!
   1bfe8:	subs	r4, r0, #0
   1bfec:	str	r6, [sp, #8]
   1bff0:	str	lr, [sp, #12]
   1bff4:	beq	1c0b4 <fputs@plt+0xafc4>
   1bff8:	mov	r5, r1
   1bffc:	ldr	r3, [r4, #32]
   1c000:	cmp	r3, #0
   1c004:	beq	1c018 <fputs@plt+0xaf28>
   1c008:	ldr	r2, [r5]
   1c00c:	ldr	r3, [r3, #24]
   1c010:	cmp	r3, r2
   1c014:	strgt	r3, [r5]
   1c018:	ldr	r3, [r4, #40]	; 0x28
   1c01c:	cmp	r3, #0
   1c020:	beq	1c034 <fputs@plt+0xaf44>
   1c024:	ldr	r2, [r5]
   1c028:	ldr	r3, [r3, #24]
   1c02c:	cmp	r3, r2
   1c030:	strgt	r3, [r5]
   1c034:	ldr	r3, [r4, #56]	; 0x38
   1c038:	cmp	r3, #0
   1c03c:	beq	1c050 <fputs@plt+0xaf60>
   1c040:	ldr	r2, [r5]
   1c044:	ldr	r3, [r3, #24]
   1c048:	cmp	r3, r2
   1c04c:	strgt	r3, [r5]
   1c050:	ldr	r3, [r4, #60]	; 0x3c
   1c054:	cmp	r3, #0
   1c058:	beq	1c06c <fputs@plt+0xaf7c>
   1c05c:	ldr	r2, [r5]
   1c060:	ldr	r3, [r3, #24]
   1c064:	cmp	r3, r2
   1c068:	strgt	r3, [r5]
   1c06c:	ldr	r0, [r4]
   1c070:	cmp	r0, #0
   1c074:	beq	1c080 <fputs@plt+0xaf90>
   1c078:	mov	r1, r5
   1c07c:	bl	1bf8c <fputs@plt+0xae9c>
   1c080:	ldr	r0, [r4, #36]	; 0x24
   1c084:	cmp	r0, #0
   1c088:	beq	1c094 <fputs@plt+0xafa4>
   1c08c:	mov	r1, r5
   1c090:	bl	1bf8c <fputs@plt+0xae9c>
   1c094:	ldr	r0, [r4, #44]	; 0x2c
   1c098:	cmp	r0, #0
   1c09c:	beq	1c0a8 <fputs@plt+0xafb8>
   1c0a0:	mov	r1, r5
   1c0a4:	bl	1bf8c <fputs@plt+0xae9c>
   1c0a8:	ldr	r4, [r4, #48]	; 0x30
   1c0ac:	cmp	r4, #0
   1c0b0:	bne	1bffc <fputs@plt+0xaf0c>
   1c0b4:	ldrd	r4, [sp]
   1c0b8:	ldr	r6, [sp, #8]
   1c0bc:	add	sp, sp, #12
   1c0c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c0c4:	ldr	r1, [r0]
   1c0c8:	cmp	r1, #0
   1c0cc:	ble	1c0f8 <fputs@plt+0xb008>
   1c0d0:	ldr	r3, [r0, #4]
   1c0d4:	add	r1, r1, r1, lsl #2
   1c0d8:	mov	r0, #0
   1c0dc:	add	r1, r3, r1, lsl #2
   1c0e0:	ldr	r2, [r3], #20
   1c0e4:	ldr	r2, [r2, #4]
   1c0e8:	cmp	r3, r1
   1c0ec:	orr	r0, r0, r2
   1c0f0:	bne	1c0e0 <fputs@plt+0xaff0>
   1c0f4:	bx	lr
   1c0f8:	mov	r0, #0
   1c0fc:	bx	lr
   1c100:	ldr	r3, [r0, #12]
   1c104:	mov	r2, #0
   1c108:	strd	r4, [sp, #-12]!
   1c10c:	mov	r4, r0
   1c110:	str	lr, [sp, #8]
   1c114:	sub	sp, sp, #12
   1c118:	str	r2, [sp, #4]
   1c11c:	cmp	r3, r2
   1c120:	beq	1c130 <fputs@plt+0xb040>
   1c124:	ldr	r3, [r3, #24]
   1c128:	cmp	r3, r2
   1c12c:	strgt	r3, [sp, #4]
   1c130:	ldr	r3, [r4, #16]
   1c134:	cmp	r3, #0
   1c138:	beq	1c14c <fputs@plt+0xb05c>
   1c13c:	ldr	r2, [sp, #4]
   1c140:	ldr	r3, [r3, #24]
   1c144:	cmp	r3, r2
   1c148:	strgt	r3, [sp, #4]
   1c14c:	ldr	r3, [r4, #4]
   1c150:	ldr	r0, [r4, #20]
   1c154:	ands	r5, r3, #2048	; 0x800
   1c158:	bne	1c1b0 <fputs@plt+0xb0c0>
   1c15c:	cmp	r0, #0
   1c160:	beq	1c194 <fputs@plt+0xb0a4>
   1c164:	add	r1, sp, #4
   1c168:	bl	1bf8c <fputs@plt+0xae9c>
   1c16c:	ldr	r0, [r4, #20]
   1c170:	cmp	r0, #0
   1c174:	beq	1c188 <fputs@plt+0xb098>
   1c178:	bl	1c0c4 <fputs@plt+0xafd4>
   1c17c:	mov	r3, #256	; 0x100
   1c180:	movt	r3, #32
   1c184:	and	r5, r0, r3
   1c188:	ldr	r3, [r4, #4]
   1c18c:	orr	r3, r3, r5
   1c190:	str	r3, [r4, #4]
   1c194:	ldr	r3, [sp, #4]
   1c198:	add	r3, r3, #1
   1c19c:	str	r3, [r4, #24]
   1c1a0:	add	sp, sp, #12
   1c1a4:	ldrd	r4, [sp]
   1c1a8:	add	sp, sp, #8
   1c1ac:	pop	{pc}		; (ldr pc, [sp], #4)
   1c1b0:	add	r1, sp, #4
   1c1b4:	bl	1bfe4 <fputs@plt+0xaef4>
   1c1b8:	b	1c194 <fputs@plt+0xb0a4>
   1c1bc:	ldr	r3, [r0, #4]
   1c1c0:	str	r4, [sp, #-8]!
   1c1c4:	mov	r4, r1
   1c1c8:	str	lr, [sp, #4]
   1c1cc:	sub	sp, sp, #8
   1c1d0:	ands	r3, r3, #1024	; 0x400
   1c1d4:	bne	1c24c <fputs@plt+0xb15c>
   1c1d8:	ldrb	r2, [r0]
   1c1dc:	cmp	r2, #155	; 0x9b
   1c1e0:	beq	1c218 <fputs@plt+0xb128>
   1c1e4:	cmp	r2, #156	; 0x9c
   1c1e8:	movne	r0, r3
   1c1ec:	beq	1c200 <fputs@plt+0xb110>
   1c1f0:	add	sp, sp, #8
   1c1f4:	ldr	r4, [sp]
   1c1f8:	add	sp, sp, #4
   1c1fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c200:	ldr	r0, [r0, #12]
   1c204:	bl	1c1bc <fputs@plt+0xb0cc>
   1c208:	add	sp, sp, #8
   1c20c:	ldr	r4, [sp]
   1c210:	add	sp, sp, #4
   1c214:	pop	{pc}		; (ldr pc, [sp], #4)
   1c218:	add	r1, sp, #4
   1c21c:	ldr	r0, [r0, #12]
   1c220:	bl	1c1bc <fputs@plt+0xb0cc>
   1c224:	cmp	r0, #0
   1c228:	beq	1c1f0 <fputs@plt+0xb100>
   1c22c:	ldr	r3, [sp, #4]
   1c230:	mov	r0, #1
   1c234:	rsb	r3, r3, #0
   1c238:	str	r3, [r4]
   1c23c:	add	sp, sp, #8
   1c240:	ldr	r4, [sp]
   1c244:	add	sp, sp, #4
   1c248:	pop	{pc}		; (ldr pc, [sp], #4)
   1c24c:	ldr	r3, [r0, #8]
   1c250:	mov	r0, #1
   1c254:	str	r3, [r1]
   1c258:	add	sp, sp, #8
   1c25c:	ldr	r4, [sp]
   1c260:	add	sp, sp, #4
   1c264:	pop	{pc}		; (ldr pc, [sp], #4)
   1c268:	ldr	r3, [r0, #4]
   1c26c:	mov	r2, #0
   1c270:	push	{lr}		; (str lr, [sp, #-4]!)
   1c274:	sub	sp, sp, #12
   1c278:	str	r2, [sp, #4]
   1c27c:	tst	r3, #1
   1c280:	beq	1c290 <fputs@plt+0xb1a0>
   1c284:	mov	r0, #0
   1c288:	add	sp, sp, #12
   1c28c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c290:	add	r1, sp, #4
   1c294:	bl	1c1bc <fputs@plt+0xb0cc>
   1c298:	cmp	r0, #0
   1c29c:	beq	1c284 <fputs@plt+0xb194>
   1c2a0:	ldr	r0, [sp, #4]
   1c2a4:	clz	r0, r0
   1c2a8:	lsr	r0, r0, #5
   1c2ac:	add	sp, sp, #12
   1c2b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2b4:	ldr	r3, [r0, #4]
   1c2b8:	mov	r2, #0
   1c2bc:	push	{lr}		; (str lr, [sp, #-4]!)
   1c2c0:	sub	sp, sp, #12
   1c2c4:	str	r2, [sp, #4]
   1c2c8:	tst	r3, #1
   1c2cc:	beq	1c2dc <fputs@plt+0xb1ec>
   1c2d0:	mov	r0, #0
   1c2d4:	add	sp, sp, #12
   1c2d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2dc:	add	r1, sp, #4
   1c2e0:	bl	1c1bc <fputs@plt+0xb0cc>
   1c2e4:	cmp	r0, #0
   1c2e8:	beq	1c2d0 <fputs@plt+0xb1e0>
   1c2ec:	ldr	r0, [sp, #4]
   1c2f0:	adds	r0, r0, #0
   1c2f4:	movne	r0, #1
   1c2f8:	add	sp, sp, #12
   1c2fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c300:	ldrb	r2, [r0]
   1c304:	add	r3, r2, #101	; 0x65
   1c308:	uxtb	r3, r3
   1c30c:	cmp	r3, #1
   1c310:	bhi	1c31c <fputs@plt+0xb22c>
   1c314:	ldr	r0, [r0, #12]
   1c318:	b	1c300 <fputs@plt+0xb210>
   1c31c:	cmp	r2, #157	; 0x9d
   1c320:	ldrbeq	r2, [r0, #38]	; 0x26
   1c324:	cmp	r2, #133	; 0x85
   1c328:	beq	1c390 <fputs@plt+0xb2a0>
   1c32c:	bhi	1c354 <fputs@plt+0xb264>
   1c330:	cmp	r2, #97	; 0x61
   1c334:	beq	1c380 <fputs@plt+0xb290>
   1c338:	cmp	r2, #132	; 0x84
   1c33c:	bne	1c370 <fputs@plt+0xb280>
   1c340:	sub	r0, r1, #67	; 0x43
   1c344:	cmp	r0, #1
   1c348:	movhi	r0, #0
   1c34c:	movls	r0, #1
   1c350:	bx	lr
   1c354:	cmp	r2, #134	; 0x86
   1c358:	beq	1c378 <fputs@plt+0xb288>
   1c35c:	cmp	r2, #152	; 0x98
   1c360:	bne	1c370 <fputs@plt+0xb280>
   1c364:	ldrsh	r3, [r0, #32]
   1c368:	cmp	r3, #0
   1c36c:	blt	1c340 <fputs@plt+0xb250>
   1c370:	mov	r0, #0
   1c374:	bx	lr
   1c378:	mov	r0, #1
   1c37c:	bx	lr
   1c380:	sub	r0, r1, #66	; 0x42
   1c384:	clz	r0, r0
   1c388:	lsr	r0, r0, #5
   1c38c:	bx	lr
   1c390:	sub	r0, r1, #67	; 0x43
   1c394:	tst	r0, #253	; 0xfd
   1c398:	moveq	r0, #1
   1c39c:	movne	r0, #0
   1c3a0:	bx	lr
   1c3a4:	ldr	r3, [pc, #268]	; 1c4b8 <fputs@plt+0xb3c8>
   1c3a8:	push	{lr}		; (str lr, [sp, #-4]!)
   1c3ac:	ldrb	r2, [r0]
   1c3b0:	add	r3, pc, r3
   1c3b4:	add	r1, r3, r2
   1c3b8:	ldrb	r1, [r1, #336]	; 0x150
   1c3bc:	cmp	r1, #95	; 0x5f
   1c3c0:	bne	1c418 <fputs@plt+0xb328>
   1c3c4:	cmp	r2, #0
   1c3c8:	beq	1c410 <fputs@plt+0xb320>
   1c3cc:	ldr	r1, [pc, #232]	; 1c4bc <fputs@plt+0xb3cc>
   1c3d0:	mov	lr, #114	; 0x72
   1c3d4:	add	r1, pc, r1
   1c3d8:	add	r1, r1, #1
   1c3dc:	b	1c3f4 <fputs@plt+0xb304>
   1c3e0:	cmp	r2, #0
   1c3e4:	beq	1c410 <fputs@plt+0xb320>
   1c3e8:	ldrb	r2, [r1, #1]!
   1c3ec:	add	r2, r3, r2
   1c3f0:	ldrb	lr, [r2, #336]	; 0x150
   1c3f4:	ldrb	r2, [r0, #1]!
   1c3f8:	add	ip, r3, r2
   1c3fc:	ldrb	ip, [ip, #336]	; 0x150
   1c400:	cmp	ip, lr
   1c404:	beq	1c3e0 <fputs@plt+0xb2f0>
   1c408:	mov	r0, #0
   1c40c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c410:	mov	r0, #1
   1c414:	pop	{pc}		; (ldr pc, [sp], #4)
   1c418:	cmp	r1, #114	; 0x72
   1c41c:	bne	1c468 <fputs@plt+0xb378>
   1c420:	cmp	r2, #0
   1c424:	beq	1c410 <fputs@plt+0xb320>
   1c428:	ldr	r1, [pc, #144]	; 1c4c0 <fputs@plt+0xb3d0>
   1c42c:	mov	lr, #111	; 0x6f
   1c430:	add	r1, pc, r1
   1c434:	add	r1, r1, #1
   1c438:	b	1c450 <fputs@plt+0xb360>
   1c43c:	cmp	r2, #0
   1c440:	beq	1c410 <fputs@plt+0xb320>
   1c444:	ldrb	r2, [r1, #1]!
   1c448:	add	r2, r3, r2
   1c44c:	ldrb	lr, [r2, #336]	; 0x150
   1c450:	ldrb	r2, [r0, #1]!
   1c454:	add	ip, r3, r2
   1c458:	ldrb	ip, [ip, #336]	; 0x150
   1c45c:	cmp	ip, lr
   1c460:	beq	1c43c <fputs@plt+0xb34c>
   1c464:	b	1c408 <fputs@plt+0xb318>
   1c468:	cmp	r1, #111	; 0x6f
   1c46c:	bne	1c408 <fputs@plt+0xb318>
   1c470:	cmp	r2, #0
   1c474:	beq	1c410 <fputs@plt+0xb320>
   1c478:	ldr	r1, [pc, #68]	; 1c4c4 <fputs@plt+0xb3d4>
   1c47c:	mov	lr, #105	; 0x69
   1c480:	add	r1, pc, r1
   1c484:	add	r1, r1, #1
   1c488:	b	1c4a0 <fputs@plt+0xb3b0>
   1c48c:	cmp	r2, #0
   1c490:	beq	1c410 <fputs@plt+0xb320>
   1c494:	ldrb	r2, [r1, #1]!
   1c498:	add	r2, r3, r2
   1c49c:	ldrb	lr, [r2, #336]	; 0x150
   1c4a0:	ldrb	r2, [r0, #1]!
   1c4a4:	add	ip, r3, r2
   1c4a8:	ldrb	ip, [ip, #336]	; 0x150
   1c4ac:	cmp	ip, lr
   1c4b0:	beq	1c48c <fputs@plt+0xb39c>
   1c4b4:	b	1c408 <fputs@plt+0xb318>
   1c4b8:	andeq	r9, r7, r8, lsr r7
   1c4bc:	andeq	ip, r7, r0, lsr #12
   1c4c0:	andeq	ip, r7, ip, asr #11
   1c4c4:	andeq	ip, r7, r4, lsl #11
   1c4c8:	ldr	r2, [r0, #108]	; 0x6c
   1c4cc:	add	r3, r0, #124	; 0x7c
   1c4d0:	add	r1, r0, #324	; 0x144
   1c4d4:	str	r4, [sp, #-8]!
   1c4d8:	str	lr, [sp, #4]
   1c4dc:	mov	lr, #0
   1c4e0:	sub	r2, r2, #1
   1c4e4:	str	r2, [r0, #108]	; 0x6c
   1c4e8:	ldr	r2, [r3, #12]
   1c4ec:	cmp	r2, #0
   1c4f0:	beq	1c538 <fputs@plt+0xb448>
   1c4f4:	ldr	ip, [r3, #8]
   1c4f8:	ldr	r2, [r0, #108]	; 0x6c
   1c4fc:	cmp	ip, r2
   1c500:	ble	1c538 <fputs@plt+0xb448>
   1c504:	ldrb	r2, [r3, #6]
   1c508:	cmp	r2, #0
   1c50c:	beq	1c534 <fputs@plt+0xb444>
   1c510:	ldrb	r2, [r0, #19]
   1c514:	cmp	r2, #7
   1c518:	add	r4, r2, #1
   1c51c:	add	ip, r0, r2, lsl #2
   1c520:	bhi	1c530 <fputs@plt+0xb440>
   1c524:	strb	r4, [r0, #19]
   1c528:	ldr	r2, [r3, #12]
   1c52c:	str	r2, [ip, #28]
   1c530:	strb	lr, [r3, #6]
   1c534:	str	lr, [r3, #12]
   1c538:	add	r3, r3, #20
   1c53c:	cmp	r1, r3
   1c540:	bne	1c4e8 <fputs@plt+0xb3f8>
   1c544:	ldr	r4, [sp]
   1c548:	add	sp, sp, #4
   1c54c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c550:	strd	r4, [sp, #-16]!
   1c554:	add	r5, r0, #324	; 0x144
   1c558:	str	r6, [sp, #8]
   1c55c:	str	lr, [sp, #12]
   1c560:	add	lr, r0, #124	; 0x7c
   1c564:	mov	ip, lr
   1c568:	ldr	r4, [ip, #12]
   1c56c:	cmp	r4, #0
   1c570:	beq	1c608 <fputs@plt+0xb518>
   1c574:	add	ip, ip, #20
   1c578:	cmp	ip, r5
   1c57c:	bne	1c568 <fputs@plt+0xb478>
   1c580:	mvn	r6, #0
   1c584:	mov	ip, #0
   1c588:	mvn	r4, #-2147483648	; 0x80000000
   1c58c:	ldr	r5, [lr, #16]
   1c590:	add	lr, lr, #20
   1c594:	cmp	r5, r4
   1c598:	movlt	r6, ip
   1c59c:	add	ip, ip, #1
   1c5a0:	movlt	r4, r5
   1c5a4:	cmp	ip, #10
   1c5a8:	bne	1c58c <fputs@plt+0xb49c>
   1c5ac:	cmn	r6, #1
   1c5b0:	bne	1c5c4 <fputs@plt+0xb4d4>
   1c5b4:	ldrd	r4, [sp]
   1c5b8:	ldr	r6, [sp, #8]
   1c5bc:	add	sp, sp, #12
   1c5c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c5c4:	add	r6, r6, r6, lsl #2
   1c5c8:	ldr	ip, [r0, #108]	; 0x6c
   1c5cc:	mov	lr, #0
   1c5d0:	add	r6, r0, r6, lsl #2
   1c5d4:	ldrd	r4, [sp]
   1c5d8:	str	r1, [r6, #124]	; 0x7c
   1c5dc:	strh	r2, [r6, #128]	; 0x80
   1c5e0:	strb	lr, [r6, #130]	; 0x82
   1c5e4:	str	ip, [r6, #132]	; 0x84
   1c5e8:	str	r3, [r6, #136]	; 0x88
   1c5ec:	ldr	r3, [r0, #112]	; 0x70
   1c5f0:	add	r2, r3, #1
   1c5f4:	str	r2, [r0, #112]	; 0x70
   1c5f8:	str	r3, [r6, #140]	; 0x8c
   1c5fc:	ldr	r6, [sp, #8]
   1c600:	add	sp, sp, #12
   1c604:	pop	{pc}		; (ldr pc, [sp], #4)
   1c608:	ldr	r5, [r0, #108]	; 0x6c
   1c60c:	strb	r4, [ip, #6]
   1c610:	ldr	lr, [r0, #112]	; 0x70
   1c614:	str	r1, [ip]
   1c618:	str	r3, [ip, #12]
   1c61c:	ldr	r6, [sp, #8]
   1c620:	str	r5, [ip, #8]
   1c624:	add	r3, lr, #1
   1c628:	ldrd	r4, [sp]
   1c62c:	add	sp, sp, #12
   1c630:	strh	r2, [ip, #4]
   1c634:	str	r3, [r0, #112]	; 0x70
   1c638:	str	lr, [ip, #16]
   1c63c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c640:	ldrb	r3, [r1]
   1c644:	and	r3, r3, #253	; 0xfd
   1c648:	cmp	r3, #152	; 0x98
   1c64c:	bne	1c6b4 <fputs@plt+0xb5c4>
   1c650:	push	{lr}		; (str lr, [sp, #-4]!)
   1c654:	ldr	lr, [r0, #24]
   1c658:	ldr	r3, [lr]
   1c65c:	cmp	r3, #0
   1c660:	beq	1c6bc <fputs@plt+0xb5cc>
   1c664:	ldr	r0, [r3]
   1c668:	cmp	r0, #0
   1c66c:	ble	1c6bc <fputs@plt+0xb5cc>
   1c670:	ldr	ip, [r1, #28]
   1c674:	ldr	r2, [r3, #52]	; 0x34
   1c678:	cmp	ip, r2
   1c67c:	beq	1c6a0 <fputs@plt+0xb5b0>
   1c680:	mov	r2, #0
   1c684:	add	r2, r2, #1
   1c688:	add	r3, r3, #72	; 0x48
   1c68c:	cmp	r0, r2
   1c690:	beq	1c6bc <fputs@plt+0xb5cc>
   1c694:	ldr	r1, [r3, #52]	; 0x34
   1c698:	cmp	r1, ip
   1c69c:	bne	1c684 <fputs@plt+0xb594>
   1c6a0:	ldr	r3, [lr, #4]
   1c6a4:	mov	r0, #0
   1c6a8:	add	r3, r3, #1
   1c6ac:	str	r3, [lr, #4]
   1c6b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c6b4:	mov	r0, #0
   1c6b8:	bx	lr
   1c6bc:	ldr	r3, [lr, #8]
   1c6c0:	mov	r0, #0
   1c6c4:	add	r3, r3, #1
   1c6c8:	str	r3, [lr, #8]
   1c6cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c6d0:	push	{lr}		; (str lr, [sp, #-4]!)
   1c6d4:	ldrb	lr, [r0, #19]
   1c6d8:	cmp	lr, #7
   1c6dc:	bhi	1c710 <fputs@plt+0xb620>
   1c6e0:	add	r3, r0, #124	; 0x7c
   1c6e4:	add	ip, r0, #324	; 0x144
   1c6e8:	ldr	r2, [r3, #12]
   1c6ec:	cmp	r2, r1
   1c6f0:	beq	1c714 <fputs@plt+0xb624>
   1c6f4:	add	r3, r3, #20
   1c6f8:	cmp	r3, ip
   1c6fc:	bne	1c6e8 <fputs@plt+0xb5f8>
   1c700:	add	r3, r0, lr, lsl #2
   1c704:	add	lr, lr, #1
   1c708:	strb	lr, [r0, #19]
   1c70c:	str	r1, [r3, #28]
   1c710:	pop	{pc}		; (ldr pc, [sp], #4)
   1c714:	mov	r2, #1
   1c718:	strb	r2, [r3, #6]
   1c71c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c720:	ldr	r3, [r1, #4]
   1c724:	strd	r4, [sp, #-16]!
   1c728:	mov	r5, r1
   1c72c:	str	r6, [sp, #8]
   1c730:	mov	r6, r0
   1c734:	str	lr, [sp, #12]
   1c738:	cmp	r3, #0
   1c73c:	ble	1c764 <fputs@plt+0xb674>
   1c740:	mov	r4, #0
   1c744:	ldr	r3, [r5]
   1c748:	mov	r0, r6
   1c74c:	ldr	r1, [r3, r4, lsl #3]
   1c750:	add	r4, r4, #1
   1c754:	bl	19bf4 <fputs@plt+0x8b04>
   1c758:	ldr	r3, [r5, #4]
   1c75c:	cmp	r4, r3
   1c760:	blt	1c744 <fputs@plt+0xb654>
   1c764:	mov	r0, r6
   1c768:	ldr	r1, [r5]
   1c76c:	bl	19bf4 <fputs@plt+0x8b04>
   1c770:	mov	r1, r5
   1c774:	mov	r0, r6
   1c778:	ldrd	r4, [sp]
   1c77c:	ldr	r6, [sp, #8]
   1c780:	ldr	lr, [sp, #12]
   1c784:	add	sp, sp, #16
   1c788:	b	19bf4 <fputs@plt+0x8b04>
   1c78c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1c790:	strd	r6, [sp, #8]
   1c794:	ldr	r6, [r0, #4]
   1c798:	strd	r8, [sp, #16]
   1c79c:	str	lr, [sp, #24]
   1c7a0:	cmp	r6, #0
   1c7a4:	ble	1c830 <fputs@plt+0xb740>
   1c7a8:	ldr	r3, [pc, #152]	; 1c848 <fputs@plt+0xb758>
   1c7ac:	mov	r2, r0
   1c7b0:	mov	r0, #0
   1c7b4:	ldrb	ip, [r1]
   1c7b8:	ldr	r4, [pc, #140]	; 1c84c <fputs@plt+0xb75c>
   1c7bc:	add	r3, pc, r3
   1c7c0:	mov	r9, r3
   1c7c4:	ldr	r8, [r2]
   1c7c8:	add	r3, r3, ip
   1c7cc:	ldrb	r7, [r3, #336]	; 0x150
   1c7d0:	add	r4, pc, r4
   1c7d4:	ldr	ip, [r8, r0, lsl #3]
   1c7d8:	ldrb	r3, [ip]
   1c7dc:	add	r2, r9, r3
   1c7e0:	ldrb	r2, [r2, #336]	; 0x150
   1c7e4:	cmp	r2, r7
   1c7e8:	bne	1c824 <fputs@plt+0xb734>
   1c7ec:	cmp	r3, #0
   1c7f0:	beq	1c834 <fputs@plt+0xb744>
   1c7f4:	mov	lr, r1
   1c7f8:	b	1c804 <fputs@plt+0xb714>
   1c7fc:	cmp	r2, #0
   1c800:	beq	1c834 <fputs@plt+0xb744>
   1c804:	ldrb	r2, [ip, #1]!
   1c808:	ldrb	r3, [lr, #1]!
   1c80c:	add	r5, r4, r2
   1c810:	ldrb	r5, [r5, #336]	; 0x150
   1c814:	add	r3, r4, r3
   1c818:	ldrb	r3, [r3, #336]	; 0x150
   1c81c:	cmp	r5, r3
   1c820:	beq	1c7fc <fputs@plt+0xb70c>
   1c824:	add	r0, r0, #1
   1c828:	cmp	r0, r6
   1c82c:	bne	1c7d4 <fputs@plt+0xb6e4>
   1c830:	mvn	r0, #0
   1c834:	ldrd	r4, [sp]
   1c838:	ldrd	r6, [sp, #8]
   1c83c:	ldrd	r8, [sp, #16]
   1c840:	add	sp, sp, #24
   1c844:	pop	{pc}		; (ldr pc, [sp], #4)
   1c848:	andeq	r9, r7, ip, lsr #6
   1c84c:	andeq	r9, r7, r8, lsl r3
   1c850:	ldr	r2, [r0, #8]
   1c854:	push	{lr}		; (str lr, [sp, #-4]!)
   1c858:	ldr	ip, [r2, #24]
   1c85c:	ldr	r3, [r2, #32]
   1c860:	ldr	lr, [ip, #120]	; 0x78
   1c864:	cmp	lr, #0
   1c868:	beq	1c878 <fputs@plt+0xb788>
   1c86c:	mvn	r1, r1
   1c870:	str	r3, [lr, r1, lsl #2]
   1c874:	ldr	r3, [r2, #32]
   1c878:	sub	r3, r3, #1
   1c87c:	pop	{lr}		; (ldr lr, [sp], #4)
   1c880:	str	r3, [ip, #96]	; 0x60
   1c884:	b	1c4c8 <fputs@plt+0xb3d8>
   1c888:	ldr	r0, [r0, #24]
   1c88c:	tst	r0, #524288	; 0x80000
   1c890:	bne	1c89c <fputs@plt+0xb7ac>
   1c894:	mov	r0, #0
   1c898:	bx	lr
   1c89c:	cmp	r2, #0
   1c8a0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1c8a4:	mov	r4, r2
   1c8a8:	mov	r5, r1
   1c8ac:	strd	r6, [sp, #8]
   1c8b0:	mov	r6, r3
   1c8b4:	str	r8, [sp, #16]
   1c8b8:	str	lr, [sp, #20]
   1c8bc:	sub	sp, sp, #8
   1c8c0:	beq	1c9c8 <fputs@plt+0xb8d8>
   1c8c4:	ldr	r8, [r1, #16]
   1c8c8:	cmp	r8, #0
   1c8cc:	beq	1c950 <fputs@plt+0xb860>
   1c8d0:	ldr	r2, [r8, #20]
   1c8d4:	cmp	r2, #0
   1c8d8:	ble	1c944 <fputs@plt+0xb854>
   1c8dc:	ldr	ip, [r8, #36]	; 0x24
   1c8e0:	ldr	r3, [r4, ip, lsl #2]
   1c8e4:	cmp	r3, #0
   1c8e8:	bge	1c9a4 <fputs@plt+0xb8b4>
   1c8ec:	ldrsh	r1, [r5, #32]
   1c8f0:	adds	lr, r6, #0
   1c8f4:	movne	lr, #1
   1c8f8:	cmp	ip, r1
   1c8fc:	movne	ip, #0
   1c900:	andeq	ip, lr, #1
   1c904:	cmp	ip, #0
   1c908:	bne	1c9a4 <fputs@plt+0xb8b4>
   1c90c:	add	r7, r8, #36	; 0x24
   1c910:	b	1c938 <fputs@plt+0xb848>
   1c914:	ldr	r0, [r7, ip, lsl #3]
   1c918:	ldr	r3, [r4, r0, lsl #2]
   1c91c:	cmp	r3, #0
   1c920:	bge	1c9a4 <fputs@plt+0xb8b4>
   1c924:	cmp	r0, r1
   1c928:	movne	r0, #0
   1c92c:	andeq	r0, lr, #1
   1c930:	cmp	r0, #0
   1c934:	bne	1c9a4 <fputs@plt+0xb8b4>
   1c938:	add	ip, ip, #1
   1c93c:	cmp	r2, ip
   1c940:	bne	1c914 <fputs@plt+0xb824>
   1c944:	ldr	r8, [r8, #4]
   1c948:	cmp	r8, #0
   1c94c:	bne	1c8d0 <fputs@plt+0xb7e0>
   1c950:	add	r2, sp, #4
   1c954:	ldr	r1, [r5]
   1c958:	ldr	r0, [r5, #64]	; 0x40
   1c95c:	add	r0, r0, #56	; 0x38
   1c960:	bl	149a8 <fputs@plt+0x38b8>
   1c964:	cmp	r0, #0
   1c968:	beq	1c9a8 <fputs@plt+0xb8b8>
   1c96c:	ldr	r7, [r0, #8]
   1c970:	cmp	r7, #0
   1c974:	bne	1c988 <fputs@plt+0xb898>
   1c978:	b	1c9c0 <fputs@plt+0xb8d0>
   1c97c:	ldr	r7, [r7, #12]
   1c980:	cmp	r7, #0
   1c984:	beq	1c9c0 <fputs@plt+0xb8d0>
   1c988:	mov	r3, r6
   1c98c:	mov	r2, r4
   1c990:	mov	r1, r7
   1c994:	mov	r0, r5
   1c998:	bl	16fd4 <fputs@plt+0x5ee4>
   1c99c:	cmp	r0, #0
   1c9a0:	beq	1c97c <fputs@plt+0xb88c>
   1c9a4:	mov	r0, #1
   1c9a8:	add	sp, sp, #8
   1c9ac:	ldrd	r4, [sp]
   1c9b0:	ldrd	r6, [sp, #8]
   1c9b4:	ldr	r8, [sp, #16]
   1c9b8:	add	sp, sp, #20
   1c9bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c9c0:	mov	r0, #0
   1c9c4:	b	1c9a8 <fputs@plt+0xb8b8>
   1c9c8:	ldr	r0, [r5, #64]	; 0x40
   1c9cc:	add	r2, sp, #4
   1c9d0:	ldr	r1, [r1]
   1c9d4:	add	r0, r0, #56	; 0x38
   1c9d8:	bl	149a8 <fputs@plt+0x38b8>
   1c9dc:	cmp	r0, #0
   1c9e0:	beq	1c9f0 <fputs@plt+0xb900>
   1c9e4:	ldr	r3, [r0, #8]
   1c9e8:	cmp	r3, #0
   1c9ec:	bne	1c9a4 <fputs@plt+0xb8b4>
   1c9f0:	ldr	r0, [r5, #16]
   1c9f4:	adds	r0, r0, #0
   1c9f8:	movne	r0, #1
   1c9fc:	b	1c9a8 <fputs@plt+0xb8b8>
   1ca00:	ldrb	r3, [r1]
   1ca04:	cmp	r3, #152	; 0x98
   1ca08:	beq	1ca14 <fputs@plt+0xb924>
   1ca0c:	mov	r0, #0
   1ca10:	bx	lr
   1ca14:	ldrsh	r3, [r1, #32]
   1ca18:	cmp	r3, #0
   1ca1c:	blt	1ca44 <fputs@plt+0xb954>
   1ca20:	ldr	r2, [r0, #24]
   1ca24:	ldr	r3, [r2, r3, lsl #2]
   1ca28:	cmp	r3, #0
   1ca2c:	blt	1ca0c <fputs@plt+0xb91c>
   1ca30:	ldrb	r3, [r0, #20]
   1ca34:	orr	r3, r3, #1
   1ca38:	strb	r3, [r0, #20]
   1ca3c:	mov	r0, #0
   1ca40:	bx	lr
   1ca44:	ldrb	r3, [r0, #20]
   1ca48:	orr	r3, r3, #2
   1ca4c:	strb	r3, [r0, #20]
   1ca50:	mov	r0, #0
   1ca54:	bx	lr
   1ca58:	strd	r4, [sp, #-16]!
   1ca5c:	ldrd	r4, [r0, #16]
   1ca60:	str	r6, [sp, #8]
   1ca64:	str	lr, [sp, #12]
   1ca68:	cmp	r5, #0
   1ca6c:	ble	1cab4 <fputs@plt+0xb9c4>
   1ca70:	mov	r6, r0
   1ca74:	sub	r5, r5, #1
   1ca78:	ldr	r3, [r4, #4]
   1ca7c:	sub	r5, r5, #1
   1ca80:	cmp	r3, #0
   1ca84:	beq	1caa8 <fputs@plt+0xb9b8>
   1ca88:	ldr	r2, [r6, #24]
   1ca8c:	ldrb	r1, [r4, #8]
   1ca90:	ldm	r3, {r0, r3}
   1ca94:	and	r2, r2, #56	; 0x38
   1ca98:	orr	r1, r2, r1
   1ca9c:	str	r0, [r3, #4]
   1caa0:	ldr	r0, [r3]
   1caa4:	bl	15404 <fputs@plt+0x4314>
   1caa8:	cmn	r5, #1
   1caac:	add	r4, r4, #16
   1cab0:	bne	1ca78 <fputs@plt+0xb988>
   1cab4:	ldrd	r4, [sp]
   1cab8:	ldr	r6, [sp, #8]
   1cabc:	add	sp, sp, #12
   1cac0:	pop	{pc}		; (ldr pc, [sp], #4)
   1cac4:	mov	r3, r0
   1cac8:	ldr	r0, [r0, #20]
   1cacc:	cmp	r0, #0
   1cad0:	ble	1cb14 <fputs@plt+0xba24>
   1cad4:	ldr	ip, [r3, #16]
   1cad8:	ldr	r3, [ip, #12]
   1cadc:	cmp	r1, r3
   1cae0:	beq	1cb14 <fputs@plt+0xba24>
   1cae4:	add	ip, ip, #12
   1cae8:	mov	r3, #0
   1caec:	b	1cafc <fputs@plt+0xba0c>
   1caf0:	ldr	r2, [ip, r3, lsl #4]
   1caf4:	cmp	r2, r1
   1caf8:	beq	1cb0c <fputs@plt+0xba1c>
   1cafc:	add	r3, r3, #1
   1cb00:	cmp	r3, r0
   1cb04:	bne	1caf0 <fputs@plt+0xba00>
   1cb08:	bx	lr
   1cb0c:	mov	r0, r3
   1cb10:	bx	lr
   1cb14:	mov	r0, #0
   1cb18:	bx	lr
   1cb1c:	ldr	r3, [r0, #16]
   1cb20:	subs	r0, r1, #0
   1cb24:	ldr	r3, [r3, #28]
   1cb28:	bne	1cc24 <fputs@plt+0xbb34>
   1cb2c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1cb30:	strd	r6, [sp, #8]
   1cb34:	strd	r8, [sp, #16]
   1cb38:	ldr	r9, [r2, #64]	; 0x40
   1cb3c:	str	sl, [sp, #24]
   1cb40:	str	lr, [sp, #28]
   1cb44:	cmp	r3, r9
   1cb48:	beq	1cc1c <fputs@plt+0xbb2c>
   1cb4c:	ldr	ip, [r3, #48]	; 0x30
   1cb50:	cmp	ip, #0
   1cb54:	beq	1cc1c <fputs@plt+0xbb2c>
   1cb58:	ldr	sl, [pc, #212]	; 1cc34 <fputs@plt+0xbb44>
   1cb5c:	ldr	r6, [pc, #212]	; 1cc38 <fputs@plt+0xbb48>
   1cb60:	add	sl, pc, sl
   1cb64:	add	r6, pc, r6
   1cb68:	b	1cb78 <fputs@plt+0xba88>
   1cb6c:	ldr	ip, [ip]
   1cb70:	cmp	ip, #0
   1cb74:	beq	1cbfc <fputs@plt+0xbb0c>
   1cb78:	ldr	r8, [ip, #8]
   1cb7c:	ldr	r3, [r8, #24]
   1cb80:	cmp	r9, r3
   1cb84:	bne	1cb6c <fputs@plt+0xba7c>
   1cb88:	ldr	r4, [r2]
   1cb8c:	ldr	r5, [r8, #4]
   1cb90:	ldrb	r3, [r4]
   1cb94:	ldrb	r1, [r5]
   1cb98:	add	r3, sl, r3
   1cb9c:	ldrb	lr, [r3, #336]	; 0x150
   1cba0:	add	r3, sl, r1
   1cba4:	ldrb	r3, [r3, #336]	; 0x150
   1cba8:	cmp	lr, r3
   1cbac:	bne	1cb6c <fputs@plt+0xba7c>
   1cbb0:	cmp	r1, #0
   1cbb4:	beq	1cbe0 <fputs@plt+0xbaf0>
   1cbb8:	ldrb	lr, [r5, #1]!
   1cbbc:	ldrb	r3, [r4, #1]!
   1cbc0:	add	r1, r6, lr
   1cbc4:	ldrb	r7, [r1, #336]	; 0x150
   1cbc8:	add	r3, r6, r3
   1cbcc:	ldrb	r3, [r3, #336]	; 0x150
   1cbd0:	cmp	r7, r3
   1cbd4:	bne	1cb6c <fputs@plt+0xba7c>
   1cbd8:	cmp	lr, #0
   1cbdc:	bne	1cbb8 <fputs@plt+0xbac8>
   1cbe0:	cmp	r0, #0
   1cbe4:	beq	1cc2c <fputs@plt+0xbb3c>
   1cbe8:	ldr	ip, [ip]
   1cbec:	str	r0, [r8, #32]
   1cbf0:	mov	r0, r8
   1cbf4:	cmp	ip, #0
   1cbf8:	bne	1cb78 <fputs@plt+0xba88>
   1cbfc:	cmp	r0, #0
   1cc00:	beq	1cc1c <fputs@plt+0xbb2c>
   1cc04:	ldrd	r4, [sp]
   1cc08:	ldrd	r6, [sp, #8]
   1cc0c:	ldrd	r8, [sp, #16]
   1cc10:	ldr	sl, [sp, #24]
   1cc14:	add	sp, sp, #28
   1cc18:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc1c:	ldr	r0, [r2, #60]	; 0x3c
   1cc20:	b	1cc04 <fputs@plt+0xbb14>
   1cc24:	mov	r0, #0
   1cc28:	bx	lr
   1cc2c:	ldr	r0, [r2, #60]	; 0x3c
   1cc30:	b	1cbe8 <fputs@plt+0xbaf8>
   1cc34:	andeq	r8, r7, r8, lsl #31
   1cc38:	andeq	r8, r7, r4, lsl #31
   1cc3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1cc40:	strd	r6, [sp, #8]
   1cc44:	ldr	r7, [r1]
   1cc48:	str	r8, [sp, #16]
   1cc4c:	str	lr, [sp, #20]
   1cc50:	cmp	r7, #0
   1cc54:	ble	1cc94 <fputs@plt+0xbba4>
   1cc58:	mov	r6, r0
   1cc5c:	mov	r5, #0
   1cc60:	ldr	r4, [r1, #4]
   1cc64:	b	1cc70 <fputs@plt+0xbb80>
   1cc68:	cmp	r5, r7
   1cc6c:	beq	1cc94 <fputs@plt+0xbba4>
   1cc70:	mov	r0, r6
   1cc74:	ldr	r1, [r4, #4]
   1cc78:	add	r5, r5, #1
   1cc7c:	bl	1c78c <fputs@plt+0xb69c>
   1cc80:	cmp	r0, #0
   1cc84:	add	r4, r4, #20
   1cc88:	blt	1cc68 <fputs@plt+0xbb78>
   1cc8c:	mov	r0, #1
   1cc90:	b	1cc98 <fputs@plt+0xbba8>
   1cc94:	mov	r0, #0
   1cc98:	ldrd	r4, [sp]
   1cc9c:	ldrd	r6, [sp, #8]
   1cca0:	ldr	r8, [sp, #16]
   1cca4:	add	sp, sp, #20
   1cca8:	pop	{pc}		; (ldr pc, [sp], #4)
   1ccac:	ldr	ip, [r0]
   1ccb0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1ccb4:	strd	r6, [sp, #8]
   1ccb8:	str	lr, [sp, #28]
   1ccbc:	strd	r8, [sp, #16]
   1ccc0:	ldr	lr, [ip, #24]
   1ccc4:	str	sl, [sp, #24]
   1ccc8:	ldr	r8, [sp, #32]
   1cccc:	tst	lr, #8388608	; 0x800000
   1ccd0:	bne	1cd04 <fputs@plt+0xbc14>
   1ccd4:	cmp	r8, #0
   1ccd8:	beq	1cce4 <fputs@plt+0xbbf4>
   1ccdc:	mov	r3, #0
   1cce0:	str	r3, [r8]
   1cce4:	mov	r9, #0
   1cce8:	mov	r0, r9
   1ccec:	ldrd	r4, [sp]
   1ccf0:	ldrd	r6, [sp, #8]
   1ccf4:	ldrd	r8, [sp, #16]
   1ccf8:	ldr	sl, [sp, #24]
   1ccfc:	add	sp, sp, #28
   1cd00:	pop	{pc}		; (ldr pc, [sp], #4)
   1cd04:	mov	r5, r2
   1cd08:	mov	r2, r1
   1cd0c:	ldrb	r1, [r0, #442]	; 0x1ba
   1cd10:	mov	r0, ip
   1cd14:	mov	r6, r3
   1cd18:	bl	1cb1c <fputs@plt+0xba2c>
   1cd1c:	subs	r9, r0, #0
   1cd20:	beq	1ccd4 <fputs@plt+0xbbe4>
   1cd24:	mov	r4, r9
   1cd28:	mov	r7, #0
   1cd2c:	b	1cd3c <fputs@plt+0xbc4c>
   1cd30:	ldr	r4, [r4, #32]
   1cd34:	cmp	r4, #0
   1cd38:	beq	1cd80 <fputs@plt+0xbc90>
   1cd3c:	ldrb	r1, [r4, #8]
   1cd40:	cmp	r1, r5
   1cd44:	bne	1cd30 <fputs@plt+0xbc40>
   1cd48:	ldr	r2, [r4, #16]
   1cd4c:	mov	r1, r6
   1cd50:	cmp	r6, #0
   1cd54:	cmpne	r2, #0
   1cd58:	mov	r0, r2
   1cd5c:	beq	1cd6c <fputs@plt+0xbc7c>
   1cd60:	bl	1cc3c <fputs@plt+0xbb4c>
   1cd64:	cmp	r0, #0
   1cd68:	beq	1cd30 <fputs@plt+0xbc40>
   1cd6c:	ldrb	r3, [r4, #9]
   1cd70:	ldr	r4, [r4, #32]
   1cd74:	orr	r7, r7, r3
   1cd78:	cmp	r4, #0
   1cd7c:	bne	1cd3c <fputs@plt+0xbc4c>
   1cd80:	cmp	r8, #0
   1cd84:	strne	r7, [r8]
   1cd88:	cmp	r7, #0
   1cd8c:	bne	1cce8 <fputs@plt+0xbbf8>
   1cd90:	b	1cce4 <fputs@plt+0xbbf4>
   1cd94:	strd	r4, [sp, #-16]!
   1cd98:	str	r6, [sp, #8]
   1cd9c:	subs	r6, r0, #0
   1cda0:	str	lr, [sp, #12]
   1cda4:	beq	1ce18 <fputs@plt+0xbd28>
   1cda8:	ldr	r3, [r6, #456]	; 0x1c8
   1cdac:	cmp	r3, #0
   1cdb0:	beq	1ce18 <fputs@plt+0xbd28>
   1cdb4:	ldr	r2, [r1, #52]	; 0x34
   1cdb8:	cmp	r2, #0
   1cdbc:	beq	1ce64 <fputs@plt+0xbd74>
   1cdc0:	ldr	r3, [r1, #48]	; 0x30
   1cdc4:	mov	r5, r1
   1cdc8:	cmp	r3, #0
   1cdcc:	ble	1cdfc <fputs@plt+0xbd0c>
   1cdd0:	mov	r4, #0
   1cdd4:	cmp	r4, #1
   1cdd8:	mov	r0, r6
   1cddc:	beq	1cdf0 <fputs@plt+0xbd00>
   1cde0:	ldr	r1, [r2, r4, lsl #2]
   1cde4:	bl	19bf4 <fputs@plt+0x8b04>
   1cde8:	ldr	r3, [r5, #48]	; 0x30
   1cdec:	ldr	r2, [r5, #52]	; 0x34
   1cdf0:	add	r4, r4, #1
   1cdf4:	cmp	r4, r3
   1cdf8:	blt	1cdd4 <fputs@plt+0xbce4>
   1cdfc:	mov	r0, r6
   1ce00:	mov	r1, r2
   1ce04:	ldrd	r4, [sp]
   1ce08:	ldr	r6, [sp, #8]
   1ce0c:	ldr	lr, [sp, #12]
   1ce10:	add	sp, sp, #16
   1ce14:	b	19bf4 <fputs@plt+0x8b04>
   1ce18:	ldr	r3, [r1, #56]	; 0x38
   1ce1c:	mov	r2, #0
   1ce20:	str	r2, [r1, #56]	; 0x38
   1ce24:	cmp	r3, r2
   1ce28:	beq	1cdb4 <fputs@plt+0xbcc4>
   1ce2c:	ldr	r2, [r3]
   1ce30:	ldr	ip, [r3, #24]
   1ce34:	cmp	r2, #0
   1ce38:	streq	r3, [r1, #56]	; 0x38
   1ce3c:	streq	r2, [r3, #24]
   1ce40:	beq	1ce50 <fputs@plt+0xbd60>
   1ce44:	ldr	r0, [r2, #344]	; 0x158
   1ce48:	str	r0, [r3, #24]
   1ce4c:	str	r3, [r2, #344]	; 0x158
   1ce50:	subs	r3, ip, #0
   1ce54:	bne	1ce2c <fputs@plt+0xbd3c>
   1ce58:	ldr	r2, [r1, #52]	; 0x34
   1ce5c:	cmp	r2, #0
   1ce60:	bne	1cdc0 <fputs@plt+0xbcd0>
   1ce64:	ldrd	r4, [sp]
   1ce68:	ldr	r6, [sp, #8]
   1ce6c:	add	sp, sp, #12
   1ce70:	pop	{pc}		; (ldr pc, [sp], #4)
   1ce74:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1ce78:	mov	r5, r0
   1ce7c:	mov	r4, #0
   1ce80:	strd	r6, [sp, #8]
   1ce84:	mov	r7, r1
   1ce88:	add	r6, r2, #1
   1ce8c:	str	r8, [sp, #16]
   1ce90:	mov	r8, r2
   1ce94:	str	lr, [sp, #20]
   1ce98:	ldr	lr, [r5, #316]	; 0x13c
   1ce9c:	cmp	lr, r4
   1cea0:	ble	1cf30 <fputs@plt+0xbe40>
   1cea4:	ldr	r3, [r5, #340]	; 0x154
   1cea8:	ldr	r3, [r3, r4, lsl #2]
   1ceac:	add	r4, r4, #1
   1ceb0:	ldr	r0, [r3, #8]
   1ceb4:	cmp	r0, #0
   1ceb8:	beq	1ce9c <fputs@plt+0xbdac>
   1cebc:	ldr	r2, [r3, #4]
   1cec0:	ldr	r1, [r2]
   1cec4:	ldr	ip, [r1]
   1cec8:	cmp	ip, #1
   1cecc:	ble	1ce9c <fputs@plt+0xbdac>
   1ced0:	cmp	r7, #0
   1ced4:	beq	1cf1c <fputs@plt+0xbe2c>
   1ced8:	cmp	r7, #2
   1cedc:	beq	1cf28 <fputs@plt+0xbe38>
   1cee0:	ldr	r2, [r1, #84]	; 0x54
   1cee4:	cmp	r2, #0
   1cee8:	beq	1ce9c <fputs@plt+0xbdac>
   1ceec:	ldr	r3, [r3, #20]
   1cef0:	cmp	r8, r3
   1cef4:	bge	1ce9c <fputs@plt+0xbdac>
   1cef8:	mov	r1, r8
   1cefc:	blx	r2
   1cf00:	cmp	r0, #0
   1cf04:	beq	1ce98 <fputs@plt+0xbda8>
   1cf08:	ldrd	r4, [sp]
   1cf0c:	ldrd	r6, [sp, #8]
   1cf10:	ldr	r8, [sp, #16]
   1cf14:	add	sp, sp, #20
   1cf18:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf1c:	ldr	r2, [r1, #80]	; 0x50
   1cf20:	str	r6, [r3, #20]
   1cf24:	b	1cee4 <fputs@plt+0xbdf4>
   1cf28:	ldr	r2, [r1, #88]	; 0x58
   1cf2c:	b	1cee4 <fputs@plt+0xbdf4>
   1cf30:	mov	r0, #0
   1cf34:	b	1cf08 <fputs@plt+0xbe18>
   1cf38:	cmp	r2, #0
   1cf3c:	bxeq	lr
   1cf40:	ldrh	r3, [r2, #20]
   1cf44:	ands	ip, r3, #4
   1cf48:	bxne	lr
   1cf4c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1cf50:	strd	r6, [sp, #8]
   1cf54:	strd	r8, [sp, #16]
   1cf58:	str	lr, [sp, #24]
   1cf5c:	b	1cfb8 <fputs@plt+0xbec8>
   1cf60:	cmp	ip, #0
   1cf64:	beq	1cf70 <fputs@plt+0xbe80>
   1cf68:	tst	r3, #1024	; 0x400
   1cf6c:	orrne	lr, r3, #512	; 0x200
   1cf70:	ldr	r3, [r2, #4]
   1cf74:	add	ip, ip, #1
   1cf78:	strh	lr, [r2, #20]
   1cf7c:	cmp	r3, #0
   1cf80:	add	lr, r3, r3, lsl #1
   1cf84:	blt	1cff8 <fputs@plt+0xbf08>
   1cf88:	ldr	r3, [r2, #24]
   1cf8c:	ldr	r2, [r3, #20]
   1cf90:	add	r2, r2, lr, lsl #4
   1cf94:	ldrb	r3, [r2, #22]
   1cf98:	sub	r3, r3, #1
   1cf9c:	uxtb	r3, r3
   1cfa0:	cmp	r3, #0
   1cfa4:	strb	r3, [r2, #22]
   1cfa8:	bne	1cff8 <fputs@plt+0xbf08>
   1cfac:	ldrh	r3, [r2, #20]
   1cfb0:	tst	r3, #4
   1cfb4:	bne	1cff8 <fputs@plt+0xbf08>
   1cfb8:	ldr	r6, [r0]
   1cfbc:	orr	lr, r3, #4
   1cfc0:	cmp	r6, #0
   1cfc4:	beq	1cfd8 <fputs@plt+0xbee8>
   1cfc8:	ldr	r6, [r2]
   1cfcc:	ldr	r6, [r6, #4]
   1cfd0:	tst	r6, #1
   1cfd4:	beq	1cff8 <fputs@plt+0xbf08>
   1cfd8:	ldr	r9, [r1]
   1cfdc:	ldr	r7, [r1, #4]
   1cfe0:	ldr	r8, [r2, #40]	; 0x28
   1cfe4:	ldr	r6, [r2, #44]	; 0x2c
   1cfe8:	and	r4, r9, r8
   1cfec:	and	r5, r7, r6
   1cff0:	orrs	r6, r4, r5
   1cff4:	beq	1cf60 <fputs@plt+0xbe70>
   1cff8:	ldrd	r4, [sp]
   1cffc:	ldrd	r6, [sp, #8]
   1d000:	ldrd	r8, [sp, #16]
   1d004:	add	sp, sp, #24
   1d008:	pop	{pc}		; (ldr pc, [sp], #4)
   1d00c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d010:	strd	r6, [sp, #8]
   1d014:	ldr	r7, [r1]
   1d018:	str	r8, [sp, #16]
   1d01c:	str	lr, [sp, #20]
   1d020:	cmp	r7, #0
   1d024:	ble	1d078 <fputs@plt+0xbf88>
   1d028:	ldr	r4, [r1, #4]
   1d02c:	add	r7, r7, r7, lsl #2
   1d030:	mov	r5, #0
   1d034:	mov	r8, r0
   1d038:	mov	r6, r5
   1d03c:	add	r7, r4, r7, lsl #2
   1d040:	ldr	r1, [r4], #20
   1d044:	mov	r0, r8
   1d048:	bl	1d1d0 <fputs@plt+0xc0e0>
   1d04c:	orr	r5, r0, r5
   1d050:	orr	r6, r1, r6
   1d054:	cmp	r4, r7
   1d058:	bne	1d040 <fputs@plt+0xbf50>
   1d05c:	mov	r0, r5
   1d060:	mov	r1, r6
   1d064:	ldrd	r4, [sp]
   1d068:	ldrd	r6, [sp, #8]
   1d06c:	ldr	r8, [sp, #16]
   1d070:	add	sp, sp, #20
   1d074:	pop	{pc}		; (ldr pc, [sp], #4)
   1d078:	mov	r5, #0
   1d07c:	mov	r6, r5
   1d080:	b	1d05c <fputs@plt+0xbf6c>
   1d084:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d088:	strd	r6, [sp, #8]
   1d08c:	subs	r6, r1, #0
   1d090:	strd	r8, [sp, #16]
   1d094:	strd	sl, [sp, #24]
   1d098:	str	lr, [sp, #32]
   1d09c:	sub	sp, sp, #12
   1d0a0:	beq	1d1c4 <fputs@plt+0xc0d4>
   1d0a4:	mov	r4, #0
   1d0a8:	mov	r8, r0
   1d0ac:	mov	r5, r4
   1d0b0:	ldr	r1, [r6]
   1d0b4:	ldr	r7, [r6, #28]
   1d0b8:	cmp	r1, #0
   1d0bc:	beq	1d0d0 <fputs@plt+0xbfe0>
   1d0c0:	mov	r0, r8
   1d0c4:	bl	1d00c <fputs@plt+0xbf1c>
   1d0c8:	orr	r4, r4, r0
   1d0cc:	orr	r5, r5, r1
   1d0d0:	ldr	r1, [r6, #36]	; 0x24
   1d0d4:	cmp	r1, #0
   1d0d8:	beq	1d0ec <fputs@plt+0xbffc>
   1d0dc:	mov	r0, r8
   1d0e0:	bl	1d00c <fputs@plt+0xbf1c>
   1d0e4:	orr	r4, r0, r4
   1d0e8:	orr	r5, r1, r5
   1d0ec:	ldr	r1, [r6, #44]	; 0x2c
   1d0f0:	cmp	r1, #0
   1d0f4:	beq	1d108 <fputs@plt+0xc018>
   1d0f8:	mov	r0, r8
   1d0fc:	bl	1d00c <fputs@plt+0xbf1c>
   1d100:	orr	r4, r0, r4
   1d104:	orr	r5, r1, r5
   1d108:	mov	r0, r8
   1d10c:	ldr	r1, [r6, #32]
   1d110:	bl	1d1d0 <fputs@plt+0xc0e0>
   1d114:	orr	r4, r4, r0
   1d118:	orr	r5, r5, r1
   1d11c:	ldr	r1, [r6, #40]	; 0x28
   1d120:	mov	r0, r8
   1d124:	bl	1d1d0 <fputs@plt+0xc0e0>
   1d128:	cmp	r7, #0
   1d12c:	orr	r4, r4, r0
   1d130:	orr	r5, r5, r1
   1d134:	bne	1d168 <fputs@plt+0xc078>
   1d138:	ldr	r6, [r6, #48]	; 0x30
   1d13c:	cmp	r6, #0
   1d140:	bne	1d0b0 <fputs@plt+0xbfc0>
   1d144:	mov	r0, r4
   1d148:	mov	r1, r5
   1d14c:	add	sp, sp, #12
   1d150:	ldrd	r4, [sp]
   1d154:	ldrd	r6, [sp, #8]
   1d158:	ldrd	r8, [sp, #16]
   1d15c:	ldrd	sl, [sp, #24]
   1d160:	add	sp, sp, #32
   1d164:	pop	{pc}		; (ldr pc, [sp], #4)
   1d168:	ldr	r3, [r7]
   1d16c:	cmp	r3, #0
   1d170:	str	r3, [sp, #4]
   1d174:	ble	1d138 <fputs@plt+0xc048>
   1d178:	mov	sl, #0
   1d17c:	mov	r0, r8
   1d180:	ldr	r1, [r7, #28]
   1d184:	add	sl, sl, #1
   1d188:	bl	1d084 <fputs@plt+0xbf94>
   1d18c:	mov	fp, r0
   1d190:	mov	r9, r1
   1d194:	ldr	r1, [r7, #56]	; 0x38
   1d198:	mov	r0, r8
   1d19c:	add	r7, r7, #72	; 0x48
   1d1a0:	bl	1d1d0 <fputs@plt+0xc0e0>
   1d1a4:	ldr	r3, [sp, #4]
   1d1a8:	orr	r0, fp, r0
   1d1ac:	orr	r1, r9, r1
   1d1b0:	orr	r4, r0, r4
   1d1b4:	orr	r5, r1, r5
   1d1b8:	cmp	r3, sl
   1d1bc:	bne	1d17c <fputs@plt+0xc08c>
   1d1c0:	b	1d138 <fputs@plt+0xc048>
   1d1c4:	mov	r4, r6
   1d1c8:	mov	r5, r6
   1d1cc:	b	1d144 <fputs@plt+0xc054>
   1d1d0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d1d4:	strd	r6, [sp, #8]
   1d1d8:	subs	r7, r1, #0
   1d1dc:	str	r8, [sp, #16]
   1d1e0:	str	lr, [sp, #20]
   1d1e4:	beq	1d2b4 <fputs@plt+0xc1c4>
   1d1e8:	ldrb	r1, [r7]
   1d1ec:	mov	r6, r0
   1d1f0:	cmp	r1, #152	; 0x98
   1d1f4:	beq	1d274 <fputs@plt+0xc184>
   1d1f8:	ldr	r1, [r7, #16]
   1d1fc:	bl	1d1d0 <fputs@plt+0xc0e0>
   1d200:	mov	r5, r0
   1d204:	mov	r8, r1
   1d208:	ldr	r1, [r7, #12]
   1d20c:	mov	r0, r6
   1d210:	bl	1d1d0 <fputs@plt+0xc0e0>
   1d214:	ldr	r3, [r7, #4]
   1d218:	orr	r8, r8, r1
   1d21c:	orr	r5, r5, r0
   1d220:	ldr	r1, [r7, #20]
   1d224:	tst	r3, #2048	; 0x800
   1d228:	beq	1d258 <fputs@plt+0xc168>
   1d22c:	mov	r0, r6
   1d230:	bl	1d084 <fputs@plt+0xbf94>
   1d234:	orr	r5, r5, r0
   1d238:	orr	r8, r8, r1
   1d23c:	mov	r0, r5
   1d240:	mov	r1, r8
   1d244:	ldrd	r4, [sp]
   1d248:	ldrd	r6, [sp, #8]
   1d24c:	ldr	r8, [sp, #16]
   1d250:	add	sp, sp, #20
   1d254:	pop	{pc}		; (ldr pc, [sp], #4)
   1d258:	cmp	r1, #0
   1d25c:	beq	1d23c <fputs@plt+0xc14c>
   1d260:	mov	r0, r6
   1d264:	bl	1d00c <fputs@plt+0xbf1c>
   1d268:	orr	r5, r5, r0
   1d26c:	orr	r8, r8, r1
   1d270:	b	1d23c <fputs@plt+0xc14c>
   1d274:	ldr	r1, [r0]
   1d278:	ldr	ip, [r7, #28]
   1d27c:	cmp	r1, #0
   1d280:	ble	1d2b4 <fputs@plt+0xc1c4>
   1d284:	ldr	r3, [r0, #4]
   1d288:	cmp	ip, r3
   1d28c:	addne	r0, r0, #4
   1d290:	movne	r3, #0
   1d294:	bne	1d2a8 <fputs@plt+0xc1b8>
   1d298:	b	1d2dc <fputs@plt+0xc1ec>
   1d29c:	ldr	r2, [r0, #4]!
   1d2a0:	cmp	ip, r2
   1d2a4:	beq	1d2c0 <fputs@plt+0xc1d0>
   1d2a8:	add	r3, r3, #1
   1d2ac:	cmp	r1, r3
   1d2b0:	bne	1d29c <fputs@plt+0xc1ac>
   1d2b4:	mov	r5, #0
   1d2b8:	mov	r8, r5
   1d2bc:	b	1d23c <fputs@plt+0xc14c>
   1d2c0:	mov	r2, #1
   1d2c4:	sub	r5, r3, #32
   1d2c8:	lsl	r8, r2, r5
   1d2cc:	rsb	r1, r3, #32
   1d2d0:	lsl	r5, r2, r3
   1d2d4:	orr	r8, r8, r2, lsr r1
   1d2d8:	b	1d23c <fputs@plt+0xc14c>
   1d2dc:	mov	r5, #1
   1d2e0:	mov	r8, #0
   1d2e4:	b	1d23c <fputs@plt+0xc14c>
   1d2e8:	ldr	r3, [r0, #12]
   1d2ec:	cmp	r3, #0
   1d2f0:	blt	1d33c <fputs@plt+0xc24c>
   1d2f4:	ldr	r2, [r1, #4]
   1d2f8:	str	r4, [sp, #-8]!
   1d2fc:	ldr	r0, [r0]
   1d300:	str	lr, [sp, #4]
   1d304:	add	r3, r2, r3, lsl #4
   1d308:	ldrb	r4, [r3, #13]
   1d30c:	bl	16918 <fputs@plt+0x5828>
   1d310:	cmp	r0, #65	; 0x41
   1d314:	moveq	r0, #1
   1d318:	beq	1d330 <fputs@plt+0xc240>
   1d31c:	cmp	r0, #66	; 0x42
   1d320:	beq	1d344 <fputs@plt+0xc254>
   1d324:	cmp	r4, #66	; 0x42
   1d328:	movls	r0, #0
   1d32c:	movhi	r0, #1
   1d330:	ldr	r4, [sp]
   1d334:	add	sp, sp, #4
   1d338:	pop	{pc}		; (ldr pc, [sp], #4)
   1d33c:	mov	r0, #0
   1d340:	bx	lr
   1d344:	sub	r0, r4, #66	; 0x42
   1d348:	ldr	r4, [sp]
   1d34c:	add	sp, sp, #4
   1d350:	clz	r0, r0
   1d354:	lsr	r0, r0, #5
   1d358:	pop	{pc}		; (ldr pc, [sp], #4)
   1d35c:	ldr	r3, [r1, #36]	; 0x24
   1d360:	tst	r3, #17408	; 0x4400
   1d364:	bxeq	lr
   1d368:	tst	r3, #1024	; 0x400
   1d36c:	strd	r4, [sp, #-16]!
   1d370:	mov	r5, r0
   1d374:	mov	r4, r1
   1d378:	str	r6, [sp, #8]
   1d37c:	str	lr, [sp, #12]
   1d380:	bne	1d3c8 <fputs@plt+0xc2d8>
   1d384:	tst	r3, #16384	; 0x4000
   1d388:	beq	1d3b8 <fputs@plt+0xc2c8>
   1d38c:	ldr	r3, [r4, #28]
   1d390:	cmp	r3, #0
   1d394:	beq	1d3b8 <fputs@plt+0xc2c8>
   1d398:	mov	r0, r5
   1d39c:	ldr	r1, [r3, #16]
   1d3a0:	bl	19bf4 <fputs@plt+0x8b04>
   1d3a4:	mov	r0, r5
   1d3a8:	ldr	r1, [r4, #28]
   1d3ac:	bl	19bf4 <fputs@plt+0x8b04>
   1d3b0:	mov	r3, #0
   1d3b4:	str	r3, [r4, #28]
   1d3b8:	ldrd	r4, [sp]
   1d3bc:	ldr	r6, [sp, #8]
   1d3c0:	add	sp, sp, #12
   1d3c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d3c8:	ldrb	r2, [r1, #28]
   1d3cc:	cmp	r2, #0
   1d3d0:	beq	1d384 <fputs@plt+0xc294>
   1d3d4:	ldr	r0, [r1, #32]
   1d3d8:	bl	19898 <fputs@plt+0x87a8>
   1d3dc:	mov	r3, #0
   1d3e0:	strb	r3, [r4, #28]
   1d3e4:	str	r3, [r4, #32]
   1d3e8:	b	1d3b8 <fputs@plt+0xc2c8>
   1d3ec:	strd	r4, [sp, #-16]!
   1d3f0:	add	r5, r1, #56	; 0x38
   1d3f4:	mov	r4, r1
   1d3f8:	ldr	r1, [r1, #48]	; 0x30
   1d3fc:	str	r6, [sp, #8]
   1d400:	mov	r6, r0
   1d404:	str	lr, [sp, #12]
   1d408:	cmp	r1, r5
   1d40c:	beq	1d414 <fputs@plt+0xc324>
   1d410:	bl	19bf4 <fputs@plt+0x8b04>
   1d414:	mov	r0, r6
   1d418:	mov	r1, r4
   1d41c:	bl	1d35c <fputs@plt+0xc26c>
   1d420:	mov	r3, #0
   1d424:	mov	r2, #3
   1d428:	ldr	r6, [sp, #8]
   1d42c:	str	r3, [r4, #36]	; 0x24
   1d430:	strh	r3, [r4, #40]	; 0x28
   1d434:	strh	r2, [r4, #44]	; 0x2c
   1d438:	str	r5, [r4, #48]	; 0x30
   1d43c:	ldrd	r4, [sp]
   1d440:	add	sp, sp, #12
   1d444:	pop	{pc}		; (ldr pc, [sp], #4)
   1d448:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d44c:	subs	r5, r0, #0
   1d450:	ldr	ip, [r2, #8]
   1d454:	strd	r6, [sp, #8]
   1d458:	strd	r8, [sp, #16]
   1d45c:	mov	r8, r1
   1d460:	strd	sl, [sp, #24]
   1d464:	str	lr, [sp, #32]
   1d468:	sub	sp, sp, #36	; 0x24
   1d46c:	ldrsh	r1, [r2, #22]
   1d470:	ldr	fp, [r2]
   1d474:	ldr	lr, [r2, #12]
   1d478:	str	r3, [sp, #12]
   1d47c:	ldr	r3, [r2, #4]
   1d480:	orr	fp, ip, fp
   1d484:	str	r1, [sp, #8]
   1d488:	ldr	r4, [r8]
   1d48c:	orr	r3, lr, r3
   1d490:	ble	1d630 <fputs@plt+0xc540>
   1d494:	ldrh	r9, [r4, #20]
   1d498:	ands	r9, r9, #2
   1d49c:	bne	1d630 <fputs@plt+0xc540>
   1d4a0:	add	r1, sp, #28
   1d4a4:	mvn	fp, fp
   1d4a8:	mvn	r3, r3
   1d4ac:	str	r1, [sp, #16]
   1d4b0:	b	1d4d4 <fputs@plt+0xc3e4>
   1d4b4:	subs	r5, r5, #1
   1d4b8:	add	r4, r4, #48	; 0x30
   1d4bc:	beq	1d5e8 <fputs@plt+0xc4f8>
   1d4c0:	ldrh	r1, [r4, #20]
   1d4c4:	tst	r1, #2
   1d4c8:	bne	1d5e8 <fputs@plt+0xc4f8>
   1d4cc:	ldr	ip, [r2, #8]
   1d4d0:	ldr	lr, [r2, #12]
   1d4d4:	mov	sl, r9
   1d4d8:	ldrd	r0, [r4, #40]	; 0x28
   1d4dc:	and	r6, r0, ip
   1d4e0:	and	r7, r1, lr
   1d4e4:	orrs	ip, r6, r7
   1d4e8:	beq	1d4b4 <fputs@plt+0xc3c4>
   1d4ec:	and	r0, fp, r0
   1d4f0:	and	r1, r3, r1
   1d4f4:	strd	r0, [sp]
   1d4f8:	ldrd	r0, [sp]
   1d4fc:	orrs	r1, r0, r1
   1d500:	bne	1d4b4 <fputs@plt+0xc3c4>
   1d504:	ldrh	r1, [r2, #40]	; 0x28
   1d508:	subs	r1, r1, #1
   1d50c:	bcc	1d558 <fputs@plt+0xc468>
   1d510:	ldr	ip, [r2, #48]	; 0x30
   1d514:	add	ip, ip, r1, lsl #2
   1d518:	ldr	r0, [ip], #-4
   1d51c:	sub	r1, r1, #1
   1d520:	cmp	r0, #0
   1d524:	beq	1d550 <fputs@plt+0xc460>
   1d528:	cmp	r0, r4
   1d52c:	beq	1d4b4 <fputs@plt+0xc3c4>
   1d530:	ldr	r0, [r0, #4]
   1d534:	cmp	r0, #0
   1d538:	add	lr, r0, r0, lsl #1
   1d53c:	blt	1d550 <fputs@plt+0xc460>
   1d540:	ldr	r0, [r8]
   1d544:	add	r0, r0, lr, lsl #4
   1d548:	cmp	r4, r0
   1d54c:	beq	1d4b4 <fputs@plt+0xc3c4>
   1d550:	cmn	r1, #1
   1d554:	bne	1d518 <fputs@plt+0xc428>
   1d558:	ldrsh	r0, [r4, #16]
   1d55c:	ldrh	r1, [sp, #8]
   1d560:	cmp	r0, #0
   1d564:	ble	1d61c <fputs@plt+0xc52c>
   1d568:	sub	r1, r1, #1
   1d56c:	sxth	r1, r1
   1d570:	str	r1, [sp, #8]
   1d574:	strh	r1, [r2, #22]
   1d578:	ldrh	r1, [r4, #18]
   1d57c:	tst	r1, #130	; 0x82
   1d580:	beq	1d4b4 <fputs@plt+0xc3c4>
   1d584:	ldr	r0, [r4]
   1d588:	str	r2, [sp, #8]
   1d58c:	ldr	r1, [sp, #16]
   1d590:	str	r3, [sp, #20]
   1d594:	ldr	r0, [r0, #16]
   1d598:	bl	1c1bc <fputs@plt+0xb0cc>
   1d59c:	cmp	r0, #0
   1d5a0:	ldr	r2, [sp, #8]
   1d5a4:	moveq	r1, #20
   1d5a8:	ldr	r3, [sp, #20]
   1d5ac:	beq	1d5c4 <fputs@plt+0xc4d4>
   1d5b0:	ldr	r1, [sp, #28]
   1d5b4:	add	r1, r1, #1
   1d5b8:	cmp	r1, #2
   1d5bc:	movhi	r1, #20
   1d5c0:	movls	r1, #10
   1d5c4:	ldrsh	r0, [r2, #22]
   1d5c8:	cmp	r1, r9
   1d5cc:	add	r4, r4, #48	; 0x30
   1d5d0:	sxthgt	r9, r1
   1d5d4:	movgt	sl, r1
   1d5d8:	subs	r5, r5, #1
   1d5dc:	str	r0, [sp, #8]
   1d5e0:	str	r1, [sp, #28]
   1d5e4:	bne	1d4c0 <fputs@plt+0xc3d0>
   1d5e8:	ldr	r1, [sp, #8]
   1d5ec:	ldr	r3, [sp, #12]
   1d5f0:	sub	sl, r3, sl
   1d5f4:	cmp	r1, sl
   1d5f8:	subgt	r9, r3, r9
   1d5fc:	strhgt	r9, [r2, #22]
   1d600:	add	sp, sp, #36	; 0x24
   1d604:	ldrd	r4, [sp]
   1d608:	ldrd	r6, [sp, #8]
   1d60c:	ldrd	r8, [sp, #16]
   1d610:	ldrd	sl, [sp, #24]
   1d614:	add	sp, sp, #32
   1d618:	pop	{pc}		; (ldr pc, [sp], #4)
   1d61c:	add	r1, r1, r0
   1d620:	sxth	r1, r1
   1d624:	str	r1, [sp, #8]
   1d628:	strh	r1, [r2, #22]
   1d62c:	b	1d4b4 <fputs@plt+0xc3c4>
   1d630:	mov	sl, #0
   1d634:	mov	r9, sl
   1d638:	b	1d5e8 <fputs@plt+0xc4f8>
   1d63c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d640:	strd	r6, [sp, #8]
   1d644:	sub	r6, r1, #1
   1d648:	ldr	r7, [pc, #276]	; 1d764 <fputs@plt+0xc674>
   1d64c:	strd	r8, [sp, #16]
   1d650:	ldrb	r3, [r0, r6]
   1d654:	strd	sl, [sp, #24]
   1d658:	ldrb	r8, [r0]
   1d65c:	add	r7, pc, r7
   1d660:	str	lr, [sp, #32]
   1d664:	movw	lr, #1033	; 0x409
   1d668:	movt	lr, #33026	; 0x8102
   1d66c:	add	r3, r7, r3
   1d670:	ldrb	r3, [r3, #336]	; 0x150
   1d674:	add	ip, r7, r8
   1d678:	ldrb	ip, [ip, #336]	; 0x150
   1d67c:	add	r3, r3, r3, lsl #1
   1d680:	eor	ip, r1, ip, lsl #2
   1d684:	eor	r3, r3, ip
   1d688:	asr	ip, r3, #31
   1d68c:	smull	r4, lr, lr, r3
   1d690:	add	lr, lr, r3
   1d694:	rsb	ip, ip, lr, asr #6
   1d698:	rsb	ip, ip, ip, lsl #7
   1d69c:	sub	r3, r3, ip
   1d6a0:	add	r3, r7, r3
   1d6a4:	ldrb	ip, [r3, #824]	; 0x338
   1d6a8:	subs	ip, ip, #1
   1d6ac:	bcc	1d6ec <fputs@plt+0xc5fc>
   1d6b0:	ldr	sl, [pc, #176]	; 1d768 <fputs@plt+0xc678>
   1d6b4:	add	r9, r7, #1072	; 0x430
   1d6b8:	bic	r8, r8, #32
   1d6bc:	add	r9, r9, #4
   1d6c0:	add	r6, r6, r0
   1d6c4:	add	fp, r9, #248	; 0xf8
   1d6c8:	add	sl, pc, sl
   1d6cc:	add	r3, r7, ip
   1d6d0:	ldrb	r3, [r3, #952]	; 0x3b8
   1d6d4:	cmp	r1, r3
   1d6d8:	beq	1d704 <fputs@plt+0xc614>
   1d6dc:	add	ip, sl, ip
   1d6e0:	ldrb	ip, [ip, #1880]	; 0x758
   1d6e4:	subs	ip, ip, #1
   1d6e8:	bcs	1d6cc <fputs@plt+0xc5dc>
   1d6ec:	ldrd	r4, [sp]
   1d6f0:	ldrd	r6, [sp, #8]
   1d6f4:	ldrd	r8, [sp, #16]
   1d6f8:	ldrd	sl, [sp, #24]
   1d6fc:	add	sp, sp, #32
   1d700:	pop	{pc}		; (ldr pc, [sp], #4)
   1d704:	lsl	r3, ip, #1
   1d708:	cmp	r1, #0
   1d70c:	ldrh	r3, [r9, r3]
   1d710:	add	r4, fp, r3
   1d714:	beq	1d74c <fputs@plt+0xc65c>
   1d718:	add	r3, r7, r3
   1d71c:	ldrb	r3, [r3, #1324]	; 0x52c
   1d720:	cmp	r8, r3
   1d724:	bne	1d6dc <fputs@plt+0xc5ec>
   1d728:	mov	lr, r0
   1d72c:	b	1d744 <fputs@plt+0xc654>
   1d730:	ldrb	r3, [lr, #1]!
   1d734:	ldrb	r5, [r4, #1]!
   1d738:	bic	r3, r3, #32
   1d73c:	cmp	r3, r5
   1d740:	bne	1d6dc <fputs@plt+0xc5ec>
   1d744:	cmp	lr, r6
   1d748:	bne	1d730 <fputs@plt+0xc640>
   1d74c:	ldr	r3, [pc, #24]	; 1d76c <fputs@plt+0xc67c>
   1d750:	add	r3, pc, r3
   1d754:	add	ip, r3, ip
   1d758:	ldrb	r3, [ip, #2004]	; 0x7d4
   1d75c:	str	r3, [r2]
   1d760:	b	1d6ec <fputs@plt+0xc5fc>
   1d764:	andeq	r8, r7, ip, lsl #9
   1d768:	andeq	r8, r7, r0, lsr #8
   1d76c:	muleq	r7, r8, r3
   1d770:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d774:	mov	r5, r0
   1d778:	ldr	r4, [r1]
   1d77c:	strd	r6, [sp, #8]
   1d780:	mov	r6, r2
   1d784:	strd	r8, [sp, #16]
   1d788:	mov	r9, r1
   1d78c:	strd	sl, [sp, #24]
   1d790:	str	lr, [sp, #32]
   1d794:	sub	sp, sp, #12
   1d798:	ldrb	ip, [r2]
   1d79c:	add	r7, r0, r4
   1d7a0:	cmp	ip, #0
   1d7a4:	beq	1d828 <fputs@plt+0xc738>
   1d7a8:	ldr	r3, [pc, #352]	; 1d910 <fputs@plt+0xc820>
   1d7ac:	subs	r1, ip, #95	; 0x5f
   1d7b0:	movne	r1, #1
   1d7b4:	add	r3, pc, r3
   1d7b8:	add	r3, r3, ip
   1d7bc:	ldrb	r3, [r3, #64]	; 0x40
   1d7c0:	and	r2, r3, #6
   1d7c4:	and	sl, r3, #4
   1d7c8:	cmp	r2, #0
   1d7cc:	movne	r1, #0
   1d7d0:	cmp	r1, #0
   1d7d4:	bne	1d828 <fputs@plt+0xc738>
   1d7d8:	ldr	lr, [pc, #308]	; 1d914 <fputs@plt+0xc824>
   1d7dc:	add	r0, r6, #1
   1d7e0:	add	lr, pc, lr
   1d7e4:	b	1d808 <fputs@plt+0xc718>
   1d7e8:	ldrb	r2, [r2, #64]	; 0x40
   1d7ec:	subs	fp, r3, #95	; 0x5f
   1d7f0:	movne	fp, #1
   1d7f4:	and	r2, r2, #6
   1d7f8:	cmp	r2, #0
   1d7fc:	movne	fp, #0
   1d800:	cmp	fp, #0
   1d804:	bne	1d820 <fputs@plt+0xc730>
   1d808:	mov	r8, r0
   1d80c:	ldrb	r3, [r0], #1
   1d810:	add	r1, r1, #1
   1d814:	cmp	r3, #0
   1d818:	add	r2, lr, r3
   1d81c:	bne	1d7e8 <fputs@plt+0xc6f8>
   1d820:	cmp	sl, #0
   1d824:	beq	1d8b8 <fputs@plt+0xc7c8>
   1d828:	mov	r3, #34	; 0x22
   1d82c:	add	r4, r4, #1
   1d830:	strb	r3, [r7]
   1d834:	ldrb	r2, [r6]
   1d838:	cmp	r2, #0
   1d83c:	addeq	r7, r5, r4
   1d840:	beq	1d8a4 <fputs@plt+0xc7b4>
   1d844:	mov	r3, #1
   1d848:	cmp	r2, #34	; 0x22
   1d84c:	add	r1, r4, #1
   1d850:	strb	r2, [r5, r4]
   1d854:	addeq	r4, r4, #2
   1d858:	add	r7, r5, r1
   1d85c:	strbeq	r2, [r5, r1]
   1d860:	addeq	r7, r5, r4
   1d864:	movne	r4, r1
   1d868:	ldrb	r2, [r6, #1]!
   1d86c:	cmp	r2, #0
   1d870:	bne	1d848 <fputs@plt+0xc758>
   1d874:	cmp	r3, #0
   1d878:	bne	1d8a4 <fputs@plt+0xc7b4>
   1d87c:	mov	r3, #0
   1d880:	strb	r3, [r7]
   1d884:	str	r4, [r9]
   1d888:	add	sp, sp, #12
   1d88c:	ldrd	r4, [sp]
   1d890:	ldrd	r6, [sp, #8]
   1d894:	ldrd	r8, [sp, #16]
   1d898:	ldrd	sl, [sp, #24]
   1d89c:	add	sp, sp, #32
   1d8a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d8a4:	mov	r3, #34	; 0x22
   1d8a8:	add	r4, r4, #1
   1d8ac:	strb	r3, [r7]
   1d8b0:	add	r7, r5, r4
   1d8b4:	b	1d87c <fputs@plt+0xc78c>
   1d8b8:	mov	r2, #27
   1d8bc:	cmp	r1, #1
   1d8c0:	str	r2, [sp, #4]
   1d8c4:	beq	1d900 <fputs@plt+0xc810>
   1d8c8:	add	r2, sp, #4
   1d8cc:	mov	r0, r6
   1d8d0:	bl	1d63c <fputs@plt+0xc54c>
   1d8d4:	ldr	r3, [sp, #4]
   1d8d8:	cmp	r3, #27
   1d8dc:	bne	1d828 <fputs@plt+0xc738>
   1d8e0:	ldrb	r3, [r8]
   1d8e4:	cmp	r3, #0
   1d8e8:	bne	1d828 <fputs@plt+0xc738>
   1d8ec:	ldrb	r2, [r6]
   1d8f0:	cmp	r2, #0
   1d8f4:	movne	r3, sl
   1d8f8:	beq	1d87c <fputs@plt+0xc78c>
   1d8fc:	b	1d848 <fputs@plt+0xc758>
   1d900:	cmp	r3, #0
   1d904:	moveq	r2, ip
   1d908:	bne	1d828 <fputs@plt+0xc738>
   1d90c:	b	1d848 <fputs@plt+0xc758>
   1d910:	andeq	r8, r7, r4, lsr r3
   1d914:	andeq	r8, r7, r8, lsl #6
   1d918:	ldr	r3, [pc, #2316]	; 1e22c <fputs@plt+0xd13c>
   1d91c:	strd	r4, [sp, #-16]!
   1d920:	str	r6, [sp, #8]
   1d924:	str	lr, [sp, #12]
   1d928:	ldrb	ip, [r0]
   1d92c:	add	r3, pc, r3
   1d930:	add	r3, r3, ip
   1d934:	ldrb	r3, [r3, #2128]	; 0x850
   1d938:	cmp	r3, #26
   1d93c:	addls	pc, pc, r3, lsl #2
   1d940:	b	1de88 <fputs@plt+0xcd98>
   1d944:	b	1dbd4 <fputs@plt+0xcae4>
   1d948:	b	1db80 <fputs@plt+0xca90>
   1d94c:	b	1d9b0 <fputs@plt+0xc8c0>
   1d950:	b	1da38 <fputs@plt+0xc948>
   1d954:	b	1deec <fputs@plt+0xcdfc>
   1d958:	b	1deec <fputs@plt+0xcdfc>
   1d95c:	b	1dcbc <fputs@plt+0xcbcc>
   1d960:	b	1dc78 <fputs@plt+0xcb88>
   1d964:	b	1dfd4 <fputs@plt+0xcee4>
   1d968:	b	1dd6c <fputs@plt+0xcc7c>
   1d96c:	b	1dd04 <fputs@plt+0xcc14>
   1d970:	b	1dd24 <fputs@plt+0xcc34>
   1d974:	b	1df98 <fputs@plt+0xcea8>
   1d978:	b	1deb8 <fputs@plt+0xcdc8>
   1d97c:	b	1de98 <fputs@plt+0xcda8>
   1d980:	b	1de7c <fputs@plt+0xcd8c>
   1d984:	b	1de28 <fputs@plt+0xcd38>
   1d988:	b	1de18 <fputs@plt+0xcd28>
   1d98c:	b	1de08 <fputs@plt+0xcd18>
   1d990:	b	1ddf8 <fputs@plt+0xcd08>
   1d994:	b	1db70 <fputs@plt+0xca80>
   1d998:	b	1dde8 <fputs@plt+0xccf8>
   1d99c:	b	1ddd8 <fputs@plt+0xcce8>
   1d9a0:	b	1ddc8 <fputs@plt+0xccd8>
   1d9a4:	b	1ddb8 <fputs@plt+0xccc8>
   1d9a8:	b	1df88 <fputs@plt+0xce98>
   1d9ac:	b	1da10 <fputs@plt+0xc920>
   1d9b0:	mov	r3, #1
   1d9b4:	mov	r4, r3
   1d9b8:	ldr	ip, [pc, #2160]	; 1e230 <fputs@plt+0xd140>
   1d9bc:	ldrb	r3, [r0, r3]
   1d9c0:	add	ip, pc, ip
   1d9c4:	add	r3, ip, r3
   1d9c8:	ldrb	r3, [r3, #64]	; 0x40
   1d9cc:	tst	r3, #70	; 0x46
   1d9d0:	addne	r2, r0, r4
   1d9d4:	rsbne	r3, r0, #1
   1d9d8:	beq	1d9f4 <fputs@plt+0xc904>
   1d9dc:	add	r4, r3, r2
   1d9e0:	ldrb	r0, [r2, #1]!
   1d9e4:	add	r0, ip, r0
   1d9e8:	ldrb	r0, [r0, #64]	; 0x40
   1d9ec:	tst	r0, #70	; 0x46
   1d9f0:	bne	1d9dc <fputs@plt+0xc8ec>
   1d9f4:	mov	r3, #27
   1d9f8:	str	r3, [r1]
   1d9fc:	mov	r0, r4
   1da00:	ldrd	r4, [sp]
   1da04:	ldr	r6, [sp, #8]
   1da08:	add	sp, sp, #12
   1da0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1da10:	ldr	r3, [pc, #2076]	; 1e234 <fputs@plt+0xd144>
   1da14:	ldrb	r2, [r0, #1]
   1da18:	add	r3, pc, r3
   1da1c:	add	r3, r3, r2
   1da20:	ldrb	r3, [r3, #64]	; 0x40
   1da24:	tst	r3, #4
   1da28:	moveq	r3, #122	; 0x7a
   1da2c:	moveq	r4, #1
   1da30:	streq	r3, [r1]
   1da34:	beq	1d9fc <fputs@plt+0xc90c>
   1da38:	mov	r3, #132	; 0x84
   1da3c:	str	r3, [r1]
   1da40:	ldrb	ip, [r0]
   1da44:	cmp	ip, #48	; 0x30
   1da48:	beq	1e024 <fputs@plt+0xcf34>
   1da4c:	ldr	r3, [pc, #2020]	; 1e238 <fputs@plt+0xd148>
   1da50:	add	r3, pc, r3
   1da54:	add	r3, r3, ip
   1da58:	ldrb	r4, [r3, #64]	; 0x40
   1da5c:	ands	r4, r4, #4
   1da60:	beq	1da8c <fputs@plt+0xc99c>
   1da64:	ldr	r5, [pc, #2000]	; 1e23c <fputs@plt+0xd14c>
   1da68:	mov	r2, r0
   1da6c:	rsb	r3, r0, #1
   1da70:	add	r5, pc, r5
   1da74:	add	r4, r3, r2
   1da78:	ldrb	ip, [r2, #1]!
   1da7c:	add	lr, r5, ip
   1da80:	ldrb	lr, [lr, #64]	; 0x40
   1da84:	tst	lr, #4
   1da88:	bne	1da74 <fputs@plt+0xc984>
   1da8c:	cmp	ip, #46	; 0x2e
   1da90:	beq	1e098 <fputs@plt+0xcfa8>
   1da94:	mov	lr, r4
   1da98:	add	ip, r0, r4
   1da9c:	ldrb	r3, [ip]
   1daa0:	and	r2, r3, #223	; 0xdf
   1daa4:	cmp	r2, #69	; 0x45
   1daa8:	bne	1db28 <fputs@plt+0xca38>
   1daac:	add	lr, r0, lr
   1dab0:	ldr	r2, [pc, #1928]	; 1e240 <fputs@plt+0xd150>
   1dab4:	ldrb	ip, [lr, #1]
   1dab8:	add	r2, pc, r2
   1dabc:	add	r5, r2, ip
   1dac0:	ldrb	r5, [r5, #64]	; 0x40
   1dac4:	tst	r5, #4
   1dac8:	beq	1e100 <fputs@plt+0xd010>
   1dacc:	add	r4, r4, #2
   1dad0:	ldrb	r3, [r0, r4]
   1dad4:	add	lr, r0, r4
   1dad8:	add	r2, r2, r3
   1dadc:	ldrb	r3, [r2, #64]	; 0x40
   1dae0:	tst	r3, #4
   1dae4:	beq	1db1c <fputs@plt+0xca2c>
   1dae8:	ldr	r5, [pc, #1876]	; 1e244 <fputs@plt+0xd154>
   1daec:	add	r2, r4, #1
   1daf0:	add	ip, r0, r2
   1daf4:	add	r5, pc, r5
   1daf8:	mov	lr, ip
   1dafc:	mov	r4, r2
   1db00:	ldrb	r3, [lr]
   1db04:	add	ip, ip, #1
   1db08:	add	r2, r2, #1
   1db0c:	add	r3, r5, r3
   1db10:	ldrb	r3, [r3, #64]	; 0x40
   1db14:	tst	r3, #4
   1db18:	bne	1daf8 <fputs@plt+0xca08>
   1db1c:	mov	r3, #133	; 0x85
   1db20:	str	r3, [r1]
   1db24:	ldrb	r3, [lr]
   1db28:	ldr	r2, [pc, #1816]	; 1e248 <fputs@plt+0xd158>
   1db2c:	add	r2, pc, r2
   1db30:	add	r3, r2, r3
   1db34:	ldrb	r3, [r3, #64]	; 0x40
   1db38:	tst	r3, #70	; 0x46
   1db3c:	beq	1d9fc <fputs@plt+0xc90c>
   1db40:	add	ip, r0, r4
   1db44:	rsb	r3, r0, #1
   1db48:	mov	lr, #161	; 0xa1
   1db4c:	mov	r0, r2
   1db50:	add	r4, r3, ip
   1db54:	str	lr, [r1]
   1db58:	ldrb	r2, [ip, #1]!
   1db5c:	add	r2, r0, r2
   1db60:	ldrb	r2, [r2, #64]	; 0x40
   1db64:	tst	r2, #70	; 0x46
   1db68:	bne	1db50 <fputs@plt+0xca60>
   1db6c:	b	1d9fc <fputs@plt+0xc90c>
   1db70:	mov	r3, #89	; 0x59
   1db74:	mov	r4, #1
   1db78:	str	r3, [r1]
   1db7c:	b	1d9fc <fputs@plt+0xc90c>
   1db80:	ldr	r5, [pc, #1732]	; 1e24c <fputs@plt+0xd15c>
   1db84:	ldrb	r3, [r0, #1]
   1db88:	add	r5, pc, r5
   1db8c:	add	r3, r5, r3
   1db90:	ldrb	r2, [r3, #2128]	; 0x850
   1db94:	cmp	r2, #1
   1db98:	addls	ip, r0, #1
   1db9c:	rsbls	r3, r0, #1
   1dba0:	bhi	1e1b4 <fputs@plt+0xd0c4>
   1dba4:	add	r4, r3, ip
   1dba8:	ldrb	r2, [ip, #1]!
   1dbac:	add	r2, r5, r2
   1dbb0:	ldrb	lr, [r2, #2128]	; 0x850
   1dbb4:	cmp	lr, #1
   1dbb8:	bls	1dba4 <fputs@plt+0xcab4>
   1dbbc:	ldrb	r3, [r2, #64]	; 0x40
   1dbc0:	tst	r3, #70	; 0x46
   1dbc4:	beq	1e138 <fputs@plt+0xd048>
   1dbc8:	add	r4, r4, #1
   1dbcc:	mov	r3, r4
   1dbd0:	b	1d9b8 <fputs@plt+0xc8c8>
   1dbd4:	ldrb	r3, [r0, #1]
   1dbd8:	cmp	r3, #39	; 0x27
   1dbdc:	bne	1d9b0 <fputs@plt+0xc8c0>
   1dbe0:	mov	r3, #134	; 0x86
   1dbe4:	ldr	r5, [pc, #1636]	; 1e250 <fputs@plt+0xd160>
   1dbe8:	str	r3, [r1]
   1dbec:	ldrb	r3, [r0, #2]
   1dbf0:	add	r5, pc, r5
   1dbf4:	add	r2, r5, r3
   1dbf8:	ldrb	r2, [r2, #64]	; 0x40
   1dbfc:	tst	r2, #8
   1dc00:	beq	1e208 <fputs@plt+0xd118>
   1dc04:	add	r3, r0, #3
   1dc08:	mov	r4, #2
   1dc0c:	ldrb	ip, [r3]
   1dc10:	mov	r2, r3
   1dc14:	add	r4, r4, #1
   1dc18:	add	r3, r3, #1
   1dc1c:	add	lr, r5, ip
   1dc20:	ldrb	lr, [lr, #64]	; 0x40
   1dc24:	tst	lr, #8
   1dc28:	bne	1dc0c <fputs@plt+0xcb1c>
   1dc2c:	cmp	ip, #39	; 0x27
   1dc30:	beq	1e1e8 <fputs@plt+0xd0f8>
   1dc34:	mov	r3, #161	; 0xa1
   1dc38:	str	r3, [r1]
   1dc3c:	ldrb	r2, [r2]
   1dc40:	cmp	r2, #0
   1dc44:	cmpne	r2, #39	; 0x27
   1dc48:	beq	1dc68 <fputs@plt+0xcb78>
   1dc4c:	add	r1, r0, r4
   1dc50:	rsb	r3, r0, #1
   1dc54:	add	r4, r3, r1
   1dc58:	ldrb	r2, [r1, #1]!
   1dc5c:	cmp	r2, #0
   1dc60:	cmpne	r2, #39	; 0x27
   1dc64:	bne	1dc54 <fputs@plt+0xcb64>
   1dc68:	cmp	r2, #0
   1dc6c:	beq	1d9fc <fputs@plt+0xc90c>
   1dc70:	add	r4, r4, #1
   1dc74:	b	1d9fc <fputs@plt+0xc90c>
   1dc78:	ldr	lr, [pc, #1492]	; 1e254 <fputs@plt+0xd164>
   1dc7c:	ldrb	r3, [r0, #1]
   1dc80:	add	lr, pc, lr
   1dc84:	add	r3, lr, r3
   1dc88:	ldrb	r3, [r3, #64]	; 0x40
   1dc8c:	tst	r3, #1
   1dc90:	moveq	r4, #1
   1dc94:	beq	1de70 <fputs@plt+0xcd80>
   1dc98:	add	ip, r0, #1
   1dc9c:	rsb	r3, r0, #1
   1dca0:	add	r4, r3, ip
   1dca4:	ldrb	r2, [ip, #1]!
   1dca8:	add	r2, lr, r2
   1dcac:	ldrb	r2, [r2, #64]	; 0x40
   1dcb0:	tst	r2, #1
   1dcb4:	bne	1dca0 <fputs@plt+0xcbb0>
   1dcb8:	b	1de70 <fputs@plt+0xcd80>
   1dcbc:	mov	r3, #135	; 0x87
   1dcc0:	ldr	ip, [pc, #1424]	; 1e258 <fputs@plt+0xd168>
   1dcc4:	str	r3, [r1]
   1dcc8:	ldrb	r3, [r0, #1]
   1dccc:	add	ip, pc, ip
   1dcd0:	add	r3, ip, r3
   1dcd4:	ldrb	r3, [r3, #64]	; 0x40
   1dcd8:	tst	r3, #4
   1dcdc:	beq	1deb0 <fputs@plt+0xcdc0>
   1dce0:	add	r1, r0, #1
   1dce4:	rsb	r3, r0, #1
   1dce8:	add	r4, r3, r1
   1dcec:	ldrb	r2, [r1, #1]!
   1dcf0:	add	r2, ip, r2
   1dcf4:	ldrb	r2, [r2, #64]	; 0x40
   1dcf8:	tst	r2, #4
   1dcfc:	bne	1dce8 <fputs@plt+0xcbf8>
   1dd00:	b	1d9fc <fputs@plt+0xc90c>
   1dd04:	ldrb	r3, [r0, #1]
   1dd08:	cmp	r3, #124	; 0x7c
   1dd0c:	movne	r3, #86	; 0x56
   1dd10:	moveq	r3, #94	; 0x5e
   1dd14:	movne	r4, #1
   1dd18:	moveq	r4, #2
   1dd1c:	str	r3, [r1]
   1dd20:	b	1d9fc <fputs@plt+0xc90c>
   1dd24:	ldrb	r3, [r0, #1]
   1dd28:	cmp	r3, #45	; 0x2d
   1dd2c:	movne	r3, #90	; 0x5a
   1dd30:	movne	r4, #1
   1dd34:	strne	r3, [r1]
   1dd38:	bne	1d9fc <fputs@plt+0xc90c>
   1dd3c:	ldrb	r3, [r0, #2]
   1dd40:	cmp	r3, #10
   1dd44:	cmpne	r3, #0
   1dd48:	beq	1e21c <fputs@plt+0xd12c>
   1dd4c:	add	r2, r0, #2
   1dd50:	rsb	r3, r0, #1
   1dd54:	add	r4, r3, r2
   1dd58:	ldrb	r0, [r2, #1]!
   1dd5c:	cmp	r0, #10
   1dd60:	cmpne	r0, #0
   1dd64:	bne	1dd54 <fputs@plt+0xcc64>
   1dd68:	b	1de70 <fputs@plt+0xcd80>
   1dd6c:	cmp	ip, #93	; 0x5d
   1dd70:	beq	1e1fc <fputs@plt+0xd10c>
   1dd74:	ldrb	r2, [r0, #1]
   1dd78:	cmp	r2, #0
   1dd7c:	moveq	r4, #1
   1dd80:	moveq	r3, #161	; 0xa1
   1dd84:	beq	1ddb0 <fputs@plt+0xccc0>
   1dd88:	add	ip, r0, #1
   1dd8c:	rsb	r3, r0, #1
   1dd90:	b	1dda0 <fputs@plt+0xccb0>
   1dd94:	ldrb	r2, [ip, #1]!
   1dd98:	cmp	r2, #0
   1dd9c:	beq	1e0f8 <fputs@plt+0xd008>
   1dda0:	cmp	r2, #93	; 0x5d
   1dda4:	add	r4, r3, ip
   1dda8:	bne	1dd94 <fputs@plt+0xcca4>
   1ddac:	mov	r3, #27
   1ddb0:	str	r3, [r1]
   1ddb4:	b	1d9fc <fputs@plt+0xc90c>
   1ddb8:	mov	r3, #85	; 0x55
   1ddbc:	mov	r4, #1
   1ddc0:	str	r3, [r1]
   1ddc4:	b	1d9fc <fputs@plt+0xc90c>
   1ddc8:	mov	r3, #26
   1ddcc:	mov	r4, #1
   1ddd0:	str	r3, [r1]
   1ddd4:	b	1d9fc <fputs@plt+0xc90c>
   1ddd8:	mov	r3, #93	; 0x5d
   1dddc:	mov	r4, #1
   1dde0:	str	r3, [r1]
   1dde4:	b	1d9fc <fputs@plt+0xc90c>
   1dde8:	mov	r3, #91	; 0x5b
   1ddec:	mov	r4, #1
   1ddf0:	str	r3, [r1]
   1ddf4:	b	1d9fc <fputs@plt+0xc90c>
   1ddf8:	mov	r3, #1
   1ddfc:	mov	r4, r3
   1de00:	str	r3, [r1]
   1de04:	b	1d9fc <fputs@plt+0xc90c>
   1de08:	mov	r3, #23
   1de0c:	mov	r4, #1
   1de10:	str	r3, [r1]
   1de14:	b	1d9fc <fputs@plt+0xc90c>
   1de18:	mov	r3, #22
   1de1c:	mov	r4, #1
   1de20:	str	r3, [r1]
   1de24:	b	1d9fc <fputs@plt+0xc90c>
   1de28:	ldrb	r3, [r0, #1]
   1de2c:	cmp	r3, #42	; 0x2a
   1de30:	bne	1e088 <fputs@plt+0xcf98>
   1de34:	ldrb	r2, [r0, #2]
   1de38:	cmp	r2, #0
   1de3c:	addne	ip, r0, #2
   1de40:	rsbne	r3, r0, #1
   1de44:	bne	1de54 <fputs@plt+0xcd64>
   1de48:	b	1e088 <fputs@plt+0xcf98>
   1de4c:	cmp	r2, #0
   1de50:	beq	1de70 <fputs@plt+0xcd80>
   1de54:	cmp	r2, #42	; 0x2a
   1de58:	add	r4, r3, ip
   1de5c:	ldrb	r2, [ip, #1]!
   1de60:	bne	1de4c <fputs@plt+0xcd5c>
   1de64:	cmp	r2, #47	; 0x2f
   1de68:	bne	1de4c <fputs@plt+0xcd5c>
   1de6c:	add	r4, r4, #1
   1de70:	mov	r3, #160	; 0xa0
   1de74:	str	r3, [r1]
   1de78:	b	1d9fc <fputs@plt+0xc90c>
   1de7c:	ldrb	r3, [r0, #1]
   1de80:	cmp	r3, #61	; 0x3d
   1de84:	beq	1e128 <fputs@plt+0xd038>
   1de88:	mov	r3, #161	; 0xa1
   1de8c:	mov	r4, #1
   1de90:	str	r3, [r1]
   1de94:	b	1d9fc <fputs@plt+0xc90c>
   1de98:	mov	r3, #79	; 0x4f
   1de9c:	str	r3, [r1]
   1dea0:	ldrb	r3, [r0, #1]
   1dea4:	cmp	r3, #61	; 0x3d
   1dea8:	moveq	r4, #2
   1deac:	beq	1d9fc <fputs@plt+0xc90c>
   1deb0:	mov	r4, #1
   1deb4:	b	1d9fc <fputs@plt+0xc90c>
   1deb8:	ldrb	r3, [r0, #1]
   1debc:	cmp	r3, #61	; 0x3d
   1dec0:	moveq	r3, #83	; 0x53
   1dec4:	moveq	r4, #2
   1dec8:	streq	r3, [r1]
   1decc:	beq	1d9fc <fputs@plt+0xc90c>
   1ded0:	cmp	r3, #62	; 0x3e
   1ded4:	moveq	r3, #88	; 0x58
   1ded8:	movne	r3, #80	; 0x50
   1dedc:	moveq	r4, #2
   1dee0:	movne	r4, #1
   1dee4:	str	r3, [r1]
   1dee8:	b	1d9fc <fputs@plt+0xc90c>
   1deec:	mov	r3, #135	; 0x87
   1def0:	str	r3, [r1]
   1def4:	ldrb	r3, [r0, #1]
   1def8:	cmp	r3, #0
   1defc:	beq	1e1d0 <fputs@plt+0xd0e0>
   1df00:	ldr	r5, [pc, #852]	; 1e25c <fputs@plt+0xd16c>
   1df04:	mov	r4, #1
   1df08:	mov	lr, #0
   1df0c:	mov	ip, r4
   1df10:	add	r5, pc, r5
   1df14:	add	r2, r5, r3
   1df18:	add	ip, r0, ip
   1df1c:	ldrb	r2, [r2, #64]	; 0x40
   1df20:	tst	r2, #70	; 0x46
   1df24:	addne	lr, lr, #1
   1df28:	bne	1df60 <fputs@plt+0xce70>
   1df2c:	sub	r2, r3, #40	; 0x28
   1df30:	cmp	lr, #0
   1df34:	clz	r2, r2
   1df38:	lsr	r2, r2, #5
   1df3c:	movle	r2, #0
   1df40:	cmp	r2, #0
   1df44:	bne	1e168 <fputs@plt+0xd078>
   1df48:	cmp	r3, #58	; 0x3a
   1df4c:	bne	1df74 <fputs@plt+0xce84>
   1df50:	ldrb	r3, [ip, #1]
   1df54:	cmp	r3, #58	; 0x3a
   1df58:	bne	1df74 <fputs@plt+0xce84>
   1df5c:	add	r4, r4, #1
   1df60:	add	r4, r4, #1
   1df64:	ldrb	r3, [r0, r4]
   1df68:	mov	ip, r4
   1df6c:	cmp	r3, #0
   1df70:	bne	1df14 <fputs@plt+0xce24>
   1df74:	cmp	lr, #0
   1df78:	bne	1d9fc <fputs@plt+0xc90c>
   1df7c:	mov	r3, #161	; 0xa1
   1df80:	str	r3, [r1]
   1df84:	b	1d9fc <fputs@plt+0xc90c>
   1df88:	mov	r3, #96	; 0x60
   1df8c:	mov	r4, #1
   1df90:	str	r3, [r1]
   1df94:	b	1d9fc <fputs@plt+0xc90c>
   1df98:	ldrb	r3, [r0, #1]
   1df9c:	cmp	r3, #61	; 0x3d
   1dfa0:	moveq	r3, #81	; 0x51
   1dfa4:	moveq	r4, #2
   1dfa8:	streq	r3, [r1]
   1dfac:	beq	1d9fc <fputs@plt+0xc90c>
   1dfb0:	cmp	r3, #62	; 0x3e
   1dfb4:	beq	1e128 <fputs@plt+0xd038>
   1dfb8:	cmp	r3, #60	; 0x3c
   1dfbc:	moveq	r3, #87	; 0x57
   1dfc0:	movne	r3, #82	; 0x52
   1dfc4:	moveq	r4, #2
   1dfc8:	movne	r4, #1
   1dfcc:	str	r3, [r1]
   1dfd0:	b	1d9fc <fputs@plt+0xc90c>
   1dfd4:	ldrb	r3, [r0, #1]
   1dfd8:	cmp	r3, #0
   1dfdc:	movne	r2, #1
   1dfe0:	movne	lr, r2
   1dfe4:	bne	1e000 <fputs@plt+0xcf10>
   1dfe8:	b	1e1d0 <fputs@plt+0xd0e0>
   1dfec:	ldrb	r3, [r0, r4]
   1dff0:	mov	lr, r4
   1dff4:	mov	r2, r4
   1dff8:	cmp	r3, #0
   1dffc:	beq	1df7c <fputs@plt+0xce8c>
   1e000:	cmp	ip, r3
   1e004:	add	r4, r2, #1
   1e008:	bne	1dfec <fputs@plt+0xcefc>
   1e00c:	add	lr, r0, lr
   1e010:	ldrb	r3, [lr, #1]
   1e014:	cmp	r3, ip
   1e018:	bne	1e154 <fputs@plt+0xd064>
   1e01c:	add	r4, r2, #2
   1e020:	b	1dfec <fputs@plt+0xcefc>
   1e024:	ldrb	r3, [r0, #1]
   1e028:	and	r3, r3, #223	; 0xdf
   1e02c:	cmp	r3, #88	; 0x58
   1e030:	bne	1da64 <fputs@plt+0xc974>
   1e034:	ldr	ip, [pc, #548]	; 1e260 <fputs@plt+0xd170>
   1e038:	ldrb	r3, [r0, #2]
   1e03c:	add	ip, pc, ip
   1e040:	add	r3, ip, r3
   1e044:	ldrb	r3, [r3, #64]	; 0x40
   1e048:	tst	r3, #8
   1e04c:	beq	1da64 <fputs@plt+0xc974>
   1e050:	ldrb	r3, [r0, #3]
   1e054:	add	r3, ip, r3
   1e058:	ldrb	r3, [r3, #64]	; 0x40
   1e05c:	tst	r3, #8
   1e060:	beq	1e224 <fputs@plt+0xd134>
   1e064:	add	r1, r0, #3
   1e068:	rsb	r3, r0, #1
   1e06c:	add	r4, r3, r1
   1e070:	ldrb	r2, [r1, #1]!
   1e074:	add	r2, ip, r2
   1e078:	ldrb	r2, [r2, #64]	; 0x40
   1e07c:	tst	r2, #8
   1e080:	bne	1e06c <fputs@plt+0xcf7c>
   1e084:	b	1d9fc <fputs@plt+0xc90c>
   1e088:	mov	r3, #92	; 0x5c
   1e08c:	mov	r4, #1
   1e090:	str	r3, [r1]
   1e094:	b	1d9fc <fputs@plt+0xc90c>
   1e098:	add	lr, r4, #1
   1e09c:	ldr	r5, [pc, #448]	; 1e264 <fputs@plt+0xd174>
   1e0a0:	add	ip, r0, lr
   1e0a4:	ldrb	r3, [r0, lr]
   1e0a8:	add	r5, pc, r5
   1e0ac:	add	r3, r5, r3
   1e0b0:	ldrb	r3, [r3, #64]	; 0x40
   1e0b4:	tst	r3, #4
   1e0b8:	beq	1e1f4 <fputs@plt+0xd104>
   1e0bc:	add	r4, r4, #2
   1e0c0:	add	r2, r0, r4
   1e0c4:	mov	r4, lr
   1e0c8:	ldrb	r3, [r2]
   1e0cc:	add	r4, r4, #1
   1e0d0:	mov	ip, r2
   1e0d4:	mov	lr, r4
   1e0d8:	add	r2, r2, #1
   1e0dc:	add	r3, r5, r3
   1e0e0:	ldrb	r3, [r3, #64]	; 0x40
   1e0e4:	tst	r3, #4
   1e0e8:	bne	1e0c8 <fputs@plt+0xcfd8>
   1e0ec:	mov	r3, #133	; 0x85
   1e0f0:	str	r3, [r1]
   1e0f4:	b	1da9c <fputs@plt+0xc9ac>
   1e0f8:	mov	r3, #161	; 0xa1
   1e0fc:	b	1ddb0 <fputs@plt+0xccc0>
   1e100:	sub	ip, ip, #43	; 0x2b
   1e104:	tst	ip, #253	; 0xfd
   1e108:	bne	1db28 <fputs@plt+0xca38>
   1e10c:	ldrb	ip, [lr, #2]
   1e110:	add	r2, r2, ip
   1e114:	ldrb	r2, [r2, #64]	; 0x40
   1e118:	tst	r2, #4
   1e11c:	beq	1db28 <fputs@plt+0xca38>
   1e120:	add	r4, r4, #2
   1e124:	b	1dae8 <fputs@plt+0xc9f8>
   1e128:	mov	r3, #78	; 0x4e
   1e12c:	mov	r4, #2
   1e130:	str	r3, [r1]
   1e134:	b	1d9fc <fputs@plt+0xc90c>
   1e138:	mov	r3, r1
   1e13c:	mov	ip, #27
   1e140:	mov	r2, r1
   1e144:	mov	r1, r4
   1e148:	str	ip, [r3]
   1e14c:	bl	1d63c <fputs@plt+0xc54c>
   1e150:	b	1d9fc <fputs@plt+0xc90c>
   1e154:	cmp	ip, #39	; 0x27
   1e158:	moveq	r3, #97	; 0x61
   1e15c:	streq	r3, [r1]
   1e160:	beq	1d9fc <fputs@plt+0xc90c>
   1e164:	b	1d9f4 <fputs@plt+0xc904>
   1e168:	ldr	lr, [pc, #248]	; 1e268 <fputs@plt+0xd178>
   1e16c:	add	r0, r0, r4
   1e170:	add	lr, pc, lr
   1e174:	b	1e190 <fputs@plt+0xd0a0>
   1e178:	ldrb	r2, [r2, #64]	; 0x40
   1e17c:	tst	r2, #1
   1e180:	bne	1e1d8 <fputs@plt+0xd0e8>
   1e184:	cmp	r3, #41	; 0x29
   1e188:	beq	1e1e0 <fputs@plt+0xd0f0>
   1e18c:	mov	r4, ip
   1e190:	ldrb	r3, [r0, #1]!
   1e194:	add	ip, r4, #1
   1e198:	cmp	r3, #0
   1e19c:	add	r2, lr, r3
   1e1a0:	bne	1e178 <fputs@plt+0xd088>
   1e1a4:	mov	r3, #161	; 0xa1
   1e1a8:	mov	r4, ip
   1e1ac:	str	r3, [r1]
   1e1b0:	b	1d9fc <fputs@plt+0xc90c>
   1e1b4:	ldrb	r3, [r3, #64]	; 0x40
   1e1b8:	tst	r3, #70	; 0x46
   1e1bc:	moveq	r3, #27
   1e1c0:	moveq	r4, #1
   1e1c4:	beq	1ddb0 <fputs@plt+0xccc0>
   1e1c8:	mov	r4, #1
   1e1cc:	b	1dbc8 <fputs@plt+0xcad8>
   1e1d0:	mov	r4, #1
   1e1d4:	b	1df7c <fputs@plt+0xce8c>
   1e1d8:	cmp	r3, #41	; 0x29
   1e1dc:	bne	1e1a4 <fputs@plt+0xd0b4>
   1e1e0:	add	r4, r4, #2
   1e1e4:	b	1d9fc <fputs@plt+0xc90c>
   1e1e8:	tst	r4, #1
   1e1ec:	bne	1dc34 <fputs@plt+0xcb44>
   1e1f0:	b	1dc70 <fputs@plt+0xcb80>
   1e1f4:	mov	r4, lr
   1e1f8:	b	1e0ec <fputs@plt+0xcffc>
   1e1fc:	mov	r4, #1
   1e200:	mov	r3, #27
   1e204:	b	1ddb0 <fputs@plt+0xccc0>
   1e208:	cmp	r3, #39	; 0x27
   1e20c:	mov	r4, #2
   1e210:	add	r2, r0, #2
   1e214:	bne	1dc34 <fputs@plt+0xcb44>
   1e218:	b	1dc70 <fputs@plt+0xcb80>
   1e21c:	mov	r4, #2
   1e220:	b	1de70 <fputs@plt+0xcd80>
   1e224:	mov	r4, #3
   1e228:	b	1d9fc <fputs@plt+0xc90c>
   1e22c:			; <UNDEFINED> instruction: 0x000781bc
   1e230:	andeq	r8, r7, r8, lsr #2
   1e234:	ldrdeq	r8, [r7], -r0
   1e238:	muleq	r7, r8, r0
   1e23c:	andeq	r8, r7, r8, ror r0
   1e240:	andeq	r8, r7, r0, lsr r0
   1e244:	strdeq	r7, [r7], -r4
   1e248:			; <UNDEFINED> instruction: 0x00077fbc
   1e24c:	andeq	r7, r7, r0, ror #30
   1e250:	strdeq	r7, [r7], -r8
   1e254:	andeq	r7, r7, r8, ror #28
   1e258:	andeq	r7, r7, ip, lsl lr
   1e25c:	ldrdeq	r7, [r7], -r8
   1e260:	andeq	r7, r7, ip, lsr #21
   1e264:	andeq	r7, r7, r0, asr #20
   1e268:	andeq	r7, r7, r8, ror r9
   1e26c:	strd	r4, [sp, #-16]!
   1e270:	subs	r4, r1, #0
   1e274:	str	r6, [sp, #8]
   1e278:	str	lr, [sp, #12]
   1e27c:	beq	1e2c0 <fputs@plt+0xd1d0>
   1e280:	ldr	r3, [r4]
   1e284:	sub	r3, r3, #1
   1e288:	cmp	r3, #0
   1e28c:	str	r3, [r4]
   1e290:	bne	1e2c0 <fputs@plt+0xd1d0>
   1e294:	mov	r5, r0
   1e298:	ldr	r3, [r4, #4]
   1e29c:	ldr	r0, [r4, #8]
   1e2a0:	blx	r3
   1e2a4:	mov	r1, r4
   1e2a8:	mov	r0, r5
   1e2ac:	ldrd	r4, [sp]
   1e2b0:	ldr	r6, [sp, #8]
   1e2b4:	ldr	lr, [sp, #12]
   1e2b8:	add	sp, sp, #16
   1e2bc:	b	19bf4 <fputs@plt+0x8b04>
   1e2c0:	ldrd	r4, [sp]
   1e2c4:	ldr	r6, [sp, #8]
   1e2c8:	add	sp, sp, #12
   1e2cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1e2d0:	ldr	ip, [r0, #20]
   1e2d4:	cmp	ip, #0
   1e2d8:	ble	1e30c <fputs@plt+0xd21c>
   1e2dc:	ldr	r1, [r0, #16]
   1e2e0:	mov	r3, #0
   1e2e4:	add	r1, r1, #4
   1e2e8:	ldr	r2, [r1, r3, lsl #4]
   1e2ec:	add	r3, r3, #1
   1e2f0:	cmp	r2, #0
   1e2f4:	beq	1e304 <fputs@plt+0xd214>
   1e2f8:	ldr	r2, [r2, #16]
   1e2fc:	cmp	r2, #0
   1e300:	bne	1e314 <fputs@plt+0xd224>
   1e304:	cmp	r3, ip
   1e308:	bne	1e2e8 <fputs@plt+0xd1f8>
   1e30c:	mov	r0, #0
   1e310:	bx	lr
   1e314:	mov	r0, #1
   1e318:	bx	lr
   1e31c:	uxtb	r0, r0
   1e320:	cmp	r0, #26
   1e324:	bgt	1e344 <fputs@plt+0xd254>
   1e328:	ldr	r3, [pc, #44]	; 1e35c <fputs@plt+0xd26c>
   1e32c:	add	r3, pc, r3
   1e330:	add	r0, r3, r0, lsl #2
   1e334:	ldr	r0, [r0, #304]	; 0x130
   1e338:	cmp	r0, #0
   1e33c:	beq	1e350 <fputs@plt+0xd260>
   1e340:	bx	lr
   1e344:	ldr	r0, [pc, #20]	; 1e360 <fputs@plt+0xd270>
   1e348:	add	r0, pc, r0
   1e34c:	bx	lr
   1e350:	ldr	r0, [pc, #12]	; 1e364 <fputs@plt+0xd274>
   1e354:	add	r0, pc, r0
   1e358:	bx	lr
   1e35c:	andeq	r0, r9, ip, lsl #6
   1e360:	andeq	sl, r7, r0, asr #13
   1e364:			; <UNDEFINED> instruction: 0x0007a6b4
   1e368:	mov	r3, #1000	; 0x3e8
   1e36c:	ldr	r2, [r0, #428]	; 0x1ac
   1e370:	mla	r3, r1, r3, r3
   1e374:	cmp	r3, r2
   1e378:	bgt	1e3ac <fputs@plt+0xd2bc>
   1e37c:	ldr	r3, [r0]
   1e380:	movw	r1, #16960	; 0x4240
   1e384:	movt	r1, #15
   1e388:	str	r4, [sp, #-8]!
   1e38c:	mov	r0, r3
   1e390:	ldr	r3, [r3, #60]	; 0x3c
   1e394:	str	lr, [sp, #4]
   1e398:	blx	r3
   1e39c:	ldr	r4, [sp]
   1e3a0:	add	sp, sp, #4
   1e3a4:	mov	r0, #1
   1e3a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3ac:	mov	r0, #0
   1e3b0:	bx	lr
   1e3b4:	str	r4, [sp, #-8]!
   1e3b8:	mov	r4, r0
   1e3bc:	str	lr, [sp, #4]
   1e3c0:	bl	10f34 <strlen@plt>
   1e3c4:	add	r0, r0, #1
   1e3c8:	add	r0, r4, r0
   1e3cc:	ldr	r4, [sp]
   1e3d0:	add	sp, sp, #4
   1e3d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3d8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1e3dc:	mov	ip, #1
   1e3e0:	mov	r5, r2
   1e3e4:	strd	r6, [sp, #8]
   1e3e8:	mov	r6, r0
   1e3ec:	strd	r8, [sp, #16]
   1e3f0:	str	lr, [sp, #24]
   1e3f4:	sub	sp, sp, #44	; 0x2c
   1e3f8:	ldrb	r3, [r1]
   1e3fc:	strb	ip, [sp, #7]
   1e400:	cmp	r3, #152	; 0x98
   1e404:	beq	1e444 <fputs@plt+0xd354>
   1e408:	cmp	r3, #154	; 0x9a
   1e40c:	beq	1e444 <fputs@plt+0xd354>
   1e410:	cmp	r3, #119	; 0x77
   1e414:	beq	1e52c <fputs@plt+0xd43c>
   1e418:	mov	r0, #0
   1e41c:	cmp	r5, #0
   1e420:	beq	1e42c <fputs@plt+0xd33c>
   1e424:	ldrb	r3, [sp, #7]
   1e428:	strb	r3, [r5]
   1e42c:	add	sp, sp, #44	; 0x2c
   1e430:	ldrd	r4, [sp]
   1e434:	ldrd	r6, [sp, #8]
   1e438:	ldrd	r8, [sp, #16]
   1e43c:	add	sp, sp, #24
   1e440:	pop	{pc}		; (ldr pc, [sp], #4)
   1e444:	ldrsh	r7, [r1, #32]
   1e448:	mov	r9, #0
   1e44c:	mov	r8, r7
   1e450:	ldr	r4, [r6, #4]
   1e454:	ldr	ip, [r4]
   1e458:	cmp	ip, #0
   1e45c:	ble	1e498 <fputs@plt+0xd3a8>
   1e460:	ldr	lr, [r1, #28]
   1e464:	ldr	r3, [r4, #52]	; 0x34
   1e468:	cmp	r3, lr
   1e46c:	beq	1e50c <fputs@plt+0xd41c>
   1e470:	mov	r2, r4
   1e474:	mov	r3, #0
   1e478:	b	1e488 <fputs@plt+0xd398>
   1e47c:	ldr	r0, [r2, #52]	; 0x34
   1e480:	cmp	r0, lr
   1e484:	beq	1e510 <fputs@plt+0xd420>
   1e488:	add	r3, r3, #1
   1e48c:	add	r2, r2, #72	; 0x48
   1e490:	cmp	ip, r3
   1e494:	bne	1e47c <fputs@plt+0xd38c>
   1e498:	ldr	r6, [r6, #16]
   1e49c:	mov	r3, #1
   1e4a0:	mov	r0, #0
   1e4a4:	cmp	r6, #0
   1e4a8:	moveq	r3, #0
   1e4ac:	cmp	r3, #0
   1e4b0:	bne	1e450 <fputs@plt+0xd360>
   1e4b4:	cmp	r0, #0
   1e4b8:	beq	1e41c <fputs@plt+0xd32c>
   1e4bc:	cmp	r9, #0
   1e4c0:	beq	1e560 <fputs@plt+0xd470>
   1e4c4:	cmp	r7, #0
   1e4c8:	blt	1e418 <fputs@plt+0xd328>
   1e4cc:	ldr	r2, [r9]
   1e4d0:	ldr	r1, [r2]
   1e4d4:	cmp	r1, r7
   1e4d8:	ble	1e418 <fputs@plt+0xd328>
   1e4dc:	ldr	r3, [r2, #4]
   1e4e0:	add	r7, r7, r7, lsl #2
   1e4e4:	add	r0, sp, #8
   1e4e8:	add	r2, sp, #7
   1e4ec:	ldr	ip, [r9, #28]
   1e4f0:	ldr	r1, [r3, r7, lsl #2]
   1e4f4:	ldr	r3, [r6]
   1e4f8:	str	r3, [sp, #8]
   1e4fc:	str	ip, [sp, #12]
   1e500:	str	r6, [sp, #24]
   1e504:	bl	1e3d8 <fputs@plt+0xd2e8>
   1e508:	b	1e41c <fputs@plt+0xd32c>
   1e50c:	mov	r3, #0
   1e510:	add	r3, r3, r3, lsl #3
   1e514:	add	r3, r4, r3, lsl #3
   1e518:	ldr	r0, [r3, #24]
   1e51c:	ldr	r9, [r3, #28]
   1e520:	clz	r3, r0
   1e524:	lsr	r3, r3, #5
   1e528:	b	1e4a4 <fputs@plt+0xd3b4>
   1e52c:	ldr	r3, [r1, #20]
   1e530:	add	r2, sp, #7
   1e534:	add	r0, sp, #8
   1e538:	ldr	ip, [r6]
   1e53c:	ldr	r1, [r3]
   1e540:	ldr	r3, [r3, #28]
   1e544:	ldr	r1, [r1, #4]
   1e548:	ldr	r1, [r1]
   1e54c:	str	ip, [sp, #8]
   1e550:	str	r3, [sp, #12]
   1e554:	str	r6, [sp, #24]
   1e558:	bl	1e3d8 <fputs@plt+0xd2e8>
   1e55c:	b	1e41c <fputs@plt+0xd32c>
   1e560:	ldr	r3, [r0, #64]	; 0x40
   1e564:	cmp	r3, #0
   1e568:	beq	1e418 <fputs@plt+0xd328>
   1e56c:	cmp	r7, #0
   1e570:	blt	1e5a0 <fputs@plt+0xd4b0>
   1e574:	ldr	r2, [r0, #4]
   1e578:	add	r4, r2, r8, lsl #4
   1e57c:	ldrb	r3, [r4, #15]
   1e580:	ands	r3, r3, #4
   1e584:	moveq	r0, r3
   1e588:	beq	1e594 <fputs@plt+0xd4a4>
   1e58c:	ldr	r0, [r2, r8, lsl #4]
   1e590:	bl	1e3b4 <fputs@plt+0xd2c4>
   1e594:	ldrb	r3, [r4, #14]
   1e598:	strb	r3, [sp, #7]
   1e59c:	b	1e41c <fputs@plt+0xd32c>
   1e5a0:	ldrsh	r8, [r0, #32]
   1e5a4:	cmp	r8, #0
   1e5a8:	bge	1e574 <fputs@plt+0xd484>
   1e5ac:	ldr	r0, [pc, #4]	; 1e5b8 <fputs@plt+0xd4c8>
   1e5b0:	add	r0, pc, r0
   1e5b4:	b	1e41c <fputs@plt+0xd32c>
   1e5b8:	andeq	r5, r7, r8, asr #28
   1e5bc:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1e5c0:	strd	r6, [sp, #8]
   1e5c4:	strd	r8, [sp, #16]
   1e5c8:	ldr	r8, [r0, #28]
   1e5cc:	str	lr, [sp, #24]
   1e5d0:	sub	sp, sp, #36	; 0x24
   1e5d4:	ldr	r0, [r8, #12]
   1e5d8:	cmp	r0, #0
   1e5dc:	bge	1e5fc <fputs@plt+0xd50c>
   1e5e0:	mov	r0, #0
   1e5e4:	add	sp, sp, #36	; 0x24
   1e5e8:	ldrd	r4, [sp]
   1e5ec:	ldrd	r6, [sp, #8]
   1e5f0:	ldrd	r8, [sp, #16]
   1e5f4:	add	sp, sp, #24
   1e5f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e5fc:	mov	r6, r2
   1e600:	mov	r9, r1
   1e604:	mov	r2, #30
   1e608:	mov	r1, #0
   1e60c:	asr	r7, r6, #31
   1e610:	add	r0, sp, #2
   1e614:	mov	r4, r3
   1e618:	bl	10ebc <memset@plt>
   1e61c:	ldr	r3, [pc, #52]	; 1e658 <fputs@plt+0xd568>
   1e620:	asr	r5, r4, #31
   1e624:	mov	r2, sp
   1e628:	mov	r1, #13
   1e62c:	strh	r9, [sp]
   1e630:	ldr	r0, [r8, #12]
   1e634:	strd	r6, [sp, #8]
   1e638:	strd	r4, [sp, #16]
   1e63c:	add	r3, pc, r3
   1e640:	ldr	r3, [r3, #88]	; 0x58
   1e644:	blx	r3
   1e648:	cmn	r0, #1
   1e64c:	bne	1e5e0 <fputs@plt+0xd4f0>
   1e650:	mov	r0, #5
   1e654:	b	1e5e4 <fputs@plt+0xd4f4>
   1e658:	andeq	r0, r9, ip, lsl #25
   1e65c:	strd	r4, [sp, #-16]!
   1e660:	mov	ip, #1
   1e664:	ldr	r5, [r0, #36]	; 0x24
   1e668:	lsl	r4, ip, r1
   1e66c:	str	r6, [sp, #8]
   1e670:	ands	r6, r3, ip
   1e674:	str	lr, [sp, #12]
   1e678:	add	lr, r1, r2
   1e67c:	rsb	r4, r4, ip, lsl lr
   1e680:	ldr	ip, [r5]
   1e684:	uxth	r4, r4
   1e688:	ldr	ip, [ip, #32]
   1e68c:	beq	1e6f4 <fputs@plt+0xd604>
   1e690:	cmp	ip, #0
   1e694:	beq	1e784 <fputs@plt+0xd694>
   1e698:	mov	r3, #0
   1e69c:	cmp	ip, r5
   1e6a0:	ldrhne	lr, [ip, #10]
   1e6a4:	ldr	ip, [ip, #4]
   1e6a8:	orrne	r3, r3, lr
   1e6ac:	cmp	ip, #0
   1e6b0:	bne	1e69c <fputs@plt+0xd5ac>
   1e6b4:	tst	r3, r4
   1e6b8:	beq	1e784 <fputs@plt+0xd694>
   1e6bc:	ldrh	r3, [r5, #12]
   1e6c0:	mvn	r4, r4
   1e6c4:	mov	r6, #0
   1e6c8:	sxth	r4, r4
   1e6cc:	ldrh	r2, [r5, #10]
   1e6d0:	and	r3, r3, r4
   1e6d4:	and	r4, r4, r2
   1e6d8:	strh	r4, [r5, #10]
   1e6dc:	strh	r3, [r5, #12]
   1e6e0:	mov	r0, r6
   1e6e4:	ldrd	r4, [sp]
   1e6e8:	ldr	r6, [sp, #8]
   1e6ec:	add	sp, sp, #12
   1e6f0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e6f4:	tst	r3, #4
   1e6f8:	beq	1e74c <fputs@plt+0xd65c>
   1e6fc:	cmp	ip, #0
   1e700:	beq	1e7a4 <fputs@plt+0xd6b4>
   1e704:	ldrh	r3, [ip, #12]
   1e708:	ands	r3, r4, r3
   1e70c:	beq	1e720 <fputs@plt+0xd630>
   1e710:	b	1e77c <fputs@plt+0xd68c>
   1e714:	ldrh	lr, [ip, #12]
   1e718:	tst	r4, lr
   1e71c:	bne	1e77c <fputs@plt+0xd68c>
   1e720:	ldrh	lr, [ip, #10]
   1e724:	ldr	ip, [ip, #4]
   1e728:	orr	r3, r3, lr
   1e72c:	cmp	ip, #0
   1e730:	bne	1e714 <fputs@plt+0xd624>
   1e734:	tst	r4, r3
   1e738:	beq	1e7a4 <fputs@plt+0xd6b4>
   1e73c:	ldrh	r3, [r5, #10]
   1e740:	orr	r4, r4, r3
   1e744:	strh	r4, [r5, #10]
   1e748:	b	1e6e0 <fputs@plt+0xd5f0>
   1e74c:	cmp	ip, #0
   1e750:	bne	1e770 <fputs@plt+0xd680>
   1e754:	b	1e7c8 <fputs@plt+0xd6d8>
   1e758:	ldrh	r3, [ip, #10]
   1e75c:	tst	r4, r3
   1e760:	bne	1e77c <fputs@plt+0xd68c>
   1e764:	ldr	ip, [ip, #4]
   1e768:	cmp	ip, #0
   1e76c:	beq	1e7c8 <fputs@plt+0xd6d8>
   1e770:	ldrh	r3, [ip, #12]
   1e774:	tst	r4, r3
   1e778:	beq	1e758 <fputs@plt+0xd668>
   1e77c:	mov	r6, #5
   1e780:	b	1e6e0 <fputs@plt+0xd5f0>
   1e784:	mov	r3, r2
   1e788:	add	r2, r1, #120	; 0x78
   1e78c:	ldr	r0, [r0, #8]
   1e790:	mov	r1, #2
   1e794:	bl	1e5bc <fputs@plt+0xd4cc>
   1e798:	subs	r6, r0, #0
   1e79c:	beq	1e6bc <fputs@plt+0xd5cc>
   1e7a0:	b	1e6e0 <fputs@plt+0xd5f0>
   1e7a4:	mov	r3, r2
   1e7a8:	add	r2, r1, #120	; 0x78
   1e7ac:	ldr	r0, [r0, #8]
   1e7b0:	mov	r1, #0
   1e7b4:	bl	1e5bc <fputs@plt+0xd4cc>
   1e7b8:	cmp	r0, #0
   1e7bc:	beq	1e73c <fputs@plt+0xd64c>
   1e7c0:	mov	r6, r0
   1e7c4:	b	1e6e0 <fputs@plt+0xd5f0>
   1e7c8:	mov	r3, r2
   1e7cc:	add	r2, r1, #120	; 0x78
   1e7d0:	ldr	r0, [r0, #8]
   1e7d4:	mov	r1, #1
   1e7d8:	bl	1e5bc <fputs@plt+0xd4cc>
   1e7dc:	subs	r6, r0, #0
   1e7e0:	bne	1e6e0 <fputs@plt+0xd5f0>
   1e7e4:	ldrh	r3, [r5, #12]
   1e7e8:	orr	r4, r4, r3
   1e7ec:	strh	r4, [r5, #12]
   1e7f0:	b	1e6e0 <fputs@plt+0xd5f0>
   1e7f4:	ldr	r3, [pc, #92]	; 1e858 <fputs@plt+0xd768>
   1e7f8:	mov	r2, #0
   1e7fc:	strd	r4, [sp, #-16]!
   1e800:	mov	r4, r0
   1e804:	mov	r5, r1
   1e808:	ldr	r0, [r0]
   1e80c:	add	r3, pc, r3
   1e810:	ldr	r3, [r3, #136]	; 0x88
   1e814:	ldr	r0, [r0, #44]	; 0x2c
   1e818:	str	r6, [sp, #8]
   1e81c:	str	lr, [sp, #12]
   1e820:	blx	r3
   1e824:	subs	r2, r0, #0
   1e828:	beq	1e848 <fputs@plt+0xd758>
   1e82c:	mov	r1, r5
   1e830:	ldr	r0, [r4]
   1e834:	ldrd	r4, [sp]
   1e838:	ldr	r6, [sp, #8]
   1e83c:	ldr	lr, [sp, #12]
   1e840:	add	sp, sp, #16
   1e844:	b	17b28 <fputs@plt+0x6a38>
   1e848:	ldrd	r4, [sp]
   1e84c:	ldr	r6, [sp, #8]
   1e850:	add	sp, sp, #12
   1e854:	pop	{pc}		; (ldr pc, [sp], #4)
   1e858:	andeq	r0, r9, ip, ror #18
   1e85c:	strd	r4, [sp, #-16]!
   1e860:	mov	r5, r0
   1e864:	mov	r4, r1
   1e868:	ldr	r0, [r0]
   1e86c:	str	r6, [sp, #8]
   1e870:	str	lr, [sp, #12]
   1e874:	add	r0, r0, #212	; 0xd4
   1e878:	bl	1e7f4 <fputs@plt+0xd704>
   1e87c:	subs	r3, r0, #0
   1e880:	moveq	r0, r3
   1e884:	beq	1e8bc <fputs@plt+0xd7cc>
   1e888:	ldr	r0, [r3, #8]
   1e88c:	ldr	r2, [r0, #84]	; 0x54
   1e890:	cmp	r4, r2
   1e894:	beq	1e8bc <fputs@plt+0xd7cc>
   1e898:	ldr	r2, [r3, #4]
   1e89c:	cmp	r4, #1
   1e8a0:	moveq	r1, #100	; 0x64
   1e8a4:	movne	r1, #0
   1e8a8:	strb	r1, [r0, #5]
   1e8ac:	str	r5, [r0, #52]	; 0x34
   1e8b0:	str	r2, [r0, #56]	; 0x38
   1e8b4:	str	r3, [r0, #72]	; 0x48
   1e8b8:	str	r4, [r0, #84]	; 0x54
   1e8bc:	ldrd	r4, [sp]
   1e8c0:	ldr	r6, [sp, #8]
   1e8c4:	add	sp, sp, #12
   1e8c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e8cc:	ldr	r3, [r0, #44]	; 0x2c
   1e8d0:	cmp	r3, #0
   1e8d4:	bxeq	lr
   1e8d8:	strd	r4, [sp, #-16]!
   1e8dc:	mov	r5, r1
   1e8e0:	str	r6, [sp, #8]
   1e8e4:	mov	r6, r0
   1e8e8:	ldr	r0, [r0]
   1e8ec:	str	lr, [sp, #12]
   1e8f0:	cmp	r0, #0
   1e8f4:	bne	1e908 <fputs@plt+0xd818>
   1e8f8:	b	1e92c <fputs@plt+0xd83c>
   1e8fc:	cmp	r4, #0
   1e900:	mov	r0, r4
   1e904:	beq	1e928 <fputs@plt+0xd838>
   1e908:	ldr	r3, [r0, #20]
   1e90c:	ldr	r4, [r0, #32]
   1e910:	cmp	r3, r5
   1e914:	bls	1e8fc <fputs@plt+0xd80c>
   1e918:	bl	1ac10 <fputs@plt+0x9b20>
   1e91c:	cmp	r4, #0
   1e920:	mov	r0, r4
   1e924:	bne	1e908 <fputs@plt+0xd818>
   1e928:	ldr	r3, [r6, #44]	; 0x2c
   1e92c:	cmp	r5, #0
   1e930:	addne	r1, r5, #1
   1e934:	beq	1e95c <fputs@plt+0xd86c>
   1e938:	ldr	r2, [pc, #120]	; 1e9b8 <fputs@plt+0xd8c8>
   1e93c:	mov	r0, r3
   1e940:	ldrd	r4, [sp]
   1e944:	ldr	r6, [sp, #8]
   1e948:	add	r2, pc, r2
   1e94c:	ldr	lr, [sp, #12]
   1e950:	add	sp, sp, #16
   1e954:	ldr	r3, [r2, #148]	; 0x94
   1e958:	bx	r3
   1e95c:	ldr	r2, [r6, #12]
   1e960:	cmp	r2, #0
   1e964:	moveq	r1, #1
   1e968:	beq	1e938 <fputs@plt+0xd848>
   1e96c:	ldr	ip, [pc, #72]	; 1e9bc <fputs@plt+0xd8cc>
   1e970:	mov	r0, r3
   1e974:	mov	r2, r5
   1e978:	mov	r1, #1
   1e97c:	add	ip, pc, ip
   1e980:	ldr	r3, [ip, #136]	; 0x88
   1e984:	blx	r3
   1e988:	cmp	r0, #0
   1e98c:	beq	1e9ac <fputs@plt+0xd8bc>
   1e990:	mov	r1, r5
   1e994:	ldr	r0, [r0]
   1e998:	ldr	r2, [r6, #24]
   1e99c:	bl	10ebc <memset@plt>
   1e9a0:	mov	r1, #2
   1e9a4:	ldr	r3, [r6, #44]	; 0x2c
   1e9a8:	b	1e938 <fputs@plt+0xd848>
   1e9ac:	mov	r1, #1
   1e9b0:	ldr	r3, [r6, #44]	; 0x2c
   1e9b4:	b	1e938 <fputs@plt+0xd848>
   1e9b8:	andeq	r0, r9, r0, lsr r8
   1e9bc:	strdeq	r0, [r9], -ip
   1e9c0:	ldr	r3, [r0, #96]	; 0x60
   1e9c4:	ldr	r2, [r0, #108]	; 0x6c
   1e9c8:	cmp	r3, #0
   1e9cc:	add	r2, r2, #1
   1e9d0:	str	r2, [r0, #108]	; 0x6c
   1e9d4:	beq	1e9ec <fputs@plt+0xd8fc>
   1e9d8:	mov	r2, #1
   1e9dc:	str	r2, [r3, #16]
   1e9e0:	ldr	r3, [r3, #44]	; 0x2c
   1e9e4:	cmp	r3, #0
   1e9e8:	bne	1e9dc <fputs@plt+0xd8ec>
   1e9ec:	mov	r1, #0
   1e9f0:	ldr	r0, [r0, #212]	; 0xd4
   1e9f4:	b	1e8cc <fputs@plt+0xd7dc>
   1e9f8:	strd	r4, [sp, #-12]!
   1e9fc:	mov	r4, r0
   1ea00:	mov	r5, #0
   1ea04:	ldr	r0, [r0, #60]	; 0x3c
   1ea08:	str	lr, [sp, #8]
   1ea0c:	sub	sp, sp, #12
   1ea10:	bl	199cc <fputs@plt+0x88dc>
   1ea14:	mov	r0, r4
   1ea18:	str	r5, [r4, #60]	; 0x3c
   1ea1c:	bl	19a74 <fputs@plt+0x8984>
   1ea20:	ldr	r0, [r4, #216]	; 0xd8
   1ea24:	cmp	r0, r5
   1ea28:	beq	1ea68 <fputs@plt+0xd978>
   1ea2c:	bl	1b93c <fputs@plt+0xa84c>
   1ea30:	strb	r5, [r4, #17]
   1ea34:	ldr	r3, [r4, #44]	; 0x2c
   1ea38:	cmp	r3, #0
   1ea3c:	bne	1eb2c <fputs@plt+0xda3c>
   1ea40:	mov	r2, #0
   1ea44:	mov	r3, #0
   1ea48:	mov	r1, #0
   1ea4c:	strb	r1, [r4, #20]
   1ea50:	strd	r2, [r4, #80]	; 0x50
   1ea54:	strd	r2, [r4, #88]	; 0x58
   1ea58:	add	sp, sp, #12
   1ea5c:	ldrd	r4, [sp]
   1ea60:	add	sp, sp, #8
   1ea64:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea68:	ldrb	r3, [r4, #4]
   1ea6c:	cmp	r3, #0
   1ea70:	bne	1ea34 <fputs@plt+0xd944>
   1ea74:	ldr	r0, [r4, #64]	; 0x40
   1ea78:	ldr	r3, [r0]
   1ea7c:	cmp	r3, #0
   1ea80:	beq	1eb74 <fputs@plt+0xda84>
   1ea84:	ldr	r3, [r3, #48]	; 0x30
   1ea88:	blx	r3
   1ea8c:	tst	r0, #2048	; 0x800
   1ea90:	beq	1eaa4 <fputs@plt+0xd9b4>
   1ea94:	ldrb	r3, [r4, #5]
   1ea98:	and	r3, r3, #5
   1ea9c:	cmp	r3, #1
   1eaa0:	beq	1eac8 <fputs@plt+0xd9d8>
   1eaa4:	ldr	r5, [r4, #68]	; 0x44
   1eaa8:	ldr	r3, [r5]
   1eaac:	cmp	r3, #0
   1eab0:	beq	1eac8 <fputs@plt+0xd9d8>
   1eab4:	mov	r0, r5
   1eab8:	ldr	r3, [r3, #4]
   1eabc:	blx	r3
   1eac0:	mov	r3, #0
   1eac4:	str	r3, [r5]
   1eac8:	ldr	r0, [r4, #64]	; 0x40
   1eacc:	ldr	r3, [r0]
   1ead0:	cmp	r3, #0
   1ead4:	beq	1eb14 <fputs@plt+0xda24>
   1ead8:	ldrb	r5, [r4, #14]
   1eadc:	cmp	r5, #0
   1eae0:	bne	1eb88 <fputs@plt+0xda98>
   1eae4:	mov	r1, r5
   1eae8:	ldr	r3, [r3, #32]
   1eaec:	blx	r3
   1eaf0:	ldrb	r3, [r4, #18]
   1eaf4:	cmp	r3, #5
   1eaf8:	strbne	r5, [r4, #18]
   1eafc:	cmp	r0, #0
   1eb00:	beq	1eb14 <fputs@plt+0xda24>
   1eb04:	ldrb	r3, [r4, #17]
   1eb08:	cmp	r3, #6
   1eb0c:	moveq	r3, #5
   1eb10:	strbeq	r3, [r4, #18]
   1eb14:	mov	r3, #0
   1eb18:	strb	r3, [r4, #17]
   1eb1c:	strb	r3, [r4, #19]
   1eb20:	ldr	r3, [r4, #44]	; 0x2c
   1eb24:	cmp	r3, #0
   1eb28:	beq	1ea40 <fputs@plt+0xd950>
   1eb2c:	mov	r0, r4
   1eb30:	bl	1e9c0 <fputs@plt+0xd8d0>
   1eb34:	ldrb	r2, [r4, #23]
   1eb38:	mov	r1, #0
   1eb3c:	ldrb	r3, [r4, #13]
   1eb40:	strb	r1, [r4, #17]
   1eb44:	cmp	r2, r1
   1eb48:	strb	r3, [r4, #19]
   1eb4c:	str	r1, [r4, #44]	; 0x2c
   1eb50:	beq	1ea40 <fputs@plt+0xd950>
   1eb54:	ldr	r0, [r4, #64]	; 0x40
   1eb58:	mov	r2, #0
   1eb5c:	mov	r3, #0
   1eb60:	ldr	ip, [r0]
   1eb64:	str	r1, [sp]
   1eb68:	ldr	r1, [ip, #72]	; 0x48
   1eb6c:	blx	r1
   1eb70:	b	1ea40 <fputs@plt+0xd950>
   1eb74:	ldr	r5, [r4, #68]	; 0x44
   1eb78:	ldr	r3, [r5]
   1eb7c:	cmp	r3, #0
   1eb80:	bne	1eab4 <fputs@plt+0xd9c4>
   1eb84:	b	1eb14 <fputs@plt+0xda24>
   1eb88:	ldrb	r3, [r4, #18]
   1eb8c:	cmp	r3, #5
   1eb90:	beq	1eb14 <fputs@plt+0xda24>
   1eb94:	mov	r3, #0
   1eb98:	strb	r3, [r4, #18]
   1eb9c:	b	1eb14 <fputs@plt+0xda24>
   1eba0:	ldrb	r3, [r0, #17]
   1eba4:	cmp	r3, #1
   1eba8:	bhi	1ebb8 <fputs@plt+0xdac8>
   1ebac:	ldrb	r3, [r0, #18]
   1ebb0:	cmp	r3, #1
   1ebb4:	bls	1ee34 <fputs@plt+0xdd44>
   1ebb8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1ebbc:	mov	r4, r0
   1ebc0:	mov	r5, r2
   1ebc4:	strd	r6, [sp, #8]
   1ebc8:	mov	r6, r1
   1ebcc:	strd	r8, [sp, #16]
   1ebd0:	str	sl, [sp, #24]
   1ebd4:	str	lr, [sp, #28]
   1ebd8:	sub	sp, sp, #16
   1ebdc:	bl	19a74 <fputs@plt+0x8984>
   1ebe0:	ldr	r7, [r4, #68]	; 0x44
   1ebe4:	ldr	r1, [r7]
   1ebe8:	cmp	r1, #0
   1ebec:	beq	1ec7c <fputs@plt+0xdb8c>
   1ebf0:	ldr	r3, [pc, #1076]	; 1f02c <fputs@plt+0xdf3c>
   1ebf4:	add	r3, pc, r3
   1ebf8:	add	r3, r3, #228	; 0xe4
   1ebfc:	cmp	r1, r3
   1ec00:	beq	1ee18 <fputs@plt+0xdd28>
   1ec04:	ldrb	r3, [r4, #5]
   1ec08:	cmp	r3, #3
   1ec0c:	beq	1ef98 <fputs@plt+0xdea8>
   1ec10:	cmp	r3, #1
   1ec14:	beq	1ee7c <fputs@plt+0xdd8c>
   1ec18:	ldrb	r8, [r4, #4]
   1ec1c:	subs	r3, r3, #5
   1ec20:	movne	r3, #1
   1ec24:	cmp	r8, #0
   1ec28:	movne	r8, r3
   1ec2c:	moveq	r8, #0
   1ec30:	cmp	r8, #0
   1ec34:	bne	1ee7c <fputs@plt+0xdd8c>
   1ec38:	ldrb	r6, [r4, #13]
   1ec3c:	mov	r0, r7
   1ec40:	ldr	r3, [r1, #4]
   1ec44:	blx	r3
   1ec48:	str	r8, [r7]
   1ec4c:	cmp	r6, #0
   1ec50:	bne	1ec7c <fputs@plt+0xdb8c>
   1ec54:	ldr	r3, [r4]
   1ec58:	ldrb	r2, [r4, #9]
   1ec5c:	ldr	r1, [r4, #180]	; 0xb4
   1ec60:	mov	r0, r3
   1ec64:	ldr	r3, [r3, #28]
   1ec68:	blx	r3
   1ec6c:	clz	r6, r0
   1ec70:	mov	sl, r0
   1ec74:	lsr	r6, r6, #5
   1ec78:	b	1ec84 <fputs@plt+0xdb94>
   1ec7c:	mov	r6, #1
   1ec80:	mov	sl, #0
   1ec84:	ldr	r0, [r4, #60]	; 0x3c
   1ec88:	bl	199cc <fputs@plt+0x88dc>
   1ec8c:	ldr	r7, [r4, #212]	; 0xd4
   1ec90:	mov	r3, #0
   1ec94:	ldr	r0, [r7]
   1ec98:	str	r3, [r4, #48]	; 0x30
   1ec9c:	str	r3, [r4, #60]	; 0x3c
   1eca0:	cmp	r0, r3
   1eca4:	beq	1ecbc <fputs@plt+0xdbcc>
   1eca8:	bl	1ac10 <fputs@plt+0x9b20>
   1ecac:	ldr	r0, [r7]
   1ecb0:	cmp	r0, #0
   1ecb4:	bne	1eca8 <fputs@plt+0xdbb8>
   1ecb8:	ldr	r7, [r4, #212]	; 0xd4
   1ecbc:	mov	r0, r7
   1ecc0:	and	r5, r5, #1
   1ecc4:	ldr	r1, [r4, #28]
   1ecc8:	and	r6, r6, r5
   1eccc:	bl	1e8cc <fputs@plt+0xd7dc>
   1ecd0:	ldr	r0, [r4, #216]	; 0xd8
   1ecd4:	cmp	r0, #0
   1ecd8:	beq	1edb8 <fputs@plt+0xdcc8>
   1ecdc:	ldrb	r3, [r0, #44]	; 0x2c
   1ece0:	cmp	r3, #0
   1ece4:	beq	1ecec <fputs@plt+0xdbfc>
   1ece8:	bl	1b8fc <fputs@plt+0xa80c>
   1ecec:	cmp	r6, #0
   1ecf0:	beq	1ed20 <fputs@plt+0xdc30>
   1ecf4:	ldr	r0, [r4, #64]	; 0x40
   1ecf8:	ldr	r3, [r0]
   1ecfc:	cmp	r3, #0
   1ed00:	beq	1ed64 <fputs@plt+0xdc74>
   1ed04:	mov	r2, #0
   1ed08:	mov	r1, #22
   1ed0c:	ldr	r3, [r3, #40]	; 0x28
   1ed10:	blx	r3
   1ed14:	cmp	r0, #12
   1ed18:	mov	sl, r0
   1ed1c:	beq	1ed64 <fputs@plt+0xdc74>
   1ed20:	ldrb	r3, [r4, #4]
   1ed24:	cmp	r3, #0
   1ed28:	beq	1ed70 <fputs@plt+0xdc80>
   1ed2c:	mov	r0, #0
   1ed30:	mov	r3, #0
   1ed34:	mov	r2, #1
   1ed38:	cmp	sl, r3
   1ed3c:	movne	r0, sl
   1ed40:	strb	r2, [r4, #17]
   1ed44:	strb	r3, [r4, #20]
   1ed48:	add	sp, sp, #16
   1ed4c:	ldrd	r4, [sp]
   1ed50:	ldrd	r6, [sp, #8]
   1ed54:	ldrd	r8, [sp, #16]
   1ed58:	ldr	sl, [sp, #24]
   1ed5c:	add	sp, sp, #28
   1ed60:	pop	{pc}		; (ldr pc, [sp], #4)
   1ed64:	ldrb	sl, [r4, #4]
   1ed68:	cmp	sl, #0
   1ed6c:	bne	1ee64 <fputs@plt+0xdd74>
   1ed70:	ldr	r5, [r4, #216]	; 0xd8
   1ed74:	cmp	r5, #0
   1ed78:	beq	1edcc <fputs@plt+0xdcdc>
   1ed7c:	ldrb	r0, [r5, #43]	; 0x2b
   1ed80:	cmp	r0, #0
   1ed84:	beq	1ed30 <fputs@plt+0xdc40>
   1ed88:	ldrsh	r1, [r5, #40]	; 0x28
   1ed8c:	mov	r6, #0
   1ed90:	strb	r6, [r5, #43]	; 0x2b
   1ed94:	ldr	r0, [r5, #4]
   1ed98:	add	r1, r1, #3
   1ed9c:	bl	1b77c <fputs@plt+0xa68c>
   1eda0:	cmp	r0, #0
   1eda4:	beq	1eff8 <fputs@plt+0xdf08>
   1eda8:	mov	r3, #1
   1edac:	mov	r0, r6
   1edb0:	strb	r3, [r5, #43]	; 0x2b
   1edb4:	b	1ed30 <fputs@plt+0xdc40>
   1edb8:	cmp	r6, #0
   1edbc:	bne	1ee3c <fputs@plt+0xdd4c>
   1edc0:	ldrb	r3, [r4, #4]
   1edc4:	cmp	r3, #0
   1edc8:	bne	1ed2c <fputs@plt+0xdc3c>
   1edcc:	ldr	r0, [r4, #64]	; 0x40
   1edd0:	ldr	r6, [r0]
   1edd4:	cmp	r6, #0
   1edd8:	moveq	r0, r6
   1eddc:	beq	1ee0c <fputs@plt+0xdd1c>
   1ede0:	ldrb	r3, [r4, #14]
   1ede4:	cmp	r3, #0
   1ede8:	movne	r0, #0
   1edec:	bne	1edfc <fputs@plt+0xdd0c>
   1edf0:	mov	r1, #1
   1edf4:	ldr	r3, [r6, #32]
   1edf8:	blx	r3
   1edfc:	ldrb	r3, [r4, #18]
   1ee00:	cmp	r3, #5
   1ee04:	movne	r3, #1
   1ee08:	strbne	r3, [r4, #18]
   1ee0c:	mov	r3, #0
   1ee10:	strb	r3, [r4, #19]
   1ee14:	b	1ed30 <fputs@plt+0xdc40>
   1ee18:	mov	r0, r7
   1ee1c:	mov	r6, #1
   1ee20:	bl	19a2c <fputs@plt+0x893c>
   1ee24:	mov	r3, #0
   1ee28:	mov	sl, r3
   1ee2c:	str	r3, [r7]
   1ee30:	b	1ec84 <fputs@plt+0xdb94>
   1ee34:	mov	r0, #0
   1ee38:	bx	lr
   1ee3c:	ldr	r1, [r4, #28]
   1ee40:	ldr	r3, [r4, #36]	; 0x24
   1ee44:	cmp	r3, r1
   1ee48:	bls	1ecf4 <fputs@plt+0xdc04>
   1ee4c:	mov	r0, r4
   1ee50:	bl	17c58 <fputs@plt+0x6b68>
   1ee54:	clz	r6, r0
   1ee58:	mov	sl, r0
   1ee5c:	lsr	r6, r6, #5
   1ee60:	b	1ecec <fputs@plt+0xdbfc>
   1ee64:	mov	r3, #0
   1ee68:	mov	r2, #1
   1ee6c:	mov	r0, r3
   1ee70:	strb	r2, [r4, #17]
   1ee74:	strb	r3, [r4, #20]
   1ee78:	b	1ed48 <fputs@plt+0xdc58>
   1ee7c:	ldrd	r2, [r4, #80]	; 0x50
   1ee80:	orrs	r3, r2, r3
   1ee84:	beq	1ef80 <fputs@plt+0xde90>
   1ee88:	ldrd	r8, [r4, #168]	; 0xa8
   1ee8c:	orrs	r3, r8, r9
   1ee90:	moveq	r3, #1
   1ee94:	movne	r3, #0
   1ee98:	cmp	r6, #0
   1ee9c:	moveq	r6, r3
   1eea0:	movne	r6, #1
   1eea4:	cmp	r6, #0
   1eea8:	bne	1f008 <fputs@plt+0xdf18>
   1eeac:	ldr	ip, [pc, #380]	; 1f030 <fputs@plt+0xdf40>
   1eeb0:	mov	r2, #0
   1eeb4:	mov	r3, #0
   1eeb8:	mov	r0, r7
   1eebc:	strd	r2, [sp]
   1eec0:	mov	r2, #28
   1eec4:	ldr	r3, [r1, #12]
   1eec8:	add	ip, pc, ip
   1eecc:	add	r1, ip, #2384	; 0x950
   1eed0:	blx	r3
   1eed4:	mov	sl, r0
   1eed8:	cmp	sl, #0
   1eedc:	bne	1eff0 <fputs@plt+0xdf00>
   1eee0:	ldrb	r3, [r4, #7]
   1eee4:	cmp	r3, #0
   1eee8:	movne	r3, #1
   1eeec:	bne	1ef14 <fputs@plt+0xde24>
   1eef0:	ldr	r0, [r4, #68]	; 0x44
   1eef4:	ldrb	r1, [r4, #12]
   1eef8:	ldr	r3, [r0]
   1eefc:	orr	r1, r1, #16
   1ef00:	ldr	r3, [r3, #20]
   1ef04:	blx	r3
   1ef08:	clz	r3, r0
   1ef0c:	mov	sl, r0
   1ef10:	lsr	r3, r3, #5
   1ef14:	cmp	r8, #1
   1ef18:	sbcs	r2, r9, #0
   1ef1c:	movlt	r6, #0
   1ef20:	andge	r6, r3, #1
   1ef24:	cmp	r6, #0
   1ef28:	beq	1f024 <fputs@plt+0xdf34>
   1ef2c:	ldr	r0, [r4, #68]	; 0x44
   1ef30:	add	r1, sp, #8
   1ef34:	ldr	r3, [r0]
   1ef38:	ldr	r3, [r3, #24]
   1ef3c:	blx	r3
   1ef40:	subs	sl, r0, #0
   1ef44:	bne	1eff0 <fputs@plt+0xdf00>
   1ef48:	ldrd	r2, [sp, #8]
   1ef4c:	cmp	r8, r2
   1ef50:	sbcs	r3, r9, r3
   1ef54:	bge	1ef88 <fputs@plt+0xde98>
   1ef58:	ldr	r0, [r4, #68]	; 0x44
   1ef5c:	mov	r2, r8
   1ef60:	mov	r3, r9
   1ef64:	ldr	r1, [r0]
   1ef68:	ldr	r1, [r1, #16]
   1ef6c:	blx	r1
   1ef70:	clz	r6, r0
   1ef74:	mov	sl, r0
   1ef78:	lsr	r6, r6, #5
   1ef7c:	b	1ef88 <fputs@plt+0xde98>
   1ef80:	mov	r6, #1
   1ef84:	mov	sl, #0
   1ef88:	mov	r2, #0
   1ef8c:	mov	r3, #0
   1ef90:	strd	r2, [r4, #80]	; 0x50
   1ef94:	b	1ec84 <fputs@plt+0xdb94>
   1ef98:	ldrd	r2, [r4, #80]	; 0x50
   1ef9c:	orrs	r3, r2, r3
   1efa0:	beq	1ef80 <fputs@plt+0xde90>
   1efa4:	mov	r0, r7
   1efa8:	mov	r2, #0
   1efac:	ldr	r1, [r1, #16]
   1efb0:	mov	r3, #0
   1efb4:	blx	r1
   1efb8:	subs	sl, r0, #0
   1efbc:	bne	1eff0 <fputs@plt+0xdf00>
   1efc0:	ldrb	r3, [r4, #8]
   1efc4:	cmp	r3, #0
   1efc8:	beq	1ef80 <fputs@plt+0xde90>
   1efcc:	ldr	r0, [r4, #68]	; 0x44
   1efd0:	ldrb	r1, [r4, #12]
   1efd4:	ldr	r3, [r0]
   1efd8:	ldr	r3, [r3, #20]
   1efdc:	blx	r3
   1efe0:	clz	r6, r0
   1efe4:	mov	sl, r0
   1efe8:	lsr	r6, r6, #5
   1efec:	b	1ef88 <fputs@plt+0xde98>
   1eff0:	mov	r6, #0
   1eff4:	b	1ef88 <fputs@plt+0xde98>
   1eff8:	ldrb	r3, [r5, #43]	; 0x2b
   1effc:	cmp	r3, #0
   1f000:	beq	1edcc <fputs@plt+0xdcdc>
   1f004:	b	1ed30 <fputs@plt+0xdc40>
   1f008:	mov	r0, r7
   1f00c:	mov	r2, #0
   1f010:	ldr	r1, [r1, #16]
   1f014:	mov	r3, #0
   1f018:	blx	r1
   1f01c:	mov	sl, r0
   1f020:	b	1eed8 <fputs@plt+0xdde8>
   1f024:	mov	r6, r3
   1f028:	b	1ef88 <fputs@plt+0xde98>
   1f02c:	andeq	pc, r8, r4, asr #20
   1f030:	andeq	r6, r7, r0, lsr #24
   1f034:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f038:	strd	r6, [sp, #8]
   1f03c:	str	lr, [sp, #20]
   1f040:	ldr	lr, [r0, #20]
   1f044:	str	r8, [sp, #16]
   1f048:	mov	r8, r0
   1f04c:	cmp	lr, #2
   1f050:	ble	1f0dc <fputs@plt+0xdfec>
   1f054:	mov	r5, #2
   1f058:	mov	r4, r5
   1f05c:	ldr	r6, [r8, #16]
   1f060:	lsl	r3, r4, #4
   1f064:	lsl	r0, r5, #4
   1f068:	add	r1, r6, r3
   1f06c:	add	ip, r6, r0
   1f070:	ldr	r7, [r1, #4]
   1f074:	cmp	r7, #0
   1f078:	beq	1f0c4 <fputs@plt+0xdfd4>
   1f07c:	cmp	r5, r4
   1f080:	add	r5, r5, #1
   1f084:	bge	1f098 <fputs@plt+0xdfa8>
   1f088:	ldrd	r2, [r3, r6]
   1f08c:	strd	r2, [r6, r0]
   1f090:	ldrd	r2, [r1, #8]
   1f094:	strd	r2, [ip, #8]
   1f098:	add	r4, r4, #1
   1f09c:	cmp	lr, r4
   1f0a0:	bgt	1f05c <fputs@plt+0xdf6c>
   1f0a4:	cmp	r5, #2
   1f0a8:	str	r5, [r8, #20]
   1f0ac:	beq	1f0e4 <fputs@plt+0xdff4>
   1f0b0:	ldrd	r4, [sp]
   1f0b4:	ldrd	r6, [sp, #8]
   1f0b8:	ldr	r8, [sp, #16]
   1f0bc:	add	sp, sp, #20
   1f0c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f0c4:	mov	r0, r8
   1f0c8:	ldr	r1, [r6, r4, lsl #4]
   1f0cc:	bl	19bf4 <fputs@plt+0x8b04>
   1f0d0:	str	r7, [r6, r4, lsl #4]
   1f0d4:	ldr	lr, [r8, #20]
   1f0d8:	b	1f098 <fputs@plt+0xdfa8>
   1f0dc:	mov	r3, #2
   1f0e0:	str	r3, [r0, #20]
   1f0e4:	ldr	r3, [r8, #16]
   1f0e8:	add	r4, r8, #392	; 0x188
   1f0ec:	cmp	r3, r4
   1f0f0:	beq	1f0b0 <fputs@plt+0xdfc0>
   1f0f4:	ldr	r5, [r3]
   1f0f8:	mov	r1, r3
   1f0fc:	mov	r0, r8
   1f100:	ldr	lr, [r3, #4]
   1f104:	ldr	ip, [r3, #8]
   1f108:	ldr	r2, [r3, #12]
   1f10c:	str	r5, [r8, #392]	; 0x188
   1f110:	str	lr, [r8, #396]	; 0x18c
   1f114:	str	ip, [r8, #400]	; 0x190
   1f118:	str	r2, [r8, #404]	; 0x194
   1f11c:	ldr	r5, [r3, #16]
   1f120:	ldr	lr, [r3, #20]
   1f124:	ldr	ip, [r3, #24]
   1f128:	ldr	r2, [r3, #28]
   1f12c:	str	r5, [r8, #408]	; 0x198
   1f130:	str	lr, [r8, #412]	; 0x19c
   1f134:	str	ip, [r8, #416]	; 0x1a0
   1f138:	str	r2, [r8, #420]	; 0x1a4
   1f13c:	bl	19bf4 <fputs@plt+0x8b04>
   1f140:	str	r4, [r8, #16]
   1f144:	b	1f0b0 <fputs@plt+0xdfc0>
   1f148:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1f14c:	strd	r6, [sp, #8]
   1f150:	strd	r8, [sp, #16]
   1f154:	str	sl, [sp, #24]
   1f158:	str	lr, [sp, #28]
   1f15c:	ldrb	r3, [r0]
   1f160:	cmp	r3, #48	; 0x30
   1f164:	bne	1f264 <fputs@plt+0xe174>
   1f168:	ldrb	r3, [r0, #1]
   1f16c:	and	r3, r3, #223	; 0xdf
   1f170:	cmp	r3, #88	; 0x58
   1f174:	bne	1f264 <fputs@plt+0xe174>
   1f178:	ldr	r2, [pc, #312]	; 1f2b8 <fputs@plt+0xe1c8>
   1f17c:	ldrb	r3, [r0, #2]
   1f180:	add	r2, pc, r2
   1f184:	add	r2, r2, r3
   1f188:	ldrb	r2, [r2, #64]	; 0x40
   1f18c:	tst	r2, #8
   1f190:	beq	1f264 <fputs@plt+0xe174>
   1f194:	cmp	r3, #48	; 0x30
   1f198:	bne	1f29c <fputs@plt+0xe1ac>
   1f19c:	add	r2, r0, #3
   1f1a0:	mov	lr, #2
   1f1a4:	mov	ip, r2
   1f1a8:	ldrb	r3, [r2], #1
   1f1ac:	add	lr, lr, #1
   1f1b0:	cmp	r3, #48	; 0x30
   1f1b4:	beq	1f1a4 <fputs@plt+0xe0b4>
   1f1b8:	ldr	r8, [pc, #252]	; 1f2bc <fputs@plt+0xe1cc>
   1f1bc:	add	r8, pc, r8
   1f1c0:	add	r2, r8, r3
   1f1c4:	ldrb	r2, [r2, #64]	; 0x40
   1f1c8:	tst	r2, #8
   1f1cc:	beq	1f2a8 <fputs@plt+0xe1b8>
   1f1d0:	add	r2, lr, #1
   1f1d4:	mov	r9, lr
   1f1d8:	add	r0, r0, r2
   1f1dc:	mov	r6, #0
   1f1e0:	mov	r7, #0
   1f1e4:	ubfx	sl, r3, #6, #1
   1f1e8:	mov	ip, r0
   1f1ec:	add	r9, r9, #1
   1f1f0:	lsl	r5, r7, #4
   1f1f4:	add	r0, r0, #1
   1f1f8:	add	r2, r3, sl, lsl #3
   1f1fc:	ldrb	r3, [ip]
   1f200:	orr	r5, r5, r6, lsr #28
   1f204:	lsl	r4, r6, #4
   1f208:	add	r2, r2, sl
   1f20c:	and	r2, r2, #15
   1f210:	add	r6, r8, r3
   1f214:	ldrb	sl, [r6, #64]	; 0x40
   1f218:	adds	r6, r4, r2
   1f21c:	adc	r7, r5, #0
   1f220:	tst	sl, #8
   1f224:	bne	1f1e4 <fputs@plt+0xe0f4>
   1f228:	strd	r6, [r1]
   1f22c:	ldrb	r3, [ip]
   1f230:	cmp	r3, #0
   1f234:	movne	r0, #1
   1f238:	bne	1f24c <fputs@plt+0xe15c>
   1f23c:	sub	lr, r9, lr
   1f240:	cmp	lr, #16
   1f244:	movle	r0, #0
   1f248:	movgt	r0, #1
   1f24c:	ldrd	r4, [sp]
   1f250:	ldrd	r6, [sp, #8]
   1f254:	ldrd	r8, [sp, #16]
   1f258:	ldr	sl, [sp, #24]
   1f25c:	add	sp, sp, #28
   1f260:	pop	{pc}		; (ldr pc, [sp], #4)
   1f264:	mov	r5, r1
   1f268:	mov	r4, r0
   1f26c:	bl	10f34 <strlen@plt>
   1f270:	bic	r2, r0, #-1073741824	; 0xc0000000
   1f274:	mov	r1, r5
   1f278:	ldrd	r6, [sp, #8]
   1f27c:	mov	r0, r4
   1f280:	mov	r3, #1
   1f284:	ldrd	r4, [sp]
   1f288:	ldrd	r8, [sp, #16]
   1f28c:	ldr	sl, [sp, #24]
   1f290:	ldr	lr, [sp, #28]
   1f294:	add	sp, sp, #32
   1f298:	b	14100 <fputs@plt+0x3010>
   1f29c:	add	ip, r0, #2
   1f2a0:	mov	lr, #2
   1f2a4:	b	1f1b8 <fputs@plt+0xe0c8>
   1f2a8:	mov	r9, lr
   1f2ac:	mov	r6, #0
   1f2b0:	mov	r7, #0
   1f2b4:	b	1f228 <fputs@plt+0xe138>
   1f2b8:	andeq	r6, r7, r8, ror #18
   1f2bc:	andeq	r6, r7, ip, lsr #18
   1f2c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f2c4:	mov	ip, #0
   1f2c8:	strd	r6, [sp, #8]
   1f2cc:	strd	r8, [sp, #16]
   1f2d0:	mov	r9, r2
   1f2d4:	strd	sl, [sp, #24]
   1f2d8:	mov	sl, r3
   1f2dc:	mov	fp, r1
   1f2e0:	str	lr, [sp, #32]
   1f2e4:	sub	sp, sp, #20
   1f2e8:	ldr	r8, [sp, #56]	; 0x38
   1f2ec:	str	r0, [sp]
   1f2f0:	strb	ip, [r8, #10]
   1f2f4:	ldrb	r7, [r3]
   1f2f8:	ldr	r4, [r8, #4]
   1f2fc:	tst	r7, #128	; 0x80
   1f300:	bne	1f3fc <fputs@plt+0xe30c>
   1f304:	mov	r6, #1
   1f308:	str	r7, [sp, #8]
   1f30c:	cmp	r6, r7
   1f310:	movcs	r5, #0
   1f314:	movcc	r5, #1
   1f318:	cmp	r7, r9
   1f31c:	movgt	r5, #0
   1f320:	cmp	r5, #0
   1f324:	beq	1f3dc <fputs@plt+0xe2ec>
   1f328:	add	r3, sp, #12
   1f32c:	mov	r5, #0
   1f330:	str	r3, [sp, #4]
   1f334:	mov	r3, sl
   1f338:	mov	sl, r9
   1f33c:	mov	r9, r3
   1f340:	b	1f3ac <fputs@plt+0xe2bc>
   1f344:	ldr	r3, [sp]
   1f348:	mov	r2, r4
   1f34c:	add	r0, r9, r7
   1f350:	add	r6, r6, lr
   1f354:	add	r5, r5, #1
   1f358:	uxth	r5, r5
   1f35c:	add	r4, r4, #40	; 0x28
   1f360:	ldrb	ip, [r3]
   1f364:	mov	r3, #0
   1f368:	strb	ip, [r4, #-30]	; 0xffffffe2
   1f36c:	ldr	ip, [fp]
   1f370:	str	r3, [r4, #-16]
   1f374:	str	ip, [r4, #-8]
   1f378:	bl	18454 <fputs@plt+0x7364>
   1f37c:	ldrh	r2, [r8, #8]
   1f380:	add	r7, r7, r0
   1f384:	cmp	r2, r5
   1f388:	bls	1f3dc <fputs@plt+0xe2ec>
   1f38c:	ldr	r3, [sp, #8]
   1f390:	cmp	r6, r3
   1f394:	movcs	r2, #0
   1f398:	movcc	r2, #1
   1f39c:	cmp	r7, sl
   1f3a0:	movgt	r2, #0
   1f3a4:	cmp	r2, #0
   1f3a8:	beq	1f3dc <fputs@plt+0xe2ec>
   1f3ac:	ldrb	r2, [r9, r6]
   1f3b0:	add	r0, r9, r6
   1f3b4:	mov	lr, #1
   1f3b8:	tst	r2, #128	; 0x80
   1f3bc:	mov	r1, r2
   1f3c0:	streq	r2, [sp, #12]
   1f3c4:	beq	1f344 <fputs@plt+0xe254>
   1f3c8:	ldr	r1, [sp, #4]
   1f3cc:	bl	1a298 <fputs@plt+0x91a8>
   1f3d0:	mov	lr, r0
   1f3d4:	ldr	r1, [sp, #12]
   1f3d8:	b	1f344 <fputs@plt+0xe254>
   1f3dc:	strh	r5, [r8, #8]
   1f3e0:	add	sp, sp, #20
   1f3e4:	ldrd	r4, [sp]
   1f3e8:	ldrd	r6, [sp, #8]
   1f3ec:	ldrd	r8, [sp, #16]
   1f3f0:	ldrd	sl, [sp, #24]
   1f3f4:	add	sp, sp, #32
   1f3f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f3fc:	add	r1, sp, #8
   1f400:	mov	r0, r3
   1f404:	bl	1a298 <fputs@plt+0x91a8>
   1f408:	mov	r6, r0
   1f40c:	ldr	r7, [sp, #8]
   1f410:	b	1f30c <fputs@plt+0xe21c>
   1f414:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f418:	strd	r6, [sp, #8]
   1f41c:	subs	r6, r1, #0
   1f420:	str	r8, [sp, #16]
   1f424:	str	lr, [sp, #20]
   1f428:	beq	1f4b8 <fputs@plt+0xe3c8>
   1f42c:	ldr	r5, [pc, #208]	; 1f504 <fputs@plt+0xe414>
   1f430:	mov	r7, r2
   1f434:	mov	r4, #0
   1f438:	add	r5, pc, r5
   1f43c:	b	1f44c <fputs@plt+0xe35c>
   1f440:	add	r4, r4, #1
   1f444:	cmp	r4, #28
   1f448:	beq	1f4e4 <fputs@plt+0xe3f4>
   1f44c:	mov	r0, r6
   1f450:	ldr	r1, [r5]
   1f454:	add	r5, r5, #12
   1f458:	bl	110cc <strcmp@plt>
   1f45c:	cmp	r0, #0
   1f460:	bne	1f440 <fputs@plt+0xe350>
   1f464:	ldr	r3, [pc, #156]	; 1f508 <fputs@plt+0xe418>
   1f468:	lsl	r2, r4, #1
   1f46c:	add	r1, r2, r4
   1f470:	add	r3, pc, r3
   1f474:	add	r3, r3, r1, lsl #2
   1f478:	ldr	r1, [r3, #8]
   1f47c:	cmp	r1, #0
   1f480:	ldreq	r1, [r3, #4]
   1f484:	streq	r1, [r3, #8]
   1f488:	cmp	r7, #0
   1f48c:	beq	1f4ec <fputs@plt+0xe3fc>
   1f490:	add	r4, r2, r4
   1f494:	ldr	r2, [pc, #112]	; 1f50c <fputs@plt+0xe41c>
   1f498:	add	r2, pc, r2
   1f49c:	add	r4, r2, r4, lsl #2
   1f4a0:	str	r7, [r4, #4]
   1f4a4:	ldrd	r4, [sp]
   1f4a8:	ldrd	r6, [sp, #8]
   1f4ac:	ldr	r8, [sp, #16]
   1f4b0:	add	sp, sp, #20
   1f4b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f4b8:	ldr	r3, [pc, #80]	; 1f510 <fputs@plt+0xe420>
   1f4bc:	add	r3, pc, r3
   1f4c0:	add	r1, r3, #336	; 0x150
   1f4c4:	ldr	r2, [r3, #8]
   1f4c8:	add	r3, r3, #12
   1f4cc:	cmp	r2, #0
   1f4d0:	strne	r2, [r3, #-8]
   1f4d4:	cmp	r1, r3
   1f4d8:	bne	1f4c4 <fputs@plt+0xe3d4>
   1f4dc:	mov	r0, #0
   1f4e0:	b	1f4a4 <fputs@plt+0xe3b4>
   1f4e4:	mov	r0, #12
   1f4e8:	b	1f4a4 <fputs@plt+0xe3b4>
   1f4ec:	ldr	r3, [pc, #32]	; 1f514 <fputs@plt+0xe424>
   1f4f0:	add	r1, r2, r4
   1f4f4:	add	r3, pc, r3
   1f4f8:	add	r3, r3, r1, lsl #2
   1f4fc:	ldr	r7, [r3, #8]
   1f500:	b	1f490 <fputs@plt+0xe3a0>
   1f504:	muleq	r8, r0, lr
   1f508:	andeq	pc, r8, r8, asr lr	; <UNPREDICTABLE>
   1f50c:	andeq	pc, r8, r0, lsr lr	; <UNPREDICTABLE>
   1f510:	andeq	pc, r8, ip, lsl #28
   1f514:	ldrdeq	pc, [r8], -r4
   1f518:	orrs	r3, r0, r1
   1f51c:	beq	1f5f0 <fputs@plt+0xe500>
   1f520:	clz	r3, r1
   1f524:	cmp	r0, #0
   1f528:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f52c:	lsr	r3, r3, #5
   1f530:	moveq	r4, #1
   1f534:	strd	r6, [sp, #8]
   1f538:	str	r8, [sp, #16]
   1f53c:	movne	r4, r3
   1f540:	str	lr, [sp, #20]
   1f544:	cmp	r4, #0
   1f548:	bne	1f5d8 <fputs@plt+0xe4e8>
   1f54c:	ldr	r7, [r0]
   1f550:	ldr	r3, [r1]
   1f554:	cmp	r7, r3
   1f558:	bne	1f5d8 <fputs@plt+0xe4e8>
   1f55c:	cmp	r7, #0
   1f560:	ble	1f604 <fputs@plt+0xe514>
   1f564:	ldr	r6, [r0, #4]
   1f568:	ldr	r5, [r1, #4]
   1f56c:	ldrb	r0, [r6, #12]
   1f570:	ldrb	r1, [r5, #12]
   1f574:	ldr	ip, [r5]
   1f578:	ldr	r3, [r6]
   1f57c:	cmp	r0, r1
   1f580:	bne	1f5d8 <fputs@plt+0xe4e8>
   1f584:	mov	r8, r2
   1f588:	cmp	ip, #0
   1f58c:	cmpne	r3, #0
   1f590:	mov	r1, ip
   1f594:	mov	r0, r3
   1f598:	mov	r2, r8
   1f59c:	add	r4, r4, #1
   1f5a0:	beq	1f5f8 <fputs@plt+0xe508>
   1f5a4:	bl	1f60c <fputs@plt+0xe51c>
   1f5a8:	cmp	r0, #0
   1f5ac:	bne	1f5d8 <fputs@plt+0xe4e8>
   1f5b0:	cmp	r7, r4
   1f5b4:	mov	r2, r6
   1f5b8:	mov	r3, r5
   1f5bc:	beq	1f604 <fputs@plt+0xe514>
   1f5c0:	ldrb	r1, [r2, #32]
   1f5c4:	ldrb	r2, [r3, #32]
   1f5c8:	ldr	ip, [r5, #20]!
   1f5cc:	ldr	r3, [r6, #20]!
   1f5d0:	cmp	r1, r2
   1f5d4:	beq	1f588 <fputs@plt+0xe498>
   1f5d8:	mov	r0, #1
   1f5dc:	ldrd	r4, [sp]
   1f5e0:	ldrd	r6, [sp, #8]
   1f5e4:	ldr	r8, [sp, #16]
   1f5e8:	add	sp, sp, #20
   1f5ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1f5f0:	mov	r0, r3
   1f5f4:	bx	lr
   1f5f8:	cmp	r3, ip
   1f5fc:	bne	1f5d8 <fputs@plt+0xe4e8>
   1f600:	b	1f5b0 <fputs@plt+0xe4c0>
   1f604:	mov	r0, #0
   1f608:	b	1f5dc <fputs@plt+0xe4ec>
   1f60c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f610:	ldr	r4, [r0, #4]
   1f614:	strd	r6, [sp, #8]
   1f618:	mov	r6, r1
   1f61c:	strd	sl, [sp, #24]
   1f620:	ldr	sl, [r1, #4]
   1f624:	strd	r8, [sp, #16]
   1f628:	str	lr, [sp, #32]
   1f62c:	sub	sp, sp, #4
   1f630:	orr	r8, r4, sl
   1f634:	tst	r8, #1024	; 0x400
   1f638:	beq	1f678 <fputs@plt+0xe588>
   1f63c:	and	r4, r4, sl
   1f640:	tst	r4, #1024	; 0x400
   1f644:	beq	1f6a0 <fputs@plt+0xe5b0>
   1f648:	ldr	r0, [r0, #8]
   1f64c:	ldr	r4, [r1, #8]
   1f650:	cmp	r0, r4
   1f654:	movne	r0, #2
   1f658:	moveq	r0, #0
   1f65c:	add	sp, sp, #4
   1f660:	ldrd	r4, [sp]
   1f664:	ldrd	r6, [sp, #8]
   1f668:	ldrd	r8, [sp, #16]
   1f66c:	ldrd	sl, [sp, #24]
   1f670:	add	sp, sp, #32
   1f674:	pop	{pc}		; (ldr pc, [sp], #4)
   1f678:	ldrb	r9, [r0]
   1f67c:	mov	r7, r2
   1f680:	mov	r5, r0
   1f684:	ldrb	fp, [r1]
   1f688:	cmp	r9, fp
   1f68c:	beq	1f6c8 <fputs@plt+0xe5d8>
   1f690:	cmp	r9, #95	; 0x5f
   1f694:	beq	1f7c4 <fputs@plt+0xe6d4>
   1f698:	cmp	fp, #95	; 0x5f
   1f69c:	beq	1f6a8 <fputs@plt+0xe5b8>
   1f6a0:	mov	r0, #2
   1f6a4:	b	1f65c <fputs@plt+0xe56c>
   1f6a8:	mov	r2, r7
   1f6ac:	mov	r0, r5
   1f6b0:	ldr	r1, [r6, #12]
   1f6b4:	bl	1f820 <fputs@plt+0xe730>
   1f6b8:	cmp	r0, #1
   1f6bc:	movgt	r0, #2
   1f6c0:	movle	r0, #1
   1f6c4:	b	1f65c <fputs@plt+0xe56c>
   1f6c8:	and	r3, r9, #253	; 0xfd
   1f6cc:	cmp	r3, #152	; 0x98
   1f6d0:	beq	1f708 <fputs@plt+0xe618>
   1f6d4:	ldr	r0, [r0, #8]
   1f6d8:	cmp	r0, #0
   1f6dc:	beq	1f708 <fputs@plt+0xe618>
   1f6e0:	cmp	r9, #151	; 0x97
   1f6e4:	ldr	r1, [r1, #8]
   1f6e8:	beq	1f7dc <fputs@plt+0xe6ec>
   1f6ec:	bl	110cc <strcmp@plt>
   1f6f0:	cmp	r0, #0
   1f6f4:	beq	1f708 <fputs@plt+0xe618>
   1f6f8:	cmp	r9, #95	; 0x5f
   1f6fc:	movne	r0, #2
   1f700:	moveq	r0, #1
   1f704:	b	1f65c <fputs@plt+0xe56c>
   1f708:	eor	r4, r4, sl
   1f70c:	ands	r4, r4, #16
   1f710:	bne	1f6a0 <fputs@plt+0xe5b0>
   1f714:	tst	r8, #16384	; 0x4000
   1f718:	movne	r0, r4
   1f71c:	bne	1f65c <fputs@plt+0xe56c>
   1f720:	tst	r8, #2048	; 0x800
   1f724:	bne	1f6a0 <fputs@plt+0xe5b0>
   1f728:	mov	r2, r7
   1f72c:	ldr	r0, [r5, #12]
   1f730:	ldr	r1, [r6, #12]
   1f734:	bl	1f820 <fputs@plt+0xe730>
   1f738:	cmp	r0, #0
   1f73c:	bne	1f6a0 <fputs@plt+0xe5b0>
   1f740:	mov	r2, r7
   1f744:	ldr	r0, [r5, #16]
   1f748:	ldr	r1, [r6, #16]
   1f74c:	bl	1f820 <fputs@plt+0xe730>
   1f750:	cmp	r0, #0
   1f754:	bne	1f6a0 <fputs@plt+0xe5b0>
   1f758:	mov	r2, r7
   1f75c:	ldr	r0, [r5, #20]
   1f760:	ldr	r1, [r6, #20]
   1f764:	bl	1f518 <fputs@plt+0xe428>
   1f768:	cmp	r0, #0
   1f76c:	bne	1f6a0 <fputs@plt+0xe5b0>
   1f770:	subs	r9, r9, #97	; 0x61
   1f774:	eor	r8, r8, #8192	; 0x2000
   1f778:	movne	r9, #1
   1f77c:	ands	r3, r9, r8, lsr #13
   1f780:	beq	1f65c <fputs@plt+0xe56c>
   1f784:	ldrsh	r2, [r5, #32]
   1f788:	ldrsh	r3, [r6, #32]
   1f78c:	cmp	r2, r3
   1f790:	bne	1f6a0 <fputs@plt+0xe5b0>
   1f794:	ldr	r2, [r5, #28]
   1f798:	ldr	r3, [r6, #28]
   1f79c:	cmp	r2, r3
   1f7a0:	beq	1f65c <fputs@plt+0xe56c>
   1f7a4:	mvn	r3, r3
   1f7a8:	lsr	r3, r3, #31
   1f7ac:	cmp	r7, r2
   1f7b0:	moveq	r7, r3
   1f7b4:	orrne	r7, r3, #1
   1f7b8:	cmp	r7, #0
   1f7bc:	movne	r0, #2
   1f7c0:	b	1f65c <fputs@plt+0xe56c>
   1f7c4:	ldr	r0, [r0, #12]
   1f7c8:	bl	1f820 <fputs@plt+0xe730>
   1f7cc:	cmp	r0, #1
   1f7d0:	movle	r0, #1
   1f7d4:	bgt	1f698 <fputs@plt+0xe5a8>
   1f7d8:	b	1f65c <fputs@plt+0xe56c>
   1f7dc:	ldr	ip, [pc, #56]	; 1f81c <fputs@plt+0xe72c>
   1f7e0:	ldrb	r2, [r0]
   1f7e4:	ldrb	r3, [r1]
   1f7e8:	add	ip, pc, ip
   1f7ec:	b	1f800 <fputs@plt+0xe710>
   1f7f0:	cmp	r2, #0
   1f7f4:	beq	1f708 <fputs@plt+0xe618>
   1f7f8:	ldrb	r2, [r0, #1]!
   1f7fc:	ldrb	r3, [r1, #1]!
   1f800:	add	lr, ip, r2
   1f804:	add	r3, ip, r3
   1f808:	ldrb	lr, [lr, #336]	; 0x150
   1f80c:	ldrb	r3, [r3, #336]	; 0x150
   1f810:	cmp	lr, r3
   1f814:	beq	1f7f0 <fputs@plt+0xe700>
   1f818:	b	1f6a0 <fputs@plt+0xe5b0>
   1f81c:	andeq	r6, r7, r0, lsl #6
   1f820:	cmp	r1, #0
   1f824:	cmpne	r0, #0
   1f828:	beq	1f830 <fputs@plt+0xe740>
   1f82c:	b	1f60c <fputs@plt+0xe51c>
   1f830:	cmp	r0, r1
   1f834:	movne	r0, #2
   1f838:	moveq	r0, #0
   1f83c:	bx	lr
   1f840:	cmp	r1, #0
   1f844:	cmpne	r0, #0
   1f848:	strd	r4, [sp, #-16]!
   1f84c:	mov	r5, r0
   1f850:	mov	r4, r1
   1f854:	str	r6, [sp, #8]
   1f858:	mov	r6, r2
   1f85c:	str	lr, [sp, #12]
   1f860:	beq	1f898 <fputs@plt+0xe7a8>
   1f864:	bl	1f60c <fputs@plt+0xe51c>
   1f868:	cmp	r0, #0
   1f86c:	beq	1f8a0 <fputs@plt+0xe7b0>
   1f870:	ldrb	r3, [r4]
   1f874:	cmp	r3, #71	; 0x47
   1f878:	beq	1f904 <fputs@plt+0xe814>
   1f87c:	cmp	r3, #77	; 0x4d
   1f880:	beq	1f8b4 <fputs@plt+0xe7c4>
   1f884:	mov	r0, #0
   1f888:	ldrd	r4, [sp]
   1f88c:	ldr	r6, [sp, #8]
   1f890:	add	sp, sp, #12
   1f894:	pop	{pc}		; (ldr pc, [sp], #4)
   1f898:	cmp	r0, r1
   1f89c:	bne	1f870 <fputs@plt+0xe780>
   1f8a0:	ldrd	r4, [sp]
   1f8a4:	mov	r0, #1
   1f8a8:	ldr	r6, [sp, #8]
   1f8ac:	add	sp, sp, #12
   1f8b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f8b4:	ldr	r1, [r4, #12]
   1f8b8:	ldr	r0, [r5, #12]
   1f8bc:	clz	r3, r1
   1f8c0:	lsr	r3, r3, #5
   1f8c4:	cmp	r0, #0
   1f8c8:	movne	r4, r3
   1f8cc:	moveq	r4, #1
   1f8d0:	cmp	r4, #0
   1f8d4:	bne	1f938 <fputs@plt+0xe848>
   1f8d8:	mov	r2, r6
   1f8dc:	bl	1f60c <fputs@plt+0xe51c>
   1f8e0:	cmp	r0, #0
   1f8e4:	movne	r0, r4
   1f8e8:	bne	1f888 <fputs@plt+0xe798>
   1f8ec:	ldrb	r0, [r5]
   1f8f0:	cmp	r0, #76	; 0x4c
   1f8f4:	cmpne	r0, #73	; 0x49
   1f8f8:	movne	r0, #1
   1f8fc:	moveq	r0, #0
   1f900:	b	1f888 <fputs@plt+0xe798>
   1f904:	mov	r2, r6
   1f908:	mov	r0, r5
   1f90c:	ldr	r1, [r4, #12]
   1f910:	bl	1f840 <fputs@plt+0xe750>
   1f914:	cmp	r0, #0
   1f918:	bne	1f8a0 <fputs@plt+0xe7b0>
   1f91c:	mov	r2, r6
   1f920:	mov	r0, r5
   1f924:	ldr	r1, [r4, #16]
   1f928:	bl	1f840 <fputs@plt+0xe750>
   1f92c:	adds	r0, r0, #0
   1f930:	movne	r0, #1
   1f934:	b	1f888 <fputs@plt+0xe798>
   1f938:	cmp	r0, r1
   1f93c:	bne	1f884 <fputs@plt+0xe794>
   1f940:	b	1f8ec <fputs@plt+0xe7fc>
   1f944:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1f948:	mov	r4, r2
   1f94c:	mov	r5, r1
   1f950:	strd	r6, [sp, #8]
   1f954:	strd	r8, [sp, #16]
   1f958:	mov	r8, r0
   1f95c:	str	sl, [sp, #24]
   1f960:	str	lr, [sp, #28]
   1f964:	ldrb	r3, [r2]
   1f968:	cmp	r3, #72	; 0x48
   1f96c:	bne	1f998 <fputs@plt+0xe8a8>
   1f970:	mov	r1, r5
   1f974:	mov	r0, r8
   1f978:	ldr	r2, [r4, #12]
   1f97c:	bl	1f944 <fputs@plt+0xe854>
   1f980:	cmp	r0, #0
   1f984:	beq	1f9f8 <fputs@plt+0xe908>
   1f988:	ldr	r4, [r4, #16]
   1f98c:	ldrb	r3, [r4]
   1f990:	cmp	r3, #72	; 0x48
   1f994:	beq	1f970 <fputs@plt+0xe880>
   1f998:	ldr	r9, [r5, #12]
   1f99c:	ldr	r5, [r5, #20]
   1f9a0:	cmp	r9, #0
   1f9a4:	ble	1f9f4 <fputs@plt+0xe904>
   1f9a8:	add	r5, r5, #48	; 0x30
   1f9ac:	mov	r6, #0
   1f9b0:	ldr	r7, [r5, #-48]	; 0xffffffd0
   1f9b4:	mov	r2, r8
   1f9b8:	mov	r1, r4
   1f9bc:	add	r6, r6, #1
   1f9c0:	add	r5, r5, #48	; 0x30
   1f9c4:	mov	r0, r7
   1f9c8:	bl	1f840 <fputs@plt+0xe750>
   1f9cc:	cmp	r0, #0
   1f9d0:	beq	1f9ec <fputs@plt+0xe8fc>
   1f9d4:	ldr	r3, [r7, #4]
   1f9d8:	tst	r3, #1
   1f9dc:	beq	1fa10 <fputs@plt+0xe920>
   1f9e0:	ldrsh	r3, [r7, #36]	; 0x24
   1f9e4:	cmp	r3, r8
   1f9e8:	beq	1fa10 <fputs@plt+0xe920>
   1f9ec:	cmp	r9, r6
   1f9f0:	bne	1f9b0 <fputs@plt+0xe8c0>
   1f9f4:	mov	r0, #0
   1f9f8:	ldrd	r4, [sp]
   1f9fc:	ldrd	r6, [sp, #8]
   1fa00:	ldrd	r8, [sp, #16]
   1fa04:	ldr	sl, [sp, #24]
   1fa08:	add	sp, sp, #28
   1fa0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa10:	mov	r0, #1
   1fa14:	b	1f9f8 <fputs@plt+0xe908>
   1fa18:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1fa1c:	strd	r6, [sp, #8]
   1fa20:	strd	r8, [sp, #16]
   1fa24:	strd	sl, [sp, #24]
   1fa28:	str	lr, [sp, #32]
   1fa2c:	sub	sp, sp, #4
   1fa30:	ldr	r7, [sp, #40]	; 0x28
   1fa34:	ldrb	r1, [r7]
   1fa38:	cmp	r1, #152	; 0x98
   1fa3c:	beq	1fb60 <fputs@plt+0xea70>
   1fa40:	orrs	r1, r2, r3
   1fa44:	beq	1fb28 <fputs@plt+0xea38>
   1fa48:	subs	r1, r2, #1
   1fa4c:	and	r4, r1, r2
   1fa50:	sbc	r1, r3, #0
   1fa54:	and	r5, r1, r3
   1fa58:	orrs	r1, r4, r5
   1fa5c:	bne	1fb28 <fputs@plt+0xea38>
   1fa60:	cmp	r3, #0
   1fa64:	mov	ip, #0
   1fa68:	cmpeq	r2, #1
   1fa6c:	bls	1fa94 <fputs@plt+0xe9a4>
   1fa70:	lsr	r1, r2, #1
   1fa74:	add	ip, ip, #1
   1fa78:	lsr	lr, r3, #1
   1fa7c:	orr	r1, r1, r3, lsl #31
   1fa80:	cmp	lr, #0
   1fa84:	mov	r3, lr
   1fa88:	cmpeq	r1, #1
   1fa8c:	mov	r2, r1
   1fa90:	bne	1fa70 <fputs@plt+0xe980>
   1fa94:	add	ip, ip, ip, lsl #3
   1fa98:	add	ip, r0, ip, lsl #3
   1fa9c:	ldr	r3, [ip, #24]
   1faa0:	ldr	sl, [ip, #52]	; 0x34
   1faa4:	ldr	r9, [r3, #8]
   1faa8:	cmp	r9, #0
   1faac:	beq	1fb20 <fputs@plt+0xea30>
   1fab0:	ldr	fp, [r9, #40]	; 0x28
   1fab4:	cmp	fp, #0
   1fab8:	beq	1fb14 <fputs@plt+0xea24>
   1fabc:	ldrh	r8, [r9, #50]	; 0x32
   1fac0:	cmp	r8, #0
   1fac4:	beq	1fb14 <fputs@plt+0xea24>
   1fac8:	ldr	r4, [r9, #4]
   1facc:	mov	r5, #0
   1fad0:	sub	r4, r4, #2
   1fad4:	add	r8, r4, r8, lsl #1
   1fad8:	ldrsh	r6, [r4, #2]!
   1fadc:	cmn	r6, #2
   1fae0:	bne	1fb08 <fputs@plt+0xea18>
   1fae4:	ldr	r3, [fp, #4]
   1fae8:	mov	r2, sl
   1faec:	mov	r0, r7
   1faf0:	ldr	r3, [r3, r5]
   1faf4:	subs	r1, r3, #0
   1faf8:	beq	1fb08 <fputs@plt+0xea18>
   1fafc:	bl	1f60c <fputs@plt+0xe51c>
   1fb00:	cmp	r0, #0
   1fb04:	beq	1fb48 <fputs@plt+0xea58>
   1fb08:	cmp	r8, r4
   1fb0c:	add	r5, r5, #20
   1fb10:	bne	1fad8 <fputs@plt+0xe9e8>
   1fb14:	ldr	r9, [r9, #20]
   1fb18:	cmp	r9, #0
   1fb1c:	bne	1fab0 <fputs@plt+0xe9c0>
   1fb20:	mov	r0, r9
   1fb24:	b	1fb2c <fputs@plt+0xea3c>
   1fb28:	mov	r0, #0
   1fb2c:	add	sp, sp, #4
   1fb30:	ldrd	r4, [sp]
   1fb34:	ldrd	r6, [sp, #8]
   1fb38:	ldrd	r8, [sp, #16]
   1fb3c:	ldrd	sl, [sp, #24]
   1fb40:	add	sp, sp, #32
   1fb44:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb48:	ldr	r3, [sp, #44]	; 0x2c
   1fb4c:	mov	r0, #1
   1fb50:	str	sl, [r3]
   1fb54:	ldr	r3, [sp, #48]	; 0x30
   1fb58:	str	r6, [r3]
   1fb5c:	b	1fb2c <fputs@plt+0xea3c>
   1fb60:	ldr	r2, [r7, #28]
   1fb64:	mov	r0, #1
   1fb68:	ldr	r1, [sp, #44]	; 0x2c
   1fb6c:	ldrsh	r3, [r7, #32]
   1fb70:	str	r2, [r1]
   1fb74:	ldr	r2, [sp, #48]	; 0x30
   1fb78:	str	r3, [r2]
   1fb7c:	b	1fb2c <fputs@plt+0xea3c>
   1fb80:	strd	r4, [sp, #-16]!
   1fb84:	mov	r5, r1
   1fb88:	ldr	r1, [pc, #584]	; 1fdd8 <fputs@plt+0xece8>
   1fb8c:	str	r6, [sp, #8]
   1fb90:	mov	r6, r0
   1fb94:	str	lr, [sp, #12]
   1fb98:	sub	sp, sp, #24
   1fb9c:	add	r3, sp, #8
   1fba0:	add	r2, sp, #4
   1fba4:	add	r1, pc, r1
   1fba8:	bl	1892c <fputs@plt+0x783c>
   1fbac:	cmp	r0, #2
   1fbb0:	bne	1fc70 <fputs@plt+0xeb80>
   1fbb4:	ldrb	r3, [r6, #5]
   1fbb8:	add	r4, r6, #5
   1fbbc:	cmp	r3, #58	; 0x3a
   1fbc0:	beq	1fd08 <fputs@plt+0xec18>
   1fbc4:	vldr	d7, [pc, #492]	; 1fdb8 <fputs@plt+0xecc8>
   1fbc8:	mov	r3, #0
   1fbcc:	str	r3, [sp, #12]
   1fbd0:	ldmib	sp, {r1, r3}
   1fbd4:	mov	r2, #0
   1fbd8:	mov	r0, #1
   1fbdc:	strb	r2, [r5, #42]	; 0x2a
   1fbe0:	ldr	r2, [pc, #500]	; 1fddc <fputs@plt+0xecec>
   1fbe4:	str	r1, [r5, #20]
   1fbe8:	str	r3, [r5, #24]
   1fbec:	vstr	d7, [r5, #32]
   1fbf0:	strb	r0, [r5, #41]	; 0x29
   1fbf4:	ldrb	r3, [r4]
   1fbf8:	add	r2, pc, r2
   1fbfc:	add	r3, r2, r3
   1fc00:	ldrb	r3, [r3, #64]	; 0x40
   1fc04:	tst	r3, #1
   1fc08:	beq	1fc20 <fputs@plt+0xeb30>
   1fc0c:	ldrb	r3, [r4, #1]!
   1fc10:	add	r3, r2, r3
   1fc14:	ldrb	r3, [r3, #64]	; 0x40
   1fc18:	tst	r3, #1
   1fc1c:	bne	1fc0c <fputs@plt+0xeb1c>
   1fc20:	mov	r3, #0
   1fc24:	str	r3, [r5, #28]
   1fc28:	ldrb	r0, [r4]
   1fc2c:	cmp	r0, #45	; 0x2d
   1fc30:	beq	1fd48 <fputs@plt+0xec58>
   1fc34:	cmp	r0, #43	; 0x2b
   1fc38:	beq	1fc88 <fputs@plt+0xeb98>
   1fc3c:	and	r3, r0, #223	; 0xdf
   1fc40:	cmp	r3, #90	; 0x5a
   1fc44:	addeq	r4, r4, #1
   1fc48:	beq	1fcc8 <fputs@plt+0xebd8>
   1fc4c:	adds	r0, r0, #0
   1fc50:	movne	r0, #1
   1fc54:	cmp	r0, #0
   1fc58:	bne	1fc70 <fputs@plt+0xeb80>
   1fc5c:	ldr	r3, [r5, #28]
   1fc60:	adds	r3, r3, #0
   1fc64:	movne	r3, #1
   1fc68:	strb	r3, [r5, #43]	; 0x2b
   1fc6c:	b	1fc74 <fputs@plt+0xeb84>
   1fc70:	mov	r0, #1
   1fc74:	add	sp, sp, #24
   1fc78:	ldrd	r4, [sp]
   1fc7c:	ldr	r6, [sp, #8]
   1fc80:	add	sp, sp, #12
   1fc84:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc88:	mov	r6, #1
   1fc8c:	ldr	r1, [pc, #332]	; 1fde0 <fputs@plt+0xecf0>
   1fc90:	add	r3, sp, #20
   1fc94:	add	r2, sp, #16
   1fc98:	add	r0, r4, #1
   1fc9c:	add	r1, pc, r1
   1fca0:	bl	1892c <fputs@plt+0x783c>
   1fca4:	cmp	r0, #2
   1fca8:	bne	1fc70 <fputs@plt+0xeb80>
   1fcac:	ldr	r3, [sp, #16]
   1fcb0:	add	r4, r4, #6
   1fcb4:	ldr	r2, [sp, #20]
   1fcb8:	rsb	r3, r3, r3, lsl #4
   1fcbc:	add	r3, r2, r3, lsl #2
   1fcc0:	mul	r6, r6, r3
   1fcc4:	str	r6, [r5, #28]
   1fcc8:	ldr	r2, [pc, #276]	; 1fde4 <fputs@plt+0xecf4>
   1fccc:	ldrb	r3, [r4]
   1fcd0:	add	r2, pc, r2
   1fcd4:	add	r3, r2, r3
   1fcd8:	ldrb	r3, [r3, #64]	; 0x40
   1fcdc:	tst	r3, #1
   1fce0:	beq	1fcf8 <fputs@plt+0xec08>
   1fce4:	ldrb	r3, [r4, #1]!
   1fce8:	add	r3, r2, r3
   1fcec:	ldrb	r3, [r3, #64]	; 0x40
   1fcf0:	tst	r3, #1
   1fcf4:	bne	1fce4 <fputs@plt+0xebf4>
   1fcf8:	mov	r3, #1
   1fcfc:	strb	r3, [r5, #44]	; 0x2c
   1fd00:	ldrb	r0, [r4]
   1fd04:	b	1fc4c <fputs@plt+0xeb5c>
   1fd08:	ldr	r1, [pc, #216]	; 1fde8 <fputs@plt+0xecf8>
   1fd0c:	add	r2, sp, #12
   1fd10:	add	r0, r6, #6
   1fd14:	add	r1, pc, r1
   1fd18:	bl	1892c <fputs@plt+0x783c>
   1fd1c:	cmp	r0, #1
   1fd20:	bne	1fc70 <fputs@plt+0xeb80>
   1fd24:	ldrb	r3, [r6, #8]
   1fd28:	add	r4, r6, #8
   1fd2c:	vldr	s15, [sp, #12]
   1fd30:	cmp	r3, #46	; 0x2e
   1fd34:	vcvt.f64.s32	d7, s15
   1fd38:	beq	1fd50 <fputs@plt+0xec60>
   1fd3c:	vldr	d6, [pc, #116]	; 1fdb8 <fputs@plt+0xecc8>
   1fd40:	vadd.f64	d7, d7, d6
   1fd44:	b	1fbd0 <fputs@plt+0xeae0>
   1fd48:	mvn	r6, #0
   1fd4c:	b	1fc8c <fputs@plt+0xeb9c>
   1fd50:	ldr	r1, [pc, #148]	; 1fdec <fputs@plt+0xecfc>
   1fd54:	ldrb	r3, [r6, #9]
   1fd58:	add	r1, pc, r1
   1fd5c:	add	r2, r1, r3
   1fd60:	ldrb	r2, [r2, #64]	; 0x40
   1fd64:	tst	r2, #4
   1fd68:	beq	1fd3c <fputs@plt+0xec4c>
   1fd6c:	vldr	d5, [pc, #76]	; 1fdc0 <fputs@plt+0xecd0>
   1fd70:	add	r4, r6, #9
   1fd74:	vldr	d4, [pc, #60]	; 1fdb8 <fputs@plt+0xecc8>
   1fd78:	vldr	d3, [pc, #72]	; 1fdc8 <fputs@plt+0xecd8>
   1fd7c:	vldr	d2, [pc, #76]	; 1fdd0 <fputs@plt+0xece0>
   1fd80:	vmov	s13, r3
   1fd84:	vmul.f64	d5, d5, d3
   1fd88:	ldrb	r3, [r4, #1]!
   1fd8c:	add	r2, r1, r3
   1fd90:	ldrb	r2, [r2, #64]	; 0x40
   1fd94:	vcvt.f64.s32	d6, s13
   1fd98:	tst	r2, #4
   1fd9c:	vmla.f64	d6, d4, d3
   1fda0:	vsub.f64	d4, d6, d2
   1fda4:	bne	1fd80 <fputs@plt+0xec90>
   1fda8:	vdiv.f64	d6, d4, d5
   1fdac:	vadd.f64	d7, d6, d7
   1fdb0:	b	1fbd0 <fputs@plt+0xeae0>
   1fdb4:	nop	{0}
	...
   1fdc4:	svccc	0x00f00000	; IMB
   1fdc8:	andeq	r0, r0, r0
   1fdcc:	eormi	r0, r4, r0
   1fdd0:	andeq	r0, r0, r0
   1fdd4:	submi	r0, r8, r0
   1fdd8:	andeq	r8, r7, r4, ror lr
   1fddc:	strdeq	r5, [r7], -r0
   1fde0:	andeq	r8, r7, r4, lsl #27
   1fde4:	andeq	r5, r7, r8, lsl lr
   1fde8:	andeq	r8, r7, r0, lsl sp
   1fdec:	muleq	r7, r0, sp
   1fdf0:	ldrb	r3, [r0, #16]
   1fdf4:	cmp	r3, r1
   1fdf8:	beq	1fe50 <fputs@plt+0xed60>
   1fdfc:	cmp	r1, #1
   1fe00:	moveq	r3, #0
   1fe04:	strbeq	r1, [r0, #16]
   1fe08:	beq	1fe54 <fputs@plt+0xed64>
   1fe0c:	ldr	r3, [pc, #112]	; 1fe84 <fputs@plt+0xed94>
   1fe10:	str	r4, [sp, #-8]!
   1fe14:	mov	r4, r0
   1fe18:	ldr	r0, [r0, #24]
   1fe1c:	add	r3, pc, r3
   1fe20:	ldr	r3, [r3, #232]	; 0xe8
   1fe24:	str	lr, [sp, #4]
   1fe28:	blx	r3
   1fe2c:	cmp	r0, #0
   1fe30:	movge	r2, #0
   1fe34:	movge	r3, r2
   1fe38:	strbge	r2, [r4, #16]
   1fe3c:	blt	1fe5c <fputs@plt+0xed6c>
   1fe40:	ldr	r4, [sp]
   1fe44:	add	sp, sp, #4
   1fe48:	mov	r0, r3
   1fe4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe50:	mov	r3, #0
   1fe54:	mov	r0, r3
   1fe58:	bx	lr
   1fe5c:	bl	110e4 <__errno_location@plt>
   1fe60:	ldr	r2, [r0]
   1fe64:	cmp	r2, #2
   1fe68:	moveq	r3, #0
   1fe6c:	movwne	r3, #2058	; 0x80a
   1fe70:	strne	r2, [r4, #20]
   1fe74:	mov	r0, r3
   1fe78:	ldr	r4, [sp]
   1fe7c:	add	sp, sp, #4
   1fe80:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe84:	andeq	pc, r8, ip, lsr #9
   1fe88:	ldr	r3, [pc, #116]	; 1ff04 <fputs@plt+0xee14>
   1fe8c:	strd	r4, [sp, #-12]!
   1fe90:	mov	r4, r0
   1fe94:	mov	r5, r1
   1fe98:	ldr	r0, [r0, #12]
   1fe9c:	add	r3, pc, r3
   1fea0:	ldr	r3, [r3, #64]	; 0x40
   1fea4:	str	lr, [sp, #8]
   1fea8:	sub	sp, sp, #108	; 0x6c
   1feac:	mov	r1, sp
   1feb0:	blx	r3
   1feb4:	cmp	r0, #0
   1feb8:	bne	1fee4 <fputs@plt+0xedf4>
   1febc:	ldrd	r2, [sp, #48]	; 0x30
   1fec0:	cmp	r3, #0
   1fec4:	cmpeq	r2, #1
   1fec8:	moveq	r2, #0
   1fecc:	moveq	r3, #0
   1fed0:	strd	r2, [r5]
   1fed4:	add	sp, sp, #108	; 0x6c
   1fed8:	ldrd	r4, [sp]
   1fedc:	add	sp, sp, #8
   1fee0:	pop	{pc}		; (ldr pc, [sp], #4)
   1fee4:	bl	110e4 <__errno_location@plt>
   1fee8:	ldr	r3, [r0]
   1feec:	movw	r0, #1802	; 0x70a
   1fef0:	str	r3, [r4, #20]
   1fef4:	add	sp, sp, #108	; 0x6c
   1fef8:	ldrd	r4, [sp]
   1fefc:	add	sp, sp, #8
   1ff00:	pop	{pc}		; (ldr pc, [sp], #4)
   1ff04:	andeq	pc, r8, ip, lsr #8
   1ff08:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1ff0c:	mov	r4, r0
   1ff10:	strd	r6, [sp, #8]
   1ff14:	mov	r6, r2
   1ff18:	mov	r7, r3
   1ff1c:	strd	r8, [sp, #16]
   1ff20:	mov	r8, #0
   1ff24:	str	sl, [sp, #24]
   1ff28:	str	lr, [sp, #28]
   1ff2c:	sub	sp, sp, #8
   1ff30:	ldr	r9, [pc, #140]	; 1ffc4 <fputs@plt+0xeed4>
   1ff34:	ldr	r5, [sp, #44]	; 0x2c
   1ff38:	add	r9, pc, r9
   1ff3c:	ubfx	r5, r5, #0, #17
   1ff40:	b	1ff64 <fputs@plt+0xee74>
   1ff44:	ldr	r3, [r9, #136]	; 0x88
   1ff48:	blx	r3
   1ff4c:	subs	sl, r0, #0
   1ff50:	bge	1ffa4 <fputs@plt+0xeeb4>
   1ff54:	bl	110e4 <__errno_location@plt>
   1ff58:	ldr	r3, [r0]
   1ff5c:	cmp	r3, #4
   1ff60:	bne	1ff9c <fputs@plt+0xeeac>
   1ff64:	mov	r2, r6
   1ff68:	mov	r3, r7
   1ff6c:	str	r8, [sp]
   1ff70:	mov	r0, r4
   1ff74:	bl	10fe8 <lseek64@plt>
   1ff78:	cmp	r0, #0
   1ff7c:	mov	r2, r5
   1ff80:	sbcs	r3, r1, #0
   1ff84:	mov	r0, r4
   1ff88:	ldr	r1, [sp, #40]	; 0x28
   1ff8c:	bge	1ff44 <fputs@plt+0xee54>
   1ff90:	bl	110e4 <__errno_location@plt>
   1ff94:	ldr	r3, [r0]
   1ff98:	mvn	sl, #0
   1ff9c:	ldr	r2, [sp, #48]	; 0x30
   1ffa0:	str	r3, [r2]
   1ffa4:	mov	r0, sl
   1ffa8:	add	sp, sp, #8
   1ffac:	ldrd	r4, [sp]
   1ffb0:	ldrd	r6, [sp, #8]
   1ffb4:	ldrd	r8, [sp, #16]
   1ffb8:	ldr	sl, [sp, #24]
   1ffbc:	add	sp, sp, #28
   1ffc0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ffc4:	muleq	r8, r0, r3
   1ffc8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1ffcc:	mov	r5, r1
   1ffd0:	mov	r4, r2
   1ffd4:	strd	r6, [sp, #8]
   1ffd8:	strd	r8, [sp, #16]
   1ffdc:	mov	r8, r0
   1ffe0:	add	r9, r0, #20
   1ffe4:	str	lr, [sp, #24]
   1ffe8:	sub	sp, sp, #20
   1ffec:	ldrd	r6, [sp, #48]	; 0x30
   1fff0:	b	20004 <fputs@plt+0xef14>
   1fff4:	cmp	r0, #0
   1fff8:	ble	20048 <fputs@plt+0xef58>
   1fffc:	adds	r6, r6, r0
   20000:	adc	r7, r7, r0, asr #31
   20004:	mov	r2, r6
   20008:	mov	r3, r7
   2000c:	str	r5, [sp]
   20010:	stmib	sp, {r4, r9}
   20014:	ldr	r0, [r8, #12]
   20018:	bl	1ff08 <fputs@plt+0xee18>
   2001c:	cmp	r4, r0
   20020:	add	r5, r5, r0
   20024:	sub	r4, r4, r0
   20028:	bgt	1fff4 <fputs@plt+0xef04>
   2002c:	mov	r0, #0
   20030:	add	sp, sp, #20
   20034:	ldrd	r4, [sp]
   20038:	ldrd	r6, [sp, #8]
   2003c:	ldrd	r8, [sp, #16]
   20040:	add	sp, sp, #24
   20044:	pop	{pc}		; (ldr pc, [sp], #4)
   20048:	beq	2005c <fputs@plt+0xef6c>
   2004c:	ldr	r3, [r8, #20]
   20050:	cmp	r3, #28
   20054:	movwne	r0, #778	; 0x30a
   20058:	bne	20030 <fputs@plt+0xef40>
   2005c:	mov	r3, #0
   20060:	mov	r0, #13
   20064:	str	r3, [r8, #20]
   20068:	b	20030 <fputs@plt+0xef40>
   2006c:	strd	r4, [sp, #-16]!
   20070:	mov	r4, r0
   20074:	mov	r5, r1
   20078:	str	r6, [sp, #8]
   2007c:	str	lr, [sp, #12]
   20080:	ldrb	r3, [r0, #16]
   20084:	ldr	r0, [r0, #24]
   20088:	cmp	r3, #0
   2008c:	bne	20100 <fputs@plt+0xf010>
   20090:	ldr	r3, [pc, #188]	; 20154 <fputs@plt+0xf064>
   20094:	movw	r1, #511	; 0x1ff
   20098:	add	r3, pc, r3
   2009c:	ldr	r3, [r3, #220]	; 0xdc
   200a0:	blx	r3
   200a4:	cmp	r0, #0
   200a8:	strbge	r5, [r4, #16]
   200ac:	blt	200c0 <fputs@plt+0xefd0>
   200b0:	ldrd	r4, [sp]
   200b4:	ldr	r6, [sp, #8]
   200b8:	add	sp, sp, #12
   200bc:	pop	{pc}		; (ldr pc, [sp], #4)
   200c0:	bl	110e4 <__errno_location@plt>
   200c4:	ldr	r3, [r0]
   200c8:	cmp	r3, #17
   200cc:	beq	20120 <fputs@plt+0xf030>
   200d0:	cmp	r3, #13
   200d4:	beq	20120 <fputs@plt+0xf030>
   200d8:	bgt	20134 <fputs@plt+0xf044>
   200dc:	cmp	r3, #4
   200e0:	beq	20120 <fputs@plt+0xf030>
   200e4:	cmp	r3, #11
   200e8:	beq	20120 <fputs@plt+0xf030>
   200ec:	cmp	r3, #1
   200f0:	movw	r0, #3850	; 0xf0a
   200f4:	moveq	r0, #3
   200f8:	str	r3, [r4, #20]
   200fc:	b	200b0 <fputs@plt+0xefc0>
   20100:	mov	r1, #0
   20104:	strb	r5, [r4, #16]
   20108:	bl	11090 <utimes@plt>
   2010c:	ldrd	r4, [sp]
   20110:	mov	r0, #0
   20114:	ldr	r6, [sp, #8]
   20118:	add	sp, sp, #12
   2011c:	pop	{pc}		; (ldr pc, [sp], #4)
   20120:	ldrd	r4, [sp]
   20124:	mov	r0, #5
   20128:	ldr	r6, [sp, #8]
   2012c:	add	sp, sp, #12
   20130:	pop	{pc}		; (ldr pc, [sp], #4)
   20134:	cmp	r3, #37	; 0x25
   20138:	beq	20120 <fputs@plt+0xf030>
   2013c:	cmp	r3, #110	; 0x6e
   20140:	beq	20120 <fputs@plt+0xf030>
   20144:	cmp	r3, #16
   20148:	beq	20120 <fputs@plt+0xf030>
   2014c:	movw	r0, #3850	; 0xf0a
   20150:	b	200f8 <fputs@plt+0xf008>
   20154:	andeq	pc, r8, r0, lsr r2	; <UNPREDICTABLE>
   20158:	cmp	r0, r2
   2015c:	strd	r4, [sp, #-16]!
   20160:	mov	r4, r2
   20164:	mov	r5, r0
   20168:	movge	r2, r4
   2016c:	str	r6, [sp, #8]
   20170:	movlt	r2, r5
   20174:	mov	r0, r1
   20178:	str	lr, [sp, #12]
   2017c:	mov	r1, r3
   20180:	bl	10e20 <memcmp@plt>
   20184:	cmp	r0, #0
   20188:	ldr	r6, [sp, #8]
   2018c:	subeq	r0, r5, r4
   20190:	ldrd	r4, [sp]
   20194:	add	sp, sp, #12
   20198:	pop	{pc}		; (ldr pc, [sp], #4)
   2019c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   201a0:	rev	r2, r2
   201a4:	rev	r1, r1
   201a8:	strd	r6, [sp, #8]
   201ac:	str	r8, [sp, #16]
   201b0:	str	lr, [sp, #20]
   201b4:	sub	sp, sp, #8
   201b8:	ldr	r4, [sp, #32]
   201bc:	stm	r4, {r1, r2}
   201c0:	add	ip, r4, #8
   201c4:	ldr	r2, [r0, #104]	; 0x68
   201c8:	cmp	r2, #0
   201cc:	bne	20258 <fputs@plt+0xf168>
   201d0:	mov	r5, r0
   201d4:	add	r8, r0, #76	; 0x4c
   201d8:	ldr	lr, [r0, #84]!	; 0x54
   201dc:	mov	r7, r3
   201e0:	mov	r2, #8
   201e4:	str	r8, [sp]
   201e8:	mov	r3, r8
   201ec:	mov	r1, r4
   201f0:	ldr	r0, [r0, #4]
   201f4:	str	lr, [r4, #8]
   201f8:	str	r0, [ip, #4]
   201fc:	ldrb	r6, [r5, #65]	; 0x41
   20200:	clz	r6, r6
   20204:	lsr	r6, r6, #5
   20208:	mov	r0, r6
   2020c:	bl	15564 <fputs@plt+0x4474>
   20210:	mov	r3, r8
   20214:	mov	r0, r6
   20218:	str	r8, [sp]
   2021c:	mov	r1, r7
   20220:	ldr	r2, [r5, #36]	; 0x24
   20224:	bl	15564 <fputs@plt+0x4474>
   20228:	ldr	r3, [r5, #76]	; 0x4c
   2022c:	rev	r3, r3
   20230:	str	r3, [r4, #16]
   20234:	ldr	r3, [r5, #80]	; 0x50
   20238:	rev	r3, r3
   2023c:	str	r3, [r4, #20]
   20240:	add	sp, sp, #8
   20244:	ldrd	r4, [sp]
   20248:	ldrd	r6, [sp, #8]
   2024c:	ldr	r8, [sp, #16]
   20250:	add	sp, sp, #20
   20254:	pop	{pc}		; (ldr pc, [sp], #4)
   20258:	mov	r3, #0
   2025c:	str	r3, [r4, #8]
   20260:	str	r3, [ip, #4]
   20264:	str	r3, [ip, #8]
   20268:	str	r3, [ip, #12]
   2026c:	b	20240 <fputs@plt+0xf150>
   20270:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20274:	strd	r6, [sp, #8]
   20278:	mov	r6, r0
   2027c:	str	r8, [sp, #16]
   20280:	mov	r8, r1
   20284:	mov	r1, r2
   20288:	str	lr, [sp, #20]
   2028c:	sub	sp, sp, #32
   20290:	mov	r2, r3
   20294:	ldr	r5, [sp, #56]	; 0x38
   20298:	add	r4, sp, #8
   2029c:	mov	r3, r8
   202a0:	ldr	r7, [sp, #60]	; 0x3c
   202a4:	str	r4, [sp]
   202a8:	ldr	r0, [r0]
   202ac:	bl	2019c <fputs@plt+0xf0ac>
   202b0:	mov	r1, r4
   202b4:	mov	r0, r6
   202b8:	mov	r2, #24
   202bc:	stm	sp, {r5, r7}
   202c0:	bl	15630 <fputs@plt+0x4540>
   202c4:	cmp	r0, #0
   202c8:	bne	202e8 <fputs@plt+0xf1f8>
   202cc:	adds	r5, r5, #24
   202d0:	mov	r1, r8
   202d4:	ldr	r2, [r6, #20]
   202d8:	adc	r7, r7, #0
   202dc:	mov	r0, r6
   202e0:	stm	sp, {r5, r7}
   202e4:	bl	15630 <fputs@plt+0x4540>
   202e8:	add	sp, sp, #32
   202ec:	ldrd	r4, [sp]
   202f0:	ldrd	r6, [sp, #8]
   202f4:	ldr	r8, [sp, #16]
   202f8:	add	sp, sp, #20
   202fc:	pop	{pc}		; (ldr pc, [sp], #4)
   20300:	strd	r4, [sp, #-32]!	; 0xffffffe0
   20304:	strd	r6, [sp, #8]
   20308:	strd	r8, [sp, #16]
   2030c:	ldrsh	r9, [r0, #70]	; 0x46
   20310:	str	sl, [sp, #24]
   20314:	str	lr, [sp, #28]
   20318:	cmp	r9, #0
   2031c:	ble	2036c <fputs@plt+0xf27c>
   20320:	ldr	r6, [r0, #64]	; 0x40
   20324:	mov	r7, r2
   20328:	mov	r8, r1
   2032c:	mov	r5, #0
   20330:	sub	r6, r6, #4
   20334:	ldr	r4, [r6, #4]!
   20338:	mov	r2, r7
   2033c:	mov	r1, r8
   20340:	subs	r0, r4, #0
   20344:	beq	20360 <fputs@plt+0xf270>
   20348:	bl	11078 <strncmp@plt>
   2034c:	cmp	r0, #0
   20350:	bne	20360 <fputs@plt+0xf270>
   20354:	ldrb	r3, [r4, r7]
   20358:	cmp	r3, #0
   2035c:	beq	20388 <fputs@plt+0xf298>
   20360:	add	r5, r5, #1
   20364:	cmp	r5, r9
   20368:	bne	20334 <fputs@plt+0xf244>
   2036c:	mov	r0, #0
   20370:	ldrd	r4, [sp]
   20374:	ldrd	r6, [sp, #8]
   20378:	ldrd	r8, [sp, #16]
   2037c:	ldr	sl, [sp, #24]
   20380:	add	sp, sp, #28
   20384:	pop	{pc}		; (ldr pc, [sp], #4)
   20388:	add	r0, r5, #1
   2038c:	b	20370 <fputs@plt+0xf280>
   20390:	ldr	r3, [r0, #68]	; 0x44
   20394:	bic	r3, r3, #-16777216	; 0xff000000
   20398:	bic	r3, r3, #255	; 0xff
   2039c:	cmp	r3, #0
   203a0:	bne	203a8 <fputs@plt+0xf2b8>
   203a4:	b	1a178 <fputs@plt+0x9088>
   203a8:	bx	lr
   203ac:	strd	r4, [sp, #-32]!	; 0xffffffe0
   203b0:	ldrh	r4, [r0, #8]
   203b4:	strd	r6, [sp, #8]
   203b8:	strd	r8, [sp, #16]
   203bc:	str	sl, [sp, #24]
   203c0:	str	lr, [sp, #28]
   203c4:	tst	r4, #4
   203c8:	vpush	{d8}
   203cc:	bne	20450 <fputs@plt+0xf360>
   203d0:	tst	r4, #8
   203d4:	beq	2046c <fputs@plt+0xf37c>
   203d8:	vldr	d7, [pc, #184]	; 20498 <fputs@plt+0xf3a8>
   203dc:	mov	r5, r0
   203e0:	vldr	d8, [r0]
   203e4:	vcmpe.f64	d8, d7
   203e8:	vmrs	APSR_nzcv, fpscr
   203ec:	bls	20450 <fputs@plt+0xf360>
   203f0:	vldr	d7, [pc, #168]	; 204a0 <fputs@plt+0xf3b0>
   203f4:	vcmpe.f64	d8, d7
   203f8:	vmrs	APSR_nzcv, fpscr
   203fc:	bge	20450 <fputs@plt+0xf360>
   20400:	vmov	r0, r1, d8
   20404:	bl	93b60 <fputs@plt+0x82a70>
   20408:	mov	r8, r0
   2040c:	mov	r9, r1
   20410:	bl	939e0 <fputs@plt+0x828f0>
   20414:	vmov	d7, r0, r1
   20418:	vcmp.f64	d8, d7
   2041c:	vmrs	APSR_nzcv, fpscr
   20420:	bne	20450 <fputs@plt+0xf360>
   20424:	subs	r6, r8, #1
   20428:	mvn	r3, #0
   2042c:	sbc	r7, r9, #-2147483648	; 0x80000000
   20430:	mvn	r2, #2
   20434:	cmp	r7, r3
   20438:	cmpeq	r6, r2
   2043c:	bhi	20450 <fputs@plt+0xf360>
   20440:	and	r4, r4, #15872	; 0x3e00
   20444:	strd	r8, [r5]
   20448:	orr	r4, r4, #4
   2044c:	strh	r4, [r5, #8]
   20450:	vpop	{d8}
   20454:	ldrd	r4, [sp]
   20458:	ldrd	r6, [sp, #8]
   2045c:	ldrd	r8, [sp, #16]
   20460:	ldr	sl, [sp, #24]
   20464:	add	sp, sp, #28
   20468:	pop	{pc}		; (ldr pc, [sp], #4)
   2046c:	tst	r4, #2
   20470:	beq	20450 <fputs@plt+0xf360>
   20474:	vpop	{d8}
   20478:	mov	r1, #1
   2047c:	ldrd	r4, [sp]
   20480:	ldrd	r6, [sp, #8]
   20484:	ldrd	r8, [sp, #16]
   20488:	ldr	sl, [sp, #24]
   2048c:	ldr	lr, [sp, #28]
   20490:	add	sp, sp, #32
   20494:	b	15d90 <fputs@plt+0x4ca0>
   20498:	andeq	r0, r0, r0
   2049c:	mvngt	r0, #0
   204a0:	andeq	r0, r0, r0
   204a4:	mvnmi	r0, #0
   204a8:	mov	r0, #0
   204ac:	bx	lr
   204b0:	mov	r0, #0
   204b4:	bx	lr
   204b8:	mov	r0, #0
   204bc:	bx	lr
   204c0:	bx	lr
   204c4:	mov	ip, #0
   204c8:	add	r3, r0, #124	; 0x7c
   204cc:	add	r1, r0, #324	; 0x144
   204d0:	ldr	r2, [r3, #12]
   204d4:	cmp	r2, #0
   204d8:	beq	20544 <fputs@plt+0xf454>
   204dc:	ldrb	r2, [r3, #6]
   204e0:	cmp	r2, #0
   204e4:	beq	20540 <fputs@plt+0xf450>
   204e8:	str	r4, [sp, #-8]!
   204ec:	str	lr, [sp, #4]
   204f0:	ldrb	r2, [r0, #19]
   204f4:	cmp	r2, #7
   204f8:	add	r4, r2, #1
   204fc:	add	lr, r0, r2, lsl #2
   20500:	bhi	20510 <fputs@plt+0xf420>
   20504:	strb	r4, [r0, #19]
   20508:	ldr	r2, [r3, #12]
   2050c:	str	r2, [lr, #28]
   20510:	strb	ip, [r3, #6]
   20514:	str	ip, [r3, #12]
   20518:	add	r3, r3, #20
   2051c:	cmp	r1, r3
   20520:	beq	20554 <fputs@plt+0xf464>
   20524:	ldr	r2, [r3, #12]
   20528:	cmp	r2, #0
   2052c:	beq	20518 <fputs@plt+0xf428>
   20530:	ldrb	r2, [r3, #6]
   20534:	cmp	r2, #0
   20538:	beq	20514 <fputs@plt+0xf424>
   2053c:	b	204f0 <fputs@plt+0xf400>
   20540:	str	ip, [r3, #12]
   20544:	add	r3, r3, #20
   20548:	cmp	r1, r3
   2054c:	bne	204d0 <fputs@plt+0xf3e0>
   20550:	bx	lr
   20554:	ldr	r4, [sp]
   20558:	add	sp, sp, #4
   2055c:	pop	{pc}		; (ldr pc, [sp], #4)
   20560:	add	r2, r1, r2
   20564:	add	r3, r0, #124	; 0x7c
   20568:	strd	r4, [sp, #-16]!
   2056c:	add	r4, r0, #324	; 0x144
   20570:	mov	r5, #0
   20574:	str	r6, [sp, #8]
   20578:	str	lr, [sp, #12]
   2057c:	ldr	ip, [r3, #12]
   20580:	cmp	r1, ip
   20584:	movle	lr, #1
   20588:	movgt	lr, #0
   2058c:	cmp	r2, ip
   20590:	movle	lr, #0
   20594:	cmp	lr, #0
   20598:	beq	205d0 <fputs@plt+0xf4e0>
   2059c:	ldrb	ip, [r3, #6]
   205a0:	cmp	ip, #0
   205a4:	beq	205cc <fputs@plt+0xf4dc>
   205a8:	ldrb	ip, [r0, #19]
   205ac:	cmp	ip, #7
   205b0:	add	r6, ip, #1
   205b4:	add	lr, r0, ip, lsl #2
   205b8:	bhi	205c8 <fputs@plt+0xf4d8>
   205bc:	strb	r6, [r0, #19]
   205c0:	ldr	ip, [r3, #12]
   205c4:	str	ip, [lr, #28]
   205c8:	strb	r5, [r3, #6]
   205cc:	str	r5, [r3, #12]
   205d0:	add	r3, r3, #20
   205d4:	cmp	r3, r4
   205d8:	bne	2057c <fputs@plt+0xf48c>
   205dc:	ldrd	r4, [sp]
   205e0:	ldr	r6, [sp, #8]
   205e4:	add	sp, sp, #12
   205e8:	pop	{pc}		; (ldr pc, [sp], #4)
   205ec:	tst	r1, #1
   205f0:	str	r4, [sp, #-8]!
   205f4:	moveq	r4, #48	; 0x30
   205f8:	str	lr, [sp, #4]
   205fc:	beq	20610 <fputs@plt+0xf520>
   20600:	ldr	r3, [r0, #12]
   20604:	cmp	r3, #0
   20608:	movne	r4, #28
   2060c:	beq	2064c <fputs@plt+0xf55c>
   20610:	ldr	r3, [r0, #4]
   20614:	tst	r3, #1024	; 0x400
   20618:	bne	20638 <fputs@plt+0xf548>
   2061c:	ldr	r0, [r0, #8]
   20620:	cmp	r0, #0
   20624:	beq	20638 <fputs@plt+0xf548>
   20628:	bl	10f34 <strlen@plt>
   2062c:	bic	r0, r0, #-1073741824	; 0xc0000000
   20630:	add	r0, r0, #1
   20634:	add	r4, r4, r0
   20638:	add	r0, r4, #7
   2063c:	ldr	r4, [sp]
   20640:	add	sp, sp, #4
   20644:	bic	r0, r0, #7
   20648:	pop	{pc}		; (ldr pc, [sp], #4)
   2064c:	ldr	r3, [r0, #20]
   20650:	cmp	r3, #0
   20654:	movne	r4, #28
   20658:	moveq	r4, #12
   2065c:	b	20610 <fputs@plt+0xf520>
   20660:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20664:	subs	r4, r0, #0
   20668:	strd	r6, [sp, #8]
   2066c:	str	r8, [sp, #16]
   20670:	str	lr, [sp, #20]
   20674:	beq	206dc <fputs@plt+0xf5ec>
   20678:	mov	r7, r1
   2067c:	and	r8, r1, #1
   20680:	mov	r6, #0
   20684:	mov	r1, r7
   20688:	mov	r0, r4
   2068c:	bl	205ec <fputs@plt+0xf4fc>
   20690:	cmp	r8, #0
   20694:	mov	r5, r0
   20698:	mov	r1, r7
   2069c:	beq	206d4 <fputs@plt+0xf5e4>
   206a0:	ldr	r0, [r4, #12]
   206a4:	bl	20660 <fputs@plt+0xf570>
   206a8:	ldr	r4, [r4, #16]
   206ac:	add	r0, r0, r5
   206b0:	add	r6, r6, r0
   206b4:	cmp	r4, #0
   206b8:	bne	20684 <fputs@plt+0xf594>
   206bc:	mov	r0, r6
   206c0:	ldrd	r4, [sp]
   206c4:	ldrd	r6, [sp, #8]
   206c8:	ldr	r8, [sp, #16]
   206cc:	add	sp, sp, #20
   206d0:	pop	{pc}		; (ldr pc, [sp], #4)
   206d4:	add	r6, r6, r0
   206d8:	b	206bc <fputs@plt+0xf5cc>
   206dc:	mov	r6, r4
   206e0:	b	206bc <fputs@plt+0xf5cc>
   206e4:	strd	r4, [sp, #-12]!
   206e8:	mov	r4, r0
   206ec:	ldr	r0, [r0, #28]
   206f0:	str	lr, [sp, #8]
   206f4:	sub	sp, sp, #12
   206f8:	bl	19898 <fputs@plt+0x87a8>
   206fc:	ldr	r0, [r4, #36]	; 0x24
   20700:	bl	19898 <fputs@plt+0x87a8>
   20704:	ldr	r1, [r4, #44]	; 0x2c
   20708:	cmp	r1, #0
   2070c:	beq	2072c <fputs@plt+0xf63c>
   20710:	ldr	r0, [r4, #24]
   20714:	mov	r2, #0
   20718:	mov	r3, #0
   2071c:	ldr	ip, [r0]
   20720:	str	r1, [sp]
   20724:	ldr	r1, [ip, #72]	; 0x48
   20728:	blx	r1
   2072c:	ldr	r5, [r4, #48]	; 0x30
   20730:	cmp	r5, #0
   20734:	beq	20748 <fputs@plt+0xf658>
   20738:	ldr	r0, [r5, #4]
   2073c:	bl	20768 <fputs@plt+0xf678>
   20740:	mov	r0, r5
   20744:	bl	19898 <fputs@plt+0x87a8>
   20748:	mov	r0, r4
   2074c:	mov	r2, #56	; 0x38
   20750:	mov	r1, #0
   20754:	add	sp, sp, #12
   20758:	ldrd	r4, [sp]
   2075c:	ldr	lr, [sp, #8]
   20760:	add	sp, sp, #12
   20764:	b	10ebc <memset@plt>
   20768:	strd	r4, [sp, #-16]!
   2076c:	str	r6, [sp, #8]
   20770:	subs	r6, r0, #0
   20774:	str	lr, [sp, #12]
   20778:	beq	207b0 <fputs@plt+0xf6c0>
   2077c:	ldr	r3, [r6]
   20780:	cmp	r3, #0
   20784:	ble	207b0 <fputs@plt+0xf6c0>
   20788:	mov	r4, #0
   2078c:	mov	r5, r4
   20790:	ldr	r0, [r6, #12]
   20794:	add	r5, r5, #1
   20798:	add	r0, r0, r4
   2079c:	add	r4, r4, #56	; 0x38
   207a0:	bl	206e4 <fputs@plt+0xf5f4>
   207a4:	ldr	r3, [r6]
   207a8:	cmp	r3, r5
   207ac:	bgt	20790 <fputs@plt+0xf6a0>
   207b0:	mov	r0, r6
   207b4:	ldrd	r4, [sp]
   207b8:	ldr	r6, [sp, #8]
   207bc:	ldr	lr, [sp, #12]
   207c0:	add	sp, sp, #16
   207c4:	b	19898 <fputs@plt+0x87a8>
   207c8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   207cc:	mov	r5, r1
   207d0:	strd	r6, [sp, #8]
   207d4:	mov	r6, #0
   207d8:	str	r8, [sp, #16]
   207dc:	mov	r8, r0
   207e0:	ldr	r0, [r1, #20]
   207e4:	str	lr, [sp, #20]
   207e8:	bl	20768 <fputs@plt+0xf678>
   207ec:	ldrb	r3, [r5, #59]	; 0x3b
   207f0:	str	r6, [r5, #20]
   207f4:	cmp	r3, r6
   207f8:	beq	20874 <fputs@plt+0xf784>
   207fc:	add	r4, r5, #64	; 0x40
   20800:	mov	r0, r8
   20804:	ldr	r1, [r4, #12]
   20808:	bl	19bf4 <fputs@plt+0x8b04>
   2080c:	ldr	r1, [r4, #16]
   20810:	cmp	r1, #0
   20814:	beq	2082c <fputs@plt+0xf73c>
   20818:	ldr	r7, [r1, #4]
   2081c:	mov	r0, #0
   20820:	bl	19bf4 <fputs@plt+0x8b04>
   20824:	subs	r1, r7, #0
   20828:	bne	20818 <fputs@plt+0xf728>
   2082c:	ldr	r0, [r4, #40]	; 0x28
   20830:	cmp	r0, #0
   20834:	beq	2083c <fputs@plt+0xf74c>
   20838:	bl	1991c <fputs@plt+0x882c>
   2083c:	ldr	r0, [r4, #56]	; 0x38
   20840:	cmp	r0, #0
   20844:	beq	2084c <fputs@plt+0xf75c>
   20848:	bl	1991c <fputs@plt+0x882c>
   2084c:	mov	r0, r4
   20850:	mov	r2, #72	; 0x48
   20854:	mov	r1, #0
   20858:	add	r6, r6, #1
   2085c:	bl	10ebc <memset@plt>
   20860:	str	r5, [r4, #8]
   20864:	add	r4, r4, #72	; 0x48
   20868:	ldrb	r3, [r5, #59]	; 0x3b
   2086c:	cmp	r3, r6
   20870:	bgt	20800 <fputs@plt+0xf710>
   20874:	ldr	r3, [r5, #40]	; 0x28
   20878:	cmp	r3, #0
   2087c:	beq	208bc <fputs@plt+0xf7cc>
   20880:	mov	r4, #0
   20884:	mov	r0, r8
   20888:	ldr	r1, [r5, #32]
   2088c:	str	r4, [r5, #8]
   20890:	str	r4, [r5, #36]	; 0x24
   20894:	str	r4, [r5, #44]	; 0x2c
   20898:	str	r4, [r5, #48]	; 0x30
   2089c:	strb	r4, [r5, #56]	; 0x38
   208a0:	bl	19bf4 <fputs@plt+0x8b04>
   208a4:	ldrd	r6, [sp, #8]
   208a8:	ldr	r8, [sp, #16]
   208ac:	str	r4, [r5, #32]
   208b0:	ldrd	r4, [sp]
   208b4:	add	sp, sp, #20
   208b8:	pop	{pc}		; (ldr pc, [sp], #4)
   208bc:	ldr	r1, [r5, #36]	; 0x24
   208c0:	cmp	r1, #0
   208c4:	beq	20880 <fputs@plt+0xf790>
   208c8:	ldr	r4, [r1, #4]
   208cc:	mov	r0, #0
   208d0:	bl	19bf4 <fputs@plt+0x8b04>
   208d4:	subs	r1, r4, #0
   208d8:	bne	208c8 <fputs@plt+0xf7d8>
   208dc:	b	20880 <fputs@plt+0xf790>
   208e0:	ldrh	r3, [r0, #8]
   208e4:	strd	r4, [sp, #-16]!
   208e8:	mov	r4, r0
   208ec:	str	r6, [sp, #8]
   208f0:	str	lr, [sp, #12]
   208f4:	tst	r3, #8192	; 0x2000
   208f8:	bne	20950 <fputs@plt+0xf860>
   208fc:	tst	r3, #1024	; 0x400
   20900:	beq	20928 <fputs@plt+0xf838>
   20904:	ldr	r0, [r4, #16]
   20908:	ldr	r3, [r4, #36]	; 0x24
   2090c:	blx	r3
   20910:	mov	r3, #1
   20914:	ldr	r6, [sp, #8]
   20918:	strh	r3, [r4, #8]
   2091c:	ldrd	r4, [sp]
   20920:	add	sp, sp, #12
   20924:	pop	{pc}		; (ldr pc, [sp], #4)
   20928:	tst	r3, #32
   2092c:	bne	20960 <fputs@plt+0xf870>
   20930:	tst	r3, #64	; 0x40
   20934:	beq	20910 <fputs@plt+0xf820>
   20938:	ldr	r3, [r4]
   2093c:	ldr	r2, [r3]
   20940:	ldr	r1, [r2, #180]	; 0xb4
   20944:	str	r1, [r3, #4]
   20948:	str	r3, [r2, #180]	; 0xb4
   2094c:	b	20910 <fputs@plt+0xf820>
   20950:	ldr	r1, [r0]
   20954:	bl	1a068 <fputs@plt+0x8f78>
   20958:	ldrh	r3, [r4, #8]
   2095c:	b	208fc <fputs@plt+0xf80c>
   20960:	ldr	r6, [r4]
   20964:	ldr	r1, [r6]
   20968:	cmp	r1, #0
   2096c:	beq	20984 <fputs@plt+0xf894>
   20970:	ldr	r5, [r1]
   20974:	ldr	r0, [r6, #4]
   20978:	bl	19bf4 <fputs@plt+0x8b04>
   2097c:	subs	r1, r5, #0
   20980:	bne	20970 <fputs@plt+0xf880>
   20984:	mov	r3, #0
   20988:	mov	r2, #65536	; 0x10000
   2098c:	str	r3, [r6]
   20990:	str	r3, [r6, #8]
   20994:	str	r3, [r6, #12]
   20998:	str	r3, [r6, #20]
   2099c:	str	r2, [r6, #24]
   209a0:	b	20910 <fputs@plt+0xf820>
   209a4:	ldrh	r3, [r0, #8]
   209a8:	movw	r2, #9312	; 0x2460
   209ac:	str	r4, [sp, #-8]!
   209b0:	mov	r4, r0
   209b4:	str	lr, [sp, #4]
   209b8:	tst	r2, r3
   209bc:	bne	209e0 <fputs@plt+0xf8f0>
   209c0:	ldr	r3, [r4, #24]
   209c4:	cmp	r3, #0
   209c8:	bne	209f0 <fputs@plt+0xf900>
   209cc:	mov	r3, #0
   209d0:	str	r3, [r4, #16]
   209d4:	ldr	r4, [sp]
   209d8:	add	sp, sp, #4
   209dc:	pop	{pc}		; (ldr pc, [sp], #4)
   209e0:	bl	208e0 <fputs@plt+0xf7f0>
   209e4:	ldr	r3, [r4, #24]
   209e8:	cmp	r3, #0
   209ec:	beq	209cc <fputs@plt+0xf8dc>
   209f0:	ldr	r1, [r4, #20]
   209f4:	ldr	r0, [r4, #32]
   209f8:	bl	19bf4 <fputs@plt+0x8b04>
   209fc:	mov	r3, #0
   20a00:	str	r3, [r4, #24]
   20a04:	b	209cc <fputs@plt+0xf8dc>
   20a08:	strd	r4, [sp, #-32]!	; 0xffffffe0
   20a0c:	add	r1, r1, r1, lsl #2
   20a10:	mov	r4, r0
   20a14:	strd	r6, [sp, #8]
   20a18:	strd	r8, [sp, #16]
   20a1c:	add	r6, r0, r1, lsl #3
   20a20:	ldr	r8, [r0, #32]
   20a24:	str	sl, [sp, #24]
   20a28:	str	lr, [sp, #28]
   20a2c:	ldr	r3, [r8, #456]	; 0x1c8
   20a30:	cmp	r3, #0
   20a34:	movweq	r7, #9312	; 0x2460
   20a38:	moveq	r9, #128	; 0x80
   20a3c:	bne	20a50 <fputs@plt+0xf960>
   20a40:	b	20aa8 <fputs@plt+0xf9b8>
   20a44:	add	r4, r4, #40	; 0x28
   20a48:	cmp	r6, r4
   20a4c:	bls	20a74 <fputs@plt+0xf984>
   20a50:	ldr	r3, [r4, #24]
   20a54:	cmp	r3, #0
   20a58:	beq	20a44 <fputs@plt+0xf954>
   20a5c:	mov	r0, r8
   20a60:	add	r4, r4, #40	; 0x28
   20a64:	ldr	r1, [r4, #-20]	; 0xffffffec
   20a68:	bl	19bf4 <fputs@plt+0x8b04>
   20a6c:	cmp	r6, r4
   20a70:	bhi	20a50 <fputs@plt+0xf960>
   20a74:	ldrd	r4, [sp]
   20a78:	ldrd	r6, [sp, #8]
   20a7c:	ldrd	r8, [sp, #16]
   20a80:	ldr	sl, [sp, #24]
   20a84:	add	sp, sp, #28
   20a88:	pop	{pc}		; (ldr pc, [sp], #4)
   20a8c:	ldr	r3, [r4, #24]
   20a90:	cmp	r3, #0
   20a94:	bne	20ac0 <fputs@plt+0xf9d0>
   20a98:	add	r4, r4, #40	; 0x28
   20a9c:	strh	r9, [r4, #-32]	; 0xffffffe0
   20aa0:	cmp	r6, r4
   20aa4:	bls	20a74 <fputs@plt+0xf984>
   20aa8:	ldrh	r3, [r4, #8]
   20aac:	ands	r5, r7, r3
   20ab0:	beq	20a8c <fputs@plt+0xf99c>
   20ab4:	mov	r0, r4
   20ab8:	bl	209a4 <fputs@plt+0xf8b4>
   20abc:	b	20a98 <fputs@plt+0xf9a8>
   20ac0:	mov	r0, r8
   20ac4:	ldr	r1, [r4, #20]
   20ac8:	bl	19bf4 <fputs@plt+0x8b04>
   20acc:	str	r5, [r4, #24]
   20ad0:	b	20a98 <fputs@plt+0xf9a8>
   20ad4:	str	r4, [sp, #-8]!
   20ad8:	subs	r4, r0, #0
   20adc:	str	lr, [sp, #4]
   20ae0:	beq	20b20 <fputs@plt+0xfa30>
   20ae4:	ldrh	r3, [r4, #8]
   20ae8:	movw	r2, #9312	; 0x2460
   20aec:	tst	r2, r3
   20af0:	bne	20b00 <fputs@plt+0xfa10>
   20af4:	ldr	r3, [r4, #24]
   20af8:	cmp	r3, #0
   20afc:	beq	20b08 <fputs@plt+0xfa18>
   20b00:	mov	r0, r4
   20b04:	bl	209a4 <fputs@plt+0xf8b4>
   20b08:	mov	r1, r4
   20b0c:	ldr	lr, [sp, #4]
   20b10:	ldr	r0, [r4, #32]
   20b14:	ldr	r4, [sp]
   20b18:	add	sp, sp, #8
   20b1c:	b	19bf4 <fputs@plt+0x8b04>
   20b20:	ldr	r4, [sp]
   20b24:	add	sp, sp, #4
   20b28:	pop	{pc}		; (ldr pc, [sp], #4)
   20b2c:	cmp	r2, #0
   20b30:	bxeq	lr
   20b34:	add	r1, r1, #20
   20b38:	str	r4, [sp, #-8]!
   20b3c:	mov	r4, r0
   20b40:	str	lr, [sp, #4]
   20b44:	sub	sp, sp, #8
   20b48:	cmp	r1, #19
   20b4c:	addls	pc, pc, r1, lsl #2
   20b50:	b	20bf4 <fputs@plt+0xfb04>
   20b54:	b	20c04 <fputs@plt+0xfb14>
   20b58:	b	20bf4 <fputs@plt+0xfb04>
   20b5c:	b	20bf4 <fputs@plt+0xfb04>
   20b60:	b	20bf4 <fputs@plt+0xfb04>
   20b64:	b	20bf4 <fputs@plt+0xfb04>
   20b68:	b	20bcc <fputs@plt+0xfadc>
   20b6c:	b	20bf4 <fputs@plt+0xfb04>
   20b70:	b	20bcc <fputs@plt+0xfadc>
   20b74:	b	20bcc <fputs@plt+0xfadc>
   20b78:	b	20c2c <fputs@plt+0xfb3c>
   20b7c:	b	20be8 <fputs@plt+0xfaf8>
   20b80:	b	20bf4 <fputs@plt+0xfb04>
   20b84:	b	20ba4 <fputs@plt+0xfab4>
   20b88:	b	20bf4 <fputs@plt+0xfb04>
   20b8c:	b	20c3c <fputs@plt+0xfb4c>
   20b90:	b	20c74 <fputs@plt+0xfb84>
   20b94:	b	20bf4 <fputs@plt+0xfb04>
   20b98:	b	20bf4 <fputs@plt+0xfb04>
   20b9c:	b	20bf4 <fputs@plt+0xfb04>
   20ba0:	b	20bcc <fputs@plt+0xfadc>
   20ba4:	ldr	r3, [r0, #456]	; 0x1c8
   20ba8:	cmp	r3, #0
   20bac:	beq	20c9c <fputs@plt+0xfbac>
   20bb0:	ldr	r3, [r2, #24]
   20bb4:	cmp	r3, #0
   20bb8:	beq	20bcc <fputs@plt+0xfadc>
   20bbc:	ldr	r1, [r2, #20]
   20bc0:	str	r2, [sp, #4]
   20bc4:	bl	19bf4 <fputs@plt+0x8b04>
   20bc8:	ldr	r2, [sp, #4]
   20bcc:	mov	r1, r2
   20bd0:	mov	r0, r4
   20bd4:	add	sp, sp, #8
   20bd8:	ldr	r4, [sp]
   20bdc:	ldr	lr, [sp, #4]
   20be0:	add	sp, sp, #8
   20be4:	b	19bf4 <fputs@plt+0x8b04>
   20be8:	ldr	r3, [r0, #456]	; 0x1c8
   20bec:	cmp	r3, #0
   20bf0:	beq	20c84 <fputs@plt+0xfb94>
   20bf4:	add	sp, sp, #8
   20bf8:	ldr	r4, [sp]
   20bfc:	add	sp, sp, #4
   20c00:	pop	{pc}		; (ldr pc, [sp], #4)
   20c04:	ldr	r1, [r2, #4]
   20c08:	cmp	r1, #0
   20c0c:	beq	20bcc <fputs@plt+0xfadc>
   20c10:	ldrh	r3, [r1, #2]
   20c14:	tst	r3, #16
   20c18:	beq	20bcc <fputs@plt+0xfadc>
   20c1c:	str	r2, [sp, #4]
   20c20:	bl	19bf4 <fputs@plt+0x8b04>
   20c24:	ldr	r2, [sp, #4]
   20c28:	b	20bcc <fputs@plt+0xfadc>
   20c2c:	ldr	r3, [r0, #456]	; 0x1c8
   20c30:	cmp	r3, #0
   20c34:	bne	20bf4 <fputs@plt+0xfb04>
   20c38:	b	20c5c <fputs@plt+0xfb6c>
   20c3c:	ldr	r3, [r0, #456]	; 0x1c8
   20c40:	cmp	r3, #0
   20c44:	bne	20bf4 <fputs@plt+0xfb04>
   20c48:	ldr	r3, [r2]
   20c4c:	sub	r3, r3, #1
   20c50:	cmp	r3, #0
   20c54:	str	r3, [r2]
   20c58:	bne	20bf4 <fputs@plt+0xfb04>
   20c5c:	mov	r0, r2
   20c60:	add	sp, sp, #8
   20c64:	ldr	r4, [sp]
   20c68:	ldr	lr, [sp, #4]
   20c6c:	add	sp, sp, #8
   20c70:	b	19898 <fputs@plt+0x87a8>
   20c74:	ldrh	r3, [r2, #2]
   20c78:	tst	r3, #16
   20c7c:	beq	20bf4 <fputs@plt+0xfb04>
   20c80:	b	20bcc <fputs@plt+0xfadc>
   20c84:	mov	r0, r2
   20c88:	add	sp, sp, #8
   20c8c:	ldr	r4, [sp]
   20c90:	ldr	lr, [sp, #4]
   20c94:	add	sp, sp, #8
   20c98:	b	19eec <fputs@plt+0x8dfc>
   20c9c:	mov	r0, r2
   20ca0:	add	sp, sp, #8
   20ca4:	ldr	r4, [sp]
   20ca8:	ldr	lr, [sp, #4]
   20cac:	add	sp, sp, #8
   20cb0:	b	20ad4 <fputs@plt+0xf9e4>
   20cb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20cb8:	strd	r6, [sp, #8]
   20cbc:	subs	r6, r1, #0
   20cc0:	mov	r7, r0
   20cc4:	str	r8, [sp, #16]
   20cc8:	str	lr, [sp, #20]
   20ccc:	beq	20d18 <fputs@plt+0xfc28>
   20cd0:	add	r2, r2, r2, lsl #2
   20cd4:	add	r5, r6, r2, lsl #2
   20cd8:	cmp	r6, r5
   20cdc:	bcs	20d18 <fputs@plt+0xfc28>
   20ce0:	mov	r4, r6
   20ce4:	b	20cf4 <fputs@plt+0xfc04>
   20ce8:	add	r4, r4, #20
   20cec:	cmp	r4, r5
   20cf0:	bcs	20d18 <fputs@plt+0xfc28>
   20cf4:	ldrsb	r1, [r4, #1]
   20cf8:	cmp	r1, #0
   20cfc:	beq	20ce8 <fputs@plt+0xfbf8>
   20d00:	mov	r0, r7
   20d04:	add	r4, r4, #20
   20d08:	ldr	r2, [r4, #-4]
   20d0c:	bl	20b2c <fputs@plt+0xfa3c>
   20d10:	cmp	r4, r5
   20d14:	bcc	20cf4 <fputs@plt+0xfc04>
   20d18:	mov	r1, r6
   20d1c:	mov	r0, r7
   20d20:	ldrd	r4, [sp]
   20d24:	ldrd	r6, [sp, #8]
   20d28:	ldr	r8, [sp, #16]
   20d2c:	ldr	lr, [sp, #20]
   20d30:	add	sp, sp, #24
   20d34:	b	19bf4 <fputs@plt+0x8b04>
   20d38:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20d3c:	mov	r5, r0
   20d40:	strd	r6, [sp, #8]
   20d44:	mov	r7, r1
   20d48:	ldrsh	r1, [r1, #68]	; 0x44
   20d4c:	str	r8, [sp, #16]
   20d50:	ldr	r0, [r7, #60]	; 0x3c
   20d54:	str	lr, [sp, #20]
   20d58:	cmp	r0, #0
   20d5c:	cmpne	r1, #0
   20d60:	beq	20d68 <fputs@plt+0xfc78>
   20d64:	bl	20a08 <fputs@plt+0xf918>
   20d68:	ldrh	r3, [r7, #84]	; 0x54
   20d6c:	ldr	r0, [r7, #16]
   20d70:	lsl	r1, r3, #1
   20d74:	cmp	r0, #0
   20d78:	cmpne	r3, #0
   20d7c:	beq	20d84 <fputs@plt+0xfc94>
   20d80:	bl	20a08 <fputs@plt+0xf918>
   20d84:	ldr	r4, [r7, #192]	; 0xc0
   20d88:	cmp	r4, #0
   20d8c:	beq	20db4 <fputs@plt+0xfcc4>
   20d90:	mov	r0, r5
   20d94:	ldm	r4, {r1, r2}
   20d98:	ldr	r6, [r4, #24]
   20d9c:	bl	20cb4 <fputs@plt+0xfbc4>
   20da0:	mov	r1, r4
   20da4:	mov	r0, r5
   20da8:	bl	19bf4 <fputs@plt+0x8b04>
   20dac:	subs	r4, r6, #0
   20db0:	bne	20d90 <fputs@plt+0xfca0>
   20db4:	ldrsh	r4, [r7, #70]	; 0x46
   20db8:	subs	r4, r4, #1
   20dbc:	bmi	20de0 <fputs@plt+0xfcf0>
   20dc0:	lsl	r4, r4, #2
   20dc4:	ldr	r3, [r7, #64]	; 0x40
   20dc8:	mov	r0, r5
   20dcc:	ldr	r1, [r3, r4]
   20dd0:	sub	r4, r4, #4
   20dd4:	bl	19bf4 <fputs@plt+0x8b04>
   20dd8:	cmn	r4, #4
   20ddc:	bne	20dc4 <fputs@plt+0xfcd4>
   20de0:	mov	r0, r5
   20de4:	ldr	r1, [r7, #64]	; 0x40
   20de8:	bl	19bf4 <fputs@plt+0x8b04>
   20dec:	mov	r0, r5
   20df0:	ldr	r1, [r7, #4]
   20df4:	ldr	r2, [r7, #32]
   20df8:	bl	20cb4 <fputs@plt+0xfbc4>
   20dfc:	mov	r0, r5
   20e00:	ldr	r1, [r7, #16]
   20e04:	bl	19bf4 <fputs@plt+0x8b04>
   20e08:	mov	r0, r5
   20e0c:	ldr	r1, [r7, #168]	; 0xa8
   20e10:	bl	19bf4 <fputs@plt+0x8b04>
   20e14:	mov	r0, r5
   20e18:	ldrd	r4, [sp]
   20e1c:	ldr	r8, [sp, #16]
   20e20:	ldr	lr, [sp, #20]
   20e24:	ldr	r1, [r7, #172]	; 0xac
   20e28:	ldrd	r6, [sp, #8]
   20e2c:	add	sp, sp, #24
   20e30:	b	19bf4 <fputs@plt+0x8b04>
   20e34:	strd	r4, [sp, #-16]!
   20e38:	mov	r1, r0
   20e3c:	mov	r4, r0
   20e40:	ldr	r5, [r0]
   20e44:	str	r6, [sp, #8]
   20e48:	str	lr, [sp, #12]
   20e4c:	mov	r0, r5
   20e50:	bl	20d38 <fputs@plt+0xfc48>
   20e54:	ldr	r3, [r4, #48]	; 0x30
   20e58:	mov	r0, r5
   20e5c:	mov	r1, r4
   20e60:	ldr	r2, [r4, #52]	; 0x34
   20e64:	ldr	r6, [sp, #8]
   20e68:	cmp	r3, #0
   20e6c:	ldr	lr, [sp, #12]
   20e70:	strne	r2, [r3, #52]	; 0x34
   20e74:	ldrne	r2, [r4, #52]	; 0x34
   20e78:	streq	r2, [r5, #4]
   20e7c:	cmp	r2, #0
   20e80:	strne	r3, [r2, #48]	; 0x30
   20e84:	movw	r3, #50120	; 0xc3c8
   20e88:	movt	r3, #46598	; 0xb606
   20e8c:	mov	r2, #0
   20e90:	str	r2, [r4]
   20e94:	str	r3, [r4, #40]	; 0x28
   20e98:	ldrd	r4, [sp]
   20e9c:	add	sp, sp, #16
   20ea0:	b	19bf4 <fputs@plt+0x8b04>
   20ea4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20ea8:	strd	r6, [sp, #8]
   20eac:	str	r8, [sp, #16]
   20eb0:	str	lr, [sp, #20]
   20eb4:	ldrb	r5, [r0, #69]	; 0x45
   20eb8:	cmp	r5, #0
   20ebc:	movne	r0, #0
   20ec0:	bne	20ef0 <fputs@plt+0xfe00>
   20ec4:	ldr	r7, [r1]
   20ec8:	add	r2, r2, r2, lsl #2
   20ecc:	lsl	r4, r2, #2
   20ed0:	add	r6, r7, r4
   20ed4:	ldrsb	r1, [r6, #1]
   20ed8:	ldr	r2, [r6, #16]
   20edc:	bl	20b2c <fputs@plt+0xfa3c>
   20ee0:	mov	r3, #160	; 0xa0
   20ee4:	mov	r0, #1
   20ee8:	str	r5, [r6, #16]
   20eec:	strh	r3, [r7, r4]
   20ef0:	ldrd	r4, [sp]
   20ef4:	ldrd	r6, [sp, #8]
   20ef8:	ldr	r8, [sp, #16]
   20efc:	add	sp, sp, #20
   20f00:	pop	{pc}		; (ldr pc, [sp], #4)
   20f04:	ldr	r2, [r0, #24]
   20f08:	ldr	r3, [r0, #32]
   20f0c:	ldr	ip, [r2, #96]	; 0x60
   20f10:	sub	r2, r3, #1
   20f14:	cmp	r2, ip
   20f18:	ble	20f34 <fputs@plt+0xfe44>
   20f1c:	ldr	ip, [r0, #4]
   20f20:	add	r3, r3, r3, lsl #2
   20f24:	add	r3, ip, r3, lsl #2
   20f28:	ldrb	r3, [r3, #-20]	; 0xffffffec
   20f2c:	cmp	r3, r1
   20f30:	beq	20f3c <fputs@plt+0xfe4c>
   20f34:	mov	r0, #0
   20f38:	bx	lr
   20f3c:	mov	r1, r0
   20f40:	ldr	r0, [r1], #4
   20f44:	b	20ea4 <fputs@plt+0xfdb4>
   20f48:	ldrh	r3, [r0, #8]
   20f4c:	movw	r2, #9312	; 0x2460
   20f50:	strd	r4, [sp, #-16]!
   20f54:	mov	r4, r0
   20f58:	mov	r5, r1
   20f5c:	str	r6, [sp, #8]
   20f60:	str	lr, [sp, #12]
   20f64:	tst	r2, r3
   20f68:	bne	20f78 <fputs@plt+0xfe88>
   20f6c:	ldr	r3, [r0, #24]
   20f70:	cmp	r3, #0
   20f74:	beq	20f80 <fputs@plt+0xfe90>
   20f78:	mov	r0, r4
   20f7c:	bl	209a4 <fputs@plt+0xf8b4>
   20f80:	bic	r5, r5, r5, asr #31
   20f84:	mov	r2, #1
   20f88:	mov	r3, #0
   20f8c:	movw	r1, #16400	; 0x4010
   20f90:	strb	r2, [r4, #10]
   20f94:	str	r5, [r4]
   20f98:	strh	r1, [r4, #8]
   20f9c:	str	r3, [r4, #12]
   20fa0:	str	r3, [r4, #16]
   20fa4:	ldrd	r4, [sp]
   20fa8:	ldr	r6, [sp, #8]
   20fac:	add	sp, sp, #12
   20fb0:	pop	{pc}		; (ldr pc, [sp], #4)
   20fb4:	ldrh	r3, [r0, #8]
   20fb8:	movw	r2, #9312	; 0x2460
   20fbc:	strd	r4, [sp, #-16]!
   20fc0:	mov	r4, r0
   20fc4:	mov	r5, r1
   20fc8:	str	r6, [sp, #8]
   20fcc:	str	lr, [sp, #12]
   20fd0:	tst	r2, r3
   20fd4:	bne	21050 <fputs@plt+0xff60>
   20fd8:	ldr	r3, [r0, #24]
   20fdc:	cmp	r3, #0
   20fe0:	bne	21050 <fputs@plt+0xff60>
   20fe4:	mov	r0, r4
   20fe8:	mov	r3, r5
   20fec:	add	r2, r5, #32
   20ff0:	ldr	r4, [r3]
   20ff4:	add	r3, r3, #16
   20ff8:	add	r0, r0, #16
   20ffc:	ldr	lr, [r3, #-12]
   21000:	ldr	ip, [r3, #-8]
   21004:	ldr	r1, [r3, #-4]
   21008:	cmp	r3, r2
   2100c:	str	r4, [r0, #-16]
   21010:	str	lr, [r0, #-12]
   21014:	str	ip, [r0, #-8]
   21018:	str	r1, [r0, #-4]
   2101c:	bne	20ff0 <fputs@plt+0xff00>
   21020:	ldr	ip, [r3]
   21024:	mov	r1, #1
   21028:	mov	r2, #0
   2102c:	ldr	r3, [r3, #4]
   21030:	str	ip, [r0]
   21034:	str	r3, [r0, #4]
   21038:	ldr	r6, [sp, #8]
   2103c:	strh	r1, [r5, #8]
   21040:	str	r2, [r5, #24]
   21044:	ldrd	r4, [sp]
   21048:	add	sp, sp, #12
   2104c:	pop	{pc}		; (ldr pc, [sp], #4)
   21050:	mov	r0, r4
   21054:	bl	209a4 <fputs@plt+0xf8b4>
   21058:	b	20fe4 <fputs@plt+0xfef4>
   2105c:	strd	r4, [sp, #-16]!
   21060:	mov	r5, r0
   21064:	mov	r4, r1
   21068:	ldr	r0, [r0, #240]	; 0xf0
   2106c:	str	r6, [sp, #8]
   21070:	str	lr, [sp, #12]
   21074:	cmp	r0, #0
   21078:	beq	21094 <fputs@plt+0xffa4>
   2107c:	ldrh	r3, [r0, #8]
   21080:	movw	r2, #9312	; 0x2460
   21084:	tst	r2, r3
   21088:	moveq	r3, #1
   2108c:	strheq	r3, [r0, #8]
   21090:	bne	210d4 <fputs@plt+0xffe4>
   21094:	movw	r3, #3082	; 0xc0a
   21098:	cmp	r4, r3
   2109c:	beq	210c4 <fputs@plt+0xffd4>
   210a0:	and	r4, r4, #251	; 0xfb
   210a4:	cmp	r4, #10
   210a8:	bne	210c4 <fputs@plt+0xffd4>
   210ac:	mov	r0, r5
   210b0:	ldrd	r4, [sp]
   210b4:	ldr	r6, [sp, #8]
   210b8:	ldr	lr, [sp, #12]
   210bc:	add	sp, sp, #16
   210c0:	b	1a19c <fputs@plt+0x90ac>
   210c4:	ldrd	r4, [sp]
   210c8:	ldr	r6, [sp, #8]
   210cc:	add	sp, sp, #12
   210d0:	pop	{pc}		; (ldr pc, [sp], #4)
   210d4:	bl	208e0 <fputs@plt+0xf7f0>
   210d8:	b	21094 <fputs@plt+0xffa4>
   210dc:	str	r4, [sp, #-8]!
   210e0:	mov	r3, r0
   210e4:	str	lr, [sp, #4]
   210e8:	ldrb	r2, [r0, #69]	; 0x45
   210ec:	cmp	r2, #0
   210f0:	beq	21114 <fputs@plt+0x10024>
   210f4:	ldr	r2, [r0, #164]	; 0xa4
   210f8:	cmp	r2, #0
   210fc:	bne	21114 <fputs@plt+0x10024>
   21100:	ldr	r1, [r0, #256]	; 0x100
   21104:	strb	r2, [r0, #69]	; 0x45
   21108:	str	r2, [r0, #248]	; 0xf8
   2110c:	sub	r2, r1, #1
   21110:	str	r2, [r0, #256]	; 0x100
   21114:	mov	r4, #7
   21118:	mov	r0, r3
   2111c:	mov	r1, r4
   21120:	str	r4, [r3, #52]	; 0x34
   21124:	bl	2105c <fputs@plt+0xff6c>
   21128:	mov	r0, r4
   2112c:	ldr	r4, [sp]
   21130:	add	sp, sp, #4
   21134:	pop	{pc}		; (ldr pc, [sp], #4)
   21138:	str	r4, [sp, #-8]!
   2113c:	subs	r4, r0, #0
   21140:	str	lr, [sp, #4]
   21144:	beq	21180 <fputs@plt+0x10090>
   21148:	ldr	r0, [r4]
   2114c:	movw	r3, #3082	; 0xc0a
   21150:	ldr	r2, [r4, #80]	; 0x50
   21154:	ldrb	r1, [r0, #69]	; 0x45
   21158:	sub	r3, r2, r3
   2115c:	clz	r3, r3
   21160:	lsr	r3, r3, #5
   21164:	cmp	r1, #0
   21168:	movne	r3, #1
   2116c:	cmp	r3, #0
   21170:	bne	2118c <fputs@plt+0x1009c>
   21174:	ldr	r0, [r0, #56]	; 0x38
   21178:	and	r0, r0, r2
   2117c:	str	r0, [r4, #80]	; 0x50
   21180:	ldr	r4, [sp]
   21184:	add	sp, sp, #4
   21188:	pop	{pc}		; (ldr pc, [sp], #4)
   2118c:	bl	210dc <fputs@plt+0xffec>
   21190:	b	2117c <fputs@plt+0x1008c>
   21194:	cmp	r0, #0
   21198:	beq	21204 <fputs@plt+0x10114>
   2119c:	ldr	r3, [r0, #20]
   211a0:	cmp	r3, #0
   211a4:	beq	211b4 <fputs@plt+0x100c4>
   211a8:	ldrh	r2, [r0, #84]	; 0x54
   211ac:	cmp	r2, r1
   211b0:	bhi	21214 <fputs@plt+0x10124>
   211b4:	ldr	r3, [r0]
   211b8:	cmp	r3, #0
   211bc:	beq	211f4 <fputs@plt+0x10104>
   211c0:	mov	r2, #25
   211c4:	mov	r0, r3
   211c8:	str	r4, [sp, #-8]!
   211cc:	mov	r1, r2
   211d0:	str	lr, [sp, #4]
   211d4:	str	r2, [r3, #52]	; 0x34
   211d8:	bl	2105c <fputs@plt+0xff6c>
   211dc:	ldr	r0, [pc, #60]	; 21220 <fputs@plt+0x10130>
   211e0:	ldr	r4, [sp]
   211e4:	add	sp, sp, #4
   211e8:	add	r0, pc, r0
   211ec:	add	r0, r0, #2416	; 0x970
   211f0:	pop	{pc}		; (ldr pc, [sp], #4)
   211f4:	ldr	r0, [pc, #40]	; 21224 <fputs@plt+0x10134>
   211f8:	add	r0, pc, r0
   211fc:	add	r0, r0, #2416	; 0x970
   21200:	bx	lr
   21204:	ldr	r0, [pc, #28]	; 21228 <fputs@plt+0x10138>
   21208:	add	r0, pc, r0
   2120c:	add	r0, r0, #2416	; 0x970
   21210:	bx	lr
   21214:	add	r1, r1, r1, lsl #2
   21218:	add	r0, r3, r1, lsl #3
   2121c:	bx	lr
   21220:	andeq	r4, r7, r0, lsl #18
   21224:	strdeq	r4, [r7], -r0
   21228:	andeq	r4, r7, r0, ror #17
   2122c:	ldrh	r3, [r0, #8]
   21230:	movw	r2, #9312	; 0x2460
   21234:	str	r4, [sp, #-8]!
   21238:	mov	r4, r0
   2123c:	str	lr, [sp, #4]
   21240:	vpush	{d8}
   21244:	vmov.f64	d8, d0
   21248:	sub	sp, sp, #16
   2124c:	tst	r2, r3
   21250:	moveq	r3, #1
   21254:	strheq	r3, [r0, #8]
   21258:	bne	2129c <fputs@plt+0x101ac>
   2125c:	vstr	d8, [sp]
   21260:	ldrd	r2, [sp]
   21264:	strd	r2, [sp, #8]
   21268:	vldr	d6, [sp]
   2126c:	vldr	d7, [sp, #8]
   21270:	vcmp.f64	d6, d7
   21274:	vmrs	APSR_nzcv, fpscr
   21278:	bne	21288 <fputs@plt+0x10198>
   2127c:	mov	r3, #8
   21280:	vstr	d8, [r4]
   21284:	strh	r3, [r4, #8]
   21288:	add	sp, sp, #16
   2128c:	vpop	{d8}
   21290:	ldr	r4, [sp]
   21294:	add	sp, sp, #4
   21298:	pop	{pc}		; (ldr pc, [sp], #4)
   2129c:	bl	208e0 <fputs@plt+0xf7f0>
   212a0:	b	2125c <fputs@plt+0x1016c>
   212a4:	ldrh	r1, [r0, #8]
   212a8:	movw	ip, #9312	; 0x2460
   212ac:	str	r4, [sp, #-16]!
   212b0:	mov	r4, r0
   212b4:	strd	r6, [sp, #4]
   212b8:	mov	r6, r2
   212bc:	mov	r7, r3
   212c0:	str	lr, [sp, #12]
   212c4:	tst	ip, r1
   212c8:	bne	212e8 <fputs@plt+0x101f8>
   212cc:	mov	r3, #4
   212d0:	strd	r6, [r4]
   212d4:	ldrd	r6, [sp, #4]
   212d8:	strh	r3, [r4, #8]
   212dc:	ldr	r4, [sp]
   212e0:	add	sp, sp, #12
   212e4:	pop	{pc}		; (ldr pc, [sp], #4)
   212e8:	bl	208e0 <fputs@plt+0xf7f0>
   212ec:	b	212cc <fputs@plt+0x101dc>
   212f0:	ldrh	r3, [r0, #8]
   212f4:	movw	r2, #9312	; 0x2460
   212f8:	str	r4, [sp, #-8]!
   212fc:	mov	r4, r0
   21300:	str	lr, [sp, #4]
   21304:	tst	r2, r3
   21308:	bne	21324 <fputs@plt+0x10234>
   2130c:	mov	r3, #4
   21310:	mov	r0, r4
   21314:	strh	r3, [r4, #8]
   21318:	ldr	r4, [sp]
   2131c:	add	sp, sp, #4
   21320:	pop	{pc}		; (ldr pc, [sp], #4)
   21324:	bl	208e0 <fputs@plt+0xf7f0>
   21328:	b	2130c <fputs@plt+0x1021c>
   2132c:	strd	r4, [sp, #-16]!
   21330:	mov	r5, r1
   21334:	mov	r4, r0
   21338:	str	r6, [sp, #8]
   2133c:	mov	r6, r2
   21340:	str	lr, [sp, #12]
   21344:	bl	208e0 <fputs@plt+0xf7f0>
   21348:	mov	r2, r6
   2134c:	mov	r1, r5
   21350:	ldr	r6, [sp, #8]
   21354:	mov	r0, r4
   21358:	ldrd	r4, [sp]
   2135c:	ldr	lr, [sp, #12]
   21360:	add	sp, sp, #16
   21364:	b	21368 <fputs@plt+0x10278>
   21368:	strd	r4, [sp, #-12]!
   2136c:	movw	r4, #9312	; 0x2460
   21370:	str	lr, [sp, #8]
   21374:	ldrh	lr, [r0, #8]
   21378:	tst	r4, lr
   2137c:	bne	213dc <fputs@plt+0x102ec>
   21380:	mov	r3, r0
   21384:	ldr	lr, [r1, #4]
   21388:	mov	ip, r1
   2138c:	mov	r5, r2
   21390:	ldr	r0, [r1, #8]
   21394:	ldr	r2, [r1]
   21398:	ldr	r1, [r1, #12]
   2139c:	str	r2, [r3]
   213a0:	str	lr, [r3, #4]
   213a4:	str	r0, [r3, #8]
   213a8:	str	r1, [r3, #12]
   213ac:	ldr	r2, [ip, #16]
   213b0:	str	r2, [r3, #16]
   213b4:	ldrh	r2, [ip, #8]
   213b8:	tst	r2, #2048	; 0x800
   213bc:	bne	213d0 <fputs@plt+0x102e0>
   213c0:	ldrh	r2, [r3, #8]
   213c4:	bic	r2, r2, #7168	; 0x1c00
   213c8:	orr	r2, r2, r5
   213cc:	strh	r2, [r3, #8]
   213d0:	ldrd	r4, [sp]
   213d4:	add	sp, sp, #8
   213d8:	pop	{pc}		; (ldr pc, [sp], #4)
   213dc:	ldrd	r4, [sp]
   213e0:	ldr	lr, [sp, #8]
   213e4:	add	sp, sp, #12
   213e8:	b	2132c <fputs@plt+0x1023c>
   213ec:	strd	r4, [sp, #-16]!
   213f0:	mov	r5, r0
   213f4:	ldr	r3, [r0, #4]
   213f8:	str	r6, [sp, #8]
   213fc:	mov	r6, r1
   21400:	str	lr, [sp, #12]
   21404:	blx	r3
   21408:	subs	r4, r0, #0
   2140c:	bne	2141c <fputs@plt+0x1032c>
   21410:	ldr	r3, [r6, #4]
   21414:	tst	r3, #16384	; 0x4000
   21418:	beq	21430 <fputs@plt+0x10340>
   2141c:	and	r0, r4, #2
   21420:	ldrd	r4, [sp]
   21424:	ldr	r6, [sp, #8]
   21428:	add	sp, sp, #12
   2142c:	pop	{pc}		; (ldr pc, [sp], #4)
   21430:	ldr	r1, [r6, #12]
   21434:	cmp	r1, #0
   21438:	beq	21460 <fputs@plt+0x10370>
   2143c:	mov	r0, r5
   21440:	bl	213ec <fputs@plt+0x102fc>
   21444:	cmp	r0, #0
   21448:	beq	21460 <fputs@plt+0x10370>
   2144c:	ldrd	r4, [sp]
   21450:	mov	r0, #2
   21454:	ldr	r6, [sp, #8]
   21458:	add	sp, sp, #12
   2145c:	pop	{pc}		; (ldr pc, [sp], #4)
   21460:	ldr	r1, [r6, #16]
   21464:	cmp	r1, #0
   21468:	beq	2147c <fputs@plt+0x1038c>
   2146c:	mov	r0, r5
   21470:	bl	213ec <fputs@plt+0x102fc>
   21474:	cmp	r0, #0
   21478:	bne	2144c <fputs@plt+0x1035c>
   2147c:	ldr	r3, [r6, #4]
   21480:	ldr	r1, [r6, #20]
   21484:	tst	r3, #2048	; 0x800
   21488:	beq	214a0 <fputs@plt+0x103b0>
   2148c:	mov	r0, r5
   21490:	bl	21538 <fputs@plt+0x10448>
   21494:	cmp	r0, #0
   21498:	beq	2141c <fputs@plt+0x1032c>
   2149c:	b	2144c <fputs@plt+0x1035c>
   214a0:	mov	r0, r5
   214a4:	bl	214b4 <fputs@plt+0x103c4>
   214a8:	cmp	r0, #0
   214ac:	beq	2141c <fputs@plt+0x1032c>
   214b0:	b	2144c <fputs@plt+0x1035c>
   214b4:	cmp	r1, #0
   214b8:	beq	21530 <fputs@plt+0x10440>
   214bc:	strd	r4, [sp, #-16]!
   214c0:	ldr	r5, [r1]
   214c4:	ldr	r4, [r1, #4]
   214c8:	str	r6, [sp, #8]
   214cc:	str	lr, [sp, #12]
   214d0:	cmp	r5, #0
   214d4:	ble	21508 <fputs@plt+0x10418>
   214d8:	mov	r6, r0
   214dc:	add	r4, r4, #20
   214e0:	ldr	r3, [r4, #-20]	; 0xffffffec
   214e4:	mov	r0, r6
   214e8:	add	r4, r4, #20
   214ec:	subs	r1, r3, #0
   214f0:	beq	21500 <fputs@plt+0x10410>
   214f4:	bl	213ec <fputs@plt+0x102fc>
   214f8:	cmp	r0, #0
   214fc:	bne	2151c <fputs@plt+0x1042c>
   21500:	subs	r5, r5, #1
   21504:	bne	214e0 <fputs@plt+0x103f0>
   21508:	ldrd	r4, [sp]
   2150c:	mov	r0, #0
   21510:	ldr	r6, [sp, #8]
   21514:	add	sp, sp, #12
   21518:	pop	{pc}		; (ldr pc, [sp], #4)
   2151c:	ldrd	r4, [sp]
   21520:	mov	r0, #2
   21524:	ldr	r6, [sp, #8]
   21528:	add	sp, sp, #12
   2152c:	pop	{pc}		; (ldr pc, [sp], #4)
   21530:	mov	r0, #0
   21534:	bx	lr
   21538:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2153c:	strd	r6, [sp, #8]
   21540:	subs	r6, r1, #0
   21544:	str	r8, [sp, #16]
   21548:	moveq	r8, r6
   2154c:	str	lr, [sp, #20]
   21550:	beq	216a4 <fputs@plt+0x105b4>
   21554:	ldr	r3, [r0, #8]
   21558:	mov	r4, r0
   2155c:	cmp	r3, #0
   21560:	beq	216fc <fputs@plt+0x1060c>
   21564:	ldr	r2, [r4, #16]
   21568:	add	r2, r2, #1
   2156c:	str	r2, [r4, #16]
   21570:	cmp	r3, #0
   21574:	beq	2158c <fputs@plt+0x1049c>
   21578:	mov	r1, r6
   2157c:	mov	r0, r4
   21580:	blx	r3
   21584:	cmp	r0, #0
   21588:	bne	216e8 <fputs@plt+0x105f8>
   2158c:	mov	r0, r4
   21590:	ldr	r1, [r6]
   21594:	bl	214b4 <fputs@plt+0x103c4>
   21598:	cmp	r0, #0
   2159c:	bne	21694 <fputs@plt+0x105a4>
   215a0:	ldr	r1, [r6, #32]
   215a4:	cmp	r1, #0
   215a8:	beq	215bc <fputs@plt+0x104cc>
   215ac:	mov	r0, r4
   215b0:	bl	213ec <fputs@plt+0x102fc>
   215b4:	cmp	r0, #0
   215b8:	bne	21694 <fputs@plt+0x105a4>
   215bc:	mov	r0, r4
   215c0:	ldr	r1, [r6, #36]	; 0x24
   215c4:	bl	214b4 <fputs@plt+0x103c4>
   215c8:	cmp	r0, #0
   215cc:	bne	21694 <fputs@plt+0x105a4>
   215d0:	ldr	r1, [r6, #40]	; 0x28
   215d4:	cmp	r1, #0
   215d8:	beq	215ec <fputs@plt+0x104fc>
   215dc:	mov	r0, r4
   215e0:	bl	213ec <fputs@plt+0x102fc>
   215e4:	cmp	r0, #0
   215e8:	bne	21694 <fputs@plt+0x105a4>
   215ec:	mov	r0, r4
   215f0:	ldr	r1, [r6, #44]	; 0x2c
   215f4:	bl	214b4 <fputs@plt+0x103c4>
   215f8:	subs	r8, r0, #0
   215fc:	bne	21694 <fputs@plt+0x105a4>
   21600:	ldr	r1, [r6, #56]	; 0x38
   21604:	cmp	r1, #0
   21608:	beq	2161c <fputs@plt+0x1052c>
   2160c:	mov	r0, r4
   21610:	bl	213ec <fputs@plt+0x102fc>
   21614:	cmp	r0, #0
   21618:	bne	21694 <fputs@plt+0x105a4>
   2161c:	ldr	r1, [r6, #60]	; 0x3c
   21620:	cmp	r1, #0
   21624:	beq	21638 <fputs@plt+0x10548>
   21628:	mov	r0, r4
   2162c:	bl	213ec <fputs@plt+0x102fc>
   21630:	cmp	r0, #0
   21634:	bne	21694 <fputs@plt+0x105a4>
   21638:	ldr	r5, [r6, #28]
   2163c:	cmp	r5, #0
   21640:	beq	216bc <fputs@plt+0x105cc>
   21644:	ldr	r7, [r5], #8
   21648:	cmp	r7, #0
   2164c:	bgt	21660 <fputs@plt+0x10570>
   21650:	b	216bc <fputs@plt+0x105cc>
   21654:	subs	r7, r7, #1
   21658:	add	r5, r5, #72	; 0x48
   2165c:	beq	216bc <fputs@plt+0x105cc>
   21660:	mov	r0, r4
   21664:	ldr	r1, [r5, #20]
   21668:	bl	21538 <fputs@plt+0x10448>
   2166c:	cmp	r0, #0
   21670:	bne	21694 <fputs@plt+0x105a4>
   21674:	ldrb	r3, [r5, #37]	; 0x25
   21678:	tst	r3, #4
   2167c:	beq	21654 <fputs@plt+0x10564>
   21680:	mov	r0, r4
   21684:	ldr	r1, [r5, #64]	; 0x40
   21688:	bl	214b4 <fputs@plt+0x103c4>
   2168c:	cmp	r0, #0
   21690:	beq	21654 <fputs@plt+0x10564>
   21694:	ldr	r3, [r4, #16]
   21698:	mov	r8, #2
   2169c:	sub	r3, r3, #1
   216a0:	str	r3, [r4, #16]
   216a4:	mov	r0, r8
   216a8:	ldrd	r4, [sp]
   216ac:	ldrd	r6, [sp, #8]
   216b0:	ldr	r8, [sp, #16]
   216b4:	add	sp, sp, #20
   216b8:	pop	{pc}		; (ldr pc, [sp], #4)
   216bc:	ldr	r3, [r4, #12]
   216c0:	cmp	r3, #0
   216c4:	beq	216d4 <fputs@plt+0x105e4>
   216c8:	mov	r1, r6
   216cc:	mov	r0, r4
   216d0:	blx	r3
   216d4:	ldr	r6, [r6, #48]	; 0x30
   216d8:	cmp	r6, #0
   216dc:	beq	216ec <fputs@plt+0x105fc>
   216e0:	ldr	r3, [r4, #8]
   216e4:	b	21570 <fputs@plt+0x10480>
   216e8:	and	r8, r0, #2
   216ec:	ldr	r3, [r4, #16]
   216f0:	sub	r3, r3, #1
   216f4:	str	r3, [r4, #16]
   216f8:	b	216a4 <fputs@plt+0x105b4>
   216fc:	ldr	r8, [r0, #12]
   21700:	cmp	r8, #0
   21704:	bne	21564 <fputs@plt+0x10474>
   21708:	b	216a4 <fputs@plt+0x105b4>
   2170c:	subs	ip, r1, #0
   21710:	bxeq	lr
   21714:	strd	r4, [sp, #-28]!	; 0xffffffe4
   21718:	strd	r6, [sp, #8]
   2171c:	ldr	r6, [r0]
   21720:	strd	r8, [sp, #16]
   21724:	str	lr, [sp, #24]
   21728:	sub	sp, sp, #36	; 0x24
   2172c:	ldrb	r3, [r6, #69]	; 0x45
   21730:	cmp	r3, #0
   21734:	bne	21744 <fputs@plt+0x10654>
   21738:	ldr	r3, [ip, #8]
   2173c:	ands	lr, r3, #64	; 0x40
   21740:	beq	2175c <fputs@plt+0x1066c>
   21744:	add	sp, sp, #36	; 0x24
   21748:	ldrd	r4, [sp]
   2174c:	ldrd	r6, [sp, #8]
   21750:	ldrd	r8, [sp, #16]
   21754:	add	sp, sp, #24
   21758:	pop	{pc}		; (ldr pc, [sp], #4)
   2175c:	mov	r7, r2
   21760:	ldr	r2, [pc, #288]	; 21888 <fputs@plt+0x10798>
   21764:	mov	r4, r0
   21768:	add	r8, sp, #12
   2176c:	mov	r5, ip
   21770:	ldrb	r0, [r0, #22]
   21774:	add	r9, sp, #4
   21778:	str	r4, [sp, #4]
   2177c:	str	lr, [r8, #4]
   21780:	add	r2, pc, r2
   21784:	str	lr, [r8, #8]
   21788:	str	lr, [r8, #12]
   2178c:	cmp	r0, #0
   21790:	str	lr, [r8, #16]
   21794:	str	r2, [sp, #8]
   21798:	bne	2186c <fputs@plt+0x1077c>
   2179c:	tst	r3, #512	; 0x200
   217a0:	ldr	r3, [pc, #228]	; 2188c <fputs@plt+0x1079c>
   217a4:	add	r3, pc, r3
   217a8:	str	r3, [sp, #12]
   217ac:	bne	217bc <fputs@plt+0x106cc>
   217b0:	ldr	r3, [pc, #216]	; 21890 <fputs@plt+0x107a0>
   217b4:	add	r3, pc, r3
   217b8:	str	r3, [sp, #16]
   217bc:	mov	r1, r5
   217c0:	mov	r0, r9
   217c4:	bl	21538 <fputs@plt+0x10448>
   217c8:	ldr	r3, [r4, #68]	; 0x44
   217cc:	cmp	r3, #0
   217d0:	bne	21744 <fputs@plt+0x10654>
   217d4:	ldrb	r3, [r6, #69]	; 0x45
   217d8:	cmp	r3, #0
   217dc:	bne	21744 <fputs@plt+0x10654>
   217e0:	ldr	r2, [pc, #172]	; 21894 <fputs@plt+0x107a4>
   217e4:	mov	r1, r5
   217e8:	mov	r0, r9
   217ec:	str	r4, [sp, #4]
   217f0:	ldr	ip, [pc, #160]	; 21898 <fputs@plt+0x107a8>
   217f4:	str	r3, [sp, #16]
   217f8:	str	r3, [sp, #20]
   217fc:	add	r2, pc, r2
   21800:	add	ip, pc, ip
   21804:	str	r2, [sp, #8]
   21808:	str	r3, [sp, #24]
   2180c:	str	ip, [sp, #12]
   21810:	str	r7, [sp, #28]
   21814:	bl	21538 <fputs@plt+0x10448>
   21818:	ldr	r3, [r4, #68]	; 0x44
   2181c:	cmp	r3, #0
   21820:	bne	21744 <fputs@plt+0x10654>
   21824:	ldrb	r3, [r6, #69]	; 0x45
   21828:	cmp	r3, #0
   2182c:	bne	21744 <fputs@plt+0x10654>
   21830:	ldr	ip, [pc, #100]	; 2189c <fputs@plt+0x107ac>
   21834:	mov	r1, r5
   21838:	mov	r0, r9
   2183c:	str	r4, [sp, #4]
   21840:	ldr	r2, [pc, #88]	; 218a0 <fputs@plt+0x107b0>
   21844:	str	r3, [sp, #12]
   21848:	str	r3, [r8, #8]
   2184c:	add	ip, pc, ip
   21850:	add	r2, pc, r2
   21854:	str	ip, [sp, #16]
   21858:	str	r3, [r8, #12]
   2185c:	str	r2, [sp, #8]
   21860:	str	r3, [r8, #16]
   21864:	bl	21538 <fputs@plt+0x10448>
   21868:	b	21744 <fputs@plt+0x10654>
   2186c:	ldr	r3, [pc, #48]	; 218a4 <fputs@plt+0x107b4>
   21870:	mov	r0, r9
   21874:	add	r3, pc, r3
   21878:	str	r3, [sp, #12]
   2187c:	bl	21538 <fputs@plt+0x10448>
   21880:	ldr	r3, [r5, #8]
   21884:	b	2179c <fputs@plt+0x106ac>
   21888:			; <UNDEFINED> instruction: 0xffff5bcc
   2188c:	andeq	r9, r5, r0, asr #16
   21890:			; <UNDEFINED> instruction: 0xffff5b68
   21894:	strdeq	sl, [r1], -r4
   21898:	andeq	fp, r1, ip, ror #9
   2189c:	muleq	r2, ip, r4
   218a0:			; <UNDEFINED> instruction: 0xffff5afc
   218a4:	andeq	r2, r2, r4, ror #29
   218a8:	ldr	ip, [pc, #112]	; 21920 <fputs@plt+0x10830>
   218ac:	strd	r4, [sp, #-16]!
   218b0:	mov	r4, #0
   218b4:	mov	r5, #0
   218b8:	ldr	r3, [pc, #100]	; 21924 <fputs@plt+0x10834>
   218bc:	str	r6, [sp, #8]
   218c0:	str	lr, [sp, #12]
   218c4:	sub	sp, sp, #32
   218c8:	uxtb	lr, r1
   218cc:	add	ip, pc, ip
   218d0:	subs	r1, r0, #0
   218d4:	strd	r4, [sp, #4]
   218d8:	add	r3, pc, r3
   218dc:	str	ip, [sp, #8]
   218e0:	strd	r4, [sp, #12]
   218e4:	str	r3, [sp, #12]
   218e8:	strd	r4, [sp, #20]
   218ec:	strb	lr, [sp, #24]
   218f0:	str	r2, [sp, #28]
   218f4:	beq	21908 <fputs@plt+0x10818>
   218f8:	add	r6, sp, #4
   218fc:	mov	r0, r6
   21900:	bl	213ec <fputs@plt+0x102fc>
   21904:	ldrb	lr, [sp, #24]
   21908:	mov	r0, lr
   2190c:	add	sp, sp, #32
   21910:	ldrd	r4, [sp]
   21914:	ldr	r6, [sp, #8]
   21918:	add	sp, sp, #12
   2191c:	pop	{pc}		; (ldr pc, [sp], #4)
   21920:			; <UNDEFINED> instruction: 0xffff480c
   21924:			; <UNDEFINED> instruction: 0xffff48e4
   21928:	ldr	r2, [pc, #88]	; 21988 <fputs@plt+0x10898>
   2192c:	cmp	r1, #0
   21930:	strd	r4, [sp, #-12]!
   21934:	mov	r4, #0
   21938:	mov	r5, #0
   2193c:	ldr	r3, [pc, #72]	; 2198c <fputs@plt+0x1089c>
   21940:	str	lr, [sp, #8]
   21944:	sub	sp, sp, #36	; 0x24
   21948:	add	r2, pc, r2
   2194c:	strd	r4, [sp, #4]
   21950:	add	r3, pc, r3
   21954:	str	r2, [sp, #8]
   21958:	strd	r4, [sp, #12]
   2195c:	str	r3, [sp, #12]
   21960:	strd	r4, [sp, #20]
   21964:	str	r0, [sp, #28]
   21968:	beq	21978 <fputs@plt+0x10888>
   2196c:	add	ip, sp, #4
   21970:	mov	r0, ip
   21974:	bl	213ec <fputs@plt+0x102fc>
   21978:	add	sp, sp, #36	; 0x24
   2197c:	ldrd	r4, [sp]
   21980:	add	sp, sp, #8
   21984:	pop	{pc}		; (ldr pc, [sp], #4)
   21988:	ldrdeq	lr, [r0], -r0
   2198c:			; <UNDEFINED> instruction: 0xffffeb58
   21990:	strd	r4, [sp, #-24]!	; 0xffffffe8
   21994:	strd	r6, [sp, #8]
   21998:	subs	r6, r1, #0
   2199c:	str	r8, [sp, #16]
   219a0:	str	lr, [sp, #20]
   219a4:	beq	219e0 <fputs@plt+0x108f0>
   219a8:	ldm	r6, {r3, r4}
   219ac:	cmp	r3, #0
   219b0:	ble	219e0 <fputs@plt+0x108f0>
   219b4:	mov	r7, r0
   219b8:	add	r4, r4, #20
   219bc:	mov	r5, #0
   219c0:	mov	r0, r7
   219c4:	ldr	r1, [r4, #-20]	; 0xffffffec
   219c8:	add	r5, r5, #1
   219cc:	bl	21928 <fputs@plt+0x10838>
   219d0:	ldr	r3, [r6]
   219d4:	add	r4, r4, #20
   219d8:	cmp	r3, r5
   219dc:	bgt	219c0 <fputs@plt+0x108d0>
   219e0:	ldrd	r4, [sp]
   219e4:	ldrd	r6, [sp, #8]
   219e8:	ldr	r8, [sp, #16]
   219ec:	add	sp, sp, #20
   219f0:	pop	{pc}		; (ldr pc, [sp], #4)
   219f4:	cmp	r0, #2
   219f8:	bhi	21a10 <fputs@plt+0x10920>
   219fc:	ldr	r3, [pc, #20]	; 21a18 <fputs@plt+0x10928>
   21a00:	add	r3, pc, r3
   21a04:	add	r0, r3, r0, lsl #2
   21a08:	ldr	r0, [r0, #412]	; 0x19c
   21a0c:	bx	lr
   21a10:	mov	r0, #0
   21a14:	bx	lr
   21a18:	andeq	ip, r8, r8, lsr ip
   21a1c:	str	r4, [sp, #-8]!
   21a20:	str	lr, [sp, #4]
   21a24:	bl	13618 <fputs@plt+0x2528>
   21a28:	ldr	r4, [sp]
   21a2c:	add	sp, sp, #4
   21a30:	mov	r0, #0
   21a34:	pop	{pc}		; (ldr pc, [sp], #4)
   21a38:	mov	r0, #0
   21a3c:	bx	lr
   21a40:	subs	r2, r0, #1
   21a44:	strd	r4, [sp, #-32]!	; 0xffffffe0
   21a48:	mov	r5, #0
   21a4c:	sbc	r3, r1, #0
   21a50:	movw	r4, #65278	; 0xfefe
   21a54:	movt	r4, #32767	; 0x7fff
   21a58:	cmp	r3, r5
   21a5c:	strd	r6, [sp, #8]
   21a60:	cmpeq	r2, r4
   21a64:	strd	r8, [sp, #16]
   21a68:	str	sl, [sp, #24]
   21a6c:	str	lr, [sp, #28]
   21a70:	bls	21a94 <fputs@plt+0x109a4>
   21a74:	mov	r4, #0
   21a78:	mov	r0, r4
   21a7c:	ldrd	r4, [sp]
   21a80:	ldrd	r6, [sp, #8]
   21a84:	ldrd	r8, [sp, #16]
   21a88:	ldr	sl, [sp, #24]
   21a8c:	add	sp, sp, #28
   21a90:	pop	{pc}		; (ldr pc, [sp], #4)
   21a94:	ldr	r3, [pc, #260]	; 21ba0 <fputs@plt+0x10ab0>
   21a98:	add	r3, pc, r3
   21a9c:	ldr	r2, [r3]
   21aa0:	cmp	r2, #0
   21aa4:	bne	21ac8 <fputs@plt+0x109d8>
   21aa8:	ldrd	r4, [sp]
   21aac:	ldrd	r6, [sp, #8]
   21ab0:	ldrd	r8, [sp, #16]
   21ab4:	ldr	sl, [sp, #24]
   21ab8:	ldr	lr, [sp, #28]
   21abc:	add	sp, sp, #32
   21ac0:	ldr	r3, [r3, #40]	; 0x28
   21ac4:	bx	r3
   21ac8:	ldr	r3, [r3, #56]	; 0x38
   21acc:	mov	r4, r0
   21ad0:	blx	r3
   21ad4:	ldr	r3, [pc, #200]	; 21ba4 <fputs@plt+0x10ab4>
   21ad8:	mov	r5, r0
   21adc:	ldr	r1, [pc, #196]	; 21ba8 <fputs@plt+0x10ab8>
   21ae0:	add	r3, pc, r3
   21ae4:	ldr	r2, [r3, #308]	; 0x134
   21ae8:	add	r1, pc, r1
   21aec:	ldrd	r8, [r1, #224]	; 0xe0
   21af0:	cmp	r4, r2
   21af4:	strhi	r4, [r3, #308]	; 0x134
   21af8:	cmp	r8, #1
   21afc:	sbcs	r3, r9, #0
   21b00:	blt	21b28 <fputs@plt+0x10a38>
   21b04:	ldr	r6, [r1, #248]	; 0xf8
   21b08:	subs	r2, r8, r0
   21b0c:	mov	r7, #0
   21b10:	sbc	r3, r9, r0, asr #31
   21b14:	cmp	r6, r2
   21b18:	sbcs	r3, r7, r3
   21b1c:	movlt	r3, #0
   21b20:	strlt	r3, [r1, #244]	; 0xf4
   21b24:	bge	21b90 <fputs@plt+0x10aa0>
   21b28:	ldr	r6, [pc, #124]	; 21bac <fputs@plt+0x10abc>
   21b2c:	mov	r0, r5
   21b30:	add	r6, pc, r6
   21b34:	ldr	r3, [r6, #40]	; 0x28
   21b38:	blx	r3
   21b3c:	subs	r4, r0, #0
   21b40:	beq	21a74 <fputs@plt+0x10984>
   21b44:	ldr	r3, [r6, #52]	; 0x34
   21b48:	blx	r3
   21b4c:	ldr	r2, [pc, #92]	; 21bb0 <fputs@plt+0x10ac0>
   21b50:	add	r2, pc, r2
   21b54:	ldr	r3, [r2, #248]	; 0xf8
   21b58:	ldr	r1, [r2, #288]	; 0x120
   21b5c:	add	r0, r0, r3
   21b60:	cmp	r0, r1
   21b64:	str	r0, [r2, #248]	; 0xf8
   21b68:	strhi	r0, [r2, #288]	; 0x120
   21b6c:	ldr	r2, [pc, #64]	; 21bb4 <fputs@plt+0x10ac4>
   21b70:	add	r2, pc, r2
   21b74:	ldr	r3, [r2, #284]	; 0x11c
   21b78:	ldr	r1, [r2, #324]	; 0x144
   21b7c:	add	r3, r3, #1
   21b80:	cmp	r3, r1
   21b84:	str	r3, [r2, #284]	; 0x11c
   21b88:	strhi	r3, [r2, #324]	; 0x144
   21b8c:	b	21a78 <fputs@plt+0x10988>
   21b90:	mov	r3, #1
   21b94:	str	r3, [r1, #244]	; 0xf4
   21b98:	bl	21a38 <fputs@plt+0x10948>
   21b9c:	b	21b28 <fputs@plt+0x10a38>
   21ba0:	andeq	sp, r8, r0, ror #13
   21ba4:	andeq	r1, r9, r8, ror #26
   21ba8:	andeq	r1, r9, r0, ror #26
   21bac:	andeq	sp, r8, r8, asr #12
   21bb0:	strdeq	r1, [r9], -r8
   21bb4:	ldrdeq	r1, [r9], -r8
   21bb8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   21bbc:	mov	r4, r0
   21bc0:	mov	r5, r1
   21bc4:	strd	r6, [sp, #8]
   21bc8:	mov	r7, r2
   21bcc:	strd	r8, [sp, #16]
   21bd0:	strd	sl, [sp, #24]
   21bd4:	str	lr, [sp, #32]
   21bd8:	sub	sp, sp, #12
   21bdc:	add	r2, sp, #4
   21be0:	bl	149a8 <fputs@plt+0x38b8>
   21be4:	cmp	r0, #0
   21be8:	beq	21c20 <fputs@plt+0x10b30>
   21bec:	cmp	r7, #0
   21bf0:	ldr	r6, [r0, #8]
   21bf4:	strne	r1, [r0, #12]
   21bf8:	strne	r7, [r0, #8]
   21bfc:	beq	21dec <fputs@plt+0x10cfc>
   21c00:	mov	r0, r6
   21c04:	add	sp, sp, #12
   21c08:	ldrd	r4, [sp]
   21c0c:	ldrd	r6, [sp, #8]
   21c10:	ldrd	r8, [sp, #16]
   21c14:	ldrd	sl, [sp, #24]
   21c18:	add	sp, sp, #32
   21c1c:	pop	{pc}		; (ldr pc, [sp], #4)
   21c20:	cmp	r7, #0
   21c24:	beq	21c80 <fputs@plt+0x10b90>
   21c28:	mov	r0, #16
   21c2c:	mov	r1, #0
   21c30:	bl	21a40 <fputs@plt+0x10950>
   21c34:	subs	r6, r0, #0
   21c38:	beq	21c80 <fputs@plt+0x10b90>
   21c3c:	ldr	r0, [r4, #4]
   21c40:	add	sl, r4, #8
   21c44:	str	r7, [r6, #8]
   21c48:	str	r5, [r6, #12]
   21c4c:	add	r0, r0, #1
   21c50:	cmp	r0, #9
   21c54:	str	r0, [r4, #4]
   21c58:	bhi	21c88 <fputs@plt+0x10b98>
   21c5c:	ldr	r1, [r4, #12]
   21c60:	cmp	r1, #0
   21c64:	mov	r2, r6
   21c68:	ldrne	r3, [sp, #4]
   21c6c:	mov	r0, sl
   21c70:	mov	r6, #0
   21c74:	addne	r1, r1, r3, lsl #3
   21c78:	bl	1a3d0 <fputs@plt+0x92e0>
   21c7c:	b	21c00 <fputs@plt+0x10b10>
   21c80:	mov	r6, r7
   21c84:	b	21c00 <fputs@plt+0x10b10>
   21c88:	ldr	r3, [r4]
   21c8c:	cmp	r0, r3, lsl #1
   21c90:	bls	21c5c <fputs@plt+0x10b6c>
   21c94:	lsl	r2, r0, #4
   21c98:	cmp	r2, #1024	; 0x400
   21c9c:	lslls	r7, r0, #1
   21ca0:	movhi	r7, #128	; 0x80
   21ca4:	cmp	r3, r7
   21ca8:	beq	21c5c <fputs@plt+0x10b6c>
   21cac:	ldr	r3, [pc, #432]	; 21e64 <fputs@plt+0x10d74>
   21cb0:	add	r3, pc, r3
   21cb4:	ldr	r3, [r3, #328]	; 0x148
   21cb8:	cmp	r3, #0
   21cbc:	beq	21cc4 <fputs@plt+0x10bd4>
   21cc0:	blx	r3
   21cc4:	lsl	r0, r7, #3
   21cc8:	mov	r1, #0
   21ccc:	bl	21a40 <fputs@plt+0x10950>
   21cd0:	ldr	r3, [pc, #400]	; 21e68 <fputs@plt+0x10d78>
   21cd4:	mov	r9, r0
   21cd8:	add	r3, pc, r3
   21cdc:	ldr	r3, [r3, #332]	; 0x14c
   21ce0:	cmp	r3, #0
   21ce4:	beq	21cec <fputs@plt+0x10bfc>
   21ce8:	blx	r3
   21cec:	cmp	r9, #0
   21cf0:	ldr	r1, [r4, #12]
   21cf4:	beq	21c60 <fputs@plt+0x10b70>
   21cf8:	mov	r0, r1
   21cfc:	bl	19898 <fputs@plt+0x87a8>
   21d00:	ldr	r3, [pc, #356]	; 21e6c <fputs@plt+0x10d7c>
   21d04:	mov	r0, r9
   21d08:	str	r9, [r4, #12]
   21d0c:	add	r3, pc, r3
   21d10:	ldr	r3, [r3, #52]	; 0x34
   21d14:	blx	r3
   21d18:	lsr	r8, r0, #3
   21d1c:	bic	r2, r0, #7
   21d20:	mov	r1, #0
   21d24:	mov	r0, r9
   21d28:	str	r8, [r4]
   21d2c:	bl	10ebc <memset@plt>
   21d30:	ldr	r2, [r4, #8]
   21d34:	mov	r3, #0
   21d38:	str	r3, [r4, #8]
   21d3c:	cmp	r2, r3
   21d40:	beq	21d9c <fputs@plt+0x10cac>
   21d44:	ldr	r7, [pc, #292]	; 21e70 <fputs@plt+0x10d80>
   21d48:	add	r7, pc, r7
   21d4c:	ldr	ip, [r2, #12]
   21d50:	ldrb	r0, [ip], #1
   21d54:	cmp	r0, #0
   21d58:	beq	21e5c <fputs@plt+0x10d6c>
   21d5c:	mov	r1, #0
   21d60:	add	r3, r7, r0
   21d64:	ldrb	r0, [ip], #1
   21d68:	ldrb	r3, [r3, #336]	; 0x150
   21d6c:	cmp	r0, #0
   21d70:	eor	r3, r3, r1, lsl #3
   21d74:	eor	r1, r1, r3
   21d78:	bne	21d60 <fputs@plt+0x10c70>
   21d7c:	udiv	r3, r1, r8
   21d80:	mls	r1, r8, r3, r1
   21d84:	add	r1, r9, r1, lsl #3
   21d88:	ldr	fp, [r2]
   21d8c:	mov	r0, sl
   21d90:	bl	1a3d0 <fputs@plt+0x92e0>
   21d94:	subs	r2, fp, #0
   21d98:	bne	21d4c <fputs@plt+0x10c5c>
   21d9c:	ldrb	r3, [r5], #1
   21da0:	cmp	r3, #0
   21da4:	moveq	r0, r3
   21da8:	beq	21dd4 <fputs@plt+0x10ce4>
   21dac:	ldr	r1, [pc, #192]	; 21e74 <fputs@plt+0x10d84>
   21db0:	mov	r0, #0
   21db4:	add	r1, pc, r1
   21db8:	add	r3, r1, r3
   21dbc:	ldrb	r2, [r3, #336]	; 0x150
   21dc0:	ldrb	r3, [r5], #1
   21dc4:	eor	r2, r2, r0, lsl #3
   21dc8:	cmp	r3, #0
   21dcc:	eor	r0, r0, r2
   21dd0:	bne	21db8 <fputs@plt+0x10cc8>
   21dd4:	ldr	r2, [r4]
   21dd8:	ldr	r1, [r4, #12]
   21ddc:	udiv	r3, r0, r2
   21de0:	mls	r0, r2, r3, r0
   21de4:	str	r0, [sp, #4]
   21de8:	b	21c60 <fputs@plt+0x10b70>
   21dec:	ldr	r3, [r0]
   21df0:	ldr	r2, [r0, #4]
   21df4:	ldr	r1, [sp, #4]
   21df8:	cmp	r2, #0
   21dfc:	strne	r3, [r2]
   21e00:	ldrne	r3, [r0]
   21e04:	streq	r3, [r4, #8]
   21e08:	cmp	r3, #0
   21e0c:	strne	r2, [r3, #4]
   21e10:	ldr	r2, [r4, #12]
   21e14:	cmp	r2, #0
   21e18:	beq	21e38 <fputs@plt+0x10d48>
   21e1c:	add	ip, r2, r1, lsl #3
   21e20:	ldr	lr, [ip, #4]
   21e24:	cmp	r0, lr
   21e28:	streq	r3, [ip, #4]
   21e2c:	ldr	r3, [r2, r1, lsl #3]
   21e30:	sub	r3, r3, #1
   21e34:	str	r3, [r2, r1, lsl #3]
   21e38:	bl	19898 <fputs@plt+0x87a8>
   21e3c:	ldr	r3, [r4, #4]
   21e40:	sub	r3, r3, #1
   21e44:	cmp	r3, #0
   21e48:	str	r3, [r4, #4]
   21e4c:	bne	21c00 <fputs@plt+0x10b10>
   21e50:	mov	r0, r4
   21e54:	bl	1996c <fputs@plt+0x887c>
   21e58:	b	21c00 <fputs@plt+0x10b10>
   21e5c:	mov	r1, r9
   21e60:	b	21d88 <fputs@plt+0x10c98>
   21e64:	muleq	r9, r8, fp
   21e68:	andeq	r1, r9, r0, ror fp
   21e6c:	andeq	sp, r8, ip, ror #8
   21e70:	andeq	r3, r7, r0, lsr #27
   21e74:	andeq	r3, r7, r4, lsr sp
   21e78:	strd	r4, [sp, #-24]!	; 0xffffffe8
   21e7c:	strd	r6, [sp, #8]
   21e80:	subs	r7, r1, #0
   21e84:	str	r8, [sp, #16]
   21e88:	str	lr, [sp, #20]
   21e8c:	beq	22028 <fputs@plt+0x10f38>
   21e90:	cmp	r0, #0
   21e94:	beq	22010 <fputs@plt+0x10f20>
   21e98:	ldr	r3, [r0, #456]	; 0x1c8
   21e9c:	cmp	r3, #0
   21ea0:	beq	22010 <fputs@plt+0x10f20>
   21ea4:	ldr	r5, [r7, #8]
   21ea8:	mov	r4, r0
   21eac:	cmp	r5, #0
   21eb0:	bne	21ecc <fputs@plt+0x10ddc>
   21eb4:	b	21efc <fputs@plt+0x10e0c>
   21eb8:	mov	r1, r5
   21ebc:	mov	r0, r4
   21ec0:	bl	223f4 <fputs@plt+0x11304>
   21ec4:	subs	r5, r6, #0
   21ec8:	beq	21efc <fputs@plt+0x10e0c>
   21ecc:	mov	r2, #0
   21ed0:	ldr	r6, [r5, #20]
   21ed4:	cmp	r4, r2
   21ed8:	beq	21ee8 <fputs@plt+0x10df8>
   21edc:	ldr	r3, [r4, #456]	; 0x1c8
   21ee0:	cmp	r3, r2
   21ee4:	bne	21eb8 <fputs@plt+0x10dc8>
   21ee8:	ldr	r1, [r5]
   21eec:	ldr	r0, [r5, #24]
   21ef0:	add	r0, r0, #24
   21ef4:	bl	21bb8 <fputs@plt+0x10ac8>
   21ef8:	b	21eb8 <fputs@plt+0x10dc8>
   21efc:	ldr	r5, [r7, #16]
   21f00:	cmp	r5, #0
   21f04:	bne	21f58 <fputs@plt+0x10e68>
   21f08:	b	21fa0 <fputs@plt+0x10eb0>
   21f0c:	ldr	r3, [r4, #456]	; 0x1c8
   21f10:	cmp	r3, #0
   21f14:	beq	21f60 <fputs@plt+0x10e70>
   21f18:	ldr	r1, [r5, #28]
   21f1c:	cmp	r1, #0
   21f20:	beq	21f2c <fputs@plt+0x10e3c>
   21f24:	mov	r0, r4
   21f28:	bl	22944 <fputs@plt+0x11854>
   21f2c:	ldr	r1, [r5, #32]
   21f30:	cmp	r1, #0
   21f34:	beq	21f40 <fputs@plt+0x10e50>
   21f38:	mov	r0, r4
   21f3c:	bl	22944 <fputs@plt+0x11854>
   21f40:	ldr	r6, [r5, #4]
   21f44:	mov	r1, r5
   21f48:	mov	r0, r4
   21f4c:	bl	19bf4 <fputs@plt+0x8b04>
   21f50:	subs	r5, r6, #0
   21f54:	beq	21fa0 <fputs@plt+0x10eb0>
   21f58:	cmp	r4, #0
   21f5c:	bne	21f0c <fputs@plt+0x10e1c>
   21f60:	ldrd	r2, [r5, #12]
   21f64:	cmp	r3, #0
   21f68:	strne	r2, [r3, #12]
   21f6c:	beq	21f84 <fputs@plt+0x10e94>
   21f70:	ldr	r3, [r5, #12]
   21f74:	cmp	r3, #0
   21f78:	ldrne	r2, [r5, #16]
   21f7c:	strne	r2, [r3, #16]
   21f80:	b	21f18 <fputs@plt+0x10e28>
   21f84:	ldr	r0, [r7, #64]	; 0x40
   21f88:	cmp	r2, #0
   21f8c:	ldrne	r1, [r2, #8]
   21f90:	ldreq	r1, [r5, #8]
   21f94:	add	r0, r0, #56	; 0x38
   21f98:	bl	21bb8 <fputs@plt+0x10ac8>
   21f9c:	b	21f70 <fputs@plt+0x10e80>
   21fa0:	add	r2, r7, #34	; 0x22
   21fa4:	add	r1, r7, #4
   21fa8:	mov	r0, r4
   21fac:	bl	22460 <fputs@plt+0x11370>
   21fb0:	mov	r0, r4
   21fb4:	ldr	r1, [r7]
   21fb8:	bl	19bf4 <fputs@plt+0x8b04>
   21fbc:	mov	r0, r4
   21fc0:	ldr	r1, [r7, #20]
   21fc4:	bl	19bf4 <fputs@plt+0x8b04>
   21fc8:	mov	r2, #1
   21fcc:	mov	r0, r4
   21fd0:	ldr	r1, [r7, #12]
   21fd4:	bl	22154 <fputs@plt+0x11064>
   21fd8:	mov	r0, r4
   21fdc:	ldr	r1, [r7, #24]
   21fe0:	bl	222ec <fputs@plt+0x111fc>
   21fe4:	mov	r1, r7
   21fe8:	mov	r0, r4
   21fec:	bl	1cd94 <fputs@plt+0xbca4>
   21ff0:	mov	r1, r7
   21ff4:	mov	r0, r4
   21ff8:	ldrd	r4, [sp]
   21ffc:	ldrd	r6, [sp, #8]
   22000:	ldr	r8, [sp, #16]
   22004:	ldr	lr, [sp, #20]
   22008:	add	sp, sp, #24
   2200c:	b	19bf4 <fputs@plt+0x8b04>
   22010:	ldrh	r3, [r7, #36]	; 0x24
   22014:	sub	r3, r3, #1
   22018:	uxth	r3, r3
   2201c:	cmp	r3, #0
   22020:	strh	r3, [r7, #36]	; 0x24
   22024:	beq	21ea4 <fputs@plt+0x10db4>
   22028:	ldrd	r4, [sp]
   2202c:	ldrd	r6, [sp, #8]
   22030:	ldr	r8, [sp, #16]
   22034:	add	sp, sp, #20
   22038:	pop	{pc}		; (ldr pc, [sp], #4)
   2203c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22040:	strd	r6, [sp, #8]
   22044:	subs	r7, r1, #0
   22048:	str	r8, [sp, #16]
   2204c:	str	lr, [sp, #20]
   22050:	beq	22140 <fputs@plt+0x11050>
   22054:	mov	r4, r7
   22058:	mov	r5, r0
   2205c:	ldr	r3, [r4], #8
   22060:	cmp	r3, #0
   22064:	movgt	r6, #0
   22068:	bgt	220c4 <fputs@plt+0x10fd4>
   2206c:	b	22120 <fputs@plt+0x11030>
   22070:	tst	r3, #4
   22074:	bne	22110 <fputs@plt+0x11020>
   22078:	mov	r0, r5
   2207c:	ldr	r1, [r4, #16]
   22080:	add	r4, r4, #72	; 0x48
   22084:	bl	21e78 <fputs@plt+0x10d88>
   22088:	mov	r2, #1
   2208c:	mov	r0, r5
   22090:	ldr	r1, [r4, #-52]	; 0xffffffcc
   22094:	bl	22154 <fputs@plt+0x11064>
   22098:	mov	r0, r5
   2209c:	ldr	r1, [r4, #-24]	; 0xffffffe8
   220a0:	bl	2222c <fputs@plt+0x1113c>
   220a4:	ldr	r3, [r4, #-20]	; 0xffffffec
   220a8:	mov	r0, r5
   220ac:	subs	r1, r3, #0
   220b0:	beq	220b8 <fputs@plt+0x10fc8>
   220b4:	bl	1c720 <fputs@plt+0xb630>
   220b8:	ldr	r3, [r7]
   220bc:	cmp	r3, r6
   220c0:	ble	22120 <fputs@plt+0x11030>
   220c4:	mov	r0, r5
   220c8:	ldr	r1, [r4, #4]
   220cc:	add	r6, r6, #1
   220d0:	bl	19bf4 <fputs@plt+0x8b04>
   220d4:	mov	r0, r5
   220d8:	ldr	r1, [r4, #8]
   220dc:	bl	19bf4 <fputs@plt+0x8b04>
   220e0:	mov	r0, r5
   220e4:	ldr	r1, [r4, #12]
   220e8:	bl	19bf4 <fputs@plt+0x8b04>
   220ec:	ldrb	r3, [r4, #37]	; 0x25
   220f0:	tst	r3, #2
   220f4:	beq	22070 <fputs@plt+0x10f80>
   220f8:	mov	r0, r5
   220fc:	ldr	r1, [r4, #64]	; 0x40
   22100:	bl	19bf4 <fputs@plt+0x8b04>
   22104:	ldrb	r3, [r4, #37]	; 0x25
   22108:	tst	r3, #4
   2210c:	beq	22078 <fputs@plt+0x10f88>
   22110:	mov	r0, r5
   22114:	ldr	r1, [r4, #64]	; 0x40
   22118:	bl	222ec <fputs@plt+0x111fc>
   2211c:	b	22078 <fputs@plt+0x10f88>
   22120:	mov	r1, r7
   22124:	mov	r0, r5
   22128:	ldrd	r4, [sp]
   2212c:	ldrd	r6, [sp, #8]
   22130:	ldr	r8, [sp, #16]
   22134:	ldr	lr, [sp, #20]
   22138:	add	sp, sp, #24
   2213c:	b	19bf4 <fputs@plt+0x8b04>
   22140:	ldrd	r4, [sp]
   22144:	ldrd	r6, [sp, #8]
   22148:	ldr	r8, [sp, #16]
   2214c:	add	sp, sp, #20
   22150:	pop	{pc}		; (ldr pc, [sp], #4)
   22154:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22158:	subs	r4, r1, #0
   2215c:	strd	r6, [sp, #8]
   22160:	str	r8, [sp, #16]
   22164:	str	lr, [sp, #20]
   22168:	beq	22218 <fputs@plt+0x11128>
   2216c:	mov	r5, r0
   22170:	mov	r7, r2
   22174:	b	22180 <fputs@plt+0x11090>
   22178:	subs	r4, r6, #0
   2217c:	beq	22218 <fputs@plt+0x11128>
   22180:	mov	r0, r5
   22184:	ldr	r1, [r4]
   22188:	ldr	r6, [r4, #48]	; 0x30
   2218c:	bl	222ec <fputs@plt+0x111fc>
   22190:	mov	r0, r5
   22194:	ldr	r1, [r4, #28]
   22198:	bl	2203c <fputs@plt+0x10f4c>
   2219c:	mov	r0, r5
   221a0:	ldr	r1, [r4, #32]
   221a4:	bl	2222c <fputs@plt+0x1113c>
   221a8:	mov	r0, r5
   221ac:	ldr	r1, [r4, #36]	; 0x24
   221b0:	bl	222ec <fputs@plt+0x111fc>
   221b4:	mov	r0, r5
   221b8:	ldr	r1, [r4, #40]	; 0x28
   221bc:	bl	2222c <fputs@plt+0x1113c>
   221c0:	mov	r0, r5
   221c4:	ldr	r1, [r4, #44]	; 0x2c
   221c8:	bl	222ec <fputs@plt+0x111fc>
   221cc:	mov	r0, r5
   221d0:	ldr	r1, [r4, #56]	; 0x38
   221d4:	bl	2222c <fputs@plt+0x1113c>
   221d8:	mov	r0, r5
   221dc:	ldr	r1, [r4, #60]	; 0x3c
   221e0:	bl	2222c <fputs@plt+0x1113c>
   221e4:	ldr	r3, [r4, #64]	; 0x40
   221e8:	mov	r0, r5
   221ec:	subs	r1, r3, #0
   221f0:	beq	221f8 <fputs@plt+0x11108>
   221f4:	bl	228bc <fputs@plt+0x117cc>
   221f8:	cmp	r7, #0
   221fc:	mov	r7, #1
   22200:	beq	22178 <fputs@plt+0x11088>
   22204:	mov	r1, r4
   22208:	mov	r0, r5
   2220c:	bl	19bf4 <fputs@plt+0x8b04>
   22210:	subs	r4, r6, #0
   22214:	bne	22180 <fputs@plt+0x11090>
   22218:	ldrd	r4, [sp]
   2221c:	ldrd	r6, [sp, #8]
   22220:	ldr	r8, [sp, #16]
   22224:	add	sp, sp, #20
   22228:	pop	{pc}		; (ldr pc, [sp], #4)
   2222c:	strd	r4, [sp, #-16]!
   22230:	subs	r4, r1, #0
   22234:	str	r6, [sp, #8]
   22238:	str	lr, [sp, #12]
   2223c:	beq	22258 <fputs@plt+0x11168>
   22240:	ldr	r3, [r4, #4]
   22244:	mov	r5, r0
   22248:	tst	r3, #16384	; 0x4000
   2224c:	beq	22268 <fputs@plt+0x11178>
   22250:	tst	r3, #32768	; 0x8000
   22254:	beq	222ac <fputs@plt+0x111bc>
   22258:	ldrd	r4, [sp]
   2225c:	ldr	r6, [sp, #8]
   22260:	add	sp, sp, #12
   22264:	pop	{pc}		; (ldr pc, [sp], #4)
   22268:	ldr	r1, [r4, #12]
   2226c:	bl	2222c <fputs@plt+0x1113c>
   22270:	mov	r0, r5
   22274:	ldr	r1, [r4, #16]
   22278:	bl	2222c <fputs@plt+0x1113c>
   2227c:	ldr	r3, [r4, #4]
   22280:	tst	r3, #65536	; 0x10000
   22284:	bne	222d8 <fputs@plt+0x111e8>
   22288:	tst	r3, #2048	; 0x800
   2228c:	ldr	r1, [r4, #20]
   22290:	beq	222c8 <fputs@plt+0x111d8>
   22294:	mov	r2, #1
   22298:	mov	r0, r5
   2229c:	bl	22154 <fputs@plt+0x11064>
   222a0:	ldr	r3, [r4, #4]
   222a4:	tst	r3, #32768	; 0x8000
   222a8:	bne	22258 <fputs@plt+0x11168>
   222ac:	mov	r1, r4
   222b0:	mov	r0, r5
   222b4:	ldrd	r4, [sp]
   222b8:	ldr	r6, [sp, #8]
   222bc:	ldr	lr, [sp, #12]
   222c0:	add	sp, sp, #16
   222c4:	b	19bf4 <fputs@plt+0x8b04>
   222c8:	mov	r0, r5
   222cc:	bl	222ec <fputs@plt+0x111fc>
   222d0:	ldr	r3, [r4, #4]
   222d4:	b	22250 <fputs@plt+0x11160>
   222d8:	mov	r0, r5
   222dc:	ldr	r1, [r4, #8]
   222e0:	bl	19bf4 <fputs@plt+0x8b04>
   222e4:	ldr	r3, [r4, #4]
   222e8:	b	22288 <fputs@plt+0x11198>
   222ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   222f0:	strd	r6, [sp, #8]
   222f4:	subs	r7, r1, #0
   222f8:	str	r8, [sp, #16]
   222fc:	str	lr, [sp, #20]
   22300:	beq	22384 <fputs@plt+0x11294>
   22304:	ldr	r3, [r7]
   22308:	mov	r5, r0
   2230c:	ldr	r1, [r7, #4]
   22310:	cmp	r3, #0
   22314:	ble	2235c <fputs@plt+0x1126c>
   22318:	add	r4, r1, #20
   2231c:	mov	r6, #0
   22320:	mov	r0, r5
   22324:	ldr	r1, [r4, #-20]	; 0xffffffec
   22328:	add	r6, r6, #1
   2232c:	bl	2222c <fputs@plt+0x1113c>
   22330:	mov	r0, r5
   22334:	ldr	r1, [r4, #-16]
   22338:	add	r4, r4, #20
   2233c:	bl	19bf4 <fputs@plt+0x8b04>
   22340:	mov	r0, r5
   22344:	ldr	r1, [r4, #-32]	; 0xffffffe0
   22348:	bl	19bf4 <fputs@plt+0x8b04>
   2234c:	ldr	r3, [r7]
   22350:	cmp	r3, r6
   22354:	bgt	22320 <fputs@plt+0x11230>
   22358:	ldr	r1, [r7, #4]
   2235c:	mov	r0, r5
   22360:	bl	19bf4 <fputs@plt+0x8b04>
   22364:	mov	r1, r7
   22368:	mov	r0, r5
   2236c:	ldrd	r4, [sp]
   22370:	ldrd	r6, [sp, #8]
   22374:	ldr	r8, [sp, #16]
   22378:	ldr	lr, [sp, #20]
   2237c:	add	sp, sp, #24
   22380:	b	19bf4 <fputs@plt+0x8b04>
   22384:	ldrd	r4, [sp]
   22388:	ldrd	r6, [sp, #8]
   2238c:	ldr	r8, [sp, #16]
   22390:	add	sp, sp, #20
   22394:	pop	{pc}		; (ldr pc, [sp], #4)
   22398:	strd	r4, [sp, #-16]!
   2239c:	mov	r4, r0
   223a0:	ldr	r5, [r0]
   223a4:	ldr	r1, [r0, #120]	; 0x78
   223a8:	str	r6, [sp, #8]
   223ac:	str	lr, [sp, #12]
   223b0:	mov	r0, r5
   223b4:	bl	19bf4 <fputs@plt+0x8b04>
   223b8:	mov	r0, r5
   223bc:	ldr	r1, [r4, #324]	; 0x144
   223c0:	bl	222ec <fputs@plt+0x111fc>
   223c4:	cmp	r5, #0
   223c8:	beq	223dc <fputs@plt+0x112ec>
   223cc:	ldrb	r2, [r4, #24]
   223d0:	ldr	r3, [r5, #256]	; 0x100
   223d4:	sub	r3, r3, r2
   223d8:	str	r3, [r5, #256]	; 0x100
   223dc:	mov	r3, #0
   223e0:	strb	r3, [r4, #24]
   223e4:	ldrd	r4, [sp]
   223e8:	ldr	r6, [sp, #8]
   223ec:	add	sp, sp, #12
   223f0:	pop	{pc}		; (ldr pc, [sp], #4)
   223f4:	strd	r4, [sp, #-16]!
   223f8:	mov	r4, r1
   223fc:	mov	r5, r0
   22400:	ldr	r1, [r1, #36]	; 0x24
   22404:	str	r6, [sp, #8]
   22408:	str	lr, [sp, #12]
   2240c:	bl	2222c <fputs@plt+0x1113c>
   22410:	mov	r0, r5
   22414:	ldr	r1, [r4, #40]	; 0x28
   22418:	bl	222ec <fputs@plt+0x111fc>
   2241c:	mov	r0, r5
   22420:	ldr	r1, [r4, #16]
   22424:	bl	19bf4 <fputs@plt+0x8b04>
   22428:	ldrb	r3, [r4, #55]	; 0x37
   2242c:	tst	r3, #16
   22430:	bne	22450 <fputs@plt+0x11360>
   22434:	mov	r1, r4
   22438:	mov	r0, r5
   2243c:	ldrd	r4, [sp]
   22440:	ldr	r6, [sp, #8]
   22444:	ldr	lr, [sp, #12]
   22448:	add	sp, sp, #16
   2244c:	b	19bf4 <fputs@plt+0x8b04>
   22450:	mov	r0, r5
   22454:	ldr	r1, [r4, #32]
   22458:	bl	19bf4 <fputs@plt+0x8b04>
   2245c:	b	22434 <fputs@plt+0x11344>
   22460:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22464:	ldr	r4, [r1]
   22468:	strd	r6, [sp, #8]
   2246c:	str	r8, [sp, #16]
   22470:	str	lr, [sp, #20]
   22474:	cmp	r4, #0
   22478:	beq	224f8 <fputs@plt+0x11408>
   2247c:	ldrsh	r3, [r2]
   22480:	mov	r7, r2
   22484:	mov	r5, r0
   22488:	mov	r8, r1
   2248c:	cmp	r3, #0
   22490:	ble	224d8 <fputs@plt+0x113e8>
   22494:	add	r4, r4, #16
   22498:	mov	r6, #0
   2249c:	mov	r0, r5
   224a0:	ldr	r1, [r4, #-16]
   224a4:	add	r6, r6, #1
   224a8:	bl	19bf4 <fputs@plt+0x8b04>
   224ac:	mov	r0, r5
   224b0:	ldr	r1, [r4, #-12]
   224b4:	add	r4, r4, #16
   224b8:	bl	2222c <fputs@plt+0x1113c>
   224bc:	mov	r0, r5
   224c0:	ldr	r1, [r4, #-24]	; 0xffffffe8
   224c4:	bl	19bf4 <fputs@plt+0x8b04>
   224c8:	ldrsh	r3, [r7]
   224cc:	cmp	r6, r3
   224d0:	blt	2249c <fputs@plt+0x113ac>
   224d4:	ldr	r4, [r8]
   224d8:	mov	r1, r4
   224dc:	mov	r0, r5
   224e0:	ldrd	r4, [sp]
   224e4:	ldrd	r6, [sp, #8]
   224e8:	ldr	r8, [sp, #16]
   224ec:	ldr	lr, [sp, #20]
   224f0:	add	sp, sp, #24
   224f4:	b	19bf4 <fputs@plt+0x8b04>
   224f8:	ldrd	r4, [sp]
   224fc:	ldrd	r6, [sp, #8]
   22500:	ldr	r8, [sp, #16]
   22504:	add	sp, sp, #20
   22508:	pop	{pc}		; (ldr pc, [sp], #4)
   2250c:	strd	r4, [sp, #-16]!
   22510:	ldr	r4, [r1]
   22514:	str	r6, [sp, #8]
   22518:	str	lr, [sp, #12]
   2251c:	cmp	r4, #0
   22520:	beq	22558 <fputs@plt+0x11468>
   22524:	mov	r6, r0
   22528:	add	r2, r4, #34	; 0x22
   2252c:	mov	r5, r1
   22530:	add	r1, r4, #4
   22534:	bl	22460 <fputs@plt+0x11370>
   22538:	mov	r1, r4
   2253c:	mov	r0, r6
   22540:	bl	1cd94 <fputs@plt+0xbca4>
   22544:	mov	r1, r4
   22548:	mov	r0, r6
   2254c:	bl	19bf4 <fputs@plt+0x8b04>
   22550:	mov	r3, #0
   22554:	str	r3, [r5]
   22558:	ldrd	r4, [sp]
   2255c:	ldr	r6, [sp, #8]
   22560:	add	sp, sp, #12
   22564:	pop	{pc}		; (ldr pc, [sp], #4)
   22568:	cmp	r1, #0
   2256c:	beq	225c8 <fputs@plt+0x114d8>
   22570:	cmp	r3, #0
   22574:	beq	22598 <fputs@plt+0x114a8>
   22578:	ldr	ip, [r3, #4]
   2257c:	mov	r0, #256	; 0x100
   22580:	movt	r0, #32
   22584:	str	r3, [r1, #16]
   22588:	ldr	r3, [r1, #4]
   2258c:	and	r0, r0, ip
   22590:	orr	r0, r3, r0
   22594:	str	r0, [r1, #4]
   22598:	cmp	r2, #0
   2259c:	beq	225c0 <fputs@plt+0x114d0>
   225a0:	ldr	r0, [r2, #4]
   225a4:	mov	r3, #256	; 0x100
   225a8:	movt	r3, #32
   225ac:	str	r2, [r1, #12]
   225b0:	ldr	r2, [r1, #4]
   225b4:	and	r3, r3, r0
   225b8:	orr	r3, r2, r3
   225bc:	str	r3, [r1, #4]
   225c0:	mov	r0, r1
   225c4:	b	1c100 <fputs@plt+0xb010>
   225c8:	mov	r1, r2
   225cc:	strd	r4, [sp, #-16]!
   225d0:	mov	r5, r0
   225d4:	mov	r4, r3
   225d8:	str	r6, [sp, #8]
   225dc:	str	lr, [sp, #12]
   225e0:	bl	2222c <fputs@plt+0x1113c>
   225e4:	mov	r1, r4
   225e8:	mov	r0, r5
   225ec:	ldrd	r4, [sp]
   225f0:	ldr	r6, [sp, #8]
   225f4:	ldr	lr, [sp, #12]
   225f8:	add	sp, sp, #16
   225fc:	b	2222c <fputs@plt+0x1113c>
   22600:	ldr	r3, [r0]
   22604:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22608:	ldr	r5, [r0, #12]
   2260c:	ldr	r4, [r0, #20]
   22610:	ldr	r3, [r3]
   22614:	subs	r5, r5, #1
   22618:	strd	r6, [sp, #8]
   2261c:	str	r8, [sp, #16]
   22620:	mov	r8, r0
   22624:	str	lr, [sp, #20]
   22628:	ldr	r6, [r3]
   2262c:	bpl	22654 <fputs@plt+0x11564>
   22630:	b	226a4 <fputs@plt+0x115b4>
   22634:	tst	r3, #16
   22638:	bne	22678 <fputs@plt+0x11588>
   2263c:	tst	r3, #32
   22640:	bne	22678 <fputs@plt+0x11588>
   22644:	sub	r5, r5, #1
   22648:	add	r4, r4, #48	; 0x30
   2264c:	cmn	r5, #1
   22650:	beq	226a0 <fputs@plt+0x115b0>
   22654:	ldrh	r3, [r4, #20]
   22658:	tst	r3, #1
   2265c:	beq	22634 <fputs@plt+0x11544>
   22660:	mov	r0, r6
   22664:	ldr	r1, [r4]
   22668:	bl	2222c <fputs@plt+0x1113c>
   2266c:	ldrh	r3, [r4, #20]
   22670:	tst	r3, #16
   22674:	beq	2263c <fputs@plt+0x1154c>
   22678:	ldr	r7, [r4, #12]
   2267c:	sub	r5, r5, #1
   22680:	add	r4, r4, #48	; 0x30
   22684:	mov	r0, r7
   22688:	bl	22600 <fputs@plt+0x11510>
   2268c:	mov	r1, r7
   22690:	mov	r0, r6
   22694:	bl	19bf4 <fputs@plt+0x8b04>
   22698:	cmn	r5, #1
   2269c:	bne	22654 <fputs@plt+0x11564>
   226a0:	ldr	r4, [r8, #20]
   226a4:	add	r8, r8, #24
   226a8:	cmp	r4, r8
   226ac:	beq	226d0 <fputs@plt+0x115e0>
   226b0:	mov	r1, r4
   226b4:	mov	r0, r6
   226b8:	ldrd	r4, [sp]
   226bc:	ldrd	r6, [sp, #8]
   226c0:	ldr	r8, [sp, #16]
   226c4:	ldr	lr, [sp, #20]
   226c8:	add	sp, sp, #24
   226cc:	b	19bf4 <fputs@plt+0x8b04>
   226d0:	ldrd	r4, [sp]
   226d4:	ldrd	r6, [sp, #8]
   226d8:	ldr	r8, [sp, #16]
   226dc:	add	sp, sp, #20
   226e0:	pop	{pc}		; (ldr pc, [sp], #4)
   226e4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   226e8:	subs	r5, r1, #0
   226ec:	strd	r6, [sp, #8]
   226f0:	str	r8, [sp, #16]
   226f4:	str	lr, [sp, #20]
   226f8:	beq	227bc <fputs@plt+0x116cc>
   226fc:	ldrb	r2, [r5, #43]	; 0x2b
   22700:	mov	r7, r0
   22704:	cmp	r2, #0
   22708:	beq	2275c <fputs@plt+0x1166c>
   2270c:	mov	r4, r5
   22710:	mov	r6, #0
   22714:	b	22724 <fputs@plt+0x11634>
   22718:	cmp	r2, r6
   2271c:	add	r4, r4, #80	; 0x50
   22720:	ble	2275c <fputs@plt+0x1166c>
   22724:	ldr	r3, [r4, #800]	; 0x320
   22728:	add	r6, r6, #1
   2272c:	cmp	r3, #0
   22730:	beq	22718 <fputs@plt+0x11628>
   22734:	ldr	r3, [r3, #36]	; 0x24
   22738:	tst	r3, #2048	; 0x800
   2273c:	beq	22718 <fputs@plt+0x11628>
   22740:	mov	r0, r7
   22744:	ldr	r1, [r4, #796]	; 0x31c
   22748:	add	r4, r4, #80	; 0x50
   2274c:	bl	19bf4 <fputs@plt+0x8b04>
   22750:	ldrb	r2, [r5, #43]	; 0x2b
   22754:	cmp	r2, r6
   22758:	bgt	22724 <fputs@plt+0x11634>
   2275c:	add	r0, r5, #328	; 0x148
   22760:	bl	22600 <fputs@plt+0x11510>
   22764:	ldr	r4, [r5, #16]
   22768:	cmp	r4, #0
   2276c:	beq	2279c <fputs@plt+0x116ac>
   22770:	ldr	r3, [r4, #52]	; 0x34
   22774:	mov	r1, r4
   22778:	mov	r0, r7
   2277c:	str	r3, [r5, #16]
   22780:	bl	1d3ec <fputs@plt+0xc2fc>
   22784:	mov	r1, r4
   22788:	mov	r0, r7
   2278c:	bl	19bf4 <fputs@plt+0x8b04>
   22790:	ldr	r4, [r5, #16]
   22794:	cmp	r4, #0
   22798:	bne	22770 <fputs@plt+0x11680>
   2279c:	mov	r1, r5
   227a0:	mov	r0, r7
   227a4:	ldrd	r4, [sp]
   227a8:	ldrd	r6, [sp, #8]
   227ac:	ldr	r8, [sp, #16]
   227b0:	ldr	lr, [sp, #20]
   227b4:	add	sp, sp, #24
   227b8:	b	19bf4 <fputs@plt+0x8b04>
   227bc:	ldrd	r4, [sp]
   227c0:	ldrd	r6, [sp, #8]
   227c4:	ldr	r8, [sp, #16]
   227c8:	add	sp, sp, #20
   227cc:	pop	{pc}		; (ldr pc, [sp], #4)
   227d0:	strd	r4, [sp, #-16]!
   227d4:	subs	r4, r1, #0
   227d8:	str	r6, [sp, #8]
   227dc:	str	lr, [sp, #12]
   227e0:	beq	2283c <fputs@plt+0x1174c>
   227e4:	mov	r5, r0
   227e8:	mov	r0, r5
   227ec:	ldr	r1, [r4, #16]
   227f0:	ldr	r6, [r4, #28]
   227f4:	bl	2222c <fputs@plt+0x1113c>
   227f8:	mov	r0, r5
   227fc:	ldr	r1, [r4, #20]
   22800:	bl	222ec <fputs@plt+0x111fc>
   22804:	mov	r0, r5
   22808:	mov	r2, #1
   2280c:	ldr	r1, [r4, #8]
   22810:	bl	22154 <fputs@plt+0x11064>
   22814:	ldr	r3, [r4, #24]
   22818:	mov	r0, r5
   2281c:	subs	r1, r3, #0
   22820:	beq	22828 <fputs@plt+0x11738>
   22824:	bl	1c720 <fputs@plt+0xb630>
   22828:	mov	r1, r4
   2282c:	mov	r0, r5
   22830:	bl	19bf4 <fputs@plt+0x8b04>
   22834:	subs	r4, r6, #0
   22838:	bne	227e8 <fputs@plt+0x116f8>
   2283c:	ldrd	r4, [sp]
   22840:	ldr	r6, [sp, #8]
   22844:	add	sp, sp, #12
   22848:	pop	{pc}		; (ldr pc, [sp], #4)
   2284c:	strd	r4, [sp, #-16]!
   22850:	mov	r4, r1
   22854:	mov	r5, r0
   22858:	ldr	r1, [r1, #28]
   2285c:	str	r6, [sp, #8]
   22860:	str	lr, [sp, #12]
   22864:	bl	227d0 <fputs@plt+0x116e0>
   22868:	mov	r0, r5
   2286c:	ldr	r1, [r4]
   22870:	bl	19bf4 <fputs@plt+0x8b04>
   22874:	mov	r0, r5
   22878:	ldr	r1, [r4, #4]
   2287c:	bl	19bf4 <fputs@plt+0x8b04>
   22880:	mov	r0, r5
   22884:	ldr	r1, [r4, #12]
   22888:	bl	2222c <fputs@plt+0x1113c>
   2288c:	ldr	r1, [r4, #16]
   22890:	cmp	r1, #0
   22894:	beq	228a0 <fputs@plt+0x117b0>
   22898:	mov	r0, r5
   2289c:	bl	1c720 <fputs@plt+0xb630>
   228a0:	mov	r1, r4
   228a4:	mov	r0, r5
   228a8:	ldrd	r4, [sp]
   228ac:	ldr	r6, [sp, #8]
   228b0:	ldr	lr, [sp, #12]
   228b4:	add	sp, sp, #16
   228b8:	b	19bf4 <fputs@plt+0x8b04>
   228bc:	ldr	r3, [r1]
   228c0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   228c4:	mov	r5, r0
   228c8:	strd	r6, [sp, #8]
   228cc:	mov	r7, r1
   228d0:	str	r8, [sp, #16]
   228d4:	str	lr, [sp, #20]
   228d8:	cmp	r3, #0
   228dc:	ble	22924 <fputs@plt+0x11834>
   228e0:	mov	r4, r1
   228e4:	mov	r6, #0
   228e8:	mov	r0, r5
   228ec:	ldr	r1, [r4, #12]
   228f0:	add	r6, r6, #1
   228f4:	bl	222ec <fputs@plt+0x111fc>
   228f8:	mov	r2, #1
   228fc:	mov	r0, r5
   22900:	ldr	r1, [r4, #16]
   22904:	bl	22154 <fputs@plt+0x11064>
   22908:	mov	r0, r5
   2290c:	ldr	r1, [r4, #8]
   22910:	add	r4, r4, #16
   22914:	bl	19bf4 <fputs@plt+0x8b04>
   22918:	ldr	r3, [r7]
   2291c:	cmp	r6, r3
   22920:	blt	228e8 <fputs@plt+0x117f8>
   22924:	mov	r1, r7
   22928:	mov	r0, r5
   2292c:	ldrd	r4, [sp]
   22930:	ldrd	r6, [sp, #8]
   22934:	ldr	r8, [sp, #16]
   22938:	ldr	lr, [sp, #20]
   2293c:	add	sp, sp, #24
   22940:	b	19bf4 <fputs@plt+0x8b04>
   22944:	strd	r4, [sp, #-16]!
   22948:	mov	r4, r0
   2294c:	mov	r5, r1
   22950:	str	r6, [sp, #8]
   22954:	ldr	r6, [r1, #28]
   22958:	str	lr, [sp, #12]
   2295c:	ldr	r1, [r6, #16]
   22960:	bl	2222c <fputs@plt+0x1113c>
   22964:	mov	r0, r4
   22968:	ldr	r1, [r6, #20]
   2296c:	bl	222ec <fputs@plt+0x111fc>
   22970:	mov	r0, r4
   22974:	mov	r2, #1
   22978:	ldr	r1, [r6, #8]
   2297c:	bl	22154 <fputs@plt+0x11064>
   22980:	mov	r0, r4
   22984:	ldr	r1, [r5, #12]
   22988:	bl	2222c <fputs@plt+0x1113c>
   2298c:	mov	r1, r5
   22990:	mov	r0, r4
   22994:	ldrd	r4, [sp]
   22998:	ldr	r6, [sp, #8]
   2299c:	ldr	lr, [sp, #12]
   229a0:	add	sp, sp, #16
   229a4:	b	19bf4 <fputs@plt+0x8b04>
   229a8:	sub	r1, r1, #163	; 0xa3
   229ac:	mov	ip, r2
   229b0:	cmp	r1, #86	; 0x56
   229b4:	addls	pc, pc, r1, lsl #2
   229b8:	b	22b70 <fputs@plt+0x11a80>
   229bc:	b	22b80 <fputs@plt+0x11a90>
   229c0:	b	22b70 <fputs@plt+0x11a80>
   229c4:	b	22b70 <fputs@plt+0x11a80>
   229c8:	b	22b70 <fputs@plt+0x11a80>
   229cc:	b	22b70 <fputs@plt+0x11a80>
   229d0:	b	22b70 <fputs@plt+0x11a80>
   229d4:	b	22b70 <fputs@plt+0x11a80>
   229d8:	b	22b70 <fputs@plt+0x11a80>
   229dc:	b	22b70 <fputs@plt+0x11a80>
   229e0:	b	22b18 <fputs@plt+0x11a28>
   229e4:	b	22b18 <fputs@plt+0x11a28>
   229e8:	b	22b70 <fputs@plt+0x11a80>
   229ec:	b	22b70 <fputs@plt+0x11a80>
   229f0:	b	22b70 <fputs@plt+0x11a80>
   229f4:	b	22b24 <fputs@plt+0x11a34>
   229f8:	b	22b70 <fputs@plt+0x11a80>
   229fc:	b	22b70 <fputs@plt+0x11a80>
   22a00:	b	22b70 <fputs@plt+0x11a80>
   22a04:	b	22b70 <fputs@plt+0x11a80>
   22a08:	b	22b70 <fputs@plt+0x11a80>
   22a0c:	b	22b70 <fputs@plt+0x11a80>
   22a10:	b	22b70 <fputs@plt+0x11a80>
   22a14:	b	22b70 <fputs@plt+0x11a80>
   22a18:	b	22b24 <fputs@plt+0x11a34>
   22a1c:	b	22b24 <fputs@plt+0x11a34>
   22a20:	b	22b70 <fputs@plt+0x11a80>
   22a24:	b	22b70 <fputs@plt+0x11a80>
   22a28:	b	22b70 <fputs@plt+0x11a80>
   22a2c:	b	22b70 <fputs@plt+0x11a80>
   22a30:	b	22b70 <fputs@plt+0x11a80>
   22a34:	b	22b30 <fputs@plt+0x11a40>
   22a38:	b	22b80 <fputs@plt+0x11a90>
   22a3c:	b	22b80 <fputs@plt+0x11a90>
   22a40:	b	22b3c <fputs@plt+0x11a4c>
   22a44:	b	22b70 <fputs@plt+0x11a80>
   22a48:	b	22b70 <fputs@plt+0x11a80>
   22a4c:	b	22b24 <fputs@plt+0x11a34>
   22a50:	b	22b30 <fputs@plt+0x11a40>
   22a54:	b	22b18 <fputs@plt+0x11a28>
   22a58:	b	22b24 <fputs@plt+0x11a34>
   22a5c:	b	22b18 <fputs@plt+0x11a28>
   22a60:	b	22b24 <fputs@plt+0x11a34>
   22a64:	b	22b70 <fputs@plt+0x11a80>
   22a68:	b	22b80 <fputs@plt+0x11a90>
   22a6c:	b	22b24 <fputs@plt+0x11a34>
   22a70:	b	22b24 <fputs@plt+0x11a34>
   22a74:	b	22b24 <fputs@plt+0x11a34>
   22a78:	b	22b70 <fputs@plt+0x11a80>
   22a7c:	b	22b30 <fputs@plt+0x11a40>
   22a80:	b	22b30 <fputs@plt+0x11a40>
   22a84:	b	22b70 <fputs@plt+0x11a80>
   22a88:	b	22b70 <fputs@plt+0x11a80>
   22a8c:	b	22b18 <fputs@plt+0x11a28>
   22a90:	b	22b64 <fputs@plt+0x11a74>
   22a94:	b	22b64 <fputs@plt+0x11a74>
   22a98:	b	22b24 <fputs@plt+0x11a34>
   22a9c:	b	22b70 <fputs@plt+0x11a80>
   22aa0:	b	22b64 <fputs@plt+0x11a74>
   22aa4:	b	22b70 <fputs@plt+0x11a80>
   22aa8:	b	22b70 <fputs@plt+0x11a80>
   22aac:	b	22b70 <fputs@plt+0x11a80>
   22ab0:	b	22b18 <fputs@plt+0x11a28>
   22ab4:	b	22b24 <fputs@plt+0x11a34>
   22ab8:	b	22b18 <fputs@plt+0x11a28>
   22abc:	b	22b70 <fputs@plt+0x11a80>
   22ac0:	b	22b70 <fputs@plt+0x11a80>
   22ac4:	b	22b70 <fputs@plt+0x11a80>
   22ac8:	b	22b70 <fputs@plt+0x11a80>
   22acc:	b	22b74 <fputs@plt+0x11a84>
   22ad0:	b	22b70 <fputs@plt+0x11a80>
   22ad4:	b	22b50 <fputs@plt+0x11a60>
   22ad8:	b	22b70 <fputs@plt+0x11a80>
   22adc:	b	22b18 <fputs@plt+0x11a28>
   22ae0:	b	22b74 <fputs@plt+0x11a84>
   22ae4:	b	22b70 <fputs@plt+0x11a80>
   22ae8:	b	22b70 <fputs@plt+0x11a80>
   22aec:	b	22b70 <fputs@plt+0x11a80>
   22af0:	b	22b18 <fputs@plt+0x11a28>
   22af4:	b	22b70 <fputs@plt+0x11a80>
   22af8:	b	22b70 <fputs@plt+0x11a80>
   22afc:	b	22b70 <fputs@plt+0x11a80>
   22b00:	b	22b70 <fputs@plt+0x11a80>
   22b04:	b	22b70 <fputs@plt+0x11a80>
   22b08:	b	22b70 <fputs@plt+0x11a80>
   22b0c:	b	22b70 <fputs@plt+0x11a80>
   22b10:	b	22b70 <fputs@plt+0x11a80>
   22b14:	b	22b3c <fputs@plt+0x11a4c>
   22b18:	ldr	r0, [r0]
   22b1c:	ldr	r1, [r2]
   22b20:	b	2222c <fputs@plt+0x1113c>
   22b24:	ldr	r0, [r0]
   22b28:	ldr	r1, [r2]
   22b2c:	b	222ec <fputs@plt+0x111fc>
   22b30:	ldr	r0, [r0]
   22b34:	ldr	r1, [r2]
   22b38:	b	2203c <fputs@plt+0x10f4c>
   22b3c:	ldr	r1, [r2]
   22b40:	cmp	r1, #0
   22b44:	beq	22b70 <fputs@plt+0x11a80>
   22b48:	ldr	r0, [r0]
   22b4c:	b	228bc <fputs@plt+0x117cc>
   22b50:	ldr	r1, [r3]
   22b54:	cmp	r1, #0
   22b58:	beq	22b70 <fputs@plt+0x11a80>
   22b5c:	ldr	r0, [r0]
   22b60:	b	1c720 <fputs@plt+0xb630>
   22b64:	ldr	r1, [r2]
   22b68:	cmp	r1, #0
   22b6c:	bne	22b5c <fputs@plt+0x11a6c>
   22b70:	bx	lr
   22b74:	ldr	r0, [r0]
   22b78:	ldr	r1, [r2]
   22b7c:	b	227d0 <fputs@plt+0x116e0>
   22b80:	mov	r2, #1
   22b84:	ldr	r0, [r0]
   22b88:	ldr	r1, [ip]
   22b8c:	b	22154 <fputs@plt+0x11064>
   22b90:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22b94:	mov	r1, #0
   22b98:	ldrd	r4, [r0, #8]
   22b9c:	strd	r6, [sp, #8]
   22ba0:	mov	r6, r0
   22ba4:	add	r0, r0, #24
   22ba8:	ldrd	r2, [r6, #16]
   22bac:	str	r8, [sp, #16]
   22bb0:	str	lr, [sp, #20]
   22bb4:	sub	sp, sp, #32
   22bb8:	mov	r7, sp
   22bbc:	add	r8, sp, #16
   22bc0:	strd	r4, [sp]
   22bc4:	strd	r2, [r7, #8]
   22bc8:	ldrd	r4, [r6, #40]	; 0x28
   22bcc:	str	r1, [r6, #40]	; 0x28
   22bd0:	ldrd	r2, [r6, #48]	; 0x30
   22bd4:	str	r1, [r6, #44]	; 0x2c
   22bd8:	str	r1, [r6, #48]	; 0x30
   22bdc:	str	r1, [r6, #52]	; 0x34
   22be0:	strd	r4, [sp, #16]
   22be4:	strd	r2, [r8, #8]
   22be8:	bl	1996c <fputs@plt+0x887c>
   22bec:	ldr	r4, [sp, #24]
   22bf0:	cmp	r4, #0
   22bf4:	beq	22c1c <fputs@plt+0x11b2c>
   22bf8:	ldr	r3, [r4, #8]
   22bfc:	mov	r0, #0
   22c00:	cmp	r3, r0
   22c04:	mov	r1, r3
   22c08:	beq	22c10 <fputs@plt+0x11b20>
   22c0c:	bl	2284c <fputs@plt+0x1175c>
   22c10:	ldr	r4, [r4]
   22c14:	cmp	r4, #0
   22c18:	bne	22bf8 <fputs@plt+0x11b08>
   22c1c:	mov	r0, r8
   22c20:	bl	1996c <fputs@plt+0x887c>
   22c24:	ldr	r4, [sp, #8]
   22c28:	mov	r3, #0
   22c2c:	str	r3, [r6, #8]
   22c30:	str	r3, [r6, #12]
   22c34:	str	r3, [r6, #16]
   22c38:	cmp	r4, r3
   22c3c:	str	r3, [r6, #20]
   22c40:	beq	22c5c <fputs@plt+0x11b6c>
   22c44:	mov	r0, #0
   22c48:	ldr	r1, [r4, #8]
   22c4c:	bl	21e78 <fputs@plt+0x10d88>
   22c50:	ldr	r4, [r4]
   22c54:	cmp	r4, #0
   22c58:	bne	22c44 <fputs@plt+0x11b54>
   22c5c:	mov	r0, r7
   22c60:	bl	1996c <fputs@plt+0x887c>
   22c64:	add	r0, r6, #56	; 0x38
   22c68:	bl	1996c <fputs@plt+0x887c>
   22c6c:	ldrh	r3, [r6, #78]	; 0x4e
   22c70:	mov	r2, #0
   22c74:	str	r2, [r6, #72]	; 0x48
   22c78:	tst	r3, #1
   22c7c:	beq	22c94 <fputs@plt+0x11ba4>
   22c80:	ldr	r2, [r6, #4]
   22c84:	bic	r3, r3, #1
   22c88:	strh	r3, [r6, #78]	; 0x4e
   22c8c:	add	r3, r2, #1
   22c90:	str	r3, [r6, #4]
   22c94:	add	sp, sp, #32
   22c98:	ldrd	r4, [sp]
   22c9c:	ldrd	r6, [sp, #8]
   22ca0:	ldr	r8, [sp, #16]
   22ca4:	add	sp, sp, #20
   22ca8:	pop	{pc}		; (ldr pc, [sp], #4)
   22cac:	ldr	ip, [r0, #20]
   22cb0:	strd	r4, [sp, #-16]!
   22cb4:	mov	r5, r0
   22cb8:	str	r6, [sp, #8]
   22cbc:	str	lr, [sp, #12]
   22cc0:	cmp	ip, #0
   22cc4:	ble	22d20 <fputs@plt+0x11c30>
   22cc8:	ldr	r3, [r0, #16]
   22ccc:	add	lr, r3, ip, lsl #4
   22cd0:	mov	r2, r3
   22cd4:	ldr	r1, [r2, #4]
   22cd8:	add	r2, r2, #16
   22cdc:	cmp	r1, #0
   22ce0:	ldrdne	r0, [r1]
   22ce4:	strne	r0, [r1, #4]
   22ce8:	cmp	lr, r2
   22cec:	bne	22cd4 <fputs@plt+0x11be4>
   22cf0:	mov	r4, #0
   22cf4:	b	22cfc <fputs@plt+0x11c0c>
   22cf8:	ldr	r3, [r5, #16]
   22cfc:	add	r3, r3, r4, lsl #4
   22d00:	add	r4, r4, #1
   22d04:	ldr	r3, [r3, #12]
   22d08:	subs	r0, r3, #0
   22d0c:	beq	22d18 <fputs@plt+0x11c28>
   22d10:	bl	22b90 <fputs@plt+0x11aa0>
   22d14:	ldr	ip, [r5, #20]
   22d18:	cmp	ip, r4
   22d1c:	bgt	22cf8 <fputs@plt+0x11c08>
   22d20:	ldr	r3, [r5, #24]
   22d24:	mov	r0, r5
   22d28:	bic	r3, r3, #2
   22d2c:	str	r3, [r5, #24]
   22d30:	bl	19f58 <fputs@plt+0x8e68>
   22d34:	mov	r0, r5
   22d38:	ldrd	r4, [sp]
   22d3c:	ldr	r6, [sp, #8]
   22d40:	ldr	lr, [sp, #12]
   22d44:	add	sp, sp, #16
   22d48:	b	1f034 <fputs@plt+0xdf44>
   22d4c:	ldr	r3, [r0, #16]
   22d50:	strd	r4, [sp, #-16]!
   22d54:	mov	r4, r1
   22d58:	mov	r5, r0
   22d5c:	add	r3, r3, r1, lsl #4
   22d60:	ldr	r0, [r3, #12]
   22d64:	str	r6, [sp, #8]
   22d68:	str	lr, [sp, #12]
   22d6c:	bl	22b90 <fputs@plt+0x11aa0>
   22d70:	cmp	r4, #1
   22d74:	bne	22d88 <fputs@plt+0x11c98>
   22d78:	ldrd	r4, [sp]
   22d7c:	ldr	r6, [sp, #8]
   22d80:	add	sp, sp, #12
   22d84:	pop	{pc}		; (ldr pc, [sp], #4)
   22d88:	ldr	r3, [r5, #16]
   22d8c:	ldrd	r4, [sp]
   22d90:	ldr	r6, [sp, #8]
   22d94:	ldr	lr, [sp, #12]
   22d98:	add	sp, sp, #16
   22d9c:	ldr	r0, [r3, #28]
   22da0:	b	22b90 <fputs@plt+0x11aa0>
   22da4:	mov	r1, r3
   22da8:	str	r4, [sp, #-8]!
   22dac:	mov	r4, r0
   22db0:	mov	r0, r2
   22db4:	str	lr, [sp, #4]
   22db8:	bl	21a40 <fputs@plt+0x10950>
   22dbc:	subs	r1, r0, #0
   22dc0:	beq	22dd4 <fputs@plt+0x11ce4>
   22dc4:	ldr	r4, [sp]
   22dc8:	add	sp, sp, #4
   22dcc:	mov	r0, r1
   22dd0:	pop	{pc}		; (ldr pc, [sp], #4)
   22dd4:	ldr	r3, [r4, #68]	; 0x44
   22dd8:	bic	r3, r3, #-16777216	; 0xff000000
   22ddc:	bic	r3, r3, #255	; 0xff
   22de0:	cmp	r3, #0
   22de4:	bne	22dc4 <fputs@plt+0x11cd4>
   22de8:	mov	r0, r4
   22dec:	bl	1a178 <fputs@plt+0x9088>
   22df0:	ldr	r4, [sp]
   22df4:	add	sp, sp, #4
   22df8:	mov	r0, r1
   22dfc:	pop	{pc}		; (ldr pc, [sp], #4)
   22e00:	ldr	r1, [r0, #256]	; 0x100
   22e04:	cmp	r1, #0
   22e08:	bne	22e90 <fputs@plt+0x11da0>
   22e0c:	add	r1, r0, #260	; 0x104
   22e10:	strd	r4, [sp, #-12]!
   22e14:	mov	r5, #0
   22e18:	ldrh	r4, [r1]
   22e1c:	cmp	r5, r3
   22e20:	str	lr, [sp, #8]
   22e24:	cmpeq	r4, r2
   22e28:	bcs	22e48 <fputs@plt+0x11d58>
   22e2c:	ldr	r1, [r0, #276]	; 0x114
   22e30:	ldrd	r4, [sp]
   22e34:	ldr	lr, [sp, #8]
   22e38:	add	sp, sp, #12
   22e3c:	add	r1, r1, #1
   22e40:	str	r1, [r0, #276]	; 0x114
   22e44:	b	22da4 <fputs@plt+0x11cb4>
   22e48:	ldr	r1, [r0, #284]	; 0x11c
   22e4c:	cmp	r1, #0
   22e50:	beq	22ea0 <fputs@plt+0x11db0>
   22e54:	ldr	r3, [r0, #264]	; 0x108
   22e58:	ldr	lr, [r0, #268]	; 0x10c
   22e5c:	ldr	r2, [r0, #272]	; 0x110
   22e60:	add	r3, r3, #1
   22e64:	ldr	ip, [r1]
   22e68:	cmp	r3, lr
   22e6c:	str	r3, [r0, #264]	; 0x108
   22e70:	ldrd	r4, [sp]
   22e74:	add	sp, sp, #8
   22e78:	add	r2, r2, #1
   22e7c:	strgt	r3, [r0, #268]	; 0x10c
   22e80:	str	r2, [r0, #272]	; 0x110
   22e84:	str	ip, [r0, #284]	; 0x11c
   22e88:	mov	r0, r1
   22e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   22e90:	ldrb	r1, [r0, #69]	; 0x45
   22e94:	cmp	r1, #0
   22e98:	bne	22ebc <fputs@plt+0x11dcc>
   22e9c:	b	22da4 <fputs@plt+0x11cb4>
   22ea0:	ldr	r1, [r0, #280]	; 0x118
   22ea4:	ldrd	r4, [sp]
   22ea8:	ldr	lr, [sp, #8]
   22eac:	add	sp, sp, #12
   22eb0:	add	r1, r1, #1
   22eb4:	str	r1, [r0, #280]	; 0x118
   22eb8:	b	22da4 <fputs@plt+0x11cb4>
   22ebc:	mov	r1, #0
   22ec0:	mov	r0, r1
   22ec4:	bx	lr
   22ec8:	strd	r4, [sp, #-16]!
   22ecc:	subs	r5, r1, #0
   22ed0:	str	r6, [sp, #8]
   22ed4:	moveq	r6, r5
   22ed8:	str	lr, [sp, #12]
   22edc:	beq	22f0c <fputs@plt+0x11e1c>
   22ee0:	mov	r4, r2
   22ee4:	adds	r2, r2, #1
   22ee8:	adc	r3, r3, #0
   22eec:	bl	22e00 <fputs@plt+0x11d10>
   22ef0:	subs	r6, r0, #0
   22ef4:	beq	22f0c <fputs@plt+0x11e1c>
   22ef8:	mov	r1, r5
   22efc:	mov	r2, r4
   22f00:	bl	10f58 <memcpy@plt>
   22f04:	mov	r3, #0
   22f08:	strb	r3, [r6, r4]
   22f0c:	mov	r0, r6
   22f10:	ldrd	r4, [sp]
   22f14:	ldr	r6, [sp, #8]
   22f18:	add	sp, sp, #12
   22f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   22f20:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22f24:	mov	r4, r1
   22f28:	mov	r5, r3
   22f2c:	strd	r6, [sp, #8]
   22f30:	mov	r7, r0
   22f34:	mov	r6, r2
   22f38:	str	r8, [sp, #16]
   22f3c:	str	lr, [sp, #20]
   22f40:	ldrsb	r1, [r1, #1]
   22f44:	cmp	r1, #0
   22f48:	bne	22fa4 <fputs@plt+0x11eb4>
   22f4c:	cmp	r5, #0
   22f50:	blt	22fc4 <fputs@plt+0x11ed4>
   22f54:	movne	r2, r5
   22f58:	asrne	r3, r2, #31
   22f5c:	bne	22f78 <fputs@plt+0x11e88>
   22f60:	cmp	r6, #0
   22f64:	beq	23000 <fputs@plt+0x11f10>
   22f68:	mov	r0, r6
   22f6c:	bl	10f34 <strlen@plt>
   22f70:	bic	r2, r0, #-1073741824	; 0xc0000000
   22f74:	asr	r3, r2, #31
   22f78:	mov	r1, r6
   22f7c:	ldr	r0, [r7]
   22f80:	bl	22ec8 <fputs@plt+0x11dd8>
   22f84:	mvn	r3, #0
   22f88:	strb	r3, [r4, #1]
   22f8c:	str	r0, [r4, #16]
   22f90:	ldrd	r4, [sp]
   22f94:	ldrd	r6, [sp, #8]
   22f98:	ldr	r8, [sp, #16]
   22f9c:	add	sp, sp, #20
   22fa0:	pop	{pc}		; (ldr pc, [sp], #4)
   22fa4:	ldr	r0, [r0]
   22fa8:	ldr	r2, [r4, #16]
   22fac:	bl	20b2c <fputs@plt+0xfa3c>
   22fb0:	mov	r3, #0
   22fb4:	cmp	r5, #0
   22fb8:	strb	r3, [r4, #1]
   22fbc:	str	r3, [r4, #16]
   22fc0:	bge	22f54 <fputs@plt+0x11e64>
   22fc4:	ldr	ip, [r7, #4]
   22fc8:	movw	r1, #52429	; 0xcccd
   22fcc:	movt	r1, #52428	; 0xcccc
   22fd0:	mov	r3, r5
   22fd4:	mov	r2, r6
   22fd8:	mov	r0, r7
   22fdc:	ldrd	r6, [sp, #8]
   22fe0:	ldr	r8, [sp, #16]
   22fe4:	sub	r4, r4, ip
   22fe8:	asr	r4, r4, #2
   22fec:	ldr	lr, [sp, #20]
   22ff0:	mul	r1, r1, r4
   22ff4:	ldrd	r4, [sp]
   22ff8:	add	sp, sp, #24
   22ffc:	b	2300c <fputs@plt+0x11f1c>
   23000:	mov	r2, #0
   23004:	mov	r3, #0
   23008:	b	22f78 <fputs@plt+0x11e88>
   2300c:	ldr	ip, [r0]
   23010:	str	r4, [sp, #-8]!
   23014:	str	lr, [sp, #4]
   23018:	ldrb	lr, [ip, #69]	; 0x45
   2301c:	cmp	lr, #0
   23020:	bne	230a8 <fputs@plt+0x11fb8>
   23024:	cmp	r1, #0
   23028:	mov	r4, r2
   2302c:	ldr	ip, [r0, #4]
   23030:	ldrlt	r2, [r0, #32]
   23034:	sublt	r1, r2, #1
   23038:	cmp	r3, #0
   2303c:	add	r2, r1, r1, lsl #2
   23040:	add	r1, ip, r2, lsl #2
   23044:	bge	23094 <fputs@plt+0x11fa4>
   23048:	ldrsb	r2, [r1, #1]
   2304c:	cmp	r2, #0
   23050:	bne	23094 <fputs@plt+0x11fa4>
   23054:	cmn	r3, #14
   23058:	strbeq	r3, [r1, #1]
   2305c:	streq	r4, [r1, #16]
   23060:	beq	23088 <fputs@plt+0x11f98>
   23064:	cmp	r4, #0
   23068:	beq	23088 <fputs@plt+0x11f98>
   2306c:	cmn	r3, #10
   23070:	strb	r3, [r1, #1]
   23074:	str	r4, [r1, #16]
   23078:	bne	23088 <fputs@plt+0x11f98>
   2307c:	ldr	r3, [r4, #12]
   23080:	add	r3, r3, #1
   23084:	str	r3, [r4, #12]
   23088:	ldr	r4, [sp]
   2308c:	add	sp, sp, #4
   23090:	pop	{pc}		; (ldr pc, [sp], #4)
   23094:	mov	r2, r4
   23098:	ldr	r4, [sp]
   2309c:	ldr	lr, [sp, #4]
   230a0:	add	sp, sp, #8
   230a4:	b	22f20 <fputs@plt+0x11e30>
   230a8:	cmn	r3, #10
   230ac:	beq	23088 <fputs@plt+0x11f98>
   230b0:	mov	r1, r3
   230b4:	mov	r0, ip
   230b8:	ldr	r4, [sp]
   230bc:	ldr	lr, [sp, #4]
   230c0:	add	sp, sp, #8
   230c4:	b	20b2c <fputs@plt+0xfa3c>
   230c8:	subs	r2, r1, #0
   230cc:	str	r4, [sp, #-8]!
   230d0:	moveq	r4, r2
   230d4:	str	lr, [sp, #4]
   230d8:	beq	230f0 <fputs@plt+0x12000>
   230dc:	mov	r3, #0
   230e0:	ldm	r2, {r1, r2}
   230e4:	bl	22ec8 <fputs@plt+0x11dd8>
   230e8:	mov	r4, r0
   230ec:	bl	137b8 <fputs@plt+0x26c8>
   230f0:	mov	r0, r4
   230f4:	ldr	r4, [sp]
   230f8:	add	sp, sp, #4
   230fc:	pop	{pc}		; (ldr pc, [sp], #4)
   23100:	strd	r4, [sp, #-16]!
   23104:	subs	r5, r1, #0
   23108:	str	r6, [sp, #8]
   2310c:	str	lr, [sp, #12]
   23110:	beq	23170 <fputs@plt+0x12080>
   23114:	ldr	r3, [r5]
   23118:	cmp	r3, #0
   2311c:	ble	23170 <fputs@plt+0x12080>
   23120:	ldr	r1, [r2, #4]
   23124:	sub	r4, r3, #1
   23128:	cmp	r1, #1
   2312c:	bne	2313c <fputs@plt+0x1204c>
   23130:	ldr	r3, [r2]
   23134:	cmp	r3, #0
   23138:	beq	23180 <fputs@plt+0x12090>
   2313c:	mov	r1, r2
   23140:	ldr	r0, [r0]
   23144:	bl	230c8 <fputs@plt+0x11fd8>
   23148:	add	r2, r4, r4, lsl #3
   2314c:	add	r3, r4, #1
   23150:	adds	r1, r0, #0
   23154:	add	r3, r3, r3, lsl #3
   23158:	movne	r1, #1
   2315c:	add	r2, r5, r2, lsl #3
   23160:	str	r0, [r5, r3, lsl #3]
   23164:	ldrb	r3, [r2, #45]	; 0x2d
   23168:	bfi	r3, r1, #1, #1
   2316c:	strb	r3, [r2, #45]	; 0x2d
   23170:	ldrd	r4, [sp]
   23174:	ldr	r6, [sp, #8]
   23178:	add	sp, sp, #12
   2317c:	pop	{pc}		; (ldr pc, [sp], #4)
   23180:	add	r3, r4, r4, lsl #3
   23184:	add	ip, r5, r3, lsl #3
   23188:	ldrb	r3, [ip, #45]	; 0x2d
   2318c:	orr	r3, r3, #1
   23190:	strb	r3, [ip, #45]	; 0x2d
   23194:	b	23170 <fputs@plt+0x12080>
   23198:	ldr	ip, [r2]
   2319c:	strd	r4, [sp, #-16]!
   231a0:	ldr	r2, [r1]
   231a4:	ldr	r4, [r1, #4]
   231a8:	mov	r1, ip
   231ac:	ldr	r5, [sp, #16]
   231b0:	add	ip, r2, r2, lsl #2
   231b4:	ldr	r0, [r0]
   231b8:	lsl	ip, ip, #2
   231bc:	ldr	r2, [r3]
   231c0:	mov	r3, #0
   231c4:	sub	ip, ip, #20
   231c8:	str	r6, [sp, #8]
   231cc:	add	r4, r4, ip
   231d0:	str	lr, [sp, #12]
   231d4:	bl	22ec8 <fputs@plt+0x11dd8>
   231d8:	cmp	r0, #0
   231dc:	str	r0, [r4, #4]
   231e0:	andne	r5, r5, #1
   231e4:	moveq	r5, #0
   231e8:	cmp	r5, #0
   231ec:	bne	23200 <fputs@plt+0x12110>
   231f0:	ldrd	r4, [sp]
   231f4:	ldr	r6, [sp, #8]
   231f8:	add	sp, sp, #12
   231fc:	pop	{pc}		; (ldr pc, [sp], #4)
   23200:	ldrd	r4, [sp]
   23204:	ldr	r6, [sp, #8]
   23208:	ldr	lr, [sp, #12]
   2320c:	add	sp, sp, #16
   23210:	b	137b8 <fputs@plt+0x26c8>
   23214:	strd	r4, [sp, #-24]!	; 0xffffffe8
   23218:	mov	r4, r2
   2321c:	add	r2, r2, r2, lsr #31
   23220:	mov	r5, r1
   23224:	strd	r6, [sp, #8]
   23228:	asr	r2, r2, #1
   2322c:	str	r8, [sp, #16]
   23230:	str	lr, [sp, #20]
   23234:	add	r2, r2, #1
   23238:	asr	r3, r2, #31
   2323c:	bl	22e00 <fputs@plt+0x11d10>
   23240:	cmp	r0, #0
   23244:	beq	232b0 <fputs@plt+0x121c0>
   23248:	sub	ip, r4, #1
   2324c:	cmp	ip, #0
   23250:	ble	232c4 <fputs@plt+0x121d4>
   23254:	mov	r1, #0
   23258:	add	lr, r5, #1
   2325c:	ldrb	r2, [r5, r1]
   23260:	ldrb	r3, [lr, r1]
   23264:	ubfx	r7, r2, #6, #1
   23268:	ubfx	r6, r3, #6, #1
   2326c:	add	r2, r2, r7, lsl #3
   23270:	add	r3, r3, r6, lsl #3
   23274:	add	r2, r2, r7
   23278:	add	r3, r3, r6
   2327c:	and	r2, r2, #15
   23280:	and	r3, r3, #15
   23284:	orr	r3, r3, r2, lsl #4
   23288:	strb	r3, [r0, r1, asr #1]
   2328c:	add	r1, r1, #2
   23290:	cmp	ip, r1
   23294:	bgt	2325c <fputs@plt+0x1216c>
   23298:	sub	r3, r4, #2
   2329c:	bic	r3, r3, #1
   232a0:	add	r3, r3, #2
   232a4:	add	r3, r0, r3, asr #1
   232a8:	mov	r2, #0
   232ac:	strb	r2, [r3]
   232b0:	ldrd	r4, [sp]
   232b4:	ldrd	r6, [sp, #8]
   232b8:	ldr	r8, [sp, #16]
   232bc:	add	sp, sp, #20
   232c0:	pop	{pc}		; (ldr pc, [sp], #4)
   232c4:	mov	r3, r0
   232c8:	b	232a8 <fputs@plt+0x121b8>
   232cc:	strd	r4, [sp, #-28]!	; 0xffffffe4
   232d0:	strd	r6, [sp, #8]
   232d4:	subs	r6, r2, #0
   232d8:	mov	r7, r1
   232dc:	strd	r8, [sp, #16]
   232e0:	mov	r8, #0
   232e4:	str	lr, [sp, #24]
   232e8:	sub	sp, sp, #12
   232ec:	str	r8, [sp, #4]
   232f0:	beq	23418 <fputs@plt+0x12328>
   232f4:	cmp	r1, #132	; 0x84
   232f8:	mov	r9, r3
   232fc:	mov	r4, r0
   23300:	beq	233c4 <fputs@plt+0x122d4>
   23304:	ldr	r5, [r6, #4]
   23308:	mov	r0, r4
   2330c:	mov	r3, #0
   23310:	add	r2, r5, #49	; 0x31
   23314:	bl	22e00 <fputs@plt+0x11d10>
   23318:	subs	r4, r0, #0
   2331c:	beq	233f8 <fputs@plt+0x12308>
   23320:	mov	r2, #48	; 0x30
   23324:	mov	r1, #0
   23328:	bl	10ebc <memset@plt>
   2332c:	add	r5, r5, #1
   23330:	mvn	r3, #0
   23334:	strb	r7, [r4]
   23338:	cmp	r5, #0
   2333c:	strh	r3, [r4, #34]	; 0x22
   23340:	beq	2346c <fputs@plt+0x1237c>
   23344:	ldr	r2, [r6, #4]
   23348:	add	r3, r4, #48	; 0x30
   2334c:	str	r3, [r4, #8]
   23350:	cmp	r2, #0
   23354:	bne	23484 <fputs@plt+0x12394>
   23358:	mov	r1, #0
   2335c:	cmp	r5, #2
   23360:	movle	r5, #0
   23364:	andgt	r5, r9, #1
   23368:	cmp	r5, r1
   2336c:	strb	r1, [r3, r2]
   23370:	beq	23444 <fputs@plt+0x12354>
   23374:	ldr	r3, [r6]
   23378:	ldrb	r5, [r3]
   2337c:	cmp	r5, #39	; 0x27
   23380:	beq	2349c <fputs@plt+0x123ac>
   23384:	cmp	r5, #91	; 0x5b
   23388:	cmpne	r5, #34	; 0x22
   2338c:	moveq	r3, #1
   23390:	movne	r3, #0
   23394:	cmp	r5, #96	; 0x60
   23398:	orreq	r3, r3, #1
   2339c:	cmp	r3, r1
   233a0:	beq	23444 <fputs@plt+0x12354>
   233a4:	ldr	r0, [r4, #8]
   233a8:	bl	137b8 <fputs@plt+0x26c8>
   233ac:	cmp	r5, #34	; 0x22
   233b0:	bne	23444 <fputs@plt+0x12354>
   233b4:	ldr	r3, [r4, #4]
   233b8:	orr	r3, r3, #64	; 0x40
   233bc:	str	r3, [r4, #4]
   233c0:	b	23444 <fputs@plt+0x12354>
   233c4:	ldr	r0, [r6]
   233c8:	cmp	r0, #0
   233cc:	beq	23304 <fputs@plt+0x12214>
   233d0:	add	r1, sp, #4
   233d4:	bl	14450 <fputs@plt+0x3360>
   233d8:	cmp	r0, #0
   233dc:	beq	23304 <fputs@plt+0x12214>
   233e0:	mov	r0, r4
   233e4:	mov	r2, #48	; 0x30
   233e8:	mov	r3, #0
   233ec:	bl	22e00 <fputs@plt+0x11d10>
   233f0:	subs	r4, r0, #0
   233f4:	bne	23450 <fputs@plt+0x12360>
   233f8:	mov	r4, #0
   233fc:	mov	r0, r4
   23400:	add	sp, sp, #12
   23404:	ldrd	r4, [sp]
   23408:	ldrd	r6, [sp, #8]
   2340c:	ldrd	r8, [sp, #16]
   23410:	add	sp, sp, #24
   23414:	pop	{pc}		; (ldr pc, [sp], #4)
   23418:	mov	r2, #48	; 0x30
   2341c:	mov	r3, #0
   23420:	bl	22e00 <fputs@plt+0x11d10>
   23424:	subs	r4, r0, #0
   23428:	beq	233f8 <fputs@plt+0x12308>
   2342c:	mov	r1, r6
   23430:	mov	r2, #48	; 0x30
   23434:	bl	10ebc <memset@plt>
   23438:	mvn	r3, #0
   2343c:	strb	r7, [r4]
   23440:	strh	r3, [r4, #34]	; 0x22
   23444:	mov	r3, #1
   23448:	str	r3, [r4, #24]
   2344c:	b	233fc <fputs@plt+0x1230c>
   23450:	mov	r2, #48	; 0x30
   23454:	mov	r1, r8
   23458:	bl	10ebc <memset@plt>
   2345c:	mvn	r2, #123	; 0x7b
   23460:	mvn	r3, #0
   23464:	strb	r2, [r4]
   23468:	strh	r3, [r4, #34]	; 0x22
   2346c:	ldr	r3, [r4, #4]
   23470:	ldr	r2, [sp, #4]
   23474:	orr	r3, r3, #1024	; 0x400
   23478:	str	r3, [r4, #4]
   2347c:	str	r2, [r4, #8]
   23480:	b	23444 <fputs@plt+0x12354>
   23484:	mov	r0, r3
   23488:	ldr	r1, [r6]
   2348c:	bl	10f58 <memcpy@plt>
   23490:	mov	r3, r0
   23494:	ldr	r2, [r6, #4]
   23498:	b	23358 <fputs@plt+0x12268>
   2349c:	ldr	r0, [r4, #8]
   234a0:	bl	137b8 <fputs@plt+0x26c8>
   234a4:	b	23444 <fputs@plt+0x12354>
   234a8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   234ac:	strd	r6, [sp, #8]
   234b0:	subs	r6, r1, #0
   234b4:	str	r8, [sp, #16]
   234b8:	str	lr, [sp, #20]
   234bc:	beq	23554 <fputs@plt+0x12464>
   234c0:	cmp	r2, #0
   234c4:	beq	23538 <fputs@plt+0x12448>
   234c8:	mov	r5, r0
   234cc:	mov	r0, r6
   234d0:	mov	r4, r2
   234d4:	bl	1c268 <fputs@plt+0xb178>
   234d8:	cmp	r0, #0
   234dc:	bne	234f0 <fputs@plt+0x12400>
   234e0:	mov	r0, r4
   234e4:	bl	1c268 <fputs@plt+0xb178>
   234e8:	subs	r3, r0, #0
   234ec:	beq	2355c <fputs@plt+0x1246c>
   234f0:	mov	r1, r6
   234f4:	mov	r0, r5
   234f8:	bl	2222c <fputs@plt+0x1113c>
   234fc:	mov	r1, r4
   23500:	mov	r0, r5
   23504:	bl	2222c <fputs@plt+0x1113c>
   23508:	ldr	r2, [pc, #120]	; 23588 <fputs@plt+0x12498>
   2350c:	mov	r0, r5
   23510:	mov	r3, #0
   23514:	mov	r1, #132	; 0x84
   23518:	ldrd	r4, [sp]
   2351c:	ldrd	r6, [sp, #8]
   23520:	add	r2, pc, r2
   23524:	add	r2, r2, #424	; 0x1a8
   23528:	ldr	r8, [sp, #16]
   2352c:	ldr	lr, [sp, #20]
   23530:	add	sp, sp, #24
   23534:	b	232cc <fputs@plt+0x121dc>
   23538:	mov	r7, r6
   2353c:	mov	r0, r7
   23540:	ldrd	r4, [sp]
   23544:	ldrd	r6, [sp, #8]
   23548:	ldr	r8, [sp, #16]
   2354c:	add	sp, sp, #20
   23550:	pop	{pc}		; (ldr pc, [sp], #4)
   23554:	mov	r7, r2
   23558:	b	2353c <fputs@plt+0x1244c>
   2355c:	mov	r2, r3
   23560:	mov	r1, #72	; 0x48
   23564:	mov	r0, r5
   23568:	bl	232cc <fputs@plt+0x121dc>
   2356c:	mov	r7, r0
   23570:	mov	r1, r0
   23574:	mov	r3, r4
   23578:	mov	r2, r6
   2357c:	mov	r0, r5
   23580:	bl	22568 <fputs@plt+0x11478>
   23584:	b	2353c <fputs@plt+0x1244c>
   23588:	andeq	fp, r8, r8, lsl r1
   2358c:	strd	r4, [sp, #-16]!
   23590:	mov	r5, r3
   23594:	mov	r3, #0
   23598:	mov	r4, r2
   2359c:	mov	r2, r3
   235a0:	str	r6, [sp, #8]
   235a4:	mov	r6, r1
   235a8:	mov	r1, #152	; 0x98
   235ac:	str	lr, [sp, #12]
   235b0:	bl	232cc <fputs@plt+0x121dc>
   235b4:	cmp	r0, #0
   235b8:	beq	23630 <fputs@plt+0x12540>
   235bc:	add	r4, r4, r4, lsl #3
   235c0:	add	r1, r6, r4, lsl #3
   235c4:	ldr	r3, [r1, #24]
   235c8:	ldr	ip, [r1, #52]	; 0x34
   235cc:	ldrsh	r2, [r3, #32]
   235d0:	str	r3, [r0, #44]	; 0x2c
   235d4:	str	ip, [r0, #28]
   235d8:	cmp	r2, r5
   235dc:	mvneq	r3, #0
   235e0:	strheq	r3, [r0, #32]
   235e4:	beq	23624 <fputs@plt+0x12534>
   235e8:	cmp	r5, #63	; 0x3f
   235ec:	ldr	ip, [r1, #64]	; 0x40
   235f0:	mov	r4, #1
   235f4:	movlt	lr, r5
   235f8:	movge	lr, #63	; 0x3f
   235fc:	sub	r3, lr, #32
   23600:	ldr	r2, [r1, #68]	; 0x44
   23604:	lsl	r3, r4, r3
   23608:	strh	r5, [r0, #32]
   2360c:	rsb	r5, lr, #32
   23610:	orr	r3, r3, r4, lsr r5
   23614:	orr	ip, ip, r4, lsl lr
   23618:	orr	r3, r2, r3
   2361c:	str	ip, [r1, #64]	; 0x40
   23620:	str	r3, [r1, #68]	; 0x44
   23624:	ldr	r3, [r0, #4]
   23628:	orr	r3, r3, #4
   2362c:	str	r3, [r0, #4]
   23630:	ldrd	r4, [sp]
   23634:	ldr	r6, [sp, #8]
   23638:	add	sp, sp, #12
   2363c:	pop	{pc}		; (ldr pc, [sp], #4)
   23640:	strd	r4, [sp, #-12]!
   23644:	cmp	r2, #0
   23648:	mov	r4, r0
   2364c:	str	lr, [sp, #8]
   23650:	sub	sp, sp, #12
   23654:	mov	r5, r1
   23658:	str	r2, [sp]
   2365c:	beq	2366c <fputs@plt+0x1257c>
   23660:	mov	r0, r2
   23664:	bl	10f34 <strlen@plt>
   23668:	bic	r2, r0, #-1073741824	; 0xc0000000
   2366c:	mov	r1, r5
   23670:	mov	r0, r4
   23674:	str	r2, [sp, #4]
   23678:	mov	r3, #0
   2367c:	mov	r2, sp
   23680:	bl	232cc <fputs@plt+0x121dc>
   23684:	add	sp, sp, #12
   23688:	ldrd	r4, [sp]
   2368c:	add	sp, sp, #8
   23690:	pop	{pc}		; (ldr pc, [sp], #4)
   23694:	strd	r4, [sp, #-12]!
   23698:	cmp	r2, #0
   2369c:	mov	r4, r1
   236a0:	str	lr, [sp, #8]
   236a4:	sub	sp, sp, #12
   236a8:	str	r2, [sp]
   236ac:	beq	236cc <fputs@plt+0x125dc>
   236b0:	mov	r5, r0
   236b4:	mov	r0, r2
   236b8:	bl	10f34 <strlen@plt>
   236bc:	bic	r0, r0, #-1073741824	; 0xc0000000
   236c0:	cmp	r0, #0
   236c4:	str	r0, [sp, #4]
   236c8:	bne	236e0 <fputs@plt+0x125f0>
   236cc:	mov	r0, r4
   236d0:	add	sp, sp, #12
   236d4:	ldrd	r4, [sp]
   236d8:	add	sp, sp, #8
   236dc:	pop	{pc}		; (ldr pc, [sp], #4)
   236e0:	mov	r3, #0
   236e4:	mov	r2, sp
   236e8:	ldr	r0, [r5]
   236ec:	mov	r1, #95	; 0x5f
   236f0:	bl	232cc <fputs@plt+0x121dc>
   236f4:	cmp	r0, #0
   236f8:	beq	236cc <fputs@plt+0x125dc>
   236fc:	ldr	r3, [r0, #4]
   23700:	str	r4, [r0, #12]
   23704:	orr	r3, r3, #4352	; 0x1100
   23708:	str	r3, [r0, #4]
   2370c:	add	sp, sp, #12
   23710:	ldrd	r4, [sp]
   23714:	add	sp, sp, #8
   23718:	pop	{pc}		; (ldr pc, [sp], #4)
   2371c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   23720:	mov	r4, r3
   23724:	strd	r6, [sp, #8]
   23728:	mov	r6, r0
   2372c:	mov	r0, #0
   23730:	ldr	r7, [r6]
   23734:	mov	r3, r0
   23738:	strd	r8, [sp, #16]
   2373c:	mov	r9, r1
   23740:	mov	r8, r2
   23744:	str	lr, [sp, #24]
   23748:	sub	sp, sp, #12
   2374c:	mov	r1, #157	; 0x9d
   23750:	mov	r2, sp
   23754:	ldrsh	r5, [sp, #40]	; 0x28
   23758:	str	r0, [sp]
   2375c:	str	r0, [sp, #4]
   23760:	mov	r0, r7
   23764:	bl	232cc <fputs@plt+0x121dc>
   23768:	cmp	r0, #0
   2376c:	beq	237bc <fputs@plt+0x126cc>
   23770:	cmp	r5, #0
   23774:	blt	237d4 <fputs@plt+0x126e4>
   23778:	ldrsh	r3, [r8]
   2377c:	cmp	r3, r5
   23780:	beq	237d4 <fputs@plt+0x126e4>
   23784:	ldr	r3, [r9]
   23788:	add	r4, r5, r4
   2378c:	mov	r1, r0
   23790:	add	r4, r4, #1
   23794:	str	r4, [r0, #28]
   23798:	add	r5, r3, r5, lsl #4
   2379c:	ldrb	r3, [r5, #13]
   237a0:	strb	r3, [r0, #1]
   237a4:	mov	r0, r6
   237a8:	ldr	r2, [r5, #8]
   237ac:	cmp	r2, #0
   237b0:	ldreq	r3, [r7, #8]
   237b4:	ldreq	r2, [r3]
   237b8:	bl	23694 <fputs@plt+0x125a4>
   237bc:	add	sp, sp, #12
   237c0:	ldrd	r4, [sp]
   237c4:	ldrd	r6, [sp, #8]
   237c8:	ldrd	r8, [sp, #16]
   237cc:	add	sp, sp, #24
   237d0:	pop	{pc}		; (ldr pc, [sp], #4)
   237d4:	mov	r3, #68	; 0x44
   237d8:	strb	r3, [r0, #1]
   237dc:	str	r4, [r0, #28]
   237e0:	b	237bc <fputs@plt+0x126cc>
   237e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   237e8:	mov	r4, r1
   237ec:	ldr	r5, [r0, #20]
   237f0:	strd	r6, [sp, #8]
   237f4:	strd	r8, [sp, #16]
   237f8:	mov	r9, r2
   237fc:	mov	r8, r0
   23800:	str	sl, [sp, #24]
   23804:	ldr	sl, [r0, #12]
   23808:	str	lr, [sp, #28]
   2380c:	ldr	r2, [r0, #16]
   23810:	cmp	sl, r2
   23814:	bge	238c8 <fputs@plt+0x127d8>
   23818:	add	r3, sl, #1
   2381c:	add	r7, sl, sl, lsl #1
   23820:	cmp	r4, #0
   23824:	add	r7, r5, r7, lsl #4
   23828:	str	r3, [r8, #12]
   2382c:	beq	239bc <fputs@plt+0x128cc>
   23830:	ldr	r5, [r4, #4]
   23834:	ands	r6, r5, #262144	; 0x40000
   23838:	moveq	r0, #1
   2383c:	bne	238ac <fputs@plt+0x127bc>
   23840:	tst	r5, #4096	; 0x1000
   23844:	strh	r0, [r7, #16]
   23848:	bne	23860 <fputs@plt+0x12770>
   2384c:	b	2387c <fputs@plt+0x1278c>
   23850:	ldr	r5, [r4, #4]
   23854:	tst	r5, #4096	; 0x1000
   23858:	and	r6, r5, #262144	; 0x40000
   2385c:	beq	2387c <fputs@plt+0x1278c>
   23860:	cmp	r6, #0
   23864:	ldrne	r3, [r4, #20]
   23868:	ldreq	r4, [r4, #12]
   2386c:	ldrne	r3, [r3, #4]
   23870:	ldrne	r4, [r3]
   23874:	cmp	r4, #0
   23878:	bne	23850 <fputs@plt+0x12760>
   2387c:	mvn	r3, #0
   23880:	str	r4, [r7]
   23884:	str	r3, [r7, #4]
   23888:	strh	r9, [r7, #20]
   2388c:	str	r8, [r7, #24]
   23890:	mov	r0, sl
   23894:	ldrd	r4, [sp]
   23898:	ldrd	r6, [sp, #8]
   2389c:	ldrd	r8, [sp, #16]
   238a0:	ldr	sl, [sp, #24]
   238a4:	add	sp, sp, #28
   238a8:	pop	{pc}		; (ldr pc, [sp], #4)
   238ac:	ldr	r0, [r4, #28]
   238b0:	asr	r1, r0, #31
   238b4:	bl	148bc <fputs@plt+0x37cc>
   238b8:	sub	r0, r0, #268	; 0x10c
   238bc:	sub	r0, r0, #2
   238c0:	sxth	r0, r0
   238c4:	b	23840 <fputs@plt+0x12750>
   238c8:	ldr	r1, [r0]
   238cc:	add	r2, r2, r2, lsl #1
   238d0:	mov	r3, #0
   238d4:	lsl	r2, r2, #5
   238d8:	ldr	r1, [r1]
   238dc:	ldr	r6, [r1]
   238e0:	mov	r0, r6
   238e4:	bl	22e00 <fputs@plt+0x11d10>
   238e8:	cmp	r0, #0
   238ec:	str	r0, [r8, #20]
   238f0:	beq	2399c <fputs@plt+0x128ac>
   238f4:	ldr	r2, [r8, #12]
   238f8:	mov	r1, r5
   238fc:	add	r2, r2, r2, lsl #1
   23900:	lsl	r2, r2, #4
   23904:	bl	10f58 <memcpy@plt>
   23908:	add	r3, r8, #24
   2390c:	cmp	r5, r3
   23910:	beq	23920 <fputs@plt+0x12830>
   23914:	mov	r1, r5
   23918:	mov	r0, r6
   2391c:	bl	19bf4 <fputs@plt+0x8b04>
   23920:	cmp	r6, #0
   23924:	ldr	r0, [r8, #20]
   23928:	beq	23944 <fputs@plt+0x12854>
   2392c:	ldr	r3, [r6, #288]	; 0x120
   23930:	cmp	r3, r0
   23934:	bhi	23944 <fputs@plt+0x12854>
   23938:	ldr	r3, [r6, #292]	; 0x124
   2393c:	cmp	r3, r0
   23940:	bhi	239b0 <fputs@plt+0x128c0>
   23944:	ldr	r3, [pc, #140]	; 239d8 <fputs@plt+0x128e8>
   23948:	add	r3, pc, r3
   2394c:	ldr	r3, [r3, #52]	; 0x34
   23950:	blx	r3
   23954:	mov	r2, r0
   23958:	ldr	r0, [r8, #20]
   2395c:	movw	r1, #43691	; 0xaaab
   23960:	movt	r1, #43690	; 0xaaaa
   23964:	ldr	r3, [r8, #12]
   23968:	umull	r1, r2, r1, r2
   2396c:	mov	r1, #0
   23970:	lsr	r2, r2, #5
   23974:	add	ip, r3, r3, lsl #1
   23978:	sub	r3, r2, r3
   2397c:	add	r3, r3, r3, lsl #1
   23980:	str	r2, [r8, #16]
   23984:	add	r0, r0, ip, lsl #4
   23988:	lsl	r2, r3, #4
   2398c:	bl	10ebc <memset@plt>
   23990:	ldr	sl, [r8, #12]
   23994:	ldr	r5, [r8, #20]
   23998:	b	23818 <fputs@plt+0x12728>
   2399c:	tst	r9, #1
   239a0:	bne	239c8 <fputs@plt+0x128d8>
   239a4:	mov	sl, #0
   239a8:	str	r5, [r8, #20]
   239ac:	b	23890 <fputs@plt+0x127a0>
   239b0:	add	r6, r6, #260	; 0x104
   239b4:	ldrh	r2, [r6]
   239b8:	b	2395c <fputs@plt+0x1286c>
   239bc:	mov	r3, #1
   239c0:	strh	r3, [r7, #16]
   239c4:	b	2387c <fputs@plt+0x1278c>
   239c8:	mov	r1, r4
   239cc:	mov	r0, r6
   239d0:	bl	2222c <fputs@plt+0x1113c>
   239d4:	b	239a4 <fputs@plt+0x128b4>
   239d8:	andeq	fp, r8, r0, lsr r8
   239dc:	strd	r4, [sp, #-16]!
   239e0:	mov	r5, r2
   239e4:	str	r6, [sp, #8]
   239e8:	mov	r6, r0
   239ec:	str	lr, [sp, #12]
   239f0:	cmp	r1, #0
   239f4:	beq	23a34 <fputs@plt+0x12944>
   239f8:	ldr	r3, [r1, #4]
   239fc:	mov	r4, r1
   23a00:	tst	r3, #4096	; 0x1000
   23a04:	bne	23a18 <fputs@plt+0x12928>
   23a08:	b	23a48 <fputs@plt+0x12958>
   23a0c:	ldr	r3, [r4, #4]
   23a10:	tst	r3, #4096	; 0x1000
   23a14:	beq	23a48 <fputs@plt+0x12958>
   23a18:	tst	r3, #262144	; 0x40000
   23a1c:	ldrne	r3, [r4, #20]
   23a20:	ldreq	r4, [r4, #12]
   23a24:	ldrne	r3, [r3, #4]
   23a28:	ldrne	r4, [r3]
   23a2c:	cmp	r4, #0
   23a30:	bne	23a0c <fputs@plt+0x1291c>
   23a34:	strb	r5, [r6, #8]
   23a38:	ldrd	r4, [sp]
   23a3c:	ldr	r6, [sp, #8]
   23a40:	add	sp, sp, #12
   23a44:	pop	{pc}		; (ldr pc, [sp], #4)
   23a48:	strb	r5, [r6, #8]
   23a4c:	ldrb	r3, [r4]
   23a50:	cmp	r3, r5
   23a54:	bne	23a70 <fputs@plt+0x12980>
   23a58:	mov	r2, r5
   23a5c:	mov	r0, r6
   23a60:	ldr	r1, [r4, #12]
   23a64:	bl	239dc <fputs@plt+0x128ec>
   23a68:	ldr	r1, [r4, #16]
   23a6c:	b	239f0 <fputs@plt+0x12900>
   23a70:	mov	r0, r6
   23a74:	mov	r2, #0
   23a78:	ldrd	r4, [sp]
   23a7c:	ldr	r6, [sp, #8]
   23a80:	ldr	lr, [sp, #12]
   23a84:	add	sp, sp, #16
   23a88:	b	237e4 <fputs@plt+0x126f4>
   23a8c:	add	r2, r2, #7
   23a90:	strd	r4, [sp, #-24]!	; 0xffffffe8
   23a94:	mov	r3, #0
   23a98:	bic	r5, r2, #7
   23a9c:	mov	r4, r1
   23aa0:	strd	r6, [sp, #8]
   23aa4:	lsl	r2, r5, #2
   23aa8:	mov	r7, r0
   23aac:	str	r8, [sp, #16]
   23ab0:	str	lr, [sp, #20]
   23ab4:	bl	22e00 <fputs@plt+0x11d10>
   23ab8:	subs	r6, r0, #0
   23abc:	moveq	r0, #7
   23ac0:	beq	23af8 <fputs@plt+0x12a08>
   23ac4:	ldrh	r2, [r4, #44]	; 0x2c
   23ac8:	ldr	r1, [r4, #48]	; 0x30
   23acc:	lsl	r2, r2, #2
   23ad0:	bl	10f58 <memcpy@plt>
   23ad4:	ldr	r1, [r4, #48]	; 0x30
   23ad8:	add	r3, r4, #56	; 0x38
   23adc:	cmp	r1, r3
   23ae0:	beq	23aec <fputs@plt+0x129fc>
   23ae4:	mov	r0, r7
   23ae8:	bl	19bf4 <fputs@plt+0x8b04>
   23aec:	mov	r0, #0
   23af0:	strh	r5, [r4, #44]	; 0x2c
   23af4:	str	r6, [r4, #48]	; 0x30
   23af8:	ldrd	r4, [sp]
   23afc:	ldrd	r6, [sp, #8]
   23b00:	ldr	r8, [sp, #16]
   23b04:	add	sp, sp, #20
   23b08:	pop	{pc}		; (ldr pc, [sp], #4)
   23b0c:	cmp	r1, #0
   23b10:	strd	r4, [sp, #-24]!	; 0xffffffe8
   23b14:	strd	r6, [sp, #8]
   23b18:	mov	r6, r2
   23b1c:	str	r8, [sp, #16]
   23b20:	str	lr, [sp, #20]
   23b24:	sub	sp, sp, #8
   23b28:	beq	23b70 <fputs@plt+0x12a80>
   23b2c:	ldrh	r3, [r2, #40]	; 0x28
   23b30:	cmp	r3, #0
   23b34:	bne	23b54 <fputs@plt+0x12a64>
   23b38:	mov	r0, #0
   23b3c:	add	sp, sp, #8
   23b40:	ldrd	r4, [sp]
   23b44:	ldrd	r6, [sp, #8]
   23b48:	ldr	r8, [sp, #16]
   23b4c:	add	sp, sp, #20
   23b50:	pop	{pc}		; (ldr pc, [sp], #4)
   23b54:	ldrsh	ip, [r2, #22]
   23b58:	mov	r0, r1
   23b5c:	ldrsh	r1, [r2, #20]
   23b60:	ldrd	r2, [r2]
   23b64:	stm	sp, {r1, ip}
   23b68:	bl	1735c <fputs@plt+0x626c>
   23b6c:	b	23b38 <fputs@plt+0x12a48>
   23b70:	ldr	r2, [r2, #36]	; 0x24
   23b74:	mov	r5, r0
   23b78:	ldr	r3, [r0]
   23b7c:	tst	r2, #512	; 0x200
   23b80:	ldr	r7, [r3]
   23b84:	beq	23c1c <fputs@plt+0x12b2c>
   23b88:	ldr	r4, [r0, #16]
   23b8c:	cmp	r4, #0
   23b90:	beq	23c1c <fputs@plt+0x12b2c>
   23b94:	ldrb	r8, [r6, #16]
   23b98:	b	23bbc <fputs@plt+0x12acc>
   23b9c:	ldrh	r3, [r4, #22]
   23ba0:	ldrsh	r2, [r4, #20]
   23ba4:	sub	r3, r3, #1
   23ba8:	strh	r2, [r6, #20]
   23bac:	strh	r3, [r6, #22]
   23bb0:	ldr	r4, [r4, #52]	; 0x34
   23bb4:	cmp	r4, #0
   23bb8:	beq	23c1c <fputs@plt+0x12b2c>
   23bbc:	ldrb	r3, [r4, #16]
   23bc0:	cmp	r3, r8
   23bc4:	bne	23bb0 <fputs@plt+0x12ac0>
   23bc8:	ldr	r3, [r4, #36]	; 0x24
   23bcc:	mov	r1, r6
   23bd0:	mov	r0, r4
   23bd4:	tst	r3, #512	; 0x200
   23bd8:	beq	23bb0 <fputs@plt+0x12ac0>
   23bdc:	bl	175a4 <fputs@plt+0x64b4>
   23be0:	cmp	r0, #0
   23be4:	mov	r1, r4
   23be8:	mov	r0, r6
   23bec:	bne	23b9c <fputs@plt+0x12aac>
   23bf0:	bl	175a4 <fputs@plt+0x64b4>
   23bf4:	cmp	r0, #0
   23bf8:	beq	23bb0 <fputs@plt+0x12ac0>
   23bfc:	ldrh	r3, [r4, #22]
   23c00:	ldrsh	r2, [r4, #20]
   23c04:	ldr	r4, [r4, #52]	; 0x34
   23c08:	add	r3, r3, #1
   23c0c:	strh	r2, [r6, #20]
   23c10:	strh	r3, [r6, #22]
   23c14:	cmp	r4, #0
   23c18:	bne	23bbc <fputs@plt+0x12acc>
   23c1c:	add	r0, r5, #16
   23c20:	mov	r1, r6
   23c24:	bl	1768c <fputs@plt+0x659c>
   23c28:	subs	r4, r0, #0
   23c2c:	beq	23b38 <fputs@plt+0x12a48>
   23c30:	ldr	r8, [r4]
   23c34:	cmp	r8, #0
   23c38:	beq	23d80 <fputs@plt+0x12c90>
   23c3c:	ldr	r3, [r8, #52]	; 0x34
   23c40:	add	r4, r8, #52	; 0x34
   23c44:	cmp	r3, #0
   23c48:	bne	23c80 <fputs@plt+0x12b90>
   23c4c:	b	23c98 <fputs@plt+0x12ba8>
   23c50:	ldr	r5, [r4]
   23c54:	subs	r1, r5, #0
   23c58:	beq	23c98 <fputs@plt+0x12ba8>
   23c5c:	ldr	r3, [r5, #52]	; 0x34
   23c60:	str	r3, [r4]
   23c64:	bl	1d3ec <fputs@plt+0xc2fc>
   23c68:	mov	r1, r5
   23c6c:	mov	r0, r7
   23c70:	bl	19bf4 <fputs@plt+0x8b04>
   23c74:	ldr	r3, [r4]
   23c78:	cmp	r3, #0
   23c7c:	beq	23c98 <fputs@plt+0x12ba8>
   23c80:	mov	r0, r4
   23c84:	mov	r1, r6
   23c88:	bl	1768c <fputs@plt+0x659c>
   23c8c:	subs	r4, r0, #0
   23c90:	mov	r0, r7
   23c94:	bne	23c50 <fputs@plt+0x12b60>
   23c98:	mov	r1, r8
   23c9c:	mov	r0, r7
   23ca0:	bl	1d35c <fputs@plt+0xc26c>
   23ca4:	ldrh	r2, [r6, #40]	; 0x28
   23ca8:	ldrh	r3, [r8, #44]	; 0x2c
   23cac:	cmp	r2, r3
   23cb0:	ble	23cc8 <fputs@plt+0x12bd8>
   23cb4:	mov	r0, r7
   23cb8:	mov	r1, r8
   23cbc:	bl	23a8c <fputs@plt+0x1299c>
   23cc0:	cmp	r0, #0
   23cc4:	bne	23dc0 <fputs@plt+0x12cd0>
   23cc8:	mov	r3, r6
   23ccc:	mov	r2, r8
   23cd0:	add	r4, r6, #32
   23cd4:	ldr	lr, [r3]
   23cd8:	add	r3, r3, #16
   23cdc:	add	r2, r2, #16
   23ce0:	ldr	ip, [r3, #-12]
   23ce4:	ldr	r0, [r3, #-8]
   23ce8:	ldr	r1, [r3, #-4]
   23cec:	cmp	r3, r4
   23cf0:	str	lr, [r2, #-16]
   23cf4:	str	ip, [r2, #-12]
   23cf8:	str	r0, [r2, #-8]
   23cfc:	str	r1, [r2, #-4]
   23d00:	bne	23cd4 <fputs@plt+0x12be4>
   23d04:	ldr	r0, [r3]
   23d08:	ldr	r1, [r3, #4]
   23d0c:	ldr	r3, [r3, #8]
   23d10:	str	r0, [r2]
   23d14:	str	r1, [r2, #4]
   23d18:	str	r3, [r2, #8]
   23d1c:	ldrh	r2, [r8, #40]	; 0x28
   23d20:	ldr	r1, [r6, #48]	; 0x30
   23d24:	ldr	r0, [r8, #48]	; 0x30
   23d28:	lsl	r2, r2, #2
   23d2c:	bl	10f58 <memcpy@plt>
   23d30:	ldr	r0, [r6, #36]	; 0x24
   23d34:	ands	r3, r0, #1024	; 0x400
   23d38:	beq	23d70 <fputs@plt+0x12c80>
   23d3c:	mov	r3, #0
   23d40:	mov	r0, r3
   23d44:	strb	r3, [r6, #28]
   23d48:	ldr	r3, [r8, #36]	; 0x24
   23d4c:	tst	r3, #1024	; 0x400
   23d50:	bne	23b3c <fputs@plt+0x12a4c>
   23d54:	ldr	r3, [r8, #28]
   23d58:	cmp	r3, #0
   23d5c:	beq	23b3c <fputs@plt+0x12a4c>
   23d60:	ldr	r3, [r3, #44]	; 0x2c
   23d64:	cmp	r3, #0
   23d68:	streq	r3, [r8, #28]
   23d6c:	b	23b3c <fputs@plt+0x12a4c>
   23d70:	ands	r0, r0, #16384	; 0x4000
   23d74:	movne	r0, r3
   23d78:	strne	r3, [r6, #28]
   23d7c:	b	23d48 <fputs@plt+0x12c58>
   23d80:	mov	r2, #72	; 0x48
   23d84:	mov	r3, #0
   23d88:	mov	r0, r7
   23d8c:	bl	22e00 <fputs@plt+0x11d10>
   23d90:	cmp	r0, #0
   23d94:	mov	r8, r0
   23d98:	str	r0, [r4]
   23d9c:	beq	23dd8 <fputs@plt+0x12ce8>
   23da0:	mov	r3, #0
   23da4:	add	r2, r0, #56	; 0x38
   23da8:	mov	r1, #3
   23dac:	str	r3, [r0, #36]	; 0x24
   23db0:	strh	r3, [r0, #40]	; 0x28
   23db4:	strh	r1, [r0, #44]	; 0x2c
   23db8:	strd	r2, [r0, #48]	; 0x30
   23dbc:	b	23c98 <fputs@plt+0x12ba8>
   23dc0:	mov	r2, #0
   23dc4:	mov	r0, #7
   23dc8:	str	r2, [r8, #24]
   23dcc:	str	r2, [r8, #28]
   23dd0:	str	r2, [r8, #32]
   23dd4:	b	23d48 <fputs@plt+0x12c58>
   23dd8:	mov	r0, #7
   23ddc:	b	23b3c <fputs@plt+0x12a4c>
   23de0:	strd	r4, [sp, #-16]!
   23de4:	ldr	r5, [r0, #416]	; 0x1a0
   23de8:	cmp	r5, #0
   23dec:	moveq	r5, r0
   23df0:	ldr	r3, [r5, #412]	; 0x19c
   23df4:	str	r6, [sp, #8]
   23df8:	str	lr, [sp, #12]
   23dfc:	cmp	r3, #0
   23e00:	beq	23e2c <fputs@plt+0x12d3c>
   23e04:	ldr	ip, [r3, #4]
   23e08:	cmp	r2, ip
   23e0c:	bne	23e20 <fputs@plt+0x12d30>
   23e10:	b	23e80 <fputs@plt+0x12d90>
   23e14:	ldr	ip, [r3, #4]
   23e18:	cmp	ip, r2
   23e1c:	beq	23e80 <fputs@plt+0x12d90>
   23e20:	ldr	r3, [r3]
   23e24:	cmp	r3, #0
   23e28:	bne	23e14 <fputs@plt+0x12d24>
   23e2c:	mov	r3, #0
   23e30:	mov	r4, r2
   23e34:	ldr	r0, [r0]
   23e38:	mov	r2, #16
   23e3c:	mov	r6, r1
   23e40:	bl	22e00 <fputs@plt+0x11d10>
   23e44:	subs	r3, r0, #0
   23e48:	beq	23e94 <fputs@plt+0x12da4>
   23e4c:	ldr	r2, [r5, #76]	; 0x4c
   23e50:	ldr	r1, [r5, #412]	; 0x19c
   23e54:	add	r0, r2, #2
   23e58:	add	r2, r2, #3
   23e5c:	str	r1, [r3]
   23e60:	str	r3, [r5, #412]	; 0x19c
   23e64:	stmib	r3, {r4, r6}
   23e68:	str	r0, [r3, #12]
   23e6c:	str	r2, [r5, #76]	; 0x4c
   23e70:	ldrd	r4, [sp]
   23e74:	ldr	r6, [sp, #8]
   23e78:	add	sp, sp, #12
   23e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   23e80:	ldr	r0, [r3, #12]
   23e84:	ldrd	r4, [sp]
   23e88:	ldr	r6, [sp, #8]
   23e8c:	add	sp, sp, #12
   23e90:	pop	{pc}		; (ldr pc, [sp], #4)
   23e94:	mov	r0, r3
   23e98:	b	23e84 <fputs@plt+0x12d94>
   23e9c:	ldrh	r3, [r0, #8]
   23ea0:	movw	r2, #9312	; 0x2460
   23ea4:	strd	r4, [sp, #-16]!
   23ea8:	mov	r4, r0
   23eac:	ldr	r5, [r0, #32]
   23eb0:	str	r6, [sp, #8]
   23eb4:	str	lr, [sp, #12]
   23eb8:	tst	r2, r3
   23ebc:	bne	23f0c <fputs@plt+0x12e1c>
   23ec0:	ldr	r3, [r0, #24]
   23ec4:	cmp	r3, #0
   23ec8:	bne	23f0c <fputs@plt+0x12e1c>
   23ecc:	mov	r3, #0
   23ed0:	mov	r2, #64	; 0x40
   23ed4:	mov	r0, r5
   23ed8:	bl	22e00 <fputs@plt+0x11d10>
   23edc:	str	r0, [r4, #20]
   23ee0:	ldrb	r3, [r5, #69]	; 0x45
   23ee4:	cmp	r3, #0
   23ee8:	beq	23f18 <fputs@plt+0x12e28>
   23eec:	mov	r2, #1
   23ef0:	mov	r3, #0
   23ef4:	ldr	r6, [sp, #8]
   23ef8:	strh	r2, [r4, #8]
   23efc:	str	r3, [r4, #24]
   23f00:	ldrd	r4, [sp]
   23f04:	add	sp, sp, #12
   23f08:	pop	{pc}		; (ldr pc, [sp], #4)
   23f0c:	mov	r0, r4
   23f10:	bl	209a4 <fputs@plt+0xf8b4>
   23f14:	b	23ecc <fputs@plt+0x12ddc>
   23f18:	ldr	r3, [r5, #288]	; 0x120
   23f1c:	cmp	r3, r0
   23f20:	bhi	23f30 <fputs@plt+0x12e40>
   23f24:	ldr	r3, [r5, #292]	; 0x124
   23f28:	cmp	r3, r0
   23f2c:	bhi	23fa0 <fputs@plt+0x12eb0>
   23f30:	ldr	r3, [pc, #116]	; 23fac <fputs@plt+0x12ebc>
   23f34:	add	r3, pc, r3
   23f38:	ldr	r3, [r3, #52]	; 0x34
   23f3c:	blx	r3
   23f40:	mov	r3, r0
   23f44:	ldr	r0, [r4, #20]
   23f48:	sub	r2, r3, #32
   23f4c:	add	lr, r0, #32
   23f50:	str	r3, [r4, #24]
   23f54:	lsr	r2, r2, #4
   23f58:	mov	r3, #0
   23f5c:	mov	ip, #1
   23f60:	mov	r1, #32
   23f64:	ldr	r6, [sp, #8]
   23f68:	str	r3, [r0]
   23f6c:	str	r5, [r0, #4]
   23f70:	str	r3, [r0, #8]
   23f74:	str	r3, [r0, #12]
   23f78:	str	lr, [r0, #16]
   23f7c:	str	r3, [r0, #20]
   23f80:	strh	r2, [r0, #24]
   23f84:	strh	ip, [r0, #26]
   23f88:	str	r3, [r0, #28]
   23f8c:	str	r0, [r4]
   23f90:	strh	r1, [r4, #8]
   23f94:	ldrd	r4, [sp]
   23f98:	add	sp, sp, #12
   23f9c:	pop	{pc}		; (ldr pc, [sp], #4)
   23fa0:	add	r3, r5, #260	; 0x104
   23fa4:	ldrh	r3, [r3]
   23fa8:	b	23f48 <fputs@plt+0x12e58>
   23fac:	andeq	fp, r8, r4, asr #4
   23fb0:	ldrh	r3, [r0, #24]
   23fb4:	str	r4, [sp, #-8]!
   23fb8:	mov	r4, r0
   23fbc:	str	lr, [sp, #4]
   23fc0:	cmp	r3, #0
   23fc4:	beq	23fec <fputs@plt+0x12efc>
   23fc8:	ldr	r0, [r0, #16]
   23fcc:	sub	r3, r3, #1
   23fd0:	uxth	r3, r3
   23fd4:	add	r2, r0, #16
   23fd8:	str	r2, [r4, #16]
   23fdc:	strh	r3, [r4, #24]
   23fe0:	ldr	r4, [sp]
   23fe4:	add	sp, sp, #4
   23fe8:	pop	{pc}		; (ldr pc, [sp], #4)
   23fec:	mov	r2, #1016	; 0x3f8
   23ff0:	mov	r3, #0
   23ff4:	ldr	r0, [r0, #4]
   23ff8:	bl	22e00 <fputs@plt+0x11d10>
   23ffc:	cmp	r0, #0
   24000:	beq	23fe0 <fputs@plt+0x12ef0>
   24004:	ldr	r2, [r4]
   24008:	mov	r3, #62	; 0x3e
   2400c:	str	r2, [r0]
   24010:	str	r0, [r4]
   24014:	add	r0, r0, #8
   24018:	b	23fd4 <fputs@plt+0x12ee4>
   2401c:	str	r4, [sp, #-24]!	; 0xffffffe8
   24020:	mov	r4, r0
   24024:	strd	r6, [sp, #4]
   24028:	strd	r8, [sp, #12]
   2402c:	mov	r8, r2
   24030:	mov	r9, r3
   24034:	str	lr, [sp, #20]
   24038:	bl	23fb0 <fputs@plt+0x12ec0>
   2403c:	cmp	r0, #0
   24040:	beq	24074 <fputs@plt+0x12f84>
   24044:	ldr	r3, [r4, #12]
   24048:	mov	r2, #0
   2404c:	strd	r8, [r0]
   24050:	str	r2, [r0, #8]
   24054:	cmp	r3, r2
   24058:	streq	r0, [r4, #8]
   2405c:	beq	24070 <fputs@plt+0x12f80>
   24060:	ldrh	r2, [r4, #26]
   24064:	tst	r2, #1
   24068:	bne	24088 <fputs@plt+0x12f98>
   2406c:	str	r0, [r3, #8]
   24070:	str	r0, [r4, #12]
   24074:	ldr	r4, [sp]
   24078:	ldrd	r6, [sp, #4]
   2407c:	ldrd	r8, [sp, #12]
   24080:	add	sp, sp, #20
   24084:	pop	{pc}		; (ldr pc, [sp], #4)
   24088:	ldrd	r6, [r3]
   2408c:	cmp	r6, r8
   24090:	sbcs	r1, r7, r9
   24094:	bicge	r2, r2, #1
   24098:	strhge	r2, [r4, #26]
   2409c:	b	2406c <fputs@plt+0x12f7c>
   240a0:	cmp	r0, #0
   240a4:	beq	240ac <fputs@plt+0x12fbc>
   240a8:	b	22e00 <fputs@plt+0x11d10>
   240ac:	strd	r4, [sp, #-8]!
   240b0:	mov	r0, r2
   240b4:	mov	r1, r3
   240b8:	ldrd	r4, [sp]
   240bc:	add	sp, sp, #8
   240c0:	b	21a40 <fputs@plt+0x10950>
   240c4:	ldr	r3, [r0, #8]
   240c8:	cmp	r3, #0
   240cc:	beq	240ec <fputs@plt+0x12ffc>
   240d0:	ldr	r2, [r0, #12]
   240d4:	mov	r1, #0
   240d8:	strb	r1, [r3, r2]
   240dc:	ldr	r3, [r0, #20]
   240e0:	cmp	r3, r1
   240e4:	bne	240f4 <fputs@plt+0x13004>
   240e8:	ldr	r3, [r0, #8]
   240ec:	mov	r0, r3
   240f0:	bx	lr
   240f4:	ldrb	r3, [r0, #25]
   240f8:	ands	r3, r3, #4
   240fc:	bne	240e8 <fputs@plt+0x12ff8>
   24100:	str	r4, [sp, #-8]!
   24104:	mov	r4, r0
   24108:	ldr	r2, [r4, #12]
   2410c:	ldr	r0, [r0]
   24110:	str	lr, [sp, #4]
   24114:	add	r2, r2, #1
   24118:	bl	240a0 <fputs@plt+0x12fb0>
   2411c:	cmp	r0, #0
   24120:	mov	r3, r0
   24124:	str	r0, [r4, #8]
   24128:	beq	2415c <fputs@plt+0x1306c>
   2412c:	ldr	r1, [r4, #4]
   24130:	ldr	r2, [r4, #12]
   24134:	add	r2, r2, #1
   24138:	bl	10f58 <memcpy@plt>
   2413c:	ldrb	r2, [r4, #25]
   24140:	ldr	r3, [r4, #8]
   24144:	orr	r2, r2, #4
   24148:	strb	r2, [r4, #25]
   2414c:	ldr	r4, [sp]
   24150:	add	sp, sp, #4
   24154:	mov	r0, r3
   24158:	pop	{pc}		; (ldr pc, [sp], #4)
   2415c:	mov	r2, #1
   24160:	str	r0, [r4, #16]
   24164:	strb	r2, [r4, #24]
   24168:	b	2414c <fputs@plt+0x1305c>
   2416c:	strd	r4, [sp, #-16]!
   24170:	mov	r5, r2
   24174:	str	r6, [sp, #8]
   24178:	str	lr, [sp, #12]
   2417c:	bl	240a0 <fputs@plt+0x12fb0>
   24180:	subs	r4, r0, #0
   24184:	beq	24194 <fputs@plt+0x130a4>
   24188:	mov	r2, r5
   2418c:	mov	r1, #0
   24190:	bl	10ebc <memset@plt>
   24194:	mov	r0, r4
   24198:	ldrd	r4, [sp]
   2419c:	ldr	r6, [sp, #8]
   241a0:	add	sp, sp, #12
   241a4:	pop	{pc}		; (ldr pc, [sp], #4)
   241a8:	strd	r4, [sp, #-16]!
   241ac:	mov	r2, #208	; 0xd0
   241b0:	mov	r5, r0
   241b4:	ldr	r4, [r0]
   241b8:	mov	r3, #0
   241bc:	str	r6, [sp, #8]
   241c0:	str	lr, [sp, #12]
   241c4:	mov	r0, r4
   241c8:	bl	2416c <fputs@plt+0x1307c>
   241cc:	cmp	r0, #0
   241d0:	beq	24204 <fputs@plt+0x13114>
   241d4:	ldr	r3, [r4, #4]
   241d8:	mov	r1, #0
   241dc:	movw	r2, #60069	; 0xeaa5
   241e0:	movt	r2, #9916	; 0x26bc
   241e4:	str	r4, [r0]
   241e8:	cmp	r3, #0
   241ec:	strne	r0, [r3, #48]	; 0x30
   241f0:	str	r1, [r0, #48]	; 0x30
   241f4:	str	r3, [r0, #52]	; 0x34
   241f8:	str	r0, [r4, #4]
   241fc:	str	r5, [r0, #24]
   24200:	str	r2, [r0, #40]	; 0x28
   24204:	ldrd	r4, [sp]
   24208:	ldr	r6, [sp, #8]
   2420c:	add	sp, sp, #12
   24210:	pop	{pc}		; (ldr pc, [sp], #4)
   24214:	strd	r4, [sp, #-24]!	; 0xffffffe8
   24218:	mov	r5, r0
   2421c:	strd	r6, [sp, #8]
   24220:	add	r6, r0, #364	; 0x16c
   24224:	mov	r7, r1
   24228:	str	r8, [sp, #16]
   2422c:	mov	r0, r6
   24230:	mov	r8, r2
   24234:	str	lr, [sp, #20]
   24238:	sub	sp, sp, #8
   2423c:	add	r2, sp, #4
   24240:	bl	149a8 <fputs@plt+0x38b8>
   24244:	subs	r4, r0, #0
   24248:	ldrne	r4, [r4, #8]
   2424c:	moveq	r2, #1
   24250:	clzne	r2, r4
   24254:	lsrne	r2, r2, #5
   24258:	cmp	r8, #0
   2425c:	moveq	r2, #0
   24260:	cmp	r2, #0
   24264:	beq	242f0 <fputs@plt+0x13200>
   24268:	cmp	r1, #0
   2426c:	beq	24338 <fputs@plt+0x13248>
   24270:	mov	r0, r1
   24274:	bl	10f34 <strlen@plt>
   24278:	bic	r8, r0, #-1073741824	; 0xc0000000
   2427c:	add	r2, r8, #61	; 0x3d
   24280:	mov	r3, #0
   24284:	mov	r0, r5
   24288:	bl	2416c <fputs@plt+0x1307c>
   2428c:	subs	r4, r0, #0
   24290:	beq	242f0 <fputs@plt+0x13200>
   24294:	add	r3, r4, #60	; 0x3c
   24298:	mov	lr, #1
   2429c:	mov	ip, #3
   242a0:	mov	r2, #2
   242a4:	mov	r1, r7
   242a8:	mov	r0, r3
   242ac:	str	r3, [r4]
   242b0:	strb	lr, [r4, #4]
   242b4:	str	r3, [r4, #20]
   242b8:	strb	r2, [r4, #24]
   242bc:	mov	r2, r8
   242c0:	str	r3, [r4, #40]	; 0x28
   242c4:	strb	ip, [r4, #44]	; 0x2c
   242c8:	bl	10f58 <memcpy@plt>
   242cc:	mov	r3, r0
   242d0:	mov	r1, #0
   242d4:	mov	r0, r6
   242d8:	mov	r2, r4
   242dc:	strb	r1, [r3, r8]
   242e0:	ldr	r1, [r4]
   242e4:	bl	21bb8 <fputs@plt+0x10ac8>
   242e8:	subs	r1, r0, #0
   242ec:	bne	2430c <fputs@plt+0x1321c>
   242f0:	mov	r0, r4
   242f4:	add	sp, sp, #8
   242f8:	ldrd	r4, [sp]
   242fc:	ldrd	r6, [sp, #8]
   24300:	ldr	r8, [sp, #16]
   24304:	add	sp, sp, #20
   24308:	pop	{pc}		; (ldr pc, [sp], #4)
   2430c:	ldr	r3, [r5, #68]	; 0x44
   24310:	bic	r3, r3, #-16777216	; 0xff000000
   24314:	bic	r3, r3, #255	; 0xff
   24318:	cmp	r3, #0
   2431c:	bne	24328 <fputs@plt+0x13238>
   24320:	mov	r0, r5
   24324:	bl	1a178 <fputs@plt+0x9088>
   24328:	mov	r0, r5
   2432c:	mov	r4, #0
   24330:	bl	19bf4 <fputs@plt+0x8b04>
   24334:	b	242f0 <fputs@plt+0x13200>
   24338:	mov	r2, #61	; 0x3d
   2433c:	mov	r8, r1
   24340:	b	24280 <fputs@plt+0x13190>
   24344:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24348:	mov	r5, r2
   2434c:	strd	r6, [sp, #8]
   24350:	subs	r7, r1, #0
   24354:	mov	r6, r3
   24358:	strd	r8, [sp, #16]
   2435c:	mov	r8, r0
   24360:	strd	sl, [sp, #24]
   24364:	str	lr, [sp, #32]
   24368:	sub	sp, sp, #28
   2436c:	ldrb	r1, [sp, #64]	; 0x40
   24370:	streq	r7, [sp, #8]
   24374:	str	r1, [sp, #4]
   24378:	beq	2438c <fputs@plt+0x1329c>
   2437c:	mov	r0, r7
   24380:	bl	10f34 <strlen@plt>
   24384:	bic	r3, r0, #-1073741824	; 0xc0000000
   24388:	str	r3, [sp, #8]
   2438c:	add	r3, r8, #348	; 0x15c
   24390:	add	r2, sp, #20
   24394:	mov	r0, r3
   24398:	mov	r1, r7
   2439c:	str	r3, [sp, #12]
   243a0:	bl	149a8 <fputs@plt+0x38b8>
   243a4:	cmp	r0, #0
   243a8:	beq	245d8 <fputs@plt+0x134e8>
   243ac:	ldr	sl, [r0, #8]
   243b0:	cmp	sl, #0
   243b4:	beq	245d8 <fputs@plt+0x134e8>
   243b8:	mov	r9, #0
   243bc:	mov	r4, r9
   243c0:	mov	r0, sl
   243c4:	mov	r2, r6
   243c8:	mov	r1, r5
   243cc:	bl	16aa8 <fputs@plt+0x59b8>
   243d0:	cmp	r0, r9
   243d4:	movgt	r4, sl
   243d8:	ldr	sl, [sl, #8]
   243dc:	movgt	r9, r0
   243e0:	cmp	sl, #0
   243e4:	bne	243c0 <fputs@plt+0x132d0>
   243e8:	ldr	r3, [sp, #4]
   243ec:	cmp	r3, #0
   243f0:	bne	24534 <fputs@plt+0x13444>
   243f4:	cmp	r4, #0
   243f8:	beq	245e4 <fputs@plt+0x134f4>
   243fc:	ldr	r3, [r8, #24]
   24400:	tst	r3, #2097152	; 0x200000
   24404:	beq	245d0 <fputs@plt+0x134e0>
   24408:	ldr	sl, [pc, #520]	; 24618 <fputs@plt+0x13528>
   2440c:	movw	r3, #17097	; 0x42c9
   24410:	movt	r3, #45590	; 0xb216
   24414:	mov	r0, #23
   24418:	ldrb	r1, [r7]
   2441c:	ldr	r2, [pc, #504]	; 2461c <fputs@plt+0x1352c>
   24420:	add	sl, pc, sl
   24424:	add	r1, sl, r1
   24428:	ldrb	fp, [r1, #336]	; 0x150
   2442c:	add	r2, pc, r2
   24430:	ldr	r1, [sp, #8]
   24434:	add	r1, fp, r1
   24438:	umull	ip, r3, r3, r1
   2443c:	lsr	r3, r3, #4
   24440:	mls	r3, r0, r3, r1
   24444:	add	r3, r2, r3, lsl #2
   24448:	ldr	r9, [r3, #24]
   2444c:	cmp	r9, #0
   24450:	beq	244b8 <fputs@plt+0x133c8>
   24454:	ldr	ip, [pc, #452]	; 24620 <fputs@plt+0x13530>
   24458:	add	ip, pc, ip
   2445c:	ldr	r1, [r9, #20]
   24460:	ldrb	r3, [r1]
   24464:	add	r2, sl, r3
   24468:	ldrb	r2, [r2, #336]	; 0x150
   2446c:	cmp	r2, fp
   24470:	bne	244ac <fputs@plt+0x133bc>
   24474:	cmp	r3, #0
   24478:	beq	2458c <fputs@plt+0x1349c>
   2447c:	mov	r0, r7
   24480:	b	2448c <fputs@plt+0x1339c>
   24484:	cmp	r3, #0
   24488:	beq	2458c <fputs@plt+0x1349c>
   2448c:	ldrb	r3, [r1, #1]!
   24490:	ldrb	r2, [r0, #1]!
   24494:	add	lr, ip, r3
   24498:	ldrb	lr, [lr, #336]	; 0x150
   2449c:	add	r2, ip, r2
   244a0:	ldrb	r2, [r2, #336]	; 0x150
   244a4:	cmp	lr, r2
   244a8:	beq	24484 <fputs@plt+0x13394>
   244ac:	ldr	r9, [r9, #24]
   244b0:	cmp	r9, #0
   244b4:	bne	2445c <fputs@plt+0x1336c>
   244b8:	ldr	r2, [sp, #4]
   244bc:	mov	r3, #1
   244c0:	and	r2, r2, #1
   244c4:	tst	r3, r2
   244c8:	beq	24550 <fputs@plt+0x13460>
   244cc:	ldr	r3, [sp, #8]
   244d0:	mov	r0, r8
   244d4:	add	r2, r3, #29
   244d8:	mov	r3, #0
   244dc:	bl	2416c <fputs@plt+0x1307c>
   244e0:	subs	r4, r0, #0
   244e4:	beq	245c8 <fputs@plt+0x134d8>
   244e8:	ldr	r2, [sp, #8]
   244ec:	add	r3, r4, #28
   244f0:	mov	r1, r7
   244f4:	mov	r0, r3
   244f8:	strb	r5, [r4]
   244fc:	strh	r6, [r4, #2]
   24500:	str	r3, [r4, #20]
   24504:	add	r2, r2, #1
   24508:	bl	10f58 <memcpy@plt>
   2450c:	mov	r1, r0
   24510:	mov	r2, r4
   24514:	ldr	r0, [sp, #12]
   24518:	bl	21bb8 <fputs@plt+0x10ac8>
   2451c:	cmp	r4, r0
   24520:	beq	245ec <fputs@plt+0x134fc>
   24524:	ldr	r3, [sp, #4]
   24528:	str	r0, [r4, #8]
   2452c:	and	r2, r3, #1
   24530:	b	24558 <fputs@plt+0x13468>
   24534:	cmp	r9, #5
   24538:	movgt	r3, #0
   2453c:	movle	r3, #1
   24540:	ldr	r2, [sp, #4]
   24544:	and	r2, r2, #1
   24548:	tst	r3, r2
   2454c:	bne	244cc <fputs@plt+0x133dc>
   24550:	cmp	r4, #0
   24554:	beq	245c8 <fputs@plt+0x134d8>
   24558:	ldr	r3, [r4, #12]
   2455c:	cmp	r3, #0
   24560:	movne	r2, #1
   24564:	cmp	r2, #0
   24568:	beq	245c8 <fputs@plt+0x134d8>
   2456c:	mov	r0, r4
   24570:	add	sp, sp, #28
   24574:	ldrd	r4, [sp]
   24578:	ldrd	r6, [sp, #8]
   2457c:	ldrd	r8, [sp, #16]
   24580:	ldrd	sl, [sp, #24]
   24584:	add	sp, sp, #32
   24588:	pop	{pc}		; (ldr pc, [sp], #4)
   2458c:	mov	sl, r3
   24590:	mov	r0, r9
   24594:	mov	r2, r6
   24598:	mov	r1, r5
   2459c:	bl	16aa8 <fputs@plt+0x59b8>
   245a0:	cmp	r0, sl
   245a4:	movgt	r4, r9
   245a8:	ldr	r9, [r9, #8]
   245ac:	movgt	sl, r0
   245b0:	cmp	r9, #0
   245b4:	bne	24590 <fputs@plt+0x134a0>
   245b8:	cmp	sl, #5
   245bc:	movgt	r3, #0
   245c0:	movle	r3, #1
   245c4:	b	24540 <fputs@plt+0x13450>
   245c8:	mov	r4, #0
   245cc:	b	2456c <fputs@plt+0x1347c>
   245d0:	ldr	r2, [sp, #4]
   245d4:	b	24558 <fputs@plt+0x13468>
   245d8:	ldr	r3, [sp, #4]
   245dc:	cmp	r3, #0
   245e0:	bne	244cc <fputs@plt+0x133dc>
   245e4:	mov	r4, #0
   245e8:	b	24408 <fputs@plt+0x13318>
   245ec:	mov	r1, r4
   245f0:	mov	r0, r8
   245f4:	bl	19bf4 <fputs@plt+0x8b04>
   245f8:	ldr	r4, [r8, #68]	; 0x44
   245fc:	bic	r4, r4, #-16777216	; 0xff000000
   24600:	bic	r4, r4, #255	; 0xff
   24604:	cmp	r4, #0
   24608:	bne	245c8 <fputs@plt+0x134d8>
   2460c:	mov	r0, r8
   24610:	bl	1a178 <fputs@plt+0x9088>
   24614:	b	2456c <fputs@plt+0x1347c>
   24618:	andeq	r1, r7, r8, asr #13
   2461c:	andeq	pc, r8, ip, lsl r4	; <UNPREDICTABLE>
   24620:	muleq	r7, r0, r6
   24624:	mov	ip, #0
   24628:	str	r4, [sp, #-8]!
   2462c:	mov	r3, #1
   24630:	str	lr, [sp, #4]
   24634:	sub	sp, sp, #8
   24638:	mov	r4, r2
   2463c:	mov	r2, #2
   24640:	str	ip, [sp]
   24644:	bl	24344 <fputs@plt+0x13254>
   24648:	cmp	r0, #0
   2464c:	beq	2465c <fputs@plt+0x1356c>
   24650:	ldrh	r2, [r0, #2]
   24654:	orr	r2, r2, r4
   24658:	strh	r2, [r0, #2]
   2465c:	add	sp, sp, #8
   24660:	ldr	r4, [sp]
   24664:	add	sp, sp, #4
   24668:	pop	{pc}		; (ldr pc, [sp], #4)
   2466c:	add	r3, r1, #444	; 0x1bc
   24670:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24674:	mov	r4, r0
   24678:	ldrsh	r3, [r3]
   2467c:	ldr	r5, [r0]
   24680:	ldr	r2, [r1, #400]	; 0x190
   24684:	strd	r6, [sp, #8]
   24688:	ldr	r6, [r1, #76]	; 0x4c
   2468c:	strd	sl, [sp, #24]
   24690:	ldr	fp, [r1, #72]	; 0x48
   24694:	strd	r8, [sp, #16]
   24698:	mov	r8, r1
   2469c:	ldr	sl, [r1, #84]	; 0x54
   246a0:	str	lr, [sp, #32]
   246a4:	sub	sp, sp, #36	; 0x24
   246a8:	ldr	r1, [r0, #4]
   246ac:	add	r6, r6, fp
   246b0:	str	r3, [sp, #12]
   246b4:	str	r2, [sp, #16]
   246b8:	cmp	sl, #0
   246bc:	ldr	r2, [r8, #92]	; 0x5c
   246c0:	moveq	sl, #1
   246c4:	cmp	r6, #0
   246c8:	movle	r3, #0
   246cc:	movgt	r3, #1
   246d0:	cmp	fp, #0
   246d4:	movne	r3, #0
   246d8:	cmp	r3, #0
   246dc:	ldr	r3, [r0, #32]
   246e0:	addne	r6, r6, #1
   246e4:	add	r3, r3, r3, lsl #2
   246e8:	lsl	r0, r3, #2
   246ec:	add	r0, r0, #7
   246f0:	bic	r0, r0, #7
   246f4:	sub	r2, r2, r0
   246f8:	add	r0, r1, r0
   246fc:	bic	r2, r2, #7
   24700:	cmp	r2, #0
   24704:	str	r0, [sp, #20]
   24708:	str	r2, [sp, #24]
   2470c:	ble	24718 <fputs@plt+0x13628>
   24710:	mov	r1, #0
   24714:	bl	10ebc <memset@plt>
   24718:	add	r1, sp, #16
   2471c:	mov	r0, r4
   24720:	bl	19ca0 <fputs@plt+0x8bb0>
   24724:	ldrb	r3, [r8, #20]
   24728:	cmp	r3, #0
   2472c:	beq	2473c <fputs@plt+0x1364c>
   24730:	ldrb	r3, [r8, #21]
   24734:	adds	r3, r3, #0
   24738:	movne	r3, #1
   2473c:	ldrb	r1, [r4, #89]	; 0x59
   24740:	cmp	r6, #9
   24744:	mov	r9, #0
   24748:	movgt	r2, #0
   2474c:	movle	r2, #1
   24750:	add	r7, sp, #20
   24754:	bfi	r1, r3, #4, #1
   24758:	strb	r1, [r4, #89]	; 0x59
   2475c:	lsl	r1, fp, #2
   24760:	ldrb	r3, [r8, #453]	; 0x1c5
   24764:	str	r1, [sp, #4]
   24768:	cmp	r3, #0
   2476c:	movne	r3, r2
   24770:	moveq	r3, #0
   24774:	ldrb	r2, [r4, #87]	; 0x57
   24778:	cmp	r3, #0
   2477c:	addeq	r3, r6, r6, lsl #2
   24780:	movne	r3, #400	; 0x190
   24784:	movne	r6, #10
   24788:	lsleq	r3, r3, #3
   2478c:	bfc	r2, #0, #1
   24790:	str	r3, [sp, #8]
   24794:	ldr	r3, [sp, #12]
   24798:	strb	r2, [r4, #87]	; 0x57
   2479c:	add	r3, r3, r3, lsl #2
   247a0:	lsl	r3, r3, #3
   247a4:	str	r3, [sp]
   247a8:	b	24824 <fputs@plt+0x13734>
   247ac:	ldr	r2, [r4, #60]	; 0x3c
   247b0:	str	r0, [r4, #8]
   247b4:	cmp	r2, #0
   247b8:	beq	24850 <fputs@plt+0x13760>
   247bc:	ldr	r0, [r4, #12]
   247c0:	str	r2, [r4, #60]	; 0x3c
   247c4:	cmp	r0, #0
   247c8:	beq	24870 <fputs@plt+0x13780>
   247cc:	ldr	r2, [r4, #56]	; 0x38
   247d0:	str	r0, [r4, #12]
   247d4:	cmp	r2, #0
   247d8:	beq	24890 <fputs@plt+0x137a0>
   247dc:	ldr	r0, [r4, #200]	; 0xc8
   247e0:	str	r2, [r4, #56]	; 0x38
   247e4:	cmp	r0, #0
   247e8:	beq	248b0 <fputs@plt+0x137c0>
   247ec:	ldr	r2, [sp, #28]
   247f0:	str	r0, [r4, #200]	; 0xc8
   247f4:	cmp	r2, #0
   247f8:	beq	248cc <fputs@plt+0x137dc>
   247fc:	asr	r3, r2, #31
   24800:	mov	r0, r5
   24804:	bl	2416c <fputs@plt+0x1307c>
   24808:	str	r0, [r4, #172]	; 0xac
   2480c:	ldrb	r3, [r5, #69]	; 0x45
   24810:	str	r0, [sp, #20]
   24814:	ldr	r2, [sp, #28]
   24818:	cmp	r3, #0
   2481c:	str	r2, [sp, #24]
   24820:	bne	248cc <fputs@plt+0x137dc>
   24824:	ldr	r0, [r4, #8]
   24828:	str	r9, [sp, #28]
   2482c:	cmp	r0, #0
   24830:	bne	247ac <fputs@plt+0x136bc>
   24834:	mov	r0, r7
   24838:	ldr	r1, [sp, #8]
   2483c:	bl	1bcac <fputs@plt+0xabbc>
   24840:	ldr	r2, [r4, #60]	; 0x3c
   24844:	str	r0, [r4, #8]
   24848:	cmp	r2, #0
   2484c:	bne	247bc <fputs@plt+0x136cc>
   24850:	mov	r0, r7
   24854:	ldr	r1, [sp]
   24858:	bl	1bcac <fputs@plt+0xabbc>
   2485c:	mov	r2, r0
   24860:	ldr	r0, [r4, #12]
   24864:	str	r2, [r4, #60]	; 0x3c
   24868:	cmp	r0, #0
   2486c:	bne	247cc <fputs@plt+0x136dc>
   24870:	ldr	r1, [sp, #16]
   24874:	mov	r0, r7
   24878:	lsl	r1, r1, #2
   2487c:	bl	1bcac <fputs@plt+0xabbc>
   24880:	ldr	r2, [r4, #56]	; 0x38
   24884:	str	r0, [r4, #12]
   24888:	cmp	r2, #0
   2488c:	bne	247dc <fputs@plt+0x136ec>
   24890:	mov	r0, r7
   24894:	ldr	r1, [sp, #4]
   24898:	bl	1bcac <fputs@plt+0xabbc>
   2489c:	mov	r2, r0
   248a0:	ldr	r0, [r4, #200]	; 0xc8
   248a4:	str	r2, [r4, #56]	; 0x38
   248a8:	cmp	r0, #0
   248ac:	bne	247ec <fputs@plt+0x136fc>
   248b0:	mov	r1, sl
   248b4:	mov	r0, r7
   248b8:	bl	1bcac <fputs@plt+0xabbc>
   248bc:	ldr	r2, [sp, #28]
   248c0:	str	r0, [r4, #200]	; 0xc8
   248c4:	cmp	r2, #0
   248c8:	bne	247fc <fputs@plt+0x1370c>
   248cc:	ldr	r3, [r4, #60]	; 0x3c
   248d0:	str	fp, [r4, #36]	; 0x24
   248d4:	str	sl, [r4, #196]	; 0xc4
   248d8:	cmp	r3, #0
   248dc:	beq	24910 <fputs@plt+0x13820>
   248e0:	ldr	r2, [sp, #12]
   248e4:	cmp	r2, #0
   248e8:	strh	r2, [r4, #68]	; 0x44
   248ec:	ble	24910 <fputs@plt+0x13820>
   248f0:	ldr	r2, [sp]
   248f4:	mov	r1, #1
   248f8:	add	r2, r3, r2
   248fc:	add	r3, r3, #40	; 0x28
   24900:	strh	r1, [r3, #-32]	; 0xffffffe0
   24904:	str	r5, [r3, #-8]
   24908:	cmp	r2, r3
   2490c:	bne	248fc <fputs@plt+0x1380c>
   24910:	ldr	r3, [r4, #8]
   24914:	mov	r2, #0
   24918:	ldr	r0, [r8, #448]	; 0x1c0
   2491c:	ldr	r1, [r8, #476]	; 0x1dc
   24920:	cmp	r3, r2
   24924:	str	r1, [r4, #64]	; 0x40
   24928:	strh	r0, [r4, #70]	; 0x46
   2492c:	str	r2, [r8, #448]	; 0x1c0
   24930:	str	r2, [r8, #476]	; 0x1dc
   24934:	beq	24964 <fputs@plt+0x13874>
   24938:	cmp	r6, #0
   2493c:	str	r6, [r4, #28]
   24940:	ble	24964 <fputs@plt+0x13874>
   24944:	add	r6, r6, r6, lsl #2
   24948:	mov	r2, #128	; 0x80
   2494c:	add	r6, r3, r6, lsl #3
   24950:	add	r3, r3, #40	; 0x28
   24954:	strh	r2, [r3, #-32]	; 0xffffffe0
   24958:	str	r5, [r3, #-8]
   2495c:	cmp	r3, r6
   24960:	bne	24950 <fputs@plt+0x13860>
   24964:	ldrb	lr, [r8, #453]	; 0x1c5
   24968:	mov	r3, #0
   2496c:	mvn	r1, #0
   24970:	mov	ip, #2
   24974:	mov	r5, #1
   24978:	ldrb	r2, [r4, #89]	; 0x59
   2497c:	mov	r6, #0
   24980:	mov	r7, #0
   24984:	movw	r0, #3491	; 0xda3
   24988:	movt	r0, #48626	; 0xbdf2
   2498c:	str	r0, [r4, #40]	; 0x28
   24990:	str	r5, [r4, #72]	; 0x48
   24994:	bfi	r2, lr, #0, #2
   24998:	str	r1, [r4, #76]	; 0x4c
   2499c:	str	r3, [r4, #80]	; 0x50
   249a0:	strb	ip, [r4, #86]	; 0x56
   249a4:	strb	r1, [r4, #88]	; 0x58
   249a8:	strb	r2, [r4, #89]	; 0x59
   249ac:	str	r3, [r4, #92]	; 0x5c
   249b0:	str	r3, [r4, #104]	; 0x68
   249b4:	strd	r6, [r4, #144]	; 0x90
   249b8:	add	sp, sp, #36	; 0x24
   249bc:	ldrd	r4, [sp]
   249c0:	ldrd	r6, [sp, #8]
   249c4:	ldrd	r8, [sp, #16]
   249c8:	ldrd	sl, [sp, #24]
   249cc:	add	sp, sp, #32
   249d0:	pop	{pc}		; (ldr pc, [sp], #4)
   249d4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   249d8:	mov	r5, r2
   249dc:	rsb	r2, r2, r2, lsl #3
   249e0:	mov	r4, r1
   249e4:	strd	r6, [sp, #8]
   249e8:	asr	r3, r2, #31
   249ec:	str	r8, [sp, #16]
   249f0:	str	lr, [sp, #20]
   249f4:	bl	2416c <fputs@plt+0x1307c>
   249f8:	subs	r7, r0, #0
   249fc:	moveq	r0, #7
   24a00:	beq	24a60 <fputs@plt+0x13970>
   24a04:	ldrh	r2, [r4, #52]	; 0x34
   24a08:	add	r6, r7, r5, lsl #2
   24a0c:	ldr	r1, [r4, #32]
   24a10:	add	r8, r6, r5, lsl #1
   24a14:	lsl	r2, r2, #2
   24a18:	bl	10f58 <memcpy@plt>
   24a1c:	ldrh	r2, [r4, #52]	; 0x34
   24a20:	mov	r0, r6
   24a24:	str	r7, [r4, #32]
   24a28:	ldr	r1, [r4, #4]
   24a2c:	lsl	r2, r2, #1
   24a30:	bl	10f58 <memcpy@plt>
   24a34:	mov	r0, r8
   24a38:	ldrh	r2, [r4, #52]	; 0x34
   24a3c:	str	r6, [r4, #4]
   24a40:	ldr	r1, [r4, #28]
   24a44:	bl	10f58 <memcpy@plt>
   24a48:	ldrb	r3, [r4, #55]	; 0x37
   24a4c:	mov	r0, #0
   24a50:	str	r8, [r4, #28]
   24a54:	strh	r5, [r4, #52]	; 0x34
   24a58:	orr	r3, r3, #16
   24a5c:	strb	r3, [r4, #55]	; 0x37
   24a60:	ldrd	r4, [sp]
   24a64:	ldrd	r6, [sp, #8]
   24a68:	ldr	r8, [sp, #16]
   24a6c:	add	sp, sp, #20
   24a70:	pop	{pc}		; (ldr pc, [sp], #4)
   24a74:	strd	r4, [sp, #-24]!	; 0xffffffe8
   24a78:	mov	r4, #5
   24a7c:	mov	r5, #7
   24a80:	strd	r6, [sp, #8]
   24a84:	mov	r7, r1
   24a88:	mov	r1, #9
   24a8c:	add	r5, r5, r7, lsl #2
   24a90:	mov	r6, r3
   24a94:	str	r8, [sp, #16]
   24a98:	smlabb	r4, r7, r4, r1
   24a9c:	str	lr, [sp, #20]
   24aa0:	bic	r5, r5, #7
   24aa4:	bic	r4, r4, #7
   24aa8:	add	r4, r4, r5
   24aac:	add	r4, r4, #56	; 0x38
   24ab0:	add	r2, r4, r2
   24ab4:	asr	r3, r2, #31
   24ab8:	bl	2416c <fputs@plt+0x1307c>
   24abc:	cmp	r0, #0
   24ac0:	beq	24b08 <fputs@plt+0x13a18>
   24ac4:	add	r3, r7, #1
   24ac8:	add	r2, r0, #56	; 0x38
   24acc:	lsl	r3, r3, #1
   24ad0:	add	r5, r2, r5
   24ad4:	uxth	r7, r7
   24ad8:	add	r4, r0, r4
   24adc:	sub	r1, r7, #1
   24ae0:	str	r2, [r0, #32]
   24ae4:	add	r2, r5, r3
   24ae8:	sub	r3, r3, #2
   24aec:	add	r3, r2, r3
   24af0:	str	r2, [r0, #4]
   24af4:	str	r5, [r0, #8]
   24af8:	str	r3, [r0, #28]
   24afc:	strh	r1, [r0, #50]	; 0x32
   24b00:	strh	r7, [r0, #52]	; 0x34
   24b04:	str	r4, [r6]
   24b08:	ldrd	r4, [sp]
   24b0c:	ldrd	r6, [sp, #8]
   24b10:	ldr	r8, [sp, #16]
   24b14:	add	sp, sp, #20
   24b18:	pop	{pc}		; (ldr pc, [sp], #4)
   24b1c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   24b20:	strd	r6, [sp, #8]
   24b24:	mov	r6, r3
   24b28:	mov	r7, r1
   24b2c:	str	r8, [sp, #16]
   24b30:	mov	r8, r2
   24b34:	ldr	r2, [r3]
   24b38:	mov	r3, #0
   24b3c:	str	lr, [sp, #20]
   24b40:	add	r2, r2, #37	; 0x25
   24b44:	bl	2416c <fputs@plt+0x1307c>
   24b48:	subs	r4, r0, #0
   24b4c:	beq	24b74 <fputs@plt+0x13a84>
   24b50:	add	r5, r4, #36	; 0x24
   24b54:	ldr	r2, [r6]
   24b58:	mov	r0, r5
   24b5c:	ldr	r1, [r8]
   24b60:	bl	10f58 <memcpy@plt>
   24b64:	mov	r0, r5
   24b68:	bl	137b8 <fputs@plt+0x26c8>
   24b6c:	strb	r7, [r4]
   24b70:	str	r5, [r4, #12]
   24b74:	mov	r0, r4
   24b78:	ldrd	r4, [sp]
   24b7c:	ldrd	r6, [sp, #8]
   24b80:	ldr	r8, [sp, #16]
   24b84:	add	sp, sp, #20
   24b88:	pop	{pc}		; (ldr pc, [sp], #4)
   24b8c:	ldrh	r3, [r0, #84]	; 0x54
   24b90:	strd	r4, [sp, #-24]!	; 0xffffffe8
   24b94:	mov	r5, r0
   24b98:	ldr	r0, [r0, #16]
   24b9c:	strd	r6, [sp, #8]
   24ba0:	mov	r6, r1
   24ba4:	str	r8, [sp, #16]
   24ba8:	str	lr, [sp, #20]
   24bac:	ldr	r7, [r5]
   24bb0:	cmp	r0, #0
   24bb4:	cmpne	r3, #0
   24bb8:	beq	24bc8 <fputs@plt+0x13ad8>
   24bbc:	lsl	r1, r3, #1
   24bc0:	bl	20a08 <fputs@plt+0xf918>
   24bc4:	ldr	r0, [r5, #16]
   24bc8:	lsl	r4, r6, #1
   24bcc:	mov	r1, r0
   24bd0:	mov	r0, r7
   24bd4:	bl	19bf4 <fputs@plt+0x8b04>
   24bd8:	add	r2, r4, r6, lsl #3
   24bdc:	mov	r0, r7
   24be0:	mov	r3, #0
   24be4:	strh	r6, [r5, #84]	; 0x54
   24be8:	lsl	r2, r2, #3
   24bec:	bl	2416c <fputs@plt+0x1307c>
   24bf0:	cmp	r0, #0
   24bf4:	str	r0, [r5, #16]
   24bf8:	beq	24c28 <fputs@plt+0x13b38>
   24bfc:	cmp	r4, #0
   24c00:	sub	r3, r4, #1
   24c04:	ble	24c28 <fputs@plt+0x13b38>
   24c08:	ldr	r1, [r5]
   24c0c:	mov	r2, #1
   24c10:	sub	r3, r3, #1
   24c14:	add	r0, r0, #40	; 0x28
   24c18:	strh	r2, [r0, #-32]	; 0xffffffe0
   24c1c:	cmn	r3, #1
   24c20:	str	r1, [r0, #-8]
   24c24:	bne	24c10 <fputs@plt+0x13b20>
   24c28:	ldrd	r4, [sp]
   24c2c:	ldrd	r6, [sp, #8]
   24c30:	ldr	r8, [sp, #16]
   24c34:	add	sp, sp, #20
   24c38:	pop	{pc}		; (ldr pc, [sp], #4)
   24c3c:	cmp	r1, #0
   24c40:	strd	r4, [sp, #-16]!
   24c44:	mov	r5, r0
   24c48:	str	r6, [sp, #8]
   24c4c:	str	lr, [sp, #12]
   24c50:	beq	24d08 <fputs@plt+0x13c18>
   24c54:	ldm	r1, {r3, r4}
   24c58:	ldr	r1, [r4, #48]	; 0x30
   24c5c:	str	r3, [r4, #4]
   24c60:	cmp	r1, #0
   24c64:	beq	24cd0 <fputs@plt+0x13be0>
   24c68:	ldrb	r3, [r1, #76]	; 0x4c
   24c6c:	cmp	r3, #0
   24c70:	bne	24cbc <fputs@plt+0x13bcc>
   24c74:	mov	r2, #1
   24c78:	str	r3, [r1, #8]
   24c7c:	str	r3, [r1, #12]
   24c80:	str	r3, [r1, #16]
   24c84:	str	r3, [r1, #20]
   24c88:	str	r3, [r1, #24]
   24c8c:	str	r3, [r1, #28]
   24c90:	str	r3, [r1, #32]
   24c94:	str	r3, [r1, #36]	; 0x24
   24c98:	str	r3, [r1, #40]	; 0x28
   24c9c:	str	r3, [r1, #44]	; 0x2c
   24ca0:	str	r3, [r1, #48]	; 0x30
   24ca4:	str	r3, [r1, #52]	; 0x34
   24ca8:	str	r3, [r1, #56]	; 0x38
   24cac:	str	r3, [r1, #60]	; 0x3c
   24cb0:	str	r3, [r1, #64]	; 0x40
   24cb4:	str	r3, [r1, #68]	; 0x44
   24cb8:	strb	r2, [r1, #77]	; 0x4d
   24cbc:	ldrd	r4, [sp]
   24cc0:	mov	r0, r1
   24cc4:	ldr	r6, [sp, #8]
   24cc8:	add	sp, sp, #12
   24ccc:	pop	{pc}		; (ldr pc, [sp], #4)
   24cd0:	mov	r0, r1
   24cd4:	mov	r3, #0
   24cd8:	mov	r2, #84	; 0x54
   24cdc:	bl	2416c <fputs@plt+0x1307c>
   24ce0:	ldr	r3, [pc, #56]	; 24d20 <fputs@plt+0x13c30>
   24ce4:	mov	r1, r0
   24ce8:	str	r0, [r4, #48]	; 0x30
   24cec:	add	r3, pc, r3
   24cf0:	str	r3, [r4, #52]	; 0x34
   24cf4:	cmp	r1, #0
   24cf8:	bne	24c68 <fputs@plt+0x13b78>
   24cfc:	mov	r0, r5
   24d00:	bl	20390 <fputs@plt+0xf2a0>
   24d04:	b	24cbc <fputs@plt+0x13bcc>
   24d08:	mov	r0, r1
   24d0c:	mov	r2, #84	; 0x54
   24d10:	mov	r3, #0
   24d14:	bl	2416c <fputs@plt+0x1307c>
   24d18:	mov	r1, r0
   24d1c:	b	24cf4 <fputs@plt+0x13c04>
   24d20:			; <UNDEFINED> instruction: 0xffffde9c
   24d24:	strd	r4, [sp, #-16]!
   24d28:	subs	r4, r1, #0
   24d2c:	str	r6, [sp, #8]
   24d30:	moveq	r6, r4
   24d34:	str	lr, [sp, #12]
   24d38:	beq	24d74 <fputs@plt+0x13c84>
   24d3c:	mov	r6, r0
   24d40:	mov	r0, r4
   24d44:	bl	10f34 <strlen@plt>
   24d48:	bic	r5, r0, #-1073741824	; 0xc0000000
   24d4c:	mov	r0, r6
   24d50:	add	r5, r5, #1
   24d54:	mov	r2, r5
   24d58:	asr	r3, r5, #31
   24d5c:	bl	240a0 <fputs@plt+0x12fb0>
   24d60:	subs	r6, r0, #0
   24d64:	beq	24d74 <fputs@plt+0x13c84>
   24d68:	mov	r2, r5
   24d6c:	mov	r1, r4
   24d70:	bl	10f58 <memcpy@plt>
   24d74:	mov	r0, r6
   24d78:	ldrd	r4, [sp]
   24d7c:	ldr	r6, [sp, #8]
   24d80:	add	sp, sp, #12
   24d84:	pop	{pc}		; (ldr pc, [sp], #4)
   24d88:	strd	r4, [sp, #-16]!
   24d8c:	mov	r5, r1
   24d90:	mov	r4, r2
   24d94:	ldr	r1, [r1]
   24d98:	str	r6, [sp, #8]
   24d9c:	ldr	r6, [r0]
   24da0:	str	lr, [sp, #12]
   24da4:	mov	r0, r6
   24da8:	bl	19bf4 <fputs@plt+0x8b04>
   24dac:	mov	r0, r6
   24db0:	ldr	r1, [r4]
   24db4:	bl	24d24 <fputs@plt+0x13c34>
   24db8:	str	r0, [r5]
   24dbc:	ldr	r0, [r4]
   24dc0:	bl	19898 <fputs@plt+0x87a8>
   24dc4:	mov	r3, #0
   24dc8:	ldr	r6, [sp, #8]
   24dcc:	str	r3, [r4]
   24dd0:	ldrd	r4, [sp]
   24dd4:	add	sp, sp, #12
   24dd8:	pop	{pc}		; (ldr pc, [sp], #4)
   24ddc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   24de0:	strd	r6, [sp, #8]
   24de4:	subs	r7, r1, #0
   24de8:	strd	r8, [sp, #16]
   24dec:	str	sl, [sp, #24]
   24df0:	str	lr, [sp, #28]
   24df4:	beq	24ea4 <fputs@plt+0x13db4>
   24df8:	mov	r2, #8
   24dfc:	mov	r3, #0
   24e00:	mov	r8, r0
   24e04:	bl	22e00 <fputs@plt+0x11d10>
   24e08:	subs	r9, r0, #0
   24e0c:	beq	24ea4 <fputs@plt+0x13db4>
   24e10:	ldr	r2, [r7, #4]
   24e14:	mov	r3, #0
   24e18:	mov	r0, r8
   24e1c:	str	r2, [r9, #4]
   24e20:	lsl	r2, r2, #3
   24e24:	bl	22e00 <fputs@plt+0x11d10>
   24e28:	cmp	r0, #0
   24e2c:	mov	r6, r0
   24e30:	str	r0, [r9]
   24e34:	beq	24eac <fputs@plt+0x13dbc>
   24e38:	ldr	r3, [r7, #4]
   24e3c:	cmp	r3, #0
   24e40:	movgt	r4, #0
   24e44:	bgt	24e50 <fputs@plt+0x13d60>
   24e48:	b	24e88 <fputs@plt+0x13d98>
   24e4c:	ldr	r6, [r9]
   24e50:	lsl	r5, r4, #3
   24e54:	mov	r0, r8
   24e58:	ldr	r3, [r7]
   24e5c:	add	sl, r6, r5
   24e60:	ldr	r1, [r3, r4, lsl #3]
   24e64:	add	r5, r3, r5
   24e68:	bl	24d24 <fputs@plt+0x13c34>
   24e6c:	ldr	r2, [r7, #4]
   24e70:	ldr	r3, [r5, #4]
   24e74:	str	r0, [r6, r4, lsl #3]
   24e78:	add	r4, r4, #1
   24e7c:	cmp	r2, r4
   24e80:	str	r3, [sl, #4]
   24e84:	bgt	24e4c <fputs@plt+0x13d5c>
   24e88:	mov	r0, r9
   24e8c:	ldrd	r4, [sp]
   24e90:	ldrd	r6, [sp, #8]
   24e94:	ldrd	r8, [sp, #16]
   24e98:	ldr	sl, [sp, #24]
   24e9c:	add	sp, sp, #28
   24ea0:	pop	{pc}		; (ldr pc, [sp], #4)
   24ea4:	mov	r9, #0
   24ea8:	b	24e88 <fputs@plt+0x13d98>
   24eac:	mov	r1, r9
   24eb0:	mov	r0, r8
   24eb4:	bl	19bf4 <fputs@plt+0x8b04>
   24eb8:	mov	r9, r6
   24ebc:	b	24e88 <fputs@plt+0x13d98>
   24ec0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   24ec4:	strd	r6, [sp, #8]
   24ec8:	subs	r6, r1, #0
   24ecc:	strd	r8, [sp, #16]
   24ed0:	str	sl, [sp, #24]
   24ed4:	str	lr, [sp, #28]
   24ed8:	beq	250bc <fputs@plt+0x13fcc>
   24edc:	mov	r7, r2
   24ee0:	mov	r3, #0
   24ee4:	mov	r2, #68	; 0x44
   24ee8:	mov	r5, r0
   24eec:	bl	22e00 <fputs@plt+0x11d10>
   24ef0:	subs	r4, r0, #0
   24ef4:	beq	250bc <fputs@plt+0x13fcc>
   24ef8:	mov	r2, r7
   24efc:	mov	r0, r5
   24f00:	ldr	r1, [r6]
   24f04:	bl	253e4 <fputs@plt+0x142f4>
   24f08:	mov	r2, r7
   24f0c:	ldr	r1, [r6, #28]
   24f10:	mov	r8, #0
   24f14:	str	r0, [r4]
   24f18:	mov	r0, r5
   24f1c:	bl	25924 <fputs@plt+0x14834>
   24f20:	mov	r3, #0
   24f24:	mov	r2, r7
   24f28:	ldr	r1, [r6, #32]
   24f2c:	str	r0, [r4, #28]
   24f30:	mov	r0, r5
   24f34:	bl	250c4 <fputs@plt+0x13fd4>
   24f38:	mov	r2, r7
   24f3c:	ldr	r1, [r6, #36]	; 0x24
   24f40:	str	r0, [r4, #32]
   24f44:	mov	r0, r5
   24f48:	bl	253e4 <fputs@plt+0x142f4>
   24f4c:	mov	r3, #0
   24f50:	mov	r2, r7
   24f54:	ldr	r1, [r6, #40]	; 0x28
   24f58:	str	r0, [r4, #36]	; 0x24
   24f5c:	mov	r0, r5
   24f60:	bl	250c4 <fputs@plt+0x13fd4>
   24f64:	mov	r2, r7
   24f68:	ldr	r1, [r6, #44]	; 0x2c
   24f6c:	str	r0, [r4, #40]	; 0x28
   24f70:	mov	r0, r5
   24f74:	bl	253e4 <fputs@plt+0x142f4>
   24f78:	str	r0, [r4, #44]	; 0x2c
   24f7c:	mov	r2, r7
   24f80:	mov	r0, r5
   24f84:	ldrb	r3, [r6, #4]
   24f88:	strb	r3, [r4, #4]
   24f8c:	ldr	r1, [r6, #48]	; 0x30
   24f90:	bl	24ec0 <fputs@plt+0x13dd0>
   24f94:	cmp	r0, #0
   24f98:	mov	r2, r7
   24f9c:	str	r0, [r4, #48]	; 0x30
   24fa0:	mov	r3, r8
   24fa4:	ldr	r1, [r6, #56]	; 0x38
   24fa8:	strne	r4, [r0, #52]	; 0x34
   24fac:	mov	r0, r5
   24fb0:	str	r8, [r4, #52]	; 0x34
   24fb4:	bl	250c4 <fputs@plt+0x13fd4>
   24fb8:	mov	r2, r7
   24fbc:	mov	r3, r8
   24fc0:	ldr	r1, [r6, #60]	; 0x3c
   24fc4:	str	r0, [r4, #56]	; 0x38
   24fc8:	mov	r0, r5
   24fcc:	bl	250c4 <fputs@plt+0x13fd4>
   24fd0:	ldr	r3, [r6, #8]
   24fd4:	mvn	r2, #0
   24fd8:	ldr	r9, [r6, #64]	; 0x40
   24fdc:	ldrsh	r1, [r6, #6]
   24fe0:	bic	r3, r3, #16
   24fe4:	cmp	r9, r8
   24fe8:	strh	r1, [r4, #6]
   24fec:	str	r3, [r4, #8]
   24ff0:	str	r8, [r4, #12]
   24ff4:	str	r8, [r4, #16]
   24ff8:	str	r2, [r4, #20]
   24ffc:	str	r2, [r4, #24]
   25000:	str	r0, [r4, #60]	; 0x3c
   25004:	beq	250b4 <fputs@plt+0x13fc4>
   25008:	ldr	r2, [r9]
   2500c:	mov	r0, r5
   25010:	lsl	r2, r2, #4
   25014:	add	r2, r2, #8
   25018:	asr	r3, r2, #31
   2501c:	bl	2416c <fputs@plt+0x1307c>
   25020:	subs	sl, r0, #0
   25024:	beq	250b4 <fputs@plt+0x13fc4>
   25028:	ldr	r3, [r9]
   2502c:	str	r3, [sl]
   25030:	ldr	r3, [r9]
   25034:	cmp	r3, r8
   25038:	ble	25094 <fputs@plt+0x13fa4>
   2503c:	mov	r7, r9
   25040:	mov	r6, sl
   25044:	mov	r2, #0
   25048:	mov	r0, r5
   2504c:	ldr	r1, [r7, #16]
   25050:	bl	24ec0 <fputs@plt+0x13dd0>
   25054:	mov	r2, #0
   25058:	ldr	r1, [r7, #12]
   2505c:	add	r8, r8, #1
   25060:	str	r0, [r6, #16]
   25064:	mov	r0, r5
   25068:	add	r7, r7, #16
   2506c:	bl	253e4 <fputs@plt+0x142f4>
   25070:	ldr	r1, [r7, #-8]
   25074:	add	r6, r6, #16
   25078:	str	r0, [r6, #-4]
   2507c:	mov	r0, r5
   25080:	bl	24d24 <fputs@plt+0x13c34>
   25084:	ldr	r3, [r9]
   25088:	str	r0, [r6, #-8]
   2508c:	cmp	r8, r3
   25090:	blt	25044 <fputs@plt+0x13f54>
   25094:	str	sl, [r4, #64]	; 0x40
   25098:	mov	r0, r4
   2509c:	ldrd	r4, [sp]
   250a0:	ldrd	r6, [sp, #8]
   250a4:	ldrd	r8, [sp, #16]
   250a8:	ldr	sl, [sp, #24]
   250ac:	add	sp, sp, #28
   250b0:	pop	{pc}		; (ldr pc, [sp], #4)
   250b4:	mov	sl, #0
   250b8:	b	25094 <fputs@plt+0x13fa4>
   250bc:	mov	r4, #0
   250c0:	b	25098 <fputs@plt+0x13fa8>
   250c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   250c8:	subs	r5, r1, #0
   250cc:	moveq	r4, r5
   250d0:	strd	r6, [sp, #8]
   250d4:	strd	r8, [sp, #16]
   250d8:	strd	sl, [sp, #24]
   250dc:	str	lr, [sp, #32]
   250e0:	sub	sp, sp, #20
   250e4:	beq	251dc <fputs@plt+0x140ec>
   250e8:	cmp	r3, #0
   250ec:	mov	r6, r3
   250f0:	mov	r7, r2
   250f4:	mov	r8, r0
   250f8:	beq	25354 <fputs@plt+0x14264>
   250fc:	ldr	r4, [r3]
   25100:	mov	sl, #32768	; 0x8000
   25104:	str	r4, [sp, #12]
   25108:	cmp	r4, #0
   2510c:	beq	251dc <fputs@plt+0x140ec>
   25110:	ldr	fp, [r5, #4]
   25114:	cmp	r7, #0
   25118:	and	r9, fp, #1024	; 0x400
   2511c:	beq	251fc <fputs@plt+0x1410c>
   25120:	ldr	r3, [r5, #12]
   25124:	cmp	r3, #0
   25128:	movne	r3, #8192	; 0x2000
   2512c:	movne	fp, #28
   25130:	strne	r3, [sp]
   25134:	beq	253c4 <fputs@plt+0x142d4>
   25138:	cmp	r9, #0
   2513c:	movne	r9, #0
   25140:	beq	252c4 <fputs@plt+0x141d4>
   25144:	mov	r2, fp
   25148:	mov	r1, r5
   2514c:	mov	r0, r4
   25150:	bl	10f58 <memcpy@plt>
   25154:	ldr	r3, [r4, #4]
   25158:	cmp	r9, #0
   2515c:	bic	r3, r3, #122880	; 0x1e000
   25160:	orr	sl, r3, sl
   25164:	ldr	r3, [sp]
   25168:	orr	sl, sl, r3
   2516c:	str	sl, [r4, #4]
   25170:	bne	25320 <fputs@plt+0x14230>
   25174:	ldr	r3, [r5, #4]
   25178:	orr	r2, r3, sl
   2517c:	tst	r2, #16384	; 0x4000
   25180:	bne	251a4 <fputs@plt+0x140b4>
   25184:	tst	r3, #2048	; 0x800
   25188:	mov	r2, r7
   2518c:	ldr	r1, [r5, #20]
   25190:	mov	r0, r8
   25194:	beq	25344 <fputs@plt+0x14254>
   25198:	bl	24ec0 <fputs@plt+0x13dd0>
   2519c:	ldr	sl, [r4, #4]
   251a0:	str	r0, [r4, #20]
   251a4:	tst	sl, #24576	; 0x6000
   251a8:	beq	252e0 <fputs@plt+0x141f0>
   251ac:	mov	r1, r7
   251b0:	mov	r0, r5
   251b4:	bl	205ec <fputs@plt+0xf4fc>
   251b8:	ldr	r3, [sp, #12]
   251bc:	tst	sl, #8192	; 0x2000
   251c0:	add	r0, r3, r0
   251c4:	str	r0, [sp, #12]
   251c8:	bne	25380 <fputs@plt+0x14290>
   251cc:	cmp	r6, #0
   251d0:	beq	251dc <fputs@plt+0x140ec>
   251d4:	ldr	r3, [sp, #12]
   251d8:	str	r3, [r6]
   251dc:	mov	r0, r4
   251e0:	add	sp, sp, #20
   251e4:	ldrd	r4, [sp]
   251e8:	ldrd	r6, [sp, #8]
   251ec:	ldrd	r8, [sp, #16]
   251f0:	ldrd	sl, [sp, #24]
   251f4:	add	sp, sp, #32
   251f8:	pop	{pc}		; (ldr pc, [sp], #4)
   251fc:	cmp	r9, #0
   25200:	beq	25260 <fputs@plt+0x14170>
   25204:	tst	fp, #16384	; 0x4000
   25208:	mov	r9, r7
   2520c:	bne	25280 <fputs@plt+0x14190>
   25210:	ands	r3, fp, #8192	; 0x2000
   25214:	moveq	r2, r4
   25218:	addeq	fp, r5, #48	; 0x30
   2521c:	str	r3, [sp]
   25220:	moveq	r3, r5
   25224:	bne	253b8 <fputs@plt+0x142c8>
   25228:	ldr	lr, [r3]
   2522c:	add	r3, r3, #16
   25230:	add	r2, r2, #16
   25234:	ldr	ip, [r3, #-12]
   25238:	ldr	r0, [r3, #-8]
   2523c:	ldr	r1, [r3, #-4]
   25240:	cmp	r3, fp
   25244:	str	lr, [r2, #-16]
   25248:	str	ip, [r2, #-12]
   2524c:	str	r0, [r2, #-8]
   25250:	str	r1, [r2, #-4]
   25254:	bne	25228 <fputs@plt+0x14138>
   25258:	mov	fp, #48	; 0x30
   2525c:	b	25154 <fputs@plt+0x14064>
   25260:	ldr	r0, [r5, #8]
   25264:	cmp	r0, #0
   25268:	beq	25204 <fputs@plt+0x14114>
   2526c:	bl	10f34 <strlen@plt>
   25270:	bic	r0, r0, #-1073741824	; 0xc0000000
   25274:	tst	fp, #16384	; 0x4000
   25278:	add	r9, r0, #1
   2527c:	beq	25210 <fputs@plt+0x14120>
   25280:	mov	r3, #12
   25284:	mov	fp, #36	; 0x24
   25288:	mov	r2, r3
   2528c:	str	r3, [sp, #4]
   25290:	mov	r3, #0
   25294:	mov	r1, r5
   25298:	mov	r0, r4
   2529c:	str	r3, [sp]
   252a0:	bl	10f58 <memcpy@plt>
   252a4:	ldr	r3, [sp, #4]
   252a8:	mov	r2, fp
   252ac:	mov	r1, #0
   252b0:	mov	fp, #48	; 0x30
   252b4:	ldr	r0, [sp, #12]
   252b8:	add	r0, r0, r3
   252bc:	bl	10ebc <memset@plt>
   252c0:	b	25154 <fputs@plt+0x14064>
   252c4:	ldr	r0, [r5, #8]
   252c8:	cmp	r0, #0
   252cc:	beq	25144 <fputs@plt+0x14054>
   252d0:	bl	10f34 <strlen@plt>
   252d4:	bic	r0, r0, #-1073741824	; 0xc0000000
   252d8:	add	r9, r0, #1
   252dc:	b	25144 <fputs@plt+0x14054>
   252e0:	ldr	r3, [r5, #4]
   252e4:	ands	r6, r3, #16384	; 0x4000
   252e8:	bne	251dc <fputs@plt+0x140ec>
   252ec:	mov	r3, r6
   252f0:	mov	r2, r6
   252f4:	ldr	r1, [r5, #12]
   252f8:	mov	r0, r8
   252fc:	bl	250c4 <fputs@plt+0x13fd4>
   25300:	mov	r3, r6
   25304:	mov	r2, r6
   25308:	ldr	r1, [r5, #16]
   2530c:	str	r0, [r4, #12]
   25310:	mov	r0, r8
   25314:	bl	250c4 <fputs@plt+0x13fd4>
   25318:	str	r0, [r4, #16]
   2531c:	b	251dc <fputs@plt+0x140ec>
   25320:	ldr	r3, [sp, #12]
   25324:	mov	r2, r9
   25328:	add	fp, r3, fp
   2532c:	mov	r0, fp
   25330:	str	fp, [r4, #8]
   25334:	ldr	r1, [r5, #8]
   25338:	bl	10f58 <memcpy@plt>
   2533c:	ldr	sl, [r4, #4]
   25340:	b	25174 <fputs@plt+0x14084>
   25344:	bl	253e4 <fputs@plt+0x142f4>
   25348:	str	r0, [r4, #20]
   2534c:	ldr	sl, [r4, #4]
   25350:	b	251a4 <fputs@plt+0x140b4>
   25354:	mov	r1, r2
   25358:	mov	r0, r5
   2535c:	bl	20660 <fputs@plt+0xf570>
   25360:	mov	r2, r0
   25364:	asr	r3, r0, #31
   25368:	mov	r0, r8
   2536c:	bl	22e00 <fputs@plt+0x11d10>
   25370:	mov	r4, r0
   25374:	mov	sl, r6
   25378:	str	r0, [sp, #12]
   2537c:	b	25108 <fputs@plt+0x14018>
   25380:	add	r7, sp, #12
   25384:	mov	r2, #1
   25388:	ldr	r1, [r5, #12]
   2538c:	mov	r3, r7
   25390:	mov	r0, r8
   25394:	bl	250c4 <fputs@plt+0x13fd4>
   25398:	mov	r3, r7
   2539c:	mov	r2, #1
   253a0:	ldr	r1, [r5, #16]
   253a4:	str	r0, [r4, #12]
   253a8:	mov	r0, r8
   253ac:	bl	250c4 <fputs@plt+0x13fd4>
   253b0:	str	r0, [r4, #16]
   253b4:	b	251cc <fputs@plt+0x140dc>
   253b8:	mov	r3, #28
   253bc:	mov	fp, #20
   253c0:	b	25288 <fputs@plt+0x14198>
   253c4:	ldr	r3, [r5, #20]
   253c8:	cmp	r3, #0
   253cc:	movne	r3, #8192	; 0x2000
   253d0:	moveq	r3, #16384	; 0x4000
   253d4:	movne	fp, #28
   253d8:	moveq	fp, #12
   253dc:	str	r3, [sp]
   253e0:	b	25138 <fputs@plt+0x14048>
   253e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   253e8:	strd	r6, [sp, #8]
   253ec:	strd	r8, [sp, #16]
   253f0:	subs	r8, r1, #0
   253f4:	str	sl, [sp, #24]
   253f8:	str	lr, [sp, #28]
   253fc:	beq	25520 <fputs@plt+0x14430>
   25400:	mov	r9, r2
   25404:	mov	r3, #0
   25408:	mov	r2, #8
   2540c:	mov	r6, r0
   25410:	bl	22e00 <fputs@plt+0x11d10>
   25414:	subs	sl, r0, #0
   25418:	beq	25520 <fputs@plt+0x14430>
   2541c:	ldr	r3, [r8]
   25420:	cmp	r9, #0
   25424:	str	r3, [sl]
   25428:	beq	254fc <fputs@plt+0x1440c>
   2542c:	add	r2, r3, r3, lsl #2
   25430:	lsl	r2, r2, #2
   25434:	mov	r3, #0
   25438:	mov	r0, r6
   2543c:	bl	22e00 <fputs@plt+0x11d10>
   25440:	cmp	r0, #0
   25444:	mov	r4, r0
   25448:	str	r0, [sl, #4]
   2544c:	beq	25530 <fputs@plt+0x14440>
   25450:	ldm	r8, {r3, r5}
   25454:	cmp	r3, #0
   25458:	ble	254e0 <fputs@plt+0x143f0>
   2545c:	mov	r7, #0
   25460:	mov	r3, #0
   25464:	mov	r2, r9
   25468:	ldr	r1, [r5]
   2546c:	mov	r0, r6
   25470:	add	r7, r7, #1
   25474:	bl	250c4 <fputs@plt+0x13fd4>
   25478:	ldr	r1, [r5, #4]
   2547c:	add	r4, r4, #20
   25480:	add	r5, r5, #20
   25484:	str	r0, [r4, #-20]	; 0xffffffec
   25488:	mov	r0, r6
   2548c:	bl	24d24 <fputs@plt+0x13c34>
   25490:	str	r0, [r4, #-16]
   25494:	mov	r0, r6
   25498:	ldr	r1, [r5, #-12]
   2549c:	bl	24d24 <fputs@plt+0x13c34>
   254a0:	ldrb	r3, [r4, #-7]
   254a4:	str	r0, [r4, #-12]
   254a8:	ldrb	r2, [r5, #-8]
   254ac:	bfc	r3, #0, #1
   254b0:	strb	r2, [r4, #-8]
   254b4:	strb	r3, [r4, #-7]
   254b8:	ldrb	r3, [r5, #-7]
   254bc:	ldrb	r2, [r4, #-7]
   254c0:	ubfx	r3, r3, #1, #1
   254c4:	bfi	r2, r3, #1, #1
   254c8:	strb	r2, [r4, #-7]
   254cc:	ldr	r2, [r8]
   254d0:	ldr	r3, [r5, #-4]
   254d4:	cmp	r2, r7
   254d8:	str	r3, [r4, #-4]
   254dc:	bgt	25460 <fputs@plt+0x14370>
   254e0:	mov	r0, sl
   254e4:	ldrd	r4, [sp]
   254e8:	ldrd	r6, [sp, #8]
   254ec:	ldrd	r8, [sp, #16]
   254f0:	ldr	sl, [sp, #24]
   254f4:	add	sp, sp, #28
   254f8:	pop	{pc}		; (ldr pc, [sp], #4)
   254fc:	cmp	r3, #1
   25500:	ble	25528 <fputs@plt+0x14438>
   25504:	mov	r2, #1
   25508:	lsl	r2, r2, #1
   2550c:	cmp	r3, r2
   25510:	bgt	25508 <fputs@plt+0x14418>
   25514:	add	r2, r2, r2, lsl #2
   25518:	lsl	r2, r2, #2
   2551c:	b	25434 <fputs@plt+0x14344>
   25520:	mov	sl, #0
   25524:	b	254e0 <fputs@plt+0x143f0>
   25528:	mov	r2, #20
   2552c:	b	25434 <fputs@plt+0x14344>
   25530:	mov	r1, sl
   25534:	mov	r0, r6
   25538:	bl	19bf4 <fputs@plt+0x8b04>
   2553c:	mov	sl, r4
   25540:	b	254e0 <fputs@plt+0x143f0>
   25544:	strd	r4, [sp, #-20]!	; 0xffffffec
   25548:	subs	r4, r1, #0
   2554c:	strd	r6, [sp, #8]
   25550:	str	lr, [sp, #16]
   25554:	sub	sp, sp, #12
   25558:	beq	255e0 <fputs@plt+0x144f0>
   2555c:	mov	r7, r3
   25560:	ldrb	r3, [r4]
   25564:	mov	r5, r2
   25568:	mov	r6, r0
   2556c:	cmp	r3, #152	; 0x98
   25570:	bne	25580 <fputs@plt+0x14490>
   25574:	ldr	r3, [r4, #28]
   25578:	cmp	r3, r2
   2557c:	beq	25614 <fputs@plt+0x14524>
   25580:	mov	r3, r7
   25584:	mov	r2, r5
   25588:	ldr	r1, [r4, #12]
   2558c:	mov	r0, r6
   25590:	bl	25544 <fputs@plt+0x14454>
   25594:	mov	r3, r7
   25598:	mov	r2, r5
   2559c:	str	r0, [r4, #12]
   255a0:	mov	r0, r6
   255a4:	ldr	r1, [r4, #16]
   255a8:	bl	25544 <fputs@plt+0x14454>
   255ac:	ldr	r3, [r4, #4]
   255b0:	str	r0, [r4, #16]
   255b4:	ldr	r1, [r4, #20]
   255b8:	tst	r3, #2048	; 0x800
   255bc:	beq	255f8 <fputs@plt+0x14508>
   255c0:	cmp	r1, #0
   255c4:	beq	255e0 <fputs@plt+0x144f0>
   255c8:	mov	ip, #1
   255cc:	mov	r3, r7
   255d0:	mov	r2, r5
   255d4:	mov	r0, r6
   255d8:	str	ip, [sp]
   255dc:	bl	256d8 <fputs@plt+0x145e8>
   255e0:	mov	r0, r4
   255e4:	add	sp, sp, #12
   255e8:	ldrd	r4, [sp]
   255ec:	ldrd	r6, [sp, #8]
   255f0:	add	sp, sp, #16
   255f4:	pop	{pc}		; (ldr pc, [sp], #4)
   255f8:	cmp	r1, #0
   255fc:	beq	255e0 <fputs@plt+0x144f0>
   25600:	mov	r3, r7
   25604:	mov	r2, r5
   25608:	mov	r0, r6
   2560c:	bl	25658 <fputs@plt+0x14568>
   25610:	b	255e0 <fputs@plt+0x144f0>
   25614:	ldrsh	r3, [r4, #32]
   25618:	cmp	r3, #0
   2561c:	movlt	r3, #101	; 0x65
   25620:	strblt	r3, [r4]
   25624:	blt	255e0 <fputs@plt+0x144f0>
   25628:	ldr	ip, [r7, #4]
   2562c:	add	r1, r3, r3, lsl #2
   25630:	mov	r3, #0
   25634:	mov	r2, r3
   25638:	ldr	r1, [ip, r1, lsl #2]
   2563c:	bl	250c4 <fputs@plt+0x13fd4>
   25640:	mov	r3, r0
   25644:	mov	r1, r4
   25648:	mov	r0, r6
   2564c:	mov	r4, r3
   25650:	bl	2222c <fputs@plt+0x1113c>
   25654:	b	255e0 <fputs@plt+0x144f0>
   25658:	ldr	ip, [r1]
   2565c:	cmp	ip, #0
   25660:	bxle	lr
   25664:	strd	r4, [sp, #-32]!	; 0xffffffe0
   25668:	mov	r4, #0
   2566c:	mov	r5, r4
   25670:	strd	r6, [sp, #8]
   25674:	mov	r7, r1
   25678:	strd	r8, [sp, #16]
   2567c:	mov	r9, r2
   25680:	mov	r8, r0
   25684:	str	sl, [sp, #24]
   25688:	mov	sl, r3
   2568c:	str	lr, [sp, #28]
   25690:	ldr	r6, [r7, #4]
   25694:	mov	r3, sl
   25698:	mov	r2, r9
   2569c:	mov	r0, r8
   256a0:	add	r5, r5, #1
   256a4:	ldr	r1, [r6, r4]
   256a8:	bl	25544 <fputs@plt+0x14454>
   256ac:	ldr	r3, [r7]
   256b0:	str	r0, [r6, r4]
   256b4:	add	r4, r4, #20
   256b8:	cmp	r5, r3
   256bc:	blt	25690 <fputs@plt+0x145a0>
   256c0:	ldrd	r4, [sp]
   256c4:	ldrd	r6, [sp, #8]
   256c8:	ldrd	r8, [sp, #16]
   256cc:	ldr	sl, [sp, #24]
   256d0:	add	sp, sp, #28
   256d4:	pop	{pc}		; (ldr pc, [sp], #4)
   256d8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   256dc:	strd	r6, [sp, #8]
   256e0:	mov	r7, r2
   256e4:	mov	r6, r3
   256e8:	strd	r8, [sp, #16]
   256ec:	mov	r8, r0
   256f0:	mov	r9, r1
   256f4:	strd	sl, [sp, #24]
   256f8:	mov	sl, #1
   256fc:	str	lr, [sp, #32]
   25700:	sub	sp, sp, #12
   25704:	ldr	fp, [sp, #48]	; 0x30
   25708:	ldr	r1, [r9]
   2570c:	cmp	r1, #0
   25710:	beq	25724 <fputs@plt+0x14634>
   25714:	mov	r3, r6
   25718:	mov	r2, r7
   2571c:	mov	r0, r8
   25720:	bl	25658 <fputs@plt+0x14568>
   25724:	ldr	r1, [r9, #36]	; 0x24
   25728:	cmp	r1, #0
   2572c:	beq	25740 <fputs@plt+0x14650>
   25730:	mov	r3, r6
   25734:	mov	r2, r7
   25738:	mov	r0, r8
   2573c:	bl	25658 <fputs@plt+0x14568>
   25740:	ldr	r1, [r9, #44]	; 0x2c
   25744:	cmp	r1, #0
   25748:	beq	2575c <fputs@plt+0x1466c>
   2574c:	mov	r3, r6
   25750:	mov	r2, r7
   25754:	mov	r0, r8
   25758:	bl	25658 <fputs@plt+0x14568>
   2575c:	mov	r3, r6
   25760:	mov	r2, r7
   25764:	ldr	r1, [r9, #40]	; 0x28
   25768:	mov	r0, r8
   2576c:	bl	25544 <fputs@plt+0x14454>
   25770:	mov	r3, r6
   25774:	mov	r2, r7
   25778:	str	r0, [r9, #40]	; 0x28
   2577c:	mov	r0, r8
   25780:	ldr	r1, [r9, #32]
   25784:	bl	25544 <fputs@plt+0x14454>
   25788:	ldr	r4, [r9, #28]
   2578c:	ldr	r5, [r4], #8
   25790:	str	r0, [r9, #32]
   25794:	cmp	r5, #0
   25798:	ble	257f0 <fputs@plt+0x14700>
   2579c:	ldr	ip, [r4, #20]
   257a0:	mov	r3, r6
   257a4:	mov	r2, r7
   257a8:	mov	r0, r8
   257ac:	subs	r1, ip, #0
   257b0:	beq	257bc <fputs@plt+0x146cc>
   257b4:	str	sl, [sp]
   257b8:	bl	256d8 <fputs@plt+0x145e8>
   257bc:	ldrb	r1, [r4, #37]	; 0x25
   257c0:	mov	r3, r6
   257c4:	mov	r2, r7
   257c8:	mov	r0, r8
   257cc:	tst	r1, #4
   257d0:	beq	257e4 <fputs@plt+0x146f4>
   257d4:	ldr	ip, [r4, #64]	; 0x40
   257d8:	subs	r1, ip, #0
   257dc:	beq	257e4 <fputs@plt+0x146f4>
   257e0:	bl	25658 <fputs@plt+0x14568>
   257e4:	subs	r5, r5, #1
   257e8:	add	r4, r4, #72	; 0x48
   257ec:	bne	2579c <fputs@plt+0x146ac>
   257f0:	cmp	fp, #0
   257f4:	beq	25804 <fputs@plt+0x14714>
   257f8:	ldr	r9, [r9, #48]	; 0x30
   257fc:	cmp	r9, #0
   25800:	bne	25708 <fputs@plt+0x14618>
   25804:	add	sp, sp, #12
   25808:	ldrd	r4, [sp]
   2580c:	ldrd	r6, [sp, #8]
   25810:	ldrd	r8, [sp, #16]
   25814:	ldrd	sl, [sp, #24]
   25818:	add	sp, sp, #32
   2581c:	pop	{pc}		; (ldr pc, [sp], #4)
   25820:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25824:	subs	r5, r2, #0
   25828:	strd	r6, [sp, #8]
   2582c:	str	r8, [sp, #16]
   25830:	str	lr, [sp, #20]
   25834:	beq	2585c <fputs@plt+0x1476c>
   25838:	mov	r8, r3
   2583c:	ldr	r3, [r1, #8]
   25840:	movw	r2, #8200	; 0x2008
   25844:	mov	r4, r1
   25848:	tst	r2, r3
   2584c:	bne	2585c <fputs@plt+0x1476c>
   25850:	ldr	r6, [r1, #56]	; 0x38
   25854:	cmp	r6, #0
   25858:	beq	25878 <fputs@plt+0x14788>
   2585c:	mov	r6, #0
   25860:	mov	r0, r6
   25864:	ldrd	r4, [sp]
   25868:	ldrd	r6, [sp, #8]
   2586c:	ldr	r8, [sp, #16]
   25870:	add	sp, sp, #20
   25874:	pop	{pc}		; (ldr pc, [sp], #4)
   25878:	ldrb	r3, [r5]
   2587c:	mov	r7, r0
   25880:	cmp	r3, #72	; 0x48
   25884:	bne	258b0 <fputs@plt+0x147c0>
   25888:	mov	r3, r8
   2588c:	mov	r1, r4
   25890:	ldr	r2, [r5, #16]
   25894:	mov	r0, r7
   25898:	bl	25820 <fputs@plt+0x14730>
   2589c:	ldr	r5, [r5, #12]
   258a0:	add	r6, r6, r0
   258a4:	ldrb	r3, [r5]
   258a8:	cmp	r3, #72	; 0x48
   258ac:	beq	25888 <fputs@plt+0x14798>
   258b0:	ldr	r3, [r5, #4]
   258b4:	tst	r3, #1
   258b8:	bne	2585c <fputs@plt+0x1476c>
   258bc:	mov	r2, r8
   258c0:	mov	r1, #3
   258c4:	mov	r0, r5
   258c8:	bl	218a8 <fputs@plt+0x107b8>
   258cc:	cmp	r0, #0
   258d0:	beq	25860 <fputs@plt+0x14770>
   258d4:	add	r6, r6, #1
   258d8:	mov	r3, #0
   258dc:	mov	r1, r5
   258e0:	mov	r2, r3
   258e4:	mov	r0, r7
   258e8:	bl	250c4 <fputs@plt+0x13fd4>
   258ec:	mov	r1, r0
   258f0:	mov	r2, r8
   258f4:	ldr	r3, [r4]
   258f8:	mov	r0, r7
   258fc:	bl	25544 <fputs@plt+0x14454>
   25900:	mov	r2, r0
   25904:	mov	r0, r7
   25908:	ldr	r1, [r4, #32]
   2590c:	bl	234a8 <fputs@plt+0x123b8>
   25910:	str	r0, [r4, #32]
   25914:	ldr	r4, [r4, #48]	; 0x30
   25918:	cmp	r4, #0
   2591c:	bne	258d8 <fputs@plt+0x147e8>
   25920:	b	25860 <fputs@plt+0x14770>
   25924:	strd	r4, [sp, #-36]!	; 0xffffffdc
   25928:	strd	r6, [sp, #8]
   2592c:	strd	sl, [sp, #24]
   25930:	subs	fp, r1, #0
   25934:	strd	r8, [sp, #16]
   25938:	str	lr, [sp, #32]
   2593c:	sub	sp, sp, #4
   25940:	beq	25ae0 <fputs@plt+0x149f0>
   25944:	ldr	r3, [fp]
   25948:	cmp	r3, #0
   2594c:	movle	r4, #80	; 0x50
   25950:	movle	r5, #0
   25954:	ble	2596c <fputs@plt+0x1487c>
   25958:	sub	r3, r3, #1
   2595c:	add	r3, r3, r3, lsl #3
   25960:	lsl	r4, r3, #3
   25964:	add	r4, r4, #80	; 0x50
   25968:	asr	r5, r4, #31
   2596c:	mov	r9, r2
   25970:	mov	r3, r5
   25974:	mov	r2, r4
   25978:	mov	r6, r0
   2597c:	bl	22e00 <fputs@plt+0x11d10>
   25980:	subs	sl, r0, #0
   25984:	beq	25ae0 <fputs@plt+0x149f0>
   25988:	ldr	r3, [fp]
   2598c:	str	r3, [sl]
   25990:	ldr	r2, [fp]
   25994:	str	r3, [sl, #4]
   25998:	cmp	r2, #0
   2599c:	ble	25ae4 <fputs@plt+0x149f4>
   259a0:	mov	r5, fp
   259a4:	mov	r4, sl
   259a8:	mov	r8, #0
   259ac:	b	25a44 <fputs@plt+0x14954>
   259b0:	ldr	r3, [r5, #76]	; 0x4c
   259b4:	add	r7, r7, r8
   259b8:	add	r8, r8, #1
   259bc:	add	r7, sl, r7, lsl #3
   259c0:	str	r3, [r4, #76]	; 0x4c
   259c4:	ldrb	r3, [r7, #45]	; 0x2d
   259c8:	tst	r3, #4
   259cc:	bne	25ac8 <fputs@plt+0x149d8>
   259d0:	ldr	r3, [r5, #24]
   259d4:	mov	r2, r9
   259d8:	mov	r0, r6
   259dc:	cmp	r3, #0
   259e0:	str	r3, [r4, #24]
   259e4:	beq	259f4 <fputs@plt+0x14904>
   259e8:	ldrh	r1, [r3, #36]	; 0x24
   259ec:	add	r1, r1, #1
   259f0:	strh	r1, [r3, #36]	; 0x24
   259f4:	ldr	r1, [r5, #28]
   259f8:	add	r4, r4, #72	; 0x48
   259fc:	add	r5, r5, #72	; 0x48
   25a00:	bl	24ec0 <fputs@plt+0x13dd0>
   25a04:	mov	r3, #0
   25a08:	mov	r2, r9
   25a0c:	str	r0, [r4, #-44]	; 0xffffffd4
   25a10:	mov	r0, r6
   25a14:	ldr	r1, [r5, #-16]
   25a18:	bl	250c4 <fputs@plt+0x13fd4>
   25a1c:	str	r0, [r4, #-16]
   25a20:	mov	r0, r6
   25a24:	ldr	r1, [r5, #-12]
   25a28:	bl	24ddc <fputs@plt+0x13cec>
   25a2c:	str	r0, [r4, #-12]
   25a30:	ldrd	r2, [r5, #-8]
   25a34:	strd	r2, [r4, #-8]
   25a38:	ldr	r3, [fp]
   25a3c:	cmp	r3, r8
   25a40:	ble	25ae4 <fputs@plt+0x149f4>
   25a44:	ldr	r3, [r5, #8]
   25a48:	mov	r0, r6
   25a4c:	lsl	r7, r8, #3
   25a50:	str	r3, [r4, #8]
   25a54:	ldr	r1, [r5, #12]
   25a58:	bl	24d24 <fputs@plt+0x13c34>
   25a5c:	str	r0, [r4, #12]
   25a60:	mov	r0, r6
   25a64:	ldr	r1, [r5, #16]
   25a68:	bl	24d24 <fputs@plt+0x13c34>
   25a6c:	str	r0, [r4, #16]
   25a70:	mov	r0, r6
   25a74:	ldr	r1, [r5, #20]
   25a78:	bl	24d24 <fputs@plt+0x13c34>
   25a7c:	str	r0, [r4, #20]
   25a80:	add	r3, r7, r8
   25a84:	ldr	r2, [r5, #44]	; 0x2c
   25a88:	add	r3, sl, r3, lsl #3
   25a8c:	str	r2, [r4, #44]	; 0x2c
   25a90:	ldr	r2, [r5, #52]	; 0x34
   25a94:	str	r2, [r4, #52]	; 0x34
   25a98:	ldr	r2, [r5, #32]
   25a9c:	str	r2, [r4, #32]
   25aa0:	ldr	r2, [r5, #36]	; 0x24
   25aa4:	str	r2, [r4, #36]	; 0x24
   25aa8:	ldrb	r3, [r3, #45]	; 0x2d
   25aac:	tst	r3, #2
   25ab0:	beq	259b0 <fputs@plt+0x148c0>
   25ab4:	mov	r0, r6
   25ab8:	ldr	r1, [r5, #72]	; 0x48
   25abc:	bl	24d24 <fputs@plt+0x13c34>
   25ac0:	str	r0, [r4, #72]	; 0x48
   25ac4:	b	259b0 <fputs@plt+0x148c0>
   25ac8:	mov	r2, r9
   25acc:	mov	r0, r6
   25ad0:	ldr	r1, [r5, #72]	; 0x48
   25ad4:	bl	253e4 <fputs@plt+0x142f4>
   25ad8:	str	r0, [r4, #72]	; 0x48
   25adc:	b	259d0 <fputs@plt+0x148e0>
   25ae0:	mov	sl, #0
   25ae4:	mov	r0, sl
   25ae8:	add	sp, sp, #4
   25aec:	ldrd	r4, [sp]
   25af0:	ldrd	r6, [sp, #8]
   25af4:	ldrd	r8, [sp, #16]
   25af8:	ldrd	sl, [sp, #24]
   25afc:	add	sp, sp, #32
   25b00:	pop	{pc}		; (ldr pc, [sp], #4)
   25b04:	mov	ip, #0
   25b08:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25b0c:	cmp	r3, #0
   25b10:	strd	r6, [sp, #8]
   25b14:	mov	r5, r1
   25b18:	str	r8, [sp, #16]
   25b1c:	str	lr, [sp, #20]
   25b20:	sub	sp, sp, #24
   25b24:	str	ip, [sp, #16]
   25b28:	str	ip, [sp, #20]
   25b2c:	beq	25cbc <fputs@plt+0x14bcc>
   25b30:	ldrb	r1, [r3]
   25b34:	cmp	r1, #152	; 0x98
   25b38:	bne	25cbc <fputs@plt+0x14bcc>
   25b3c:	ldr	r3, [r3, #44]	; 0x2c
   25b40:	cmp	r3, #0
   25b44:	beq	25cbc <fputs@plt+0x14bcc>
   25b48:	ldrb	r1, [r3, #42]	; 0x2a
   25b4c:	tst	r1, #16
   25b50:	beq	25cbc <fputs@plt+0x14bcc>
   25b54:	ldr	r3, [r3, #56]	; 0x38
   25b58:	cmp	r3, #0
   25b5c:	beq	25cdc <fputs@plt+0x14bec>
   25b60:	mov	r4, r0
   25b64:	b	25b74 <fputs@plt+0x14a84>
   25b68:	ldr	r3, [r3, #24]
   25b6c:	cmp	r3, #0
   25b70:	beq	25cdc <fputs@plt+0x14bec>
   25b74:	ldr	r1, [r3]
   25b78:	cmp	r4, r1
   25b7c:	bne	25b68 <fputs@plt+0x14a78>
   25b80:	ldr	r8, [r3, #8]
   25b84:	str	r2, [sp, #12]
   25b88:	ldr	r7, [r8]
   25b8c:	ldr	r3, [r7, #72]	; 0x48
   25b90:	cmp	r3, #0
   25b94:	beq	25cbc <fputs@plt+0x14bcc>
   25b98:	mov	r0, r4
   25b9c:	ldr	r1, [r5, #20]
   25ba0:	bl	24d24 <fputs@plt+0x13c34>
   25ba4:	subs	r6, r0, #0
   25ba8:	beq	25cbc <fputs@plt+0x14bcc>
   25bac:	ldrb	r3, [r6]
   25bb0:	ldr	r2, [sp, #12]
   25bb4:	cmp	r3, #0
   25bb8:	beq	25be0 <fputs@plt+0x14af0>
   25bbc:	ldr	r0, [pc, #292]	; 25ce8 <fputs@plt+0x14bf8>
   25bc0:	mov	r1, r6
   25bc4:	add	r0, pc, r0
   25bc8:	add	r3, r0, r3
   25bcc:	ldrb	r3, [r3, #336]	; 0x150
   25bd0:	strb	r3, [r1]
   25bd4:	ldrb	r3, [r1, #1]!
   25bd8:	cmp	r3, #0
   25bdc:	bne	25bc8 <fputs@plt+0x14ad8>
   25be0:	mov	r1, r2
   25be4:	add	r2, sp, #20
   25be8:	add	r3, sp, #16
   25bec:	mov	r0, r8
   25bf0:	str	r2, [sp]
   25bf4:	mov	r2, r6
   25bf8:	ldr	r7, [r7, #72]	; 0x48
   25bfc:	blx	r7
   25c00:	mov	r7, r0
   25c04:	mov	r1, r6
   25c08:	mov	r0, r4
   25c0c:	bl	19bf4 <fputs@plt+0x8b04>
   25c10:	cmp	r7, #0
   25c14:	beq	25cbc <fputs@plt+0x14bcc>
   25c18:	ldr	r0, [r5, #20]
   25c1c:	cmp	r0, #0
   25c20:	moveq	r2, #29
   25c24:	beq	25c34 <fputs@plt+0x14b44>
   25c28:	bl	10f34 <strlen@plt>
   25c2c:	bic	r2, r0, #-1073741824	; 0xc0000000
   25c30:	add	r2, r2, #29
   25c34:	mov	r0, r4
   25c38:	mov	r3, #0
   25c3c:	bl	2416c <fputs@plt+0x1307c>
   25c40:	subs	r4, r0, #0
   25c44:	beq	25cbc <fputs@plt+0x14bcc>
   25c48:	ldrd	r2, [r5]
   25c4c:	add	r6, r4, #28
   25c50:	strd	r2, [r4]
   25c54:	ldrd	r2, [r5, #8]
   25c58:	strd	r2, [r4, #8]
   25c5c:	ldrd	r2, [r5, #16]
   25c60:	strd	r2, [r4, #16]
   25c64:	ldr	r3, [r5, #24]
   25c68:	str	r6, [r4, #20]
   25c6c:	ldr	r5, [r5, #20]
   25c70:	str	r3, [r4, #24]
   25c74:	cmp	r5, #0
   25c78:	moveq	r2, #1
   25c7c:	beq	25c90 <fputs@plt+0x14ba0>
   25c80:	mov	r0, r5
   25c84:	bl	10f34 <strlen@plt>
   25c88:	bic	r2, r0, #-1073741824	; 0xc0000000
   25c8c:	add	r2, r2, #1
   25c90:	mov	r1, r5
   25c94:	mov	r0, r6
   25c98:	bl	10f58 <memcpy@plt>
   25c9c:	ldrh	r3, [r4, #2]
   25ca0:	ldr	r1, [sp, #16]
   25ca4:	ldr	r2, [sp, #20]
   25ca8:	orr	r3, r3, #16
   25cac:	strh	r3, [r4, #2]
   25cb0:	str	r2, [r4, #4]
   25cb4:	str	r1, [r4, #12]
   25cb8:	b	25cc0 <fputs@plt+0x14bd0>
   25cbc:	mov	r4, r5
   25cc0:	mov	r0, r4
   25cc4:	add	sp, sp, #24
   25cc8:	ldrd	r4, [sp]
   25ccc:	ldrd	r6, [sp, #8]
   25cd0:	ldr	r8, [sp, #16]
   25cd4:	add	sp, sp, #20
   25cd8:	pop	{pc}		; (ldr pc, [sp], #4)
   25cdc:	mov	r3, #0
   25ce0:	ldr	r3, [r3, #8]
   25ce4:	udf	#0
   25ce8:	andeq	pc, r6, r4, lsr #30
   25cec:	strd	r4, [sp, #-20]!	; 0xffffffec
   25cf0:	mov	r4, r3
   25cf4:	mov	r3, #0
   25cf8:	strd	r6, [sp, #8]
   25cfc:	mov	r7, r0
   25d00:	add	r0, r2, r2, lsl #2
   25d04:	ldr	r6, [r7]
   25d08:	mov	r2, r3
   25d0c:	str	lr, [sp, #16]
   25d10:	sub	sp, sp, #36	; 0x24
   25d14:	ldr	r1, [r1, r0, lsl #2]
   25d18:	mov	r0, r6
   25d1c:	bl	250c4 <fputs@plt+0x13fd4>
   25d20:	subs	r5, r0, #0
   25d24:	beq	25de8 <fputs@plt+0x14cf8>
   25d28:	ldr	r3, [sp, #56]	; 0x38
   25d2c:	ldr	r2, [sp, #60]	; 0x3c
   25d30:	ldrb	r3, [r3]
   25d34:	cmp	r3, #71	; 0x47
   25d38:	cmpne	r2, #0
   25d3c:	bgt	25dfc <fputs@plt+0x14d0c>
   25d40:	ldrb	r3, [r4]
   25d44:	cmp	r3, #95	; 0x5f
   25d48:	beq	25e40 <fputs@plt+0x14d50>
   25d4c:	ldr	r3, [r5, #4]
   25d50:	mov	r1, r4
   25d54:	mov	r0, r6
   25d58:	add	r7, r5, #48	; 0x30
   25d5c:	orr	r3, r3, #4194304	; 0x400000
   25d60:	str	r3, [r5, #4]
   25d64:	ldr	r3, [r4, #4]
   25d68:	orr	r3, r3, #32768	; 0x8000
   25d6c:	str	r3, [r4, #4]
   25d70:	bl	2222c <fputs@plt+0x1113c>
   25d74:	mov	r3, r5
   25d78:	mov	r2, r4
   25d7c:	ldr	lr, [r3]
   25d80:	add	r3, r3, #16
   25d84:	add	r2, r2, #16
   25d88:	ldr	ip, [r3, #-12]
   25d8c:	ldr	r0, [r3, #-8]
   25d90:	ldr	r1, [r3, #-4]
   25d94:	cmp	r3, r7
   25d98:	str	lr, [r2, #-16]
   25d9c:	str	ip, [r2, #-12]
   25da0:	str	r0, [r2, #-8]
   25da4:	str	r1, [r2, #-4]
   25da8:	bne	25d7c <fputs@plt+0x14c8c>
   25dac:	ldr	r3, [r4, #4]
   25db0:	tst	r3, #1024	; 0x400
   25db4:	bne	25ddc <fputs@plt+0x14cec>
   25db8:	ldr	r1, [r4, #8]
   25dbc:	cmp	r1, #0
   25dc0:	beq	25ddc <fputs@plt+0x14cec>
   25dc4:	mov	r0, r6
   25dc8:	bl	24d24 <fputs@plt+0x13c34>
   25dcc:	ldr	r3, [r4, #4]
   25dd0:	str	r0, [r4, #8]
   25dd4:	orr	r3, r3, #65536	; 0x10000
   25dd8:	str	r3, [r4, #4]
   25ddc:	mov	r1, r5
   25de0:	mov	r0, r6
   25de4:	bl	19bf4 <fputs@plt+0x8b04>
   25de8:	add	sp, sp, #36	; 0x24
   25dec:	ldrd	r4, [sp]
   25df0:	ldrd	r6, [sp, #8]
   25df4:	add	sp, sp, #16
   25df8:	pop	{pc}		; (ldr pc, [sp], #4)
   25dfc:	ldr	lr, [pc, #84]	; 25e58 <fputs@plt+0x14d68>
   25e00:	mov	r3, #0
   25e04:	mov	r2, #0
   25e08:	add	ip, sp, #4
   25e0c:	ldr	r1, [sp, #60]	; 0x3c
   25e10:	mov	r0, ip
   25e14:	strd	r2, [sp, #4]
   25e18:	strd	r2, [sp, #12]
   25e1c:	add	lr, pc, lr
   25e20:	str	lr, [sp, #8]
   25e24:	str	r1, [sp, #28]
   25e28:	mov	r1, r5
   25e2c:	strd	r2, [sp, #20]
   25e30:	bl	213ec <fputs@plt+0x102fc>
   25e34:	ldrb	r3, [r4]
   25e38:	cmp	r3, #95	; 0x5f
   25e3c:	bne	25d4c <fputs@plt+0x14c5c>
   25e40:	mov	r1, r5
   25e44:	mov	r0, r7
   25e48:	ldr	r2, [r4, #8]
   25e4c:	bl	23694 <fputs@plt+0x125a4>
   25e50:	mov	r5, r0
   25e54:	b	25d4c <fputs@plt+0x14c5c>
   25e58:			; <UNDEFINED> instruction: 0xffff0298
   25e5c:	ldrh	ip, [r0, #6]
   25e60:	strd	r4, [sp, #-16]!
   25e64:	mov	r5, r3
   25e68:	mov	r4, r0
   25e6c:	rsb	r0, r1, #0
   25e70:	str	r6, [sp, #8]
   25e74:	and	r0, r0, #7
   25e78:	str	lr, [sp, #12]
   25e7c:	add	r2, r0, r2
   25e80:	add	r3, ip, #1
   25e84:	add	ip, r3, r3, lsl #2
   25e88:	lsl	ip, ip, #3
   25e8c:	add	ip, ip, #16
   25e90:	cmp	r2, ip
   25e94:	movge	r2, #0
   25e98:	addge	r0, r1, r0
   25e9c:	strge	r2, [r5]
   25ea0:	blt	25ec4 <fputs@plt+0x14dd4>
   25ea4:	add	r2, r0, #16
   25ea8:	str	r4, [r0]
   25eac:	str	r2, [r0, #4]
   25eb0:	strh	r3, [r0, #8]
   25eb4:	ldrd	r4, [sp]
   25eb8:	ldr	r6, [sp, #8]
   25ebc:	add	sp, sp, #12
   25ec0:	pop	{pc}		; (ldr pc, [sp], #4)
   25ec4:	mov	r2, ip
   25ec8:	asr	r3, ip, #31
   25ecc:	ldr	r0, [r4, #12]
   25ed0:	bl	240a0 <fputs@plt+0x12fb0>
   25ed4:	cmp	r0, #0
   25ed8:	str	r0, [r5]
   25edc:	beq	25eb4 <fputs@plt+0x14dc4>
   25ee0:	ldrh	ip, [r4, #6]
   25ee4:	add	r3, ip, #1
   25ee8:	b	25ea4 <fputs@plt+0x14db4>
   25eec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25ef0:	ldr	r4, [r1, #16]
   25ef4:	strd	r6, [sp, #8]
   25ef8:	str	r8, [sp, #16]
   25efc:	str	lr, [sp, #20]
   25f00:	cmp	r4, #0
   25f04:	beq	25f20 <fputs@plt+0x14e30>
   25f08:	mov	r0, r4
   25f0c:	ldrd	r4, [sp]
   25f10:	ldrd	r6, [sp, #8]
   25f14:	ldr	r8, [sp, #16]
   25f18:	add	sp, sp, #20
   25f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   25f20:	mov	r6, r0
   25f24:	ldrh	r0, [r1, #52]	; 0x34
   25f28:	mov	r5, r1
   25f2c:	ldr	r7, [r5, #12]
   25f30:	add	r0, r0, #1
   25f34:	asr	r1, r0, #31
   25f38:	bl	21a40 <fputs@plt+0x10950>
   25f3c:	cmp	r0, #0
   25f40:	mov	r4, r0
   25f44:	str	r0, [r5, #16]
   25f48:	beq	25ffc <fputs@plt+0x14f0c>
   25f4c:	ldrh	r3, [r5, #52]	; 0x34
   25f50:	cmp	r3, #0
   25f54:	movne	r4, #0
   25f58:	movne	r6, #68	; 0x44
   25f5c:	bne	25f88 <fputs@plt+0x14e98>
   25f60:	b	25fc8 <fputs@plt+0x14ed8>
   25f64:	ldr	r2, [r7, #4]
   25f68:	ldr	r1, [r5, #16]
   25f6c:	add	r3, r2, r3, lsl #4
   25f70:	ldrb	r3, [r3, #13]
   25f74:	strb	r3, [r1, r4]
   25f78:	ldrh	r3, [r5, #52]	; 0x34
   25f7c:	add	r4, r4, #1
   25f80:	cmp	r3, r4
   25f84:	ble	25fc0 <fputs@plt+0x14ed0>
   25f88:	ldr	r2, [r5, #4]
   25f8c:	lsl	r3, r4, #1
   25f90:	ldrsh	r3, [r2, r3]
   25f94:	cmp	r3, #0
   25f98:	bge	25f64 <fputs@plt+0x14e74>
   25f9c:	cmn	r3, #1
   25fa0:	add	r2, r4, r4, lsl #2
   25fa4:	bne	25fd8 <fputs@plt+0x14ee8>
   25fa8:	ldr	r3, [r5, #16]
   25fac:	strb	r6, [r3, r4]
   25fb0:	add	r4, r4, #1
   25fb4:	ldrh	r3, [r5, #52]	; 0x34
   25fb8:	cmp	r3, r4
   25fbc:	bgt	25f88 <fputs@plt+0x14e98>
   25fc0:	ldr	r3, [r5, #16]
   25fc4:	add	r4, r3, r4
   25fc8:	mov	r3, #0
   25fcc:	strb	r3, [r4]
   25fd0:	ldr	r4, [r5, #16]
   25fd4:	b	25f08 <fputs@plt+0x14e18>
   25fd8:	ldr	r3, [r5, #40]	; 0x28
   25fdc:	ldr	r3, [r3, #4]
   25fe0:	ldr	r0, [r3, r2, lsl #2]
   25fe4:	bl	167fc <fputs@plt+0x570c>
   25fe8:	ldr	r3, [r5, #16]
   25fec:	cmp	r0, #0
   25ff0:	moveq	r0, #65	; 0x41
   25ff4:	strb	r0, [r3, r4]
   25ff8:	b	25f78 <fputs@plt+0x14e88>
   25ffc:	ldr	r3, [r6, #68]	; 0x44
   26000:	bic	r3, r3, #-16777216	; 0xff000000
   26004:	bic	r3, r3, #255	; 0xff
   26008:	cmp	r3, #0
   2600c:	bne	25f08 <fputs@plt+0x14e18>
   26010:	mov	r0, r6
   26014:	bl	1a178 <fputs@plt+0x9088>
   26018:	b	25f08 <fputs@plt+0x14e18>
   2601c:	strd	r4, [sp, #-16]!
   26020:	mov	r5, r0
   26024:	str	r6, [sp, #8]
   26028:	str	lr, [sp, #12]
   2602c:	bl	21a40 <fputs@plt+0x10950>
   26030:	subs	r4, r0, #0
   26034:	beq	26044 <fputs@plt+0x14f54>
   26038:	mov	r2, r5
   2603c:	mov	r1, #0
   26040:	bl	10ebc <memset@plt>
   26044:	mov	r0, r4
   26048:	ldrd	r4, [sp]
   2604c:	ldr	r6, [sp, #8]
   26050:	add	sp, sp, #12
   26054:	pop	{pc}		; (ldr pc, [sp], #4)
   26058:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2605c:	mov	r4, r0
   26060:	strd	r6, [sp, #8]
   26064:	str	r8, [sp, #16]
   26068:	strd	sl, [sp, #20]
   2606c:	str	lr, [sp, #28]
   26070:	sub	sp, sp, #24
   26074:	ldrb	r8, [r0, #4]
   26078:	cmp	r8, #0
   2607c:	beq	260a0 <fputs@plt+0x14fb0>
   26080:	ldrb	r2, [r0, #18]
   26084:	cmp	r2, #5
   26088:	cmpne	r2, #3
   2608c:	bhi	260a0 <fputs@plt+0x14fb0>
   26090:	bl	1b364 <fputs@plt+0xa274>
   26094:	subs	r6, r0, #0
   26098:	bne	26178 <fputs@plt+0x15088>
   2609c:	ldrb	r8, [r4, #4]
   260a0:	mov	r7, #0
   260a4:	ldr	r6, [r4]
   260a8:	mov	r1, r7
   260ac:	ldr	sl, [r4, #64]	; 0x40
   260b0:	ldrd	r2, [r4, #168]	; 0xa8
   260b4:	ldr	r0, [r6, #4]
   260b8:	str	r7, [r4, #216]	; 0xd8
   260bc:	ldr	fp, [r4, #220]	; 0xdc
   260c0:	strd	r2, [sp, #8]
   260c4:	add	r0, r0, #120	; 0x78
   260c8:	bl	2601c <fputs@plt+0x14f2c>
   260cc:	subs	r5, r0, #0
   260d0:	beq	261d8 <fputs@plt+0x150e8>
   260d4:	ldrd	r0, [sp, #8]
   260d8:	mov	r2, r5
   260dc:	movw	ip, #257	; 0x101
   260e0:	cmp	r8, r7
   260e4:	mvn	r3, #0
   260e8:	movne	r8, #2
   260ec:	str	r6, [r2], #120	; 0x78
   260f0:	str	sl, [r5, #4]
   260f4:	strh	ip, [r5, #48]	; 0x30
   260f8:	add	ip, sp, #20
   260fc:	str	r2, [r5, #8]
   26100:	strd	r0, [r5, #16]
   26104:	mov	r0, #6
   26108:	movt	r0, #8
   2610c:	mov	r1, fp
   26110:	strh	r3, [r5, #40]	; 0x28
   26114:	mov	r3, r0
   26118:	str	r0, [sp, #20]
   2611c:	mov	r0, r6
   26120:	strb	r8, [r5, #43]	; 0x2b
   26124:	str	fp, [r5, #108]	; 0x6c
   26128:	str	ip, [sp]
   2612c:	ldr	r6, [r6, #24]
   26130:	blx	r6
   26134:	subs	r6, r0, #0
   26138:	bne	261a0 <fputs@plt+0x150b0>
   2613c:	ldr	r3, [sp, #20]
   26140:	mov	r0, sl
   26144:	tst	r3, #1
   26148:	movne	r3, #1
   2614c:	strbne	r3, [r5, #46]	; 0x2e
   26150:	ldr	r3, [sl]
   26154:	ldr	r3, [r3, #48]	; 0x30
   26158:	blx	r3
   2615c:	tst	r0, #1024	; 0x400
   26160:	movne	r3, #0
   26164:	strbne	r3, [r5, #48]	; 0x30
   26168:	tst	r0, #4096	; 0x1000
   2616c:	movne	r3, #0
   26170:	strbne	r3, [r5, #49]	; 0x31
   26174:	str	r5, [r4, #216]	; 0xd8
   26178:	mov	r0, r4
   2617c:	bl	15398 <fputs@plt+0x42a8>
   26180:	mov	r0, r6
   26184:	add	sp, sp, #24
   26188:	ldrd	r4, [sp]
   2618c:	ldrd	r6, [sp, #8]
   26190:	ldr	r8, [sp, #16]
   26194:	ldrd	sl, [sp, #20]
   26198:	add	sp, sp, #28
   2619c:	pop	{pc}		; (ldr pc, [sp], #4)
   261a0:	mov	r1, r7
   261a4:	mov	r0, r5
   261a8:	bl	1b888 <fputs@plt+0xa798>
   261ac:	ldr	r8, [r5, #8]
   261b0:	ldr	r3, [r8]
   261b4:	cmp	r3, #0
   261b8:	beq	261cc <fputs@plt+0x150dc>
   261bc:	mov	r0, r8
   261c0:	ldr	r3, [r3, #4]
   261c4:	blx	r3
   261c8:	str	r7, [r8]
   261cc:	mov	r0, r5
   261d0:	bl	19898 <fputs@plt+0x87a8>
   261d4:	b	26178 <fputs@plt+0x15088>
   261d8:	mov	r6, #7
   261dc:	b	26178 <fputs@plt+0x15088>
   261e0:	ldrb	r3, [r0, #13]
   261e4:	cmp	r3, #0
   261e8:	bne	261f8 <fputs@plt+0x15108>
   261ec:	ldr	r3, [r0, #216]	; 0xd8
   261f0:	cmp	r3, #0
   261f4:	beq	26208 <fputs@plt+0x15118>
   261f8:	mov	r3, #1
   261fc:	mov	r0, #0
   26200:	str	r3, [r1]
   26204:	bx	lr
   26208:	ldrb	r3, [r0, #14]
   2620c:	cmp	r3, #0
   26210:	bne	262a0 <fputs@plt+0x151b0>
   26214:	ldrb	r3, [r0, #4]
   26218:	cmp	r3, #0
   2621c:	bne	26240 <fputs@plt+0x15150>
   26220:	ldr	r3, [r0, #64]	; 0x40
   26224:	ldr	r3, [r3]
   26228:	ldr	r2, [r3]
   2622c:	cmp	r2, #1
   26230:	ble	262a0 <fputs@plt+0x151b0>
   26234:	ldr	r3, [r3, #52]	; 0x34
   26238:	cmp	r3, #0
   2623c:	beq	262a0 <fputs@plt+0x151b0>
   26240:	strd	r4, [sp, #-16]!
   26244:	mov	r4, r0
   26248:	ldr	r5, [r0, #68]	; 0x44
   2624c:	ldr	r3, [r5]
   26250:	str	r6, [sp, #8]
   26254:	str	lr, [sp, #12]
   26258:	cmp	r3, #0
   2625c:	beq	26274 <fputs@plt+0x15184>
   26260:	mov	r0, r5
   26264:	ldr	r3, [r3, #4]
   26268:	blx	r3
   2626c:	mov	r3, #0
   26270:	str	r3, [r5]
   26274:	mov	r0, r4
   26278:	bl	26058 <fputs@plt+0x14f68>
   2627c:	cmp	r0, #0
   26280:	bne	26290 <fputs@plt+0x151a0>
   26284:	mov	r3, #5
   26288:	strb	r3, [r4, #5]
   2628c:	strb	r0, [r4, #17]
   26290:	ldrd	r4, [sp]
   26294:	ldr	r6, [sp, #8]
   26298:	add	sp, sp, #12
   2629c:	pop	{pc}		; (ldr pc, [sp], #4)
   262a0:	mov	r0, #14
   262a4:	bx	lr
   262a8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   262ac:	mov	r4, r0
   262b0:	ldr	r0, [r0, #4]
   262b4:	strd	r6, [sp, #8]
   262b8:	mov	r6, r1
   262bc:	mov	r7, r3
   262c0:	str	r8, [sp, #16]
   262c4:	mov	r8, r2
   262c8:	str	lr, [sp, #20]
   262cc:	sub	sp, sp, #8
   262d0:	asr	r1, r0, #31
   262d4:	bl	2601c <fputs@plt+0x14f2c>
   262d8:	subs	r5, r0, #0
   262dc:	moveq	r4, #7
   262e0:	beq	26310 <fputs@plt+0x15220>
   262e4:	ldr	r2, [sp, #32]
   262e8:	mov	r0, r4
   262ec:	mov	r3, r7
   262f0:	mov	r1, r6
   262f4:	str	r2, [sp]
   262f8:	mov	r2, r5
   262fc:	ldr	r4, [r4, #24]
   26300:	blx	r4
   26304:	subs	r4, r0, #0
   26308:	streq	r5, [r8]
   2630c:	bne	2632c <fputs@plt+0x1523c>
   26310:	mov	r0, r4
   26314:	add	sp, sp, #8
   26318:	ldrd	r4, [sp]
   2631c:	ldrd	r6, [sp, #8]
   26320:	ldr	r8, [sp, #16]
   26324:	add	sp, sp, #20
   26328:	pop	{pc}		; (ldr pc, [sp], #4)
   2632c:	mov	r0, r5
   26330:	bl	19898 <fputs@plt+0x87a8>
   26334:	b	26310 <fputs@plt+0x15220>
   26338:	ldr	r1, [pc, #216]	; 26418 <fputs@plt+0x15328>
   2633c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   26340:	mov	r5, r3
   26344:	mov	r4, r2
   26348:	add	r1, pc, r1
   2634c:	ldr	r3, [r1, #264]	; 0x108
   26350:	str	r6, [sp, #8]
   26354:	mov	r6, r0
   26358:	strd	r8, [sp, #12]
   2635c:	str	lr, [sp, #20]
   26360:	sub	sp, sp, #24
   26364:	cmp	r3, #0
   26368:	beq	2637c <fputs@plt+0x1528c>
   2636c:	mov	r0, #202	; 0xca
   26370:	blx	r3
   26374:	cmp	r0, #0
   26378:	bne	26410 <fputs@plt+0x15320>
   2637c:	add	ip, sp, #12
   26380:	movw	r3, #4126	; 0x101e
   26384:	ldr	r0, [r6]
   26388:	mov	r1, #0
   2638c:	str	ip, [sp]
   26390:	ldr	r2, [sp, #48]	; 0x30
   26394:	bl	262a8 <fputs@plt+0x151b8>
   26398:	cmp	r0, #0
   2639c:	str	r0, [sp, #12]
   263a0:	bne	263f8 <fputs@plt+0x15308>
   263a4:	ldr	r3, [sp, #48]	; 0x30
   263a8:	mov	r8, #0
   263ac:	movt	r8, #32767	; 0x7fff
   263b0:	mov	r9, #0
   263b4:	add	r2, sp, #16
   263b8:	mov	r1, #18
   263bc:	ldr	r0, [r3]
   263c0:	ldr	r3, [r0]
   263c4:	strd	r8, [sp, #16]
   263c8:	ldr	r3, [r3, #40]	; 0x28
   263cc:	blx	r3
   263d0:	cmp	r4, #1
   263d4:	sbcs	r3, r5, #0
   263d8:	blt	263f4 <fputs@plt+0x15304>
   263dc:	ldr	r1, [sp, #48]	; 0x30
   263e0:	mov	r2, r4
   263e4:	mov	r3, r5
   263e8:	mov	r0, r6
   263ec:	ldr	r1, [r1]
   263f0:	bl	15f14 <fputs@plt+0x4e24>
   263f4:	ldr	r0, [sp, #12]
   263f8:	add	sp, sp, #24
   263fc:	ldrd	r4, [sp]
   26400:	ldr	r6, [sp, #8]
   26404:	ldrd	r8, [sp, #12]
   26408:	add	sp, sp, #20
   2640c:	pop	{pc}		; (ldr pc, [sp], #4)
   26410:	movw	r0, #3338	; 0xd0a
   26414:	b	263f8 <fputs@plt+0x15308>
   26418:	andeq	r8, r8, r0, lsr lr
   2641c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   26420:	mov	r5, r0
   26424:	ldr	r4, [r0, #12]
   26428:	strd	r6, [sp, #8]
   2642c:	strd	r8, [sp, #16]
   26430:	strd	sl, [sp, #24]
   26434:	mov	fp, r1
   26438:	mov	sl, r2
   2643c:	str	lr, [sp, #32]
   26440:	sub	sp, sp, #12
   26444:	cmp	r4, #0
   26448:	ldr	r1, [r0, #8]
   2644c:	beq	265bc <fputs@plt+0x154cc>
   26450:	ldr	r3, [fp]
   26454:	str	r3, [sp, #4]
   26458:	ldrb	r3, [r1, #60]	; 0x3c
   2645c:	cmp	r3, #1
   26460:	beq	265f8 <fputs@plt+0x15508>
   26464:	cmp	r3, #2
   26468:	beq	265b0 <fputs@plt+0x154c0>
   2646c:	ldr	r3, [pc, #416]	; 26614 <fputs@plt+0x15524>
   26470:	add	r3, pc, r3
   26474:	mov	r0, #256	; 0x100
   26478:	mov	r1, #0
   2647c:	str	r3, [r5, #32]
   26480:	bl	2601c <fputs@plt+0x14f2c>
   26484:	subs	r9, r0, #0
   26488:	beq	2660c <fputs@plt+0x1551c>
   2648c:	ldr	r1, [sp, #4]
   26490:	add	r6, sp, #4
   26494:	cmp	r1, #0
   26498:	movne	r7, #0
   2649c:	beq	2650c <fputs@plt+0x1541c>
   264a0:	ldr	r8, [sl]
   264a4:	cmp	r8, #0
   264a8:	beq	26574 <fputs@plt+0x15484>
   264ac:	cmp	r8, r1
   264b0:	beq	26598 <fputs@plt+0x154a8>
   264b4:	ldr	r3, [r1, #4]
   264b8:	str	r7, [r1, #4]
   264bc:	ldr	r2, [r9]
   264c0:	add	r8, r8, r3
   264c4:	cmp	r2, #0
   264c8:	beq	26588 <fputs@plt+0x15498>
   264cc:	mov	r4, r9
   264d0:	b	264d8 <fputs@plt+0x153e8>
   264d4:	ldr	r1, [sp, #4]
   264d8:	mov	r3, r6
   264dc:	mov	r0, r5
   264e0:	bl	15fe0 <fputs@plt+0x4ef0>
   264e4:	str	r7, [r4]
   264e8:	ldr	r2, [r4, #4]!
   264ec:	cmp	r2, #0
   264f0:	bne	264d4 <fputs@plt+0x153e4>
   264f4:	ldr	r3, [sp, #4]
   264f8:	mov	r1, r8
   264fc:	cmp	r8, #0
   26500:	str	r3, [r4]
   26504:	str	r8, [sp, #4]
   26508:	bne	264a0 <fputs@plt+0x153b0>
   2650c:	mov	r3, #0
   26510:	sub	r4, r9, #4
   26514:	mov	r1, r3
   26518:	add	r7, r9, #252	; 0xfc
   2651c:	str	r3, [sp, #4]
   26520:	b	26528 <fputs@plt+0x15438>
   26524:	ldr	r1, [sp, #4]
   26528:	mov	r3, r6
   2652c:	mov	r0, r5
   26530:	ldr	r2, [r4, #4]!
   26534:	bl	15fe0 <fputs@plt+0x4ef0>
   26538:	cmp	r4, r7
   2653c:	bne	26524 <fputs@plt+0x15434>
   26540:	ldr	r3, [sp, #4]
   26544:	mov	r0, r9
   26548:	str	r3, [fp]
   2654c:	bl	19898 <fputs@plt+0x87a8>
   26550:	ldr	r3, [r5, #12]
   26554:	ldrb	r0, [r3, #11]
   26558:	add	sp, sp, #12
   2655c:	ldrd	r4, [sp]
   26560:	ldrd	r6, [sp, #8]
   26564:	ldrd	r8, [sp, #16]
   26568:	ldrd	sl, [sp, #24]
   2656c:	add	sp, sp, #32
   26570:	pop	{pc}		; (ldr pc, [sp], #4)
   26574:	ldr	r8, [r1, #4]
   26578:	str	r7, [r1, #4]
   2657c:	ldr	r2, [r9]
   26580:	cmp	r2, #0
   26584:	bne	264cc <fputs@plt+0x153dc>
   26588:	mov	r3, r1
   2658c:	mov	r4, r9
   26590:	mov	r1, r8
   26594:	b	264fc <fputs@plt+0x1540c>
   26598:	str	r7, [r1, #4]
   2659c:	ldr	r2, [r9]
   265a0:	cmp	r2, #0
   265a4:	beq	26604 <fputs@plt+0x15514>
   265a8:	mov	r8, #0
   265ac:	b	264cc <fputs@plt+0x153dc>
   265b0:	ldr	r3, [pc, #96]	; 26618 <fputs@plt+0x15528>
   265b4:	add	r3, pc, r3
   265b8:	b	26474 <fputs@plt+0x15384>
   265bc:	add	r3, sp, #4
   265c0:	mov	r2, r4
   265c4:	ldr	r0, [r1, #28]
   265c8:	mov	r1, r4
   265cc:	bl	25e5c <fputs@plt+0x14d6c>
   265d0:	ldr	r3, [sp, #4]
   265d4:	str	r0, [r5, #12]
   265d8:	cmp	r3, #0
   265dc:	beq	2660c <fputs@plt+0x1551c>
   265e0:	ldr	r1, [r5, #8]
   265e4:	ldr	r3, [r1, #28]
   265e8:	ldrh	r3, [r3, #6]
   265ec:	strh	r3, [r0, #8]
   265f0:	strb	r4, [r0, #11]
   265f4:	b	26450 <fputs@plt+0x15360>
   265f8:	ldr	r3, [pc, #28]	; 2661c <fputs@plt+0x1552c>
   265fc:	add	r3, pc, r3
   26600:	b	26474 <fputs@plt+0x15384>
   26604:	str	r1, [r9]
   26608:	b	2650c <fputs@plt+0x1541c>
   2660c:	mov	r0, #7
   26610:	b	26558 <fputs@plt+0x15468>
   26614:	andeq	r1, r1, r8, lsr #20
   26618:	andeq	r1, r1, r0, asr #25
   2661c:	muleq	r1, r8, sl
   26620:	cmp	r0, #2
   26624:	strd	r4, [sp, #-16]!
   26628:	str	r6, [sp, #8]
   2662c:	str	lr, [sp, #12]
   26630:	ble	266bc <fputs@plt+0x155cc>
   26634:	mov	r4, #2
   26638:	lsl	r4, r4, #1
   2663c:	cmp	r0, r4
   26640:	bgt	26638 <fputs@plt+0x15548>
   26644:	rsb	r5, r4, r4, lsl #4
   26648:	mov	r6, r4
   2664c:	lsl	r5, r5, #2
   26650:	add	r5, r5, #16
   26654:	ldr	r3, [pc, #112]	; 266cc <fputs@plt+0x155dc>
   26658:	add	r3, pc, r3
   2665c:	ldr	r3, [r3, #264]	; 0x108
   26660:	cmp	r3, #0
   26664:	beq	2667c <fputs@plt+0x1558c>
   26668:	mov	r0, #100	; 0x64
   2666c:	blx	r3
   26670:	cmp	r0, #0
   26674:	movne	r0, #0
   26678:	bne	266ac <fputs@plt+0x155bc>
   2667c:	mov	r0, r5
   26680:	asr	r1, r5, #31
   26684:	bl	2601c <fputs@plt+0x14f2c>
   26688:	cmp	r0, #0
   2668c:	beq	266ac <fputs@plt+0x155bc>
   26690:	rsb	r6, r6, r6, lsl #3
   26694:	add	r3, r0, #16
   26698:	mov	r2, #0
   2669c:	str	r4, [r0]
   266a0:	add	r6, r3, r6, lsl #3
   266a4:	stmib	r0, {r2, r6}
   266a8:	str	r3, [r0, #12]
   266ac:	ldrd	r4, [sp]
   266b0:	ldr	r6, [sp, #8]
   266b4:	add	sp, sp, #12
   266b8:	pop	{pc}		; (ldr pc, [sp], #4)
   266bc:	mov	r6, #2
   266c0:	mov	r5, #136	; 0x88
   266c4:	mov	r4, r6
   266c8:	b	26654 <fputs@plt+0x15564>
   266cc:	andeq	r8, r8, r0, lsr #22
   266d0:	ldr	r3, [pc, #196]	; 2679c <fputs@plt+0x156ac>
   266d4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   266d8:	mov	r4, r0
   266dc:	mov	r5, r2
   266e0:	add	r3, pc, r3
   266e4:	ldr	r3, [r3, #264]	; 0x108
   266e8:	strd	r6, [sp, #8]
   266ec:	mov	r6, r1
   266f0:	strd	r8, [sp, #16]
   266f4:	str	sl, [sp, #24]
   266f8:	str	lr, [sp, #28]
   266fc:	cmp	r3, #0
   26700:	beq	2671c <fputs@plt+0x1562c>
   26704:	mov	r0, #100	; 0x64
   26708:	blx	r3
   2670c:	cmp	r0, #0
   26710:	movne	r3, #0
   26714:	strne	r3, [r5]
   26718:	bne	2678c <fputs@plt+0x1569c>
   2671c:	mov	r0, #64	; 0x40
   26720:	mov	r1, #0
   26724:	bl	2601c <fputs@plt+0x14f2c>
   26728:	cmp	r0, #0
   2672c:	mov	r2, r0
   26730:	str	r0, [r5]
   26734:	beq	2678c <fputs@plt+0x1569c>
   26738:	ldr	r1, [r4, #8]
   2673c:	ldr	r3, [r1, #4]
   26740:	ldr	r1, [r1, #8]
   26744:	stm	r2, {r4, r6}
   26748:	ldrd	r6, [r4, #64]	; 0x40
   2674c:	add	r3, r3, r3, lsr #31
   26750:	asr	r3, r3, #1
   26754:	add	r0, r1, #8
   26758:	cmp	r0, r3
   2675c:	mov	r0, #0
   26760:	addge	r3, r1, #9
   26764:	adds	r8, r6, r3
   26768:	adc	r9, r7, r3, asr #31
   2676c:	str	r3, [r2, #16]
   26770:	strd	r8, [r4, #64]	; 0x40
   26774:	ldrd	r4, [sp]
   26778:	ldrd	r6, [sp, #8]
   2677c:	ldrd	r8, [sp, #16]
   26780:	ldr	sl, [sp, #24]
   26784:	add	sp, sp, #28
   26788:	pop	{pc}		; (ldr pc, [sp], #4)
   2678c:	mov	r0, r6
   26790:	bl	20768 <fputs@plt+0xf678>
   26794:	mov	r0, #7
   26798:	b	26774 <fputs@plt+0x15684>
   2679c:	muleq	r8, r8, sl
   267a0:	ldr	r3, [r0]
   267a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   267a8:	strd	r6, [sp, #8]
   267ac:	mov	r7, r0
   267b0:	mov	r6, r1
   267b4:	str	r8, [sp, #16]
   267b8:	str	lr, [sp, #20]
   267bc:	lsl	r4, r3, #1
   267c0:	cmp	r4, #256	; 0x100
   267c4:	movcc	r4, #256	; 0x100
   267c8:	cmp	r3, #0
   267cc:	beq	267e8 <fputs@plt+0x156f8>
   267d0:	ldr	r3, [pc, #220]	; 268b4 <fputs@plt+0x157c4>
   267d4:	add	r3, pc, r3
   267d8:	ldr	r3, [r3, #328]	; 0x148
   267dc:	cmp	r3, #0
   267e0:	beq	267e8 <fputs@plt+0x156f8>
   267e4:	blx	r3
   267e8:	lsl	r0, r4, #2
   267ec:	mov	r1, #0
   267f0:	bl	2601c <fputs@plt+0x14f2c>
   267f4:	ldr	r8, [r7]
   267f8:	mov	r5, r0
   267fc:	cmp	r8, #0
   26800:	beq	26894 <fputs@plt+0x157a4>
   26804:	ldr	r3, [pc, #172]	; 268b8 <fputs@plt+0x157c8>
   26808:	add	r3, pc, r3
   2680c:	ldr	r3, [r3, #332]	; 0x14c
   26810:	cmp	r3, #0
   26814:	beq	268a4 <fputs@plt+0x157b4>
   26818:	blx	r3
   2681c:	cmp	r5, #0
   26820:	beq	26880 <fputs@plt+0x15790>
   26824:	ldr	r8, [r7]
   26828:	ldr	r0, [r6]
   2682c:	cmp	r8, #0
   26830:	beq	26874 <fputs@plt+0x15784>
   26834:	add	r8, r0, r8, lsl #2
   26838:	mov	lr, r0
   2683c:	ldr	r3, [lr], #4
   26840:	cmp	r3, #0
   26844:	beq	2686c <fputs@plt+0x1577c>
   26848:	ldr	ip, [r3, #8]
   2684c:	ldr	r1, [r3, #16]
   26850:	udiv	r2, ip, r4
   26854:	mls	r2, r4, r2, ip
   26858:	ldr	ip, [r5, r2, lsl #2]
   2685c:	str	ip, [r3, #16]
   26860:	str	r3, [r5, r2, lsl #2]
   26864:	subs	r3, r1, #0
   26868:	bne	26848 <fputs@plt+0x15758>
   2686c:	cmp	r8, lr
   26870:	bne	2683c <fputs@plt+0x1574c>
   26874:	bl	19898 <fputs@plt+0x87a8>
   26878:	str	r5, [r6]
   2687c:	str	r4, [r7]
   26880:	ldrd	r4, [sp]
   26884:	ldrd	r6, [sp, #8]
   26888:	ldr	r8, [sp, #16]
   2688c:	add	sp, sp, #20
   26890:	pop	{pc}		; (ldr pc, [sp], #4)
   26894:	cmp	r0, #0
   26898:	beq	26880 <fputs@plt+0x15790>
   2689c:	ldr	r0, [r6]
   268a0:	b	26874 <fputs@plt+0x15784>
   268a4:	cmp	r0, #0
   268a8:	ldrne	r0, [r6]
   268ac:	bne	26834 <fputs@plt+0x15744>
   268b0:	b	26880 <fputs@plt+0x15790>
   268b4:	andeq	sp, r8, r4, ror r0
   268b8:	andeq	sp, r8, r0, asr #32
   268bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   268c0:	mov	r3, #52	; 0x34
   268c4:	ldr	r5, [pc, #256]	; 269cc <fputs@plt+0x158dc>
   268c8:	strd	r6, [sp, #8]
   268cc:	mov	r7, r1
   268d0:	mov	r6, r2
   268d4:	str	r8, [sp, #16]
   268d8:	mov	r8, r0
   268dc:	str	lr, [sp, #20]
   268e0:	add	r5, pc, r5
   268e4:	ldr	r0, [r5, #172]	; 0xac
   268e8:	mul	r0, r3, r0
   268ec:	add	r0, r0, #60	; 0x3c
   268f0:	asr	r1, r0, #31
   268f4:	bl	2601c <fputs@plt+0x14f2c>
   268f8:	subs	r4, r0, #0
   268fc:	beq	26978 <fputs@plt+0x15888>
   26900:	ldr	r3, [r5, #172]	; 0xac
   26904:	cmp	r3, #0
   26908:	movne	r3, #10
   2690c:	addne	r5, r4, #60	; 0x3c
   26910:	addeq	r5, r5, #116	; 0x74
   26914:	strne	r3, [r4, #72]	; 0x48
   26918:	ldrb	r3, [r5, #34]	; 0x22
   2691c:	cmp	r3, #0
   26920:	bne	26938 <fputs@plt+0x15848>
   26924:	add	r3, r5, #20
   26928:	mov	r2, #1
   2692c:	strb	r2, [r5, #34]	; 0x22
   26930:	str	r3, [r5, #44]	; 0x2c
   26934:	str	r3, [r5, #48]	; 0x30
   26938:	adds	r2, r6, #0
   2693c:	add	r3, r8, r7
   26940:	stm	r4, {r5, r8}
   26944:	movne	r2, #1
   26948:	add	r3, r3, #32
   2694c:	str	r7, [r4, #8]
   26950:	add	r1, r4, #48	; 0x30
   26954:	add	r0, r4, #44	; 0x2c
   26958:	str	r3, [r4, #12]
   2695c:	str	r2, [r4, #16]
   26960:	bl	267a0 <fputs@plt+0x156b0>
   26964:	cmp	r6, #0
   26968:	bne	26990 <fputs@plt+0x158a0>
   2696c:	ldr	r3, [r4, #44]	; 0x2c
   26970:	cmp	r3, #0
   26974:	beq	269bc <fputs@plt+0x158cc>
   26978:	mov	r0, r4
   2697c:	ldrd	r4, [sp]
   26980:	ldrd	r6, [sp, #8]
   26984:	ldr	r8, [sp, #16]
   26988:	add	sp, sp, #20
   2698c:	pop	{pc}		; (ldr pc, [sp], #4)
   26990:	ldr	r3, [r5, #4]
   26994:	mov	r1, #10
   26998:	ldr	r2, [r5, #8]
   2699c:	str	r1, [r4, #20]
   269a0:	sub	r3, r3, r2
   269a4:	add	r1, r2, r1
   269a8:	str	r1, [r5, #8]
   269ac:	str	r3, [r5, #12]
   269b0:	ldr	r3, [r4, #44]	; 0x2c
   269b4:	cmp	r3, #0
   269b8:	bne	26978 <fputs@plt+0x15888>
   269bc:	mov	r0, r4
   269c0:	mov	r4, r3
   269c4:	bl	1b034 <fputs@plt+0x9f44>
   269c8:	b	26978 <fputs@plt+0x15888>
   269cc:	andeq	ip, r8, r8, ror #30
   269d0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   269d4:	subs	r5, r0, #0
   269d8:	strd	r6, [sp, #8]
   269dc:	strd	r8, [sp, #16]
   269e0:	str	sl, [sp, #24]
   269e4:	str	lr, [sp, #28]
   269e8:	beq	26b84 <fputs@plt+0x15a94>
   269ec:	ldr	r3, [r5]
   269f0:	mov	r7, r1
   269f4:	sub	r6, r1, #1
   269f8:	cmp	r3, #4000	; 0xfa0
   269fc:	bls	26a6c <fputs@plt+0x1597c>
   26a00:	ldr	r4, [r5, #8]
   26a04:	cmp	r4, #0
   26a08:	bne	26a2c <fputs@plt+0x1593c>
   26a0c:	b	26a90 <fputs@plt+0x159a0>
   26a10:	ldr	r4, [r3]
   26a14:	mov	r5, r3
   26a18:	cmp	r4, #4000	; 0xfa0
   26a1c:	bls	26a6c <fputs@plt+0x1597c>
   26a20:	ldr	r4, [r5, #8]
   26a24:	cmp	r4, #0
   26a28:	beq	26a8c <fputs@plt+0x1599c>
   26a2c:	udiv	r7, r6, r4
   26a30:	add	r8, r5, r7, lsl #2
   26a34:	mls	r6, r4, r7, r6
   26a38:	ldr	r3, [r8, #12]
   26a3c:	cmp	r3, #0
   26a40:	bne	26a10 <fputs@plt+0x15920>
   26a44:	mov	r0, #512	; 0x200
   26a48:	mov	r1, #0
   26a4c:	bl	2601c <fputs@plt+0x14f2c>
   26a50:	cmp	r0, #0
   26a54:	beq	26bc8 <fputs@plt+0x15ad8>
   26a58:	cmp	r4, #4000	; 0xfa0
   26a5c:	mov	r5, r0
   26a60:	str	r4, [r0]
   26a64:	str	r0, [r8, #12]
   26a68:	bhi	26a20 <fputs@plt+0x15930>
   26a6c:	add	r5, r5, r6, lsr #3
   26a70:	mov	r2, #1
   26a74:	and	r6, r6, #7
   26a78:	mov	r8, #0
   26a7c:	ldrb	r3, [r5, #12]
   26a80:	orr	r6, r3, r2, lsl r6
   26a84:	strb	r6, [r5, #12]
   26a88:	b	26b88 <fputs@plt+0x15a98>
   26a8c:	add	r7, r6, #1
   26a90:	movw	r3, #19923	; 0x4dd3
   26a94:	movt	r3, #4194	; 0x1062
   26a98:	mov	r2, #125	; 0x7d
   26a9c:	umull	r1, r3, r3, r6
   26aa0:	lsr	r3, r3, #3
   26aa4:	mls	r3, r2, r3, r6
   26aa8:	add	r1, r3, #2
   26aac:	add	r2, r5, r1, lsl #2
   26ab0:	ldr	r2, [r2, #4]
   26ab4:	cmp	r2, #0
   26ab8:	bne	26b78 <fputs@plt+0x15a88>
   26abc:	ldr	r3, [r5, #4]
   26ac0:	cmp	r3, #123	; 0x7b
   26ac4:	bls	26bb0 <fputs@plt+0x15ac0>
   26ac8:	mov	r0, #500	; 0x1f4
   26acc:	mov	r1, #0
   26ad0:	bl	21a40 <fputs@plt+0x10950>
   26ad4:	subs	r9, r0, #0
   26ad8:	moveq	r8, #7
   26adc:	beq	26b88 <fputs@plt+0x15a98>
   26ae0:	add	r6, r5, #12
   26ae4:	mov	r2, #500	; 0x1f4
   26ae8:	mov	r1, r6
   26aec:	sub	r4, r9, #4
   26af0:	bl	10f58 <memcpy@plt>
   26af4:	mov	r0, r6
   26af8:	mov	r2, #500	; 0x1f4
   26afc:	mov	r1, #0
   26b00:	add	r6, r9, #496	; 0x1f0
   26b04:	bl	10ebc <memset@plt>
   26b08:	ldr	r3, [r5]
   26b0c:	movw	r2, #19923	; 0x4dd3
   26b10:	movt	r2, #4194	; 0x1062
   26b14:	mov	r1, r7
   26b18:	mov	r0, r5
   26b1c:	add	r3, r3, #124	; 0x7c
   26b20:	umull	r2, r3, r2, r3
   26b24:	lsr	r3, r3, #3
   26b28:	str	r3, [r5, #8]
   26b2c:	bl	269d0 <fputs@plt+0x158e0>
   26b30:	mov	r8, r0
   26b34:	b	26b40 <fputs@plt+0x15a50>
   26b38:	cmp	r6, r4
   26b3c:	beq	26bd8 <fputs@plt+0x15ae8>
   26b40:	ldr	r1, [r4, #4]!
   26b44:	cmp	r1, #0
   26b48:	beq	26b38 <fputs@plt+0x15a48>
   26b4c:	mov	r0, r5
   26b50:	bl	269d0 <fputs@plt+0x158e0>
   26b54:	orr	r8, r8, r0
   26b58:	b	26b38 <fputs@plt+0x15a48>
   26b5c:	cmp	r3, #125	; 0x7d
   26b60:	moveq	r3, #0
   26b64:	add	r1, r3, #2
   26b68:	add	r2, r5, r1, lsl #2
   26b6c:	ldr	r2, [r2, #4]
   26b70:	cmp	r2, #0
   26b74:	beq	26ba4 <fputs@plt+0x15ab4>
   26b78:	cmp	r7, r2
   26b7c:	add	r3, r3, #1
   26b80:	bne	26b5c <fputs@plt+0x15a6c>
   26b84:	mov	r8, #0
   26b88:	mov	r0, r8
   26b8c:	ldrd	r4, [sp]
   26b90:	ldrd	r6, [sp, #8]
   26b94:	ldrd	r8, [sp, #16]
   26b98:	ldr	sl, [sp, #24]
   26b9c:	add	sp, sp, #28
   26ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   26ba4:	ldr	r3, [r5, #4]
   26ba8:	cmp	r3, #61	; 0x3d
   26bac:	bhi	26ac8 <fputs@plt+0x159d8>
   26bb0:	add	r1, r5, r1, lsl #2
   26bb4:	add	r3, r3, #1
   26bb8:	mov	r8, #0
   26bbc:	str	r3, [r5, #4]
   26bc0:	str	r7, [r1, #4]
   26bc4:	b	26b88 <fputs@plt+0x15a98>
   26bc8:	add	r5, r5, r7, lsl #2
   26bcc:	mov	r8, #7
   26bd0:	str	r0, [r5, #12]
   26bd4:	b	26b88 <fputs@plt+0x15a98>
   26bd8:	mov	r0, r9
   26bdc:	bl	19898 <fputs@plt+0x87a8>
   26be0:	b	26b88 <fputs@plt+0x15a98>
   26be4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   26be8:	strd	r6, [sp, #8]
   26bec:	str	lr, [sp, #28]
   26bf0:	ldr	lr, [r1]
   26bf4:	strd	r8, [sp, #16]
   26bf8:	str	sl, [sp, #24]
   26bfc:	cmp	lr, #0
   26c00:	ble	26c7c <fputs@plt+0x15b8c>
   26c04:	mov	r4, #0
   26c08:	mov	r6, r2
   26c0c:	mov	r8, r0
   26c10:	mov	r7, r1
   26c14:	mov	r9, r4
   26c18:	mov	r5, r4
   26c1c:	b	26c28 <fputs@plt+0x15b38>
   26c20:	cmp	r5, lr
   26c24:	bge	26c60 <fputs@plt+0x15b70>
   26c28:	ldr	r3, [r8]
   26c2c:	add	r5, r5, #1
   26c30:	add	r3, r3, r4
   26c34:	add	r4, r4, #48	; 0x30
   26c38:	ldr	ip, [r3, #20]
   26c3c:	cmp	ip, r6
   26c40:	bcc	26c20 <fputs@plt+0x15b30>
   26c44:	mov	r1, r6
   26c48:	ldr	r0, [r3, #16]
   26c4c:	bl	269d0 <fputs@plt+0x158e0>
   26c50:	ldr	lr, [r7]
   26c54:	orr	r9, r9, r0
   26c58:	cmp	r5, lr
   26c5c:	blt	26c28 <fputs@plt+0x15b38>
   26c60:	mov	r0, r9
   26c64:	ldrd	r4, [sp]
   26c68:	ldrd	r6, [sp, #8]
   26c6c:	ldrd	r8, [sp, #16]
   26c70:	ldr	sl, [sp, #24]
   26c74:	add	sp, sp, #28
   26c78:	pop	{pc}		; (ldr pc, [sp], #4)
   26c7c:	mov	r9, #0
   26c80:	b	26c60 <fputs@plt+0x15b70>
   26c84:	strd	r4, [sp, #-36]!	; 0xffffffdc
   26c88:	strd	r6, [sp, #8]
   26c8c:	ldr	r7, [r0, #16]
   26c90:	strd	r8, [sp, #16]
   26c94:	strd	sl, [sp, #24]
   26c98:	str	lr, [sp, #32]
   26c9c:	sub	sp, sp, #20
   26ca0:	ldr	r8, [r0, #20]
   26ca4:	ldr	r9, [r7, #104]	; 0x68
   26ca8:	cmp	r9, #0
   26cac:	ble	26da8 <fputs@plt+0x15cb8>
   26cb0:	mov	r6, r0
   26cb4:	mov	r5, #0
   26cb8:	ldr	r4, [r7, #100]	; 0x64
   26cbc:	b	26ccc <fputs@plt+0x15bdc>
   26cc0:	cmp	r5, r9
   26cc4:	add	r4, r4, #48	; 0x30
   26cc8:	beq	26da8 <fputs@plt+0x15cb8>
   26ccc:	ldr	r3, [r4, #20]
   26cd0:	add	r5, r5, #1
   26cd4:	cmp	r8, r3
   26cd8:	bhi	26cc0 <fputs@plt+0x15bd0>
   26cdc:	mov	r1, r8
   26ce0:	ldr	r0, [r4, #16]
   26ce4:	bl	14b88 <fputs@plt+0x3a98>
   26ce8:	cmp	r0, #0
   26cec:	bne	26cc0 <fputs@plt+0x15bd0>
   26cf0:	ldrb	r3, [r7, #5]
   26cf4:	cmp	r3, #2
   26cf8:	beq	26d88 <fputs@plt+0x15c98>
   26cfc:	ldr	r5, [r7, #72]	; 0x48
   26d00:	ldr	r2, [r5]
   26d04:	cmp	r2, #0
   26d08:	beq	26dc8 <fputs@plt+0x15cd8>
   26d0c:	ldr	r3, [r7, #56]	; 0x38
   26d10:	mov	r2, #4
   26d14:	rev	r8, r8
   26d18:	mov	r0, r5
   26d1c:	add	r1, sp, #12
   26d20:	ldr	r4, [r7, #160]	; 0xa0
   26d24:	str	r8, [sp, #12]
   26d28:	ldr	ip, [r5]
   26d2c:	ldr	r8, [r6, #4]
   26d30:	add	r4, r4, r2
   26d34:	asr	fp, r4, #31
   26d38:	umull	r4, r5, r4, r3
   26d3c:	mla	r5, r3, fp, r5
   26d40:	strd	r4, [sp]
   26d44:	ldr	r3, [ip, #12]
   26d48:	blx	r3
   26d4c:	cmp	r0, #0
   26d50:	bne	26dac <fputs@plt+0x15cbc>
   26d54:	ldr	r0, [r7, #72]	; 0x48
   26d58:	adds	lr, r4, #4
   26d5c:	mov	r1, r8
   26d60:	adc	ip, r5, #0
   26d64:	ldr	r2, [r7, #160]	; 0xa0
   26d68:	ldr	r3, [r0]
   26d6c:	str	lr, [sp]
   26d70:	str	ip, [sp, #4]
   26d74:	ldr	r3, [r3, #12]
   26d78:	blx	r3
   26d7c:	cmp	r0, #0
   26d80:	bne	26dac <fputs@plt+0x15cbc>
   26d84:	ldr	r8, [r6, #20]
   26d88:	mov	r2, r8
   26d8c:	add	r1, r7, #104	; 0x68
   26d90:	ldr	r3, [r7, #56]	; 0x38
   26d94:	add	r0, r7, #100	; 0x64
   26d98:	add	r3, r3, #1
   26d9c:	str	r3, [r7, #56]	; 0x38
   26da0:	bl	26be4 <fputs@plt+0x15af4>
   26da4:	b	26dac <fputs@plt+0x15cbc>
   26da8:	mov	r0, #0
   26dac:	add	sp, sp, #20
   26db0:	ldrd	r4, [sp]
   26db4:	ldrd	r6, [sp, #8]
   26db8:	ldrd	r8, [sp, #16]
   26dbc:	ldrd	sl, [sp, #24]
   26dc0:	add	sp, sp, #32
   26dc4:	pop	{pc}		; (ldr pc, [sp], #4)
   26dc8:	cmp	r3, #4
   26dcc:	ldr	r8, [r7]
   26dd0:	beq	26e30 <fputs@plt+0x15d40>
   26dd4:	ldrb	r1, [r7, #22]
   26dd8:	cmp	r1, #0
   26ddc:	bne	26e30 <fputs@plt+0x15d40>
   26de0:	ldr	r3, [pc, #160]	; 26e88 <fputs@plt+0x15d98>
   26de4:	mov	r2, #72	; 0x48
   26de8:	mov	r0, r5
   26dec:	add	r3, pc, r3
   26df0:	ldr	r4, [r3, #36]	; 0x24
   26df4:	bl	10ebc <memset@plt>
   26df8:	cmp	r4, #0
   26dfc:	bne	26e7c <fputs@plt+0x15d8c>
   26e00:	mov	r1, r4
   26e04:	mov	r2, r5
   26e08:	str	r4, [sp]
   26e0c:	mov	r0, r8
   26e10:	movw	r3, #8222	; 0x201e
   26e14:	ldr	r4, [r8, #24]
   26e18:	blx	r4
   26e1c:	cmp	r0, #0
   26e20:	bne	26dac <fputs@plt+0x15cbc>
   26e24:	ldr	r8, [r6, #20]
   26e28:	ldr	r5, [r7, #72]	; 0x48
   26e2c:	b	26d0c <fputs@plt+0x15c1c>
   26e30:	mov	r2, #60	; 0x3c
   26e34:	mov	r1, #0
   26e38:	add	r0, r5, #12
   26e3c:	mvn	r4, #0
   26e40:	bl	10ebc <memset@plt>
   26e44:	mov	r2, #1020	; 0x3fc
   26e48:	ldr	r3, [pc, #60]	; 26e8c <fputs@plt+0x15d9c>
   26e4c:	movw	r0, #8222	; 0x201e
   26e50:	mov	r1, #0
   26e54:	stmib	r5, {r2, r4}
   26e58:	str	r0, [r5, #56]	; 0x38
   26e5c:	str	r8, [r5, #60]	; 0x3c
   26e60:	str	r1, [r5, #64]	; 0x40
   26e64:	add	r3, pc, r3
   26e68:	ldr	r8, [r6, #20]
   26e6c:	add	r3, r3, #228	; 0xe4
   26e70:	str	r3, [r5]
   26e74:	ldr	r5, [r7, #72]	; 0x48
   26e78:	b	26d0c <fputs@plt+0x15c1c>
   26e7c:	movgt	r2, r4
   26e80:	movle	r2, #1020	; 0x3fc
   26e84:	b	26e48 <fputs@plt+0x15d58>
   26e88:	andeq	r8, r8, ip, lsl #7
   26e8c:	ldrdeq	r7, [r8], -r4
   26e90:	strd	r4, [sp, #-36]!	; 0xffffffdc
   26e94:	ldr	r5, [r0, #16]
   26e98:	ldr	r4, [r5, #52]	; 0x34
   26e9c:	ldr	r3, [r5, #160]	; 0xa0
   26ea0:	strd	r6, [sp, #8]
   26ea4:	strd	r8, [sp, #16]
   26ea8:	mov	r8, r0
   26eac:	ldr	r9, [r0, #4]
   26eb0:	strd	sl, [sp, #24]
   26eb4:	ldrd	r0, [r5, #80]	; 0x50
   26eb8:	sub	r3, r3, #200	; 0xc8
   26ebc:	cmp	r3, #0
   26ec0:	str	lr, [sp, #32]
   26ec4:	sub	sp, sp, #20
   26ec8:	mov	r6, r0
   26ecc:	mov	r7, r1
   26ed0:	ble	26ee8 <fputs@plt+0x15df8>
   26ed4:	ldrb	r2, [r9, r3]
   26ed8:	sub	r3, r3, #200	; 0xc8
   26edc:	cmp	r3, #0
   26ee0:	add	r4, r4, r2
   26ee4:	bgt	26ed4 <fputs@plt+0x15de4>
   26ee8:	ldr	r0, [r8, #20]
   26eec:	add	sl, sp, #12
   26ef0:	mov	r2, #4
   26ef4:	mov	r1, sl
   26ef8:	ldr	ip, [r5, #68]	; 0x44
   26efc:	ldrh	r3, [r8, #24]
   26f00:	rev	r0, r0
   26f04:	str	r0, [sp, #12]
   26f08:	mov	r0, ip
   26f0c:	ldr	ip, [ip]
   26f10:	orr	r3, r3, #8
   26f14:	strd	r6, [sp]
   26f18:	strh	r3, [r8, #24]
   26f1c:	ldr	r3, [ip, #12]
   26f20:	blx	r3
   26f24:	cmp	r0, #0
   26f28:	bne	26fe8 <fputs@plt+0x15ef8>
   26f2c:	ldr	r0, [r5, #68]	; 0x44
   26f30:	adds	lr, r6, #4
   26f34:	mov	r1, r9
   26f38:	adc	ip, r7, #0
   26f3c:	ldr	r2, [r5, #160]	; 0xa0
   26f40:	ldr	r3, [r0]
   26f44:	str	lr, [sp]
   26f48:	str	ip, [sp, #4]
   26f4c:	ldr	r3, [r3, #12]
   26f50:	blx	r3
   26f54:	cmp	r0, #0
   26f58:	bne	26fe8 <fputs@plt+0x15ef8>
   26f5c:	ldr	r0, [r5, #68]	; 0x44
   26f60:	rev	r4, r4
   26f64:	mov	r2, #4
   26f68:	mov	r1, sl
   26f6c:	ldr	ip, [r5, #160]	; 0xa0
   26f70:	str	r4, [sp, #12]
   26f74:	ldr	r3, [r0]
   26f78:	adds	r6, r6, ip
   26f7c:	adc	r7, r7, ip, asr #31
   26f80:	adds	lr, r6, r2
   26f84:	adc	ip, r7, #0
   26f88:	str	lr, [sp]
   26f8c:	str	ip, [sp, #4]
   26f90:	ldr	r3, [r3, #12]
   26f94:	blx	r3
   26f98:	cmp	r0, #0
   26f9c:	bne	26fe8 <fputs@plt+0x15ef8>
   26fa0:	ldr	r0, [r5, #48]	; 0x30
   26fa4:	ldr	r1, [r5, #160]	; 0xa0
   26fa8:	ldrd	r6, [r5, #80]	; 0x50
   26fac:	add	r3, r0, #1
   26fb0:	ldr	r0, [r5, #60]	; 0x3c
   26fb4:	add	r1, r1, #8
   26fb8:	adds	sl, r6, r1
   26fbc:	adc	fp, r7, r1, asr #31
   26fc0:	ldr	r1, [r8, #20]
   26fc4:	str	r3, [r5, #48]	; 0x30
   26fc8:	strd	sl, [r5, #80]	; 0x50
   26fcc:	bl	269d0 <fputs@plt+0x158e0>
   26fd0:	mov	r4, r0
   26fd4:	add	r1, r5, #104	; 0x68
   26fd8:	ldr	r2, [r8, #20]
   26fdc:	add	r0, r5, #100	; 0x64
   26fe0:	bl	26be4 <fputs@plt+0x15af4>
   26fe4:	orr	r0, r4, r0
   26fe8:	add	sp, sp, #20
   26fec:	ldrd	r4, [sp]
   26ff0:	ldrd	r6, [sp, #8]
   26ff4:	ldrd	r8, [sp, #16]
   26ff8:	ldrd	sl, [sp, #24]
   26ffc:	add	sp, sp, #32
   27000:	pop	{pc}		; (ldr pc, [sp], #4)
   27004:	ldr	r3, [pc, #232]	; 270f4 <fputs@plt+0x16004>
   27008:	strd	r4, [sp, #-16]!
   2700c:	add	r3, pc, r3
   27010:	ldr	r2, [r3, #180]	; 0xb4
   27014:	str	r6, [sp, #8]
   27018:	str	lr, [sp, #12]
   2701c:	cmp	r2, r0
   27020:	blt	27098 <fputs@plt+0x15fa8>
   27024:	ldr	r5, [r3, #204]	; 0xcc
   27028:	cmp	r5, #0
   2702c:	beq	27098 <fputs@plt+0x15fa8>
   27030:	ldr	r1, [r3, #188]	; 0xbc
   27034:	ldr	r2, [r3, #208]	; 0xd0
   27038:	ldr	lr, [r3, #316]	; 0x13c
   2703c:	ldr	ip, [r5]
   27040:	sub	r2, r2, #1
   27044:	cmp	r2, r1
   27048:	movge	r1, #0
   2704c:	movlt	r1, #1
   27050:	cmp	r0, lr
   27054:	str	r2, [r3, #208]	; 0xd0
   27058:	ldr	r2, [pc, #152]	; 270f8 <fputs@plt+0x16008>
   2705c:	strhi	r0, [r3, #316]	; 0x13c
   27060:	str	ip, [r3, #204]	; 0xcc
   27064:	str	r1, [r3, #212]	; 0xd4
   27068:	add	r2, pc, r2
   2706c:	ldr	r3, [r2, #252]	; 0xfc
   27070:	ldr	r1, [r2, #292]	; 0x124
   27074:	add	r3, r3, #1
   27078:	cmp	r3, r1
   2707c:	str	r3, [r2, #252]	; 0xfc
   27080:	strhi	r3, [r2, #292]	; 0x124
   27084:	mov	r0, r5
   27088:	ldrd	r4, [sp]
   2708c:	ldr	r6, [sp, #8]
   27090:	add	sp, sp, #12
   27094:	pop	{pc}		; (ldr pc, [sp], #4)
   27098:	asr	r1, r0, #31
   2709c:	mov	r4, r0
   270a0:	bl	21a40 <fputs@plt+0x10950>
   270a4:	subs	r5, r0, #0
   270a8:	beq	27084 <fputs@plt+0x15f94>
   270ac:	ldr	r3, [pc, #72]	; 270fc <fputs@plt+0x1600c>
   270b0:	add	r3, pc, r3
   270b4:	ldr	r3, [r3, #52]	; 0x34
   270b8:	blx	r3
   270bc:	ldr	r3, [pc, #60]	; 27100 <fputs@plt+0x16010>
   270c0:	add	r3, pc, r3
   270c4:	ldr	r2, [r3, #316]	; 0x13c
   270c8:	cmp	r4, r2
   270cc:	strhi	r4, [r3, #316]	; 0x13c
   270d0:	ldr	r3, [pc, #44]	; 27104 <fputs@plt+0x16014>
   270d4:	add	r3, pc, r3
   270d8:	ldr	r1, [r3, #256]	; 0x100
   270dc:	ldr	r2, [r3, #296]	; 0x128
   270e0:	add	r0, r0, r1
   270e4:	cmp	r0, r2
   270e8:	str	r0, [r3, #256]	; 0x100
   270ec:	strhi	r0, [r3, #296]	; 0x128
   270f0:	b	27084 <fputs@plt+0x15f94>
   270f4:	andeq	ip, r8, ip, lsr r8
   270f8:	andeq	ip, r8, r0, ror #15
   270fc:	andeq	r8, r8, r8, asr #1
   27100:	andeq	ip, r8, r8, lsl #15
   27104:	andeq	ip, r8, r4, ror r7
   27108:	strd	r4, [sp, #-28]!	; 0xffffffe4
   2710c:	mov	r4, r0
   27110:	mov	r5, r2
   27114:	strd	r6, [sp, #8]
   27118:	mov	r6, r1
   2711c:	strd	r8, [sp, #16]
   27120:	str	lr, [sp, #24]
   27124:	sub	sp, sp, #12
   27128:	ldrb	r3, [r0, #16]
   2712c:	ldr	r1, [r0, #160]	; 0xa0
   27130:	cmp	r3, #0
   27134:	beq	27180 <fputs@plt+0x16090>
   27138:	ldr	r3, [r0, #28]
   2713c:	cmp	r3, #0
   27140:	beq	27180 <fputs@plt+0x16090>
   27144:	str	r1, [r6]
   27148:	cmp	r5, #0
   2714c:	mov	r0, r4
   27150:	ldrshlt	r5, [r4, #150]	; 0x96
   27154:	sxthge	r5, r5
   27158:	mov	r7, #0
   2715c:	strh	r5, [r4, #150]	; 0x96
   27160:	bl	15398 <fputs@plt+0x42a8>
   27164:	mov	r0, r7
   27168:	add	sp, sp, #12
   2716c:	ldrd	r4, [sp]
   27170:	ldrd	r6, [sp, #8]
   27174:	ldrd	r8, [sp, #16]
   27178:	add	sp, sp, #24
   2717c:	pop	{pc}		; (ldr pc, [sp], #4)
   27180:	ldr	r3, [r4, #212]	; 0xd4
   27184:	ldr	r8, [r3, #12]
   27188:	cmp	r8, #0
   2718c:	bne	27144 <fputs@plt+0x16054>
   27190:	ldr	r9, [r6]
   27194:	cmp	r9, #0
   27198:	beq	27144 <fputs@plt+0x16054>
   2719c:	cmp	r9, r1
   271a0:	beq	27148 <fputs@plt+0x16058>
   271a4:	ldrb	r1, [r4, #17]
   271a8:	mov	r2, #0
   271ac:	mov	r3, #0
   271b0:	strd	r2, [sp]
   271b4:	cmp	r1, #0
   271b8:	beq	271e0 <fputs@plt+0x160f0>
   271bc:	ldr	r0, [r4, #64]	; 0x40
   271c0:	ldr	r3, [r0]
   271c4:	cmp	r3, #0
   271c8:	beq	271e0 <fputs@plt+0x160f0>
   271cc:	mov	r1, sp
   271d0:	ldr	r3, [r3, #24]
   271d4:	blx	r3
   271d8:	subs	r7, r0, #0
   271dc:	bne	27260 <fputs@plt+0x16170>
   271e0:	mov	r0, r9
   271e4:	bl	27004 <fputs@plt+0x15f14>
   271e8:	subs	r8, r0, #0
   271ec:	beq	27258 <fputs@plt+0x16168>
   271f0:	mov	r0, r4
   271f4:	bl	1e9c0 <fputs@plt+0xd8d0>
   271f8:	ldr	r0, [r4, #212]	; 0xd4
   271fc:	ldr	r3, [r0, #24]
   27200:	cmp	r3, #0
   27204:	beq	27218 <fputs@plt+0x16128>
   27208:	mov	r1, r9
   2720c:	bl	1ab4c <fputs@plt+0x9a5c>
   27210:	subs	r7, r0, #0
   27214:	bne	27260 <fputs@plt+0x16170>
   27218:	ldr	r0, [r4, #208]	; 0xd0
   2721c:	bl	1ac90 <fputs@plt+0x9ba0>
   27220:	ldm	sp, {r0, ip}
   27224:	mov	r1, #0
   27228:	mov	r2, r9
   2722c:	mov	r3, r1
   27230:	str	r8, [r4, #208]	; 0xd0
   27234:	adds	r0, r9, r0
   27238:	adc	r1, r1, ip
   2723c:	subs	r0, r0, #1
   27240:	sbc	r1, r1, #0
   27244:	bl	93a40 <fputs@plt+0x82950>
   27248:	str	r0, [r4, #28]
   2724c:	str	r9, [r4, #160]	; 0xa0
   27250:	str	r9, [r6]
   27254:	b	27148 <fputs@plt+0x16058>
   27258:	mov	r8, #0
   2725c:	mov	r7, #7
   27260:	mov	r0, r8
   27264:	bl	1ac90 <fputs@plt+0x9ba0>
   27268:	ldr	r3, [r4, #160]	; 0xa0
   2726c:	str	r3, [r6]
   27270:	b	27164 <fputs@plt+0x16074>
   27274:	strd	r4, [sp, #-36]!	; 0xffffffdc
   27278:	ldrd	r4, [r0, #80]	; 0x50
   2727c:	strd	r6, [sp, #8]
   27280:	mov	r6, r0
   27284:	strd	r8, [sp, #16]
   27288:	mov	r9, #0
   2728c:	ldr	r8, [r0, #156]	; 0x9c
   27290:	strd	sl, [sp, #24]
   27294:	str	lr, [sp, #32]
   27298:	sub	sp, sp, #44	; 0x2c
   2729c:	strd	r2, [sp, #8]
   272a0:	orrs	r3, r4, r5
   272a4:	mov	r7, r8
   272a8:	str	r1, [sp, #20]
   272ac:	beq	272d4 <fputs@plt+0x161e4>
   272b0:	subs	r0, r4, #1
   272b4:	mov	r2, r8
   272b8:	sbc	r1, r5, #0
   272bc:	mov	r3, r9
   272c0:	bl	93a40 <fputs@plt+0x82950>
   272c4:	adds	r0, r0, #1
   272c8:	adc	r1, r1, r9
   272cc:	umull	r4, r5, r0, r8
   272d0:	mla	r5, r8, r1, r5
   272d4:	ldrd	r2, [sp, #8]
   272d8:	adds	sl, r4, r7
   272dc:	adc	fp, r5, r9
   272e0:	strd	r4, [r6, #80]	; 0x50
   272e4:	cmp	r2, sl
   272e8:	sbcs	r3, r3, fp
   272ec:	blt	27340 <fputs@plt+0x16250>
   272f0:	ldr	r3, [sp, #20]
   272f4:	cmp	r3, #0
   272f8:	beq	27360 <fputs@plt+0x16270>
   272fc:	ldr	r0, [r6, #68]	; 0x44
   27300:	add	r7, sp, #32
   27304:	mov	r2, #8
   27308:	mov	r1, r7
   2730c:	ldr	r3, [r0]
   27310:	strd	r4, [sp]
   27314:	ldr	r3, [r3, #8]
   27318:	blx	r3
   2731c:	cmp	r0, #0
   27320:	bne	27344 <fputs@plt+0x16254>
   27324:	ldr	r3, [pc, #512]	; 2752c <fputs@plt+0x1643c>
   27328:	ldr	r1, [sp, #32]
   2732c:	add	r3, pc, r3
   27330:	ldr	r2, [r3, #620]	; 0x26c
   27334:	add	r3, r3, #620	; 0x26c
   27338:	cmp	r1, r2
   2733c:	beq	27504 <fputs@plt+0x16414>
   27340:	mov	r0, #101	; 0x65
   27344:	add	sp, sp, #44	; 0x2c
   27348:	ldrd	r4, [sp]
   2734c:	ldrd	r6, [sp, #8]
   27350:	ldrd	r8, [sp, #16]
   27354:	ldrd	sl, [sp, #24]
   27358:	add	sp, sp, #32
   2735c:	pop	{pc}		; (ldr pc, [sp], #4)
   27360:	ldrd	r2, [r6, #88]	; 0x58
   27364:	cmp	r3, r5
   27368:	cmpeq	r2, r4
   2736c:	bne	272fc <fputs@plt+0x1620c>
   27370:	ldr	r0, [r6, #68]	; 0x44
   27374:	adds	lr, r4, #8
   27378:	add	r7, sp, #28
   2737c:	adc	ip, r5, #0
   27380:	mov	r1, r7
   27384:	mov	r2, #4
   27388:	ldr	r3, [r0]
   2738c:	str	lr, [sp]
   27390:	str	ip, [sp, #4]
   27394:	ldr	r3, [r3, #8]
   27398:	blx	r3
   2739c:	cmp	r0, #0
   273a0:	bne	27344 <fputs@plt+0x16254>
   273a4:	ldr	r0, [r6, #68]	; 0x44
   273a8:	adds	r8, r4, #12
   273ac:	mov	r2, #4
   273b0:	adc	lr, r5, #0
   273b4:	mov	r1, r7
   273b8:	ldr	r3, [sp, #28]
   273bc:	ldr	ip, [r0]
   273c0:	stm	sp, {r8, lr}
   273c4:	ldr	lr, [sp, #80]	; 0x50
   273c8:	rev	r3, r3
   273cc:	str	r3, [lr]
   273d0:	ldr	r3, [ip, #8]
   273d4:	blx	r3
   273d8:	cmp	r0, #0
   273dc:	bne	27344 <fputs@plt+0x16254>
   273e0:	ldr	r0, [r6, #68]	; 0x44
   273e4:	adds	r8, r4, #16
   273e8:	mov	r2, #4
   273ec:	adc	lr, r5, #0
   273f0:	mov	r1, r7
   273f4:	ldr	r3, [sp, #28]
   273f8:	ldr	ip, [r0]
   273fc:	stm	sp, {r8, lr}
   27400:	rev	r3, r3
   27404:	str	r3, [r6, #52]	; 0x34
   27408:	ldr	r3, [ip, #8]
   2740c:	blx	r3
   27410:	cmp	r0, #0
   27414:	bne	27344 <fputs@plt+0x16254>
   27418:	ldrd	sl, [r6, #80]	; 0x50
   2741c:	ldr	r3, [sp, #28]
   27420:	orrs	r2, sl, fp
   27424:	ldr	r2, [sp, #84]	; 0x54
   27428:	rev	r3, r3
   2742c:	str	r3, [r2]
   27430:	bne	27518 <fputs@plt+0x16428>
   27434:	ldr	r0, [r6, #68]	; 0x44
   27438:	adds	lr, r4, #20
   2743c:	mov	r2, #4
   27440:	adc	ip, r5, #0
   27444:	mov	r1, r7
   27448:	ldr	r3, [r0]
   2744c:	str	lr, [sp]
   27450:	str	ip, [sp, #4]
   27454:	ldr	r3, [r3, #8]
   27458:	blx	r3
   2745c:	cmp	r0, #0
   27460:	bne	27344 <fputs@plt+0x16254>
   27464:	ldr	r0, [r6, #68]	; 0x44
   27468:	adds	lr, r4, #24
   2746c:	mov	r1, r7
   27470:	adc	ip, r5, #0
   27474:	mov	r2, #4
   27478:	ldr	r4, [sp, #28]
   2747c:	ldr	r3, [r0]
   27480:	str	lr, [sp]
   27484:	str	ip, [sp, #4]
   27488:	ldr	r3, [r3, #8]
   2748c:	blx	r3
   27490:	cmp	r0, #0
   27494:	bne	27344 <fputs@plt+0x16254>
   27498:	ldr	r3, [sp, #28]
   2749c:	rev	r4, r4
   274a0:	movw	r1, #65504	; 0xffe0
   274a4:	sub	r0, r4, #32
   274a8:	rev	r3, r3
   274ac:	cmp	r3, #0
   274b0:	str	r3, [sp, #24]
   274b4:	ldreq	r3, [r6, #160]	; 0xa0
   274b8:	sub	r2, r3, #512	; 0x200
   274bc:	streq	r3, [sp, #24]
   274c0:	cmp	r2, #65024	; 0xfe00
   274c4:	cmpls	r0, r1
   274c8:	bhi	27340 <fputs@plt+0x16250>
   274cc:	sub	r1, r3, #1
   274d0:	sub	r2, r4, #1
   274d4:	and	r1, r1, r3
   274d8:	mov	r3, r2
   274dc:	and	r3, r3, r4
   274e0:	orrs	r3, r1, r3
   274e4:	bne	27340 <fputs@plt+0x16250>
   274e8:	mvn	r2, #0
   274ec:	add	r1, sp, #24
   274f0:	mov	r0, r6
   274f4:	bl	27108 <fputs@plt+0x16018>
   274f8:	str	r4, [r6, #156]	; 0x9c
   274fc:	ldrd	sl, [r6, #80]	; 0x50
   27500:	b	2751c <fputs@plt+0x1642c>
   27504:	ldr	r3, [r3, #4]
   27508:	ldr	r2, [r7, #4]
   2750c:	cmp	r2, r3
   27510:	bne	27340 <fputs@plt+0x16250>
   27514:	b	27370 <fputs@plt+0x16280>
   27518:	ldr	r4, [r6, #156]	; 0x9c
   2751c:	adds	r8, sl, r4
   27520:	adc	r9, fp, #0
   27524:	strd	r8, [r6, #80]	; 0x50
   27528:	b	27344 <fputs@plt+0x16254>
   2752c:			; <UNDEFINED> instruction: 0x0006e7bc
   27530:	strd	r4, [sp, #-24]!	; 0xffffffe8
   27534:	mov	r5, r2
   27538:	ldr	r4, [r0, #4]
   2753c:	ldrh	r2, [r4, #22]
   27540:	strd	r6, [sp, #8]
   27544:	mov	r6, r3
   27548:	ldr	r3, [r0]
   2754c:	str	r8, [sp, #16]
   27550:	str	lr, [sp, #20]
   27554:	tst	r2, #2
   27558:	movne	r0, #8
   2755c:	str	r3, [r4, #4]
   27560:	bne	275dc <fputs@plt+0x164ec>
   27564:	cmp	r5, #0
   27568:	blt	275f0 <fputs@plt+0x16500>
   2756c:	sub	r3, r1, #512	; 0x200
   27570:	cmp	r3, #65024	; 0xfe00
   27574:	bhi	275a8 <fputs@plt+0x164b8>
   27578:	sub	r3, r1, #1
   2757c:	ands	r7, r3, r1
   27580:	bne	275a8 <fputs@plt+0x164b8>
   27584:	ldr	r0, [r4, #80]	; 0x50
   27588:	str	r1, [r4, #32]
   2758c:	cmp	r0, #0
   27590:	beq	275a8 <fputs@plt+0x164b8>
   27594:	sub	r3, r0, #4
   27598:	mov	r0, r3
   2759c:	str	r3, [r4, #80]	; 0x50
   275a0:	bl	1ac90 <fputs@plt+0x9ba0>
   275a4:	str	r7, [r4, #80]	; 0x50
   275a8:	mov	r1, r4
   275ac:	mov	r2, r5
   275b0:	ldr	r0, [r1], #32
   275b4:	uxth	r5, r5
   275b8:	bl	27108 <fputs@plt+0x16018>
   275bc:	ldr	r2, [r4, #32]
   275c0:	cmp	r6, #0
   275c4:	sub	r5, r2, r5
   275c8:	str	r5, [r4, #36]	; 0x24
   275cc:	beq	275dc <fputs@plt+0x164ec>
   275d0:	ldrh	r3, [r4, #22]
   275d4:	orr	r3, r3, #2
   275d8:	strh	r3, [r4, #22]
   275dc:	ldrd	r4, [sp]
   275e0:	ldrd	r6, [sp, #8]
   275e4:	ldr	r8, [sp, #16]
   275e8:	add	sp, sp, #20
   275ec:	pop	{pc}		; (ldr pc, [sp], #4)
   275f0:	ldr	r5, [r4, #32]
   275f4:	ldr	r3, [r4, #36]	; 0x24
   275f8:	sub	r5, r5, r3
   275fc:	sub	r3, r1, #512	; 0x200
   27600:	cmp	r3, #65024	; 0xfe00
   27604:	bhi	275a8 <fputs@plt+0x164b8>
   27608:	b	27578 <fputs@plt+0x16488>
   2760c:	cmp	r2, #0
   27610:	strd	r4, [sp, #-32]!	; 0xffffffe0
   27614:	ldr	r5, [r0, #4]
   27618:	strd	r6, [sp, #8]
   2761c:	strd	r8, [sp, #16]
   27620:	str	sl, [sp, #24]
   27624:	str	lr, [sp, #28]
   27628:	ldr	r4, [sp, #32]
   2762c:	bne	276c4 <fputs@plt+0x165d4>
   27630:	cmp	r1, #1
   27634:	beq	27778 <fputs@plt+0x16688>
   27638:	mvn	ip, #0
   2763c:	stm	r4, {r0, r5}
   27640:	mov	r0, #2
   27644:	str	r1, [r4, #52]	; 0x34
   27648:	strb	r2, [r4, #64]	; 0x40
   2764c:	strb	ip, [r4, #68]	; 0x44
   27650:	str	r3, [r4, #72]	; 0x48
   27654:	strb	r0, [r4, #65]	; 0x41
   27658:	ldr	r0, [r5, #8]
   2765c:	cmp	r0, #0
   27660:	movne	r3, r0
   27664:	beq	27698 <fputs@plt+0x165a8>
   27668:	ldr	r2, [r3, #52]	; 0x34
   2766c:	cmp	r2, r1
   27670:	bne	2768c <fputs@plt+0x1659c>
   27674:	ldrb	r2, [r3, #64]	; 0x40
   27678:	orr	r2, r2, #32
   2767c:	strb	r2, [r3, #64]	; 0x40
   27680:	ldrb	r2, [r4, #64]	; 0x40
   27684:	orr	r2, r2, #32
   27688:	strb	r2, [r4, #64]	; 0x40
   2768c:	ldr	r3, [r3, #8]
   27690:	cmp	r3, #0
   27694:	bne	27668 <fputs@plt+0x16578>
   27698:	mov	r3, #0
   2769c:	str	r0, [r4, #8]
   276a0:	mov	r0, r3
   276a4:	str	r4, [r5, #8]
   276a8:	strb	r3, [r4, #66]	; 0x42
   276ac:	ldrd	r4, [sp]
   276b0:	ldrd	r6, [sp, #8]
   276b4:	ldrd	r8, [sp, #16]
   276b8:	ldr	sl, [sp, #24]
   276bc:	add	sp, sp, #28
   276c0:	pop	{pc}		; (ldr pc, [sp], #4)
   276c4:	ldr	r8, [r5, #80]	; 0x50
   276c8:	mov	r7, r3
   276cc:	mov	r9, r1
   276d0:	mov	r6, r0
   276d4:	cmp	r8, #0
   276d8:	beq	27740 <fputs@plt+0x16650>
   276dc:	cmp	r9, #1
   276e0:	beq	27710 <fputs@plt+0x16620>
   276e4:	mvn	r3, #0
   276e8:	mov	r2, #1
   276ec:	str	r6, [r4]
   276f0:	mov	r1, r9
   276f4:	mov	r0, #0
   276f8:	str	r5, [r4, #4]
   276fc:	str	r9, [r4, #52]	; 0x34
   27700:	strb	r2, [r4, #64]	; 0x40
   27704:	strb	r3, [r4, #68]	; 0x44
   27708:	str	r7, [r4, #72]	; 0x48
   2770c:	b	27654 <fputs@plt+0x16564>
   27710:	ldr	r3, [r5, #44]	; 0x2c
   27714:	mov	r0, #0
   27718:	mvn	r2, #0
   2771c:	str	r6, [r4]
   27720:	str	r5, [r4, #4]
   27724:	strb	r9, [r4, #64]	; 0x40
   27728:	strb	r2, [r4, #68]	; 0x44
   2772c:	subs	r1, r3, r0
   27730:	str	r7, [r4, #72]	; 0x48
   27734:	movne	r1, #1
   27738:	str	r1, [r4, #52]	; 0x34
   2773c:	b	27654 <fputs@plt+0x16564>
   27740:	ldr	r0, [r5, #32]
   27744:	bl	27004 <fputs@plt+0x15f14>
   27748:	cmp	r0, #0
   2774c:	str	r0, [r5, #80]	; 0x50
   27750:	beq	27770 <fputs@plt+0x16680>
   27754:	str	r8, [r0]
   27758:	str	r8, [r0, #4]
   2775c:	ldr	r3, [r5, #80]	; 0x50
   27760:	add	r3, r3, #4
   27764:	cmp	r3, #0
   27768:	str	r3, [r5, #80]	; 0x50
   2776c:	bne	276dc <fputs@plt+0x165ec>
   27770:	mov	r0, #7
   27774:	b	276ac <fputs@plt+0x165bc>
   27778:	ldr	r1, [r5, #44]	; 0x2c
   2777c:	mvn	ip, #0
   27780:	stm	r4, {r0, r5}
   27784:	mov	r0, #2
   27788:	strb	r2, [r4, #64]	; 0x40
   2778c:	strb	ip, [r4, #68]	; 0x44
   27790:	str	r3, [r4, #72]	; 0x48
   27794:	adds	r1, r1, #0
   27798:	movne	r1, #1
   2779c:	str	r1, [r4, #52]	; 0x34
   277a0:	b	27654 <fputs@plt+0x16564>
   277a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   277a8:	add	r5, r1, r2
   277ac:	strd	r6, [sp, #8]
   277b0:	add	r6, r5, r5, lsl #2
   277b4:	mov	r7, r2
   277b8:	strd	r8, [sp, #16]
   277bc:	mov	r8, r1
   277c0:	mov	r9, r0
   277c4:	mov	r1, #0
   277c8:	add	r0, r6, #24
   277cc:	str	sl, [sp, #24]
   277d0:	str	lr, [sp, #28]
   277d4:	bl	21a40 <fputs@plt+0x10950>
   277d8:	subs	r4, r0, #0
   277dc:	beq	27834 <fputs@plt+0x16744>
   277e0:	add	r5, r5, #5
   277e4:	strh	r8, [r4, #6]
   277e8:	mov	r3, #1
   277ec:	add	r5, r4, r5, lsl #2
   277f0:	strh	r7, [r4, #8]
   277f4:	mov	r0, r4
   277f8:	mov	r2, r6
   277fc:	mov	r1, #0
   27800:	str	r5, [r4, #16]
   27804:	ldrb	ip, [r9, #66]	; 0x42
   27808:	strb	ip, [r4, #4]
   2780c:	str	r9, [r4, #12]
   27810:	str	r3, [r0], #24
   27814:	bl	10ebc <memset@plt>
   27818:	mov	r0, r4
   2781c:	ldrd	r4, [sp]
   27820:	ldrd	r6, [sp, #8]
   27824:	ldrd	r8, [sp, #16]
   27828:	ldr	sl, [sp, #24]
   2782c:	add	sp, sp, #28
   27830:	pop	{pc}		; (ldr pc, [sp], #4)
   27834:	mov	r0, r9
   27838:	bl	20390 <fputs@plt+0xf2a0>
   2783c:	b	27818 <fputs@plt+0x16728>
   27840:	strd	r4, [sp, #-36]!	; 0xffffffdc
   27844:	mov	r2, #0
   27848:	mov	r3, #0
   2784c:	strd	r6, [sp, #8]
   27850:	mov	r7, r0
   27854:	strd	r8, [sp, #16]
   27858:	strd	sl, [sp, #24]
   2785c:	str	lr, [sp, #32]
   27860:	sub	sp, sp, #60	; 0x3c
   27864:	ldr	r0, [r0, #40]	; 0x28
   27868:	add	r4, sp, #16
   2786c:	str	r1, [sp, #12]
   27870:	ldr	r1, [r7, #8]
   27874:	cmp	r0, #0
   27878:	ldr	r5, [r1, #24]
   2787c:	strd	r2, [sp, #16]
   27880:	strd	r2, [r4, #8]
   27884:	strd	r2, [r4, #16]
   27888:	strd	r2, [r4, #24]
   2788c:	strd	r2, [r4, #32]
   27890:	beq	27a14 <fputs@plt+0x16924>
   27894:	ldr	r3, [sp, #12]
   27898:	mov	r1, r0
   2789c:	mov	r0, r5
   278a0:	ldrd	sl, [r7, #48]	; 0x30
   278a4:	ldr	r3, [r3, #8]
   278a8:	adds	r8, sl, r3
   278ac:	adc	r9, fp, r3, asr #31
   278b0:	adds	r2, r8, #9
   278b4:	adc	r3, r9, #0
   278b8:	bl	15f14 <fputs@plt+0x4e24>
   278bc:	ldr	r3, [sp, #12]
   278c0:	mov	r0, r7
   278c4:	add	r2, r3, #4
   278c8:	mov	r1, r3
   278cc:	bl	2641c <fputs@plt+0x1532c>
   278d0:	cmp	r0, #0
   278d4:	bne	279f8 <fputs@plt+0x16908>
   278d8:	ldr	r3, [r7, #8]
   278dc:	mov	r0, #0
   278e0:	mov	r1, #0
   278e4:	ldr	r2, [r7, #40]	; 0x28
   278e8:	ldr	r5, [r7, #48]	; 0x30
   278ec:	ldr	r9, [r3, #12]
   278f0:	strd	r0, [sp, #16]
   278f4:	mov	r8, r2
   278f8:	strd	r0, [r4, #8]
   278fc:	strd	r0, [r4, #16]
   27900:	strd	r0, [r4, #24]
   27904:	asr	fp, r9, #31
   27908:	strd	r0, [r4, #32]
   2790c:	mov	r0, r9
   27910:	ldr	r6, [r7, #52]	; 0x34
   27914:	mov	r1, fp
   27918:	bl	21a40 <fputs@plt+0x10950>
   2791c:	cmp	r0, #0
   27920:	str	r0, [sp, #20]
   27924:	moveq	r3, #7
   27928:	streq	r3, [sp, #16]
   2792c:	beq	27964 <fputs@plt+0x16874>
   27930:	mov	r0, r5
   27934:	mov	r1, r6
   27938:	mov	r2, r9
   2793c:	mov	r3, fp
   27940:	bl	93a40 <fputs@plt+0x82950>
   27944:	subs	r5, r5, r2
   27948:	str	r9, [sp, #24]
   2794c:	sbc	r6, r6, r3
   27950:	str	r2, [sp, #28]
   27954:	str	r2, [sp, #32]
   27958:	str	r5, [sp, #40]	; 0x28
   2795c:	str	r6, [sp, #44]	; 0x2c
   27960:	str	r8, [sp, #48]	; 0x30
   27964:	ldr	r2, [sp, #12]
   27968:	mov	r0, r4
   2796c:	ldr	r3, [r7, #28]
   27970:	ldr	r2, [r2, #8]
   27974:	add	r3, r3, #1
   27978:	str	r3, [r7, #28]
   2797c:	asr	r3, r2, #31
   27980:	bl	1a234 <fputs@plt+0x9144>
   27984:	ldr	r3, [sp, #12]
   27988:	ldr	r5, [r3]
   2798c:	cmp	r5, #0
   27990:	bne	279a0 <fputs@plt+0x168b0>
   27994:	b	279e0 <fputs@plt+0x168f0>
   27998:	subs	r5, r6, #0
   2799c:	beq	279e0 <fputs@plt+0x168f0>
   279a0:	ldm	r5, {r2, r6}
   279a4:	mov	r0, r4
   279a8:	asr	r3, r2, #31
   279ac:	bl	1a234 <fputs@plt+0x9144>
   279b0:	mov	r1, r5
   279b4:	mov	r0, r4
   279b8:	ldr	r2, [r1], #8
   279bc:	bl	186bc <fputs@plt+0x75cc>
   279c0:	ldr	r3, [sp, #12]
   279c4:	ldr	r3, [r3, #4]
   279c8:	cmp	r3, #0
   279cc:	bne	27998 <fputs@plt+0x168a8>
   279d0:	mov	r0, r5
   279d4:	bl	19898 <fputs@plt+0x87a8>
   279d8:	subs	r5, r6, #0
   279dc:	bne	279a0 <fputs@plt+0x168b0>
   279e0:	ldr	r2, [sp, #12]
   279e4:	mov	r3, #0
   279e8:	add	r1, r7, #48	; 0x30
   279ec:	mov	r0, r4
   279f0:	str	r3, [r2]
   279f4:	bl	19b30 <fputs@plt+0x8a40>
   279f8:	add	sp, sp, #60	; 0x3c
   279fc:	ldrd	r4, [sp]
   27a00:	ldrd	r6, [sp, #8]
   27a04:	ldrd	r8, [sp, #16]
   27a08:	ldrd	sl, [sp, #24]
   27a0c:	add	sp, sp, #32
   27a10:	pop	{pc}		; (ldr pc, [sp], #4)
   27a14:	add	r1, r7, #40	; 0x28
   27a18:	mov	r0, r5
   27a1c:	str	r1, [sp]
   27a20:	bl	26338 <fputs@plt+0x15248>
   27a24:	cmp	r0, #0
   27a28:	bne	279f8 <fputs@plt+0x16908>
   27a2c:	ldr	r0, [r7, #40]	; 0x28
   27a30:	b	27894 <fputs@plt+0x167a4>
   27a34:	ldr	ip, [pc, #456]	; 27c04 <fputs@plt+0x16b14>
   27a38:	strd	r4, [sp, #-36]!	; 0xffffffdc
   27a3c:	mov	r5, r0
   27a40:	mov	r4, r1
   27a44:	strd	r6, [sp, #8]
   27a48:	strd	r8, [sp, #16]
   27a4c:	mov	r9, r3
   27a50:	mov	r8, r2
   27a54:	strd	sl, [sp, #24]
   27a58:	add	ip, pc, ip
   27a5c:	str	lr, [sp, #32]
   27a60:	sub	sp, sp, #12
   27a64:	ldr	r3, [ip, #264]	; 0x108
   27a68:	ldrd	r6, [sp, #48]	; 0x30
   27a6c:	cmp	r3, #0
   27a70:	beq	27a84 <fputs@plt+0x16994>
   27a74:	mov	r0, #201	; 0xc9
   27a78:	blx	r3
   27a7c:	cmp	r0, #0
   27a80:	bne	27bd4 <fputs@plt+0x16ae4>
   27a84:	ldr	r1, [r4, #44]	; 0x2c
   27a88:	cmp	r1, #0
   27a8c:	beq	27ab4 <fputs@plt+0x169c4>
   27a90:	ldr	r0, [r4, #24]
   27a94:	mov	r3, #0
   27a98:	mov	r2, #0
   27a9c:	ldr	ip, [r0]
   27aa0:	str	r1, [sp]
   27aa4:	ldr	r1, [ip, #72]	; 0x48
   27aa8:	blx	r1
   27aac:	mov	r3, #0
   27ab0:	str	r3, [r4, #44]	; 0x2c
   27ab4:	ldr	r3, [r5, #8]
   27ab8:	ldr	r0, [r8]
   27abc:	ldr	r3, [r3, #24]
   27ac0:	ldr	r2, [r3, #140]	; 0x8c
   27ac4:	strd	r6, [r4]
   27ac8:	ldrd	r6, [r9]
   27acc:	asr	r3, r2, #31
   27ad0:	cmp	r2, r6
   27ad4:	strd	r6, [r4, #8]
   27ad8:	sbcs	r3, r3, r7
   27adc:	str	r0, [r4, #24]
   27ae0:	blt	27b14 <fputs@plt+0x16a24>
   27ae4:	ldr	r1, [r0]
   27ae8:	ldr	r3, [r1]
   27aec:	cmp	r3, #2
   27af0:	ble	27b14 <fputs@plt+0x16a24>
   27af4:	add	ip, r4, #44	; 0x2c
   27af8:	mov	r2, #0
   27afc:	mov	r3, #0
   27b00:	stm	sp, {r6, ip}
   27b04:	ldr	r1, [r1, #68]	; 0x44
   27b08:	blx	r1
   27b0c:	subs	r6, r0, #0
   27b10:	bne	27b24 <fputs@plt+0x16a34>
   27b14:	ldr	r3, [r4, #44]	; 0x2c
   27b18:	cmp	r3, #0
   27b1c:	movne	r6, #0
   27b20:	beq	27b44 <fputs@plt+0x16a54>
   27b24:	mov	r0, r6
   27b28:	add	sp, sp, #12
   27b2c:	ldrd	r4, [sp]
   27b30:	ldrd	r6, [sp, #8]
   27b34:	ldrd	r8, [sp, #16]
   27b38:	ldrd	sl, [sp, #24]
   27b3c:	add	sp, sp, #32
   27b40:	pop	{pc}		; (ldr pc, [sp], #4)
   27b44:	ldr	r3, [r5, #8]
   27b48:	ldrd	r0, [r4]
   27b4c:	ldr	r5, [r3, #12]
   27b50:	asr	r9, r5, #31
   27b54:	mov	r2, r5
   27b58:	mov	r3, r9
   27b5c:	bl	93a40 <fputs@plt+0x82950>
   27b60:	ldr	r3, [r4, #36]	; 0x24
   27b64:	mov	r7, r2
   27b68:	mov	r6, r2
   27b6c:	cmp	r3, #0
   27b70:	beq	27bdc <fputs@plt+0x16aec>
   27b74:	cmp	r7, #0
   27b78:	beq	27b24 <fputs@plt+0x16a34>
   27b7c:	ldrd	r8, [r4]
   27b80:	sub	r2, r5, r7
   27b84:	ldrd	r0, [r4, #8]
   27b88:	adds	sl, r8, r2
   27b8c:	adc	fp, r9, r2, asr #31
   27b90:	cmp	r0, sl
   27b94:	sbcs	r3, r1, fp
   27b98:	ldr	r1, [r4, #36]	; 0x24
   27b9c:	sublt	r2, r0, r8
   27ba0:	ldr	r0, [r4, #24]
   27ba4:	add	r1, r1, r7
   27ba8:	ldr	r3, [r0]
   27bac:	strd	r8, [sp, #48]	; 0x30
   27bb0:	ldr	r3, [r3, #8]
   27bb4:	add	sp, sp, #12
   27bb8:	ldrd	r4, [sp]
   27bbc:	ldrd	r6, [sp, #8]
   27bc0:	ldrd	r8, [sp, #16]
   27bc4:	ldrd	sl, [sp, #24]
   27bc8:	ldr	lr, [sp, #32]
   27bcc:	add	sp, sp, #36	; 0x24
   27bd0:	bx	r3
   27bd4:	movw	r6, #266	; 0x10a
   27bd8:	b	27b24 <fputs@plt+0x16a34>
   27bdc:	mov	r0, r5
   27be0:	mov	r1, r9
   27be4:	bl	21a40 <fputs@plt+0x10950>
   27be8:	cmp	r0, #0
   27bec:	str	r0, [r4, #36]	; 0x24
   27bf0:	moveq	r6, #7
   27bf4:	streq	r5, [r4, #40]	; 0x28
   27bf8:	beq	27b24 <fputs@plt+0x16a34>
   27bfc:	str	r5, [r4, #40]	; 0x28
   27c00:	b	27b74 <fputs@plt+0x16a84>
   27c04:	andeq	r7, r8, r0, lsr #14
   27c08:	ldr	r3, [pc, #216]	; 27ce8 <fputs@plt+0x16bf8>
   27c0c:	str	r4, [sp, #-8]!
   27c10:	add	r3, pc, r3
   27c14:	ldr	r2, [r3, #320]	; 0x140
   27c18:	str	lr, [sp, #4]
   27c1c:	cmp	r0, r2
   27c20:	strhi	r0, [r3, #320]	; 0x140
   27c24:	ldr	r3, [pc, #192]	; 27cec <fputs@plt+0x16bfc>
   27c28:	add	r3, pc, r3
   27c2c:	ldr	r2, [r3, #240]	; 0xf0
   27c30:	cmp	r2, #0
   27c34:	beq	27c88 <fputs@plt+0x16b98>
   27c38:	ldr	r1, [pc, #176]	; 27cf0 <fputs@plt+0x16c00>
   27c3c:	add	r1, pc, r1
   27c40:	ldr	r1, [r1, #196]	; 0xc4
   27c44:	cmp	r1, r0
   27c48:	blt	27c88 <fputs@plt+0x16b98>
   27c4c:	ldr	r4, [r3, #236]	; 0xec
   27c50:	sub	r2, r2, #1
   27c54:	ldr	r1, [r3, #260]	; 0x104
   27c58:	ldr	ip, [r3, #300]	; 0x12c
   27c5c:	ldr	r0, [r4]
   27c60:	add	r1, r1, #1
   27c64:	cmp	r1, ip
   27c68:	strhi	r1, [r3, #300]	; 0x12c
   27c6c:	str	r0, [r3, #236]	; 0xec
   27c70:	str	r2, [r3, #240]	; 0xf0
   27c74:	str	r1, [r3, #260]	; 0x104
   27c78:	mov	r0, r4
   27c7c:	ldr	r4, [sp]
   27c80:	add	sp, sp, #4
   27c84:	pop	{pc}		; (ldr pc, [sp], #4)
   27c88:	asr	r1, r0, #31
   27c8c:	bl	21a40 <fputs@plt+0x10950>
   27c90:	ldr	r3, [pc, #92]	; 27cf4 <fputs@plt+0x16c04>
   27c94:	mov	r4, r0
   27c98:	add	r3, pc, r3
   27c9c:	ldr	r2, [r3]
   27ca0:	cmp	r2, #0
   27ca4:	beq	27c78 <fputs@plt+0x16b88>
   27ca8:	cmp	r0, #0
   27cac:	beq	27c78 <fputs@plt+0x16b88>
   27cb0:	ldr	r3, [r3, #52]	; 0x34
   27cb4:	blx	r3
   27cb8:	ldr	r2, [pc, #56]	; 27cf8 <fputs@plt+0x16c08>
   27cbc:	add	r2, pc, r2
   27cc0:	ldr	r3, [r2, #264]	; 0x108
   27cc4:	ldr	r1, [r2, #304]	; 0x130
   27cc8:	add	r0, r0, r3
   27ccc:	cmp	r0, r1
   27cd0:	str	r0, [r2, #264]	; 0x108
   27cd4:	strhi	r0, [r2, #304]	; 0x130
   27cd8:	mov	r0, r4
   27cdc:	ldr	r4, [sp]
   27ce0:	add	sp, sp, #4
   27ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   27ce8:	andeq	fp, r8, r8, lsr ip
   27cec:	andeq	fp, r8, r0, lsr #24
   27cf0:	andeq	r7, r8, ip, lsr r5
   27cf4:	andeq	r7, r8, r0, ror #9
   27cf8:	andeq	fp, r8, ip, lsl #23
   27cfc:	cmp	r2, #1
   27d00:	strd	r4, [sp, #-36]!	; 0xffffffdc
   27d04:	ldr	ip, [r0, #40]	; 0x28
   27d08:	strd	r6, [sp, #8]
   27d0c:	strd	r8, [sp, #16]
   27d10:	strd	sl, [sp, #24]
   27d14:	str	lr, [sp, #32]
   27d18:	sub	sp, sp, #12
   27d1c:	ldr	r7, [r0]
   27d20:	beq	27eb0 <fputs@plt+0x16dc0>
   27d24:	mov	r5, r1
   27d28:	mov	r4, r0
   27d2c:	ldr	r3, [r0, #44]	; 0x2c
   27d30:	mov	r9, r2
   27d34:	cmp	ip, r3
   27d38:	bcs	27f10 <fputs@plt+0x16e20>
   27d3c:	ldr	r3, [r4, #16]
   27d40:	cmp	r3, #0
   27d44:	beq	27d58 <fputs@plt+0x16c68>
   27d48:	ldr	r6, [r7, #48]	; 0x30
   27d4c:	ldrb	r3, [r6, #14]
   27d50:	cmp	r3, #0
   27d54:	beq	27e0c <fputs@plt+0x16d1c>
   27d58:	ldr	r6, [r4, #52]	; 0x34
   27d5c:	cmp	r6, #0
   27d60:	beq	27f24 <fputs@plt+0x16e34>
   27d64:	ldr	r8, [r6, #4]
   27d68:	ldr	r1, [r6, #16]
   27d6c:	mov	r3, #0
   27d70:	str	r1, [r4, #52]	; 0x34
   27d74:	str	r3, [r6, #16]
   27d78:	ldr	r3, [r4, #16]
   27d7c:	cmp	r3, #0
   27d80:	bne	27df8 <fputs@plt+0x16d08>
   27d84:	ldr	r1, [r4, #44]	; 0x2c
   27d88:	add	ip, ip, #1
   27d8c:	mov	r0, #1
   27d90:	mov	r2, #0
   27d94:	ldr	lr, [r4, #48]	; 0x30
   27d98:	udiv	r3, r5, r1
   27d9c:	mls	r3, r1, r3, r5
   27da0:	ldr	r1, [lr, r3, lsl #2]
   27da4:	str	ip, [r4, #40]	; 0x28
   27da8:	str	r5, [r6, #8]
   27dac:	strb	r0, [r6, #12]
   27db0:	str	r1, [r6, #16]
   27db4:	ldr	r1, [r4, #32]
   27db8:	str	r4, [r6, #20]
   27dbc:	str	r2, [r6, #24]
   27dc0:	str	r2, [r6, #28]
   27dc4:	str	r2, [r8]
   27dc8:	ldr	r2, [r4, #48]	; 0x30
   27dcc:	cmp	r1, r5
   27dd0:	str	r6, [r2, r3, lsl #2]
   27dd4:	strcc	r5, [r4, #32]
   27dd8:	mov	r0, r6
   27ddc:	add	sp, sp, #12
   27de0:	ldrd	r4, [sp]
   27de4:	ldrd	r6, [sp, #8]
   27de8:	ldrd	r8, [sp, #16]
   27dec:	ldrd	sl, [sp, #24]
   27df0:	add	sp, sp, #32
   27df4:	pop	{pc}		; (ldr pc, [sp], #4)
   27df8:	ldr	r2, [r4]
   27dfc:	ldr	r3, [r2, #16]
   27e00:	add	r3, r3, #1
   27e04:	str	r3, [r2, #16]
   27e08:	b	27d84 <fputs@plt+0x16c94>
   27e0c:	ldr	r3, [r4, #24]
   27e10:	add	r2, ip, #1
   27e14:	cmp	r2, r3
   27e18:	bcs	27e50 <fputs@plt+0x16d60>
   27e1c:	ldr	r3, [pc, #820]	; 28158 <fputs@plt+0x17068>
   27e20:	add	r3, pc, r3
   27e24:	ldr	r2, [r3, #184]	; 0xb8
   27e28:	cmp	r2, #0
   27e2c:	beq	28108 <fputs@plt+0x17018>
   27e30:	ldmib	r4, {r0, r2}
   27e34:	ldr	r1, [r3, #180]	; 0xb4
   27e38:	add	r2, r2, r0
   27e3c:	cmp	r2, r1
   27e40:	bgt	28108 <fputs@plt+0x17018>
   27e44:	ldr	r3, [r3, #212]	; 0xd4
   27e48:	cmp	r3, #0
   27e4c:	beq	27d58 <fputs@plt+0x16c68>
   27e50:	mov	r1, #0
   27e54:	mov	r0, r6
   27e58:	bl	1ada4 <fputs@plt+0x9cb4>
   27e5c:	ldr	r3, [r6, #20]
   27e60:	mov	ip, #1
   27e64:	mov	r1, #0
   27e68:	ldr	r2, [r6, #24]
   27e6c:	ldr	r0, [r6, #28]
   27e70:	str	r2, [r0, #24]
   27e74:	str	r0, [r2, #28]
   27e78:	strb	ip, [r6, #12]
   27e7c:	ldr	r0, [r3, #12]
   27e80:	ldr	r2, [r3, #36]	; 0x24
   27e84:	str	r1, [r6, #24]
   27e88:	str	r1, [r6, #28]
   27e8c:	ldr	r1, [r4, #12]
   27e90:	sub	r2, r2, #1
   27e94:	str	r2, [r3, #36]	; 0x24
   27e98:	cmp	r0, r1
   27e9c:	beq	28118 <fputs@plt+0x17028>
   27ea0:	mov	r0, r6
   27ea4:	bl	1ad4c <fputs@plt+0x9c5c>
   27ea8:	ldr	ip, [r4, #40]	; 0x28
   27eac:	b	27d58 <fputs@plt+0x16c68>
   27eb0:	ldr	lr, [r0, #36]	; 0x24
   27eb4:	ldr	r4, [r7, #12]
   27eb8:	sub	r3, ip, lr
   27ebc:	cmp	r4, r3
   27ec0:	bls	27f08 <fputs@plt+0x16e18>
   27ec4:	ldr	r4, [r0, #28]
   27ec8:	cmp	r4, r3
   27ecc:	bls	27f08 <fputs@plt+0x16e18>
   27ed0:	ldr	r4, [pc, #644]	; 2815c <fputs@plt+0x1706c>
   27ed4:	add	r4, pc, r4
   27ed8:	ldr	r5, [r4, #184]	; 0xb8
   27edc:	cmp	r5, #0
   27ee0:	beq	27fb8 <fputs@plt+0x16ec8>
   27ee4:	ldmib	r0, {r5, r8}
   27ee8:	ldr	r6, [r4, #180]	; 0xb4
   27eec:	add	r5, r5, r8
   27ef0:	cmp	r5, r6
   27ef4:	bgt	27fb8 <fputs@plt+0x16ec8>
   27ef8:	ldr	r4, [r4, #212]	; 0xd4
   27efc:	cmp	r4, #0
   27f00:	cmpne	lr, r3
   27f04:	bcs	27d24 <fputs@plt+0x16c34>
   27f08:	mov	r6, #0
   27f0c:	b	27dd8 <fputs@plt+0x16ce8>
   27f10:	add	r1, r0, #48	; 0x30
   27f14:	add	r0, r0, #44	; 0x2c
   27f18:	bl	267a0 <fputs@plt+0x156b0>
   27f1c:	ldr	ip, [r4, #40]	; 0x28
   27f20:	b	27d3c <fputs@plt+0x16c4c>
   27f24:	cmp	ip, #0
   27f28:	beq	27fc8 <fputs@plt+0x16ed8>
   27f2c:	cmp	r9, #1
   27f30:	bne	27f7c <fputs@plt+0x16e8c>
   27f34:	ldr	r3, [pc, #548]	; 28160 <fputs@plt+0x17070>
   27f38:	add	r3, pc, r3
   27f3c:	ldr	r3, [r3, #328]	; 0x148
   27f40:	cmp	r3, #0
   27f44:	beq	27f4c <fputs@plt+0x16e5c>
   27f48:	blx	r3
   27f4c:	ldr	r0, [r4, #12]
   27f50:	bl	27004 <fputs@plt+0x15f14>
   27f54:	ldr	r2, [pc, #520]	; 28164 <fputs@plt+0x17074>
   27f58:	mov	r7, r0
   27f5c:	ldr	r6, [r4, #4]
   27f60:	add	r2, pc, r2
   27f64:	ldr	r2, [r2, #332]	; 0x14c
   27f68:	add	r6, r0, r6
   27f6c:	cmp	r2, #0
   27f70:	beq	27f90 <fputs@plt+0x16ea0>
   27f74:	blx	r2
   27f78:	b	27f90 <fputs@plt+0x16ea0>
   27f7c:	ldr	r0, [r4, #12]
   27f80:	bl	27004 <fputs@plt+0x15f14>
   27f84:	ldr	r6, [r4, #4]
   27f88:	mov	r7, r0
   27f8c:	add	r6, r0, r6
   27f90:	cmp	r7, #0
   27f94:	beq	27f08 <fputs@plt+0x16e18>
   27f98:	mov	r8, r6
   27f9c:	mov	r3, #0
   27fa0:	str	r7, [r8], #32
   27fa4:	strb	r3, [r6, #13]
   27fa8:	strb	r3, [r6, #14]
   27fac:	ldr	ip, [r4, #40]	; 0x28
   27fb0:	str	r8, [r6, #4]
   27fb4:	b	27d78 <fputs@plt+0x16c88>
   27fb8:	ldr	r4, [pc, #424]	; 28168 <fputs@plt+0x17078>
   27fbc:	add	r4, pc, r4
   27fc0:	ldr	r4, [r4, #244]	; 0xf4
   27fc4:	b	27efc <fputs@plt+0x16e0c>
   27fc8:	ldr	r6, [pc, #412]	; 2816c <fputs@plt+0x1707c>
   27fcc:	add	r6, pc, r6
   27fd0:	ldr	r0, [r6, #176]	; 0xb0
   27fd4:	cmp	r0, #0
   27fd8:	beq	27f2c <fputs@plt+0x16e3c>
   27fdc:	ldr	ip, [r4, #24]
   27fe0:	cmp	ip, #2
   27fe4:	bls	27f2c <fputs@plt+0x16e3c>
   27fe8:	ldr	r3, [r6, #328]	; 0x148
   27fec:	cmp	r3, #0
   27ff0:	beq	28000 <fputs@plt+0x16f10>
   27ff4:	blx	r3
   27ff8:	ldr	ip, [r4, #24]
   27ffc:	ldr	r0, [r6, #176]	; 0xb0
   28000:	cmp	r0, #0
   28004:	ldr	lr, [r4, #12]
   28008:	movle	r1, #64512	; 0xfc00
   2800c:	movtle	r1, #65535	; 0xffff
   28010:	smullle	r0, r1, r0, r1
   28014:	asr	r3, lr, #31
   28018:	umull	r6, r7, ip, lr
   2801c:	smullgt	r0, r1, lr, r0
   28020:	mla	r7, ip, r3, r7
   28024:	cmp	r6, r0
   28028:	sbcs	r3, r7, r1
   2802c:	movlt	r1, #0
   28030:	mullt	r0, ip, lr
   28034:	bl	21a40 <fputs@plt+0x10950>
   28038:	ldr	r3, [pc, #304]	; 28170 <fputs@plt+0x17080>
   2803c:	mov	r8, r0
   28040:	str	r0, [r4, #56]	; 0x38
   28044:	add	r3, pc, r3
   28048:	ldr	r3, [r3, #332]	; 0x14c
   2804c:	cmp	r3, #0
   28050:	beq	28058 <fputs@plt+0x16f68>
   28054:	blx	r3
   28058:	cmp	r8, #0
   2805c:	beq	2813c <fputs@plt+0x1704c>
   28060:	ldr	r3, [pc, #268]	; 28174 <fputs@plt+0x17084>
   28064:	mov	r0, r8
   28068:	add	r3, pc, r3
   2806c:	ldr	r3, [r3, #52]	; 0x34
   28070:	blx	r3
   28074:	ldr	r7, [r4, #12]
   28078:	sdiv	r0, r0, r7
   2807c:	cmp	r0, #0
   28080:	ble	2813c <fputs@plt+0x1704c>
   28084:	ldr	r3, [r4, #4]
   28088:	movw	r9, #65504	; 0xffe0
   2808c:	movt	r9, #65535	; 0xffff
   28090:	mov	lr, #0
   28094:	mov	fp, #1
   28098:	mov	sl, lr
   2809c:	ldr	r1, [r4, #52]	; 0x34
   280a0:	add	r2, r3, #32
   280a4:	sub	r9, r9, r3
   280a8:	str	r2, [sp, #4]
   280ac:	add	r2, r8, r2
   280b0:	b	280b8 <fputs@plt+0x16fc8>
   280b4:	mov	r1, ip
   280b8:	sub	ip, r2, #32
   280bc:	add	r6, r9, r2
   280c0:	add	lr, lr, #1
   280c4:	cmp	r0, lr
   280c8:	str	r6, [r2, #-32]	; 0xffffffe0
   280cc:	str	r2, [ip, #4]
   280d0:	strb	fp, [r2, #-19]	; 0xffffffed
   280d4:	strb	sl, [r2, #-18]	; 0xffffffee
   280d8:	add	r2, r2, r7
   280dc:	str	r1, [ip, #16]
   280e0:	bne	280b4 <fputs@plt+0x16fc4>
   280e4:	sub	r0, r0, #1
   280e8:	ldr	r2, [sp, #4]
   280ec:	mul	r7, r7, r0
   280f0:	ldr	ip, [r4, #40]	; 0x28
   280f4:	add	r3, r3, r7
   280f8:	add	r7, r2, r7
   280fc:	add	r6, r8, r3
   28100:	add	r8, r8, r7
   28104:	b	27d6c <fputs@plt+0x16c7c>
   28108:	ldr	r3, [pc, #104]	; 28178 <fputs@plt+0x17088>
   2810c:	add	r3, pc, r3
   28110:	ldr	r3, [r3, #244]	; 0xf4
   28114:	b	27e48 <fputs@plt+0x16d58>
   28118:	ldr	r2, [r3, #16]
   2811c:	ldr	r1, [r4, #16]
   28120:	ldr	r3, [r7, #16]
   28124:	ldr	r8, [r6, #4]
   28128:	sub	r2, r2, r1
   2812c:	ldr	ip, [r4, #40]	; 0x28
   28130:	sub	r3, r3, r2
   28134:	str	r3, [r7, #16]
   28138:	b	27d84 <fputs@plt+0x16c94>
   2813c:	ldr	r6, [r4, #52]	; 0x34
   28140:	cmp	r6, #0
   28144:	beq	27f2c <fputs@plt+0x16e3c>
   28148:	ldr	r8, [r6, #4]
   2814c:	ldr	r1, [r6, #16]
   28150:	ldr	ip, [r4, #40]	; 0x28
   28154:	b	27d6c <fputs@plt+0x16c7c>
   28158:	andeq	fp, r8, r8, lsr #20
   2815c:	andeq	fp, r8, r4, ror r9
   28160:	andeq	fp, r8, r0, lsl r9
   28164:	andeq	fp, r8, r8, ror #17
   28168:	andeq	fp, r8, ip, lsl #17
   2816c:	andeq	fp, r8, ip, ror r8
   28170:	andeq	fp, r8, r4, lsl #16
   28174:	andeq	r7, r8, r0, lsl r1
   28178:	andeq	fp, r8, ip, lsr r7
   2817c:	ldr	ip, [r0, #44]	; 0x2c
   28180:	push	{lr}		; (str lr, [sp, #-4]!)
   28184:	ldr	lr, [r0, #48]	; 0x30
   28188:	udiv	r3, r1, ip
   2818c:	mls	r3, ip, r3, r1
   28190:	ldr	r3, [lr, r3, lsl #2]
   28194:	cmp	r3, #0
   28198:	bne	281ac <fputs@plt+0x170bc>
   2819c:	b	281f8 <fputs@plt+0x17108>
   281a0:	ldr	r3, [r3, #16]
   281a4:	cmp	r3, #0
   281a8:	beq	281f8 <fputs@plt+0x17108>
   281ac:	ldr	ip, [r3, #8]
   281b0:	cmp	r1, ip
   281b4:	bne	281a0 <fputs@plt+0x170b0>
   281b8:	ldrb	r2, [r3, #12]
   281bc:	cmp	r2, #0
   281c0:	bne	281f0 <fputs@plt+0x17100>
   281c4:	ldrd	r0, [r3, #20]
   281c8:	mov	lr, #1
   281cc:	ldr	ip, [r3, #28]
   281d0:	str	r1, [ip, #24]
   281d4:	str	ip, [r1, #28]
   281d8:	strb	lr, [r3, #12]
   281dc:	ldr	r1, [r0, #36]	; 0x24
   281e0:	str	r2, [r3, #24]
   281e4:	str	r2, [r3, #28]
   281e8:	sub	r2, r1, #1
   281ec:	str	r2, [r0, #36]	; 0x24
   281f0:	mov	r0, r3
   281f4:	pop	{pc}		; (ldr pc, [sp], #4)
   281f8:	cmp	r2, #0
   281fc:	beq	28208 <fputs@plt+0x17118>
   28200:	pop	{lr}		; (ldr lr, [sp], #4)
   28204:	b	27cfc <fputs@plt+0x16c0c>
   28208:	mov	r3, r2
   2820c:	mov	r0, r3
   28210:	pop	{pc}		; (ldr pc, [sp], #4)
   28214:	strd	r4, [sp, #-32]!	; 0xffffffe0
   28218:	ldr	r5, [r0, #264]	; 0x108
   2821c:	strd	r6, [sp, #8]
   28220:	strd	r8, [sp, #16]
   28224:	str	sl, [sp, #24]
   28228:	str	lr, [sp, #28]
   2822c:	cmp	r5, #0
   28230:	movne	r5, #5
   28234:	bne	282d8 <fputs@plt+0x171e8>
   28238:	mov	r8, r3
   2823c:	ldrb	r3, [r0, #262]	; 0x106
   28240:	mov	r6, r2
   28244:	mov	r7, r1
   28248:	mov	r4, r0
   2824c:	cmp	r3, #0
   28250:	bne	28320 <fputs@plt+0x17230>
   28254:	bic	r6, r6, #7
   28258:	cmp	r6, #4
   2825c:	ble	282f4 <fputs@plt+0x17204>
   28260:	cmp	r8, #0
   28264:	ble	282f4 <fputs@plt+0x17204>
   28268:	cmp	r7, #0
   2826c:	uxth	r9, r6
   28270:	beq	2832c <fputs@plt+0x1723c>
   28274:	add	r3, r4, #260	; 0x104
   28278:	sub	lr, r8, #1
   2827c:	str	r7, [r4, #288]	; 0x120
   28280:	mov	r8, r7
   28284:	strh	r9, [r3]
   28288:	mov	ip, r8
   2828c:	mov	r2, lr
   28290:	mov	r0, #0
   28294:	mov	r3, ip
   28298:	sub	r2, r2, #1
   2829c:	cmn	r2, #1
   282a0:	str	r0, [r3], r6
   282a4:	mov	r0, ip
   282a8:	mov	ip, r3
   282ac:	bne	28294 <fputs@plt+0x171a4>
   282b0:	mla	r3, lr, r6, r6
   282b4:	mla	lr, r6, lr, r8
   282b8:	add	r8, r8, r3
   282bc:	str	lr, [r4, #284]	; 0x11c
   282c0:	clz	r7, r7
   282c4:	mov	r3, #0
   282c8:	lsr	r7, r7, #5
   282cc:	str	r3, [r4, #256]	; 0x100
   282d0:	str	r8, [r4, #292]	; 0x124
   282d4:	strb	r7, [r4, #262]	; 0x106
   282d8:	mov	r0, r5
   282dc:	ldrd	r4, [sp]
   282e0:	ldrd	r6, [sp, #8]
   282e4:	ldrd	r8, [sp, #16]
   282e8:	ldr	sl, [sp, #24]
   282ec:	add	sp, sp, #28
   282f0:	pop	{pc}		; (ldr pc, [sp], #4)
   282f4:	mov	r2, #0
   282f8:	add	r3, r4, #260	; 0x104
   282fc:	str	r2, [r4, #284]	; 0x11c
   28300:	strh	r2, [r3]
   28304:	mov	r2, #1
   28308:	mov	r3, #0
   2830c:	str	r2, [r4, #256]	; 0x100
   28310:	strb	r3, [r4, #262]	; 0x106
   28314:	str	r4, [r4, #288]	; 0x120
   28318:	str	r4, [r4, #292]	; 0x124
   2831c:	b	282d8 <fputs@plt+0x171e8>
   28320:	ldr	r0, [r0, #288]	; 0x120
   28324:	bl	19898 <fputs@plt+0x87a8>
   28328:	b	28254 <fputs@plt+0x17164>
   2832c:	ldr	r3, [pc, #136]	; 283bc <fputs@plt+0x172cc>
   28330:	add	r3, pc, r3
   28334:	ldr	r3, [r3, #328]	; 0x148
   28338:	cmp	r3, #0
   2833c:	beq	28344 <fputs@plt+0x17254>
   28340:	blx	r3
   28344:	mul	r0, r8, r6
   28348:	asr	r1, r0, #31
   2834c:	bl	21a40 <fputs@plt+0x10950>
   28350:	ldr	r3, [pc, #104]	; 283c0 <fputs@plt+0x172d0>
   28354:	mov	r8, r0
   28358:	add	r3, pc, r3
   2835c:	ldr	r3, [r3, #332]	; 0x14c
   28360:	cmp	r3, #0
   28364:	beq	2836c <fputs@plt+0x1727c>
   28368:	blx	r3
   2836c:	cmp	r8, #0
   28370:	beq	283ac <fputs@plt+0x172bc>
   28374:	ldr	r3, [pc, #72]	; 283c4 <fputs@plt+0x172d4>
   28378:	mov	r0, r8
   2837c:	add	r3, pc, r3
   28380:	ldr	r3, [r3, #52]	; 0x34
   28384:	blx	r3
   28388:	sdiv	r0, r0, r6
   2838c:	mov	r2, #0
   28390:	add	r3, r4, #260	; 0x104
   28394:	str	r2, [r4, #284]	; 0x11c
   28398:	str	r8, [r4, #288]	; 0x120
   2839c:	strh	r9, [r3]
   283a0:	subs	lr, r0, #1
   283a4:	bpl	28288 <fputs@plt+0x17198>
   283a8:	b	282c0 <fputs@plt+0x171d0>
   283ac:	add	r3, r4, #260	; 0x104
   283b0:	str	r8, [r4, #284]	; 0x11c
   283b4:	strh	r9, [r3]
   283b8:	b	28304 <fputs@plt+0x17214>
   283bc:	andeq	fp, r8, r8, lsl r5
   283c0:	strdeq	fp, [r8], -r0
   283c4:	strdeq	r6, [r8], -ip
   283c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   283cc:	strd	r6, [sp, #8]
   283d0:	subs	r6, r0, #0
   283d4:	strd	r8, [sp, #16]
   283d8:	str	sl, [sp, #24]
   283dc:	str	lr, [sp, #28]
   283e0:	beq	2858c <fputs@plt+0x1749c>
   283e4:	mov	r4, r2
   283e8:	mov	r5, r3
   283ec:	orrs	r3, r4, r5
   283f0:	beq	285b0 <fputs@plt+0x174c0>
   283f4:	mov	r3, #0
   283f8:	movw	r2, #65279	; 0xfeff
   283fc:	movt	r2, #32767	; 0x7fff
   28400:	cmp	r5, r3
   28404:	cmpeq	r4, r2
   28408:	bhi	28578 <fputs@plt+0x17488>
   2840c:	ldr	r8, [pc, #424]	; 285bc <fputs@plt+0x174cc>
   28410:	add	r8, pc, r8
   28414:	ldr	r3, [r8, #52]	; 0x34
   28418:	blx	r3
   2841c:	mov	r7, r0
   28420:	mov	r0, r4
   28424:	ldr	r3, [r8, #56]	; 0x38
   28428:	blx	r3
   2842c:	cmp	r7, r0
   28430:	mov	sl, r0
   28434:	beq	284f8 <fputs@plt+0x17408>
   28438:	ldr	r3, [r8]
   2843c:	cmp	r3, #0
   28440:	beq	28518 <fputs@plt+0x17428>
   28444:	ldr	r3, [pc, #372]	; 285c0 <fputs@plt+0x174d0>
   28448:	sub	ip, r0, r7
   2844c:	add	r3, pc, r3
   28450:	ldr	r2, [r3, #308]	; 0x134
   28454:	cmp	r4, r2
   28458:	strhi	r4, [r3, #308]	; 0x134
   2845c:	ldr	r3, [pc, #352]	; 285c4 <fputs@plt+0x174d4>
   28460:	add	r3, pc, r3
   28464:	ldrd	r8, [r3, #224]	; 0xe0
   28468:	ldr	r2, [r3, #248]	; 0xf8
   2846c:	mov	r3, #0
   28470:	subs	r0, r8, ip
   28474:	sbc	r1, r9, ip, asr #31
   28478:	cmp	r2, r0
   2847c:	sbcs	r3, r3, r1
   28480:	movlt	r3, #1
   28484:	movge	r3, #0
   28488:	cmp	r8, #1
   2848c:	sbcs	r2, r9, #0
   28490:	orrlt	r3, r3, #1
   28494:	cmp	r3, #0
   28498:	beq	28580 <fputs@plt+0x17490>
   2849c:	ldr	r9, [pc, #292]	; 285c8 <fputs@plt+0x174d8>
   284a0:	mov	r1, sl
   284a4:	mov	r0, r6
   284a8:	add	r9, pc, r9
   284ac:	ldr	r3, [r9, #48]	; 0x30
   284b0:	blx	r3
   284b4:	subs	r8, r0, #0
   284b8:	beq	28540 <fputs@plt+0x17450>
   284bc:	ldr	r3, [pc, #264]	; 285cc <fputs@plt+0x174dc>
   284c0:	mov	r0, r8
   284c4:	add	r3, pc, r3
   284c8:	ldr	r3, [r3, #52]	; 0x34
   284cc:	blx	r3
   284d0:	ldr	r3, [pc, #248]	; 285d0 <fputs@plt+0x174e0>
   284d4:	sub	r0, r0, r7
   284d8:	add	r3, pc, r3
   284dc:	ldr	r7, [r3, #248]	; 0xf8
   284e0:	ldr	r2, [r3, #288]	; 0x120
   284e4:	add	r0, r0, r7
   284e8:	cmp	r0, r2
   284ec:	str	r0, [r3, #248]	; 0xf8
   284f0:	strhi	r0, [r3, #288]	; 0x120
   284f4:	b	284fc <fputs@plt+0x1740c>
   284f8:	mov	r8, r6
   284fc:	mov	r0, r8
   28500:	ldrd	r4, [sp]
   28504:	ldrd	r6, [sp, #8]
   28508:	ldrd	r8, [sp, #16]
   2850c:	ldr	sl, [sp, #24]
   28510:	add	sp, sp, #28
   28514:	pop	{pc}		; (ldr pc, [sp], #4)
   28518:	mov	r1, r0
   2851c:	mov	r0, r6
   28520:	ldrd	r4, [sp]
   28524:	ldrd	r6, [sp, #8]
   28528:	ldr	sl, [sp, #24]
   2852c:	ldr	lr, [sp, #28]
   28530:	ldr	r3, [r8, #48]	; 0x30
   28534:	ldrd	r8, [sp, #16]
   28538:	add	sp, sp, #32
   2853c:	bx	r3
   28540:	ldr	r3, [pc, #140]	; 285d4 <fputs@plt+0x174e4>
   28544:	add	r3, pc, r3
   28548:	ldrd	r2, [r3, #224]	; 0xe0
   2854c:	cmp	r2, #1
   28550:	sbcs	r3, r3, #0
   28554:	blt	28578 <fputs@plt+0x17488>
   28558:	mov	r0, r4
   2855c:	bl	21a38 <fputs@plt+0x10948>
   28560:	mov	r1, sl
   28564:	mov	r0, r6
   28568:	ldr	r3, [r9, #48]	; 0x30
   2856c:	blx	r3
   28570:	subs	r8, r0, #0
   28574:	bne	284bc <fputs@plt+0x173cc>
   28578:	mov	r8, #0
   2857c:	b	284fc <fputs@plt+0x1740c>
   28580:	mov	r0, ip
   28584:	bl	21a38 <fputs@plt+0x10948>
   28588:	b	2849c <fputs@plt+0x173ac>
   2858c:	mov	r0, r2
   28590:	mov	r1, r3
   28594:	ldrd	r4, [sp]
   28598:	ldrd	r6, [sp, #8]
   2859c:	ldrd	r8, [sp, #16]
   285a0:	ldr	sl, [sp, #24]
   285a4:	ldr	lr, [sp, #28]
   285a8:	add	sp, sp, #32
   285ac:	b	21a40 <fputs@plt+0x10950>
   285b0:	bl	19898 <fputs@plt+0x87a8>
   285b4:	mov	r8, #0
   285b8:	b	284fc <fputs@plt+0x1740c>
   285bc:	andeq	r6, r8, r8, ror #26
   285c0:	strdeq	fp, [r8], -ip
   285c4:	andeq	fp, r8, r8, ror #7
   285c8:	ldrdeq	r6, [r8], -r0
   285cc:			; <UNDEFINED> instruction: 0x00086cb4
   285d0:	andeq	fp, r8, r0, ror r3
   285d4:	andeq	fp, r8, r4, lsl #6
   285d8:	add	r2, r1, r1, lsl #1
   285dc:	mov	r3, #0
   285e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   285e4:	mov	r5, r0
   285e8:	ldr	r0, [r0, #100]	; 0x64
   285ec:	lsl	r2, r2, #4
   285f0:	strd	r6, [sp, #8]
   285f4:	mov	r7, r1
   285f8:	str	r8, [sp, #16]
   285fc:	str	lr, [sp, #20]
   28600:	ldr	r6, [r5, #104]	; 0x68
   28604:	bl	283c8 <fputs@plt+0x172d8>
   28608:	subs	r8, r0, #0
   2860c:	moveq	r0, #7
   28610:	beq	286e4 <fputs@plt+0x175f4>
   28614:	add	r4, r6, r6, lsl #1
   28618:	sub	r2, r7, r6
   2861c:	mov	r1, #0
   28620:	add	r2, r2, r2, lsl #1
   28624:	add	r4, r8, r4, lsl #4
   28628:	lsl	r2, r2, #4
   2862c:	mov	r0, r4
   28630:	bl	10ebc <memset@plt>
   28634:	cmp	r6, r7
   28638:	str	r8, [r5, #100]	; 0x64
   2863c:	blt	286b0 <fputs@plt+0x175c0>
   28640:	b	286e0 <fputs@plt+0x175f0>
   28644:	ldrd	r2, [r5, #80]	; 0x50
   28648:	cmp	r2, #1
   2864c:	sbcs	ip, r3, #0
   28650:	blt	286d4 <fputs@plt+0x175e4>
   28654:	ldr	ip, [r5, #56]	; 0x38
   28658:	strd	r2, [r4]
   2865c:	str	ip, [r4, #24]
   28660:	bl	2601c <fputs@plt+0x14f2c>
   28664:	subs	r2, r0, #0
   28668:	beq	286f8 <fputs@plt+0x17608>
   2866c:	ldr	r3, [r5, #216]	; 0xd8
   28670:	str	r8, [r2]
   28674:	str	r2, [r4, #16]
   28678:	cmp	r3, #0
   2867c:	beq	286a0 <fputs@plt+0x175b0>
   28680:	ldr	r2, [r3, #68]	; 0x44
   28684:	str	r2, [r4, #28]
   28688:	ldr	r2, [r3, #76]	; 0x4c
   2868c:	str	r2, [r4, #32]
   28690:	ldr	r2, [r3, #80]	; 0x50
   28694:	str	r2, [r4, #36]	; 0x24
   28698:	ldr	r3, [r3, #112]	; 0x70
   2869c:	str	r3, [r4, #40]	; 0x28
   286a0:	cmp	r6, r7
   286a4:	add	r4, r4, #48	; 0x30
   286a8:	str	r6, [r5, #104]	; 0x68
   286ac:	beq	286e0 <fputs@plt+0x175f0>
   286b0:	ldr	r8, [r5, #28]
   286b4:	mov	r0, #512	; 0x200
   286b8:	mov	r1, #0
   286bc:	add	r6, r6, #1
   286c0:	ldr	r3, [r5, #68]	; 0x44
   286c4:	ldr	r3, [r3]
   286c8:	str	r8, [r4, #20]
   286cc:	cmp	r3, #0
   286d0:	bne	28644 <fputs@plt+0x17554>
   286d4:	mov	r3, #0
   286d8:	ldr	r2, [r5, #156]	; 0x9c
   286dc:	b	28654 <fputs@plt+0x17564>
   286e0:	mov	r0, #0
   286e4:	ldrd	r4, [sp]
   286e8:	ldrd	r6, [sp, #8]
   286ec:	ldr	r8, [sp, #16]
   286f0:	add	sp, sp, #20
   286f4:	pop	{pc}		; (ldr pc, [sp], #4)
   286f8:	mov	r0, #7
   286fc:	str	r2, [r4, #16]
   28700:	b	286e4 <fputs@plt+0x175f4>
   28704:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28708:	mov	r4, r0
   2870c:	mov	r5, r1
   28710:	strd	r6, [sp, #8]
   28714:	strd	sl, [sp, #24]
   28718:	ldr	sl, [r0, #40]	; 0x28
   2871c:	strd	r8, [sp, #16]
   28720:	ldr	r9, [r0]
   28724:	str	lr, [sp, #32]
   28728:	sub	sp, sp, #36	; 0x24
   2872c:	ldr	r8, [r0, #4]
   28730:	asr	r7, sl, #31
   28734:	str	r2, [sp, #12]
   28738:	mov	r2, sl
   2873c:	mov	r3, r7
   28740:	mov	r0, r9
   28744:	mov	r1, r8
   28748:	bl	93a40 <fputs@plt+0x82950>
   2874c:	subs	fp, r2, #0
   28750:	bne	287a8 <fputs@plt+0x176b8>
   28754:	ldr	r3, [r4, #8]
   28758:	ldr	r2, [r4, #12]
   2875c:	subs	r1, r3, r9
   28760:	sbc	r2, r2, r8
   28764:	str	r1, [sp, #16]
   28768:	str	r2, [sp, #20]
   2876c:	ldrd	r0, [sp, #16]
   28770:	cmp	sl, r0
   28774:	ldr	r0, [r4, #24]
   28778:	sbcs	r2, r7, r1
   2877c:	subge	sl, r3, r9
   28780:	ldr	r1, [r4, #36]	; 0x24
   28784:	mov	r2, sl
   28788:	ldr	r3, [r0]
   2878c:	str	r9, [sp]
   28790:	str	r8, [sp, #4]
   28794:	ldr	r3, [r3, #8]
   28798:	blx	r3
   2879c:	cmp	r0, #0
   287a0:	bne	28898 <fputs@plt+0x177a8>
   287a4:	ldr	sl, [r4, #40]	; 0x28
   287a8:	sub	sl, sl, fp
   287ac:	cmp	sl, r5
   287b0:	bge	288b4 <fputs@plt+0x177c4>
   287b4:	ldr	r6, [r4, #16]
   287b8:	ldr	r0, [r4, #28]
   287bc:	cmp	r5, r6
   287c0:	ble	28800 <fputs@plt+0x17710>
   287c4:	lsl	r6, r6, #1
   287c8:	cmp	r6, #128	; 0x80
   287cc:	movlt	r6, #128	; 0x80
   287d0:	cmp	r5, r6
   287d4:	ble	287e4 <fputs@plt+0x176f4>
   287d8:	lsl	r6, r6, #1
   287dc:	cmp	r5, r6
   287e0:	bgt	287d8 <fputs@plt+0x176e8>
   287e4:	mov	r2, r6
   287e8:	asr	r3, r6, #31
   287ec:	bl	283c8 <fputs@plt+0x172d8>
   287f0:	cmp	r0, #0
   287f4:	beq	288f0 <fputs@plt+0x17800>
   287f8:	str	r6, [r4, #16]
   287fc:	str	r0, [r4, #28]
   28800:	ldr	r1, [r4, #36]	; 0x24
   28804:	mov	r2, sl
   28808:	sub	r7, r5, sl
   2880c:	add	r8, sp, #28
   28810:	add	r1, r1, fp
   28814:	bl	10f58 <memcpy@plt>
   28818:	ldrd	r2, [r4]
   2881c:	adds	r0, r2, sl
   28820:	adc	r1, r3, sl, asr #31
   28824:	strd	r0, [r4]
   28828:	ldr	r6, [r4, #40]	; 0x28
   2882c:	mov	r2, r8
   28830:	mov	r0, r4
   28834:	ldr	r3, [r4, #44]	; 0x2c
   28838:	cmp	r7, r6
   2883c:	movlt	r6, r7
   28840:	cmp	r3, #0
   28844:	mov	r1, r6
   28848:	beq	288dc <fputs@plt+0x177ec>
   2884c:	ldrd	sl, [r4]
   28850:	adds	r0, sl, r6
   28854:	add	r3, r3, sl
   28858:	adc	r1, fp, r6, asr #31
   2885c:	str	r3, [sp, #28]
   28860:	strd	r0, [r4]
   28864:	ldr	ip, [r4, #28]
   28868:	sub	r0, r5, r7
   2886c:	mov	r2, r6
   28870:	sub	r7, r7, r6
   28874:	mov	r1, r3
   28878:	add	r0, ip, r0
   2887c:	bl	10f58 <memcpy@plt>
   28880:	cmp	r7, #0
   28884:	bgt	28828 <fputs@plt+0x17738>
   28888:	ldr	r2, [sp, #12]
   2888c:	mov	r0, #0
   28890:	ldr	r3, [r4, #28]
   28894:	str	r3, [r2]
   28898:	add	sp, sp, #36	; 0x24
   2889c:	ldrd	r4, [sp]
   288a0:	ldrd	r6, [sp, #8]
   288a4:	ldrd	r8, [sp, #16]
   288a8:	ldrd	sl, [sp, #24]
   288ac:	add	sp, sp, #32
   288b0:	pop	{pc}		; (ldr pc, [sp], #4)
   288b4:	ldrd	r2, [r4]
   288b8:	mov	r0, #0
   288bc:	ldr	r1, [r4, #36]	; 0x24
   288c0:	adds	r6, r2, r5
   288c4:	adc	r7, r3, r5, asr #31
   288c8:	ldr	r3, [sp, #12]
   288cc:	add	fp, r1, fp
   288d0:	str	fp, [r3]
   288d4:	strd	r6, [r4]
   288d8:	b	28898 <fputs@plt+0x177a8>
   288dc:	bl	28704 <fputs@plt+0x17614>
   288e0:	cmp	r0, #0
   288e4:	bne	28898 <fputs@plt+0x177a8>
   288e8:	ldr	r3, [sp, #28]
   288ec:	b	28864 <fputs@plt+0x17774>
   288f0:	mov	r0, #7
   288f4:	b	28898 <fputs@plt+0x177a8>
   288f8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   288fc:	mov	r4, r0
   28900:	ldr	r3, [r0, #4]
   28904:	strd	r6, [sp, #8]
   28908:	ldr	r6, [r0, #44]	; 0x2c
   2890c:	strd	r8, [sp, #16]
   28910:	str	lr, [sp, #24]
   28914:	sub	sp, sp, #28
   28918:	ldr	r0, [r0]
   2891c:	cmp	r6, #0
   28920:	beq	28968 <fputs@plt+0x17878>
   28924:	add	r0, r6, r0
   28928:	mov	r7, #0
   2892c:	bl	14714 <fputs@plt+0x3624>
   28930:	ldr	r3, [r4]
   28934:	uxtb	r6, r0
   28938:	mov	r0, #0
   2893c:	ldr	r2, [r4, #4]
   28940:	adds	r3, r3, r6
   28944:	adc	r2, r2, r7
   28948:	str	r3, [r4]
   2894c:	str	r2, [r4, #4]
   28950:	add	sp, sp, #28
   28954:	ldrd	r4, [sp]
   28958:	ldrd	r6, [sp, #8]
   2895c:	ldrd	r8, [sp, #16]
   28960:	add	sp, sp, #24
   28964:	pop	{pc}		; (ldr pc, [sp], #4)
   28968:	ldr	r8, [r4, #40]	; 0x28
   2896c:	mov	r7, r1
   28970:	mov	r1, r3
   28974:	mov	r2, r8
   28978:	asr	r3, r8, #31
   2897c:	bl	93a40 <fputs@plt+0x82950>
   28980:	cmp	r2, #0
   28984:	mov	r5, r2
   28988:	beq	2899c <fputs@plt+0x178ac>
   2898c:	sub	r8, r8, r2
   28990:	cmp	r8, #8
   28994:	movle	r5, r6
   28998:	bgt	28a20 <fputs@plt+0x17930>
   2899c:	add	r8, sp, #4
   289a0:	b	289e4 <fputs@plt+0x178f4>
   289a4:	ldr	r3, [r4]
   289a8:	ldr	r2, [r4, #4]
   289ac:	adds	r1, r3, r1
   289b0:	add	r3, r6, r3
   289b4:	adc	r2, r2, #0
   289b8:	str	r3, [sp, #4]
   289bc:	stm	r4, {r1, r2}
   289c0:	ldrb	r3, [r3]
   289c4:	and	r2, r5, #15
   289c8:	add	r1, sp, #24
   289cc:	add	r2, r1, r2
   289d0:	add	r5, r5, #1
   289d4:	tst	r3, #128	; 0x80
   289d8:	strb	r3, [r2, #-16]
   289dc:	beq	28a0c <fputs@plt+0x1791c>
   289e0:	ldr	r6, [r4, #44]	; 0x2c
   289e4:	cmp	r6, #0
   289e8:	mov	r2, r8
   289ec:	mov	r1, #1
   289f0:	mov	r0, r4
   289f4:	bne	289a4 <fputs@plt+0x178b4>
   289f8:	bl	28704 <fputs@plt+0x17614>
   289fc:	cmp	r0, #0
   28a00:	bne	28950 <fputs@plt+0x17860>
   28a04:	ldr	r3, [sp, #4]
   28a08:	b	289c0 <fputs@plt+0x178d0>
   28a0c:	mov	r1, r7
   28a10:	add	r0, sp, #8
   28a14:	bl	14714 <fputs@plt+0x3624>
   28a18:	mov	r0, #0
   28a1c:	b	28950 <fputs@plt+0x17860>
   28a20:	ldr	r0, [r4, #36]	; 0x24
   28a24:	mov	r1, r7
   28a28:	mov	r9, #0
   28a2c:	add	r0, r0, r2
   28a30:	bl	14714 <fputs@plt+0x3624>
   28a34:	ldr	r3, [r4]
   28a38:	uxtb	r8, r0
   28a3c:	mov	r0, r6
   28a40:	ldr	r2, [r4, #4]
   28a44:	adds	r3, r3, r8
   28a48:	adc	r2, r2, r9
   28a4c:	str	r3, [r4]
   28a50:	str	r2, [r4, #4]
   28a54:	b	28950 <fputs@plt+0x17860>
   28a58:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28a5c:	strd	r6, [sp, #8]
   28a60:	mov	r6, #0
   28a64:	mov	r7, #0
   28a68:	strd	r8, [sp, #16]
   28a6c:	mov	r9, r0
   28a70:	ldrd	r0, [r0]
   28a74:	strd	sl, [sp, #24]
   28a78:	ldrd	r2, [r9, #8]
   28a7c:	str	lr, [sp, #32]
   28a80:	sub	sp, sp, #108	; 0x6c
   28a84:	strd	r6, [sp, #56]	; 0x38
   28a88:	cmp	r0, r2
   28a8c:	sbcs	r3, r1, r3
   28a90:	blt	28cb8 <fputs@plt+0x17bc8>
   28a94:	ldr	r4, [r9, #48]	; 0x30
   28a98:	cmp	r4, #0
   28a9c:	beq	28d28 <fputs@plt+0x17c38>
   28aa0:	ldm	r4, {r3, fp}
   28aa4:	add	sl, sp, #64	; 0x40
   28aa8:	ldrd	r0, [r4, #8]
   28aac:	ldr	r8, [r4, #48]	; 0x30
   28ab0:	ldr	r3, [r3, #8]
   28ab4:	strd	r0, [sp, #24]
   28ab8:	ldr	r5, [r3, #12]
   28abc:	strd	r6, [sp, #64]	; 0x40
   28ac0:	strd	r6, [sl, #8]
   28ac4:	strd	r6, [sl, #16]
   28ac8:	strd	r6, [sl, #24]
   28acc:	asr	r3, r5, #31
   28ad0:	mov	r2, r5
   28ad4:	mov	r0, r5
   28ad8:	strd	r6, [sl, #32]
   28adc:	mov	r1, r3
   28ae0:	strd	r2, [sp, #32]
   28ae4:	bl	21a40 <fputs@plt+0x10950>
   28ae8:	cmp	r0, #0
   28aec:	str	r0, [sp, #68]	; 0x44
   28af0:	ldrd	r2, [sp, #32]
   28af4:	beq	28d38 <fputs@plt+0x17c48>
   28af8:	ldrd	r6, [sp, #24]
   28afc:	mov	r0, r6
   28b00:	mov	r1, r7
   28b04:	bl	93a40 <fputs@plt+0x82950>
   28b08:	subs	r1, r6, r2
   28b0c:	sbc	r3, r7, r3
   28b10:	str	r1, [sp, #16]
   28b14:	mov	r1, r2
   28b18:	str	r3, [sp, #20]
   28b1c:	str	r2, [sp, #76]	; 0x4c
   28b20:	str	r2, [sp, #80]	; 0x50
   28b24:	ldrd	r2, [sp, #16]
   28b28:	str	r5, [sp, #72]	; 0x48
   28b2c:	str	r8, [sp, #96]	; 0x60
   28b30:	strd	r2, [sp, #88]	; 0x58
   28b34:	add	r3, sp, #52	; 0x34
   28b38:	str	r3, [sp, #32]
   28b3c:	mov	r3, r1
   28b40:	ldrd	r0, [sp, #16]
   28b44:	str	r9, [sp, #44]	; 0x2c
   28b48:	ldr	r2, [fp, #8]
   28b4c:	adds	r6, r0, r3
   28b50:	adc	r7, r1, r3, asr #31
   28b54:	mov	r0, r6
   28b58:	ldr	r5, [fp, #12]
   28b5c:	mov	r1, r7
   28b60:	ldr	r3, [r2, #4]
   28b64:	rsb	r3, r3, r3, lsl #3
   28b68:	add	r5, r5, r3, lsl #3
   28b6c:	ldr	r6, [r5, #20]
   28b70:	ldr	r3, [r5, #24]
   28b74:	cmp	r3, #0
   28b78:	beq	28c50 <fputs@plt+0x17b60>
   28b7c:	strd	r0, [sp, #16]
   28b80:	asr	r9, r6, #31
   28b84:	adds	r0, r6, r0
   28b88:	ldr	r1, [sp, #20]
   28b8c:	lsr	r2, r6, #7
   28b90:	mov	r8, r6
   28b94:	lsr	r3, r9, #7
   28b98:	orr	r2, r2, r9, lsl #25
   28b9c:	adc	lr, r9, r1
   28ba0:	orrs	r1, r2, r3
   28ba4:	beq	28c44 <fputs@plt+0x17b54>
   28ba8:	mov	r1, #1
   28bac:	lsr	ip, r2, #7
   28bb0:	add	r1, r1, #1
   28bb4:	lsr	r7, r3, #7
   28bb8:	orr	ip, ip, r3, lsl #25
   28bbc:	mov	r3, r7
   28bc0:	mov	r2, ip
   28bc4:	orrs	ip, r2, r3
   28bc8:	bne	28bac <fputs@plt+0x17abc>
   28bcc:	asr	r3, r1, #31
   28bd0:	mov	r2, r1
   28bd4:	adds	r0, r0, r2
   28bd8:	ldr	r1, [r4, #16]
   28bdc:	adc	r3, lr, r3
   28be0:	str	r0, [sp, #8]
   28be4:	str	r3, [sp, #12]
   28be8:	ldrd	r2, [sp, #24]
   28bec:	adds	r2, r2, r1
   28bf0:	adc	r3, r3, r1, asr #31
   28bf4:	ldrd	r0, [sp, #8]
   28bf8:	cmp	r2, r0
   28bfc:	sbcs	r3, r3, r1
   28c00:	blt	28c50 <fputs@plt+0x17b60>
   28c04:	mov	r3, r9
   28c08:	mov	r2, r8
   28c0c:	mov	r0, sl
   28c10:	bl	1a234 <fputs@plt+0x9144>
   28c14:	mov	r2, r6
   28c18:	mov	r0, sl
   28c1c:	ldr	r1, [r5, #32]
   28c20:	bl	186bc <fputs@plt+0x75cc>
   28c24:	ldr	r0, [r4, #4]
   28c28:	ldr	r1, [sp, #32]
   28c2c:	bl	28da8 <fputs@plt+0x17cb8>
   28c30:	cmp	r0, #0
   28c34:	bne	28d64 <fputs@plt+0x17c74>
   28c38:	ldr	r3, [sp, #80]	; 0x50
   28c3c:	ldrd	r0, [sp, #88]	; 0x58
   28c40:	b	28b48 <fputs@plt+0x17a58>
   28c44:	mov	r2, #1
   28c48:	mov	r3, #0
   28c4c:	b	28bd4 <fputs@plt+0x17ae4>
   28c50:	add	r1, r4, #56	; 0x38
   28c54:	mov	r0, sl
   28c58:	ldr	r9, [sp, #44]	; 0x2c
   28c5c:	bl	19b30 <fputs@plt+0x8a40>
   28c60:	mov	r5, r0
   28c64:	ldrd	r6, [r4, #8]
   28c68:	add	r2, r4, #32
   28c6c:	ldrd	r0, [r4, #48]	; 0x30
   28c70:	strd	r0, [r4, #32]
   28c74:	ldrd	r0, [r4, #56]	; 0x38
   28c78:	cmp	r1, r7
   28c7c:	strd	r0, [r2, #8]
   28c80:	cmpeq	r0, r6
   28c84:	beq	28d18 <fputs@plt+0x17c28>
   28c88:	cmp	r5, #0
   28c8c:	bne	28d2c <fputs@plt+0x17c3c>
   28c90:	ldr	r3, [r4, #20]
   28c94:	cmp	r3, #0
   28c98:	bne	28d28 <fputs@plt+0x17c38>
   28c9c:	mov	r3, r4
   28ca0:	mov	r1, r9
   28ca4:	ldr	r0, [r3], #40	; 0x28
   28ca8:	strd	r6, [sp]
   28cac:	bl	27a34 <fputs@plt+0x16944>
   28cb0:	subs	r5, r0, #0
   28cb4:	bne	28cf8 <fputs@plt+0x17c08>
   28cb8:	add	r1, sp, #56	; 0x38
   28cbc:	mov	r0, r9
   28cc0:	bl	288f8 <fputs@plt+0x17808>
   28cc4:	subs	r5, r0, #0
   28cc8:	bne	28cf8 <fputs@plt+0x17c08>
   28ccc:	ldr	r3, [r9, #44]	; 0x2c
   28cd0:	ldr	r1, [sp, #56]	; 0x38
   28cd4:	cmp	r3, #0
   28cd8:	str	r1, [r9, #20]
   28cdc:	beq	28d50 <fputs@plt+0x17c60>
   28ce0:	ldrd	sl, [r9]
   28ce4:	adds	r6, sl, r1
   28ce8:	add	r3, r3, sl
   28cec:	adc	r7, fp, r1, asr #31
   28cf0:	strd	r6, [r9]
   28cf4:	str	r3, [r9, #32]
   28cf8:	mov	r0, r5
   28cfc:	add	sp, sp, #108	; 0x6c
   28d00:	ldrd	r4, [sp]
   28d04:	ldrd	r6, [sp, #8]
   28d08:	ldrd	r8, [sp, #16]
   28d0c:	ldrd	sl, [sp, #24]
   28d10:	add	sp, sp, #32
   28d14:	pop	{pc}		; (ldr pc, [sp], #4)
   28d18:	mov	r3, #1
   28d1c:	cmp	r5, #0
   28d20:	str	r3, [r4, #20]
   28d24:	bne	28d2c <fputs@plt+0x17c3c>
   28d28:	mov	r5, #0
   28d2c:	mov	r0, r9
   28d30:	bl	206e4 <fputs@plt+0xf5f4>
   28d34:	b	28cf8 <fputs@plt+0x17c08>
   28d38:	mov	r3, #7
   28d3c:	ldr	r1, [sp, #80]	; 0x50
   28d40:	str	r3, [sp, #64]	; 0x40
   28d44:	ldrd	r2, [sp, #88]	; 0x58
   28d48:	strd	r2, [sp, #16]
   28d4c:	b	28b34 <fputs@plt+0x17a44>
   28d50:	add	r2, r9, #32
   28d54:	mov	r0, r9
   28d58:	bl	28704 <fputs@plt+0x17614>
   28d5c:	mov	r5, r0
   28d60:	b	28cf8 <fputs@plt+0x17c08>
   28d64:	add	r1, r4, #56	; 0x38
   28d68:	mov	r5, r0
   28d6c:	ldr	r9, [sp, #44]	; 0x2c
   28d70:	mov	r0, sl
   28d74:	bl	19b30 <fputs@plt+0x8a40>
   28d78:	add	ip, r4, #48	; 0x30
   28d7c:	ldrd	r0, [r4, #8]
   28d80:	ldrd	r2, [r4, #48]	; 0x30
   28d84:	strd	r2, [r4, #32]
   28d88:	ldrd	r2, [ip, #8]
   28d8c:	cmp	r1, r3
   28d90:	strd	r2, [r4, #40]	; 0x28
   28d94:	cmpeq	r0, r2
   28d98:	bne	28d2c <fputs@plt+0x17c3c>
   28d9c:	mov	r3, #1
   28da0:	str	r3, [r4, #20]
   28da4:	b	28d2c <fputs@plt+0x17c3c>
   28da8:	ldrd	r2, [r0, #8]
   28dac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28db0:	strd	r6, [sp, #8]
   28db4:	mov	r7, r0
   28db8:	strd	r8, [sp, #16]
   28dbc:	ldr	r9, [r0, #4]
   28dc0:	strd	sl, [sp, #24]
   28dc4:	ldr	r6, [r2, #4]
   28dc8:	str	lr, [sp, #32]
   28dcc:	sub	sp, sp, #28
   28dd0:	str	r1, [sp, #12]
   28dd4:	rsb	r0, r6, r6, lsl #3
   28dd8:	add	r0, r3, r0, lsl #3
   28ddc:	bl	28a58 <fputs@plt+0x17968>
   28de0:	cmp	r0, #0
   28de4:	bne	28f24 <fputs@plt+0x17e34>
   28de8:	ldr	r3, [r7]
   28dec:	movw	r5, #65534	; 0xfffe
   28df0:	orr	r4, r6, #1
   28df4:	and	r5, r5, r6
   28df8:	rsb	r4, r4, r4, lsl #3
   28dfc:	str	r0, [sp, #20]
   28e00:	ldr	r2, [r7, #12]
   28e04:	rsb	r5, r5, r5, lsl #3
   28e08:	add	r3, r6, r3
   28e0c:	add	r6, r3, r3, lsr #31
   28e10:	cmp	r3, #1
   28e14:	add	r5, r2, r5, lsl #3
   28e18:	asr	r6, r6, #1
   28e1c:	add	r4, r2, r4, lsl #3
   28e20:	ble	28f54 <fputs@plt+0x17e64>
   28e24:	movw	sl, #28087	; 0x6db7
   28e28:	movt	sl, #46811	; 0xb6db
   28e2c:	mov	r8, r0
   28e30:	add	fp, sp, #20
   28e34:	b	28ec4 <fputs@plt+0x17dd4>
   28e38:	ldr	r3, [r4, #24]
   28e3c:	cmp	r3, #0
   28e40:	beq	28e94 <fputs@plt+0x17da4>
   28e44:	ldr	ip, [r4, #20]
   28e48:	mov	r1, fp
   28e4c:	mov	r0, r9
   28e50:	ldr	r3, [r5, #20]
   28e54:	ldr	r2, [r5, #32]
   28e58:	str	ip, [sp, #4]
   28e5c:	ldr	ip, [r4, #32]
   28e60:	str	ip, [sp]
   28e64:	ldr	ip, [r9, #32]
   28e68:	blx	ip
   28e6c:	cmp	r0, #0
   28e70:	blt	28e90 <fputs@plt+0x17da0>
   28e74:	moveq	r3, #1
   28e78:	movne	r3, #0
   28e7c:	cmp	r5, r4
   28e80:	movcs	r3, #0
   28e84:	andcc	r3, r3, #1
   28e88:	cmp	r3, #0
   28e8c:	beq	28f40 <fputs@plt+0x17e50>
   28e90:	ldr	r2, [r7, #12]
   28e94:	sub	r3, r5, r2
   28e98:	eor	r0, r6, #1
   28e9c:	asr	r3, r3, #3
   28ea0:	ldr	r1, [r7, #8]
   28ea4:	mul	r3, sl, r3
   28ea8:	str	r3, [r1, r6, lsl #2]
   28eac:	asrs	r6, r6, #1
   28eb0:	ldr	r4, [r1, r0, lsl #2]
   28eb4:	str	r8, [sp, #20]
   28eb8:	rsb	r4, r4, r4, lsl #3
   28ebc:	add	r4, r2, r4, lsl #3
   28ec0:	beq	28efc <fputs@plt+0x17e0c>
   28ec4:	ldr	r3, [r5, #24]
   28ec8:	cmp	r3, #0
   28ecc:	bne	28e38 <fputs@plt+0x17d48>
   28ed0:	sub	r3, r4, r2
   28ed4:	ldr	r1, [r7, #8]
   28ed8:	eor	r0, r6, #1
   28edc:	asr	r3, r3, #3
   28ee0:	mul	r3, sl, r3
   28ee4:	str	r3, [r1, r6, lsl #2]
   28ee8:	asrs	r6, r6, #1
   28eec:	ldr	r5, [r1, r0, lsl #2]
   28ef0:	rsb	r5, r5, r5, lsl #3
   28ef4:	add	r5, r2, r5, lsl #3
   28ef8:	bne	28ec4 <fputs@plt+0x17dd4>
   28efc:	ldr	r3, [r1, #4]
   28f00:	ldr	r1, [r9, #12]
   28f04:	rsb	r3, r3, r3, lsl #3
   28f08:	add	r2, r2, r3, lsl #3
   28f0c:	ldr	r3, [r2, #24]
   28f10:	ldr	r2, [sp, #12]
   28f14:	clz	r3, r3
   28f18:	lsr	r3, r3, #5
   28f1c:	str	r3, [r2]
   28f20:	ldrb	r0, [r1, #11]
   28f24:	add	sp, sp, #28
   28f28:	ldrd	r4, [sp]
   28f2c:	ldrd	r6, [sp, #8]
   28f30:	ldrd	r8, [sp, #16]
   28f34:	ldrd	sl, [sp, #24]
   28f38:	add	sp, sp, #32
   28f3c:	pop	{pc}		; (ldr pc, [sp], #4)
   28f40:	ldr	r2, [r5, #24]
   28f44:	cmp	r2, #0
   28f48:	ldr	r2, [r7, #12]
   28f4c:	strne	r3, [sp, #20]
   28f50:	b	28ed0 <fputs@plt+0x17de0>
   28f54:	ldr	r1, [r7, #8]
   28f58:	b	28efc <fputs@plt+0x17e0c>
   28f5c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28f60:	mov	r4, r3
   28f64:	strd	r6, [sp, #8]
   28f68:	strd	r8, [sp, #16]
   28f6c:	mov	r9, r0
   28f70:	mov	r0, r1
   28f74:	strd	sl, [sp, #24]
   28f78:	mov	sl, r1
   28f7c:	str	lr, [sp, #32]
   28f80:	sub	sp, sp, #44	; 0x2c
   28f84:	ldrd	r6, [r2]
   28f88:	strd	r2, [sp, #24]
   28f8c:	bl	26620 <fputs@plt+0x15530>
   28f90:	subs	r8, r0, #0
   28f94:	str	r0, [r4]
   28f98:	beq	290bc <fputs@plt+0x17fcc>
   28f9c:	cmp	sl, #0
   28fa0:	ble	290c4 <fputs@plt+0x17fd4>
   28fa4:	add	r3, r9, #48	; 0x30
   28fa8:	add	fp, r9, #40	; 0x28
   28fac:	mov	r4, #0
   28fb0:	str	r3, [sp, #12]
   28fb4:	add	r3, sp, #32
   28fb8:	str	sl, [sp, #16]
   28fbc:	mov	sl, r9
   28fc0:	str	r3, [sp, #20]
   28fc4:	ldr	r9, [r8, #12]
   28fc8:	rsb	r5, r4, r4, lsl #3
   28fcc:	mov	r2, fp
   28fd0:	strd	r6, [sp]
   28fd4:	mov	r0, sl
   28fd8:	lsl	r5, r5, #3
   28fdc:	ldr	r3, [sp, #12]
   28fe0:	add	r7, r9, r5
   28fe4:	mov	r1, r7
   28fe8:	bl	27a34 <fputs@plt+0x16944>
   28fec:	subs	r3, r0, #0
   28ff0:	beq	2903c <fputs@plt+0x17f4c>
   28ff4:	ldrd	r6, [r7, #8]
   28ff8:	mov	r0, r8
   28ffc:	str	r3, [sp, #12]
   29000:	bl	20768 <fputs@plt+0xf678>
   29004:	ldr	r3, [sp, #28]
   29008:	mov	r2, #0
   2900c:	str	r2, [r3]
   29010:	ldr	r3, [sp, #12]
   29014:	mov	r0, r3
   29018:	ldr	r2, [sp, #24]
   2901c:	strd	r6, [r2]
   29020:	add	sp, sp, #44	; 0x2c
   29024:	ldrd	r4, [sp]
   29028:	ldrd	r6, [sp, #8]
   2902c:	ldrd	r8, [sp, #16]
   29030:	ldrd	sl, [sp, #24]
   29034:	add	sp, sp, #32
   29038:	pop	{pc}		; (ldr pc, [sp], #4)
   2903c:	mov	r2, #0
   29040:	mov	r3, #0
   29044:	ldr	r1, [sp, #20]
   29048:	mov	r0, r7
   2904c:	add	r4, r4, #1
   29050:	strd	r2, [sp, #32]
   29054:	bl	288f8 <fputs@plt+0x17808>
   29058:	ldr	r3, [r9, r5]
   2905c:	ldr	r1, [sp, #32]
   29060:	ldr	r2, [r7, #4]
   29064:	ldr	ip, [sp, #36]	; 0x24
   29068:	adds	r3, r3, r1
   2906c:	str	r3, [r7, #8]
   29070:	adc	r2, r2, ip
   29074:	subs	r3, r0, #0
   29078:	mov	r0, r7
   2907c:	str	r2, [r7, #12]
   29080:	bne	28ff4 <fputs@plt+0x17f04>
   29084:	bl	28a58 <fputs@plt+0x17968>
   29088:	ldr	r2, [sp, #16]
   2908c:	mov	r3, r0
   29090:	ldrd	r6, [r7, #8]
   29094:	cmp	r2, r4
   29098:	movle	r2, #0
   2909c:	movgt	r2, #1
   290a0:	cmp	r0, #0
   290a4:	movne	r2, #0
   290a8:	cmp	r2, #0
   290ac:	bne	28fc4 <fputs@plt+0x17ed4>
   290b0:	cmp	r0, #0
   290b4:	beq	29014 <fputs@plt+0x17f24>
   290b8:	b	28ff8 <fputs@plt+0x17f08>
   290bc:	mov	r3, #7
   290c0:	b	28ff8 <fputs@plt+0x17f08>
   290c4:	mov	r3, #0
   290c8:	b	29014 <fputs@plt+0x17f24>
   290cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   290d0:	strd	r6, [sp, #8]
   290d4:	mov	r6, r1
   290d8:	strd	sl, [sp, #24]
   290dc:	ldr	sl, [r1]
   290e0:	strd	r8, [sp, #16]
   290e4:	str	lr, [sp, #32]
   290e8:	sub	sp, sp, #36	; 0x24
   290ec:	str	r0, [r1, #4]
   290f0:	str	r0, [sp, #16]
   290f4:	cmp	sl, #0
   290f8:	ble	291b0 <fputs@plt+0x180c0>
   290fc:	mov	fp, #0
   29100:	mov	r9, fp
   29104:	str	fp, [sp, #12]
   29108:	ldr	r4, [r6, #12]
   2910c:	ldr	r3, [sp, #12]
   29110:	add	r4, r4, fp
   29114:	add	fp, fp, #56	; 0x38
   29118:	ldr	r5, [r4, #48]	; 0x30
   2911c:	add	r3, r3, #1
   29120:	str	r3, [sp, #12]
   29124:	cmp	r5, #0
   29128:	beq	291a0 <fputs@plt+0x180b0>
   2912c:	ldr	r7, [r5]
   29130:	ldr	r1, [r5, #4]
   29134:	ldr	r3, [r7, #8]
   29138:	mov	r0, r7
   2913c:	ldr	r8, [r3, #24]
   29140:	bl	290cc <fputs@plt+0x17fdc>
   29144:	cmp	r0, #0
   29148:	beq	29168 <fputs@plt+0x18078>
   2914c:	add	sp, sp, #36	; 0x24
   29150:	ldrd	r4, [sp]
   29154:	ldrd	r6, [sp, #8]
   29158:	ldrd	r8, [sp, #16]
   2915c:	ldrd	sl, [sp, #24]
   29160:	add	sp, sp, #32
   29164:	pop	{pc}		; (ldr pc, [sp], #4)
   29168:	ldr	ip, [r7, #56]	; 0x38
   2916c:	ldr	r1, [r5, #16]
   29170:	ldrd	r2, [r7, #64]	; 0x40
   29174:	cmp	ip, #0
   29178:	beq	29280 <fputs@plt+0x18190>
   2917c:	adds	r8, r2, r1
   29180:	mov	r0, r4
   29184:	strd	r2, [r5, #8]
   29188:	adc	r9, r3, r1, asr #31
   2918c:	str	ip, [r5, #48]	; 0x30
   29190:	strd	r8, [r7, #64]	; 0x40
   29194:	bl	28a58 <fputs@plt+0x17968>
   29198:	cmp	r0, #0
   2919c:	bne	2914c <fputs@plt+0x1805c>
   291a0:	ldr	r3, [sp, #12]
   291a4:	cmp	sl, r3
   291a8:	bne	29108 <fputs@plt+0x18018>
   291ac:	ldr	sl, [r6]
   291b0:	sub	r4, sl, #1
   291b4:	cmp	r4, #0
   291b8:	ble	29270 <fputs@plt+0x18180>
   291bc:	mov	r8, #0
   291c0:	add	r7, sp, #28
   291c4:	b	291cc <fputs@plt+0x180dc>
   291c8:	ldr	sl, [r6]
   291cc:	add	sl, sl, sl, lsr #31
   291d0:	asr	r3, sl, #1
   291d4:	sub	r5, r4, r3
   291d8:	cmp	r3, r4
   291dc:	lsl	r5, r5, #1
   291e0:	addle	r9, r5, #1
   291e4:	ble	291f8 <fputs@plt+0x18108>
   291e8:	ldr	r3, [r6, #8]
   291ec:	add	r2, r3, r4, lsl #3
   291f0:	ldr	r5, [r3, r4, lsl #3]
   291f4:	ldr	r9, [r2, #4]
   291f8:	rsb	r2, r5, r5, lsl #3
   291fc:	mov	r1, r7
   29200:	ldr	r0, [r6, #12]
   29204:	rsb	r3, r9, r9, lsl #3
   29208:	add	r2, r0, r2, lsl #3
   2920c:	add	r0, r0, r3, lsl #3
   29210:	ldr	r3, [r2, #24]
   29214:	cmp	r3, #0
   29218:	beq	29260 <fputs@plt+0x18170>
   2921c:	ldr	r3, [r0, #24]
   29220:	cmp	r3, #0
   29224:	moveq	r9, r5
   29228:	beq	29260 <fputs@plt+0x18170>
   2922c:	ldr	ip, [r0, #20]
   29230:	str	r8, [sp, #28]
   29234:	ldr	r3, [r2, #20]
   29238:	ldr	r2, [r2, #32]
   2923c:	str	ip, [sp, #4]
   29240:	ldr	ip, [r6, #4]
   29244:	ldr	lr, [r0, #32]
   29248:	mov	r0, ip
   2924c:	str	lr, [sp]
   29250:	ldr	sl, [ip, #32]
   29254:	blx	sl
   29258:	cmp	r0, #0
   2925c:	movle	r9, r5
   29260:	ldr	r3, [r6, #8]
   29264:	str	r9, [r3, r4, lsl #2]
   29268:	subs	r4, r4, #1
   2926c:	bne	291c8 <fputs@plt+0x180d8>
   29270:	ldr	r3, [sp, #16]
   29274:	ldr	r3, [r3, #12]
   29278:	ldrb	r0, [r3, #11]
   2927c:	b	2914c <fputs@plt+0x1805c>
   29280:	add	ip, r7, #56	; 0x38
   29284:	mov	r0, r8
   29288:	str	ip, [sp]
   2928c:	str	r1, [sp, #20]
   29290:	bl	26338 <fputs@plt+0x15248>
   29294:	mov	r2, #0
   29298:	mov	r3, #0
   2929c:	ldr	r1, [sp, #20]
   292a0:	cmp	r0, #0
   292a4:	strd	r2, [r7, #64]	; 0x40
   292a8:	bne	2914c <fputs@plt+0x1805c>
   292ac:	ldr	ip, [r7, #56]	; 0x38
   292b0:	b	2917c <fputs@plt+0x1808c>
   292b4:	mov	r0, #0
   292b8:	bx	lr
   292bc:	cmp	r0, #0
   292c0:	beq	292ec <fputs@plt+0x181fc>
   292c4:	ldr	r3, [pc, #44]	; 292f8 <fputs@plt+0x18208>
   292c8:	str	r4, [sp, #-8]!
   292cc:	add	r3, pc, r3
   292d0:	ldr	r3, [r3, #52]	; 0x34
   292d4:	str	lr, [sp, #4]
   292d8:	blx	r3
   292dc:	ldr	r4, [sp]
   292e0:	add	sp, sp, #4
   292e4:	asr	r1, r0, #31
   292e8:	pop	{pc}		; (ldr pc, [sp], #4)
   292ec:	mov	r0, #0
   292f0:	mov	r1, #0
   292f4:	bx	lr
   292f8:	andeq	r5, r8, ip, lsr #29
   292fc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   29300:	mov	r5, r0
   29304:	strd	r6, [sp, #8]
   29308:	mov	r7, r2
   2930c:	strd	r8, [sp, #16]
   29310:	mov	r8, r3
   29314:	strd	sl, [sp, #24]
   29318:	str	lr, [sp, #32]
   2931c:	sub	sp, sp, #12
   29320:	cmp	r1, #10
   29324:	addls	pc, pc, r1, lsl #2
   29328:	b	29728 <fputs@plt+0x18638>
   2932c:	b	293b0 <fputs@plt+0x182c0>
   29330:	b	293dc <fputs@plt+0x182ec>
   29334:	b	294b0 <fputs@plt+0x183c0>
   29338:	b	2965c <fputs@plt+0x1856c>
   2933c:	b	2962c <fputs@plt+0x1853c>
   29340:	b	2962c <fputs@plt+0x1853c>
   29344:	b	2962c <fputs@plt+0x1853c>
   29348:	b	296b8 <fputs@plt+0x185c8>
   2934c:	b	296b8 <fputs@plt+0x185c8>
   29350:	b	296b8 <fputs@plt+0x185c8>
   29354:	b	29358 <fputs@plt+0x18268>
   29358:	add	r5, r0, #448	; 0x1c0
   2935c:	mov	r1, #0
   29360:	ldrd	r2, [r5]
   29364:	str	r1, [r8]
   29368:	cmp	r2, #1
   2936c:	sbcs	r3, r3, #0
   29370:	movge	r3, #1
   29374:	bge	2938c <fputs@plt+0x1829c>
   29378:	ldrd	r2, [r5, #-8]
   2937c:	cmp	r2, #1
   29380:	sbcs	r3, r3, #0
   29384:	movge	r3, #1
   29388:	movlt	r3, r1
   2938c:	mov	r0, #0
   29390:	str	r3, [r7]
   29394:	add	sp, sp, #12
   29398:	ldrd	r4, [sp]
   2939c:	ldrd	r6, [sp, #8]
   293a0:	ldrd	r8, [sp, #16]
   293a4:	ldrd	sl, [sp, #24]
   293a8:	add	sp, sp, #32
   293ac:	pop	{pc}		; (ldr pc, [sp], #4)
   293b0:	ldr	r3, [r0, #264]	; 0x108
   293b4:	ldr	r2, [sp, #48]	; 0x30
   293b8:	str	r3, [r7]
   293bc:	ldr	r3, [r0, #268]	; 0x10c
   293c0:	cmp	r2, #0
   293c4:	str	r3, [r8]
   293c8:	beq	29654 <fputs@plt+0x18564>
   293cc:	ldr	r3, [r5, #264]	; 0x108
   293d0:	mov	r0, r1
   293d4:	str	r3, [r5, #268]	; 0x10c
   293d8:	b	29394 <fputs@plt+0x182a4>
   293dc:	ldr	r2, [r0, #20]
   293e0:	cmp	r2, #0
   293e4:	movle	r9, #0
   293e8:	ble	2949c <fputs@plt+0x183ac>
   293ec:	ldr	r3, [r0, #16]
   293f0:	add	lr, r3, r2, lsl #4
   293f4:	mov	r1, r3
   293f8:	ldr	r0, [r1, #4]
   293fc:	add	r1, r1, #16
   29400:	cmp	r0, #0
   29404:	beq	29414 <fputs@plt+0x18324>
   29408:	ldr	ip, [r0]
   2940c:	ldr	r0, [r0, #4]
   29410:	str	ip, [r0, #4]
   29414:	cmp	lr, r1
   29418:	bne	293f8 <fputs@plt+0x18308>
   2941c:	ldr	sl, [pc, #780]	; 29730 <fputs@plt+0x18640>
   29420:	mov	r6, #0
   29424:	mov	r9, r6
   29428:	add	sl, pc, sl
   2942c:	b	29434 <fputs@plt+0x18344>
   29430:	ldr	r3, [r5, #16]
   29434:	add	r3, r3, r6, lsl #4
   29438:	add	r6, r6, #1
   2943c:	ldr	r3, [r3, #4]
   29440:	cmp	r3, #0
   29444:	beq	29494 <fputs@plt+0x183a4>
   29448:	ldr	r2, [r3, #4]
   2944c:	ldr	r3, [sl, #132]	; 0x84
   29450:	ldr	fp, [r2]
   29454:	ldrh	r4, [fp, #148]	; 0x94
   29458:	ldr	r1, [fp, #160]	; 0xa0
   2945c:	ldr	r2, [fp, #212]	; 0xd4
   29460:	add	r4, r4, r1
   29464:	add	r4, r4, #60	; 0x3c
   29468:	ldr	r0, [r2, #44]	; 0x2c
   2946c:	blx	r3
   29470:	mul	r4, r0, r4
   29474:	mov	r0, fp
   29478:	ldr	r3, [sl, #52]	; 0x34
   2947c:	blx	r3
   29480:	ldr	r3, [fp, #160]	; 0xa0
   29484:	add	r0, r4, r0
   29488:	ldr	r2, [r5, #20]
   2948c:	add	r0, r0, r3
   29490:	add	r9, r9, r0
   29494:	cmp	r2, r6
   29498:	bgt	29430 <fputs@plt+0x18340>
   2949c:	mov	r3, #0
   294a0:	str	r9, [r7]
   294a4:	mov	r0, r3
   294a8:	str	r3, [r8]
   294ac:	b	29394 <fputs@plt+0x182a4>
   294b0:	ldr	r2, [r0, #20]
   294b4:	mov	r3, #0
   294b8:	str	r3, [sp, #4]
   294bc:	cmp	r2, r3
   294c0:	ble	29614 <fputs@plt+0x18524>
   294c4:	ldr	r3, [r0, #16]
   294c8:	add	lr, r3, r2, lsl #4
   294cc:	mov	r1, r3
   294d0:	ldr	r0, [r1, #4]
   294d4:	add	r1, r1, #16
   294d8:	cmp	r0, #0
   294dc:	beq	294ec <fputs@plt+0x183fc>
   294e0:	ldr	ip, [r0]
   294e4:	ldr	r0, [r0, #4]
   294e8:	str	ip, [r0, #4]
   294ec:	cmp	r1, lr
   294f0:	bne	294d0 <fputs@plt+0x183e0>
   294f4:	ldr	r9, [pc, #568]	; 29734 <fputs@plt+0x18644>
   294f8:	add	r1, sp, #4
   294fc:	mov	r6, #0
   29500:	str	r1, [r5, #456]	; 0x1c8
   29504:	add	r9, pc, r9
   29508:	b	2951c <fputs@plt+0x1842c>
   2950c:	add	r6, r6, #1
   29510:	cmp	r2, r6
   29514:	ble	29610 <fputs@plt+0x18520>
   29518:	ldr	r3, [r5, #16]
   2951c:	add	r3, r3, r6, lsl #4
   29520:	ldr	sl, [r3, #12]
   29524:	cmp	sl, #0
   29528:	beq	2950c <fputs@plt+0x1841c>
   2952c:	mov	r0, #16
   29530:	ldr	r3, [r9, #56]	; 0x38
   29534:	blx	r3
   29538:	ldr	r3, [sl, #12]
   2953c:	ldr	ip, [sl, #28]
   29540:	ldr	r2, [sl, #44]	; 0x2c
   29544:	ldr	r1, [sl, #60]	; 0x3c
   29548:	add	r3, r3, r2
   2954c:	ldr	r2, [sp, #4]
   29550:	add	r3, r3, ip
   29554:	add	r3, r3, r1
   29558:	mla	r3, r0, r3, r2
   2955c:	ldr	r0, [sl, #20]
   29560:	str	r3, [sp, #4]
   29564:	bl	292bc <fputs@plt+0x181cc>
   29568:	ldr	r3, [sp, #4]
   2956c:	add	r3, r3, r0
   29570:	ldr	r0, [sl, #52]	; 0x34
   29574:	str	r3, [sp, #4]
   29578:	bl	292bc <fputs@plt+0x181cc>
   2957c:	ldr	r3, [sp, #4]
   29580:	add	r3, r3, r0
   29584:	ldr	r0, [sl, #36]	; 0x24
   29588:	str	r3, [sp, #4]
   2958c:	bl	292bc <fputs@plt+0x181cc>
   29590:	ldr	r3, [sp, #4]
   29594:	add	r3, r3, r0
   29598:	ldr	r0, [sl, #68]	; 0x44
   2959c:	str	r3, [sp, #4]
   295a0:	bl	292bc <fputs@plt+0x181cc>
   295a4:	ldr	r3, [sp, #4]
   295a8:	ldr	r4, [sl, #48]	; 0x30
   295ac:	add	r0, r3, r0
   295b0:	cmp	r4, #0
   295b4:	str	r0, [sp, #4]
   295b8:	beq	295dc <fputs@plt+0x184ec>
   295bc:	ldr	r3, [r4, #8]
   295c0:	mov	r0, r5
   295c4:	subs	r1, r3, #0
   295c8:	beq	295d0 <fputs@plt+0x184e0>
   295cc:	bl	2284c <fputs@plt+0x1175c>
   295d0:	ldr	r4, [r4]
   295d4:	cmp	r4, #0
   295d8:	bne	295bc <fputs@plt+0x184cc>
   295dc:	ldr	r4, [sl, #16]
   295e0:	cmp	r4, #0
   295e4:	beq	29600 <fputs@plt+0x18510>
   295e8:	mov	r0, r5
   295ec:	ldr	r1, [r4, #8]
   295f0:	bl	21e78 <fputs@plt+0x10d88>
   295f4:	ldr	r4, [r4]
   295f8:	cmp	r4, #0
   295fc:	bne	295e8 <fputs@plt+0x184f8>
   29600:	ldr	r2, [r5, #20]
   29604:	add	r6, r6, #1
   29608:	cmp	r2, r6
   2960c:	bgt	29518 <fputs@plt+0x18428>
   29610:	ldr	r3, [sp, #4]
   29614:	mov	r2, #0
   29618:	mov	r0, r2
   2961c:	str	r2, [r5, #456]	; 0x1c8
   29620:	str	r2, [r8]
   29624:	str	r3, [r7]
   29628:	b	29394 <fputs@plt+0x182a4>
   2962c:	ldr	r2, [sp, #48]	; 0x30
   29630:	mov	r3, #0
   29634:	add	r5, r0, r1, lsl #2
   29638:	str	r3, [r7]
   2963c:	cmp	r2, r3
   29640:	ldr	r2, [r5, #256]	; 0x100
   29644:	movne	r0, r3
   29648:	str	r2, [r8]
   2964c:	strne	r3, [r5, #256]	; 0x100
   29650:	bne	29394 <fputs@plt+0x182a4>
   29654:	mov	r0, #0
   29658:	b	29394 <fputs@plt+0x182a4>
   2965c:	ldr	r4, [r0, #4]
   29660:	mov	r3, #0
   29664:	str	r3, [sp, #4]
   29668:	add	r3, sp, #4
   2966c:	str	r3, [r0, #456]	; 0x1c8
   29670:	cmp	r4, #0
   29674:	beq	296a0 <fputs@plt+0x185b0>
   29678:	mov	r1, r4
   2967c:	mov	r0, r5
   29680:	bl	20d38 <fputs@plt+0xfc48>
   29684:	mov	r1, r4
   29688:	mov	r0, r5
   2968c:	bl	19bf4 <fputs@plt+0x8b04>
   29690:	ldr	r4, [r4, #52]	; 0x34
   29694:	cmp	r4, #0
   29698:	bne	29678 <fputs@plt+0x18588>
   2969c:	ldr	r4, [sp, #4]
   296a0:	mov	r3, #0
   296a4:	mov	r0, r3
   296a8:	str	r3, [r5, #456]	; 0x1c8
   296ac:	str	r3, [r8]
   296b0:	str	r4, [r7]
   296b4:	b	29394 <fputs@plt+0x182a4>
   296b8:	ldr	r0, [r0, #20]
   296bc:	cmp	r0, #0
   296c0:	movle	ip, #0
   296c4:	ble	29714 <fputs@plt+0x18624>
   296c8:	ldr	r3, [r5, #16]
   296cc:	mov	ip, #0
   296d0:	lsl	r1, r1, #2
   296d4:	mov	r4, ip
   296d8:	add	r0, r3, r0, lsl #4
   296dc:	ldr	r2, [r3, #4]
   296e0:	add	r3, r3, #16
   296e4:	cmp	r2, #0
   296e8:	beq	2970c <fputs@plt+0x1861c>
   296ec:	ldr	r2, [r2, #4]
   296f0:	ldr	lr, [sp, #48]	; 0x30
   296f4:	ldr	r2, [r2]
   296f8:	cmp	lr, #0
   296fc:	add	r2, r2, r1
   29700:	ldr	lr, [r2, #164]	; 0xa4
   29704:	strne	r4, [r2, #164]	; 0xa4
   29708:	add	ip, ip, lr
   2970c:	cmp	r0, r3
   29710:	bne	296dc <fputs@plt+0x185ec>
   29714:	mov	r3, #0
   29718:	mov	r0, r3
   2971c:	str	r3, [r8]
   29720:	str	ip, [r7]
   29724:	b	29394 <fputs@plt+0x182a4>
   29728:	mov	r0, #1
   2972c:	b	29394 <fputs@plt+0x182a4>
   29730:	andeq	r5, r8, r0, asr sp
   29734:	andeq	r5, r8, r4, ror ip
   29738:	push	{lr}		; (str lr, [sp, #-4]!)
   2973c:	subs	lr, r0, #0
   29740:	beq	29790 <fputs@plt+0x186a0>
   29744:	cmp	r1, #0
   29748:	moveq	r0, #1
   2974c:	beq	2978c <fputs@plt+0x1869c>
   29750:	ldr	ip, [pc, #72]	; 297a0 <fputs@plt+0x186b0>
   29754:	ldrb	r2, [lr]
   29758:	ldrb	r3, [r1]
   2975c:	add	ip, pc, ip
   29760:	b	29774 <fputs@plt+0x18684>
   29764:	cmp	r2, #0
   29768:	beq	2978c <fputs@plt+0x1869c>
   2976c:	ldrb	r2, [lr, #1]!
   29770:	ldrb	r3, [r1, #1]!
   29774:	add	r0, ip, r2
   29778:	add	r3, ip, r3
   2977c:	ldrb	r0, [r0, #336]	; 0x150
   29780:	ldrb	r3, [r3, #336]	; 0x150
   29784:	subs	r0, r0, r3
   29788:	beq	29764 <fputs@plt+0x18674>
   2978c:	pop	{pc}		; (ldr pc, [sp], #4)
   29790:	adds	r0, r1, #0
   29794:	movne	r0, #1
   29798:	rsb	r0, r0, #0
   2979c:	pop	{pc}		; (ldr pc, [sp], #4)
   297a0:	andeq	ip, r6, ip, lsl #7
   297a4:	ldrh	r3, [r1, #50]	; 0x32
   297a8:	strd	r4, [sp, #-16]!
   297ac:	mov	r5, r1
   297b0:	str	r6, [sp, #8]
   297b4:	mov	r6, r0
   297b8:	str	lr, [sp, #12]
   297bc:	cmp	r3, #0
   297c0:	beq	298ac <fputs@plt+0x187bc>
   297c4:	ldr	r3, [r1, #4]
   297c8:	ldr	r2, [r0, #4]
   297cc:	ldrsh	r3, [r3]
   297d0:	ldrsh	r2, [r2]
   297d4:	cmp	r2, r3
   297d8:	moveq	r4, #0
   297dc:	beq	29844 <fputs@plt+0x18754>
   297e0:	b	2988c <fputs@plt+0x1879c>
   297e4:	ldr	r2, [r5, #28]
   297e8:	ldr	r3, [r6, #28]
   297ec:	ldrb	r2, [r2, r4]
   297f0:	ldrb	r3, [r3, r4]
   297f4:	cmp	r2, r3
   297f8:	bne	2988c <fputs@plt+0x1879c>
   297fc:	ldr	r2, [r6, #32]
   29800:	ldr	r3, [r5, #32]
   29804:	ldr	r1, [r2, r4, lsl #2]
   29808:	ldr	r0, [r3, r4, lsl #2]
   2980c:	add	r4, r4, #1
   29810:	bl	29738 <fputs@plt+0x18648>
   29814:	cmp	r0, #0
   29818:	lsl	r2, r4, #1
   2981c:	bne	2988c <fputs@plt+0x1879c>
   29820:	ldrh	r3, [r5, #50]	; 0x32
   29824:	cmp	r4, r3
   29828:	bge	298ac <fputs@plt+0x187bc>
   2982c:	ldr	r3, [r5, #4]
   29830:	ldr	r1, [r6, #4]
   29834:	ldrsh	r3, [r3, r2]
   29838:	ldrsh	r2, [r1, r2]
   2983c:	cmp	r2, r3
   29840:	bne	2988c <fputs@plt+0x1879c>
   29844:	cmn	r3, #2
   29848:	bne	297e4 <fputs@plt+0x186f4>
   2984c:	ldr	r0, [r5, #40]	; 0x28
   29850:	add	r3, r4, r4, lsl #2
   29854:	mvn	r2, #0
   29858:	ldr	r1, [r6, #40]	; 0x28
   2985c:	ldr	r0, [r0, #4]
   29860:	ldr	r1, [r1, #4]
   29864:	ldr	ip, [r0, r3, lsl #2]
   29868:	ldr	r3, [r1, r3, lsl #2]
   2986c:	mov	r0, ip
   29870:	cmp	r3, #0
   29874:	cmpne	ip, #0
   29878:	mov	r1, r3
   2987c:	beq	298a0 <fputs@plt+0x187b0>
   29880:	bl	1f60c <fputs@plt+0xe51c>
   29884:	cmp	r0, #0
   29888:	beq	297e4 <fputs@plt+0x186f4>
   2988c:	mov	r0, #0
   29890:	ldrd	r4, [sp]
   29894:	ldr	r6, [sp, #8]
   29898:	add	sp, sp, #12
   2989c:	pop	{pc}		; (ldr pc, [sp], #4)
   298a0:	cmp	ip, r3
   298a4:	bne	2988c <fputs@plt+0x1879c>
   298a8:	b	297e4 <fputs@plt+0x186f4>
   298ac:	ldr	r0, [r5, #36]	; 0x24
   298b0:	ldr	r1, [r6, #36]	; 0x24
   298b4:	cmp	r1, #0
   298b8:	cmpne	r0, #0
   298bc:	beq	298d4 <fputs@plt+0x187e4>
   298c0:	mvn	r2, #0
   298c4:	bl	1f60c <fputs@plt+0xe51c>
   298c8:	clz	r0, r0
   298cc:	lsr	r0, r0, #5
   298d0:	b	29890 <fputs@plt+0x187a0>
   298d4:	sub	r0, r0, r1
   298d8:	clz	r0, r0
   298dc:	lsr	r0, r0, #5
   298e0:	b	29890 <fputs@plt+0x187a0>
   298e4:	cmp	r0, #0
   298e8:	beq	299d4 <fputs@plt+0x188e4>
   298ec:	cmp	r1, #0
   298f0:	beq	299e4 <fputs@plt+0x188f4>
   298f4:	cmp	r2, #0
   298f8:	sub	r2, r2, #1
   298fc:	strd	r4, [sp, #-12]!
   29900:	str	lr, [sp, #8]
   29904:	ble	2999c <fputs@plt+0x188ac>
   29908:	ldrb	ip, [r0]
   2990c:	cmp	ip, #0
   29910:	beq	2999c <fputs@plt+0x188ac>
   29914:	ldr	r3, [pc, #208]	; 299ec <fputs@plt+0x188fc>
   29918:	ldrb	lr, [r1]
   2991c:	add	r3, pc, r3
   29920:	add	ip, r3, ip
   29924:	add	r3, r3, lr
   29928:	ldrb	ip, [ip, #336]	; 0x150
   2992c:	ldrb	r3, [r3, #336]	; 0x150
   29930:	cmp	ip, r3
   29934:	bne	2999c <fputs@plt+0x188ac>
   29938:	ldr	r4, [pc, #176]	; 299f0 <fputs@plt+0x18900>
   2993c:	add	lr, r1, #1
   29940:	add	ip, r0, #1
   29944:	add	r4, pc, r4
   29948:	b	29978 <fputs@plt+0x18888>
   2994c:	ldrb	r3, [ip], #1
   29950:	add	lr, lr, #1
   29954:	cmp	r3, #0
   29958:	add	r5, r4, r3
   2995c:	beq	2999c <fputs@plt+0x188ac>
   29960:	ldrb	r3, [r1]
   29964:	ldrb	r5, [r5, #336]	; 0x150
   29968:	add	r3, r4, r3
   2996c:	ldrb	r3, [r3, #336]	; 0x150
   29970:	cmp	r5, r3
   29974:	bne	2999c <fputs@plt+0x188ac>
   29978:	sub	r2, r2, #1
   2997c:	mov	r0, ip
   29980:	cmn	r2, #1
   29984:	mov	r1, lr
   29988:	bne	2994c <fputs@plt+0x1885c>
   2998c:	ldrd	r4, [sp]
   29990:	add	sp, sp, #8
   29994:	mov	r0, #0
   29998:	pop	{pc}		; (ldr pc, [sp], #4)
   2999c:	cmp	r2, #0
   299a0:	blt	2998c <fputs@plt+0x1889c>
   299a4:	ldr	r3, [pc, #72]	; 299f4 <fputs@plt+0x18904>
   299a8:	ldrb	r2, [r0]
   299ac:	ldrb	r1, [r1]
   299b0:	add	r3, pc, r3
   299b4:	ldrd	r4, [sp]
   299b8:	add	sp, sp, #8
   299bc:	add	r2, r3, r2
   299c0:	ldrb	r0, [r2, #336]	; 0x150
   299c4:	add	r3, r3, r1
   299c8:	ldrb	r1, [r3, #336]	; 0x150
   299cc:	sub	r0, r0, r1
   299d0:	pop	{pc}		; (ldr pc, [sp], #4)
   299d4:	adds	r1, r1, #0
   299d8:	movne	r1, #1
   299dc:	rsb	r0, r1, #0
   299e0:	bx	lr
   299e4:	mov	r0, #1
   299e8:	bx	lr
   299ec:	andeq	ip, r6, ip, asr #3
   299f0:	andeq	ip, r6, r4, lsr #3
   299f4:	andeq	ip, r6, r8, lsr r1
   299f8:	ldr	r1, [pc, #192]	; 29ac0 <fputs@plt+0x189d0>
   299fc:	mov	r2, #7
   29a00:	strd	r4, [sp, #-32]!	; 0xffffffe0
   29a04:	strd	r6, [sp, #8]
   29a08:	mov	r6, r0
   29a0c:	strd	r8, [sp, #16]
   29a10:	str	sl, [sp, #24]
   29a14:	add	r1, pc, r1
   29a18:	str	lr, [sp, #28]
   29a1c:	bl	298e4 <fputs@plt+0x187f4>
   29a20:	cmp	r0, #0
   29a24:	addeq	r6, r6, #7
   29a28:	cmp	r6, #0
   29a2c:	moveq	r7, r6
   29a30:	beq	29a40 <fputs@plt+0x18950>
   29a34:	mov	r0, r6
   29a38:	bl	10f34 <strlen@plt>
   29a3c:	bic	r7, r0, #-1073741824	; 0xc0000000
   29a40:	ldr	r4, [pc, #124]	; 29ac4 <fputs@plt+0x189d4>
   29a44:	ldr	r5, [pc, #124]	; 29ac8 <fputs@plt+0x189d8>
   29a48:	ldr	r8, [pc, #124]	; 29acc <fputs@plt+0x189dc>
   29a4c:	add	r4, pc, r4
   29a50:	add	r9, r4, #416	; 0x1a0
   29a54:	add	r4, r4, #424	; 0x1a8
   29a58:	add	r5, pc, r5
   29a5c:	add	r8, pc, r8
   29a60:	mov	r2, r7
   29a64:	mov	r1, r5
   29a68:	mov	r0, r6
   29a6c:	bl	298e4 <fputs@plt+0x187f4>
   29a70:	cmp	r0, #0
   29a74:	bne	29a8c <fputs@plt+0x1899c>
   29a78:	ldrb	r3, [r5, r7]
   29a7c:	add	r3, r8, r3
   29a80:	ldrb	r3, [r3, #64]	; 0x40
   29a84:	tst	r3, #70	; 0x46
   29a88:	beq	29ab8 <fputs@plt+0x189c8>
   29a8c:	cmp	r9, r4
   29a90:	beq	29a9c <fputs@plt+0x189ac>
   29a94:	ldr	r5, [r9], #4
   29a98:	b	29a60 <fputs@plt+0x18970>
   29a9c:	mov	r0, #0
   29aa0:	ldrd	r4, [sp]
   29aa4:	ldrd	r6, [sp, #8]
   29aa8:	ldrd	r8, [sp, #16]
   29aac:	ldr	sl, [sp, #24]
   29ab0:	add	sp, sp, #28
   29ab4:	pop	{pc}		; (ldr pc, [sp], #4)
   29ab8:	mov	r0, #1
   29abc:	b	29aa0 <fputs@plt+0x189b0>
   29ac0:	andeq	pc, r6, r8, lsr #32
   29ac4:	andeq	r4, r8, ip, ror #23
   29ac8:	ldrdeq	lr, [r6], -r0
   29acc:	andeq	ip, r6, ip, lsl #1
   29ad0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   29ad4:	mov	r4, r1
   29ad8:	mov	r5, r2
   29adc:	strd	r6, [sp, #8]
   29ae0:	mov	r6, r0
   29ae4:	mov	r7, r3
   29ae8:	str	r8, [sp, #16]
   29aec:	str	lr, [sp, #20]
   29af0:	ldrb	r1, [r0]
   29af4:	subs	r2, r1, #46	; 0x2e
   29af8:	movne	r2, #1
   29afc:	cmp	r1, #0
   29b00:	moveq	r2, #0
   29b04:	cmp	r2, #0
   29b08:	beq	29c44 <fputs@plt+0x18b54>
   29b0c:	mov	r2, #0
   29b10:	ldrb	r1, [r0, #1]!
   29b14:	add	r2, r2, #1
   29b18:	mov	r8, r2
   29b1c:	cmp	r1, #0
   29b20:	cmpne	r1, #46	; 0x2e
   29b24:	bne	29b10 <fputs@plt+0x18a20>
   29b28:	cmp	r7, #0
   29b2c:	beq	29b50 <fputs@plt+0x18a60>
   29b30:	mov	r1, r7
   29b34:	mov	r0, r6
   29b38:	bl	298e4 <fputs@plt+0x187f4>
   29b3c:	cmp	r0, #0
   29b40:	bne	29c2c <fputs@plt+0x18b3c>
   29b44:	ldrb	r3, [r7, r8]
   29b48:	cmp	r3, #0
   29b4c:	bne	29c2c <fputs@plt+0x18b3c>
   29b50:	add	r8, r8, #1
   29b54:	ldrb	r3, [r6, r8]
   29b58:	add	r6, r6, r8
   29b5c:	subs	r2, r3, #46	; 0x2e
   29b60:	movne	r2, #1
   29b64:	cmp	r3, #0
   29b68:	moveq	r2, #0
   29b6c:	cmp	r2, #0
   29b70:	moveq	r7, r2
   29b74:	beq	29b98 <fputs@plt+0x18aa8>
   29b78:	mov	r1, r6
   29b7c:	mov	r2, #0
   29b80:	ldrb	r3, [r1, #1]!
   29b84:	add	r2, r2, #1
   29b88:	mov	r7, r2
   29b8c:	cmp	r3, #0
   29b90:	cmpne	r3, #46	; 0x2e
   29b94:	bne	29b80 <fputs@plt+0x18a90>
   29b98:	cmp	r5, #0
   29b9c:	beq	29bc0 <fputs@plt+0x18ad0>
   29ba0:	mov	r1, r5
   29ba4:	mov	r0, r6
   29ba8:	bl	298e4 <fputs@plt+0x187f4>
   29bac:	cmp	r0, #0
   29bb0:	bne	29c2c <fputs@plt+0x18b3c>
   29bb4:	ldrb	r3, [r5, r7]
   29bb8:	cmp	r3, #0
   29bbc:	bne	29c2c <fputs@plt+0x18b3c>
   29bc0:	cmp	r4, #0
   29bc4:	beq	29c24 <fputs@plt+0x18b34>
   29bc8:	add	r7, r7, #1
   29bcc:	ldr	r1, [pc, #120]	; 29c4c <fputs@plt+0x18b5c>
   29bd0:	add	r0, r6, r7
   29bd4:	ldrb	r2, [r6, r7]
   29bd8:	ldrb	r3, [r4]
   29bdc:	add	r1, pc, r1
   29be0:	add	ip, r1, r2
   29be4:	ldrb	ip, [ip, #336]	; 0x150
   29be8:	add	r3, r1, r3
   29bec:	ldrb	r3, [r3, #336]	; 0x150
   29bf0:	cmp	r3, ip
   29bf4:	beq	29c1c <fputs@plt+0x18b2c>
   29bf8:	b	29c2c <fputs@plt+0x18b3c>
   29bfc:	ldrb	r2, [r0, #1]!
   29c00:	ldrb	r3, [r4, #1]!
   29c04:	add	ip, r1, r2
   29c08:	ldrb	ip, [ip, #336]	; 0x150
   29c0c:	add	r3, r1, r3
   29c10:	ldrb	r3, [r3, #336]	; 0x150
   29c14:	cmp	ip, r3
   29c18:	bne	29c2c <fputs@plt+0x18b3c>
   29c1c:	cmp	r2, #0
   29c20:	bne	29bfc <fputs@plt+0x18b0c>
   29c24:	mov	r0, #1
   29c28:	b	29c30 <fputs@plt+0x18b40>
   29c2c:	mov	r0, #0
   29c30:	ldrd	r4, [sp]
   29c34:	ldrd	r6, [sp, #8]
   29c38:	ldr	r8, [sp, #16]
   29c3c:	add	sp, sp, #20
   29c40:	pop	{pc}		; (ldr pc, [sp], #4)
   29c44:	mov	r8, r2
   29c48:	b	29b28 <fputs@plt+0x18a38>
   29c4c:	andeq	fp, r6, ip, lsl #30
   29c50:	strd	r4, [sp, #-36]!	; 0xffffffdc
   29c54:	ldr	r5, [pc, #236]	; 29d48 <fputs@plt+0x18c58>
   29c58:	strd	r6, [sp, #8]
   29c5c:	strd	r8, [sp, #16]
   29c60:	strd	sl, [sp, #24]
   29c64:	str	lr, [sp, #32]
   29c68:	sub	sp, sp, #20
   29c6c:	ldrb	r3, [r0]
   29c70:	add	r5, pc, r5
   29c74:	str	r1, [sp, #4]
   29c78:	add	r3, r5, r3
   29c7c:	ldrb	r3, [r3, #64]	; 0x40
   29c80:	tst	r3, #4
   29c84:	bne	29d30 <fputs@plt+0x18c40>
   29c88:	ldr	r8, [pc, #188]	; 29d4c <fputs@plt+0x18c5c>
   29c8c:	add	r4, r5, #2448	; 0x990
   29c90:	mov	sl, r2
   29c94:	add	r4, r4, #8
   29c98:	mov	r9, r0
   29c9c:	bl	10f34 <strlen@plt>
   29ca0:	bic	r7, r0, #-1073741824	; 0xc0000000
   29ca4:	add	r5, r5, #2464	; 0x9a0
   29ca8:	add	r6, r4, #16
   29cac:	add	fp, r4, #7
   29cb0:	add	r8, pc, r8
   29cb4:	mov	r2, #2
   29cb8:	add	r8, r8, #2480	; 0x9b0
   29cbc:	b	29cd4 <fputs@plt+0x18be4>
   29cc0:	cmp	r4, fp
   29cc4:	add	r5, r5, #1
   29cc8:	add	r6, r6, #1
   29ccc:	beq	29d10 <fputs@plt+0x18c20>
   29cd0:	ldrb	r2, [r4, #1]!
   29cd4:	cmp	r2, r7
   29cd8:	bne	29cc0 <fputs@plt+0x18bd0>
   29cdc:	ldrb	r0, [r5]
   29ce0:	mov	r1, r9
   29ce4:	add	r0, r8, r0
   29ce8:	bl	298e4 <fputs@plt+0x187f4>
   29cec:	cmp	r0, #0
   29cf0:	bne	29cc0 <fputs@plt+0x18bd0>
   29cf4:	ldr	r3, [sp, #4]
   29cf8:	ldrb	r2, [r6]
   29cfc:	cmp	r3, #0
   29d00:	beq	29d0c <fputs@plt+0x18c1c>
   29d04:	cmp	r2, #1
   29d08:	bhi	29cc0 <fputs@plt+0x18bd0>
   29d0c:	mov	sl, r2
   29d10:	mov	r0, sl
   29d14:	add	sp, sp, #20
   29d18:	ldrd	r4, [sp]
   29d1c:	ldrd	r6, [sp, #8]
   29d20:	ldrd	r8, [sp, #16]
   29d24:	ldrd	sl, [sp, #24]
   29d28:	add	sp, sp, #32
   29d2c:	pop	{pc}		; (ldr pc, [sp], #4)
   29d30:	mov	r3, #0
   29d34:	add	r1, sp, #12
   29d38:	str	r3, [sp, #12]
   29d3c:	bl	14450 <fputs@plt+0x3360>
   29d40:	ldrb	sl, [sp, #12]
   29d44:	b	29d10 <fputs@plt+0x18c20>
   29d48:	andeq	fp, r6, r8, ror lr
   29d4c:	andeq	fp, r6, r8, lsr lr
   29d50:	cmp	r3, r1
   29d54:	strd	r4, [sp, #-16]!
   29d58:	mov	r0, r2
   29d5c:	mov	r5, r1
   29d60:	movge	r2, r1
   29d64:	ldr	r1, [sp, #16]
   29d68:	movlt	r2, r3
   29d6c:	mov	r4, r3
   29d70:	str	r6, [sp, #8]
   29d74:	str	lr, [sp, #12]
   29d78:	bl	298e4 <fputs@plt+0x187f4>
   29d7c:	cmp	r0, #0
   29d80:	ldr	r6, [sp, #8]
   29d84:	subeq	r0, r5, r4
   29d88:	ldrd	r4, [sp]
   29d8c:	add	sp, sp, #12
   29d90:	pop	{pc}		; (ldr pc, [sp], #4)
   29d94:	mov	r0, #0
   29d98:	bx	lr
   29d9c:	ldr	r3, [pc, #12]	; 29db0 <fputs@plt+0x18cc0>
   29da0:	add	r3, pc, r3
   29da4:	str	r0, [r3, #220]	; 0xdc
   29da8:	mov	r0, #0
   29dac:	bx	lr
   29db0:	ldrdeq	r5, [r8], -r8
   29db4:	ldr	r0, [r0, #32]
   29db8:	bx	lr
   29dbc:	ldr	r0, [r0, #36]	; 0x24
   29dc0:	bx	lr
   29dc4:	cmp	r0, #0
   29dc8:	ldrne	r0, [r0, #168]	; 0xa8
   29dcc:	bx	lr
   29dd0:	cmp	r0, #0
   29dd4:	ldrbne	r0, [r0, #87]	; 0x57
   29dd8:	andne	r0, r0, #1
   29ddc:	moveq	r0, #1
   29de0:	bx	lr
   29de4:	ldrsh	ip, [r0, #68]	; 0x44
   29de8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   29dec:	strd	r6, [sp, #8]
   29df0:	str	r8, [sp, #16]
   29df4:	mov	r8, r0
   29df8:	str	lr, [sp, #20]
   29dfc:	cmp	ip, #0
   29e00:	ble	29e5c <fputs@plt+0x18d6c>
   29e04:	ldr	r2, [r0, #60]	; 0x3c
   29e08:	mov	r4, #0
   29e0c:	movw	r7, #9312	; 0x2460
   29e10:	mov	r6, #1
   29e14:	add	r5, r4, r4, lsl #2
   29e18:	add	r4, r4, #1
   29e1c:	lsl	r5, r5, #3
   29e20:	add	r3, r2, r5
   29e24:	ldrh	r1, [r3, #8]
   29e28:	mov	r0, r3
   29e2c:	tst	r7, r1
   29e30:	bne	29e40 <fputs@plt+0x18d50>
   29e34:	ldr	r1, [r3, #24]
   29e38:	cmp	r1, #0
   29e3c:	beq	29e50 <fputs@plt+0x18d60>
   29e40:	bl	209a4 <fputs@plt+0xf8b4>
   29e44:	ldr	r2, [r8, #60]	; 0x3c
   29e48:	ldrsh	ip, [r8, #68]	; 0x44
   29e4c:	add	r3, r2, r5
   29e50:	cmp	ip, r4
   29e54:	strh	r6, [r3, #8]
   29e58:	bgt	29e14 <fputs@plt+0x18d24>
   29e5c:	ldrsb	r3, [r8, #89]	; 0x59
   29e60:	cmp	r3, #0
   29e64:	blt	29e80 <fputs@plt+0x18d90>
   29e68:	ldrd	r4, [sp]
   29e6c:	mov	r0, #0
   29e70:	ldrd	r6, [sp, #8]
   29e74:	ldr	r8, [sp, #16]
   29e78:	add	sp, sp, #20
   29e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   29e80:	ldr	r3, [r8, #188]	; 0xbc
   29e84:	cmp	r3, #0
   29e88:	beq	29e68 <fputs@plt+0x18d78>
   29e8c:	ldrb	r3, [r8, #87]	; 0x57
   29e90:	orr	r3, r3, #1
   29e94:	strb	r3, [r8, #87]	; 0x57
   29e98:	b	29e68 <fputs@plt+0x18d78>
   29e9c:	b	1ba70 <fputs@plt+0xa980>
   29ea0:	str	r4, [sp, #-8]!
   29ea4:	str	lr, [sp, #4]
   29ea8:	bl	1b990 <fputs@plt+0xa8a0>
   29eac:	ldr	r4, [sp]
   29eb0:	add	sp, sp, #4
   29eb4:	pop	{pc}		; (ldr pc, [sp], #4)
   29eb8:	b	1b990 <fputs@plt+0xa8a0>
   29ebc:	ldrd	r2, [r0]
   29ec0:	cmp	r2, r3
   29ec4:	bgt	29ed4 <fputs@plt+0x18de4>
   29ec8:	mov	r0, #0
   29ecc:	mov	r1, #0
   29ed0:	bx	lr
   29ed4:	ldr	r2, [r0, #8]
   29ed8:	add	r1, r3, #1
   29edc:	str	r1, [r0, #4]
   29ee0:	ldr	r0, [r2, r3, lsl #2]
   29ee4:	b	29eb8 <fputs@plt+0x18dc8>
   29ee8:	ldrsh	r3, [r0, #8]
   29eec:	cmp	r3, #0
   29ef0:	ldrblt	r0, [r0, #11]
   29ef4:	movge	r0, #0
   29ef8:	bx	lr
   29efc:	ldrh	r2, [r0, #8]
   29f00:	ldr	r3, [pc, #16]	; 29f18 <fputs@plt+0x18e28>
   29f04:	and	r2, r2, #31
   29f08:	add	r3, pc, r3
   29f0c:	add	r3, r3, r2
   29f10:	ldrb	r0, [r3, #2508]	; 0x9cc
   29f14:	bx	lr
   29f18:	andeq	fp, r6, r0, ror #23
   29f1c:	b	20ad4 <fputs@plt+0xf9e4>
   29f20:	ldr	r0, [r0]
   29f24:	b	2122c <fputs@plt+0x1013c>
   29f28:	ldr	r0, [r0]
   29f2c:	mov	r2, r1
   29f30:	asr	r3, r1, #31
   29f34:	movw	ip, #9312	; 0x2460
   29f38:	ldrh	r1, [r0, #8]
   29f3c:	tst	ip, r1
   29f40:	bne	29f54 <fputs@plt+0x18e64>
   29f44:	mov	r1, #4
   29f48:	strd	r2, [r0]
   29f4c:	strh	r1, [r0, #8]
   29f50:	bx	lr
   29f54:	b	212a4 <fputs@plt+0x101b4>
   29f58:	ldr	r0, [r0]
   29f5c:	movw	ip, #9312	; 0x2460
   29f60:	ldrh	r1, [r0, #8]
   29f64:	tst	ip, r1
   29f68:	bne	29f90 <fputs@plt+0x18ea0>
   29f6c:	strd	r4, [sp, #-8]!
   29f70:	mov	r5, r3
   29f74:	mov	r4, r2
   29f78:	mov	r3, #4
   29f7c:	strd	r4, [r0]
   29f80:	strh	r3, [r0, #8]
   29f84:	ldrd	r4, [sp]
   29f88:	add	sp, sp, #8
   29f8c:	bx	lr
   29f90:	b	212a4 <fputs@plt+0x101b4>
   29f94:	ldr	r0, [r0]
   29f98:	movw	r2, #9312	; 0x2460
   29f9c:	ldrh	r3, [r0, #8]
   29fa0:	tst	r2, r3
   29fa4:	bne	29fb4 <fputs@plt+0x18ec4>
   29fa8:	mov	r3, #1
   29fac:	strh	r3, [r0, #8]
   29fb0:	bx	lr
   29fb4:	b	208e0 <fputs@plt+0xf7f0>
   29fb8:	ldr	r2, [r0]
   29fbc:	ldrh	r3, [r2, #8]
   29fc0:	strb	r1, [r2, #11]
   29fc4:	mvn	r3, r3, lsl #17
   29fc8:	mvn	r3, r3, lsr #17
   29fcc:	strh	r3, [r2, #8]
   29fd0:	bx	lr
   29fd4:	ldr	r0, [r0]
   29fd8:	b	20f48 <fputs@plt+0xfe58>
   29fdc:	ldr	r0, [r0]
   29fe0:	strd	r4, [sp, #-16]!
   29fe4:	ldr	r1, [r0, #32]
   29fe8:	ldr	r4, [r1, #92]	; 0x5c
   29fec:	str	r6, [sp, #8]
   29ff0:	str	lr, [sp, #12]
   29ff4:	asr	r5, r4, #31
   29ff8:	cmp	r5, r3
   29ffc:	cmpeq	r4, r2
   2a000:	movcc	r0, #18
   2a004:	bcc	2a014 <fputs@plt+0x18f24>
   2a008:	mov	r1, r2
   2a00c:	bl	20f48 <fputs@plt+0xfe58>
   2a010:	mov	r0, #0
   2a014:	ldrd	r4, [sp]
   2a018:	ldr	r6, [sp, #8]
   2a01c:	add	sp, sp, #12
   2a020:	pop	{pc}		; (ldr pc, [sp], #4)
   2a024:	str	r4, [sp, #-8]!
   2a028:	mov	r4, r0
   2a02c:	movw	r2, #9312	; 0x2460
   2a030:	ldr	r0, [r0]
   2a034:	ldrh	r3, [r0, #8]
   2a038:	str	lr, [sp, #4]
   2a03c:	tst	r2, r3
   2a040:	moveq	r3, #1
   2a044:	strheq	r3, [r0, #8]
   2a048:	bne	2a090 <fputs@plt+0x18fa0>
   2a04c:	mov	r2, #1
   2a050:	mov	r3, #7
   2a054:	strb	r2, [r4, #25]
   2a058:	ldr	r0, [r0, #32]
   2a05c:	str	r3, [r4, #20]
   2a060:	ldr	r3, [r0, #68]	; 0x44
   2a064:	bic	r3, r3, #-16777216	; 0xff000000
   2a068:	bic	r3, r3, #255	; 0xff
   2a06c:	cmp	r3, #0
   2a070:	bne	2a084 <fputs@plt+0x18f94>
   2a074:	ldr	r4, [sp]
   2a078:	ldr	lr, [sp, #4]
   2a07c:	add	sp, sp, #8
   2a080:	b	1a178 <fputs@plt+0x9088>
   2a084:	ldr	r4, [sp]
   2a088:	add	sp, sp, #4
   2a08c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a090:	bl	208e0 <fputs@plt+0xf7f0>
   2a094:	ldr	r0, [r4]
   2a098:	b	2a04c <fputs@plt+0x18f5c>
   2a09c:	ldr	r3, [r0, #4]
   2a0a0:	ldr	r0, [r3, #4]
   2a0a4:	bx	lr
   2a0a8:	ldr	r3, [r0]
   2a0ac:	ldr	r0, [r3, #32]
   2a0b0:	bx	lr
   2a0b4:	ldr	r3, [r0, #12]
   2a0b8:	ldr	r3, [r3, #204]	; 0xcc
   2a0bc:	cmp	r3, #0
   2a0c0:	beq	2a0f4 <fputs@plt+0x19004>
   2a0c4:	ldr	r0, [r0, #16]
   2a0c8:	b	2a0d8 <fputs@plt+0x18fe8>
   2a0cc:	ldr	r3, [r3, #16]
   2a0d0:	cmp	r3, #0
   2a0d4:	beq	2a0f4 <fputs@plt+0x19004>
   2a0d8:	ldr	r2, [r3]
   2a0dc:	cmp	r2, r0
   2a0e0:	bne	2a0cc <fputs@plt+0x18fdc>
   2a0e4:	ldr	r2, [r3, #4]
   2a0e8:	cmp	r2, r1
   2a0ec:	bne	2a0cc <fputs@plt+0x18fdc>
   2a0f0:	ldr	r3, [r3, #8]
   2a0f4:	mov	r0, r3
   2a0f8:	bx	lr
   2a0fc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2a100:	subs	r5, r1, #0
   2a104:	strd	r6, [sp, #8]
   2a108:	mov	r7, r3
   2a10c:	strd	r8, [sp, #16]
   2a110:	mov	r8, r2
   2a114:	str	sl, [sp, #24]
   2a118:	str	lr, [sp, #28]
   2a11c:	blt	2a194 <fputs@plt+0x190a4>
   2a120:	ldr	r9, [r0, #12]
   2a124:	mov	r6, r0
   2a128:	ldr	r4, [r9, #204]	; 0xcc
   2a12c:	cmp	r4, #0
   2a130:	beq	2a1c0 <fputs@plt+0x190d0>
   2a134:	ldr	r2, [r0, #16]
   2a138:	b	2a148 <fputs@plt+0x19058>
   2a13c:	ldr	r4, [r4, #16]
   2a140:	cmp	r4, #0
   2a144:	beq	2a1c0 <fputs@plt+0x190d0>
   2a148:	ldr	r3, [r4]
   2a14c:	cmp	r3, r2
   2a150:	bne	2a13c <fputs@plt+0x1904c>
   2a154:	ldr	r3, [r4, #4]
   2a158:	cmp	r3, r5
   2a15c:	bne	2a13c <fputs@plt+0x1904c>
   2a160:	ldr	r3, [r4, #12]
   2a164:	cmp	r3, #0
   2a168:	beq	2a174 <fputs@plt+0x19084>
   2a16c:	ldr	r0, [r4, #8]
   2a170:	blx	r3
   2a174:	str	r8, [r4, #8]
   2a178:	str	r7, [r4, #12]
   2a17c:	ldrd	r4, [sp]
   2a180:	ldrd	r6, [sp, #8]
   2a184:	ldrd	r8, [sp, #16]
   2a188:	ldr	sl, [sp, #24]
   2a18c:	add	sp, sp, #28
   2a190:	pop	{pc}		; (ldr pc, [sp], #4)
   2a194:	cmp	r7, #0
   2a198:	beq	2a17c <fputs@plt+0x1908c>
   2a19c:	mov	r0, r8
   2a1a0:	mov	r3, r7
   2a1a4:	ldrd	r4, [sp]
   2a1a8:	ldrd	r6, [sp, #8]
   2a1ac:	ldrd	r8, [sp, #16]
   2a1b0:	ldr	sl, [sp, #24]
   2a1b4:	ldr	lr, [sp, #28]
   2a1b8:	add	sp, sp, #32
   2a1bc:	bx	r3
   2a1c0:	mov	r2, #20
   2a1c4:	mov	r3, #0
   2a1c8:	ldr	r0, [r9]
   2a1cc:	bl	2416c <fputs@plt+0x1307c>
   2a1d0:	subs	r4, r0, #0
   2a1d4:	beq	2a194 <fputs@plt+0x190a4>
   2a1d8:	ldr	r2, [r6, #16]
   2a1dc:	ldr	r3, [r9, #204]	; 0xcc
   2a1e0:	stm	r4, {r2, r5}
   2a1e4:	str	r3, [r4, #16]
   2a1e8:	str	r4, [r9, #204]	; 0xcc
   2a1ec:	ldrb	r3, [r6, #25]
   2a1f0:	cmp	r3, #0
   2a1f4:	bne	2a174 <fputs@plt+0x19084>
   2a1f8:	mov	r2, #1
   2a1fc:	str	r3, [r6, #20]
   2a200:	strb	r2, [r6, #25]
   2a204:	b	2a174 <fputs@plt+0x19084>
   2a208:	ldr	r3, [r0, #8]
   2a20c:	ldr	r0, [r3, #12]
   2a210:	bx	lr
   2a214:	cmp	r0, #0
   2a218:	ldrhne	r0, [r0, #84]	; 0x54
   2a21c:	bx	lr
   2a220:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2a224:	mov	r4, r1
   2a228:	ldr	r5, [r0]
   2a22c:	strd	r6, [sp, #8]
   2a230:	mov	r6, r0
   2a234:	mov	r7, r2
   2a238:	str	r8, [sp, #16]
   2a23c:	mov	r8, r3
   2a240:	str	lr, [sp, #20]
   2a244:	bl	2a214 <fputs@plt+0x19124>
   2a248:	cmp	r4, #0
   2a24c:	cmpge	r0, r4
   2a250:	ble	2a2ac <fputs@plt+0x191bc>
   2a254:	mla	r0, r8, r0, r4
   2a258:	ldr	r3, [r6, #16]
   2a25c:	add	r0, r0, r0, lsl #2
   2a260:	add	r0, r3, r0, lsl #3
   2a264:	blx	r7
   2a268:	ldrb	r3, [r5, #69]	; 0x45
   2a26c:	cmp	r3, #0
   2a270:	beq	2a298 <fputs@plt+0x191a8>
   2a274:	ldr	r3, [r5, #164]	; 0xa4
   2a278:	cmp	r3, #0
   2a27c:	bne	2a2ac <fputs@plt+0x191bc>
   2a280:	ldr	r2, [r5, #256]	; 0x100
   2a284:	mov	r0, r3
   2a288:	strb	r3, [r5, #69]	; 0x45
   2a28c:	str	r3, [r5, #248]	; 0xf8
   2a290:	sub	r3, r2, #1
   2a294:	str	r3, [r5, #256]	; 0x100
   2a298:	ldrd	r4, [sp]
   2a29c:	ldrd	r6, [sp, #8]
   2a2a0:	ldr	r8, [sp, #16]
   2a2a4:	add	sp, sp, #20
   2a2a8:	pop	{pc}		; (ldr pc, [sp], #4)
   2a2ac:	mov	r0, #0
   2a2b0:	b	2a298 <fputs@plt+0x191a8>
   2a2b4:	cmp	r0, #0
   2a2b8:	beq	2a2d4 <fputs@plt+0x191e4>
   2a2bc:	ldr	r3, [r0, #20]
   2a2c0:	cmp	r3, #0
   2a2c4:	beq	2a2d0 <fputs@plt+0x191e0>
   2a2c8:	ldrh	r0, [r0, #84]	; 0x54
   2a2cc:	bx	lr
   2a2d0:	mov	r0, r3
   2a2d4:	bx	lr
   2a2d8:	str	r4, [sp, #-8]!
   2a2dc:	mov	r4, r0
   2a2e0:	str	lr, [sp, #4]
   2a2e4:	vpush	{d8}
   2a2e8:	bl	21194 <fputs@plt+0x100a4>
   2a2ec:	bl	29e9c <fputs@plt+0x18dac>
   2a2f0:	vmov.f64	d8, d0
   2a2f4:	mov	r0, r4
   2a2f8:	bl	21138 <fputs@plt+0x10048>
   2a2fc:	vmov.f64	d0, d8
   2a300:	vpop	{d8}
   2a304:	ldr	r4, [sp]
   2a308:	add	sp, sp, #4
   2a30c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a310:	strd	r4, [sp, #-16]!
   2a314:	mov	r5, r0
   2a318:	str	r6, [sp, #8]
   2a31c:	str	lr, [sp, #12]
   2a320:	bl	21194 <fputs@plt+0x100a4>
   2a324:	bl	29ea0 <fputs@plt+0x18db0>
   2a328:	mov	r4, r0
   2a32c:	mov	r0, r5
   2a330:	bl	21138 <fputs@plt+0x10048>
   2a334:	mov	r0, r4
   2a338:	ldrd	r4, [sp]
   2a33c:	ldr	r6, [sp, #8]
   2a340:	add	sp, sp, #12
   2a344:	pop	{pc}		; (ldr pc, [sp], #4)
   2a348:	strd	r4, [sp, #-16]!
   2a34c:	str	r6, [sp, #8]
   2a350:	mov	r6, r0
   2a354:	str	lr, [sp, #12]
   2a358:	bl	21194 <fputs@plt+0x100a4>
   2a35c:	bl	29eb8 <fputs@plt+0x18dc8>
   2a360:	mov	r4, r0
   2a364:	mov	r5, r1
   2a368:	mov	r0, r6
   2a36c:	bl	21138 <fputs@plt+0x10048>
   2a370:	mov	r0, r4
   2a374:	mov	r1, r5
   2a378:	ldrd	r4, [sp]
   2a37c:	ldr	r6, [sp, #8]
   2a380:	add	sp, sp, #12
   2a384:	pop	{pc}		; (ldr pc, [sp], #4)
   2a388:	strd	r4, [sp, #-16]!
   2a38c:	mov	r5, r0
   2a390:	str	r6, [sp, #8]
   2a394:	str	lr, [sp, #12]
   2a398:	bl	21194 <fputs@plt+0x100a4>
   2a39c:	ldrh	r3, [r0, #8]
   2a3a0:	mov	r4, r0
   2a3a4:	tst	r3, #2048	; 0x800
   2a3a8:	beq	2a3b8 <fputs@plt+0x192c8>
   2a3ac:	bic	r3, r3, #2048	; 0x800
   2a3b0:	orr	r3, r3, #4096	; 0x1000
   2a3b4:	strh	r3, [r0, #8]
   2a3b8:	mov	r0, r5
   2a3bc:	bl	21138 <fputs@plt+0x10048>
   2a3c0:	mov	r0, r4
   2a3c4:	ldrd	r4, [sp]
   2a3c8:	ldr	r6, [sp, #8]
   2a3cc:	add	sp, sp, #12
   2a3d0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a3d4:	strd	r4, [sp, #-16]!
   2a3d8:	mov	r5, r0
   2a3dc:	str	r6, [sp, #8]
   2a3e0:	str	lr, [sp, #12]
   2a3e4:	bl	21194 <fputs@plt+0x100a4>
   2a3e8:	bl	29efc <fputs@plt+0x18e0c>
   2a3ec:	mov	r4, r0
   2a3f0:	mov	r0, r5
   2a3f4:	bl	21138 <fputs@plt+0x10048>
   2a3f8:	mov	r0, r4
   2a3fc:	ldrd	r4, [sp]
   2a400:	ldr	r6, [sp, #8]
   2a404:	add	sp, sp, #12
   2a408:	pop	{pc}		; (ldr pc, [sp], #4)
   2a40c:	ldr	r2, [pc, #16]	; 2a424 <fputs@plt+0x19334>
   2a410:	mov	r3, #0
   2a414:	ldr	ip, [pc, #12]	; 2a428 <fputs@plt+0x19338>
   2a418:	add	r2, pc, r2
   2a41c:	ldr	r2, [r2, ip]
   2a420:	b	2a220 <fputs@plt+0x19130>
   2a424:	andeq	r4, r8, r0, ror #23
   2a428:	andeq	r0, r0, ip, lsl r1
   2a42c:	ldr	r2, [pc, #16]	; 2a444 <fputs@plt+0x19354>
   2a430:	mov	r3, #0
   2a434:	ldr	ip, [pc, #12]	; 2a448 <fputs@plt+0x19358>
   2a438:	add	r2, pc, r2
   2a43c:	ldr	r2, [r2, ip]
   2a440:	b	2a220 <fputs@plt+0x19130>
   2a444:	andeq	r4, r8, r0, asr #23
   2a448:	andeq	r0, r0, r4, lsr r1
   2a44c:	ldr	r2, [pc, #16]	; 2a464 <fputs@plt+0x19374>
   2a450:	mov	r3, #1
   2a454:	ldr	ip, [pc, #12]	; 2a468 <fputs@plt+0x19378>
   2a458:	add	r2, pc, r2
   2a45c:	ldr	r2, [r2, ip]
   2a460:	b	2a220 <fputs@plt+0x19130>
   2a464:	andeq	r4, r8, r0, lsr #23
   2a468:	andeq	r0, r0, ip, lsl r1
   2a46c:	ldr	r2, [pc, #16]	; 2a484 <fputs@plt+0x19394>
   2a470:	mov	r3, #1
   2a474:	ldr	ip, [pc, #12]	; 2a488 <fputs@plt+0x19398>
   2a478:	add	r2, pc, r2
   2a47c:	ldr	r2, [r2, ip]
   2a480:	b	2a220 <fputs@plt+0x19130>
   2a484:	andeq	r4, r8, r0, lsl #23
   2a488:	andeq	r0, r0, r4, lsr r1
   2a48c:	cmp	r0, #0
   2a490:	ldrshne	r0, [r0, #68]	; 0x44
   2a494:	bx	lr
   2a498:	cmp	r1, #0
   2a49c:	movle	r3, #1
   2a4a0:	movgt	r3, #0
   2a4a4:	cmp	r0, #0
   2a4a8:	moveq	r3, #1
   2a4ac:	cmp	r3, #0
   2a4b0:	bne	2a4d0 <fputs@plt+0x193e0>
   2a4b4:	ldrsh	r2, [r0, #70]	; 0x46
   2a4b8:	cmp	r2, r1
   2a4bc:	blt	2a4d0 <fputs@plt+0x193e0>
   2a4c0:	ldr	r3, [r0, #64]	; 0x40
   2a4c4:	sub	r1, r1, #-1073741823	; 0xc0000001
   2a4c8:	ldr	r0, [r3, r1, lsl #2]
   2a4cc:	bx	lr
   2a4d0:	mov	r0, #0
   2a4d4:	bx	lr
   2a4d8:	strd	r4, [sp, #-16]!
   2a4dc:	subs	r5, r1, #0
   2a4e0:	str	r6, [sp, #8]
   2a4e4:	str	lr, [sp, #12]
   2a4e8:	beq	2a520 <fputs@plt+0x19430>
   2a4ec:	cmp	r0, #0
   2a4f0:	beq	2a520 <fputs@plt+0x19430>
   2a4f4:	mov	r4, r0
   2a4f8:	mov	r0, r5
   2a4fc:	bl	10f34 <strlen@plt>
   2a500:	bic	r2, r0, #-1073741824	; 0xc0000000
   2a504:	mov	r1, r5
   2a508:	ldr	r6, [sp, #8]
   2a50c:	mov	r0, r4
   2a510:	ldrd	r4, [sp]
   2a514:	ldr	lr, [sp, #12]
   2a518:	add	sp, sp, #16
   2a51c:	b	20300 <fputs@plt+0xf210>
   2a520:	ldrd	r4, [sp]
   2a524:	mov	r0, #0
   2a528:	ldr	r6, [sp, #8]
   2a52c:	add	sp, sp, #12
   2a530:	pop	{pc}		; (ldr pc, [sp], #4)
   2a534:	ldrsh	r3, [r0, #68]	; 0x44
   2a538:	ldrsh	r2, [r1, #68]	; 0x44
   2a53c:	cmp	r2, r3
   2a540:	bne	2a5c4 <fputs@plt+0x194d4>
   2a544:	ldrsb	r2, [r1, #89]	; 0x59
   2a548:	cmp	r2, #0
   2a54c:	blt	2a5f0 <fputs@plt+0x19500>
   2a550:	ldrsb	r2, [r0, #89]	; 0x59
   2a554:	cmp	r2, #0
   2a558:	blt	2a5cc <fputs@plt+0x194dc>
   2a55c:	cmp	r3, #0
   2a560:	ble	2a618 <fputs@plt+0x19528>
   2a564:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2a568:	mov	r4, #0
   2a56c:	mov	r5, r4
   2a570:	strd	r6, [sp, #8]
   2a574:	mov	r7, r1
   2a578:	mov	r6, r0
   2a57c:	str	r8, [sp, #16]
   2a580:	str	lr, [sp, #20]
   2a584:	ldr	r1, [r6, #60]	; 0x3c
   2a588:	add	r5, r5, #1
   2a58c:	ldr	r0, [r7, #60]	; 0x3c
   2a590:	add	r1, r1, r4
   2a594:	add	r0, r0, r4
   2a598:	add	r4, r4, #40	; 0x28
   2a59c:	bl	20fb4 <fputs@plt+0xfec4>
   2a5a0:	ldrsh	r3, [r6, #68]	; 0x44
   2a5a4:	cmp	r5, r3
   2a5a8:	blt	2a584 <fputs@plt+0x19494>
   2a5ac:	ldrd	r4, [sp]
   2a5b0:	mov	r0, #0
   2a5b4:	ldrd	r6, [sp, #8]
   2a5b8:	ldr	r8, [sp, #16]
   2a5bc:	add	sp, sp, #20
   2a5c0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a5c4:	mov	r0, #1
   2a5c8:	bx	lr
   2a5cc:	ldr	r2, [r0, #188]	; 0xbc
   2a5d0:	cmp	r2, #0
   2a5d4:	beq	2a55c <fputs@plt+0x1946c>
   2a5d8:	ldrb	r2, [r0, #87]	; 0x57
   2a5dc:	cmp	r3, #0
   2a5e0:	orr	r2, r2, #1
   2a5e4:	strb	r2, [r0, #87]	; 0x57
   2a5e8:	bgt	2a564 <fputs@plt+0x19474>
   2a5ec:	b	2a618 <fputs@plt+0x19528>
   2a5f0:	ldr	r2, [r1, #188]	; 0xbc
   2a5f4:	cmp	r2, #0
   2a5f8:	beq	2a550 <fputs@plt+0x19460>
   2a5fc:	ldrb	r2, [r1, #87]	; 0x57
   2a600:	orr	r2, r2, #1
   2a604:	strb	r2, [r1, #87]	; 0x57
   2a608:	ldrsb	r2, [r0, #89]	; 0x59
   2a60c:	cmp	r2, #0
   2a610:	bge	2a55c <fputs@plt+0x1946c>
   2a614:	b	2a5cc <fputs@plt+0x194dc>
   2a618:	mov	r0, #0
   2a61c:	bx	lr
   2a620:	cmp	r0, #0
   2a624:	ldrne	r0, [r0]
   2a628:	bx	lr
   2a62c:	cmp	r0, #0
   2a630:	ldrbne	r0, [r0, #89]	; 0x59
   2a634:	ubfxne	r0, r0, #5, #1
   2a638:	moveq	r0, #1
   2a63c:	bx	lr
   2a640:	cmp	r0, #0
   2a644:	beq	2a674 <fputs@plt+0x19584>
   2a648:	ldr	r3, [r0, #76]	; 0x4c
   2a64c:	cmp	r3, #0
   2a650:	blt	2a670 <fputs@plt+0x19580>
   2a654:	ldr	r0, [r0, #40]	; 0x28
   2a658:	movw	r3, #3491	; 0xda3
   2a65c:	movt	r3, #48626	; 0xbdf2
   2a660:	sub	r0, r0, r3
   2a664:	clz	r0, r0
   2a668:	lsr	r0, r0, #5
   2a66c:	bx	lr
   2a670:	mov	r0, #0
   2a674:	bx	lr
   2a678:	cmp	r1, #0
   2a67c:	ldreq	r0, [r0, #4]
   2a680:	ldrne	r0, [r1, #52]	; 0x34
   2a684:	bx	lr
   2a688:	add	r1, r0, r1, lsl #2
   2a68c:	cmp	r2, #0
   2a690:	movne	r3, #0
   2a694:	ldr	r0, [r1, #108]	; 0x6c
   2a698:	strne	r3, [r1, #108]	; 0x6c
   2a69c:	bx	lr
   2a6a0:	str	r4, [sp, #-8]!
   2a6a4:	mov	r4, r0
   2a6a8:	str	lr, [sp, #4]
   2a6ac:	bl	29efc <fputs@plt+0x18e0c>
   2a6b0:	cmp	r0, #3
   2a6b4:	beq	2a6c4 <fputs@plt+0x195d4>
   2a6b8:	ldr	r4, [sp]
   2a6bc:	add	sp, sp, #4
   2a6c0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a6c4:	mov	r0, r4
   2a6c8:	mov	r1, #0
   2a6cc:	bl	15d90 <fputs@plt+0x4ca0>
   2a6d0:	mov	r0, r4
   2a6d4:	ldr	r4, [sp]
   2a6d8:	ldr	lr, [sp, #4]
   2a6dc:	add	sp, sp, #8
   2a6e0:	b	29efc <fputs@plt+0x18e0c>
   2a6e4:	cmp	r0, #0
   2a6e8:	beq	2a704 <fputs@plt+0x19614>
   2a6ec:	ldr	r3, [r0, #20]
   2a6f0:	cmp	r3, #0
   2a6f4:	beq	2a700 <fputs@plt+0x19610>
   2a6f8:	ldr	r0, [r0, #4]
   2a6fc:	bx	lr
   2a700:	mov	r0, r3
   2a704:	bx	lr
   2a708:	ldr	r3, [r0, #4]
   2a70c:	str	r1, [r0, #296]	; 0x128
   2a710:	str	r2, [r0, #300]	; 0x12c
   2a714:	cmp	r3, #0
   2a718:	beq	2a734 <fputs@plt+0x19644>
   2a71c:	ldrb	r2, [r3, #87]	; 0x57
   2a720:	orr	r2, r2, #1
   2a724:	strb	r2, [r3, #87]	; 0x57
   2a728:	ldr	r3, [r3, #52]	; 0x34
   2a72c:	cmp	r3, #0
   2a730:	bne	2a71c <fputs@plt+0x1962c>
   2a734:	mov	r0, #0
   2a738:	bx	lr
   2a73c:	ldr	r2, [pc, #44]	; 2a770 <fputs@plt+0x19680>
   2a740:	mov	r3, #91	; 0x5b
   2a744:	str	r4, [sp, #-8]!
   2a748:	str	lr, [sp, #4]
   2a74c:	add	r2, pc, r2
   2a750:	add	r2, r2, #2528	; 0x9e0
   2a754:	add	r2, r2, #12
   2a758:	bl	16b1c <fputs@plt+0x5a2c>
   2a75c:	clz	r0, r0
   2a760:	ldr	r4, [sp]
   2a764:	add	sp, sp, #4
   2a768:	lsr	r0, r0, #5
   2a76c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a770:	muleq	r6, ip, r3
   2a774:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2a778:	mov	r4, r0
   2a77c:	mov	r5, r3
   2a780:	strd	r6, [sp, #8]
   2a784:	mov	r6, r1
   2a788:	str	r8, [sp, #16]
   2a78c:	str	lr, [sp, #20]
   2a790:	sub	sp, sp, #8
   2a794:	ldrb	r1, [r0]
   2a798:	cmp	r1, #0
   2a79c:	beq	2a800 <fputs@plt+0x19710>
   2a7a0:	sub	r8, r2, #2
   2a7a4:	mov	r7, #0
   2a7a8:	sub	r3, r1, #48	; 0x30
   2a7ac:	mov	r0, #0
   2a7b0:	cmp	r3, #9
   2a7b4:	bhi	2a7d4 <fputs@plt+0x196e4>
   2a7b8:	add	r0, r0, r0, lsl #2
   2a7bc:	add	r0, r1, r0, lsl #1
   2a7c0:	ldrb	r1, [r4, #1]!
   2a7c4:	sub	r0, r0, #48	; 0x30
   2a7c8:	sub	r3, r1, #48	; 0x30
   2a7cc:	cmp	r3, #9
   2a7d0:	bls	2a7b8 <fputs@plt+0x196c8>
   2a7d4:	mov	r1, #0
   2a7d8:	add	r7, r7, #1
   2a7dc:	bl	148bc <fputs@plt+0x37cc>
   2a7e0:	strh	r0, [r8, #2]!
   2a7e4:	ldrb	r1, [r4]
   2a7e8:	cmp	r1, #32
   2a7ec:	ldrbeq	r1, [r4, #1]
   2a7f0:	addeq	r4, r4, #1
   2a7f4:	cmp	r1, #0
   2a7f8:	cmpne	r7, r6
   2a7fc:	blt	2a7a8 <fputs@plt+0x196b8>
   2a800:	ldrb	r3, [r5, #55]	; 0x37
   2a804:	ldr	r6, [pc, #248]	; 2a904 <fputs@plt+0x19814>
   2a808:	ldr	r7, [pc, #248]	; 2a908 <fputs@plt+0x19818>
   2a80c:	bic	r3, r3, #68	; 0x44
   2a810:	ldr	r8, [pc, #244]	; 2a90c <fputs@plt+0x1981c>
   2a814:	strb	r3, [r5, #55]	; 0x37
   2a818:	add	r6, pc, r6
   2a81c:	ldrb	r3, [r4]
   2a820:	add	r7, pc, r7
   2a824:	add	r8, pc, r8
   2a828:	cmp	r3, #0
   2a82c:	beq	2a884 <fputs@plt+0x19794>
   2a830:	mov	r1, r4
   2a834:	mov	r0, r6
   2a838:	bl	2a73c <fputs@plt+0x1964c>
   2a83c:	cmp	r0, #0
   2a840:	bne	2a89c <fputs@plt+0x197ac>
   2a844:	ldrb	r3, [r5, #55]	; 0x37
   2a848:	orr	r3, r3, #4
   2a84c:	strb	r3, [r5, #55]	; 0x37
   2a850:	ldrb	r3, [r4]
   2a854:	tst	r3, #223	; 0xdf
   2a858:	beq	2a874 <fputs@plt+0x19784>
   2a85c:	ldrb	r3, [r4, #1]!
   2a860:	tst	r3, #223	; 0xdf
   2a864:	bne	2a85c <fputs@plt+0x1976c>
   2a868:	cmp	r3, #32
   2a86c:	bne	2a828 <fputs@plt+0x19738>
   2a870:	ldrb	r3, [r4, #1]!
   2a874:	cmp	r3, #32
   2a878:	beq	2a870 <fputs@plt+0x19780>
   2a87c:	cmp	r3, #0
   2a880:	bne	2a830 <fputs@plt+0x19740>
   2a884:	add	sp, sp, #8
   2a888:	ldrd	r4, [sp]
   2a88c:	ldrd	r6, [sp, #8]
   2a890:	ldr	r8, [sp, #16]
   2a894:	add	sp, sp, #20
   2a898:	pop	{pc}		; (ldr pc, [sp], #4)
   2a89c:	mov	r1, r4
   2a8a0:	mov	r0, r7
   2a8a4:	bl	2a73c <fputs@plt+0x1964c>
   2a8a8:	subs	r3, r0, #0
   2a8ac:	bne	2a8e0 <fputs@plt+0x197f0>
   2a8b0:	adds	r0, r4, #3
   2a8b4:	str	r3, [sp, #4]
   2a8b8:	moveq	r0, #0
   2a8bc:	moveq	r1, #0
   2a8c0:	beq	2a8d4 <fputs@plt+0x197e4>
   2a8c4:	add	r1, sp, #4
   2a8c8:	bl	14450 <fputs@plt+0x3360>
   2a8cc:	ldr	r0, [sp, #4]
   2a8d0:	asr	r1, r0, #31
   2a8d4:	bl	148bc <fputs@plt+0x37cc>
   2a8d8:	strh	r0, [r5, #48]	; 0x30
   2a8dc:	b	2a850 <fputs@plt+0x19760>
   2a8e0:	mov	r1, r4
   2a8e4:	mov	r0, r8
   2a8e8:	bl	2a73c <fputs@plt+0x1964c>
   2a8ec:	cmp	r0, #0
   2a8f0:	bne	2a850 <fputs@plt+0x19760>
   2a8f4:	ldrb	r3, [r5, #55]	; 0x37
   2a8f8:	orr	r3, r3, #64	; 0x40
   2a8fc:	strb	r3, [r5, #55]	; 0x37
   2a900:	b	2a850 <fputs@plt+0x19760>
   2a904:	andeq	lr, r6, ip, lsr #4
   2a908:	andeq	lr, r6, r0, lsr r2
   2a90c:	andeq	lr, r6, r8, lsr r2
   2a910:	strd	r4, [sp, #-16]!
   2a914:	subs	r5, r2, #0
   2a918:	str	r6, [sp, #8]
   2a91c:	str	lr, [sp, #12]
   2a920:	sub	sp, sp, #56	; 0x38
   2a924:	beq	2a9cc <fputs@plt+0x198dc>
   2a928:	ldr	r1, [r5]
   2a92c:	cmp	r1, #0
   2a930:	beq	2a9cc <fputs@plt+0x198dc>
   2a934:	ldr	r3, [r5, #8]
   2a938:	cmp	r3, #0
   2a93c:	beq	2a9cc <fputs@plt+0x198dc>
   2a940:	mov	r4, r0
   2a944:	ldm	r0, {r0, r2}
   2a948:	bl	16264 <fputs@plt+0x5174>
   2a94c:	subs	r6, r0, #0
   2a950:	beq	2a9cc <fputs@plt+0x198dc>
   2a954:	ldr	r1, [r5, #4]
   2a958:	cmp	r1, #0
   2a95c:	beq	2a9e4 <fputs@plt+0x198f4>
   2a960:	ldr	r0, [r5]
   2a964:	bl	29738 <fputs@plt+0x18648>
   2a968:	cmp	r0, #0
   2a96c:	bne	2aa0c <fputs@plt+0x1991c>
   2a970:	ldr	r4, [r6, #8]
   2a974:	cmp	r4, #0
   2a978:	bne	2a98c <fputs@plt+0x1989c>
   2a97c:	b	2a9e4 <fputs@plt+0x198f4>
   2a980:	ldr	r4, [r4, #20]
   2a984:	cmp	r4, #0
   2a988:	beq	2a9e4 <fputs@plt+0x198f4>
   2a98c:	ldrb	r3, [r4, #55]	; 0x37
   2a990:	and	r3, r3, #3
   2a994:	cmp	r3, #2
   2a998:	bne	2a980 <fputs@plt+0x19890>
   2a99c:	ldr	r0, [r5, #8]
   2a9a0:	mov	r3, r4
   2a9a4:	ldrb	ip, [r4, #55]	; 0x37
   2a9a8:	ldrh	r1, [r4, #50]	; 0x32
   2a9ac:	ldr	r2, [r4, #8]
   2a9b0:	bfc	ip, #2, #1
   2a9b4:	add	r1, r1, #1
   2a9b8:	strb	ip, [r4, #55]	; 0x37
   2a9bc:	bl	2a774 <fputs@plt+0x19684>
   2a9c0:	ldr	r3, [r4, #36]	; 0x24
   2a9c4:	cmp	r3, #0
   2a9c8:	beq	2aa28 <fputs@plt+0x19938>
   2a9cc:	mov	r0, #0
   2a9d0:	add	sp, sp, #56	; 0x38
   2a9d4:	ldrd	r4, [sp]
   2a9d8:	ldr	r6, [sp, #8]
   2a9dc:	add	sp, sp, #12
   2a9e0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a9e4:	ldr	r0, [r5, #8]
   2a9e8:	mov	r3, sp
   2a9ec:	add	r2, r6, #38	; 0x26
   2a9f0:	ldrh	ip, [r6, #40]	; 0x28
   2a9f4:	mov	r1, #1
   2a9f8:	strh	ip, [sp, #48]	; 0x30
   2a9fc:	bl	2a774 <fputs@plt+0x19684>
   2aa00:	ldrh	r3, [sp, #48]	; 0x30
   2aa04:	strh	r3, [r6, #40]	; 0x28
   2aa08:	b	2a9cc <fputs@plt+0x198dc>
   2aa0c:	ldm	r4, {r0, r2}
   2aa10:	ldr	r1, [r5, #4]
   2aa14:	bl	16394 <fputs@plt+0x52a4>
   2aa18:	subs	r4, r0, #0
   2aa1c:	ldr	r0, [r5, #8]
   2aa20:	bne	2a9a0 <fputs@plt+0x198b0>
   2aa24:	b	2a9e8 <fputs@plt+0x198f8>
   2aa28:	ldr	r3, [r4, #8]
   2aa2c:	ldrsh	r3, [r3]
   2aa30:	strh	r3, [r6, #38]	; 0x26
   2aa34:	b	2a9cc <fputs@plt+0x198dc>
   2aa38:	ldr	ip, [pc, #40]	; 2aa68 <fputs@plt+0x19978>
   2aa3c:	mov	r3, r2
   2aa40:	str	r4, [sp, #-8]!
   2aa44:	str	lr, [sp, #4]
   2aa48:	add	ip, pc, ip
   2aa4c:	add	r2, ip, #2544	; 0x9f0
   2aa50:	bl	16b1c <fputs@plt+0x5a2c>
   2aa54:	clz	r0, r0
   2aa58:	ldr	r4, [sp]
   2aa5c:	add	sp, sp, #4
   2aa60:	lsr	r0, r0, #5
   2aa64:	pop	{pc}		; (ldr pc, [sp], #4)
   2aa68:	andeq	fp, r6, r0, lsr #1
   2aa6c:	ldr	r1, [pc, #144]	; 2ab04 <fputs@plt+0x19a14>
   2aa70:	str	r4, [sp, #-8]!
   2aa74:	add	r1, pc, r1
   2aa78:	ldr	r3, [r1, #336]	; 0x150
   2aa7c:	str	lr, [sp, #4]
   2aa80:	sub	lr, r3, #1
   2aa84:	cmp	lr, #0
   2aa88:	blt	2aad0 <fputs@plt+0x199e0>
   2aa8c:	ldr	r4, [r1, #340]	; 0x154
   2aa90:	ldr	ip, [r4, lr, lsl #2]
   2aa94:	add	r1, r4, lr, lsl #2
   2aa98:	cmp	r0, ip
   2aa9c:	subne	r3, r3, #2
   2aaa0:	movne	r2, lr
   2aaa4:	addne	r3, r4, r3, lsl #2
   2aaa8:	bne	2aabc <fputs@plt+0x199cc>
   2aaac:	b	2aae0 <fputs@plt+0x199f0>
   2aab0:	ldr	ip, [r1]
   2aab4:	cmp	ip, r0
   2aab8:	beq	2aae0 <fputs@plt+0x199f0>
   2aabc:	sub	r2, r2, #1
   2aac0:	mov	r1, r3
   2aac4:	cmn	r2, #1
   2aac8:	sub	r3, r3, #4
   2aacc:	bne	2aab0 <fputs@plt+0x199c0>
   2aad0:	ldr	r4, [sp]
   2aad4:	add	sp, sp, #4
   2aad8:	mov	r0, #0
   2aadc:	pop	{pc}		; (ldr pc, [sp], #4)
   2aae0:	ldr	r3, [pc, #32]	; 2ab08 <fputs@plt+0x19a18>
   2aae4:	mov	r0, #1
   2aae8:	ldr	r2, [r4, lr, lsl #2]
   2aaec:	ldr	r4, [sp]
   2aaf0:	add	sp, sp, #4
   2aaf4:	add	r3, pc, r3
   2aaf8:	str	r2, [r1]
   2aafc:	str	lr, [r3, #336]	; 0x150
   2ab00:	pop	{pc}		; (ldr pc, [sp], #4)
   2ab04:	ldrdeq	r8, [r8], -r4
   2ab08:	andeq	r8, r8, r4, asr sp
   2ab0c:	cmp	r0, #0
   2ab10:	bxeq	lr
   2ab14:	strd	r4, [sp, #-16]!
   2ab18:	ldr	r3, [r0, #-4]
   2ab1c:	str	r6, [sp, #8]
   2ab20:	sub	r6, r0, #4
   2ab24:	str	lr, [sp, #12]
   2ab28:	cmp	r3, #1
   2ab2c:	ble	2ab54 <fputs@plt+0x19a64>
   2ab30:	sub	r5, r0, #8
   2ab34:	mov	r4, r6
   2ab38:	add	r5, r5, r3, lsl #2
   2ab3c:	ldr	r3, [r4, #4]!
   2ab40:	subs	r0, r3, #0
   2ab44:	beq	2ab4c <fputs@plt+0x19a5c>
   2ab48:	bl	19898 <fputs@plt+0x87a8>
   2ab4c:	cmp	r4, r5
   2ab50:	bne	2ab3c <fputs@plt+0x19a4c>
   2ab54:	mov	r0, r6
   2ab58:	ldrd	r4, [sp]
   2ab5c:	ldr	r6, [sp, #8]
   2ab60:	ldr	lr, [sp, #12]
   2ab64:	add	sp, sp, #16
   2ab68:	b	19898 <fputs@plt+0x87a8>
   2ab6c:	ldr	r3, [pc, #16]	; 2ab84 <fputs@plt+0x19a94>
   2ab70:	ldrb	r2, [r0, #74]	; 0x4a
   2ab74:	add	r3, pc, r3
   2ab78:	add	r3, r3, r2
   2ab7c:	ldrb	r0, [r3, #2547]	; 0x9f3
   2ab80:	bx	lr
   2ab84:	andeq	sl, r6, r4, ror pc
   2ab88:	ldrb	r1, [r0]
   2ab8c:	cmp	r1, #0
   2ab90:	beq	2b114 <fputs@plt+0x1a024>
   2ab94:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2ab98:	ldr	r5, [pc, #1404]	; 2b11c <fputs@plt+0x1a02c>
   2ab9c:	strd	r6, [sp, #8]
   2aba0:	mov	r7, #0
   2aba4:	ldr	r4, [pc, #1396]	; 2b120 <fputs@plt+0x1a030>
   2aba8:	str	r8, [sp, #16]
   2abac:	ldr	r6, [pc, #1392]	; 2b124 <fputs@plt+0x1a034>
   2abb0:	add	r5, pc, r5
   2abb4:	str	lr, [sp, #20]
   2abb8:	add	r4, pc, r4
   2abbc:	add	r6, pc, r6
   2abc0:	sub	r2, r1, #9
   2abc4:	ldrb	r3, [r0, #1]
   2abc8:	cmp	r2, #87	; 0x57
   2abcc:	addls	pc, pc, r2, lsl #2
   2abd0:	b	2ae54 <fputs@plt+0x19d64>
   2abd4:	b	2ae48 <fputs@plt+0x19d58>
   2abd8:	b	2ae48 <fputs@plt+0x19d58>
   2abdc:	b	2ae54 <fputs@plt+0x19d64>
   2abe0:	b	2ae48 <fputs@plt+0x19d58>
   2abe4:	b	2ae48 <fputs@plt+0x19d58>
   2abe8:	b	2ae54 <fputs@plt+0x19d64>
   2abec:	b	2ae54 <fputs@plt+0x19d64>
   2abf0:	b	2ae54 <fputs@plt+0x19d64>
   2abf4:	b	2ae54 <fputs@plt+0x19d64>
   2abf8:	b	2ae54 <fputs@plt+0x19d64>
   2abfc:	b	2ae54 <fputs@plt+0x19d64>
   2ac00:	b	2ae54 <fputs@plt+0x19d64>
   2ac04:	b	2ae54 <fputs@plt+0x19d64>
   2ac08:	b	2ae54 <fputs@plt+0x19d64>
   2ac0c:	b	2ae54 <fputs@plt+0x19d64>
   2ac10:	b	2ae54 <fputs@plt+0x19d64>
   2ac14:	b	2ae54 <fputs@plt+0x19d64>
   2ac18:	b	2ae54 <fputs@plt+0x19d64>
   2ac1c:	b	2ae54 <fputs@plt+0x19d64>
   2ac20:	b	2ae54 <fputs@plt+0x19d64>
   2ac24:	b	2ae54 <fputs@plt+0x19d64>
   2ac28:	b	2ae54 <fputs@plt+0x19d64>
   2ac2c:	b	2ae54 <fputs@plt+0x19d64>
   2ac30:	b	2ae48 <fputs@plt+0x19d58>
   2ac34:	b	2ae54 <fputs@plt+0x19d64>
   2ac38:	b	2addc <fputs@plt+0x19cec>
   2ac3c:	b	2ae54 <fputs@plt+0x19d64>
   2ac40:	b	2ae54 <fputs@plt+0x19d64>
   2ac44:	b	2ae54 <fputs@plt+0x19d64>
   2ac48:	b	2ae54 <fputs@plt+0x19d64>
   2ac4c:	b	2addc <fputs@plt+0x19cec>
   2ac50:	b	2ae54 <fputs@plt+0x19d64>
   2ac54:	b	2ae54 <fputs@plt+0x19d64>
   2ac58:	b	2ae54 <fputs@plt+0x19d64>
   2ac5c:	b	2ae54 <fputs@plt+0x19d64>
   2ac60:	b	2ae54 <fputs@plt+0x19d64>
   2ac64:	b	2ad94 <fputs@plt+0x19ca4>
   2ac68:	b	2ae54 <fputs@plt+0x19d64>
   2ac6c:	b	2ad80 <fputs@plt+0x19c90>
   2ac70:	b	2ae54 <fputs@plt+0x19d64>
   2ac74:	b	2ae54 <fputs@plt+0x19d64>
   2ac78:	b	2ae54 <fputs@plt+0x19d64>
   2ac7c:	b	2ae54 <fputs@plt+0x19d64>
   2ac80:	b	2ae54 <fputs@plt+0x19d64>
   2ac84:	b	2ae54 <fputs@plt+0x19d64>
   2ac88:	b	2ae54 <fputs@plt+0x19d64>
   2ac8c:	b	2ae54 <fputs@plt+0x19d64>
   2ac90:	b	2ae54 <fputs@plt+0x19d64>
   2ac94:	b	2ae54 <fputs@plt+0x19d64>
   2ac98:	b	2ae54 <fputs@plt+0x19d64>
   2ac9c:	b	2ad34 <fputs@plt+0x19c44>
   2aca0:	b	2ae54 <fputs@plt+0x19d64>
   2aca4:	b	2ae54 <fputs@plt+0x19d64>
   2aca8:	b	2ae54 <fputs@plt+0x19d64>
   2acac:	b	2ae54 <fputs@plt+0x19d64>
   2acb0:	b	2ae54 <fputs@plt+0x19d64>
   2acb4:	b	2ae54 <fputs@plt+0x19d64>
   2acb8:	b	2ae54 <fputs@plt+0x19d64>
   2acbc:	b	2ae54 <fputs@plt+0x19d64>
   2acc0:	b	2ae54 <fputs@plt+0x19d64>
   2acc4:	b	2ae54 <fputs@plt+0x19d64>
   2acc8:	b	2ae54 <fputs@plt+0x19d64>
   2accc:	b	2ae54 <fputs@plt+0x19d64>
   2acd0:	b	2ae54 <fputs@plt+0x19d64>
   2acd4:	b	2ae54 <fputs@plt+0x19d64>
   2acd8:	b	2ae54 <fputs@plt+0x19d64>
   2acdc:	b	2ae54 <fputs@plt+0x19d64>
   2ace0:	b	2ae54 <fputs@plt+0x19d64>
   2ace4:	b	2ae54 <fputs@plt+0x19d64>
   2ace8:	b	2ae54 <fputs@plt+0x19d64>
   2acec:	b	2ae54 <fputs@plt+0x19d64>
   2acf0:	b	2ae54 <fputs@plt+0x19d64>
   2acf4:	b	2ae54 <fputs@plt+0x19d64>
   2acf8:	b	2ae54 <fputs@plt+0x19d64>
   2acfc:	b	2ae54 <fputs@plt+0x19d64>
   2ad00:	b	2ae54 <fputs@plt+0x19d64>
   2ad04:	b	2ae54 <fputs@plt+0x19d64>
   2ad08:	b	2ae54 <fputs@plt+0x19d64>
   2ad0c:	b	2ae54 <fputs@plt+0x19d64>
   2ad10:	b	2ae54 <fputs@plt+0x19d64>
   2ad14:	b	2ae54 <fputs@plt+0x19d64>
   2ad18:	b	2ae54 <fputs@plt+0x19d64>
   2ad1c:	b	2ae14 <fputs@plt+0x19d24>
   2ad20:	b	2ae54 <fputs@plt+0x19d64>
   2ad24:	b	2ae54 <fputs@plt+0x19d64>
   2ad28:	b	2ae54 <fputs@plt+0x19d64>
   2ad2c:	b	2ae54 <fputs@plt+0x19d64>
   2ad30:	b	2addc <fputs@plt+0x19cec>
   2ad34:	mov	r1, r3
   2ad38:	mov	ip, #0
   2ad3c:	ldr	r3, [pc, #996]	; 2b128 <fputs@plt+0x1a038>
   2ad40:	cmp	r1, #0
   2ad44:	add	r0, r0, #1
   2ad48:	add	r3, pc, r3
   2ad4c:	add	r3, r3, r7, lsl #3
   2ad50:	add	r3, r3, ip
   2ad54:	ldrb	r7, [r3, #2556]	; 0x9fc
   2ad58:	bne	2abc0 <fputs@plt+0x19ad0>
   2ad5c:	sub	r3, r7, #1
   2ad60:	clz	r3, r3
   2ad64:	lsr	r3, r3, #5
   2ad68:	ldrd	r4, [sp]
   2ad6c:	mov	r0, r3
   2ad70:	ldrd	r6, [sp, #8]
   2ad74:	ldr	r8, [sp, #16]
   2ad78:	add	sp, sp, #20
   2ad7c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ad80:	cmp	r3, #42	; 0x2a
   2ad84:	beq	2afb4 <fputs@plt+0x19ec4>
   2ad88:	mov	r1, r3
   2ad8c:	mov	ip, #2
   2ad90:	b	2ad3c <fputs@plt+0x19c4c>
   2ad94:	cmp	r3, #45	; 0x2d
   2ad98:	bne	2ad88 <fputs@plt+0x19c98>
   2ad9c:	ldrb	r2, [r0]
   2ada0:	cmp	r2, #10
   2ada4:	cmpne	r2, #0
   2ada8:	beq	2b0bc <fputs@plt+0x19fcc>
   2adac:	add	r2, r0, #1
   2adb0:	b	2adb8 <fputs@plt+0x19cc8>
   2adb4:	ldrb	r3, [r2, #1]!
   2adb8:	cmp	r3, #0
   2adbc:	cmpne	r3, #10
   2adc0:	mov	r0, r2
   2adc4:	bne	2adb4 <fputs@plt+0x19cc4>
   2adc8:	cmp	r3, #0
   2adcc:	beq	2ad5c <fputs@plt+0x19c6c>
   2add0:	ldrb	r1, [r0, #1]
   2add4:	mov	ip, #1
   2add8:	b	2ad3c <fputs@plt+0x19c4c>
   2addc:	cmp	r3, #0
   2ade0:	add	r2, r0, #1
   2ade4:	beq	2ad68 <fputs@plt+0x19c78>
   2ade8:	cmp	r1, r3
   2adec:	bne	2ae00 <fputs@plt+0x19d10>
   2adf0:	b	2b094 <fputs@plt+0x19fa4>
   2adf4:	cmp	r3, r1
   2adf8:	beq	2afa8 <fputs@plt+0x19eb8>
   2adfc:	mov	r2, r0
   2ae00:	ldrb	r3, [r2, #1]
   2ae04:	add	r0, r2, #1
   2ae08:	cmp	r3, #0
   2ae0c:	bne	2adf4 <fputs@plt+0x19d04>
   2ae10:	b	2ad68 <fputs@plt+0x19c78>
   2ae14:	cmp	r3, #93	; 0x5d
   2ae18:	cmpne	r3, #0
   2ae1c:	add	r0, r0, #1
   2ae20:	beq	2ae34 <fputs@plt+0x19d44>
   2ae24:	ldrb	r3, [r0, #1]!
   2ae28:	cmp	r3, #0
   2ae2c:	cmpne	r3, #93	; 0x5d
   2ae30:	bne	2ae24 <fputs@plt+0x19d34>
   2ae34:	cmp	r3, #0
   2ae38:	beq	2ad68 <fputs@plt+0x19c78>
   2ae3c:	ldrb	r1, [r0, #1]
   2ae40:	mov	ip, #2
   2ae44:	b	2ad3c <fputs@plt+0x19c4c>
   2ae48:	mov	r1, r3
   2ae4c:	mov	ip, #1
   2ae50:	b	2ad3c <fputs@plt+0x19c4c>
   2ae54:	add	r2, r5, r1
   2ae58:	ldrb	r2, [r2, #64]	; 0x40
   2ae5c:	tst	r2, #70	; 0x46
   2ae60:	beq	2ad88 <fputs@plt+0x19c98>
   2ae64:	add	r2, r5, r3
   2ae68:	ldrb	r2, [r2, #64]	; 0x40
   2ae6c:	tst	r2, #70	; 0x46
   2ae70:	beq	2af78 <fputs@plt+0x19e88>
   2ae74:	add	lr, r0, #1
   2ae78:	mov	ip, #1
   2ae7c:	b	2ae84 <fputs@plt+0x19d94>
   2ae80:	mov	ip, r2
   2ae84:	ldrb	r3, [lr, #1]!
   2ae88:	add	r2, ip, #1
   2ae8c:	add	r3, r4, r3
   2ae90:	ldrb	r3, [r3, #64]	; 0x40
   2ae94:	tst	r3, #70	; 0x46
   2ae98:	bne	2ae80 <fputs@plt+0x19d90>
   2ae9c:	sub	r3, r1, #67	; 0x43
   2aea0:	add	r8, r0, ip
   2aea4:	cmp	r3, #49	; 0x31
   2aea8:	addls	pc, pc, r3, lsl #2
   2aeac:	b	2af98 <fputs@plt+0x19ea8>
   2aeb0:	b	2b068 <fputs@plt+0x19f78>
   2aeb4:	b	2af98 <fputs@plt+0x19ea8>
   2aeb8:	b	2b038 <fputs@plt+0x19f48>
   2aebc:	b	2af98 <fputs@plt+0x19ea8>
   2aec0:	b	2af98 <fputs@plt+0x19ea8>
   2aec4:	b	2af98 <fputs@plt+0x19ea8>
   2aec8:	b	2af98 <fputs@plt+0x19ea8>
   2aecc:	b	2af98 <fputs@plt+0x19ea8>
   2aed0:	b	2af98 <fputs@plt+0x19ea8>
   2aed4:	b	2af98 <fputs@plt+0x19ea8>
   2aed8:	b	2af98 <fputs@plt+0x19ea8>
   2aedc:	b	2af98 <fputs@plt+0x19ea8>
   2aee0:	b	2af98 <fputs@plt+0x19ea8>
   2aee4:	b	2af98 <fputs@plt+0x19ea8>
   2aee8:	b	2af98 <fputs@plt+0x19ea8>
   2aeec:	b	2af98 <fputs@plt+0x19ea8>
   2aef0:	b	2af98 <fputs@plt+0x19ea8>
   2aef4:	b	2affc <fputs@plt+0x19f0c>
   2aef8:	b	2af98 <fputs@plt+0x19ea8>
   2aefc:	b	2af98 <fputs@plt+0x19ea8>
   2af00:	b	2af98 <fputs@plt+0x19ea8>
   2af04:	b	2af98 <fputs@plt+0x19ea8>
   2af08:	b	2af98 <fputs@plt+0x19ea8>
   2af0c:	b	2af98 <fputs@plt+0x19ea8>
   2af10:	b	2af98 <fputs@plt+0x19ea8>
   2af14:	b	2af98 <fputs@plt+0x19ea8>
   2af18:	b	2af98 <fputs@plt+0x19ea8>
   2af1c:	b	2af98 <fputs@plt+0x19ea8>
   2af20:	b	2af98 <fputs@plt+0x19ea8>
   2af24:	b	2af98 <fputs@plt+0x19ea8>
   2af28:	b	2af98 <fputs@plt+0x19ea8>
   2af2c:	b	2af98 <fputs@plt+0x19ea8>
   2af30:	b	2b068 <fputs@plt+0x19f78>
   2af34:	b	2af98 <fputs@plt+0x19ea8>
   2af38:	b	2b038 <fputs@plt+0x19f48>
   2af3c:	b	2af98 <fputs@plt+0x19ea8>
   2af40:	b	2af98 <fputs@plt+0x19ea8>
   2af44:	b	2af98 <fputs@plt+0x19ea8>
   2af48:	b	2af98 <fputs@plt+0x19ea8>
   2af4c:	b	2af98 <fputs@plt+0x19ea8>
   2af50:	b	2af98 <fputs@plt+0x19ea8>
   2af54:	b	2af98 <fputs@plt+0x19ea8>
   2af58:	b	2af98 <fputs@plt+0x19ea8>
   2af5c:	b	2af98 <fputs@plt+0x19ea8>
   2af60:	b	2af98 <fputs@plt+0x19ea8>
   2af64:	b	2af98 <fputs@plt+0x19ea8>
   2af68:	b	2af98 <fputs@plt+0x19ea8>
   2af6c:	b	2af98 <fputs@plt+0x19ea8>
   2af70:	b	2af98 <fputs@plt+0x19ea8>
   2af74:	b	2affc <fputs@plt+0x19f0c>
   2af78:	cmp	r1, #84	; 0x54
   2af7c:	beq	2af94 <fputs@plt+0x19ea4>
   2af80:	bls	2b0b0 <fputs@plt+0x19fc0>
   2af84:	cmp	r1, #101	; 0x65
   2af88:	beq	2af94 <fputs@plt+0x19ea4>
   2af8c:	cmp	r1, #116	; 0x74
   2af90:	bne	2ad88 <fputs@plt+0x19c98>
   2af94:	mov	r8, r0
   2af98:	ldrb	r1, [r8, #1]
   2af9c:	mov	r0, r8
   2afa0:	mov	ip, #2
   2afa4:	b	2ad3c <fputs@plt+0x19c4c>
   2afa8:	ldrb	r1, [r2, #2]
   2afac:	mov	ip, #2
   2afb0:	b	2ad3c <fputs@plt+0x19c4c>
   2afb4:	ldrb	r2, [r0, #2]
   2afb8:	add	r0, r0, #2
   2afbc:	cmp	r2, #0
   2afc0:	bne	2afd4 <fputs@plt+0x19ee4>
   2afc4:	b	2b10c <fputs@plt+0x1a01c>
   2afc8:	cmp	r3, #0
   2afcc:	mov	r2, r3
   2afd0:	beq	2ad68 <fputs@plt+0x19c78>
   2afd4:	cmp	r2, #42	; 0x2a
   2afd8:	mov	r2, r0
   2afdc:	ldrb	r3, [r0, #1]!
   2afe0:	bne	2afc8 <fputs@plt+0x19ed8>
   2afe4:	cmp	r3, #47	; 0x2f
   2afe8:	bne	2afc8 <fputs@plt+0x19ed8>
   2afec:	add	r0, r2, #1
   2aff0:	ldrb	r1, [r2, #2]
   2aff4:	mov	ip, #1
   2aff8:	b	2ad3c <fputs@plt+0x19c4c>
   2affc:	cmp	r2, #7
   2b000:	beq	2b0e8 <fputs@plt+0x19ff8>
   2b004:	cmp	r2, #4
   2b008:	beq	2b0a4 <fputs@plt+0x19fb4>
   2b00c:	cmp	r2, #9
   2b010:	bne	2af98 <fputs@plt+0x19ea8>
   2b014:	ldr	r1, [pc, #272]	; 2b12c <fputs@plt+0x1a03c>
   2b018:	add	r1, pc, r1
   2b01c:	bl	298e4 <fputs@plt+0x187f4>
   2b020:	cmp	r0, #0
   2b024:	ldrb	r1, [r8, #1]
   2b028:	mov	r0, r8
   2b02c:	moveq	ip, #5
   2b030:	beq	2ad3c <fputs@plt+0x19c4c>
   2b034:	b	2ad8c <fputs@plt+0x19c9c>
   2b038:	cmp	r2, #3
   2b03c:	beq	2b0c4 <fputs@plt+0x19fd4>
   2b040:	cmp	r2, #7
   2b044:	bne	2af98 <fputs@plt+0x19ea8>
   2b048:	mov	r1, r6
   2b04c:	bl	298e4 <fputs@plt+0x187f4>
   2b050:	cmp	r0, #0
   2b054:	ldrb	r1, [r8, #1]
   2b058:	mov	r0, r8
   2b05c:	moveq	ip, #3
   2b060:	beq	2ad3c <fputs@plt+0x19c4c>
   2b064:	b	2ad8c <fputs@plt+0x19c9c>
   2b068:	cmp	r2, #6
   2b06c:	bne	2af98 <fputs@plt+0x19ea8>
   2b070:	ldr	r1, [pc, #184]	; 2b130 <fputs@plt+0x1a040>
   2b074:	add	r1, pc, r1
   2b078:	bl	298e4 <fputs@plt+0x187f4>
   2b07c:	cmp	r0, #0
   2b080:	ldrb	r1, [r8, #1]
   2b084:	mov	r0, r8
   2b088:	moveq	ip, #4
   2b08c:	beq	2ad3c <fputs@plt+0x19c4c>
   2b090:	b	2ad8c <fputs@plt+0x19c9c>
   2b094:	ldrb	r1, [r0, #2]
   2b098:	mov	ip, #2
   2b09c:	mov	r0, r2
   2b0a0:	b	2ad3c <fputs@plt+0x19c4c>
   2b0a4:	ldr	r1, [pc, #136]	; 2b134 <fputs@plt+0x1a044>
   2b0a8:	add	r1, pc, r1
   2b0ac:	b	2b01c <fputs@plt+0x19f2c>
   2b0b0:	cmp	r1, #69	; 0x45
   2b0b4:	bne	2ad88 <fputs@plt+0x19c98>
   2b0b8:	b	2af94 <fputs@plt+0x19ea4>
   2b0bc:	mov	r3, r2
   2b0c0:	b	2adc8 <fputs@plt+0x19cd8>
   2b0c4:	ldr	r1, [pc, #108]	; 2b138 <fputs@plt+0x1a048>
   2b0c8:	add	r1, pc, r1
   2b0cc:	bl	298e4 <fputs@plt+0x187f4>
   2b0d0:	cmp	r0, #0
   2b0d4:	ldrb	r1, [r8, #1]
   2b0d8:	mov	r0, r8
   2b0dc:	moveq	ip, #7
   2b0e0:	beq	2ad3c <fputs@plt+0x19c4c>
   2b0e4:	b	2ad8c <fputs@plt+0x19c9c>
   2b0e8:	ldr	r1, [pc, #76]	; 2b13c <fputs@plt+0x1a04c>
   2b0ec:	add	r1, pc, r1
   2b0f0:	bl	298e4 <fputs@plt+0x187f4>
   2b0f4:	cmp	r0, #0
   2b0f8:	ldrb	r1, [r8, #1]
   2b0fc:	mov	r0, r8
   2b100:	moveq	ip, #6
   2b104:	beq	2ad3c <fputs@plt+0x19c4c>
   2b108:	b	2ad8c <fputs@plt+0x19c9c>
   2b10c:	mov	r3, r2
   2b110:	b	2ad68 <fputs@plt+0x19c78>
   2b114:	mov	r0, r1
   2b118:	bx	lr
   2b11c:	andeq	sl, r6, r8, lsr pc
   2b120:	andeq	sl, r6, r0, lsr pc
   2b124:	ldrdeq	sp, [r6], -r4
   2b128:	andeq	sl, r6, r0, lsr #27
   2b12c:	andeq	sp, r6, r8, ror #20
   2b130:	strdeq	sp, [r6], -r4
   2b134:	ldrdeq	sp, [r6], -r0
   2b138:	andeq	sp, r6, r4, asr #19
   2b13c:	andeq	sp, r6, r4, lsl #19
   2b140:	ldr	r3, [pc, #12]	; 2b154 <fputs@plt+0x1a064>
   2b144:	ldr	r2, [pc, #12]	; 2b158 <fputs@plt+0x1a068>
   2b148:	add	r3, pc, r3
   2b14c:	ldr	r0, [r3, r2]
   2b150:	bx	lr
   2b154:			; <UNDEFINED> instruction: 0x00083eb0
   2b158:	andeq	r0, r0, r8, asr #2
   2b15c:	ldr	r0, [pc, #4]	; 2b168 <fputs@plt+0x1a078>
   2b160:	add	r0, pc, r0
   2b164:	bx	lr
   2b168:	andeq	sp, r6, r8, lsr r9
   2b16c:	movw	r0, #62880	; 0xf5a0
   2b170:	movt	r0, #45	; 0x2d
   2b174:	bx	lr
   2b178:	mov	r0, #0
   2b17c:	bx	lr
   2b180:	push	{r0, r1, r2, r3}
   2b184:	ldr	r3, [pc, #940]	; 2b538 <fputs@plt+0x1a448>
   2b188:	strd	r4, [sp, #-16]!
   2b18c:	str	r6, [sp, #8]
   2b190:	str	lr, [sp, #12]
   2b194:	sub	sp, sp, #8
   2b198:	add	r3, pc, r3
   2b19c:	ldr	r6, [r3, #228]	; 0xe4
   2b1a0:	cmp	r6, #0
   2b1a4:	bne	2b2b4 <fputs@plt+0x1a1c4>
   2b1a8:	ldr	r3, [sp, #24]
   2b1ac:	add	r2, sp, #28
   2b1b0:	str	r2, [sp, #4]
   2b1b4:	sub	r3, r3, #4
   2b1b8:	cmp	r3, #22
   2b1bc:	addls	pc, pc, r3, lsl #2
   2b1c0:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b1c4:	b	2b3ac <fputs@plt+0x1a2bc>
   2b1c8:	b	2b360 <fputs@plt+0x1a270>
   2b1cc:	b	2b340 <fputs@plt+0x1a250>
   2b1d0:	b	2b320 <fputs@plt+0x1a230>
   2b1d4:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b1d8:	b	2b308 <fputs@plt+0x1a218>
   2b1dc:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b1e0:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b1e4:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b1e8:	b	2b2ec <fputs@plt+0x1a1fc>
   2b1ec:	b	2b294 <fputs@plt+0x1a1a4>
   2b1f0:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b1f4:	b	2b2d0 <fputs@plt+0x1a1e0>
   2b1f8:	b	2b4f0 <fputs@plt+0x1a400>
   2b1fc:	b	2b4a0 <fputs@plt+0x1a3b0>
   2b200:	b	2b43c <fputs@plt+0x1a34c>
   2b204:	b	2b424 <fputs@plt+0x1a334>
   2b208:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b20c:	b	2b220 <fputs@plt+0x1a130>
   2b210:	b	2b2c8 <fputs@plt+0x1a1d8>
   2b214:	b	2b410 <fputs@plt+0x1a320>
   2b218:	b	2b3f8 <fputs@plt+0x1a308>
   2b21c:	b	2b3e0 <fputs@plt+0x1a2f0>
   2b220:	ldr	r3, [sp, #4]
   2b224:	mov	r1, #0
   2b228:	mov	r0, #0
   2b22c:	movt	r0, #32767	; 0x7fff
   2b230:	add	r3, r3, #7
   2b234:	bic	r3, r3, #7
   2b238:	ldrd	r4, [r3], #15
   2b23c:	bic	r3, r3, #7
   2b240:	ldrd	r2, [r3]
   2b244:	cmp	r3, r1
   2b248:	cmpeq	r2, r0
   2b24c:	movhi	r2, r0
   2b250:	movhi	r3, r1
   2b254:	cmp	r4, #0
   2b258:	sbcs	r1, r5, #0
   2b25c:	movlt	ip, #0
   2b260:	movlt	r0, ip
   2b264:	blt	2b280 <fputs@plt+0x1a190>
   2b268:	cmp	r4, r2
   2b26c:	mov	ip, r2
   2b270:	sbcs	r1, r5, r3
   2b274:	mov	r0, r3
   2b278:	movlt	ip, r4
   2b27c:	movlt	r0, r5
   2b280:	ldr	r1, [pc, #692]	; 2b53c <fputs@plt+0x1a44c>
   2b284:	add	r1, pc, r1
   2b288:	str	ip, [r1, #176]	; 0xb0
   2b28c:	str	r0, [r1, #180]	; 0xb4
   2b290:	strd	r2, [r1, #184]	; 0xb8
   2b294:	mov	r0, r6
   2b298:	add	sp, sp, #8
   2b29c:	ldrd	r4, [sp]
   2b2a0:	ldr	r6, [sp, #8]
   2b2a4:	ldr	lr, [sp, #12]
   2b2a8:	add	sp, sp, #16
   2b2ac:	add	sp, sp, #16
   2b2b0:	bx	lr
   2b2b4:	movw	r0, #2483	; 0x9b3
   2b2b8:	movt	r0, #2
   2b2bc:	bl	3642c <fputs@plt+0x2533c>
   2b2c0:	mov	r6, r0
   2b2c4:	b	2b294 <fputs@plt+0x1a1a4>
   2b2c8:	mov	r6, #1
   2b2cc:	b	2b294 <fputs@plt+0x1a1a4>
   2b2d0:	ldr	r2, [sp, #4]
   2b2d4:	ldr	r3, [pc, #612]	; 2b540 <fputs@plt+0x1a450>
   2b2d8:	ldm	r2, {r1, r2}
   2b2dc:	add	r3, pc, r3
   2b2e0:	str	r1, [r3, #256]	; 0x100
   2b2e4:	str	r2, [r3, #260]	; 0x104
   2b2e8:	b	2b294 <fputs@plt+0x1a1a4>
   2b2ec:	ldr	r2, [sp, #4]
   2b2f0:	ldr	r3, [pc, #588]	; 2b544 <fputs@plt+0x1a454>
   2b2f4:	ldm	r2, {r1, r2}
   2b2f8:	add	r3, pc, r3
   2b2fc:	str	r1, [r3, #28]
   2b300:	str	r2, [r3, #32]
   2b304:	b	2b294 <fputs@plt+0x1a1a4>
   2b308:	ldr	r2, [sp, #4]
   2b30c:	ldr	r3, [pc, #564]	; 2b548 <fputs@plt+0x1a458>
   2b310:	ldr	r2, [r2]
   2b314:	add	r3, pc, r3
   2b318:	str	r2, [r3]
   2b31c:	b	2b294 <fputs@plt+0x1a1a4>
   2b320:	ldr	r2, [sp, #4]
   2b324:	ldr	r3, [pc, #544]	; 2b54c <fputs@plt+0x1a45c>
   2b328:	ldrd	r0, [r2]
   2b32c:	ldr	r2, [r2, #8]
   2b330:	add	r3, pc, r3
   2b334:	strd	r0, [r3, #204]	; 0xcc
   2b338:	str	r2, [r3, #212]	; 0xd4
   2b33c:	b	2b294 <fputs@plt+0x1a1a4>
   2b340:	ldr	r2, [sp, #4]
   2b344:	ldr	r3, [pc, #516]	; 2b550 <fputs@plt+0x1a460>
   2b348:	ldrd	r0, [r2]
   2b34c:	ldr	r2, [r2, #8]
   2b350:	add	r3, pc, r3
   2b354:	strd	r0, [r3, #192]	; 0xc0
   2b358:	str	r2, [r3, #200]	; 0xc8
   2b35c:	b	2b294 <fputs@plt+0x1a1a4>
   2b360:	ldr	r3, [pc, #492]	; 2b554 <fputs@plt+0x1a464>
   2b364:	add	r3, pc, r3
   2b368:	ldr	r3, [r3, #40]	; 0x28
   2b36c:	cmp	r3, #0
   2b370:	beq	2b508 <fputs@plt+0x1a418>
   2b374:	ldr	r3, [pc, #476]	; 2b558 <fputs@plt+0x1a468>
   2b378:	ldr	r2, [sp, #4]
   2b37c:	add	r3, pc, r3
   2b380:	ldrd	r4, [r3, #40]	; 0x28
   2b384:	add	lr, r3, #40	; 0x28
   2b388:	ldr	ip, [r2]
   2b38c:	ldrd	r0, [r3, #48]	; 0x30
   2b390:	ldrd	r2, [r3, #56]	; 0x38
   2b394:	strd	r4, [ip]
   2b398:	ldrd	r4, [lr, #24]
   2b39c:	strd	r0, [ip, #8]
   2b3a0:	strd	r2, [ip, #16]
   2b3a4:	strd	r4, [ip, #24]
   2b3a8:	b	2b294 <fputs@plt+0x1a1a4>
   2b3ac:	ldr	r3, [sp, #4]
   2b3b0:	ldr	lr, [pc, #420]	; 2b55c <fputs@plt+0x1a46c>
   2b3b4:	ldr	ip, [r3]
   2b3b8:	add	lr, pc, lr
   2b3bc:	ldrd	r2, [ip]
   2b3c0:	ldrd	r0, [ip, #8]
   2b3c4:	strd	r2, [lr, #40]	; 0x28
   2b3c8:	ldrd	r2, [ip, #16]
   2b3cc:	strd	r0, [lr, #48]	; 0x30
   2b3d0:	ldrd	r0, [ip, #24]
   2b3d4:	strd	r2, [lr, #56]	; 0x38
   2b3d8:	strd	r0, [lr, #64]	; 0x40
   2b3dc:	b	2b294 <fputs@plt+0x1a1a4>
   2b3e0:	ldr	r2, [sp, #4]
   2b3e4:	ldr	r3, [pc, #372]	; 2b560 <fputs@plt+0x1a470>
   2b3e8:	ldr	r2, [r2]
   2b3ec:	add	r3, pc, r3
   2b3f0:	str	r2, [r3, #36]	; 0x24
   2b3f4:	b	2b294 <fputs@plt+0x1a1a4>
   2b3f8:	ldr	r2, [sp, #4]
   2b3fc:	ldr	r3, [pc, #352]	; 2b564 <fputs@plt+0x1a474>
   2b400:	ldr	r2, [r2]
   2b404:	add	r3, pc, r3
   2b408:	str	r2, [r3, #224]	; 0xe0
   2b40c:	b	2b294 <fputs@plt+0x1a1a4>
   2b410:	ldr	r3, [sp, #4]
   2b414:	mov	r2, #160	; 0xa0
   2b418:	ldr	r3, [r3]
   2b41c:	str	r2, [r3]
   2b420:	b	2b294 <fputs@plt+0x1a1a4>
   2b424:	ldr	r2, [sp, #4]
   2b428:	ldr	r3, [pc, #312]	; 2b568 <fputs@plt+0x1a478>
   2b42c:	ldr	r2, [r2]
   2b430:	add	r3, pc, r3
   2b434:	str	r2, [r3, #16]
   2b438:	b	2b294 <fputs@plt+0x1a1a4>
   2b43c:	ldr	r3, [pc, #296]	; 2b56c <fputs@plt+0x1a47c>
   2b440:	add	r3, pc, r3
   2b444:	ldr	r3, [r3, #116]	; 0x74
   2b448:	cmp	r3, #0
   2b44c:	beq	2b520 <fputs@plt+0x1a430>
   2b450:	ldr	r3, [pc, #280]	; 2b570 <fputs@plt+0x1a480>
   2b454:	ldr	r2, [sp, #4]
   2b458:	add	r3, pc, r3
   2b45c:	add	lr, r3, #108	; 0x6c
   2b460:	ldrd	r4, [r3, #108]	; 0x6c
   2b464:	ldr	ip, [r2]
   2b468:	ldrd	r0, [r3, #116]	; 0x74
   2b46c:	ldrd	r2, [r3, #124]	; 0x7c
   2b470:	strd	r4, [ip]
   2b474:	ldrd	r4, [lr, #24]
   2b478:	strd	r0, [ip, #8]
   2b47c:	ldrd	r0, [lr, #32]
   2b480:	strd	r2, [ip, #16]
   2b484:	ldrd	r2, [lr, #40]	; 0x28
   2b488:	strd	r4, [ip, #24]
   2b48c:	ldr	lr, [lr, #48]	; 0x30
   2b490:	strd	r0, [ip, #32]
   2b494:	strd	r2, [ip, #40]	; 0x28
   2b498:	str	lr, [ip, #48]	; 0x30
   2b49c:	b	2b294 <fputs@plt+0x1a1a4>
   2b4a0:	ldr	r3, [sp, #4]
   2b4a4:	ldr	r4, [pc, #200]	; 2b574 <fputs@plt+0x1a484>
   2b4a8:	ldr	lr, [r3]
   2b4ac:	add	r4, pc, r4
   2b4b0:	add	ip, r4, #108	; 0x6c
   2b4b4:	ldrd	r0, [lr]
   2b4b8:	ldrd	r2, [lr, #8]
   2b4bc:	ldr	r5, [lr, #48]	; 0x30
   2b4c0:	strd	r0, [r4, #108]	; 0x6c
   2b4c4:	ldrd	r0, [lr, #16]
   2b4c8:	strd	r2, [r4, #116]	; 0x74
   2b4cc:	ldrd	r2, [lr, #24]
   2b4d0:	str	r5, [r4, #156]	; 0x9c
   2b4d4:	ldrd	r4, [lr, #32]
   2b4d8:	strd	r0, [ip, #16]
   2b4dc:	ldrd	r0, [lr, #40]	; 0x28
   2b4e0:	strd	r2, [ip, #24]
   2b4e4:	strd	r4, [ip, #32]
   2b4e8:	strd	r0, [ip, #40]	; 0x28
   2b4ec:	b	2b294 <fputs@plt+0x1a1a4>
   2b4f0:	ldr	r2, [sp, #4]
   2b4f4:	ldr	r3, [pc, #124]	; 2b578 <fputs@plt+0x1a488>
   2b4f8:	ldr	r2, [r2]
   2b4fc:	add	r3, pc, r3
   2b500:	str	r2, [r3, #12]
   2b504:	b	2b294 <fputs@plt+0x1a1a4>
   2b508:	ldr	r1, [pc, #108]	; 2b57c <fputs@plt+0x1a48c>
   2b50c:	mov	r0, #4
   2b510:	add	r1, pc, r1
   2b514:	add	r1, r1, #440	; 0x1b8
   2b518:	bl	2b180 <fputs@plt+0x1a090>
   2b51c:	b	2b374 <fputs@plt+0x1a284>
   2b520:	ldr	r1, [pc, #88]	; 2b580 <fputs@plt+0x1a490>
   2b524:	mov	r0, #18
   2b528:	add	r1, pc, r1
   2b52c:	add	r1, r1, #472	; 0x1d8
   2b530:	bl	2b180 <fputs@plt+0x1a090>
   2b534:	b	2b450 <fputs@plt+0x1a360>
   2b538:	andeq	r3, r8, r0, ror #31
   2b53c:	strdeq	r3, [r8], -r4
   2b540:	muleq	r8, ip, lr
   2b544:	andeq	r3, r8, r0, lsl #29
   2b548:	andeq	r3, r8, r4, ror #28
   2b54c:	andeq	r3, r8, r8, asr #28
   2b550:	andeq	r3, r8, r8, lsr #28
   2b554:	andeq	r3, r8, r4, lsl lr
   2b558:	strdeq	r3, [r8], -ip
   2b55c:	andeq	r3, r8, r0, asr #27
   2b560:	andeq	r3, r8, ip, lsl #27
   2b564:	andeq	r3, r8, r4, ror sp
   2b568:	andeq	r3, r8, r8, asr #26
   2b56c:	andeq	r3, r8, r8, lsr sp
   2b570:	andeq	r3, r8, r0, lsr #26
   2b574:	andeq	r3, r8, ip, asr #25
   2b578:	andeq	r3, r8, ip, ror ip
   2b57c:	andeq	r3, r8, r8, lsr #2
   2b580:	andeq	r3, r8, r0, lsl r1
   2b584:	ldr	r3, [pc, #1076]	; 2b9c0 <fputs@plt+0x1a8d0>
   2b588:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2b58c:	add	r3, pc, r3
   2b590:	ldr	r4, [r3, #228]	; 0xe4
   2b594:	strd	r6, [sp, #8]
   2b598:	str	r8, [sp, #16]
   2b59c:	str	lr, [sp, #20]
   2b5a0:	cmp	r4, #0
   2b5a4:	movne	r4, #0
   2b5a8:	bne	2b60c <fputs@plt+0x1a51c>
   2b5ac:	ldr	r5, [r3, #240]	; 0xf0
   2b5b0:	mov	r2, #1
   2b5b4:	str	r2, [r3, #236]	; 0xec
   2b5b8:	cmp	r5, #0
   2b5bc:	beq	2b624 <fputs@plt+0x1a534>
   2b5c0:	ldr	r1, [r3, #252]	; 0xfc
   2b5c4:	str	r2, [r3, #240]	; 0xf0
   2b5c8:	cmp	r1, #0
   2b5cc:	mov	r1, r4
   2b5d0:	beq	2b758 <fputs@plt+0x1a668>
   2b5d4:	ldr	r5, [pc, #1000]	; 2b9c4 <fputs@plt+0x1a8d4>
   2b5d8:	add	r5, pc, r5
   2b5dc:	ldr	r2, [r5, #232]	; 0xe8
   2b5e0:	ldr	r3, [r5, #248]	; 0xf8
   2b5e4:	orrs	r1, r1, r2
   2b5e8:	add	r0, r3, #1
   2b5ec:	str	r0, [r5, #248]	; 0xf8
   2b5f0:	beq	2b7ac <fputs@plt+0x1a6bc>
   2b5f4:	ldr	r2, [pc, #972]	; 2b9c8 <fputs@plt+0x1a8d8>
   2b5f8:	cmp	r3, #0
   2b5fc:	add	r2, pc, r2
   2b600:	str	r3, [r2, #248]	; 0xf8
   2b604:	movle	r3, #0
   2b608:	strle	r3, [r2, #252]	; 0xfc
   2b60c:	mov	r0, r4
   2b610:	ldrd	r4, [sp]
   2b614:	ldrd	r6, [sp, #8]
   2b618:	ldr	r8, [sp, #16]
   2b61c:	add	sp, sp, #20
   2b620:	pop	{pc}		; (ldr pc, [sp], #4)
   2b624:	ldr	r3, [r3, #40]	; 0x28
   2b628:	cmp	r3, #0
   2b62c:	beq	2b84c <fputs@plt+0x1a75c>
   2b630:	ldr	lr, [pc, #916]	; 2b9cc <fputs@plt+0x1a8dc>
   2b634:	mov	r3, #0
   2b638:	mov	r0, #8
   2b63c:	ldr	r1, [pc, #908]	; 2b9d0 <fputs@plt+0x1a8e0>
   2b640:	add	lr, pc, lr
   2b644:	ldr	ip, [lr, #192]	; 0xc0
   2b648:	add	r1, pc, r1
   2b64c:	str	r0, [r1, #216]	; 0xd8
   2b650:	str	r3, [r1, #220]	; 0xdc
   2b654:	cmp	ip, r3
   2b658:	str	r3, [r1, #224]	; 0xe0
   2b65c:	str	r3, [r1, #228]	; 0xe4
   2b660:	str	r3, [r1, #232]	; 0xe8
   2b664:	str	r3, [r1, #236]	; 0xec
   2b668:	str	r3, [r1, #240]	; 0xf0
   2b66c:	str	r3, [r1, #244]	; 0xf4
   2b670:	beq	2b6e0 <fputs@plt+0x1a5f0>
   2b674:	ldr	r0, [lr, #196]	; 0xc4
   2b678:	cmp	r0, #99	; 0x63
   2b67c:	ble	2b6e0 <fputs@plt+0x1a5f0>
   2b680:	ldr	r3, [lr, #200]	; 0xc8
   2b684:	cmp	r3, #0
   2b688:	ble	2b6e0 <fputs@plt+0x1a5f0>
   2b68c:	bic	r0, r0, #7
   2b690:	cmp	r3, #1
   2b694:	str	ip, [r1, #236]	; 0xec
   2b698:	str	r3, [r1, #240]	; 0xf0
   2b69c:	str	r0, [lr, #196]	; 0xc4
   2b6a0:	beq	2b6c8 <fputs@plt+0x1a5d8>
   2b6a4:	sub	r1, r3, #1
   2b6a8:	mov	r3, ip
   2b6ac:	add	r2, r3, r0
   2b6b0:	add	r5, r5, #1
   2b6b4:	cmp	r1, r5
   2b6b8:	str	r2, [r3]
   2b6bc:	mov	r3, r2
   2b6c0:	bne	2b6ac <fputs@plt+0x1a5bc>
   2b6c4:	mla	ip, r0, r1, ip
   2b6c8:	ldr	r3, [pc, #772]	; 2b9d4 <fputs@plt+0x1a8e4>
   2b6cc:	mov	r2, #0
   2b6d0:	str	r2, [ip], #4
   2b6d4:	add	r3, pc, r3
   2b6d8:	str	ip, [r3, #232]	; 0xe8
   2b6dc:	b	2b6f8 <fputs@plt+0x1a608>
   2b6e0:	ldr	r3, [pc, #752]	; 2b9d8 <fputs@plt+0x1a8e8>
   2b6e4:	mov	r2, #0
   2b6e8:	add	r3, pc, r3
   2b6ec:	str	r2, [r3, #192]	; 0xc0
   2b6f0:	str	r2, [r3, #196]	; 0xc4
   2b6f4:	str	r2, [r3, #200]	; 0xc8
   2b6f8:	ldr	r3, [pc, #732]	; 2b9dc <fputs@plt+0x1a8ec>
   2b6fc:	add	r3, pc, r3
   2b700:	ldr	r2, [r3, #204]	; 0xcc
   2b704:	cmp	r2, #0
   2b708:	beq	2b76c <fputs@plt+0x1a67c>
   2b70c:	ldr	r2, [r3, #208]	; 0xd0
   2b710:	cmp	r2, #512	; 0x200
   2b714:	blt	2b76c <fputs@plt+0x1a67c>
   2b718:	ldr	r3, [r3, #212]	; 0xd4
   2b71c:	cmp	r3, #0
   2b720:	ble	2b76c <fputs@plt+0x1a67c>
   2b724:	ldr	r5, [pc, #692]	; 2b9e0 <fputs@plt+0x1a8f0>
   2b728:	add	r5, pc, r5
   2b72c:	ldr	r3, [r5, #60]	; 0x3c
   2b730:	ldr	r0, [r5, #68]	; 0x44
   2b734:	blx	r3
   2b738:	cmp	r0, #0
   2b73c:	bne	2b784 <fputs@plt+0x1a694>
   2b740:	mov	r2, #1
   2b744:	ldr	r1, [r5, #228]	; 0xe4
   2b748:	ldr	r3, [r5, #252]	; 0xfc
   2b74c:	str	r2, [r5, #240]	; 0xf0
   2b750:	cmp	r3, #0
   2b754:	bne	2b5d4 <fputs@plt+0x1a4e4>
   2b758:	ldr	r3, [pc, #644]	; 2b9e4 <fputs@plt+0x1a8f4>
   2b75c:	mov	r2, #8
   2b760:	add	r3, pc, r3
   2b764:	str	r2, [r3, #252]	; 0xfc
   2b768:	b	2b5d4 <fputs@plt+0x1a4e4>
   2b76c:	ldr	r3, [pc, #628]	; 2b9e8 <fputs@plt+0x1a8f8>
   2b770:	mov	r2, #0
   2b774:	add	r3, pc, r3
   2b778:	str	r2, [r3, #204]	; 0xcc
   2b77c:	str	r2, [r3, #208]	; 0xd0
   2b780:	b	2b724 <fputs@plt+0x1a634>
   2b784:	ldr	r1, [pc, #608]	; 2b9ec <fputs@plt+0x1a8fc>
   2b788:	mov	r2, #0
   2b78c:	mov	r3, #0
   2b790:	mov	r4, r0
   2b794:	add	r1, pc, r1
   2b798:	strd	r2, [r1, #216]	; 0xd8
   2b79c:	strd	r2, [r1, #224]	; 0xe0
   2b7a0:	strd	r2, [r1, #232]	; 0xe8
   2b7a4:	strd	r2, [r1, #240]	; 0xf0
   2b7a8:	b	2b60c <fputs@plt+0x1a51c>
   2b7ac:	ldr	r0, [pc, #572]	; 2b9f0 <fputs@plt+0x1a900>
   2b7b0:	mov	r3, #1
   2b7b4:	mov	r2, #92	; 0x5c
   2b7b8:	ldr	r4, [pc, #564]	; 2b9f4 <fputs@plt+0x1a904>
   2b7bc:	str	r3, [r5, #232]	; 0xe8
   2b7c0:	add	r0, pc, r0
   2b7c4:	add	r0, r0, #24
   2b7c8:	add	r4, pc, r4
   2b7cc:	bl	10ebc <memset@plt>
   2b7d0:	mov	r0, r4
   2b7d4:	mov	r1, #3
   2b7d8:	bl	17920 <fputs@plt+0x6830>
   2b7dc:	add	r0, r4, #84	; 0x54
   2b7e0:	mov	r1, #8
   2b7e4:	bl	17920 <fputs@plt+0x6830>
   2b7e8:	add	r0, r4, #308	; 0x134
   2b7ec:	mov	r1, #57	; 0x39
   2b7f0:	bl	17920 <fputs@plt+0x6830>
   2b7f4:	ldr	r3, [r5, #244]	; 0xf4
   2b7f8:	cmp	r3, #0
   2b7fc:	beq	2b864 <fputs@plt+0x1a774>
   2b800:	ldr	r5, [pc, #496]	; 2b9f8 <fputs@plt+0x1a908>
   2b804:	mov	r6, #1
   2b808:	mov	r0, #10
   2b80c:	add	r5, pc, r5
   2b810:	str	r6, [r5, #244]	; 0xf4
   2b814:	bl	2bb84 <fputs@plt+0x1aa94>
   2b818:	cmp	r0, #0
   2b81c:	beq	2b88c <fputs@plt+0x1a79c>
   2b820:	bl	19898 <fputs@plt+0x87a8>
   2b824:	bl	2bb24 <fputs@plt+0x1aa34>
   2b828:	subs	r4, r0, #0
   2b82c:	beq	2b894 <fputs@plt+0x1a7a4>
   2b830:	ldr	r2, [pc, #452]	; 2b9fc <fputs@plt+0x1a90c>
   2b834:	mov	r1, #0
   2b838:	add	r2, pc, r2
   2b83c:	ldr	r3, [r2, #248]	; 0xf8
   2b840:	str	r1, [r2, #232]	; 0xe8
   2b844:	sub	r3, r3, #1
   2b848:	b	2b5f4 <fputs@plt+0x1a504>
   2b84c:	ldr	r1, [pc, #428]	; 2ba00 <fputs@plt+0x1a910>
   2b850:	mov	r0, #4
   2b854:	add	r1, pc, r1
   2b858:	add	r1, r1, #440	; 0x1b8
   2b85c:	bl	2b180 <fputs@plt+0x1a090>
   2b860:	b	2b630 <fputs@plt+0x1a540>
   2b864:	ldr	r3, [r5, #116]	; 0x74
   2b868:	cmp	r3, #0
   2b86c:	beq	2b948 <fputs@plt+0x1a858>
   2b870:	ldr	r2, [pc, #396]	; 2ba04 <fputs@plt+0x1a914>
   2b874:	add	r2, pc, r2
   2b878:	ldr	r0, [r2, #112]	; 0x70
   2b87c:	blx	r3
   2b880:	subs	r4, r0, #0
   2b884:	bne	2b830 <fputs@plt+0x1a740>
   2b888:	b	2b800 <fputs@plt+0x1a710>
   2b88c:	mov	r4, #7
   2b890:	b	2b830 <fputs@plt+0x1a740>
   2b894:	ldr	r3, [pc, #364]	; 2ba08 <fputs@plt+0x1a918>
   2b898:	add	r3, pc, r3
   2b89c:	ldr	r2, [r3, #168]	; 0xa8
   2b8a0:	cmp	r2, #0
   2b8a4:	beq	2b934 <fputs@plt+0x1a844>
   2b8a8:	ldr	r7, [r5, #204]	; 0xcc
   2b8ac:	cmp	r7, #0
   2b8b0:	beq	2b964 <fputs@plt+0x1a874>
   2b8b4:	ldr	lr, [r5, #208]	; 0xd0
   2b8b8:	ldr	ip, [r5, #212]	; 0xd4
   2b8bc:	bic	lr, lr, #7
   2b8c0:	cmp	ip, #90	; 0x5a
   2b8c4:	sub	r1, ip, #1
   2b8c8:	str	lr, [r3, #180]	; 0xb4
   2b8cc:	str	ip, [r3, #184]	; 0xb8
   2b8d0:	str	ip, [r3, #208]	; 0xd0
   2b8d4:	ble	2b988 <fputs@plt+0x1a898>
   2b8d8:	mov	r2, #10
   2b8dc:	str	r2, [r3, #188]	; 0xbc
   2b8e0:	str	r7, [r3, #192]	; 0xc0
   2b8e4:	str	r4, [r3, #212]	; 0xd4
   2b8e8:	mov	r2, r7
   2b8ec:	mov	r0, #0
   2b8f0:	mov	r3, r2
   2b8f4:	sub	r1, r1, #1
   2b8f8:	cmn	r1, #1
   2b8fc:	str	r0, [r3], lr
   2b900:	mov	r0, r2
   2b904:	mov	r2, r3
   2b908:	bne	2b8f0 <fputs@plt+0x1a800>
   2b90c:	ldr	r2, [pc, #248]	; 2ba0c <fputs@plt+0x1a91c>
   2b910:	mul	ip, lr, ip
   2b914:	sub	r3, ip, lr
   2b918:	add	ip, r7, ip
   2b91c:	add	r3, r7, r3
   2b920:	add	r2, pc, r2
   2b924:	str	r3, [r2, #204]	; 0xcc
   2b928:	ldr	r3, [pc, #224]	; 2ba10 <fputs@plt+0x1a920>
   2b92c:	add	r3, pc, r3
   2b930:	str	ip, [r3, #196]	; 0xc4
   2b934:	ldr	r3, [pc, #216]	; 2ba14 <fputs@plt+0x1a924>
   2b938:	mov	r2, #1
   2b93c:	add	r3, pc, r3
   2b940:	str	r2, [r3, #228]	; 0xe4
   2b944:	b	2b830 <fputs@plt+0x1a740>
   2b948:	ldr	r1, [pc, #200]	; 2ba18 <fputs@plt+0x1a928>
   2b94c:	mov	r0, #18
   2b950:	add	r1, pc, r1
   2b954:	add	r1, r1, #472	; 0x1d8
   2b958:	bl	2b180 <fputs@plt+0x1a090>
   2b95c:	ldr	r3, [r5, #116]	; 0x74
   2b960:	b	2b870 <fputs@plt+0x1a780>
   2b964:	mov	ip, r4
   2b968:	str	r4, [r3, #180]	; 0xb4
   2b96c:	str	r4, [r3, #184]	; 0xb8
   2b970:	str	r6, [r3, #188]	; 0xbc
   2b974:	str	r4, [r3, #192]	; 0xc0
   2b978:	str	r4, [r3, #204]	; 0xcc
   2b97c:	str	r4, [r3, #208]	; 0xd0
   2b980:	str	r4, [r3, #212]	; 0xd4
   2b984:	b	2b928 <fputs@plt+0x1a838>
   2b988:	movw	r0, #26215	; 0x6667
   2b98c:	movt	r0, #26214	; 0x6666
   2b990:	asr	r2, ip, #31
   2b994:	cmp	ip, #0
   2b998:	str	r7, [r3, #192]	; 0xc0
   2b99c:	smull	r5, r0, r0, ip
   2b9a0:	moveq	ip, r7
   2b9a4:	str	r4, [r3, #204]	; 0xcc
   2b9a8:	str	r4, [r3, #212]	; 0xd4
   2b9ac:	rsb	r2, r2, r0, asr #2
   2b9b0:	add	r2, r2, #1
   2b9b4:	str	r2, [r3, #188]	; 0xbc
   2b9b8:	bne	2b8e8 <fputs@plt+0x1a7f8>
   2b9bc:	b	2b928 <fputs@plt+0x1a838>
   2b9c0:	andeq	r3, r8, ip, ror #23
   2b9c4:	andeq	r3, r8, r0, lsr #23
   2b9c8:	andeq	r3, r8, ip, ror fp
   2b9cc:	andeq	r3, r8, r8, lsr fp
   2b9d0:	andeq	r8, r8, r0, lsl #4
   2b9d4:	andeq	r8, r8, r4, ror r1
   2b9d8:	muleq	r8, r0, sl
   2b9dc:	andeq	r3, r8, ip, ror sl
   2b9e0:	andeq	r3, r8, r0, asr sl
   2b9e4:	andeq	r3, r8, r8, lsl sl
   2b9e8:	andeq	r3, r8, r4, lsl #20
   2b9ec:	strheq	r8, [r8], -r4
   2b9f0:	andeq	r8, r8, r8, lsl #1
   2b9f4:	andeq	r3, r8, r0, asr ip
   2b9f8:	andeq	r3, r8, ip, ror #18
   2b9fc:	andeq	r3, r8, r0, asr #18
   2ba00:	andeq	r2, r8, r4, ror #27
   2ba04:	andeq	r3, r8, r4, lsl #18
   2ba08:			; <UNDEFINED> instruction: 0x00087fb0
   2ba0c:	andeq	r7, r8, r8, lsr #30
   2ba10:	andeq	r7, r8, ip, lsl pc
   2ba14:	andeq	r3, r8, ip, lsr r8
   2ba18:	andeq	r2, r8, r8, ror #25
   2ba1c:	strd	r4, [sp, #-16]!
   2ba20:	mov	r5, r0
   2ba24:	str	r6, [sp, #8]
   2ba28:	str	lr, [sp, #12]
   2ba2c:	bl	2b584 <fputs@plt+0x1a494>
   2ba30:	cmp	r0, #0
   2ba34:	movne	r4, #0
   2ba38:	bne	2ba78 <fputs@plt+0x1a988>
   2ba3c:	ldr	r3, [pc, #72]	; 2ba8c <fputs@plt+0x1a99c>
   2ba40:	ldr	r4, [pc, r3]
   2ba44:	cmp	r4, #0
   2ba48:	beq	2ba78 <fputs@plt+0x1a988>
   2ba4c:	cmp	r5, #0
   2ba50:	bne	2ba64 <fputs@plt+0x1a974>
   2ba54:	b	2ba78 <fputs@plt+0x1a988>
   2ba58:	ldr	r4, [r4, #12]
   2ba5c:	cmp	r4, #0
   2ba60:	beq	2ba78 <fputs@plt+0x1a988>
   2ba64:	mov	r0, r5
   2ba68:	ldr	r1, [r4, #16]
   2ba6c:	bl	110cc <strcmp@plt>
   2ba70:	cmp	r0, #0
   2ba74:	bne	2ba58 <fputs@plt+0x1a968>
   2ba78:	mov	r0, r4
   2ba7c:	ldrd	r4, [sp]
   2ba80:	ldr	r6, [sp, #8]
   2ba84:	add	sp, sp, #12
   2ba88:	pop	{pc}		; (ldr pc, [sp], #4)
   2ba8c:	andeq	r7, r8, r8, lsl #28
   2ba90:	strd	r4, [sp, #-16]!
   2ba94:	mov	r5, r1
   2ba98:	mov	r4, r0
   2ba9c:	str	r6, [sp, #8]
   2baa0:	str	lr, [sp, #12]
   2baa4:	bl	2b584 <fputs@plt+0x1a494>
   2baa8:	subs	r1, r0, #0
   2baac:	beq	2bac4 <fputs@plt+0x1a9d4>
   2bab0:	ldrd	r4, [sp]
   2bab4:	mov	r0, r1
   2bab8:	ldr	r6, [sp, #8]
   2babc:	add	sp, sp, #12
   2bac0:	pop	{pc}		; (ldr pc, [sp], #4)
   2bac4:	mov	r0, r4
   2bac8:	bl	13618 <fputs@plt+0x2528>
   2bacc:	cmp	r5, #0
   2bad0:	beq	2baf4 <fputs@plt+0x1aa04>
   2bad4:	ldr	r3, [pc, #60]	; 2bb18 <fputs@plt+0x1aa28>
   2bad8:	add	r3, pc, r3
   2badc:	ldr	r3, [r3]
   2bae0:	str	r3, [r4, #12]
   2bae4:	ldr	r2, [pc, #48]	; 2bb1c <fputs@plt+0x1aa2c>
   2bae8:	add	r2, pc, r2
   2baec:	str	r4, [r2]
   2baf0:	b	2bab0 <fputs@plt+0x1a9c0>
   2baf4:	ldr	r3, [pc, #36]	; 2bb20 <fputs@plt+0x1aa30>
   2baf8:	add	r3, pc, r3
   2bafc:	ldr	r3, [r3]
   2bb00:	cmp	r3, #0
   2bb04:	beq	2bae0 <fputs@plt+0x1a9f0>
   2bb08:	ldr	r2, [r3, #12]
   2bb0c:	str	r2, [r4, #12]
   2bb10:	str	r4, [r3, #12]
   2bb14:	b	2bab0 <fputs@plt+0x1a9c0>
   2bb18:	andeq	r7, r8, r0, ror sp
   2bb1c:	andeq	r7, r8, r0, ror #26
   2bb20:	andeq	r7, r8, r0, asr sp
   2bb24:	strd	r4, [sp, #-16]!
   2bb28:	mov	r1, #1
   2bb2c:	ldr	r4, [pc, #76]	; 2bb80 <fputs@plt+0x1aa90>
   2bb30:	str	r6, [sp, #8]
   2bb34:	str	lr, [sp, #12]
   2bb38:	add	r4, pc, r4
   2bb3c:	add	r5, r4, #1904	; 0x770
   2bb40:	mov	r0, r5
   2bb44:	bl	2ba90 <fputs@plt+0x1a9a0>
   2bb48:	add	r0, r5, #88	; 0x58
   2bb4c:	mov	r1, #0
   2bb50:	bl	2ba90 <fputs@plt+0x1a9a0>
   2bb54:	add	r0, r4, #2080	; 0x820
   2bb58:	mov	r1, #0
   2bb5c:	bl	2ba90 <fputs@plt+0x1a9a0>
   2bb60:	add	r0, r5, #264	; 0x108
   2bb64:	mov	r1, #0
   2bb68:	bl	2ba90 <fputs@plt+0x1a9a0>
   2bb6c:	ldrd	r4, [sp]
   2bb70:	mov	r0, #0
   2bb74:	ldr	r6, [sp, #8]
   2bb78:	add	sp, sp, #12
   2bb7c:	pop	{pc}		; (ldr pc, [sp], #4)
   2bb80:	andeq	r3, r8, r0, ror #17
   2bb84:	str	r4, [sp, #-8]!
   2bb88:	mov	r4, r0
   2bb8c:	str	lr, [sp, #4]
   2bb90:	bl	2b584 <fputs@plt+0x1a494>
   2bb94:	cmp	r4, #0
   2bb98:	movle	r3, #0
   2bb9c:	movgt	r3, #1
   2bba0:	cmp	r0, #0
   2bba4:	moveq	r0, r3
   2bba8:	movne	r0, #0
   2bbac:	cmp	r0, #0
   2bbb0:	beq	2bbcc <fputs@plt+0x1aadc>
   2bbb4:	mov	r0, r4
   2bbb8:	asr	r1, r4, #31
   2bbbc:	ldr	r4, [sp]
   2bbc0:	ldr	lr, [sp, #4]
   2bbc4:	add	sp, sp, #8
   2bbc8:	b	21a40 <fputs@plt+0x10950>
   2bbcc:	ldr	r4, [sp]
   2bbd0:	add	sp, sp, #4
   2bbd4:	pop	{pc}		; (ldr pc, [sp], #4)
   2bbd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2bbdc:	mov	r4, r0
   2bbe0:	mov	r5, r1
   2bbe4:	strd	r6, [sp, #8]
   2bbe8:	mov	r6, r2
   2bbec:	strd	r8, [sp, #16]
   2bbf0:	strd	sl, [sp, #24]
   2bbf4:	str	lr, [sp, #32]
   2bbf8:	sub	sp, sp, #124	; 0x7c
   2bbfc:	ldr	r2, [r0, #8]
   2bc00:	ldrd	r0, [sp, #160]	; 0xa0
   2bc04:	cmp	r2, #0
   2bc08:	strd	r0, [sp, #8]
   2bc0c:	ble	2bc28 <fputs@plt+0x1ab38>
   2bc10:	adds	r0, r0, r6
   2bc14:	asr	r3, r2, #31
   2bc18:	adc	r1, r1, r6, asr #31
   2bc1c:	cmp	r2, r0
   2bc20:	sbcs	r3, r3, r1
   2bc24:	blt	2bd08 <fputs@plt+0x1ac18>
   2bc28:	cmp	r6, #0
   2bc2c:	ble	2bcd0 <fputs@plt+0x1abe0>
   2bc30:	ldrd	r0, [r4, #24]
   2bc34:	mov	r9, r6
   2bc38:	mov	r2, r0
   2bc3c:	mov	r3, r1
   2bc40:	ldr	r7, [r4, #4]
   2bc44:	mov	r0, r2
   2bc48:	mov	r1, r3
   2bc4c:	ldr	r8, [r4, #32]
   2bc50:	mov	r2, r7
   2bc54:	asr	r3, r7, #31
   2bc58:	bl	93a40 <fputs@plt+0x82950>
   2bc5c:	add	r0, r7, #4
   2bc60:	sub	r7, r7, r2
   2bc64:	cmp	r7, r9
   2bc68:	mov	sl, r2
   2bc6c:	movge	r7, r9
   2bc70:	cmp	r2, #0
   2bc74:	bne	2bc9c <fputs@plt+0x1abac>
   2bc78:	bl	2bb84 <fputs@plt+0x1aa94>
   2bc7c:	cmp	r0, #0
   2bc80:	beq	2bd00 <fputs@plt+0x1ac10>
   2bc84:	cmp	r8, #0
   2bc88:	str	sl, [r0]
   2bc8c:	strne	r0, [r8]
   2bc90:	mov	r8, r0
   2bc94:	streq	r0, [r4, #16]
   2bc98:	str	r0, [r4, #32]
   2bc9c:	add	r0, r8, #4
   2bca0:	mov	r1, r5
   2bca4:	mov	r2, r7
   2bca8:	add	r0, r0, sl
   2bcac:	bl	10f58 <memcpy@plt>
   2bcb0:	ldrd	r0, [r4, #24]
   2bcb4:	sub	r9, r9, r7
   2bcb8:	add	r5, r5, r7
   2bcbc:	adds	r2, r0, r7
   2bcc0:	adc	r3, r1, r7, asr #31
   2bcc4:	cmp	r9, #0
   2bcc8:	strd	r2, [r4, #24]
   2bccc:	bgt	2bc40 <fputs@plt+0x1ab50>
   2bcd0:	ldr	r3, [sp, #8]
   2bcd4:	mov	r8, #0
   2bcd8:	add	r6, r6, r3
   2bcdc:	str	r6, [r4, #12]
   2bce0:	mov	r0, r8
   2bce4:	add	sp, sp, #124	; 0x7c
   2bce8:	ldrd	r4, [sp]
   2bcec:	ldrd	r6, [sp, #8]
   2bcf0:	ldrd	r8, [sp, #16]
   2bcf4:	ldrd	sl, [sp, #24]
   2bcf8:	add	sp, sp, #32
   2bcfc:	pop	{pc}		; (ldr pc, [sp], #4)
   2bd00:	movw	r8, #3082	; 0xc0a
   2bd04:	b	2bce0 <fputs@plt+0x1abf0>
   2bd08:	add	r3, sp, #48	; 0x30
   2bd0c:	mov	r2, #72	; 0x48
   2bd10:	mov	r0, r3
   2bd14:	mov	r1, r4
   2bd18:	str	r3, [sp, #36]	; 0x24
   2bd1c:	bl	10f58 <memcpy@plt>
   2bd20:	ldr	sl, [r4, #4]
   2bd24:	mov	r2, #72	; 0x48
   2bd28:	mov	r1, #0
   2bd2c:	mov	r0, r4
   2bd30:	ldr	r3, [r4, #16]
   2bd34:	ldr	r8, [r4, #56]	; 0x38
   2bd38:	ldr	r7, [r4, #60]	; 0x3c
   2bd3c:	str	sl, [sp, #32]
   2bd40:	ldrd	sl, [r4, #24]
   2bd44:	ldr	r9, [r4, #64]	; 0x40
   2bd48:	strd	sl, [sp, #16]
   2bd4c:	str	r3, [sp, #28]
   2bd50:	bl	10ebc <memset@plt>
   2bd54:	mov	r2, #0
   2bd58:	movw	r3, #32639	; 0x7f7f
   2bd5c:	movt	r3, #8
   2bd60:	mov	r0, r7
   2bd64:	and	r3, r3, r8
   2bd68:	mov	r1, r9
   2bd6c:	str	r2, [sp]
   2bd70:	mov	r2, r4
   2bd74:	ldr	r7, [r7, #24]
   2bd78:	blx	r7
   2bd7c:	subs	r8, r0, #0
   2bd80:	bne	2be1c <fputs@plt+0x1ad2c>
   2bd84:	ldr	r3, [sp, #28]
   2bd88:	cmp	r3, #0
   2bd8c:	beq	2be68 <fputs@plt+0x1ad78>
   2bd90:	ldr	sl, [sp, #32]
   2bd94:	mov	r7, #0
   2bd98:	mov	fp, r3
   2bd9c:	mov	r8, r6
   2bda0:	mov	r9, r7
   2bda4:	str	r5, [sp, #32]
   2bda8:	mov	r6, r4
   2bdac:	mov	r2, sl
   2bdb0:	asr	r3, sl, #31
   2bdb4:	b	2bdcc <fputs@plt+0x1acdc>
   2bdb8:	ldr	fp, [fp]
   2bdbc:	adds	r7, r7, sl
   2bdc0:	adc	r9, r9, r3
   2bdc4:	cmp	fp, #0
   2bdc8:	beq	2be48 <fputs@plt+0x1ad58>
   2bdcc:	adds	r4, r2, r7
   2bdd0:	add	r1, fp, #4
   2bdd4:	adc	r5, r3, r9
   2bdd8:	ldrd	r2, [sp, #16]
   2bddc:	mov	r0, r6
   2bde0:	cmp	r2, r4
   2bde4:	sbcs	ip, r3, r5
   2bde8:	movlt	r3, r2
   2bdec:	sublt	sl, r3, r7
   2bdf0:	ldr	r3, [r6]
   2bdf4:	mov	r2, sl
   2bdf8:	stm	sp, {r7, r9}
   2bdfc:	ldr	r3, [r3, #12]
   2be00:	blx	r3
   2be04:	cmp	r0, #0
   2be08:	mov	r2, sl
   2be0c:	asr	r3, sl, #31
   2be10:	beq	2bdb8 <fputs@plt+0x1acc8>
   2be14:	mov	r8, r0
   2be18:	mov	r4, r6
   2be1c:	ldr	r3, [r4]
   2be20:	cmp	r3, #0
   2be24:	beq	2be34 <fputs@plt+0x1ad44>
   2be28:	mov	r0, r4
   2be2c:	ldr	r3, [r3, #4]
   2be30:	blx	r3
   2be34:	mov	r0, r4
   2be38:	mov	r2, #72	; 0x48
   2be3c:	ldr	r1, [sp, #36]	; 0x24
   2be40:	bl	10f58 <memcpy@plt>
   2be44:	b	2bce0 <fputs@plt+0x1abf0>
   2be48:	ldr	r0, [sp, #28]
   2be4c:	mov	r4, r6
   2be50:	mov	r6, r8
   2be54:	ldr	r5, [sp, #32]
   2be58:	ldr	r7, [r0]
   2be5c:	bl	19898 <fputs@plt+0x87a8>
   2be60:	subs	r0, r7, #0
   2be64:	bne	2be58 <fputs@plt+0x1ad68>
   2be68:	mov	r1, r5
   2be6c:	mov	r0, r4
   2be70:	ldr	r3, [r4]
   2be74:	mov	r2, r6
   2be78:	ldrd	r4, [sp, #8]
   2be7c:	strd	r4, [sp, #160]	; 0xa0
   2be80:	ldr	r3, [r3, #12]
   2be84:	add	sp, sp, #124	; 0x7c
   2be88:	ldrd	r4, [sp]
   2be8c:	ldrd	r6, [sp, #8]
   2be90:	ldrd	r8, [sp, #16]
   2be94:	ldrd	sl, [sp, #24]
   2be98:	ldr	lr, [sp, #32]
   2be9c:	add	sp, sp, #36	; 0x24
   2bea0:	bx	r3
   2bea4:	strd	r4, [sp, #-16]!
   2bea8:	mov	r4, r0
   2beac:	mov	r5, r1
   2beb0:	str	r6, [sp, #8]
   2beb4:	str	lr, [sp, #12]
   2beb8:	bl	2b584 <fputs@plt+0x1a494>
   2bebc:	cmp	r0, #0
   2bec0:	bne	2bee0 <fputs@plt+0x1adf0>
   2bec4:	mov	r0, r4
   2bec8:	mov	r1, r5
   2becc:	ldrd	r4, [sp]
   2bed0:	ldr	r6, [sp, #8]
   2bed4:	ldr	lr, [sp, #12]
   2bed8:	add	sp, sp, #16
   2bedc:	b	21a40 <fputs@plt+0x10950>
   2bee0:	ldrd	r4, [sp]
   2bee4:	mov	r0, #0
   2bee8:	ldr	r6, [sp, #8]
   2beec:	add	sp, sp, #12
   2bef0:	pop	{pc}		; (ldr pc, [sp], #4)
   2bef4:	strd	r4, [sp, #-16]!
   2bef8:	mov	r5, r0
   2befc:	mov	r4, r1
   2bf00:	str	r6, [sp, #8]
   2bf04:	str	lr, [sp, #12]
   2bf08:	bl	2b584 <fputs@plt+0x1a494>
   2bf0c:	cmp	r0, #0
   2bf10:	bne	2bf34 <fputs@plt+0x1ae44>
   2bf14:	bic	r2, r4, r4, asr #31
   2bf18:	mov	r0, r5
   2bf1c:	ldrd	r4, [sp]
   2bf20:	asr	r3, r2, #31
   2bf24:	ldr	r6, [sp, #8]
   2bf28:	ldr	lr, [sp, #12]
   2bf2c:	add	sp, sp, #16
   2bf30:	b	283c8 <fputs@plt+0x172d8>
   2bf34:	ldrd	r4, [sp]
   2bf38:	mov	r0, #0
   2bf3c:	ldr	r6, [sp, #8]
   2bf40:	add	sp, sp, #12
   2bf44:	pop	{pc}		; (ldr pc, [sp], #4)
   2bf48:	str	r4, [sp, #-16]!
   2bf4c:	mov	r4, r0
   2bf50:	strd	r6, [sp, #4]
   2bf54:	mov	r6, r2
   2bf58:	mov	r7, r3
   2bf5c:	str	lr, [sp, #12]
   2bf60:	bl	2b584 <fputs@plt+0x1a494>
   2bf64:	cmp	r0, #0
   2bf68:	bne	2bf8c <fputs@plt+0x1ae9c>
   2bf6c:	mov	r2, r6
   2bf70:	mov	r3, r7
   2bf74:	ldrd	r6, [sp, #4]
   2bf78:	mov	r0, r4
   2bf7c:	ldr	r4, [sp]
   2bf80:	ldr	lr, [sp, #12]
   2bf84:	add	sp, sp, #16
   2bf88:	b	283c8 <fputs@plt+0x172d8>
   2bf8c:	ldr	r4, [sp]
   2bf90:	mov	r0, #0
   2bf94:	ldrd	r6, [sp, #4]
   2bf98:	add	sp, sp, #12
   2bf9c:	pop	{pc}		; (ldr pc, [sp], #4)
   2bfa0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2bfa4:	strd	r6, [sp, #8]
   2bfa8:	str	r8, [sp, #16]
   2bfac:	str	lr, [sp, #20]
   2bfb0:	ldrb	lr, [r0, #69]	; 0x45
   2bfb4:	cmp	lr, #0
   2bfb8:	bne	2c05c <fputs@plt+0x1af6c>
   2bfbc:	mov	r4, r1
   2bfc0:	ldr	r1, [r0, #288]	; 0x120
   2bfc4:	mov	r6, r2
   2bfc8:	mov	r7, r3
   2bfcc:	mov	r5, r0
   2bfd0:	cmp	r1, r4
   2bfd4:	bhi	2c024 <fputs@plt+0x1af34>
   2bfd8:	ldr	r1, [r0, #292]	; 0x124
   2bfdc:	cmp	r1, r4
   2bfe0:	bls	2c024 <fputs@plt+0x1af34>
   2bfe4:	bl	22e00 <fputs@plt+0x11d10>
   2bfe8:	subs	r6, r0, #0
   2bfec:	beq	2c00c <fputs@plt+0x1af1c>
   2bff0:	add	r3, r5, #260	; 0x104
   2bff4:	mov	r1, r4
   2bff8:	ldrh	r2, [r3]
   2bffc:	bl	10f58 <memcpy@plt>
   2c000:	mov	r1, r4
   2c004:	mov	r0, r5
   2c008:	bl	19bf4 <fputs@plt+0x8b04>
   2c00c:	mov	r0, r6
   2c010:	ldrd	r4, [sp]
   2c014:	ldrd	r6, [sp, #8]
   2c018:	ldr	r8, [sp, #16]
   2c01c:	add	sp, sp, #20
   2c020:	pop	{pc}		; (ldr pc, [sp], #4)
   2c024:	mov	r2, r6
   2c028:	mov	r3, r7
   2c02c:	mov	r0, r4
   2c030:	bl	2bf48 <fputs@plt+0x1ae58>
   2c034:	subs	r6, r0, #0
   2c038:	bne	2c00c <fputs@plt+0x1af1c>
   2c03c:	ldr	r3, [r5, #68]	; 0x44
   2c040:	bic	r3, r3, #-16777216	; 0xff000000
   2c044:	bic	r3, r3, #255	; 0xff
   2c048:	cmp	r3, #0
   2c04c:	bne	2c05c <fputs@plt+0x1af6c>
   2c050:	mov	r0, r5
   2c054:	bl	1a178 <fputs@plt+0x9088>
   2c058:	b	2c00c <fputs@plt+0x1af1c>
   2c05c:	mov	r6, #0
   2c060:	b	2c00c <fputs@plt+0x1af1c>
   2c064:	cmp	r1, #0
   2c068:	beq	2c0d4 <fputs@plt+0x1afe4>
   2c06c:	strd	r4, [sp, #-8]!
   2c070:	mov	r5, r3
   2c074:	mov	ip, r0
   2c078:	ldr	r3, [r0, #288]	; 0x120
   2c07c:	mov	r4, r2
   2c080:	cmp	r3, r1
   2c084:	bhi	2c0ac <fputs@plt+0x1afbc>
   2c088:	ldr	r3, [r0, #292]	; 0x124
   2c08c:	cmp	r3, r1
   2c090:	bls	2c0ac <fputs@plt+0x1afbc>
   2c094:	add	r3, r0, #260	; 0x104
   2c098:	ldrh	r2, [r3]
   2c09c:	mov	r3, #0
   2c0a0:	cmp	r3, r5
   2c0a4:	cmpeq	r2, r4
   2c0a8:	bcs	2c0c4 <fputs@plt+0x1afd4>
   2c0ac:	mov	r2, r4
   2c0b0:	mov	r3, r5
   2c0b4:	ldrd	r4, [sp]
   2c0b8:	mov	r0, ip
   2c0bc:	add	sp, sp, #8
   2c0c0:	b	2bfa0 <fputs@plt+0x1aeb0>
   2c0c4:	mov	r0, r1
   2c0c8:	ldrd	r4, [sp]
   2c0cc:	add	sp, sp, #8
   2c0d0:	bx	lr
   2c0d4:	b	22e00 <fputs@plt+0x11d10>
   2c0d8:	strd	r4, [sp, #-16]!
   2c0dc:	mov	r5, r0
   2c0e0:	str	r6, [sp, #8]
   2c0e4:	mov	r6, r1
   2c0e8:	str	lr, [sp, #12]
   2c0ec:	bl	2c064 <fputs@plt+0x1af74>
   2c0f0:	subs	r4, r0, #0
   2c0f4:	beq	2c10c <fputs@plt+0x1b01c>
   2c0f8:	mov	r0, r4
   2c0fc:	ldrd	r4, [sp]
   2c100:	ldr	r6, [sp, #8]
   2c104:	add	sp, sp, #12
   2c108:	pop	{pc}		; (ldr pc, [sp], #4)
   2c10c:	mov	r1, r6
   2c110:	mov	r0, r5
   2c114:	bl	19bf4 <fputs@plt+0x8b04>
   2c118:	b	2c0f8 <fputs@plt+0x1b008>
   2c11c:	ldr	r3, [r0, #24]
   2c120:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2c124:	mov	r4, r0
   2c128:	mov	r5, r2
   2c12c:	strd	r6, [sp, #8]
   2c130:	str	r8, [sp, #16]
   2c134:	str	lr, [sp, #20]
   2c138:	cmp	r3, r1
   2c13c:	bge	2c1cc <fputs@plt+0x1b0dc>
   2c140:	cmp	r1, #32
   2c144:	ldr	r0, [r0, #32]
   2c148:	movlt	r1, #32
   2c14c:	cmp	r3, #0
   2c150:	movle	r2, #0
   2c154:	andgt	r2, r2, #1
   2c158:	cmp	r2, #0
   2c15c:	mov	r6, r1
   2c160:	asr	r7, r1, #31
   2c164:	bne	2c23c <fputs@plt+0x1b14c>
   2c168:	cmp	r3, #0
   2c16c:	bgt	2c258 <fputs@plt+0x1b168>
   2c170:	mov	r2, r6
   2c174:	mov	r3, r7
   2c178:	bl	240a0 <fputs@plt+0x12fb0>
   2c17c:	str	r0, [r4, #20]
   2c180:	cmp	r0, #0
   2c184:	beq	2c260 <fputs@plt+0x1b170>
   2c188:	ldr	r3, [r4, #32]
   2c18c:	cmp	r3, #0
   2c190:	beq	2c1b8 <fputs@plt+0x1b0c8>
   2c194:	ldr	r2, [r3, #288]	; 0x120
   2c198:	cmp	r2, r0
   2c19c:	bhi	2c1b8 <fputs@plt+0x1b0c8>
   2c1a0:	ldr	r2, [r3, #292]	; 0x124
   2c1a4:	cmp	r2, r0
   2c1a8:	bls	2c1b8 <fputs@plt+0x1b0c8>
   2c1ac:	add	r3, r3, #260	; 0x104
   2c1b0:	ldrh	r0, [r3]
   2c1b4:	b	2c1c8 <fputs@plt+0x1b0d8>
   2c1b8:	ldr	r3, [pc, #248]	; 2c2b8 <fputs@plt+0x1b1c8>
   2c1bc:	add	r3, pc, r3
   2c1c0:	ldr	r3, [r3, #52]	; 0x34
   2c1c4:	blx	r3
   2c1c8:	str	r0, [r4, #24]
   2c1cc:	cmp	r5, #0
   2c1d0:	beq	2c1f4 <fputs@plt+0x1b104>
   2c1d4:	ldr	r1, [r4, #16]
   2c1d8:	cmp	r1, #0
   2c1dc:	beq	2c1f4 <fputs@plt+0x1b104>
   2c1e0:	ldr	r0, [r4, #20]
   2c1e4:	cmp	r1, r0
   2c1e8:	beq	2c1f4 <fputs@plt+0x1b104>
   2c1ec:	ldr	r2, [r4, #12]
   2c1f0:	bl	10f58 <memcpy@plt>
   2c1f4:	ldrh	r3, [r4, #8]
   2c1f8:	tst	r3, #1024	; 0x400
   2c1fc:	bne	2c228 <fputs@plt+0x1b138>
   2c200:	ldr	r2, [r4, #20]
   2c204:	bic	r3, r3, #7168	; 0x1c00
   2c208:	mov	r0, #0
   2c20c:	strh	r3, [r4, #8]
   2c210:	str	r2, [r4, #16]
   2c214:	ldrd	r4, [sp]
   2c218:	ldrd	r6, [sp, #8]
   2c21c:	ldr	r8, [sp, #16]
   2c220:	add	sp, sp, #20
   2c224:	pop	{pc}		; (ldr pc, [sp], #4)
   2c228:	ldr	r0, [r4, #16]
   2c22c:	ldr	r3, [r4, #36]	; 0x24
   2c230:	blx	r3
   2c234:	ldrh	r3, [r4, #8]
   2c238:	b	2c200 <fputs@plt+0x1b110>
   2c23c:	ldr	ip, [r4, #16]
   2c240:	ldr	r1, [r4, #20]
   2c244:	cmp	ip, r1
   2c248:	beq	2c298 <fputs@plt+0x1b1a8>
   2c24c:	bl	19bf4 <fputs@plt+0x8b04>
   2c250:	ldr	r0, [r4, #32]
   2c254:	b	2c170 <fputs@plt+0x1b080>
   2c258:	ldr	r1, [r4, #20]
   2c25c:	b	2c24c <fputs@plt+0x1b15c>
   2c260:	ldrh	r3, [r4, #8]
   2c264:	movw	r2, #9312	; 0x2460
   2c268:	tst	r2, r3
   2c26c:	moveq	r3, #1
   2c270:	strheq	r3, [r4, #8]
   2c274:	bne	2c28c <fputs@plt+0x1b19c>
   2c278:	mov	r3, #0
   2c27c:	mov	r0, #7
   2c280:	str	r3, [r4, #16]
   2c284:	str	r3, [r4, #24]
   2c288:	b	2c214 <fputs@plt+0x1b124>
   2c28c:	mov	r0, r4
   2c290:	bl	208e0 <fputs@plt+0xf7f0>
   2c294:	b	2c278 <fputs@plt+0x1b188>
   2c298:	mov	r2, r6
   2c29c:	mov	r3, r7
   2c2a0:	mov	r1, ip
   2c2a4:	mov	r5, #0
   2c2a8:	bl	2c0d8 <fputs@plt+0x1afe8>
   2c2ac:	str	r0, [r4, #16]
   2c2b0:	str	r0, [r4, #20]
   2c2b4:	b	2c180 <fputs@plt+0x1b090>
   2c2b8:			; <UNDEFINED> instruction: 0x00082fbc
   2c2bc:	mov	r2, #0
   2c2c0:	b	2c11c <fputs@plt+0x1b02c>
   2c2c4:	strd	r4, [sp, #-16]!
   2c2c8:	subs	r5, r2, #0
   2c2cc:	mov	r4, r1
   2c2d0:	str	r6, [sp, #8]
   2c2d4:	str	lr, [sp, #12]
   2c2d8:	ble	2c32c <fputs@plt+0x1b23c>
   2c2dc:	ldr	r3, [r1, #24]
   2c2e0:	mov	r6, r0
   2c2e4:	cmp	r5, r3
   2c2e8:	bgt	2c360 <fputs@plt+0x1b270>
   2c2ec:	ldr	r0, [r1, #20]
   2c2f0:	str	r0, [r1, #16]
   2c2f4:	ldr	r3, [r6]
   2c2f8:	mov	r2, #8192	; 0x2000
   2c2fc:	cmp	r0, #0
   2c300:	str	r3, [r4]
   2c304:	strh	r2, [r4, #8]
   2c308:	beq	2c31c <fputs@plt+0x1b22c>
   2c30c:	mov	r2, r5
   2c310:	mov	r1, #0
   2c314:	bl	10ebc <memset@plt>
   2c318:	ldr	r0, [r4, #16]
   2c31c:	ldrd	r4, [sp]
   2c320:	ldr	r6, [sp, #8]
   2c324:	add	sp, sp, #12
   2c328:	pop	{pc}		; (ldr pc, [sp], #4)
   2c32c:	ldrh	r3, [r1, #8]
   2c330:	movw	r2, #9312	; 0x2460
   2c334:	tst	r2, r3
   2c338:	moveq	r3, #1
   2c33c:	strheq	r3, [r1, #8]
   2c340:	bne	2c374 <fputs@plt+0x1b284>
   2c344:	mov	r3, #0
   2c348:	ldr	r6, [sp, #8]
   2c34c:	mov	r0, r3
   2c350:	str	r3, [r4, #16]
   2c354:	ldrd	r4, [sp]
   2c358:	add	sp, sp, #12
   2c35c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c360:	mov	r1, r5
   2c364:	mov	r0, r4
   2c368:	bl	2c2bc <fputs@plt+0x1b1cc>
   2c36c:	ldr	r0, [r4, #16]
   2c370:	b	2c2f4 <fputs@plt+0x1b204>
   2c374:	mov	r0, r1
   2c378:	bl	208e0 <fputs@plt+0xf7f0>
   2c37c:	b	2c344 <fputs@plt+0x1b254>
   2c380:	ldr	r3, [r0, #8]
   2c384:	ldrh	ip, [r3, #8]
   2c388:	tst	ip, #8192	; 0x2000
   2c38c:	beq	2c398 <fputs@plt+0x1b2a8>
   2c390:	ldr	r0, [r3, #16]
   2c394:	bx	lr
   2c398:	mov	r2, r1
   2c39c:	add	r0, r0, #4
   2c3a0:	mov	r1, r3
   2c3a4:	b	2c2c4 <fputs@plt+0x1b1d4>
   2c3a8:	mov	r1, #0
   2c3ac:	str	r4, [sp, #-8]!
   2c3b0:	mov	r4, r0
   2c3b4:	str	lr, [sp, #4]
   2c3b8:	bl	2c380 <fputs@plt+0x1b290>
   2c3bc:	cmp	r0, #0
   2c3c0:	ldr	lr, [sp, #4]
   2c3c4:	moveq	r2, #0
   2c3c8:	moveq	r3, #0
   2c3cc:	ldrdne	r2, [r0]
   2c3d0:	mov	r0, r4
   2c3d4:	ldr	r4, [sp]
   2c3d8:	add	sp, sp, #8
   2c3dc:	b	29f58 <fputs@plt+0x18e68>
   2c3e0:	strd	r4, [sp, #-16]!
   2c3e4:	mov	r5, r1
   2c3e8:	mov	r1, #8
   2c3ec:	str	r6, [sp, #8]
   2c3f0:	mov	r6, r2
   2c3f4:	str	lr, [sp, #12]
   2c3f8:	bl	2c380 <fputs@plt+0x1b290>
   2c3fc:	cmp	r5, #0
   2c400:	mov	r4, r0
   2c404:	bne	2c438 <fputs@plt+0x1b348>
   2c408:	cmp	r4, #0
   2c40c:	beq	2c428 <fputs@plt+0x1b338>
   2c410:	ldr	r3, [r4]
   2c414:	ldr	r2, [r4, #4]
   2c418:	adds	r3, r3, #1
   2c41c:	adc	r2, r2, #0
   2c420:	str	r3, [r4]
   2c424:	str	r2, [r4, #4]
   2c428:	ldrd	r4, [sp]
   2c42c:	ldr	r6, [sp, #8]
   2c430:	add	sp, sp, #12
   2c434:	pop	{pc}		; (ldr pc, [sp], #4)
   2c438:	ldr	r0, [r6]
   2c43c:	bl	29efc <fputs@plt+0x18e0c>
   2c440:	cmp	r0, #5
   2c444:	bne	2c408 <fputs@plt+0x1b318>
   2c448:	ldrd	r4, [sp]
   2c44c:	ldr	r6, [sp, #8]
   2c450:	add	sp, sp, #12
   2c454:	pop	{pc}		; (ldr pc, [sp], #4)
   2c458:	mov	r1, #0
   2c45c:	strd	r4, [sp, #-16]!
   2c460:	mov	r5, r0
   2c464:	str	r6, [sp, #8]
   2c468:	str	lr, [sp, #12]
   2c46c:	bl	2c380 <fputs@plt+0x1b290>
   2c470:	subs	r4, r0, #0
   2c474:	beq	2c488 <fputs@plt+0x1b398>
   2c478:	ldrd	r0, [r4, #16]
   2c47c:	cmp	r0, #1
   2c480:	sbcs	r3, r1, #0
   2c484:	bge	2c498 <fputs@plt+0x1b3a8>
   2c488:	ldrd	r4, [sp]
   2c48c:	ldr	r6, [sp, #8]
   2c490:	add	sp, sp, #12
   2c494:	pop	{pc}		; (ldr pc, [sp], #4)
   2c498:	bl	939e0 <fputs@plt+0x828f0>
   2c49c:	vmov	d7, r0, r1
   2c4a0:	mov	r0, r5
   2c4a4:	vldr	d0, [r4]
   2c4a8:	ldrd	r4, [sp]
   2c4ac:	ldr	r6, [sp, #8]
   2c4b0:	ldr	lr, [sp, #12]
   2c4b4:	add	sp, sp, #16
   2c4b8:	vdiv.f64	d0, d0, d7
   2c4bc:	b	29f20 <fputs@plt+0x18e30>
   2c4c0:	mov	r1, #0
   2c4c4:	str	r4, [sp, #-8]!
   2c4c8:	mov	r4, r0
   2c4cc:	str	lr, [sp, #4]
   2c4d0:	bl	2c380 <fputs@plt+0x1b290>
   2c4d4:	cmp	r0, #0
   2c4d8:	ldr	lr, [sp, #4]
   2c4dc:	vldrne	d0, [r0]
   2c4e0:	mov	r0, r4
   2c4e4:	vldreq	d0, [pc, #12]	; 2c4f8 <fputs@plt+0x1b408>
   2c4e8:	ldr	r4, [sp]
   2c4ec:	add	sp, sp, #8
   2c4f0:	b	29f20 <fputs@plt+0x18e30>
   2c4f4:	nop	{0}
	...
   2c500:	mov	r1, #32
   2c504:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2c508:	str	r6, [sp, #8]
   2c50c:	strd	r8, [sp, #12]
   2c510:	strd	sl, [sp, #20]
   2c514:	mov	sl, r2
   2c518:	str	lr, [sp, #28]
   2c51c:	sub	sp, sp, #8
   2c520:	bl	2c380 <fputs@plt+0x1b290>
   2c524:	mov	r6, r0
   2c528:	ldr	r0, [sl]
   2c52c:	bl	2a6a0 <fputs@plt+0x195b0>
   2c530:	cmp	r6, #0
   2c534:	cmpne	r0, #5
   2c538:	beq	2c57c <fputs@plt+0x1b48c>
   2c53c:	ldr	r2, [r6, #16]
   2c540:	ldr	r1, [r6, #20]
   2c544:	ldr	ip, [sl]
   2c548:	adds	r2, r2, #1
   2c54c:	adc	r1, r1, #0
   2c550:	cmp	r0, #1
   2c554:	str	r2, [r6, #16]
   2c558:	mov	r0, ip
   2c55c:	str	r1, [r6, #20]
   2c560:	beq	2c598 <fputs@plt+0x1b4a8>
   2c564:	bl	29e9c <fputs@plt+0x18dac>
   2c568:	vldr	d7, [r6]
   2c56c:	mov	r2, #1
   2c570:	strb	r2, [r6, #25]
   2c574:	vadd.f64	d0, d7, d0
   2c578:	vstr	d0, [r6]
   2c57c:	add	sp, sp, #8
   2c580:	ldrd	r4, [sp]
   2c584:	ldr	r6, [sp, #8]
   2c588:	ldrd	r8, [sp, #12]
   2c58c:	ldrd	sl, [sp, #20]
   2c590:	add	sp, sp, #28
   2c594:	pop	{pc}		; (ldr pc, [sp], #4)
   2c598:	bl	29eb8 <fputs@plt+0x18dc8>
   2c59c:	mov	sl, r0
   2c5a0:	mov	fp, r1
   2c5a4:	bl	939e0 <fputs@plt+0x828f0>
   2c5a8:	vmov	d6, r0, r1
   2c5ac:	vldr	d7, [r6]
   2c5b0:	ldrb	ip, [r6, #25]
   2c5b4:	ldrb	r2, [r6, #24]
   2c5b8:	vadd.f64	d7, d7, d6
   2c5bc:	orrs	r3, ip, r2
   2c5c0:	vstr	d7, [r6]
   2c5c4:	bne	2c57c <fputs@plt+0x1b48c>
   2c5c8:	cmp	sl, #0
   2c5cc:	ldrd	r0, [r6, #8]
   2c5d0:	sbcs	r3, fp, #0
   2c5d4:	blt	2c60c <fputs@plt+0x1b51c>
   2c5d8:	cmp	r0, #1
   2c5dc:	sbcs	r3, r1, #0
   2c5e0:	blt	2c648 <fputs@plt+0x1b558>
   2c5e4:	mvn	r2, #0
   2c5e8:	mvn	ip, #-2147483648	; 0x80000000
   2c5ec:	subs	r4, r2, r0
   2c5f0:	sbc	r5, ip, r1
   2c5f4:	cmp	r4, sl
   2c5f8:	sbcs	r3, r5, fp
   2c5fc:	bge	2c648 <fputs@plt+0x1b558>
   2c600:	mov	r2, #1
   2c604:	strb	r2, [r6, #24]
   2c608:	b	2c57c <fputs@plt+0x1b48c>
   2c60c:	cmp	r0, #0
   2c610:	sbcs	r3, r1, #0
   2c614:	bge	2c648 <fputs@plt+0x1b558>
   2c618:	mov	r2, #1
   2c61c:	mov	ip, #-2147483648	; 0x80000000
   2c620:	subs	r3, r2, r0
   2c624:	str	r3, [sp]
   2c628:	sbc	r3, ip, r1
   2c62c:	adds	r8, sl, r2
   2c630:	adc	r9, fp, #0
   2c634:	str	r3, [sp, #4]
   2c638:	ldrd	r2, [sp]
   2c63c:	cmp	r8, r2
   2c640:	sbcs	r3, r9, r3
   2c644:	blt	2c600 <fputs@plt+0x1b510>
   2c648:	adds	r0, sl, r0
   2c64c:	mov	r3, r1
   2c650:	adc	r2, fp, r3
   2c654:	str	r0, [r6, #8]
   2c658:	str	r2, [r6, #12]
   2c65c:	b	2c57c <fputs@plt+0x1b48c>
   2c660:	ldrh	r1, [r0, #8]
   2c664:	strd	r4, [sp, #-16]!
   2c668:	str	r6, [sp, #8]
   2c66c:	str	lr, [sp, #12]
   2c670:	ands	r4, r1, #16384	; 0x4000
   2c674:	beq	2c6d8 <fputs@plt+0x1b5e8>
   2c678:	ldr	r3, [r0]
   2c67c:	mov	r2, #1
   2c680:	mov	r5, r0
   2c684:	ldr	r1, [r0, #12]
   2c688:	add	r1, r1, r3
   2c68c:	cmp	r1, r2
   2c690:	movlt	r1, r2
   2c694:	bl	2c11c <fputs@plt+0x1b02c>
   2c698:	subs	r4, r0, #0
   2c69c:	movne	r4, #7
   2c6a0:	bne	2c6d8 <fputs@plt+0x1b5e8>
   2c6a4:	mov	r1, r4
   2c6a8:	ldr	r2, [r5]
   2c6ac:	ldr	r3, [r5, #12]
   2c6b0:	ldr	r0, [r5, #16]
   2c6b4:	add	r0, r0, r3
   2c6b8:	bl	10ebc <memset@plt>
   2c6bc:	ldrh	r2, [r5, #8]
   2c6c0:	ldr	r1, [r5]
   2c6c4:	ldr	r3, [r5, #12]
   2c6c8:	bic	r2, r2, #16896	; 0x4200
   2c6cc:	strh	r2, [r5, #8]
   2c6d0:	add	r3, r3, r1
   2c6d4:	str	r3, [r5, #12]
   2c6d8:	mov	r0, r4
   2c6dc:	ldrd	r4, [sp]
   2c6e0:	ldr	r6, [sp, #8]
   2c6e4:	add	sp, sp, #12
   2c6e8:	pop	{pc}		; (ldr pc, [sp], #4)
   2c6ec:	ldrh	r3, [r0, #8]
   2c6f0:	str	r4, [sp, #-8]!
   2c6f4:	mov	r4, r0
   2c6f8:	str	lr, [sp, #4]
   2c6fc:	tst	r3, #16384	; 0x4000
   2c700:	bne	2c780 <fputs@plt+0x1b690>
   2c704:	tst	r3, #18
   2c708:	beq	2c768 <fputs@plt+0x1b678>
   2c70c:	ldr	r2, [r4, #24]
   2c710:	cmp	r2, #0
   2c714:	beq	2c728 <fputs@plt+0x1b638>
   2c718:	ldr	r1, [r4, #16]
   2c71c:	ldr	r2, [r4, #20]
   2c720:	cmp	r1, r2
   2c724:	beq	2c768 <fputs@plt+0x1b678>
   2c728:	ldr	r1, [r4, #12]
   2c72c:	mov	r2, #1
   2c730:	mov	r0, r4
   2c734:	add	r1, r1, #2
   2c738:	bl	2c11c <fputs@plt+0x1b02c>
   2c73c:	cmp	r0, #0
   2c740:	movne	r0, #7
   2c744:	bne	2c774 <fputs@plt+0x1b684>
   2c748:	ldr	r3, [r4, #12]
   2c74c:	ldr	r2, [r4, #16]
   2c750:	strb	r0, [r2, r3]
   2c754:	ldrd	r2, [r4, #12]
   2c758:	add	r3, r3, r2
   2c75c:	strb	r0, [r3, #1]
   2c760:	ldrh	r3, [r4, #8]
   2c764:	orr	r3, r3, #512	; 0x200
   2c768:	bic	r3, r3, #4096	; 0x1000
   2c76c:	mov	r0, #0
   2c770:	strh	r3, [r4, #8]
   2c774:	ldr	r4, [sp]
   2c778:	add	sp, sp, #4
   2c77c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c780:	bl	2c660 <fputs@plt+0x1b570>
   2c784:	ldrh	r3, [r4, #8]
   2c788:	b	2c704 <fputs@plt+0x1b614>
   2c78c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2c790:	mov	r5, r0
   2c794:	strd	r6, [sp, #8]
   2c798:	subs	r6, r1, #0
   2c79c:	strd	r8, [sp, #16]
   2c7a0:	strd	sl, [sp, #24]
   2c7a4:	str	lr, [sp, #32]
   2c7a8:	sub	sp, sp, #4
   2c7ac:	ldr	r9, [sp, #40]	; 0x28
   2c7b0:	beq	2c98c <fputs@plt+0x1b89c>
   2c7b4:	mov	r4, r2
   2c7b8:	mov	r8, r3
   2c7bc:	ldr	fp, [r0, #32]
   2c7c0:	cmp	fp, #0
   2c7c4:	moveq	r7, #51712	; 0xca00
   2c7c8:	ldrne	r7, [fp, #92]	; 0x5c
   2c7cc:	movteq	r7, #15258	; 0x3b9a
   2c7d0:	cmp	r3, #0
   2c7d4:	beq	2c884 <fputs@plt+0x1b794>
   2c7d8:	cmp	r2, #0
   2c7dc:	movge	sl, #2
   2c7e0:	blt	2ca18 <fputs@plt+0x1b928>
   2c7e4:	cmn	r9, #1
   2c7e8:	beq	2ca4c <fputs@plt+0x1b95c>
   2c7ec:	ldr	r2, [pc, #724]	; 2cac8 <fputs@plt+0x1b9d8>
   2c7f0:	movw	r3, #9312	; 0x2460
   2c7f4:	ldrh	r1, [r5, #8]
   2c7f8:	add	r2, pc, r2
   2c7fc:	cmp	r9, r2
   2c800:	and	r3, r3, r1
   2c804:	beq	2c9b4 <fputs@plt+0x1b8c4>
   2c808:	cmp	r3, #0
   2c80c:	bne	2c930 <fputs@plt+0x1b840>
   2c810:	ldr	r3, [r5, #24]
   2c814:	cmp	r3, #0
   2c818:	bne	2c930 <fputs@plt+0x1b840>
   2c81c:	cmp	r9, #0
   2c820:	str	r6, [r5, #16]
   2c824:	moveq	r3, #2048	; 0x800
   2c828:	movne	r3, #1024	; 0x400
   2c82c:	str	r9, [r5, #36]	; 0x24
   2c830:	orr	sl, r3, sl
   2c834:	cmp	r8, #0
   2c838:	strh	sl, [r5, #8]
   2c83c:	moveq	r3, #1
   2c840:	str	r4, [r5, #12]
   2c844:	strbeq	r3, [r5, #10]
   2c848:	beq	2c85c <fputs@plt+0x1b76c>
   2c84c:	cmp	r8, #1
   2c850:	cmpne	r4, #1
   2c854:	strb	r8, [r5, #10]
   2c858:	bgt	2c93c <fputs@plt+0x1b84c>
   2c85c:	cmp	r7, r4
   2c860:	movge	r0, #0
   2c864:	blt	2c970 <fputs@plt+0x1b880>
   2c868:	add	sp, sp, #4
   2c86c:	ldrd	r4, [sp]
   2c870:	ldrd	r6, [sp, #8]
   2c874:	ldrd	r8, [sp, #16]
   2c878:	ldrd	sl, [sp, #24]
   2c87c:	add	sp, sp, #32
   2c880:	pop	{pc}		; (ldr pc, [sp], #4)
   2c884:	cmp	r2, #0
   2c888:	movge	sl, #16
   2c88c:	bge	2c7e4 <fputs@plt+0x1b6f4>
   2c890:	mov	sl, #528	; 0x210
   2c894:	cmp	r7, #0
   2c898:	blt	2cac0 <fputs@plt+0x1b9d0>
   2c89c:	ldrb	r4, [r6]
   2c8a0:	ldrb	r3, [r6, #1]
   2c8a4:	orrs	r4, r4, r3
   2c8a8:	movne	r4, #0
   2c8ac:	addne	r1, r6, #1
   2c8b0:	bne	2c8c8 <fputs@plt+0x1b7d8>
   2c8b4:	b	2c8d4 <fputs@plt+0x1b7e4>
   2c8b8:	ldrb	r2, [r1, r4]
   2c8bc:	ldrb	r3, [r6, r4]
   2c8c0:	orrs	r3, r2, r3
   2c8c4:	beq	2c8d4 <fputs@plt+0x1b7e4>
   2c8c8:	add	r4, r4, #2
   2c8cc:	cmp	r7, r4
   2c8d0:	bge	2c8b8 <fputs@plt+0x1b7c8>
   2c8d4:	cmn	r9, #1
   2c8d8:	bne	2c7ec <fputs@plt+0x1b6fc>
   2c8dc:	mov	r3, #2
   2c8e0:	mov	r9, r4
   2c8e4:	add	r4, r3, r4
   2c8e8:	cmp	r7, r9
   2c8ec:	blt	2c970 <fputs@plt+0x1b880>
   2c8f0:	ldr	r3, [r5, #24]
   2c8f4:	cmp	r4, #32
   2c8f8:	movge	r1, r4
   2c8fc:	movlt	r1, #32
   2c900:	cmp	r1, r3
   2c904:	bgt	2caa8 <fputs@plt+0x1b9b8>
   2c908:	ldrh	r3, [r5, #8]
   2c90c:	ldr	r0, [r5, #20]
   2c910:	and	r3, r3, #13
   2c914:	strh	r3, [r5, #8]
   2c918:	str	r0, [r5, #16]
   2c91c:	mov	r2, r4
   2c920:	mov	r1, r6
   2c924:	mov	r4, r9
   2c928:	bl	10f58 <memcpy@plt>
   2c92c:	b	2c834 <fputs@plt+0x1b744>
   2c930:	mov	r0, r5
   2c934:	bl	209a4 <fputs@plt+0xf8b4>
   2c938:	b	2c81c <fputs@plt+0x1b72c>
   2c93c:	ldr	r3, [r5, #16]
   2c940:	ldrb	r2, [r3]
   2c944:	ldrb	r3, [r3, #1]
   2c948:	cmp	r2, #254	; 0xfe
   2c94c:	cmpeq	r3, #255	; 0xff
   2c950:	bne	2c978 <fputs@plt+0x1b888>
   2c954:	mov	r8, #3
   2c958:	mov	r0, r5
   2c95c:	bl	2c6ec <fputs@plt+0x1b5fc>
   2c960:	subs	r6, r0, #0
   2c964:	beq	2ca60 <fputs@plt+0x1b970>
   2c968:	mov	r0, #7
   2c96c:	b	2c868 <fputs@plt+0x1b778>
   2c970:	mov	r0, #18
   2c974:	b	2c868 <fputs@plt+0x1b778>
   2c978:	cmp	r2, #255	; 0xff
   2c97c:	cmpeq	r3, #254	; 0xfe
   2c980:	moveq	r8, #2
   2c984:	bne	2c85c <fputs@plt+0x1b76c>
   2c988:	b	2c958 <fputs@plt+0x1b868>
   2c98c:	ldrh	r2, [r0, #8]
   2c990:	movw	r3, #9312	; 0x2460
   2c994:	ands	r3, r3, r2
   2c998:	moveq	r2, #1
   2c99c:	moveq	r0, r3
   2c9a0:	strheq	r2, [r5, #8]
   2c9a4:	beq	2c868 <fputs@plt+0x1b778>
   2c9a8:	bl	208e0 <fputs@plt+0xf7f0>
   2c9ac:	mov	r0, r6
   2c9b0:	b	2c868 <fputs@plt+0x1b778>
   2c9b4:	cmp	r3, #0
   2c9b8:	bne	2c9c8 <fputs@plt+0x1b8d8>
   2c9bc:	ldr	r3, [r5, #24]
   2c9c0:	cmp	r3, #0
   2c9c4:	beq	2c9d4 <fputs@plt+0x1b8e4>
   2c9c8:	mov	r0, r5
   2c9cc:	bl	209a4 <fputs@plt+0xf8b4>
   2c9d0:	ldr	fp, [r5, #32]
   2c9d4:	cmp	fp, #0
   2c9d8:	str	r6, [r5, #16]
   2c9dc:	str	r6, [r5, #20]
   2c9e0:	beq	2c9fc <fputs@plt+0x1b90c>
   2c9e4:	ldr	r3, [fp, #288]	; 0x120
   2c9e8:	cmp	r3, r6
   2c9ec:	bhi	2c9fc <fputs@plt+0x1b90c>
   2c9f0:	ldr	r3, [fp, #292]	; 0x124
   2c9f4:	cmp	r3, r6
   2c9f8:	bhi	2ca54 <fputs@plt+0x1b964>
   2c9fc:	ldr	r3, [pc, #200]	; 2cacc <fputs@plt+0x1b9dc>
   2ca00:	mov	r0, r6
   2ca04:	add	r3, pc, r3
   2ca08:	ldr	r3, [r3, #52]	; 0x34
   2ca0c:	blx	r3
   2ca10:	str	r0, [r5, #24]
   2ca14:	b	2c834 <fputs@plt+0x1b744>
   2ca18:	cmp	r3, #1
   2ca1c:	movwne	sl, #514	; 0x202
   2ca20:	bne	2c894 <fputs@plt+0x1b7a4>
   2ca24:	mov	r0, r6
   2ca28:	movw	sl, #514	; 0x202
   2ca2c:	bl	10f34 <strlen@plt>
   2ca30:	bic	r4, r0, #-1073741824	; 0xc0000000
   2ca34:	cmp	r7, r4
   2ca38:	addlt	r4, r7, #1
   2ca3c:	cmn	r9, #1
   2ca40:	bne	2c7ec <fputs@plt+0x1b6fc>
   2ca44:	mov	r3, #1
   2ca48:	b	2c8e0 <fputs@plt+0x1b7f0>
   2ca4c:	mov	r9, r4
   2ca50:	b	2c8e8 <fputs@plt+0x1b7f8>
   2ca54:	add	fp, fp, #260	; 0x104
   2ca58:	ldrh	r0, [fp]
   2ca5c:	b	2ca10 <fputs@plt+0x1b920>
   2ca60:	ldr	r3, [r5, #12]
   2ca64:	ldr	r0, [r5, #16]
   2ca68:	sub	r3, r3, #2
   2ca6c:	mov	r2, r3
   2ca70:	add	r1, r0, #2
   2ca74:	str	r3, [r5, #12]
   2ca78:	bl	11030 <memmove@plt>
   2ca7c:	ldr	r3, [r5, #12]
   2ca80:	ldr	r2, [r5, #16]
   2ca84:	strb	r6, [r2, r3]
   2ca88:	ldrd	r2, [r5, #12]
   2ca8c:	add	r3, r3, r2
   2ca90:	strb	r6, [r3, #1]
   2ca94:	ldrh	r3, [r5, #8]
   2ca98:	strb	r8, [r5, #10]
   2ca9c:	orr	r3, r3, #512	; 0x200
   2caa0:	strh	r3, [r5, #8]
   2caa4:	b	2c85c <fputs@plt+0x1b76c>
   2caa8:	mov	r0, r5
   2caac:	bl	2c2bc <fputs@plt+0x1b1cc>
   2cab0:	cmp	r0, #0
   2cab4:	bne	2c968 <fputs@plt+0x1b878>
   2cab8:	ldr	r0, [r5, #16]
   2cabc:	b	2c91c <fputs@plt+0x1b82c>
   2cac0:	mov	r4, #0
   2cac4:	b	2c8d4 <fputs@plt+0x1b7e4>
   2cac8:			; <UNDEFINED> instruction: 0xfffe6e9c
   2cacc:	andeq	r2, r8, r4, ror r7
   2cad0:	ldr	r3, [r0, #44]	; 0x2c
   2cad4:	strd	r4, [sp, #-16]!
   2cad8:	ldr	r4, [r0]
   2cadc:	str	r6, [sp, #8]
   2cae0:	str	lr, [sp, #12]
   2cae4:	sub	sp, sp, #8
   2cae8:	cmp	r3, #0
   2caec:	ldr	r6, [r0, #80]	; 0x50
   2caf0:	beq	2cb80 <fputs@plt+0x1ba90>
   2caf4:	ldr	r2, [pc, #224]	; 2cbdc <fputs@plt+0x1baec>
   2caf8:	mov	r5, r0
   2cafc:	ldrb	r3, [r4, #70]	; 0x46
   2cb00:	add	r2, pc, r2
   2cb04:	ldr	r2, [r2, #328]	; 0x148
   2cb08:	add	r3, r3, #1
   2cb0c:	strb	r3, [r4, #70]	; 0x46
   2cb10:	cmp	r2, #0
   2cb14:	beq	2cb1c <fputs@plt+0x1ba2c>
   2cb18:	blx	r2
   2cb1c:	ldr	r0, [r4, #240]	; 0xf0
   2cb20:	cmp	r0, #0
   2cb24:	beq	2cba8 <fputs@plt+0x1bab8>
   2cb28:	ldr	r1, [r5, #44]	; 0x2c
   2cb2c:	mvn	r3, #0
   2cb30:	mov	r2, r3
   2cb34:	str	r3, [sp]
   2cb38:	mov	r3, #1
   2cb3c:	bl	2c78c <fputs@plt+0x1b69c>
   2cb40:	ldr	r3, [pc, #152]	; 2cbe0 <fputs@plt+0x1baf0>
   2cb44:	add	r3, pc, r3
   2cb48:	ldr	r3, [r3, #332]	; 0x14c
   2cb4c:	cmp	r3, #0
   2cb50:	beq	2cb58 <fputs@plt+0x1ba68>
   2cb54:	blx	r3
   2cb58:	ldrb	r3, [r4, #70]	; 0x46
   2cb5c:	str	r6, [r4, #52]	; 0x34
   2cb60:	sub	r3, r3, #1
   2cb64:	strb	r3, [r4, #70]	; 0x46
   2cb68:	mov	r0, r6
   2cb6c:	add	sp, sp, #8
   2cb70:	ldrd	r4, [sp]
   2cb74:	ldr	r6, [sp, #8]
   2cb78:	add	sp, sp, #12
   2cb7c:	pop	{pc}		; (ldr pc, [sp], #4)
   2cb80:	cmp	r6, #0
   2cb84:	str	r6, [r4, #52]	; 0x34
   2cb88:	bne	2cb98 <fputs@plt+0x1baa8>
   2cb8c:	ldr	r3, [r4, #240]	; 0xf0
   2cb90:	cmp	r3, #0
   2cb94:	beq	2cb68 <fputs@plt+0x1ba78>
   2cb98:	mov	r0, r4
   2cb9c:	mov	r1, r6
   2cba0:	bl	2105c <fputs@plt+0xff6c>
   2cba4:	b	2cb68 <fputs@plt+0x1ba78>
   2cba8:	mov	r2, #40	; 0x28
   2cbac:	mov	r3, #0
   2cbb0:	mov	r0, r4
   2cbb4:	bl	2416c <fputs@plt+0x1307c>
   2cbb8:	cmp	r0, #0
   2cbbc:	streq	r0, [r4, #240]	; 0xf0
   2cbc0:	beq	2cb40 <fputs@plt+0x1ba50>
   2cbc4:	mov	r3, #1
   2cbc8:	ldr	r1, [r5, #44]	; 0x2c
   2cbcc:	strh	r3, [r0, #8]
   2cbd0:	str	r4, [r0, #32]
   2cbd4:	str	r0, [r4, #240]	; 0xf0
   2cbd8:	b	2cb2c <fputs@plt+0x1ba3c>
   2cbdc:	andeq	r6, r8, r8, asr #26
   2cbe0:	andeq	r6, r8, r4, lsl #26
   2cbe4:	mov	ip, r0
   2cbe8:	str	r4, [sp, #-8]!
   2cbec:	mvn	r4, #0
   2cbf0:	ldr	r0, [r0]
   2cbf4:	str	lr, [sp, #4]
   2cbf8:	sub	sp, sp, #8
   2cbfc:	mov	lr, #1
   2cc00:	mov	r3, lr
   2cc04:	str	lr, [ip, #20]
   2cc08:	str	r4, [sp]
   2cc0c:	strb	lr, [ip, #25]
   2cc10:	bl	2c78c <fputs@plt+0x1b69c>
   2cc14:	add	sp, sp, #8
   2cc18:	ldr	r4, [sp]
   2cc1c:	add	sp, sp, #4
   2cc20:	pop	{pc}		; (ldr pc, [sp], #4)
   2cc24:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2cc28:	mov	ip, r0
   2cc2c:	mov	r5, #0
   2cc30:	strd	r6, [sp, #8]
   2cc34:	strd	r8, [sp, #16]
   2cc38:	mov	r8, r2
   2cc3c:	mov	r9, r1
   2cc40:	ldrd	r6, [r0]
   2cc44:	str	sl, [sp, #24]
   2cc48:	ldrd	r2, [r0, #8]
   2cc4c:	str	lr, [sp, #28]
   2cc50:	sub	sp, sp, #144	; 0x90
   2cc54:	add	sl, sp, #48	; 0x30
   2cc58:	add	r4, sp, #4
   2cc5c:	str	r5, [sp, #4]
   2cc60:	strd	r6, [sp, #48]	; 0x30
   2cc64:	strd	r2, [sl, #8]
   2cc68:	ldrd	r6, [r0, #16]
   2cc6c:	str	r5, [r4, #4]
   2cc70:	ldrd	r2, [r0, #24]
   2cc74:	mov	r0, sl
   2cc78:	str	r5, [r4, #8]
   2cc7c:	str	r5, [r4, #12]
   2cc80:	strd	r6, [sl, #16]
   2cc84:	ldrd	r6, [ip, #40]	; 0x28
   2cc88:	strd	r2, [sl, #24]
   2cc8c:	ldrd	r2, [ip, #32]
   2cc90:	str	r5, [r4, #16]
   2cc94:	str	r5, [r4, #20]
   2cc98:	str	r5, [r4, #24]
   2cc9c:	str	r5, [r4, #28]
   2cca0:	strd	r2, [sl, #32]
   2cca4:	str	r5, [r4, #32]
   2cca8:	str	r5, [r4, #36]	; 0x24
   2ccac:	str	r5, [r4, #40]	; 0x28
   2ccb0:	strd	r6, [sl, #40]	; 0x28
   2ccb4:	bl	196e8 <fputs@plt+0x85f8>
   2ccb8:	ldr	r3, [sp, #56]	; 0x38
   2ccbc:	sub	r3, r3, #1968	; 0x7b0
   2ccc0:	sub	r3, r3, #3
   2ccc4:	cmp	r3, #66	; 0x42
   2ccc8:	bls	2ce30 <fputs@plt+0x1bd40>
   2cccc:	mov	r3, #1
   2ccd0:	mov	r0, #0
   2ccd4:	mov	r1, #0
   2ccd8:	mov	r2, #2000	; 0x7d0
   2ccdc:	strd	r2, [sp, #56]	; 0x38
   2cce0:	str	r3, [sp, #64]	; 0x40
   2cce4:	str	r5, [sp, #68]	; 0x44
   2cce8:	str	r5, [sp, #72]	; 0x48
   2ccec:	strd	r0, [sp, #80]	; 0x50
   2ccf0:	mov	r5, #0
   2ccf4:	mov	r0, sl
   2ccf8:	str	r5, [sp, #76]	; 0x4c
   2ccfc:	strb	r5, [sp, #90]	; 0x5a
   2cd00:	bl	19278 <fputs@plt+0x8188>
   2cd04:	mov	r2, #1000	; 0x3e8
   2cd08:	mov	r3, #0
   2cd0c:	ldrd	r0, [sp, #48]	; 0x30
   2cd10:	bl	93a40 <fputs@plt+0x82950>
   2cd14:	movw	r3, #38592	; 0x96c0
   2cd18:	movt	r3, #59228	; 0xe75c
   2cd1c:	add	r3, r0, r3
   2cd20:	mov	r0, sp
   2cd24:	str	r3, [sp]
   2cd28:	bl	10e14 <localtime@plt>
   2cd2c:	ldr	r2, [pc, #292]	; 2ce58 <fputs@plt+0x1bd68>
   2cd30:	subs	r3, r0, r5
   2cd34:	mov	r1, r0
   2cd38:	movne	r3, #1
   2cd3c:	add	r2, pc, r2
   2cd40:	ldr	r2, [r2, #268]	; 0x10c
   2cd44:	cmp	r2, r5
   2cd48:	movne	r3, r5
   2cd4c:	cmp	r3, r5
   2cd50:	bne	2cd94 <fputs@plt+0x1bca4>
   2cd54:	ldr	r1, [pc, #256]	; 2ce5c <fputs@plt+0x1bd6c>
   2cd58:	mov	r0, r9
   2cd5c:	mvn	r2, #0
   2cd60:	add	r1, pc, r1
   2cd64:	bl	2cbe4 <fputs@plt+0x1baf4>
   2cd68:	mov	r0, #0
   2cd6c:	mov	r3, #1
   2cd70:	mov	r1, r0
   2cd74:	str	r3, [r8]
   2cd78:	add	sp, sp, #144	; 0x90
   2cd7c:	ldrd	r4, [sp]
   2cd80:	ldrd	r6, [sp, #8]
   2cd84:	ldrd	r8, [sp, #16]
   2cd88:	ldr	sl, [sp, #24]
   2cd8c:	add	sp, sp, #28
   2cd90:	pop	{pc}		; (ldr pc, [sp], #4)
   2cd94:	ldrd	r2, [r1]
   2cd98:	movw	ip, #257	; 0x101
   2cd9c:	add	r0, sp, #96	; 0x60
   2cda0:	ldrd	r6, [r1, #16]
   2cda4:	strd	r2, [sp, #4]
   2cda8:	ldrd	r2, [r1, #8]
   2cdac:	vldr	s15, [sp, #4]
   2cdb0:	strd	r6, [r4, #16]
   2cdb4:	strd	r2, [r4, #8]
   2cdb8:	ldr	lr, [sp, #24]
   2cdbc:	vcvt.f64.s32	d7, s15
   2cdc0:	ldr	r7, [sp, #8]
   2cdc4:	ldr	r2, [sp, #20]
   2cdc8:	add	r3, lr, #1888	; 0x760
   2cdcc:	add	r3, r3, #12
   2cdd0:	ldr	r9, [sp, #12]
   2cdd4:	str	r3, [sp, #104]	; 0x68
   2cdd8:	add	lr, r2, #1
   2cddc:	ldrd	r2, [r1, #24]
   2cde0:	str	lr, [sp, #108]	; 0x6c
   2cde4:	ldr	r6, [sp, #16]
   2cde8:	str	r7, [sp, #120]	; 0x78
   2cdec:	strd	r2, [r4, #24]
   2cdf0:	ldrd	r2, [r1, #32]
   2cdf4:	ldr	lr, [r1, #40]	; 0x28
   2cdf8:	str	r6, [sp, #112]	; 0x70
   2cdfc:	str	r9, [sp, #116]	; 0x74
   2ce00:	strd	r2, [r4, #32]
   2ce04:	vstr	d7, [sp, #128]	; 0x80
   2ce08:	str	lr, [r4, #40]	; 0x28
   2ce0c:	str	ip, [sp, #136]	; 0x88
   2ce10:	bl	19278 <fputs@plt+0x8188>
   2ce14:	ldr	r3, [sp, #48]	; 0x30
   2ce18:	str	r5, [r8]
   2ce1c:	ldr	r2, [sp, #52]	; 0x34
   2ce20:	ldrd	r0, [sp, #96]	; 0x60
   2ce24:	subs	r0, r0, r3
   2ce28:	sbc	r1, r1, r2
   2ce2c:	b	2cd78 <fputs@plt+0x1bc88>
   2ce30:	vldr	d6, [pc, #24]	; 2ce50 <fputs@plt+0x1bd60>
   2ce34:	vldr	d7, [sp, #80]	; 0x50
   2ce38:	vadd.f64	d7, d7, d6
   2ce3c:	vcvt.s32.f64	s14, d7
   2ce40:	vcvt.f64.s32	d7, s14
   2ce44:	vstr	d7, [sp, #80]	; 0x50
   2ce48:	b	2ccf0 <fputs@plt+0x1bc00>
   2ce4c:	nop	{0}
   2ce50:	andeq	r0, r0, r0
   2ce54:	svccc	0x00e00000
   2ce58:	andeq	r2, r8, ip, lsr r4
   2ce5c:	andeq	fp, r6, r8, ror sp
   2ce60:	mov	r1, #0
   2ce64:	str	r4, [sp, #-8]!
   2ce68:	mov	r4, r0
   2ce6c:	str	lr, [sp, #4]
   2ce70:	bl	2c380 <fputs@plt+0x1b290>
   2ce74:	subs	r3, r0, #0
   2ce78:	beq	2cebc <fputs@plt+0x1bdcc>
   2ce7c:	ldrd	r0, [r3, #16]
   2ce80:	cmp	r0, #1
   2ce84:	sbcs	r2, r1, #0
   2ce88:	blt	2cebc <fputs@plt+0x1bdcc>
   2ce8c:	ldrb	r2, [r3, #24]
   2ce90:	cmp	r2, #0
   2ce94:	bne	2cedc <fputs@plt+0x1bdec>
   2ce98:	ldrb	r2, [r3, #25]
   2ce9c:	mov	r0, r4
   2cea0:	cmp	r2, #0
   2cea4:	beq	2cec8 <fputs@plt+0x1bdd8>
   2cea8:	ldr	r4, [sp]
   2ceac:	vldr	d0, [r3]
   2ceb0:	ldr	lr, [sp, #4]
   2ceb4:	add	sp, sp, #8
   2ceb8:	b	29f20 <fputs@plt+0x18e30>
   2cebc:	ldr	r4, [sp]
   2cec0:	add	sp, sp, #4
   2cec4:	pop	{pc}		; (ldr pc, [sp], #4)
   2cec8:	ldr	r4, [sp]
   2cecc:	ldr	lr, [sp, #4]
   2ced0:	add	sp, sp, #8
   2ced4:	ldrd	r2, [r3, #8]
   2ced8:	b	29f58 <fputs@plt+0x18e68>
   2cedc:	ldr	r1, [pc, #24]	; 2cefc <fputs@plt+0x1be0c>
   2cee0:	mov	r0, r4
   2cee4:	mvn	r2, #0
   2cee8:	ldr	r4, [sp]
   2ceec:	ldr	lr, [sp, #4]
   2cef0:	add	sp, sp, #8
   2cef4:	add	r1, pc, r1
   2cef8:	b	2cbe4 <fputs@plt+0x1baf4>
   2cefc:	strdeq	fp, [r6], -ip
   2cf00:	strd	r4, [sp, #-16]!
   2cf04:	mov	r5, r0
   2cf08:	mov	r4, r2
   2cf0c:	ldr	r0, [r2]
   2cf10:	str	r6, [sp, #8]
   2cf14:	str	lr, [sp, #12]
   2cf18:	bl	29efc <fputs@plt+0x18e0c>
   2cf1c:	cmp	r0, #1
   2cf20:	beq	2cf58 <fputs@plt+0x1be68>
   2cf24:	cmp	r0, #5
   2cf28:	beq	2cfa0 <fputs@plt+0x1beb0>
   2cf2c:	ldr	r0, [r4]
   2cf30:	bl	29e9c <fputs@plt+0x18dac>
   2cf34:	vcmpe.f64	d0, #0.0
   2cf38:	mov	r0, r5
   2cf3c:	ldrd	r4, [sp]
   2cf40:	ldr	r6, [sp, #8]
   2cf44:	ldr	lr, [sp, #12]
   2cf48:	add	sp, sp, #16
   2cf4c:	vmrs	APSR_nzcv, fpscr
   2cf50:	vnegmi.f64	d0, d0
   2cf54:	b	29f20 <fputs@plt+0x18e30>
   2cf58:	ldr	r0, [r4]
   2cf5c:	bl	29eb8 <fputs@plt+0x18dc8>
   2cf60:	cmp	r0, #0
   2cf64:	sbcs	r3, r1, #0
   2cf68:	bge	2cf80 <fputs@plt+0x1be90>
   2cf6c:	cmp	r1, #-2147483648	; 0x80000000
   2cf70:	cmpeq	r0, #0
   2cf74:	beq	2cfb8 <fputs@plt+0x1bec8>
   2cf78:	rsbs	r0, r0, #0
   2cf7c:	rsc	r1, r1, #0
   2cf80:	mov	r2, r0
   2cf84:	mov	r3, r1
   2cf88:	ldr	r6, [sp, #8]
   2cf8c:	mov	r0, r5
   2cf90:	ldrd	r4, [sp]
   2cf94:	ldr	lr, [sp, #12]
   2cf98:	add	sp, sp, #16
   2cf9c:	b	29f58 <fputs@plt+0x18e68>
   2cfa0:	mov	r0, r5
   2cfa4:	ldrd	r4, [sp]
   2cfa8:	ldr	r6, [sp, #8]
   2cfac:	ldr	lr, [sp, #12]
   2cfb0:	add	sp, sp, #16
   2cfb4:	b	29f94 <fputs@plt+0x18ea4>
   2cfb8:	ldr	r1, [pc, #28]	; 2cfdc <fputs@plt+0x1beec>
   2cfbc:	mov	r0, r5
   2cfc0:	mvn	r2, #0
   2cfc4:	ldrd	r4, [sp]
   2cfc8:	ldr	r6, [sp, #8]
   2cfcc:	add	r1, pc, r1
   2cfd0:	ldr	lr, [sp, #12]
   2cfd4:	add	sp, sp, #16
   2cfd8:	b	2cbe4 <fputs@plt+0x1baf4>
   2cfdc:	andeq	fp, r6, r4, lsr #22
   2cfe0:	mov	ip, r0
   2cfe4:	str	r4, [sp, #-8]!
   2cfe8:	mvn	r4, #0
   2cfec:	ldr	r0, [r0]
   2cff0:	mov	r3, #2
   2cff4:	str	lr, [sp, #4]
   2cff8:	sub	sp, sp, #8
   2cffc:	mov	lr, #1
   2d000:	str	lr, [ip, #20]
   2d004:	str	r4, [sp]
   2d008:	strb	lr, [ip, #25]
   2d00c:	bl	2c78c <fputs@plt+0x1b69c>
   2d010:	add	sp, sp, #8
   2d014:	ldr	r4, [sp]
   2d018:	add	sp, sp, #4
   2d01c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d020:	ldr	r2, [r0]
   2d024:	mov	r3, #1
   2d028:	str	r1, [r0, #20]
   2d02c:	strb	r3, [r0, #25]
   2d030:	ldrh	r3, [r2, #8]
   2d034:	tst	r3, #1
   2d038:	bxeq	lr
   2d03c:	cmp	r1, #516	; 0x204
   2d040:	mov	r0, r1
   2d044:	push	{lr}		; (str lr, [sp, #-4]!)
   2d048:	sub	sp, sp, #12
   2d04c:	beq	2d078 <fputs@plt+0x1bf88>
   2d050:	bl	1e31c <fputs@plt+0xd22c>
   2d054:	mov	r1, r0
   2d058:	mov	ip, #0
   2d05c:	mov	r0, r2
   2d060:	mov	r3, #1
   2d064:	mvn	r2, #0
   2d068:	str	ip, [sp]
   2d06c:	bl	2c78c <fputs@plt+0x1b69c>
   2d070:	add	sp, sp, #12
   2d074:	pop	{pc}		; (ldr pc, [sp], #4)
   2d078:	ldr	r1, [pc, #4]	; 2d084 <fputs@plt+0x1bf94>
   2d07c:	add	r1, pc, r1
   2d080:	b	2d058 <fputs@plt+0x1bf68>
   2d084:	andeq	fp, r6, r8, lsl #21
   2d088:	str	r4, [sp, #-8]!
   2d08c:	mov	r4, r0
   2d090:	ldr	r0, [r2]
   2d094:	str	lr, [sp, #4]
   2d098:	bl	29eb8 <fputs@plt+0x18dc8>
   2d09c:	cmp	r0, #0
   2d0a0:	mov	r3, r1
   2d0a4:	sbcs	r1, r1, #0
   2d0a8:	movge	r2, r0
   2d0ac:	movlt	r2, #0
   2d0b0:	movlt	r3, #0
   2d0b4:	mov	r0, r4
   2d0b8:	bl	29fdc <fputs@plt+0x18eec>
   2d0bc:	subs	r1, r0, #0
   2d0c0:	bne	2d0d0 <fputs@plt+0x1bfe0>
   2d0c4:	ldr	r4, [sp]
   2d0c8:	add	sp, sp, #4
   2d0cc:	pop	{pc}		; (ldr pc, [sp], #4)
   2d0d0:	mov	r0, r4
   2d0d4:	ldr	r4, [sp]
   2d0d8:	ldr	lr, [sp, #4]
   2d0dc:	add	sp, sp, #8
   2d0e0:	b	2d020 <fputs@plt+0x1bf30>
   2d0e4:	ldr	r1, [pc, #56]	; 2d124 <fputs@plt+0x1c034>
   2d0e8:	mov	ip, #1
   2d0ec:	mov	r3, #18
   2d0f0:	push	{lr}		; (str lr, [sp, #-4]!)
   2d0f4:	mov	lr, #0
   2d0f8:	sub	sp, sp, #12
   2d0fc:	mvn	r2, #0
   2d100:	str	r3, [r0, #20]
   2d104:	mov	r3, ip
   2d108:	str	lr, [sp]
   2d10c:	strb	ip, [r0, #25]
   2d110:	add	r1, pc, r1
   2d114:	ldr	r0, [r0]
   2d118:	bl	2c78c <fputs@plt+0x1b69c>
   2d11c:	add	sp, sp, #12
   2d120:	pop	{pc}		; (ldr pc, [sp], #4)
   2d124:	andeq	fp, r6, ip, lsl #20
   2d128:	sub	r3, r1, #1
   2d12c:	str	r4, [sp, #-8]!
   2d130:	mov	r4, r2
   2d134:	cmn	r3, #3
   2d138:	str	lr, [sp, #4]
   2d13c:	bhi	2d144 <fputs@plt+0x1c054>
   2d140:	blx	r1
   2d144:	cmp	r4, #0
   2d148:	beq	2d154 <fputs@plt+0x1c064>
   2d14c:	mov	r0, r4
   2d150:	bl	2d0e4 <fputs@plt+0x1bff4>
   2d154:	ldr	r4, [sp]
   2d158:	add	sp, sp, #4
   2d15c:	mov	r0, #18
   2d160:	pop	{pc}		; (ldr pc, [sp], #4)
   2d164:	strd	r4, [sp, #-16]!
   2d168:	mov	r4, r2
   2d16c:	mov	r5, r3
   2d170:	str	r6, [sp, #8]
   2d174:	mov	r6, r0
   2d178:	str	lr, [sp, #12]
   2d17c:	bl	2a0a8 <fputs@plt+0x18fb8>
   2d180:	ldr	r0, [r0, #92]	; 0x5c
   2d184:	asr	r1, r0, #31
   2d188:	cmp	r0, r4
   2d18c:	sbcs	r3, r1, r5
   2d190:	blt	2d1bc <fputs@plt+0x1c0cc>
   2d194:	mov	r0, r4
   2d198:	mov	r1, r5
   2d19c:	bl	21a40 <fputs@plt+0x10950>
   2d1a0:	subs	r4, r0, #0
   2d1a4:	beq	2d1cc <fputs@plt+0x1c0dc>
   2d1a8:	mov	r0, r4
   2d1ac:	ldrd	r4, [sp]
   2d1b0:	ldr	r6, [sp, #8]
   2d1b4:	add	sp, sp, #12
   2d1b8:	pop	{pc}		; (ldr pc, [sp], #4)
   2d1bc:	mov	r0, r6
   2d1c0:	mov	r4, #0
   2d1c4:	bl	2d0e4 <fputs@plt+0x1bff4>
   2d1c8:	b	2d1a8 <fputs@plt+0x1c0b8>
   2d1cc:	mov	r0, r6
   2d1d0:	bl	2a024 <fputs@plt+0x18f34>
   2d1d4:	b	2d1a8 <fputs@plt+0x1c0b8>
   2d1d8:	str	r4, [sp, #-8]!
   2d1dc:	mov	r4, r0
   2d1e0:	ldr	r0, [r0]
   2d1e4:	str	lr, [sp, #4]
   2d1e8:	sub	sp, sp, #8
   2d1ec:	ldr	ip, [sp, #16]
   2d1f0:	str	ip, [sp]
   2d1f4:	bl	2c78c <fputs@plt+0x1b69c>
   2d1f8:	cmp	r0, #18
   2d1fc:	beq	2d210 <fputs@plt+0x1c120>
   2d200:	add	sp, sp, #8
   2d204:	ldr	r4, [sp]
   2d208:	add	sp, sp, #4
   2d20c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d210:	mov	r0, r4
   2d214:	add	sp, sp, #8
   2d218:	ldr	r4, [sp]
   2d21c:	ldr	lr, [sp, #4]
   2d220:	add	sp, sp, #8
   2d224:	b	2d0e4 <fputs@plt+0x1bff4>
   2d228:	push	{lr}		; (str lr, [sp, #-4]!)
   2d22c:	sub	sp, sp, #12
   2d230:	str	r3, [sp]
   2d234:	mov	r3, #0
   2d238:	bl	2d1d8 <fputs@plt+0x1c0e8>
   2d23c:	add	sp, sp, #12
   2d240:	pop	{pc}		; (ldr pc, [sp], #4)
   2d244:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2d248:	mov	r5, r0
   2d24c:	mov	r4, r2
   2d250:	ldr	r0, [r2]
   2d254:	strd	r6, [sp, #8]
   2d258:	str	r8, [sp, #16]
   2d25c:	str	lr, [sp, #20]
   2d260:	bl	29ea0 <fputs@plt+0x18db0>
   2d264:	mov	r8, r0
   2d268:	ldr	r0, [r4, #4]
   2d26c:	bl	29ea0 <fputs@plt+0x18db0>
   2d270:	add	r4, r8, #1
   2d274:	mov	r7, r0
   2d278:	bic	r4, r4, #1
   2d27c:	mov	r0, r5
   2d280:	bl	2a0a8 <fputs@plt+0x18fb8>
   2d284:	add	r2, r4, #7
   2d288:	mov	r6, r0
   2d28c:	lsl	r2, r2, #3
   2d290:	asr	r3, r2, #31
   2d294:	bl	2416c <fputs@plt+0x1307c>
   2d298:	subs	ip, r0, #0
   2d29c:	beq	2d2f0 <fputs@plt+0x1c200>
   2d2a0:	add	r3, ip, #56	; 0x38
   2d2a4:	mov	lr, #0
   2d2a8:	add	r4, r3, r4, lsl #2
   2d2ac:	mov	r0, r5
   2d2b0:	mov	r1, ip
   2d2b4:	mov	r2, #56	; 0x38
   2d2b8:	str	lr, [ip]
   2d2bc:	str	r3, [ip, #24]
   2d2c0:	ldr	r3, [pc, #68]	; 2d30c <fputs@plt+0x1c21c>
   2d2c4:	str	r8, [ip, #8]
   2d2c8:	str	r7, [ip, #12]
   2d2cc:	str	r4, [ip, #20]
   2d2d0:	str	r6, [ip, #52]	; 0x34
   2d2d4:	add	r3, pc, r3
   2d2d8:	ldrd	r4, [sp]
   2d2dc:	ldrd	r6, [sp, #8]
   2d2e0:	ldr	r8, [sp, #16]
   2d2e4:	ldr	lr, [sp, #20]
   2d2e8:	add	sp, sp, #24
   2d2ec:	b	2d228 <fputs@plt+0x1c138>
   2d2f0:	mov	r0, r5
   2d2f4:	ldrd	r4, [sp]
   2d2f8:	ldrd	r6, [sp, #8]
   2d2fc:	ldr	r8, [sp, #16]
   2d300:	ldr	lr, [sp, #20]
   2d304:	add	sp, sp, #24
   2d308:	b	2a024 <fputs@plt+0x18f34>
   2d30c:			; <UNDEFINED> instruction: 0xfffecc04
   2d310:	push	{lr}		; (str lr, [sp, #-4]!)
   2d314:	sub	sp, sp, #12
   2d318:	str	r3, [sp]
   2d31c:	mov	r3, #1
   2d320:	bl	2d1d8 <fputs@plt+0x1c0e8>
   2d324:	add	sp, sp, #12
   2d328:	pop	{pc}		; (ldr pc, [sp], #4)
   2d32c:	str	r4, [sp, #-8]!
   2d330:	mov	r4, r0
   2d334:	str	lr, [sp, #4]
   2d338:	bl	2b15c <fputs@plt+0x1a06c>
   2d33c:	mov	r1, r0
   2d340:	mov	r3, #0
   2d344:	ldr	lr, [sp, #4]
   2d348:	mov	r0, r4
   2d34c:	mvn	r2, #0
   2d350:	ldr	r4, [sp]
   2d354:	add	sp, sp, #8
   2d358:	b	2d310 <fputs@plt+0x1c220>
   2d35c:	str	r4, [sp, #-8]!
   2d360:	mov	r4, r0
   2d364:	ldr	r0, [r2]
   2d368:	str	lr, [sp, #4]
   2d36c:	bl	29efc <fputs@plt+0x18e0c>
   2d370:	sub	r0, r0, #1
   2d374:	cmp	r0, #3
   2d378:	addls	pc, pc, r0, lsl #2
   2d37c:	b	2d3d8 <fputs@plt+0x1c2e8>
   2d380:	b	2d390 <fputs@plt+0x1c2a0>
   2d384:	b	2d3cc <fputs@plt+0x1c2dc>
   2d388:	b	2d3c0 <fputs@plt+0x1c2d0>
   2d38c:	b	2d3b4 <fputs@plt+0x1c2c4>
   2d390:	ldr	r1, [pc, #76]	; 2d3e4 <fputs@plt+0x1c2f4>
   2d394:	add	r1, pc, r1
   2d398:	mov	r0, r4
   2d39c:	mov	r3, #0
   2d3a0:	ldr	r4, [sp]
   2d3a4:	mvn	r2, #0
   2d3a8:	ldr	lr, [sp, #4]
   2d3ac:	add	sp, sp, #8
   2d3b0:	b	2d310 <fputs@plt+0x1c220>
   2d3b4:	ldr	r1, [pc, #44]	; 2d3e8 <fputs@plt+0x1c2f8>
   2d3b8:	add	r1, pc, r1
   2d3bc:	b	2d398 <fputs@plt+0x1c2a8>
   2d3c0:	ldr	r1, [pc, #36]	; 2d3ec <fputs@plt+0x1c2fc>
   2d3c4:	add	r1, pc, r1
   2d3c8:	b	2d398 <fputs@plt+0x1c2a8>
   2d3cc:	ldr	r1, [pc, #28]	; 2d3f0 <fputs@plt+0x1c300>
   2d3d0:	add	r1, pc, r1
   2d3d4:	b	2d398 <fputs@plt+0x1c2a8>
   2d3d8:	ldr	r1, [pc, #20]	; 2d3f4 <fputs@plt+0x1c304>
   2d3dc:	add	r1, pc, r1
   2d3e0:	b	2d398 <fputs@plt+0x1c2a8>
   2d3e4:	andeq	fp, r6, r8, lsr #15
   2d3e8:	andeq	pc, r6, ip, ror #5
   2d3ec:	andeq	fp, r6, r8, lsl #15
   2d3f0:	andeq	fp, r6, r4, ror r7
   2d3f4:	andeq	fp, r6, r8, asr r7
   2d3f8:	str	r4, [sp, #-8]!
   2d3fc:	mov	r4, r0
   2d400:	str	lr, [sp, #4]
   2d404:	bl	2b140 <fputs@plt+0x1a050>
   2d408:	mov	r1, r0
   2d40c:	mov	r3, #0
   2d410:	ldr	lr, [sp, #4]
   2d414:	mov	r0, r4
   2d418:	mvn	r2, #0
   2d41c:	ldr	r4, [sp]
   2d420:	add	sp, sp, #8
   2d424:	b	2d310 <fputs@plt+0x1c220>
   2d428:	str	r4, [sp, #-8]!
   2d42c:	mov	r4, r0
   2d430:	ldr	r0, [r2]
   2d434:	str	lr, [sp, #4]
   2d438:	bl	29ea0 <fputs@plt+0x18db0>
   2d43c:	bl	219f4 <fputs@plt+0x10904>
   2d440:	mov	r1, r0
   2d444:	mov	r3, #0
   2d448:	ldr	lr, [sp, #4]
   2d44c:	mov	r0, r4
   2d450:	mvn	r2, #0
   2d454:	ldr	r4, [sp]
   2d458:	add	sp, sp, #8
   2d45c:	b	2d310 <fputs@plt+0x1c220>
   2d460:	strd	r4, [sp, #-16]!
   2d464:	mov	r1, #0
   2d468:	mov	r5, r0
   2d46c:	ldr	r4, [pc, #148]	; 2d508 <fputs@plt+0x1c418>
   2d470:	str	r6, [sp, #8]
   2d474:	str	lr, [sp, #12]
   2d478:	bl	2c380 <fputs@plt+0x1b290>
   2d47c:	subs	r3, r0, #0
   2d480:	add	r4, pc, r4
   2d484:	beq	2d4c8 <fputs@plt+0x1c3d8>
   2d488:	ldrb	r3, [r3, #24]
   2d48c:	cmp	r3, #2
   2d490:	beq	2d4f0 <fputs@plt+0x1c400>
   2d494:	cmp	r3, #1
   2d498:	beq	2d4d8 <fputs@plt+0x1c3e8>
   2d49c:	bl	240c4 <fputs@plt+0x12fd4>
   2d4a0:	ldr	r3, [pc, #100]	; 2d50c <fputs@plt+0x1c41c>
   2d4a4:	mov	r1, r0
   2d4a8:	mvn	r2, #0
   2d4ac:	mov	r0, r5
   2d4b0:	ldr	r6, [sp, #8]
   2d4b4:	ldr	lr, [sp, #12]
   2d4b8:	ldr	r3, [r4, r3]
   2d4bc:	ldrd	r4, [sp]
   2d4c0:	add	sp, sp, #16
   2d4c4:	b	2d310 <fputs@plt+0x1c220>
   2d4c8:	ldrd	r4, [sp]
   2d4cc:	ldr	r6, [sp, #8]
   2d4d0:	add	sp, sp, #12
   2d4d4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d4d8:	mov	r0, r5
   2d4dc:	ldrd	r4, [sp]
   2d4e0:	ldr	r6, [sp, #8]
   2d4e4:	ldr	lr, [sp, #12]
   2d4e8:	add	sp, sp, #16
   2d4ec:	b	2a024 <fputs@plt+0x18f34>
   2d4f0:	mov	r0, r5
   2d4f4:	ldrd	r4, [sp]
   2d4f8:	ldr	r6, [sp, #8]
   2d4fc:	ldr	lr, [sp, #12]
   2d500:	add	sp, sp, #16
   2d504:	b	2d0e4 <fputs@plt+0x1bff4>
   2d508:	andeq	r1, r8, r8, ror fp
   2d50c:	andeq	r0, r0, r4, lsr #2
   2d510:	push	{lr}		; (str lr, [sp, #-4]!)
   2d514:	sub	sp, sp, #12
   2d518:	str	r3, [sp]
   2d51c:	mov	r3, #2
   2d520:	bl	2d1d8 <fputs@plt+0x1c0e8>
   2d524:	add	sp, sp, #12
   2d528:	pop	{pc}		; (ldr pc, [sp], #4)
   2d52c:	b	2d510 <fputs@plt+0x1c420>
   2d530:	push	{lr}		; (str lr, [sp, #-4]!)
   2d534:	sub	sp, sp, #12
   2d538:	str	r3, [sp]
   2d53c:	mov	r3, #3
   2d540:	bl	2d1d8 <fputs@plt+0x1c0e8>
   2d544:	add	sp, sp, #12
   2d548:	pop	{pc}		; (ldr pc, [sp], #4)
   2d54c:	strd	r4, [sp, #-12]!
   2d550:	mov	r5, #0
   2d554:	mvn	r4, #-2147483648	; 0x80000000
   2d558:	cmp	r3, r5
   2d55c:	str	lr, [sp, #8]
   2d560:	cmpeq	r2, r4
   2d564:	ldr	lr, [sp, #12]
   2d568:	bls	2d58c <fputs@plt+0x1c49c>
   2d56c:	mov	ip, r1
   2d570:	mov	r2, r0
   2d574:	ldrd	r4, [sp]
   2d578:	mov	r1, lr
   2d57c:	mov	r0, ip
   2d580:	ldr	lr, [sp, #8]
   2d584:	add	sp, sp, #12
   2d588:	b	2d128 <fputs@plt+0x1c038>
   2d58c:	mov	r3, #0
   2d590:	ldrd	r4, [sp]
   2d594:	ldr	lr, [sp, #8]
   2d598:	add	sp, sp, #12
   2d59c:	b	2d1d8 <fputs@plt+0x1c0e8>
   2d5a0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   2d5a4:	mov	r5, #0
   2d5a8:	mvn	r4, #-2147483648	; 0x80000000
   2d5ac:	ldrb	ip, [sp, #32]
   2d5b0:	strd	r6, [sp, #8]
   2d5b4:	strd	r8, [sp, #16]
   2d5b8:	str	lr, [sp, #24]
   2d5bc:	ldr	r6, [sp, #28]
   2d5c0:	cmp	ip, #4
   2d5c4:	moveq	ip, #2
   2d5c8:	cmp	r3, r5
   2d5cc:	cmpeq	r2, r4
   2d5d0:	bls	2d5fc <fputs@plt+0x1c50c>
   2d5d4:	mov	lr, r1
   2d5d8:	mov	r2, r0
   2d5dc:	ldrd	r4, [sp]
   2d5e0:	mov	r1, r6
   2d5e4:	mov	r0, lr
   2d5e8:	ldrd	r6, [sp, #8]
   2d5ec:	ldrd	r8, [sp, #16]
   2d5f0:	ldr	lr, [sp, #24]
   2d5f4:	add	sp, sp, #28
   2d5f8:	b	2d128 <fputs@plt+0x1c038>
   2d5fc:	mov	r3, ip
   2d600:	ldrd	r4, [sp]
   2d604:	ldrd	r6, [sp, #8]
   2d608:	ldrd	r8, [sp, #16]
   2d60c:	ldr	lr, [sp, #24]
   2d610:	add	sp, sp, #28
   2d614:	b	2d1d8 <fputs@plt+0x1c0e8>
   2d618:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2d61c:	lsl	r5, r1, #2
   2d620:	mov	r4, r1
   2d624:	strd	r6, [sp, #8]
   2d628:	strd	r8, [sp, #16]
   2d62c:	ldr	r9, [pc, #404]	; 2d7c8 <fputs@plt+0x1c6d8>
   2d630:	strd	sl, [sp, #24]
   2d634:	mov	sl, r0
   2d638:	add	r0, r5, #1
   2d63c:	asr	r1, r0, #31
   2d640:	str	lr, [sp, #32]
   2d644:	sub	sp, sp, #12
   2d648:	mov	fp, r2
   2d64c:	bl	2bea4 <fputs@plt+0x1adb4>
   2d650:	subs	r7, r0, #0
   2d654:	add	r9, pc, r9
   2d658:	beq	2d75c <fputs@plt+0x1c66c>
   2d65c:	cmp	r4, #0
   2d660:	movle	r2, #0
   2d664:	movle	r3, #0
   2d668:	ble	2d6f0 <fputs@plt+0x1c600>
   2d66c:	movw	r6, #65408	; 0xff80
   2d670:	movt	r6, #31
   2d674:	mov	r8, #63488	; 0xf800
   2d678:	movt	r8, #31
   2d67c:	add	r5, fp, r5
   2d680:	mov	r4, r7
   2d684:	b	2d69c <fputs@plt+0x1c5ac>
   2d688:	tst	r6, r0
   2d68c:	bne	2d72c <fputs@plt+0x1c63c>
   2d690:	strb	r0, [r4], #1
   2d694:	cmp	r5, fp
   2d698:	beq	2d6e8 <fputs@plt+0x1c5f8>
   2d69c:	ldr	r0, [fp], #4
   2d6a0:	bl	29eb8 <fputs@plt+0x18dc8>
   2d6a4:	mov	r3, #0
   2d6a8:	movw	r2, #65535	; 0xffff
   2d6ac:	movt	r2, #16
   2d6b0:	cmp	r1, r3
   2d6b4:	cmpeq	r0, r2
   2d6b8:	bls	2d688 <fputs@plt+0x1c598>
   2d6bc:	mov	ip, #189	; 0xbd
   2d6c0:	mov	r3, #191	; 0xbf
   2d6c4:	mov	r2, #15
   2d6c8:	and	r2, r2, #15
   2d6cc:	cmp	r5, fp
   2d6d0:	strb	r3, [r4, #1]
   2d6d4:	sub	r2, r2, #32
   2d6d8:	add	r4, r4, #3
   2d6dc:	strb	r2, [r4, #-3]
   2d6e0:	strb	ip, [r4, #-1]
   2d6e4:	bne	2d69c <fputs@plt+0x1c5ac>
   2d6e8:	sub	r2, r4, r7
   2d6ec:	asr	r3, r2, #31
   2d6f0:	ldr	ip, [pc, #212]	; 2d7cc <fputs@plt+0x1c6dc>
   2d6f4:	mov	lr, #1
   2d6f8:	mov	r1, r7
   2d6fc:	mov	r0, sl
   2d700:	str	lr, [sp, #4]
   2d704:	ldr	ip, [r9, ip]
   2d708:	str	ip, [sp]
   2d70c:	bl	2d5a0 <fputs@plt+0x1c4b0>
   2d710:	add	sp, sp, #12
   2d714:	ldrd	r4, [sp]
   2d718:	ldrd	r6, [sp, #8]
   2d71c:	ldrd	r8, [sp, #16]
   2d720:	ldrd	sl, [sp, #24]
   2d724:	add	sp, sp, #32
   2d728:	pop	{pc}		; (ldr pc, [sp], #4)
   2d72c:	tst	r8, r0
   2d730:	ubfx	r3, r0, #6, #8
   2d734:	bne	2d780 <fputs@plt+0x1c690>
   2d738:	and	r3, r3, #31
   2d73c:	and	r0, r0, #63	; 0x3f
   2d740:	mov	r2, r4
   2d744:	sub	r3, r3, #64	; 0x40
   2d748:	sub	r0, r0, #128	; 0x80
   2d74c:	strb	r3, [r2], #2
   2d750:	strb	r0, [r4, #1]
   2d754:	mov	r4, r2
   2d758:	b	2d694 <fputs@plt+0x1c5a4>
   2d75c:	mov	r0, sl
   2d760:	add	sp, sp, #12
   2d764:	ldrd	r4, [sp]
   2d768:	ldrd	r6, [sp, #8]
   2d76c:	ldrd	r8, [sp, #16]
   2d770:	ldrd	sl, [sp, #24]
   2d774:	ldr	lr, [sp, #32]
   2d778:	add	sp, sp, #36	; 0x24
   2d77c:	b	2a024 <fputs@plt+0x18f34>
   2d780:	and	ip, r0, #2031616	; 0x1f0000
   2d784:	and	r3, r3, #63	; 0x3f
   2d788:	ubfx	r2, r0, #12, #8
   2d78c:	cmp	ip, #0
   2d790:	and	ip, r0, #63	; 0x3f
   2d794:	orr	r3, r3, #128	; 0x80
   2d798:	orr	ip, ip, #128	; 0x80
   2d79c:	beq	2d6c8 <fputs@plt+0x1c5d8>
   2d7a0:	lsr	r0, r0, #18
   2d7a4:	and	r2, r2, #63	; 0x3f
   2d7a8:	add	r4, r4, #4
   2d7ac:	sub	r2, r2, #128	; 0x80
   2d7b0:	sub	r0, r0, #16
   2d7b4:	strb	r3, [r4, #-2]
   2d7b8:	strb	r0, [r4, #-4]
   2d7bc:	strb	r2, [r4, #-3]
   2d7c0:	strb	ip, [r4, #-1]
   2d7c4:	b	2d694 <fputs@plt+0x1c5a4>
   2d7c8:	andeq	r1, r8, r4, lsr #19
   2d7cc:	andeq	r0, r0, r4, lsr #2
   2d7d0:	ldrh	ip, [r0, #84]	; 0x54
   2d7d4:	push	{lr}		; (str lr, [sp, #-4]!)
   2d7d8:	mov	lr, r3
   2d7dc:	mov	r3, #1
   2d7e0:	ldr	r0, [r0, #16]
   2d7e4:	mla	ip, r2, ip, r1
   2d7e8:	mov	r1, lr
   2d7ec:	mvn	r2, #0
   2d7f0:	pop	{lr}		; (ldr lr, [sp], #4)
   2d7f4:	add	ip, ip, ip, lsl #2
   2d7f8:	add	r0, r0, ip, lsl #3
   2d7fc:	b	2c78c <fputs@plt+0x1b69c>
   2d800:	strd	r4, [sp, #-20]!	; 0xffffffec
   2d804:	mov	r5, r0
   2d808:	strd	r6, [sp, #8]
   2d80c:	mov	r6, r1
   2d810:	mov	r7, r2
   2d814:	str	lr, [sp, #16]
   2d818:	sub	sp, sp, #12
   2d81c:	bl	24b8c <fputs@plt+0x13a9c>
   2d820:	cmp	r6, #0
   2d824:	ble	2d85c <fputs@plt+0x1c76c>
   2d828:	mov	r4, #0
   2d82c:	ldr	r3, [r5]
   2d830:	mov	r1, r4
   2d834:	mov	r0, r5
   2d838:	ldrb	r3, [r3, #69]	; 0x45
   2d83c:	subs	r2, r3, #0
   2d840:	bne	2d850 <fputs@plt+0x1c760>
   2d844:	str	r3, [sp]
   2d848:	ldr	r3, [r7, r4, lsl #2]
   2d84c:	bl	2d7d0 <fputs@plt+0x1c6e0>
   2d850:	add	r4, r4, #1
   2d854:	cmp	r6, r4
   2d858:	bne	2d82c <fputs@plt+0x1c73c>
   2d85c:	add	sp, sp, #12
   2d860:	ldrd	r4, [sp]
   2d864:	ldrd	r6, [sp, #8]
   2d868:	add	sp, sp, #16
   2d86c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d870:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2d874:	strd	r6, [sp, #8]
   2d878:	mov	r6, r0
   2d87c:	mov	r7, r1
   2d880:	strd	r8, [sp, #16]
   2d884:	strd	sl, [sp, #24]
   2d888:	str	lr, [sp, #32]
   2d88c:	sub	sp, sp, #4
   2d890:	ldrb	r3, [r0, #10]
   2d894:	cmp	r3, #1
   2d898:	beq	2daec <fputs@plt+0x1c9fc>
   2d89c:	cmp	r1, #1
   2d8a0:	bne	2da10 <fputs@plt+0x1c920>
   2d8a4:	ldr	r3, [r0, #12]
   2d8a8:	bic	r5, r3, #1
   2d8ac:	lsl	r2, r5, #1
   2d8b0:	str	r5, [r6, #12]
   2d8b4:	add	r2, r2, #1
   2d8b8:	ldr	r4, [r6, #16]
   2d8bc:	asr	r3, r2, #31
   2d8c0:	ldr	r0, [r6, #32]
   2d8c4:	bl	240a0 <fputs@plt+0x12fb0>
   2d8c8:	subs	r8, r0, #0
   2d8cc:	add	r5, r4, r5
   2d8d0:	beq	2dd80 <fputs@plt+0x1cc90>
   2d8d4:	ldrb	r3, [r6, #10]
   2d8d8:	cmp	r3, #1
   2d8dc:	beq	2db08 <fputs@plt+0x1ca18>
   2d8e0:	cmp	r3, #2
   2d8e4:	mov	r3, r8
   2d8e8:	beq	2dd88 <fputs@plt+0x1cc98>
   2d8ec:	cmp	r4, r5
   2d8f0:	bcc	2d938 <fputs@plt+0x1c848>
   2d8f4:	b	2de6c <fputs@plt+0x1cd7c>
   2d8f8:	cmp	r5, r0
   2d8fc:	lsrls	ip, r2, #6
   2d900:	bhi	2da88 <fputs@plt+0x1c998>
   2d904:	lsr	r1, r2, #12
   2d908:	and	ip, ip, #63	; 0x3f
   2d90c:	and	r2, r2, #63	; 0x3f
   2d910:	sub	ip, ip, #128	; 0x80
   2d914:	sub	r2, r2, #128	; 0x80
   2d918:	sub	r1, r1, #32
   2d91c:	mov	r4, r0
   2d920:	add	r3, r3, #3
   2d924:	strb	r1, [r3, #-3]
   2d928:	strb	ip, [r3, #-2]
   2d92c:	strb	r2, [r3, #-1]
   2d930:	cmp	r4, r5
   2d934:	bcs	2d970 <fputs@plt+0x1c880>
   2d938:	mov	r0, r4
   2d93c:	ldrb	r2, [r4, #1]
   2d940:	ldrb	r1, [r0], #2
   2d944:	add	r2, r2, r1, lsl #8
   2d948:	sub	r1, r2, #55296	; 0xd800
   2d94c:	cmp	r1, #2048	; 0x800
   2d950:	bcc	2d8f8 <fputs@plt+0x1c808>
   2d954:	cmp	r2, #127	; 0x7f
   2d958:	uxtb	r1, r2
   2d95c:	bhi	2de94 <fputs@plt+0x1cda4>
   2d960:	mov	r4, r0
   2d964:	strb	r1, [r3], #1
   2d968:	cmp	r4, r5
   2d96c:	bcc	2d938 <fputs@plt+0x1c848>
   2d970:	sub	r2, r3, r8
   2d974:	str	r2, [r6, #12]
   2d978:	mov	r1, #0
   2d97c:	movw	r2, #9312	; 0x2460
   2d980:	strb	r1, [r3]
   2d984:	ldrh	r4, [r6, #8]
   2d988:	tst	r4, r2
   2d98c:	bne	2d99c <fputs@plt+0x1c8ac>
   2d990:	ldr	r3, [r6, #24]
   2d994:	cmp	r3, r1
   2d998:	beq	2d9a4 <fputs@plt+0x1c8b4>
   2d99c:	mov	r0, r6
   2d9a0:	bl	209a4 <fputs@plt+0xf8b4>
   2d9a4:	ldr	r2, [r6, #32]
   2d9a8:	movw	r3, #32797	; 0x801d
   2d9ac:	movt	r3, #65535	; 0xffff
   2d9b0:	and	r3, r3, r4
   2d9b4:	strb	r7, [r6, #10]
   2d9b8:	orr	r3, r3, #512	; 0x200
   2d9bc:	str	r8, [r6, #16]
   2d9c0:	orr	r3, r3, #2
   2d9c4:	cmp	r2, #0
   2d9c8:	strh	r3, [r6, #8]
   2d9cc:	str	r8, [r6, #20]
   2d9d0:	beq	2d9ec <fputs@plt+0x1c8fc>
   2d9d4:	ldr	r3, [r2, #288]	; 0x120
   2d9d8:	cmp	r3, r8
   2d9dc:	bhi	2d9ec <fputs@plt+0x1c8fc>
   2d9e0:	ldr	r3, [r2, #292]	; 0x124
   2d9e4:	cmp	r3, r8
   2d9e8:	bhi	2dc3c <fputs@plt+0x1cb4c>
   2d9ec:	ldr	r3, [pc, #1288]	; 2defc <fputs@plt+0x1ce0c>
   2d9f0:	mov	r0, r8
   2d9f4:	add	r3, pc, r3
   2d9f8:	ldr	r3, [r3, #52]	; 0x34
   2d9fc:	blx	r3
   2da00:	mov	r3, r0
   2da04:	mov	r0, #0
   2da08:	str	r3, [r6, #24]
   2da0c:	b	2da6c <fputs@plt+0x1c97c>
   2da10:	bl	2c6ec <fputs@plt+0x1b5fc>
   2da14:	cmp	r0, #0
   2da18:	bne	2dd80 <fputs@plt+0x1cc90>
   2da1c:	ldr	r1, [r6, #12]
   2da20:	ldr	r3, [r6, #16]
   2da24:	bic	r1, r1, #1
   2da28:	add	r1, r3, r1
   2da2c:	cmp	r3, r1
   2da30:	bcs	2da68 <fputs@plt+0x1c978>
   2da34:	mvn	r2, r3
   2da38:	add	ip, r3, #4
   2da3c:	add	r2, r1, r2
   2da40:	add	r3, r3, #2
   2da44:	bic	r2, r2, #1
   2da48:	add	r2, r2, ip
   2da4c:	ldrb	ip, [r3, #-2]
   2da50:	add	r3, r3, #2
   2da54:	ldrb	r1, [r3, #-3]
   2da58:	strb	r1, [r3, #-4]
   2da5c:	strb	ip, [r3, #-3]
   2da60:	cmp	r2, r3
   2da64:	bne	2da4c <fputs@plt+0x1c95c>
   2da68:	strb	r7, [r6, #10]
   2da6c:	add	sp, sp, #4
   2da70:	ldrd	r4, [sp]
   2da74:	ldrd	r6, [sp, #8]
   2da78:	ldrd	r8, [sp, #16]
   2da7c:	ldrd	sl, [sp, #24]
   2da80:	add	sp, sp, #32
   2da84:	pop	{pc}		; (ldr pc, [sp], #4)
   2da88:	lsl	r0, r2, #10
   2da8c:	and	r2, r2, #960	; 0x3c0
   2da90:	ldrb	ip, [r4, #2]
   2da94:	add	r1, r2, #64	; 0x40
   2da98:	add	r4, r4, #4
   2da9c:	ldrb	r2, [r4, #-1]
   2daa0:	uxth	r0, r0
   2daa4:	add	r3, r3, #4
   2daa8:	add	r2, r2, ip, lsl #8
   2daac:	ubfx	r2, r2, #0, #10
   2dab0:	add	r2, r2, r0
   2dab4:	add	r2, r2, r1, lsl #10
   2dab8:	lsr	r0, r2, #18
   2dabc:	and	ip, r2, #63	; 0x3f
   2dac0:	ubfx	r1, r2, #12, #6
   2dac4:	sub	ip, ip, #128	; 0x80
   2dac8:	ubfx	r2, r2, #6, #6
   2dacc:	sub	r0, r0, #16
   2dad0:	sub	r1, r1, #128	; 0x80
   2dad4:	sub	r2, r2, #128	; 0x80
   2dad8:	strb	r0, [r3, #-4]
   2dadc:	strb	r1, [r3, #-3]
   2dae0:	strb	r2, [r3, #-2]
   2dae4:	strb	ip, [r3, #-1]
   2dae8:	b	2d930 <fputs@plt+0x1c840>
   2daec:	ldr	r5, [r0, #12]
   2daf0:	cmp	r1, #1
   2daf4:	addne	r2, r5, #1
   2daf8:	mov	r3, r5
   2dafc:	lslne	r2, r2, #1
   2db00:	bne	2d8b8 <fputs@plt+0x1c7c8>
   2db04:	b	2d8a8 <fputs@plt+0x1c7b8>
   2db08:	cmp	r7, #2
   2db0c:	beq	2dc48 <fputs@plt+0x1cb58>
   2db10:	cmp	r4, r5
   2db14:	bcs	2de88 <fputs@plt+0x1cd98>
   2db18:	ldr	lr, [pc, #992]	; 2df00 <fputs@plt+0x1ce10>
   2db1c:	mov	r9, #63488	; 0xf800
   2db20:	movt	r9, #65535	; 0xffff
   2db24:	mov	r3, r8
   2db28:	movw	sl, #65534	; 0xfffe
   2db2c:	add	lr, pc, lr
   2db30:	b	2db54 <fputs@plt+0x1ca64>
   2db34:	mov	r1, #0
   2db38:	mov	r2, r3
   2db3c:	mov	r4, fp
   2db40:	cmp	r4, r5
   2db44:	strb	r1, [r2], #2
   2db48:	strb	r0, [r3, #1]
   2db4c:	mov	r3, r2
   2db50:	bcs	2dc28 <fputs@plt+0x1cb38>
   2db54:	mov	fp, r4
   2db58:	ldrb	r0, [fp], #1
   2db5c:	cmp	r0, #191	; 0xbf
   2db60:	bls	2db34 <fputs@plt+0x1ca44>
   2db64:	add	r0, lr, r0
   2db68:	cmp	r5, fp
   2db6c:	ldrb	ip, [r0, #-192]	; 0xffffff40
   2db70:	mov	r0, ip
   2db74:	beq	2de74 <fputs@plt+0x1cd84>
   2db78:	ldrb	r1, [r4, #1]
   2db7c:	and	r2, r1, #192	; 0xc0
   2db80:	cmp	r2, #128	; 0x80
   2db84:	bne	2de74 <fputs@plt+0x1cd84>
   2db88:	add	r2, r4, #2
   2db8c:	b	2dba0 <fputs@plt+0x1cab0>
   2db90:	ldrb	r1, [r2], #1
   2db94:	and	r0, r1, #192	; 0xc0
   2db98:	cmp	r0, #128	; 0x80
   2db9c:	bne	2dbb4 <fputs@plt+0x1cac4>
   2dba0:	and	r1, r1, #63	; 0x3f
   2dba4:	cmp	r5, r2
   2dba8:	add	ip, r1, ip, lsl #6
   2dbac:	mov	r4, r2
   2dbb0:	bne	2db90 <fputs@plt+0x1caa0>
   2dbb4:	cmp	ip, #127	; 0x7f
   2dbb8:	bls	2dd5c <fputs@plt+0x1cc6c>
   2dbbc:	and	r2, ip, r9
   2dbc0:	cmp	r2, #55296	; 0xd800
   2dbc4:	beq	2dd5c <fputs@plt+0x1cc6c>
   2dbc8:	bic	r2, ip, #1
   2dbcc:	cmp	r2, sl
   2dbd0:	beq	2dd5c <fputs@plt+0x1cc6c>
   2dbd4:	cmp	ip, #65536	; 0x10000
   2dbd8:	ubfx	r1, ip, #8, #8
   2dbdc:	uxtb	r0, ip
   2dbe0:	movcc	fp, r4
   2dbe4:	bcc	2db38 <fputs@plt+0x1ca48>
   2dbe8:	sub	r2, ip, #65536	; 0x10000
   2dbec:	ubfx	ip, ip, #10, #6
   2dbf0:	and	r1, r1, #3
   2dbf4:	lsr	fp, r2, #10
   2dbf8:	sub	r1, r1, #36	; 0x24
   2dbfc:	cmp	r4, r5
   2dc00:	ubfx	r2, r2, #18, #2
   2dc04:	add	r3, r3, #4
   2dc08:	bic	fp, fp, #63	; 0x3f
   2dc0c:	strb	r1, [r3, #-2]
   2dc10:	orr	ip, ip, fp
   2dc14:	sub	r2, r2, #40	; 0x28
   2dc18:	strb	r2, [r3, #-4]
   2dc1c:	strb	ip, [r3, #-3]
   2dc20:	strb	r0, [r3, #-1]
   2dc24:	bcc	2db54 <fputs@plt+0x1ca64>
   2dc28:	sub	r1, r3, r8
   2dc2c:	mov	r2, #0
   2dc30:	str	r1, [r6, #12]
   2dc34:	strb	r2, [r3], #1
   2dc38:	b	2d978 <fputs@plt+0x1c888>
   2dc3c:	add	r2, r2, #260	; 0x104
   2dc40:	ldrh	r3, [r2]
   2dc44:	b	2da04 <fputs@plt+0x1c914>
   2dc48:	cmp	r4, r5
   2dc4c:	bcs	2de88 <fputs@plt+0x1cd98>
   2dc50:	ldr	ip, [pc, #684]	; 2df04 <fputs@plt+0x1ce14>
   2dc54:	mov	lr, #63488	; 0xf800
   2dc58:	movt	lr, #65535	; 0xffff
   2dc5c:	mov	r3, r8
   2dc60:	movw	r9, #65534	; 0xfffe
   2dc64:	add	ip, pc, ip
   2dc68:	b	2dc8c <fputs@plt+0x1cb9c>
   2dc6c:	mov	r2, #0
   2dc70:	mov	r0, r3
   2dc74:	mov	r4, sl
   2dc78:	strb	r1, [r0], #2
   2dc7c:	strb	r2, [r3, #1]
   2dc80:	mov	r3, r0
   2dc84:	cmp	r5, sl
   2dc88:	bls	2dc28 <fputs@plt+0x1cb38>
   2dc8c:	mov	sl, r4
   2dc90:	ldrb	r1, [sl], #1
   2dc94:	cmp	r1, #191	; 0xbf
   2dc98:	bls	2dc6c <fputs@plt+0x1cb7c>
   2dc9c:	add	r1, ip, r1
   2dca0:	cmp	r5, sl
   2dca4:	ldrb	r0, [r1, #-192]	; 0xffffff40
   2dca8:	mov	r1, r0
   2dcac:	beq	2dd6c <fputs@plt+0x1cc7c>
   2dcb0:	ldrb	r2, [r4, #1]
   2dcb4:	and	fp, r2, #192	; 0xc0
   2dcb8:	cmp	fp, #128	; 0x80
   2dcbc:	bne	2dd6c <fputs@plt+0x1cc7c>
   2dcc0:	add	r4, r4, #2
   2dcc4:	b	2dcd8 <fputs@plt+0x1cbe8>
   2dcc8:	ldrb	r2, [r4], #1
   2dccc:	and	r1, r2, #192	; 0xc0
   2dcd0:	cmp	r1, #128	; 0x80
   2dcd4:	bne	2dcec <fputs@plt+0x1cbfc>
   2dcd8:	and	r2, r2, #63	; 0x3f
   2dcdc:	cmp	r5, r4
   2dce0:	add	r0, r2, r0, lsl #6
   2dce4:	mov	sl, r4
   2dce8:	bne	2dcc8 <fputs@plt+0x1cbd8>
   2dcec:	cmp	r0, #127	; 0x7f
   2dcf0:	bls	2dd74 <fputs@plt+0x1cc84>
   2dcf4:	and	r2, r0, lr
   2dcf8:	cmp	r2, #55296	; 0xd800
   2dcfc:	beq	2dd74 <fputs@plt+0x1cc84>
   2dd00:	bic	r2, r0, #1
   2dd04:	cmp	r2, r9
   2dd08:	beq	2dd74 <fputs@plt+0x1cc84>
   2dd0c:	cmp	r0, #65536	; 0x10000
   2dd10:	uxtb	r1, r0
   2dd14:	ubfx	r2, r0, #8, #8
   2dd18:	bcc	2dc70 <fputs@plt+0x1cb80>
   2dd1c:	sub	r4, r0, #65536	; 0x10000
   2dd20:	and	r2, r2, #3
   2dd24:	ubfx	r0, r0, #10, #6
   2dd28:	lsr	fp, r4, #10
   2dd2c:	sub	r2, r2, #36	; 0x24
   2dd30:	strb	r1, [r3, #2]
   2dd34:	ubfx	r1, r4, #18, #2
   2dd38:	add	r3, r3, #4
   2dd3c:	mov	r4, sl
   2dd40:	bic	fp, fp, #63	; 0x3f
   2dd44:	strb	r2, [r3, #-1]
   2dd48:	orr	r0, r0, fp
   2dd4c:	sub	r2, r1, #40	; 0x28
   2dd50:	strb	r0, [r3, #-4]
   2dd54:	strb	r2, [r3, #-3]
   2dd58:	b	2dc84 <fputs@plt+0x1cb94>
   2dd5c:	mov	fp, r4
   2dd60:	mov	r0, #253	; 0xfd
   2dd64:	mov	r1, #255	; 0xff
   2dd68:	b	2db38 <fputs@plt+0x1ca48>
   2dd6c:	cmp	r1, #127	; 0x7f
   2dd70:	bhi	2dc6c <fputs@plt+0x1cb7c>
   2dd74:	mov	r2, #255	; 0xff
   2dd78:	mov	r1, #253	; 0xfd
   2dd7c:	b	2dc70 <fputs@plt+0x1cb80>
   2dd80:	mov	r0, #7
   2dd84:	b	2da6c <fputs@plt+0x1c97c>
   2dd88:	cmp	r4, r5
   2dd8c:	bcc	2ddd4 <fputs@plt+0x1cce4>
   2dd90:	b	2de6c <fputs@plt+0x1cd7c>
   2dd94:	cmp	r5, r0
   2dd98:	lsrls	ip, r2, #6
   2dd9c:	bhi	2de08 <fputs@plt+0x1cd18>
   2dda0:	lsr	r1, r2, #12
   2dda4:	and	ip, ip, #63	; 0x3f
   2dda8:	and	r2, r2, #63	; 0x3f
   2ddac:	sub	ip, ip, #128	; 0x80
   2ddb0:	sub	r2, r2, #128	; 0x80
   2ddb4:	sub	r1, r1, #32
   2ddb8:	mov	r4, r0
   2ddbc:	add	r3, r3, #3
   2ddc0:	strb	r1, [r3, #-3]
   2ddc4:	strb	ip, [r3, #-2]
   2ddc8:	strb	r2, [r3, #-1]
   2ddcc:	cmp	r5, r4
   2ddd0:	bls	2d970 <fputs@plt+0x1c880>
   2ddd4:	mov	r0, r4
   2ddd8:	ldrb	r1, [r4, #1]
   2dddc:	ldrb	r2, [r0], #2
   2dde0:	add	r2, r2, r1, lsl #8
   2dde4:	sub	r1, r2, #55296	; 0xd800
   2dde8:	cmp	r1, #2048	; 0x800
   2ddec:	bcc	2dd94 <fputs@plt+0x1cca4>
   2ddf0:	cmp	r2, #127	; 0x7f
   2ddf4:	uxtb	r1, r2
   2ddf8:	bhi	2dec8 <fputs@plt+0x1cdd8>
   2ddfc:	mov	r4, r0
   2de00:	strb	r1, [r3], #1
   2de04:	b	2ddcc <fputs@plt+0x1ccdc>
   2de08:	lsl	ip, r2, #10
   2de0c:	and	r2, r2, #960	; 0x3c0
   2de10:	ldrb	r1, [r4, #2]
   2de14:	add	r0, r2, #64	; 0x40
   2de18:	add	r4, r4, #4
   2de1c:	ldrb	r2, [r4, #-1]
   2de20:	uxth	ip, ip
   2de24:	add	r3, r3, #4
   2de28:	add	r2, r1, r2, lsl #8
   2de2c:	ubfx	r2, r2, #0, #10
   2de30:	add	r2, r2, ip
   2de34:	add	r2, r2, r0, lsl #10
   2de38:	lsr	r0, r2, #18
   2de3c:	and	ip, r2, #63	; 0x3f
   2de40:	ubfx	r1, r2, #12, #6
   2de44:	sub	ip, ip, #128	; 0x80
   2de48:	ubfx	r2, r2, #6, #6
   2de4c:	sub	r0, r0, #16
   2de50:	sub	r1, r1, #128	; 0x80
   2de54:	sub	r2, r2, #128	; 0x80
   2de58:	strb	r0, [r3, #-4]
   2de5c:	strb	r1, [r3, #-3]
   2de60:	strb	r2, [r3, #-2]
   2de64:	strb	ip, [r3, #-1]
   2de68:	b	2ddcc <fputs@plt+0x1ccdc>
   2de6c:	mov	r2, #0
   2de70:	b	2d974 <fputs@plt+0x1c884>
   2de74:	cmp	r0, #127	; 0x7f
   2de78:	movls	r0, #253	; 0xfd
   2de7c:	movls	r1, #255	; 0xff
   2de80:	bls	2db38 <fputs@plt+0x1ca48>
   2de84:	b	2db34 <fputs@plt+0x1ca44>
   2de88:	mov	r3, r8
   2de8c:	mov	r1, #0
   2de90:	b	2dc2c <fputs@plt+0x1cb3c>
   2de94:	lsr	ip, r2, #6
   2de98:	and	r1, r1, #63	; 0x3f
   2de9c:	cmp	r2, #2048	; 0x800
   2dea0:	orr	r1, r1, #128	; 0x80
   2dea4:	uxtb	lr, ip
   2dea8:	bcs	2d904 <fputs@plt+0x1c814>
   2deac:	mov	r2, r3
   2deb0:	sub	ip, lr, #64	; 0x40
   2deb4:	mov	r4, r0
   2deb8:	strb	ip, [r2], #2
   2debc:	strb	r1, [r3, #1]
   2dec0:	mov	r3, r2
   2dec4:	b	2d930 <fputs@plt+0x1c840>
   2dec8:	lsr	ip, r2, #6
   2decc:	and	r1, r1, #63	; 0x3f
   2ded0:	cmp	r2, #2048	; 0x800
   2ded4:	orr	r1, r1, #128	; 0x80
   2ded8:	uxtb	lr, ip
   2dedc:	bcs	2dda0 <fputs@plt+0x1ccb0>
   2dee0:	mov	r2, r3
   2dee4:	sub	ip, lr, #64	; 0x40
   2dee8:	mov	r4, r0
   2deec:	strb	ip, [r2], #2
   2def0:	strb	r1, [r3, #1]
   2def4:	mov	r3, r2
   2def8:	b	2ddcc <fputs@plt+0x1ccdc>
   2defc:	andeq	r1, r8, r4, lsl #15
   2df00:			; <UNDEFINED> instruction: 0x00067fbc
   2df04:	andeq	r7, r6, r4, lsl #29
   2df08:	strd	r4, [sp, #-20]!	; 0xffffffec
   2df0c:	mov	r3, #0
   2df10:	mov	r5, r0
   2df14:	strd	r6, [sp, #8]
   2df18:	mov	r6, #0
   2df1c:	mov	r7, #0
   2df20:	str	lr, [sp, #16]
   2df24:	sub	sp, sp, #52	; 0x34
   2df28:	add	r4, sp, #8
   2df2c:	mov	r0, r4
   2df30:	str	r3, [sp]
   2df34:	mov	r3, #2
   2df38:	strd	r6, [sp, #8]
   2df3c:	strd	r6, [r4, #8]
   2df40:	strd	r6, [r4, #16]
   2df44:	strd	r6, [r4, #24]
   2df48:	strd	r6, [r4, #32]
   2df4c:	str	r5, [sp, #40]	; 0x28
   2df50:	bl	2c78c <fputs@plt+0x1b69c>
   2df54:	ldrh	r3, [sp, #16]
   2df58:	tst	r3, #2
   2df5c:	beq	2df78 <fputs@plt+0x1ce88>
   2df60:	ldrb	r3, [sp, #18]
   2df64:	cmp	r3, #1
   2df68:	beq	2df78 <fputs@plt+0x1ce88>
   2df6c:	mov	r1, #1
   2df70:	mov	r0, r4
   2df74:	bl	2d870 <fputs@plt+0x1c780>
   2df78:	ldrb	r3, [r5, #69]	; 0x45
   2df7c:	cmp	r3, #0
   2df80:	bne	2df9c <fputs@plt+0x1ceac>
   2df84:	ldr	r0, [sp, #24]
   2df88:	add	sp, sp, #52	; 0x34
   2df8c:	ldrd	r4, [sp]
   2df90:	ldrd	r6, [sp, #8]
   2df94:	add	sp, sp, #16
   2df98:	pop	{pc}		; (ldr pc, [sp], #4)
   2df9c:	ldrh	r3, [sp, #16]
   2dfa0:	movw	r2, #9312	; 0x2460
   2dfa4:	tst	r2, r3
   2dfa8:	bne	2dfb8 <fputs@plt+0x1cec8>
   2dfac:	ldr	r3, [sp, #32]
   2dfb0:	cmp	r3, #0
   2dfb4:	beq	2dfc0 <fputs@plt+0x1ced0>
   2dfb8:	mov	r0, r4
   2dfbc:	bl	209a4 <fputs@plt+0xf8b4>
   2dfc0:	mov	r0, #0
   2dfc4:	b	2df88 <fputs@plt+0x1ce98>
   2dfc8:	strd	r4, [sp, #-16]!
   2dfcc:	subs	r5, r0, #0
   2dfd0:	str	r6, [sp, #8]
   2dfd4:	str	lr, [sp, #12]
   2dfd8:	beq	2e07c <fputs@plt+0x1cf8c>
   2dfdc:	mov	r0, #40	; 0x28
   2dfe0:	bl	2bb84 <fputs@plt+0x1aa94>
   2dfe4:	subs	r4, r0, #0
   2dfe8:	beq	2e07c <fputs@plt+0x1cf8c>
   2dfec:	mov	r2, #40	; 0x28
   2dff0:	mov	r1, #0
   2dff4:	bl	10ebc <memset@plt>
   2dff8:	ldr	r3, [r5, #8]
   2dffc:	mov	r6, #0
   2e000:	ldr	r2, [r5]
   2e004:	ldr	r1, [r5, #12]
   2e008:	ldr	r0, [r5, #4]
   2e00c:	str	r2, [r4]
   2e010:	str	r3, [r4, #8]
   2e014:	ldrh	r3, [r4, #8]
   2e018:	str	r0, [r4, #4]
   2e01c:	str	r1, [r4, #12]
   2e020:	ldr	r2, [r5, #16]
   2e024:	bic	r1, r3, #1024	; 0x400
   2e028:	tst	r3, #18
   2e02c:	strh	r1, [r4, #8]
   2e030:	str	r2, [r4, #16]
   2e034:	str	r6, [r4, #32]
   2e038:	bne	2e050 <fputs@plt+0x1cf60>
   2e03c:	mov	r0, r4
   2e040:	ldrd	r4, [sp]
   2e044:	ldr	r6, [sp, #8]
   2e048:	add	sp, sp, #12
   2e04c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e050:	bic	r3, r3, #3072	; 0xc00
   2e054:	mov	r0, r4
   2e058:	orr	r3, r3, #4096	; 0x1000
   2e05c:	strh	r3, [r4, #8]
   2e060:	bl	2c6ec <fputs@plt+0x1b5fc>
   2e064:	cmp	r0, r6
   2e068:	beq	2e03c <fputs@plt+0x1cf4c>
   2e06c:	mov	r0, r4
   2e070:	mov	r4, r6
   2e074:	bl	20ad4 <fputs@plt+0xf9e4>
   2e078:	b	2e03c <fputs@plt+0x1cf4c>
   2e07c:	mov	r4, #0
   2e080:	b	2e03c <fputs@plt+0x1cf4c>
   2e084:	ldrh	r3, [r0, #8]
   2e088:	movw	r2, #9312	; 0x2460
   2e08c:	strd	r4, [sp, #-16]!
   2e090:	mov	r4, r0
   2e094:	mov	r5, r1
   2e098:	str	r6, [sp, #8]
   2e09c:	str	lr, [sp, #12]
   2e0a0:	tst	r2, r3
   2e0a4:	bne	2e108 <fputs@plt+0x1d018>
   2e0a8:	ldr	r1, [r5, #8]
   2e0ac:	ldr	r2, [r5]
   2e0b0:	ldr	r3, [r5, #12]
   2e0b4:	ldr	r0, [r5, #4]
   2e0b8:	str	r2, [r4]
   2e0bc:	str	r1, [r4, #8]
   2e0c0:	ldrh	r1, [r4, #8]
   2e0c4:	str	r0, [r4, #4]
   2e0c8:	str	r3, [r4, #12]
   2e0cc:	ldr	r2, [r5, #16]
   2e0d0:	bic	r3, r1, #1024	; 0x400
   2e0d4:	tst	r1, #18
   2e0d8:	uxth	r3, r3
   2e0dc:	strh	r3, [r4, #8]
   2e0e0:	str	r2, [r4, #16]
   2e0e4:	beq	2e0f4 <fputs@plt+0x1d004>
   2e0e8:	ldrh	r2, [r5, #8]
   2e0ec:	tst	r2, #2048	; 0x800
   2e0f0:	beq	2e110 <fputs@plt+0x1d020>
   2e0f4:	ldrd	r4, [sp]
   2e0f8:	mov	r0, #0
   2e0fc:	ldr	r6, [sp, #8]
   2e100:	add	sp, sp, #12
   2e104:	pop	{pc}		; (ldr pc, [sp], #4)
   2e108:	bl	208e0 <fputs@plt+0xf7f0>
   2e10c:	b	2e0a8 <fputs@plt+0x1cfb8>
   2e110:	orr	r3, r3, #4096	; 0x1000
   2e114:	mov	r0, r4
   2e118:	ldr	r6, [sp, #8]
   2e11c:	ldr	lr, [sp, #12]
   2e120:	strh	r3, [r4, #8]
   2e124:	ldrd	r4, [sp]
   2e128:	add	sp, sp, #16
   2e12c:	b	2c6ec <fputs@plt+0x1b5fc>
   2e130:	ldr	r0, [r0]
   2e134:	b	2e084 <fputs@plt+0x1cf94>
   2e138:	mov	r1, #0
   2e13c:	strd	r4, [sp, #-16]!
   2e140:	mov	r5, r0
   2e144:	str	r6, [sp, #8]
   2e148:	str	lr, [sp, #12]
   2e14c:	bl	2c380 <fputs@plt+0x1b290>
   2e150:	subs	r4, r0, #0
   2e154:	beq	2e188 <fputs@plt+0x1d098>
   2e158:	ldrh	r3, [r4, #8]
   2e15c:	cmp	r3, #0
   2e160:	bne	2e198 <fputs@plt+0x1d0a8>
   2e164:	ldr	r3, [r4, #24]
   2e168:	cmp	r3, #0
   2e16c:	beq	2e188 <fputs@plt+0x1d098>
   2e170:	mov	r0, r4
   2e174:	ldrd	r4, [sp]
   2e178:	ldr	r6, [sp, #8]
   2e17c:	ldr	lr, [sp, #12]
   2e180:	add	sp, sp, #16
   2e184:	b	209a4 <fputs@plt+0xf8b4>
   2e188:	ldrd	r4, [sp]
   2e18c:	ldr	r6, [sp, #8]
   2e190:	add	sp, sp, #12
   2e194:	pop	{pc}		; (ldr pc, [sp], #4)
   2e198:	mov	r0, r5
   2e19c:	mov	r1, r4
   2e1a0:	bl	2e130 <fputs@plt+0x1d040>
   2e1a4:	ldrh	r3, [r4, #8]
   2e1a8:	movw	r2, #9312	; 0x2460
   2e1ac:	tst	r2, r3
   2e1b0:	bne	2e170 <fputs@plt+0x1d080>
   2e1b4:	b	2e164 <fputs@plt+0x1d074>
   2e1b8:	ldr	r1, [r0, #12]
   2e1bc:	mov	r2, #1
   2e1c0:	str	r4, [sp, #-8]!
   2e1c4:	mov	r4, r0
   2e1c8:	str	lr, [sp, #4]
   2e1cc:	add	r1, r1, #2
   2e1d0:	bl	2c11c <fputs@plt+0x1b02c>
   2e1d4:	cmp	r0, #0
   2e1d8:	movne	r0, #7
   2e1dc:	bne	2e204 <fputs@plt+0x1d114>
   2e1e0:	ldr	r3, [r4, #12]
   2e1e4:	ldr	r2, [r4, #16]
   2e1e8:	strb	r0, [r2, r3]
   2e1ec:	ldrd	r2, [r4, #12]
   2e1f0:	add	r3, r3, r2
   2e1f4:	strb	r0, [r3, #1]
   2e1f8:	ldrh	r3, [r4, #8]
   2e1fc:	orr	r3, r3, #512	; 0x200
   2e200:	strh	r3, [r4, #8]
   2e204:	ldr	r4, [sp]
   2e208:	add	sp, sp, #4
   2e20c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e210:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2e214:	ldr	r5, [r0, #416]	; 0x1a0
   2e218:	cmp	r5, #0
   2e21c:	moveq	r5, r0
   2e220:	ldr	r4, [r5, #404]	; 0x194
   2e224:	strd	r6, [sp, #8]
   2e228:	strd	r8, [sp, #16]
   2e22c:	str	sl, [sp, #24]
   2e230:	str	lr, [sp, #28]
   2e234:	cmp	r4, #0
   2e238:	ldr	r6, [sp, #32]
   2e23c:	ldr	sl, [r5, #408]	; 0x198
   2e240:	ble	2e290 <fputs@plt+0x1d1a0>
   2e244:	mov	ip, sl
   2e248:	mov	r0, #0
   2e24c:	b	2e25c <fputs@plt+0x1d16c>
   2e250:	cmp	r4, r0
   2e254:	add	ip, ip, #16
   2e258:	beq	2e290 <fputs@plt+0x1d1a0>
   2e25c:	ldr	lr, [sl, r0, lsl #4]
   2e260:	add	r0, r0, #1
   2e264:	cmp	lr, r1
   2e268:	bne	2e250 <fputs@plt+0x1d160>
   2e26c:	ldr	lr, [ip, #4]
   2e270:	cmp	lr, r2
   2e274:	bne	2e250 <fputs@plt+0x1d160>
   2e278:	ldrb	r2, [ip, #8]
   2e27c:	orrs	r3, r3, r2
   2e280:	movne	r3, #1
   2e284:	moveq	r3, #0
   2e288:	strb	r3, [ip, #8]
   2e28c:	b	2e2e4 <fputs@plt+0x1d1f4>
   2e290:	add	r4, r4, #1
   2e294:	mov	r9, r3
   2e298:	ldr	r0, [r5]
   2e29c:	lsl	r4, r4, #4
   2e2a0:	mov	r8, r2
   2e2a4:	mov	r7, r1
   2e2a8:	mov	r1, sl
   2e2ac:	mov	r2, r4
   2e2b0:	asr	r3, r4, #31
   2e2b4:	bl	2c0d8 <fputs@plt+0x1afe8>
   2e2b8:	cmp	r0, #0
   2e2bc:	str	r0, [r5, #408]	; 0x198
   2e2c0:	beq	2e2fc <fputs@plt+0x1d20c>
   2e2c4:	ldr	r2, [r5, #404]	; 0x194
   2e2c8:	add	r3, r0, r2, lsl #4
   2e2cc:	add	r1, r2, #1
   2e2d0:	str	r1, [r5, #404]	; 0x194
   2e2d4:	str	r7, [r0, r2, lsl #4]
   2e2d8:	str	r8, [r3, #4]
   2e2dc:	strb	r9, [r3, #8]
   2e2e0:	str	r6, [r3, #12]
   2e2e4:	ldrd	r4, [sp]
   2e2e8:	ldrd	r6, [sp, #8]
   2e2ec:	ldrd	r8, [sp, #16]
   2e2f0:	ldr	sl, [sp, #24]
   2e2f4:	add	sp, sp, #28
   2e2f8:	pop	{pc}		; (ldr pc, [sp], #4)
   2e2fc:	ldr	r2, [r5]
   2e300:	str	r0, [r5, #404]	; 0x194
   2e304:	ldr	r3, [r2, #68]	; 0x44
   2e308:	bic	r3, r3, #-16777216	; 0xff000000
   2e30c:	bic	r3, r3, #255	; 0xff
   2e310:	cmp	r3, #0
   2e314:	bne	2e2e4 <fputs@plt+0x1d1f4>
   2e318:	mov	r0, r2
   2e31c:	ldrd	r4, [sp]
   2e320:	ldrd	r6, [sp, #8]
   2e324:	ldrd	r8, [sp, #16]
   2e328:	ldr	sl, [sp, #24]
   2e32c:	ldr	lr, [sp, #28]
   2e330:	add	sp, sp, #32
   2e334:	b	1a178 <fputs@plt+0x9088>
   2e338:	strd	r4, [sp, #-16]!
   2e33c:	ldr	r4, [r0, #116]	; 0x74
   2e340:	ldr	r1, [r0, #120]	; 0x78
   2e344:	str	r6, [sp, #8]
   2e348:	str	lr, [sp, #12]
   2e34c:	add	r2, r4, #1
   2e350:	sub	r3, r4, #1
   2e354:	ands	r3, r3, r4
   2e358:	str	r2, [r0, #116]	; 0x74
   2e35c:	beq	2e380 <fputs@plt+0x1d290>
   2e360:	cmp	r1, #0
   2e364:	mvn	r0, r4
   2e368:	ldr	r6, [sp, #8]
   2e36c:	mvnne	r3, #0
   2e370:	strne	r3, [r1, r4, lsl #2]
   2e374:	ldrd	r4, [sp]
   2e378:	add	sp, sp, #12
   2e37c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e380:	lsl	r2, r4, #3
   2e384:	mov	r5, r0
   2e388:	ldr	r0, [r0]
   2e38c:	add	r2, r2, #4
   2e390:	bl	2c0d8 <fputs@plt+0x1afe8>
   2e394:	mov	r1, r0
   2e398:	str	r0, [r5, #120]	; 0x78
   2e39c:	b	2e360 <fputs@plt+0x1d270>
   2e3a0:	ldr	r3, [r1, #88]	; 0x58
   2e3a4:	strd	r4, [sp, #-16]!
   2e3a8:	mov	r5, r0
   2e3ac:	mov	r4, r1
   2e3b0:	ldr	r0, [r1]
   2e3b4:	str	r6, [sp, #8]
   2e3b8:	ldr	r1, [r5]
   2e3bc:	cmp	r3, #0
   2e3c0:	str	lr, [sp, #12]
   2e3c4:	lslne	r2, r3, #3
   2e3c8:	moveq	r2, #1020	; 0x3fc
   2e3cc:	addne	r2, r2, r3, lsl #1
   2e3d0:	mov	r3, #0
   2e3d4:	lslne	r2, r2, #2
   2e3d8:	bl	2c064 <fputs@plt+0x1af74>
   2e3dc:	subs	r6, r0, #0
   2e3e0:	moveq	r0, #7
   2e3e4:	beq	2e438 <fputs@plt+0x1d348>
   2e3e8:	ldr	r3, [r4]
   2e3ec:	cmp	r3, #0
   2e3f0:	beq	2e400 <fputs@plt+0x1d310>
   2e3f4:	ldr	r2, [r3, #288]	; 0x120
   2e3f8:	cmp	r2, r6
   2e3fc:	bls	2e448 <fputs@plt+0x1d358>
   2e400:	ldr	r3, [pc, #88]	; 2e460 <fputs@plt+0x1d370>
   2e404:	mov	r0, r6
   2e408:	add	r3, pc, r3
   2e40c:	ldr	r3, [r3, #52]	; 0x34
   2e410:	blx	r3
   2e414:	mov	r3, r0
   2e418:	movw	r2, #52429	; 0xcccd
   2e41c:	movt	r2, #52428	; 0xcccc
   2e420:	str	r3, [r4, #92]	; 0x5c
   2e424:	mov	r0, #0
   2e428:	umull	r2, r3, r2, r3
   2e42c:	lsr	r3, r3, #4
   2e430:	str	r3, [r4, #88]	; 0x58
   2e434:	str	r6, [r5]
   2e438:	ldrd	r4, [sp]
   2e43c:	ldr	r6, [sp, #8]
   2e440:	add	sp, sp, #12
   2e444:	pop	{pc}		; (ldr pc, [sp], #4)
   2e448:	ldr	r2, [r3, #292]	; 0x124
   2e44c:	cmp	r2, r6
   2e450:	bls	2e400 <fputs@plt+0x1d310>
   2e454:	add	r3, r3, #260	; 0x104
   2e458:	ldrh	r3, [r3]
   2e45c:	b	2e418 <fputs@plt+0x1d328>
   2e460:	andeq	r0, r8, r0, ror sp
   2e464:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e468:	mov	r4, r0
   2e46c:	mov	r5, r1
   2e470:	add	r0, r0, #4
   2e474:	ldr	r1, [r4, #24]
   2e478:	strd	r6, [sp, #8]
   2e47c:	mov	r7, r2
   2e480:	str	r8, [sp, #16]
   2e484:	mov	r8, r3
   2e488:	str	lr, [sp, #20]
   2e48c:	ldr	r6, [sp, #24]
   2e490:	bl	2e3a0 <fputs@plt+0x1d2b0>
   2e494:	cmp	r0, #0
   2e498:	beq	2e4b4 <fputs@plt+0x1d3c4>
   2e49c:	ldrd	r4, [sp]
   2e4a0:	mov	r0, #1
   2e4a4:	ldrd	r6, [sp, #8]
   2e4a8:	ldr	r8, [sp, #16]
   2e4ac:	add	sp, sp, #20
   2e4b0:	pop	{pc}		; (ldr pc, [sp], #4)
   2e4b4:	mov	r3, r8
   2e4b8:	mov	r2, r7
   2e4bc:	str	r6, [sp, #24]
   2e4c0:	mov	r1, r5
   2e4c4:	mov	r0, r4
   2e4c8:	ldrd	r4, [sp]
   2e4cc:	ldrd	r6, [sp, #8]
   2e4d0:	ldr	r8, [sp, #16]
   2e4d4:	ldr	lr, [sp, #20]
   2e4d8:	add	sp, sp, #24
   2e4dc:	b	2e4e0 <fputs@plt+0x1d3f0>
   2e4e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e4e4:	ldr	ip, [r0, #32]
   2e4e8:	strd	r6, [sp, #8]
   2e4ec:	str	r8, [sp, #16]
   2e4f0:	ldr	r8, [r0, #24]
   2e4f4:	str	lr, [sp, #20]
   2e4f8:	ldr	r4, [sp, #24]
   2e4fc:	ldr	r8, [r8, #88]	; 0x58
   2e500:	cmp	r8, ip
   2e504:	ble	2e568 <fputs@plt+0x1d478>
   2e508:	mov	lr, r0
   2e50c:	mov	r6, r2
   2e510:	add	r2, ip, ip, lsl #2
   2e514:	ldr	r8, [lr, #4]
   2e518:	mov	r5, r3
   2e51c:	add	r3, ip, #1
   2e520:	lsl	r2, r2, #2
   2e524:	mov	r7, r1
   2e528:	mov	r1, #0
   2e52c:	str	r3, [lr, #32]
   2e530:	mov	r0, ip
   2e534:	add	r3, r8, r2
   2e538:	strb	r7, [r8, r2]
   2e53c:	strb	r1, [r3, #1]
   2e540:	strb	r1, [r3, #3]
   2e544:	str	r6, [r3, #4]
   2e548:	str	r5, [r3, #8]
   2e54c:	str	r4, [r3, #12]
   2e550:	ldrd	r4, [sp]
   2e554:	str	r1, [r3, #16]
   2e558:	ldrd	r6, [sp, #8]
   2e55c:	ldr	r8, [sp, #16]
   2e560:	add	sp, sp, #20
   2e564:	pop	{pc}		; (ldr pc, [sp], #4)
   2e568:	ldrd	r4, [sp]
   2e56c:	ldrd	r6, [sp, #8]
   2e570:	ldr	r8, [sp, #16]
   2e574:	ldr	lr, [sp, #20]
   2e578:	add	sp, sp, #24
   2e57c:	b	2e464 <fputs@plt+0x1d374>
   2e580:	strd	r4, [sp, #-12]!
   2e584:	mov	r5, r0
   2e588:	str	lr, [sp, #8]
   2e58c:	sub	sp, sp, #12
   2e590:	bl	241a8 <fputs@plt+0x130b8>
   2e594:	subs	r4, r0, #0
   2e598:	str	r0, [r5, #8]
   2e59c:	beq	2e5b8 <fputs@plt+0x1d4c8>
   2e5a0:	mov	ip, #0
   2e5a4:	mov	r1, #158	; 0x9e
   2e5a8:	mov	r3, ip
   2e5ac:	mov	r2, ip
   2e5b0:	str	ip, [sp]
   2e5b4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2e5b8:	ldr	r3, [r5, #416]	; 0x1a0
   2e5bc:	cmp	r3, #0
   2e5c0:	beq	2e5d8 <fputs@plt+0x1d4e8>
   2e5c4:	mov	r0, r4
   2e5c8:	add	sp, sp, #12
   2e5cc:	ldrd	r4, [sp]
   2e5d0:	add	sp, sp, #8
   2e5d4:	pop	{pc}		; (ldr pc, [sp], #4)
   2e5d8:	ldr	r3, [r5]
   2e5dc:	ldrh	r3, [r3, #64]	; 0x40
   2e5e0:	tst	r3, #8
   2e5e4:	moveq	r3, #1
   2e5e8:	strbeq	r3, [r5, #23]
   2e5ec:	b	2e5c4 <fputs@plt+0x1d4d4>
   2e5f0:	strd	r4, [sp, #-12]!
   2e5f4:	mov	r5, r0
   2e5f8:	str	lr, [sp, #8]
   2e5fc:	sub	sp, sp, #12
   2e600:	ldr	ip, [sp, #24]
   2e604:	str	ip, [sp]
   2e608:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2e60c:	ldr	r2, [sp, #28]
   2e610:	mov	r4, r0
   2e614:	mvn	r3, #13
   2e618:	mov	r0, r5
   2e61c:	mov	r1, r4
   2e620:	bl	2300c <fputs@plt+0x11f1c>
   2e624:	mov	r0, r4
   2e628:	add	sp, sp, #12
   2e62c:	ldrd	r4, [sp]
   2e630:	add	sp, sp, #8
   2e634:	pop	{pc}		; (ldr pc, [sp], #4)
   2e638:	strd	r4, [sp, #-20]!	; 0xffffffec
   2e63c:	mov	r4, #0
   2e640:	mov	r3, r1
   2e644:	strd	r6, [sp, #8]
   2e648:	mov	r1, #97	; 0x61
   2e64c:	mov	r7, r2
   2e650:	str	lr, [sp, #16]
   2e654:	sub	sp, sp, #12
   2e658:	mov	r2, r4
   2e65c:	mov	r6, r0
   2e660:	str	r4, [sp]
   2e664:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2e668:	mov	r5, r0
   2e66c:	mov	r1, r0
   2e670:	mov	r3, r4
   2e674:	mov	r0, r6
   2e678:	mov	r2, r7
   2e67c:	bl	2300c <fputs@plt+0x11f1c>
   2e680:	mov	r0, r5
   2e684:	add	sp, sp, #12
   2e688:	ldrd	r4, [sp]
   2e68c:	ldrd	r6, [sp, #8]
   2e690:	add	sp, sp, #16
   2e694:	pop	{pc}		; (ldr pc, [sp], #4)
   2e698:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e69c:	mov	r5, r0
   2e6a0:	ldr	r4, [r0, #8]
   2e6a4:	strd	r6, [sp, #8]
   2e6a8:	mov	r6, r3
   2e6ac:	str	r8, [sp, #16]
   2e6b0:	str	lr, [sp, #20]
   2e6b4:	sub	sp, sp, #16
   2e6b8:	ldrsb	r7, [sp, #40]	; 0x28
   2e6bc:	cmp	r4, #0
   2e6c0:	ldrb	r8, [sp, #44]	; 0x2c
   2e6c4:	beq	2e760 <fputs@plt+0x1d670>
   2e6c8:	cmp	r2, #2
   2e6cc:	bne	2e6e4 <fputs@plt+0x1d5f4>
   2e6d0:	ldr	r3, [r5, #416]	; 0x1a0
   2e6d4:	mov	r0, #1
   2e6d8:	cmp	r3, #0
   2e6dc:	moveq	r3, r5
   2e6e0:	strb	r0, [r3, #21]
   2e6e4:	mov	r0, #0
   2e6e8:	mov	r3, r2
   2e6ec:	mov	r2, r1
   2e6f0:	mov	r1, #21
   2e6f4:	str	r0, [sp]
   2e6f8:	mov	r0, r4
   2e6fc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2e700:	mov	r1, r0
   2e704:	mov	r3, r7
   2e708:	mov	r2, r6
   2e70c:	mov	r0, r4
   2e710:	bl	2300c <fputs@plt+0x11f1c>
   2e714:	ldr	r3, [r4]
   2e718:	ldrb	r3, [r3, #69]	; 0x45
   2e71c:	cmp	r3, #0
   2e720:	bne	2e748 <fputs@plt+0x1d658>
   2e724:	mov	r1, r8
   2e728:	mov	r0, r4
   2e72c:	add	sp, sp, #16
   2e730:	ldrd	r4, [sp]
   2e734:	ldrd	r6, [sp, #8]
   2e738:	ldr	r8, [sp, #16]
   2e73c:	ldr	lr, [sp, #20]
   2e740:	add	sp, sp, #24
   2e744:	b	1bc28 <fputs@plt+0xab38>
   2e748:	add	sp, sp, #16
   2e74c:	ldrd	r4, [sp]
   2e750:	ldrd	r6, [sp, #8]
   2e754:	ldr	r8, [sp, #16]
   2e758:	add	sp, sp, #20
   2e75c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e760:	str	r1, [sp, #8]
   2e764:	str	r2, [sp, #12]
   2e768:	bl	2e580 <fputs@plt+0x1d490>
   2e76c:	mov	r4, r0
   2e770:	ldr	r1, [sp, #8]
   2e774:	ldr	r2, [sp, #12]
   2e778:	b	2e6c8 <fputs@plt+0x1d5d8>
   2e77c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e780:	ldr	r4, [r1, #20]
   2e784:	strd	r6, [sp, #8]
   2e788:	mov	r6, r0
   2e78c:	mov	r7, r2
   2e790:	str	r8, [sp, #16]
   2e794:	str	lr, [sp, #20]
   2e798:	sub	sp, sp, #8
   2e79c:	cmp	r4, #0
   2e7a0:	beq	2e830 <fputs@plt+0x1d740>
   2e7a4:	mov	r0, r4
   2e7a8:	bl	10f34 <strlen@plt>
   2e7ac:	bics	r5, r0, #-1073741824	; 0xc0000000
   2e7b0:	beq	2e7e8 <fputs@plt+0x1d6f8>
   2e7b4:	cmp	r7, #0
   2e7b8:	bne	2e800 <fputs@plt+0x1d710>
   2e7bc:	mov	r3, r5
   2e7c0:	mov	r2, r4
   2e7c4:	mov	r0, r6
   2e7c8:	mvn	r1, #0
   2e7cc:	add	sp, sp, #8
   2e7d0:	ldrd	r4, [sp]
   2e7d4:	ldrd	r6, [sp, #8]
   2e7d8:	ldr	r8, [sp, #16]
   2e7dc:	ldr	lr, [sp, #20]
   2e7e0:	add	sp, sp, #24
   2e7e4:	b	2300c <fputs@plt+0x11f1c>
   2e7e8:	add	sp, sp, #8
   2e7ec:	ldrd	r4, [sp]
   2e7f0:	ldrd	r6, [sp, #8]
   2e7f4:	ldr	r8, [sp, #16]
   2e7f8:	add	sp, sp, #20
   2e7fc:	pop	{pc}		; (ldr pc, [sp], #4)
   2e800:	mov	r0, #0
   2e804:	mov	r2, r7
   2e808:	mov	r3, r5
   2e80c:	mov	r1, #48	; 0x30
   2e810:	str	r0, [sp]
   2e814:	mov	r0, r6
   2e818:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2e81c:	mov	r1, r0
   2e820:	mov	r3, r5
   2e824:	mov	r2, r4
   2e828:	mov	r0, r6
   2e82c:	b	2e7cc <fputs@plt+0x1d6dc>
   2e830:	ldrsh	r0, [r1, #34]	; 0x22
   2e834:	mov	r5, r1
   2e838:	ldr	r8, [r6]
   2e83c:	add	r0, r0, #1
   2e840:	asr	r1, r0, #31
   2e844:	bl	21a40 <fputs@plt+0x10950>
   2e848:	subs	r4, r0, #0
   2e84c:	beq	2e8ac <fputs@plt+0x1d7bc>
   2e850:	ldrsh	r3, [r5, #34]	; 0x22
   2e854:	cmp	r3, #0
   2e858:	subgt	r2, r4, #1
   2e85c:	movgt	r3, #0
   2e860:	ble	2e8e0 <fputs@plt+0x1d7f0>
   2e864:	ldr	r1, [r5, #4]
   2e868:	add	r1, r1, r3, lsl #4
   2e86c:	add	r3, r3, #1
   2e870:	ldrb	r1, [r1, #13]
   2e874:	strb	r1, [r2, #1]!
   2e878:	ldrsh	r1, [r5, #34]	; 0x22
   2e87c:	cmp	r1, r3
   2e880:	bgt	2e864 <fputs@plt+0x1d774>
   2e884:	add	r3, r4, r3
   2e888:	mov	r1, #0
   2e88c:	cmp	r4, r3
   2e890:	strb	r1, [r3], #-1
   2e894:	beq	2e8a4 <fputs@plt+0x1d7b4>
   2e898:	ldrb	r2, [r3]
   2e89c:	cmp	r2, #65	; 0x41
   2e8a0:	beq	2e88c <fputs@plt+0x1d79c>
   2e8a4:	str	r4, [r5, #20]
   2e8a8:	b	2e7a4 <fputs@plt+0x1d6b4>
   2e8ac:	ldr	r3, [r8, #68]	; 0x44
   2e8b0:	bic	r3, r3, #-16777216	; 0xff000000
   2e8b4:	bic	r3, r3, #255	; 0xff
   2e8b8:	cmp	r3, #0
   2e8bc:	bne	2e7e8 <fputs@plt+0x1d6f8>
   2e8c0:	mov	r0, r8
   2e8c4:	add	sp, sp, #8
   2e8c8:	ldrd	r4, [sp]
   2e8cc:	ldrd	r6, [sp, #8]
   2e8d0:	ldr	r8, [sp, #16]
   2e8d4:	ldr	lr, [sp, #20]
   2e8d8:	add	sp, sp, #24
   2e8dc:	b	1a178 <fputs@plt+0x9088>
   2e8e0:	mov	r3, #0
   2e8e4:	strb	r3, [r4]
   2e8e8:	b	2e8a4 <fputs@plt+0x1d7b4>
   2e8ec:	strd	r4, [sp, #-16]!
   2e8f0:	mov	r4, #0
   2e8f4:	mov	r5, r0
   2e8f8:	str	r6, [sp, #8]
   2e8fc:	mov	r3, r4
   2e900:	mov	r6, r2
   2e904:	str	lr, [sp, #12]
   2e908:	sub	sp, sp, #8
   2e90c:	mov	r2, r1
   2e910:	mov	r1, #123	; 0x7b
   2e914:	str	r4, [sp]
   2e918:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2e91c:	mov	r1, r0
   2e920:	mov	r2, r6
   2e924:	mov	r0, r5
   2e928:	mvn	r3, #0
   2e92c:	bl	2300c <fputs@plt+0x11f1c>
   2e930:	ldr	r6, [r5]
   2e934:	ldr	ip, [r6, #20]
   2e938:	cmp	ip, r4
   2e93c:	ble	2e990 <fputs@plt+0x1d8a0>
   2e940:	ldr	r2, [r5, #96]	; 0x60
   2e944:	mov	r3, r4
   2e948:	mov	lr, #1
   2e94c:	lsl	r0, lr, r3
   2e950:	cmp	r3, #1
   2e954:	orr	r2, r2, r0
   2e958:	str	r2, [r5, #96]	; 0x60
   2e95c:	beq	2e984 <fputs@plt+0x1d894>
   2e960:	ldr	r1, [r6, #16]
   2e964:	add	r1, r1, r3, lsl #4
   2e968:	ldr	r1, [r1, #4]
   2e96c:	ldrb	r1, [r1, #9]
   2e970:	cmp	r1, #0
   2e974:	beq	2e984 <fputs@plt+0x1d894>
   2e978:	ldr	r1, [r5, #100]	; 0x64
   2e97c:	orr	r0, r1, r0
   2e980:	str	r0, [r5, #100]	; 0x64
   2e984:	add	r3, r3, #1
   2e988:	cmp	r3, ip
   2e98c:	bne	2e94c <fputs@plt+0x1d85c>
   2e990:	add	sp, sp, #8
   2e994:	ldrd	r4, [sp]
   2e998:	ldr	r6, [sp, #8]
   2e99c:	add	sp, sp, #12
   2e9a0:	pop	{pc}		; (ldr pc, [sp], #4)
   2e9a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e9a8:	subs	r5, r3, #0
   2e9ac:	strd	r6, [sp, #8]
   2e9b0:	str	r8, [sp, #16]
   2e9b4:	str	lr, [sp, #20]
   2e9b8:	sub	sp, sp, #8
   2e9bc:	beq	2ea0c <fputs@plt+0x1d91c>
   2e9c0:	cmp	r2, #0
   2e9c4:	ble	2ea0c <fputs@plt+0x1d91c>
   2e9c8:	ldrb	r3, [r5]
   2e9cc:	mov	r6, r0
   2e9d0:	cmp	r3, #65	; 0x41
   2e9d4:	bne	2ea24 <fputs@plt+0x1d934>
   2e9d8:	add	r3, r5, #1
   2e9dc:	mov	r4, r2
   2e9e0:	b	2e9f4 <fputs@plt+0x1d904>
   2e9e4:	ldrb	r0, [r3]
   2e9e8:	add	r3, r3, #1
   2e9ec:	cmp	r0, #65	; 0x41
   2e9f0:	bne	2ea2c <fputs@plt+0x1d93c>
   2e9f4:	sub	r4, r4, #1
   2e9f8:	mov	r5, r3
   2e9fc:	sub	r0, r2, r4
   2ea00:	cmp	r4, #0
   2ea04:	add	r7, r0, r1
   2ea08:	bne	2e9e4 <fputs@plt+0x1d8f4>
   2ea0c:	add	sp, sp, #8
   2ea10:	ldrd	r4, [sp]
   2ea14:	ldrd	r6, [sp, #8]
   2ea18:	ldr	r8, [sp, #16]
   2ea1c:	add	sp, sp, #20
   2ea20:	pop	{pc}		; (ldr pc, [sp], #4)
   2ea24:	mov	r7, r1
   2ea28:	mov	r4, r2
   2ea2c:	cmp	r4, #1
   2ea30:	beq	2ea68 <fputs@plt+0x1d978>
   2ea34:	sub	r3, r4, #1
   2ea38:	ldrb	r1, [r5, r3]
   2ea3c:	add	r2, r5, r3
   2ea40:	cmp	r1, #65	; 0x41
   2ea44:	beq	2ea5c <fputs@plt+0x1d96c>
   2ea48:	b	2ea68 <fputs@plt+0x1d978>
   2ea4c:	ldrb	r1, [r2, #-1]!
   2ea50:	sub	r3, r3, #1
   2ea54:	cmp	r1, #65	; 0x41
   2ea58:	bne	2ea68 <fputs@plt+0x1d978>
   2ea5c:	cmp	r3, #1
   2ea60:	mov	r4, r3
   2ea64:	bne	2ea4c <fputs@plt+0x1d95c>
   2ea68:	ldr	r8, [r6, #8]
   2ea6c:	mov	r0, #0
   2ea70:	mov	r3, r4
   2ea74:	mov	r2, r7
   2ea78:	mov	r1, #48	; 0x30
   2ea7c:	str	r0, [sp]
   2ea80:	mov	r0, r8
   2ea84:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2ea88:	mov	r1, r0
   2ea8c:	mov	r2, r5
   2ea90:	mov	r0, r8
   2ea94:	mov	r3, r4
   2ea98:	bl	2300c <fputs@plt+0x11f1c>
   2ea9c:	mov	r2, r4
   2eaa0:	mov	r1, r7
   2eaa4:	mov	r0, r6
   2eaa8:	add	sp, sp, #8
   2eaac:	ldrd	r4, [sp]
   2eab0:	ldrd	r6, [sp, #8]
   2eab4:	ldr	r8, [sp, #16]
   2eab8:	ldr	lr, [sp, #20]
   2eabc:	add	sp, sp, #24
   2eac0:	b	20560 <fputs@plt+0xf470>
   2eac4:	ldr	r3, [r2]
   2eac8:	cmp	r3, #0
   2eacc:	bxle	lr
   2ead0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   2ead4:	mov	r5, #0
   2ead8:	add	r4, r1, #16
   2eadc:	strd	r6, [sp, #8]
   2eae0:	mov	r6, r0
   2eae4:	mov	r7, r2
   2eae8:	strd	r8, [sp, #16]
   2eaec:	mov	r8, r5
   2eaf0:	str	lr, [sp, #24]
   2eaf4:	sub	sp, sp, #12
   2eaf8:	ldr	r3, [r4, #-16]
   2eafc:	mov	r1, #145	; 0x91
   2eb00:	mov	r0, r6
   2eb04:	add	r5, r5, #1
   2eb08:	add	r4, r4, #16
   2eb0c:	ldr	r9, [r4, #-28]	; 0xffffffe4
   2eb10:	ldr	r2, [r4, #-24]	; 0xffffffe8
   2eb14:	ldr	r3, [r3, #20]
   2eb18:	cmp	r3, #0
   2eb1c:	ldrne	r3, [r3]
   2eb20:	str	r8, [sp]
   2eb24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2eb28:	mov	r1, r0
   2eb2c:	mvn	r3, #4
   2eb30:	mov	r0, r6
   2eb34:	mov	r2, r9
   2eb38:	bl	2300c <fputs@plt+0x11f1c>
   2eb3c:	ldr	r3, [r7]
   2eb40:	cmp	r5, r3
   2eb44:	blt	2eaf8 <fputs@plt+0x1da08>
   2eb48:	add	sp, sp, #12
   2eb4c:	ldrd	r4, [sp]
   2eb50:	ldrd	r6, [sp, #8]
   2eb54:	ldrd	r8, [sp, #16]
   2eb58:	add	sp, sp, #24
   2eb5c:	pop	{pc}		; (ldr pc, [sp], #4)
   2eb60:	ldr	r3, [r0, #8]
   2eb64:	str	r4, [sp, #-8]!
   2eb68:	mov	r4, r0
   2eb6c:	str	lr, [sp, #4]
   2eb70:	sub	sp, sp, #8
   2eb74:	cmp	r3, #0
   2eb78:	beq	2ebb0 <fputs@plt+0x1dac0>
   2eb7c:	ldr	r2, [r4, #84]	; 0x54
   2eb80:	mov	ip, #0
   2eb84:	mov	r0, r3
   2eb88:	mov	r3, ip
   2eb8c:	mov	r1, #44	; 0x2c
   2eb90:	str	ip, [sp]
   2eb94:	add	ip, r2, #1
   2eb98:	str	ip, [r4, #84]	; 0x54
   2eb9c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2eba0:	add	sp, sp, #8
   2eba4:	ldr	r4, [sp]
   2eba8:	add	sp, sp, #4
   2ebac:	pop	{pc}		; (ldr pc, [sp], #4)
   2ebb0:	bl	2e580 <fputs@plt+0x1d490>
   2ebb4:	mov	r3, r0
   2ebb8:	b	2eb7c <fputs@plt+0x1da8c>
   2ebbc:	ldr	r3, [r0, #8]
   2ebc0:	str	r4, [sp, #-8]!
   2ebc4:	mov	r4, r1
   2ebc8:	str	lr, [sp, #4]
   2ebcc:	sub	sp, sp, #8
   2ebd0:	cmp	r3, #0
   2ebd4:	beq	2ec04 <fputs@plt+0x1db14>
   2ebd8:	mov	ip, #0
   2ebdc:	mov	r2, r4
   2ebe0:	mov	r0, r3
   2ebe4:	mov	r1, #124	; 0x7c
   2ebe8:	mov	r3, ip
   2ebec:	str	ip, [sp]
   2ebf0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2ebf4:	add	sp, sp, #8
   2ebf8:	ldr	r4, [sp]
   2ebfc:	add	sp, sp, #4
   2ec00:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec04:	bl	2e580 <fputs@plt+0x1d490>
   2ec08:	subs	r3, r0, #0
   2ec0c:	bne	2ebd8 <fputs@plt+0x1dae8>
   2ec10:	add	sp, sp, #8
   2ec14:	ldr	r4, [sp]
   2ec18:	add	sp, sp, #4
   2ec1c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec20:	push	{r2, r3}
   2ec24:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2ec28:	strd	r6, [sp, #8]
   2ec2c:	str	r8, [sp, #16]
   2ec30:	str	lr, [sp, #20]
   2ec34:	sub	sp, sp, #16
   2ec38:	ldr	r4, [sp, #40]	; 0x28
   2ec3c:	add	r3, sp, #44	; 0x2c
   2ec40:	str	r3, [sp, #12]
   2ec44:	ldrb	r3, [r4]
   2ec48:	cmp	r3, #0
   2ec4c:	beq	2ecd8 <fputs@plt+0x1dbe8>
   2ec50:	mov	r6, r0
   2ec54:	mov	r8, #0
   2ec58:	sub	r7, r1, r4
   2ec5c:	b	2ec98 <fputs@plt+0x1dba8>
   2ec60:	cmp	r5, r2
   2ec64:	str	r8, [sp]
   2ec68:	moveq	r1, #25
   2ec6c:	movne	r1, #97	; 0x61
   2ec70:	str	ip, [sp, #12]
   2ec74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2ec78:	mov	r1, r0
   2ec7c:	mov	r3, #0
   2ec80:	mov	r2, r5
   2ec84:	mov	r0, r6
   2ec88:	bl	2300c <fputs@plt+0x11f1c>
   2ec8c:	ldrb	r3, [r4, #1]!
   2ec90:	cmp	r3, #0
   2ec94:	beq	2ecd8 <fputs@plt+0x1dbe8>
   2ec98:	ldr	ip, [sp, #12]
   2ec9c:	cmp	r3, #115	; 0x73
   2eca0:	add	lr, r7, r4
   2eca4:	mov	r2, #0
   2eca8:	mov	r0, r6
   2ecac:	mov	r1, #22
   2ecb0:	mov	r3, lr
   2ecb4:	ldr	r5, [ip], #4
   2ecb8:	beq	2ec60 <fputs@plt+0x1db70>
   2ecbc:	mov	r2, r5
   2ecc0:	str	r8, [sp]
   2ecc4:	str	ip, [sp, #12]
   2ecc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2eccc:	ldrb	r3, [r4, #1]!
   2ecd0:	cmp	r3, #0
   2ecd4:	bne	2ec98 <fputs@plt+0x1dba8>
   2ecd8:	add	sp, sp, #16
   2ecdc:	ldrd	r4, [sp]
   2ece0:	ldrd	r6, [sp, #8]
   2ece4:	ldr	r8, [sp, #16]
   2ece8:	ldr	lr, [sp, #20]
   2ecec:	add	sp, sp, #24
   2ecf0:	add	sp, sp, #8
   2ecf4:	bx	lr
   2ecf8:	strd	r4, [sp, #-12]!
   2ecfc:	mov	r4, r0
   2ed00:	mov	r5, r1
   2ed04:	mov	r1, #1
   2ed08:	str	lr, [sp, #8]
   2ed0c:	sub	sp, sp, #20
   2ed10:	bl	2e638 <fputs@plt+0x1d548>
   2ed14:	mov	r0, r4
   2ed18:	add	r2, sp, #12
   2ed1c:	str	r5, [sp, #12]
   2ed20:	mov	r1, #1
   2ed24:	bl	2d800 <fputs@plt+0x1c710>
   2ed28:	mov	ip, #0
   2ed2c:	mov	r3, #1
   2ed30:	mov	r0, r4
   2ed34:	mov	r2, r3
   2ed38:	mov	r1, #33	; 0x21
   2ed3c:	str	ip, [sp]
   2ed40:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2ed44:	add	sp, sp, #20
   2ed48:	ldrd	r4, [sp]
   2ed4c:	add	sp, sp, #8
   2ed50:	pop	{pc}		; (ldr pc, [sp], #4)
   2ed54:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2ed58:	mov	r5, #0
   2ed5c:	mov	r4, r0
   2ed60:	strd	r6, [sp, #8]
   2ed64:	mov	r3, r2
   2ed68:	mov	r7, r1
   2ed6c:	str	r8, [sp, #16]
   2ed70:	mov	r1, #22
   2ed74:	mov	r8, r2
   2ed78:	str	lr, [sp, #20]
   2ed7c:	sub	sp, sp, #8
   2ed80:	mov	r2, r5
   2ed84:	str	r5, [sp]
   2ed88:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2ed8c:	mov	r3, r5
   2ed90:	mov	r2, r7
   2ed94:	str	r5, [sp]
   2ed98:	mov	r1, #108	; 0x6c
   2ed9c:	mov	r0, r4
   2eda0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2eda4:	mov	r6, r0
   2eda8:	mov	r3, r5
   2edac:	str	r8, [sp]
   2edb0:	mov	r2, r7
   2edb4:	mov	r0, r4
   2edb8:	mov	r1, #47	; 0x2f
   2edbc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2edc0:	ldr	r3, [r4]
   2edc4:	ldrb	r3, [r3, #69]	; 0x45
   2edc8:	cmp	r3, r5
   2edcc:	bne	2ee14 <fputs@plt+0x1dd24>
   2edd0:	mov	r1, #128	; 0x80
   2edd4:	mov	r0, r4
   2edd8:	bl	1bc28 <fputs@plt+0xab38>
   2eddc:	ldr	r2, [r4]
   2ede0:	cmp	r6, r5
   2ede4:	ldr	r0, [r4, #24]
   2ede8:	ldr	r3, [r4, #32]
   2edec:	ldrb	r1, [r2, #69]	; 0x45
   2edf0:	sub	r2, r3, #1
   2edf4:	movlt	r6, r2
   2edf8:	cmp	r1, r5
   2edfc:	str	r2, [r0, #96]	; 0x60
   2ee00:	bne	2ee4c <fputs@plt+0x1dd5c>
   2ee04:	ldr	r0, [r4, #4]
   2ee08:	add	r6, r6, r6, lsl #2
   2ee0c:	add	r0, r0, r6, lsl #2
   2ee10:	b	2ee30 <fputs@plt+0x1dd40>
   2ee14:	ldr	r0, [pc, #64]	; 2ee5c <fputs@plt+0x1dd6c>
   2ee18:	ldr	r2, [r4, #24]
   2ee1c:	ldr	r3, [r4, #32]
   2ee20:	add	r0, pc, r0
   2ee24:	add	r0, r0, #4
   2ee28:	sub	r1, r3, #1
   2ee2c:	str	r1, [r2, #96]	; 0x60
   2ee30:	str	r3, [r0, #8]
   2ee34:	add	sp, sp, #8
   2ee38:	ldrd	r4, [sp]
   2ee3c:	ldrd	r6, [sp, #8]
   2ee40:	ldr	r8, [sp, #16]
   2ee44:	add	sp, sp, #20
   2ee48:	pop	{pc}		; (ldr pc, [sp], #4)
   2ee4c:	ldr	r0, [pc, #12]	; 2ee60 <fputs@plt+0x1dd70>
   2ee50:	add	r0, pc, r0
   2ee54:	add	r0, r0, #4
   2ee58:	b	2ee30 <fputs@plt+0x1dd40>
   2ee5c:	andeq	r4, r8, r8, lsr #20
   2ee60:	strdeq	r4, [r8], -r8
   2ee64:	ldr	ip, [r0, #16]
   2ee68:	mov	r3, #1
   2ee6c:	mov	r0, r1
   2ee70:	push	{lr}		; (str lr, [sp, #-4]!)
   2ee74:	sub	sp, sp, #12
   2ee78:	mov	r1, #52	; 0x34
   2ee7c:	add	ip, ip, r2, lsl #4
   2ee80:	ldr	ip, [ip, #12]
   2ee84:	ldr	ip, [ip]
   2ee88:	add	ip, ip, r3
   2ee8c:	str	ip, [sp]
   2ee90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2ee94:	add	sp, sp, #12
   2ee98:	pop	{pc}		; (ldr pc, [sp], #4)
   2ee9c:	mov	ip, #1
   2eea0:	push	{lr}		; (str lr, [sp, #-4]!)
   2eea4:	sub	sp, sp, #12
   2eea8:	mov	r3, r2
   2eeac:	mov	r2, r1
   2eeb0:	mov	r1, #138	; 0x8a
   2eeb4:	str	ip, [sp]
   2eeb8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2eebc:	add	sp, sp, #12
   2eec0:	pop	{pc}		; (ldr pc, [sp], #4)
   2eec4:	strd	r4, [sp, #-16]!
   2eec8:	mov	r4, r0
   2eecc:	mov	r5, r1
   2eed0:	ldr	r0, [r0, #8]
   2eed4:	mov	r1, #29
   2eed8:	str	r6, [sp, #8]
   2eedc:	mov	r6, r3
   2eee0:	mov	r3, r2
   2eee4:	str	lr, [sp, #12]
   2eee8:	sub	sp, sp, #8
   2eeec:	mov	r2, r5
   2eef0:	str	r6, [sp]
   2eef4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2eef8:	mov	r2, r6
   2eefc:	mov	r1, r5
   2ef00:	mov	r0, r4
   2ef04:	add	sp, sp, #8
   2ef08:	ldrd	r4, [sp]
   2ef0c:	ldr	r6, [sp, #8]
   2ef10:	ldr	lr, [sp, #12]
   2ef14:	add	sp, sp, #16
   2ef18:	b	20560 <fputs@plt+0xf470>
   2ef1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2ef20:	mov	r5, r0
   2ef24:	ldr	r4, [r0, #8]
   2ef28:	ldr	r0, [r4, #24]
   2ef2c:	strd	r6, [sp, #8]
   2ef30:	mov	r6, r1
   2ef34:	strd	r8, [sp, #16]
   2ef38:	mov	r9, r3
   2ef3c:	mov	r8, r2
   2ef40:	strd	sl, [sp, #24]
   2ef44:	str	lr, [sp, #32]
   2ef48:	sub	sp, sp, #20
   2ef4c:	ldr	r7, [r4, #32]
   2ef50:	bl	2e338 <fputs@plt+0x1d248>
   2ef54:	ldr	r3, [sp, #64]	; 0x40
   2ef58:	str	r0, [sp, #8]
   2ef5c:	cmp	r3, #0
   2ef60:	bne	2f048 <fputs@plt+0x1df58>
   2ef64:	ldr	r3, [r5]
   2ef68:	ldrb	r3, [r3, #69]	; 0x45
   2ef6c:	cmp	r3, #0
   2ef70:	movne	r7, #0
   2ef74:	bne	2f018 <fputs@plt+0x1df28>
   2ef78:	ldr	r1, [r6, #16]
   2ef7c:	cmp	r1, #0
   2ef80:	bgt	2f038 <fputs@plt+0x1df48>
   2ef84:	ldr	r3, [sp, #56]	; 0x38
   2ef88:	ldrb	r3, [r3]
   2ef8c:	sub	r3, r3, #10
   2ef90:	cmp	r3, #3
   2ef94:	addls	pc, pc, r3, lsl #2
   2ef98:	b	2f3d8 <fputs@plt+0x1e2e8>
   2ef9c:	b	2efac <fputs@plt+0x1debc>
   2efa0:	b	2f164 <fputs@plt+0x1e074>
   2efa4:	b	2f21c <fputs@plt+0x1e12c>
   2efa8:	b	2f2f4 <fputs@plt+0x1e204>
   2efac:	ldr	r2, [sp, #56]	; 0x38
   2efb0:	mov	r0, r5
   2efb4:	mov	r3, #1
   2efb8:	ldr	r1, [r8]
   2efbc:	ldr	r2, [r2, #4]
   2efc0:	bl	2eec4 <fputs@plt+0x1ddd4>
   2efc4:	ldr	r2, [r6, #12]
   2efc8:	cmp	r2, #0
   2efcc:	bne	2f374 <fputs@plt+0x1e284>
   2efd0:	ldr	r1, [r4, #24]
   2efd4:	ldr	r3, [r4, #32]
   2efd8:	ldr	r0, [r1, #120]	; 0x78
   2efdc:	cmp	r0, #0
   2efe0:	beq	2eff4 <fputs@plt+0x1df04>
   2efe4:	ldr	r2, [sp, #8]
   2efe8:	mvn	r2, r2
   2efec:	str	r3, [r0, r2, lsl #2]
   2eff0:	ldr	r3, [r4, #32]
   2eff4:	sub	r2, r3, #1
   2eff8:	mov	ip, #0
   2effc:	mov	r0, r4
   2f000:	mov	r3, ip
   2f004:	str	r2, [r1, #96]	; 0x60
   2f008:	mov	r1, #15
   2f00c:	str	ip, [sp]
   2f010:	ldr	r2, [sp, #60]	; 0x3c
   2f014:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f018:	mov	r0, r7
   2f01c:	add	sp, sp, #20
   2f020:	ldrd	r4, [sp]
   2f024:	ldrd	r6, [sp, #8]
   2f028:	ldrd	r8, [sp, #16]
   2f02c:	ldrd	sl, [sp, #24]
   2f030:	add	sp, sp, #32
   2f034:	pop	{pc}		; (ldr pc, [sp], #4)
   2f038:	mov	r0, r4
   2f03c:	ldr	r2, [sp, #8]
   2f040:	bl	2ee9c <fputs@plt+0x1ddac>
   2f044:	b	2ef84 <fputs@plt+0x1de94>
   2f048:	mov	r2, r3
   2f04c:	mov	r0, #0
   2f050:	add	ip, r2, #1
   2f054:	mov	r3, r0
   2f058:	mov	r1, #46	; 0x2e
   2f05c:	str	r0, [sp]
   2f060:	mov	r0, r4
   2f064:	str	ip, [sp, #12]
   2f068:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f06c:	ldr	r3, [sp, #68]	; 0x44
   2f070:	mov	fp, r0
   2f074:	ldr	r2, [r8]
   2f078:	ldr	r1, [r9]
   2f07c:	cmp	r3, #0
   2f080:	beq	2f094 <fputs@plt+0x1dfa4>
   2f084:	ldr	r3, [r3]
   2f088:	ldr	r0, [sp, #68]	; 0x44
   2f08c:	add	r3, r3, #1
   2f090:	str	r3, [r0]
   2f094:	mov	r0, r4
   2f098:	str	r1, [sp]
   2f09c:	mov	r1, #42	; 0x2a
   2f0a0:	ldr	r3, [sp, #12]
   2f0a4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f0a8:	mov	sl, r0
   2f0ac:	mov	r1, r0
   2f0b0:	ldr	r2, [sp, #68]	; 0x44
   2f0b4:	add	sl, sl, #2
   2f0b8:	mvn	r3, #5
   2f0bc:	mov	r0, r4
   2f0c0:	bl	2300c <fputs@plt+0x11f1c>
   2f0c4:	mov	r2, sl
   2f0c8:	mov	r1, #43	; 0x2b
   2f0cc:	str	sl, [sp]
   2f0d0:	mov	r0, r4
   2f0d4:	ldr	r3, [sp, #8]
   2f0d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f0dc:	ldr	r1, [r4]
   2f0e0:	cmp	fp, #0
   2f0e4:	ldr	r2, [r4, #32]
   2f0e8:	ldr	r0, [r4, #24]
   2f0ec:	sub	r3, r2, #1
   2f0f0:	movlt	fp, r3
   2f0f4:	str	r3, [r0, #96]	; 0x60
   2f0f8:	ldrb	r3, [r1, #69]	; 0x45
   2f0fc:	cmp	r3, #0
   2f100:	bne	2f154 <fputs@plt+0x1e064>
   2f104:	ldr	r3, [r4, #4]
   2f108:	add	fp, fp, fp, lsl #2
   2f10c:	add	fp, r3, fp, lsl #2
   2f110:	str	r2, [fp, #8]
   2f114:	mov	r1, #30
   2f118:	mov	r0, r4
   2f11c:	ldr	ip, [r9]
   2f120:	ldr	r2, [r8]
   2f124:	ldr	r3, [sp, #12]
   2f128:	sub	ip, ip, #1
   2f12c:	str	ip, [sp]
   2f130:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f134:	mov	ip, #0
   2f138:	mov	r2, #1
   2f13c:	ldr	r3, [sp, #64]	; 0x40
   2f140:	mov	r1, #22
   2f144:	mov	r0, r4
   2f148:	str	ip, [sp]
   2f14c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f150:	b	2ef64 <fputs@plt+0x1de74>
   2f154:	ldr	fp, [pc, #684]	; 2f408 <fputs@plt+0x1e318>
   2f158:	add	fp, pc, fp
   2f15c:	add	fp, fp, #4
   2f160:	b	2f110 <fputs@plt+0x1e020>
   2f164:	ldr	r3, [r6]
   2f168:	ldr	r2, [sp, #56]	; 0x38
   2f16c:	ldr	r3, [r3, #4]
   2f170:	ldrb	r1, [r2, #1]
   2f174:	ldr	r0, [r3]
   2f178:	bl	168c0 <fputs@plt+0x57d0>
   2f17c:	ldr	r3, [sp, #56]	; 0x38
   2f180:	strb	r0, [r3, #1]
   2f184:	ldrb	r3, [r5, #19]
   2f188:	cmp	r3, #0
   2f18c:	beq	2f3c0 <fputs@plt+0x1e2d0>
   2f190:	sub	r3, r3, #1
   2f194:	uxtb	r3, r3
   2f198:	add	r2, r5, r3, lsl #2
   2f19c:	strb	r3, [r5, #19]
   2f1a0:	ldr	r9, [r2, #28]
   2f1a4:	mov	r3, #1
   2f1a8:	mov	r1, #49	; 0x31
   2f1ac:	str	r9, [sp]
   2f1b0:	mov	r0, r4
   2f1b4:	ldr	r2, [r8]
   2f1b8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f1bc:	ldr	r2, [sp, #56]	; 0x38
   2f1c0:	mov	r3, #1
   2f1c4:	mov	r1, r0
   2f1c8:	mov	r0, r4
   2f1cc:	add	r2, r2, r3
   2f1d0:	bl	2300c <fputs@plt+0x11f1c>
   2f1d4:	mov	r2, #1
   2f1d8:	mov	r0, r5
   2f1dc:	ldr	r1, [r8]
   2f1e0:	bl	20560 <fputs@plt+0xf470>
   2f1e4:	ldr	r2, [sp, #56]	; 0x38
   2f1e8:	mov	ip, #0
   2f1ec:	mov	r3, r9
   2f1f0:	mov	r1, #110	; 0x6e
   2f1f4:	mov	r0, r4
   2f1f8:	ldr	r2, [r2, #4]
   2f1fc:	str	ip, [sp]
   2f200:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f204:	cmp	r9, #0
   2f208:	beq	2efc4 <fputs@plt+0x1ded4>
   2f20c:	mov	r1, r9
   2f210:	mov	r0, r5
   2f214:	bl	1c6d0 <fputs@plt+0xb5e0>
   2f218:	b	2efc4 <fputs@plt+0x1ded4>
   2f21c:	ldrb	r3, [r5, #19]
   2f220:	cmp	r3, #0
   2f224:	beq	2f3a8 <fputs@plt+0x1e2b8>
   2f228:	sub	r2, r3, #1
   2f22c:	uxtb	r2, r2
   2f230:	add	r1, r5, r2, lsl #2
   2f234:	cmp	r2, #0
   2f238:	strb	r2, [r5, #19]
   2f23c:	ldr	fp, [r1, #28]
   2f240:	beq	2f3d0 <fputs@plt+0x1e2e0>
   2f244:	sub	r3, r3, #2
   2f248:	uxtb	r3, r3
   2f24c:	add	r2, r5, r3, lsl #2
   2f250:	strb	r3, [r5, #19]
   2f254:	ldr	sl, [r2, #28]
   2f258:	mov	r1, #49	; 0x31
   2f25c:	mov	r0, r4
   2f260:	str	fp, [sp]
   2f264:	ldr	r2, [r8]
   2f268:	ldr	r3, [r9]
   2f26c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f270:	ldr	r2, [sp, #56]	; 0x38
   2f274:	mov	ip, #0
   2f278:	mov	r3, sl
   2f27c:	mov	r1, #74	; 0x4a
   2f280:	mov	r0, r4
   2f284:	ldr	r2, [r2, #4]
   2f288:	str	ip, [sp]
   2f28c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f290:	ldr	r2, [sp, #56]	; 0x38
   2f294:	mov	r3, fp
   2f298:	mov	r1, #75	; 0x4b
   2f29c:	mov	r0, r4
   2f2a0:	str	sl, [sp]
   2f2a4:	ldr	r2, [r2, #4]
   2f2a8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f2ac:	ldr	r3, [r4]
   2f2b0:	ldrb	r3, [r3, #69]	; 0x45
   2f2b4:	cmp	r3, #0
   2f2b8:	bne	2f2c8 <fputs@plt+0x1e1d8>
   2f2bc:	mov	r1, #8
   2f2c0:	mov	r0, r4
   2f2c4:	bl	1bc28 <fputs@plt+0xab38>
   2f2c8:	cmp	sl, #0
   2f2cc:	beq	2f2dc <fputs@plt+0x1e1ec>
   2f2d0:	mov	r1, sl
   2f2d4:	mov	r0, r5
   2f2d8:	bl	1c6d0 <fputs@plt+0xb5e0>
   2f2dc:	cmp	fp, #0
   2f2e0:	beq	2efc4 <fputs@plt+0x1ded4>
   2f2e4:	mov	r1, fp
   2f2e8:	mov	r0, r5
   2f2ec:	bl	1c6d0 <fputs@plt+0xb5e0>
   2f2f0:	b	2efc4 <fputs@plt+0x1ded4>
   2f2f4:	ldr	r3, [sp, #56]	; 0x38
   2f2f8:	ldr	r2, [r3, #8]
   2f2fc:	ldr	r3, [r9]
   2f300:	cmp	r2, #0
   2f304:	bne	2f33c <fputs@plt+0x1e24c>
   2f308:	ldr	r1, [r5, #60]	; 0x3c
   2f30c:	cmp	r1, r3
   2f310:	bge	2f390 <fputs@plt+0x1e2a0>
   2f314:	ldr	r2, [r5, #76]	; 0x4c
   2f318:	add	r3, r2, r3
   2f31c:	add	r2, r2, #1
   2f320:	str	r3, [r5, #76]	; 0x4c
   2f324:	ldr	r3, [sp, #56]	; 0x38
   2f328:	ldr	r1, [sp, #56]	; 0x38
   2f32c:	str	r2, [r3, #8]
   2f330:	ldr	r3, [r9]
   2f334:	str	r3, [r1, #12]
   2f338:	ldr	r3, [r9]
   2f33c:	mov	r0, r5
   2f340:	ldr	r1, [r8]
   2f344:	bl	2eec4 <fputs@plt+0x1ddd4>
   2f348:	ldr	r3, [sp, #56]	; 0x38
   2f34c:	mov	ip, #0
   2f350:	mov	r1, #18
   2f354:	mov	r0, r4
   2f358:	ldr	r2, [r3, #4]
   2f35c:	mov	r3, ip
   2f360:	str	ip, [sp]
   2f364:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f368:	ldr	r2, [r6, #12]
   2f36c:	cmp	r2, #0
   2f370:	beq	2efd0 <fputs@plt+0x1dee0>
   2f374:	mov	r0, #0
   2f378:	mov	r1, #141	; 0x8d
   2f37c:	ldr	r3, [sp, #72]	; 0x48
   2f380:	str	r0, [sp]
   2f384:	mov	r0, r4
   2f388:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f38c:	b	2efd0 <fputs@plt+0x1dee0>
   2f390:	ldr	r2, [r5, #64]	; 0x40
   2f394:	sub	r1, r1, r3
   2f398:	str	r1, [r5, #60]	; 0x3c
   2f39c:	add	r3, r2, r3
   2f3a0:	str	r3, [r5, #64]	; 0x40
   2f3a4:	b	2f324 <fputs@plt+0x1e234>
   2f3a8:	ldr	fp, [r5, #76]	; 0x4c
   2f3ac:	add	fp, fp, #1
   2f3b0:	mov	sl, fp
   2f3b4:	add	sl, sl, #1
   2f3b8:	str	sl, [r5, #76]	; 0x4c
   2f3bc:	b	2f258 <fputs@plt+0x1e168>
   2f3c0:	ldr	r9, [r5, #76]	; 0x4c
   2f3c4:	add	r9, r9, #1
   2f3c8:	str	r9, [r5, #76]	; 0x4c
   2f3cc:	b	2f1a4 <fputs@plt+0x1e0b4>
   2f3d0:	ldr	sl, [r5, #76]	; 0x4c
   2f3d4:	b	2f3b4 <fputs@plt+0x1e2c4>
   2f3d8:	mov	r2, #0
   2f3dc:	mov	r1, #33	; 0x21
   2f3e0:	ldr	r3, [r9]
   2f3e4:	mov	r0, r4
   2f3e8:	str	r2, [sp]
   2f3ec:	ldr	r2, [r8]
   2f3f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f3f4:	mov	r0, r5
   2f3f8:	ldr	r1, [r8]
   2f3fc:	ldr	r2, [r9]
   2f400:	bl	20560 <fputs@plt+0xf470>
   2f404:	b	2efc4 <fputs@plt+0x1ded4>
   2f408:	strdeq	r4, [r8], -r0
   2f40c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   2f410:	mov	r4, r0
   2f414:	ldr	r5, [r0, #8]
   2f418:	strd	r6, [sp, #8]
   2f41c:	mov	r6, r1
   2f420:	strd	r8, [sp, #16]
   2f424:	mov	r8, r3
   2f428:	str	lr, [sp, #24]
   2f42c:	sub	sp, sp, #12
   2f430:	ldrb	r3, [r0, #19]
   2f434:	ldr	r7, [sp, #40]	; 0x28
   2f438:	cmp	r3, #0
   2f43c:	beq	2f4e4 <fputs@plt+0x1e3f4>
   2f440:	sub	r3, r3, #1
   2f444:	uxtb	r3, r3
   2f448:	add	r1, r0, r3, lsl #2
   2f44c:	strb	r3, [r0, #19]
   2f450:	ldr	r9, [r1, #28]
   2f454:	mov	r3, r2
   2f458:	mov	r1, #69	; 0x45
   2f45c:	stm	sp, {r7, r8}
   2f460:	mov	r2, r6
   2f464:	mov	r0, r5
   2f468:	bl	2e5f0 <fputs@plt+0x1d500>
   2f46c:	mov	r3, r8
   2f470:	mov	r2, r7
   2f474:	str	r9, [sp]
   2f478:	mov	r1, #49	; 0x31
   2f47c:	mov	r0, r5
   2f480:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f484:	mov	ip, #0
   2f488:	mov	r2, r6
   2f48c:	mov	r0, r5
   2f490:	mov	r3, r9
   2f494:	mov	r1, #110	; 0x6e
   2f498:	str	ip, [sp]
   2f49c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f4a0:	cmp	r9, #0
   2f4a4:	beq	2f4cc <fputs@plt+0x1e3dc>
   2f4a8:	mov	r1, r9
   2f4ac:	mov	r0, r4
   2f4b0:	add	sp, sp, #12
   2f4b4:	ldrd	r4, [sp]
   2f4b8:	ldrd	r6, [sp, #8]
   2f4bc:	ldrd	r8, [sp, #16]
   2f4c0:	ldr	lr, [sp, #24]
   2f4c4:	add	sp, sp, #28
   2f4c8:	b	1c6d0 <fputs@plt+0xb5e0>
   2f4cc:	add	sp, sp, #12
   2f4d0:	ldrd	r4, [sp]
   2f4d4:	ldrd	r6, [sp, #8]
   2f4d8:	ldrd	r8, [sp, #16]
   2f4dc:	add	sp, sp, #24
   2f4e0:	pop	{pc}		; (ldr pc, [sp], #4)
   2f4e4:	ldr	r9, [r0, #76]	; 0x4c
   2f4e8:	add	r9, r9, #1
   2f4ec:	str	r9, [r0, #76]	; 0x4c
   2f4f0:	b	2f454 <fputs@plt+0x1e364>
   2f4f4:	ldr	r3, [r0]
   2f4f8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2f4fc:	ldr	r2, [r0, #4]
   2f500:	ldr	r4, [r3, #8]
   2f504:	strd	r6, [sp, #8]
   2f508:	strd	r8, [sp, #16]
   2f50c:	strd	sl, [sp, #24]
   2f510:	mov	sl, r0
   2f514:	mov	r0, r3
   2f518:	str	lr, [sp, #32]
   2f51c:	sub	sp, sp, #36	; 0x24
   2f520:	strd	r2, [sp, #20]
   2f524:	ldr	r2, [r3]
   2f528:	str	r2, [sp, #12]
   2f52c:	bl	204c4 <fputs@plt+0xf3d4>
   2f530:	ldrb	r5, [sl, #43]	; 0x2b
   2f534:	subs	r8, r5, #1
   2f538:	bcc	2fccc <fputs@plt+0x1ebdc>
   2f53c:	ldr	r2, [pc, #1956]	; 2fce8 <fputs@plt+0x1ebf8>
   2f540:	add	r5, r5, r5, lsl #2
   2f544:	str	sl, [sp, #16]
   2f548:	ldr	fp, [pc, #1948]	; 2fcec <fputs@plt+0x1ebfc>
   2f54c:	add	r5, sl, r5, lsl #4
   2f550:	ldr	r3, [pc, #1944]	; 2fcf0 <fputs@plt+0x1ec00>
   2f554:	add	r2, pc, r2
   2f558:	add	fp, pc, fp
   2f55c:	str	r2, [sp, #28]
   2f560:	add	fp, fp, #4
   2f564:	ldr	r2, [r4, #24]
   2f568:	add	r3, pc, r3
   2f56c:	mov	sl, r3
   2f570:	b	2f5ec <fputs@plt+0x1e4fc>
   2f574:	ldr	r3, [r5, #696]	; 0x2b8
   2f578:	cmp	r3, #0
   2f57c:	beq	2f5cc <fputs@plt+0x1e4dc>
   2f580:	ldr	r1, [r4]
   2f584:	subs	r2, r3, #1
   2f588:	ldrmi	r2, [r4, #32]
   2f58c:	ldrb	r1, [r1, #69]	; 0x45
   2f590:	submi	r2, r2, #1
   2f594:	cmp	r1, #0
   2f598:	bne	2f8c8 <fputs@plt+0x1e7d8>
   2f59c:	ldr	r1, [r4, #4]
   2f5a0:	add	r2, r2, r2, lsl #2
   2f5a4:	add	r2, r1, r2, lsl #2
   2f5a8:	ldr	r1, [r2, #4]
   2f5ac:	mov	ip, #0
   2f5b0:	mov	r0, r4
   2f5b4:	ldr	r2, [r5, #692]	; 0x2b4
   2f5b8:	str	ip, [sp]
   2f5bc:	cmp	r1, ip
   2f5c0:	movne	r1, #141	; 0x8d
   2f5c4:	moveq	r1, #142	; 0x8e
   2f5c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f5cc:	ldr	r2, [r5, #656]	; 0x290
   2f5d0:	cmp	r2, #0
   2f5d4:	bne	2f718 <fputs@plt+0x1e628>
   2f5d8:	sub	r8, r8, #1
   2f5dc:	sub	r5, r5, #80	; 0x50
   2f5e0:	ldr	r2, [r4, #24]
   2f5e4:	cmn	r8, #1
   2f5e8:	beq	2f7b8 <fputs@plt+0x1e6c8>
   2f5ec:	ldr	r3, [r2, #120]	; 0x78
   2f5f0:	ldr	r1, [r4, #32]
   2f5f4:	ldr	r9, [r5, #720]	; 0x2d0
   2f5f8:	cmp	r3, #0
   2f5fc:	beq	2f610 <fputs@plt+0x1e520>
   2f600:	ldr	r0, [r5, #680]	; 0x2a8
   2f604:	mvn	r0, r0
   2f608:	str	r1, [r3, r0, lsl #2]
   2f60c:	ldr	r1, [r4, #32]
   2f610:	sub	r0, r1, #1
   2f614:	ldrb	r1, [r5, #701]	; 0x2bd
   2f618:	str	r0, [r2, #96]	; 0x60
   2f61c:	cmp	r1, #160	; 0xa0
   2f620:	beq	2f660 <fputs@plt+0x1e570>
   2f624:	ldrb	ip, [r5, #702]	; 0x2be
   2f628:	mov	r0, r4
   2f62c:	ldr	r2, [r5, #704]	; 0x2c0
   2f630:	ldr	r3, [r5, #708]	; 0x2c4
   2f634:	str	ip, [sp]
   2f638:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f63c:	ldr	r3, [r4]
   2f640:	ldrb	r3, [r3, #69]	; 0x45
   2f644:	cmp	r3, #0
   2f648:	bne	2f658 <fputs@plt+0x1e568>
   2f64c:	ldrb	r1, [r5, #703]	; 0x2bf
   2f650:	mov	r0, r4
   2f654:	bl	1bc28 <fputs@plt+0xab38>
   2f658:	ldr	r2, [r4, #24]
   2f65c:	ldr	r3, [r2, #120]	; 0x78
   2f660:	ldr	r0, [r9, #36]	; 0x24
   2f664:	ldr	r1, [r4, #32]
   2f668:	tst	r0, #2048	; 0x800
   2f66c:	beq	2f67c <fputs@plt+0x1e58c>
   2f670:	ldr	r7, [r5, #712]	; 0x2c8
   2f674:	cmp	r7, #0
   2f678:	bgt	2f8d8 <fputs@plt+0x1e7e8>
   2f67c:	cmp	r3, #0
   2f680:	beq	2f694 <fputs@plt+0x1e5a4>
   2f684:	ldr	r0, [r5, #668]	; 0x29c
   2f688:	mvn	r0, r0
   2f68c:	str	r1, [r3, r0, lsl #2]
   2f690:	ldr	r1, [r4, #32]
   2f694:	sub	r1, r1, #1
   2f698:	ldr	r3, [r5, #676]	; 0x2a4
   2f69c:	str	r1, [r2, #96]	; 0x60
   2f6a0:	cmp	r3, #0
   2f6a4:	beq	2f574 <fputs@plt+0x1e484>
   2f6a8:	mov	r0, #0
   2f6ac:	mov	r1, #13
   2f6b0:	mov	r2, r0
   2f6b4:	str	r0, [sp]
   2f6b8:	mov	r0, r4
   2f6bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f6c0:	ldr	r2, [r5, #676]	; 0x2a4
   2f6c4:	ldr	lr, [r4, #24]
   2f6c8:	ldr	r1, [r4, #32]
   2f6cc:	cmp	r2, #0
   2f6d0:	sub	r0, r1, #1
   2f6d4:	blt	2f9d0 <fputs@plt+0x1e8e0>
   2f6d8:	ldr	ip, [r4]
   2f6dc:	sub	r3, r2, #2
   2f6e0:	ldrb	ip, [ip, #69]	; 0x45
   2f6e4:	cmp	ip, #0
   2f6e8:	bne	2fae8 <fputs@plt+0x1e9f8>
   2f6ec:	ldr	ip, [r4, #4]
   2f6f0:	add	r2, r2, r2, lsl #2
   2f6f4:	cmp	r3, #0
   2f6f8:	add	r2, ip, r2, lsl #2
   2f6fc:	str	r1, [r2, #8]
   2f700:	str	r0, [lr, #96]	; 0x60
   2f704:	blt	2fc0c <fputs@plt+0x1eb1c>
   2f708:	add	r3, r3, r3, lsl #2
   2f70c:	add	r3, ip, r3, lsl #2
   2f710:	str	r1, [r3, #8]
   2f714:	b	2f574 <fputs@plt+0x1e484>
   2f718:	mov	r0, #0
   2f71c:	mov	r1, #138	; 0x8a
   2f720:	mov	r3, r0
   2f724:	str	r0, [sp]
   2f728:	mov	r0, r4
   2f72c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f730:	ldr	r3, [r9, #36]	; 0x24
   2f734:	mov	r6, r0
   2f738:	ands	ip, r3, #64	; 0x40
   2f73c:	beq	2faa0 <fputs@plt+0x1e9b0>
   2f740:	tst	r3, #512	; 0x200
   2f744:	bne	2fa80 <fputs@plt+0x1e990>
   2f748:	ldrb	r2, [r5, #701]	; 0x2bd
   2f74c:	ldr	r3, [r5, #684]	; 0x2ac
   2f750:	cmp	r2, #15
   2f754:	beq	2f9fc <fputs@plt+0x1e90c>
   2f758:	mov	r0, #0
   2f75c:	mov	r1, #13
   2f760:	mov	r2, r0
   2f764:	str	r0, [sp]
   2f768:	mov	r0, r4
   2f76c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f770:	ldr	r0, [r4]
   2f774:	cmp	r6, #0
   2f778:	ldr	r1, [r4, #32]
   2f77c:	ldr	r2, [r4, #24]
   2f780:	sub	r3, r1, #1
   2f784:	movlt	r6, r3
   2f788:	str	r3, [r2, #96]	; 0x60
   2f78c:	ldrb	r3, [r0, #69]	; 0x45
   2f790:	cmp	r3, #0
   2f794:	bne	2f9c0 <fputs@plt+0x1e8d0>
   2f798:	ldr	r3, [r4, #4]
   2f79c:	add	r6, r6, r6, lsl #2
   2f7a0:	add	r6, r3, r6, lsl #2
   2f7a4:	sub	r8, r8, #1
   2f7a8:	sub	r5, r5, #80	; 0x50
   2f7ac:	str	r1, [r6, #8]
   2f7b0:	cmn	r8, #1
   2f7b4:	bne	2f5ec <fputs@plt+0x1e4fc>
   2f7b8:	ldr	sl, [sp, #16]
   2f7bc:	ldr	r0, [r2, #120]	; 0x78
   2f7c0:	ldr	r3, [r4, #32]
   2f7c4:	cmp	r0, #0
   2f7c8:	beq	2f7dc <fputs@plt+0x1e6ec>
   2f7cc:	ldr	r1, [sl, #52]	; 0x34
   2f7d0:	mvn	r1, r1
   2f7d4:	str	r3, [r0, r1, lsl #2]
   2f7d8:	ldr	r3, [r4, #32]
   2f7dc:	sub	r3, r3, #1
   2f7e0:	add	r5, sl, #736	; 0x2e0
   2f7e4:	str	r3, [r2, #96]	; 0x60
   2f7e8:	ldrb	r3, [sl, #43]	; 0x2b
   2f7ec:	cmp	r3, #0
   2f7f0:	beq	2fa4c <fputs@plt+0x1e95c>
   2f7f4:	ldr	r3, [pc, #1272]	; 2fcf4 <fputs@plt+0x1ec04>
   2f7f8:	mov	r6, #0
   2f7fc:	str	r4, [sp, #16]
   2f800:	ldr	fp, [sp, #20]
   2f804:	add	r3, pc, r3
   2f808:	add	r3, r3, #4
   2f80c:	str	r3, [sp, #28]
   2f810:	b	2f860 <fputs@plt+0x1e770>
   2f814:	ldr	r0, [r8, #28]
   2f818:	cmp	r0, #0
   2f81c:	beq	2f84c <fputs@plt+0x1e75c>
   2f820:	ldrb	r3, [sl, #40]	; 0x28
   2f824:	cmp	r3, #0
   2f828:	beq	2f83c <fputs@plt+0x1e74c>
   2f82c:	ldr	r3, [r0, #12]
   2f830:	ldrb	r3, [r3, #42]	; 0x2a
   2f834:	tst	r3, #32
   2f838:	beq	2f84c <fputs@plt+0x1e75c>
   2f83c:	ldr	r3, [sp, #12]
   2f840:	ldrb	r3, [r3, #69]	; 0x45
   2f844:	cmp	r3, #0
   2f848:	beq	2fafc <fputs@plt+0x1ea0c>
   2f84c:	ldrb	r3, [sl, #43]	; 0x2b
   2f850:	add	r6, r6, #1
   2f854:	add	r5, r5, #80	; 0x50
   2f858:	cmp	r3, r6
   2f85c:	ble	2fa4c <fputs@plt+0x1e95c>
   2f860:	ldrb	r2, [r5, #44]	; 0x2c
   2f864:	ldr	r8, [r5, #64]	; 0x40
   2f868:	lsl	r1, r2, #3
   2f86c:	add	r3, r1, r2
   2f870:	add	r3, fp, r3, lsl #3
   2f874:	ldrb	r0, [r3, #45]	; 0x2d
   2f878:	ldr	r4, [r3, #24]
   2f87c:	tst	r0, #16
   2f880:	beq	2f894 <fputs@plt+0x1e7a4>
   2f884:	ldr	r0, [sp, #12]
   2f888:	ldrb	ip, [r0, #69]	; 0x45
   2f88c:	cmp	ip, #0
   2f890:	beq	2facc <fputs@plt+0x1e9dc>
   2f894:	ldrb	r3, [r4, #42]	; 0x2a
   2f898:	ldr	r7, [r8, #36]	; 0x24
   2f89c:	tst	r3, #2
   2f8a0:	bne	2f8b0 <fputs@plt+0x1e7c0>
   2f8a4:	ldr	r3, [r4, #12]
   2f8a8:	cmp	r3, #0
   2f8ac:	beq	2fa18 <fputs@plt+0x1e928>
   2f8b0:	tst	r7, #576	; 0x240
   2f8b4:	bne	2f814 <fputs@plt+0x1e724>
   2f8b8:	tst	r7, #8192	; 0x2000
   2f8bc:	beq	2f84c <fputs@plt+0x1e75c>
   2f8c0:	ldr	r0, [r5, #56]	; 0x38
   2f8c4:	b	2f818 <fputs@plt+0x1e728>
   2f8c8:	ldr	r2, [pc, #1064]	; 2fcf8 <fputs@plt+0x1ec08>
   2f8cc:	add	r2, pc, r2
   2f8d0:	add	r2, r2, #4
   2f8d4:	b	2f5a8 <fputs@plt+0x1e4b8>
   2f8d8:	cmp	r3, #0
   2f8dc:	beq	2fc14 <fputs@plt+0x1eb24>
   2f8e0:	ldr	r0, [r5, #672]	; 0x2a0
   2f8e4:	mvn	r0, r0
   2f8e8:	str	r1, [r3, r0, lsl #2]
   2f8ec:	ldr	r7, [r5, #712]	; 0x2c8
   2f8f0:	ldr	r1, [r4, #32]
   2f8f4:	ldr	r6, [r5, #716]	; 0x2cc
   2f8f8:	add	r0, r7, r7, lsl #1
   2f8fc:	cmp	r7, #0
   2f900:	lsl	r0, r0, #2
   2f904:	sub	ip, r1, #1
   2f908:	sub	r0, r0, #12
   2f90c:	str	ip, [r2, #96]	; 0x60
   2f910:	add	r6, r6, r0
   2f914:	ble	2fcc4 <fputs@plt+0x1ebd4>
   2f918:	ldr	r3, [r4]
   2f91c:	sub	r6, r6, #12
   2f920:	ldrb	r0, [r3, #69]	; 0x45
   2f924:	b	2f92c <fputs@plt+0x1e83c>
   2f928:	sub	ip, r1, #1
   2f92c:	ldr	r3, [r6, #16]
   2f930:	sub	r6, r6, #12
   2f934:	str	ip, [r2, #96]	; 0x60
   2f938:	adds	r2, r3, #1
   2f93c:	movmi	r2, ip
   2f940:	cmp	r0, #0
   2f944:	ldreq	r0, [r4, #4]
   2f948:	addeq	r2, r2, r2, lsl #2
   2f94c:	movne	r2, fp
   2f950:	mov	ip, #0
   2f954:	addeq	r2, r0, r2, lsl #2
   2f958:	mov	r0, r4
   2f95c:	str	r1, [r2, #8]
   2f960:	ldrb	r1, [r6, #32]
   2f964:	ldr	r2, [r6, #24]
   2f968:	str	ip, [sp]
   2f96c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2f970:	ldr	r0, [r4]
   2f974:	ldr	r1, [r4, #32]
   2f978:	ldr	r2, [r4, #24]
   2f97c:	ldr	r3, [r6, #28]
   2f980:	sub	ip, r1, #1
   2f984:	str	ip, [r2, #96]	; 0x60
   2f988:	ldrb	r0, [r0, #69]	; 0x45
   2f98c:	subs	r3, r3, #1
   2f990:	movmi	r3, ip
   2f994:	cmp	r0, #0
   2f998:	ldreq	ip, [r4, #4]
   2f99c:	addeq	r3, r3, r3, lsl #2
   2f9a0:	addne	r3, sl, #4
   2f9a4:	addeq	r3, ip, r3, lsl #2
   2f9a8:	subs	r7, r7, #1
   2f9ac:	str	r1, [r3, #8]
   2f9b0:	ldr	r1, [r4, #32]
   2f9b4:	bne	2f928 <fputs@plt+0x1e838>
   2f9b8:	ldr	r3, [r2, #120]	; 0x78
   2f9bc:	b	2f67c <fputs@plt+0x1e58c>
   2f9c0:	ldr	r6, [pc, #820]	; 2fcfc <fputs@plt+0x1ec0c>
   2f9c4:	add	r6, pc, r6
   2f9c8:	add	r6, r6, #4
   2f9cc:	b	2f7a4 <fputs@plt+0x1e6b4>
   2f9d0:	ldr	r3, [r4]
   2f9d4:	ldrb	r3, [r3, #69]	; 0x45
   2f9d8:	cmp	r3, #0
   2f9dc:	beq	2fbf8 <fputs@plt+0x1eb08>
   2f9e0:	ldr	r3, [sp, #28]
   2f9e4:	str	r0, [lr, #96]	; 0x60
   2f9e8:	str	r1, [r3, #12]
   2f9ec:	ldr	r3, [pc, #780]	; 2fd00 <fputs@plt+0x1ec10>
   2f9f0:	add	r3, pc, r3
   2f9f4:	add	r3, r3, #4
   2f9f8:	b	2f710 <fputs@plt+0x1e620>
   2f9fc:	mov	ip, #0
   2fa00:	mov	r1, #14
   2fa04:	ldr	r2, [r5, #704]	; 0x2c0
   2fa08:	mov	r0, r4
   2fa0c:	str	ip, [sp]
   2fa10:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fa14:	b	2f770 <fputs@plt+0x1e680>
   2fa18:	ldrh	r3, [sl, #36]	; 0x24
   2fa1c:	tst	r3, #16
   2fa20:	bne	2f8b0 <fputs@plt+0x1e7c0>
   2fa24:	ldrb	r3, [sl, #40]	; 0x28
   2fa28:	cmp	r3, #0
   2fa2c:	bne	2fa38 <fputs@plt+0x1e948>
   2fa30:	ands	ip, r7, #64	; 0x40
   2fa34:	beq	2fca0 <fputs@plt+0x1ebb0>
   2fa38:	and	r7, r7, #17152	; 0x4300
   2fa3c:	cmp	r7, #512	; 0x200
   2fa40:	beq	2fc34 <fputs@plt+0x1eb44>
   2fa44:	ldr	r7, [r8, #36]	; 0x24
   2fa48:	b	2f8b0 <fputs@plt+0x1e7c0>
   2fa4c:	ldr	r0, [sp, #12]
   2fa50:	mov	r1, sl
   2fa54:	ldr	r2, [sp, #24]
   2fa58:	ldr	r3, [sl, #56]	; 0x38
   2fa5c:	str	r3, [r2, #428]	; 0x1ac
   2fa60:	add	sp, sp, #36	; 0x24
   2fa64:	ldrd	r4, [sp]
   2fa68:	ldrd	r6, [sp, #8]
   2fa6c:	ldrd	r8, [sp, #16]
   2fa70:	ldrd	sl, [sp, #24]
   2fa74:	ldr	lr, [sp, #32]
   2fa78:	add	sp, sp, #36	; 0x24
   2fa7c:	b	226e4 <fputs@plt+0x115f4>
   2fa80:	mov	ip, #0
   2fa84:	mov	r1, #104	; 0x68
   2fa88:	ldr	r2, [r5, #664]	; 0x298
   2fa8c:	mov	r3, ip
   2fa90:	mov	r0, r4
   2fa94:	str	ip, [sp]
   2fa98:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fa9c:	b	2f748 <fputs@plt+0x1e658>
   2faa0:	ldr	r3, [sp, #20]
   2faa4:	add	r0, r8, r8, lsl #3
   2faa8:	mov	r1, #104	; 0x68
   2faac:	add	r2, r3, #52	; 0x34
   2fab0:	mov	r3, ip
   2fab4:	ldr	r2, [r2, r0, lsl #3]
   2fab8:	mov	r0, r4
   2fabc:	str	ip, [sp]
   2fac0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fac4:	ldr	r3, [r9, #36]	; 0x24
   2fac8:	b	2f740 <fputs@plt+0x1e650>
   2facc:	ldr	r0, [sp, #16]
   2fad0:	ldr	r3, [r3, #40]	; 0x28
   2fad4:	str	ip, [sp]
   2fad8:	ldr	r2, [r5, #4]
   2fadc:	ldr	r1, [r5, #32]
   2fae0:	bl	17488 <fputs@plt+0x6398>
   2fae4:	b	2f84c <fputs@plt+0x1e75c>
   2fae8:	ldr	r3, [pc, #532]	; 2fd04 <fputs@plt+0x1ec14>
   2faec:	str	r0, [lr, #96]	; 0x60
   2faf0:	add	r3, pc, r3
   2faf4:	str	r1, [r3, #12]
   2faf8:	b	2f9ec <fputs@plt+0x1e8fc>
   2fafc:	ldr	r3, [sp, #16]
   2fb00:	ldr	ip, [sp, #16]
   2fb04:	ldr	r2, [r5, #32]
   2fb08:	ldr	lr, [r3, #32]
   2fb0c:	ldr	r3, [ip]
   2fb10:	cmp	r2, #0
   2fb14:	movge	r1, r2
   2fb18:	sublt	r1, lr, #1
   2fb1c:	ldrb	r3, [r3, #69]	; 0x45
   2fb20:	cmp	r3, #0
   2fb24:	ldreq	r3, [ip, #4]
   2fb28:	addeq	r1, r1, r1, lsl #2
   2fb2c:	ldrne	r3, [sp, #28]
   2fb30:	addeq	r3, r3, r1, lsl #2
   2fb34:	cmp	r2, lr
   2fb38:	bge	2f84c <fputs@plt+0x1e75c>
   2fb3c:	add	r3, r3, #20
   2fb40:	str	r4, [sp, #20]
   2fb44:	ldr	r8, [r5, #4]
   2fb48:	b	2fb74 <fputs@plt+0x1ea84>
   2fb4c:	cmp	r1, #103	; 0x67
   2fb50:	bne	2fb64 <fputs@plt+0x1ea74>
   2fb54:	ldr	r1, [r5, #8]
   2fb58:	mov	ip, #113	; 0x71
   2fb5c:	strb	ip, [r3, #-20]	; 0xffffffec
   2fb60:	str	r1, [r3, #-16]
   2fb64:	add	r2, r2, #1
   2fb68:	add	r3, r3, #20
   2fb6c:	cmp	r2, lr
   2fb70:	beq	2f84c <fputs@plt+0x1e75c>
   2fb74:	ldr	r1, [r3, #-16]
   2fb78:	cmp	r1, r8
   2fb7c:	bne	2fb64 <fputs@plt+0x1ea74>
   2fb80:	ldrb	r1, [r3, #-20]	; 0xffffffec
   2fb84:	cmp	r1, #47	; 0x2f
   2fb88:	bne	2fb4c <fputs@plt+0x1ea5c>
   2fb8c:	ldr	r1, [sp, #20]
   2fb90:	ldr	r7, [r3, #-12]
   2fb94:	ldrb	r1, [r1, #42]	; 0x2a
   2fb98:	tst	r1, #32
   2fb9c:	sxtheq	r7, r7
   2fba0:	bne	2fc60 <fputs@plt+0x1eb70>
   2fba4:	ldrh	r9, [r0, #52]	; 0x34
   2fba8:	ldr	ip, [r0, #4]
   2fbac:	cmp	r9, #0
   2fbb0:	beq	2fb64 <fputs@plt+0x1ea74>
   2fbb4:	ldrsh	r1, [ip]
   2fbb8:	cmp	r1, r7
   2fbbc:	movne	r1, #0
   2fbc0:	beq	2fcd4 <fputs@plt+0x1ebe4>
   2fbc4:	add	r1, r1, #1
   2fbc8:	cmp	r1, r9
   2fbcc:	beq	2fb64 <fputs@plt+0x1ea74>
   2fbd0:	ldrsh	r4, [ip, #2]!
   2fbd4:	cmp	r4, r7
   2fbd8:	bne	2fbc4 <fputs@plt+0x1ead4>
   2fbdc:	sxth	r1, r1
   2fbe0:	cmp	r1, #0
   2fbe4:	blt	2fb64 <fputs@plt+0x1ea74>
   2fbe8:	str	r1, [r3, #-12]
   2fbec:	ldr	r1, [r5, #8]
   2fbf0:	str	r1, [r3, #-16]
   2fbf4:	b	2fb64 <fputs@plt+0x1ea74>
   2fbf8:	ldr	ip, [r4, #4]
   2fbfc:	add	r3, r0, r0, lsl #2
   2fc00:	add	r3, ip, r3, lsl #2
   2fc04:	str	r1, [r3, #8]
   2fc08:	str	r0, [lr, #96]	; 0x60
   2fc0c:	mov	r3, r0
   2fc10:	b	2f708 <fputs@plt+0x1e618>
   2fc14:	add	r3, r7, r7, lsl #1
   2fc18:	ldr	r6, [r5, #716]	; 0x2cc
   2fc1c:	sub	ip, r1, #1
   2fc20:	lsl	r3, r3, #2
   2fc24:	str	ip, [r2, #96]	; 0x60
   2fc28:	sub	r3, r3, #12
   2fc2c:	add	r6, r6, r3
   2fc30:	b	2f918 <fputs@plt+0x1e828>
   2fc34:	ldr	r2, [r5, #8]
   2fc38:	ldr	r3, [sl, #64]	; 0x40
   2fc3c:	cmp	r2, r3
   2fc40:	beq	2fa44 <fputs@plt+0x1e954>
   2fc44:	mov	r0, #0
   2fc48:	mov	r1, #61	; 0x3d
   2fc4c:	mov	r3, r0
   2fc50:	str	r0, [sp]
   2fc54:	ldr	r0, [sp, #16]
   2fc58:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fc5c:	b	2fa44 <fputs@plt+0x1e954>
   2fc60:	ldr	r1, [sp, #20]
   2fc64:	ldr	r1, [r1, #8]
   2fc68:	cmp	r1, #0
   2fc6c:	bne	2fc80 <fputs@plt+0x1eb90>
   2fc70:	b	2fcdc <fputs@plt+0x1ebec>
   2fc74:	ldr	r1, [r1, #20]
   2fc78:	cmp	r1, #0
   2fc7c:	beq	2fcdc <fputs@plt+0x1ebec>
   2fc80:	ldrb	ip, [r1, #55]	; 0x37
   2fc84:	and	ip, ip, #3
   2fc88:	cmp	ip, #2
   2fc8c:	bne	2fc74 <fputs@plt+0x1eb84>
   2fc90:	ldr	r1, [r1, #4]
   2fc94:	lsl	r7, r7, #1
   2fc98:	ldrsh	r7, [r1, r7]
   2fc9c:	b	2fba4 <fputs@plt+0x1eab4>
   2fca0:	add	r2, r1, r2
   2fca4:	mov	r3, ip
   2fca8:	ldr	r0, [sp, #16]
   2fcac:	add	r2, fp, r2, lsl #3
   2fcb0:	mov	r1, #61	; 0x3d
   2fcb4:	ldr	r2, [r2, #52]	; 0x34
   2fcb8:	str	ip, [sp]
   2fcbc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fcc0:	b	2fa38 <fputs@plt+0x1e948>
   2fcc4:	ldr	r1, [r4, #32]
   2fcc8:	b	2f684 <fputs@plt+0x1e594>
   2fccc:	ldr	r2, [r4, #24]
   2fcd0:	b	2f7bc <fputs@plt+0x1e6cc>
   2fcd4:	mov	r1, #0
   2fcd8:	b	2fbe8 <fputs@plt+0x1eaf8>
   2fcdc:	mov	r3, #0
   2fce0:	ldr	r3, [r3, #4]
   2fce4:	udf	#0
   2fce8:	strdeq	r4, [r8], -r4	; <UNPREDICTABLE>
   2fcec:	strdeq	r4, [r8], -r0
   2fcf0:	andeq	r4, r8, r0, ror #5
   2fcf4:	andeq	r4, r8, r4, asr #32
   2fcf8:	andeq	r3, r8, ip, ror pc
   2fcfc:	andeq	r3, r8, r4, lsl #29
   2fd00:	andeq	r3, r8, r8, asr lr
   2fd04:	andeq	r3, r8, r8, asr sp
   2fd08:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2fd0c:	ldr	r5, [r0, #8]
   2fd10:	strd	r6, [sp, #8]
   2fd14:	mov	r6, r3
   2fd18:	strd	r8, [sp, #16]
   2fd1c:	strd	sl, [sp, #24]
   2fd20:	mov	fp, r1
   2fd24:	str	lr, [sp, #32]
   2fd28:	sub	sp, sp, #36	; 0x24
   2fd2c:	ldr	r1, [sp, #72]	; 0x48
   2fd30:	cmp	r5, #0
   2fd34:	str	r0, [sp, #8]
   2fd38:	ldr	r3, [sp, #80]	; 0x50
   2fd3c:	ldr	r7, [sp, #76]	; 0x4c
   2fd40:	str	r1, [sp, #16]
   2fd44:	str	r2, [sp, #20]
   2fd48:	str	r3, [sp, #28]
   2fd4c:	ldr	r3, [sp, #84]	; 0x54
   2fd50:	str	r3, [sp, #24]
   2fd54:	ldr	r3, [sp, #88]	; 0x58
   2fd58:	str	r3, [sp, #12]
   2fd5c:	beq	2ff98 <fputs@plt+0x1eea8>
   2fd60:	ldr	r4, [fp, #8]
   2fd64:	cmp	r4, #0
   2fd68:	beq	2ffac <fputs@plt+0x1eebc>
   2fd6c:	ldr	r3, [sp, #12]
   2fd70:	mov	r8, #0
   2fd74:	sub	r7, r7, #4
   2fd78:	mov	r9, r8
   2fd7c:	mov	r2, r8
   2fd80:	cmp	r3, #0
   2fd84:	moveq	sl, r8
   2fd88:	movne	sl, #16
   2fd8c:	orr	r3, sl, #1
   2fd90:	mov	r8, r3
   2fd94:	ldr	r3, [r7, #4]!
   2fd98:	cmp	r3, #0
   2fd9c:	beq	2fe24 <fputs@plt+0x1ed34>
   2fda0:	ldr	ip, [r4, #36]	; 0x24
   2fda4:	mov	r2, r3
   2fda8:	mov	r0, r5
   2fdac:	mov	r1, #76	; 0x4c
   2fdb0:	cmp	ip, #0
   2fdb4:	beq	2fdcc <fputs@plt+0x1ecdc>
   2fdb8:	ldr	r3, [r5, #32]
   2fdbc:	str	r9, [sp]
   2fdc0:	add	r3, r3, #2
   2fdc4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fdc8:	ldr	r3, [r7]
   2fdcc:	mov	r1, #110	; 0x6e
   2fdd0:	mov	r2, r6
   2fdd4:	str	r9, [sp]
   2fdd8:	mov	r0, r5
   2fddc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fde0:	ldrb	r3, [r4, #55]	; 0x37
   2fde4:	mov	r1, sl
   2fde8:	and	r3, r3, #3
   2fdec:	cmp	r3, #2
   2fdf0:	bne	2fe04 <fputs@plt+0x1ed14>
   2fdf4:	ldrb	r3, [fp, #42]	; 0x2a
   2fdf8:	tst	r3, #32
   2fdfc:	moveq	r1, sl
   2fe00:	movne	r1, r8
   2fe04:	ldr	r3, [r5]
   2fe08:	mov	r2, #1
   2fe0c:	mov	r0, r5
   2fe10:	ldrb	r3, [r3, #69]	; 0x45
   2fe14:	cmp	r3, #0
   2fe18:	bne	2fe24 <fputs@plt+0x1ed34>
   2fe1c:	bl	1bc28 <fputs@plt+0xab38>
   2fe20:	mov	r2, #1
   2fe24:	ldr	r4, [r4, #20]
   2fe28:	add	r6, r6, #1
   2fe2c:	cmp	r4, #0
   2fe30:	bne	2fd94 <fputs@plt+0x1eca4>
   2fe34:	mov	r8, r2
   2fe38:	ldrb	r4, [fp, #42]	; 0x2a
   2fe3c:	ands	r4, r4, #32
   2fe40:	bne	2ff40 <fputs@plt+0x1ee50>
   2fe44:	ldr	r3, [sp, #8]
   2fe48:	ldr	r2, [sp, #16]
   2fe4c:	ldrb	r3, [r3, #19]
   2fe50:	add	r7, r2, #1
   2fe54:	cmp	r3, #0
   2fe58:	beq	2ff5c <fputs@plt+0x1ee6c>
   2fe5c:	ldr	r1, [sp, #8]
   2fe60:	sub	r3, r3, #1
   2fe64:	uxtb	r3, r3
   2fe68:	add	r2, r1, r3, lsl #2
   2fe6c:	strb	r3, [r1, #19]
   2fe70:	ldr	r6, [r2, #28]
   2fe74:	mov	r2, r7
   2fe78:	mov	r1, #49	; 0x31
   2fe7c:	str	r6, [sp]
   2fe80:	mov	r0, r5
   2fe84:	ldrsh	r3, [fp, #34]	; 0x22
   2fe88:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fe8c:	cmp	r8, #0
   2fe90:	beq	2ff70 <fputs@plt+0x1ee80>
   2fe94:	mov	r1, r7
   2fe98:	ldr	r7, [sp, #8]
   2fe9c:	ldrsh	r2, [fp, #34]	; 0x22
   2fea0:	mov	r0, r7
   2fea4:	bl	20560 <fputs@plt+0xf470>
   2fea8:	ldrb	r3, [r7, #18]
   2feac:	cmp	r3, #0
   2feb0:	bne	2fec4 <fputs@plt+0x1edd4>
   2feb4:	ldr	r3, [sp, #28]
   2feb8:	cmp	r3, #0
   2febc:	movne	r4, #5
   2fec0:	moveq	r4, #3
   2fec4:	ldr	r1, [sp, #16]
   2fec8:	mov	r0, r5
   2fecc:	ldr	r3, [sp, #24]
   2fed0:	ldr	r2, [sp, #20]
   2fed4:	str	r1, [sp]
   2fed8:	mov	r1, #75	; 0x4b
   2fedc:	cmp	r3, #0
   2fee0:	ldr	r3, [sp, #12]
   2fee4:	orrne	r4, r4, #8
   2fee8:	cmp	r3, #0
   2feec:	mov	r3, r6
   2fef0:	orrne	r4, r4, #16
   2fef4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   2fef8:	ldr	r3, [sp, #8]
   2fefc:	ldrb	r3, [r3, #18]
   2ff00:	cmp	r3, #0
   2ff04:	beq	2ff84 <fputs@plt+0x1ee94>
   2ff08:	ldr	r3, [r5]
   2ff0c:	ldrb	r3, [r3, #69]	; 0x45
   2ff10:	cmp	r3, #0
   2ff14:	bne	2ff40 <fputs@plt+0x1ee50>
   2ff18:	mov	r1, r4
   2ff1c:	mov	r0, r5
   2ff20:	add	sp, sp, #36	; 0x24
   2ff24:	ldrd	r4, [sp]
   2ff28:	ldrd	r6, [sp, #8]
   2ff2c:	ldrd	r8, [sp, #16]
   2ff30:	ldrd	sl, [sp, #24]
   2ff34:	ldr	lr, [sp, #32]
   2ff38:	add	sp, sp, #36	; 0x24
   2ff3c:	b	1bc28 <fputs@plt+0xab38>
   2ff40:	add	sp, sp, #36	; 0x24
   2ff44:	ldrd	r4, [sp]
   2ff48:	ldrd	r6, [sp, #8]
   2ff4c:	ldrd	r8, [sp, #16]
   2ff50:	ldrd	sl, [sp, #24]
   2ff54:	add	sp, sp, #32
   2ff58:	pop	{pc}		; (ldr pc, [sp], #4)
   2ff5c:	ldr	r3, [sp, #8]
   2ff60:	ldr	r6, [r3, #76]	; 0x4c
   2ff64:	add	r6, r6, #1
   2ff68:	str	r6, [r3, #76]	; 0x4c
   2ff6c:	b	2fe74 <fputs@plt+0x1ed84>
   2ff70:	mov	r2, r8
   2ff74:	mov	r1, fp
   2ff78:	mov	r0, r5
   2ff7c:	bl	2e77c <fputs@plt+0x1d68c>
   2ff80:	b	2fe94 <fputs@plt+0x1eda4>
   2ff84:	mvn	r1, #0
   2ff88:	mov	r0, r5
   2ff8c:	ldr	r2, [fp]
   2ff90:	bl	2300c <fputs@plt+0x11f1c>
   2ff94:	b	2ff08 <fputs@plt+0x1ee18>
   2ff98:	bl	2e580 <fputs@plt+0x1d490>
   2ff9c:	ldr	r4, [fp, #8]
   2ffa0:	mov	r5, r0
   2ffa4:	cmp	r4, #0
   2ffa8:	bne	2fd6c <fputs@plt+0x1ec7c>
   2ffac:	mov	r8, r4
   2ffb0:	b	2fe38 <fputs@plt+0x1ed48>
   2ffb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2ffb8:	mov	r4, r0
   2ffbc:	ldr	r0, [r0]
   2ffc0:	strd	r6, [sp, #8]
   2ffc4:	mov	r6, r3
   2ffc8:	mov	r3, #0
   2ffcc:	str	r8, [sp, #16]
   2ffd0:	mov	r8, r2
   2ffd4:	mov	r2, #8
   2ffd8:	str	lr, [sp, #20]
   2ffdc:	sub	sp, sp, #8
   2ffe0:	mov	r7, r1
   2ffe4:	bl	22e00 <fputs@plt+0x11d10>
   2ffe8:	subs	r5, r0, #0
   2ffec:	beq	2fffc <fputs@plt+0x1ef0c>
   2fff0:	ldrd	r2, [r6]
   2fff4:	str	r2, [r5]
   2fff8:	str	r3, [r5, #4]
   2fffc:	mov	r0, #0
   30000:	mov	r3, r8
   30004:	mov	r1, r7
   30008:	mov	r2, r0
   3000c:	str	r0, [sp]
   30010:	mov	r0, r4
   30014:	bl	2e4e0 <fputs@plt+0x1d3f0>
   30018:	ldr	r3, [sp, #32]
   3001c:	mov	r6, r0
   30020:	mov	r1, r0
   30024:	mov	r2, r5
   30028:	mov	r0, r4
   3002c:	bl	2300c <fputs@plt+0x11f1c>
   30030:	mov	r0, r6
   30034:	add	sp, sp, #8
   30038:	ldrd	r4, [sp]
   3003c:	ldrd	r6, [sp, #8]
   30040:	ldr	r8, [sp, #16]
   30044:	add	sp, sp, #20
   30048:	pop	{pc}		; (ldr pc, [sp], #4)
   3004c:	mvn	ip, #12
   30050:	strd	r4, [sp, #-12]!
   30054:	mov	r4, r0
   30058:	str	lr, [sp, #8]
   3005c:	sub	sp, sp, #28
   30060:	mov	r5, r1
   30064:	mov	r1, #23
   30068:	str	ip, [sp]
   3006c:	strd	r2, [sp, #8]
   30070:	add	r3, sp, #8
   30074:	mov	r2, #1
   30078:	bl	2ffb4 <fputs@plt+0x1eec4>
   3007c:	mov	r0, r4
   30080:	add	r2, sp, #20
   30084:	str	r5, [sp, #20]
   30088:	mov	r1, #1
   3008c:	bl	2d800 <fputs@plt+0x1c710>
   30090:	mov	ip, #0
   30094:	mov	r3, #1
   30098:	mov	r0, r4
   3009c:	mov	r2, r3
   300a0:	mov	r1, #33	; 0x21
   300a4:	str	ip, [sp]
   300a8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   300ac:	add	sp, sp, #28
   300b0:	ldrd	r4, [sp]
   300b4:	add	sp, sp, #8
   300b8:	pop	{pc}		; (ldr pc, [sp], #4)
   300bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   300c0:	mov	r5, r1
   300c4:	strd	r6, [sp, #8]
   300c8:	mov	r6, r0
   300cc:	mov	r0, r1
   300d0:	str	r8, [sp, #16]
   300d4:	mov	r7, r3
   300d8:	mov	r8, r2
   300dc:	str	lr, [sp, #20]
   300e0:	sub	sp, sp, #16
   300e4:	bl	10f34 <strlen@plt>
   300e8:	add	r4, sp, #8
   300ec:	bic	r2, r0, #-1073741824	; 0xc0000000
   300f0:	mov	r1, r4
   300f4:	mov	r0, r5
   300f8:	mov	r3, #1
   300fc:	bl	13868 <fputs@plt+0x2778>
   30100:	cmp	r8, #0
   30104:	beq	30114 <fputs@plt+0x1f024>
   30108:	vldr	d7, [sp, #8]
   3010c:	vneg.f64	d7, d7
   30110:	vstr	d7, [sp, #8]
   30114:	mvn	ip, #11
   30118:	mov	r3, r4
   3011c:	mov	r2, r7
   30120:	mov	r0, r6
   30124:	mov	r1, #133	; 0x85
   30128:	str	ip, [sp]
   3012c:	bl	2ffb4 <fputs@plt+0x1eec4>
   30130:	add	sp, sp, #16
   30134:	ldrd	r4, [sp]
   30138:	ldrd	r6, [sp, #8]
   3013c:	ldr	r8, [sp, #16]
   30140:	add	sp, sp, #20
   30144:	pop	{pc}		; (ldr pc, [sp], #4)
   30148:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3014c:	mov	r4, r1
   30150:	mov	r5, r0
   30154:	ldr	r1, [r0, #24]
   30158:	ldr	r3, [r1, #88]	; 0x58
   3015c:	strd	r6, [sp, #8]
   30160:	mov	r6, r2
   30164:	ldr	r7, [r0, #32]
   30168:	str	r8, [sp, #16]
   3016c:	str	lr, [sp, #20]
   30170:	add	r8, r7, r4
   30174:	cmp	r8, r3
   30178:	bgt	30214 <fputs@plt+0x1f124>
   3017c:	ldr	r3, [r5, #4]
   30180:	add	r2, r6, #4
   30184:	add	r0, r7, r7, lsl #2
   30188:	add	r1, r2, r4, lsl #2
   3018c:	mov	r4, #0
   30190:	ldr	r6, [pc, #156]	; 30234 <fputs@plt+0x1f144>
   30194:	add	r0, r3, r0, lsl #2
   30198:	add	r6, pc, r6
   3019c:	add	r3, r0, #20
   301a0:	ldrb	ip, [r2, #-4]
   301a4:	add	r2, r2, #4
   301a8:	add	r3, r3, #20
   301ac:	strb	ip, [r3, #-40]	; 0xffffffd8
   301b0:	add	ip, r6, ip
   301b4:	ldrsb	lr, [r2, #-7]
   301b8:	ldrb	ip, [ip, #628]	; 0x274
   301bc:	str	lr, [r3, #-36]	; 0xffffffdc
   301c0:	ldrsb	lr, [r2, #-6]
   301c4:	cmp	lr, #0
   301c8:	movle	ip, #0
   301cc:	andgt	ip, ip, #1
   301d0:	str	lr, [r3, #-32]	; 0xffffffe0
   301d4:	cmp	ip, #0
   301d8:	addne	lr, lr, r7
   301dc:	strne	lr, [r3, #-32]	; 0xffffffe0
   301e0:	ldrsb	ip, [r2, #-5]
   301e4:	cmp	r1, r2
   301e8:	strb	r4, [r3, #-39]	; 0xffffffd9
   301ec:	strb	r4, [r3, #-37]	; 0xffffffdb
   301f0:	str	ip, [r3, #-28]	; 0xffffffe4
   301f4:	str	r4, [r3, #-24]	; 0xffffffe8
   301f8:	bne	301a0 <fputs@plt+0x1f0b0>
   301fc:	str	r8, [r5, #32]
   30200:	ldrd	r4, [sp]
   30204:	ldrd	r6, [sp, #8]
   30208:	ldr	r8, [sp, #16]
   3020c:	add	sp, sp, #20
   30210:	pop	{pc}		; (ldr pc, [sp], #4)
   30214:	add	r0, r0, #4
   30218:	bl	2e3a0 <fputs@plt+0x1d2b0>
   3021c:	cmp	r0, #0
   30220:	movne	r0, #0
   30224:	bne	30200 <fputs@plt+0x1f110>
   30228:	ldr	r7, [r5, #32]
   3022c:	add	r8, r4, r7
   30230:	b	3017c <fputs@plt+0x1f08c>
   30234:	andeq	r5, r6, r0, asr r9
   30238:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3023c:	mov	r5, r2
   30240:	mov	r4, r1
   30244:	ldr	r2, [r1]
   30248:	ldr	r1, [r5]
   3024c:	strd	r6, [sp, #8]
   30250:	mov	r6, r3
   30254:	mov	r7, r0
   30258:	str	r8, [sp, #16]
   3025c:	add	r2, r2, #2
   30260:	str	lr, [sp, #20]
   30264:	lsl	r2, r2, #2
   30268:	asr	r3, r2, #31
   3026c:	bl	2c064 <fputs@plt+0x1af74>
   30270:	cmp	r0, #0
   30274:	beq	302ac <fputs@plt+0x1f1bc>
   30278:	ldr	r3, [r4]
   3027c:	mov	r1, #0
   30280:	ldr	r8, [sp, #16]
   30284:	add	r2, r0, r3, lsl #2
   30288:	add	ip, r3, #1
   3028c:	str	ip, [r4]
   30290:	str	r6, [r0, r3, lsl #2]
   30294:	ldrd	r6, [sp, #8]
   30298:	str	r1, [r2, #4]
   3029c:	str	r0, [r5]
   302a0:	ldrd	r4, [sp]
   302a4:	add	sp, sp, #20
   302a8:	pop	{pc}		; (ldr pc, [sp], #4)
   302ac:	mov	r1, r6
   302b0:	mov	r0, r7
   302b4:	ldrd	r4, [sp]
   302b8:	ldrd	r6, [sp, #8]
   302bc:	ldr	r8, [sp, #16]
   302c0:	ldr	lr, [sp, #20]
   302c4:	add	sp, sp, #24
   302c8:	b	19bf4 <fputs@plt+0x8b04>
   302cc:	ldr	r1, [r0, #516]	; 0x204
   302d0:	cmp	r1, #0
   302d4:	bxeq	lr
   302d8:	strd	r4, [sp, #-16]!
   302dc:	ldr	r4, [r0, #488]	; 0x1e8
   302e0:	str	r6, [sp, #8]
   302e4:	str	lr, [sp, #12]
   302e8:	cmp	r4, #0
   302ec:	beq	30328 <fputs@plt+0x1f238>
   302f0:	ldr	r5, [r0]
   302f4:	ldr	r2, [r0, #520]	; 0x208
   302f8:	mov	r0, r5
   302fc:	asr	r3, r2, #31
   30300:	bl	22ec8 <fputs@plt+0x11dd8>
   30304:	mov	r3, r0
   30308:	add	r2, r4, #52	; 0x34
   3030c:	ldr	r6, [sp, #8]
   30310:	mov	r0, r5
   30314:	add	r1, r4, #48	; 0x30
   30318:	ldrd	r4, [sp]
   3031c:	ldr	lr, [sp, #12]
   30320:	add	sp, sp, #16
   30324:	b	30238 <fputs@plt+0x1f148>
   30328:	ldrd	r4, [sp]
   3032c:	ldr	r6, [sp, #8]
   30330:	add	sp, sp, #12
   30334:	pop	{pc}		; (ldr pc, [sp], #4)
   30338:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3033c:	mov	r5, r3
   30340:	ldr	r4, [r1]
   30344:	ldr	r3, [r1, #4]
   30348:	strd	r6, [sp, #8]
   3034c:	mov	r7, r1
   30350:	mov	r6, r2
   30354:	strd	r8, [sp, #16]
   30358:	add	r9, r4, r2
   3035c:	strd	sl, [sp, #24]
   30360:	str	lr, [sp, #32]
   30364:	sub	sp, sp, #12
   30368:	cmp	r9, r3
   3036c:	bhi	3042c <fputs@plt+0x1f33c>
   30370:	lsl	r3, r6, #3
   30374:	sub	sl, r4, #1
   30378:	cmp	sl, r5
   3037c:	str	r3, [sp, #4]
   30380:	blt	303bc <fputs@plt+0x1f2cc>
   30384:	add	r4, r4, r4, lsl #3
   30388:	add	r8, r3, r6
   3038c:	sub	fp, r5, #1
   30390:	lsl	r8, r8, #3
   30394:	add	r4, r7, r4, lsl #3
   30398:	sub	r8, r8, #64	; 0x40
   3039c:	sub	r1, r4, #64	; 0x40
   303a0:	add	r0, r4, r8
   303a4:	sub	sl, sl, #1
   303a8:	mov	r2, #72	; 0x48
   303ac:	bl	10f58 <memcpy@plt>
   303b0:	cmp	sl, fp
   303b4:	sub	r4, r4, #72	; 0x48
   303b8:	bne	3039c <fputs@plt+0x1f2ac>
   303bc:	ldr	r2, [sp, #4]
   303c0:	add	r3, r5, r5, lsl #3
   303c4:	mov	r1, #0
   303c8:	str	r9, [r7]
   303cc:	lsl	r4, r3, #3
   303d0:	add	r0, r4, #8
   303d4:	add	r2, r2, r6
   303d8:	add	r0, r7, r0
   303dc:	lsl	r2, r2, #3
   303e0:	add	r6, r6, r5
   303e4:	bl	10ebc <memset@plt>
   303e8:	cmp	r5, r6
   303ec:	addlt	r3, r7, r4
   303f0:	mvnlt	r2, #0
   303f4:	bge	3040c <fputs@plt+0x1f31c>
   303f8:	add	r5, r5, #1
   303fc:	add	r3, r3, #72	; 0x48
   30400:	str	r2, [r3, #-20]	; 0xffffffec
   30404:	cmp	r5, r6
   30408:	bne	303f8 <fputs@plt+0x1f308>
   3040c:	mov	r0, r7
   30410:	add	sp, sp, #12
   30414:	ldrd	r4, [sp]
   30418:	ldrd	r6, [sp, #8]
   3041c:	ldrd	r8, [sp, #16]
   30420:	ldrd	sl, [sp, #24]
   30424:	add	sp, sp, #32
   30428:	pop	{pc}		; (ldr pc, [sp], #4)
   3042c:	sub	r9, r9, #1
   30430:	mov	r3, #0
   30434:	add	r9, r9, r9, lsl #3
   30438:	mov	sl, r0
   3043c:	lsl	r2, r9, #3
   30440:	add	r2, r2, #80	; 0x50
   30444:	bl	2c064 <fputs@plt+0x1af74>
   30448:	subs	r8, r0, #0
   3044c:	beq	3040c <fputs@plt+0x1f31c>
   30450:	cmp	sl, #0
   30454:	beq	3047c <fputs@plt+0x1f38c>
   30458:	ldr	r3, [sl, #288]	; 0x120
   3045c:	cmp	r3, r8
   30460:	bhi	3047c <fputs@plt+0x1f38c>
   30464:	ldr	r3, [sl, #292]	; 0x124
   30468:	cmp	r3, r8
   3046c:	bls	3047c <fputs@plt+0x1f38c>
   30470:	add	sl, sl, #260	; 0x104
   30474:	ldrh	r0, [sl]
   30478:	b	30490 <fputs@plt+0x1f3a0>
   3047c:	ldr	r3, [pc, #56]	; 304bc <fputs@plt+0x1f3cc>
   30480:	mov	r0, r8
   30484:	add	r3, pc, r3
   30488:	ldr	r3, [r3, #52]	; 0x34
   3048c:	blx	r3
   30490:	sub	r3, r0, #80	; 0x50
   30494:	movw	r2, #36409	; 0x8e39
   30498:	movt	r2, #14563	; 0x38e3
   3049c:	ldr	r4, [r8]
   304a0:	mov	r7, r8
   304a4:	umull	r2, r3, r2, r3
   304a8:	lsr	r3, r3, #4
   304ac:	add	r9, r6, r4
   304b0:	add	r3, r3, #1
   304b4:	str	r3, [r8, #4]
   304b8:	b	30370 <fputs@plt+0x1f280>
   304bc:	strdeq	lr, [r7], -r4
   304c0:	cmp	r1, #0
   304c4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   304c8:	strd	r6, [sp, #8]
   304cc:	mov	r7, r3
   304d0:	mov	r6, r0
   304d4:	str	r8, [sp, #16]
   304d8:	mov	r8, r2
   304dc:	str	lr, [sp, #20]
   304e0:	beq	30568 <fputs@plt+0x1f478>
   304e4:	ldr	r3, [r1]
   304e8:	mov	r2, #1
   304ec:	mov	r0, r6
   304f0:	bl	30338 <fputs@plt+0x1f248>
   304f4:	ldrb	r3, [r6, #69]	; 0x45
   304f8:	mov	r5, r0
   304fc:	cmp	r3, #0
   30500:	bne	30594 <fputs@plt+0x1f4a4>
   30504:	ldr	r4, [r0]
   30508:	cmp	r7, #0
   3050c:	sub	r4, r4, #1
   30510:	beq	30528 <fputs@plt+0x1f438>
   30514:	ldr	r3, [r7]
   30518:	cmp	r3, #0
   3051c:	movne	r3, r8
   30520:	movne	r8, r7
   30524:	mov	r7, r3
   30528:	add	r4, r4, r4, lsl #3
   3052c:	mov	r1, r8
   30530:	mov	r0, r6
   30534:	bl	230c8 <fputs@plt+0x11fd8>
   30538:	add	r4, r5, r4, lsl #3
   3053c:	mov	r1, r7
   30540:	str	r0, [r4, #16]
   30544:	mov	r0, r6
   30548:	bl	230c8 <fputs@plt+0x11fd8>
   3054c:	str	r0, [r4, #12]
   30550:	mov	r0, r5
   30554:	ldrd	r4, [sp]
   30558:	ldrd	r6, [sp, #8]
   3055c:	ldr	r8, [sp, #16]
   30560:	add	sp, sp, #20
   30564:	pop	{pc}		; (ldr pc, [sp], #4)
   30568:	mov	r2, #80	; 0x50
   3056c:	mov	r3, #0
   30570:	bl	22e00 <fputs@plt+0x11d10>
   30574:	subs	r1, r0, #0
   30578:	beq	305a8 <fputs@plt+0x1f4b8>
   3057c:	mov	r2, #0
   30580:	mov	r0, #1
   30584:	mov	r3, r2
   30588:	str	r2, [r1]
   3058c:	str	r0, [r1, #4]
   30590:	b	304e8 <fputs@plt+0x1f3f8>
   30594:	mov	r1, r0
   30598:	mov	r0, r6
   3059c:	bl	2203c <fputs@plt+0x10f4c>
   305a0:	mov	r5, #0
   305a4:	b	30550 <fputs@plt+0x1f460>
   305a8:	mov	r5, r1
   305ac:	b	30550 <fputs@plt+0x1f460>
   305b0:	mov	r3, #0
   305b4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   305b8:	strd	r6, [sp, #8]
   305bc:	mov	r7, r1
   305c0:	mov	r1, r3
   305c4:	str	r8, [sp, #16]
   305c8:	mov	r8, r2
   305cc:	mov	r2, r3
   305d0:	mov	r6, r0
   305d4:	str	lr, [sp, #20]
   305d8:	bl	304c0 <fputs@plt+0x1f3d0>
   305dc:	subs	r5, r0, #0
   305e0:	beq	3063c <fputs@plt+0x1f54c>
   305e4:	mov	r0, r6
   305e8:	ldr	r1, [r8]
   305ec:	ldr	r4, [r5]
   305f0:	bl	24d24 <fputs@plt+0x13c34>
   305f4:	ldr	r3, [r7]
   305f8:	sub	r4, r4, #1
   305fc:	add	r4, r4, r4, lsl #3
   30600:	ldr	r1, [r3, #20]
   30604:	add	r4, r5, r4, lsl #3
   30608:	str	r0, [r4, #16]
   3060c:	cmp	r1, #0
   30610:	beq	3063c <fputs@plt+0x1f54c>
   30614:	mov	r0, r6
   30618:	bl	1cac4 <fputs@plt+0xb9d4>
   3061c:	cmp	r0, #1
   30620:	mov	r2, r0
   30624:	movle	r3, #0
   30628:	movgt	r3, #1
   3062c:	cmp	r0, #0
   30630:	moveq	r3, #1
   30634:	cmp	r3, #0
   30638:	bne	30654 <fputs@plt+0x1f564>
   3063c:	mov	r0, r5
   30640:	ldrd	r4, [sp]
   30644:	ldrd	r6, [sp, #8]
   30648:	ldr	r8, [sp, #16]
   3064c:	add	sp, sp, #20
   30650:	pop	{pc}		; (ldr pc, [sp], #4)
   30654:	ldr	r4, [r5]
   30658:	mov	r0, r6
   3065c:	ldr	r3, [r6, #16]
   30660:	sub	r4, r4, #1
   30664:	add	r4, r4, r4, lsl #3
   30668:	ldr	r1, [r3, r2, lsl #4]
   3066c:	add	r4, r5, r4, lsl #3
   30670:	bl	24d24 <fputs@plt+0x13c34>
   30674:	str	r0, [r4, #12]
   30678:	b	3063c <fputs@plt+0x1f54c>
   3067c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   30680:	mov	r5, r3
   30684:	ldr	r4, [r3]
   30688:	strd	r6, [sp, #8]
   3068c:	mov	r7, r2
   30690:	str	r8, [sp, #16]
   30694:	mov	r8, r1
   30698:	str	lr, [sp, #20]
   3069c:	sub	r3, r4, #1
   306a0:	tst	r3, r4
   306a4:	bne	30704 <fputs@plt+0x1f614>
   306a8:	cmp	r4, #0
   306ac:	moveq	r2, r7
   306b0:	mulne	r2, r2, r4
   306b4:	lslne	r2, r2, #1
   306b8:	asr	r3, r2, #31
   306bc:	bl	2c064 <fputs@plt+0x1af74>
   306c0:	subs	r6, r0, #0
   306c4:	beq	3070c <fputs@plt+0x1f61c>
   306c8:	mov	r2, r7
   306cc:	mla	r0, r7, r4, r6
   306d0:	mov	r1, #0
   306d4:	bl	10ebc <memset@plt>
   306d8:	ldr	r3, [sp, #24]
   306dc:	str	r4, [r3]
   306e0:	ldr	r3, [r5]
   306e4:	add	r3, r3, #1
   306e8:	str	r3, [r5]
   306ec:	mov	r0, r6
   306f0:	ldrd	r4, [sp]
   306f4:	ldrd	r6, [sp, #8]
   306f8:	ldr	r8, [sp, #16]
   306fc:	add	sp, sp, #20
   30700:	pop	{pc}		; (ldr pc, [sp], #4)
   30704:	mov	r6, r1
   30708:	b	306c8 <fputs@plt+0x1f5d8>
   3070c:	ldr	r2, [sp, #24]
   30710:	mvn	r3, #0
   30714:	mov	r6, r8
   30718:	str	r3, [r2]
   3071c:	b	306ec <fputs@plt+0x1f5fc>
   30720:	ldr	r2, [r0, #24]
   30724:	strd	r4, [sp, #-28]!	; 0xffffffe4
   30728:	mov	r4, r1
   3072c:	ldr	r5, [r2, #12]
   30730:	strd	r6, [sp, #8]
   30734:	strd	r8, [sp, #16]
   30738:	str	lr, [sp, #24]
   3073c:	sub	sp, sp, #20
   30740:	ldrb	r3, [r1]
   30744:	ldr	r6, [r2]
   30748:	cmp	r3, #153	; 0x99
   3074c:	beq	3077c <fputs@plt+0x1f68c>
   30750:	cmp	r3, #154	; 0x9a
   30754:	beq	30870 <fputs@plt+0x1f780>
   30758:	cmp	r3, #152	; 0x98
   3075c:	beq	30870 <fputs@plt+0x1f780>
   30760:	mov	r0, #0
   30764:	add	sp, sp, #20
   30768:	ldrd	r4, [sp]
   3076c:	ldrd	r6, [sp, #8]
   30770:	ldrd	r8, [sp, #16]
   30774:	add	sp, sp, #24
   30778:	pop	{pc}		; (ldr pc, [sp], #4)
   3077c:	ldrh	r3, [r2, #28]
   30780:	ands	r3, r3, #8
   30784:	bne	30760 <fputs@plt+0x1f670>
   30788:	ldrb	r2, [r1, #38]	; 0x26
   3078c:	ldr	r1, [r0, #16]
   30790:	cmp	r1, r2
   30794:	bne	30760 <fputs@plt+0x1f670>
   30798:	ldrd	r8, [r5, #40]	; 0x28
   3079c:	cmp	r9, #0
   307a0:	ble	307d4 <fputs@plt+0x1f6e4>
   307a4:	mov	r7, r3
   307a8:	ldr	r3, [r8, r7, lsl #4]
   307ac:	mvn	r2, #0
   307b0:	mov	r1, r4
   307b4:	subs	r0, r3, #0
   307b8:	beq	307c8 <fputs@plt+0x1f6d8>
   307bc:	bl	1f60c <fputs@plt+0xe51c>
   307c0:	cmp	r0, #0
   307c4:	beq	30860 <fputs@plt+0x1f770>
   307c8:	add	r7, r7, #1
   307cc:	cmp	r7, r9
   307d0:	bne	307a8 <fputs@plt+0x1f6b8>
   307d4:	ldr	r0, [r6]
   307d8:	add	ip, sp, #12
   307dc:	mov	r1, r8
   307e0:	add	r3, r5, #44	; 0x2c
   307e4:	mov	r2, #16
   307e8:	ldrb	r8, [r0, #66]	; 0x42
   307ec:	str	ip, [sp]
   307f0:	bl	3067c <fputs@plt+0x1f58c>
   307f4:	ldr	r7, [sp, #12]
   307f8:	str	r0, [r5, #40]	; 0x28
   307fc:	cmp	r7, #0
   30800:	blt	30860 <fputs@plt+0x1f770>
   30804:	ldr	r3, [r6, #76]	; 0x4c
   30808:	add	r9, r0, r7, lsl #4
   3080c:	mov	ip, #0
   30810:	ldr	r1, [r4, #8]
   30814:	ldr	r2, [r4, #20]
   30818:	add	r3, r3, #1
   3081c:	str	r4, [r0, r7, lsl #4]
   30820:	ldr	r0, [r6]
   30824:	str	r3, [r6, #76]	; 0x4c
   30828:	str	r3, [r9, #8]
   3082c:	mov	r3, r8
   30830:	cmp	r2, #0
   30834:	ldrne	r2, [r2]
   30838:	str	ip, [sp]
   3083c:	bl	24344 <fputs@plt+0x13254>
   30840:	ldr	r3, [r4, #4]
   30844:	str	r0, [r9, #4]
   30848:	tst	r3, #16
   3084c:	ldrne	r3, [r6, #72]	; 0x48
   30850:	mvneq	r3, #0
   30854:	addne	r2, r3, #1
   30858:	strne	r2, [r6, #72]	; 0x48
   3085c:	str	r3, [r9, #12]
   30860:	mov	r0, #1
   30864:	strh	r7, [r4, #34]	; 0x22
   30868:	str	r5, [r4, #40]	; 0x28
   3086c:	b	30764 <fputs@plt+0x1f674>
   30870:	ldr	r2, [r2, #4]
   30874:	cmp	r2, #0
   30878:	beq	308c0 <fputs@plt+0x1f7d0>
   3087c:	mov	r3, r2
   30880:	ldr	ip, [r3], #8
   30884:	cmp	ip, #0
   30888:	ble	308c0 <fputs@plt+0x1f7d0>
   3088c:	ldr	r0, [r4, #28]
   30890:	ldr	r2, [r2, #52]	; 0x34
   30894:	cmp	r2, r0
   30898:	beq	308c8 <fputs@plt+0x1f7d8>
   3089c:	mov	r2, #0
   308a0:	b	308b0 <fputs@plt+0x1f7c0>
   308a4:	ldr	r1, [r3, #44]	; 0x2c
   308a8:	cmp	r1, r0
   308ac:	beq	308c8 <fputs@plt+0x1f7d8>
   308b0:	add	r2, r2, #1
   308b4:	add	r3, r3, #72	; 0x48
   308b8:	cmp	r2, ip
   308bc:	bne	308a4 <fputs@plt+0x1f7b4>
   308c0:	mov	r0, #1
   308c4:	b	30764 <fputs@plt+0x1f674>
   308c8:	ldr	r1, [r5, #28]
   308cc:	ldr	lr, [r5, #32]
   308d0:	cmp	lr, #0
   308d4:	ble	30928 <fputs@plt+0x1f838>
   308d8:	mov	r3, r1
   308dc:	mov	r2, #0
   308e0:	b	308f4 <fputs@plt+0x1f804>
   308e4:	add	r2, r2, #1
   308e8:	add	r3, r3, #24
   308ec:	cmp	r2, lr
   308f0:	beq	30928 <fputs@plt+0x1f838>
   308f4:	ldr	ip, [r3, #4]
   308f8:	cmp	ip, r0
   308fc:	bne	308e4 <fputs@plt+0x1f7f4>
   30900:	ldrsh	ip, [r4, #32]
   30904:	ldr	r7, [r3, #8]
   30908:	cmp	r7, ip
   3090c:	bne	308e4 <fputs@plt+0x1f7f4>
   30910:	mvn	r3, #101	; 0x65
   30914:	mov	r0, #1
   30918:	strb	r3, [r4]
   3091c:	strh	r2, [r4, #34]	; 0x22
   30920:	str	r5, [r4, #40]	; 0x28
   30924:	b	30764 <fputs@plt+0x1f674>
   30928:	add	ip, sp, #12
   3092c:	mov	r2, #24
   30930:	ldr	r0, [r6]
   30934:	add	r3, r5, #32
   30938:	str	ip, [sp]
   3093c:	bl	3067c <fputs@plt+0x1f58c>
   30940:	ldr	r2, [sp, #12]
   30944:	str	r0, [r5, #28]
   30948:	cmp	r2, #0
   3094c:	blt	30910 <fputs@plt+0x1f820>
   30950:	add	r3, r2, r2, lsl #1
   30954:	ldr	r9, [r4, #44]	; 0x2c
   30958:	mvn	lr, #0
   3095c:	lsl	r3, r3, #3
   30960:	ldr	r1, [r6, #76]	; 0x4c
   30964:	ldr	ip, [r5, #24]
   30968:	add	r7, r0, r3
   3096c:	ldrsh	r8, [r4, #32]
   30970:	str	r9, [r0, r3]
   30974:	add	r1, r1, #1
   30978:	ldr	r9, [r4, #28]
   3097c:	cmp	ip, #0
   30980:	str	r9, [r7, #4]
   30984:	str	r8, [r7, #8]
   30988:	str	r1, [r6, #76]	; 0x4c
   3098c:	str	lr, [r7, #12]
   30990:	str	r1, [r7, #16]
   30994:	str	r4, [r7, #20]
   30998:	beq	309f8 <fputs@plt+0x1f908>
   3099c:	ldr	lr, [ip]
   309a0:	ldr	r3, [ip, #4]
   309a4:	cmp	lr, #0
   309a8:	ble	309f8 <fputs@plt+0x1f908>
   309ac:	add	r3, r3, #20
   309b0:	mov	r1, #0
   309b4:	b	309c4 <fputs@plt+0x1f8d4>
   309b8:	add	r1, r1, #1
   309bc:	cmp	lr, r1
   309c0:	beq	309f8 <fputs@plt+0x1f908>
   309c4:	ldr	r0, [r3, #-20]	; 0xffffffec
   309c8:	add	r3, r3, #20
   309cc:	ldrb	ip, [r0]
   309d0:	cmp	ip, #152	; 0x98
   309d4:	bne	309b8 <fputs@plt+0x1f8c8>
   309d8:	ldr	ip, [r0, #28]
   309dc:	cmp	r9, ip
   309e0:	bne	309b8 <fputs@plt+0x1f8c8>
   309e4:	ldrsh	r0, [r0, #32]
   309e8:	cmp	r0, r8
   309ec:	bne	309b8 <fputs@plt+0x1f8c8>
   309f0:	str	r1, [r7, #12]
   309f4:	b	30910 <fputs@plt+0x1f820>
   309f8:	ldr	r3, [r5, #12]
   309fc:	add	r1, r3, #1
   30a00:	str	r1, [r5, #12]
   30a04:	str	r3, [r7, #12]
   30a08:	b	30910 <fputs@plt+0x1f820>
   30a0c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   30a10:	subs	r4, r1, #0
   30a14:	mov	r5, r0
   30a18:	strd	r6, [sp, #8]
   30a1c:	str	r8, [sp, #16]
   30a20:	mov	r8, r2
   30a24:	str	lr, [sp, #20]
   30a28:	sub	sp, sp, #16
   30a2c:	beq	30a8c <fputs@plt+0x1f99c>
   30a30:	add	ip, sp, #12
   30a34:	mov	r3, r4
   30a38:	mov	r2, #8
   30a3c:	mov	r0, r5
   30a40:	ldr	r1, [r3], #4
   30a44:	str	ip, [sp]
   30a48:	bl	3067c <fputs@plt+0x1f58c>
   30a4c:	ldr	r7, [sp, #12]
   30a50:	mov	r6, r0
   30a54:	str	r0, [r4]
   30a58:	cmp	r7, #0
   30a5c:	blt	30aa4 <fputs@plt+0x1f9b4>
   30a60:	mov	r1, r8
   30a64:	mov	r0, r5
   30a68:	bl	230c8 <fputs@plt+0x11fd8>
   30a6c:	str	r0, [r6, r7, lsl #3]
   30a70:	mov	r0, r4
   30a74:	add	sp, sp, #16
   30a78:	ldrd	r4, [sp]
   30a7c:	ldrd	r6, [sp, #8]
   30a80:	ldr	r8, [sp, #16]
   30a84:	add	sp, sp, #20
   30a88:	pop	{pc}		; (ldr pc, [sp], #4)
   30a8c:	mov	r2, #8
   30a90:	mov	r3, #0
   30a94:	bl	2416c <fputs@plt+0x1307c>
   30a98:	subs	r4, r0, #0
   30a9c:	bne	30a30 <fputs@plt+0x1f940>
   30aa0:	b	30a70 <fputs@plt+0x1f980>
   30aa4:	mov	r1, r4
   30aa8:	mov	r0, r5
   30aac:	bl	1c720 <fputs@plt+0xb630>
   30ab0:	mov	r4, #0
   30ab4:	b	30a70 <fputs@plt+0x1f980>
   30ab8:	strd	r4, [sp, #-16]!
   30abc:	subs	r4, r1, #0
   30ac0:	mov	r5, r2
   30ac4:	str	r6, [sp, #8]
   30ac8:	mov	r6, r0
   30acc:	str	lr, [sp, #12]
   30ad0:	beq	30b48 <fputs@plt+0x1fa58>
   30ad4:	ldr	r2, [r4]
   30ad8:	ldr	r1, [r4, #4]
   30adc:	sub	r3, r2, #1
   30ae0:	ands	r3, r3, r2
   30ae4:	beq	30b28 <fputs@plt+0x1fa38>
   30ae8:	add	r3, r2, r2, lsl #2
   30aec:	mov	ip, #0
   30af0:	add	r2, r2, #1
   30af4:	mov	r0, r4
   30af8:	lsl	r3, r3, #2
   30afc:	str	r2, [r4]
   30b00:	add	lr, r1, r3
   30b04:	str	ip, [lr, #4]
   30b08:	str	ip, [lr, #8]
   30b0c:	str	ip, [lr, #12]
   30b10:	str	ip, [lr, #16]
   30b14:	str	r5, [r1, r3]
   30b18:	ldrd	r4, [sp]
   30b1c:	ldr	r6, [sp, #8]
   30b20:	add	sp, sp, #12
   30b24:	pop	{pc}		; (ldr pc, [sp], #4)
   30b28:	add	r2, r2, r2, lsl #2
   30b2c:	lsl	r2, r2, #3
   30b30:	bl	2c064 <fputs@plt+0x1af74>
   30b34:	subs	r1, r0, #0
   30b38:	beq	30b8c <fputs@plt+0x1fa9c>
   30b3c:	str	r1, [r4, #4]
   30b40:	ldr	r2, [r4]
   30b44:	b	30ae8 <fputs@plt+0x1f9f8>
   30b48:	mov	r2, #8
   30b4c:	mov	r3, #0
   30b50:	bl	22e00 <fputs@plt+0x11d10>
   30b54:	subs	r4, r0, #0
   30b58:	beq	30b8c <fputs@plt+0x1fa9c>
   30b5c:	mov	r1, #0
   30b60:	mov	r2, #20
   30b64:	mov	r3, #0
   30b68:	mov	r0, r6
   30b6c:	str	r1, [r4]
   30b70:	bl	22e00 <fputs@plt+0x11d10>
   30b74:	cmp	r0, #0
   30b78:	mov	r1, r0
   30b7c:	str	r0, [r4, #4]
   30b80:	beq	30b8c <fputs@plt+0x1fa9c>
   30b84:	ldr	r2, [r4]
   30b88:	b	30ae8 <fputs@plt+0x1f9f8>
   30b8c:	mov	r1, r5
   30b90:	mov	r0, r6
   30b94:	bl	2222c <fputs@plt+0x1113c>
   30b98:	mov	r0, r6
   30b9c:	mov	r1, r4
   30ba0:	bl	222ec <fputs@plt+0x111fc>
   30ba4:	mov	r0, #0
   30ba8:	b	30b18 <fputs@plt+0x1fa28>
   30bac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   30bb0:	mov	r4, r0
   30bb4:	mov	r5, r3
   30bb8:	ldr	r0, [r0]
   30bbc:	mov	r3, #0
   30bc0:	strd	r6, [sp, #8]
   30bc4:	mov	r6, r2
   30bc8:	mov	r2, r3
   30bcc:	ldr	r7, [r4, #324]	; 0x144
   30bd0:	str	r8, [sp, #16]
   30bd4:	str	lr, [sp, #20]
   30bd8:	bl	250c4 <fputs@plt+0x13fd4>
   30bdc:	mov	r2, r0
   30be0:	ldr	r0, [r4]
   30be4:	mov	r1, r7
   30be8:	bl	30ab8 <fputs@plt+0x1f9c8>
   30bec:	cmp	r0, #0
   30bf0:	beq	30c1c <fputs@plt+0x1fb2c>
   30bf4:	ldr	r3, [r0]
   30bf8:	ldr	r2, [r0, #4]
   30bfc:	add	r3, r3, r3, lsl #2
   30c00:	lsl	r3, r3, #2
   30c04:	sub	r3, r3, #20
   30c08:	add	r3, r2, r3
   30c0c:	ldrb	r2, [r3, #13]
   30c10:	str	r6, [r3, #16]
   30c14:	bfi	r2, r5, #2, #1
   30c18:	strb	r2, [r3, #13]
   30c1c:	ldrd	r6, [sp, #8]
   30c20:	ldr	r8, [sp, #16]
   30c24:	str	r0, [r4, #324]	; 0x144
   30c28:	ldrd	r4, [sp]
   30c2c:	add	sp, sp, #20
   30c30:	pop	{pc}		; (ldr pc, [sp], #4)
   30c34:	strd	r4, [sp, #-12]!
   30c38:	ldr	r3, [r0]
   30c3c:	ldr	r5, [r0, #488]	; 0x1e8
   30c40:	str	lr, [sp, #8]
   30c44:	sub	sp, sp, #12
   30c48:	cmp	r5, #0
   30c4c:	beq	30c7c <fputs@plt+0x1fb8c>
   30c50:	ldrb	r2, [r0, #454]	; 0x1c6
   30c54:	cmp	r2, #0
   30c58:	bne	30c7c <fputs@plt+0x1fb8c>
   30c5c:	ldrb	ip, [r3, #148]	; 0x94
   30c60:	ldr	r2, [r3, #16]
   30c64:	add	r2, r2, ip, lsl #4
   30c68:	ldr	r2, [r2, #4]
   30c6c:	ldr	r2, [r2, #4]
   30c70:	ldrh	r2, [r2, #22]
   30c74:	tst	r2, #1
   30c78:	beq	30c94 <fputs@plt+0x1fba4>
   30c7c:	mov	r0, r3
   30c80:	add	sp, sp, #12
   30c84:	ldrd	r4, [sp]
   30c88:	ldr	lr, [sp, #8]
   30c8c:	add	sp, sp, #12
   30c90:	b	2222c <fputs@plt+0x1113c>
   30c94:	mov	r2, r1
   30c98:	mov	r4, r0
   30c9c:	ldr	r1, [r5, #24]
   30ca0:	mov	r0, r3
   30ca4:	bl	30ab8 <fputs@plt+0x1f9c8>
   30ca8:	ldr	r3, [r4, #332]	; 0x14c
   30cac:	str	r0, [r5, #24]
   30cb0:	cmp	r3, #0
   30cb4:	beq	30cdc <fputs@plt+0x1fbec>
   30cb8:	cmp	r0, #0
   30cbc:	beq	30cdc <fputs@plt+0x1fbec>
   30cc0:	mov	ip, #1
   30cc4:	mov	r1, r0
   30cc8:	add	r3, r4, #332	; 0x14c
   30ccc:	add	r2, r4, #328	; 0x148
   30cd0:	mov	r0, r4
   30cd4:	str	ip, [sp]
   30cd8:	bl	23198 <fputs@plt+0x120a8>
   30cdc:	add	sp, sp, #12
   30ce0:	ldrd	r4, [sp]
   30ce4:	add	sp, sp, #8
   30ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   30cec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   30cf0:	mov	r5, r1
   30cf4:	strd	r6, [sp, #8]
   30cf8:	mov	r7, r2
   30cfc:	mov	r2, #68	; 0x44
   30d00:	ldr	r6, [r0]
   30d04:	strd	r8, [sp, #16]
   30d08:	mov	r8, r0
   30d0c:	strd	sl, [sp, #24]
   30d10:	mov	sl, r3
   30d14:	mov	r3, #0
   30d18:	str	lr, [sp, #32]
   30d1c:	sub	sp, sp, #84	; 0x54
   30d20:	ldr	r9, [sp, #120]	; 0x78
   30d24:	mov	r0, r6
   30d28:	ldr	fp, [sp, #132]	; 0x84
   30d2c:	bl	22e00 <fputs@plt+0x11d10>
   30d30:	subs	r4, r0, #0
   30d34:	addeq	r4, sp, #12
   30d38:	cmp	r5, #0
   30d3c:	beq	30ddc <fputs@plt+0x1fcec>
   30d40:	mov	r3, #0
   30d44:	mvn	r2, #0
   30d48:	str	r5, [r4]
   30d4c:	mov	r1, #119	; 0x77
   30d50:	cmp	r7, #0
   30d54:	strb	r1, [r4, #4]
   30d58:	strh	r3, [r4, #6]
   30d5c:	str	fp, [r4, #8]
   30d60:	str	r3, [r4, #12]
   30d64:	str	r3, [r4, #16]
   30d68:	str	r2, [r4, #20]
   30d6c:	str	r2, [r4, #24]
   30d70:	beq	30e10 <fputs@plt+0x1fd20>
   30d74:	ldr	r2, [sp, #124]	; 0x7c
   30d78:	mov	r3, #0
   30d7c:	str	r7, [r4, #28]
   30d80:	str	sl, [r4, #32]
   30d84:	str	r9, [r4, #36]	; 0x24
   30d88:	str	r2, [r4, #40]	; 0x28
   30d8c:	ldr	r2, [sp, #128]	; 0x80
   30d90:	str	r3, [r4, #48]	; 0x30
   30d94:	str	r3, [r4, #52]	; 0x34
   30d98:	str	r3, [r4, #64]	; 0x40
   30d9c:	str	r2, [r4, #44]	; 0x2c
   30da0:	ldr	r2, [sp, #136]	; 0x88
   30da4:	str	r2, [r4, #56]	; 0x38
   30da8:	ldr	r2, [sp, #140]	; 0x8c
   30dac:	str	r2, [r4, #60]	; 0x3c
   30db0:	ldrb	r2, [r6, #69]	; 0x45
   30db4:	cmp	r2, r3
   30db8:	bne	30e28 <fputs@plt+0x1fd38>
   30dbc:	mov	r0, r4
   30dc0:	add	sp, sp, #84	; 0x54
   30dc4:	ldrd	r4, [sp]
   30dc8:	ldrd	r6, [sp, #8]
   30dcc:	ldrd	r8, [sp, #16]
   30dd0:	ldrd	sl, [sp, #24]
   30dd4:	add	sp, sp, #32
   30dd8:	pop	{pc}		; (ldr pc, [sp], #4)
   30ddc:	mov	r3, r5
   30de0:	add	r2, sp, #4
   30de4:	str	r5, [sp, #4]
   30de8:	mov	r1, #158	; 0x9e
   30dec:	mov	r0, r6
   30df0:	str	r5, [sp, #8]
   30df4:	bl	232cc <fputs@plt+0x121dc>
   30df8:	mov	r2, r0
   30dfc:	mov	r1, r5
   30e00:	ldr	r0, [r8]
   30e04:	bl	30ab8 <fputs@plt+0x1f9c8>
   30e08:	mov	r5, r0
   30e0c:	b	30d40 <fputs@plt+0x1fc50>
   30e10:	mov	r2, #80	; 0x50
   30e14:	mov	r3, #0
   30e18:	mov	r0, r6
   30e1c:	bl	2416c <fputs@plt+0x1307c>
   30e20:	mov	r7, r0
   30e24:	b	30d74 <fputs@plt+0x1fc84>
   30e28:	add	r2, sp, #12
   30e2c:	mov	r1, r4
   30e30:	subs	r2, r4, r2
   30e34:	mov	r0, r6
   30e38:	movne	r2, #1
   30e3c:	mov	r4, r3
   30e40:	bl	22154 <fputs@plt+0x11064>
   30e44:	b	30dbc <fputs@plt+0x1fccc>
   30e48:	ldr	r2, [r0, #316]	; 0x13c
   30e4c:	strd	r4, [sp, #-16]!
   30e50:	movw	r4, #26215	; 0x6667
   30e54:	movt	r4, #26214	; 0x6666
   30e58:	str	r6, [sp, #8]
   30e5c:	str	lr, [sp, #12]
   30e60:	smull	r3, r4, r4, r2
   30e64:	asr	r1, r2, #31
   30e68:	rsb	r4, r1, r4, asr #1
   30e6c:	add	r4, r4, r4, lsl #2
   30e70:	subs	r4, r2, r4
   30e74:	movne	r4, #0
   30e78:	beq	30e90 <fputs@plt+0x1fda0>
   30e7c:	mov	r0, r4
   30e80:	ldrd	r4, [sp]
   30e84:	ldr	r6, [sp, #8]
   30e88:	add	sp, sp, #12
   30e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   30e90:	add	r2, r2, #5
   30e94:	ldr	r1, [r0, #340]	; 0x154
   30e98:	mov	r5, r0
   30e9c:	lsl	r2, r2, #2
   30ea0:	asr	r3, r2, #31
   30ea4:	bl	2c064 <fputs@plt+0x1af74>
   30ea8:	cmp	r0, #0
   30eac:	moveq	r4, #7
   30eb0:	beq	30e7c <fputs@plt+0x1fd8c>
   30eb4:	ldr	r2, [r5, #316]	; 0x13c
   30eb8:	add	r3, r0, r2, lsl #2
   30ebc:	str	r4, [r0, r2, lsl #2]
   30ec0:	str	r4, [r3, #4]
   30ec4:	str	r4, [r3, #8]
   30ec8:	str	r4, [r3, #12]
   30ecc:	str	r4, [r3, #16]
   30ed0:	str	r0, [r5, #340]	; 0x154
   30ed4:	b	30e7c <fputs@plt+0x1fd8c>
   30ed8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   30edc:	strd	r6, [sp, #8]
   30ee0:	strd	r8, [sp, #16]
   30ee4:	strd	sl, [sp, #24]
   30ee8:	ldr	r8, [r0, #20]
   30eec:	str	lr, [sp, #32]
   30ef0:	sub	sp, sp, #4
   30ef4:	ldr	r6, [r0, #12]
   30ef8:	cmp	r8, #0
   30efc:	beq	3100c <fputs@plt+0x1ff1c>
   30f00:	ldrb	ip, [r0, #25]
   30f04:	mov	r5, r1
   30f08:	add	r1, r1, #1
   30f0c:	mov	r7, #0
   30f10:	mov	r9, #0
   30f14:	mov	r4, r0
   30f18:	ands	ip, ip, #4
   30f1c:	ldrne	ip, [r0, #8]
   30f20:	adds	sl, r6, r1
   30f24:	adc	fp, r7, r1, asr #31
   30f28:	adds	r2, r6, sl
   30f2c:	adc	r3, r7, fp
   30f30:	cmp	r8, r2
   30f34:	sbcs	r1, r9, r3
   30f38:	blt	30fe0 <fputs@plt+0x1fef0>
   30f3c:	ldr	r0, [r4]
   30f40:	str	r2, [r4, #16]
   30f44:	cmp	r0, #0
   30f48:	beq	31040 <fputs@plt+0x1ff50>
   30f4c:	mov	r1, ip
   30f50:	mov	r3, #0
   30f54:	bl	2c064 <fputs@plt+0x1af74>
   30f58:	mov	r6, r0
   30f5c:	cmp	r6, #0
   30f60:	beq	31064 <fputs@plt+0x1ff74>
   30f64:	ldrb	r3, [r4, #25]
   30f68:	tst	r3, #4
   30f6c:	bne	30f7c <fputs@plt+0x1fe8c>
   30f70:	ldr	r2, [r4, #12]
   30f74:	cmp	r2, #0
   30f78:	bne	31054 <fputs@plt+0x1ff64>
   30f7c:	ldr	r3, [r4]
   30f80:	str	r6, [r4, #8]
   30f84:	cmp	r3, #0
   30f88:	beq	30f98 <fputs@plt+0x1fea8>
   30f8c:	ldr	r2, [r3, #288]	; 0x120
   30f90:	cmp	r2, r6
   30f94:	bls	31028 <fputs@plt+0x1ff38>
   30f98:	ldr	r3, [pc, #224]	; 31080 <fputs@plt+0x1ff90>
   30f9c:	mov	r0, r6
   30fa0:	add	r3, pc, r3
   30fa4:	ldr	r3, [r3, #52]	; 0x34
   30fa8:	blx	r3
   30fac:	mov	r2, r0
   30fb0:	ldrb	r3, [r4, #25]
   30fb4:	mov	r0, r5
   30fb8:	str	r2, [r4, #16]
   30fbc:	orr	r3, r3, #4
   30fc0:	strb	r3, [r4, #25]
   30fc4:	add	sp, sp, #4
   30fc8:	ldrd	r4, [sp]
   30fcc:	ldrd	r6, [sp, #8]
   30fd0:	ldrd	r8, [sp, #16]
   30fd4:	ldrd	sl, [sp, #24]
   30fd8:	add	sp, sp, #32
   30fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   30fe0:	cmp	r8, sl
   30fe4:	sbcs	r3, r9, fp
   30fe8:	movge	r2, sl
   30fec:	bge	30f3c <fputs@plt+0x1fe4c>
   30ff0:	bl	19c58 <fputs@plt+0x8b68>
   30ff4:	mov	r3, #0
   30ff8:	mov	r2, #2
   30ffc:	mov	r0, r3
   31000:	str	r3, [r4, #16]
   31004:	strb	r2, [r4, #24]
   31008:	b	30fc4 <fputs@plt+0x1fed4>
   3100c:	ldr	r5, [r0, #16]
   31010:	mov	r3, #2
   31014:	str	r8, [r0, #16]
   31018:	strb	r3, [r0, #24]
   3101c:	sub	r5, r5, #1
   31020:	sub	r0, r5, r6
   31024:	b	30fc4 <fputs@plt+0x1fed4>
   31028:	ldr	r2, [r3, #292]	; 0x124
   3102c:	cmp	r2, r6
   31030:	bls	30f98 <fputs@plt+0x1fea8>
   31034:	add	r3, r3, #260	; 0x104
   31038:	ldrh	r2, [r3]
   3103c:	b	30fb0 <fputs@plt+0x1fec0>
   31040:	mov	r3, r0
   31044:	mov	r0, ip
   31048:	bl	2bf48 <fputs@plt+0x1ae58>
   3104c:	mov	r6, r0
   31050:	b	30f5c <fputs@plt+0x1fe6c>
   31054:	mov	r0, r6
   31058:	ldr	r1, [r4, #8]
   3105c:	bl	10f58 <memcpy@plt>
   31060:	b	30f7c <fputs@plt+0x1fe8c>
   31064:	mov	r0, r4
   31068:	bl	19c58 <fputs@plt+0x8b68>
   3106c:	mov	r3, #1
   31070:	mov	r0, r6
   31074:	str	r6, [r4, #16]
   31078:	strb	r3, [r4, #24]
   3107c:	b	30fc4 <fputs@plt+0x1fed4>
   31080:	ldrdeq	lr, [r7], -r8
   31084:	ldrb	ip, [r0, #24]
   31088:	cmp	ip, #0
   3108c:	bxne	lr
   31090:	strd	r4, [sp, #-16]!
   31094:	mov	r5, r1
   31098:	mov	r1, r2
   3109c:	mov	r4, r0
   310a0:	str	r6, [sp, #8]
   310a4:	str	lr, [sp, #12]
   310a8:	bl	30ed8 <fputs@plt+0x1fde8>
   310ac:	subs	r6, r0, #0
   310b0:	bgt	310c4 <fputs@plt+0x1ffd4>
   310b4:	ldrd	r4, [sp]
   310b8:	ldr	r6, [sp, #8]
   310bc:	add	sp, sp, #12
   310c0:	pop	{pc}		; (ldr pc, [sp], #4)
   310c4:	ldr	r0, [r4, #8]
   310c8:	mov	r1, r5
   310cc:	mov	r2, r6
   310d0:	ldr	r3, [r4, #12]
   310d4:	add	r0, r0, r3
   310d8:	bl	10f58 <memcpy@plt>
   310dc:	ldr	r3, [r4, #12]
   310e0:	add	r6, r3, r6
   310e4:	str	r6, [r4, #12]
   310e8:	ldrd	r4, [sp]
   310ec:	ldr	r6, [sp, #8]
   310f0:	add	sp, sp, #12
   310f4:	pop	{pc}		; (ldr pc, [sp], #4)
   310f8:	ldr	ip, [r0, #12]
   310fc:	str	r4, [sp, #-8]!
   31100:	ldr	r4, [r0, #16]
   31104:	str	lr, [sp, #4]
   31108:	add	lr, ip, r2
   3110c:	cmp	lr, r4
   31110:	bcc	31124 <fputs@plt+0x20034>
   31114:	ldr	r4, [sp]
   31118:	ldr	lr, [sp, #4]
   3111c:	add	sp, sp, #8
   31120:	b	31084 <fputs@plt+0x1ff94>
   31124:	mov	r3, r0
   31128:	ldr	r0, [r0, #8]
   3112c:	ldr	r4, [sp]
   31130:	str	lr, [r3, #12]
   31134:	ldr	lr, [sp, #4]
   31138:	add	sp, sp, #8
   3113c:	add	r0, r0, ip
   31140:	b	10f58 <memcpy@plt>
   31144:	strd	r4, [sp, #-16]!
   31148:	subs	r4, r1, #0
   3114c:	mov	r5, r0
   31150:	moveq	r2, r4
   31154:	str	r6, [sp, #8]
   31158:	str	lr, [sp, #12]
   3115c:	beq	3116c <fputs@plt+0x2007c>
   31160:	mov	r0, r4
   31164:	bl	10f34 <strlen@plt>
   31168:	bic	r2, r0, #-1073741824	; 0xc0000000
   3116c:	mov	r1, r4
   31170:	mov	r0, r5
   31174:	ldrd	r4, [sp]
   31178:	ldr	r6, [sp, #8]
   3117c:	ldr	lr, [sp, #12]
   31180:	add	sp, sp, #16
   31184:	b	310f8 <fputs@plt+0x20008>
   31188:	cmp	r1, #0
   3118c:	strd	r4, [sp, #-16]!
   31190:	mov	r5, r3
   31194:	mov	r4, r0
   31198:	str	r6, [sp, #8]
   3119c:	mov	r6, r2
   311a0:	str	lr, [sp, #12]
   311a4:	bne	311e8 <fputs@plt+0x200f8>
   311a8:	mov	r1, r6
   311ac:	mov	r0, r4
   311b0:	bl	31144 <fputs@plt+0x20054>
   311b4:	mov	r1, r5
   311b8:	mov	r0, r4
   311bc:	mov	r2, #1
   311c0:	bl	310f8 <fputs@plt+0x20008>
   311c4:	ldr	r1, [pc, #48]	; 311fc <fputs@plt+0x2010c>
   311c8:	mov	r0, r4
   311cc:	mov	r2, #1
   311d0:	ldrd	r4, [sp]
   311d4:	ldr	r6, [sp, #8]
   311d8:	add	r1, pc, r1
   311dc:	ldr	lr, [sp, #12]
   311e0:	add	sp, sp, #16
   311e4:	b	310f8 <fputs@plt+0x20008>
   311e8:	ldr	r1, [pc, #16]	; 31200 <fputs@plt+0x20110>
   311ec:	mov	r2, #5
   311f0:	add	r1, pc, r1
   311f4:	bl	310f8 <fputs@plt+0x20008>
   311f8:	b	311a8 <fputs@plt+0x200b8>
   311fc:	andeq	r7, r6, r4, lsl #19
   31200:	andeq	r7, r6, r4, ror #18
   31204:	ldr	ip, [r0, #12]
   31208:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3120c:	mov	r5, r2
   31210:	mov	r4, r0
   31214:	strd	r6, [sp, #8]
   31218:	mov	r7, #0
   3121c:	ldr	r6, [r0, #16]
   31220:	strd	r8, [sp, #16]
   31224:	strd	sl, [sp, #24]
   31228:	asr	fp, r1, #31
   3122c:	adds	r8, r1, ip
   31230:	str	lr, [sp, #32]
   31234:	sub	sp, sp, #4
   31238:	adc	r9, fp, #0
   3123c:	cmp	r8, r6
   31240:	sbcs	r2, r9, r7
   31244:	blt	312a0 <fputs@plt+0x201b0>
   31248:	ldrb	r3, [r0, #24]
   3124c:	cmp	r3, #0
   31250:	bne	31284 <fputs@plt+0x20194>
   31254:	bl	30ed8 <fputs@plt+0x1fde8>
   31258:	cmp	r0, #0
   3125c:	subgt	r0, r0, #1
   31260:	ble	31284 <fputs@plt+0x20194>
   31264:	ldr	ip, [r4, #12]
   31268:	add	r2, ip, #1
   3126c:	cmp	r0, #0
   31270:	ldr	r3, [r4, #8]
   31274:	sub	r0, r0, #1
   31278:	str	r2, [r4, #12]
   3127c:	strb	r5, [r3, ip]
   31280:	bgt	31264 <fputs@plt+0x20174>
   31284:	add	sp, sp, #4
   31288:	ldrd	r4, [sp]
   3128c:	ldrd	r6, [sp, #8]
   31290:	ldrd	r8, [sp, #16]
   31294:	ldrd	sl, [sp, #24]
   31298:	add	sp, sp, #32
   3129c:	pop	{pc}		; (ldr pc, [sp], #4)
   312a0:	cmp	r1, #0
   312a4:	sub	r0, r1, #1
   312a8:	bgt	31268 <fputs@plt+0x20178>
   312ac:	b	31284 <fputs@plt+0x20194>
   312b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   312b4:	mov	r4, r1
   312b8:	strd	r6, [sp, #8]
   312bc:	strd	r8, [sp, #16]
   312c0:	strd	sl, [sp, #24]
   312c4:	str	lr, [sp, #32]
   312c8:	vpush	{d8-d13}
   312cc:	sub	sp, sp, #156	; 0x9c
   312d0:	ldrb	r3, [r0, #25]
   312d4:	str	r0, [sp, #20]
   312d8:	str	r2, [sp, #24]
   312dc:	cmp	r3, #0
   312e0:	str	r3, [sp, #32]
   312e4:	beq	31ec4 <fputs@plt+0x20dd4>
   312e8:	ands	r3, r3, #2
   312ec:	ldrne	r1, [r2], #4
   312f0:	streq	r3, [sp, #56]	; 0x38
   312f4:	strne	r2, [sp, #24]
   312f8:	ldr	r2, [sp, #32]
   312fc:	strne	r1, [sp, #56]	; 0x38
   31300:	str	r3, [sp, #32]
   31304:	and	r2, r2, #1
   31308:	str	r2, [sp, #44]	; 0x2c
   3130c:	ldrb	r3, [r4]
   31310:	cmp	r3, #0
   31314:	beq	31818 <fputs@plt+0x20728>
   31318:	vldr	d9, [pc, #624]	; 31590 <fputs@plt+0x204a0>
   3131c:	mov	sl, #0
   31320:	vldr	d8, [pc, #624]	; 31598 <fputs@plt+0x204a8>
   31324:	vldr	d12, [pc, #628]	; 315a0 <fputs@plt+0x204b0>
   31328:	vldr	d11, [pc, #632]	; 315a8 <fputs@plt+0x204b8>
   3132c:	vldr	d10, [pc, #636]	; 315b0 <fputs@plt+0x204c0>
   31330:	cmp	r3, #37	; 0x25
   31334:	bne	31bfc <fputs@plt+0x20b0c>
   31338:	ldrb	r3, [r4, #1]
   3133c:	add	r4, r4, #1
   31340:	cmp	r3, #0
   31344:	beq	31c44 <fputs@plt+0x20b54>
   31348:	mov	r6, #0
   3134c:	mov	r9, r6
   31350:	mov	r7, r6
   31354:	str	r6, [sp, #4]
   31358:	str	r6, [sp, #12]
   3135c:	str	r6, [sp, #16]
   31360:	sub	r2, r3, #32
   31364:	cmp	r2, #16
   31368:	addls	pc, pc, r2, lsl #2
   3136c:	b	31410 <fputs@plt+0x20320>
   31370:	b	31400 <fputs@plt+0x20310>
   31374:	b	313f4 <fputs@plt+0x20304>
   31378:	b	31410 <fputs@plt+0x20320>
   3137c:	b	313e8 <fputs@plt+0x202f8>
   31380:	b	31410 <fputs@plt+0x20320>
   31384:	b	31410 <fputs@plt+0x20320>
   31388:	b	31410 <fputs@plt+0x20320>
   3138c:	b	31410 <fputs@plt+0x20320>
   31390:	b	31410 <fputs@plt+0x20320>
   31394:	b	31410 <fputs@plt+0x20320>
   31398:	b	31410 <fputs@plt+0x20320>
   3139c:	b	313e0 <fputs@plt+0x202f0>
   313a0:	b	31410 <fputs@plt+0x20320>
   313a4:	b	313b4 <fputs@plt+0x202c4>
   313a8:	b	31410 <fputs@plt+0x20320>
   313ac:	b	31410 <fputs@plt+0x20320>
   313b0:	b	31408 <fputs@plt+0x20318>
   313b4:	mov	r3, #1
   313b8:	str	r3, [sp, #4]
   313bc:	ldrb	r3, [r4, #1]!
   313c0:	cmp	r3, #0
   313c4:	bne	31360 <fputs@plt+0x20270>
   313c8:	mvn	r2, #0
   313cc:	str	r2, [sp]
   313d0:	str	r3, [sp, #8]
   313d4:	mov	r0, #0
   313d8:	str	r0, [sp, #40]	; 0x28
   313dc:	b	314b0 <fputs@plt+0x203c0>
   313e0:	mov	r7, #1
   313e4:	b	313bc <fputs@plt+0x202cc>
   313e8:	mov	r3, #1
   313ec:	str	r3, [sp, #12]
   313f0:	b	313bc <fputs@plt+0x202cc>
   313f4:	mov	r3, #1
   313f8:	str	r3, [sp, #16]
   313fc:	b	313bc <fputs@plt+0x202cc>
   31400:	mov	r9, #1
   31404:	b	313bc <fputs@plt+0x202cc>
   31408:	mov	r6, #1
   3140c:	b	313bc <fputs@plt+0x202cc>
   31410:	cmp	r3, #42	; 0x2a
   31414:	bne	31db8 <fputs@plt+0x20cc8>
   31418:	ldr	r3, [sp, #32]
   3141c:	cmp	r3, #0
   31420:	bne	31e2c <fputs@plt+0x20d3c>
   31424:	ldr	r3, [sp, #24]
   31428:	ldr	r2, [r3], #4
   3142c:	str	r2, [sp, #8]
   31430:	str	r3, [sp, #24]
   31434:	ldr	r3, [sp, #8]
   31438:	cmp	r3, #0
   3143c:	blt	31e10 <fputs@plt+0x20d20>
   31440:	ldrb	r3, [r4, #1]
   31444:	add	r5, r4, #1
   31448:	cmp	r3, #46	; 0x2e
   3144c:	bne	31e00 <fputs@plt+0x20d10>
   31450:	ldrb	r3, [r5, #1]
   31454:	cmp	r3, #42	; 0x2a
   31458:	bne	31e3c <fputs@plt+0x20d4c>
   3145c:	ldr	r3, [sp, #32]
   31460:	cmp	r3, #0
   31464:	bne	32000 <fputs@plt+0x20f10>
   31468:	ldr	r3, [sp, #24]
   3146c:	ldr	r2, [r3], #4
   31470:	str	r2, [sp]
   31474:	str	r3, [sp, #24]
   31478:	ldr	r3, [sp]
   3147c:	add	r4, r5, #2
   31480:	cmp	r3, #0
   31484:	ldrb	r3, [r5, #2]
   31488:	blt	31eac <fputs@plt+0x20dbc>
   3148c:	cmp	r3, #108	; 0x6c
   31490:	bne	313d4 <fputs@plt+0x202e4>
   31494:	ldrb	r3, [r4, #1]
   31498:	cmp	r3, #108	; 0x6c
   3149c:	beq	31e88 <fputs@plt+0x20d98>
   314a0:	mov	r2, #1
   314a4:	add	r4, r4, #1
   314a8:	mov	r0, #0
   314ac:	str	r2, [sp, #40]	; 0x28
   314b0:	ldr	r2, [pc, #256]	; 315b8 <fputs@plt+0x204c8>
   314b4:	mov	r1, #100	; 0x64
   314b8:	mov	r5, #0
   314bc:	ldr	fp, [sp]
   314c0:	add	r2, pc, r2
   314c4:	add	r2, r2, #2624	; 0xa40
   314c8:	add	r2, r2, #2
   314cc:	b	314e0 <fputs@plt+0x203f0>
   314d0:	add	r5, r5, #1
   314d4:	cmp	r5, #23
   314d8:	beq	31818 <fputs@plt+0x20728>
   314dc:	ldrb	r1, [r2, #-6]
   314e0:	cmp	r1, r3
   314e4:	add	r2, r2, #6
   314e8:	bne	314d0 <fputs@plt+0x203e0>
   314ec:	ldr	r3, [sp, #44]	; 0x2c
   314f0:	str	fp, [sp]
   314f4:	cmp	r3, #0
   314f8:	lslne	r3, r5, #1
   314fc:	strne	r3, [sp, #28]
   31500:	bne	31528 <fputs@plt+0x20438>
   31504:	ldr	r3, [pc, #176]	; 315bc <fputs@plt+0x204cc>
   31508:	lsl	r2, r5, #1
   3150c:	str	r2, [sp, #28]
   31510:	add	r2, r2, r5
   31514:	add	r3, pc, r3
   31518:	add	r3, r3, r2, lsl #1
   3151c:	ldrb	r3, [r3, #2622]	; 0xa3e
   31520:	tst	r3, #2
   31524:	bne	31818 <fputs@plt+0x20728>
   31528:	ldr	r3, [pc, #144]	; 315c0 <fputs@plt+0x204d0>
   3152c:	ldr	r2, [sp, #28]
   31530:	add	r3, pc, r3
   31534:	add	r2, r2, r5
   31538:	add	r3, r3, r2, lsl #1
   3153c:	ldrb	r8, [r3, #2623]	; 0xa3f
   31540:	sub	r3, r8, #1
   31544:	cmp	r3, #15
   31548:	addls	pc, pc, r3, lsl #2
   3154c:	b	31818 <fputs@plt+0x20728>
   31550:	b	31a40 <fputs@plt+0x20950>
   31554:	b	3190c <fputs@plt+0x2081c>
   31558:	b	3190c <fputs@plt+0x2081c>
   3155c:	b	3190c <fputs@plt+0x2081c>
   31560:	b	318dc <fputs@plt+0x207ec>
   31564:	b	31868 <fputs@plt+0x20778>
   31568:	b	31868 <fputs@plt+0x20778>
   3156c:	b	31b44 <fputs@plt+0x20a54>
   31570:	b	31ab0 <fputs@plt+0x209c0>
   31574:	b	31c5c <fputs@plt+0x20b6c>
   31578:	b	31c5c <fputs@plt+0x20b6c>
   3157c:	b	31838 <fputs@plt+0x20748>
   31580:	b	31798 <fputs@plt+0x206a8>
   31584:	b	315d4 <fputs@plt+0x204e4>
   31588:	b	31c5c <fputs@plt+0x20b6c>
   3158c:	b	31a40 <fputs@plt+0x20950>
   31590:	andeq	r0, r0, r0
   31594:	eormi	r0, r4, r0
   31598:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   3159c:	svccc	0x00b99999
   315a0:	ldrcs	ip, [r4, #893]	; 0x37d
   315a4:	ldrtpl	r4, [r2], #2477	; 0x9ad
   315a8:	eors	r8, r0, #14848	; 0x3a00
   315ac:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   315b0:	andeq	r0, r0, r0
   315b4:	svccc	0x00f00000	; IMB
   315b8:	andeq	r4, r6, r8, lsr #12
   315bc:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   315c0:			; <UNDEFINED> instruction: 0x000645b8
   315c4:	andeq	r4, r6, ip, lsl #10
   315c8:	andeq	r4, r6, ip, lsr r4
   315cc:	andeq	r4, r6, r0, lsl #7
   315d0:			; <UNDEFINED> instruction: 0x00062fb8
   315d4:	ldr	r3, [pc, #-24]	; 315c4 <fputs@plt+0x204d4>
   315d8:	ldr	r2, [sp, #28]
   315dc:	add	r3, pc, r3
   315e0:	add	r2, r2, r5
   315e4:	add	r3, r3, r2, lsl #1
   315e8:	ldrb	r3, [r3, #2622]	; 0xa3e
   315ec:	tst	r3, #1
   315f0:	ldr	r3, [sp, #32]
   315f4:	beq	31ed4 <fputs@plt+0x20de4>
   315f8:	cmp	r3, #0
   315fc:	beq	321d4 <fputs@plt+0x210e4>
   31600:	ldr	r0, [sp, #56]	; 0x38
   31604:	bl	29ebc <fputs@plt+0x18dcc>
   31608:	cmp	r0, #0
   3160c:	sbcs	r3, r1, #0
   31610:	blt	31a94 <fputs@plt+0x209a4>
   31614:	cmp	r7, #0
   31618:	strd	r0, [sp, #48]	; 0x30
   3161c:	movne	r3, #43	; 0x2b
   31620:	strne	r3, [sp, #40]	; 0x28
   31624:	beq	32254 <fputs@plt+0x21164>
   31628:	ldrd	r2, [sp, #48]	; 0x30
   3162c:	orrs	r3, r2, r3
   31630:	ldr	r3, [sp, #12]
   31634:	moveq	r3, #0
   31638:	str	r3, [sp, #12]
   3163c:	cmp	r6, #0
   31640:	beq	31664 <fputs@plt+0x20574>
   31644:	ldr	r3, [sp, #8]
   31648:	ldr	r2, [sp, #40]	; 0x28
   3164c:	cmp	r2, #0
   31650:	subne	r3, r3, #1
   31654:	ldr	r2, [sp]
   31658:	cmp	r2, r3
   3165c:	movlt	r2, r3
   31660:	str	r2, [sp]
   31664:	ldr	r3, [sp]
   31668:	cmp	r3, #59	; 0x3b
   3166c:	bgt	32094 <fputs@plt+0x20fa4>
   31670:	mov	r2, #0
   31674:	mov	r3, #69	; 0x45
   31678:	add	r0, sp, #80	; 0x50
   3167c:	str	r2, [sp, #36]	; 0x24
   31680:	add	r3, r0, r3
   31684:	cmp	r8, #16
   31688:	str	r3, [sp, #16]
   3168c:	beq	32010 <fputs@plt+0x20f20>
   31690:	ldr	sl, [sp, #16]
   31694:	mov	fp, r5
   31698:	str	r4, [sp, #60]	; 0x3c
   3169c:	movw	r9, #2772	; 0xad4
   316a0:	ldr	r8, [pc, #-224]	; 315c8 <fputs@plt+0x204d8>
   316a4:	mov	r7, #0
   316a8:	ldr	r3, [sp, #28]
   316ac:	add	r8, pc, r8
   316b0:	add	r3, r3, r5
   316b4:	ldrd	r4, [sp, #48]	; 0x30
   316b8:	add	r3, r8, r3, lsl #1
   316bc:	ldrb	r2, [r3, #2624]	; 0xa40
   316c0:	ldrb	r6, [r3, #2621]	; 0xa3d
   316c4:	add	r8, r8, r2
   316c8:	mov	r0, r4
   316cc:	mov	r1, r5
   316d0:	mov	r2, r6
   316d4:	mov	r3, r7
   316d8:	bl	93b14 <fputs@plt+0x82a24>
   316dc:	add	r2, r8, r2
   316e0:	cmp	r5, r7
   316e4:	ldrb	r3, [r2, r9]
   316e8:	cmpeq	r4, r6
   316ec:	mov	r5, r1
   316f0:	mov	r4, r0
   316f4:	strb	r3, [sl, #-1]!
   316f8:	bcs	316c8 <fputs@plt+0x205d8>
   316fc:	ldr	r3, [sp, #16]
   31700:	mov	r5, fp
   31704:	ldr	r4, [sp, #60]	; 0x3c
   31708:	sub	r0, r3, sl
   3170c:	ldr	r3, [sp]
   31710:	sub	r2, r3, r0
   31714:	cmp	r2, #0
   31718:	ble	31744 <fputs@plt+0x20654>
   3171c:	ldr	fp, [sp]
   31720:	sub	r2, sl, r2
   31724:	mov	r3, sl
   31728:	mov	r1, #48	; 0x30
   3172c:	strb	r1, [r3, #-1]!
   31730:	cmp	r3, r2
   31734:	bne	3172c <fputs@plt+0x2063c>
   31738:	sub	r0, r0, fp
   3173c:	str	fp, [sp]
   31740:	add	sl, sl, r0
   31744:	ldr	r3, [sp, #40]	; 0x28
   31748:	cmp	r3, #0
   3174c:	strbne	r3, [sl, #-1]
   31750:	subne	sl, sl, #1
   31754:	ldr	r3, [sp, #12]
   31758:	cmp	r3, #0
   3175c:	beq	31780 <fputs@plt+0x20690>
   31760:	ldr	r3, [pc, #-412]	; 315cc <fputs@plt+0x204dc>
   31764:	ldr	r2, [sp, #28]
   31768:	add	r3, pc, r3
   3176c:	add	r2, r2, r5
   31770:	add	r2, r3, r2, lsl #1
   31774:	ldrb	r1, [r2, #2625]	; 0xa41
   31778:	cmp	r1, #0
   3177c:	bne	324bc <fputs@plt+0x213cc>
   31780:	ldr	r3, [sp, #16]
   31784:	sub	r3, r3, sl
   31788:	str	r3, [sp]
   3178c:	ldr	r3, [sp, #4]
   31790:	eor	r5, r3, #1
   31794:	b	318bc <fputs@plt+0x207cc>
   31798:	ldr	r8, [sp, #24]
   3179c:	ldr	r7, [r8, #4]
   317a0:	ldr	r5, [r8], #8
   317a4:	lsl	r6, r7, #3
   317a8:	add	r3, r6, r7
   317ac:	add	r3, r5, r3, lsl #3
   317b0:	ldr	r1, [r3, #12]
   317b4:	cmp	r1, #0
   317b8:	beq	317dc <fputs@plt+0x206ec>
   317bc:	ldr	r9, [sp, #20]
   317c0:	mov	r0, r9
   317c4:	bl	31144 <fputs@plt+0x20054>
   317c8:	ldr	r1, [pc, #-512]	; 315d0 <fputs@plt+0x204e0>
   317cc:	mov	r2, #1
   317d0:	mov	r0, r9
   317d4:	add	r1, pc, r1
   317d8:	bl	310f8 <fputs@plt+0x20008>
   317dc:	add	r6, r6, r7
   317e0:	ldr	r7, [sp, #20]
   317e4:	add	r4, r4, #1
   317e8:	add	r5, r5, r6, lsl #3
   317ec:	str	r8, [sp, #24]
   317f0:	ldr	r1, [r5, #16]
   317f4:	mov	r0, r7
   317f8:	bl	31144 <fputs@plt+0x20054>
   317fc:	mov	r2, #0
   31800:	mov	r1, sl
   31804:	mov	r0, r7
   31808:	bl	310f8 <fputs@plt+0x20008>
   3180c:	ldrb	r3, [r4]
   31810:	cmp	r3, #0
   31814:	bne	31330 <fputs@plt+0x20240>
   31818:	add	sp, sp, #156	; 0x9c
   3181c:	vpop	{d8-d13}
   31820:	ldrd	r4, [sp]
   31824:	ldrd	r6, [sp, #8]
   31828:	ldrd	r8, [sp, #16]
   3182c:	ldrd	sl, [sp, #24]
   31830:	add	sp, sp, #32
   31834:	pop	{pc}		; (ldr pc, [sp], #4)
   31838:	ldr	r5, [sp, #24]
   3183c:	ldr	r3, [r5], #4
   31840:	cmp	r3, #0
   31844:	beq	32240 <fputs@plt+0x21150>
   31848:	ldr	r2, [r3, #4]
   3184c:	cmp	r2, #0
   31850:	bne	324ec <fputs@plt+0x213fc>
   31854:	mov	r1, sl
   31858:	ldr	r0, [sp, #20]
   3185c:	str	r5, [sp, #24]
   31860:	bl	310f8 <fputs@plt+0x20008>
   31864:	b	31be4 <fputs@plt+0x20af4>
   31868:	ldr	r3, [sp, #32]
   3186c:	cmp	r3, #0
   31870:	bne	31fe0 <fputs@plt+0x20ef0>
   31874:	ldr	r2, [sp, #24]
   31878:	ldr	r3, [r2], #4
   3187c:	cmp	r3, #0
   31880:	str	r3, [sp, #36]	; 0x24
   31884:	beq	32534 <fputs@plt+0x21444>
   31888:	cmp	r8, #7
   3188c:	moveq	sl, r3
   31890:	bne	32290 <fputs@plt+0x211a0>
   31894:	ldr	r3, [sp]
   31898:	cmn	r3, #1
   3189c:	ldr	r3, [sp, #4]
   318a0:	eor	r5, r3, #1
   318a4:	bne	32158 <fputs@plt+0x21068>
   318a8:	mov	r0, sl
   318ac:	str	r2, [sp, #24]
   318b0:	bl	10f34 <strlen@plt>
   318b4:	bic	r3, r0, #-1073741824	; 0xc0000000
   318b8:	str	r3, [sp]
   318bc:	ldr	r2, [sp]
   318c0:	ldr	r3, [sp, #8]
   318c4:	sub	r7, r3, r2
   318c8:	cmp	r7, #0
   318cc:	movle	r6, #0
   318d0:	movgt	r6, #1
   318d4:	and	r5, r5, r6
   318d8:	b	31b7c <fputs@plt+0x20a8c>
   318dc:	ldr	r2, [sp, #32]
   318e0:	cmp	r2, #0
   318e4:	bne	31f08 <fputs@plt+0x20e18>
   318e8:	ldr	r0, [sp, #20]
   318ec:	mov	r1, sl
   318f0:	ldr	r3, [sp, #24]
   318f4:	ldr	lr, [r0, #12]
   318f8:	ldr	ip, [r3], #4
   318fc:	str	lr, [ip]
   31900:	str	r3, [sp, #24]
   31904:	bl	310f8 <fputs@plt+0x20008>
   31908:	b	31be4 <fputs@plt+0x20af4>
   3190c:	ldr	r3, [sp, #32]
   31910:	cmp	r3, #0
   31914:	bne	31f50 <fputs@plt+0x20e60>
   31918:	ldr	r3, [sp, #24]
   3191c:	add	r3, r3, #7
   31920:	bic	r3, r3, #7
   31924:	vldmia	r3!, {d13}
   31928:	str	r3, [sp, #24]
   3192c:	ldr	r3, [sp]
   31930:	cmn	r3, #1
   31934:	beq	321c4 <fputs@plt+0x210d4>
   31938:	ldr	r3, [sp]
   3193c:	cmp	r3, #0
   31940:	movle	r3, #0
   31944:	movgt	r3, #1
   31948:	vcmpe.f64	d13, #0.0
   3194c:	vmrs	APSR_nzcv, fpscr
   31950:	vnegmi.f64	d13, d13
   31954:	movmi	r9, #45	; 0x2d
   31958:	bmi	31968 <fputs@plt+0x20878>
   3195c:	cmp	r7, #0
   31960:	movne	r9, #43	; 0x2b
   31964:	beq	32268 <fputs@plt+0x21178>
   31968:	cmp	r8, #4
   3196c:	movne	r3, #0
   31970:	andeq	r3, r3, #1
   31974:	cmp	r3, #0
   31978:	ldr	r3, [sp]
   3197c:	beq	320f4 <fputs@plt+0x21004>
   31980:	sub	r3, r3, #1
   31984:	str	r3, [sp]
   31988:	ubfx	r3, r3, #0, #12
   3198c:	cmp	r3, #0
   31990:	beq	329ac <fputs@plt+0x218bc>
   31994:	vldr	d7, [pc, #812]	; 31cc8 <fputs@plt+0x20bd8>
   31998:	ldr	fp, [sp]
   3199c:	subs	r3, r3, #1
   319a0:	vmul.f64	d7, d7, d8
   319a4:	bne	3199c <fputs@plt+0x208ac>
   319a8:	str	fp, [sp]
   319ac:	cmp	r8, #2
   319b0:	vaddeq.f64	d13, d13, d7
   319b4:	vstr	d13, [sp, #64]	; 0x40
   319b8:	ldrd	r2, [sp, #64]	; 0x40
   319bc:	strd	r2, [sp, #72]	; 0x48
   319c0:	vldr	d5, [sp, #64]	; 0x40
   319c4:	vldr	d6, [sp, #72]	; 0x48
   319c8:	vcmp.f64	d5, d6
   319cc:	vmrs	APSR_nzcv, fpscr
   319d0:	bne	320b8 <fputs@plt+0x20fc8>
   319d4:	vcmpe.f64	d13, #0.0
   319d8:	vmrs	APSR_nzcv, fpscr
   319dc:	movle	r7, #0
   319e0:	bgt	32540 <fputs@plt+0x21450>
   319e4:	cmp	r8, #2
   319e8:	beq	322c8 <fputs@plt+0x211d8>
   319ec:	vadd.f64	d13, d13, d7
   319f0:	vcmpe.f64	d13, d9
   319f4:	vmrs	APSR_nzcv, fpscr
   319f8:	vmulge.f64	d13, d13, d8
   319fc:	addge	r7, r7, #1
   31a00:	cmp	r8, #4
   31a04:	bne	326c4 <fputs@plt+0x215d4>
   31a08:	ldr	r3, [sp]
   31a0c:	cmn	r7, #4
   31a10:	cmpge	r3, r7
   31a14:	ldr	r3, [sp, #12]
   31a18:	eor	r3, r3, #1
   31a1c:	uxtb	r3, r3
   31a20:	str	r3, [sp, #48]	; 0x30
   31a24:	bge	328f8 <fputs@plt+0x21808>
   31a28:	mov	r3, #0
   31a2c:	mov	r0, #0
   31a30:	mov	r1, #0
   31a34:	mov	r8, #3
   31a38:	str	r3, [sp, #40]	; 0x28
   31a3c:	b	322e0 <fputs@plt+0x211f0>
   31a40:	ldr	r3, [pc, #648]	; 31cd0 <fputs@plt+0x20be0>
   31a44:	ldr	r2, [sp, #28]
   31a48:	add	r3, pc, r3
   31a4c:	add	r2, r2, r5
   31a50:	add	r3, r3, r2, lsl #1
   31a54:	ldrb	r3, [r3, #2622]	; 0xa3e
   31a58:	tst	r3, #1
   31a5c:	ldr	r3, [sp, #32]
   31a60:	beq	31f1c <fputs@plt+0x20e2c>
   31a64:	cmp	r3, #0
   31a68:	bne	31600 <fputs@plt+0x20510>
   31a6c:	cmp	r0, #0
   31a70:	beq	321d4 <fputs@plt+0x210e4>
   31a74:	ldr	r3, [sp, #24]
   31a78:	add	r3, r3, #7
   31a7c:	bic	r3, r3, #7
   31a80:	ldrd	r0, [r3], #8
   31a84:	cmp	r0, #0
   31a88:	str	r3, [sp, #24]
   31a8c:	sbcs	r3, r1, #0
   31a90:	bge	31614 <fputs@plt+0x20524>
   31a94:	cmp	r1, #-2147483648	; 0x80000000
   31a98:	cmpeq	r0, #0
   31a9c:	bne	321f8 <fputs@plt+0x21108>
   31aa0:	mov	r3, #45	; 0x2d
   31aa4:	str	r3, [sp, #40]	; 0x28
   31aa8:	strd	r0, [sp, #48]	; 0x30
   31aac:	b	3163c <fputs@plt+0x2054c>
   31ab0:	ldr	r3, [sp, #32]
   31ab4:	cmp	r3, #0
   31ab8:	bne	31f80 <fputs@plt+0x20e90>
   31abc:	ldr	r3, [sp, #24]
   31ac0:	ldr	r8, [r3], #4
   31ac4:	uxtb	r8, r8
   31ac8:	str	r3, [sp, #24]
   31acc:	ldr	r3, [sp]
   31ad0:	cmp	r3, #1
   31ad4:	ldr	r3, [sp, #4]
   31ad8:	eor	r5, r3, #1
   31adc:	ble	3213c <fputs@plt+0x2104c>
   31ae0:	ldr	r3, [sp]
   31ae4:	sub	fp, r3, #1
   31ae8:	ldr	r3, [sp, #8]
   31aec:	sub	r1, r3, fp
   31af0:	cmp	r1, #1
   31af4:	movle	r3, #0
   31af8:	andgt	r3, r5, #1
   31afc:	cmp	r3, #0
   31b00:	bne	32514 <fputs@plt+0x21424>
   31b04:	sub	r7, r1, #1
   31b08:	cmp	r7, #0
   31b0c:	movle	r6, #0
   31b10:	movgt	r6, #1
   31b14:	and	r5, r5, r6
   31b18:	mov	r1, fp
   31b1c:	mov	r2, r8
   31b20:	ldr	r0, [sp, #20]
   31b24:	bl	31204 <fputs@plt+0x20114>
   31b28:	mov	r3, #0
   31b2c:	add	sl, sp, #80	; 0x50
   31b30:	str	r3, [sp, #36]	; 0x24
   31b34:	mov	r3, #1
   31b38:	str	r3, [sp]
   31b3c:	strb	r8, [sp, #80]	; 0x50
   31b40:	b	31b7c <fputs@plt+0x20a8c>
   31b44:	ldrd	r2, [sp, #4]
   31b48:	add	sl, sp, #80	; 0x50
   31b4c:	sub	r7, r3, #1
   31b50:	mov	r3, #37	; 0x25
   31b54:	cmp	r7, #0
   31b58:	eor	r5, r2, #1
   31b5c:	movle	r6, #0
   31b60:	movgt	r6, #1
   31b64:	strb	r3, [sp, #80]	; 0x50
   31b68:	mov	r2, #0
   31b6c:	mov	r3, #1
   31b70:	and	r5, r5, r6
   31b74:	str	r3, [sp]
   31b78:	str	r2, [sp, #36]	; 0x24
   31b7c:	cmp	r5, #0
   31b80:	beq	31b98 <fputs@plt+0x20aa8>
   31b84:	mov	r2, #32
   31b88:	mov	r1, r7
   31b8c:	ldr	r0, [sp, #20]
   31b90:	mov	r6, r5
   31b94:	bl	31204 <fputs@plt+0x20114>
   31b98:	mov	r1, sl
   31b9c:	ldr	r2, [sp]
   31ba0:	ldr	r5, [sp, #20]
   31ba4:	mov	r0, r5
   31ba8:	bl	310f8 <fputs@plt+0x20008>
   31bac:	ldr	r3, [sp, #4]
   31bb0:	tst	r6, r3
   31bb4:	beq	31bc8 <fputs@plt+0x20ad8>
   31bb8:	mov	r1, r7
   31bbc:	mov	r2, #32
   31bc0:	mov	r0, r5
   31bc4:	bl	31204 <fputs@plt+0x20114>
   31bc8:	ldr	r3, [sp, #36]	; 0x24
   31bcc:	cmp	r3, #0
   31bd0:	beq	31be4 <fputs@plt+0x20af4>
   31bd4:	mov	r1, r3
   31bd8:	ldr	r3, [sp, #20]
   31bdc:	ldr	r0, [r3]
   31be0:	bl	19bf4 <fputs@plt+0x8b04>
   31be4:	ldrb	r3, [r4, #1]
   31be8:	add	r4, r4, #1
   31bec:	cmp	r3, #0
   31bf0:	beq	31818 <fputs@plt+0x20728>
   31bf4:	cmp	r3, #37	; 0x25
   31bf8:	beq	31338 <fputs@plt+0x20248>
   31bfc:	mov	r5, r4
   31c00:	ldrb	r3, [r5, #1]!
   31c04:	cmp	r3, #0
   31c08:	cmpne	r3, #37	; 0x25
   31c0c:	bne	31c00 <fputs@plt+0x20b10>
   31c10:	sub	r2, r5, r4
   31c14:	mov	r1, r4
   31c18:	ldr	r0, [sp, #20]
   31c1c:	bl	310f8 <fputs@plt+0x20008>
   31c20:	ldrb	r3, [r5]
   31c24:	cmp	r3, #0
   31c28:	beq	31818 <fputs@plt+0x20728>
   31c2c:	mov	sl, r4
   31c30:	mov	r4, r5
   31c34:	ldrb	r3, [r4, #1]
   31c38:	add	r4, r4, #1
   31c3c:	cmp	r3, #0
   31c40:	bne	31348 <fputs@plt+0x20258>
   31c44:	ldr	r1, [pc, #136]	; 31cd4 <fputs@plt+0x20be4>
   31c48:	mov	r2, #1
   31c4c:	ldr	r0, [sp, #20]
   31c50:	add	r1, pc, r1
   31c54:	bl	310f8 <fputs@plt+0x20008>
   31c58:	b	31818 <fputs@plt+0x20728>
   31c5c:	ldr	r3, [sp, #32]
   31c60:	cmp	r8, #15
   31c64:	moveq	r6, #34	; 0x22
   31c68:	movne	r6, #39	; 0x27
   31c6c:	cmp	r3, #0
   31c70:	bne	31f98 <fputs@plt+0x20ea8>
   31c74:	ldr	r3, [sp, #24]
   31c78:	ldr	r2, [r3], #4
   31c7c:	str	r3, [sp, #24]
   31c80:	str	r2, [sp, #36]	; 0x24
   31c84:	ldr	r3, [sp, #36]	; 0x24
   31c88:	cmp	r3, #0
   31c8c:	beq	31fb0 <fputs@plt+0x20ec0>
   31c90:	ldr	r3, [sp]
   31c94:	cmp	r3, #0
   31c98:	beq	328d0 <fputs@plt+0x217e0>
   31c9c:	ldr	r7, [sp, #36]	; 0x24
   31ca0:	ldrb	r3, [r7]
   31ca4:	cmp	r3, #0
   31ca8:	beq	328d0 <fputs@plt+0x217e0>
   31cac:	ldr	r2, [sp]
   31cb0:	mov	ip, #0
   31cb4:	mov	r1, ip
   31cb8:	sub	r0, r2, #1
   31cbc:	mov	r2, r7
   31cc0:	add	r0, r0, r7
   31cc4:	b	31ce8 <fputs@plt+0x20bf8>
   31cc8:	andeq	r0, r0, r0
   31ccc:	svccc	0x00e00000
   31cd0:	andeq	r4, r6, r0, lsr #1
   31cd4:	andeq	r6, r6, ip, lsl pc
   31cd8:	ldrb	r3, [r2, #1]!
   31cdc:	cmp	r3, #0
   31ce0:	beq	31cfc <fputs@plt+0x20c0c>
   31ce4:	mov	r1, r5
   31ce8:	cmp	r6, r3
   31cec:	add	r5, r1, #1
   31cf0:	addeq	ip, ip, #1
   31cf4:	cmp	r0, r2
   31cf8:	bne	31cd8 <fputs@plt+0x20be8>
   31cfc:	ldr	r3, [sp, #36]	; 0x24
   31d00:	add	r1, r1, #4
   31d04:	sub	r8, r8, #11
   31d08:	clz	r8, r8
   31d0c:	add	r0, r1, ip
   31d10:	lsr	r8, r8, #5
   31d14:	cmp	r3, #0
   31d18:	moveq	r8, #0
   31d1c:	cmp	r0, #70	; 0x46
   31d20:	movle	r3, #0
   31d24:	addle	sl, sp, #80	; 0x50
   31d28:	strle	r3, [sp, #36]	; 0x24
   31d2c:	bgt	32228 <fputs@plt+0x21138>
   31d30:	cmp	r8, #0
   31d34:	bne	3212c <fputs@plt+0x2103c>
   31d38:	str	r8, [sp]
   31d3c:	ldr	fp, [sp]
   31d40:	sub	r3, r7, #1
   31d44:	add	r2, fp, #1
   31d48:	add	ip, r3, #1
   31d4c:	ldrb	r1, [r3, #1]
   31d50:	add	r0, sl, r2
   31d54:	cmp	r6, r1
   31d58:	strb	r1, [sl, fp]
   31d5c:	movne	fp, r2
   31d60:	addeq	fp, fp, #2
   31d64:	strbeq	r6, [sl, r2]
   31d68:	add	r2, r3, #2
   31d6c:	addeq	r0, sl, fp
   31d70:	sub	r2, r2, r7
   31d74:	mov	r3, ip
   31d78:	cmp	r5, r2
   31d7c:	bgt	31d44 <fputs@plt+0x20c54>
   31d80:	cmp	r8, #0
   31d84:	str	fp, [sp]
   31d88:	bne	32108 <fputs@plt+0x21018>
   31d8c:	ldr	r3, [sp, #8]
   31d90:	sub	r7, r3, fp
   31d94:	ldr	r2, [sp, #4]
   31d98:	mov	r3, #0
   31d9c:	cmp	r7, r3
   31da0:	movle	r6, #0
   31da4:	movgt	r6, #1
   31da8:	strb	r3, [r0]
   31dac:	eor	r5, r2, #1
   31db0:	and	r5, r5, r6
   31db4:	b	31b7c <fputs@plt+0x20a8c>
   31db8:	sub	r2, r3, #48	; 0x30
   31dbc:	mov	r1, r3
   31dc0:	cmp	r2, #9
   31dc4:	mov	r2, #0
   31dc8:	bhi	31df0 <fputs@plt+0x20d00>
   31dcc:	add	r2, r2, r2, lsl #2
   31dd0:	add	r2, r1, r2, lsl #1
   31dd4:	ldrb	r1, [r4, #1]!
   31dd8:	sub	r2, r2, #48	; 0x30
   31ddc:	sub	r3, r1, #48	; 0x30
   31de0:	cmp	r3, #9
   31de4:	bls	31dcc <fputs@plt+0x20cdc>
   31de8:	mov	r3, r1
   31dec:	bic	r2, r2, #-2147483648	; 0x80000000
   31df0:	cmp	r3, #46	; 0x2e
   31df4:	mov	r5, r4
   31df8:	str	r2, [sp, #8]
   31dfc:	beq	31450 <fputs@plt+0x20360>
   31e00:	mvn	r2, #0
   31e04:	mov	r4, r5
   31e08:	str	r2, [sp]
   31e0c:	b	3148c <fputs@plt+0x2039c>
   31e10:	cmp	r3, #-2147483648	; 0x80000000
   31e14:	beq	31e9c <fputs@plt+0x20dac>
   31e18:	rsb	r3, r3, #0
   31e1c:	str	r3, [sp, #8]
   31e20:	mov	r3, #1
   31e24:	str	r3, [sp, #4]
   31e28:	b	31440 <fputs@plt+0x20350>
   31e2c:	ldr	r0, [sp, #56]	; 0x38
   31e30:	bl	29ebc <fputs@plt+0x18dcc>
   31e34:	str	r0, [sp, #8]
   31e38:	b	31434 <fputs@plt+0x20344>
   31e3c:	sub	r2, r3, #48	; 0x30
   31e40:	add	r4, r5, #1
   31e44:	cmp	r2, #9
   31e48:	mov	r2, r3
   31e4c:	movhi	r2, #0
   31e50:	strhi	r2, [sp]
   31e54:	bhi	3148c <fputs@plt+0x2039c>
   31e58:	mov	fp, #0
   31e5c:	add	fp, fp, fp, lsl #2
   31e60:	add	fp, r2, fp, lsl #1
   31e64:	ldrb	r2, [r4, #1]!
   31e68:	sub	fp, fp, #48	; 0x30
   31e6c:	sub	r3, r2, #48	; 0x30
   31e70:	cmp	r3, #9
   31e74:	bls	31e5c <fputs@plt+0x20d6c>
   31e78:	mov	r3, r2
   31e7c:	bic	r2, fp, #-2147483648	; 0x80000000
   31e80:	str	r2, [sp]
   31e84:	b	3148c <fputs@plt+0x2039c>
   31e88:	mov	r0, #1
   31e8c:	ldrb	r3, [r4, #2]
   31e90:	add	r4, r4, #2
   31e94:	str	r0, [sp, #40]	; 0x28
   31e98:	b	314b0 <fputs@plt+0x203c0>
   31e9c:	mov	r0, #1
   31ea0:	mov	r1, #0
   31ea4:	strd	r0, [sp, #4]
   31ea8:	b	31440 <fputs@plt+0x20350>
   31eac:	ldr	r2, [sp]
   31eb0:	cmp	r2, #-2147483648	; 0x80000000
   31eb4:	beq	32248 <fputs@plt+0x21158>
   31eb8:	rsb	r2, r2, #0
   31ebc:	str	r2, [sp]
   31ec0:	b	3148c <fputs@plt+0x2039c>
   31ec4:	ldr	r3, [sp, #32]
   31ec8:	str	r3, [sp, #44]	; 0x2c
   31ecc:	str	r3, [sp, #56]	; 0x38
   31ed0:	b	3130c <fputs@plt+0x2021c>
   31ed4:	cmp	r3, #0
   31ed8:	bne	32210 <fputs@plt+0x21120>
   31edc:	ldr	r3, [sp, #24]
   31ee0:	add	r3, r3, #4
   31ee4:	ldr	r2, [sp, #24]
   31ee8:	mov	r1, #0
   31eec:	str	r3, [sp, #24]
   31ef0:	str	r1, [sp, #40]	; 0x28
   31ef4:	mov	r1, #0
   31ef8:	ldr	r2, [r2]
   31efc:	mov	r0, r2
   31f00:	strd	r0, [sp, #48]	; 0x30
   31f04:	b	31628 <fputs@plt+0x20538>
   31f08:	mov	r2, #0
   31f0c:	mov	r1, sl
   31f10:	ldr	r0, [sp, #20]
   31f14:	bl	310f8 <fputs@plt+0x20008>
   31f18:	b	31be4 <fputs@plt+0x20af4>
   31f1c:	cmp	r3, #0
   31f20:	bne	32210 <fputs@plt+0x21120>
   31f24:	cmp	r0, #0
   31f28:	beq	3248c <fputs@plt+0x2139c>
   31f2c:	ldr	r3, [sp, #24]
   31f30:	ldr	r2, [sp, #32]
   31f34:	add	r3, r3, #7
   31f38:	bic	r1, r3, #7
   31f3c:	str	r2, [sp, #40]	; 0x28
   31f40:	ldrd	r2, [r1], #8
   31f44:	str	r1, [sp, #24]
   31f48:	strd	r2, [sp, #48]	; 0x30
   31f4c:	b	31628 <fputs@plt+0x20538>
   31f50:	ldr	r0, [sp, #56]	; 0x38
   31f54:	ldrd	r2, [r0]
   31f58:	cmp	r2, r3
   31f5c:	bgt	32274 <fputs@plt+0x21184>
   31f60:	ldr	r3, [sp]
   31f64:	vldr	d13, [pc, #820]	; 322a0 <fputs@plt+0x211b0>
   31f68:	cmn	r3, #1
   31f6c:	bne	31938 <fputs@plt+0x20848>
   31f70:	mov	r2, #6
   31f74:	mov	r3, #1
   31f78:	str	r2, [sp]
   31f7c:	b	3195c <fputs@plt+0x2086c>
   31f80:	ldr	r0, [sp, #56]	; 0x38
   31f84:	bl	32e5c <fputs@plt+0x21d6c>
   31f88:	cmp	r0, #0
   31f8c:	moveq	r8, r0
   31f90:	ldrbne	r8, [r0]
   31f94:	b	31acc <fputs@plt+0x209dc>
   31f98:	ldr	r0, [sp, #56]	; 0x38
   31f9c:	bl	32e5c <fputs@plt+0x21d6c>
   31fa0:	str	r0, [sp, #36]	; 0x24
   31fa4:	ldr	r3, [sp, #36]	; 0x24
   31fa8:	cmp	r3, #0
   31fac:	bne	31c90 <fputs@plt+0x20ba0>
   31fb0:	cmp	r8, #11
   31fb4:	beq	328c4 <fputs@plt+0x217d4>
   31fb8:	ldr	r7, [pc, #752]	; 322b0 <fputs@plt+0x211c0>
   31fbc:	add	r7, pc, r7
   31fc0:	ldr	r3, [sp]
   31fc4:	cmp	r3, #0
   31fc8:	ldrbne	r3, [r7]
   31fcc:	bne	31cac <fputs@plt+0x20bbc>
   31fd0:	add	sl, sp, #80	; 0x50
   31fd4:	ldr	r7, [sp, #8]
   31fd8:	mov	r0, sl
   31fdc:	b	31d94 <fputs@plt+0x20ca4>
   31fe0:	ldr	r0, [sp, #56]	; 0x38
   31fe4:	bl	32e5c <fputs@plt+0x21d6c>
   31fe8:	subs	sl, r0, #0
   31fec:	beq	32478 <fputs@plt+0x21388>
   31ff0:	mov	r3, #0
   31ff4:	ldr	r2, [sp, #24]
   31ff8:	str	r3, [sp, #36]	; 0x24
   31ffc:	b	31894 <fputs@plt+0x207a4>
   32000:	ldr	r0, [sp, #56]	; 0x38
   32004:	bl	29ebc <fputs@plt+0x18dcc>
   32008:	str	r0, [sp]
   3200c:	b	31478 <fputs@plt+0x20388>
   32010:	ldrd	r8, [sp, #48]	; 0x30
   32014:	mov	r2, #10
   32018:	mov	r3, #0
   3201c:	mov	r0, r8
   32020:	mov	r1, r9
   32024:	bl	93b14 <fputs@plt+0x82a24>
   32028:	cmp	r2, #3
   3202c:	mov	r6, r2
   32030:	bgt	32078 <fputs@plt+0x20f88>
   32034:	mov	r2, #10
   32038:	mov	r3, #0
   3203c:	mov	r0, r8
   32040:	mov	r1, r9
   32044:	bl	93b14 <fputs@plt+0x82a24>
   32048:	mov	r2, #10
   3204c:	mov	r3, #0
   32050:	bl	93b14 <fputs@plt+0x82a24>
   32054:	cmp	r3, #0
   32058:	cmpeq	r2, #1
   3205c:	beq	32078 <fputs@plt+0x20f88>
   32060:	ldr	r3, [pc, #588]	; 322b4 <fputs@plt+0x211c4>
   32064:	add	r3, pc, r3
   32068:	add	r6, r3, r6, lsl #1
   3206c:	ldrb	r3, [r6, #2761]	; 0xac9
   32070:	ldrb	r2, [r6, #2760]	; 0xac8
   32074:	b	32080 <fputs@plt+0x20f90>
   32078:	mov	r2, #116	; 0x74
   3207c:	mov	r3, #104	; 0x68
   32080:	ldr	r1, [sp, #16]
   32084:	sub	sl, r1, #2
   32088:	strb	r2, [r1, #-2]
   3208c:	strb	r3, [r1, #-1]
   32090:	b	31694 <fputs@plt+0x205a4>
   32094:	add	r0, r3, #10
   32098:	asr	r1, r0, #31
   3209c:	bl	21a40 <fputs@plt+0x10950>
   320a0:	cmp	r0, #0
   320a4:	beq	329fc <fputs@plt+0x2190c>
   320a8:	ldr	r3, [sp]
   320ac:	str	r0, [sp, #36]	; 0x24
   320b0:	add	r3, r3, #9
   320b4:	b	31680 <fputs@plt+0x20590>
   320b8:	ldr	r3, [sp, #8]
   320bc:	ldr	sl, [pc, #500]	; 322b8 <fputs@plt+0x211c8>
   320c0:	sub	r7, r3, #3
   320c4:	ldr	r3, [sp, #4]
   320c8:	cmp	r7, #0
   320cc:	movle	r6, #0
   320d0:	movgt	r6, #1
   320d4:	add	sl, pc, sl
   320d8:	eor	r5, r3, #1
   320dc:	mov	r3, #0
   320e0:	and	r5, r5, r6
   320e4:	str	r3, [sp, #36]	; 0x24
   320e8:	mov	r3, #3
   320ec:	str	r3, [sp]
   320f0:	b	31b7c <fputs@plt+0x20a8c>
   320f4:	ubfx	r3, r3, #0, #12
   320f8:	cmp	r3, #0
   320fc:	bne	31994 <fputs@plt+0x208a4>
   32100:	vldr	d7, [pc, #416]	; 322a8 <fputs@plt+0x211b8>
   32104:	b	319ac <fputs@plt+0x208bc>
   32108:	ldr	r3, [sp]
   3210c:	add	r3, r3, #1
   32110:	str	r3, [sp]
   32114:	ldr	r1, [sp]
   32118:	strb	r6, [r0]
   3211c:	add	r0, sl, r3
   32120:	ldr	r2, [sp, #8]
   32124:	sub	r7, r2, r1
   32128:	b	31d94 <fputs@plt+0x20ca4>
   3212c:	mov	r3, #1
   32130:	strb	r6, [sl]
   32134:	str	r3, [sp]
   32138:	b	31d3c <fputs@plt+0x20c4c>
   3213c:	ldr	r3, [sp, #8]
   32140:	sub	r7, r3, #1
   32144:	cmp	r7, #0
   32148:	movle	r6, #0
   3214c:	movgt	r6, #1
   32150:	and	r5, r5, r6
   32154:	b	31b28 <fputs@plt+0x20a38>
   32158:	ldr	r3, [sp]
   3215c:	cmp	r3, #0
   32160:	beq	32a14 <fputs@plt+0x21924>
   32164:	ldrb	r3, [sl]
   32168:	cmp	r3, #0
   3216c:	beq	32a30 <fputs@plt+0x21940>
   32170:	ldr	r3, [sp]
   32174:	rsb	ip, sl, #1
   32178:	sub	r0, r3, #1
   3217c:	mov	r3, sl
   32180:	add	r0, r0, sl
   32184:	b	32194 <fputs@plt+0x210a4>
   32188:	ldrb	r1, [r3, #1]!
   3218c:	cmp	r1, #0
   32190:	beq	321a0 <fputs@plt+0x210b0>
   32194:	cmp	r0, r3
   32198:	add	fp, ip, r3
   3219c:	bne	32188 <fputs@plt+0x21098>
   321a0:	ldr	r3, [sp, #8]
   321a4:	str	fp, [sp]
   321a8:	str	r2, [sp, #24]
   321ac:	sub	r7, r3, fp
   321b0:	cmp	r7, #0
   321b4:	movle	r6, #0
   321b8:	movgt	r6, #1
   321bc:	and	r5, r5, r6
   321c0:	b	31b7c <fputs@plt+0x20a8c>
   321c4:	mov	r2, #6
   321c8:	mov	r3, #1
   321cc:	str	r2, [sp]
   321d0:	b	31948 <fputs@plt+0x20858>
   321d4:	ldr	r2, [sp, #24]
   321d8:	ldr	r3, [sp, #24]
   321dc:	ldr	r0, [r2]
   321e0:	add	r3, r3, #4
   321e4:	str	r3, [sp, #24]
   321e8:	asr	r1, r0, #31
   321ec:	cmp	r0, #0
   321f0:	sbcs	r3, r1, #0
   321f4:	bge	31614 <fputs@plt+0x20524>
   321f8:	rsbs	r0, r0, #0
   321fc:	mov	r3, #45	; 0x2d
   32200:	rsc	r1, r1, #0
   32204:	str	r3, [sp, #40]	; 0x28
   32208:	strd	r0, [sp, #48]	; 0x30
   3220c:	b	3163c <fputs@plt+0x2054c>
   32210:	mov	r3, #0
   32214:	ldr	r0, [sp, #56]	; 0x38
   32218:	str	r3, [sp, #40]	; 0x28
   3221c:	bl	29ebc <fputs@plt+0x18dcc>
   32220:	strd	r0, [sp, #48]	; 0x30
   32224:	b	31628 <fputs@plt+0x20538>
   32228:	asr	r1, r0, #31
   3222c:	bl	21a40 <fputs@plt+0x10950>
   32230:	subs	sl, r0, #0
   32234:	beq	329fc <fputs@plt+0x2190c>
   32238:	str	sl, [sp, #36]	; 0x24
   3223c:	b	31d30 <fputs@plt+0x20c40>
   32240:	mov	r2, r3
   32244:	b	31854 <fputs@plt+0x20764>
   32248:	mvn	r2, #0
   3224c:	str	r2, [sp]
   32250:	b	3148c <fputs@plt+0x2039c>
   32254:	cmp	r9, #0
   32258:	movne	r3, #32
   3225c:	moveq	r3, #0
   32260:	str	r3, [sp, #40]	; 0x28
   32264:	b	31628 <fputs@plt+0x20538>
   32268:	cmp	r9, #0
   3226c:	movne	r9, #32
   32270:	b	31968 <fputs@plt+0x20878>
   32274:	ldr	r2, [r0, #8]
   32278:	add	r1, r3, #1
   3227c:	str	r1, [r0, #4]
   32280:	ldr	r0, [r2, r3, lsl #2]
   32284:	bl	29e9c <fputs@plt+0x18dac>
   32288:	vmov.f64	d13, d0
   3228c:	b	3192c <fputs@plt+0x2083c>
   32290:	ldr	r3, [sp, #32]
   32294:	ldr	sl, [sp, #36]	; 0x24
   32298:	str	r3, [sp, #36]	; 0x24
   3229c:	b	31894 <fputs@plt+0x207a4>
	...
   322ac:	svccc	0x00e00000
   322b0:	andeq	r6, r6, r8, lsr #23
   322b4:	andeq	r3, r6, r4, lsl #21
   322b8:	andeq	r6, r6, ip, lsl #21
   322bc:	strdeq	r2, [r6], -r8
   322c0:	andeq	r2, r6, r4, asr #32
   322c4:	andeq	r3, r6, r8, asr #10
   322c8:	bic	r2, r7, r7, asr #31
   322cc:	ldr	r3, [sp, #16]
   322d0:	str	r7, [sp, #40]	; 0x28
   322d4:	asr	r1, r2, #31
   322d8:	mov	r0, r2
   322dc:	str	r3, [sp, #48]	; 0x30
   322e0:	ldr	ip, [sp]
   322e4:	adds	r2, r0, ip
   322e8:	adc	r3, r1, ip, asr #31
   322ec:	ldr	r1, [sp, #8]
   322f0:	adds	sl, r2, r1
   322f4:	adc	fp, r3, r1, asr #31
   322f8:	cmp	sl, #56	; 0x38
   322fc:	mov	r2, sl
   32300:	mov	r3, fp
   32304:	sbcs	r3, r3, #0
   32308:	movlt	r3, #0
   3230c:	addlt	sl, sp, #80	; 0x50
   32310:	strlt	r3, [sp, #36]	; 0x24
   32314:	bge	32698 <fputs@plt+0x215a8>
   32318:	ldr	r0, [sp]
   3231c:	mov	r1, #10
   32320:	ldr	r3, [sp, #12]
   32324:	ldr	r2, [sp, #16]
   32328:	orr	lr, r3, r2
   3232c:	mov	r3, #16
   32330:	cmp	r0, #0
   32334:	orrgt	lr, lr, #1
   32338:	cmp	r9, #0
   3233c:	smlabb	r1, r1, r2, r3
   32340:	sxtb	lr, lr
   32344:	add	r2, sl, #1
   32348:	moveq	ip, sl
   3234c:	beq	32360 <fputs@plt+0x21270>
   32350:	mov	r3, sl
   32354:	mov	ip, r2
   32358:	strb	r9, [r3], #2
   3235c:	mov	r2, r3
   32360:	ldr	r3, [sp, #40]	; 0x28
   32364:	cmp	r3, #0
   32368:	bge	32628 <fputs@plt+0x21538>
   3236c:	mov	r0, #48	; 0x30
   32370:	cmp	lr, #0
   32374:	add	r3, r3, #1
   32378:	strb	r0, [ip]
   3237c:	beq	326b4 <fputs@plt+0x215c4>
   32380:	mov	r0, r2
   32384:	mov	r2, #46	; 0x2e
   32388:	cmp	r3, #0
   3238c:	strb	r2, [r0], #1
   32390:	beq	32a50 <fputs@plt+0x21960>
   32394:	ldr	fp, [sp]
   32398:	sub	r2, r0, r3
   3239c:	mov	r3, #48	; 0x30
   323a0:	strb	r3, [r0], #1
   323a4:	cmp	r0, r2
   323a8:	bne	323a0 <fputs@plt+0x212b0>
   323ac:	ldr	r3, [sp, #40]	; 0x28
   323b0:	add	fp, r3, fp
   323b4:	add	r3, fp, #1
   323b8:	str	r3, [sp]
   323bc:	ldr	r3, [sp]
   323c0:	cmp	r3, #0
   323c4:	ble	32410 <fputs@plt+0x21320>
   323c8:	add	fp, r2, r3
   323cc:	sub	r2, r2, #1
   323d0:	sub	r0, fp, #1
   323d4:	cmp	r1, #0
   323d8:	movle	r3, #48	; 0x30
   323dc:	ble	32400 <fputs@plt+0x21310>
   323e0:	vcvt.s32.f64	s13, d13
   323e4:	sub	r1, r1, #1
   323e8:	vcvt.f64.s32	d7, s13
   323ec:	vmov	r3, s13
   323f0:	vsub.f64	d13, d13, d7
   323f4:	add	r3, r3, #48	; 0x30
   323f8:	uxtb	r3, r3
   323fc:	vmul.f64	d13, d13, d9
   32400:	strb	r3, [r2, #1]!
   32404:	cmp	r0, r2
   32408:	bne	323d4 <fputs@plt+0x212e4>
   3240c:	mov	r2, fp
   32410:	ldr	r3, [sp, #48]	; 0x30
   32414:	and	lr, lr, #1
   32418:	tst	r3, lr
   3241c:	bne	32870 <fputs@plt+0x21780>
   32420:	cmp	r8, #3
   32424:	beq	32590 <fputs@plt+0x214a0>
   32428:	ldr	r3, [sp, #4]
   3242c:	mov	r1, #0
   32430:	ldr	r0, [sp, #8]
   32434:	strb	r1, [r2]
   32438:	eor	r5, r3, #1
   3243c:	sub	r3, r2, sl
   32440:	str	r3, [sp]
   32444:	and	r3, r5, r6
   32448:	ldr	ip, [sp]
   3244c:	cmp	ip, r0
   32450:	movge	r3, #0
   32454:	andlt	r3, r3, #1
   32458:	sub	r7, r0, ip
   3245c:	cmp	r3, r1
   32460:	bne	32954 <fputs@plt+0x21864>
   32464:	cmp	r7, r1
   32468:	movle	r6, #0
   3246c:	movgt	r6, #1
   32470:	and	r5, r5, r6
   32474:	b	31b7c <fputs@plt+0x20a8c>
   32478:	str	sl, [sp, #36]	; 0x24
   3247c:	ldr	sl, [pc, #-456]	; 322bc <fputs@plt+0x211cc>
   32480:	ldr	r2, [sp, #24]
   32484:	add	sl, pc, sl
   32488:	b	31894 <fputs@plt+0x207a4>
   3248c:	ldr	r3, [sp, #40]	; 0x28
   32490:	cmp	r3, #0
   32494:	ldr	r3, [sp, #24]
   32498:	add	r3, r3, #4
   3249c:	bne	31ee4 <fputs@plt+0x20df4>
   324a0:	ldr	r2, [sp, #24]
   324a4:	mov	r1, #0
   324a8:	str	r3, [sp, #24]
   324ac:	ldr	r2, [r2]
   324b0:	mov	r0, r2
   324b4:	strd	r0, [sp, #48]	; 0x30
   324b8:	b	31628 <fputs@plt+0x20538>
   324bc:	add	r2, r3, r1
   324c0:	add	r3, r3, #2800	; 0xaf0
   324c4:	ldrb	r2, [r2, #2808]	; 0xaf8
   324c8:	add	r3, r3, #8
   324cc:	add	r3, r3, r1
   324d0:	cmp	r2, #0
   324d4:	beq	31780 <fputs@plt+0x20690>
   324d8:	strb	r2, [sl, #-1]!
   324dc:	ldrb	r2, [r3, #1]!
   324e0:	cmp	r2, #0
   324e4:	bne	324d8 <fputs@plt+0x213e8>
   324e8:	b	31780 <fputs@plt+0x20690>
   324ec:	ldr	r6, [sp, #20]
   324f0:	ldr	r1, [r3]
   324f4:	mov	r0, r6
   324f8:	bl	310f8 <fputs@plt+0x20008>
   324fc:	mov	r2, #0
   32500:	mov	r1, sl
   32504:	str	r5, [sp, #24]
   32508:	mov	r0, r6
   3250c:	bl	310f8 <fputs@plt+0x20008>
   32510:	b	31be4 <fputs@plt+0x20af4>
   32514:	mov	r5, #0
   32518:	sub	r1, r1, #1
   3251c:	ldr	r0, [sp, #20]
   32520:	mov	r2, #32
   32524:	mov	r6, r5
   32528:	mvn	r7, #0
   3252c:	bl	31204 <fputs@plt+0x20114>
   32530:	b	31b18 <fputs@plt+0x20a28>
   32534:	ldr	sl, [pc, #-636]	; 322c0 <fputs@plt+0x211d0>
   32538:	add	sl, pc, sl
   3253c:	b	31894 <fputs@plt+0x207a4>
   32540:	vcmpe.f64	d13, d12
   32544:	vmrs	APSR_nzcv, fpscr
   32548:	blt	329b4 <fputs@plt+0x218c4>
   3254c:	ldr	fp, [sp]
   32550:	vmov.f64	d6, d12
   32554:	mov	r7, #0
   32558:	movw	r1, #350	; 0x15e
   3255c:	vmul.f64	d5, d6, d12
   32560:	add	r7, r7, #100	; 0x64
   32564:	cmp	r7, r1
   32568:	movgt	r3, #0
   3256c:	movle	r3, #1
   32570:	vcmpe.f64	d5, d13
   32574:	vmrs	APSR_nzcv, fpscr
   32578:	movhi	r2, #0
   3257c:	andls	r2, r3, #1
   32580:	cmp	r2, #0
   32584:	beq	326ec <fputs@plt+0x215fc>
   32588:	vmov.f64	d6, d5
   3258c:	b	3255c <fputs@plt+0x2146c>
   32590:	ldr	r3, [pc, #-724]	; 322c4 <fputs@plt+0x211d4>
   32594:	cmp	r7, #0
   32598:	rsblt	r7, r7, #0
   3259c:	ldr	r1, [sp, #28]
   325a0:	add	r3, pc, r3
   325a4:	add	r0, r1, r5
   325a8:	mov	r1, r2
   325ac:	add	r0, r3, r0, lsl #1
   325b0:	ldrb	r0, [r0, #2624]	; 0xa40
   325b4:	add	r3, r3, r0
   325b8:	ldrb	r3, [r3, #2772]	; 0xad4
   325bc:	strb	r3, [r1], #2
   325c0:	movlt	r3, #45	; 0x2d
   325c4:	movge	r3, #43	; 0x2b
   325c8:	cmp	r7, #99	; 0x63
   325cc:	strb	r3, [r2, #1]
   325d0:	ble	325f8 <fputs@plt+0x21508>
   325d4:	movw	r3, #34079	; 0x851f
   325d8:	movt	r3, #20971	; 0x51eb
   325dc:	mov	r0, #100	; 0x64
   325e0:	add	r1, r2, #3
   325e4:	umull	ip, r3, r3, r7
   325e8:	lsr	r3, r3, #5
   325ec:	mls	r7, r0, r3, r7
   325f0:	add	r3, r3, #48	; 0x30
   325f4:	strb	r3, [r2, #2]
   325f8:	movw	r3, #52429	; 0xcccd
   325fc:	movt	r3, #52428	; 0xcccc
   32600:	mov	r2, r1
   32604:	umull	r0, r3, r3, r7
   32608:	lsr	r3, r3, #3
   3260c:	add	r0, r3, r3, lsl #2
   32610:	add	r3, r3, #48	; 0x30
   32614:	sub	r0, r7, r0, lsl #1
   32618:	strb	r3, [r2], #2
   3261c:	add	r3, r0, #48	; 0x30
   32620:	strb	r3, [r1, #1]
   32624:	b	32428 <fputs@plt+0x21338>
   32628:	ldr	fp, [sp]
   3262c:	sub	r2, ip, #1
   32630:	ldr	r3, [sp, #40]	; 0x28
   32634:	add	r0, ip, r3
   32638:	cmp	r1, #0
   3263c:	movle	r3, #48	; 0x30
   32640:	ble	32664 <fputs@plt+0x21574>
   32644:	vcvt.s32.f64	s13, d13
   32648:	sub	r1, r1, #1
   3264c:	vcvt.f64.s32	d7, s13
   32650:	vmov	r3, s13
   32654:	vsub.f64	d13, d13, d7
   32658:	add	r3, r3, #48	; 0x30
   3265c:	uxtb	r3, r3
   32660:	vmul.f64	d13, d13, d9
   32664:	strb	r3, [r2, #1]!
   32668:	cmp	r0, r2
   3266c:	bne	32638 <fputs@plt+0x21548>
   32670:	ldr	r3, [sp, #40]	; 0x28
   32674:	cmp	lr, #0
   32678:	str	fp, [sp]
   3267c:	add	r3, r3, #1
   32680:	add	r2, ip, r3
   32684:	beq	32410 <fputs@plt+0x21320>
   32688:	mov	r0, #46	; 0x2e
   3268c:	add	r2, r2, #1
   32690:	strb	r0, [ip, r3]
   32694:	b	323bc <fputs@plt+0x212cc>
   32698:	adds	r0, r2, #15
   3269c:	adc	r1, fp, #0
   326a0:	bl	21a40 <fputs@plt+0x10950>
   326a4:	subs	sl, r0, #0
   326a8:	beq	329fc <fputs@plt+0x2190c>
   326ac:	str	sl, [sp, #36]	; 0x24
   326b0:	b	32318 <fputs@plt+0x21228>
   326b4:	cmp	r3, #0
   326b8:	movne	r0, r2
   326bc:	bne	32394 <fputs@plt+0x212a4>
   326c0:	b	32420 <fputs@plt+0x21330>
   326c4:	cmp	r8, #3
   326c8:	beq	3291c <fputs@plt+0x2182c>
   326cc:	ldr	r3, [sp, #16]
   326d0:	bic	r2, r7, r7, asr #31
   326d4:	mov	r8, #2
   326d8:	str	r7, [sp, #40]	; 0x28
   326dc:	mov	r0, r2
   326e0:	asr	r1, r2, #31
   326e4:	str	r3, [sp, #48]	; 0x30
   326e8:	b	322e0 <fputs@plt+0x211f0>
   326ec:	vldr	d5, [pc, #868]	; 32a58 <fputs@plt+0x21968>
   326f0:	str	fp, [sp]
   326f4:	vmul.f64	d5, d6, d5
   326f8:	vcmpe.f64	d13, d5
   326fc:	vmrs	APSR_nzcv, fpscr
   32700:	movlt	r2, #0
   32704:	andge	r2, r3, #1
   32708:	cmp	r2, #0
   3270c:	beq	329d0 <fputs@plt+0x218e0>
   32710:	vldr	d4, [pc, #832]	; 32a58 <fputs@plt+0x21968>
   32714:	movw	r1, #350	; 0x15e
   32718:	ldr	fp, [sp]
   3271c:	b	32724 <fputs@plt+0x21634>
   32720:	vmov.f64	d5, d6
   32724:	vmul.f64	d6, d5, d4
   32728:	add	r7, r7, #10
   3272c:	cmp	r7, r1
   32730:	movgt	r3, #0
   32734:	movle	r3, #1
   32738:	vcmpe.f64	d6, d13
   3273c:	vmrs	APSR_nzcv, fpscr
   32740:	movhi	r2, #0
   32744:	andls	r2, r3, #1
   32748:	cmp	r2, #0
   3274c:	bne	32720 <fputs@plt+0x21630>
   32750:	str	fp, [sp]
   32754:	vmul.f64	d4, d5, d9
   32758:	vcmpe.f64	d4, d13
   3275c:	vmrs	APSR_nzcv, fpscr
   32760:	movhi	r3, #0
   32764:	andls	r3, r3, #1
   32768:	cmp	r3, #0
   3276c:	beq	329c8 <fputs@plt+0x218d8>
   32770:	movw	r2, #350	; 0x15e
   32774:	ldr	fp, [sp]
   32778:	b	32780 <fputs@plt+0x21690>
   3277c:	vmov.f64	d4, d6
   32780:	vmul.f64	d6, d4, d9
   32784:	add	r7, r7, #1
   32788:	vcmpe.f64	d6, d13
   3278c:	vmrs	APSR_nzcv, fpscr
   32790:	movls	r3, #1
   32794:	movhi	r3, #0
   32798:	cmp	r7, r2
   3279c:	movgt	r3, #0
   327a0:	andle	r3, r3, #1
   327a4:	cmp	r3, #0
   327a8:	bne	3277c <fputs@plt+0x2168c>
   327ac:	str	fp, [sp]
   327b0:	vdiv.f64	d13, d13, d4
   327b4:	vcmpe.f64	d13, d11
   327b8:	vmrs	APSR_nzcv, fpscr
   327bc:	bpl	327e0 <fputs@plt+0x216f0>
   327c0:	vldr	d6, [pc, #664]	; 32a60 <fputs@plt+0x21970>
   327c4:	ldr	fp, [sp]
   327c8:	vmul.f64	d13, d13, d6
   327cc:	sub	r7, r7, #8
   327d0:	vcmpe.f64	d13, d11
   327d4:	vmrs	APSR_nzcv, fpscr
   327d8:	bmi	327c8 <fputs@plt+0x216d8>
   327dc:	str	fp, [sp]
   327e0:	vcmpe.f64	d13, d10
   327e4:	vmrs	APSR_nzcv, fpscr
   327e8:	bpl	32808 <fputs@plt+0x21718>
   327ec:	ldr	fp, [sp]
   327f0:	vmul.f64	d13, d13, d9
   327f4:	sub	r7, r7, #1
   327f8:	vcmpe.f64	d13, d10
   327fc:	vmrs	APSR_nzcv, fpscr
   32800:	bmi	327f0 <fputs@plt+0x21700>
   32804:	str	fp, [sp]
   32808:	movw	r3, #350	; 0x15e
   3280c:	cmp	r7, r3
   32810:	ble	319e4 <fputs@plt+0x208f4>
   32814:	ldr	r3, [pc, #596]	; 32a70 <fputs@plt+0x21980>
   32818:	cmp	r9, #0
   3281c:	add	sl, sp, #80	; 0x50
   32820:	movne	r2, #1
   32824:	moveq	r2, #0
   32828:	strb	r9, [sp, #80]	; 0x50
   3282c:	ldr	r1, [sp, #4]
   32830:	add	r3, pc, r3
   32834:	ldr	r3, [r3]
   32838:	eor	r5, r1, #1
   3283c:	str	r3, [sl, r2]
   32840:	ldr	r3, [sp, #8]
   32844:	beq	329d8 <fputs@plt+0x218e8>
   32848:	sub	r7, r3, #4
   3284c:	mov	r3, #0
   32850:	cmp	r7, #0
   32854:	str	r3, [sp, #36]	; 0x24
   32858:	mov	r3, #4
   3285c:	movle	r6, #0
   32860:	movgt	r6, #1
   32864:	and	r5, r5, r6
   32868:	str	r3, [sp]
   3286c:	b	31b7c <fputs@plt+0x20a8c>
   32870:	ldrb	r1, [r2, #-1]
   32874:	cmp	r1, #48	; 0x30
   32878:	bne	32898 <fputs@plt+0x217a8>
   3287c:	sub	r3, r2, #1
   32880:	mov	r0, #0
   32884:	mov	r2, r3
   32888:	strb	r0, [r3]
   3288c:	ldrb	r1, [r3, #-1]!
   32890:	cmp	r1, #48	; 0x30
   32894:	beq	32884 <fputs@plt+0x21794>
   32898:	cmp	r1, #46	; 0x2e
   3289c:	bne	32420 <fputs@plt+0x21330>
   328a0:	ldr	r3, [sp, #16]
   328a4:	cmp	r3, #0
   328a8:	movne	r3, #48	; 0x30
   328ac:	strbne	r3, [r2], #1
   328b0:	bne	32420 <fputs@plt+0x21330>
   328b4:	ldr	r3, [sp, #16]
   328b8:	sub	r2, r2, #1
   328bc:	strb	r3, [r2]
   328c0:	b	32420 <fputs@plt+0x21330>
   328c4:	ldr	r7, [pc, #424]	; 32a74 <fputs@plt+0x21984>
   328c8:	add	r7, pc, r7
   328cc:	b	31fc0 <fputs@plt+0x20ed0>
   328d0:	cmp	r8, #11
   328d4:	bne	32938 <fputs@plt+0x21848>
   328d8:	mov	r3, #2
   328dc:	mov	r2, #0
   328e0:	add	sl, sp, #80	; 0x50
   328e4:	add	r0, sp, #81	; 0x51
   328e8:	str	r3, [sp]
   328ec:	str	r2, [sp, #36]	; 0x24
   328f0:	strb	r6, [sp, #80]	; 0x50
   328f4:	b	32114 <fputs@plt+0x21024>
   328f8:	ldr	r3, [sp]
   328fc:	bic	r2, r7, r7, asr #31
   32900:	mov	r8, #2
   32904:	str	r7, [sp, #40]	; 0x28
   32908:	mov	r0, r2
   3290c:	asr	r1, r2, #31
   32910:	sub	r3, r3, r7
   32914:	str	r3, [sp]
   32918:	b	322e0 <fputs@plt+0x211f0>
   3291c:	ldr	r3, [sp, #16]
   32920:	mov	r0, #0
   32924:	mov	r1, #0
   32928:	str	r3, [sp, #48]	; 0x30
   3292c:	mov	r3, #0
   32930:	str	r3, [sp, #40]	; 0x28
   32934:	b	322e0 <fputs@plt+0x211f0>
   32938:	mov	fp, #0
   3293c:	add	sl, sp, #80	; 0x50
   32940:	ldr	r7, [sp, #8]
   32944:	mov	r0, sl
   32948:	str	fp, [sp]
   3294c:	str	fp, [sp, #36]	; 0x24
   32950:	b	31d94 <fputs@plt+0x20ca4>
   32954:	ldr	r3, [sp, #8]
   32958:	cmp	r7, r3
   3295c:	bgt	32978 <fputs@plt+0x21888>
   32960:	add	r3, r3, #1
   32964:	add	r3, sl, r3
   32968:	cmp	sl, r2
   3296c:	ldrb	r1, [r2], #-1
   32970:	strb	r1, [r3, #-1]!
   32974:	bne	32968 <fputs@plt+0x21878>
   32978:	cmp	r9, #0
   3297c:	moveq	r3, sl
   32980:	addne	r3, sl, #1
   32984:	mov	r2, #48	; 0x30
   32988:	add	r7, r3, r7
   3298c:	strb	r2, [r3], #1
   32990:	cmp	r7, r3
   32994:	bne	3298c <fputs@plt+0x2189c>
   32998:	mov	r1, sl
   3299c:	ldr	r2, [sp, #8]
   329a0:	ldr	r0, [sp, #20]
   329a4:	bl	310f8 <fputs@plt+0x20008>
   329a8:	b	31bc8 <fputs@plt+0x20ad8>
   329ac:	vldr	d7, [pc, #180]	; 32a68 <fputs@plt+0x21978>
   329b0:	b	319b4 <fputs@plt+0x208c4>
   329b4:	vmov.f64	d6, d10
   329b8:	mov	r3, #1
   329bc:	mov	r7, #0
   329c0:	vldr	d5, [pc, #144]	; 32a58 <fputs@plt+0x21968>
   329c4:	b	326f8 <fputs@plt+0x21608>
   329c8:	vmov.f64	d4, d5
   329cc:	b	327b0 <fputs@plt+0x216c0>
   329d0:	vmov.f64	d5, d6
   329d4:	b	32754 <fputs@plt+0x21664>
   329d8:	sub	r7, r3, #3
   329dc:	mov	r3, #3
   329e0:	cmp	r7, #0
   329e4:	movle	r6, #0
   329e8:	movgt	r6, #1
   329ec:	str	r3, [sp]
   329f0:	and	r5, r5, r6
   329f4:	str	r9, [sp, #36]	; 0x24
   329f8:	b	31b7c <fputs@plt+0x20a8c>
   329fc:	ldr	r1, [sp, #20]
   32a00:	mov	r3, #1
   32a04:	mov	r2, #0
   32a08:	str	r2, [r1, #16]
   32a0c:	strb	r3, [r1, #24]
   32a10:	b	31818 <fputs@plt+0x20728>
   32a14:	ldr	r7, [sp, #8]
   32a18:	str	r2, [sp, #24]
   32a1c:	cmp	r7, #0
   32a20:	movle	r6, #0
   32a24:	movgt	r6, #1
   32a28:	and	r5, r5, r6
   32a2c:	b	31b7c <fputs@plt+0x20a8c>
   32a30:	ldr	r7, [sp, #8]
   32a34:	str	r3, [sp]
   32a38:	str	r2, [sp, #24]
   32a3c:	cmp	r7, #0
   32a40:	movle	r6, #0
   32a44:	movgt	r6, #1
   32a48:	and	r5, r5, r6
   32a4c:	b	31b7c <fputs@plt+0x20a8c>
   32a50:	mov	r2, r0
   32a54:	b	323bc <fputs@plt+0x212cc>
   32a58:	andcs	r0, r0, r0
   32a5c:	andmi	sl, r2, #95	; 0x5f
   32a60:	andeq	r0, r0, r0
   32a64:	orrsmi	sp, r7, r4, lsl #15
   32a68:	andeq	r0, r0, r0
   32a6c:	svccc	0x00e00000
   32a70:	andeq	r6, r6, r0, asr #6
   32a74:	andeq	r8, r6, r4, asr #18
   32a78:	str	r4, [sp, #-8]!
   32a7c:	str	lr, [sp, #4]
   32a80:	subs	lr, r0, #0
   32a84:	sub	sp, sp, #32
   32a88:	movle	r0, r1
   32a8c:	ble	32ad4 <fputs@plt+0x219e4>
   32a90:	mov	r0, r1
   32a94:	mov	r4, r2
   32a98:	mov	ip, #0
   32a9c:	mov	r1, r4
   32aa0:	add	r4, sp, #4
   32aa4:	mov	r2, r3
   32aa8:	str	ip, [sp, #4]
   32aac:	str	r0, [sp, #8]
   32ab0:	str	r0, [sp, #12]
   32ab4:	mov	r0, r4
   32ab8:	str	ip, [sp, #16]
   32abc:	str	lr, [sp, #20]
   32ac0:	str	ip, [sp, #24]
   32ac4:	strh	ip, [sp, #28]
   32ac8:	bl	312b0 <fputs@plt+0x201c0>
   32acc:	mov	r0, r4
   32ad0:	bl	240c4 <fputs@plt+0x12fd4>
   32ad4:	add	sp, sp, #32
   32ad8:	ldr	r4, [sp]
   32adc:	add	sp, sp, #4
   32ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   32ae4:	push	{r2, r3}
   32ae8:	push	{lr}		; (str lr, [sp, #-4]!)
   32aec:	sub	sp, sp, #12
   32af0:	ldr	r2, [sp, #16]
   32af4:	add	ip, sp, #20
   32af8:	mov	r3, ip
   32afc:	str	ip, [sp, #4]
   32b00:	bl	32a78 <fputs@plt+0x21988>
   32b04:	add	sp, sp, #12
   32b08:	pop	{lr}		; (ldr lr, [sp], #4)
   32b0c:	add	sp, sp, #8
   32b10:	bx	lr
   32b14:	ldr	r3, [r0, #24]
   32b18:	strd	r4, [sp, #-28]!	; 0xffffffe4
   32b1c:	mov	r5, r0
   32b20:	mov	r4, r2
   32b24:	strd	r6, [sp, #8]
   32b28:	mov	r6, r1
   32b2c:	ldrh	r7, [r0, #8]
   32b30:	strd	r8, [sp, #16]
   32b34:	cmp	r3, #31
   32b38:	str	lr, [sp, #24]
   32b3c:	sub	sp, sp, #12
   32b40:	ble	32c08 <fputs@plt+0x21b18>
   32b44:	ldr	r1, [r0, #20]
   32b48:	and	r3, r7, #13
   32b4c:	strh	r3, [r0, #8]
   32b50:	str	r1, [r0, #16]
   32b54:	tst	r7, #4
   32b58:	ldrd	r8, [r5]
   32b5c:	bne	32bf0 <fputs@plt+0x21b00>
   32b60:	ldr	r2, [pc, #188]	; 32c24 <fputs@plt+0x21b34>
   32b64:	mov	r0, #32
   32b68:	strd	r8, [sp]
   32b6c:	add	r2, pc, r2
   32b70:	bl	32ae4 <fputs@plt+0x219f4>
   32b74:	ldr	r0, [r5, #16]
   32b78:	cmp	r0, #0
   32b7c:	beq	32b88 <fputs@plt+0x21a98>
   32b80:	bl	10f34 <strlen@plt>
   32b84:	bic	r0, r0, #-1073741824	; 0xc0000000
   32b88:	ldrh	r3, [r5, #8]
   32b8c:	cmp	r4, #0
   32b90:	mov	r2, #1
   32b94:	strb	r2, [r5, #10]
   32b98:	str	r0, [r5, #12]
   32b9c:	bicne	r3, r3, #12
   32ba0:	orr	r3, r3, #512	; 0x200
   32ba4:	orr	r3, r3, #2
   32ba8:	eor	r4, r3, #2
   32bac:	ubfx	r4, r4, #1, #1
   32bb0:	strh	r3, [r5, #8]
   32bb4:	cmp	r6, #1
   32bb8:	orreq	r4, r4, #1
   32bbc:	cmp	r4, #0
   32bc0:	movne	r0, #0
   32bc4:	bne	32bd8 <fputs@plt+0x21ae8>
   32bc8:	mov	r1, r6
   32bcc:	mov	r0, r5
   32bd0:	bl	2d870 <fputs@plt+0x1c780>
   32bd4:	mov	r0, r4
   32bd8:	add	sp, sp, #12
   32bdc:	ldrd	r4, [sp]
   32be0:	ldrd	r6, [sp, #8]
   32be4:	ldrd	r8, [sp, #16]
   32be8:	add	sp, sp, #24
   32bec:	pop	{pc}		; (ldr pc, [sp], #4)
   32bf0:	ldr	r2, [pc, #48]	; 32c28 <fputs@plt+0x21b38>
   32bf4:	mov	r0, #32
   32bf8:	strd	r8, [sp]
   32bfc:	add	r2, pc, r2
   32c00:	bl	32ae4 <fputs@plt+0x219f4>
   32c04:	b	32b74 <fputs@plt+0x21a84>
   32c08:	mov	r1, #32
   32c0c:	bl	2c2bc <fputs@plt+0x1b1cc>
   32c10:	cmp	r0, #0
   32c14:	movne	r0, #7
   32c18:	bne	32bd8 <fputs@plt+0x21ae8>
   32c1c:	ldr	r1, [r5, #16]
   32c20:	b	32b54 <fputs@plt+0x21a64>
   32c24:	andeq	r6, r6, r0, lsl r0
   32c28:	andeq	r5, r6, r8, ror pc
   32c2c:	ldrh	r3, [r0, #8]
   32c30:	strd	r4, [sp, #-16]!
   32c34:	mov	r4, r0
   32c38:	bic	r5, r1, #8
   32c3c:	str	r6, [sp, #8]
   32c40:	str	lr, [sp, #12]
   32c44:	ands	r2, r3, #18
   32c48:	beq	32d04 <fputs@plt+0x21c14>
   32c4c:	orr	r2, r3, #2
   32c50:	tst	r3, #16384	; 0x4000
   32c54:	mov	r6, r1
   32c58:	strh	r2, [r0, #8]
   32c5c:	bne	32cc0 <fputs@plt+0x21bd0>
   32c60:	ldrb	r3, [r0, #10]
   32c64:	cmp	r3, r5
   32c68:	beq	32c78 <fputs@plt+0x21b88>
   32c6c:	mov	r1, r5
   32c70:	mov	r0, r4
   32c74:	bl	2d870 <fputs@plt+0x1c780>
   32c78:	tst	r6, #8
   32c7c:	beq	32c8c <fputs@plt+0x21b9c>
   32c80:	ldr	r3, [r4, #16]
   32c84:	tst	r3, #1
   32c88:	bne	32ce0 <fputs@plt+0x21bf0>
   32c8c:	ldrh	r2, [r4, #8]
   32c90:	movw	r3, #514	; 0x202
   32c94:	and	r3, r3, r2
   32c98:	cmp	r3, #2
   32c9c:	beq	32d0c <fputs@plt+0x21c1c>
   32ca0:	ldrb	r3, [r4, #10]
   32ca4:	cmp	r3, r5
   32ca8:	bne	32cf0 <fputs@plt+0x21c00>
   32cac:	ldr	r6, [sp, #8]
   32cb0:	ldr	r0, [r4, #16]
   32cb4:	ldrd	r4, [sp]
   32cb8:	add	sp, sp, #12
   32cbc:	pop	{pc}		; (ldr pc, [sp], #4)
   32cc0:	bl	2c660 <fputs@plt+0x1b570>
   32cc4:	ldrb	r3, [r4, #10]
   32cc8:	cmp	r3, r5
   32ccc:	beq	32c78 <fputs@plt+0x21b88>
   32cd0:	ldrh	r3, [r4, #8]
   32cd4:	tst	r3, #2
   32cd8:	beq	32c78 <fputs@plt+0x21b88>
   32cdc:	b	32c6c <fputs@plt+0x21b7c>
   32ce0:	mov	r0, r4
   32ce4:	bl	2c6ec <fputs@plt+0x1b5fc>
   32ce8:	cmp	r0, #0
   32cec:	beq	32c8c <fputs@plt+0x21b9c>
   32cf0:	ldrd	r4, [sp]
   32cf4:	mov	r0, #0
   32cf8:	ldr	r6, [sp, #8]
   32cfc:	add	sp, sp, #12
   32d00:	pop	{pc}		; (ldr pc, [sp], #4)
   32d04:	bl	32b14 <fputs@plt+0x21a24>
   32d08:	b	32ca0 <fputs@plt+0x21bb0>
   32d0c:	mov	r0, r4
   32d10:	bl	2e1b8 <fputs@plt+0x1d0c8>
   32d14:	b	32ca0 <fputs@plt+0x21bb0>
   32d18:	str	r4, [sp, #-8]!
   32d1c:	mov	r4, r0
   32d20:	str	lr, [sp, #4]
   32d24:	bl	32c2c <fputs@plt+0x21b3c>
   32d28:	cmp	r0, #0
   32d2c:	ldrne	r0, [r4, #12]
   32d30:	ldr	r4, [sp]
   32d34:	add	sp, sp, #4
   32d38:	pop	{pc}		; (ldr pc, [sp], #4)
   32d3c:	ldrh	r3, [r0, #8]
   32d40:	tst	r3, #2
   32d44:	beq	32d54 <fputs@plt+0x21c64>
   32d48:	ldrb	r2, [r0, #10]
   32d4c:	cmp	r2, r1
   32d50:	beq	32d88 <fputs@plt+0x21c98>
   32d54:	ands	r2, r3, #16
   32d58:	beq	32d78 <fputs@plt+0x21c88>
   32d5c:	tst	r3, #16384	; 0x4000
   32d60:	ldr	r3, [r0, #12]
   32d64:	beq	32d70 <fputs@plt+0x21c80>
   32d68:	ldr	r2, [r0]
   32d6c:	add	r3, r3, r2
   32d70:	mov	r0, r3
   32d74:	bx	lr
   32d78:	tst	r3, #1
   32d7c:	movne	r3, r2
   32d80:	bne	32d70 <fputs@plt+0x21c80>
   32d84:	b	32d18 <fputs@plt+0x21c28>
   32d88:	ldr	r3, [r0, #12]
   32d8c:	mov	r0, r3
   32d90:	bx	lr
   32d94:	mov	r1, #1
   32d98:	b	32d3c <fputs@plt+0x21c4c>
   32d9c:	strd	r4, [sp, #-16]!
   32da0:	mov	r5, r0
   32da4:	str	r6, [sp, #8]
   32da8:	str	lr, [sp, #12]
   32dac:	bl	21194 <fputs@plt+0x100a4>
   32db0:	bl	32d94 <fputs@plt+0x21ca4>
   32db4:	mov	r4, r0
   32db8:	mov	r0, r5
   32dbc:	bl	21138 <fputs@plt+0x10048>
   32dc0:	mov	r0, r4
   32dc4:	ldrd	r4, [sp]
   32dc8:	ldr	r6, [sp, #8]
   32dcc:	add	sp, sp, #12
   32dd0:	pop	{pc}		; (ldr pc, [sp], #4)
   32dd4:	mov	r1, #2
   32dd8:	b	32d3c <fputs@plt+0x21c4c>
   32ddc:	strd	r4, [sp, #-16]!
   32de0:	mov	r5, r0
   32de4:	str	r6, [sp, #8]
   32de8:	str	lr, [sp, #12]
   32dec:	bl	21194 <fputs@plt+0x100a4>
   32df0:	bl	32dd4 <fputs@plt+0x21ce4>
   32df4:	mov	r4, r0
   32df8:	mov	r0, r5
   32dfc:	bl	21138 <fputs@plt+0x10048>
   32e00:	mov	r0, r4
   32e04:	ldrd	r4, [sp]
   32e08:	ldr	r6, [sp, #8]
   32e0c:	add	sp, sp, #12
   32e10:	pop	{pc}		; (ldr pc, [sp], #4)
   32e14:	cmp	r0, #0
   32e18:	beq	32e3c <fputs@plt+0x21d4c>
   32e1c:	ldrh	r3, [r0, #8]
   32e20:	movw	r2, #514	; 0x202
   32e24:	bics	r2, r2, r3
   32e28:	beq	32e40 <fputs@plt+0x21d50>
   32e2c:	tst	r3, #1
   32e30:	bne	32e38 <fputs@plt+0x21d48>
   32e34:	b	32c2c <fputs@plt+0x21b3c>
   32e38:	mov	r0, #0
   32e3c:	bx	lr
   32e40:	ldrb	r2, [r0, #10]
   32e44:	cmp	r2, r1
   32e48:	bne	32e2c <fputs@plt+0x21d3c>
   32e4c:	ldr	r0, [r0, #16]
   32e50:	bx	lr
   32e54:	mov	r1, #1
   32e58:	b	32e14 <fputs@plt+0x21d24>
   32e5c:	ldrd	r2, [r0]
   32e60:	cmp	r2, r3
   32e64:	ble	32e7c <fputs@plt+0x21d8c>
   32e68:	ldr	r2, [r0, #8]
   32e6c:	add	r1, r3, #1
   32e70:	str	r1, [r0, #4]
   32e74:	ldr	r0, [r2, r3, lsl #2]
   32e78:	b	32e54 <fputs@plt+0x21d64>
   32e7c:	mov	r0, #0
   32e80:	bx	lr
   32e84:	ldrh	r2, [r0, #8]
   32e88:	tst	r2, #18
   32e8c:	beq	32ee0 <fputs@plt+0x21df0>
   32e90:	str	r4, [sp, #-8]!
   32e94:	mov	r4, r0
   32e98:	str	lr, [sp, #4]
   32e9c:	bl	2c660 <fputs@plt+0x1b570>
   32ea0:	cmp	r0, #0
   32ea4:	bne	32ed0 <fputs@plt+0x21de0>
   32ea8:	ldrh	r3, [r4, #8]
   32eac:	ldr	r2, [r4, #12]
   32eb0:	orr	r3, r3, #16
   32eb4:	cmp	r2, #0
   32eb8:	strh	r3, [r4, #8]
   32ebc:	beq	32ed0 <fputs@plt+0x21de0>
   32ec0:	ldr	r0, [r4, #16]
   32ec4:	ldr	r4, [sp]
   32ec8:	add	sp, sp, #4
   32ecc:	pop	{pc}		; (ldr pc, [sp], #4)
   32ed0:	ldr	r4, [sp]
   32ed4:	add	sp, sp, #4
   32ed8:	mov	r0, #0
   32edc:	pop	{pc}		; (ldr pc, [sp], #4)
   32ee0:	b	32e54 <fputs@plt+0x21d64>
   32ee4:	strd	r4, [sp, #-16]!
   32ee8:	mov	r5, r2
   32eec:	ldr	r0, [r2]
   32ef0:	str	r6, [sp, #8]
   32ef4:	str	lr, [sp, #12]
   32ef8:	bl	32e84 <fputs@plt+0x21d94>
   32efc:	mov	r4, r0
   32f00:	ldr	r0, [r5, #4]
   32f04:	bl	29ea0 <fputs@plt+0x18db0>
   32f08:	ldr	r3, [r4]
   32f0c:	cmp	r3, #0
   32f10:	beq	32f98 <fputs@plt+0x21ea8>
   32f14:	cmp	r0, #0
   32f18:	ble	32f38 <fputs@plt+0x21e48>
   32f1c:	ldr	r3, [r4, #20]
   32f20:	add	r1, r3, r0, lsl #2
   32f24:	ldr	r2, [r3]
   32f28:	add	r2, r2, #1
   32f2c:	str	r2, [r3], #4
   32f30:	cmp	r3, r1
   32f34:	bne	32f24 <fputs@plt+0x21e34>
   32f38:	ldr	r3, [r4, #8]
   32f3c:	cmp	r0, r3
   32f40:	bge	32f7c <fputs@plt+0x21e8c>
   32f44:	ldr	r1, [r4, #20]
   32f48:	lsl	r2, r0, #2
   32f4c:	mov	ip, #1
   32f50:	ldr	r3, [r4, #24]
   32f54:	add	r1, r1, r2
   32f58:	add	r2, r3, r2
   32f5c:	ldr	r3, [r2]
   32f60:	add	r0, r0, #1
   32f64:	add	r3, r3, #1
   32f68:	str	r3, [r2], #4
   32f6c:	str	ip, [r1], #4
   32f70:	ldr	r3, [r4, #8]
   32f74:	cmp	r3, r0
   32f78:	bgt	32f5c <fputs@plt+0x21e6c>
   32f7c:	ldr	r3, [r4]
   32f80:	add	r3, r3, #1
   32f84:	ldr	r6, [sp, #8]
   32f88:	str	r3, [r4]
   32f8c:	ldrd	r4, [sp]
   32f90:	add	sp, sp, #12
   32f94:	pop	{pc}		; (ldr pc, [sp], #4)
   32f98:	ldr	r2, [r4, #8]
   32f9c:	cmp	r2, #0
   32fa0:	ble	32f80 <fputs@plt+0x21e90>
   32fa4:	ldr	r2, [r4, #20]
   32fa8:	mov	r0, #1
   32fac:	sub	r2, r2, #4
   32fb0:	str	r0, [r2, #4]!
   32fb4:	add	r3, r3, #1
   32fb8:	ldr	r1, [r4, #8]
   32fbc:	cmp	r1, r3
   32fc0:	bgt	32fb0 <fputs@plt+0x21ec0>
   32fc4:	ldr	r3, [r4]
   32fc8:	b	32f80 <fputs@plt+0x21e90>
   32fcc:	strd	r4, [sp, #-16]!
   32fd0:	mov	r5, r0
   32fd4:	str	r6, [sp, #8]
   32fd8:	str	lr, [sp, #12]
   32fdc:	bl	21194 <fputs@plt+0x100a4>
   32fe0:	bl	32e84 <fputs@plt+0x21d94>
   32fe4:	mov	r4, r0
   32fe8:	mov	r0, r5
   32fec:	bl	21138 <fputs@plt+0x10048>
   32ff0:	mov	r0, r4
   32ff4:	ldrd	r4, [sp]
   32ff8:	ldr	r6, [sp, #8]
   32ffc:	add	sp, sp, #12
   33000:	pop	{pc}		; (ldr pc, [sp], #4)
   33004:	strd	r4, [sp, #-24]!	; 0xffffffe8
   33008:	strd	r6, [sp, #8]
   3300c:	mov	r6, r0
   33010:	mov	r7, r2
   33014:	ldr	r0, [r2]
   33018:	str	r8, [sp, #16]
   3301c:	str	lr, [sp, #20]
   33020:	bl	32e84 <fputs@plt+0x21d94>
   33024:	mov	r4, r0
   33028:	ldr	r0, [r7]
   3302c:	bl	32d94 <fputs@plt+0x21ca4>
   33030:	mov	r7, r0
   33034:	mov	r1, #2
   33038:	ldr	r5, [pc, #188]	; 330fc <fputs@plt+0x2200c>
   3303c:	mov	r2, #1
   33040:	mov	r3, #0
   33044:	mov	r0, r6
   33048:	smlal	r2, r3, r1, r7
   3304c:	bl	2d164 <fputs@plt+0x1c074>
   33050:	subs	r1, r0, #0
   33054:	add	r5, pc, r5
   33058:	beq	330dc <fputs@plt+0x21fec>
   3305c:	cmp	r7, #0
   33060:	ble	330f0 <fputs@plt+0x22000>
   33064:	ldr	r2, [pc, #148]	; 33100 <fputs@plt+0x22010>
   33068:	add	r0, r4, r7
   3306c:	add	ip, r1, #2
   33070:	sub	r4, r4, #1
   33074:	sub	r0, r0, #1
   33078:	add	r2, pc, r2
   3307c:	ldrb	r3, [r4, #1]!
   33080:	add	ip, ip, #2
   33084:	and	lr, r3, #15
   33088:	add	r3, r2, r3, lsr #4
   3308c:	cmp	r4, r0
   33090:	add	lr, r2, lr
   33094:	ldrb	lr, [lr, #2816]	; 0xb00
   33098:	ldrb	r3, [r3, #2816]	; 0xb00
   3309c:	strb	r3, [ip, #-4]
   330a0:	strb	lr, [ip, #-3]
   330a4:	bne	3307c <fputs@plt+0x21f8c>
   330a8:	lsl	r2, r7, #1
   330ac:	add	lr, r1, r2
   330b0:	ldr	r3, [pc, #76]	; 33104 <fputs@plt+0x22014>
   330b4:	mov	ip, #0
   330b8:	mov	r0, r6
   330bc:	strb	ip, [lr]
   330c0:	ldrd	r6, [sp, #8]
   330c4:	ldr	r3, [r5, r3]
   330c8:	ldrd	r4, [sp]
   330cc:	ldr	r8, [sp, #16]
   330d0:	ldr	lr, [sp, #20]
   330d4:	add	sp, sp, #24
   330d8:	b	2d310 <fputs@plt+0x1c220>
   330dc:	ldrd	r4, [sp]
   330e0:	ldrd	r6, [sp, #8]
   330e4:	ldr	r8, [sp, #16]
   330e8:	add	sp, sp, #20
   330ec:	pop	{pc}		; (ldr pc, [sp], #4)
   330f0:	lsl	r2, r7, #1
   330f4:	mov	lr, r1
   330f8:	b	330b0 <fputs@plt+0x21fc0>
   330fc:	andeq	fp, r7, r4, lsr #31
   33100:	andeq	r2, r6, r0, ror sl
   33104:	andeq	r0, r0, r4, lsr #2
   33108:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3310c:	mov	r4, r0
   33110:	strd	r6, [sp, #8]
   33114:	strd	r8, [sp, #16]
   33118:	mov	r8, r2
   3311c:	str	sl, [sp, #24]
   33120:	mov	sl, r1
   33124:	str	lr, [sp, #28]
   33128:	sub	sp, sp, #8
   3312c:	bl	2a0a8 <fputs@plt+0x18fb8>
   33130:	mov	r9, r0
   33134:	mov	r0, r4
   33138:	bl	2a09c <fputs@plt+0x18fac>
   3313c:	mov	r7, r0
   33140:	ldr	r0, [r8]
   33144:	bl	32e54 <fputs@plt+0x21d64>
   33148:	mov	r5, r0
   3314c:	ldr	r0, [r8, #4]
   33150:	bl	32e54 <fputs@plt+0x21d64>
   33154:	mov	r6, r0
   33158:	ldr	r0, [r8]
   3315c:	bl	32d94 <fputs@plt+0x21ca4>
   33160:	ldr	r3, [r9, #124]	; 0x7c
   33164:	cmp	r3, r0
   33168:	blt	331c0 <fputs@plt+0x220d0>
   3316c:	cmp	sl, #3
   33170:	beq	331d8 <fputs@plt+0x220e8>
   33174:	ldrb	r3, [r7, #2]
   33178:	cmp	r6, #0
   3317c:	cmpne	r5, #0
   33180:	bne	331a0 <fputs@plt+0x220b0>
   33184:	add	sp, sp, #8
   33188:	ldrd	r4, [sp]
   3318c:	ldrd	r6, [sp, #8]
   33190:	ldrd	r8, [sp, #16]
   33194:	ldr	sl, [sp, #24]
   33198:	add	sp, sp, #28
   3319c:	pop	{pc}		; (ldr pc, [sp], #4)
   331a0:	mov	r1, r6
   331a4:	mov	r2, r7
   331a8:	mov	r0, r5
   331ac:	bl	16b1c <fputs@plt+0x5a2c>
   331b0:	mov	r1, r0
   331b4:	mov	r0, r4
   331b8:	bl	29f28 <fputs@plt+0x18e38>
   331bc:	b	33184 <fputs@plt+0x22094>
   331c0:	ldr	r1, [pc, #192]	; 33288 <fputs@plt+0x22198>
   331c4:	mov	r0, r4
   331c8:	mvn	r2, #0
   331cc:	add	r1, pc, r1
   331d0:	bl	2cbe4 <fputs@plt+0x1baf4>
   331d4:	b	33184 <fputs@plt+0x22094>
   331d8:	ldr	r0, [r8, #8]
   331dc:	bl	32e54 <fputs@plt+0x21d64>
   331e0:	cmp	r0, #0
   331e4:	str	r0, [sp, #4]
   331e8:	beq	33184 <fputs@plt+0x22094>
   331ec:	ldrb	r3, [r0]
   331f0:	cmp	r3, #0
   331f4:	cmnne	r0, #1
   331f8:	beq	33270 <fputs@plt+0x22180>
   331fc:	mov	r1, #0
   33200:	b	33214 <fputs@plt+0x22124>
   33204:	cmp	r3, #0
   33208:	cmnne	r0, #1
   3320c:	add	r1, r1, #1
   33210:	beq	33258 <fputs@plt+0x22168>
   33214:	cmp	r3, #191	; 0xbf
   33218:	add	r2, r0, #1
   3321c:	ldrb	r3, [r0, #1]
   33220:	movls	r0, r2
   33224:	bls	33204 <fputs@plt+0x22114>
   33228:	and	r0, r3, #192	; 0xc0
   3322c:	cmp	r0, #128	; 0x80
   33230:	mov	r0, r2
   33234:	bne	33204 <fputs@plt+0x22114>
   33238:	ldrb	r3, [r0, #1]!
   3323c:	and	r2, r3, #192	; 0xc0
   33240:	cmp	r2, #128	; 0x80
   33244:	beq	33238 <fputs@plt+0x22148>
   33248:	cmp	r3, #0
   3324c:	cmnne	r0, #1
   33250:	add	r1, r1, #1
   33254:	bne	33214 <fputs@plt+0x22124>
   33258:	cmp	r1, #1
   3325c:	bne	33270 <fputs@plt+0x22180>
   33260:	add	r0, sp, #4
   33264:	bl	13718 <fputs@plt+0x2628>
   33268:	mov	r3, r0
   3326c:	b	33178 <fputs@plt+0x22088>
   33270:	ldr	r1, [pc, #20]	; 3328c <fputs@plt+0x2219c>
   33274:	mov	r0, r4
   33278:	mvn	r2, #0
   3327c:	add	r1, pc, r1
   33280:	bl	2cbe4 <fputs@plt+0x1baf4>
   33284:	b	33184 <fputs@plt+0x22094>
   33288:			; <UNDEFINED> instruction: 0x000659b8
   3328c:	andeq	r5, r6, ip, lsr #18
   33290:	strd	r4, [sp, #-16]!
   33294:	mov	r5, r0
   33298:	str	r6, [sp, #8]
   3329c:	str	lr, [sp, #12]
   332a0:	bl	21194 <fputs@plt+0x100a4>
   332a4:	bl	32e54 <fputs@plt+0x21d64>
   332a8:	mov	r4, r0
   332ac:	mov	r0, r5
   332b0:	bl	21138 <fputs@plt+0x10048>
   332b4:	mov	r0, r4
   332b8:	ldrd	r4, [sp]
   332bc:	ldr	r6, [sp, #8]
   332c0:	add	sp, sp, #12
   332c4:	pop	{pc}		; (ldr pc, [sp], #4)
   332c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   332cc:	mov	r4, r3
   332d0:	strd	r6, [sp, #8]
   332d4:	strd	sl, [sp, #24]
   332d8:	mov	sl, #0
   332dc:	mov	fp, #0
   332e0:	strd	r8, [sp, #16]
   332e4:	subs	r8, r1, #0
   332e8:	mov	r9, r0
   332ec:	str	lr, [sp, #32]
   332f0:	vpush	{d8-d15}
   332f4:	sub	sp, sp, #140	; 0x8c
   332f8:	strd	sl, [r3]
   332fc:	strd	sl, [r3, #8]
   33300:	strd	sl, [r3, #16]
   33304:	strd	sl, [r3, #24]
   33308:	strd	sl, [r3, #32]
   3330c:	strd	sl, [r3, #40]	; 0x28
   33310:	beq	33a38 <fputs@plt+0x22948>
   33314:	ldr	r0, [r2]
   33318:	mov	r7, r2
   3331c:	bl	29efc <fputs@plt+0x18e0c>
   33320:	sub	r0, r0, #1
   33324:	cmp	r0, #1
   33328:	ldr	r0, [r7]
   3332c:	bhi	338e4 <fputs@plt+0x227f4>
   33330:	bl	29e9c <fputs@plt+0x18dac>
   33334:	vldr	d6, [pc, #988]	; 33718 <fputs@plt+0x22628>
   33338:	vldr	d7, [pc, #992]	; 33720 <fputs@plt+0x22630>
   3333c:	vmla.f64	d7, d0, d6
   33340:	vmov	r0, r1, d7
   33344:	bl	93b60 <fputs@plt+0x82a70>
   33348:	mov	r3, #1
   3334c:	strd	r0, [r4]
   33350:	strb	r3, [r4, #42]	; 0x2a
   33354:	cmp	r8, #1
   33358:	ble	33710 <fputs@plt+0x22620>
   3335c:	vldr	d14, [pc, #964]	; 33728 <fputs@plt+0x22638>
   33360:	mov	r6, #1
   33364:	vldr	d10, [pc, #964]	; 33730 <fputs@plt+0x22640>
   33368:	vldr	d9, [pc, #968]	; 33738 <fputs@plt+0x22648>
   3336c:	vldr	d8, [pc, #940]	; 33720 <fputs@plt+0x22630>
   33370:	vldr	d12, [pc, #968]	; 33740 <fputs@plt+0x22650>
   33374:	vldr	d11, [pc, #924]	; 33718 <fputs@plt+0x22628>
   33378:	ldr	r0, [r7, #4]!
   3337c:	bl	32e54 <fputs@plt+0x21d64>
   33380:	cmp	r0, #0
   33384:	beq	33540 <fputs@plt+0x22450>
   33388:	ldr	sl, [pc, #952]	; 33748 <fputs@plt+0x22658>
   3338c:	mov	r3, #1
   33390:	add	r5, sp, #56	; 0x38
   33394:	sub	r2, r0, #1
   33398:	mov	r1, r5
   3339c:	add	r0, r0, #28
   333a0:	str	r3, [sp, #44]	; 0x2c
   333a4:	add	sl, pc, sl
   333a8:	b	333c0 <fputs@plt+0x222d0>
   333ac:	ldrb	r3, [lr, #336]	; 0x150
   333b0:	cmp	r2, r0
   333b4:	strb	r3, [r1]
   333b8:	add	r1, ip, #1
   333bc:	beq	33a30 <fputs@plt+0x22940>
   333c0:	ldrb	r3, [r2, #1]!
   333c4:	mov	ip, r1
   333c8:	cmp	r3, #0
   333cc:	add	lr, sl, r3
   333d0:	bne	333ac <fputs@plt+0x222bc>
   333d4:	mov	r3, #0
   333d8:	strb	r3, [ip]
   333dc:	ldrb	r3, [sp, #56]	; 0x38
   333e0:	sub	r3, r3, #43	; 0x2b
   333e4:	cmp	r3, #76	; 0x4c
   333e8:	addls	pc, pc, r3, lsl #2
   333ec:	b	33540 <fputs@plt+0x22450>
   333f0:	b	33784 <fputs@plt+0x22694>
   333f4:	b	33540 <fputs@plt+0x22450>
   333f8:	b	33784 <fputs@plt+0x22694>
   333fc:	b	33540 <fputs@plt+0x22450>
   33400:	b	33540 <fputs@plt+0x22450>
   33404:	b	33784 <fputs@plt+0x22694>
   33408:	b	33784 <fputs@plt+0x22694>
   3340c:	b	33784 <fputs@plt+0x22694>
   33410:	b	33784 <fputs@plt+0x22694>
   33414:	b	33784 <fputs@plt+0x22694>
   33418:	b	33784 <fputs@plt+0x22694>
   3341c:	b	33784 <fputs@plt+0x22694>
   33420:	b	33784 <fputs@plt+0x22694>
   33424:	b	33784 <fputs@plt+0x22694>
   33428:	b	33784 <fputs@plt+0x22694>
   3342c:	b	33540 <fputs@plt+0x22450>
   33430:	b	33540 <fputs@plt+0x22450>
   33434:	b	33540 <fputs@plt+0x22450>
   33438:	b	33540 <fputs@plt+0x22450>
   3343c:	b	33540 <fputs@plt+0x22450>
   33440:	b	33540 <fputs@plt+0x22450>
   33444:	b	33540 <fputs@plt+0x22450>
   33448:	b	33540 <fputs@plt+0x22450>
   3344c:	b	33540 <fputs@plt+0x22450>
   33450:	b	33540 <fputs@plt+0x22450>
   33454:	b	33540 <fputs@plt+0x22450>
   33458:	b	33540 <fputs@plt+0x22450>
   3345c:	b	33540 <fputs@plt+0x22450>
   33460:	b	33540 <fputs@plt+0x22450>
   33464:	b	33540 <fputs@plt+0x22450>
   33468:	b	33540 <fputs@plt+0x22450>
   3346c:	b	33540 <fputs@plt+0x22450>
   33470:	b	33540 <fputs@plt+0x22450>
   33474:	b	33540 <fputs@plt+0x22450>
   33478:	b	33540 <fputs@plt+0x22450>
   3347c:	b	33540 <fputs@plt+0x22450>
   33480:	b	33540 <fputs@plt+0x22450>
   33484:	b	33540 <fputs@plt+0x22450>
   33488:	b	33540 <fputs@plt+0x22450>
   3348c:	b	33540 <fputs@plt+0x22450>
   33490:	b	33540 <fputs@plt+0x22450>
   33494:	b	33540 <fputs@plt+0x22450>
   33498:	b	33540 <fputs@plt+0x22450>
   3349c:	b	33540 <fputs@plt+0x22450>
   334a0:	b	33540 <fputs@plt+0x22450>
   334a4:	b	33540 <fputs@plt+0x22450>
   334a8:	b	33540 <fputs@plt+0x22450>
   334ac:	b	33540 <fputs@plt+0x22450>
   334b0:	b	33540 <fputs@plt+0x22450>
   334b4:	b	33540 <fputs@plt+0x22450>
   334b8:	b	33540 <fputs@plt+0x22450>
   334bc:	b	33540 <fputs@plt+0x22450>
   334c0:	b	33540 <fputs@plt+0x22450>
   334c4:	b	33540 <fputs@plt+0x22450>
   334c8:	b	33540 <fputs@plt+0x22450>
   334cc:	b	33540 <fputs@plt+0x22450>
   334d0:	b	33540 <fputs@plt+0x22450>
   334d4:	b	33540 <fputs@plt+0x22450>
   334d8:	b	33540 <fputs@plt+0x22450>
   334dc:	b	33540 <fputs@plt+0x22450>
   334e0:	b	33540 <fputs@plt+0x22450>
   334e4:	b	33540 <fputs@plt+0x22450>
   334e8:	b	33540 <fputs@plt+0x22450>
   334ec:	b	33540 <fputs@plt+0x22450>
   334f0:	b	33540 <fputs@plt+0x22450>
   334f4:	b	3369c <fputs@plt+0x225ac>
   334f8:	b	33540 <fputs@plt+0x22450>
   334fc:	b	33540 <fputs@plt+0x22450>
   33500:	b	33540 <fputs@plt+0x22450>
   33504:	b	33540 <fputs@plt+0x22450>
   33508:	b	33540 <fputs@plt+0x22450>
   3350c:	b	33540 <fputs@plt+0x22450>
   33510:	b	335f4 <fputs@plt+0x22504>
   33514:	b	33540 <fputs@plt+0x22450>
   33518:	b	33564 <fputs@plt+0x22474>
   3351c:	b	33540 <fputs@plt+0x22450>
   33520:	b	33524 <fputs@plt+0x22434>
   33524:	ldr	r1, [pc, #544]	; 3374c <fputs@plt+0x2265c>
   33528:	mov	r0, r5
   3352c:	mov	r2, #8
   33530:	add	r1, pc, r1
   33534:	bl	11078 <strncmp@plt>
   33538:	subs	r5, r0, #0
   3353c:	beq	339cc <fputs@plt+0x228dc>
   33540:	mov	r0, #1
   33544:	add	sp, sp, #140	; 0x8c
   33548:	vpop	{d8-d15}
   3354c:	ldrd	r4, [sp]
   33550:	ldrd	r6, [sp, #8]
   33554:	ldrd	r8, [sp, #16]
   33558:	ldrd	sl, [sp, #24]
   3355c:	add	sp, sp, #32
   33560:	pop	{pc}		; (ldr pc, [sp], #4)
   33564:	ldr	r1, [pc, #484]	; 33750 <fputs@plt+0x22660>
   33568:	mov	r0, r5
   3356c:	add	r1, pc, r1
   33570:	bl	110cc <strcmp@plt>
   33574:	subs	sl, r0, #0
   33578:	bne	33588 <fputs@plt+0x22498>
   3357c:	ldrb	r3, [r4, #42]	; 0x2a
   33580:	cmp	r3, #0
   33584:	bne	33a68 <fputs@plt+0x22978>
   33588:	ldr	r1, [pc, #452]	; 33754 <fputs@plt+0x22664>
   3358c:	mov	r0, r5
   33590:	add	r1, pc, r1
   33594:	bl	110cc <strcmp@plt>
   33598:	cmp	r0, #0
   3359c:	bne	33540 <fputs@plt+0x22450>
   335a0:	ldrb	r3, [r4, #44]	; 0x2c
   335a4:	cmp	r3, #0
   335a8:	bne	33704 <fputs@plt+0x22614>
   335ac:	ldrb	r3, [r4, #42]	; 0x2a
   335b0:	cmp	r3, #0
   335b4:	bne	335c0 <fputs@plt+0x224d0>
   335b8:	mov	r0, r4
   335bc:	bl	19278 <fputs@plt+0x8188>
   335c0:	add	fp, sp, #44	; 0x2c
   335c4:	mov	r1, r9
   335c8:	mov	r2, fp
   335cc:	mov	r0, r4
   335d0:	bl	2cc24 <fputs@plt+0x1bb34>
   335d4:	ldr	r3, [sp, #44]	; 0x2c
   335d8:	mov	r5, r0
   335dc:	mov	sl, r1
   335e0:	cmp	r3, #0
   335e4:	beq	33e30 <fputs@plt+0x22d40>
   335e8:	mov	r2, #1
   335ec:	strb	r2, [r4, #44]	; 0x2c
   335f0:	b	336fc <fputs@plt+0x2260c>
   335f4:	ldr	r1, [pc, #348]	; 33758 <fputs@plt+0x22668>
   335f8:	mov	r0, r5
   335fc:	mov	r2, #9
   33600:	add	r1, pc, r1
   33604:	bl	11078 <strncmp@plt>
   33608:	cmp	r0, #0
   3360c:	bne	33540 <fputs@plt+0x22450>
   33610:	ldrb	r3, [r4, #40]	; 0x28
   33614:	cmp	r3, #0
   33618:	bne	33624 <fputs@plt+0x22534>
   3361c:	mov	r0, r4
   33620:	bl	19498 <fputs@plt+0x83a8>
   33624:	ldr	r1, [pc, #304]	; 3375c <fputs@plt+0x2266c>
   33628:	mov	r3, #0
   3362c:	mov	sl, #1
   33630:	add	r5, sp, #65	; 0x41
   33634:	mov	r0, r5
   33638:	str	r3, [r4, #20]
   3363c:	str	r3, [r4, #24]
   33640:	vstr	d14, [r4, #32]
   33644:	add	r1, pc, r1
   33648:	strb	sl, [r4, #41]	; 0x29
   3364c:	strh	r3, [r4, #42]	; 0x2a
   33650:	bl	110cc <strcmp@plt>
   33654:	cmp	r0, #0
   33658:	streq	sl, [r4, #16]
   3365c:	beq	33704 <fputs@plt+0x22614>
   33660:	ldr	r1, [pc, #248]	; 33760 <fputs@plt+0x22670>
   33664:	mov	r0, r5
   33668:	add	r1, pc, r1
   3366c:	bl	110cc <strcmp@plt>
   33670:	cmp	r0, #0
   33674:	bne	33ca0 <fputs@plt+0x22bb0>
   33678:	ldrb	r3, [r4, #40]	; 0x28
   3367c:	cmp	r3, #0
   33680:	bne	3368c <fputs@plt+0x2259c>
   33684:	mov	r0, r4
   33688:	bl	19498 <fputs@plt+0x83a8>
   3368c:	mov	r3, #1
   33690:	str	r3, [r4, #12]
   33694:	str	r3, [r4, #16]
   33698:	b	33704 <fputs@plt+0x22614>
   3369c:	ldr	r1, [pc, #192]	; 33764 <fputs@plt+0x22674>
   336a0:	mov	r0, r5
   336a4:	add	r1, pc, r1
   336a8:	bl	110cc <strcmp@plt>
   336ac:	cmp	r0, #0
   336b0:	bne	33540 <fputs@plt+0x22450>
   336b4:	ldrb	r3, [r4, #42]	; 0x2a
   336b8:	cmp	r3, #0
   336bc:	bne	336c8 <fputs@plt+0x225d8>
   336c0:	mov	r0, r4
   336c4:	bl	19278 <fputs@plt+0x8188>
   336c8:	add	r2, sp, #44	; 0x2c
   336cc:	mov	r1, r9
   336d0:	mov	r0, r4
   336d4:	bl	2cc24 <fputs@plt+0x1bb34>
   336d8:	ldr	r3, [r4]
   336dc:	mov	ip, #0
   336e0:	ldr	r2, [r4, #4]
   336e4:	strh	ip, [r4, #40]	; 0x28
   336e8:	strb	ip, [r4, #43]	; 0x2b
   336ec:	adds	r0, r3, r0
   336f0:	ldr	r3, [sp, #44]	; 0x2c
   336f4:	adc	r1, r2, r1
   336f8:	strd	r0, [r4]
   336fc:	cmp	r3, #0
   33700:	bne	33540 <fputs@plt+0x22450>
   33704:	add	r6, r6, #1
   33708:	cmp	r8, r6
   3370c:	bne	33378 <fputs@plt+0x22288>
   33710:	mov	r0, #0
   33714:	b	33544 <fputs@plt+0x22454>
   33718:	andeq	r0, r0, r0
   3371c:	orrsmi	r9, r4, r0, ror r9
   33720:	andeq	r0, r0, r0
   33724:	svccc	0x00e00000
	...
   33734:	andsmi	r0, ip, r0
   33738:	andeq	r0, r0, r0
   3373c:	svclt	0x00e00000
   33740:	andeq	r0, r0, r0
   33744:	eorsmi	r0, lr, r0
   33748:	andeq	r2, r6, r4, asr #14
   3374c:	ldrdeq	r5, [r6], -r4
   33750:	andeq	r5, r6, r8, lsl #13
   33754:	andeq	r5, r6, r0, ror r6
   33758:	andeq	r5, r6, r0, lsl r6
   3375c:	ldrdeq	r5, [r6], -r8
   33760:			; <UNDEFINED> instruction: 0x000655bc
   33764:	andeq	r5, r6, r4, asr #10
   33768:	andeq	r2, r6, r0, asr r3
   3376c:	andeq	r2, r6, r0, lsr r3
   33770:	ldrdeq	r2, [r6], -r8
   33774:	andeq	r5, r6, r8, asr r3
   33778:	andeq	r5, r6, r4, asr #5
   3377c:	andeq	r2, r6, ip, lsr #3
   33780:	andeq	r2, r6, r4, lsr #32
   33784:	ldrb	r3, [sp, #57]	; 0x39
   33788:	cmp	r3, #58	; 0x3a
   3378c:	cmpne	r3, #0
   33790:	beq	33cbc <fputs@plt+0x22bcc>
   33794:	ldr	r2, [pc, #-52]	; 33768 <fputs@plt+0x22678>
   33798:	add	r2, pc, r2
   3379c:	add	r3, r2, r3
   337a0:	ldrb	r3, [r3, #64]	; 0x40
   337a4:	tst	r3, #1
   337a8:	bne	33cbc <fputs@plt+0x22bcc>
   337ac:	ldr	ip, [pc, #-72]	; 3376c <fputs@plt+0x2267c>
   337b0:	add	r1, sp, #58	; 0x3a
   337b4:	mov	r2, #1
   337b8:	add	ip, pc, ip
   337bc:	b	337cc <fputs@plt+0x226dc>
   337c0:	ldrb	r3, [r0, #64]	; 0x40
   337c4:	tst	r3, #1
   337c8:	bne	337e8 <fputs@plt+0x226f8>
   337cc:	mov	sl, r1
   337d0:	ldrb	r3, [r1], #1
   337d4:	add	r2, r2, #1
   337d8:	cmp	r3, #0
   337dc:	cmpne	r3, #58	; 0x3a
   337e0:	add	r0, ip, r3
   337e4:	bne	337c0 <fputs@plt+0x226d0>
   337e8:	mov	r3, #1
   337ec:	add	r1, sp, #48	; 0x30
   337f0:	mov	r0, r5
   337f4:	bl	13868 <fputs@plt+0x2778>
   337f8:	cmp	r0, #0
   337fc:	beq	33540 <fputs@plt+0x22450>
   33800:	ldrb	r3, [sl]
   33804:	cmp	r3, #58	; 0x3a
   33808:	beq	33ab4 <fputs@plt+0x229c4>
   3380c:	ldr	r2, [pc, #-164]	; 33770 <fputs@plt+0x22680>
   33810:	add	r2, pc, r2
   33814:	add	r3, r2, r3
   33818:	ldrb	r3, [r3, #64]	; 0x40
   3381c:	tst	r3, #1
   33820:	beq	33838 <fputs@plt+0x22748>
   33824:	ldrb	r3, [sl, #1]!
   33828:	add	r3, r2, r3
   3382c:	ldrb	r3, [r3, #64]	; 0x40
   33830:	tst	r3, #1
   33834:	bne	33824 <fputs@plt+0x22734>
   33838:	mov	r0, sl
   3383c:	bl	10f34 <strlen@plt>
   33840:	bic	r5, r0, #-1073741824	; 0xc0000000
   33844:	sub	r3, r5, #3
   33848:	cmp	r3, #7
   3384c:	bhi	33a28 <fputs@plt+0x22938>
   33850:	sub	r3, r5, #1
   33854:	ldrb	r2, [sl, r3]
   33858:	cmp	r2, #115	; 0x73
   3385c:	bne	3386c <fputs@plt+0x2277c>
   33860:	mov	r2, #0
   33864:	mov	r5, r3
   33868:	strb	r2, [sl, r3]
   3386c:	ldrb	r3, [r4, #42]	; 0x2a
   33870:	cmp	r3, #0
   33874:	bne	33880 <fputs@plt+0x22790>
   33878:	mov	r0, r4
   3387c:	bl	19278 <fputs@plt+0x8188>
   33880:	vldr	d15, [sp, #48]	; 0x30
   33884:	mov	r3, #0
   33888:	str	r3, [sp, #44]	; 0x2c
   3388c:	vcmpe.f64	d15, #0.0
   33890:	vmrs	APSR_nzcv, fpscr
   33894:	vmovpl.f64	d13, d8
   33898:	vmovmi.f64	d13, d9
   3389c:	cmp	r5, #3
   338a0:	beq	33e80 <fputs@plt+0x22d90>
   338a4:	cmp	r5, #4
   338a8:	beq	33db4 <fputs@plt+0x22cc4>
   338ac:	cmp	r5, #6
   338b0:	beq	33e00 <fputs@plt+0x22d10>
   338b4:	cmp	r5, #5
   338b8:	bne	338d4 <fputs@plt+0x227e4>
   338bc:	ldr	r1, [pc, #-336]	; 33774 <fputs@plt+0x22684>
   338c0:	mov	r0, sl
   338c4:	add	r1, pc, r1
   338c8:	bl	110cc <strcmp@plt>
   338cc:	cmp	r0, #0
   338d0:	beq	33fd0 <fputs@plt+0x22ee0>
   338d4:	mov	r3, #0
   338d8:	strh	r3, [r4, #40]	; 0x28
   338dc:	strb	r3, [r4, #43]	; 0x2b
   338e0:	b	33540 <fputs@plt+0x22450>
   338e4:	bl	32e54 <fputs@plt+0x21d64>
   338e8:	subs	r6, r0, #0
   338ec:	beq	33540 <fputs@plt+0x22450>
   338f0:	ldrb	r3, [r6]
   338f4:	add	sl, sp, #88	; 0x58
   338f8:	add	r2, sp, #48	; 0x30
   338fc:	ldr	r1, [pc, #-396]	; 33778 <fputs@plt+0x22688>
   33900:	str	sl, [sp]
   33904:	cmp	r3, #45	; 0x2d
   33908:	add	r3, sp, #56	; 0x38
   3390c:	addeq	r5, r6, #1
   33910:	movne	r5, r6
   33914:	add	r1, pc, r1
   33918:	mov	r0, r5
   3391c:	moveq	fp, #1
   33920:	movne	fp, #0
   33924:	bl	1892c <fputs@plt+0x783c>
   33928:	cmp	r0, #3
   3392c:	bne	33bf0 <fputs@plt+0x22b00>
   33930:	ldr	r1, [pc, #-444]	; 3377c <fputs@plt+0x2268c>
   33934:	add	r5, r5, #10
   33938:	ldrb	r2, [r5]
   3393c:	add	r1, pc, r1
   33940:	b	33948 <fputs@plt+0x22858>
   33944:	ldrb	r2, [r5, #1]!
   33948:	add	r3, r1, r2
   3394c:	ldrb	r3, [r3, #64]	; 0x40
   33950:	cmp	r2, #84	; 0x54
   33954:	orreq	r3, r3, #1
   33958:	tst	r3, #1
   3395c:	bne	33944 <fputs@plt+0x22854>
   33960:	mov	r1, r4
   33964:	mov	r0, r5
   33968:	bl	1fb80 <fputs@plt+0xea90>
   3396c:	cmp	r0, #0
   33970:	beq	33984 <fputs@plt+0x22894>
   33974:	ldrb	r3, [r5]
   33978:	cmp	r3, #0
   3397c:	bne	33bf0 <fputs@plt+0x22b00>
   33980:	strb	r3, [r4, #41]	; 0x29
   33984:	ldr	r3, [sp, #48]	; 0x30
   33988:	mov	r1, #0
   3398c:	mov	r2, #1
   33990:	cmp	fp, r1
   33994:	strb	r2, [r4, #40]	; 0x28
   33998:	strb	r1, [r4, #42]	; 0x2a
   3399c:	ldrb	r1, [r4, #43]	; 0x2b
   339a0:	rsbne	r3, r3, #0
   339a4:	ldr	r2, [sp, #56]	; 0x38
   339a8:	str	r3, [r4, #8]
   339ac:	ldr	r3, [sp, #88]	; 0x58
   339b0:	cmp	r1, #0
   339b4:	str	r2, [r4, #12]
   339b8:	str	r3, [r4, #16]
   339bc:	beq	33354 <fputs@plt+0x22264>
   339c0:	mov	r0, r4
   339c4:	bl	19278 <fputs@plt+0x8188>
   339c8:	b	33354 <fputs@plt+0x22264>
   339cc:	add	sl, sp, #64	; 0x40
   339d0:	mov	r0, sl
   339d4:	bl	10f34 <strlen@plt>
   339d8:	bic	r2, r0, #-1073741824	; 0xc0000000
   339dc:	mov	r3, #1
   339e0:	mov	r0, sl
   339e4:	add	r1, sp, #48	; 0x30
   339e8:	bl	13868 <fputs@plt+0x2778>
   339ec:	cmp	r0, #0
   339f0:	beq	33a28 <fputs@plt+0x22938>
   339f4:	vldr	d7, [sp, #48]	; 0x30
   339f8:	vcvt.s32.f64	s26, d7
   339fc:	vcvt.f64.s32	d6, s26
   33a00:	vmov	r2, s26
   33a04:	vcmp.f64	d6, d7
   33a08:	vmrs	APSR_nzcv, fpscr
   33a0c:	moveq	r3, #1
   33a10:	movne	r3, #0
   33a14:	cmp	r2, #0
   33a18:	movlt	r3, #0
   33a1c:	andge	r3, r3, #1
   33a20:	cmp	r3, #0
   33a24:	bne	33cd8 <fputs@plt+0x22be8>
   33a28:	ldr	r3, [sp, #44]	; 0x2c
   33a2c:	b	336fc <fputs@plt+0x2260c>
   33a30:	add	ip, sp, #85	; 0x55
   33a34:	b	333d4 <fputs@plt+0x222e4>
   33a38:	ldr	r5, [r0, #12]
   33a3c:	ldrd	r6, [r5, #136]	; 0x88
   33a40:	orrs	r3, r6, r7
   33a44:	beq	33bcc <fputs@plt+0x22adc>
   33a48:	cmp	r6, #1
   33a4c:	strd	r6, [r4]
   33a50:	sbcs	r3, r7, #0
   33a54:	movge	r3, #1
   33a58:	movge	r0, #0
   33a5c:	strbge	r3, [r4, #42]	; 0x2a
   33a60:	bge	33544 <fputs@plt+0x22454>
   33a64:	b	33540 <fputs@plt+0x22450>
   33a68:	ldr	ip, [r4]
   33a6c:	movw	r0, #43200	; 0xa8c0
   33a70:	mov	lr, #0
   33a74:	mov	r3, #0
   33a78:	movw	r2, #20864	; 0x5180
   33a7c:	movt	r2, #1
   33a80:	ldr	r1, [r4, #4]
   33a84:	adds	r0, r0, ip
   33a88:	adc	r1, lr, r1
   33a8c:	bl	93a40 <fputs@plt+0x82950>
   33a90:	mov	r3, #8704	; 0x2200
   33a94:	movt	r3, #15955	; 0x3e53
   33a98:	strh	sl, [r4, #40]	; 0x28
   33a9c:	adds	r0, r0, r3
   33aa0:	movw	r2, #49096	; 0xbfc8
   33aa4:	strb	sl, [r4, #43]	; 0x2b
   33aa8:	adc	r1, r1, r2
   33aac:	strd	r0, [r4]
   33ab0:	b	33704 <fputs@plt+0x22614>
   33ab4:	ldr	r3, [pc, #-828]	; 33780 <fputs@plt+0x22690>
   33ab8:	add	sl, sp, #88	; 0x58
   33abc:	mov	r1, sl
   33ac0:	ldrb	r2, [sp, #56]	; 0x38
   33ac4:	add	r3, pc, r3
   33ac8:	add	r3, r3, r2
   33acc:	mov	r2, #0
   33ad0:	ldrb	r3, [r3, #64]	; 0x40
   33ad4:	tst	r3, #4
   33ad8:	mov	r3, #0
   33adc:	addeq	r0, sp, #57	; 0x39
   33ae0:	movne	r0, r5
   33ae4:	strd	r2, [sp, #88]	; 0x58
   33ae8:	strd	r2, [sl, #8]
   33aec:	strd	r2, [sl, #16]
   33af0:	strd	r2, [sl, #24]
   33af4:	strd	r2, [sl, #32]
   33af8:	strd	r2, [sl, #40]	; 0x28
   33afc:	bl	1fb80 <fputs@plt+0xea90>
   33b00:	cmp	r0, #0
   33b04:	bne	33a28 <fputs@plt+0x22938>
   33b08:	ldrb	r3, [sp, #130]	; 0x82
   33b0c:	cmp	r3, #0
   33b10:	bne	33b1c <fputs@plt+0x22a2c>
   33b14:	mov	r0, sl
   33b18:	bl	19278 <fputs@plt+0x8188>
   33b1c:	ldr	r5, [sp, #88]	; 0x58
   33b20:	mov	r1, #53760	; 0xd200
   33b24:	movt	r1, #64876	; 0xfd6c
   33b28:	mvn	ip, #0
   33b2c:	ldr	sl, [sp, #92]	; 0x5c
   33b30:	add	r3, pc, #904	; 0x388
   33b34:	ldrd	r2, [r3]
   33b38:	adds	r5, r5, r1
   33b3c:	mov	r0, r5
   33b40:	adc	sl, sl, ip
   33b44:	mov	r1, sl
   33b48:	bl	93a40 <fputs@plt+0x82950>
   33b4c:	rsb	r3, r0, #0
   33b50:	mov	r2, #41984	; 0xa400
   33b54:	movt	r2, #64217	; 0xfad9
   33b58:	ldrb	ip, [sp, #56]	; 0x38
   33b5c:	mla	r1, r2, r1, r3
   33b60:	umull	r2, r3, r0, r2
   33b64:	add	r3, r1, r3
   33b68:	adds	r1, r2, r5
   33b6c:	adc	r3, r3, sl
   33b70:	cmp	ip, #45	; 0x2d
   33b74:	str	r1, [sp, #8]
   33b78:	str	r3, [sp, #12]
   33b7c:	ldrd	r2, [sp, #8]
   33b80:	strd	r2, [sp, #88]	; 0x58
   33b84:	beq	33e20 <fputs@plt+0x22d30>
   33b88:	ldrb	r3, [r4, #42]	; 0x2a
   33b8c:	cmp	r3, #0
   33b90:	bne	33b9c <fputs@plt+0x22aac>
   33b94:	mov	r0, r4
   33b98:	bl	19278 <fputs@plt+0x8188>
   33b9c:	mov	r2, #0
   33ba0:	ldr	r3, [r4]
   33ba4:	ldr	r1, [sp, #88]	; 0x58
   33ba8:	strh	r2, [r4, #40]	; 0x28
   33bac:	strb	r2, [r4, #43]	; 0x2b
   33bb0:	ldr	r2, [r4, #4]
   33bb4:	ldr	r0, [sp, #92]	; 0x5c
   33bb8:	adds	r3, r3, r1
   33bbc:	str	r3, [r4]
   33bc0:	adc	r3, r2, r0
   33bc4:	str	r3, [r4, #4]
   33bc8:	b	33704 <fputs@plt+0x22614>
   33bcc:	ldr	r3, [r0]
   33bd0:	add	r1, r5, #136	; 0x88
   33bd4:	ldr	r3, [r3, #32]
   33bd8:	ldr	r0, [r3]
   33bdc:	bl	19730 <fputs@plt+0x8640>
   33be0:	cmp	r0, #0
   33be4:	bne	33cc8 <fputs@plt+0x22bd8>
   33be8:	ldrd	r6, [r5, #136]	; 0x88
   33bec:	b	33a48 <fputs@plt+0x22958>
   33bf0:	mov	r1, r4
   33bf4:	mov	r0, r6
   33bf8:	bl	1fb80 <fputs@plt+0xea90>
   33bfc:	cmp	r0, #0
   33c00:	beq	33354 <fputs@plt+0x22264>
   33c04:	ldr	r2, [pc, #740]	; 33ef0 <fputs@plt+0x22e00>
   33c08:	ldrb	r3, [r6]
   33c0c:	add	r2, pc, r2
   33c10:	add	r1, r2, r3
   33c14:	ldrb	r1, [r1, #336]	; 0x150
   33c18:	cmp	r1, #110	; 0x6e
   33c1c:	bne	33c68 <fputs@plt+0x22b78>
   33c20:	cmp	r3, #0
   33c24:	beq	33fa4 <fputs@plt+0x22eb4>
   33c28:	ldr	r1, [pc, #708]	; 33ef4 <fputs@plt+0x22e04>
   33c2c:	mov	r0, r6
   33c30:	mov	ip, #111	; 0x6f
   33c34:	add	r1, pc, r1
   33c38:	add	r1, r1, #1
   33c3c:	b	33c54 <fputs@plt+0x22b64>
   33c40:	cmp	r3, #0
   33c44:	beq	33fa4 <fputs@plt+0x22eb4>
   33c48:	ldrb	r3, [r1, #1]!
   33c4c:	add	r3, r2, r3
   33c50:	ldrb	ip, [r3, #336]	; 0x150
   33c54:	ldrb	r3, [r0, #1]!
   33c58:	add	lr, r2, r3
   33c5c:	ldrb	lr, [lr, #336]	; 0x150
   33c60:	cmp	lr, ip
   33c64:	beq	33c40 <fputs@plt+0x22b50>
   33c68:	mov	r0, r6
   33c6c:	bl	10f34 <strlen@plt>
   33c70:	bic	r2, r0, #-1073741824	; 0xc0000000
   33c74:	mov	r1, sl
   33c78:	mov	r0, r6
   33c7c:	mov	r3, #1
   33c80:	bl	13868 <fputs@plt+0x2778>
   33c84:	cmp	r0, #0
   33c88:	beq	33540 <fputs@plt+0x22450>
   33c8c:	vldr	d6, [pc, #564]	; 33ec8 <fputs@plt+0x22dd8>
   33c90:	vldr	d7, [pc, #568]	; 33ed0 <fputs@plt+0x22de0>
   33c94:	vldr	d5, [sp, #88]	; 0x58
   33c98:	vmla.f64	d7, d5, d6
   33c9c:	b	33340 <fputs@plt+0x22250>
   33ca0:	ldr	r1, [pc, #592]	; 33ef8 <fputs@plt+0x22e08>
   33ca4:	mov	r0, r5
   33ca8:	add	r1, pc, r1
   33cac:	bl	110cc <strcmp@plt>
   33cb0:	cmp	r0, #0
   33cb4:	beq	33704 <fputs@plt+0x22614>
   33cb8:	b	33a28 <fputs@plt+0x22938>
   33cbc:	add	sl, sp, #57	; 0x39
   33cc0:	mov	r2, #1
   33cc4:	b	337e8 <fputs@plt+0x226f8>
   33cc8:	mov	r0, #1
   33ccc:	strd	r6, [r5, #136]	; 0x88
   33cd0:	strd	r6, [r4]
   33cd4:	b	33544 <fputs@plt+0x22454>
   33cd8:	vcmpe.f64	d7, d10
   33cdc:	vmrs	APSR_nzcv, fpscr
   33ce0:	bpl	33a28 <fputs@plt+0x22938>
   33ce4:	mov	r0, r4
   33ce8:	vmov	sl, s26
   33cec:	bl	196e8 <fputs@plt+0x85f8>
   33cf0:	mov	r0, r4
   33cf4:	strh	r5, [r4, #42]	; 0x2a
   33cf8:	bl	19278 <fputs@plt+0x8188>
   33cfc:	ldr	r5, [r4]
   33d00:	mov	r0, #35328	; 0x8a00
   33d04:	movt	r0, #1977	; 0x7b9
   33d08:	mov	r1, #0
   33d0c:	ldr	r3, [r4, #4]
   33d10:	adds	r0, r5, r0
   33d14:	str	r3, [sp, #36]	; 0x24
   33d18:	ldr	ip, [sp, #36]	; 0x24
   33d1c:	add	r3, pc, #412	; 0x19c
   33d20:	ldrd	r2, [r3]
   33d24:	adc	r1, ip, r1
   33d28:	bl	93a40 <fputs@plt+0x82950>
   33d2c:	mov	r2, #7
   33d30:	mov	r3, #0
   33d34:	bl	93a40 <fputs@plt+0x82950>
   33d38:	vmov	r0, s26
   33d3c:	cmp	sl, r2
   33d40:	strd	r2, [sp, #16]
   33d44:	asr	r1, r0, #31
   33d48:	mov	fp, r1
   33d4c:	mov	r1, r3
   33d50:	sbcs	r3, fp, r1
   33d54:	strd	sl, [sp, #24]
   33d58:	bge	33d70 <fputs@plt+0x22c80>
   33d5c:	subs	r3, r2, #7
   33d60:	str	r3, [sp, #16]
   33d64:	ldr	r3, [sp, #20]
   33d68:	sbc	r3, r3, #0
   33d6c:	str	r3, [sp, #20]
   33d70:	ldrd	sl, [sp, #16]
   33d74:	mov	ip, #23552	; 0x5c00
   33d78:	movt	ip, #1318	; 0x526
   33d7c:	mov	r0, #0
   33d80:	ldr	r3, [sp, #24]
   33d84:	strh	r0, [r4, #40]	; 0x28
   33d88:	strb	r0, [r4, #43]	; 0x2b
   33d8c:	subs	r2, r3, sl
   33d90:	ldr	r3, [sp, #28]
   33d94:	sbc	r1, r3, fp
   33d98:	umull	r2, r3, r2, ip
   33d9c:	mla	r3, ip, r1, r3
   33da0:	ldr	r1, [sp, #36]	; 0x24
   33da4:	adds	r5, r2, r5
   33da8:	adc	sl, r3, r1
   33dac:	stm	r4, {r5, sl}
   33db0:	b	33704 <fputs@plt+0x22614>
   33db4:	ldr	r1, [pc, #320]	; 33efc <fputs@plt+0x22e0c>
   33db8:	mov	r0, sl
   33dbc:	add	r1, pc, r1
   33dc0:	bl	110cc <strcmp@plt>
   33dc4:	subs	r5, r0, #0
   33dc8:	bne	33f10 <fputs@plt+0x22e20>
   33dcc:	vldr	d7, [pc, #260]	; 33ed8 <fputs@plt+0x22de8>
   33dd0:	vmla.f64	d13, d15, d7
   33dd4:	vmov	r0, r1, d13
   33dd8:	bl	93b60 <fputs@plt+0x82a70>
   33ddc:	ldr	r3, [r4]
   33de0:	strh	r5, [r4, #40]	; 0x28
   33de4:	ldr	r2, [r4, #4]
   33de8:	strb	r5, [r4, #43]	; 0x2b
   33dec:	adds	r3, r3, r0
   33df0:	adc	r2, r2, r1
   33df4:	str	r3, [r4]
   33df8:	str	r2, [r4, #4]
   33dfc:	b	33704 <fputs@plt+0x22614>
   33e00:	ldr	r1, [pc, #248]	; 33f00 <fputs@plt+0x22e10>
   33e04:	mov	r0, sl
   33e08:	add	r1, pc, r1
   33e0c:	bl	110cc <strcmp@plt>
   33e10:	subs	r5, r0, #0
   33e14:	bne	33ea0 <fputs@plt+0x22db0>
   33e18:	vldr	d7, [pc, #192]	; 33ee0 <fputs@plt+0x22df0>
   33e1c:	b	33dd0 <fputs@plt+0x22ce0>
   33e20:	rsbs	r2, r2, #0
   33e24:	rsc	r3, r3, #0
   33e28:	strd	r2, [sp, #88]	; 0x58
   33e2c:	b	33b88 <fputs@plt+0x22a98>
   33e30:	ldm	r4, {ip, lr}
   33e34:	mov	r2, fp
   33e38:	mov	r1, r9
   33e3c:	strh	r3, [r4, #40]	; 0x28
   33e40:	mov	r0, r4
   33e44:	strb	r3, [r4, #43]	; 0x2b
   33e48:	subs	ip, ip, r5
   33e4c:	sbc	r3, lr, sl
   33e50:	str	ip, [r4]
   33e54:	str	r3, [r4, #4]
   33e58:	bl	2cc24 <fputs@plt+0x1bb34>
   33e5c:	ldm	r4, {r2, ip}
   33e60:	subs	r0, r5, r0
   33e64:	sbc	r1, sl, r1
   33e68:	ldr	r3, [sp, #44]	; 0x2c
   33e6c:	adds	r2, r2, r0
   33e70:	adc	r1, ip, r1
   33e74:	str	r2, [r4]
   33e78:	str	r1, [r4, #4]
   33e7c:	b	335e8 <fputs@plt+0x224f8>
   33e80:	ldr	r1, [pc, #124]	; 33f04 <fputs@plt+0x22e14>
   33e84:	mov	r0, sl
   33e88:	add	r1, pc, r1
   33e8c:	bl	110cc <strcmp@plt>
   33e90:	subs	r5, r0, #0
   33e94:	bne	338d4 <fputs@plt+0x227e4>
   33e98:	vmla.f64	d13, d15, d11
   33e9c:	b	33dd4 <fputs@plt+0x22ce4>
   33ea0:	ldr	r1, [pc, #96]	; 33f08 <fputs@plt+0x22e18>
   33ea4:	mov	r0, sl
   33ea8:	add	r1, pc, r1
   33eac:	bl	110cc <strcmp@plt>
   33eb0:	subs	r5, r0, #0
   33eb4:	bne	338d4 <fputs@plt+0x227e4>
   33eb8:	vldr	d7, [pc, #40]	; 33ee8 <fputs@plt+0x22df8>
   33ebc:	b	33dd0 <fputs@plt+0x22ce0>
   33ec0:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   33ecc:	orrsmi	r9, r4, r0, ror r9
   33ed0:	andeq	r0, r0, r0
   33ed4:	svccc	0x00e00000
   33ed8:	andeq	r0, r0, r0
   33edc:	cmpmi	fp, r0, asr #14
   33ee0:	andeq	r0, r0, r0
   33ee4:	rscmi	r4, sp, r0, lsl #24
   33ee8:	andeq	r0, r0, r0
   33eec:	addmi	r4, pc, r0
   33ef0:	ldrdeq	r1, [r6], -ip
   33ef4:			; <UNDEFINED> instruction: 0x00064fb0
   33ef8:	andeq	r4, r6, r4, lsl #31
   33efc:	andeq	r4, r6, r4, ror lr
   33f00:	andeq	r4, r6, r0, lsr lr
   33f04:	andeq	r4, r6, r4, lsr #27
   33f08:	muleq	r6, r8, sp
   33f0c:	andeq	r4, r6, ip, lsl #26
   33f10:	ldr	r1, [pc, #-12]	; 33f0c <fputs@plt+0x22e1c>
   33f14:	mov	r0, sl
   33f18:	add	r1, pc, r1
   33f1c:	bl	110cc <strcmp@plt>
   33f20:	subs	r5, r0, #0
   33f24:	bne	338d4 <fputs@plt+0x227e4>
   33f28:	vcvt.s32.f64	s30, d15
   33f2c:	mov	r0, r4
   33f30:	bl	196e8 <fputs@plt+0x85f8>
   33f34:	ldr	r3, [r4, #8]
   33f38:	mov	r0, r4
   33f3c:	strb	r5, [r4, #42]	; 0x2a
   33f40:	vmov	r2, s30
   33f44:	add	r3, r3, r2
   33f48:	str	r3, [r4, #8]
   33f4c:	bl	19278 <fputs@plt+0x8188>
   33f50:	vcvt.f64.s32	d7, s30
   33f54:	vldr	d6, [sp, #48]	; 0x30
   33f58:	vcmp.f64	d7, d6
   33f5c:	vmrs	APSR_nzcv, fpscr
   33f60:	beq	34050 <fputs@plt+0x22f60>
   33f64:	vsub.f64	d7, d6, d7
   33f68:	vldr	d6, [pc, #304]	; 340a0 <fputs@plt+0x22fb0>
   33f6c:	vmul.f64	d7, d7, d6
   33f70:	vmla.f64	d13, d7, d11
   33f74:	vmov	r0, r1, d13
   33f78:	bl	93b60 <fputs@plt+0x82a70>
   33f7c:	ldr	r3, [r4]
   33f80:	ldr	r2, [r4, #4]
   33f84:	adds	r0, r3, r0
   33f88:	ldr	r3, [sp, #44]	; 0x2c
   33f8c:	adc	r2, r2, r1
   33f90:	stm	r4, {r0, r2}
   33f94:	mov	r2, #0
   33f98:	strh	r2, [r4, #40]	; 0x28
   33f9c:	strb	r2, [r4, #43]	; 0x2b
   33fa0:	b	336fc <fputs@plt+0x2260c>
   33fa4:	ldr	r5, [r9, #12]
   33fa8:	ldrd	sl, [r5, #136]	; 0x88
   33fac:	orrs	r3, sl, fp
   33fb0:	beq	34058 <fputs@plt+0x22f68>
   33fb4:	cmp	sl, #1
   33fb8:	strd	sl, [r4]
   33fbc:	sbcs	r3, fp, #0
   33fc0:	movge	r3, #1
   33fc4:	strbge	r3, [r4, #42]	; 0x2a
   33fc8:	bge	33354 <fputs@plt+0x22264>
   33fcc:	b	33540 <fputs@plt+0x22450>
   33fd0:	mov	r0, r4
   33fd4:	bl	196e8 <fputs@plt+0x85f8>
   33fd8:	vldr	d7, [sp, #48]	; 0x30
   33fdc:	ldr	r2, [r4, #12]
   33fe0:	vcvt.s32.f64	s15, d7
   33fe4:	vmov	r3, s15
   33fe8:	add	r3, r3, r2
   33fec:	cmp	r3, #0
   33ff0:	ble	34084 <fputs@plt+0x22f94>
   33ff4:	movw	r1, #43691	; 0xaaab
   33ff8:	movt	r1, #43690	; 0xaaaa
   33ffc:	sub	r2, r3, #1
   34000:	umull	r1, r2, r1, r2
   34004:	lsr	r2, r2, #3
   34008:	ldr	r1, [r4, #8]
   3400c:	sub	ip, r2, r2, lsl #2
   34010:	mov	r0, #0
   34014:	add	r3, r3, ip, lsl #2
   34018:	strb	r0, [r4, #42]	; 0x2a
   3401c:	mov	r0, r4
   34020:	add	r2, r1, r2
   34024:	strd	r2, [r4, #8]
   34028:	bl	19278 <fputs@plt+0x8188>
   3402c:	vldr	d7, [sp, #48]	; 0x30
   34030:	vcvt.s32.f64	s12, d7
   34034:	vcvt.f64.s32	d6, s12
   34038:	vcmp.f64	d7, d6
   3403c:	vmrs	APSR_nzcv, fpscr
   34040:	beq	34050 <fputs@plt+0x22f60>
   34044:	vsub.f64	d7, d7, d6
   34048:	vmul.f64	d7, d7, d12
   3404c:	b	33f70 <fputs@plt+0x22e80>
   34050:	ldr	r3, [sp, #44]	; 0x2c
   34054:	b	33f94 <fputs@plt+0x22ea4>
   34058:	ldr	r3, [r9]
   3405c:	add	r1, r5, #136	; 0x88
   34060:	ldr	r3, [r3, #32]
   34064:	ldr	r0, [r3]
   34068:	bl	19730 <fputs@plt+0x8640>
   3406c:	cmp	r0, #0
   34070:	strdne	sl, [r5, #136]	; 0x88
   34074:	strdne	sl, [r4]
   34078:	bne	33540 <fputs@plt+0x22450>
   3407c:	ldrd	sl, [r5, #136]	; 0x88
   34080:	b	33fb4 <fputs@plt+0x22ec4>
   34084:	sub	r1, r3, #12
   34088:	movw	r0, #43691	; 0xaaab
   3408c:	movt	r0, #10922	; 0x2aaa
   34090:	asr	r2, r1, #31
   34094:	smull	r0, r1, r0, r1
   34098:	rsb	r2, r2, r1, asr #1
   3409c:	b	34008 <fputs@plt+0x22f18>
   340a0:	andeq	r0, r0, r0
   340a4:	rsbsmi	sp, r6, r0
   340a8:	strd	r4, [sp, #-12]!
   340ac:	mov	r5, r0
   340b0:	str	lr, [sp, #8]
   340b4:	sub	sp, sp, #52	; 0x34
   340b8:	mov	r4, sp
   340bc:	mov	r3, r4
   340c0:	bl	332c8 <fputs@plt+0x221d8>
   340c4:	cmp	r0, #0
   340c8:	bne	340fc <fputs@plt+0x2300c>
   340cc:	ldrb	r3, [sp, #42]	; 0x2a
   340d0:	cmp	r3, #0
   340d4:	bne	340e0 <fputs@plt+0x22ff0>
   340d8:	mov	r0, r4
   340dc:	bl	19278 <fputs@plt+0x8188>
   340e0:	ldrd	r0, [sp]
   340e4:	bl	939e0 <fputs@plt+0x828f0>
   340e8:	vmov	d7, r0, r1
   340ec:	mov	r0, r5
   340f0:	vldr	d0, [pc, #24]	; 34110 <fputs@plt+0x23020>
   340f4:	vdiv.f64	d0, d7, d0
   340f8:	bl	29f20 <fputs@plt+0x18e30>
   340fc:	add	sp, sp, #52	; 0x34
   34100:	ldrd	r4, [sp]
   34104:	add	sp, sp, #8
   34108:	pop	{pc}		; (ldr pc, [sp], #4)
   3410c:	nop	{0}
   34110:	andeq	r0, r0, r0
   34114:	orrsmi	r9, r4, r0, ror r9
   34118:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3411c:	mov	r5, r0
   34120:	mov	r4, r2
   34124:	ldr	r0, [r2]
   34128:	strd	r6, [sp, #8]
   3412c:	mov	r7, r1
   34130:	str	r8, [sp, #16]
   34134:	str	lr, [sp, #20]
   34138:	bl	29efc <fputs@plt+0x18e0c>
   3413c:	cmp	r0, #5
   34140:	beq	341d4 <fputs@plt+0x230e4>
   34144:	mov	r1, #28
   34148:	mov	r0, r5
   3414c:	bl	2c380 <fputs@plt+0x1b290>
   34150:	subs	r6, r0, #0
   34154:	beq	341d4 <fputs@plt+0x230e4>
   34158:	mov	r0, r5
   3415c:	bl	2a0a8 <fputs@plt+0x18fb8>
   34160:	ldr	r2, [r6, #20]
   34164:	ldr	r3, [r0, #92]	; 0x5c
   34168:	cmp	r2, #0
   3416c:	str	r3, [r6, #20]
   34170:	beq	34194 <fputs@plt+0x230a4>
   34174:	cmp	r7, #2
   34178:	beq	341e8 <fputs@plt+0x230f8>
   3417c:	ldr	r5, [pc, #132]	; 34208 <fputs@plt+0x23118>
   34180:	mov	r2, #1
   34184:	add	r5, pc, r5
   34188:	mov	r1, r5
   3418c:	mov	r0, r6
   34190:	bl	310f8 <fputs@plt+0x20008>
   34194:	ldr	r0, [r4]
   34198:	bl	32e54 <fputs@plt+0x21d64>
   3419c:	mov	r5, r0
   341a0:	ldr	r0, [r4]
   341a4:	bl	32d94 <fputs@plt+0x21ca4>
   341a8:	cmp	r5, #0
   341ac:	beq	341d4 <fputs@plt+0x230e4>
   341b0:	mov	r2, r0
   341b4:	mov	r1, r5
   341b8:	ldrd	r4, [sp]
   341bc:	mov	r0, r6
   341c0:	ldrd	r6, [sp, #8]
   341c4:	ldr	r8, [sp, #16]
   341c8:	ldr	lr, [sp, #20]
   341cc:	add	sp, sp, #24
   341d0:	b	310f8 <fputs@plt+0x20008>
   341d4:	ldrd	r4, [sp]
   341d8:	ldrd	r6, [sp, #8]
   341dc:	ldr	r8, [sp, #16]
   341e0:	add	sp, sp, #20
   341e4:	pop	{pc}		; (ldr pc, [sp], #4)
   341e8:	ldr	r0, [r4, #4]
   341ec:	bl	32e54 <fputs@plt+0x21d64>
   341f0:	mov	r5, r0
   341f4:	ldr	r0, [r4, #4]
   341f8:	bl	32d94 <fputs@plt+0x21ca4>
   341fc:	subs	r2, r0, #0
   34200:	beq	34194 <fputs@plt+0x230a4>
   34204:	b	34188 <fputs@plt+0x23098>
   34208:	andeq	r4, r6, r4, asr #21
   3420c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   34210:	strd	r6, [sp, #8]
   34214:	mov	r6, r2
   34218:	mov	r7, r1
   3421c:	strd	r8, [sp, #16]
   34220:	strd	sl, [sp, #24]
   34224:	mov	fp, r0
   34228:	str	lr, [sp, #32]
   3422c:	sub	sp, sp, #36	; 0x24
   34230:	ldr	r0, [r2, #4]
   34234:	bl	29efc <fputs@plt+0x18e0c>
   34238:	cmp	r0, #5
   3423c:	beq	343f0 <fputs@plt+0x23300>
   34240:	cmp	r7, #3
   34244:	beq	34514 <fputs@plt+0x23424>
   34248:	ldr	r0, [r6]
   3424c:	bl	29efc <fputs@plt+0x18e0c>
   34250:	mov	sl, r0
   34254:	ldr	r0, [r6, #4]
   34258:	bl	29ea0 <fputs@plt+0x18db0>
   3425c:	cmp	sl, #4
   34260:	mov	r4, r0
   34264:	asr	r5, r0, #31
   34268:	beq	3440c <fputs@plt+0x2331c>
   3426c:	ldr	r0, [r6]
   34270:	bl	32e54 <fputs@plt+0x21d64>
   34274:	subs	r1, r0, #0
   34278:	beq	343f0 <fputs@plt+0x23300>
   3427c:	cmp	r4, #0
   34280:	sbcs	r3, r5, #0
   34284:	movge	r8, #0
   34288:	blt	34528 <fputs@plt+0x23438>
   3428c:	cmp	r7, #3
   34290:	str	r1, [sp, #20]
   34294:	beq	34434 <fputs@plt+0x23344>
   34298:	mov	r0, fp
   3429c:	bl	2a0a8 <fputs@plt+0x18fb8>
   342a0:	ldr	r6, [r0, #92]	; 0x5c
   342a4:	mov	r2, #0
   342a8:	ldr	r1, [sp, #20]
   342ac:	asr	r7, r6, #31
   342b0:	cmp	r4, #0
   342b4:	sbcs	r3, r5, #0
   342b8:	blt	34368 <fputs@plt+0x23278>
   342bc:	orrs	r3, r4, r5
   342c0:	beq	34584 <fputs@plt+0x23494>
   342c4:	subs	r4, r4, #1
   342c8:	sbc	r5, r5, #0
   342cc:	cmp	r2, #0
   342d0:	beq	342fc <fputs@plt+0x2320c>
   342d4:	subs	r3, r4, r6
   342d8:	str	r3, [sp, #8]
   342dc:	sbc	r3, r5, r7
   342e0:	str	r3, [sp, #12]
   342e4:	ldrd	r2, [sp, #8]
   342e8:	cmp	r2, #0
   342ec:	sbcs	r0, r3, #0
   342f0:	blt	34398 <fputs@plt+0x232a8>
   342f4:	mov	r4, r2
   342f8:	mov	r5, r3
   342fc:	cmp	sl, #4
   34300:	beq	3459c <fputs@plt+0x234ac>
   34304:	ldrb	r3, [r1]
   34308:	b	34314 <fputs@plt+0x23224>
   3430c:	subs	r4, r4, #1
   34310:	sbc	r5, r5, #0
   34314:	adds	r2, r3, #0
   34318:	movne	r2, #1
   3431c:	orrs	r0, r4, r5
   34320:	movne	r0, r2
   34324:	moveq	r0, #0
   34328:	cmp	r0, #0
   3432c:	beq	3447c <fputs@plt+0x2338c>
   34330:	cmp	r3, #191	; 0xbf
   34334:	add	r2, r1, #1
   34338:	ldrb	r3, [r1, #1]
   3433c:	movls	r1, r2
   34340:	bls	3430c <fputs@plt+0x2321c>
   34344:	and	r1, r3, #192	; 0xc0
   34348:	cmp	r1, #128	; 0x80
   3434c:	mov	r1, r2
   34350:	bne	3430c <fputs@plt+0x2321c>
   34354:	ldrb	r3, [r1, #1]!
   34358:	and	r2, r3, #192	; 0xc0
   3435c:	cmp	r2, #128	; 0x80
   34360:	beq	34354 <fputs@plt+0x23264>
   34364:	b	3430c <fputs@plt+0x2321c>
   34368:	adds	r4, r4, r8
   3436c:	adc	r5, r5, r8, asr #31
   34370:	cmp	r4, #0
   34374:	sbcs	r3, r5, #0
   34378:	bge	342cc <fputs@plt+0x231dc>
   3437c:	adds	r6, r6, r4
   34380:	mov	r4, #0
   34384:	adc	r7, r7, r5
   34388:	cmp	r6, #0
   3438c:	sbcs	r3, r7, #0
   34390:	mov	r5, #0
   34394:	bge	342cc <fputs@plt+0x231dc>
   34398:	cmp	sl, #4
   3439c:	moveq	r0, #0
   343a0:	moveq	ip, r0
   343a4:	strdeq	r4, [sp, #24]
   343a8:	bne	34468 <fputs@plt+0x23378>
   343ac:	ldrd	r2, [sp, #24]
   343b0:	asr	r9, r8, #31
   343b4:	cmp	r8, r2
   343b8:	sbcs	r3, r9, r3
   343bc:	bge	343d8 <fputs@plt+0x232e8>
   343c0:	subs	r4, r8, r0
   343c4:	sbc	r5, r9, ip
   343c8:	cmp	r4, #0
   343cc:	sbcs	r3, r5, #0
   343d0:	movlt	r4, #0
   343d4:	movlt	r5, #0
   343d8:	mvn	ip, #0
   343dc:	mov	r2, r4
   343e0:	mov	r3, r5
   343e4:	mov	r0, fp
   343e8:	str	ip, [sp]
   343ec:	bl	2d54c <fputs@plt+0x1c45c>
   343f0:	add	sp, sp, #36	; 0x24
   343f4:	ldrd	r4, [sp]
   343f8:	ldrd	r6, [sp, #8]
   343fc:	ldrd	r8, [sp, #16]
   34400:	ldrd	sl, [sp, #24]
   34404:	add	sp, sp, #32
   34408:	pop	{pc}		; (ldr pc, [sp], #4)
   3440c:	ldr	r0, [r6]
   34410:	bl	32d94 <fputs@plt+0x21ca4>
   34414:	mov	r8, r0
   34418:	ldr	r0, [r6]
   3441c:	bl	32e84 <fputs@plt+0x21d94>
   34420:	subs	r1, r0, #0
   34424:	beq	343f0 <fputs@plt+0x23300>
   34428:	cmp	r7, #3
   3442c:	str	r1, [sp, #20]
   34430:	bne	34298 <fputs@plt+0x231a8>
   34434:	ldr	r0, [r6, #8]
   34438:	bl	29ea0 <fputs@plt+0x18db0>
   3443c:	asr	r7, r0, #31
   34440:	cmp	r0, #0
   34444:	mov	r6, r0
   34448:	ldr	r1, [sp, #20]
   3444c:	sbcs	r3, r7, #0
   34450:	movge	r2, #0
   34454:	bge	342b0 <fputs@plt+0x231c0>
   34458:	rsbs	r6, r0, #0
   3445c:	mov	r2, #1
   34460:	rsc	r7, r7, #0
   34464:	b	342b0 <fputs@plt+0x231c0>
   34468:	ldrb	r3, [r1]
   3446c:	mov	r6, r4
   34470:	mov	r7, r5
   34474:	adds	r2, r3, #0
   34478:	movne	r2, #1
   3447c:	orrs	r0, r6, r7
   34480:	moveq	r2, #0
   34484:	cmp	r2, #0
   34488:	beq	345c4 <fputs@plt+0x234d4>
   3448c:	mov	r2, r1
   34490:	b	344b8 <fputs@plt+0x233c8>
   34494:	subs	r6, r6, #1
   34498:	sbc	r7, r7, #0
   3449c:	orrs	r0, r6, r7
   344a0:	movne	r0, #1
   344a4:	moveq	r0, #0
   344a8:	cmp	r3, #0
   344ac:	moveq	r0, #0
   344b0:	cmp	r0, #0
   344b4:	beq	344f0 <fputs@plt+0x23400>
   344b8:	cmp	r3, #191	; 0xbf
   344bc:	add	r0, r2, #1
   344c0:	ldrb	r3, [r2, #1]
   344c4:	movls	r2, r0
   344c8:	bls	34494 <fputs@plt+0x233a4>
   344cc:	and	r2, r3, #192	; 0xc0
   344d0:	cmp	r2, #128	; 0x80
   344d4:	mov	r2, r0
   344d8:	bne	34494 <fputs@plt+0x233a4>
   344dc:	ldrb	r3, [r2, #1]!
   344e0:	and	r0, r3, #192	; 0xc0
   344e4:	cmp	r0, #128	; 0x80
   344e8:	beq	344dc <fputs@plt+0x233ec>
   344ec:	b	34494 <fputs@plt+0x233a4>
   344f0:	sub	r2, r2, r1
   344f4:	asr	r3, r2, #31
   344f8:	mov	ip, #1
   344fc:	mvn	lr, #0
   34500:	mov	r0, fp
   34504:	str	lr, [sp]
   34508:	str	ip, [sp, #4]
   3450c:	bl	2d5a0 <fputs@plt+0x1c4b0>
   34510:	b	343f0 <fputs@plt+0x23300>
   34514:	ldr	r0, [r6, #8]
   34518:	bl	29efc <fputs@plt+0x18e0c>
   3451c:	cmp	r0, #5
   34520:	bne	34248 <fputs@plt+0x23158>
   34524:	b	343f0 <fputs@plt+0x23300>
   34528:	ldrb	r2, [r1]
   3452c:	cmp	r2, #0
   34530:	beq	345d0 <fputs@plt+0x234e0>
   34534:	mov	r0, r1
   34538:	mov	r8, #0
   3453c:	b	3454c <fputs@plt+0x2345c>
   34540:	cmp	r2, #0
   34544:	add	r8, r8, #1
   34548:	beq	3428c <fputs@plt+0x2319c>
   3454c:	cmp	r2, #191	; 0xbf
   34550:	add	r3, r0, #1
   34554:	ldrb	r2, [r0, #1]
   34558:	movls	r0, r3
   3455c:	bls	34540 <fputs@plt+0x23450>
   34560:	and	r0, r2, #192	; 0xc0
   34564:	cmp	r0, #128	; 0x80
   34568:	mov	r0, r3
   3456c:	bne	34540 <fputs@plt+0x23450>
   34570:	ldrb	r2, [r0, #1]!
   34574:	and	r3, r2, #192	; 0xc0
   34578:	cmp	r3, #128	; 0x80
   3457c:	beq	34570 <fputs@plt+0x23480>
   34580:	b	34540 <fputs@plt+0x23450>
   34584:	cmp	r6, #1
   34588:	sbcs	r3, r7, #0
   3458c:	blt	342cc <fputs@plt+0x231dc>
   34590:	subs	r6, r6, #1
   34594:	sbc	r7, r7, #0
   34598:	b	342cc <fputs@plt+0x231dc>
   3459c:	adds	r3, r4, r6
   345a0:	add	r1, r1, r4
   345a4:	mov	r0, r4
   345a8:	mov	ip, r5
   345ac:	str	r3, [sp, #24]
   345b0:	adc	r3, r5, r7
   345b4:	mov	r4, r6
   345b8:	mov	r5, r7
   345bc:	str	r3, [sp, #28]
   345c0:	b	343ac <fputs@plt+0x232bc>
   345c4:	mov	r2, #0
   345c8:	mov	r3, #0
   345cc:	b	344f8 <fputs@plt+0x23408>
   345d0:	mov	r8, r2
   345d4:	b	3428c <fputs@plt+0x2319c>
   345d8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   345dc:	ldr	r5, [pc, #208]	; 346b4 <fputs@plt+0x235c4>
   345e0:	strd	r6, [sp, #8]
   345e4:	mov	r6, r0
   345e8:	mov	r7, r2
   345ec:	ldr	r0, [r2]
   345f0:	strd	r8, [sp, #16]
   345f4:	str	sl, [sp, #24]
   345f8:	str	lr, [sp, #28]
   345fc:	add	r5, pc, r5
   34600:	bl	32e54 <fputs@plt+0x21d64>
   34604:	mov	r4, r0
   34608:	ldr	r0, [r7]
   3460c:	bl	32d94 <fputs@plt+0x21ca4>
   34610:	cmp	r4, #0
   34614:	beq	3469c <fputs@plt+0x235ac>
   34618:	mov	r7, r0
   3461c:	mov	r0, r6
   34620:	asr	r9, r7, #31
   34624:	adds	r2, r7, #1
   34628:	adc	r3, r9, #0
   3462c:	bl	2d164 <fputs@plt+0x1c074>
   34630:	subs	r1, r0, #0
   34634:	beq	3469c <fputs@plt+0x235ac>
   34638:	cmp	r7, #0
   3463c:	ble	34670 <fputs@plt+0x23580>
   34640:	ldr	r8, [pc, #112]	; 346b8 <fputs@plt+0x235c8>
   34644:	add	lr, r4, r7
   34648:	sub	r2, r4, #1
   3464c:	sub	lr, lr, #1
   34650:	sub	ip, r1, #1
   34654:	add	r8, pc, r8
   34658:	ldrb	r3, [r2, #1]!
   3465c:	add	r3, r8, r3
   34660:	cmp	r2, lr
   34664:	ldrb	r3, [r3, #336]	; 0x150
   34668:	strb	r3, [ip, #1]!
   3466c:	bne	34658 <fputs@plt+0x23568>
   34670:	ldr	r3, [pc, #68]	; 346bc <fputs@plt+0x235cc>
   34674:	mov	r2, r7
   34678:	mov	r0, r6
   3467c:	ldrd	r6, [sp, #8]
   34680:	ldrd	r8, [sp, #16]
   34684:	ldr	r3, [r5, r3]
   34688:	ldrd	r4, [sp]
   3468c:	ldr	sl, [sp, #24]
   34690:	ldr	lr, [sp, #28]
   34694:	add	sp, sp, #32
   34698:	b	2d310 <fputs@plt+0x1c220>
   3469c:	ldrd	r4, [sp]
   346a0:	ldrd	r6, [sp, #8]
   346a4:	ldrd	r8, [sp, #16]
   346a8:	ldr	sl, [sp, #24]
   346ac:	add	sp, sp, #28
   346b0:	pop	{pc}		; (ldr pc, [sp], #4)
   346b4:	strdeq	sl, [r7], -ip
   346b8:	muleq	r6, r4, r4
   346bc:	andeq	r0, r0, r4, lsr #2
   346c0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   346c4:	ldr	r5, [pc, #216]	; 347a4 <fputs@plt+0x236b4>
   346c8:	strd	r6, [sp, #8]
   346cc:	mov	r6, r0
   346d0:	mov	r7, r2
   346d4:	ldr	r0, [r2]
   346d8:	strd	r8, [sp, #16]
   346dc:	str	sl, [sp, #24]
   346e0:	str	lr, [sp, #28]
   346e4:	add	r5, pc, r5
   346e8:	bl	32e54 <fputs@plt+0x21d64>
   346ec:	mov	r4, r0
   346f0:	ldr	r0, [r7]
   346f4:	bl	32d94 <fputs@plt+0x21ca4>
   346f8:	cmp	r4, #0
   346fc:	beq	3478c <fputs@plt+0x2369c>
   34700:	mov	r7, r0
   34704:	mov	r0, r6
   34708:	asr	r9, r7, #31
   3470c:	adds	r2, r7, #1
   34710:	adc	r3, r9, #0
   34714:	bl	2d164 <fputs@plt+0x1c074>
   34718:	subs	r1, r0, #0
   3471c:	beq	3478c <fputs@plt+0x2369c>
   34720:	cmp	r7, #0
   34724:	ble	34760 <fputs@plt+0x23670>
   34728:	ldr	r0, [pc, #120]	; 347a8 <fputs@plt+0x236b8>
   3472c:	add	r3, r4, r7
   34730:	sub	ip, r4, #1
   34734:	sub	lr, r1, #1
   34738:	sub	r4, r3, #1
   3473c:	add	r0, pc, r0
   34740:	ldrb	r3, [ip, #1]!
   34744:	add	r2, r0, r3
   34748:	cmp	r4, ip
   3474c:	ldrb	r2, [r2, #64]	; 0x40
   34750:	and	r2, r2, #32
   34754:	bic	r3, r3, r2
   34758:	strb	r3, [lr, #1]!
   3475c:	bne	34740 <fputs@plt+0x23650>
   34760:	ldr	r3, [pc, #68]	; 347ac <fputs@plt+0x236bc>
   34764:	mov	r2, r7
   34768:	mov	r0, r6
   3476c:	ldrd	r6, [sp, #8]
   34770:	ldrd	r8, [sp, #16]
   34774:	ldr	r3, [r5, r3]
   34778:	ldrd	r4, [sp]
   3477c:	ldr	sl, [sp, #24]
   34780:	ldr	lr, [sp, #28]
   34784:	add	sp, sp, #32
   34788:	b	2d310 <fputs@plt+0x1c220>
   3478c:	ldrd	r4, [sp]
   34790:	ldrd	r6, [sp, #8]
   34794:	ldrd	r8, [sp, #16]
   34798:	ldr	sl, [sp, #24]
   3479c:	add	sp, sp, #28
   347a0:	pop	{pc}		; (ldr pc, [sp], #4)
   347a4:	andeq	sl, r7, r4, lsl r9
   347a8:	andeq	r1, r6, ip, lsr #7
   347ac:	andeq	r0, r0, r4, lsr #2
   347b0:	str	r4, [sp, #-8]!
   347b4:	mov	r4, r0
   347b8:	str	lr, [sp, #4]
   347bc:	sub	sp, sp, #8
   347c0:	ldr	r0, [r2]
   347c4:	bl	32e54 <fputs@plt+0x21d64>
   347c8:	cmp	r0, #0
   347cc:	str	r0, [sp, #4]
   347d0:	beq	347e0 <fputs@plt+0x236f0>
   347d4:	ldrb	r3, [r0]
   347d8:	cmp	r3, #0
   347dc:	bne	347f0 <fputs@plt+0x23700>
   347e0:	add	sp, sp, #8
   347e4:	ldr	r4, [sp]
   347e8:	add	sp, sp, #4
   347ec:	pop	{pc}		; (ldr pc, [sp], #4)
   347f0:	add	r0, sp, #4
   347f4:	bl	13718 <fputs@plt+0x2628>
   347f8:	mov	r1, r0
   347fc:	mov	r0, r4
   34800:	bl	29f28 <fputs@plt+0x18e38>
   34804:	add	sp, sp, #8
   34808:	ldr	r4, [sp]
   3480c:	add	sp, sp, #4
   34810:	pop	{pc}		; (ldr pc, [sp], #4)
   34814:	strd	r4, [sp, #-32]!	; 0xffffffe0
   34818:	strd	r6, [sp, #8]
   3481c:	mov	r7, r0
   34820:	mov	r6, r2
   34824:	ldr	r0, [r2]
   34828:	strd	r8, [sp, #16]
   3482c:	str	sl, [sp, #24]
   34830:	str	lr, [sp, #28]
   34834:	bl	29efc <fputs@plt+0x18e0c>
   34838:	mov	r9, r0
   3483c:	ldr	r0, [r6, #4]
   34840:	bl	29efc <fputs@plt+0x18e0c>
   34844:	cmp	r0, #5
   34848:	cmpne	r9, #5
   3484c:	moveq	r4, #1
   34850:	movne	r4, #0
   34854:	bne	34870 <fputs@plt+0x23780>
   34858:	ldrd	r4, [sp]
   3485c:	ldrd	r6, [sp, #8]
   34860:	ldrd	r8, [sp, #16]
   34864:	ldr	sl, [sp, #24]
   34868:	add	sp, sp, #28
   3486c:	pop	{pc}		; (ldr pc, [sp], #4)
   34870:	mov	r8, r0
   34874:	ldr	r0, [r6]
   34878:	bl	32d94 <fputs@plt+0x21ca4>
   3487c:	mov	sl, r0
   34880:	ldr	r0, [r6, #4]
   34884:	bl	32d94 <fputs@plt+0x21ca4>
   34888:	cmp	r9, #4
   3488c:	cmpeq	r8, #4
   34890:	mov	r5, r0
   34894:	ldr	r0, [r6]
   34898:	beq	34948 <fputs@plt+0x23858>
   3489c:	bl	32e54 <fputs@plt+0x21d64>
   348a0:	mov	r9, r0
   348a4:	ldr	r0, [r6, #4]
   348a8:	mov	r4, #1
   348ac:	bl	32e54 <fputs@plt+0x21d64>
   348b0:	mov	r6, r0
   348b4:	cmp	sl, r5
   348b8:	blt	34920 <fputs@plt+0x23830>
   348bc:	mov	r8, #1
   348c0:	mov	r2, r5
   348c4:	mov	r1, r6
   348c8:	mov	r0, r9
   348cc:	bl	10e20 <memcmp@plt>
   348d0:	cmp	r0, #0
   348d4:	beq	34924 <fputs@plt+0x23834>
   348d8:	add	r8, r8, #1
   348dc:	add	sl, r9, sl
   348e0:	add	r3, r9, #1
   348e4:	b	348fc <fputs@plt+0x2380c>
   348e8:	ldrb	r2, [r3]
   348ec:	add	r3, r3, #1
   348f0:	and	r2, r2, #192	; 0xc0
   348f4:	cmp	r2, #128	; 0x80
   348f8:	bne	3490c <fputs@plt+0x2381c>
   348fc:	cmp	r4, #0
   34900:	sub	r1, sl, r3
   34904:	mov	r0, r3
   34908:	bne	348e8 <fputs@plt+0x237f8>
   3490c:	cmp	r5, r1
   34910:	mov	sl, r1
   34914:	bgt	34920 <fputs@plt+0x23830>
   34918:	mov	r9, r0
   3491c:	b	348c0 <fputs@plt+0x237d0>
   34920:	mov	r8, #0
   34924:	mov	r1, r8
   34928:	mov	r0, r7
   3492c:	ldrd	r4, [sp]
   34930:	ldrd	r6, [sp, #8]
   34934:	ldrd	r8, [sp, #16]
   34938:	ldr	sl, [sp, #24]
   3493c:	ldr	lr, [sp, #28]
   34940:	add	sp, sp, #32
   34944:	b	29f28 <fputs@plt+0x18e38>
   34948:	bl	32e84 <fputs@plt+0x21d94>
   3494c:	mov	r9, r0
   34950:	ldr	r0, [r6, #4]
   34954:	bl	32e84 <fputs@plt+0x21d94>
   34958:	mov	r6, r0
   3495c:	b	348b4 <fputs@plt+0x237c4>
   34960:	strd	r4, [sp, #-16]!
   34964:	mov	r4, r0
   34968:	mov	r5, r2
   3496c:	ldr	r0, [r2]
   34970:	str	r6, [sp, #8]
   34974:	str	lr, [sp, #12]
   34978:	bl	29efc <fputs@plt+0x18e0c>
   3497c:	sub	r0, r0, #1
   34980:	cmp	r0, #3
   34984:	addls	pc, pc, r0, lsl #2
   34988:	b	34a24 <fputs@plt+0x23934>
   3498c:	b	349f0 <fputs@plt+0x23900>
   34990:	b	349f0 <fputs@plt+0x23900>
   34994:	b	3499c <fputs@plt+0x238ac>
   34998:	b	349f0 <fputs@plt+0x23900>
   3499c:	ldr	r0, [r5]
   349a0:	bl	32e54 <fputs@plt+0x21d64>
   349a4:	cmp	r0, #0
   349a8:	beq	34a14 <fputs@plt+0x23924>
   349ac:	ldrb	r3, [r0]
   349b0:	mov	r1, #0
   349b4:	cmp	r3, #0
   349b8:	beq	349fc <fputs@plt+0x2390c>
   349bc:	cmp	r3, #191	; 0xbf
   349c0:	add	r1, r1, #1
   349c4:	ldrb	r3, [r0, #1]
   349c8:	add	r0, r0, #1
   349cc:	bls	349b4 <fputs@plt+0x238c4>
   349d0:	and	r2, r3, #192	; 0xc0
   349d4:	cmp	r2, #128	; 0x80
   349d8:	bne	349b4 <fputs@plt+0x238c4>
   349dc:	ldrb	r3, [r0, #1]!
   349e0:	and	r2, r3, #192	; 0xc0
   349e4:	cmp	r2, #128	; 0x80
   349e8:	beq	349dc <fputs@plt+0x238ec>
   349ec:	b	349b4 <fputs@plt+0x238c4>
   349f0:	ldr	r0, [r5]
   349f4:	bl	32d94 <fputs@plt+0x21ca4>
   349f8:	mov	r1, r0
   349fc:	mov	r0, r4
   34a00:	ldrd	r4, [sp]
   34a04:	ldr	r6, [sp, #8]
   34a08:	ldr	lr, [sp, #12]
   34a0c:	add	sp, sp, #16
   34a10:	b	29f28 <fputs@plt+0x18e38>
   34a14:	ldrd	r4, [sp]
   34a18:	ldr	r6, [sp, #8]
   34a1c:	add	sp, sp, #12
   34a20:	pop	{pc}		; (ldr pc, [sp], #4)
   34a24:	mov	r0, r4
   34a28:	ldrd	r4, [sp]
   34a2c:	ldr	r6, [sp, #8]
   34a30:	ldr	lr, [sp, #12]
   34a34:	add	sp, sp, #16
   34a38:	b	29f94 <fputs@plt+0x18ea4>
   34a3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   34a40:	mov	r5, r2
   34a44:	strd	r6, [sp, #8]
   34a48:	strd	r8, [sp, #16]
   34a4c:	strd	sl, [sp, #24]
   34a50:	mov	sl, r0
   34a54:	mov	fp, r1
   34a58:	str	lr, [sp, #32]
   34a5c:	sub	sp, sp, #20
   34a60:	ldr	r0, [r2]
   34a64:	bl	29efc <fputs@plt+0x18e0c>
   34a68:	cmp	r0, #5
   34a6c:	beq	34ba8 <fputs@plt+0x23ab8>
   34a70:	ldr	r0, [r5]
   34a74:	bl	32e54 <fputs@plt+0x21d64>
   34a78:	subs	r7, r0, #0
   34a7c:	beq	34ba8 <fputs@plt+0x23ab8>
   34a80:	ldr	r0, [r5]
   34a84:	bl	32d94 <fputs@plt+0x21ca4>
   34a88:	cmp	fp, #1
   34a8c:	mov	r4, r0
   34a90:	beq	34bc4 <fputs@plt+0x23ad4>
   34a94:	ldr	r0, [r5, #4]
   34a98:	bl	32e54 <fputs@plt+0x21d64>
   34a9c:	subs	r2, r0, #0
   34aa0:	str	r2, [sp, #8]
   34aa4:	beq	34ba8 <fputs@plt+0x23ab8>
   34aa8:	ldrb	r3, [r2]
   34aac:	cmp	r3, #0
   34ab0:	beq	34cc4 <fputs@plt+0x23bd4>
   34ab4:	mov	r8, #0
   34ab8:	b	34ac8 <fputs@plt+0x239d8>
   34abc:	cmp	r3, #0
   34ac0:	add	r8, r8, #1
   34ac4:	beq	34b08 <fputs@plt+0x23a18>
   34ac8:	cmp	r3, #191	; 0xbf
   34acc:	add	r1, r2, #1
   34ad0:	ldrb	r3, [r2, #1]
   34ad4:	movls	r2, r1
   34ad8:	bls	34abc <fputs@plt+0x239cc>
   34adc:	and	r2, r3, #192	; 0xc0
   34ae0:	cmp	r2, #128	; 0x80
   34ae4:	mov	r2, r1
   34ae8:	bne	34abc <fputs@plt+0x239cc>
   34aec:	ldrb	r3, [r2, #1]!
   34af0:	and	r1, r3, #192	; 0xc0
   34af4:	cmp	r1, #128	; 0x80
   34af8:	beq	34aec <fputs@plt+0x239fc>
   34afc:	cmp	r3, #0
   34b00:	add	r8, r8, #1
   34b04:	bne	34ac8 <fputs@plt+0x239d8>
   34b08:	mov	r2, #5
   34b0c:	mov	r0, sl
   34b10:	smull	r2, r3, r8, r2
   34b14:	bl	2d164 <fputs@plt+0x1c074>
   34b18:	subs	r9, r0, #0
   34b1c:	beq	34ba8 <fputs@plt+0x23ab8>
   34b20:	ldr	r1, [sp, #8]
   34b24:	add	r8, r9, r8, lsl #2
   34b28:	ldrb	r3, [r1]
   34b2c:	cmp	r3, #0
   34b30:	beq	34cc4 <fputs@plt+0x23bd4>
   34b34:	sub	ip, r9, #4
   34b38:	sub	r0, r8, #1
   34b3c:	rsb	lr, r8, #1
   34b40:	b	34b64 <fputs@plt+0x23a74>
   34b44:	mov	r1, r3
   34b48:	mov	r2, #1
   34b4c:	add	r0, r0, #1
   34b50:	mov	fp, r0
   34b54:	strb	r2, [fp], lr
   34b58:	ldrb	r3, [r3]
   34b5c:	cmp	r3, #0
   34b60:	beq	34be4 <fputs@plt+0x23af4>
   34b64:	mov	r3, r1
   34b68:	str	r1, [ip, #4]!
   34b6c:	ldrb	r2, [r3], #1
   34b70:	cmp	r2, #191	; 0xbf
   34b74:	bls	34b44 <fputs@plt+0x23a54>
   34b78:	ldrb	r2, [r1, #1]
   34b7c:	and	r2, r2, #192	; 0xc0
   34b80:	cmp	r2, #128	; 0x80
   34b84:	bne	34b44 <fputs@plt+0x23a54>
   34b88:	ldrb	r2, [r3, #1]!
   34b8c:	and	r2, r2, #192	; 0xc0
   34b90:	cmp	r2, #128	; 0x80
   34b94:	beq	34b88 <fputs@plt+0x23a98>
   34b98:	sub	r2, r3, r1
   34b9c:	mov	r1, r3
   34ba0:	uxtb	r2, r2
   34ba4:	b	34b4c <fputs@plt+0x23a5c>
   34ba8:	add	sp, sp, #20
   34bac:	ldrd	r4, [sp]
   34bb0:	ldrd	r6, [sp, #8]
   34bb4:	ldrd	r8, [sp, #16]
   34bb8:	ldrd	sl, [sp, #24]
   34bbc:	add	sp, sp, #32
   34bc0:	pop	{pc}		; (ldr pc, [sp], #4)
   34bc4:	ldr	r9, [pc, #364]	; 34d38 <fputs@plt+0x23c48>
   34bc8:	mov	r3, #0
   34bcc:	ldr	r8, [pc, #360]	; 34d3c <fputs@plt+0x23c4c>
   34bd0:	str	r3, [sp, #8]
   34bd4:	add	r9, pc, r9
   34bd8:	add	r9, r9, #524	; 0x20c
   34bdc:	add	r8, pc, r8
   34be0:	add	r8, r8, #2832	; 0xb10
   34be4:	mov	r0, sl
   34be8:	bl	2a09c <fputs@plt+0x18fac>
   34bec:	tst	r0, #1
   34bf0:	str	r0, [sp, #4]
   34bf4:	beq	34d10 <fputs@plt+0x23c20>
   34bf8:	cmp	r4, #0
   34bfc:	ble	34cb0 <fputs@plt+0x23bc0>
   34c00:	add	r3, r8, fp
   34c04:	sub	r2, r8, #1
   34c08:	sub	fp, r3, #1
   34c0c:	str	r2, [sp]
   34c10:	str	r3, [sp, #12]
   34c14:	ldr	r6, [sp]
   34c18:	mov	r8, r9
   34c1c:	mov	r0, r7
   34c20:	ldrb	r5, [r6, #1]!
   34c24:	cmp	r5, r4
   34c28:	mov	r2, r5
   34c2c:	bgt	34c40 <fputs@plt+0x23b50>
   34c30:	ldr	r1, [r8]
   34c34:	bl	10e20 <memcmp@plt>
   34c38:	cmp	r0, #0
   34c3c:	beq	34cf4 <fputs@plt+0x23c04>
   34c40:	cmp	r6, fp
   34c44:	add	r8, r8, #4
   34c48:	bne	34c1c <fputs@plt+0x23b2c>
   34c4c:	ldr	r3, [sp, #4]
   34c50:	tst	r3, #2
   34c54:	beq	34cb0 <fputs@plt+0x23bc0>
   34c58:	ldr	r3, [sp, #12]
   34c5c:	str	sl, [sp, #4]
   34c60:	mov	sl, r7
   34c64:	ldr	r7, [sp]
   34c68:	sub	fp, r3, #1
   34c6c:	mov	r5, r7
   34c70:	mov	r6, r9
   34c74:	ldrb	r3, [r5, #1]!
   34c78:	sub	r8, r4, r3
   34c7c:	cmp	r3, r4
   34c80:	mov	r2, r3
   34c84:	add	r0, sl, r8
   34c88:	bgt	34c9c <fputs@plt+0x23bac>
   34c8c:	ldr	r1, [r6]
   34c90:	bl	10e20 <memcmp@plt>
   34c94:	cmp	r0, #0
   34c98:	beq	34d04 <fputs@plt+0x23c14>
   34c9c:	cmp	r5, fp
   34ca0:	add	r6, r6, #4
   34ca4:	bne	34c74 <fputs@plt+0x23b84>
   34ca8:	mov	r7, sl
   34cac:	ldr	sl, [sp, #4]
   34cb0:	ldr	r3, [sp, #8]
   34cb4:	cmp	r3, #0
   34cb8:	beq	34cc4 <fputs@plt+0x23bd4>
   34cbc:	mov	r0, r9
   34cc0:	bl	19898 <fputs@plt+0x87a8>
   34cc4:	mov	r2, r4
   34cc8:	mov	r1, r7
   34ccc:	mov	r0, sl
   34cd0:	mvn	r3, #0
   34cd4:	add	sp, sp, #20
   34cd8:	ldrd	r4, [sp]
   34cdc:	ldrd	r6, [sp, #8]
   34ce0:	ldrd	r8, [sp, #16]
   34ce4:	ldrd	sl, [sp, #24]
   34ce8:	ldr	lr, [sp, #32]
   34cec:	add	sp, sp, #36	; 0x24
   34cf0:	b	2d310 <fputs@plt+0x1c220>
   34cf4:	subs	r4, r4, r5
   34cf8:	add	r7, r7, r5
   34cfc:	bne	34c14 <fputs@plt+0x23b24>
   34d00:	b	34cb0 <fputs@plt+0x23bc0>
   34d04:	subs	r4, r8, #0
   34d08:	bne	34c6c <fputs@plt+0x23b7c>
   34d0c:	b	34ca8 <fputs@plt+0x23bb8>
   34d10:	ldr	r3, [sp, #4]
   34d14:	tst	r3, #2
   34d18:	beq	34cb0 <fputs@plt+0x23bc0>
   34d1c:	cmp	r4, #0
   34d20:	addgt	r3, r8, fp
   34d24:	strgt	r3, [sp, #12]
   34d28:	subgt	r3, r8, #1
   34d2c:	strgt	r3, [sp]
   34d30:	ble	34cb0 <fputs@plt+0x23bc0>
   34d34:	b	34c58 <fputs@plt+0x23b68>
   34d38:	andeq	r9, r7, r4, ror #20
   34d3c:	andeq	r0, r6, ip, lsl #30
   34d40:	str	r4, [sp, #-8]!
   34d44:	mov	r4, r0
   34d48:	ldr	r0, [r2]
   34d4c:	str	lr, [sp, #4]
   34d50:	bl	32e54 <fputs@plt+0x21d64>
   34d54:	cmp	r0, #0
   34d58:	beq	34d78 <fputs@plt+0x23c88>
   34d5c:	bl	299f8 <fputs@plt+0x18908>
   34d60:	mov	r1, r0
   34d64:	mov	r0, r4
   34d68:	ldr	r4, [sp]
   34d6c:	ldr	lr, [sp, #4]
   34d70:	add	sp, sp, #8
   34d74:	b	29f28 <fputs@plt+0x18e38>
   34d78:	ldr	r4, [sp]
   34d7c:	add	sp, sp, #4
   34d80:	pop	{pc}		; (ldr pc, [sp], #4)
   34d84:	mov	r1, #2
   34d88:	b	32e14 <fputs@plt+0x21d24>
   34d8c:	b	34d84 <fputs@plt+0x23c94>
   34d90:	strd	r4, [sp, #-16]!
   34d94:	mov	r5, r0
   34d98:	str	r6, [sp, #8]
   34d9c:	str	lr, [sp, #12]
   34da0:	bl	21194 <fputs@plt+0x100a4>
   34da4:	bl	34d84 <fputs@plt+0x23c94>
   34da8:	mov	r4, r0
   34dac:	mov	r0, r5
   34db0:	bl	21138 <fputs@plt+0x10048>
   34db4:	mov	r0, r4
   34db8:	ldrd	r4, [sp]
   34dbc:	ldr	r6, [sp, #8]
   34dc0:	add	sp, sp, #12
   34dc4:	pop	{pc}		; (ldr pc, [sp], #4)
   34dc8:	mov	r1, #3
   34dcc:	b	32e14 <fputs@plt+0x21d24>
   34dd0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   34dd4:	mov	r4, r2
   34dd8:	mov	ip, r0
   34ddc:	strd	r6, [sp, #8]
   34de0:	mov	r7, r3
   34de4:	mov	r5, r1
   34de8:	strd	r8, [sp, #16]
   34dec:	str	lr, [sp, #24]
   34df0:	sub	sp, sp, #92	; 0x5c
   34df4:	ldrb	r2, [r0, #10]
   34df8:	ldrb	r3, [r4, #4]
   34dfc:	cmp	r2, r3
   34e00:	bne	34e44 <fputs@plt+0x23d54>
   34e04:	ldr	r0, [r4, #8]
   34e08:	ldr	r2, [r1, #16]
   34e0c:	ldr	r3, [r1, #12]
   34e10:	str	r2, [sp]
   34e14:	ldr	r4, [r4, #12]
   34e18:	ldr	r1, [ip, #12]
   34e1c:	ldr	r2, [ip, #16]
   34e20:	blx	r4
   34e24:	mov	r4, r0
   34e28:	mov	r0, r4
   34e2c:	add	sp, sp, #92	; 0x5c
   34e30:	ldrd	r4, [sp]
   34e34:	ldrd	r6, [sp, #8]
   34e38:	ldrd	r8, [sp, #16]
   34e3c:	add	sp, sp, #24
   34e40:	pop	{pc}		; (ldr pc, [sp], #4)
   34e44:	ldr	r3, [ip, #32]
   34e48:	mov	r2, #1
   34e4c:	mov	lr, #0
   34e50:	add	r6, sp, #8
   34e54:	mov	r1, r0
   34e58:	add	r8, sp, #48	; 0x30
   34e5c:	mov	r0, r6
   34e60:	strh	r2, [sp, #16]
   34e64:	str	lr, [sp, #32]
   34e68:	strh	r2, [sp, #56]	; 0x38
   34e6c:	mov	r2, #4096	; 0x1000
   34e70:	str	r3, [sp, #40]	; 0x28
   34e74:	str	lr, [sp, #72]	; 0x48
   34e78:	str	r3, [sp, #80]	; 0x50
   34e7c:	bl	21368 <fputs@plt+0x10278>
   34e80:	mov	r1, r5
   34e84:	mov	r0, r8
   34e88:	mov	r2, #4096	; 0x1000
   34e8c:	bl	21368 <fputs@plt+0x10278>
   34e90:	ldrb	r1, [r4, #4]
   34e94:	mov	r0, r6
   34e98:	bl	32e14 <fputs@plt+0x21d24>
   34e9c:	subs	r5, r0, #0
   34ea0:	ldrb	r1, [r4, #4]
   34ea4:	mov	r0, r8
   34ea8:	beq	34f2c <fputs@plt+0x23e3c>
   34eac:	ldr	r9, [sp, #20]
   34eb0:	bl	32e14 <fputs@plt+0x21d24>
   34eb4:	cmp	r0, #0
   34eb8:	beq	34f6c <fputs@plt+0x23e7c>
   34ebc:	mov	r2, r5
   34ec0:	mov	r1, r9
   34ec4:	str	r0, [sp]
   34ec8:	ldr	r0, [r4, #8]
   34ecc:	ldr	r4, [r4, #12]
   34ed0:	ldr	r3, [sp, #60]	; 0x3c
   34ed4:	blx	r4
   34ed8:	mov	r4, r0
   34edc:	ldrh	r3, [sp, #16]
   34ee0:	movw	r2, #9312	; 0x2460
   34ee4:	tst	r2, r3
   34ee8:	bne	34f20 <fputs@plt+0x23e30>
   34eec:	ldr	r3, [sp, #32]
   34ef0:	cmp	r3, #0
   34ef4:	bne	34f20 <fputs@plt+0x23e30>
   34ef8:	ldrh	r3, [sp, #56]	; 0x38
   34efc:	movw	r2, #9312	; 0x2460
   34f00:	tst	r2, r3
   34f04:	bne	34f14 <fputs@plt+0x23e24>
   34f08:	ldr	r3, [sp, #72]	; 0x48
   34f0c:	cmp	r3, #0
   34f10:	beq	34e28 <fputs@plt+0x23d38>
   34f14:	mov	r0, r8
   34f18:	bl	209a4 <fputs@plt+0xf8b4>
   34f1c:	b	34e28 <fputs@plt+0x23d38>
   34f20:	mov	r0, r6
   34f24:	bl	209a4 <fputs@plt+0xf8b4>
   34f28:	b	34ef8 <fputs@plt+0x23e08>
   34f2c:	bl	32e14 <fputs@plt+0x21d24>
   34f30:	cmp	r0, #0
   34f34:	moveq	r9, r5
   34f38:	beq	34f6c <fputs@plt+0x23e7c>
   34f3c:	mov	r2, r5
   34f40:	mov	r1, r5
   34f44:	str	r0, [sp]
   34f48:	ldr	r0, [r4, #8]
   34f4c:	ldr	r4, [r4, #12]
   34f50:	ldr	r3, [sp, #60]	; 0x3c
   34f54:	blx	r4
   34f58:	mov	r4, r0
   34f5c:	cmp	r7, #0
   34f60:	movne	r3, #7
   34f64:	strbne	r3, [r7]
   34f68:	b	34edc <fputs@plt+0x23dec>
   34f6c:	mov	ip, #0
   34f70:	mov	r2, r5
   34f74:	ldr	r0, [r4, #8]
   34f78:	mov	r1, r9
   34f7c:	mov	r3, ip
   34f80:	str	ip, [sp]
   34f84:	ldr	r4, [r4, #12]
   34f88:	blx	r4
   34f8c:	mov	r4, r0
   34f90:	b	34f5c <fputs@plt+0x23e6c>
   34f94:	ldrh	ip, [r1, #8]
   34f98:	strd	r4, [sp, #-24]!	; 0xffffffe8
   34f9c:	ldrh	r4, [r0, #8]
   34fa0:	strd	r6, [sp, #8]
   34fa4:	str	lr, [sp, #20]
   34fa8:	str	r8, [sp, #16]
   34fac:	orr	lr, r4, ip
   34fb0:	tst	lr, #1
   34fb4:	andne	ip, ip, #1
   34fb8:	andne	r0, r4, #1
   34fbc:	subne	r0, ip, r0
   34fc0:	bne	35004 <fputs@plt+0x23f14>
   34fc4:	ands	r3, lr, #12
   34fc8:	mov	r6, r0
   34fcc:	mov	r5, r1
   34fd0:	beq	35018 <fputs@plt+0x23f28>
   34fd4:	and	r3, r4, ip
   34fd8:	tst	r3, #4
   34fdc:	bne	35058 <fputs@plt+0x23f68>
   34fe0:	tst	r3, #8
   34fe4:	beq	35088 <fputs@plt+0x23f98>
   34fe8:	vldr	d7, [r1]
   34fec:	vldr	d6, [r0]
   34ff0:	vcmpe.f64	d6, d7
   34ff4:	vmrs	APSR_nzcv, fpscr
   34ff8:	bmi	35134 <fputs@plt+0x24044>
   34ffc:	movgt	r0, #1
   35000:	movle	r0, #0
   35004:	ldrd	r4, [sp]
   35008:	ldrd	r6, [sp, #8]
   3500c:	ldr	r8, [sp, #16]
   35010:	add	sp, sp, #20
   35014:	pop	{pc}		; (ldr pc, [sp], #4)
   35018:	tst	lr, #2
   3501c:	beq	35038 <fputs@plt+0x23f48>
   35020:	tst	r4, #2
   35024:	beq	35080 <fputs@plt+0x23f90>
   35028:	tst	ip, #2
   3502c:	beq	35134 <fputs@plt+0x24044>
   35030:	cmp	r2, #0
   35034:	bne	3511c <fputs@plt+0x2402c>
   35038:	ldrd	r2, [r5, #12]
   3503c:	ldrd	r4, [sp]
   35040:	ldrd	r0, [r6, #12]
   35044:	ldrd	r6, [sp, #8]
   35048:	ldr	r8, [sp, #16]
   3504c:	ldr	lr, [sp, #20]
   35050:	add	sp, sp, #24
   35054:	b	20158 <fputs@plt+0xf068>
   35058:	ldrd	r0, [r1]
   3505c:	ldrd	r2, [r6]
   35060:	cmp	r2, r0
   35064:	sbcs	ip, r3, r1
   35068:	blt	35134 <fputs@plt+0x24044>
   3506c:	cmp	r0, r2
   35070:	sbcs	r3, r1, r3
   35074:	movlt	r0, #1
   35078:	movge	r0, #0
   3507c:	b	35004 <fputs@plt+0x23f14>
   35080:	mov	r0, #1
   35084:	b	35004 <fputs@plt+0x23f14>
   35088:	tst	r4, #4
   3508c:	bne	350d4 <fputs@plt+0x23fe4>
   35090:	tst	r4, #8
   35094:	beq	35080 <fputs@plt+0x23f90>
   35098:	tst	ip, #4
   3509c:	beq	35134 <fputs@plt+0x24044>
   350a0:	vldr	d7, [pc, #152]	; 35140 <fputs@plt+0x24050>
   350a4:	vldr	d0, [r6]
   350a8:	ldrd	r0, [r1]
   350ac:	vcmpe.f64	d0, d7
   350b0:	vmrs	APSR_nzcv, fpscr
   350b4:	bmi	35134 <fputs@plt+0x24044>
   350b8:	vldr	d7, [pc, #136]	; 35148 <fputs@plt+0x24058>
   350bc:	vcmpe.f64	d0, d7
   350c0:	vmrs	APSR_nzcv, fpscr
   350c4:	bgt	35080 <fputs@plt+0x23f90>
   350c8:	bl	1bcec <fputs@plt+0xabfc>
   350cc:	rsb	r0, r0, #0
   350d0:	b	35004 <fputs@plt+0x23f14>
   350d4:	tst	ip, #8
   350d8:	beq	35134 <fputs@plt+0x24044>
   350dc:	vldr	d7, [pc, #92]	; 35140 <fputs@plt+0x24050>
   350e0:	vldr	d0, [r1]
   350e4:	vcmpe.f64	d0, d7
   350e8:	vmrs	APSR_nzcv, fpscr
   350ec:	bmi	35080 <fputs@plt+0x23f90>
   350f0:	vldr	d7, [pc, #80]	; 35148 <fputs@plt+0x24058>
   350f4:	vcmpe.f64	d0, d7
   350f8:	vmrs	APSR_nzcv, fpscr
   350fc:	bgt	35134 <fputs@plt+0x24044>
   35100:	ldrd	r4, [sp]
   35104:	ldrd	r0, [r0]
   35108:	ldrd	r6, [sp, #8]
   3510c:	ldr	r8, [sp, #16]
   35110:	ldr	lr, [sp, #20]
   35114:	add	sp, sp, #24
   35118:	b	1bcec <fputs@plt+0xabfc>
   3511c:	ldrd	r4, [sp]
   35120:	ldrd	r6, [sp, #8]
   35124:	ldr	r8, [sp, #16]
   35128:	ldr	lr, [sp, #20]
   3512c:	add	sp, sp, #24
   35130:	b	34dd0 <fputs@plt+0x23ce0>
   35134:	mvn	r0, #0
   35138:	b	35004 <fputs@plt+0x23f14>
   3513c:	nop	{0}
   35140:	andeq	r0, r0, r0
   35144:	mvngt	r0, #0
   35148:	andeq	r0, r0, r0
   3514c:	mvnmi	r0, #0
   35150:	strd	r4, [sp, #-16]!
   35154:	mov	r4, r2
   35158:	mov	r5, r0
   3515c:	ldrd	r2, [r0, #12]
   35160:	ldrd	r0, [r4]
   35164:	ldr	r2, [r2, #4]
   35168:	add	r3, r3, r3, lsl #2
   3516c:	add	r3, r2, r3, lsl #2
   35170:	ldr	r2, [r3, #-4]
   35174:	str	r6, [sp, #8]
   35178:	str	lr, [sp, #12]
   3517c:	bl	34f94 <fputs@plt+0x23ea4>
   35180:	cmp	r0, #0
   35184:	bne	35198 <fputs@plt+0x240a8>
   35188:	ldrd	r4, [sp]
   3518c:	ldr	r6, [sp, #8]
   35190:	add	sp, sp, #12
   35194:	pop	{pc}		; (ldr pc, [sp], #4)
   35198:	mov	r0, r5
   3519c:	ldr	r1, [r4]
   351a0:	ldrd	r4, [sp]
   351a4:	ldr	r6, [sp, #8]
   351a8:	ldr	lr, [sp, #12]
   351ac:	add	sp, sp, #16
   351b0:	b	2e130 <fputs@plt+0x1d040>
   351b4:	mov	r1, #40	; 0x28
   351b8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   351bc:	mov	r4, r2
   351c0:	strd	r6, [sp, #8]
   351c4:	mov	r6, r0
   351c8:	str	r8, [sp, #16]
   351cc:	str	lr, [sp, #20]
   351d0:	ldr	r7, [r2]
   351d4:	bl	2c380 <fputs@plt+0x1b290>
   351d8:	subs	r5, r0, #0
   351dc:	beq	35274 <fputs@plt+0x24184>
   351e0:	ldr	r0, [r4]
   351e4:	bl	29efc <fputs@plt+0x18e0c>
   351e8:	cmp	r0, #5
   351ec:	ldrh	r3, [r5, #8]
   351f0:	beq	35264 <fputs@plt+0x24174>
   351f4:	cmp	r3, #0
   351f8:	beq	35288 <fputs@plt+0x24198>
   351fc:	ldrd	r2, [r6, #12]
   35200:	mov	r0, r6
   35204:	ldr	r2, [r2, #4]
   35208:	add	r3, r3, r3, lsl #2
   3520c:	add	r3, r2, r3, lsl #2
   35210:	ldr	r8, [r3, #-4]
   35214:	bl	2a09c <fputs@plt+0x18fac>
   35218:	mov	r4, r0
   3521c:	mov	r1, r7
   35220:	mov	r0, r5
   35224:	mov	r2, r8
   35228:	bl	34f94 <fputs@plt+0x23ea4>
   3522c:	cmp	r4, #0
   35230:	lsrne	r3, r0, #31
   35234:	moveq	r3, #0
   35238:	cmp	r3, #0
   3523c:	bne	3525c <fputs@plt+0x2416c>
   35240:	cmp	r0, #0
   35244:	movle	r0, #0
   35248:	movgt	r0, #1
   3524c:	cmp	r4, #0
   35250:	movne	r0, #0
   35254:	cmp	r0, #0
   35258:	beq	3526c <fputs@plt+0x2417c>
   3525c:	mov	r1, r7
   35260:	b	35298 <fputs@plt+0x241a8>
   35264:	cmp	r3, #0
   35268:	beq	35274 <fputs@plt+0x24184>
   3526c:	mov	r3, #1
   35270:	strb	r3, [r6, #24]
   35274:	ldrd	r4, [sp]
   35278:	ldrd	r6, [sp, #8]
   3527c:	ldr	r8, [sp, #16]
   35280:	add	sp, sp, #20
   35284:	pop	{pc}		; (ldr pc, [sp], #4)
   35288:	mov	r0, r6
   3528c:	bl	2a0a8 <fputs@plt+0x18fb8>
   35290:	mov	r1, r7
   35294:	str	r0, [r5, #32]
   35298:	mov	r0, r5
   3529c:	ldrd	r4, [sp]
   352a0:	ldrd	r6, [sp, #8]
   352a4:	ldr	r8, [sp, #16]
   352a8:	ldr	lr, [sp, #20]
   352ac:	add	sp, sp, #24
   352b0:	b	2e084 <fputs@plt+0x1cf94>
   352b4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   352b8:	mov	r5, r2
   352bc:	strd	r6, [sp, #8]
   352c0:	mov	r7, r1
   352c4:	str	sl, [sp, #24]
   352c8:	mov	sl, r0
   352cc:	strd	r8, [sp, #16]
   352d0:	str	lr, [sp, #28]
   352d4:	bl	2a09c <fputs@plt+0x18fac>
   352d8:	ldrd	r2, [sl, #12]
   352dc:	mov	r9, r0
   352e0:	ldr	r0, [r5]
   352e4:	ldr	r2, [r2, #4]
   352e8:	add	r3, r3, r3, lsl #2
   352ec:	add	r3, r2, r3, lsl #2
   352f0:	ldr	r8, [r3, #-4]
   352f4:	bl	29efc <fputs@plt+0x18e0c>
   352f8:	cmp	r0, #5
   352fc:	beq	35354 <fputs@plt+0x24264>
   35300:	cmp	r7, #1
   35304:	ble	35370 <fputs@plt+0x24280>
   35308:	mov	r6, #0
   3530c:	mov	r4, #1
   35310:	b	35340 <fputs@plt+0x24250>
   35314:	ldr	r1, [r5, r4, lsl #2]
   35318:	ldr	r0, [r5, r6, lsl #2]
   3531c:	bl	34f94 <fputs@plt+0x23ea4>
   35320:	adds	r3, r9, #0
   35324:	movne	r3, #1
   35328:	rsb	r3, r3, #0
   3532c:	teq	r3, r0
   35330:	movpl	r6, r4
   35334:	add	r4, r4, #1
   35338:	cmp	r7, r4
   3533c:	beq	3536c <fputs@plt+0x2427c>
   35340:	ldr	r0, [r5, r4, lsl #2]
   35344:	bl	29efc <fputs@plt+0x18e0c>
   35348:	cmp	r0, #5
   3534c:	mov	r2, r8
   35350:	bne	35314 <fputs@plt+0x24224>
   35354:	ldrd	r4, [sp]
   35358:	ldrd	r6, [sp, #8]
   3535c:	ldrd	r8, [sp, #16]
   35360:	ldr	sl, [sp, #24]
   35364:	add	sp, sp, #28
   35368:	pop	{pc}		; (ldr pc, [sp], #4)
   3536c:	add	r5, r5, r6, lsl #2
   35370:	mov	r0, sl
   35374:	ldr	r1, [r5]
   35378:	ldrd	r4, [sp]
   3537c:	ldrd	r6, [sp, #8]
   35380:	ldrd	r8, [sp, #16]
   35384:	ldr	sl, [sp, #24]
   35388:	ldr	lr, [sp, #28]
   3538c:	add	sp, sp, #32
   35390:	b	2e130 <fputs@plt+0x1d040>
   35394:	cmp	r1, #66	; 0x42
   35398:	bls	353a0 <fputs@plt+0x242b0>
   3539c:	b	203ac <fputs@plt+0xf2bc>
   353a0:	bxne	lr
   353a4:	str	r4, [sp, #-8]!
   353a8:	mov	r4, r0
   353ac:	ldrh	r3, [r0, #8]
   353b0:	str	lr, [sp, #4]
   353b4:	tst	r3, #2
   353b8:	bne	353c4 <fputs@plt+0x242d4>
   353bc:	tst	r3, #12
   353c0:	bne	353d8 <fputs@plt+0x242e8>
   353c4:	bic	r3, r3, #12
   353c8:	strh	r3, [r4, #8]
   353cc:	ldr	r4, [sp]
   353d0:	add	sp, sp, #4
   353d4:	pop	{pc}		; (ldr pc, [sp], #4)
   353d8:	mov	r1, r2
   353dc:	mov	r2, #1
   353e0:	bl	32b14 <fputs@plt+0x21a24>
   353e4:	ldrh	r3, [r4, #8]
   353e8:	b	353c4 <fputs@plt+0x242d4>
   353ec:	ldrh	r3, [r0, #8]
   353f0:	tst	r3, #1
   353f4:	bxne	lr
   353f8:	sub	r1, r1, #65	; 0x41
   353fc:	str	r4, [sp, #-8]!
   35400:	mov	r4, r0
   35404:	str	lr, [sp, #4]
   35408:	cmp	r1, #4
   3540c:	addls	pc, pc, r1, lsl #2
   35410:	b	354b0 <fputs@plt+0x243c0>
   35414:	b	3544c <fputs@plt+0x2435c>
   35418:	b	354b0 <fputs@plt+0x243c0>
   3541c:	b	3547c <fputs@plt+0x2438c>
   35420:	b	3548c <fputs@plt+0x2439c>
   35424:	b	35428 <fputs@plt+0x24338>
   35428:	bl	1ba70 <fputs@plt+0xa980>
   3542c:	ldrh	r3, [r4, #8]
   35430:	vstr	d0, [r4]
   35434:	and	r3, r3, #15872	; 0x3e00
   35438:	orr	r3, r3, #8
   3543c:	strh	r3, [r4, #8]
   35440:	ldr	r4, [sp]
   35444:	add	sp, sp, #4
   35448:	pop	{pc}		; (ldr pc, [sp], #4)
   3544c:	tst	r3, #16
   35450:	bicne	r3, r3, #33024	; 0x8100
   35454:	bicne	r3, r3, #239	; 0xef
   35458:	strhne	r3, [r0, #8]
   3545c:	bne	35440 <fputs@plt+0x24350>
   35460:	mov	r1, #66	; 0x42
   35464:	bl	35394 <fputs@plt+0x242a4>
   35468:	ldrh	r3, [r4, #8]
   3546c:	and	r3, r3, #15872	; 0x3e00
   35470:	orr	r3, r3, #16
   35474:	strh	r3, [r4, #8]
   35478:	b	35440 <fputs@plt+0x24350>
   3547c:	ldr	r4, [sp]
   35480:	ldr	lr, [sp, #4]
   35484:	add	sp, sp, #8
   35488:	b	1bb10 <fputs@plt+0xaa20>
   3548c:	bl	1b990 <fputs@plt+0xa8a0>
   35490:	ldrh	r3, [r4, #8]
   35494:	strd	r0, [r4]
   35498:	and	r3, r3, #15872	; 0x3e00
   3549c:	orr	r3, r3, #4
   354a0:	strh	r3, [r4, #8]
   354a4:	ldr	r4, [sp]
   354a8:	add	sp, sp, #4
   354ac:	pop	{pc}		; (ldr pc, [sp], #4)
   354b0:	asr	ip, r3, #3
   354b4:	mov	r1, #66	; 0x42
   354b8:	and	ip, ip, #2
   354bc:	orr	r3, ip, r3
   354c0:	strh	r3, [r0, #8]
   354c4:	bl	35394 <fputs@plt+0x242a4>
   354c8:	ldrh	r3, [r4, #8]
   354cc:	bic	r3, r3, #16384	; 0x4000
   354d0:	bic	r3, r3, #28
   354d4:	strh	r3, [r4, #8]
   354d8:	ldr	r4, [sp]
   354dc:	add	sp, sp, #4
   354e0:	pop	{pc}		; (ldr pc, [sp], #4)
   354e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   354e8:	strd	r6, [sp, #8]
   354ec:	strd	r8, [sp, #16]
   354f0:	str	sl, [sp, #24]
   354f4:	mov	sl, r0
   354f8:	str	lr, [sp, #28]
   354fc:	sub	sp, sp, #8
   35500:	ldr	r0, [r2]
   35504:	bl	32e84 <fputs@plt+0x21d94>
   35508:	mov	r6, r0
   3550c:	mov	r0, #25
   35510:	ldr	r9, [pc, #280]	; 35630 <fputs@plt+0x24540>
   35514:	ldr	r3, [r6, #12]
   35518:	add	r9, pc, r9
   3551c:	mla	r0, r3, r0, r0
   35520:	asr	r1, r0, #31
   35524:	bl	2601c <fputs@plt+0x14f2c>
   35528:	subs	r8, r0, #0
   3552c:	beq	3560c <fputs@plt+0x2451c>
   35530:	ldr	r2, [pc, #252]	; 35634 <fputs@plt+0x24544>
   35534:	mov	r5, #0
   35538:	mov	r1, r8
   3553c:	mov	r0, #24
   35540:	ldr	r3, [r6]
   35544:	ldr	r7, [pc, #236]	; 35638 <fputs@plt+0x24548>
   35548:	add	r2, pc, r2
   3554c:	stm	sp, {r3, r5}
   35550:	bl	32ae4 <fputs@plt+0x219f4>
   35554:	mov	r0, r8
   35558:	add	r7, pc, r7
   3555c:	bl	10f34 <strlen@plt>
   35560:	ldr	r3, [r6, #12]
   35564:	bic	r0, r0, #-1073741824	; 0xc0000000
   35568:	add	r4, r8, r0
   3556c:	cmp	r3, r5
   35570:	ble	355d8 <fputs@plt+0x244e8>
   35574:	ldr	r0, [r6]
   35578:	mov	r1, #0
   3557c:	mov	r3, r1
   35580:	ldr	r2, [r6, #24]
   35584:	subs	r0, r0, #1
   35588:	sbc	r1, r1, #0
   3558c:	ldr	r2, [r2, r5, lsl #2]
   35590:	add	r5, r5, #1
   35594:	add	r2, r2, #1
   35598:	adds	r0, r0, r2
   3559c:	adc	r1, r1, r3
   355a0:	bl	93b14 <fputs@plt+0x82a24>
   355a4:	mov	r2, r7
   355a8:	strd	r0, [sp]
   355ac:	mov	r1, r4
   355b0:	mov	r0, #24
   355b4:	bl	32ae4 <fputs@plt+0x219f4>
   355b8:	subs	r0, r4, #0
   355bc:	beq	355cc <fputs@plt+0x244dc>
   355c0:	bl	10f34 <strlen@plt>
   355c4:	bic	r0, r0, #-1073741824	; 0xc0000000
   355c8:	add	r4, r4, r0
   355cc:	ldr	r3, [r6, #12]
   355d0:	cmp	r3, r5
   355d4:	bgt	35574 <fputs@plt+0x24484>
   355d8:	ldr	r3, [pc, #92]	; 3563c <fputs@plt+0x2454c>
   355dc:	mov	r1, r8
   355e0:	mov	r0, sl
   355e4:	mvn	r2, #0
   355e8:	ldr	r3, [r9, r3]
   355ec:	add	sp, sp, #8
   355f0:	ldrd	r4, [sp]
   355f4:	ldrd	r6, [sp, #8]
   355f8:	ldrd	r8, [sp, #16]
   355fc:	ldr	sl, [sp, #24]
   35600:	ldr	lr, [sp, #28]
   35604:	add	sp, sp, #32
   35608:	b	2d310 <fputs@plt+0x1c220>
   3560c:	mov	r0, sl
   35610:	add	sp, sp, #8
   35614:	ldrd	r4, [sp]
   35618:	ldrd	r6, [sp, #8]
   3561c:	ldrd	r8, [sp, #16]
   35620:	ldr	sl, [sp, #24]
   35624:	ldr	lr, [sp, #28]
   35628:	add	sp, sp, #32
   3562c:	b	2a024 <fputs@plt+0x18f34>
   35630:	andeq	r9, r7, r0, ror #21
   35634:	andeq	r3, r6, r4, lsl #14
   35638:	strdeq	r3, [r6], -ip
   3563c:	andeq	r0, r0, r4, lsr #2
   35640:	strd	r4, [sp, #-36]!	; 0xffffffdc
   35644:	strd	r6, [sp, #8]
   35648:	subs	r6, r1, #0
   3564c:	strd	r8, [sp, #16]
   35650:	strd	sl, [sp, #24]
   35654:	str	lr, [sp, #32]
   35658:	vpush	{d8-d9}
   3565c:	sub	sp, sp, #260	; 0x104
   35660:	bne	35684 <fputs@plt+0x24594>
   35664:	add	sp, sp, #260	; 0x104
   35668:	vpop	{d8-d9}
   3566c:	ldrd	r4, [sp]
   35670:	ldrd	r6, [sp, #8]
   35674:	ldrd	r8, [sp, #16]
   35678:	ldrd	sl, [sp, #24]
   3567c:	add	sp, sp, #32
   35680:	pop	{pc}		; (ldr pc, [sp], #4)
   35684:	mov	r9, r0
   35688:	ldr	r0, [r2]
   3568c:	mov	r5, r2
   35690:	bl	32e54 <fputs@plt+0x21d64>
   35694:	subs	r4, r0, #0
   35698:	beq	35664 <fputs@plt+0x24574>
   3569c:	add	r3, sp, #56	; 0x38
   356a0:	add	r2, r5, #4
   356a4:	sub	r1, r6, #1
   356a8:	mov	r0, r9
   356ac:	str	r3, [sp, #12]
   356b0:	bl	332c8 <fputs@plt+0x221d8>
   356b4:	subs	r5, r0, #0
   356b8:	bne	35664 <fputs@plt+0x24574>
   356bc:	mov	r0, r9
   356c0:	bl	2a0a8 <fputs@plt+0x18fb8>
   356c4:	ldrb	r1, [r4]
   356c8:	cmp	r1, #0
   356cc:	beq	35a5c <fputs@plt+0x2496c>
   356d0:	mov	lr, r5
   356d4:	mov	r2, #1
   356d8:	mov	r3, #0
   356dc:	b	356f4 <fputs@plt+0x24604>
   356e0:	adds	r2, r2, #1
   356e4:	mov	lr, ip
   356e8:	adc	r3, r3, #0
   356ec:	cmp	r1, #0
   356f0:	beq	358bc <fputs@plt+0x247cc>
   356f4:	cmp	r1, #37	; 0x25
   356f8:	add	ip, lr, #1
   356fc:	ldrb	r1, [r4, ip]
   35700:	bne	356e0 <fputs@plt+0x245f0>
   35704:	sub	r1, r1, #37	; 0x25
   35708:	cmp	r1, #82	; 0x52
   3570c:	addls	pc, pc, r1, lsl #2
   35710:	b	35664 <fputs@plt+0x24574>
   35714:	b	3589c <fputs@plt+0x247ac>
   35718:	b	35664 <fputs@plt+0x24574>
   3571c:	b	35664 <fputs@plt+0x24574>
   35720:	b	35664 <fputs@plt+0x24574>
   35724:	b	35664 <fputs@plt+0x24574>
   35728:	b	35664 <fputs@plt+0x24574>
   3572c:	b	35664 <fputs@plt+0x24574>
   35730:	b	35664 <fputs@plt+0x24574>
   35734:	b	35664 <fputs@plt+0x24574>
   35738:	b	35664 <fputs@plt+0x24574>
   3573c:	b	35664 <fputs@plt+0x24574>
   35740:	b	35664 <fputs@plt+0x24574>
   35744:	b	35664 <fputs@plt+0x24574>
   35748:	b	35664 <fputs@plt+0x24574>
   3574c:	b	35664 <fputs@plt+0x24574>
   35750:	b	35664 <fputs@plt+0x24574>
   35754:	b	35664 <fputs@plt+0x24574>
   35758:	b	35664 <fputs@plt+0x24574>
   3575c:	b	35664 <fputs@plt+0x24574>
   35760:	b	35664 <fputs@plt+0x24574>
   35764:	b	35664 <fputs@plt+0x24574>
   35768:	b	35664 <fputs@plt+0x24574>
   3576c:	b	35664 <fputs@plt+0x24574>
   35770:	b	35664 <fputs@plt+0x24574>
   35774:	b	35664 <fputs@plt+0x24574>
   35778:	b	35664 <fputs@plt+0x24574>
   3577c:	b	35664 <fputs@plt+0x24574>
   35780:	b	35664 <fputs@plt+0x24574>
   35784:	b	35664 <fputs@plt+0x24574>
   35788:	b	35664 <fputs@plt+0x24574>
   3578c:	b	35664 <fputs@plt+0x24574>
   35790:	b	35664 <fputs@plt+0x24574>
   35794:	b	35664 <fputs@plt+0x24574>
   35798:	b	35664 <fputs@plt+0x24574>
   3579c:	b	35664 <fputs@plt+0x24574>
   357a0:	b	35888 <fputs@plt+0x24798>
   357a4:	b	35664 <fputs@plt+0x24574>
   357a8:	b	35874 <fputs@plt+0x24784>
   357ac:	b	35664 <fputs@plt+0x24574>
   357b0:	b	35664 <fputs@plt+0x24574>
   357b4:	b	35888 <fputs@plt+0x24798>
   357b8:	b	35664 <fputs@plt+0x24574>
   357bc:	b	35664 <fputs@plt+0x24574>
   357c0:	b	35664 <fputs@plt+0x24574>
   357c4:	b	35664 <fputs@plt+0x24574>
   357c8:	b	35664 <fputs@plt+0x24574>
   357cc:	b	35888 <fputs@plt+0x24798>
   357d0:	b	35664 <fputs@plt+0x24574>
   357d4:	b	35664 <fputs@plt+0x24574>
   357d8:	b	35664 <fputs@plt+0x24574>
   357dc:	b	35888 <fputs@plt+0x24798>
   357e0:	b	35664 <fputs@plt+0x24574>
   357e4:	b	35860 <fputs@plt+0x24770>
   357e8:	b	35664 <fputs@plt+0x24574>
   357ec:	b	35664 <fputs@plt+0x24574>
   357f0:	b	35664 <fputs@plt+0x24574>
   357f4:	b	35664 <fputs@plt+0x24574>
   357f8:	b	35664 <fputs@plt+0x24574>
   357fc:	b	35664 <fputs@plt+0x24574>
   35800:	b	35664 <fputs@plt+0x24574>
   35804:	b	35664 <fputs@plt+0x24574>
   35808:	b	35664 <fputs@plt+0x24574>
   3580c:	b	35664 <fputs@plt+0x24574>
   35810:	b	35888 <fputs@plt+0x24798>
   35814:	b	35664 <fputs@plt+0x24574>
   35818:	b	35860 <fputs@plt+0x24770>
   3581c:	b	35664 <fputs@plt+0x24574>
   35820:	b	35664 <fputs@plt+0x24574>
   35824:	b	35664 <fputs@plt+0x24574>
   35828:	b	358a8 <fputs@plt+0x247b8>
   3582c:	b	35664 <fputs@plt+0x24574>
   35830:	b	35664 <fputs@plt+0x24574>
   35834:	b	35888 <fputs@plt+0x24798>
   35838:	b	35664 <fputs@plt+0x24574>
   3583c:	b	35664 <fputs@plt+0x24574>
   35840:	b	35664 <fputs@plt+0x24574>
   35844:	b	35664 <fputs@plt+0x24574>
   35848:	b	35664 <fputs@plt+0x24574>
   3584c:	b	35874 <fputs@plt+0x24784>
   35850:	b	35664 <fputs@plt+0x24574>
   35854:	b	35664 <fputs@plt+0x24574>
   35858:	b	35664 <fputs@plt+0x24574>
   3585c:	b	3589c <fputs@plt+0x247ac>
   35860:	adds	r2, r2, #8
   35864:	add	ip, lr, #2
   35868:	adc	r3, r3, #0
   3586c:	ldrb	r1, [r4, ip]
   35870:	b	356e0 <fputs@plt+0x245f0>
   35874:	adds	r2, r2, #50	; 0x32
   35878:	add	ip, lr, #2
   3587c:	adc	r3, r3, #0
   35880:	ldrb	r1, [r4, ip]
   35884:	b	356e0 <fputs@plt+0x245f0>
   35888:	adds	r2, r2, #1
   3588c:	add	ip, lr, #2
   35890:	adc	r3, r3, #0
   35894:	ldrb	r1, [r4, ip]
   35898:	b	356e0 <fputs@plt+0x245f0>
   3589c:	add	ip, lr, #2
   358a0:	ldrb	r1, [r4, ip]
   358a4:	b	356e0 <fputs@plt+0x245f0>
   358a8:	adds	r2, r2, #3
   358ac:	add	ip, lr, #2
   358b0:	adc	r3, r3, #0
   358b4:	ldrb	r1, [r4, ip]
   358b8:	b	356e0 <fputs@plt+0x245f0>
   358bc:	cmp	r3, #0
   358c0:	cmpeq	r2, #99	; 0x63
   358c4:	bls	35a5c <fputs@plt+0x2496c>
   358c8:	ldr	r6, [r0, #92]	; 0x5c
   358cc:	asr	r7, r6, #31
   358d0:	cmp	r7, r3
   358d4:	cmpeq	r6, r2
   358d8:	bcc	35e1c <fputs@plt+0x24d2c>
   358dc:	asr	r3, r2, #31
   358e0:	bl	22e00 <fputs@plt+0x11d10>
   358e4:	subs	r3, r0, #0
   358e8:	str	r3, [sp, #16]
   358ec:	beq	35e90 <fputs@plt+0x24da0>
   358f0:	add	r3, sp, #156	; 0x9c
   358f4:	str	r3, [sp, #20]
   358f8:	ldrb	r3, [sp, #98]	; 0x62
   358fc:	cmp	r3, #0
   35900:	bne	3590c <fputs@plt+0x2481c>
   35904:	ldr	r0, [sp, #12]
   35908:	bl	19278 <fputs@plt+0x8188>
   3590c:	ldr	r0, [sp, #12]
   35910:	bl	196e8 <fputs@plt+0x85f8>
   35914:	ldrb	r3, [r4]
   35918:	cmp	r3, #0
   3591c:	beq	35e28 <fputs@plt+0x24d38>
   35920:	ldr	r7, [sp, #16]
   35924:	movw	r2, #9363	; 0x2493
   35928:	movt	r2, #37449	; 0x9249
   3592c:	mov	sl, #0
   35930:	str	r9, [sp, #24]
   35934:	vldr	d9, [pc, #996]	; 35d20 <fputs@plt+0x24c30>
   35938:	mov	fp, sl
   3593c:	str	r2, [sp, #28]
   35940:	vldr	d8, [pc, #992]	; 35d28 <fputs@plt+0x24c38>
   35944:	mov	r5, r7
   35948:	b	3596c <fputs@plt+0x2487c>
   3594c:	add	sl, sl, #1
   35950:	strb	r3, [r5]
   35954:	mov	fp, r6
   35958:	add	r5, r7, sl
   3595c:	mov	r8, r5
   35960:	ldrb	r3, [r1]
   35964:	cmp	r3, #0
   35968:	beq	35de0 <fputs@plt+0x24cf0>
   3596c:	add	r6, fp, #1
   35970:	cmp	r3, #37	; 0x25
   35974:	add	r1, r4, r6
   35978:	mov	r8, r5
   3597c:	bne	3594c <fputs@plt+0x2485c>
   35980:	ldrb	r3, [r4, r6]
   35984:	add	fp, fp, #2
   35988:	add	r9, r4, fp
   3598c:	sub	r3, r3, #72	; 0x48
   35990:	cmp	r3, #47	; 0x2f
   35994:	addls	pc, pc, r3, lsl #2
   35998:	b	35dc4 <fputs@plt+0x24cd4>
   3599c:	b	35d98 <fputs@plt+0x24ca8>
   359a0:	b	35dc4 <fputs@plt+0x24cd4>
   359a4:	b	35d64 <fputs@plt+0x24c74>
   359a8:	b	35dc4 <fputs@plt+0x24cd4>
   359ac:	b	35dc4 <fputs@plt+0x24cd4>
   359b0:	b	35cf0 <fputs@plt+0x24c00>
   359b4:	b	35dc4 <fputs@plt+0x24cd4>
   359b8:	b	35dc4 <fputs@plt+0x24cd4>
   359bc:	b	35dc4 <fputs@plt+0x24cd4>
   359c0:	b	35dc4 <fputs@plt+0x24cd4>
   359c4:	b	35dc4 <fputs@plt+0x24cd4>
   359c8:	b	35cbc <fputs@plt+0x24bcc>
   359cc:	b	35dc4 <fputs@plt+0x24cd4>
   359d0:	b	35dc4 <fputs@plt+0x24cd4>
   359d4:	b	35dc4 <fputs@plt+0x24cd4>
   359d8:	b	35bc8 <fputs@plt+0x24ad8>
   359dc:	b	35dc4 <fputs@plt+0x24cd4>
   359e0:	b	35ba4 <fputs@plt+0x24ab4>
   359e4:	b	35dc4 <fputs@plt+0x24cd4>
   359e8:	b	35dc4 <fputs@plt+0x24cd4>
   359ec:	b	35dc4 <fputs@plt+0x24cd4>
   359f0:	b	35dc4 <fputs@plt+0x24cd4>
   359f4:	b	35dc4 <fputs@plt+0x24cd4>
   359f8:	b	35dc4 <fputs@plt+0x24cd4>
   359fc:	b	35dc4 <fputs@plt+0x24cd4>
   35a00:	b	35dc4 <fputs@plt+0x24cd4>
   35a04:	b	35dc4 <fputs@plt+0x24cd4>
   35a08:	b	35dc4 <fputs@plt+0x24cd4>
   35a0c:	b	35b78 <fputs@plt+0x24a88>
   35a10:	b	35dc4 <fputs@plt+0x24cd4>
   35a14:	b	35b44 <fputs@plt+0x24a54>
   35a18:	b	35dc4 <fputs@plt+0x24cd4>
   35a1c:	b	35dc4 <fputs@plt+0x24cd4>
   35a20:	b	35dc4 <fputs@plt+0x24cd4>
   35a24:	b	35bc8 <fputs@plt+0x24ad8>
   35a28:	b	35dc4 <fputs@plt+0x24cd4>
   35a2c:	b	35dc4 <fputs@plt+0x24cd4>
   35a30:	b	35b18 <fputs@plt+0x24a28>
   35a34:	b	35dc4 <fputs@plt+0x24cd4>
   35a38:	b	35dc4 <fputs@plt+0x24cd4>
   35a3c:	b	35dc4 <fputs@plt+0x24cd4>
   35a40:	b	35dc4 <fputs@plt+0x24cd4>
   35a44:	b	35dc4 <fputs@plt+0x24cd4>
   35a48:	b	35ab4 <fputs@plt+0x249c4>
   35a4c:	b	35dc4 <fputs@plt+0x24cd4>
   35a50:	b	35dc4 <fputs@plt+0x24cd4>
   35a54:	b	35dc4 <fputs@plt+0x24cd4>
   35a58:	b	35a6c <fputs@plt+0x2497c>
   35a5c:	add	r3, sp, #156	; 0x9c
   35a60:	str	r3, [sp, #16]
   35a64:	str	r3, [sp, #20]
   35a68:	b	358f8 <fputs@plt+0x24808>
   35a6c:	ldrd	r0, [sp, #56]	; 0x38
   35a70:	mov	ip, #35328	; 0x8a00
   35a74:	movt	ip, #1977	; 0x7b9
   35a78:	add	sl, sl, #1
   35a7c:	add	r3, pc, #684	; 0x2ac
   35a80:	ldrd	r2, [r3]
   35a84:	adds	r0, r0, ip
   35a88:	adc	r1, r1, #0
   35a8c:	bl	93a40 <fputs@plt+0x82950>
   35a90:	mov	r2, #7
   35a94:	mov	r3, #0
   35a98:	bl	93a40 <fputs@plt+0x82950>
   35a9c:	add	r2, r2, #48	; 0x30
   35aa0:	mov	r1, r9
   35aa4:	strb	r2, [r5]
   35aa8:	add	r5, r7, sl
   35aac:	mov	r8, r5
   35ab0:	b	35960 <fputs@plt+0x24870>
   35ab4:	mov	r2, #1000	; 0x3e8
   35ab8:	mov	r3, #0
   35abc:	ldrd	r0, [sp, #56]	; 0x38
   35ac0:	bl	93a40 <fputs@plt+0x82950>
   35ac4:	ldr	r2, [pc, #620]	; 35d38 <fputs@plt+0x24c48>
   35ac8:	movw	r3, #38592	; 0x96c0
   35acc:	movt	r3, #59228	; 0xe75c
   35ad0:	adds	ip, r0, r3
   35ad4:	mov	r0, #30
   35ad8:	sbc	r3, r1, #49	; 0x31
   35adc:	mov	r1, r5
   35ae0:	str	ip, [sp]
   35ae4:	str	r3, [sp, #4]
   35ae8:	add	r2, pc, r2
   35aec:	bl	32ae4 <fputs@plt+0x219f4>
   35af0:	cmp	r5, #0
   35af4:	beq	35b10 <fputs@plt+0x24a20>
   35af8:	mov	r0, r5
   35afc:	bl	10f34 <strlen@plt>
   35b00:	bic	r0, r0, #-1073741824	; 0xc0000000
   35b04:	add	sl, sl, r0
   35b08:	add	r5, r7, sl
   35b0c:	mov	r8, r5
   35b10:	mov	r1, r9
   35b14:	b	35960 <fputs@plt+0x24870>
   35b18:	ldr	r2, [pc, #540]	; 35d3c <fputs@plt+0x24c4c>
   35b1c:	add	sl, sl, #2
   35b20:	mov	r1, r5
   35b24:	mov	r0, #3
   35b28:	add	r5, r7, sl
   35b2c:	ldr	r3, [sp, #68]	; 0x44
   35b30:	mov	r8, r5
   35b34:	add	r2, pc, r2
   35b38:	bl	32ae4 <fputs@plt+0x219f4>
   35b3c:	mov	r1, r9
   35b40:	b	35960 <fputs@plt+0x24870>
   35b44:	vldr	d7, [sp, #88]	; 0x58
   35b48:	mov	r1, r5
   35b4c:	mov	r0, #7
   35b50:	ldr	r2, [pc, #488]	; 35d40 <fputs@plt+0x24c50>
   35b54:	vcmp.f64	d7, d8
   35b58:	add	r2, pc, r2
   35b5c:	vmrs	APSR_nzcv, fpscr
   35b60:	vmovgt.f64	d7, d8
   35b64:	vstr	d7, [sp]
   35b68:	bl	32ae4 <fputs@plt+0x219f4>
   35b6c:	cmp	r5, #0
   35b70:	bne	35af8 <fputs@plt+0x24a08>
   35b74:	b	35b10 <fputs@plt+0x24a20>
   35b78:	ldr	r2, [pc, #452]	; 35d44 <fputs@plt+0x24c54>
   35b7c:	add	sl, sl, #2
   35b80:	mov	r1, r5
   35b84:	mov	r0, #3
   35b88:	add	r5, r7, sl
   35b8c:	ldr	r3, [sp, #72]	; 0x48
   35b90:	mov	r8, r5
   35b94:	add	r2, pc, r2
   35b98:	bl	32ae4 <fputs@plt+0x219f4>
   35b9c:	mov	r1, r9
   35ba0:	b	35960 <fputs@plt+0x24870>
   35ba4:	ldr	r2, [pc, #412]	; 35d48 <fputs@plt+0x24c58>
   35ba8:	mov	r1, r5
   35bac:	mov	r0, #5
   35bb0:	ldr	r3, [sp, #64]	; 0x40
   35bb4:	add	r2, pc, r2
   35bb8:	bl	32ae4 <fputs@plt+0x219f4>
   35bbc:	cmp	r5, #0
   35bc0:	bne	35af8 <fputs@plt+0x24a08>
   35bc4:	b	35b10 <fputs@plt+0x24a20>
   35bc8:	ldr	r8, [sp, #12]
   35bcc:	mov	ip, #1
   35bd0:	mov	lr, #0
   35bd4:	add	r1, sp, #104	; 0x68
   35bd8:	mov	r0, r1
   35bdc:	ldrd	r2, [r8]
   35be0:	strd	r2, [sp, #32]
   35be4:	ldrd	r2, [r8, #8]
   35be8:	strd	r2, [sp, #40]	; 0x28
   35bec:	ldrd	r2, [r8, #16]
   35bf0:	strd	r2, [sp, #48]	; 0x30
   35bf4:	ldrd	r2, [sp, #32]
   35bf8:	strd	r2, [sp, #104]	; 0x68
   35bfc:	ldrd	r2, [r8, #24]
   35c00:	strd	r2, [sp, #32]
   35c04:	ldrd	r2, [sp, #40]	; 0x28
   35c08:	strd	r2, [sp, #112]	; 0x70
   35c0c:	ldrd	r2, [r8, #32]
   35c10:	strd	r2, [sp, #40]	; 0x28
   35c14:	ldrd	r2, [sp, #48]	; 0x30
   35c18:	str	ip, [sp, #116]	; 0x74
   35c1c:	strd	r2, [sp, #120]	; 0x78
   35c20:	ldrd	r2, [r8, #40]	; 0x28
   35c24:	mov	r8, #11776	; 0x2e00
   35c28:	movt	r8, #659	; 0x293
   35c2c:	strd	r2, [sp, #48]	; 0x30
   35c30:	ldrd	r2, [sp, #32]
   35c34:	str	ip, [sp, #120]	; 0x78
   35c38:	strd	r2, [sp, #128]	; 0x80
   35c3c:	ldrd	r2, [sp, #40]	; 0x28
   35c40:	strd	r2, [sp, #136]	; 0x88
   35c44:	ldrd	r2, [sp, #48]	; 0x30
   35c48:	strd	r2, [sp, #144]	; 0x90
   35c4c:	strb	lr, [sp, #146]	; 0x92
   35c50:	bl	19278 <fputs@plt+0x8188>
   35c54:	ldr	ip, [sp, #56]	; 0x38
   35c58:	ldr	lr, [sp, #60]	; 0x3c
   35c5c:	ldrd	r0, [sp, #104]	; 0x68
   35c60:	str	ip, [sp, #32]
   35c64:	add	r3, pc, #196	; 0xc4
   35c68:	ldrd	r2, [r3]
   35c6c:	str	lr, [sp, #40]	; 0x28
   35c70:	subs	r0, ip, r0
   35c74:	sbc	r1, lr, r1
   35c78:	adds	r0, r0, r8
   35c7c:	adc	r1, r1, #0
   35c80:	bl	93a40 <fputs@plt+0x82950>
   35c84:	ldrb	r3, [r4, r6]
   35c88:	cmp	r3, #87	; 0x57
   35c8c:	beq	35e30 <fputs@plt+0x24d40>
   35c90:	ldr	r2, [pc, #180]	; 35d4c <fputs@plt+0x24c5c>
   35c94:	add	r3, r0, #1
   35c98:	mov	r1, r5
   35c9c:	mov	r0, #4
   35ca0:	add	sl, sl, #3
   35ca4:	add	r2, pc, r2
   35ca8:	bl	32ae4 <fputs@plt+0x219f4>
   35cac:	add	r5, r7, sl
   35cb0:	mov	r1, r9
   35cb4:	mov	r8, r5
   35cb8:	b	35960 <fputs@plt+0x24870>
   35cbc:	vldr	d7, [sp, #88]	; 0x58
   35cc0:	add	sl, sl, #2
   35cc4:	mov	r1, r5
   35cc8:	mov	r0, #3
   35ccc:	add	r5, r7, sl
   35cd0:	ldr	r2, [pc, #120]	; 35d50 <fputs@plt+0x24c60>
   35cd4:	mov	r8, r5
   35cd8:	vcvt.s32.f64	s15, d7
   35cdc:	add	r2, pc, r2
   35ce0:	vmov	r3, s15
   35ce4:	bl	32ae4 <fputs@plt+0x219f4>
   35ce8:	mov	r1, r9
   35cec:	b	35960 <fputs@plt+0x24870>
   35cf0:	ldr	r2, [pc, #92]	; 35d54 <fputs@plt+0x24c64>
   35cf4:	add	sl, sl, #2
   35cf8:	mov	r1, r5
   35cfc:	mov	r0, #3
   35d00:	add	r5, r7, sl
   35d04:	ldr	r3, [sp, #80]	; 0x50
   35d08:	mov	r8, r5
   35d0c:	add	r2, pc, r2
   35d10:	bl	32ae4 <fputs@plt+0x219f4>
   35d14:	mov	r1, r9
   35d18:	b	35960 <fputs@plt+0x24870>
   35d1c:	nop	{0}
   35d20:	andeq	r0, r0, r0
   35d24:	orrsmi	r9, r4, r0, ror r9
   35d28:	blcc	194c5a4 <fputs@plt+0x193b4b4>
   35d2c:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   35d30:	streq	r5, [r6, #-3072]!	; 0xfffff400
   35d34:	andeq	r0, r0, r0
   35d38:	andeq	r3, r6, ip, lsl #1
   35d3c:	andeq	r3, r6, r8, lsr #2
   35d40:	andeq	r3, r6, ip, lsl #2
   35d44:	andeq	r3, r6, r8, asr #1
   35d48:	andeq	r3, r6, r8, asr #1
   35d4c:	andeq	r2, r6, r8, asr #31
   35d50:	andeq	r2, r6, r0, lsl #31
   35d54:	andeq	r2, r6, r0, asr pc
   35d58:	strdeq	r2, [r6], -r8
   35d5c:	andeq	r2, r6, r8, lsr #29
   35d60:			; <UNDEFINED> instruction: 0xfffdd890
   35d64:	ldrd	r0, [sp, #56]	; 0x38
   35d68:	bl	939e0 <fputs@plt+0x828f0>
   35d6c:	vmov	d7, r0, r1
   35d70:	mov	r1, r5
   35d74:	mov	r0, #20
   35d78:	ldr	r2, [pc, #-40]	; 35d58 <fputs@plt+0x24c68>
   35d7c:	add	r2, pc, r2
   35d80:	vdiv.f64	d7, d7, d9
   35d84:	vstr	d7, [sp]
   35d88:	bl	32ae4 <fputs@plt+0x219f4>
   35d8c:	cmp	r5, #0
   35d90:	bne	35af8 <fputs@plt+0x24a08>
   35d94:	b	35b10 <fputs@plt+0x24a20>
   35d98:	ldr	r2, [pc, #-68]	; 35d5c <fputs@plt+0x24c6c>
   35d9c:	add	sl, sl, #2
   35da0:	mov	r1, r5
   35da4:	mov	r0, #3
   35da8:	add	r5, r7, sl
   35dac:	ldr	r3, [sp, #76]	; 0x4c
   35db0:	mov	r8, r5
   35db4:	add	r2, pc, r2
   35db8:	bl	32ae4 <fputs@plt+0x219f4>
   35dbc:	mov	r1, r9
   35dc0:	b	35960 <fputs@plt+0x24870>
   35dc4:	mov	r3, #37	; 0x25
   35dc8:	add	sl, sl, #1
   35dcc:	mov	r1, r9
   35dd0:	strb	r3, [r5]
   35dd4:	add	r5, r7, sl
   35dd8:	mov	r8, r5
   35ddc:	b	35960 <fputs@plt+0x24870>
   35de0:	ldr	r9, [sp, #24]
   35de4:	mov	r3, #0
   35de8:	ldr	r2, [sp, #16]
   35dec:	strb	r3, [r8]
   35df0:	ldr	r1, [sp, #20]
   35df4:	cmp	r2, r1
   35df8:	mvneq	r3, #0
   35dfc:	beq	35e08 <fputs@plt+0x24d18>
   35e00:	ldr	r3, [pc, #-168]	; 35d60 <fputs@plt+0x24c70>
   35e04:	add	r3, pc, r3
   35e08:	mov	r0, r9
   35e0c:	mvn	r2, #0
   35e10:	ldr	r1, [sp, #16]
   35e14:	bl	2d310 <fputs@plt+0x1c220>
   35e18:	b	35664 <fputs@plt+0x24574>
   35e1c:	mov	r0, r9
   35e20:	bl	2d0e4 <fputs@plt+0x1bff4>
   35e24:	b	35664 <fputs@plt+0x24574>
   35e28:	ldr	r8, [sp, #16]
   35e2c:	b	35de4 <fputs@plt+0x24cf4>
   35e30:	ldr	r3, [sp, #32]
   35e34:	add	r6, r0, #7
   35e38:	add	sl, sl, #2
   35e3c:	ldr	r1, [sp, #40]	; 0x28
   35e40:	adds	r0, r3, r8
   35e44:	add	r3, pc, #84	; 0x54
   35e48:	ldrd	r2, [r3]
   35e4c:	adc	r1, r1, #0
   35e50:	bl	93a40 <fputs@plt+0x82950>
   35e54:	mov	r2, #7
   35e58:	mov	r3, #0
   35e5c:	bl	93a40 <fputs@plt+0x82950>
   35e60:	ldr	r0, [sp, #28]
   35e64:	sub	r6, r6, r2
   35e68:	mov	r1, r5
   35e6c:	asr	r3, r6, #31
   35e70:	ldr	r2, [pc, #48]	; 35ea8 <fputs@plt+0x24db8>
   35e74:	smull	r0, ip, r0, r6
   35e78:	mov	r0, #3
   35e7c:	add	r2, pc, r2
   35e80:	add	r6, ip, r6
   35e84:	rsb	r3, r3, r6, asr #2
   35e88:	bl	32ae4 <fputs@plt+0x219f4>
   35e8c:	b	35cac <fputs@plt+0x24bbc>
   35e90:	mov	r0, r9
   35e94:	bl	2a024 <fputs@plt+0x18f34>
   35e98:	b	35664 <fputs@plt+0x24574>
   35e9c:	nop	{0}
   35ea0:	streq	r5, [r6, #-3072]!	; 0xfffff400
   35ea4:	andeq	r0, r0, r0
   35ea8:	andeq	r2, r6, r0, ror #27
   35eac:	strd	r4, [sp, #-12]!
   35eb0:	mov	r5, r0
   35eb4:	str	lr, [sp, #8]
   35eb8:	sub	sp, sp, #180	; 0xb4
   35ebc:	add	r4, sp, #24
   35ec0:	mov	r3, r4
   35ec4:	bl	332c8 <fputs@plt+0x221d8>
   35ec8:	cmp	r0, #0
   35ecc:	beq	35ee0 <fputs@plt+0x24df0>
   35ed0:	add	sp, sp, #180	; 0xb4
   35ed4:	ldrd	r4, [sp]
   35ed8:	add	sp, sp, #8
   35edc:	pop	{pc}		; (ldr pc, [sp], #4)
   35ee0:	mov	r0, r4
   35ee4:	add	r4, sp, #76	; 0x4c
   35ee8:	bl	196e8 <fputs@plt+0x85f8>
   35eec:	ldr	r3, [sp, #36]	; 0x24
   35ef0:	mov	r1, r4
   35ef4:	mov	r0, #100	; 0x64
   35ef8:	vldr	d7, [sp, #56]	; 0x38
   35efc:	ldr	ip, [sp, #40]	; 0x28
   35f00:	ldr	r2, [sp, #44]	; 0x2c
   35f04:	vcvt.s32.f64	s14, d7
   35f08:	stm	sp, {r3, ip}
   35f0c:	ldr	r3, [sp, #48]	; 0x30
   35f10:	str	r2, [sp, #8]
   35f14:	ldr	r2, [pc, #52]	; 35f50 <fputs@plt+0x24e60>
   35f18:	str	r3, [sp, #12]
   35f1c:	vstr	s14, [sp, #16]
   35f20:	add	r2, pc, r2
   35f24:	ldr	r3, [sp, #32]
   35f28:	bl	32ae4 <fputs@plt+0x219f4>
   35f2c:	mvn	r3, #0
   35f30:	mov	r1, r4
   35f34:	mov	r0, r5
   35f38:	mov	r2, r3
   35f3c:	bl	2d310 <fputs@plt+0x1c220>
   35f40:	add	sp, sp, #180	; 0xb4
   35f44:	ldrd	r4, [sp]
   35f48:	add	sp, sp, #8
   35f4c:	pop	{pc}		; (ldr pc, [sp], #4)
   35f50:	andeq	r2, r6, r4, ror #26
   35f54:	mov	r2, #0
   35f58:	mov	r1, r2
   35f5c:	b	35eac <fputs@plt+0x24dbc>
   35f60:	strd	r4, [sp, #-12]!
   35f64:	mov	r5, r0
   35f68:	str	lr, [sp, #8]
   35f6c:	sub	sp, sp, #164	; 0xa4
   35f70:	add	r4, sp, #8
   35f74:	mov	r3, r4
   35f78:	bl	332c8 <fputs@plt+0x221d8>
   35f7c:	cmp	r0, #0
   35f80:	bne	35fdc <fputs@plt+0x24eec>
   35f84:	ldrb	r3, [sp, #49]	; 0x31
   35f88:	cmp	r3, #0
   35f8c:	bne	35f98 <fputs@plt+0x24ea8>
   35f90:	mov	r0, r4
   35f94:	bl	19608 <fputs@plt+0x8518>
   35f98:	ldr	r2, [pc, #76]	; 35fec <fputs@plt+0x24efc>
   35f9c:	add	r4, sp, #60	; 0x3c
   35fa0:	mov	r0, #100	; 0x64
   35fa4:	mov	r1, r4
   35fa8:	vldr	d7, [sp, #40]	; 0x28
   35fac:	ldr	r3, [sp, #32]
   35fb0:	add	r2, pc, r2
   35fb4:	vcvt.s32.f64	s14, d7
   35fb8:	str	r3, [sp]
   35fbc:	ldr	r3, [sp, #28]
   35fc0:	vstr	s14, [sp, #4]
   35fc4:	bl	32ae4 <fputs@plt+0x219f4>
   35fc8:	mvn	r3, #0
   35fcc:	mov	r1, r4
   35fd0:	mov	r0, r5
   35fd4:	mov	r2, r3
   35fd8:	bl	2d310 <fputs@plt+0x1c220>
   35fdc:	add	sp, sp, #164	; 0xa4
   35fe0:	ldrd	r4, [sp]
   35fe4:	add	sp, sp, #8
   35fe8:	pop	{pc}		; (ldr pc, [sp], #4)
   35fec:	strdeq	r2, [r6], -r4
   35ff0:	mov	r2, #0
   35ff4:	mov	r1, r2
   35ff8:	b	35f60 <fputs@plt+0x24e70>
   35ffc:	strd	r4, [sp, #-12]!
   36000:	mov	r5, r0
   36004:	str	lr, [sp, #8]
   36008:	sub	sp, sp, #164	; 0xa4
   3600c:	add	r4, sp, #8
   36010:	mov	r3, r4
   36014:	bl	332c8 <fputs@plt+0x221d8>
   36018:	cmp	r0, #0
   3601c:	bne	36070 <fputs@plt+0x24f80>
   36020:	ldrb	r3, [sp, #48]	; 0x30
   36024:	cmp	r3, #0
   36028:	bne	36034 <fputs@plt+0x24f44>
   3602c:	mov	r0, r4
   36030:	bl	19498 <fputs@plt+0x83a8>
   36034:	ldr	r2, [pc, #68]	; 36080 <fputs@plt+0x24f90>
   36038:	add	r4, sp, #60	; 0x3c
   3603c:	mov	r0, #100	; 0x64
   36040:	mov	r1, r4
   36044:	ldr	r3, [sp, #20]
   36048:	ldr	ip, [sp, #24]
   3604c:	add	r2, pc, r2
   36050:	stm	sp, {r3, ip}
   36054:	ldr	r3, [sp, #16]
   36058:	bl	32ae4 <fputs@plt+0x219f4>
   3605c:	mvn	r3, #0
   36060:	mov	r1, r4
   36064:	mov	r0, r5
   36068:	mov	r2, r3
   3606c:	bl	2d310 <fputs@plt+0x1c220>
   36070:	add	sp, sp, #164	; 0xa4
   36074:	ldrd	r4, [sp]
   36078:	add	sp, sp, #8
   3607c:	pop	{pc}		; (ldr pc, [sp], #4)
   36080:	andeq	r2, r6, r8, ror #24
   36084:	mov	r2, #0
   36088:	mov	r1, r2
   3608c:	b	35ffc <fputs@plt+0x24f0c>
   36090:	strd	r4, [sp, #-28]!	; 0xffffffe4
   36094:	mov	r4, r0
   36098:	ldr	r5, [pc, #716]	; 3636c <fputs@plt+0x2527c>
   3609c:	ldr	r0, [r2]
   360a0:	strd	r6, [sp, #8]
   360a4:	mov	r6, r2
   360a8:	strd	r8, [sp, #16]
   360ac:	str	lr, [sp, #24]
   360b0:	add	r5, pc, r5
   360b4:	vpush	{d8}
   360b8:	sub	sp, sp, #76	; 0x4c
   360bc:	bl	29efc <fputs@plt+0x18e0c>
   360c0:	sub	r0, r0, #1
   360c4:	cmp	r0, #3
   360c8:	addls	pc, pc, r0, lsl #2
   360cc:	b	36350 <fputs@plt+0x25260>
   360d0:	b	3628c <fputs@plt+0x2519c>
   360d4:	b	362b4 <fputs@plt+0x251c4>
   360d8:	b	361ac <fputs@plt+0x250bc>
   360dc:	b	360e0 <fputs@plt+0x24ff0>
   360e0:	ldr	r0, [r6]
   360e4:	bl	32e84 <fputs@plt+0x21d94>
   360e8:	mov	r7, r0
   360ec:	ldr	r0, [r6]
   360f0:	bl	32d94 <fputs@plt+0x21ca4>
   360f4:	mov	r6, r0
   360f8:	mov	r0, r4
   360fc:	asr	r9, r6, #31
   36100:	adds	r2, r6, #2
   36104:	adc	r3, r9, #0
   36108:	adds	r2, r2, r2
   3610c:	adc	r3, r3, r3
   36110:	bl	2d164 <fputs@plt+0x1c074>
   36114:	subs	r5, r0, #0
   36118:	beq	36298 <fputs@plt+0x251a8>
   3611c:	cmp	r6, #0
   36120:	ble	3616c <fputs@plt+0x2507c>
   36124:	ldr	r1, [pc, #580]	; 36370 <fputs@plt+0x25280>
   36128:	add	ip, r7, r6
   3612c:	sub	r0, r7, #1
   36130:	sub	ip, ip, #1
   36134:	mov	r2, r5
   36138:	add	r1, pc, r1
   3613c:	ldrb	r3, [r0, #1]!
   36140:	add	r2, r2, #2
   36144:	add	r3, r1, r3, lsr #4
   36148:	cmp	ip, r0
   3614c:	ldrb	r3, [r3, #2816]	; 0xb00
   36150:	strb	r3, [r2]
   36154:	ldrb	r3, [r0]
   36158:	and	r3, r3, #15
   3615c:	add	r3, r1, r3
   36160:	ldrb	r3, [r3, #2816]	; 0xb00
   36164:	strb	r3, [r2, #1]
   36168:	bne	3613c <fputs@plt+0x2504c>
   3616c:	add	r6, r5, r6, lsl #1
   36170:	mov	ip, #39	; 0x27
   36174:	mov	r2, #0
   36178:	mov	r1, #88	; 0x58
   3617c:	mvn	r3, #0
   36180:	mov	r0, r4
   36184:	strb	ip, [r6, #2]
   36188:	strb	r2, [r6, #3]
   3618c:	mov	r2, r3
   36190:	strb	r1, [r5]
   36194:	mov	r1, r5
   36198:	strb	ip, [r5, #1]
   3619c:	bl	2d310 <fputs@plt+0x1c220>
   361a0:	mov	r0, r5
   361a4:	bl	19898 <fputs@plt+0x87a8>
   361a8:	b	36298 <fputs@plt+0x251a8>
   361ac:	ldr	r0, [r6]
   361b0:	bl	32e54 <fputs@plt+0x21d64>
   361b4:	subs	r6, r0, #0
   361b8:	beq	36298 <fputs@plt+0x251a8>
   361bc:	ldrb	r3, [r6]
   361c0:	cmp	r3, #0
   361c4:	beq	36334 <fputs@plt+0x25244>
   361c8:	mov	r2, r6
   361cc:	mov	r8, #0
   361d0:	mov	r9, #0
   361d4:	rsb	lr, r6, #1
   361d8:	cmp	r3, #39	; 0x27
   361dc:	add	ip, lr, r2
   361e0:	bne	361ec <fputs@plt+0x250fc>
   361e4:	adds	r8, r8, #1
   361e8:	adc	r9, r9, #0
   361ec:	ldrb	r3, [r2, #1]!
   361f0:	cmp	r3, #0
   361f4:	bne	361d8 <fputs@plt+0x250e8>
   361f8:	adds	r0, r8, ip
   361fc:	adc	r1, r9, ip, asr #31
   36200:	adds	r2, r0, #3
   36204:	adc	r3, r1, #0
   36208:	mov	r0, r4
   3620c:	bl	2d164 <fputs@plt+0x1c074>
   36210:	subs	ip, r0, #0
   36214:	beq	36298 <fputs@plt+0x251a8>
   36218:	mov	r3, #39	; 0x27
   3621c:	strb	r3, [ip]
   36220:	ldrb	r3, [r6]
   36224:	cmp	r3, #0
   36228:	beq	36340 <fputs@plt+0x25250>
   3622c:	mov	r2, #1
   36230:	cmp	r3, #39	; 0x27
   36234:	add	r1, r2, #1
   36238:	strb	r3, [ip, r2]
   3623c:	addeq	r2, r2, #2
   36240:	add	lr, ip, r1
   36244:	strbeq	r3, [ip, r1]
   36248:	addeq	lr, ip, r2
   3624c:	movne	r2, r1
   36250:	ldrb	r3, [r6, #1]!
   36254:	cmp	r3, #0
   36258:	bne	36230 <fputs@plt+0x25140>
   3625c:	add	r2, r2, #1
   36260:	mov	r7, r2
   36264:	ldr	r3, [pc, #264]	; 36374 <fputs@plt+0x25284>
   36268:	mov	r1, #39	; 0x27
   3626c:	mov	r6, #0
   36270:	mov	r0, r4
   36274:	strb	r1, [lr]
   36278:	mov	r1, ip
   3627c:	strb	r6, [ip, r7]
   36280:	ldr	r3, [r5, r3]
   36284:	bl	2d310 <fputs@plt+0x1c220>
   36288:	b	36298 <fputs@plt+0x251a8>
   3628c:	mov	r0, r4
   36290:	ldr	r1, [r6]
   36294:	bl	2e130 <fputs@plt+0x1d040>
   36298:	add	sp, sp, #76	; 0x4c
   3629c:	vpop	{d8}
   362a0:	ldrd	r4, [sp]
   362a4:	ldrd	r6, [sp, #8]
   362a8:	ldrd	r8, [sp, #16]
   362ac:	add	sp, sp, #24
   362b0:	pop	{pc}		; (ldr pc, [sp], #4)
   362b4:	ldr	r0, [r6]
   362b8:	add	r5, sp, #20
   362bc:	bl	29e9c <fputs@plt+0x18dac>
   362c0:	ldr	r2, [pc, #176]	; 36378 <fputs@plt+0x25288>
   362c4:	mov	r1, r5
   362c8:	mov	r0, #50	; 0x32
   362cc:	vstr	d0, [sp]
   362d0:	vmov.f64	d8, d0
   362d4:	add	r2, pc, r2
   362d8:	bl	32ae4 <fputs@plt+0x219f4>
   362dc:	mov	r0, r5
   362e0:	mov	r3, #1
   362e4:	mov	r2, #20
   362e8:	add	r1, sp, #8
   362ec:	bl	13868 <fputs@plt+0x2778>
   362f0:	vldr	d7, [sp, #8]
   362f4:	vcmp.f64	d7, d8
   362f8:	vmrs	APSR_nzcv, fpscr
   362fc:	bne	36318 <fputs@plt+0x25228>
   36300:	mvn	r3, #0
   36304:	mov	r1, r5
   36308:	mov	r0, r4
   3630c:	mov	r2, r3
   36310:	bl	2d310 <fputs@plt+0x1c220>
   36314:	b	36298 <fputs@plt+0x251a8>
   36318:	ldr	r2, [pc, #92]	; 3637c <fputs@plt+0x2528c>
   3631c:	mov	r1, r5
   36320:	mov	r0, #50	; 0x32
   36324:	vstr	d8, [sp]
   36328:	add	r2, pc, r2
   3632c:	bl	32ae4 <fputs@plt+0x219f4>
   36330:	b	36300 <fputs@plt+0x25210>
   36334:	mov	r2, #3
   36338:	mov	r3, #0
   3633c:	b	36208 <fputs@plt+0x25118>
   36340:	mov	r2, #2
   36344:	add	lr, ip, #1
   36348:	mov	r7, r2
   3634c:	b	36264 <fputs@plt+0x25174>
   36350:	ldr	r1, [pc, #40]	; 36380 <fputs@plt+0x25290>
   36354:	mov	r0, r4
   36358:	mov	r3, #0
   3635c:	mov	r2, #4
   36360:	add	r1, pc, r1
   36364:	bl	2d310 <fputs@plt+0x1c220>
   36368:	b	36298 <fputs@plt+0x251a8>
   3636c:	andeq	r8, r7, r8, asr #30
   36370:			; <UNDEFINED> instruction: 0x0005f9b0
   36374:	andeq	r0, r0, r4, lsr #2
   36378:	andeq	r2, r6, r8, lsr #17
   3637c:	muleq	r6, ip, r9
   36380:	andeq	r4, r6, ip, lsr #29
   36384:	push	{r1, r2, r3}
   36388:	strd	r4, [sp, #-16]!
   3638c:	ldr	r4, [pc, #148]	; 36428 <fputs@plt+0x25338>
   36390:	add	r4, pc, r4
   36394:	ldr	r3, [r4, #256]	; 0x100
   36398:	str	r6, [sp, #8]
   3639c:	str	lr, [sp, #12]
   363a0:	sub	sp, sp, #252	; 0xfc
   363a4:	cmp	r3, #0
   363a8:	beq	3640c <fputs@plt+0x2531c>
   363ac:	add	r1, sp, #36	; 0x24
   363b0:	mov	r3, #0
   363b4:	add	r2, sp, #272	; 0x110
   363b8:	mov	ip, #210	; 0xd2
   363bc:	add	r5, sp, #8
   363c0:	mov	r6, r0
   363c4:	mov	r0, r5
   363c8:	strd	r2, [sp, #4]
   363cc:	str	r1, [sp, #12]
   363d0:	str	r1, [sp, #16]
   363d4:	ldr	r1, [sp, #268]	; 0x10c
   363d8:	str	r3, [sp, #20]
   363dc:	str	ip, [sp, #24]
   363e0:	str	r3, [sp, #28]
   363e4:	strh	r3, [sp, #32]
   363e8:	bl	312b0 <fputs@plt+0x201c0>
   363ec:	mov	r0, r5
   363f0:	ldr	r5, [r4, #260]	; 0x104
   363f4:	ldr	r4, [r4, #256]	; 0x100
   363f8:	bl	240c4 <fputs@plt+0x12fd4>
   363fc:	mov	r2, r0
   36400:	mov	r1, r6
   36404:	mov	r0, r5
   36408:	blx	r4
   3640c:	add	sp, sp, #252	; 0xfc
   36410:	ldrd	r4, [sp]
   36414:	ldr	r6, [sp, #8]
   36418:	ldr	lr, [sp, #12]
   3641c:	add	sp, sp, #16
   36420:	add	sp, sp, #12
   36424:	bx	lr
   36428:	andeq	r8, r7, r8, ror #27
   3642c:	str	r4, [sp, #-8]!
   36430:	mov	r4, r0
   36434:	str	lr, [sp, #4]
   36438:	sub	sp, sp, #8
   3643c:	bl	2b15c <fputs@plt+0x1a06c>
   36440:	ldr	r2, [pc, #48]	; 36478 <fputs@plt+0x25388>
   36444:	add	ip, r0, #20
   36448:	mov	r3, r4
   3644c:	mov	r0, #21
   36450:	ldr	r1, [pc, #36]	; 3647c <fputs@plt+0x2538c>
   36454:	str	ip, [sp]
   36458:	add	r2, pc, r2
   3645c:	add	r1, pc, r1
   36460:	bl	36384 <fputs@plt+0x25294>
   36464:	mov	r0, #21
   36468:	add	sp, sp, #8
   3646c:	ldr	r4, [sp]
   36470:	add	sp, sp, #4
   36474:	pop	{pc}		; (ldr pc, [sp], #4)
   36478:	andeq	r2, r6, r4, ror r8
   3647c:	andeq	r2, r6, r8, ror r8
   36480:	cmp	r0, #9
   36484:	bhi	364d4 <fputs@plt+0x253e4>
   36488:	ldr	ip, [pc, #76]	; 364dc <fputs@plt+0x253ec>
   3648c:	cmp	r3, #0
   36490:	str	r4, [sp, #-8]!
   36494:	add	r4, r0, #10
   36498:	add	ip, pc, ip
   3649c:	add	r3, ip, r4, lsl #2
   364a0:	add	r0, ip, r0, lsl #2
   364a4:	ldr	ip, [r3, #248]	; 0xf8
   364a8:	ldr	r0, [r0, #248]	; 0xf8
   364ac:	str	lr, [sp, #4]
   364b0:	mov	lr, #0
   364b4:	ldr	r4, [sp]
   364b8:	add	sp, sp, #4
   364bc:	strne	r0, [r3, #248]	; 0xf8
   364c0:	str	r0, [r1]
   364c4:	mov	r0, #0
   364c8:	str	lr, [r1, #4]
   364cc:	stm	r2, {ip, lr}
   364d0:	pop	{pc}		; (ldr pc, [sp], #4)
   364d4:	movw	r0, #16513	; 0x4081
   364d8:	b	3642c <fputs@plt+0x2533c>
   364dc:			; <UNDEFINED> instruction: 0x0007d3b0
   364e0:	strd	r4, [sp, #-12]!
   364e4:	mov	r5, r1
   364e8:	mov	r4, r2
   364ec:	str	lr, [sp, #8]
   364f0:	sub	sp, sp, #20
   364f4:	mov	r1, sp
   364f8:	add	r2, sp, #8
   364fc:	bl	36480 <fputs@plt+0x25390>
   36500:	cmp	r0, #0
   36504:	bne	36518 <fputs@plt+0x25428>
   36508:	ldr	r2, [sp]
   3650c:	ldr	r3, [sp, #8]
   36510:	str	r2, [r5]
   36514:	str	r3, [r4]
   36518:	add	sp, sp, #20
   3651c:	ldrd	r4, [sp]
   36520:	add	sp, sp, #8
   36524:	pop	{pc}		; (ldr pc, [sp], #4)
   36528:	mov	r3, #0
   3652c:	push	{lr}		; (str lr, [sp, #-4]!)
   36530:	sub	sp, sp, #20
   36534:	mov	r1, sp
   36538:	add	r2, sp, #8
   3653c:	mov	r0, r3
   36540:	bl	36480 <fputs@plt+0x25390>
   36544:	ldrd	r0, [sp]
   36548:	add	sp, sp, #20
   3654c:	pop	{pc}		; (ldr pc, [sp], #4)
   36550:	push	{lr}		; (str lr, [sp, #-4]!)
   36554:	sub	sp, sp, #20
   36558:	mov	r3, r0
   3655c:	mov	r1, sp
   36560:	add	r2, sp, #8
   36564:	mov	r0, #0
   36568:	bl	36480 <fputs@plt+0x25390>
   3656c:	ldrd	r0, [sp, #8]
   36570:	add	sp, sp, #20
   36574:	pop	{pc}		; (ldr pc, [sp], #4)
   36578:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3657c:	mov	r4, r0
   36580:	strd	r6, [sp, #8]
   36584:	subs	r6, r1, #0
   36588:	strd	r8, [sp, #16]
   3658c:	moveq	r9, r6
   36590:	strd	sl, [sp, #24]
   36594:	mov	sl, r3
   36598:	str	lr, [sp, #32]
   3659c:	sub	sp, sp, #20
   365a0:	str	r2, [sp, #4]
   365a4:	beq	365b4 <fputs@plt+0x254c4>
   365a8:	mov	r0, r6
   365ac:	bl	10f34 <strlen@plt>
   365b0:	bic	r9, r0, #-1073741824	; 0xc0000000
   365b4:	add	r8, r4, #320	; 0x140
   365b8:	add	r2, sp, #12
   365bc:	mov	r0, r8
   365c0:	mov	r1, r6
   365c4:	bl	149a8 <fputs@plt+0x38b8>
   365c8:	ldr	r3, [sp, #56]	; 0x38
   365cc:	adds	r5, r3, #0
   365d0:	movne	r5, #1
   365d4:	cmp	r0, #0
   365d8:	beq	36660 <fputs@plt+0x25570>
   365dc:	ldr	r3, [r0, #8]
   365e0:	cmp	r3, #0
   365e4:	beq	36660 <fputs@plt+0x25570>
   365e8:	movw	r0, #53159	; 0xcfa7
   365ec:	movt	r0, #1
   365f0:	bl	3642c <fputs@plt+0x2533c>
   365f4:	ldrb	r2, [r4, #69]	; 0x45
   365f8:	movw	r3, #3082	; 0xc0a
   365fc:	sub	r3, r0, r3
   36600:	clz	r3, r3
   36604:	lsr	r3, r3, #5
   36608:	cmp	r2, #0
   3660c:	movne	r3, #1
   36610:	cmp	r3, #0
   36614:	beq	36704 <fputs@plt+0x25614>
   36618:	mov	r0, r4
   3661c:	bl	210dc <fputs@plt+0xffec>
   36620:	mov	r4, r0
   36624:	cmp	r4, #0
   36628:	moveq	r5, #0
   3662c:	cmp	r5, #0
   36630:	beq	36640 <fputs@plt+0x25550>
   36634:	mov	r0, sl
   36638:	ldr	r3, [sp, #56]	; 0x38
   3663c:	blx	r3
   36640:	mov	r0, r4
   36644:	add	sp, sp, #20
   36648:	ldrd	r4, [sp]
   3664c:	ldrd	r6, [sp, #8]
   36650:	ldrd	r8, [sp, #16]
   36654:	ldrd	sl, [sp, #24]
   36658:	add	sp, sp, #32
   3665c:	pop	{pc}		; (ldr pc, [sp], #4)
   36660:	mov	fp, #0
   36664:	add	r2, r9, #21
   36668:	mov	r3, fp
   3666c:	mov	r0, r4
   36670:	bl	22e00 <fputs@plt+0x11d10>
   36674:	subs	r7, r0, #0
   36678:	beq	366f4 <fputs@plt+0x25604>
   3667c:	add	r3, r7, #20
   36680:	add	r2, r9, #1
   36684:	mov	r1, r6
   36688:	mov	r0, r3
   3668c:	bl	10f58 <memcpy@plt>
   36690:	mov	r3, r0
   36694:	mov	r1, r0
   36698:	ldr	r0, [sp, #4]
   3669c:	mov	r2, r7
   366a0:	stm	r7, {r0, r3, sl}
   366a4:	mov	r0, r8
   366a8:	ldr	r3, [sp, #56]	; 0x38
   366ac:	str	r3, [r7, #12]
   366b0:	str	fp, [r7, #16]
   366b4:	bl	21bb8 <fputs@plt+0x10ac8>
   366b8:	subs	r1, r0, #0
   366bc:	beq	36710 <fputs@plt+0x25620>
   366c0:	ldr	r3, [r4, #68]	; 0x44
   366c4:	bic	r3, r3, #-16777216	; 0xff000000
   366c8:	bic	r3, r3, #255	; 0xff
   366cc:	cmp	r3, #0
   366d0:	bne	366dc <fputs@plt+0x255ec>
   366d4:	mov	r0, r4
   366d8:	bl	1a178 <fputs@plt+0x9088>
   366dc:	mov	r0, r4
   366e0:	bl	19bf4 <fputs@plt+0x8b04>
   366e4:	ldrb	r3, [r4, #69]	; 0x45
   366e8:	cmp	r3, #0
   366ec:	beq	36700 <fputs@plt+0x25610>
   366f0:	b	36618 <fputs@plt+0x25528>
   366f4:	ldrb	r3, [r4, #69]	; 0x45
   366f8:	cmp	r3, fp
   366fc:	bne	36618 <fputs@plt+0x25528>
   36700:	mov	r0, #0
   36704:	ldr	r4, [r4, #56]	; 0x38
   36708:	and	r4, r4, r0
   3670c:	b	36624 <fputs@plt+0x25534>
   36710:	ldrb	r3, [r4, #69]	; 0x45
   36714:	cmp	r3, #0
   36718:	beq	36700 <fputs@plt+0x25610>
   3671c:	b	36618 <fputs@plt+0x25528>
   36720:	mov	ip, #0
   36724:	push	{lr}		; (str lr, [sp, #-4]!)
   36728:	sub	sp, sp, #12
   3672c:	str	ip, [sp]
   36730:	bl	36578 <fputs@plt+0x25488>
   36734:	add	sp, sp, #12
   36738:	pop	{pc}		; (ldr pc, [sp], #4)
   3673c:	b	36578 <fputs@plt+0x25488>
   36740:	push	{r1, r2, r3}
   36744:	strd	r4, [sp, #-12]!
   36748:	mov	r5, r0
   3674c:	str	lr, [sp, #8]
   36750:	sub	sp, sp, #8
   36754:	ldr	r2, [sp, #20]
   36758:	add	r3, sp, #24
   3675c:	str	r3, [sp, #4]
   36760:	cmp	r2, #1
   36764:	bne	367a0 <fputs@plt+0x256b0>
   36768:	ldr	r2, [r0, #336]	; 0x150
   3676c:	cmp	r2, #0
   36770:	beq	367cc <fputs@plt+0x256dc>
   36774:	ldr	r2, [r2]
   36778:	mov	r4, #0
   3677c:	ldr	r3, [r3]
   36780:	strb	r3, [r2, #16]
   36784:	mov	r0, r4
   36788:	add	sp, sp, #8
   3678c:	ldrd	r4, [sp]
   36790:	ldr	lr, [sp, #8]
   36794:	add	sp, sp, #12
   36798:	add	sp, sp, #12
   3679c:	bx	lr
   367a0:	movw	r0, #54306	; 0xd422
   367a4:	movt	r0, #1
   367a8:	bl	3642c <fputs@plt+0x2533c>
   367ac:	mov	r4, r0
   367b0:	cmp	r4, #0
   367b4:	beq	36784 <fputs@plt+0x25694>
   367b8:	mov	r0, r5
   367bc:	mov	r1, r4
   367c0:	str	r4, [r5, #52]	; 0x34
   367c4:	bl	2105c <fputs@plt+0xff6c>
   367c8:	b	36784 <fputs@plt+0x25694>
   367cc:	movw	r0, #54298	; 0xd41a
   367d0:	movt	r0, #1
   367d4:	bl	3642c <fputs@plt+0x2533c>
   367d8:	mov	r4, r0
   367dc:	b	367b0 <fputs@plt+0x256c0>
   367e0:	str	r4, [sp, #-8]!
   367e4:	mov	r4, r0
   367e8:	str	lr, [sp, #4]
   367ec:	sub	sp, sp, #8
   367f0:	bl	2b15c <fputs@plt+0x1a06c>
   367f4:	ldr	r2, [pc, #48]	; 3682c <fputs@plt+0x2573c>
   367f8:	add	ip, r0, #20
   367fc:	mov	r3, r4
   36800:	mov	r0, #14
   36804:	ldr	r1, [pc, #36]	; 36830 <fputs@plt+0x25740>
   36808:	str	ip, [sp]
   3680c:	add	r2, pc, r2
   36810:	add	r1, pc, r1
   36814:	bl	36384 <fputs@plt+0x25294>
   36818:	mov	r0, #14
   3681c:	add	sp, sp, #8
   36820:	ldr	r4, [sp]
   36824:	add	sp, sp, #4
   36828:	pop	{pc}		; (ldr pc, [sp], #4)
   3682c:	andeq	r2, r6, r4, ror #9
   36830:	andeq	r2, r6, r4, asr #9
   36834:	str	r4, [sp, #-8]!
   36838:	mov	r4, r0
   3683c:	str	lr, [sp, #4]
   36840:	sub	sp, sp, #8
   36844:	bl	2b15c <fputs@plt+0x1a06c>
   36848:	ldr	r2, [pc, #48]	; 36880 <fputs@plt+0x25790>
   3684c:	add	ip, r0, #20
   36850:	mov	r3, r4
   36854:	mov	r0, #11
   36858:	ldr	r1, [pc, #36]	; 36884 <fputs@plt+0x25794>
   3685c:	str	ip, [sp]
   36860:	add	r2, pc, r2
   36864:	add	r1, pc, r1
   36868:	bl	36384 <fputs@plt+0x25294>
   3686c:	mov	r0, #11
   36870:	add	sp, sp, #8
   36874:	ldr	r4, [sp]
   36878:	add	sp, sp, #4
   3687c:	pop	{pc}		; (ldr pc, [sp], #4)
   36880:	andeq	r2, r6, r4, lsr #9
   36884:	andeq	r2, r6, r0, ror r4
   36888:	ldr	ip, [pc, #216]	; 36968 <fputs@plt+0x25878>
   3688c:	mov	r3, r0
   36890:	ubfx	r0, r1, #3, #8
   36894:	bic	r1, r1, #8
   36898:	push	{lr}		; (str lr, [sp, #-4]!)
   3689c:	rsb	r2, r0, #1
   368a0:	cmp	r1, #5
   368a4:	ldr	lr, [r3, #52]	; 0x34
   368a8:	lsl	r2, r2, #2
   368ac:	strb	r0, [r3, #4]
   368b0:	add	ip, pc, ip
   368b4:	strb	r2, [r3, #6]
   368b8:	str	ip, [r3, #76]	; 0x4c
   368bc:	beq	36908 <fputs@plt+0x25818>
   368c0:	cmp	r1, #2
   368c4:	bne	368fc <fputs@plt+0x2580c>
   368c8:	mov	r1, #0
   368cc:	ldr	r2, [pc, #152]	; 3696c <fputs@plt+0x2587c>
   368d0:	strh	r1, [r3, #2]
   368d4:	ldrh	r0, [lr, #24]
   368d8:	ldrh	r1, [lr, #26]
   368dc:	add	r2, pc, r2
   368e0:	strh	r0, [r3, #10]
   368e4:	mov	r0, #0
   368e8:	str	r2, [r3, #80]	; 0x50
   368ec:	strh	r1, [r3, #12]
   368f0:	ldrb	r2, [lr, #21]
   368f4:	strb	r2, [r3, #7]
   368f8:	pop	{pc}		; (ldr pc, [sp], #4)
   368fc:	movw	r0, #57511	; 0xe0a7
   36900:	pop	{lr}		; (ldr lr, [sp], #4)
   36904:	b	36834 <fputs@plt+0x25744>
   36908:	mov	r2, #1
   3690c:	cmp	r0, #0
   36910:	strb	r2, [r3, #2]
   36914:	bne	36954 <fputs@plt+0x25864>
   36918:	ldr	r1, [pc, #80]	; 36970 <fputs@plt+0x25880>
   3691c:	strb	r0, [r3, #3]
   36920:	ldr	r2, [pc, #76]	; 36974 <fputs@plt+0x25884>
   36924:	add	r1, pc, r1
   36928:	add	r2, pc, r2
   3692c:	str	r1, [r3, #76]	; 0x4c
   36930:	str	r2, [r3, #80]	; 0x50
   36934:	ldrh	r2, [lr, #30]
   36938:	mov	r0, #0
   3693c:	ldrh	r1, [lr, #28]
   36940:	strh	r1, [r3, #10]
   36944:	strh	r2, [r3, #12]
   36948:	ldrb	r2, [lr, #21]
   3694c:	strb	r2, [r3, #7]
   36950:	pop	{pc}		; (ldr pc, [sp], #4)
   36954:	ldr	r1, [pc, #28]	; 36978 <fputs@plt+0x25888>
   36958:	strb	r2, [r3, #3]
   3695c:	add	r1, pc, r1
   36960:	str	r1, [r3, #80]	; 0x50
   36964:	b	36934 <fputs@plt+0x25844>
   36968:			; <UNDEFINED> instruction: 0xfffdf1a4
   3696c:			; <UNDEFINED> instruction: 0xfffdf0d0
   36970:			; <UNDEFINED> instruction: 0xfffdf214
   36974:			; <UNDEFINED> instruction: 0xfffdef04
   36978:			; <UNDEFINED> instruction: 0xfffdef0c
   3697c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   36980:	mov	r4, r0
   36984:	strd	r6, [sp, #8]
   36988:	ldr	r7, [r0, #52]	; 0x34
   3698c:	strd	r8, [sp, #16]
   36990:	mov	r9, r1
   36994:	str	sl, [sp, #24]
   36998:	str	lr, [sp, #28]
   3699c:	ldrb	r5, [r0, #5]
   369a0:	ldrh	r2, [r7, #22]
   369a4:	ldr	r6, [r0, #56]	; 0x38
   369a8:	tst	r2, #4
   369ac:	add	r3, r6, r5
   369b0:	bne	36a58 <fputs@plt+0x25968>
   369b4:	add	r2, r5, #1
   369b8:	mov	r8, #0
   369bc:	strb	r9, [r6, r5]
   369c0:	tst	r9, #8
   369c4:	mov	r1, r9
   369c8:	str	r8, [r6, r2]
   369cc:	moveq	r2, #12
   369d0:	movne	r2, #8
   369d4:	add	r5, r5, r2
   369d8:	strb	r8, [r3, #7]
   369dc:	mov	r0, r4
   369e0:	ldr	r2, [r7, #36]	; 0x24
   369e4:	lsr	r2, r2, #8
   369e8:	strb	r2, [r3, #5]
   369ec:	ldr	r2, [r7, #36]	; 0x24
   369f0:	strb	r2, [r3, #6]
   369f4:	ldr	r3, [r7, #36]	; 0x24
   369f8:	sub	r3, r3, r5
   369fc:	strh	r3, [r4, #16]
   36a00:	bl	36888 <fputs@plt+0x25798>
   36a04:	add	r2, r6, r5
   36a08:	ldrb	r1, [r4, #6]
   36a0c:	mov	r0, #1
   36a10:	ldr	r3, [r7, #36]	; 0x24
   36a14:	strh	r5, [r4, #14]
   36a18:	str	r2, [r4, #64]	; 0x40
   36a1c:	ldr	r2, [r7, #32]
   36a20:	add	r1, r6, r1
   36a24:	strh	r0, [r4]
   36a28:	add	r3, r6, r3
   36a2c:	strh	r8, [r4, #18]
   36a30:	ldrd	r6, [sp, #8]
   36a34:	str	r3, [r4, #60]	; 0x3c
   36a38:	sub	r2, r2, #1
   36a3c:	str	r1, [r4, #68]	; 0x44
   36a40:	ldrd	r8, [sp, #16]
   36a44:	strh	r2, [r4, #20]
   36a48:	ldrd	r4, [sp]
   36a4c:	ldr	sl, [sp, #24]
   36a50:	add	sp, sp, #28
   36a54:	pop	{pc}		; (ldr pc, [sp], #4)
   36a58:	ldr	r2, [r7, #36]	; 0x24
   36a5c:	mov	r0, r3
   36a60:	mov	r1, #0
   36a64:	sub	r2, r2, r5
   36a68:	bl	10ebc <memset@plt>
   36a6c:	mov	r3, r0
   36a70:	b	369b4 <fputs@plt+0x258c4>
   36a74:	strd	r4, [sp, #-36]!	; 0xffffffdc
   36a78:	mov	r5, r0
   36a7c:	ldr	r4, [r0, #52]	; 0x34
   36a80:	strd	r6, [sp, #8]
   36a84:	strd	r8, [sp, #16]
   36a88:	strd	sl, [sp, #24]
   36a8c:	str	lr, [sp, #32]
   36a90:	sub	sp, sp, #20
   36a94:	ldrb	r6, [r0, #5]
   36a98:	ldr	r7, [r0, #56]	; 0x38
   36a9c:	ldrb	r1, [r7, r6]
   36aa0:	bl	36888 <fputs@plt+0x25798>
   36aa4:	cmp	r0, #0
   36aa8:	movwne	r0, #57553	; 0xe0d1
   36aac:	bne	36bf8 <fputs@plt+0x25b08>
   36ab0:	ldrb	r2, [r5, #6]
   36ab4:	add	sl, r7, r6
   36ab8:	movw	r1, #43691	; 0xaaab
   36abc:	movt	r1, #43690	; 0xaaaa
   36ac0:	ldr	r3, [r4, #32]
   36ac4:	strb	r0, [r5, #1]
   36ac8:	ldr	r8, [r4, #36]	; 0x24
   36acc:	add	r6, r6, r2
   36ad0:	add	r2, r7, r2
   36ad4:	add	r6, r6, #8
   36ad8:	add	r0, r7, r6
   36adc:	str	r2, [r5, #68]	; 0x44
   36ae0:	sub	r2, r3, #1
   36ae4:	sub	r3, r3, #8
   36ae8:	strh	r6, [r5, #14]
   36aec:	strh	r2, [r5, #20]
   36af0:	add	r2, r7, r8
   36af4:	umull	r1, r3, r1, r3
   36af8:	str	r2, [r5, #60]	; 0x3c
   36afc:	str	r0, [r5, #64]	; 0x40
   36b00:	ldrb	r1, [sl, #3]
   36b04:	ldrb	r2, [sl, #4]
   36b08:	ldrb	r0, [sl, #5]
   36b0c:	orr	r2, r2, r1, lsl #8
   36b10:	ldrb	r1, [sl, #6]
   36b14:	cmp	r2, r3, lsr #2
   36b18:	strh	r2, [r5, #18]
   36b1c:	strd	r0, [sp]
   36b20:	movwhi	r0, #57571	; 0xe0e3
   36b24:	bhi	36bf8 <fputs@plt+0x25b08>
   36b28:	ldr	r1, [r4, #4]
   36b2c:	add	fp, r6, r2, lsl #1
   36b30:	sub	r0, r8, #4
   36b34:	ldr	r1, [r1, #24]
   36b38:	tst	r1, #268435456	; 0x10000000
   36b3c:	bne	36c18 <fputs@plt+0x25b28>
   36b40:	ldm	sp, {r1, r3}
   36b44:	ldrb	r2, [sl, #1]
   36b48:	ldrb	ip, [sl, #7]
   36b4c:	orr	r4, r3, r1, lsl #8
   36b50:	ldrb	r1, [sl, #2]
   36b54:	sub	r4, r4, #1
   36b58:	uxth	r4, r4
   36b5c:	add	r4, r4, #1
   36b60:	add	r4, r4, ip
   36b64:	orrs	r2, r1, r2, lsl #8
   36b68:	beq	36cd8 <fputs@plt+0x25be8>
   36b6c:	cmp	r0, r2
   36b70:	mov	r6, r2
   36b74:	movge	r1, #0
   36b78:	movlt	r1, #1
   36b7c:	cmp	fp, r2
   36b80:	orrgt	r1, r1, #1
   36b84:	cmp	r1, #0
   36b88:	beq	36bc4 <fputs@plt+0x25ad4>
   36b8c:	b	36ccc <fputs@plt+0x25bdc>
   36b90:	cmp	r2, r3
   36b94:	mov	r6, r2
   36b98:	ble	36bf4 <fputs@plt+0x25b04>
   36b9c:	cmp	r8, r1
   36ba0:	blt	36bf4 <fputs@plt+0x25b04>
   36ba4:	cmp	fp, r2
   36ba8:	add	r4, r4, ip
   36bac:	movle	r3, #0
   36bb0:	movgt	r3, #1
   36bb4:	cmp	r0, r2
   36bb8:	orrlt	r3, r3, #1
   36bbc:	cmp	r3, #0
   36bc0:	bne	36ccc <fputs@plt+0x25bdc>
   36bc4:	mov	r3, r7
   36bc8:	ldrb	r1, [r3, r2]!
   36bcc:	ldrb	lr, [r3, #2]
   36bd0:	ldrb	ip, [r3, #3]
   36bd4:	ldrb	r2, [r3, #1]
   36bd8:	orr	ip, ip, lr, lsl #8
   36bdc:	orrs	r2, r2, r1, lsl #8
   36be0:	add	r1, r6, ip
   36be4:	add	r3, r1, #3
   36be8:	bne	36b90 <fputs@plt+0x25aa0>
   36bec:	cmp	r8, r1
   36bf0:	bge	36cd4 <fputs@plt+0x25be4>
   36bf4:	movw	r0, #57631	; 0xe11f
   36bf8:	add	sp, sp, #20
   36bfc:	ldrd	r4, [sp]
   36c00:	ldrd	r6, [sp, #8]
   36c04:	ldrd	r8, [sp, #16]
   36c08:	ldrd	sl, [sp, #24]
   36c0c:	ldr	lr, [sp, #32]
   36c10:	add	sp, sp, #36	; 0x24
   36c14:	b	36834 <fputs@plt+0x25744>
   36c18:	ldrb	r1, [r5, #4]
   36c1c:	cmp	r1, #0
   36c20:	beq	36cb8 <fputs@plt+0x25bc8>
   36c24:	cmp	r2, #0
   36c28:	strne	r0, [sp, #8]
   36c2c:	beq	36b40 <fputs@plt+0x25a50>
   36c30:	ldrh	r4, [r7, r6]
   36c34:	ldr	r3, [sp, #8]
   36c38:	rev16	r4, r4
   36c3c:	uxth	r4, r4
   36c40:	cmp	fp, r4
   36c44:	cmple	r4, r3
   36c48:	movgt	r9, #1
   36c4c:	movle	r9, #0
   36c50:	bgt	36cb0 <fputs@plt+0x25bc0>
   36c54:	add	r6, r6, #2
   36c58:	str	sl, [sp, #12]
   36c5c:	mov	sl, r5
   36c60:	add	r6, r7, r6
   36c64:	mov	r5, r9
   36c68:	mov	r9, r3
   36c6c:	add	r1, r7, r4
   36c70:	mov	r0, sl
   36c74:	ldr	r2, [sl, #76]	; 0x4c
   36c78:	blx	r2
   36c7c:	add	r0, r0, r4
   36c80:	add	r5, r5, #1
   36c84:	cmp	r8, r0
   36c88:	blt	36d10 <fputs@plt+0x25c20>
   36c8c:	ldrh	r2, [sl, #18]
   36c90:	cmp	r5, r2
   36c94:	bge	36d18 <fputs@plt+0x25c28>
   36c98:	ldrh	r4, [r6], #2
   36c9c:	rev16	r4, r4
   36ca0:	uxth	r4, r4
   36ca4:	cmp	fp, r4
   36ca8:	cmple	r4, r9
   36cac:	ble	36c6c <fputs@plt+0x25b7c>
   36cb0:	movw	r0, #57599	; 0xe0ff
   36cb4:	b	36bf8 <fputs@plt+0x25b08>
   36cb8:	sub	r3, r8, #5
   36cbc:	cmp	r2, #0
   36cc0:	str	r3, [sp, #8]
   36cc4:	bne	36c30 <fputs@plt+0x25b40>
   36cc8:	b	36b40 <fputs@plt+0x25a50>
   36ccc:	movw	r0, #57624	; 0xe118
   36cd0:	b	36bf8 <fputs@plt+0x25b08>
   36cd4:	add	r4, r4, ip
   36cd8:	cmp	r8, r4
   36cdc:	blt	36d38 <fputs@plt+0x25c48>
   36ce0:	sub	r3, r4, fp
   36ce4:	mov	r2, #1
   36ce8:	mov	r0, #0
   36cec:	strb	r2, [r5]
   36cf0:	strh	r3, [r5, #16]
   36cf4:	add	sp, sp, #20
   36cf8:	ldrd	r4, [sp]
   36cfc:	ldrd	r6, [sp, #8]
   36d00:	ldrd	r8, [sp, #16]
   36d04:	ldrd	sl, [sp, #24]
   36d08:	add	sp, sp, #32
   36d0c:	pop	{pc}		; (ldr pc, [sp], #4)
   36d10:	movw	r0, #57604	; 0xe104
   36d14:	b	36bf8 <fputs@plt+0x25b08>
   36d18:	ldrb	r2, [sl, #4]
   36d1c:	mov	r5, sl
   36d20:	ldr	sl, [sp, #12]
   36d24:	cmp	r2, #0
   36d28:	ldreq	r3, [sp, #8]
   36d2c:	ldrne	r0, [sp, #8]
   36d30:	addeq	r0, r3, #1
   36d34:	b	36b40 <fputs@plt+0x25a50>
   36d38:	movw	r0, #57645	; 0xe12d
   36d3c:	b	36bf8 <fputs@plt+0x25b08>
   36d40:	ldr	r3, [r0, #8]
   36d44:	ldrb	r2, [r3]
   36d48:	cmp	r2, #0
   36d4c:	beq	36d64 <fputs@plt+0x25c74>
   36d50:	mov	r2, #0
   36d54:	strb	r2, [r3]
   36d58:	ldrsh	r2, [r0, #26]
   36d5c:	cmp	r2, #1
   36d60:	bgt	36d68 <fputs@plt+0x25c78>
   36d64:	bx	lr
   36d68:	mov	r0, r3
   36d6c:	b	36a74 <fputs@plt+0x25984>
   36d70:	ldr	r3, [r0, #52]	; 0x34
   36d74:	strd	r4, [sp, #-36]!	; 0xffffffdc
   36d78:	mov	r5, r1
   36d7c:	ldr	r4, [r0, #56]	; 0x38
   36d80:	strd	r6, [sp, #8]
   36d84:	mov	r6, r0
   36d88:	mov	r7, r2
   36d8c:	strd	r8, [sp, #16]
   36d90:	add	r8, r2, r1
   36d94:	ldrh	r1, [r3, #22]
   36d98:	mov	r9, r8
   36d9c:	strd	sl, [sp, #24]
   36da0:	str	lr, [sp, #32]
   36da4:	sub	sp, sp, #4
   36da8:	ldr	sl, [r3, #36]	; 0x24
   36dac:	tst	r1, #4
   36db0:	bne	36f18 <fputs@plt+0x25e28>
   36db4:	ldrb	r0, [r6, #5]
   36db8:	add	ip, r0, #1
   36dbc:	uxth	r1, ip
   36dc0:	add	r3, r4, r1
   36dc4:	ldrb	lr, [r4, r1]
   36dc8:	ldrb	r3, [r3, #1]
   36dcc:	orrs	fp, r3, lr
   36dd0:	moveq	r2, r7
   36dd4:	bne	36e64 <fputs@plt+0x25d74>
   36dd8:	add	r8, r0, #5
   36ddc:	add	lr, r0, #6
   36de0:	ldrb	sl, [r4, r8]
   36de4:	ldrb	r3, [r4, lr]
   36de8:	orr	r3, r3, sl, lsl #8
   36dec:	cmp	r3, r5
   36df0:	beq	36f9c <fputs@plt+0x25eac>
   36df4:	lsr	lr, r5, #8
   36df8:	mov	r3, r4
   36dfc:	lsr	ip, fp, #8
   36e00:	lsr	r0, r2, #8
   36e04:	strb	lr, [r4, r1]!
   36e08:	strb	r5, [r4, #1]
   36e0c:	strb	ip, [r3, r5]!
   36e10:	strb	fp, [r3, #1]
   36e14:	strb	r0, [r3, #2]
   36e18:	strb	r2, [r3, #3]
   36e1c:	ldrh	r3, [r6, #16]
   36e20:	mov	r0, #0
   36e24:	add	r7, r7, r3
   36e28:	strh	r7, [r6, #16]
   36e2c:	add	sp, sp, #4
   36e30:	ldrd	r4, [sp]
   36e34:	ldrd	r6, [sp, #8]
   36e38:	ldrd	r8, [sp, #16]
   36e3c:	ldrd	sl, [sp, #24]
   36e40:	add	sp, sp, #32
   36e44:	pop	{pc}		; (ldr pc, [sp], #4)
   36e48:	cmp	r5, fp
   36e4c:	bls	36f28 <fputs@plt+0x25e38>
   36e50:	cmp	lr, fp
   36e54:	mov	r1, fp
   36e58:	bge	36f94 <fputs@plt+0x25ea4>
   36e5c:	ldrb	lr, [r2, fp]!
   36e60:	ldrb	r3, [r2, #1]
   36e64:	orr	r3, r3, lr, lsl #8
   36e68:	mov	r2, r4
   36e6c:	add	lr, r1, #3
   36e70:	sxth	r3, r3
   36e74:	uxth	fp, r3
   36e78:	cmp	fp, #0
   36e7c:	bne	36e48 <fputs@plt+0x25d58>
   36e80:	mov	r2, r7
   36e84:	mov	r3, #0
   36e88:	cmp	r1, ip
   36e8c:	ble	36ed4 <fputs@plt+0x25de4>
   36e90:	add	r8, r4, r1
   36e94:	ldrb	sl, [r8, #2]
   36e98:	ldrb	lr, [r8, #3]
   36e9c:	orr	lr, lr, sl, lsl #8
   36ea0:	add	lr, lr, r1
   36ea4:	add	r8, lr, #3
   36ea8:	cmp	r5, r8
   36eac:	bgt	36ed4 <fputs@plt+0x25de4>
   36eb0:	cmp	r5, lr
   36eb4:	movwlt	r0, #57430	; 0xe056
   36eb8:	blt	36ef8 <fputs@plt+0x25e08>
   36ebc:	add	r3, r3, r5
   36ec0:	sub	r2, r9, r1
   36ec4:	sub	r3, r3, lr
   36ec8:	uxth	r2, r2
   36ecc:	and	r3, r3, #255	; 0xff
   36ed0:	mov	r5, r1
   36ed4:	add	r8, r0, #7
   36ed8:	ldrb	lr, [r4, r8]
   36edc:	cmp	lr, r3
   36ee0:	movwcc	r0, #57436	; 0xe05c
   36ee4:	bcc	36ef8 <fputs@plt+0x25e08>
   36ee8:	sub	r3, lr, r3
   36eec:	strb	r3, [r4, r8]
   36ef0:	b	36dd8 <fputs@plt+0x25ce8>
   36ef4:	movw	r0, #57443	; 0xe063
   36ef8:	add	sp, sp, #4
   36efc:	ldrd	r4, [sp]
   36f00:	ldrd	r6, [sp, #8]
   36f04:	ldrd	r8, [sp, #16]
   36f08:	ldrd	sl, [sp, #24]
   36f0c:	ldr	lr, [sp, #32]
   36f10:	add	sp, sp, #36	; 0x24
   36f14:	b	36834 <fputs@plt+0x25744>
   36f18:	mov	r1, #0
   36f1c:	add	r0, r4, r5
   36f20:	bl	10ebc <memset@plt>
   36f24:	b	36db4 <fputs@plt+0x25cc4>
   36f28:	sub	sl, sl, #4
   36f2c:	cmp	sl, fp
   36f30:	bcc	36fc4 <fputs@plt+0x25ed4>
   36f34:	add	r2, r8, #3
   36f38:	cmp	r2, fp
   36f3c:	bcc	36e80 <fputs@plt+0x25d90>
   36f40:	cmp	r8, fp
   36f44:	movwhi	r0, #57416	; 0xe048
   36f48:	bhi	36ef8 <fputs@plt+0x25e08>
   36f4c:	ldr	r2, [r6, #52]	; 0x34
   36f50:	add	lr, r4, fp
   36f54:	ldrb	sl, [lr, #2]
   36f58:	ldrb	r9, [lr, #3]
   36f5c:	ldr	r2, [r2, #36]	; 0x24
   36f60:	orr	r9, r9, sl, lsl #8
   36f64:	add	r9, r9, fp
   36f68:	cmp	r2, r9
   36f6c:	movwcc	r0, #57418	; 0xe04a
   36f70:	bcc	36ef8 <fputs@plt+0x25e08>
   36f74:	ldrb	sl, [r4, fp]
   36f78:	sub	r3, r3, r8
   36f7c:	sub	r2, r9, r5
   36f80:	uxtb	r3, r3
   36f84:	uxth	r2, r2
   36f88:	ldrb	fp, [lr, #1]
   36f8c:	orr	fp, fp, sl, lsl #8
   36f90:	b	36e88 <fputs@plt+0x25d98>
   36f94:	movw	r0, #57402	; 0xe03a
   36f98:	b	36ef8 <fputs@plt+0x25e08>
   36f9c:	cmp	r1, ip
   36fa0:	bne	36ef4 <fputs@plt+0x25e04>
   36fa4:	lsr	r2, fp, #8
   36fa8:	add	r0, r4, r0
   36fac:	lsr	r3, r9, #8
   36fb0:	strb	r2, [r0, #1]
   36fb4:	strb	fp, [r0, #2]
   36fb8:	strb	r3, [r4, r8]
   36fbc:	strb	r9, [r4, lr]
   36fc0:	b	36e1c <fputs@plt+0x25d2c>
   36fc4:	movw	r0, #57405	; 0xe03d
   36fc8:	b	36ef8 <fputs@plt+0x25e08>
   36fcc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   36fd0:	mov	r4, r1
   36fd4:	strd	r6, [sp, #8]
   36fd8:	strd	sl, [sp, #24]
   36fdc:	add	fp, r1, r2
   36fe0:	cmp	r1, fp
   36fe4:	ldr	r1, [r0, #52]	; 0x34
   36fe8:	strd	r8, [sp, #16]
   36fec:	str	lr, [sp, #32]
   36ff0:	sub	sp, sp, #20
   36ff4:	ldrb	r8, [r0, #5]
   36ff8:	str	r0, [sp, #8]
   36ffc:	ldrb	r2, [r0, #6]
   37000:	ldr	r7, [r1, #36]	; 0x24
   37004:	add	r8, r8, #8
   37008:	ldr	r1, [r0, #56]	; 0x38
   3700c:	add	r8, r8, r2
   37010:	add	r8, r1, r8
   37014:	add	r7, r1, r7
   37018:	str	r1, [sp, #4]
   3701c:	bge	3710c <fputs@plt+0x2601c>
   37020:	mov	sl, #0
   37024:	mov	r1, r3
   37028:	mov	r2, sl
   3702c:	mov	r3, fp
   37030:	mov	ip, sl
   37034:	mov	fp, r1
   37038:	b	3707c <fputs@plt+0x25f8c>
   3703c:	ldr	r1, [sp, #4]
   37040:	cmp	ip, #0
   37044:	uxth	r2, r2
   37048:	ldr	r0, [sp, #8]
   3704c:	sub	r1, ip, r1
   37050:	uxth	r1, r1
   37054:	beq	37064 <fputs@plt+0x25f74>
   37058:	str	r3, [sp, #12]
   3705c:	bl	36d70 <fputs@plt+0x25c80>
   37060:	ldr	r3, [sp, #12]
   37064:	cmp	r7, r9
   37068:	bcc	3710c <fputs@plt+0x2601c>
   3706c:	mov	r2, r6
   37070:	mov	ip, r5
   37074:	cmp	r3, r4
   37078:	beq	370cc <fputs@plt+0x25fdc>
   3707c:	ldr	r1, [fp]
   37080:	lsl	r0, r4, #1
   37084:	ldr	r5, [r1, r4, lsl #2]
   37088:	add	r4, r4, #1
   3708c:	cmp	r5, r8
   37090:	movcs	r1, #1
   37094:	movcc	r1, #0
   37098:	cmp	r5, r7
   3709c:	movcs	r1, #0
   370a0:	cmp	r1, #0
   370a4:	beq	37074 <fputs@plt+0x25f84>
   370a8:	ldr	r1, [sp, #56]	; 0x38
   370ac:	add	sl, sl, #1
   370b0:	ldr	r1, [r1]
   370b4:	ldrh	r6, [r1, r0]
   370b8:	add	r9, r5, r6
   370bc:	cmp	r9, ip
   370c0:	bne	3703c <fputs@plt+0x25f4c>
   370c4:	add	r6, r6, r2
   370c8:	b	3706c <fputs@plt+0x25f7c>
   370cc:	cmp	ip, #0
   370d0:	beq	370ec <fputs@plt+0x25ffc>
   370d4:	ldr	r3, [sp, #4]
   370d8:	uxth	r2, r2
   370dc:	ldr	r0, [sp, #8]
   370e0:	sub	r1, ip, r3
   370e4:	uxth	r1, r1
   370e8:	bl	36d70 <fputs@plt+0x25c80>
   370ec:	mov	r0, sl
   370f0:	add	sp, sp, #20
   370f4:	ldrd	r4, [sp]
   370f8:	ldrd	r6, [sp, #8]
   370fc:	ldrd	r8, [sp, #16]
   37100:	ldrd	sl, [sp, #24]
   37104:	add	sp, sp, #32
   37108:	pop	{pc}		; (ldr pc, [sp], #4)
   3710c:	mov	sl, #0
   37110:	b	370ec <fputs@plt+0x25ffc>
   37114:	strd	r4, [sp, #-36]!	; 0xffffffdc
   37118:	ldr	r5, [r0, #64]	; 0x40
   3711c:	strd	r6, [sp, #8]
   37120:	strd	r8, [sp, #16]
   37124:	mov	r8, r1
   37128:	strd	sl, [sp, #24]
   3712c:	mov	fp, r3
   37130:	str	lr, [sp, #32]
   37134:	sub	sp, sp, #4
   37138:	ldrb	r7, [r0, #5]
   3713c:	add	r5, r5, r1, lsl #1
   37140:	ldr	r6, [r0, #56]	; 0x38
   37144:	ldrh	r1, [r5]
   37148:	add	sl, r7, #5
   3714c:	add	r9, r7, #6
   37150:	ldrb	ip, [r6, sl]
   37154:	ldrb	r3, [r6, r9]
   37158:	rev16	r1, r1
   3715c:	uxth	r1, r1
   37160:	orr	r3, r3, ip, lsl #8
   37164:	cmp	r1, r3
   37168:	bcc	37184 <fputs@plt+0x26094>
   3716c:	ldr	ip, [r0, #52]	; 0x34
   37170:	add	r3, r2, r1
   37174:	mov	r4, r0
   37178:	ldr	ip, [ip, #36]	; 0x24
   3717c:	cmp	r3, ip
   37180:	bls	371ac <fputs@plt+0x260bc>
   37184:	movw	r0, #62080	; 0xf280
   37188:	bl	36834 <fputs@plt+0x25744>
   3718c:	str	r0, [fp]
   37190:	add	sp, sp, #4
   37194:	ldrd	r4, [sp]
   37198:	ldrd	r6, [sp, #8]
   3719c:	ldrd	r8, [sp, #16]
   371a0:	ldrd	sl, [sp, #24]
   371a4:	add	sp, sp, #32
   371a8:	pop	{pc}		; (ldr pc, [sp], #4)
   371ac:	uxth	r2, r2
   371b0:	bl	36d70 <fputs@plt+0x25c80>
   371b4:	cmp	r0, #0
   371b8:	strne	r0, [fp]
   371bc:	bne	37190 <fputs@plt+0x260a0>
   371c0:	ldrh	r2, [r4, #18]
   371c4:	sub	r2, r2, #1
   371c8:	uxth	r2, r2
   371cc:	cmp	r2, #0
   371d0:	strh	r2, [r4, #18]
   371d4:	bne	37228 <fputs@plt+0x26138>
   371d8:	add	r3, r7, #1
   371dc:	add	r7, r6, r7
   371e0:	str	r2, [r6, r3]
   371e4:	strb	r2, [r7, #7]
   371e8:	ldr	r3, [r4, #52]	; 0x34
   371ec:	ldr	r3, [r3, #36]	; 0x24
   371f0:	lsr	r3, r3, #8
   371f4:	strb	r3, [r6, sl]
   371f8:	ldr	r3, [r4, #52]	; 0x34
   371fc:	ldr	r3, [r3, #36]	; 0x24
   37200:	strb	r3, [r6, r9]
   37204:	ldr	r3, [r4, #52]	; 0x34
   37208:	ldrb	r1, [r4, #5]
   3720c:	ldrb	r2, [r4, #6]
   37210:	ldr	r3, [r3, #36]	; 0x24
   37214:	sub	r3, r3, r1
   37218:	sub	r3, r3, #8
   3721c:	sub	r3, r3, r2
   37220:	strh	r3, [r4, #16]
   37224:	b	37190 <fputs@plt+0x260a0>
   37228:	sub	r2, r2, r8
   3722c:	add	r1, r5, #2
   37230:	lsl	r2, r2, #1
   37234:	mov	r0, r5
   37238:	add	r6, r6, r7
   3723c:	bl	11030 <memmove@plt>
   37240:	ldrh	r3, [r4, #18]
   37244:	lsr	r3, r3, #8
   37248:	strb	r3, [r6, #3]
   3724c:	ldrh	r3, [r4, #18]
   37250:	strb	r3, [r6, #4]
   37254:	ldrh	r3, [r4, #16]
   37258:	add	r3, r3, #2
   3725c:	strh	r3, [r4, #16]
   37260:	b	37190 <fputs@plt+0x260a0>
   37264:	strd	r4, [sp, #-36]!	; 0xffffffdc
   37268:	ldr	ip, [r0, #56]	; 0x38
   3726c:	strd	r6, [sp, #8]
   37270:	mov	r6, r2
   37274:	strd	r8, [sp, #16]
   37278:	strd	sl, [sp, #24]
   3727c:	str	lr, [sp, #32]
   37280:	sub	sp, sp, #4
   37284:	ldrb	r7, [r0, #5]
   37288:	ldr	lr, [r0, #52]	; 0x34
   3728c:	add	r4, r7, #1
   37290:	add	r3, ip, r7
   37294:	ldrb	r2, [ip, r4]
   37298:	ldrb	r3, [r3, #2]
   3729c:	ldr	r8, [lr, #36]	; 0x24
   372a0:	orr	r3, r3, r2, lsl #8
   372a4:	sub	r5, r8, #3
   372a8:	b	372e0 <fputs@plt+0x261f0>
   372ac:	cmp	sl, r3
   372b0:	add	sl, ip, r9
   372b4:	bge	372fc <fputs@plt+0x2620c>
   372b8:	ldrb	r9, [ip, r9]
   372bc:	ldrb	lr, [ip, lr]
   372c0:	orr	lr, r9, lr, lsl #8
   372c4:	subs	r9, lr, r1
   372c8:	bpl	3732c <fputs@plt+0x2623c>
   372cc:	ldrb	r2, [fp, r3]!
   372d0:	mov	r4, r3
   372d4:	ldrb	r3, [fp, #1]
   372d8:	orrs	r3, r3, r2, lsl #8
   372dc:	beq	3730c <fputs@plt+0x2621c>
   372e0:	add	lr, r3, #2
   372e4:	cmp	r5, r3
   372e8:	mov	fp, ip
   372ec:	add	r9, r3, #3
   372f0:	add	sl, r4, #3
   372f4:	add	r2, ip, lr
   372f8:	bgt	372ac <fputs@plt+0x261bc>
   372fc:	movw	r0, #57230	; 0xdf8e
   37300:	bl	36834 <fputs@plt+0x25744>
   37304:	mov	r3, #0
   37308:	str	r0, [r6]
   3730c:	mov	r0, r3
   37310:	add	sp, sp, #4
   37314:	ldrd	r4, [sp]
   37318:	ldrd	r6, [sp, #8]
   3731c:	ldrd	r8, [sp, #16]
   37320:	ldrd	sl, [sp, #24]
   37324:	add	sp, sp, #32
   37328:	pop	{pc}		; (ldr pc, [sp], #4)
   3732c:	ldrh	r5, [r0, #18]
   37330:	ldrh	r1, [r0, #14]
   37334:	add	r1, r1, r5, lsl #1
   37338:	cmp	r1, r3
   3733c:	bgt	37388 <fputs@plt+0x26298>
   37340:	add	lr, r3, lr
   37344:	cmp	lr, r8
   37348:	bgt	37388 <fputs@plt+0x26298>
   3734c:	cmp	r9, #3
   37350:	bgt	3739c <fputs@plt+0x262ac>
   37354:	add	r7, r7, #7
   37358:	ldrb	r2, [ip, r7]
   3735c:	cmp	r2, #57	; 0x39
   37360:	movhi	r3, #0
   37364:	bhi	3730c <fputs@plt+0x2621c>
   37368:	ldrh	r2, [ip, r3]
   3736c:	strh	r2, [ip, r4]
   37370:	ldrb	r2, [ip, r7]
   37374:	add	r2, r2, r9
   37378:	strb	r2, [ip, r7]
   3737c:	add	r3, r3, r9
   37380:	add	r3, ip, r3
   37384:	b	3730c <fputs@plt+0x2621c>
   37388:	movw	r0, #57241	; 0xdf99
   3738c:	bl	36834 <fputs@plt+0x25744>
   37390:	mov	r3, #0
   37394:	str	r0, [r6]
   37398:	b	3730c <fputs@plt+0x2621c>
   3739c:	asr	r1, r9, #8
   373a0:	strb	r1, [r2]
   373a4:	strb	r9, [sl]
   373a8:	b	3737c <fputs@plt+0x2628c>
   373ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   373b0:	strd	r6, [sp, #8]
   373b4:	mov	r7, r3
   373b8:	strd	r8, [sp, #16]
   373bc:	strd	sl, [sp, #24]
   373c0:	str	lr, [sp, #32]
   373c4:	sub	sp, sp, #28
   373c8:	ldr	r4, [sp, #64]	; 0x40
   373cc:	str	r1, [sp, #8]
   373d0:	ldr	r3, [sp, #68]	; 0x44
   373d4:	str	r2, [sp, #12]
   373d8:	ldr	r9, [r2]
   373dc:	ldr	r8, [r0, #56]	; 0x38
   373e0:	add	r3, r4, r3
   373e4:	cmp	r4, r3
   373e8:	ldr	sl, [sp, #72]	; 0x48
   373ec:	str	r3, [sp, #4]
   373f0:	bge	374a8 <fputs@plt+0x263b8>
   373f4:	mov	fp, r0
   373f8:	add	r7, r7, #2
   373fc:	add	r6, sp, #20
   37400:	b	37450 <fputs@plt+0x26360>
   37404:	ldr	r3, [sp, #8]
   37408:	sub	r9, r9, r5
   3740c:	cmp	r9, r3
   37410:	mov	r3, r9
   37414:	bcc	374d0 <fputs@plt+0x263e0>
   37418:	ldr	r1, [sl, #8]
   3741c:	mov	r2, r5
   37420:	mov	r0, r3
   37424:	add	r7, r7, #2
   37428:	ldr	r1, [r1, r4, lsl #2]
   3742c:	add	r4, r4, #1
   37430:	bl	11030 <memmove@plt>
   37434:	ldr	r2, [sp, #4]
   37438:	sub	r3, r0, r8
   3743c:	strb	r3, [r7, #-3]
   37440:	cmp	r2, r4
   37444:	asr	r2, r3, #8
   37448:	strb	r2, [r7, #-4]
   3744c:	beq	374a8 <fputs@plt+0x263b8>
   37450:	ldr	r2, [sl, #12]
   37454:	lsl	r3, r4, #1
   37458:	mov	r1, r4
   3745c:	mov	r0, sl
   37460:	ldrh	r5, [r2, r3]
   37464:	cmp	r5, #0
   37468:	bne	37474 <fputs@plt+0x26384>
   3746c:	bl	15ccc <fputs@plt+0x4bdc>
   37470:	mov	r5, r0
   37474:	ldrb	r3, [r8, #1]
   37478:	mov	r2, r6
   3747c:	mov	r1, r5
   37480:	mov	r0, fp
   37484:	cmp	r3, #0
   37488:	bne	37498 <fputs@plt+0x263a8>
   3748c:	ldrb	r3, [r8, #2]
   37490:	cmp	r3, #0
   37494:	beq	37404 <fputs@plt+0x26314>
   37498:	bl	37264 <fputs@plt+0x26174>
   3749c:	subs	r3, r0, #0
   374a0:	bne	37418 <fputs@plt+0x26328>
   374a4:	b	37404 <fputs@plt+0x26314>
   374a8:	ldr	r3, [sp, #12]
   374ac:	mov	r0, #0
   374b0:	str	r9, [r3]
   374b4:	add	sp, sp, #28
   374b8:	ldrd	r4, [sp]
   374bc:	ldrd	r6, [sp, #8]
   374c0:	ldrd	r8, [sp, #16]
   374c4:	ldrd	sl, [sp, #24]
   374c8:	add	sp, sp, #32
   374cc:	pop	{pc}		; (ldr pc, [sp], #4)
   374d0:	mov	r0, #1
   374d4:	b	374b4 <fputs@plt+0x263c4>
   374d8:	ldrh	r1, [r0, #18]
   374dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   374e0:	ldr	r2, [r0, #52]	; 0x34
   374e4:	cmp	r1, #0
   374e8:	ldr	r3, [r2, #36]	; 0x24
   374ec:	lsl	r2, r1, #1
   374f0:	strd	r6, [sp, #8]
   374f4:	ldrh	r6, [r0, #14]
   374f8:	strd	r8, [sp, #16]
   374fc:	strd	sl, [sp, #24]
   37500:	mov	fp, r0
   37504:	str	lr, [sp, #32]
   37508:	sub	sp, sp, #52	; 0x34
   3750c:	ldrb	r1, [r0, #5]
   37510:	str	r3, [sp, #20]
   37514:	sub	r3, r3, #4
   37518:	str	r3, [sp, #24]
   3751c:	str	r1, [sp, #44]	; 0x2c
   37520:	add	r1, r2, r6
   37524:	str	r1, [sp, #4]
   37528:	ldr	r1, [r0, #56]	; 0x38
   3752c:	str	r1, [sp, #16]
   37530:	beq	376c8 <fputs@plt+0x265d8>
   37534:	ldr	r3, [sp, #16]
   37538:	ldr	r1, [sp, #24]
   3753c:	add	r8, r3, r6
   37540:	ldrh	r4, [r8]
   37544:	rev16	r4, r4
   37548:	uxth	r4, r4
   3754c:	cmp	r1, r4
   37550:	add	r1, r2, r6
   37554:	movge	sl, #0
   37558:	movlt	sl, #1
   3755c:	cmp	r1, r4
   37560:	orrgt	sl, sl, #1
   37564:	cmp	sl, #0
   37568:	bne	37750 <fputs@plt+0x26660>
   3756c:	add	r2, r2, r8
   37570:	ldr	r1, [sp, #44]	; 0x2c
   37574:	add	r6, r6, #2
   37578:	add	r6, r3, r6
   3757c:	str	r3, [sp, #8]
   37580:	str	sl, [sp, #12]
   37584:	str	r2, [sp, #28]
   37588:	ldr	r2, [sp, #20]
   3758c:	add	r3, r3, r1
   37590:	str	r3, [sp, #40]	; 0x28
   37594:	mov	r9, r2
   37598:	b	375f0 <fputs@plt+0x26500>
   3759c:	ldr	r3, [sp, #16]
   375a0:	mov	r2, r7
   375a4:	mov	r1, sl
   375a8:	add	r0, r3, r5
   375ac:	bl	10f58 <memcpy@plt>
   375b0:	ldr	r3, [sp, #28]
   375b4:	mov	r9, r5
   375b8:	cmp	r3, r6
   375bc:	beq	376e0 <fputs@plt+0x265f0>
   375c0:	ldrh	r4, [r6], #2
   375c4:	ldr	r2, [sp, #4]
   375c8:	ldr	r3, [sp, #24]
   375cc:	rev16	r4, r4
   375d0:	uxth	r4, r4
   375d4:	cmp	r3, r4
   375d8:	movge	r3, #0
   375dc:	movlt	r3, #1
   375e0:	cmp	r2, r4
   375e4:	orrgt	r3, r3, #1
   375e8:	cmp	r3, #0
   375ec:	bne	37750 <fputs@plt+0x26660>
   375f0:	ldr	r3, [sp, #8]
   375f4:	mov	r0, fp
   375f8:	ldr	r5, [fp, #76]	; 0x4c
   375fc:	add	sl, r3, r4
   37600:	mov	r1, sl
   37604:	blx	r5
   37608:	sub	r5, r9, r0
   3760c:	mov	r7, r0
   37610:	ubfx	r3, r5, #8, #8
   37614:	add	r1, r0, r4
   37618:	str	r3, [sp, #32]
   3761c:	uxtb	r3, r5
   37620:	str	r3, [sp, #36]	; 0x24
   37624:	ldr	r3, [sp, #4]
   37628:	cmp	r3, r5
   3762c:	bgt	376a4 <fputs@plt+0x265b4>
   37630:	ldr	r3, [sp, #20]
   37634:	cmp	r1, r3
   37638:	bgt	376a4 <fputs@plt+0x265b4>
   3763c:	ldr	r3, [sp, #12]
   37640:	cmp	r3, #0
   37644:	uxtb	r3, r5
   37648:	strb	r3, [r8, #1]
   3764c:	ubfx	r3, r5, #8, #8
   37650:	strb	r3, [r8]
   37654:	mov	r8, r6
   37658:	bne	3759c <fputs@plt+0x264ac>
   3765c:	cmp	r5, r4
   37660:	beq	375b0 <fputs@plt+0x264c0>
   37664:	ldr	r2, [sp, #40]	; 0x28
   37668:	ldr	r3, [fp, #52]	; 0x34
   3766c:	ldrb	r1, [r2, #5]
   37670:	ldrb	r0, [r2, #6]
   37674:	ldr	r3, [r3]
   37678:	orr	r0, r0, r1, lsl #8
   3767c:	ldr	r1, [sp, #16]
   37680:	ldr	r3, [r3, #208]	; 0xd0
   37684:	sub	r2, r9, r0
   37688:	add	r1, r1, r0
   3768c:	add	r0, r3, r0
   37690:	add	sl, r3, r4
   37694:	str	r3, [sp, #8]
   37698:	str	r3, [sp, #12]
   3769c:	bl	10f58 <memcpy@plt>
   376a0:	b	3759c <fputs@plt+0x264ac>
   376a4:	movw	r0, #57173	; 0xdf55
   376a8:	add	sp, sp, #52	; 0x34
   376ac:	ldrd	r4, [sp]
   376b0:	ldrd	r6, [sp, #8]
   376b4:	ldrd	r8, [sp, #16]
   376b8:	ldrd	sl, [sp, #24]
   376bc:	ldr	lr, [sp, #32]
   376c0:	add	sp, sp, #36	; 0x24
   376c4:	b	36834 <fputs@plt+0x25744>
   376c8:	ldr	r3, [sp, #20]
   376cc:	ubfx	r2, r3, #8, #8
   376d0:	mov	r5, r3
   376d4:	str	r2, [sp, #32]
   376d8:	uxtb	r2, r3
   376dc:	str	r2, [sp, #36]	; 0x24
   376e0:	ldr	r3, [sp, #16]
   376e4:	mov	r4, #0
   376e8:	mov	r1, r4
   376ec:	ldr	r2, [sp, #44]	; 0x2c
   376f0:	add	ip, r3, r2
   376f4:	ldr	r2, [sp, #4]
   376f8:	strb	r4, [ip, #1]
   376fc:	strb	r4, [ip, #2]
   37700:	strb	r4, [ip, #7]
   37704:	add	r0, r3, r2
   37708:	ldr	r3, [sp, #32]
   3770c:	sub	r5, r5, r2
   37710:	mov	r2, r5
   37714:	strb	r3, [ip, #5]
   37718:	ldr	r3, [sp, #36]	; 0x24
   3771c:	strb	r3, [ip, #6]
   37720:	bl	10ebc <memset@plt>
   37724:	ldrh	r3, [fp, #16]
   37728:	cmp	r5, r3
   3772c:	bne	37758 <fputs@plt+0x26668>
   37730:	mov	r0, r4
   37734:	add	sp, sp, #52	; 0x34
   37738:	ldrd	r4, [sp]
   3773c:	ldrd	r6, [sp, #8]
   37740:	ldrd	r8, [sp, #16]
   37744:	ldrd	sl, [sp, #24]
   37748:	add	sp, sp, #32
   3774c:	pop	{pc}		; (ldr pc, [sp], #4)
   37750:	movw	r0, #57167	; 0xdf4f
   37754:	b	376a8 <fputs@plt+0x265b8>
   37758:	movw	r0, #57197	; 0xdf6d
   3775c:	b	376a8 <fputs@plt+0x265b8>
   37760:	strd	r4, [sp, #-36]!	; 0xffffffdc
   37764:	mov	r5, r3
   37768:	strd	r6, [sp, #8]
   3776c:	strd	r8, [sp, #16]
   37770:	mov	r9, r2
   37774:	strd	sl, [sp, #24]
   37778:	mov	sl, r1
   3777c:	str	lr, [sp, #32]
   37780:	sub	sp, sp, #36	; 0x24
   37784:	ldrb	r3, [r0, #5]
   37788:	ldr	r8, [r0, #56]	; 0x38
   3778c:	ldr	r7, [r0, #64]	; 0x40
   37790:	strd	r0, [sp, #16]
   37794:	add	lr, r3, #6
   37798:	ldr	r1, [r0, #52]	; 0x34
   3779c:	add	r0, r3, #5
   377a0:	str	r3, [sp, #12]
   377a4:	ldrb	r3, [r8, r0]
   377a8:	str	r0, [sp, #24]
   377ac:	ldrb	r0, [r8, lr]
   377b0:	str	lr, [sp, #28]
   377b4:	ldr	r2, [r1]
   377b8:	ldr	r4, [r1, #36]	; 0x24
   377bc:	orr	r0, r0, r3, lsl #8
   377c0:	ldr	lr, [r2, #208]	; 0xd0
   377c4:	add	r1, r8, r0
   377c8:	sub	r2, r4, r0
   377cc:	add	r6, r8, r4
   377d0:	add	r0, lr, r0
   377d4:	str	lr, [sp, #8]
   377d8:	bl	10f58 <memcpy@plt>
   377dc:	cmp	sl, #0
   377e0:	ble	37890 <fputs@plt+0x267a0>
   377e4:	add	r3, r5, sl, lsl #1
   377e8:	add	r7, r7, #2
   377ec:	sub	r9, r9, #4
   377f0:	mov	sl, r6
   377f4:	str	r3, [sp, #4]
   377f8:	b	37814 <fputs@plt+0x26724>
   377fc:	ldrh	r2, [r2]
   37800:	add	r7, r7, #2
   37804:	bl	10f58 <memcpy@plt>
   37808:	ldr	r3, [sp, #4]
   3780c:	cmp	r3, r5
   37810:	beq	37898 <fputs@plt+0x267a8>
   37814:	ldr	r1, [r9, #4]!
   37818:	mov	r2, r5
   3781c:	add	r5, r5, #2
   37820:	cmp	r1, r8
   37824:	sub	r0, r1, r8
   37828:	movcs	r3, #1
   3782c:	movcc	r3, #0
   37830:	cmp	r1, sl
   37834:	movcs	r3, #0
   37838:	cmp	r3, #0
   3783c:	ldrne	r3, [sp, #8]
   37840:	addne	r1, r3, r0
   37844:	ldrh	r3, [r5, #-2]
   37848:	sub	r6, r6, r3
   3784c:	sub	r4, r6, r8
   37850:	cmp	r6, r7
   37854:	ubfx	fp, r4, #8, #8
   37858:	uxtb	r4, r4
   3785c:	mov	r0, r6
   37860:	strb	fp, [r7, #-2]
   37864:	strb	r4, [r7, #-1]
   37868:	bcs	377fc <fputs@plt+0x2670c>
   3786c:	movw	r0, #62287	; 0xf34f
   37870:	add	sp, sp, #36	; 0x24
   37874:	ldrd	r4, [sp]
   37878:	ldrd	r6, [sp, #8]
   3787c:	ldrd	r8, [sp, #16]
   37880:	ldrd	sl, [sp, #24]
   37884:	ldr	lr, [sp, #32]
   37888:	add	sp, sp, #36	; 0x24
   3788c:	b	36834 <fputs@plt+0x25744>
   37890:	ubfx	fp, r4, #8, #8
   37894:	uxtb	r4, r4
   37898:	ldr	r3, [sp, #12]
   3789c:	mov	r1, #0
   378a0:	ldr	r0, [sp, #20]
   378a4:	add	r2, r8, r3
   378a8:	ldr	r3, [sp, #16]
   378ac:	strb	r1, [r3, #1]
   378b0:	strh	r0, [r3, #18]
   378b4:	mov	r0, r1
   378b8:	strb	r1, [r2, #1]
   378bc:	strb	r1, [r2, #2]
   378c0:	ldrh	ip, [r3, #18]
   378c4:	lsr	ip, ip, #8
   378c8:	strb	ip, [r2, #3]
   378cc:	ldrh	ip, [r3, #18]
   378d0:	ldr	r3, [sp, #24]
   378d4:	strb	ip, [r2, #4]
   378d8:	strb	fp, [r8, r3]
   378dc:	ldr	r3, [sp, #28]
   378e0:	strb	r4, [r8, r3]
   378e4:	strb	r1, [r2, #7]
   378e8:	add	sp, sp, #36	; 0x24
   378ec:	ldrd	r4, [sp]
   378f0:	ldrd	r6, [sp, #8]
   378f4:	ldrd	r8, [sp, #16]
   378f8:	ldrd	sl, [sp, #24]
   378fc:	add	sp, sp, #32
   37900:	pop	{pc}		; (ldr pc, [sp], #4)
   37904:	strd	r4, [sp, #-36]!	; 0xffffffdc
   37908:	subs	r5, r3, #0
   3790c:	ldr	r3, [r2]
   37910:	strd	r6, [sp, #8]
   37914:	strd	r8, [sp, #16]
   37918:	mov	r9, r1
   3791c:	strd	sl, [sp, #24]
   37920:	mov	sl, r2
   37924:	mov	fp, r0
   37928:	str	lr, [sp, #32]
   3792c:	vpush	{d8-d9}
   37930:	sub	sp, sp, #68	; 0x44
   37934:	ldr	r8, [r2, #4]
   37938:	str	r3, [sp, #8]
   3793c:	beq	37974 <fputs@plt+0x26884>
   37940:	ldrb	r2, [r1, #1]
   37944:	tst	r2, #128	; 0x80
   37948:	bne	37b4c <fputs@plt+0x26a5c>
   3794c:	ldrb	r7, [r1]
   37950:	mov	r6, #2
   37954:	str	r7, [sp, #16]
   37958:	ldr	r3, [pc, #1048]	; 37d78 <fputs@plt+0x26c88>
   3795c:	add	r3, pc, r3
   37960:	add	r2, r3, r2
   37964:	ldrb	r3, [r2, #2836]	; 0xb14
   37968:	add	r7, r7, r3
   3796c:	add	r8, r8, #40	; 0x28
   37970:	b	37990 <fputs@plt+0x268a0>
   37974:	ldrb	r7, [r1]
   37978:	tst	r7, #128	; 0x80
   3797c:	bne	37df8 <fputs@plt+0x26d08>
   37980:	cmp	fp, r7
   37984:	mov	r6, #1
   37988:	str	r7, [sp, #16]
   3798c:	bcc	37e14 <fputs@plt+0x26d24>
   37990:	ldr	r3, [pc, #996]	; 37d7c <fputs@plt+0x26c8c>
   37994:	str	r5, [sp]
   37998:	vldr	d8, [pc, #968]	; 37d68 <fputs@plt+0x26c78>
   3799c:	vldr	d9, [pc, #972]	; 37d70 <fputs@plt+0x26c80>
   379a0:	add	r3, pc, r3
   379a4:	str	r3, [sp, #4]
   379a8:	ldrh	r3, [r8, #8]
   379ac:	add	r0, r9, r6
   379b0:	ldrb	r1, [r9, r6]
   379b4:	tst	r3, #4
   379b8:	beq	37b7c <fputs@plt+0x26a8c>
   379bc:	cmp	r1, #9
   379c0:	mov	ip, r1
   379c4:	str	r1, [sp, #20]
   379c8:	bhi	37da8 <fputs@plt+0x26cb8>
   379cc:	cmp	r1, #0
   379d0:	beq	37db4 <fputs@plt+0x26cc4>
   379d4:	cmp	r1, #7
   379d8:	add	r0, r9, r7
   379dc:	beq	37d80 <fputs@plt+0x26c90>
   379e0:	cmp	r1, #6
   379e4:	addls	pc, pc, r1, lsl #2
   379e8:	b	37e84 <fputs@plt+0x26d94>
   379ec:	b	37b38 <fputs@plt+0x26a48>
   379f0:	b	37b38 <fputs@plt+0x26a48>
   379f4:	b	37b1c <fputs@plt+0x26a2c>
   379f8:	b	37af8 <fputs@plt+0x26a08>
   379fc:	b	37ae0 <fputs@plt+0x269f0>
   37a00:	b	37abc <fputs@plt+0x269cc>
   37a04:	b	37a08 <fputs@plt+0x26918>
   37a08:	ldr	r1, [r0]
   37a0c:	ldr	r0, [r0, #4]
   37a10:	rev	r3, r0
   37a14:	mov	r4, r3
   37a18:	rev	r3, r1
   37a1c:	mov	r5, r3
   37a20:	ldrd	r0, [r8]
   37a24:	mov	r3, r5
   37a28:	cmp	r4, r0
   37a2c:	sbcs	r3, r3, r1
   37a30:	blt	37db4 <fputs@plt+0x26cc4>
   37a34:	mov	r3, r5
   37a38:	cmp	r0, r4
   37a3c:	sbcs	r3, r1, r3
   37a40:	blt	37da8 <fputs@plt+0x26cb8>
   37a44:	ldr	r3, [sp]
   37a48:	add	r5, r3, #1
   37a4c:	ldr	r3, [sp, #4]
   37a50:	add	r3, r3, ip
   37a54:	mov	ip, #1
   37a58:	ldrb	r3, [r3, #2836]	; 0xb14
   37a5c:	add	r7, r7, r3
   37a60:	ldr	r3, [sp, #16]
   37a64:	add	r6, r6, ip
   37a68:	cmp	r3, r6
   37a6c:	bls	37a8c <fputs@plt+0x2699c>
   37a70:	ldrh	r3, [sl, #8]
   37a74:	cmp	r3, r5
   37a78:	ble	37a8c <fputs@plt+0x2699c>
   37a7c:	cmp	fp, r7
   37a80:	add	r8, r8, #40	; 0x28
   37a84:	str	r5, [sp]
   37a88:	bcs	379a8 <fputs@plt+0x268b8>
   37a8c:	ldrsb	lr, [sl, #10]
   37a90:	mov	r3, #1
   37a94:	strb	r3, [sl, #14]
   37a98:	mov	r0, lr
   37a9c:	add	sp, sp, #68	; 0x44
   37aa0:	vpop	{d8-d9}
   37aa4:	ldrd	r4, [sp]
   37aa8:	ldrd	r6, [sp, #8]
   37aac:	ldrd	r8, [sp, #16]
   37ab0:	ldrd	sl, [sp, #24]
   37ab4:	add	sp, sp, #32
   37ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   37abc:	ldrsb	r4, [r0]
   37ac0:	mov	r2, #0
   37ac4:	ldrb	lr, [r0, #1]
   37ac8:	ldr	r1, [r0, #2]
   37acc:	orr	r3, lr, r4, lsl #8
   37ad0:	rev	r1, r1
   37ad4:	adds	r4, r2, r1
   37ad8:	adc	r5, r3, #0
   37adc:	b	37a20 <fputs@plt+0x26930>
   37ae0:	ldr	r2, [r0]
   37ae4:	rev	r2, r2
   37ae8:	asr	r1, r2, #31
   37aec:	mov	r4, r2
   37af0:	mov	r5, r1
   37af4:	b	37a20 <fputs@plt+0x26930>
   37af8:	ldrh	r3, [r0, #1]
   37afc:	ldrsb	r1, [r0]
   37b00:	rev16	r2, r3
   37b04:	uxth	r2, r2
   37b08:	orr	r2, r2, r1, lsl #16
   37b0c:	asr	r1, r2, #31
   37b10:	mov	r4, r2
   37b14:	mov	r5, r1
   37b18:	b	37a20 <fputs@plt+0x26930>
   37b1c:	ldrsb	r3, [r0]
   37b20:	ldrb	r2, [r0, #1]
   37b24:	orr	r2, r2, r3, lsl #8
   37b28:	asr	r1, r2, #31
   37b2c:	mov	r4, r2
   37b30:	mov	r5, r1
   37b34:	b	37a20 <fputs@plt+0x26930>
   37b38:	ldrsb	r2, [r0]
   37b3c:	asr	r3, r2, #31
   37b40:	mov	r4, r2
   37b44:	mov	r5, r3
   37b48:	b	37a20 <fputs@plt+0x26930>
   37b4c:	add	r1, sp, #24
   37b50:	add	r0, r9, #1
   37b54:	bl	1a298 <fputs@plt+0x91a8>
   37b58:	ldr	r2, [sp, #24]
   37b5c:	add	r6, r0, #1
   37b60:	ldrb	r7, [r9]
   37b64:	cmp	r2, #127	; 0x7f
   37b68:	str	r7, [sp, #16]
   37b6c:	bls	37958 <fputs@plt+0x26868>
   37b70:	sub	r2, r2, #12
   37b74:	lsr	r3, r2, #1
   37b78:	b	37968 <fputs@plt+0x26878>
   37b7c:	tst	r3, #8
   37b80:	beq	37c28 <fputs@plt+0x26b38>
   37b84:	cmp	r1, #9
   37b88:	str	r1, [sp, #20]
   37b8c:	bhi	37da8 <fputs@plt+0x26cb8>
   37b90:	cmp	r1, #0
   37b94:	beq	37db4 <fputs@plt+0x26cc4>
   37b98:	add	r2, sp, #24
   37b9c:	add	r0, r9, r7
   37ba0:	bl	18454 <fputs@plt+0x7364>
   37ba4:	ldr	ip, [sp, #20]
   37ba8:	cmp	ip, #7
   37bac:	beq	37dc0 <fputs@plt+0x26cd0>
   37bb0:	vldr	d0, [r8]
   37bb4:	vcmpe.f64	d0, d8
   37bb8:	vmrs	APSR_nzcv, fpscr
   37bbc:	bmi	37da8 <fputs@plt+0x26cb8>
   37bc0:	vcmpe.f64	d0, d9
   37bc4:	vmrs	APSR_nzcv, fpscr
   37bc8:	bgt	37db4 <fputs@plt+0x26cc4>
   37bcc:	ldrd	r0, [sp, #24]
   37bd0:	bl	1bcec <fputs@plt+0xabfc>
   37bd4:	cmp	r0, #0
   37bd8:	bne	37d10 <fputs@plt+0x26c20>
   37bdc:	ldr	r3, [sp]
   37be0:	ldr	ip, [sp, #20]
   37be4:	add	r5, r3, #1
   37be8:	cmp	ip, #127	; 0x7f
   37bec:	bls	37a4c <fputs@plt+0x2695c>
   37bf0:	sub	r1, ip, #12
   37bf4:	lsr	r2, ip, #7
   37bf8:	mov	ip, #1
   37bfc:	add	r7, r7, r1, lsr ip
   37c00:	mov	r3, r0
   37c04:	lsr	r1, r2, #7
   37c08:	add	ip, ip, #1
   37c0c:	lsr	r0, r3, #7
   37c10:	orr	r1, r1, r3, lsl #25
   37c14:	mov	r3, r0
   37c18:	mov	r2, r1
   37c1c:	orrs	r1, r2, r3
   37c20:	bne	37c04 <fputs@plt+0x26b14>
   37c24:	b	37a60 <fputs@plt+0x26970>
   37c28:	tst	r3, #2
   37c2c:	beq	37cb0 <fputs@plt+0x26bc0>
   37c30:	tst	r1, #128	; 0x80
   37c34:	streq	r1, [sp, #20]
   37c38:	bne	37e3c <fputs@plt+0x26d4c>
   37c3c:	cmp	r1, #11
   37c40:	bls	37db4 <fputs@plt+0x26cc4>
   37c44:	tst	r1, #1
   37c48:	beq	37da8 <fputs@plt+0x26cb8>
   37c4c:	sub	r1, r1, #12
   37c50:	lsr	r4, r1, #1
   37c54:	add	r3, r4, r7
   37c58:	cmp	r3, fp
   37c5c:	str	r4, [sp, #36]	; 0x24
   37c60:	bhi	37e4c <fputs@plt+0x26d5c>
   37c64:	ldr	r2, [sp]
   37c68:	add	ip, r9, r7
   37c6c:	ldr	r5, [sp, #8]
   37c70:	add	r3, r5, #20
   37c74:	ldr	r2, [r3, r2, lsl #2]
   37c78:	cmp	r2, #0
   37c7c:	beq	37d30 <fputs@plt+0x26c40>
   37c80:	ldrb	lr, [r5, #4]
   37c84:	mov	r4, #2
   37c88:	add	r3, sl, #11
   37c8c:	mov	r1, r8
   37c90:	add	r0, sp, #24
   37c94:	strb	lr, [sp, #34]	; 0x22
   37c98:	ldr	lr, [r5, #12]
   37c9c:	strh	r4, [sp, #32]
   37ca0:	str	ip, [sp, #40]	; 0x28
   37ca4:	str	lr, [sp, #56]	; 0x38
   37ca8:	bl	34dd0 <fputs@plt+0x23ce0>
   37cac:	b	37bd4 <fputs@plt+0x26ae4>
   37cb0:	tst	r3, #16
   37cb4:	beq	37ddc <fputs@plt+0x26cec>
   37cb8:	tst	r1, #128	; 0x80
   37cbc:	streq	r1, [sp, #20]
   37cc0:	bne	37e2c <fputs@plt+0x26d3c>
   37cc4:	cmp	r1, #11
   37cc8:	bls	37db4 <fputs@plt+0x26cc4>
   37ccc:	ands	r3, r1, #1
   37cd0:	bne	37db4 <fputs@plt+0x26cc4>
   37cd4:	sub	r1, r1, #12
   37cd8:	lsr	r4, r1, #1
   37cdc:	add	r2, r4, r7
   37ce0:	cmp	r2, fp
   37ce4:	bhi	37e64 <fputs@plt+0x26d74>
   37ce8:	ldr	r3, [r8, #12]
   37cec:	add	r0, r9, r7
   37cf0:	ldr	r1, [r8, #16]
   37cf4:	cmp	r3, r4
   37cf8:	str	r3, [sp, #12]
   37cfc:	movlt	r2, r3
   37d00:	movge	r2, r4
   37d04:	bl	10e20 <memcmp@plt>
   37d08:	cmp	r0, #0
   37d0c:	beq	37d58 <fputs@plt+0x26c68>
   37d10:	ldr	r5, [sp]
   37d14:	mov	lr, r0
   37d18:	ldr	r3, [sp, #8]
   37d1c:	ldr	r3, [r3, #16]
   37d20:	ldrb	r3, [r3, r5]
   37d24:	cmp	r3, #0
   37d28:	rsbne	lr, lr, #0
   37d2c:	b	37a98 <fputs@plt+0x269a8>
   37d30:	ldr	r3, [r8, #12]
   37d34:	mov	r0, ip
   37d38:	ldr	r1, [r8, #16]
   37d3c:	cmp	r4, r3
   37d40:	str	r3, [sp, #12]
   37d44:	movlt	r2, r4
   37d48:	movge	r2, r3
   37d4c:	bl	10e20 <memcmp@plt>
   37d50:	cmp	r0, #0
   37d54:	bne	37d10 <fputs@plt+0x26c20>
   37d58:	ldr	r3, [sp, #12]
   37d5c:	sub	r0, r4, r3
   37d60:	b	37bd4 <fputs@plt+0x26ae4>
   37d64:	nop	{0}
   37d68:	andeq	r0, r0, r0
   37d6c:	mvngt	r0, #0
   37d70:	andeq	r0, r0, r0
   37d74:	mvnmi	r0, #0
   37d78:	andeq	lr, r5, ip, lsl #3
   37d7c:	andeq	lr, r5, r8, asr #2
   37d80:	add	r2, sp, #24
   37d84:	bl	18454 <fputs@plt+0x7364>
   37d88:	vldr	d0, [sp, #24]
   37d8c:	ldrd	r0, [r8]
   37d90:	vcmpe.f64	d0, d8
   37d94:	vmrs	APSR_nzcv, fpscr
   37d98:	bmi	37db4 <fputs@plt+0x26cc4>
   37d9c:	vcmpe.f64	d0, d9
   37da0:	vmrs	APSR_nzcv, fpscr
   37da4:	ble	37dec <fputs@plt+0x26cfc>
   37da8:	mov	lr, #1
   37dac:	ldr	r5, [sp]
   37db0:	b	37d18 <fputs@plt+0x26c28>
   37db4:	mvn	lr, #0
   37db8:	ldr	r5, [sp]
   37dbc:	b	37d18 <fputs@plt+0x26c28>
   37dc0:	vldr	d7, [r8]
   37dc4:	vldr	d6, [sp, #24]
   37dc8:	vcmpe.f64	d6, d7
   37dcc:	vmrs	APSR_nzcv, fpscr
   37dd0:	bmi	37db4 <fputs@plt+0x26cc4>
   37dd4:	ble	37a44 <fputs@plt+0x26954>
   37dd8:	b	37da8 <fputs@plt+0x26cb8>
   37ddc:	adds	r0, r1, #0
   37de0:	str	r1, [sp, #20]
   37de4:	movne	r0, #1
   37de8:	b	37bd4 <fputs@plt+0x26ae4>
   37dec:	bl	1bcec <fputs@plt+0xabfc>
   37df0:	rsb	r0, r0, #0
   37df4:	b	37bd4 <fputs@plt+0x26ae4>
   37df8:	add	r1, sp, #16
   37dfc:	mov	r0, r9
   37e00:	bl	1a298 <fputs@plt+0x91a8>
   37e04:	ldr	r7, [sp, #16]
   37e08:	mov	r6, r0
   37e0c:	cmp	fp, r7
   37e10:	bcs	37990 <fputs@plt+0x268a0>
   37e14:	movw	r0, #6405	; 0x1905
   37e18:	movt	r0, #1
   37e1c:	bl	36834 <fputs@plt+0x25744>
   37e20:	mov	lr, #0
   37e24:	strb	r0, [sl, #11]
   37e28:	b	37a98 <fputs@plt+0x269a8>
   37e2c:	add	r1, sp, #20
   37e30:	bl	1a298 <fputs@plt+0x91a8>
   37e34:	ldr	r1, [sp, #20]
   37e38:	b	37cc4 <fputs@plt+0x26bd4>
   37e3c:	add	r1, sp, #20
   37e40:	bl	1a298 <fputs@plt+0x91a8>
   37e44:	ldr	r1, [sp, #20]
   37e48:	b	37c3c <fputs@plt+0x26b4c>
   37e4c:	movw	r0, #6480	; 0x1950
   37e50:	movt	r0, #1
   37e54:	bl	36834 <fputs@plt+0x25744>
   37e58:	mov	lr, #0
   37e5c:	strb	r0, [sl, #11]
   37e60:	b	37a98 <fputs@plt+0x269a8>
   37e64:	movw	r0, #6509	; 0x196d
   37e68:	movt	r0, #1
   37e6c:	str	r3, [sp]
   37e70:	bl	36834 <fputs@plt+0x25744>
   37e74:	ldr	r3, [sp]
   37e78:	strb	r0, [sl, #11]
   37e7c:	mov	lr, r3
   37e80:	b	37a98 <fputs@plt+0x269a8>
   37e84:	sub	r2, r1, #8
   37e88:	mov	r1, #0
   37e8c:	mov	r4, r2
   37e90:	mov	r5, r1
   37e94:	b	37a20 <fputs@plt+0x26930>
   37e98:	mov	r3, #0
   37e9c:	b	37904 <fputs@plt+0x26814>
   37ea0:	strd	r4, [sp, #-20]!	; 0xffffffec
   37ea4:	mov	r5, r1
   37ea8:	ldr	r4, [r0, #12]
   37eac:	strd	r6, [sp, #8]
   37eb0:	mov	r6, r3
   37eb4:	mov	r7, r2
   37eb8:	ldr	r3, [r1]
   37ebc:	str	lr, [sp, #16]
   37ec0:	sub	sp, sp, #12
   37ec4:	ldr	r1, [sp, #32]
   37ec8:	ldr	r2, [sp, #36]	; 0x24
   37ecc:	cmp	r3, #0
   37ed0:	beq	37efc <fputs@plt+0x26e0c>
   37ed4:	mov	r2, r4
   37ed8:	mov	r1, r7
   37edc:	mov	r0, r6
   37ee0:	mov	r3, #0
   37ee4:	add	sp, sp, #12
   37ee8:	ldrd	r4, [sp]
   37eec:	ldrd	r6, [sp, #8]
   37ef0:	ldr	lr, [sp, #16]
   37ef4:	add	sp, sp, #20
   37ef8:	b	37904 <fputs@plt+0x26814>
   37efc:	ldr	r0, [r0, #8]
   37f00:	mov	r3, r1
   37f04:	ldr	r0, [r0, #28]
   37f08:	str	r4, [sp]
   37f0c:	add	r1, r0, #12
   37f10:	add	r0, r0, #4
   37f14:	bl	1f2c0 <fputs@plt+0xe1d0>
   37f18:	mov	r3, #1
   37f1c:	str	r3, [r5]
   37f20:	b	37ed4 <fputs@plt+0x26de4>
   37f24:	ldrb	ip, [r1]
   37f28:	strd	r4, [sp, #-28]!	; 0xffffffe4
   37f2c:	ldrb	r3, [r1, #1]
   37f30:	strd	r6, [sp, #8]
   37f34:	strd	r8, [sp, #16]
   37f38:	and	ip, ip, #63	; 0x3f
   37f3c:	str	lr, [sp, #24]
   37f40:	add	lr, r1, ip
   37f44:	sub	r3, r3, #1
   37f48:	cmp	r3, #8
   37f4c:	addls	pc, pc, r3, lsl #2
   37f50:	b	37f78 <fputs@plt+0x26e88>
   37f54:	b	3800c <fputs@plt+0x26f1c>
   37f58:	b	38018 <fputs@plt+0x26f28>
   37f5c:	b	38030 <fputs@plt+0x26f40>
   37f60:	b	38050 <fputs@plt+0x26f60>
   37f64:	b	37fd4 <fputs@plt+0x26ee4>
   37f68:	b	37ff8 <fputs@plt+0x26f08>
   37f6c:	b	37f78 <fputs@plt+0x26e88>
   37f70:	b	37f94 <fputs@plt+0x26ea4>
   37f74:	b	37fc8 <fputs@plt+0x26ed8>
   37f78:	mov	r3, #0
   37f7c:	ldrd	r4, [sp]
   37f80:	ldrd	r6, [sp, #8]
   37f84:	ldrd	r8, [sp, #16]
   37f88:	ldr	lr, [sp, #24]
   37f8c:	add	sp, sp, #28
   37f90:	b	37904 <fputs@plt+0x26814>
   37f94:	mov	r8, #0
   37f98:	mov	r9, #0
   37f9c:	ldr	r3, [r2, #4]
   37fa0:	ldrd	r6, [r3]
   37fa4:	cmp	r8, r6
   37fa8:	sbcs	r3, r9, r7
   37fac:	bge	38064 <fputs@plt+0x26f74>
   37fb0:	ldrsb	r0, [r2, #12]
   37fb4:	ldrd	r4, [sp]
   37fb8:	ldrd	r6, [sp, #8]
   37fbc:	ldrd	r8, [sp, #16]
   37fc0:	add	sp, sp, #24
   37fc4:	pop	{pc}		; (ldr pc, [sp], #4)
   37fc8:	mov	r8, #1
   37fcc:	mov	r9, #0
   37fd0:	b	37f9c <fputs@plt+0x26eac>
   37fd4:	ldrsb	r6, [r1, ip]
   37fd8:	mov	r4, #0
   37fdc:	ldrb	ip, [lr, #1]
   37fe0:	ldr	r3, [lr, #2]
   37fe4:	orr	r5, ip, r6, lsl #8
   37fe8:	rev	r3, r3
   37fec:	adds	r8, r4, r3
   37ff0:	adc	r9, r5, #0
   37ff4:	b	37f9c <fputs@plt+0x26eac>
   37ff8:	ldr	r3, [lr]
   37ffc:	ldr	ip, [lr, #4]
   38000:	rev	r9, r3
   38004:	rev	r8, ip
   38008:	b	37f9c <fputs@plt+0x26eac>
   3800c:	ldrsb	r8, [r1, ip]
   38010:	asr	r9, r8, #31
   38014:	b	37f9c <fputs@plt+0x26eac>
   38018:	ldrsb	r3, [r1, ip]
   3801c:	ldrb	r4, [lr, #1]
   38020:	orr	r4, r4, r3, lsl #8
   38024:	mov	r8, r4
   38028:	asr	r9, r4, #31
   3802c:	b	37f9c <fputs@plt+0x26eac>
   38030:	ldrh	r4, [lr, #1]
   38034:	ldrsb	r3, [r1, ip]
   38038:	rev16	r4, r4
   3803c:	uxth	r4, r4
   38040:	orr	r4, r4, r3, lsl #16
   38044:	mov	r8, r4
   38048:	asr	r9, r4, #31
   3804c:	b	37f9c <fputs@plt+0x26eac>
   38050:	ldr	r4, [lr]
   38054:	rev	r4, r4
   38058:	mov	r8, r4
   3805c:	asr	r9, r4, #31
   38060:	b	37f9c <fputs@plt+0x26eac>
   38064:	cmp	r6, r8
   38068:	sbcs	r3, r7, r9
   3806c:	bge	38078 <fputs@plt+0x26f88>
   38070:	ldrsb	r0, [r2, #13]
   38074:	b	37fb4 <fputs@plt+0x26ec4>
   38078:	ldrh	r3, [r2, #8]
   3807c:	cmp	r3, #1
   38080:	bhi	38094 <fputs@plt+0x26fa4>
   38084:	mov	r3, #1
   38088:	ldrsb	r0, [r2, #10]
   3808c:	strb	r3, [r2, #14]
   38090:	b	37fb4 <fputs@plt+0x26ec4>
   38094:	mov	r3, #1
   38098:	b	37f7c <fputs@plt+0x26e8c>
   3809c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   380a0:	strd	r6, [sp, #8]
   380a4:	strd	r8, [sp, #16]
   380a8:	str	lr, [sp, #24]
   380ac:	sub	sp, sp, #12
   380b0:	ldr	r5, [sp, #40]	; 0x28
   380b4:	ldrb	lr, [r2, #1]
   380b8:	ldr	r7, [sp, #44]	; 0x2c
   380bc:	ldrb	ip, [r5, #1]
   380c0:	cmp	lr, #7
   380c4:	cmpgt	ip, #7
   380c8:	subgt	ip, lr, ip
   380cc:	bgt	38144 <fputs@plt+0x27054>
   380d0:	ldrb	r8, [r2]
   380d4:	cmp	lr, ip
   380d8:	ldrb	r9, [r5]
   380dc:	add	r4, r2, r8
   380e0:	add	r6, r5, r9
   380e4:	beq	381ac <fputs@plt+0x270bc>
   380e8:	cmp	ip, #7
   380ec:	bgt	38208 <fputs@plt+0x27118>
   380f0:	cmp	lr, #7
   380f4:	bgt	3821c <fputs@plt+0x2712c>
   380f8:	sub	ip, lr, ip
   380fc:	cmp	ip, #0
   38100:	ble	38264 <fputs@plt+0x27174>
   38104:	ldrsb	r3, [r2, r8]
   38108:	cmp	r3, #0
   3810c:	mvnlt	ip, #0
   38110:	ldr	r3, [r0, #8]
   38114:	ldr	r3, [r3, #28]
   38118:	ldr	r3, [r3, #16]
   3811c:	ldrb	r3, [r3]
   38120:	cmp	r3, #0
   38124:	rsbne	ip, ip, #0
   38128:	mov	r0, ip
   3812c:	add	sp, sp, #12
   38130:	ldrd	r4, [sp]
   38134:	ldrd	r6, [sp, #8]
   38138:	ldrd	r8, [sp, #16]
   3813c:	add	sp, sp, #24
   38140:	pop	{pc}		; (ldr pc, [sp], #4)
   38144:	cmp	ip, #0
   38148:	bne	38110 <fputs@plt+0x27020>
   3814c:	ldr	ip, [r0, #8]
   38150:	ldr	ip, [ip, #28]
   38154:	ldrh	lr, [ip, #6]
   38158:	cmp	lr, #1
   3815c:	movls	ip, #0
   38160:	bls	38128 <fputs@plt+0x27038>
   38164:	mov	r6, r3
   38168:	ldr	r3, [r1]
   3816c:	mov	r8, r1
   38170:	mov	r9, r2
   38174:	ldr	r4, [r0, #12]
   38178:	cmp	r3, #0
   3817c:	beq	38240 <fputs@plt+0x27150>
   38180:	mov	r2, r4
   38184:	mov	r1, r9
   38188:	mov	r0, r6
   3818c:	mov	r3, #1
   38190:	add	sp, sp, #12
   38194:	ldrd	r4, [sp]
   38198:	ldrd	r6, [sp, #8]
   3819c:	ldrd	r8, [sp, #16]
   381a0:	ldr	lr, [sp, #24]
   381a4:	add	sp, sp, #28
   381a8:	b	37904 <fputs@plt+0x26814>
   381ac:	ldrb	ip, [r2, r8]
   381b0:	ldrb	r9, [r5, r9]
   381b4:	eor	r8, ip, r9
   381b8:	tst	r8, #128	; 0x80
   381bc:	bne	38230 <fputs@plt+0x27140>
   381c0:	ldr	r8, [pc, #176]	; 38278 <fputs@plt+0x27188>
   381c4:	add	r8, pc, r8
   381c8:	add	lr, r8, lr
   381cc:	ldrb	r8, [lr, #2964]	; 0xb94
   381d0:	cmp	r8, #0
   381d4:	beq	3814c <fputs@plt+0x2705c>
   381d8:	subs	ip, ip, r9
   381dc:	bne	38110 <fputs@plt+0x27020>
   381e0:	add	r8, r4, r8
   381e4:	add	lr, r4, #1
   381e8:	b	381fc <fputs@plt+0x2710c>
   381ec:	ldrb	r4, [lr], #1
   381f0:	ldrb	ip, [r6, #1]!
   381f4:	subs	ip, r4, ip
   381f8:	bne	38110 <fputs@plt+0x27020>
   381fc:	cmp	r8, lr
   38200:	bne	381ec <fputs@plt+0x270fc>
   38204:	b	3814c <fputs@plt+0x2705c>
   38208:	ldrsb	r3, [r2, r8]
   3820c:	cmp	r3, #0
   38210:	movge	ip, #1
   38214:	mvnlt	ip, #0
   38218:	b	38110 <fputs@plt+0x27020>
   3821c:	ldrsb	r3, [r5, r9]
   38220:	cmp	r3, #0
   38224:	mvnge	ip, #0
   38228:	movlt	ip, #1
   3822c:	b	38110 <fputs@plt+0x27020>
   38230:	tst	ip, #128	; 0x80
   38234:	moveq	ip, #1
   38238:	mvnne	ip, #0
   3823c:	b	38110 <fputs@plt+0x27020>
   38240:	mov	r3, r5
   38244:	mov	r2, r7
   38248:	str	r4, [sp]
   3824c:	add	r1, ip, #12
   38250:	add	r0, ip, #4
   38254:	bl	1f2c0 <fputs@plt+0xe1d0>
   38258:	mov	r3, #1
   3825c:	str	r3, [r8]
   38260:	b	38180 <fputs@plt+0x27090>
   38264:	ldrsb	lr, [r5, r9]
   38268:	cmp	lr, #0
   3826c:	bge	38144 <fputs@plt+0x27054>
   38270:	mov	ip, #1
   38274:	b	38110 <fputs@plt+0x27020>
   38278:	andeq	sp, r5, r4, lsr #18
   3827c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   38280:	strd	r6, [sp, #8]
   38284:	mov	r6, r2
   38288:	strd	r8, [sp, #16]
   3828c:	mov	r8, r0
   38290:	mov	r9, r1
   38294:	strd	sl, [sp, #24]
   38298:	mov	sl, r3
   3829c:	str	lr, [sp, #32]
   382a0:	sub	sp, sp, #28
   382a4:	ldr	r7, [sp, #64]	; 0x40
   382a8:	ldrb	r4, [r2, #1]
   382ac:	ldrb	fp, [r2]
   382b0:	ldrb	r3, [r7]
   382b4:	tst	r4, #128	; 0x80
   382b8:	add	fp, r2, fp
   382bc:	add	r3, r7, r3
   382c0:	bne	38378 <fputs@plt+0x27288>
   382c4:	sub	r4, r4, #13
   382c8:	ldrb	r5, [r7, #1]
   382cc:	add	r4, r4, r4, lsr #31
   382d0:	asr	r4, r4, #1
   382d4:	tst	r5, #128	; 0x80
   382d8:	str	r4, [sp, #16]
   382dc:	bne	3835c <fputs@plt+0x2726c>
   382e0:	sub	r5, r5, #13
   382e4:	mov	r1, r3
   382e8:	add	r5, r5, r5, lsr #31
   382ec:	mov	r0, fp
   382f0:	asr	r5, r5, #1
   382f4:	cmp	r5, r4
   382f8:	movlt	r2, r5
   382fc:	movge	r2, r4
   38300:	str	r5, [sp, #20]
   38304:	bl	10e20 <memcmp@plt>
   38308:	ldr	r3, [r8, #8]
   3830c:	cmp	r0, #0
   38310:	ldr	ip, [r3, #28]
   38314:	bne	38348 <fputs@plt+0x27258>
   38318:	subs	r0, r4, r5
   3831c:	bne	38348 <fputs@plt+0x27258>
   38320:	ldrh	r3, [ip, #6]
   38324:	cmp	r3, #1
   38328:	bhi	38394 <fputs@plt+0x272a4>
   3832c:	add	sp, sp, #28
   38330:	ldrd	r4, [sp]
   38334:	ldrd	r6, [sp, #8]
   38338:	ldrd	r8, [sp, #16]
   3833c:	ldrd	sl, [sp, #24]
   38340:	add	sp, sp, #32
   38344:	pop	{pc}		; (ldr pc, [sp], #4)
   38348:	ldr	r3, [ip, #16]
   3834c:	ldrb	r3, [r3]
   38350:	cmp	r3, #0
   38354:	rsbne	r0, r0, #0
   38358:	b	3832c <fputs@plt+0x2723c>
   3835c:	add	r1, sp, #20
   38360:	add	r0, r7, #1
   38364:	str	r3, [sp, #12]
   38368:	bl	1a298 <fputs@plt+0x91a8>
   3836c:	add	r3, sp, #12
   38370:	ldm	r3, {r3, r4, r5}
   38374:	b	382e0 <fputs@plt+0x271f0>
   38378:	add	r1, sp, #16
   3837c:	add	r0, r2, #1
   38380:	str	r3, [sp, #12]
   38384:	bl	1a298 <fputs@plt+0x91a8>
   38388:	ldr	r3, [sp, #12]
   3838c:	ldr	r4, [sp, #16]
   38390:	b	382c4 <fputs@plt+0x271d4>
   38394:	ldr	r3, [r9]
   38398:	ldr	r4, [r8, #12]
   3839c:	cmp	r3, #0
   383a0:	beq	383bc <fputs@plt+0x272cc>
   383a4:	mov	r2, r4
   383a8:	mov	r1, r6
   383ac:	mov	r0, sl
   383b0:	mov	r3, #1
   383b4:	bl	37904 <fputs@plt+0x26814>
   383b8:	b	3832c <fputs@plt+0x2723c>
   383bc:	mov	r3, r7
   383c0:	add	r1, ip, #12
   383c4:	str	r4, [sp]
   383c8:	add	r0, ip, #4
   383cc:	ldr	r2, [sp, #68]	; 0x44
   383d0:	bl	1f2c0 <fputs@plt+0xe1d0>
   383d4:	mov	r3, #1
   383d8:	str	r3, [r9]
   383dc:	b	383a4 <fputs@plt+0x272b4>
   383e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   383e4:	mov	r5, r1
   383e8:	strd	r6, [sp, #8]
   383ec:	mov	r7, r0
   383f0:	mov	r6, r2
   383f4:	str	r8, [sp, #16]
   383f8:	str	lr, [sp, #20]
   383fc:	sub	sp, sp, #8
   38400:	ldrb	r3, [r1, #1]
   38404:	tst	r3, #128	; 0x80
   38408:	streq	r3, [sp, #4]
   3840c:	bne	38498 <fputs@plt+0x273a8>
   38410:	cmp	r3, #11
   38414:	ble	38478 <fputs@plt+0x27388>
   38418:	tst	r3, #1
   3841c:	bne	38428 <fputs@plt+0x27338>
   38420:	ldrsb	r3, [r6, #13]
   38424:	b	3847c <fputs@plt+0x2738c>
   38428:	ldrb	r0, [r5]
   3842c:	sub	r3, r3, #12
   38430:	asr	r4, r3, #1
   38434:	add	r3, r0, r4
   38438:	cmp	r3, r7
   3843c:	bgt	384ac <fputs@plt+0x273bc>
   38440:	ldr	r3, [r6, #4]
   38444:	add	r0, r5, r0
   38448:	ldr	r8, [r3, #12]
   3844c:	ldr	r1, [r3, #16]
   38450:	cmp	r8, r4
   38454:	movlt	r2, r8
   38458:	movge	r2, r4
   3845c:	bl	10e20 <memcmp@plt>
   38460:	cmp	r0, #0
   38464:	bne	38474 <fputs@plt+0x27384>
   38468:	sub	r4, r4, r8
   3846c:	cmp	r4, #0
   38470:	beq	384c4 <fputs@plt+0x273d4>
   38474:	bgt	38420 <fputs@plt+0x27330>
   38478:	ldrsb	r3, [r6, #12]
   3847c:	mov	r0, r3
   38480:	add	sp, sp, #8
   38484:	ldrd	r4, [sp]
   38488:	ldrd	r6, [sp, #8]
   3848c:	ldr	r8, [sp, #16]
   38490:	add	sp, sp, #20
   38494:	pop	{pc}		; (ldr pc, [sp], #4)
   38498:	add	r1, sp, #4
   3849c:	add	r0, r5, #1
   384a0:	bl	1a298 <fputs@plt+0x91a8>
   384a4:	ldr	r3, [sp, #4]
   384a8:	b	38410 <fputs@plt+0x27320>
   384ac:	movw	r0, #6687	; 0x1a1f
   384b0:	movt	r0, #1
   384b4:	bl	36834 <fputs@plt+0x25744>
   384b8:	mov	r3, #0
   384bc:	strb	r0, [r6, #11]
   384c0:	b	3847c <fputs@plt+0x2738c>
   384c4:	ldrh	r3, [r6, #8]
   384c8:	cmp	r3, #1
   384cc:	bhi	384e0 <fputs@plt+0x273f0>
   384d0:	mov	r2, #1
   384d4:	ldrsb	r3, [r6, #10]
   384d8:	strb	r2, [r6, #14]
   384dc:	b	3847c <fputs@plt+0x2738c>
   384e0:	mov	r3, #1
   384e4:	mov	r2, r6
   384e8:	mov	r1, r5
   384ec:	mov	r0, r7
   384f0:	bl	37904 <fputs@plt+0x26814>
   384f4:	mov	r3, r0
   384f8:	b	3847c <fputs@plt+0x2738c>
   384fc:	ldr	r3, [pc, #292]	; 38628 <fputs@plt+0x27538>
   38500:	strd	r4, [sp, #-36]!	; 0xffffffdc
   38504:	mov	r5, r0
   38508:	ldr	r4, [pc, #284]	; 3862c <fputs@plt+0x2753c>
   3850c:	strd	r6, [sp, #8]
   38510:	subs	r6, r2, #0
   38514:	orr	r7, r1, #524288	; 0x80000
   38518:	strd	sl, [sp, #24]
   3851c:	ldr	fp, [pc, #268]	; 38630 <fputs@plt+0x27540>
   38520:	add	r3, pc, r3
   38524:	strd	r8, [sp, #16]
   38528:	mov	r9, r1
   3852c:	movne	r8, r6
   38530:	add	r4, pc, r4
   38534:	moveq	r8, #420	; 0x1a4
   38538:	str	lr, [sp, #32]
   3853c:	sub	sp, sp, #116	; 0x74
   38540:	add	fp, pc, fp
   38544:	str	r3, [sp, #4]
   38548:	mov	r2, r8
   3854c:	mov	r1, r7
   38550:	ldr	r3, [r4, #4]
   38554:	mov	r0, r5
   38558:	blx	r3
   3855c:	subs	sl, r0, #0
   38560:	blt	385ac <fputs@plt+0x274bc>
   38564:	cmp	sl, #2
   38568:	bgt	385dc <fputs@plt+0x274ec>
   3856c:	ldr	r2, [r4, #16]
   38570:	blx	r2
   38574:	mov	r3, sl
   38578:	mov	r2, r5
   3857c:	mov	r1, fp
   38580:	mov	r0, #28
   38584:	bl	36384 <fputs@plt+0x25294>
   38588:	mov	r2, r6
   3858c:	mov	r1, r9
   38590:	ldr	r3, [r4, #4]
   38594:	ldr	r0, [sp, #4]
   38598:	blx	r3
   3859c:	cmp	r0, #0
   385a0:	bge	38548 <fputs@plt+0x27458>
   385a4:	mvn	sl, #0
   385a8:	b	385bc <fputs@plt+0x274cc>
   385ac:	bl	110e4 <__errno_location@plt>
   385b0:	ldr	r2, [r0]
   385b4:	cmp	r2, #4
   385b8:	beq	38548 <fputs@plt+0x27458>
   385bc:	mov	r0, sl
   385c0:	add	sp, sp, #116	; 0x74
   385c4:	ldrd	r4, [sp]
   385c8:	ldrd	r6, [sp, #8]
   385cc:	ldrd	r8, [sp, #16]
   385d0:	ldrd	sl, [sp, #24]
   385d4:	add	sp, sp, #32
   385d8:	pop	{pc}		; (ldr pc, [sp], #4)
   385dc:	cmp	r6, #0
   385e0:	beq	385bc <fputs@plt+0x274cc>
   385e4:	add	r1, sp, #8
   385e8:	ldr	r2, [r4, #64]	; 0x40
   385ec:	blx	r2
   385f0:	cmp	r0, #0
   385f4:	bne	385bc <fputs@plt+0x274cc>
   385f8:	ldrd	r0, [sp, #56]	; 0x38
   385fc:	orrs	r3, r0, r1
   38600:	bne	385bc <fputs@plt+0x274cc>
   38604:	ldr	r2, [sp, #24]
   38608:	ubfx	r2, r2, #0, #9
   3860c:	cmp	r2, r6
   38610:	beq	385bc <fputs@plt+0x274cc>
   38614:	mov	r1, r6
   38618:	mov	r0, sl
   3861c:	ldr	r2, [r4, #172]	; 0xac
   38620:	blx	r2
   38624:	b	385bc <fputs@plt+0x274cc>
   38628:	andeq	r0, r6, r4, lsr #16
   3862c:	muleq	r7, r8, sp
   38630:	ldrdeq	r0, [r6], -r8
   38634:	strd	r4, [sp, #-24]!	; 0xffffffe8
   38638:	mov	r4, r2
   3863c:	mov	r5, r0
   38640:	strd	r6, [sp, #8]
   38644:	mov	r7, r1
   38648:	str	r8, [sp, #16]
   3864c:	mov	r8, r3
   38650:	str	lr, [sp, #20]
   38654:	sub	sp, sp, #16
   38658:	bl	110e4 <__errno_location@plt>
   3865c:	ldr	r6, [r0]
   38660:	mov	r0, r6
   38664:	bl	10de4 <strerror@plt>
   38668:	cmp	r4, #0
   3866c:	mov	ip, r0
   38670:	beq	386b0 <fputs@plt+0x275c0>
   38674:	ldr	r1, [pc, #64]	; 386bc <fputs@plt+0x275cc>
   38678:	mov	r0, r5
   3867c:	mov	r3, r6
   38680:	mov	r2, r8
   38684:	str	r7, [sp]
   38688:	stmib	sp, {r4, ip}
   3868c:	add	r1, pc, r1
   38690:	bl	36384 <fputs@plt+0x25294>
   38694:	mov	r0, r5
   38698:	add	sp, sp, #16
   3869c:	ldrd	r4, [sp]
   386a0:	ldrd	r6, [sp, #8]
   386a4:	ldr	r8, [sp, #16]
   386a8:	add	sp, sp, #20
   386ac:	pop	{pc}		; (ldr pc, [sp], #4)
   386b0:	ldr	r4, [pc, #8]	; 386c0 <fputs@plt+0x275d0>
   386b4:	add	r4, pc, r4
   386b8:	b	38674 <fputs@plt+0x27584>
   386bc:	andeq	r0, r6, r4, asr #13
   386c0:	andeq	fp, r5, r8, asr #29
   386c4:	ldr	r2, [pc, #224]	; 387ac <fputs@plt+0x276bc>
   386c8:	mov	r3, r0
   386cc:	mov	r0, #512	; 0x200
   386d0:	strd	r4, [sp, #-12]!
   386d4:	mov	r5, r1
   386d8:	str	lr, [sp, #8]
   386dc:	sub	sp, sp, #524	; 0x20c
   386e0:	add	r4, sp, #4
   386e4:	mov	r1, r4
   386e8:	add	r2, pc, r2
   386ec:	bl	32ae4 <fputs@plt+0x219f4>
   386f0:	mov	r0, r4
   386f4:	bl	10f34 <strlen@plt>
   386f8:	cmp	r0, #0
   386fc:	beq	38734 <fputs@plt+0x27644>
   38700:	add	r3, sp, #520	; 0x208
   38704:	add	r3, r3, r0
   38708:	ldrb	r3, [r3, #-516]	; 0xfffffdfc
   3870c:	cmp	r3, #47	; 0x2f
   38710:	beq	38750 <fputs@plt+0x27660>
   38714:	sub	r3, r0, #1
   38718:	add	r3, r4, r3
   3871c:	b	3872c <fputs@plt+0x2763c>
   38720:	ldrb	r2, [r3], #-1
   38724:	cmp	r2, #47	; 0x2f
   38728:	beq	38750 <fputs@plt+0x27660>
   3872c:	subs	r0, r0, #1
   38730:	bne	38720 <fputs@plt+0x27630>
   38734:	ldrb	r3, [sp, #4]
   38738:	cmp	r3, #47	; 0x2f
   3873c:	movne	r3, #46	; 0x2e
   38740:	strbne	r3, [sp, #4]
   38744:	mov	r3, #0
   38748:	strb	r3, [sp, #5]
   3874c:	b	38760 <fputs@plt+0x27670>
   38750:	add	r3, sp, #520	; 0x208
   38754:	add	r0, r3, r0
   38758:	mov	r3, #0
   3875c:	strb	r3, [r0, #-516]	; 0xfffffdfc
   38760:	mov	r2, #0
   38764:	mov	r0, r4
   38768:	mov	r1, r2
   3876c:	bl	384fc <fputs@plt+0x2740c>
   38770:	cmp	r0, #0
   38774:	str	r0, [r5]
   38778:	movge	r0, #0
   3877c:	bge	3879c <fputs@plt+0x276ac>
   38780:	movw	r0, #31035	; 0x793b
   38784:	bl	367e0 <fputs@plt+0x256f0>
   38788:	ldr	r1, [pc, #32]	; 387b0 <fputs@plt+0x276c0>
   3878c:	mov	r2, r4
   38790:	movw	r3, #31035	; 0x793b
   38794:	add	r1, pc, r1
   38798:	bl	38634 <fputs@plt+0x27544>
   3879c:	add	sp, sp, #524	; 0x20c
   387a0:	ldrd	r4, [sp]
   387a4:	add	sp, sp, #8
   387a8:	pop	{pc}		; (ldr pc, [sp], #4)
   387ac:	andeq	r0, r6, r4, lsl #13
   387b0:	ldrdeq	r0, [r6], -ip
   387b4:	cmp	r2, #0
   387b8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   387bc:	mov	r4, r0
   387c0:	sbcs	r1, r3, #0
   387c4:	strd	r6, [sp, #8]
   387c8:	strd	r8, [sp, #16]
   387cc:	strd	sl, [sp, #24]
   387d0:	str	lr, [sp, #32]
   387d4:	sub	sp, sp, #132	; 0x84
   387d8:	blt	388bc <fputs@plt+0x277cc>
   387dc:	ldrd	r8, [r4, #48]	; 0x30
   387e0:	ldrd	r6, [r4, #64]	; 0x40
   387e4:	cmp	r2, r6
   387e8:	sbcs	r1, r3, r7
   387ec:	movlt	r7, r3
   387f0:	movlt	r6, r2
   387f4:	cmp	r9, r7
   387f8:	cmpeq	r8, r6
   387fc:	moveq	r0, #0
   38800:	bne	38820 <fputs@plt+0x27730>
   38804:	add	sp, sp, #132	; 0x84
   38808:	ldrd	r4, [sp]
   3880c:	ldrd	r6, [sp, #8]
   38810:	ldrd	r8, [sp, #16]
   38814:	ldrd	sl, [sp, #24]
   38818:	add	sp, sp, #32
   3881c:	pop	{pc}		; (ldr pc, [sp], #4)
   38820:	ldr	r3, [r4, #12]
   38824:	str	r6, [sp, #16]
   38828:	ldr	sl, [r4, #72]	; 0x48
   3882c:	str	r3, [sp, #20]
   38830:	cmp	sl, #0
   38834:	beq	388fc <fputs@plt+0x2780c>
   38838:	ldrd	r0, [r4, #56]	; 0x38
   3883c:	cmp	r9, r1
   38840:	cmpeq	r8, r0
   38844:	beq	38860 <fputs@plt+0x27770>
   38848:	ldr	r3, [pc, #300]	; 3897c <fputs@plt+0x2788c>
   3884c:	sub	r1, r0, r8
   38850:	add	r0, sl, r8
   38854:	add	r3, pc, r3
   38858:	ldr	r3, [r3, #280]	; 0x118
   3885c:	blx	r3
   38860:	ldr	fp, [pc, #280]	; 38980 <fputs@plt+0x27890>
   38864:	mov	r3, #1
   38868:	mov	r1, r8
   3886c:	mov	r0, sl
   38870:	ldr	r2, [sp, #16]
   38874:	add	fp, pc, fp
   38878:	ldr	r5, [fp, #292]	; 0x124
   3887c:	blx	r5
   38880:	sub	r3, r0, #1
   38884:	mov	r5, r0
   38888:	cmn	r3, #3
   3888c:	bhi	388e8 <fputs@plt+0x277f8>
   38890:	cmp	r5, #0
   38894:	beq	38940 <fputs@plt+0x27850>
   38898:	ldr	r8, [pc, #228]	; 38984 <fputs@plt+0x27894>
   3889c:	add	r8, pc, r8
   388a0:	cmn	r5, #1
   388a4:	beq	3894c <fputs@plt+0x2785c>
   388a8:	mov	r0, #0
   388ac:	strd	r6, [r4, #48]	; 0x30
   388b0:	strd	r6, [r4, #56]	; 0x38
   388b4:	str	r5, [r4, #72]	; 0x48
   388b8:	b	38804 <fputs@plt+0x27714>
   388bc:	ldr	r3, [pc, #196]	; 38988 <fputs@plt+0x27898>
   388c0:	add	r1, sp, #24
   388c4:	ldr	r0, [r0, #12]
   388c8:	add	r3, pc, r3
   388cc:	ldr	r3, [r3, #64]	; 0x40
   388d0:	blx	r3
   388d4:	cmp	r0, #0
   388d8:	movwne	r0, #1802	; 0x70a
   388dc:	bne	38804 <fputs@plt+0x27714>
   388e0:	ldrd	r2, [sp, #72]	; 0x48
   388e4:	b	387dc <fputs@plt+0x276ec>
   388e8:	mov	r1, r8
   388ec:	mov	r0, sl
   388f0:	ldr	r3, [fp, #280]	; 0x118
   388f4:	blx	r3
   388f8:	b	38890 <fputs@plt+0x277a0>
   388fc:	ldr	r8, [pc, #136]	; 3898c <fputs@plt+0x2789c>
   38900:	add	r8, pc, r8
   38904:	ldr	ip, [pc, #132]	; 38990 <fputs@plt+0x278a0>
   38908:	mov	sl, #0
   3890c:	mov	fp, #0
   38910:	mov	r3, #1
   38914:	mov	r0, #0
   38918:	strd	sl, [sp, #8]
   3891c:	ldr	r2, [sp, #20]
   38920:	add	ip, pc, ip
   38924:	ldr	r1, [sp, #16]
   38928:	str	r2, [sp]
   3892c:	mov	r2, r3
   38930:	ldr	r5, [ip, #268]	; 0x10c
   38934:	blx	r5
   38938:	mov	r5, r0
   3893c:	b	388a0 <fputs@plt+0x277b0>
   38940:	ldr	r8, [pc, #76]	; 38994 <fputs@plt+0x278a4>
   38944:	add	r8, pc, r8
   38948:	b	38904 <fputs@plt+0x27814>
   3894c:	mov	r0, #0
   38950:	movw	r3, #32299	; 0x7e2b
   38954:	ldr	r2, [r4, #32]
   38958:	mov	r5, r0
   3895c:	mov	r1, r8
   38960:	bl	38634 <fputs@plt+0x27544>
   38964:	mov	r2, r5
   38968:	mov	r3, r5
   3896c:	mov	r6, r5
   38970:	mov	r7, r5
   38974:	strd	r2, [r4, #64]	; 0x40
   38978:	b	388a8 <fputs@plt+0x277b8>
   3897c:	andeq	r6, r7, r4, ror sl
   38980:	andeq	r6, r7, r4, asr sl
   38984:	andeq	r0, r6, ip, ror #9
   38988:	andeq	r6, r7, r0, lsl #20
   3898c:	andeq	r0, r6, r0, lsl #9
   38990:	andeq	r6, r7, r8, lsr #19
   38994:	andeq	r0, r6, r4, asr #8
   38998:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3899c:	ldr	r5, [sp, #36]	; 0x24
   389a0:	strd	r8, [sp, #16]
   389a4:	ldrd	r8, [r0, #64]	; 0x40
   389a8:	strd	r6, [sp, #8]
   389ac:	mov	r7, r3
   389b0:	mov	r3, #0
   389b4:	mov	r6, r2
   389b8:	str	sl, [sp, #24]
   389bc:	str	lr, [sp, #28]
   389c0:	str	r3, [r5]
   389c4:	cmp	r8, #1
   389c8:	sbcs	r2, r9, #0
   389cc:	blt	389fc <fputs@plt+0x2790c>
   389d0:	ldr	r3, [r0, #72]	; 0x48
   389d4:	mov	r4, r0
   389d8:	cmp	r3, #0
   389dc:	beq	38a38 <fputs@plt+0x27948>
   389e0:	ldr	ip, [sp, #32]
   389e4:	ldrd	r2, [r4, #48]	; 0x30
   389e8:	adds	r0, r6, ip
   389ec:	adc	r1, r7, ip, asr #31
   389f0:	cmp	r2, r0
   389f4:	sbcs	r3, r3, r1
   389f8:	bge	38a18 <fputs@plt+0x27928>
   389fc:	mov	r0, #0
   38a00:	ldrd	r4, [sp]
   38a04:	ldrd	r6, [sp, #8]
   38a08:	ldrd	r8, [sp, #16]
   38a0c:	ldr	sl, [sp, #24]
   38a10:	add	sp, sp, #28
   38a14:	pop	{pc}		; (ldr pc, [sp], #4)
   38a18:	ldr	r3, [r4, #44]	; 0x2c
   38a1c:	mov	r0, #0
   38a20:	ldr	r2, [r4, #72]	; 0x48
   38a24:	add	r3, r3, #1
   38a28:	add	r6, r2, r6
   38a2c:	str	r6, [r5]
   38a30:	str	r3, [r4, #44]	; 0x2c
   38a34:	b	38a00 <fputs@plt+0x27910>
   38a38:	ldr	r3, [r0, #44]	; 0x2c
   38a3c:	cmp	r3, #0
   38a40:	bgt	389e0 <fputs@plt+0x278f0>
   38a44:	mvn	r2, #0
   38a48:	mvn	r3, #0
   38a4c:	bl	387b4 <fputs@plt+0x276c4>
   38a50:	cmp	r0, #0
   38a54:	beq	389e0 <fputs@plt+0x278f0>
   38a58:	b	38a00 <fputs@plt+0x27910>
   38a5c:	mov	r3, r1
   38a60:	ldr	r1, [pc, #16]	; 38a78 <fputs@plt+0x27988>
   38a64:	subs	r2, r0, #0
   38a68:	movw	r0, #4106	; 0x100a
   38a6c:	ldrne	r2, [r2, #32]
   38a70:	add	r1, pc, r1
   38a74:	b	38634 <fputs@plt+0x27544>
   38a78:	andeq	r0, r6, r0, lsr #6
   38a7c:	ldr	r3, [r0, #8]
   38a80:	strd	r4, [sp, #-24]!	; 0xffffffe8
   38a84:	ldr	r4, [r3, #28]
   38a88:	strd	r6, [sp, #8]
   38a8c:	str	r8, [sp, #16]
   38a90:	str	lr, [sp, #20]
   38a94:	cmp	r4, #0
   38a98:	beq	38b80 <fputs@plt+0x27a90>
   38a9c:	ldr	r5, [r4, #28]
   38aa0:	cmp	r5, #0
   38aa4:	bne	38b80 <fputs@plt+0x27a90>
   38aa8:	ldr	r3, [pc, #244]	; 38ba4 <fputs@plt+0x27ab4>
   38aac:	mov	r7, r0
   38ab0:	add	r3, pc, r3
   38ab4:	ldr	r3, [r3, #304]	; 0x130
   38ab8:	blx	r3
   38abc:	ldrh	r3, [r4, #20]
   38ac0:	cmp	r0, #32768	; 0x8000
   38ac4:	asrge	r6, r0, #15
   38ac8:	movlt	r6, #1
   38acc:	cmp	r3, #0
   38ad0:	beq	38b24 <fputs@plt+0x27a34>
   38ad4:	ldr	r8, [pc, #204]	; 38ba8 <fputs@plt+0x27ab8>
   38ad8:	add	r8, pc, r8
   38adc:	b	38afc <fputs@plt+0x27a0c>
   38ae0:	ldr	r1, [r4, #16]
   38ae4:	add	r5, r5, r6
   38ae8:	ldr	r3, [r8, #280]	; 0x118
   38aec:	blx	r3
   38af0:	ldrh	r3, [r4, #20]
   38af4:	cmp	r3, r5
   38af8:	ble	38b24 <fputs@plt+0x27a34>
   38afc:	ldr	r2, [r4, #12]
   38b00:	ldr	r3, [r4, #24]
   38b04:	cmp	r2, #0
   38b08:	ldr	r0, [r3, r5, lsl #2]
   38b0c:	bge	38ae0 <fputs@plt+0x279f0>
   38b10:	bl	19898 <fputs@plt+0x87a8>
   38b14:	ldrh	r3, [r4, #20]
   38b18:	add	r5, r5, r6
   38b1c:	cmp	r3, r5
   38b20:	bgt	38afc <fputs@plt+0x27a0c>
   38b24:	ldr	r0, [r4, #24]
   38b28:	bl	19898 <fputs@plt+0x87a8>
   38b2c:	ldr	r0, [r4, #12]
   38b30:	cmp	r0, #0
   38b34:	blt	38b58 <fputs@plt+0x27a68>
   38b38:	ldr	r3, [pc, #108]	; 38bac <fputs@plt+0x27abc>
   38b3c:	add	r3, pc, r3
   38b40:	ldr	r3, [r3, #16]
   38b44:	blx	r3
   38b48:	cmp	r0, #0
   38b4c:	bne	38b94 <fputs@plt+0x27aa4>
   38b50:	mvn	r3, #0
   38b54:	str	r3, [r4, #12]
   38b58:	ldr	r3, [r4]
   38b5c:	mov	r2, #0
   38b60:	mov	r0, r4
   38b64:	ldrd	r4, [sp]
   38b68:	ldrd	r6, [sp, #8]
   38b6c:	ldr	r8, [sp, #16]
   38b70:	ldr	lr, [sp, #20]
   38b74:	add	sp, sp, #24
   38b78:	str	r2, [r3, #28]
   38b7c:	b	19898 <fputs@plt+0x87a8>
   38b80:	ldrd	r4, [sp]
   38b84:	ldrd	r6, [sp, #8]
   38b88:	ldr	r8, [sp, #16]
   38b8c:	add	sp, sp, #20
   38b90:	pop	{pc}		; (ldr pc, [sp], #4)
   38b94:	mov	r0, r7
   38b98:	movw	r1, #31697	; 0x7bd1
   38b9c:	bl	38a5c <fputs@plt+0x2796c>
   38ba0:	b	38b50 <fputs@plt+0x27a60>
   38ba4:	andeq	r6, r7, r8, lsl r8
   38ba8:	strdeq	r6, [r7], -r0
   38bac:	andeq	r6, r7, ip, lsl #15
   38bb0:	ldr	ip, [r0, #36]	; 0x24
   38bb4:	cmp	ip, #0
   38bb8:	beq	38c68 <fputs@plt+0x27b78>
   38bbc:	strd	r4, [sp, #-16]!
   38bc0:	ldr	r5, [ip]
   38bc4:	ldr	r2, [r5, #32]
   38bc8:	str	r6, [sp, #8]
   38bcc:	str	lr, [sp, #12]
   38bd0:	cmp	ip, r2
   38bd4:	bne	38be0 <fputs@plt+0x27af0>
   38bd8:	b	38c70 <fputs@plt+0x27b80>
   38bdc:	mov	r2, r3
   38be0:	ldr	r3, [r2, #4]
   38be4:	cmp	ip, r3
   38be8:	bne	38bdc <fputs@plt+0x27aec>
   38bec:	add	r2, r2, #4
   38bf0:	ldr	r3, [ip, #4]
   38bf4:	mov	r4, r0
   38bf8:	mov	r0, ip
   38bfc:	mov	r6, r1
   38c00:	str	r3, [r2]
   38c04:	bl	19898 <fputs@plt+0x87a8>
   38c08:	ldr	r3, [r5, #28]
   38c0c:	mov	r2, #0
   38c10:	str	r2, [r4, #36]	; 0x24
   38c14:	sub	r3, r3, #1
   38c18:	cmp	r3, r2
   38c1c:	str	r3, [r5, #28]
   38c20:	bne	38c54 <fputs@plt+0x27b64>
   38c24:	cmp	r6, r2
   38c28:	beq	38c4c <fputs@plt+0x27b5c>
   38c2c:	ldr	r3, [r5, #12]
   38c30:	cmp	r3, r2
   38c34:	blt	38c4c <fputs@plt+0x27b5c>
   38c38:	ldr	r3, [pc, #56]	; 38c78 <fputs@plt+0x27b88>
   38c3c:	ldr	r0, [r5, #8]
   38c40:	add	r3, pc, r3
   38c44:	ldr	r3, [r3, #196]	; 0xc4
   38c48:	blx	r3
   38c4c:	mov	r0, r4
   38c50:	bl	38a7c <fputs@plt+0x2798c>
   38c54:	ldrd	r4, [sp]
   38c58:	mov	r0, #0
   38c5c:	ldr	r6, [sp, #8]
   38c60:	add	sp, sp, #12
   38c64:	pop	{pc}		; (ldr pc, [sp], #4)
   38c68:	mov	r0, #0
   38c6c:	bx	lr
   38c70:	add	r2, r5, #32
   38c74:	b	38bf0 <fputs@plt+0x27b00>
   38c78:	andeq	r6, r7, r8, lsl #13
   38c7c:	str	r4, [sp, #-8]!
   38c80:	mov	r4, r0
   38c84:	ldr	r0, [r0, #72]	; 0x48
   38c88:	str	lr, [sp, #4]
   38c8c:	cmp	r0, #0
   38c90:	beq	38cc0 <fputs@plt+0x27bd0>
   38c94:	ldr	r3, [pc, #136]	; 38d24 <fputs@plt+0x27c34>
   38c98:	ldr	r1, [r4, #56]	; 0x38
   38c9c:	add	r3, pc, r3
   38ca0:	ldr	r3, [r3, #280]	; 0x118
   38ca4:	blx	r3
   38ca8:	mov	r2, #0
   38cac:	mov	r3, #0
   38cb0:	mov	r1, #0
   38cb4:	strd	r2, [r4, #48]	; 0x30
   38cb8:	strd	r2, [r4, #56]	; 0x38
   38cbc:	str	r1, [r4, #72]	; 0x48
   38cc0:	ldr	r0, [r4, #12]
   38cc4:	cmp	r0, #0
   38cc8:	blt	38cec <fputs@plt+0x27bfc>
   38ccc:	ldr	r3, [pc, #84]	; 38d28 <fputs@plt+0x27c38>
   38cd0:	add	r3, pc, r3
   38cd4:	ldr	r3, [r3, #16]
   38cd8:	blx	r3
   38cdc:	cmp	r0, #0
   38ce0:	bne	38d14 <fputs@plt+0x27c24>
   38ce4:	mvn	r3, #0
   38ce8:	str	r3, [r4, #12]
   38cec:	ldr	r0, [r4, #28]
   38cf0:	bl	19898 <fputs@plt+0x87a8>
   38cf4:	mov	r0, r4
   38cf8:	mov	r2, #80	; 0x50
   38cfc:	mov	r1, #0
   38d00:	bl	10ebc <memset@plt>
   38d04:	ldr	r4, [sp]
   38d08:	add	sp, sp, #4
   38d0c:	mov	r0, #0
   38d10:	pop	{pc}		; (ldr pc, [sp], #4)
   38d14:	movw	r1, #29444	; 0x7304
   38d18:	mov	r0, r4
   38d1c:	bl	38a5c <fputs@plt+0x2796c>
   38d20:	b	38ce4 <fputs@plt+0x27bf4>
   38d24:	andeq	r6, r7, ip, lsr #12
   38d28:	strdeq	r6, [r7], -r8
   38d2c:	mov	r1, #0
   38d30:	str	r4, [sp, #-8]!
   38d34:	mov	r4, r0
   38d38:	str	lr, [sp, #4]
   38d3c:	bl	1fdf0 <fputs@plt+0xed00>
   38d40:	ldr	r0, [r4, #24]
   38d44:	bl	19898 <fputs@plt+0x87a8>
   38d48:	mov	r0, r4
   38d4c:	ldr	r4, [sp]
   38d50:	ldr	lr, [sp, #4]
   38d54:	add	sp, sp, #8
   38d58:	b	38c7c <fputs@plt+0x27b8c>
   38d5c:	b	38c7c <fputs@plt+0x27b8c>
   38d60:	strd	r4, [sp, #-20]!	; 0xffffffec
   38d64:	mov	r0, r2
   38d68:	mov	r4, r1
   38d6c:	strd	r6, [sp, #8]
   38d70:	mov	r5, r2
   38d74:	mov	r2, r1
   38d78:	ldr	r7, [pc, #204]	; 38e4c <fputs@plt+0x27d5c>
   38d7c:	mov	r1, #0
   38d80:	str	lr, [sp, #16]
   38d84:	sub	sp, sp, #12
   38d88:	bl	10ebc <memset@plt>
   38d8c:	bl	1103c <getpid@plt>
   38d90:	mov	r2, #0
   38d94:	add	r7, pc, r7
   38d98:	mov	r1, r2
   38d9c:	str	r0, [r7, #344]	; 0x158
   38da0:	ldr	r0, [pc, #168]	; 38e50 <fputs@plt+0x27d60>
   38da4:	add	r0, pc, r0
   38da8:	bl	384fc <fputs@plt+0x2740c>
   38dac:	subs	r6, r0, #0
   38db0:	blt	38e2c <fputs@plt+0x27d3c>
   38db4:	ldr	r7, [pc, #152]	; 38e54 <fputs@plt+0x27d64>
   38db8:	add	r7, pc, r7
   38dbc:	b	38dd0 <fputs@plt+0x27ce0>
   38dc0:	bl	110e4 <__errno_location@plt>
   38dc4:	ldr	r3, [r0]
   38dc8:	cmp	r3, #4
   38dcc:	bne	38dec <fputs@plt+0x27cfc>
   38dd0:	mov	r2, r4
   38dd4:	mov	r1, r5
   38dd8:	ldr	r3, [r7, #100]	; 0x64
   38ddc:	mov	r0, r6
   38de0:	blx	r3
   38de4:	cmp	r0, #0
   38de8:	blt	38dc0 <fputs@plt+0x27cd0>
   38dec:	ldr	r3, [pc, #100]	; 38e58 <fputs@plt+0x27d68>
   38df0:	mov	r0, r6
   38df4:	add	r3, pc, r3
   38df8:	ldr	r3, [r3, #16]
   38dfc:	blx	r3
   38e00:	cmp	r0, #0
   38e04:	beq	38e14 <fputs@plt+0x27d24>
   38e08:	movw	r1, #33675	; 0x838b
   38e0c:	mov	r0, #0
   38e10:	bl	38a5c <fputs@plt+0x2796c>
   38e14:	mov	r0, r4
   38e18:	add	sp, sp, #12
   38e1c:	ldrd	r4, [sp]
   38e20:	ldrd	r6, [sp, #8]
   38e24:	add	sp, sp, #16
   38e28:	pop	{pc}		; (ldr pc, [sp], #4)
   38e2c:	add	r0, sp, #4
   38e30:	mov	r4, #8
   38e34:	bl	10fc4 <time@plt>
   38e38:	ldr	r2, [sp, #4]
   38e3c:	ldr	r3, [r7, #344]	; 0x158
   38e40:	str	r2, [r5]
   38e44:	str	r3, [r5, #4]
   38e48:	b	38e14 <fputs@plt+0x27d24>
   38e4c:			; <UNDEFINED> instruction: 0x0007aab4
   38e50:	strdeq	pc, [r5], -r4
   38e54:	andeq	r6, r7, r0, lsl r5
   38e58:	ldrdeq	r6, [r7], -r4
   38e5c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   38e60:	strd	r6, [sp, #8]
   38e64:	str	r8, [sp, #16]
   38e68:	ldr	r8, [r0, #8]
   38e6c:	str	lr, [sp, #20]
   38e70:	ldr	r4, [r8, #36]	; 0x24
   38e74:	cmp	r4, #0
   38e78:	beq	38ebc <fputs@plt+0x27dcc>
   38e7c:	ldr	r7, [pc, #84]	; 38ed8 <fputs@plt+0x27de8>
   38e80:	mov	r6, r0
   38e84:	add	r7, pc, r7
   38e88:	ldr	r0, [r4]
   38e8c:	ldr	r3, [r7, #16]
   38e90:	ldr	r5, [r4, #8]
   38e94:	blx	r3
   38e98:	cmp	r0, #0
   38e9c:	movw	r1, #28716	; 0x702c
   38ea0:	mov	r0, r6
   38ea4:	beq	38eac <fputs@plt+0x27dbc>
   38ea8:	bl	38a5c <fputs@plt+0x2796c>
   38eac:	mov	r0, r4
   38eb0:	bl	19898 <fputs@plt+0x87a8>
   38eb4:	subs	r4, r5, #0
   38eb8:	bne	38e88 <fputs@plt+0x27d98>
   38ebc:	mov	r3, #0
   38ec0:	ldrd	r4, [sp]
   38ec4:	ldrd	r6, [sp, #8]
   38ec8:	str	r3, [r8, #36]	; 0x24
   38ecc:	ldr	r8, [sp, #16]
   38ed0:	add	sp, sp, #20
   38ed4:	pop	{pc}		; (ldr pc, [sp], #4)
   38ed8:	andeq	r6, r7, r4, asr #8
   38edc:	ldrb	r3, [r0, #16]
   38ee0:	cmp	r3, r1
   38ee4:	ble	38fc4 <fputs@plt+0x27ed4>
   38ee8:	cmp	r3, #1
   38eec:	strd	r4, [sp, #-32]!	; 0xffffffe0
   38ef0:	mov	r4, r0
   38ef4:	mov	r5, r1
   38ef8:	strd	r6, [sp, #8]
   38efc:	strd	r8, [sp, #16]
   38f00:	str	sl, [sp, #24]
   38f04:	str	lr, [sp, #28]
   38f08:	sub	sp, sp, #32
   38f0c:	ldr	r6, [r0, #8]
   38f10:	bls	38f64 <fputs@plt+0x27e74>
   38f14:	cmp	r1, #1
   38f18:	ldr	sl, [pc, #380]	; 3909c <fputs@plt+0x27fac>
   38f1c:	movne	r7, sp
   38f20:	add	sl, pc, sl
   38f24:	ldr	r2, [sl, #272]	; 0x110
   38f28:	beq	39038 <fputs@plt+0x27f48>
   38f2c:	mov	r0, #2
   38f30:	asr	r3, r2, #31
   38f34:	mov	r8, #2
   38f38:	mov	r9, #0
   38f3c:	mov	r1, r7
   38f40:	str	r0, [sp]
   38f44:	mov	r0, r4
   38f48:	strd	r2, [sp, #8]
   38f4c:	strd	r8, [sp, #16]
   38f50:	bl	1a54c <fputs@plt+0x945c>
   38f54:	cmp	r0, #0
   38f58:	bne	39074 <fputs@plt+0x27f84>
   38f5c:	mov	r3, #1
   38f60:	strb	r3, [r6, #20]
   38f64:	cmp	r5, #0
   38f68:	beq	38f90 <fputs@plt+0x27ea0>
   38f6c:	mov	r0, #0
   38f70:	strb	r5, [r4, #16]
   38f74:	add	sp, sp, #32
   38f78:	ldrd	r4, [sp]
   38f7c:	ldrd	r6, [sp, #8]
   38f80:	ldrd	r8, [sp, #16]
   38f84:	ldr	sl, [sp, #24]
   38f88:	add	sp, sp, #28
   38f8c:	pop	{pc}		; (ldr pc, [sp], #4)
   38f90:	ldr	r3, [r6, #16]
   38f94:	sub	r3, r3, #1
   38f98:	cmp	r3, #0
   38f9c:	str	r3, [r6, #16]
   38fa0:	beq	38fcc <fputs@plt+0x27edc>
   38fa4:	ldr	r3, [r6, #32]
   38fa8:	sub	r3, r3, #1
   38fac:	cmp	r3, #0
   38fb0:	str	r3, [r6, #32]
   38fb4:	bne	38f6c <fputs@plt+0x27e7c>
   38fb8:	mov	r0, r4
   38fbc:	bl	38e5c <fputs@plt+0x27d6c>
   38fc0:	b	38f6c <fputs@plt+0x27e7c>
   38fc4:	mov	r0, #0
   38fc8:	bx	lr
   38fcc:	mov	r0, #2
   38fd0:	mov	r2, #0
   38fd4:	mov	r3, #0
   38fd8:	mov	r1, sp
   38fdc:	str	r0, [sp]
   38fe0:	mov	r0, r4
   38fe4:	strd	r2, [sp, #8]
   38fe8:	strd	r2, [sp, #16]
   38fec:	bl	1a54c <fputs@plt+0x945c>
   38ff0:	cmp	r0, #0
   38ff4:	strbeq	r5, [r6, #20]
   38ff8:	beq	38fa4 <fputs@plt+0x27eb4>
   38ffc:	bl	110e4 <__errno_location@plt>
   39000:	ldr	r3, [r0]
   39004:	str	r3, [r4, #20]
   39008:	strb	r5, [r6, #20]
   3900c:	strb	r5, [r4, #16]
   39010:	ldr	r3, [r6, #32]
   39014:	sub	r3, r3, #1
   39018:	cmp	r3, #0
   3901c:	movwne	r0, #2058	; 0x80a
   39020:	str	r3, [r6, #32]
   39024:	bne	38f74 <fputs@plt+0x27e84>
   39028:	mov	r0, r4
   3902c:	bl	38e5c <fputs@plt+0x27d6c>
   39030:	movw	r0, #2058	; 0x80a
   39034:	b	38f74 <fputs@plt+0x27e84>
   39038:	add	r2, r2, #2
   3903c:	mov	r1, #0
   39040:	asr	r3, r2, #31
   39044:	mov	r7, sp
   39048:	movw	r8, #510	; 0x1fe
   3904c:	mov	r9, #0
   39050:	str	r1, [sp]
   39054:	mov	r1, r7
   39058:	strd	r2, [sp, #8]
   3905c:	strd	r8, [sp, #16]
   39060:	bl	1a54c <fputs@plt+0x945c>
   39064:	cmp	r0, #0
   39068:	bne	39088 <fputs@plt+0x27f98>
   3906c:	ldr	r2, [sl, #272]	; 0x110
   39070:	b	38f2c <fputs@plt+0x27e3c>
   39074:	bl	110e4 <__errno_location@plt>
   39078:	ldr	r3, [r0]
   3907c:	movw	r0, #2058	; 0x80a
   39080:	str	r3, [r4, #20]
   39084:	b	38f74 <fputs@plt+0x27e84>
   39088:	bl	110e4 <__errno_location@plt>
   3908c:	ldr	r3, [r0]
   39090:	movw	r0, #2314	; 0x90a
   39094:	str	r3, [r4, #20]
   39098:	b	38f74 <fputs@plt+0x27e84>
   3909c:	andeq	r6, r7, r8, asr r2
   390a0:	b	38edc <fputs@plt+0x27dec>
   390a4:	strd	r4, [sp, #-16]!
   390a8:	mov	r4, r0
   390ac:	ldr	r0, [r0, #12]
   390b0:	str	r6, [sp, #8]
   390b4:	str	lr, [sp, #12]
   390b8:	sub	sp, sp, #8
   390bc:	bl	10ec8 <fsync@plt>
   390c0:	subs	r5, r0, #0
   390c4:	bne	39118 <fputs@plt+0x28028>
   390c8:	ldrh	r3, [r4, #18]
   390cc:	tst	r3, #8
   390d0:	beq	39100 <fputs@plt+0x28010>
   390d4:	ldr	r6, [pc, #148]	; 39170 <fputs@plt+0x28080>
   390d8:	add	r1, sp, #4
   390dc:	ldr	r0, [r4, #32]
   390e0:	add	r6, pc, r6
   390e4:	ldr	r3, [r6, #208]	; 0xd0
   390e8:	blx	r3
   390ec:	cmp	r0, #0
   390f0:	beq	39144 <fputs@plt+0x28054>
   390f4:	ldrh	r3, [r4, #18]
   390f8:	bic	r3, r3, #8
   390fc:	strh	r3, [r4, #18]
   39100:	mov	r0, r5
   39104:	add	sp, sp, #8
   39108:	ldrd	r4, [sp]
   3910c:	ldr	r6, [sp, #8]
   39110:	add	sp, sp, #12
   39114:	pop	{pc}		; (ldr pc, [sp], #4)
   39118:	bl	110e4 <__errno_location@plt>
   3911c:	ldr	r1, [pc, #80]	; 39174 <fputs@plt+0x28084>
   39120:	movw	r3, #31076	; 0x7964
   39124:	ldr	ip, [r0]
   39128:	movw	r0, #1034	; 0x40a
   3912c:	ldr	r2, [r4, #32]
   39130:	add	r1, pc, r1
   39134:	str	ip, [r4, #20]
   39138:	bl	38634 <fputs@plt+0x27544>
   3913c:	mov	r5, r0
   39140:	b	39100 <fputs@plt+0x28010>
   39144:	ldr	r0, [sp, #4]
   39148:	bl	10ec8 <fsync@plt>
   3914c:	ldr	r0, [sp, #4]
   39150:	ldr	r3, [r6, #16]
   39154:	blx	r3
   39158:	cmp	r0, #0
   3915c:	beq	390f4 <fputs@plt+0x28004>
   39160:	movw	r1, #31090	; 0x7972
   39164:	mov	r0, r4
   39168:	bl	38a5c <fputs@plt+0x2796c>
   3916c:	b	390f4 <fputs@plt+0x28004>
   39170:	andeq	r6, r7, r8, ror #3
   39174:	andeq	pc, r5, r8, ror ip	; <UNPREDICTABLE>
   39178:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3917c:	mov	r4, r2
   39180:	mov	r5, r3
   39184:	strd	r6, [sp, #8]
   39188:	mov	r6, r0
   3918c:	ldr	r7, [r0, #40]	; 0x28
   39190:	strd	r8, [sp, #16]
   39194:	str	sl, [sp, #24]
   39198:	str	lr, [sp, #28]
   3919c:	cmp	r7, #0
   391a0:	ble	391d4 <fputs@plt+0x280e4>
   391a4:	asr	r9, r7, #31
   391a8:	adds	r0, r7, r2
   391ac:	mov	r2, r7
   391b0:	adc	r1, r9, r5
   391b4:	subs	r0, r0, #1
   391b8:	mov	r3, r9
   391bc:	sbc	r1, r1, #0
   391c0:	bl	93a40 <fputs@plt+0x82950>
   391c4:	mul	r1, r7, r1
   391c8:	umull	r4, r5, r7, r0
   391cc:	mla	r0, r0, r9, r1
   391d0:	add	r5, r0, r5
   391d4:	mov	r2, r4
   391d8:	mov	r3, r5
   391dc:	ldr	r0, [r6, #12]
   391e0:	bl	18aa8 <fputs@plt+0x79b8>
   391e4:	cmp	r0, #0
   391e8:	bne	39218 <fputs@plt+0x28128>
   391ec:	ldrd	r2, [r6, #48]	; 0x30
   391f0:	mov	r0, #0
   391f4:	ldrd	r8, [sp, #16]
   391f8:	ldr	sl, [sp, #24]
   391fc:	cmp	r4, r2
   39200:	sbcs	r3, r5, r3
   39204:	strdlt	r4, [r6, #48]	; 0x30
   39208:	ldrd	r4, [sp]
   3920c:	ldrd	r6, [sp, #8]
   39210:	add	sp, sp, #28
   39214:	pop	{pc}		; (ldr pc, [sp], #4)
   39218:	bl	110e4 <__errno_location@plt>
   3921c:	ldr	r1, [pc, #48]	; 39254 <fputs@plt+0x28164>
   39220:	movw	r3, #31121	; 0x7991
   39224:	ldr	ip, [r0]
   39228:	movw	r0, #1546	; 0x60a
   3922c:	ldrd	r4, [sp]
   39230:	add	r1, pc, r1
   39234:	ldrd	r8, [sp, #16]
   39238:	ldr	sl, [sp, #24]
   3923c:	ldr	lr, [sp, #28]
   39240:	str	ip, [r6, #20]
   39244:	ldr	r2, [r6, #32]
   39248:	ldrd	r6, [sp, #8]
   3924c:	add	sp, sp, #32
   39250:	b	38634 <fputs@plt+0x27544>
   39254:	andeq	pc, r5, r4, lsl #23
   39258:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3925c:	mov	r5, r3
   39260:	mov	r3, #1
   39264:	strd	r6, [sp, #8]
   39268:	mov	r4, r1
   3926c:	mov	r7, #0
   39270:	strd	r8, [sp, #16]
   39274:	mov	r8, r2
   39278:	strd	sl, [sp, #24]
   3927c:	str	lr, [sp, #32]
   39280:	sub	sp, sp, #124	; 0x7c
   39284:	ldr	sl, [pc, #880]	; 395fc <fputs@plt+0x2850c>
   39288:	add	r9, sp, #16
   3928c:	str	r3, [sp]
   39290:	ldr	r3, [pc, #872]	; 39600 <fputs@plt+0x28510>
   39294:	add	sl, pc, sl
   39298:	add	r3, pc, r3
   3929c:	str	r3, [sp, #8]
   392a0:	ldr	r3, [pc, #860]	; 39604 <fputs@plt+0x28514>
   392a4:	add	r3, pc, r3
   392a8:	str	r3, [sp, #4]
   392ac:	b	39328 <fputs@plt+0x28238>
   392b0:	cmp	r7, #0
   392b4:	beq	394b4 <fputs@plt+0x283c4>
   392b8:	ldr	r3, [sp]
   392bc:	add	r3, r3, #1
   392c0:	cmp	r3, #100	; 0x64
   392c4:	str	r3, [sp]
   392c8:	bgt	3949c <fputs@plt+0x283ac>
   392cc:	ldr	r3, [pc, #820]	; 39608 <fputs@plt+0x28518>
   392d0:	sub	r2, r8, #1
   392d4:	mov	r1, r7
   392d8:	mov	r0, r4
   392dc:	add	r3, pc, r3
   392e0:	ldr	r3, [r3, #316]	; 0x13c
   392e4:	blx	r3
   392e8:	subs	r3, r0, #0
   392ec:	blt	39548 <fputs@plt+0x28458>
   392f0:	ldrb	r2, [r7]
   392f4:	cmp	r2, #47	; 0x2f
   392f8:	moveq	r2, #1
   392fc:	bne	394cc <fputs@plt+0x283dc>
   39300:	mov	r1, #0
   39304:	strb	r1, [r7, r3]
   39308:	cmp	r5, r7
   3930c:	moveq	r2, #0
   39310:	andne	r2, r2, #1
   39314:	cmp	r2, #0
   39318:	bne	395dc <fputs@plt+0x284ec>
   3931c:	cmp	r6, #0
   39320:	bne	39358 <fputs@plt+0x28268>
   39324:	mov	r4, r5
   39328:	mov	r1, r9
   3932c:	mov	r0, r4
   39330:	ldr	r3, [sl, #328]	; 0x148
   39334:	blx	r3
   39338:	subs	r6, r0, #0
   3933c:	bne	39384 <fputs@plt+0x28294>
   39340:	ldr	r3, [sp, #32]
   39344:	and	r3, r3, #61440	; 0xf000
   39348:	cmp	r3, #40960	; 0xa000
   3934c:	beq	392b0 <fputs@plt+0x281c0>
   39350:	cmp	r4, r5
   39354:	bne	393d0 <fputs@plt+0x282e0>
   39358:	mov	fp, r6
   3935c:	mov	r0, r7
   39360:	bl	19898 <fputs@plt+0x87a8>
   39364:	mov	r0, fp
   39368:	add	sp, sp, #124	; 0x7c
   3936c:	ldrd	r4, [sp]
   39370:	ldrd	r6, [sp, #8]
   39374:	ldrd	r8, [sp, #16]
   39378:	ldrd	sl, [sp, #24]
   3937c:	add	sp, sp, #32
   39380:	pop	{pc}		; (ldr pc, [sp], #4)
   39384:	bl	110e4 <__errno_location@plt>
   39388:	ldr	r3, [r0]
   3938c:	cmp	r3, #2
   39390:	beq	39464 <fputs@plt+0x28374>
   39394:	movw	r0, #33528	; 0x82f8
   39398:	bl	367e0 <fputs@plt+0x256f0>
   3939c:	ldr	r1, [pc, #616]	; 3960c <fputs@plt+0x2851c>
   393a0:	movw	r3, #33528	; 0x82f8
   393a4:	mov	r2, r4
   393a8:	add	r1, pc, r1
   393ac:	bl	38634 <fputs@plt+0x27544>
   393b0:	clz	r3, r0
   393b4:	mov	r6, r0
   393b8:	lsr	r3, r3, #5
   393bc:	cmp	r4, r5
   393c0:	moveq	r3, #0
   393c4:	andne	r3, r3, #1
   393c8:	cmp	r3, #0
   393cc:	beq	39358 <fputs@plt+0x28268>
   393d0:	cmp	r4, #0
   393d4:	beq	395f4 <fputs@plt+0x28504>
   393d8:	mov	r6, #0
   393dc:	mov	r0, r4
   393e0:	bl	10f34 <strlen@plt>
   393e4:	ldrb	r3, [r4]
   393e8:	bic	fp, r0, #-1073741824	; 0xc0000000
   393ec:	cmp	r3, #47	; 0x2f
   393f0:	beq	39490 <fputs@plt+0x283a0>
   393f4:	ldr	r3, [sp, #4]
   393f8:	sub	r1, r8, #2
   393fc:	mov	r0, r5
   39400:	ldr	r3, [r3, #40]	; 0x28
   39404:	blx	r3
   39408:	cmp	r0, #0
   3940c:	beq	395b4 <fputs@plt+0x284c4>
   39410:	cmp	r5, #0
   39414:	beq	39574 <fputs@plt+0x28484>
   39418:	mov	r0, r5
   3941c:	bl	10f34 <strlen@plt>
   39420:	bic	r3, r0, #-1073741824	; 0xc0000000
   39424:	add	r0, r3, #1
   39428:	add	r3, r5, r3
   3942c:	mov	r1, r0
   39430:	mov	r2, #47	; 0x2f
   39434:	add	fp, fp, r0
   39438:	add	r1, r5, r1
   3943c:	strb	r2, [r3]
   39440:	cmp	r8, fp
   39444:	ble	39470 <fputs@plt+0x28380>
   39448:	mov	r3, r4
   3944c:	sub	r0, r8, r0
   39450:	ldr	r2, [sp, #8]
   39454:	bl	32ae4 <fputs@plt+0x219f4>
   39458:	cmp	r6, #0
   3945c:	bne	39324 <fputs@plt+0x28234>
   39460:	b	39358 <fputs@plt+0x28268>
   39464:	mov	r3, #1
   39468:	mov	r6, #0
   3946c:	b	393bc <fputs@plt+0x282cc>
   39470:	mov	r3, #0
   39474:	movw	r0, #33480	; 0x82c8
   39478:	strb	r3, [r1]
   3947c:	bl	367e0 <fputs@plt+0x256f0>
   39480:	cmp	r6, #0
   39484:	mov	r6, r0
   39488:	bne	3931c <fputs@plt+0x2822c>
   3948c:	b	39358 <fputs@plt+0x28268>
   39490:	mov	r1, r5
   39494:	mov	r0, #0
   39498:	b	39440 <fputs@plt+0x28350>
   3949c:	movw	r0, #33539	; 0x8303
   394a0:	bl	367e0 <fputs@plt+0x256f0>
   394a4:	cmp	r0, #0
   394a8:	beq	392cc <fputs@plt+0x281dc>
   394ac:	mov	fp, r0
   394b0:	b	3935c <fputs@plt+0x2826c>
   394b4:	mov	r0, r8
   394b8:	bl	2bb84 <fputs@plt+0x1aa94>
   394bc:	subs	r7, r0, #0
   394c0:	bne	392cc <fputs@plt+0x281dc>
   394c4:	mov	fp, #7
   394c8:	b	3935c <fputs@plt+0x2826c>
   394cc:	cmp	r4, #0
   394d0:	beq	395e8 <fputs@plt+0x284f8>
   394d4:	mov	r0, r4
   394d8:	str	r3, [sp, #12]
   394dc:	bl	10f34 <strlen@plt>
   394e0:	bics	fp, r0, #-1073741824	; 0xc0000000
   394e4:	ldr	r3, [sp, #12]
   394e8:	beq	395d4 <fputs@plt+0x284e4>
   394ec:	sub	r2, fp, #1
   394f0:	ldrb	r0, [r4, r2]
   394f4:	add	r1, r4, r2
   394f8:	cmp	r0, #47	; 0x2f
   394fc:	bne	39508 <fputs@plt+0x28418>
   39500:	b	3951c <fputs@plt+0x2842c>
   39504:	sub	r2, r2, #1
   39508:	subs	fp, r2, #0
   3950c:	beq	395d4 <fputs@plt+0x284e4>
   39510:	ldrb	r0, [r1, #-1]!
   39514:	cmp	r0, #47	; 0x2f
   39518:	bne	39504 <fputs@plt+0x28414>
   3951c:	add	ip, r3, fp
   39520:	cmp	r8, ip
   39524:	bgt	39584 <fputs@plt+0x28494>
   39528:	movw	r0, #33551	; 0x830f
   3952c:	str	r3, [sp, #12]
   39530:	bl	367e0 <fputs@plt+0x256f0>
   39534:	clz	r2, r0
   39538:	mov	r6, r0
   3953c:	ldr	r3, [sp, #12]
   39540:	lsr	r2, r2, #5
   39544:	b	39300 <fputs@plt+0x28210>
   39548:	movw	r0, #33545	; 0x8309
   3954c:	bl	367e0 <fputs@plt+0x256f0>
   39550:	ldr	r1, [pc, #184]	; 39610 <fputs@plt+0x28520>
   39554:	mov	r2, r4
   39558:	movw	r3, #33545	; 0x8309
   3955c:	add	r1, pc, r1
   39560:	bl	38634 <fputs@plt+0x27544>
   39564:	clz	r2, r0
   39568:	mov	r6, r0
   3956c:	lsr	r2, r2, #5
   39570:	b	39308 <fputs@plt+0x28218>
   39574:	mov	r1, #1
   39578:	mov	r3, r5
   3957c:	mov	r0, r1
   39580:	b	39430 <fputs@plt+0x28340>
   39584:	add	r2, r3, #1
   39588:	mov	r1, r7
   3958c:	str	ip, [sp, #12]
   39590:	add	r0, r7, fp
   39594:	bl	11030 <memmove@plt>
   39598:	mov	r2, fp
   3959c:	mov	r1, r4
   395a0:	mov	r0, r7
   395a4:	bl	10f58 <memcpy@plt>
   395a8:	mov	r2, #1
   395ac:	ldr	r3, [sp, #12]
   395b0:	b	39300 <fputs@plt+0x28210>
   395b4:	movw	r0, #33471	; 0x82bf
   395b8:	bl	367e0 <fputs@plt+0x256f0>
   395bc:	ldr	r1, [pc, #80]	; 39614 <fputs@plt+0x28524>
   395c0:	mov	r2, r4
   395c4:	movw	r3, #33471	; 0x82bf
   395c8:	add	r1, pc, r1
   395cc:	bl	38634 <fputs@plt+0x27544>
   395d0:	b	39480 <fputs@plt+0x28390>
   395d4:	mov	ip, r3
   395d8:	b	39520 <fputs@plt+0x28430>
   395dc:	mov	r4, r7
   395e0:	mov	r6, #1
   395e4:	b	393dc <fputs@plt+0x282ec>
   395e8:	mov	ip, r3
   395ec:	mov	fp, r4
   395f0:	b	39520 <fputs@plt+0x28430>
   395f4:	ldrb	r3, [r4]
   395f8:	udf	#0
   395fc:	andeq	r6, r7, r4, lsr r0
   39600:	ldrdeq	pc, [r5], -r4
   39604:	andeq	r6, r7, r4, lsr #32
   39608:	andeq	r5, r7, ip, ror #31
   3960c:	andeq	pc, r5, r8, lsl sl	; <UNPREDICTABLE>
   39610:	andeq	pc, r5, ip, ror #16
   39614:	andeq	pc, r5, ip, lsl #16
   39618:	strd	r4, [sp, #-16]!
   3961c:	mov	r0, r1
   39620:	mov	r5, r1
   39624:	str	r6, [sp, #8]
   39628:	mov	r4, r2
   3962c:	ldr	r6, [pc, #228]	; 39718 <fputs@plt+0x28628>
   39630:	str	lr, [sp, #12]
   39634:	sub	sp, sp, #8
   39638:	add	r6, pc, r6
   3963c:	ldr	r3, [r6, #196]	; 0xc4
   39640:	blx	r3
   39644:	cmn	r0, #1
   39648:	beq	39688 <fputs@plt+0x28598>
   3964c:	ands	r4, r4, #1
   39650:	beq	39670 <fputs@plt+0x28580>
   39654:	add	r1, sp, #4
   39658:	mov	r0, r5
   3965c:	ldr	r3, [r6, #208]	; 0xd0
   39660:	blx	r3
   39664:	cmp	r0, #0
   39668:	movne	r4, #0
   3966c:	beq	396bc <fputs@plt+0x285cc>
   39670:	mov	r0, r4
   39674:	add	sp, sp, #8
   39678:	ldrd	r4, [sp]
   3967c:	ldr	r6, [sp, #8]
   39680:	add	sp, sp, #12
   39684:	pop	{pc}		; (ldr pc, [sp], #4)
   39688:	bl	110e4 <__errno_location@plt>
   3968c:	ldr	r3, [r0]
   39690:	cmp	r3, #2
   39694:	movweq	r4, #5898	; 0x170a
   39698:	beq	39670 <fputs@plt+0x28580>
   3969c:	ldr	r1, [pc, #120]	; 3971c <fputs@plt+0x2862c>
   396a0:	mov	r2, r5
   396a4:	movw	r3, #33404	; 0x827c
   396a8:	movw	r0, #2570	; 0xa0a
   396ac:	add	r1, pc, r1
   396b0:	bl	38634 <fputs@plt+0x27544>
   396b4:	mov	r4, r0
   396b8:	b	39670 <fputs@plt+0x28580>
   396bc:	ldr	r0, [sp, #4]
   396c0:	bl	10ec8 <fsync@plt>
   396c4:	subs	r4, r0, #0
   396c8:	bne	396f8 <fputs@plt+0x28608>
   396cc:	ldr	r3, [pc, #76]	; 39720 <fputs@plt+0x28630>
   396d0:	ldr	r0, [sp, #4]
   396d4:	add	r3, pc, r3
   396d8:	ldr	r3, [r3, #16]
   396dc:	blx	r3
   396e0:	cmp	r0, #0
   396e4:	beq	39670 <fputs@plt+0x28580>
   396e8:	movw	r1, #33416	; 0x8288
   396ec:	mov	r0, #0
   396f0:	bl	38a5c <fputs@plt+0x2796c>
   396f4:	b	39670 <fputs@plt+0x28580>
   396f8:	ldr	r1, [pc, #36]	; 39724 <fputs@plt+0x28634>
   396fc:	mov	r2, r5
   39700:	movw	r3, #33414	; 0x8286
   39704:	movw	r0, #1290	; 0x50a
   39708:	add	r1, pc, r1
   3970c:	bl	38634 <fputs@plt+0x27544>
   39710:	mov	r4, r0
   39714:	b	396cc <fputs@plt+0x285dc>
   39718:	muleq	r7, r0, ip
   3971c:	andeq	pc, r5, r0, lsr r7	; <UNPREDICTABLE>
   39720:	strdeq	r5, [r7], -r4
   39724:	strdeq	r3, [r6], -r8
   39728:	ldrh	r3, [r0, #18]
   3972c:	tst	r3, #128	; 0x80
   39730:	bxne	lr
   39734:	str	r4, [sp, #-8]!
   39738:	mov	r4, r0
   3973c:	ldr	r3, [pc, #220]	; 39820 <fputs@plt+0x28730>
   39740:	ldr	r0, [r0, #12]
   39744:	add	r3, pc, r3
   39748:	ldr	r3, [r3, #64]	; 0x40
   3974c:	str	lr, [sp, #4]
   39750:	sub	sp, sp, #104	; 0x68
   39754:	mov	r1, sp
   39758:	blx	r3
   3975c:	cmp	r0, #0
   39760:	bne	397e4 <fputs@plt+0x286f4>
   39764:	ldr	r3, [sp, #20]
   39768:	cmp	r3, #0
   3976c:	beq	3979c <fputs@plt+0x286ac>
   39770:	cmp	r3, #1
   39774:	bhi	397c0 <fputs@plt+0x286d0>
   39778:	add	r1, r4, #32
   3977c:	add	r0, r4, #8
   39780:	bl	1a4c4 <fputs@plt+0x93d4>
   39784:	cmp	r0, #0
   39788:	bne	39808 <fputs@plt+0x28718>
   3978c:	add	sp, sp, #104	; 0x68
   39790:	ldr	r4, [sp]
   39794:	add	sp, sp, #4
   39798:	pop	{pc}		; (ldr pc, [sp], #4)
   3979c:	ldr	r1, [pc, #128]	; 39824 <fputs@plt+0x28734>
   397a0:	mov	r0, #28
   397a4:	ldr	r2, [r4, #32]
   397a8:	add	r1, pc, r1
   397ac:	bl	36384 <fputs@plt+0x25294>
   397b0:	add	sp, sp, #104	; 0x68
   397b4:	ldr	r4, [sp]
   397b8:	add	sp, sp, #4
   397bc:	pop	{pc}		; (ldr pc, [sp], #4)
   397c0:	ldr	r1, [pc, #96]	; 39828 <fputs@plt+0x28738>
   397c4:	mov	r0, #28
   397c8:	ldr	r2, [r4, #32]
   397cc:	add	r1, pc, r1
   397d0:	bl	36384 <fputs@plt+0x25294>
   397d4:	add	sp, sp, #104	; 0x68
   397d8:	ldr	r4, [sp]
   397dc:	add	sp, sp, #4
   397e0:	pop	{pc}		; (ldr pc, [sp], #4)
   397e4:	ldr	r1, [pc, #64]	; 3982c <fputs@plt+0x2873c>
   397e8:	mov	r0, #28
   397ec:	ldr	r2, [r4, #32]
   397f0:	add	r1, pc, r1
   397f4:	bl	36384 <fputs@plt+0x25294>
   397f8:	add	sp, sp, #104	; 0x68
   397fc:	ldr	r4, [sp]
   39800:	add	sp, sp, #4
   39804:	pop	{pc}		; (ldr pc, [sp], #4)
   39808:	ldr	r1, [pc, #32]	; 39830 <fputs@plt+0x28740>
   3980c:	mov	r0, #28
   39810:	ldr	r2, [r4, #32]
   39814:	add	r1, pc, r1
   39818:	bl	36384 <fputs@plt+0x25294>
   3981c:	b	3978c <fputs@plt+0x2869c>
   39820:	andeq	r5, r7, r4, lsl #23
   39824:	andeq	pc, r5, r4, asr r6	; <UNPREDICTABLE>
   39828:	andeq	pc, r5, r0, asr r6	; <UNPREDICTABLE>
   3982c:	strdeq	pc, [r5], -r4
   39830:	andeq	pc, r5, r4, lsr #12
   39834:	strd	r4, [sp, #-16]!
   39838:	mov	r5, r0
   3983c:	str	r6, [sp, #8]
   39840:	str	lr, [sp, #12]
   39844:	bl	39728 <fputs@plt+0x28638>
   39848:	mov	r0, r5
   3984c:	mov	r1, #0
   39850:	bl	38edc <fputs@plt+0x27dec>
   39854:	ldr	r4, [r5, #8]
   39858:	cmp	r4, #0
   3985c:	beq	398a0 <fputs@plt+0x287b0>
   39860:	ldr	r3, [r4, #32]
   39864:	cmp	r3, #0
   39868:	beq	3988c <fputs@plt+0x2879c>
   3986c:	ldr	r3, [r5, #28]
   39870:	mvn	r1, #0
   39874:	mov	r2, #0
   39878:	ldr	r0, [r4, #36]	; 0x24
   3987c:	str	r0, [r3, #8]
   39880:	str	r3, [r4, #36]	; 0x24
   39884:	str	r1, [r5, #12]
   39888:	str	r2, [r5, #28]
   3988c:	ldr	r3, [r4, #24]
   39890:	sub	r3, r3, #1
   39894:	cmp	r3, #0
   39898:	str	r3, [r4, #24]
   3989c:	beq	398b8 <fputs@plt+0x287c8>
   398a0:	mov	r0, r5
   398a4:	ldrd	r4, [sp]
   398a8:	ldr	r6, [sp, #8]
   398ac:	ldr	lr, [sp, #12]
   398b0:	add	sp, sp, #16
   398b4:	b	38c7c <fputs@plt+0x27b8c>
   398b8:	mov	r0, r5
   398bc:	bl	38e5c <fputs@plt+0x27d6c>
   398c0:	ldr	r3, [r4, #44]	; 0x2c
   398c4:	cmp	r3, #0
   398c8:	beq	398ec <fputs@plt+0x287fc>
   398cc:	ldr	r2, [r4, #40]	; 0x28
   398d0:	str	r2, [r3, #40]	; 0x28
   398d4:	ldr	r2, [r4, #40]	; 0x28
   398d8:	cmp	r2, #0
   398dc:	mov	r0, r4
   398e0:	strne	r3, [r2, #44]	; 0x2c
   398e4:	bl	19898 <fputs@plt+0x87a8>
   398e8:	b	398a0 <fputs@plt+0x287b0>
   398ec:	ldr	r1, [pc, #12]	; 39900 <fputs@plt+0x28810>
   398f0:	ldr	r2, [r4, #40]	; 0x28
   398f4:	add	r1, pc, r1
   398f8:	str	r2, [r1, #348]	; 0x15c
   398fc:	b	398d8 <fputs@plt+0x287e8>
   39900:	andeq	r9, r7, r4, asr pc
   39904:	ldr	ip, [pc, #252]	; 39a08 <fputs@plt+0x28918>
   39908:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3990c:	mov	r5, r3
   39910:	mov	r4, r2
   39914:	add	ip, pc, ip
   39918:	ldr	r3, [ip, #328]	; 0x148
   3991c:	strd	r6, [sp, #8]
   39920:	mov	r6, r0
   39924:	mov	r7, r1
   39928:	str	r8, [sp, #16]
   3992c:	str	lr, [sp, #20]
   39930:	sub	sp, sp, #8
   39934:	cmp	r3, #0
   39938:	beq	39940 <fputs@plt+0x28850>
   3993c:	blx	r3
   39940:	ldr	r0, [r6]
   39944:	mov	r1, sp
   39948:	ldr	r3, [r0]
   3994c:	ldr	r3, [r3, #24]
   39950:	blx	r3
   39954:	subs	r8, r0, #0
   39958:	bne	399c0 <fputs@plt+0x288d0>
   3995c:	ldrd	r2, [sp]
   39960:	cmp	r4, r2
   39964:	sbcs	r3, r5, r3
   39968:	bge	399ec <fputs@plt+0x288fc>
   3996c:	ldr	r0, [r6]
   39970:	mov	r3, r5
   39974:	mov	r2, r4
   39978:	ldr	r1, [r0]
   3997c:	ldr	r1, [r1, #16]
   39980:	blx	r1
   39984:	ldr	r3, [pc, #128]	; 39a0c <fputs@plt+0x2891c>
   39988:	mov	r8, r0
   3998c:	add	r3, pc, r3
   39990:	ldr	r3, [r3, #332]	; 0x14c
   39994:	cmp	r3, #0
   39998:	beq	399a0 <fputs@plt+0x288b0>
   3999c:	blx	r3
   399a0:	cmp	r8, #0
   399a4:	bne	399d4 <fputs@plt+0x288e4>
   399a8:	add	sp, sp, #8
   399ac:	ldrd	r4, [sp]
   399b0:	ldrd	r6, [sp, #8]
   399b4:	ldr	r8, [sp, #16]
   399b8:	add	sp, sp, #20
   399bc:	pop	{pc}		; (ldr pc, [sp], #4)
   399c0:	ldr	r3, [pc, #72]	; 39a10 <fputs@plt+0x28920>
   399c4:	add	r3, pc, r3
   399c8:	ldr	r3, [r3, #332]	; 0x14c
   399cc:	cmp	r3, #0
   399d0:	bne	3999c <fputs@plt+0x288ac>
   399d4:	ldr	r1, [pc, #56]	; 39a14 <fputs@plt+0x28924>
   399d8:	mov	r0, r8
   399dc:	ldr	r2, [r7]
   399e0:	add	r1, pc, r1
   399e4:	bl	36384 <fputs@plt+0x25294>
   399e8:	b	399a8 <fputs@plt+0x288b8>
   399ec:	ldr	r3, [pc, #36]	; 39a18 <fputs@plt+0x28928>
   399f0:	add	r3, pc, r3
   399f4:	ldr	r3, [r3, #332]	; 0x14c
   399f8:	cmp	r3, #0
   399fc:	beq	399a8 <fputs@plt+0x288b8>
   39a00:	blx	r3
   39a04:	b	399a8 <fputs@plt+0x288b8>
   39a08:	andeq	r9, r7, r4, lsr pc
   39a0c:			; <UNDEFINED> instruction: 0x00079ebc
   39a10:	andeq	r9, r7, r4, lsl #29
   39a14:	andeq	pc, r5, r4, ror r4	; <UNPREDICTABLE>
   39a18:	andeq	r9, r7, r8, asr lr
   39a1c:	ldr	r2, [pc, #40]	; 39a4c <fputs@plt+0x2895c>
   39a20:	mov	r0, #21
   39a24:	str	r4, [sp, #-8]!
   39a28:	ldr	r1, [pc, #32]	; 39a50 <fputs@plt+0x28960>
   39a2c:	str	lr, [sp, #4]
   39a30:	add	r2, pc, r2
   39a34:	add	r1, pc, r1
   39a38:	bl	36384 <fputs@plt+0x25294>
   39a3c:	ldr	r4, [sp]
   39a40:	add	sp, sp, #4
   39a44:	mov	r0, #0
   39a48:	pop	{pc}		; (ldr pc, [sp], #4)
   39a4c:	andeq	pc, r5, r0, asr #8
   39a50:	andeq	pc, r5, r4, asr #8
   39a54:	str	r4, [sp, #-8]!
   39a58:	subs	r4, r0, #0
   39a5c:	str	lr, [sp, #4]
   39a60:	beq	39ad0 <fputs@plt+0x289e0>
   39a64:	ldr	r3, [r4, #80]	; 0x50
   39a68:	movw	r2, #42647	; 0xa697
   39a6c:	movt	r2, #41001	; 0xa029
   39a70:	cmp	r3, r2
   39a74:	moveq	r0, #1
   39a78:	beq	39ab4 <fputs@plt+0x289c4>
   39a7c:	movw	r1, #4752	; 0x1290
   39a80:	movt	r1, #19319	; 0x4b77
   39a84:	movw	r2, #30982	; 0x7906
   39a88:	movt	r2, #61499	; 0xf03b
   39a8c:	cmp	r3, r1
   39a90:	cmpne	r3, r2
   39a94:	bne	39ac0 <fputs@plt+0x289d0>
   39a98:	ldr	r2, [pc, #80]	; 39af0 <fputs@plt+0x28a00>
   39a9c:	mov	r0, #21
   39aa0:	ldr	r1, [pc, #76]	; 39af4 <fputs@plt+0x28a04>
   39aa4:	add	r2, pc, r2
   39aa8:	add	r1, pc, r1
   39aac:	bl	36384 <fputs@plt+0x25294>
   39ab0:	mov	r0, #0
   39ab4:	ldr	r4, [sp]
   39ab8:	add	sp, sp, #4
   39abc:	pop	{pc}		; (ldr pc, [sp], #4)
   39ac0:	bl	39a1c <fputs@plt+0x2892c>
   39ac4:	cmp	r0, #0
   39ac8:	bne	39a98 <fputs@plt+0x289a8>
   39acc:	b	39ab4 <fputs@plt+0x289c4>
   39ad0:	ldr	r2, [pc, #32]	; 39af8 <fputs@plt+0x28a08>
   39ad4:	mov	r0, #21
   39ad8:	ldr	r1, [pc, #28]	; 39afc <fputs@plt+0x28a0c>
   39adc:	add	r2, pc, r2
   39ae0:	add	r1, pc, r1
   39ae4:	bl	36384 <fputs@plt+0x25294>
   39ae8:	mov	r0, r4
   39aec:	b	39ab4 <fputs@plt+0x289c4>
   39af0:	andeq	pc, r5, r4, lsl #8
   39af4:	ldrdeq	pc, [r5], -r0
   39af8:	andeq	r1, r6, r0, lsr r7
   39afc:	muleq	r5, r8, r3
   39b00:	strd	r4, [sp, #-16]!
   39b04:	mov	r4, r1
   39b08:	add	r1, r1, #8
   39b0c:	str	r6, [sp, #8]
   39b10:	mov	r6, r0
   39b14:	sub	r0, r0, #8
   39b18:	str	lr, [sp, #12]
   39b1c:	bl	1109c <realloc@plt>
   39b20:	subs	r5, r0, #0
   39b24:	beq	39b48 <fputs@plt+0x28a58>
   39b28:	asr	r3, r4, #31
   39b2c:	mov	r2, r4
   39b30:	strd	r2, [r5], #8
   39b34:	mov	r0, r5
   39b38:	ldrd	r4, [sp]
   39b3c:	ldr	r6, [sp, #8]
   39b40:	add	sp, sp, #12
   39b44:	pop	{pc}		; (ldr pc, [sp], #4)
   39b48:	ldr	r1, [pc, #20]	; 39b64 <fputs@plt+0x28a74>
   39b4c:	mov	r3, r4
   39b50:	mov	r0, #7
   39b54:	ldr	r2, [r6, #-8]
   39b58:	add	r1, pc, r1
   39b5c:	bl	36384 <fputs@plt+0x25294>
   39b60:	b	39b34 <fputs@plt+0x28a44>
   39b64:	andeq	pc, r5, ip, asr r3	; <UNPREDICTABLE>
   39b68:	add	r0, r0, #7
   39b6c:	strd	r4, [sp, #-16]!
   39b70:	bic	r4, r0, #7
   39b74:	str	r6, [sp, #8]
   39b78:	add	r0, r4, #8
   39b7c:	str	lr, [sp, #12]
   39b80:	bl	10ff4 <malloc@plt>
   39b84:	subs	r5, r0, #0
   39b88:	beq	39bac <fputs@plt+0x28abc>
   39b8c:	asr	r3, r4, #31
   39b90:	mov	r2, r4
   39b94:	strd	r2, [r5], #8
   39b98:	mov	r0, r5
   39b9c:	ldrd	r4, [sp]
   39ba0:	ldr	r6, [sp, #8]
   39ba4:	add	sp, sp, #12
   39ba8:	pop	{pc}		; (ldr pc, [sp], #4)
   39bac:	ldr	r1, [pc, #16]	; 39bc4 <fputs@plt+0x28ad4>
   39bb0:	mov	r2, r4
   39bb4:	mov	r0, #7
   39bb8:	add	r1, pc, r1
   39bbc:	bl	36384 <fputs@plt+0x25294>
   39bc0:	b	39b98 <fputs@plt+0x28aa8>
   39bc4:	andeq	pc, r5, r0, lsr #6
   39bc8:	strd	r4, [sp, #-16]!
   39bcc:	mov	r4, r2
   39bd0:	ldr	r0, [r2]
   39bd4:	str	r6, [sp, #8]
   39bd8:	str	lr, [sp, #12]
   39bdc:	bl	29ea0 <fputs@plt+0x18db0>
   39be0:	mov	r5, r0
   39be4:	ldr	r0, [r4, #4]
   39be8:	bl	32e54 <fputs@plt+0x21d64>
   39bec:	ldr	r1, [pc, #28]	; 39c10 <fputs@plt+0x28b20>
   39bf0:	mov	r2, r0
   39bf4:	mov	r0, r5
   39bf8:	ldrd	r4, [sp]
   39bfc:	ldr	r6, [sp, #8]
   39c00:	add	r1, pc, r1
   39c04:	ldr	lr, [sp, #12]
   39c08:	add	sp, sp, #16
   39c0c:	b	36384 <fputs@plt+0x25294>
   39c10:	andeq	pc, r5, ip, ror #2
   39c14:	cmp	r0, #0
   39c18:	str	r4, [sp, #-8]!
   39c1c:	str	lr, [sp, #4]
   39c20:	beq	39c40 <fputs@plt+0x28b50>
   39c24:	ldr	r3, [r0]
   39c28:	cmp	r3, #0
   39c2c:	movne	r0, #0
   39c30:	beq	39c60 <fputs@plt+0x28b70>
   39c34:	ldr	r4, [sp]
   39c38:	add	sp, sp, #4
   39c3c:	pop	{pc}		; (ldr pc, [sp], #4)
   39c40:	ldr	r1, [pc, #56]	; 39c80 <fputs@plt+0x28b90>
   39c44:	mov	r0, #21
   39c48:	add	r1, pc, r1
   39c4c:	bl	36384 <fputs@plt+0x25294>
   39c50:	ldr	r4, [sp]
   39c54:	add	sp, sp, #4
   39c58:	mov	r0, #1
   39c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   39c60:	ldr	r1, [pc, #28]	; 39c84 <fputs@plt+0x28b94>
   39c64:	mov	r0, #21
   39c68:	add	r1, pc, r1
   39c6c:	bl	36384 <fputs@plt+0x25294>
   39c70:	ldr	r4, [sp]
   39c74:	add	sp, sp, #4
   39c78:	mov	r0, #1
   39c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   39c80:			; <UNDEFINED> instruction: 0x0005f2b8
   39c84:	andeq	pc, r5, r0, asr #5
   39c88:	strd	r4, [sp, #-24]!	; 0xffffffe8
   39c8c:	mov	r5, r1
   39c90:	mov	r4, r0
   39c94:	strd	r6, [sp, #8]
   39c98:	str	r8, [sp, #16]
   39c9c:	str	lr, [sp, #20]
   39ca0:	bl	39c14 <fputs@plt+0x28b24>
   39ca4:	subs	r6, r0, #0
   39ca8:	movwne	r0, #8202	; 0x200a
   39cac:	bne	39d90 <fputs@plt+0x28ca0>
   39cb0:	ldr	r2, [r4, #40]	; 0x28
   39cb4:	movw	r3, #3491	; 0xda3
   39cb8:	movt	r3, #48626	; 0xbdf2
   39cbc:	cmp	r2, r3
   39cc0:	bne	39d60 <fputs@plt+0x28c70>
   39cc4:	ldr	r3, [r4, #76]	; 0x4c
   39cc8:	cmp	r3, #0
   39ccc:	bge	39d60 <fputs@plt+0x28c70>
   39cd0:	cmp	r5, #0
   39cd4:	ble	39de0 <fputs@plt+0x28cf0>
   39cd8:	ldrsh	r3, [r4, #68]	; 0x44
   39cdc:	cmp	r5, r3
   39ce0:	bgt	39de0 <fputs@plt+0x28cf0>
   39ce4:	ldr	r7, [r4, #60]	; 0x3c
   39ce8:	sub	r5, r5, #1
   39cec:	movw	r2, #9312	; 0x2460
   39cf0:	add	r3, r5, r5, lsl #2
   39cf4:	add	r7, r7, r3, lsl #3
   39cf8:	ldrh	r3, [r7, #8]
   39cfc:	tst	r2, r3
   39d00:	bne	39d10 <fputs@plt+0x28c20>
   39d04:	ldr	r3, [r7, #24]
   39d08:	cmp	r3, #0
   39d0c:	beq	39d18 <fputs@plt+0x28c28>
   39d10:	mov	r0, r7
   39d14:	bl	209a4 <fputs@plt+0xf8b4>
   39d18:	ldr	r0, [r4]
   39d1c:	mov	r3, #1
   39d20:	mov	r1, #0
   39d24:	strh	r3, [r7, #8]
   39d28:	ldr	r3, [r0, #240]	; 0xf0
   39d2c:	str	r1, [r0, #52]	; 0x34
   39d30:	cmp	r3, r1
   39d34:	beq	39d3c <fputs@plt+0x28c4c>
   39d38:	bl	2105c <fputs@plt+0xff6c>
   39d3c:	ldrsb	r3, [r4, #89]	; 0x59
   39d40:	cmp	r3, #0
   39d44:	blt	39dac <fputs@plt+0x28cbc>
   39d48:	mov	r0, r6
   39d4c:	ldrd	r4, [sp]
   39d50:	ldrd	r6, [sp, #8]
   39d54:	ldr	r8, [sp, #16]
   39d58:	add	sp, sp, #20
   39d5c:	pop	{pc}		; (ldr pc, [sp], #4)
   39d60:	ldr	r3, [r4]
   39d64:	mov	r5, #21
   39d68:	mov	r1, r5
   39d6c:	mov	r0, r3
   39d70:	str	r5, [r3, #52]	; 0x34
   39d74:	bl	2105c <fputs@plt+0xff6c>
   39d78:	ldr	r1, [pc, #128]	; 39e00 <fputs@plt+0x28d10>
   39d7c:	mov	r0, r5
   39d80:	ldr	r2, [r4, #168]	; 0xa8
   39d84:	add	r1, pc, r1
   39d88:	bl	36384 <fputs@plt+0x25294>
   39d8c:	movw	r0, #8210	; 0x2012
   39d90:	movt	r0, #1
   39d94:	ldrd	r4, [sp]
   39d98:	ldrd	r6, [sp, #8]
   39d9c:	ldr	r8, [sp, #16]
   39da0:	ldr	lr, [sp, #20]
   39da4:	add	sp, sp, #24
   39da8:	b	3642c <fputs@plt+0x2533c>
   39dac:	cmp	r5, #31
   39db0:	ldr	r3, [r4, #188]	; 0xbc
   39db4:	bgt	39dd4 <fputs@plt+0x28ce4>
   39db8:	mov	r2, #1
   39dbc:	ands	r2, r3, r2, lsl r5
   39dc0:	beq	39dd4 <fputs@plt+0x28ce4>
   39dc4:	ldrb	r3, [r4, #87]	; 0x57
   39dc8:	orr	r3, r3, #1
   39dcc:	strb	r3, [r4, #87]	; 0x57
   39dd0:	b	39d48 <fputs@plt+0x28c58>
   39dd4:	cmn	r3, #1
   39dd8:	bne	39d48 <fputs@plt+0x28c58>
   39ddc:	b	39dc4 <fputs@plt+0x28cd4>
   39de0:	ldr	r3, [r4]
   39de4:	mov	r2, #25
   39de8:	mov	r1, r2
   39dec:	mov	r6, r2
   39df0:	mov	r0, r3
   39df4:	str	r2, [r3, #52]	; 0x34
   39df8:	bl	2105c <fputs@plt+0xff6c>
   39dfc:	b	39d48 <fputs@plt+0x28c58>
   39e00:	ldrdeq	pc, [r5], -r4
   39e04:	strd	r4, [sp, #-32]!	; 0xffffffe0
   39e08:	mov	r4, r1
   39e0c:	strd	r6, [sp, #8]
   39e10:	mov	r7, r0
   39e14:	strd	r8, [sp, #16]
   39e18:	mov	r9, r2
   39e1c:	str	sl, [sp, #24]
   39e20:	mov	sl, r3
   39e24:	str	lr, [sp, #28]
   39e28:	sub	sp, sp, #8
   39e2c:	ldrb	r6, [sp, #44]	; 0x2c
   39e30:	ldr	r8, [sp, #40]	; 0x28
   39e34:	bl	39c88 <fputs@plt+0x28b98>
   39e38:	subs	r5, r0, #0
   39e3c:	bne	39efc <fputs@plt+0x28e0c>
   39e40:	cmp	r9, #0
   39e44:	beq	39edc <fputs@plt+0x28dec>
   39e48:	add	r4, r4, r4, lsl #2
   39e4c:	ldr	r0, [r7, #60]	; 0x3c
   39e50:	mov	r3, r6
   39e54:	mov	r2, sl
   39e58:	mov	r1, r9
   39e5c:	str	r8, [sp]
   39e60:	lsl	r4, r4, #3
   39e64:	sub	r4, r4, #40	; 0x28
   39e68:	add	r4, r0, r4
   39e6c:	mov	r0, r4
   39e70:	bl	2c78c <fputs@plt+0x1b69c>
   39e74:	adds	r6, r6, #0
   39e78:	movne	r6, #1
   39e7c:	cmp	r0, #0
   39e80:	movne	r6, #0
   39e84:	cmp	r6, #0
   39e88:	bne	39f14 <fputs@plt+0x28e24>
   39e8c:	ldr	r3, [r7]
   39e90:	cmp	r0, #0
   39e94:	str	r0, [r3, #52]	; 0x34
   39e98:	beq	39f44 <fputs@plt+0x28e54>
   39e9c:	movw	r4, #3082	; 0xc0a
   39ea0:	mov	r5, r0
   39ea4:	sub	r4, r0, r4
   39ea8:	clz	r4, r4
   39eac:	lsr	r4, r4, #5
   39eb0:	mov	r0, r3
   39eb4:	mov	r1, r5
   39eb8:	bl	2105c <fputs@plt+0xff6c>
   39ebc:	ldr	r0, [r7]
   39ec0:	ldrb	r3, [r0, #69]	; 0x45
   39ec4:	cmp	r3, #0
   39ec8:	movne	r4, #1
   39ecc:	cmp	r4, #0
   39ed0:	bne	39f68 <fputs@plt+0x28e78>
   39ed4:	ldr	r3, [r0, #56]	; 0x38
   39ed8:	and	r5, r5, r3
   39edc:	mov	r0, r5
   39ee0:	add	sp, sp, #8
   39ee4:	ldrd	r4, [sp]
   39ee8:	ldrd	r6, [sp, #8]
   39eec:	ldrd	r8, [sp, #16]
   39ef0:	ldr	sl, [sp, #24]
   39ef4:	add	sp, sp, #28
   39ef8:	pop	{pc}		; (ldr pc, [sp], #4)
   39efc:	sub	r3, r8, #1
   39f00:	cmn	r3, #3
   39f04:	bhi	39edc <fputs@plt+0x28dec>
   39f08:	mov	r0, r9
   39f0c:	blx	r8
   39f10:	b	39edc <fputs@plt+0x28dec>
   39f14:	ldrh	r2, [r4, #8]
   39f18:	ldr	r3, [r7]
   39f1c:	tst	r2, #2
   39f20:	beq	39f40 <fputs@plt+0x28e50>
   39f24:	ldrb	r1, [r3, #66]	; 0x42
   39f28:	ldrb	r2, [r4, #10]
   39f2c:	cmp	r2, r1
   39f30:	beq	39f40 <fputs@plt+0x28e50>
   39f34:	mov	r0, r4
   39f38:	bl	2d870 <fputs@plt+0x1c780>
   39f3c:	b	39e8c <fputs@plt+0x28d9c>
   39f40:	str	r5, [r3, #52]	; 0x34
   39f44:	ldr	r2, [r3, #240]	; 0xf0
   39f48:	cmp	r2, #0
   39f4c:	beq	39f58 <fputs@plt+0x28e68>
   39f50:	mov	r4, #0
   39f54:	b	39eb0 <fputs@plt+0x28dc0>
   39f58:	mov	r0, r3
   39f5c:	ldrb	r3, [r3, #69]	; 0x45
   39f60:	cmp	r3, #0
   39f64:	beq	39ed4 <fputs@plt+0x28de4>
   39f68:	add	sp, sp, #8
   39f6c:	ldrd	r4, [sp]
   39f70:	ldrd	r6, [sp, #8]
   39f74:	ldrd	r8, [sp, #16]
   39f78:	ldr	sl, [sp, #24]
   39f7c:	ldr	lr, [sp, #28]
   39f80:	add	sp, sp, #32
   39f84:	b	210dc <fputs@plt+0xffec>
   39f88:	push	{lr}		; (str lr, [sp, #-4]!)
   39f8c:	sub	sp, sp, #12
   39f90:	mov	lr, #0
   39f94:	ldr	ip, [sp, #16]
   39f98:	stm	sp, {ip, lr}
   39f9c:	bl	39e04 <fputs@plt+0x28d14>
   39fa0:	add	sp, sp, #12
   39fa4:	pop	{pc}		; (ldr pc, [sp], #4)
   39fa8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   39fac:	ldrd	r4, [sp, #24]
   39fb0:	str	r6, [sp, #8]
   39fb4:	strd	r8, [sp, #12]
   39fb8:	mov	r9, #0
   39fbc:	mvn	r8, #-2147483648	; 0x80000000
   39fc0:	str	lr, [sp, #20]
   39fc4:	ldr	r6, [sp, #32]
   39fc8:	cmp	r5, r9
   39fcc:	cmpeq	r4, r8
   39fd0:	bls	3a008 <fputs@plt+0x28f18>
   39fd4:	mov	r3, r2
   39fd8:	sub	r2, r6, #1
   39fdc:	cmn	r2, #3
   39fe0:	bls	39ffc <fputs@plt+0x28f0c>
   39fe4:	ldrd	r4, [sp]
   39fe8:	mov	r0, #18
   39fec:	ldr	r6, [sp, #8]
   39ff0:	ldrd	r8, [sp, #12]
   39ff4:	add	sp, sp, #20
   39ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   39ffc:	mov	r0, r3
   3a000:	blx	r6
   3a004:	b	39fe4 <fputs@plt+0x28ef4>
   3a008:	mov	ip, #0
   3a00c:	mov	r3, r4
   3a010:	str	r6, [sp, #24]
   3a014:	ldrd	r4, [sp]
   3a018:	str	ip, [sp, #28]
   3a01c:	ldr	r6, [sp, #8]
   3a020:	ldrd	r8, [sp, #12]
   3a024:	ldr	lr, [sp, #20]
   3a028:	add	sp, sp, #24
   3a02c:	b	39e04 <fputs@plt+0x28d14>
   3a030:	push	{lr}		; (str lr, [sp, #-4]!)
   3a034:	sub	sp, sp, #12
   3a038:	mov	lr, #1
   3a03c:	ldr	ip, [sp, #16]
   3a040:	stm	sp, {ip, lr}
   3a044:	bl	39e04 <fputs@plt+0x28d14>
   3a048:	add	sp, sp, #12
   3a04c:	pop	{pc}		; (ldr pc, [sp], #4)
   3a050:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3a054:	ldrd	r4, [sp, #24]
   3a058:	strd	r6, [sp, #8]
   3a05c:	mov	r7, #0
   3a060:	mvn	r6, #-2147483648	; 0x80000000
   3a064:	ldrb	ip, [sp, #36]	; 0x24
   3a068:	str	r8, [sp, #16]
   3a06c:	str	lr, [sp, #20]
   3a070:	cmp	r5, r7
   3a074:	cmpeq	r4, r6
   3a078:	ldr	r6, [sp, #32]
   3a07c:	bhi	3a0ac <fputs@plt+0x28fbc>
   3a080:	cmp	ip, #4
   3a084:	mov	r3, r4
   3a088:	str	r6, [sp, #24]
   3a08c:	moveq	ip, #2
   3a090:	ldrd	r4, [sp]
   3a094:	str	ip, [sp, #28]
   3a098:	ldrd	r6, [sp, #8]
   3a09c:	ldr	r8, [sp, #16]
   3a0a0:	ldr	lr, [sp, #20]
   3a0a4:	add	sp, sp, #24
   3a0a8:	b	39e04 <fputs@plt+0x28d14>
   3a0ac:	mov	r3, r2
   3a0b0:	sub	r2, r6, #1
   3a0b4:	cmn	r2, #3
   3a0b8:	bls	3a0d4 <fputs@plt+0x28fe4>
   3a0bc:	ldrd	r4, [sp]
   3a0c0:	mov	r0, #18
   3a0c4:	ldrd	r6, [sp, #8]
   3a0c8:	ldr	r8, [sp, #16]
   3a0cc:	add	sp, sp, #20
   3a0d0:	pop	{pc}		; (ldr pc, [sp], #4)
   3a0d4:	mov	r0, r3
   3a0d8:	blx	r6
   3a0dc:	b	3a0bc <fputs@plt+0x28fcc>
   3a0e0:	push	{lr}		; (str lr, [sp, #-4]!)
   3a0e4:	sub	sp, sp, #12
   3a0e8:	mov	lr, #2
   3a0ec:	ldr	ip, [sp, #16]
   3a0f0:	stm	sp, {ip, lr}
   3a0f4:	bl	39e04 <fputs@plt+0x28d14>
   3a0f8:	add	sp, sp, #12
   3a0fc:	pop	{pc}		; (ldr pc, [sp], #4)
   3a100:	strd	r4, [sp, #-16]!
   3a104:	mov	r4, r1
   3a108:	str	r6, [sp, #8]
   3a10c:	mov	r6, r0
   3a110:	str	lr, [sp, #12]
   3a114:	vpush	{d8}
   3a118:	vmov.f64	d8, d0
   3a11c:	bl	39c88 <fputs@plt+0x28b98>
   3a120:	subs	r5, r0, #0
   3a124:	beq	3a140 <fputs@plt+0x29050>
   3a128:	vpop	{d8}
   3a12c:	mov	r0, r5
   3a130:	ldrd	r4, [sp]
   3a134:	ldr	r6, [sp, #8]
   3a138:	add	sp, sp, #12
   3a13c:	pop	{pc}		; (ldr pc, [sp], #4)
   3a140:	add	r4, r4, r4, lsl #2
   3a144:	ldr	r0, [r6, #60]	; 0x3c
   3a148:	vmov.f64	d0, d8
   3a14c:	lsl	r4, r4, #3
   3a150:	sub	r4, r4, #40	; 0x28
   3a154:	add	r0, r0, r4
   3a158:	bl	2122c <fputs@plt+0x1013c>
   3a15c:	b	3a128 <fputs@plt+0x29038>
   3a160:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3a164:	mov	r4, r1
   3a168:	strd	r6, [sp, #8]
   3a16c:	mov	r6, r2
   3a170:	mov	r7, r3
   3a174:	str	r8, [sp, #16]
   3a178:	mov	r8, r0
   3a17c:	str	lr, [sp, #20]
   3a180:	bl	39c88 <fputs@plt+0x28b98>
   3a184:	subs	r5, r0, #0
   3a188:	bne	3a1bc <fputs@plt+0x290cc>
   3a18c:	add	r4, r4, r4, lsl #2
   3a190:	ldr	r3, [r8, #60]	; 0x3c
   3a194:	movw	r1, #9312	; 0x2460
   3a198:	lsl	r4, r4, #3
   3a19c:	sub	r4, r4, #40	; 0x28
   3a1a0:	add	r0, r3, r4
   3a1a4:	ldrh	r2, [r0, #8]
   3a1a8:	tst	r1, r2
   3a1ac:	moveq	r2, #4
   3a1b0:	strdeq	r6, [r3, r4]
   3a1b4:	strheq	r2, [r0, #8]
   3a1b8:	bne	3a1d4 <fputs@plt+0x290e4>
   3a1bc:	mov	r0, r5
   3a1c0:	ldrd	r4, [sp]
   3a1c4:	ldrd	r6, [sp, #8]
   3a1c8:	ldr	r8, [sp, #16]
   3a1cc:	add	sp, sp, #20
   3a1d0:	pop	{pc}		; (ldr pc, [sp], #4)
   3a1d4:	mov	r2, r6
   3a1d8:	mov	r3, r7
   3a1dc:	bl	212a4 <fputs@plt+0x101b4>
   3a1e0:	b	3a1bc <fputs@plt+0x290cc>
   3a1e4:	asr	r3, r2, #31
   3a1e8:	b	3a160 <fputs@plt+0x29070>
   3a1ec:	b	39c88 <fputs@plt+0x28b98>
   3a1f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3a1f4:	mov	r4, r1
   3a1f8:	strd	r6, [sp, #8]
   3a1fc:	mov	r6, r2
   3a200:	mov	r7, r0
   3a204:	str	r8, [sp, #16]
   3a208:	str	lr, [sp, #20]
   3a20c:	bl	39c88 <fputs@plt+0x28b98>
   3a210:	subs	r5, r0, #0
   3a214:	beq	3a230 <fputs@plt+0x29140>
   3a218:	mov	r0, r5
   3a21c:	ldrd	r4, [sp]
   3a220:	ldrd	r6, [sp, #8]
   3a224:	ldr	r8, [sp, #16]
   3a228:	add	sp, sp, #20
   3a22c:	pop	{pc}		; (ldr pc, [sp], #4)
   3a230:	add	r4, r4, r4, lsl #2
   3a234:	ldr	r0, [r7, #60]	; 0x3c
   3a238:	mov	r1, r6
   3a23c:	lsl	r4, r4, #3
   3a240:	sub	r4, r4, #40	; 0x28
   3a244:	add	r0, r0, r4
   3a248:	bl	20f48 <fputs@plt+0xfe58>
   3a24c:	b	3a218 <fputs@plt+0x29128>
   3a250:	strd	r4, [sp, #-16]!
   3a254:	mov	r5, r0
   3a258:	mov	r0, r2
   3a25c:	str	r6, [sp, #8]
   3a260:	mov	r4, r2
   3a264:	mov	r6, r1
   3a268:	str	lr, [sp, #12]
   3a26c:	sub	sp, sp, #8
   3a270:	bl	29efc <fputs@plt+0x18e0c>
   3a274:	sub	r0, r0, #1
   3a278:	cmp	r0, #3
   3a27c:	addls	pc, pc, r0, lsl #2
   3a280:	b	3a364 <fputs@plt+0x29274>
   3a284:	b	3a320 <fputs@plt+0x29230>
   3a288:	b	3a2fc <fputs@plt+0x2920c>
   3a28c:	b	3a2c4 <fputs@plt+0x291d4>
   3a290:	b	3a294 <fputs@plt+0x291a4>
   3a294:	ldrh	r3, [r4, #8]
   3a298:	tst	r3, #16384	; 0x4000
   3a29c:	beq	3a344 <fputs@plt+0x29254>
   3a2a0:	ldr	r2, [r4]
   3a2a4:	mov	r1, r6
   3a2a8:	mov	r0, r5
   3a2ac:	add	sp, sp, #8
   3a2b0:	ldrd	r4, [sp]
   3a2b4:	ldr	r6, [sp, #8]
   3a2b8:	ldr	lr, [sp, #12]
   3a2bc:	add	sp, sp, #16
   3a2c0:	b	3a1f0 <fputs@plt+0x29100>
   3a2c4:	ldrb	r2, [r4, #10]
   3a2c8:	mvn	r3, #0
   3a2cc:	mov	r1, r6
   3a2d0:	mov	r0, r5
   3a2d4:	str	r3, [sp]
   3a2d8:	ldr	r3, [r4, #12]
   3a2dc:	str	r2, [sp, #4]
   3a2e0:	ldr	r2, [r4, #16]
   3a2e4:	bl	39e04 <fputs@plt+0x28d14>
   3a2e8:	add	sp, sp, #8
   3a2ec:	ldrd	r4, [sp]
   3a2f0:	ldr	r6, [sp, #8]
   3a2f4:	add	sp, sp, #12
   3a2f8:	pop	{pc}		; (ldr pc, [sp], #4)
   3a2fc:	vldr	d0, [r4]
   3a300:	mov	r1, r6
   3a304:	mov	r0, r5
   3a308:	add	sp, sp, #8
   3a30c:	ldrd	r4, [sp]
   3a310:	ldr	r6, [sp, #8]
   3a314:	ldr	lr, [sp, #12]
   3a318:	add	sp, sp, #16
   3a31c:	b	3a100 <fputs@plt+0x29010>
   3a320:	ldrd	r2, [r4]
   3a324:	mov	r1, r6
   3a328:	mov	r0, r5
   3a32c:	add	sp, sp, #8
   3a330:	ldrd	r4, [sp]
   3a334:	ldr	r6, [sp, #8]
   3a338:	ldr	lr, [sp, #12]
   3a33c:	add	sp, sp, #16
   3a340:	b	3a160 <fputs@plt+0x29070>
   3a344:	mvn	r2, #0
   3a348:	mov	r1, r6
   3a34c:	ldr	r3, [r4, #12]
   3a350:	mov	r0, r5
   3a354:	str	r2, [sp]
   3a358:	ldr	r2, [r4, #16]
   3a35c:	bl	39f88 <fputs@plt+0x28e98>
   3a360:	b	3a2e8 <fputs@plt+0x291f8>
   3a364:	mov	r1, r6
   3a368:	mov	r0, r5
   3a36c:	add	sp, sp, #8
   3a370:	ldrd	r4, [sp]
   3a374:	ldr	r6, [sp, #8]
   3a378:	ldr	lr, [sp, #12]
   3a37c:	add	sp, sp, #16
   3a380:	b	3a1ec <fputs@plt+0x290fc>
   3a384:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3a388:	strd	r6, [sp, #8]
   3a38c:	mov	r7, r3
   3a390:	ldr	r3, [r0]
   3a394:	str	r8, [sp, #16]
   3a398:	str	lr, [sp, #20]
   3a39c:	ldr	r4, [r3, #92]	; 0x5c
   3a3a0:	asr	r5, r4, #31
   3a3a4:	cmp	r5, r7
   3a3a8:	cmpeq	r4, r2
   3a3ac:	bcs	3a3dc <fputs@plt+0x292ec>
   3a3b0:	ldrb	r2, [r3, #69]	; 0x45
   3a3b4:	cmp	r2, #0
   3a3b8:	moveq	r0, #18
   3a3bc:	bne	3a40c <fputs@plt+0x2931c>
   3a3c0:	ldr	r3, [r3, #56]	; 0x38
   3a3c4:	ldrd	r4, [sp]
   3a3c8:	ldrd	r6, [sp, #8]
   3a3cc:	and	r0, r0, r3
   3a3d0:	ldr	r8, [sp, #16]
   3a3d4:	add	sp, sp, #20
   3a3d8:	pop	{pc}		; (ldr pc, [sp], #4)
   3a3dc:	mov	r4, r0
   3a3e0:	bl	3a1f0 <fputs@plt+0x29100>
   3a3e4:	ldr	r3, [r4]
   3a3e8:	movw	r2, #3082	; 0xc0a
   3a3ec:	sub	r2, r0, r2
   3a3f0:	clz	r2, r2
   3a3f4:	lsr	r2, r2, #5
   3a3f8:	ldrb	r1, [r3, #69]	; 0x45
   3a3fc:	cmp	r1, #0
   3a400:	movne	r2, #1
   3a404:	cmp	r2, #0
   3a408:	beq	3a3c0 <fputs@plt+0x292d0>
   3a40c:	mov	r0, r3
   3a410:	ldrd	r4, [sp]
   3a414:	ldrd	r6, [sp, #8]
   3a418:	ldr	r8, [sp, #16]
   3a41c:	ldr	lr, [sp, #20]
   3a420:	add	sp, sp, #24
   3a424:	b	210dc <fputs@plt+0xffec>
   3a428:	strd	r4, [sp, #-12]!
   3a42c:	mov	r4, #0
   3a430:	mov	r5, r0
   3a434:	str	lr, [sp, #8]
   3a438:	sub	sp, sp, #108	; 0x6c
   3a43c:	mov	ip, #256	; 0x100
   3a440:	ldr	lr, [r0, #92]	; 0x5c
   3a444:	mov	r0, #70	; 0x46
   3a448:	add	r3, sp, #32
   3a44c:	str	r5, [sp, #4]
   3a450:	str	r4, [sp, #16]
   3a454:	add	r4, sp, #4
   3a458:	str	r3, [sp, #8]
   3a45c:	str	r0, [sp, #20]
   3a460:	mov	r0, r4
   3a464:	str	r3, [sp, #12]
   3a468:	str	lr, [sp, #24]
   3a46c:	strh	ip, [sp, #28]
   3a470:	bl	312b0 <fputs@plt+0x201c0>
   3a474:	mov	r0, r4
   3a478:	bl	240c4 <fputs@plt+0x12fd4>
   3a47c:	ldrb	r3, [sp, #28]
   3a480:	mov	r1, r0
   3a484:	cmp	r3, #1
   3a488:	bne	3a494 <fputs@plt+0x293a4>
   3a48c:	mov	r0, r5
   3a490:	bl	20390 <fputs@plt+0xf2a0>
   3a494:	mov	r0, r1
   3a498:	add	sp, sp, #108	; 0x6c
   3a49c:	ldrd	r4, [sp]
   3a4a0:	add	sp, sp, #8
   3a4a4:	pop	{pc}		; (ldr pc, [sp], #4)
   3a4a8:	push	{r2, r3}
   3a4ac:	movw	r3, #3082	; 0xc0a
   3a4b0:	cmp	r1, r3
   3a4b4:	strd	r4, [sp, #-16]!
   3a4b8:	mov	r5, r1
   3a4bc:	mov	r4, r0
   3a4c0:	str	r6, [sp, #8]
   3a4c4:	str	lr, [sp, #12]
   3a4c8:	sub	sp, sp, #16
   3a4cc:	str	r1, [r0, #52]	; 0x34
   3a4d0:	ldr	r6, [sp, #32]
   3a4d4:	beq	3a5b8 <fputs@plt+0x294c8>
   3a4d8:	and	r3, r1, #251	; 0xfb
   3a4dc:	cmp	r3, #10
   3a4e0:	bne	3a55c <fputs@plt+0x2946c>
   3a4e4:	bl	1a19c <fputs@plt+0x90ac>
   3a4e8:	cmp	r6, #0
   3a4ec:	beq	3a5c4 <fputs@plt+0x294d4>
   3a4f0:	ldr	r3, [r4, #240]	; 0xf0
   3a4f4:	cmp	r3, #0
   3a4f8:	beq	3a588 <fputs@plt+0x29498>
   3a4fc:	add	r3, sp, #36	; 0x24
   3a500:	mov	r1, r6
   3a504:	mov	r2, r3
   3a508:	mov	r0, r4
   3a50c:	str	r3, [sp, #12]
   3a510:	bl	3a428 <fputs@plt+0x29338>
   3a514:	ldr	r3, [r4, #240]	; 0xf0
   3a518:	cmp	r3, #0
   3a51c:	beq	3a540 <fputs@plt+0x29450>
   3a520:	ldr	ip, [pc, #164]	; 3a5cc <fputs@plt+0x294dc>
   3a524:	mov	r1, r0
   3a528:	mvn	r2, #0
   3a52c:	mov	r0, r3
   3a530:	mov	r3, #1
   3a534:	add	ip, pc, ip
   3a538:	str	ip, [sp]
   3a53c:	bl	2c78c <fputs@plt+0x1b69c>
   3a540:	add	sp, sp, #16
   3a544:	ldrd	r4, [sp]
   3a548:	ldr	r6, [sp, #8]
   3a54c:	ldr	lr, [sp, #12]
   3a550:	add	sp, sp, #16
   3a554:	add	sp, sp, #8
   3a558:	bx	lr
   3a55c:	cmp	r6, #0
   3a560:	bne	3a4f0 <fputs@plt+0x29400>
   3a564:	cmp	r1, #0
   3a568:	bne	3a578 <fputs@plt+0x29488>
   3a56c:	ldr	r3, [r0, #240]	; 0xf0
   3a570:	cmp	r3, #0
   3a574:	beq	3a540 <fputs@plt+0x29450>
   3a578:	mov	r1, r5
   3a57c:	mov	r0, r4
   3a580:	bl	2105c <fputs@plt+0xff6c>
   3a584:	b	3a540 <fputs@plt+0x29450>
   3a588:	mov	r2, #40	; 0x28
   3a58c:	mov	r3, #0
   3a590:	mov	r0, r4
   3a594:	bl	2416c <fputs@plt+0x1307c>
   3a598:	cmp	r0, #0
   3a59c:	streq	r0, [r4, #240]	; 0xf0
   3a5a0:	beq	3a540 <fputs@plt+0x29450>
   3a5a4:	mov	r3, #1
   3a5a8:	strh	r3, [r0, #8]
   3a5ac:	str	r4, [r0, #32]
   3a5b0:	str	r0, [r4, #240]	; 0xf0
   3a5b4:	b	3a4fc <fputs@plt+0x2940c>
   3a5b8:	cmp	r6, #0
   3a5bc:	bne	3a4f0 <fputs@plt+0x29400>
   3a5c0:	b	3a578 <fputs@plt+0x29488>
   3a5c4:	str	r5, [r4, #52]	; 0x34
   3a5c8:	b	3a578 <fputs@plt+0x29488>
   3a5cc:			; <UNDEFINED> instruction: 0xfffd9160
   3a5d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3a5d4:	subs	r5, r1, #0
   3a5d8:	strd	r6, [sp, #8]
   3a5dc:	strd	r8, [sp, #16]
   3a5e0:	strd	sl, [sp, #24]
   3a5e4:	str	lr, [sp, #32]
   3a5e8:	sub	sp, sp, #44	; 0x2c
   3a5ec:	ldr	fp, [sp, #80]	; 0x50
   3a5f0:	ldr	r4, [sp, #84]	; 0x54
   3a5f4:	ldr	r8, [sp, #88]	; 0x58
   3a5f8:	ldr	r7, [sp, #92]	; 0x5c
   3a5fc:	ldr	sl, [sp, #96]	; 0x60
   3a600:	beq	3a768 <fputs@plt+0x29678>
   3a604:	cmp	r4, #0
   3a608:	beq	3a738 <fputs@plt+0x29648>
   3a60c:	orrs	r1, r7, r8
   3a610:	bne	3a768 <fputs@plt+0x29678>
   3a614:	add	r1, r2, #1
   3a618:	cmp	r1, #128	; 0x80
   3a61c:	bhi	3a768 <fputs@plt+0x29678>
   3a620:	str	r0, [sp, #24]
   3a624:	mov	r0, r5
   3a628:	mov	r6, r2
   3a62c:	str	r3, [sp, #28]
   3a630:	bl	10f34 <strlen@plt>
   3a634:	bic	r9, r0, #-1073741824	; 0xc0000000
   3a638:	ldr	r3, [sp, #28]
   3a63c:	bic	r9, r9, #255	; 0xff
   3a640:	cmp	r9, #0
   3a644:	bne	3a768 <fputs@plt+0x29678>
   3a648:	and	r2, r3, #7
   3a64c:	and	r3, r3, #2048	; 0x800
   3a650:	cmp	r2, #4
   3a654:	strd	r2, [sp, #32]
   3a658:	beq	3a7d8 <fputs@plt+0x296e8>
   3a65c:	cmp	r2, #5
   3a660:	beq	3a7f0 <fputs@plt+0x29700>
   3a664:	uxtb	r3, r2
   3a668:	str	r3, [sp, #28]
   3a66c:	mov	r0, #0
   3a670:	mov	r2, r6
   3a674:	ldr	r3, [sp, #28]
   3a678:	mov	r1, r5
   3a67c:	str	r0, [sp]
   3a680:	ldr	r0, [sp, #24]
   3a684:	bl	24344 <fputs@plt+0x13254>
   3a688:	cmp	r0, #0
   3a68c:	beq	3a6a4 <fputs@plt+0x295b4>
   3a690:	ldrh	r3, [r0, #2]
   3a694:	ldr	r2, [sp, #32]
   3a698:	and	r3, r3, #3
   3a69c:	cmp	r3, r2
   3a6a0:	beq	3a790 <fputs@plt+0x296a0>
   3a6a4:	mov	r0, #1
   3a6a8:	mov	r1, r5
   3a6ac:	ldr	r3, [sp, #28]
   3a6b0:	mov	r2, r6
   3a6b4:	str	r0, [sp]
   3a6b8:	ldr	r0, [sp, #24]
   3a6bc:	bl	24344 <fputs@plt+0x13254>
   3a6c0:	subs	r5, r0, #0
   3a6c4:	beq	3a7e8 <fputs@plt+0x296f8>
   3a6c8:	ldr	r1, [r5, #24]
   3a6cc:	ldr	r0, [sp, #24]
   3a6d0:	bl	1e26c <fputs@plt+0xd17c>
   3a6d4:	cmp	sl, #0
   3a6d8:	beq	3a6e8 <fputs@plt+0x295f8>
   3a6dc:	ldr	r3, [sl]
   3a6e0:	add	r3, r3, #1
   3a6e4:	str	r3, [sl]
   3a6e8:	ldrh	r3, [r5, #2]
   3a6ec:	cmp	r4, #0
   3a6f0:	moveq	r4, r8
   3a6f4:	strb	r6, [r5]
   3a6f8:	ldr	r2, [sp, #36]	; 0x24
   3a6fc:	str	fp, [r5, #4]
   3a700:	str	r4, [r5, #12]
   3a704:	and	r3, r3, #3
   3a708:	str	r7, [r5, #16]
   3a70c:	str	sl, [r5, #24]
   3a710:	orr	r3, r3, r2
   3a714:	strh	r3, [r5, #2]
   3a718:	mov	r0, r9
   3a71c:	add	sp, sp, #44	; 0x2c
   3a720:	ldrd	r4, [sp]
   3a724:	ldrd	r6, [sp, #8]
   3a728:	ldrd	r8, [sp, #16]
   3a72c:	ldrd	sl, [sp, #24]
   3a730:	add	sp, sp, #32
   3a734:	pop	{pc}		; (ldr pc, [sp], #4)
   3a738:	clz	r1, r8
   3a73c:	cmp	r7, #0
   3a740:	lsr	r1, r1, #5
   3a744:	moveq	r1, #0
   3a748:	cmp	r1, #0
   3a74c:	bne	3a768 <fputs@plt+0x29678>
   3a750:	adds	r1, r8, #0
   3a754:	movne	r1, #1
   3a758:	cmp	r7, #0
   3a75c:	movne	r1, #0
   3a760:	cmp	r1, #0
   3a764:	beq	3a614 <fputs@plt+0x29524>
   3a768:	movw	r0, #3720	; 0xe88
   3a76c:	movt	r0, #2
   3a770:	add	sp, sp, #44	; 0x2c
   3a774:	ldrd	r4, [sp]
   3a778:	ldrd	r6, [sp, #8]
   3a77c:	ldrd	r8, [sp, #16]
   3a780:	ldrd	sl, [sp, #24]
   3a784:	ldr	lr, [sp, #32]
   3a788:	add	sp, sp, #36	; 0x24
   3a78c:	b	3642c <fputs@plt+0x2533c>
   3a790:	ldrsb	r3, [r0]
   3a794:	cmp	r3, r6
   3a798:	bne	3a6a4 <fputs@plt+0x295b4>
   3a79c:	ldr	r3, [sp, #24]
   3a7a0:	ldr	r3, [r3, #152]	; 0x98
   3a7a4:	cmp	r3, #0
   3a7a8:	bne	3a868 <fputs@plt+0x29778>
   3a7ac:	ldr	r3, [sp, #24]
   3a7b0:	ldr	r3, [r3, #4]
   3a7b4:	cmp	r3, #0
   3a7b8:	beq	3a6a4 <fputs@plt+0x295b4>
   3a7bc:	ldrb	r2, [r3, #87]	; 0x57
   3a7c0:	orr	r2, r2, #1
   3a7c4:	strb	r2, [r3, #87]	; 0x57
   3a7c8:	ldr	r3, [r3, #52]	; 0x34
   3a7cc:	cmp	r3, #0
   3a7d0:	bne	3a7bc <fputs@plt+0x296cc>
   3a7d4:	b	3a6a4 <fputs@plt+0x295b4>
   3a7d8:	mov	r3, #2
   3a7dc:	str	r3, [sp, #28]
   3a7e0:	str	r3, [sp, #32]
   3a7e4:	b	3a66c <fputs@plt+0x2957c>
   3a7e8:	mov	r9, #7
   3a7ec:	b	3a718 <fputs@plt+0x29628>
   3a7f0:	mov	r2, r6
   3a7f4:	mov	r1, r5
   3a7f8:	str	fp, [sp]
   3a7fc:	ldr	r3, [sp, #36]	; 0x24
   3a800:	stmib	sp, {r4, r8}
   3a804:	str	r7, [sp, #12]
   3a808:	str	sl, [sp, #16]
   3a80c:	ldr	r0, [sp, #24]
   3a810:	orr	r3, r3, #1
   3a814:	bl	3a5d0 <fputs@plt+0x294e0>
   3a818:	cmp	r0, #0
   3a81c:	beq	3a828 <fputs@plt+0x29738>
   3a820:	mov	r9, r0
   3a824:	b	3a718 <fputs@plt+0x29628>
   3a828:	mov	r2, r6
   3a82c:	mov	r1, r5
   3a830:	str	fp, [sp]
   3a834:	ldr	r3, [sp, #36]	; 0x24
   3a838:	stmib	sp, {r4, r8}
   3a83c:	str	r7, [sp, #12]
   3a840:	str	sl, [sp, #16]
   3a844:	ldr	r0, [sp, #24]
   3a848:	orr	r3, r3, #2
   3a84c:	bl	3a5d0 <fputs@plt+0x294e0>
   3a850:	cmp	r0, #0
   3a854:	bne	3a820 <fputs@plt+0x29730>
   3a858:	mov	r3, #3
   3a85c:	str	r3, [sp, #28]
   3a860:	str	r3, [sp, #32]
   3a864:	b	3a66c <fputs@plt+0x2957c>
   3a868:	ldr	r2, [pc, #20]	; 3a884 <fputs@plt+0x29794>
   3a86c:	mov	r1, #5
   3a870:	mov	r9, #5
   3a874:	ldr	r0, [sp, #24]
   3a878:	add	r2, pc, r2
   3a87c:	bl	3a4a8 <fputs@plt+0x293b8>
   3a880:	b	3a718 <fputs@plt+0x29628>
   3a884:	andeq	lr, r5, r8, lsl #14
   3a888:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3a88c:	mov	r4, r2
   3a890:	sub	r2, r2, #4
   3a894:	tst	r2, #251	; 0xfb
   3a898:	mov	r5, r0
   3a89c:	strd	r6, [sp, #8]
   3a8a0:	strd	r8, [sp, #16]
   3a8a4:	mov	r8, r1
   3a8a8:	strd	sl, [sp, #24]
   3a8ac:	mov	sl, r3
   3a8b0:	str	lr, [sp, #32]
   3a8b4:	sub	sp, sp, #20
   3a8b8:	beq	3aa18 <fputs@plt+0x29928>
   3a8bc:	sub	r3, r4, #1
   3a8c0:	mov	r6, r4
   3a8c4:	cmp	r3, #2
   3a8c8:	movls	r9, r4
   3a8cc:	bhi	3a9f0 <fputs@plt+0x29900>
   3a8d0:	cmp	r8, #0
   3a8d4:	beq	3a9c4 <fputs@plt+0x298d4>
   3a8d8:	mov	r2, #0
   3a8dc:	mov	r1, r8
   3a8e0:	mov	r0, r5
   3a8e4:	bl	24214 <fputs@plt+0x13124>
   3a8e8:	cmp	r0, #0
   3a8ec:	beq	3a954 <fputs@plt+0x29864>
   3a8f0:	add	r7, r6, r6, lsl #2
   3a8f4:	add	r7, r0, r7, lsl #2
   3a8f8:	subs	r7, r7, #20
   3a8fc:	beq	3a954 <fputs@plt+0x29864>
   3a900:	ldr	r3, [r7, #12]
   3a904:	cmp	r3, #0
   3a908:	beq	3a954 <fputs@plt+0x29864>
   3a90c:	ldr	r3, [r5, #152]	; 0x98
   3a910:	cmp	r3, #0
   3a914:	bne	3aaa4 <fputs@plt+0x299b4>
   3a918:	ldr	r2, [r5, #4]
   3a91c:	cmp	r2, #0
   3a920:	beq	3a93c <fputs@plt+0x2984c>
   3a924:	ldrb	r1, [r2, #87]	; 0x57
   3a928:	orr	r1, r1, #1
   3a92c:	strb	r1, [r2, #87]	; 0x57
   3a930:	ldr	r2, [r2, #52]	; 0x34
   3a934:	cmp	r2, #0
   3a938:	bne	3a924 <fputs@plt+0x29834>
   3a93c:	ldrb	r3, [r7, #4]
   3a940:	bic	r3, r3, #8
   3a944:	cmp	r3, r9
   3a948:	beq	3aa3c <fputs@plt+0x2994c>
   3a94c:	cmp	r8, #0
   3a950:	beq	3aa34 <fputs@plt+0x29944>
   3a954:	mov	r1, r8
   3a958:	mov	r2, #1
   3a95c:	mov	r0, r5
   3a960:	bl	24214 <fputs@plt+0x13124>
   3a964:	cmp	r0, #0
   3a968:	beq	3aa2c <fputs@plt+0x2993c>
   3a96c:	add	r6, r6, r6, lsl #2
   3a970:	add	r6, r0, r6, lsl #2
   3a974:	subs	r6, r6, #20
   3a978:	beq	3aa2c <fputs@plt+0x2993c>
   3a97c:	ldr	r3, [sp, #56]	; 0x38
   3a980:	and	r4, r4, #8
   3a984:	mov	r7, #0
   3a988:	orr	r4, r4, r9
   3a98c:	strb	r4, [r6, #4]
   3a990:	ldr	r0, [r5, #240]	; 0xf0
   3a994:	str	sl, [r6, #8]
   3a998:	str	r3, [r6, #12]
   3a99c:	ldr	r3, [sp, #60]	; 0x3c
   3a9a0:	cmp	r0, r7
   3a9a4:	str	r3, [r6, #16]
   3a9a8:	str	r7, [r5, #52]	; 0x34
   3a9ac:	beq	3a9fc <fputs@plt+0x2990c>
   3a9b0:	mov	r0, r5
   3a9b4:	mov	r1, r7
   3a9b8:	bl	2105c <fputs@plt+0xff6c>
   3a9bc:	mov	r0, r7
   3a9c0:	b	3a9fc <fputs@plt+0x2990c>
   3a9c4:	ldr	r0, [r5, #8]
   3a9c8:	cmp	r0, #0
   3a9cc:	beq	3aa2c <fputs@plt+0x2993c>
   3a9d0:	add	r7, r6, r6, lsl #2
   3a9d4:	add	r7, r0, r7, lsl #2
   3a9d8:	subs	r7, r7, #20
   3a9dc:	beq	3a964 <fputs@plt+0x29874>
   3a9e0:	ldr	r3, [r7, #12]
   3a9e4:	cmp	r3, #0
   3a9e8:	bne	3a90c <fputs@plt+0x2981c>
   3a9ec:	b	3a964 <fputs@plt+0x29874>
   3a9f0:	movw	r0, #4406	; 0x1136
   3a9f4:	movt	r0, #2
   3a9f8:	bl	3642c <fputs@plt+0x2533c>
   3a9fc:	add	sp, sp, #20
   3aa00:	ldrd	r4, [sp]
   3aa04:	ldrd	r6, [sp, #8]
   3aa08:	ldrd	r8, [sp, #16]
   3aa0c:	ldrd	sl, [sp, #24]
   3aa10:	add	sp, sp, #32
   3aa14:	pop	{pc}		; (ldr pc, [sp], #4)
   3aa18:	mov	r9, #2
   3aa1c:	cmp	r8, #0
   3aa20:	mov	r6, r9
   3aa24:	bne	3a8d8 <fputs@plt+0x297e8>
   3aa28:	b	3a9c4 <fputs@plt+0x298d4>
   3aa2c:	mov	r0, #7
   3aa30:	b	3a9fc <fputs@plt+0x2990c>
   3aa34:	ldr	r0, [r5, #8]
   3aa38:	b	3a964 <fputs@plt+0x29874>
   3aa3c:	add	r2, sp, #12
   3aa40:	mov	r1, r8
   3aa44:	add	r0, r5, #364	; 0x16c
   3aa48:	bl	149a8 <fputs@plt+0x38b8>
   3aa4c:	subs	fp, r0, #0
   3aa50:	mov	r1, #0
   3aa54:	ldrne	fp, [fp, #8]
   3aa58:	add	r2, fp, #60	; 0x3c
   3aa5c:	ldrb	r0, [fp, #4]
   3aa60:	ldrb	r3, [r7, #4]
   3aa64:	cmp	r0, r3
   3aa68:	beq	3aa7c <fputs@plt+0x2998c>
   3aa6c:	add	fp, fp, #20
   3aa70:	cmp	fp, r2
   3aa74:	bne	3aa5c <fputs@plt+0x2996c>
   3aa78:	b	3a94c <fputs@plt+0x2985c>
   3aa7c:	ldr	r3, [fp, #16]
   3aa80:	cmp	r3, #0
   3aa84:	beq	3aa9c <fputs@plt+0x299ac>
   3aa88:	ldr	r0, [fp, #8]
   3aa8c:	str	r2, [sp, #4]
   3aa90:	blx	r3
   3aa94:	ldr	r2, [sp, #4]
   3aa98:	mov	r1, #0
   3aa9c:	str	r1, [fp, #12]
   3aaa0:	b	3aa6c <fputs@plt+0x2997c>
   3aaa4:	ldr	r2, [pc, #20]	; 3aac0 <fputs@plt+0x299d0>
   3aaa8:	mov	r0, r5
   3aaac:	mov	r1, #5
   3aab0:	add	r2, pc, r2
   3aab4:	bl	3a4a8 <fputs@plt+0x293b8>
   3aab8:	mov	r0, #5
   3aabc:	b	3a9fc <fputs@plt+0x2990c>
   3aac0:	andeq	lr, r5, r0, lsl r5
   3aac4:	push	{r1, r2, r3}
   3aac8:	strd	r4, [sp, #-16]!
   3aacc:	mov	r4, r0
   3aad0:	ldr	r5, [r0]
   3aad4:	str	r6, [sp, #8]
   3aad8:	str	lr, [sp, #12]
   3aadc:	sub	sp, sp, #12
   3aae0:	add	r3, sp, #32
   3aae4:	ldr	r1, [sp, #28]
   3aae8:	mov	r2, r3
   3aaec:	mov	r0, r5
   3aaf0:	str	r3, [sp, #4]
   3aaf4:	bl	3a428 <fputs@plt+0x29338>
   3aaf8:	ldrb	r3, [r5, #73]	; 0x49
   3aafc:	mov	r6, r0
   3ab00:	cmp	r3, #0
   3ab04:	beq	3ab30 <fputs@plt+0x29a40>
   3ab08:	mov	r1, r0
   3ab0c:	mov	r0, r5
   3ab10:	bl	19bf4 <fputs@plt+0x8b04>
   3ab14:	add	sp, sp, #12
   3ab18:	ldrd	r4, [sp]
   3ab1c:	ldr	r6, [sp, #8]
   3ab20:	ldr	lr, [sp, #12]
   3ab24:	add	sp, sp, #16
   3ab28:	add	sp, sp, #12
   3ab2c:	bx	lr
   3ab30:	mov	r0, r5
   3ab34:	ldr	r1, [r4, #4]
   3ab38:	ldr	r3, [r4, #68]	; 0x44
   3ab3c:	add	r3, r3, #1
   3ab40:	str	r3, [r4, #68]	; 0x44
   3ab44:	bl	19bf4 <fputs@plt+0x8b04>
   3ab48:	mov	r3, #1
   3ab4c:	str	r6, [r4, #4]
   3ab50:	str	r3, [r4, #12]
   3ab54:	b	3ab14 <fputs@plt+0x29a24>
   3ab58:	strd	r4, [sp, #-16]!
   3ab5c:	mov	r4, r0
   3ab60:	ldm	r0, {r3, r5}
   3ab64:	str	r6, [sp, #8]
   3ab68:	str	lr, [sp, #12]
   3ab6c:	sub	r3, r3, #1
   3ab70:	cmp	r3, #0
   3ab74:	str	r3, [r0]
   3ab78:	blt	3abb8 <fputs@plt+0x29ac8>
   3ab7c:	mov	r0, r5
   3ab80:	b	3ab88 <fputs@plt+0x29a98>
   3ab84:	ldr	r0, [r4, #4]
   3ab88:	lsl	r1, r3, #4
   3ab8c:	sub	r3, r3, #1
   3ab90:	add	r2, r1, #12
   3ab94:	add	r1, r4, r1
   3ab98:	str	r3, [r4]
   3ab9c:	add	r2, r4, r2
   3aba0:	ldrb	r1, [r1, #10]
   3aba4:	add	r3, r2, #4
   3aba8:	bl	229a8 <fputs@plt+0x118b8>
   3abac:	ldr	r3, [r4]
   3abb0:	cmp	r3, #0
   3abb4:	bge	3ab84 <fputs@plt+0x29a94>
   3abb8:	ldr	r1, [pc, #28]	; 3abdc <fputs@plt+0x29aec>
   3abbc:	mov	r0, r5
   3abc0:	add	r1, pc, r1
   3abc4:	bl	3aac4 <fputs@plt+0x299d4>
   3abc8:	ldr	r6, [sp, #8]
   3abcc:	str	r5, [r4, #4]
   3abd0:	ldrd	r4, [sp]
   3abd4:	add	sp, sp, #12
   3abd8:	pop	{pc}		; (ldr pc, [sp], #4)
   3abdc:	andeq	lr, r5, r4, asr #8
   3abe0:	ldr	ip, [r0]
   3abe4:	strd	r4, [sp, #-12]!
   3abe8:	str	lr, [sp, #8]
   3abec:	sub	sp, sp, #12
   3abf0:	ldrb	r4, [ip, #149]	; 0x95
   3abf4:	cmp	r4, #0
   3abf8:	movne	r4, #0
   3abfc:	bne	3ac48 <fputs@plt+0x29b58>
   3ac00:	ldrb	lr, [r0, #454]	; 0x1c6
   3ac04:	cmp	lr, #0
   3ac08:	bne	3ac48 <fputs@plt+0x29b58>
   3ac0c:	ldr	r4, [ip, #296]	; 0x128
   3ac10:	cmp	r4, #0
   3ac14:	beq	3ac48 <fputs@plt+0x29b58>
   3ac18:	mov	r5, r0
   3ac1c:	ldr	r0, [ip, #300]	; 0x12c
   3ac20:	ldr	ip, [sp, #24]
   3ac24:	str	ip, [sp]
   3ac28:	ldr	ip, [r5, #496]	; 0x1f0
   3ac2c:	str	ip, [sp, #4]
   3ac30:	blx	r4
   3ac34:	cmp	r0, #1
   3ac38:	mov	r4, r0
   3ac3c:	beq	3ac7c <fputs@plt+0x29b8c>
   3ac40:	bics	r3, r0, #2
   3ac44:	bne	3ac5c <fputs@plt+0x29b6c>
   3ac48:	mov	r0, r4
   3ac4c:	add	sp, sp, #12
   3ac50:	ldrd	r4, [sp]
   3ac54:	add	sp, sp, #8
   3ac58:	pop	{pc}		; (ldr pc, [sp], #4)
   3ac5c:	ldr	r1, [pc, #52]	; 3ac98 <fputs@plt+0x29ba8>
   3ac60:	mov	r0, r5
   3ac64:	add	r1, pc, r1
   3ac68:	bl	3aac4 <fputs@plt+0x299d4>
   3ac6c:	mov	r3, #1
   3ac70:	mov	r4, r3
   3ac74:	str	r3, [r5, #12]
   3ac78:	b	3ac48 <fputs@plt+0x29b58>
   3ac7c:	ldr	r1, [pc, #24]	; 3ac9c <fputs@plt+0x29bac>
   3ac80:	mov	r0, r5
   3ac84:	add	r1, pc, r1
   3ac88:	bl	3aac4 <fputs@plt+0x299d4>
   3ac8c:	mov	r3, #23
   3ac90:	str	r3, [r5, #12]
   3ac94:	b	3ac48 <fputs@plt+0x29b58>
   3ac98:	andeq	lr, r5, r8, asr #7
   3ac9c:	muleq	r5, r8, r3
   3aca0:	strd	r4, [sp, #-20]!	; 0xffffffec
   3aca4:	mov	r4, r0
   3aca8:	ldr	r0, [r0]
   3acac:	strd	r6, [sp, #8]
   3acb0:	mov	r7, r1
   3acb4:	mov	r1, r2
   3acb8:	str	lr, [sp, #16]
   3acbc:	sub	sp, sp, #12
   3acc0:	bl	230c8 <fputs@plt+0x11fd8>
   3acc4:	subs	r5, r0, #0
   3acc8:	beq	3ad64 <fputs@plt+0x29c74>
   3accc:	ldr	r6, [r4, #8]
   3acd0:	cmp	r6, #0
   3acd4:	beq	3ad78 <fputs@plt+0x29c88>
   3acd8:	ldr	r2, [pc, #172]	; 3ad8c <fputs@plt+0x29c9c>
   3acdc:	mov	ip, #0
   3ace0:	mov	r3, r5
   3ace4:	mov	r1, #32
   3ace8:	mov	r0, r4
   3acec:	str	ip, [sp]
   3acf0:	add	r2, pc, r2
   3acf4:	add	r2, r2, r7, lsl #2
   3acf8:	ldr	r2, [r2, #528]	; 0x210
   3acfc:	bl	3abe0 <fputs@plt+0x29af0>
   3ad00:	subs	r3, r0, #0
   3ad04:	beq	3ad28 <fputs@plt+0x29c38>
   3ad08:	ldr	r0, [r4]
   3ad0c:	mov	r1, r5
   3ad10:	add	sp, sp, #12
   3ad14:	ldrd	r4, [sp]
   3ad18:	ldrd	r6, [sp, #8]
   3ad1c:	ldr	lr, [sp, #16]
   3ad20:	add	sp, sp, #20
   3ad24:	b	19bf4 <fputs@plt+0x8b04>
   3ad28:	mov	r2, r7
   3ad2c:	mov	r1, r3
   3ad30:	str	r3, [sp]
   3ad34:	mov	r0, r6
   3ad38:	bl	2e4e0 <fputs@plt+0x1d3f0>
   3ad3c:	mov	r1, r0
   3ad40:	mov	r2, r5
   3ad44:	mov	r0, r6
   3ad48:	mvn	r3, #0
   3ad4c:	add	sp, sp, #12
   3ad50:	ldrd	r4, [sp]
   3ad54:	ldrd	r6, [sp, #8]
   3ad58:	ldr	lr, [sp, #16]
   3ad5c:	add	sp, sp, #20
   3ad60:	b	2300c <fputs@plt+0x11f1c>
   3ad64:	add	sp, sp, #12
   3ad68:	ldrd	r4, [sp]
   3ad6c:	ldrd	r6, [sp, #8]
   3ad70:	add	sp, sp, #16
   3ad74:	pop	{pc}		; (ldr pc, [sp], #4)
   3ad78:	mov	r0, r4
   3ad7c:	bl	2e580 <fputs@plt+0x1d490>
   3ad80:	subs	r6, r0, #0
   3ad84:	beq	3ad08 <fputs@plt+0x29c18>
   3ad88:	b	3acd8 <fputs@plt+0x29be8>
   3ad8c:	andeq	r3, r7, r8, asr #18
   3ad90:	ldr	ip, [r2, #4]
   3ad94:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3ad98:	ldr	r4, [r0]
   3ad9c:	strd	r6, [sp, #8]
   3ada0:	mov	r6, r1
   3ada4:	str	r8, [sp, #16]
   3ada8:	cmp	ip, #0
   3adac:	str	lr, [sp, #20]
   3adb0:	beq	3ae10 <fputs@plt+0x29d20>
   3adb4:	ldrb	ip, [r4, #149]	; 0x95
   3adb8:	cmp	ip, #0
   3adbc:	bne	3ae1c <fputs@plt+0x29d2c>
   3adc0:	mov	r5, r0
   3adc4:	mov	r0, r4
   3adc8:	str	r2, [r3]
   3adcc:	bl	230c8 <fputs@plt+0x11fd8>
   3add0:	mov	r1, r0
   3add4:	mov	r8, r0
   3add8:	mov	r0, r4
   3addc:	bl	164c4 <fputs@plt+0x53d4>
   3ade0:	mov	r7, r0
   3ade4:	mov	r1, r8
   3ade8:	mov	r0, r4
   3adec:	bl	19bf4 <fputs@plt+0x8b04>
   3adf0:	cmp	r7, #0
   3adf4:	blt	3ae30 <fputs@plt+0x29d40>
   3adf8:	mov	r0, r7
   3adfc:	ldrd	r4, [sp]
   3ae00:	ldrd	r6, [sp, #8]
   3ae04:	ldr	r8, [sp, #16]
   3ae08:	add	sp, sp, #20
   3ae0c:	pop	{pc}		; (ldr pc, [sp], #4)
   3ae10:	ldrb	r7, [r4, #148]	; 0x94
   3ae14:	str	r1, [r3]
   3ae18:	b	3adf8 <fputs@plt+0x29d08>
   3ae1c:	ldr	r1, [pc, #40]	; 3ae4c <fputs@plt+0x29d5c>
   3ae20:	mvn	r7, #0
   3ae24:	add	r1, pc, r1
   3ae28:	bl	3aac4 <fputs@plt+0x299d4>
   3ae2c:	b	3adf8 <fputs@plt+0x29d08>
   3ae30:	ldr	r1, [pc, #24]	; 3ae50 <fputs@plt+0x29d60>
   3ae34:	mov	r2, r6
   3ae38:	mov	r0, r5
   3ae3c:	mvn	r7, #0
   3ae40:	add	r1, pc, r1
   3ae44:	bl	3aac4 <fputs@plt+0x299d4>
   3ae48:	b	3adf8 <fputs@plt+0x29d08>
   3ae4c:	andeq	lr, r5, r0, lsr #4
   3ae50:	andeq	lr, r5, r8, lsl r2
   3ae54:	ldr	r3, [r0]
   3ae58:	ldrb	ip, [r3, #149]	; 0x95
   3ae5c:	cmp	ip, #0
   3ae60:	bne	3ae7c <fputs@plt+0x29d8c>
   3ae64:	ldrb	r2, [r0, #18]
   3ae68:	cmp	r2, #0
   3ae6c:	bne	3ae7c <fputs@plt+0x29d8c>
   3ae70:	ldr	r3, [r3, #24]
   3ae74:	tst	r3, #2048	; 0x800
   3ae78:	beq	3ae84 <fputs@plt+0x29d94>
   3ae7c:	mov	r0, #0
   3ae80:	bx	lr
   3ae84:	strd	r4, [sp, #-16]!
   3ae88:	mov	r5, r1
   3ae8c:	mov	r4, r0
   3ae90:	ldr	r1, [pc, #76]	; 3aee4 <fputs@plt+0x29df4>
   3ae94:	mov	r2, #7
   3ae98:	mov	r0, r5
   3ae9c:	str	r6, [sp, #8]
   3aea0:	str	lr, [sp, #12]
   3aea4:	add	r1, pc, r1
   3aea8:	bl	298e4 <fputs@plt+0x187f4>
   3aeac:	cmp	r0, #0
   3aeb0:	movne	r0, #0
   3aeb4:	beq	3aec8 <fputs@plt+0x29dd8>
   3aeb8:	ldrd	r4, [sp]
   3aebc:	ldr	r6, [sp, #8]
   3aec0:	add	sp, sp, #12
   3aec4:	pop	{pc}		; (ldr pc, [sp], #4)
   3aec8:	ldr	r1, [pc, #24]	; 3aee8 <fputs@plt+0x29df8>
   3aecc:	mov	r0, r4
   3aed0:	mov	r2, r5
   3aed4:	add	r1, pc, r1
   3aed8:	bl	3aac4 <fputs@plt+0x299d4>
   3aedc:	mov	r0, #1
   3aee0:	b	3aeb8 <fputs@plt+0x29dc8>
   3aee4:	andeq	lr, r5, r8, asr #3
   3aee8:	andeq	lr, r5, r0, lsr #3
   3aeec:	ldr	r2, [r1, #16]
   3aef0:	cmp	r2, #0
   3aef4:	beq	3aff0 <fputs@plt+0x29f00>
   3aef8:	ldrb	r3, [r1, #37]	; 0x25
   3aefc:	ands	r3, r3, #2
   3af00:	beq	3afc8 <fputs@plt+0x29ed8>
   3af04:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3af08:	strd	r6, [sp, #8]
   3af0c:	ldr	r7, [r2, #8]
   3af10:	strd	r8, [sp, #16]
   3af14:	str	sl, [sp, #24]
   3af18:	str	lr, [sp, #28]
   3af1c:	ldr	r2, [r1, #64]	; 0x40
   3af20:	cmp	r7, #0
   3af24:	beq	3afa4 <fputs@plt+0x29eb4>
   3af28:	ldr	r3, [pc, #200]	; 3aff8 <fputs@plt+0x29f08>
   3af2c:	ldrb	ip, [r2]
   3af30:	ldr	r5, [pc, #196]	; 3affc <fputs@plt+0x29f0c>
   3af34:	add	r3, pc, r3
   3af38:	mov	r9, r3
   3af3c:	add	r3, r3, ip
   3af40:	ldrb	r8, [r3, #336]	; 0x150
   3af44:	add	r5, pc, r5
   3af48:	ldr	lr, [r7]
   3af4c:	ldrb	r3, [lr]
   3af50:	add	ip, r9, r3
   3af54:	ldrb	ip, [ip, #336]	; 0x150
   3af58:	cmp	ip, r8
   3af5c:	bne	3af98 <fputs@plt+0x29ea8>
   3af60:	cmp	r3, #0
   3af64:	beq	3afd0 <fputs@plt+0x29ee0>
   3af68:	mov	r4, r2
   3af6c:	b	3af78 <fputs@plt+0x29e88>
   3af70:	cmp	ip, #0
   3af74:	beq	3afd0 <fputs@plt+0x29ee0>
   3af78:	ldrb	ip, [lr, #1]!
   3af7c:	ldrb	r3, [r4, #1]!
   3af80:	add	r6, r5, ip
   3af84:	ldrb	r6, [r6, #336]	; 0x150
   3af88:	add	r3, r5, r3
   3af8c:	ldrb	r3, [r3, #336]	; 0x150
   3af90:	cmp	r6, r3
   3af94:	beq	3af70 <fputs@plt+0x29e80>
   3af98:	ldr	r7, [r7, #20]
   3af9c:	cmp	r7, #0
   3afa0:	bne	3af48 <fputs@plt+0x29e58>
   3afa4:	ldr	r1, [pc, #84]	; 3b000 <fputs@plt+0x29f10>
   3afa8:	mov	r3, #0
   3afac:	mov	r4, r0
   3afb0:	add	r1, pc, r1
   3afb4:	bl	3aac4 <fputs@plt+0x299d4>
   3afb8:	mov	r3, #1
   3afbc:	mov	r0, r3
   3afc0:	strb	r3, [r4, #17]
   3afc4:	b	3afd8 <fputs@plt+0x29ee8>
   3afc8:	mov	r0, r3
   3afcc:	bx	lr
   3afd0:	mov	r0, #0
   3afd4:	str	r7, [r1, #68]	; 0x44
   3afd8:	ldrd	r4, [sp]
   3afdc:	ldrd	r6, [sp, #8]
   3afe0:	ldrd	r8, [sp, #16]
   3afe4:	ldr	sl, [sp, #24]
   3afe8:	add	sp, sp, #28
   3afec:	pop	{pc}		; (ldr pc, [sp], #4)
   3aff0:	mov	r0, r2
   3aff4:	bx	lr
   3aff8:			; <UNDEFINED> instruction: 0x0005abb4
   3affc:	andeq	sl, r5, r4, lsr #23
   3b000:	strdeq	lr, [r5], -r0
   3b004:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3b008:	strd	r6, [sp, #8]
   3b00c:	subs	r7, r2, #0
   3b010:	strd	r8, [sp, #16]
   3b014:	str	sl, [sp, #24]
   3b018:	str	lr, [sp, #28]
   3b01c:	sub	sp, sp, #8
   3b020:	beq	3b0a8 <fputs@plt+0x29fb8>
   3b024:	ldr	ip, [r0]
   3b028:	mov	r6, r0
   3b02c:	ldrb	r5, [ip, #69]	; 0x45
   3b030:	cmp	r5, #0
   3b034:	bne	3b0a8 <fputs@plt+0x29fb8>
   3b038:	mov	r9, r3
   3b03c:	ldr	r3, [r7]
   3b040:	ldr	r2, [ip, #100]	; 0x64
   3b044:	cmp	r3, r2
   3b048:	bgt	3b0c8 <fputs@plt+0x29fd8>
   3b04c:	cmp	r3, #0
   3b050:	ldr	r8, [r1]
   3b054:	ldr	r4, [r7, #4]
   3b058:	ble	3b0a8 <fputs@plt+0x29fb8>
   3b05c:	add	r4, r4, #20
   3b060:	mov	sl, r5
   3b064:	ldrh	r1, [r4, #-4]
   3b068:	mov	r0, r6
   3b06c:	cmp	r1, #0
   3b070:	sub	r2, r1, #1
   3b074:	beq	3b098 <fputs@plt+0x29fa8>
   3b078:	ldr	ip, [r8]
   3b07c:	cmp	r1, ip
   3b080:	bgt	3b0e0 <fputs@plt+0x29ff0>
   3b084:	ldr	r3, [r4, #-20]	; 0xffffffec
   3b088:	ldr	r1, [r8, #4]
   3b08c:	stm	sp, {r9, sl}
   3b090:	bl	25cec <fputs@plt+0x14bfc>
   3b094:	ldr	r3, [r7]
   3b098:	add	r5, r5, #1
   3b09c:	add	r4, r4, #20
   3b0a0:	cmp	r5, r3
   3b0a4:	blt	3b064 <fputs@plt+0x29f74>
   3b0a8:	mov	r0, #0
   3b0ac:	add	sp, sp, #8
   3b0b0:	ldrd	r4, [sp]
   3b0b4:	ldrd	r6, [sp, #8]
   3b0b8:	ldrd	r8, [sp, #16]
   3b0bc:	ldr	sl, [sp, #24]
   3b0c0:	add	sp, sp, #28
   3b0c4:	pop	{pc}		; (ldr pc, [sp], #4)
   3b0c8:	ldr	r1, [pc, #48]	; 3b100 <fputs@plt+0x2a010>
   3b0cc:	mov	r2, r9
   3b0d0:	add	r1, pc, r1
   3b0d4:	bl	3aac4 <fputs@plt+0x299d4>
   3b0d8:	mov	r0, #1
   3b0dc:	b	3b0ac <fputs@plt+0x29fbc>
   3b0e0:	ldr	r1, [pc, #28]	; 3b104 <fputs@plt+0x2a014>
   3b0e4:	mov	r3, r9
   3b0e8:	add	r2, r5, #1
   3b0ec:	str	ip, [sp]
   3b0f0:	add	r1, pc, r1
   3b0f4:	bl	3aac4 <fputs@plt+0x299d4>
   3b0f8:	mov	r0, #1
   3b0fc:	b	3b0ac <fputs@plt+0x29fbc>
   3b100:	andeq	sp, r5, r4, ror #31
   3b104:	andeq	sp, r5, r4, ror #31
   3b108:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3b10c:	mov	r5, r0
   3b110:	ldr	r4, [r0]
   3b114:	ldr	ip, [r0, #496]	; 0x1f0
   3b118:	ldr	r0, [r4, #300]	; 0x12c
   3b11c:	strd	r6, [sp, #8]
   3b120:	mov	r7, r3
   3b124:	mov	r3, r2
   3b128:	str	lr, [sp, #28]
   3b12c:	ldr	lr, [r4, #16]
   3b130:	strd	r8, [sp, #16]
   3b134:	mov	r8, r1
   3b138:	mov	r9, r2
   3b13c:	str	sl, [sp, #24]
   3b140:	sub	sp, sp, #8
   3b144:	mov	r2, r1
   3b148:	mov	r1, #20
   3b14c:	ldr	sl, [lr, r7, lsl #4]
   3b150:	stm	sp, {sl, ip}
   3b154:	ldr	r6, [r4, #296]	; 0x128
   3b158:	blx	r6
   3b15c:	cmp	r0, #1
   3b160:	mov	r6, r0
   3b164:	beq	3b1ac <fputs@plt+0x2a0bc>
   3b168:	bics	r3, r0, #2
   3b16c:	bne	3b190 <fputs@plt+0x2a0a0>
   3b170:	mov	r0, r6
   3b174:	add	sp, sp, #8
   3b178:	ldrd	r4, [sp]
   3b17c:	ldrd	r6, [sp, #8]
   3b180:	ldrd	r8, [sp, #16]
   3b184:	ldr	sl, [sp, #24]
   3b188:	add	sp, sp, #28
   3b18c:	pop	{pc}		; (ldr pc, [sp], #4)
   3b190:	ldr	r1, [pc, #104]	; 3b200 <fputs@plt+0x2a110>
   3b194:	mov	r0, r5
   3b198:	add	r1, pc, r1
   3b19c:	bl	3aac4 <fputs@plt+0x299d4>
   3b1a0:	mov	r3, #1
   3b1a4:	str	r3, [r5, #12]
   3b1a8:	b	3b170 <fputs@plt+0x2a080>
   3b1ac:	ldr	r3, [r4, #20]
   3b1b0:	cmp	r3, #2
   3b1b4:	cmple	r7, #0
   3b1b8:	beq	3b1e4 <fputs@plt+0x2a0f4>
   3b1bc:	ldr	r1, [pc, #64]	; 3b204 <fputs@plt+0x2a114>
   3b1c0:	mov	r3, r8
   3b1c4:	mov	r2, sl
   3b1c8:	mov	r0, r5
   3b1cc:	str	r9, [sp]
   3b1d0:	add	r1, pc, r1
   3b1d4:	bl	3aac4 <fputs@plt+0x299d4>
   3b1d8:	mov	r3, #23
   3b1dc:	str	r3, [r5, #12]
   3b1e0:	b	3b170 <fputs@plt+0x2a080>
   3b1e4:	ldr	r1, [pc, #28]	; 3b208 <fputs@plt+0x2a118>
   3b1e8:	mov	r3, r9
   3b1ec:	mov	r2, r8
   3b1f0:	mov	r0, r5
   3b1f4:	add	r1, pc, r1
   3b1f8:	bl	3aac4 <fputs@plt+0x299d4>
   3b1fc:	b	3b1d8 <fputs@plt+0x2a0e8>
   3b200:	muleq	r5, r4, lr
   3b204:	andeq	sp, r5, ip, lsr pc
   3b208:	andeq	sp, r5, ip, lsr pc
   3b20c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3b210:	mov	ip, #0
   3b214:	cmp	r1, #0
   3b218:	strd	r6, [sp, #8]
   3b21c:	strd	sl, [sp, #24]
   3b220:	mov	sl, r3
   3b224:	ldr	r3, [r0]
   3b228:	strd	r8, [sp, #16]
   3b22c:	str	lr, [sp, #32]
   3b230:	sub	sp, sp, #92	; 0x5c
   3b234:	mvn	lr, #0
   3b238:	str	r2, [sp, #32]
   3b23c:	str	r1, [sp, #44]	; 0x2c
   3b240:	str	r3, [sp, #84]	; 0x54
   3b244:	ldr	r3, [sp, #132]	; 0x84
   3b248:	str	r0, [sp, #76]	; 0x4c
   3b24c:	str	lr, [r3, #28]
   3b250:	str	ip, [r3, #44]	; 0x2c
   3b254:	beq	3bb00 <fputs@plt+0x2aa10>
   3b258:	ldr	r3, [sp, #128]	; 0x80
   3b25c:	ldrh	r4, [r3, #28]
   3b260:	ands	r4, r4, #20
   3b264:	beq	3b388 <fputs@plt+0x2a298>
   3b268:	str	ip, [sp, #44]	; 0x2c
   3b26c:	str	ip, [sp, #56]	; 0x38
   3b270:	ldr	r2, [sp, #128]	; 0x80
   3b274:	mov	r3, #0
   3b278:	mov	r9, sl
   3b27c:	ldr	fp, [pc, #3256]	; 3bf3c <fputs@plt+0x2ae4c>
   3b280:	str	r3, [sp, #8]
   3b284:	str	r3, [sp, #20]
   3b288:	str	r2, [sp, #52]	; 0x34
   3b28c:	ldr	r2, [pc, #3244]	; 3bf40 <fputs@plt+0x2ae50>
   3b290:	add	fp, pc, fp
   3b294:	str	r3, [sp, #72]	; 0x48
   3b298:	mov	sl, fp
   3b29c:	mov	fp, r3
   3b2a0:	str	r3, [sp, #80]	; 0x50
   3b2a4:	add	r2, pc, r2
   3b2a8:	str	r2, [sp, #12]
   3b2ac:	ldr	r2, [sp, #52]	; 0x34
   3b2b0:	clz	r3, fp
   3b2b4:	lsr	r3, r3, #5
   3b2b8:	cmp	r2, #0
   3b2bc:	moveq	r3, #0
   3b2c0:	cmp	r3, #0
   3b2c4:	beq	3baa4 <fputs@plt+0x2a9b4>
   3b2c8:	ldr	r3, [sp, #52]	; 0x34
   3b2cc:	ldr	r8, [r3, #4]
   3b2d0:	cmp	r8, #0
   3b2d4:	str	r8, [sp, #64]	; 0x40
   3b2d8:	bne	3b438 <fputs@plt+0x2a348>
   3b2dc:	ldr	fp, [sp, #64]	; 0x40
   3b2e0:	ldr	r2, [sp, #8]
   3b2e4:	ldr	r3, [sp, #44]	; 0x2c
   3b2e8:	orrs	r3, r3, r2
   3b2ec:	ldr	r3, [sp, #32]
   3b2f0:	moveq	r4, #1
   3b2f4:	movne	r4, #0
   3b2f8:	cmp	r3, #0
   3b2fc:	moveq	r4, #0
   3b300:	cmp	r4, #0
   3b304:	bne	3b7f8 <fputs@plt+0x2a708>
   3b308:	ldr	r3, [sp, #8]
   3b30c:	sub	r4, r3, #1
   3b310:	clz	r4, r4
   3b314:	lsr	r4, r4, #5
   3b318:	cmp	fp, #0
   3b31c:	movne	r4, #0
   3b320:	cmp	r4, #0
   3b324:	beq	3b7d0 <fputs@plt+0x2a6e0>
   3b328:	ldr	r3, [sp, #20]
   3b32c:	cmp	r3, #0
   3b330:	beq	3b344 <fputs@plt+0x2a254>
   3b334:	ldr	r3, [sp, #52]	; 0x34
   3b338:	ldrh	r3, [r3, #28]
   3b33c:	tst	r3, #32
   3b340:	beq	3b9ec <fputs@plt+0x2a8fc>
   3b344:	ldr	r3, [sp, #52]	; 0x34
   3b348:	ldr	r3, [r3, #8]
   3b34c:	cmp	r3, #0
   3b350:	beq	3b360 <fputs@plt+0x2a270>
   3b354:	ldr	r2, [sp, #32]
   3b358:	cmp	r2, #0
   3b35c:	beq	3b88c <fputs@plt+0x2a79c>
   3b360:	mov	r3, #1
   3b364:	str	r3, [sp, #8]
   3b368:	ldr	r3, [sp, #72]	; 0x48
   3b36c:	mov	fp, #0
   3b370:	add	r3, r3, #1
   3b374:	str	r3, [sp, #72]	; 0x48
   3b378:	ldr	r3, [sp, #52]	; 0x34
   3b37c:	ldr	r3, [r3, #16]
   3b380:	str	r3, [sp, #52]	; 0x34
   3b384:	b	3b2ac <fputs@plt+0x2a1bc>
   3b388:	ldr	r3, [sp, #84]	; 0x54
   3b38c:	ldr	r6, [r3, #20]
   3b390:	cmp	r6, #0
   3b394:	strle	r4, [sp, #56]	; 0x38
   3b398:	ble	3b270 <fputs@plt+0x2a180>
   3b39c:	ldr	fp, [sp, #44]	; 0x2c
   3b3a0:	ldr	r3, [pc, #2972]	; 3bf44 <fputs@plt+0x2ae54>
   3b3a4:	ldr	r1, [sp, #84]	; 0x54
   3b3a8:	ldrb	r2, [fp]
   3b3ac:	add	r3, pc, r3
   3b3b0:	ldr	ip, [pc, #2960]	; 3bf48 <fputs@plt+0x2ae58>
   3b3b4:	mov	r8, r3
   3b3b8:	ldr	r7, [r1, #16]
   3b3bc:	add	r3, r3, r2
   3b3c0:	ldrb	r9, [r3, #336]	; 0x150
   3b3c4:	add	ip, pc, ip
   3b3c8:	mov	r5, r7
   3b3cc:	ldr	r1, [r7, r4, lsl #4]
   3b3d0:	ldrb	r3, [r1]
   3b3d4:	add	r2, r8, r3
   3b3d8:	ldrb	r2, [r2, #336]	; 0x150
   3b3dc:	cmp	r2, r9
   3b3e0:	bne	3b41c <fputs@plt+0x2a32c>
   3b3e4:	cmp	r3, #0
   3b3e8:	beq	3bebc <fputs@plt+0x2adcc>
   3b3ec:	mov	r0, fp
   3b3f0:	b	3b3fc <fputs@plt+0x2a30c>
   3b3f4:	cmp	r2, #0
   3b3f8:	beq	3bebc <fputs@plt+0x2adcc>
   3b3fc:	ldrb	r2, [r1, #1]!
   3b400:	ldrb	r3, [r0, #1]!
   3b404:	add	lr, ip, r2
   3b408:	ldrb	lr, [lr, #336]	; 0x150
   3b40c:	add	r3, ip, r3
   3b410:	ldrb	r3, [r3, #336]	; 0x150
   3b414:	cmp	r3, lr
   3b418:	beq	3b3f4 <fputs@plt+0x2a304>
   3b41c:	add	r4, r4, #1
   3b420:	add	r5, r5, #16
   3b424:	cmp	r4, r6
   3b428:	bne	3b3cc <fputs@plt+0x2a2dc>
   3b42c:	mov	r3, #0
   3b430:	str	r3, [sp, #56]	; 0x38
   3b434:	b	3b270 <fputs@plt+0x2a180>
   3b438:	ldr	r3, [r8], #8
   3b43c:	cmp	r3, #0
   3b440:	str	r3, [sp, #48]	; 0x30
   3b444:	ble	3b788 <fputs@plt+0x2a698>
   3b448:	ldr	r3, [pc, #2812]	; 3bf4c <fputs@plt+0x2ae5c>
   3b44c:	mov	fp, #0
   3b450:	str	fp, [sp, #16]
   3b454:	add	r3, pc, r3
   3b458:	str	r3, [sp, #68]	; 0x44
   3b45c:	b	3b47c <fputs@plt+0x2a38c>
   3b460:	ldr	r3, [sp, #16]
   3b464:	add	r8, r8, #72	; 0x48
   3b468:	ldr	r2, [sp, #48]	; 0x30
   3b46c:	add	r3, r3, #1
   3b470:	cmp	r2, r3
   3b474:	str	r3, [sp, #16]
   3b478:	ble	3b78c <fputs@plt+0x2a69c>
   3b47c:	ldr	r7, [r8, #16]
   3b480:	ldr	r3, [r8, #20]
   3b484:	cmp	r3, #0
   3b488:	beq	3b498 <fputs@plt+0x2a3a8>
   3b48c:	ldr	r2, [r3, #8]
   3b490:	tst	r2, #1024	; 0x400
   3b494:	bne	3b6c0 <fputs@plt+0x2a5d0>
   3b498:	ldr	r3, [sp, #44]	; 0x2c
   3b49c:	cmp	r3, #0
   3b4a0:	beq	3b4b4 <fputs@plt+0x2a3c4>
   3b4a4:	ldr	r2, [sp, #56]	; 0x38
   3b4a8:	ldr	r3, [r7, #64]	; 0x40
   3b4ac:	cmp	r3, r2
   3b4b0:	bne	3b460 <fputs@plt+0x2a370>
   3b4b4:	ldr	r3, [sp, #32]
   3b4b8:	cmp	r3, #0
   3b4bc:	beq	3b52c <fputs@plt+0x2a43c>
   3b4c0:	ldr	r0, [r8, #12]
   3b4c4:	ldr	lr, [sp, #32]
   3b4c8:	ldr	r1, [pc, #2688]	; 3bf50 <fputs@plt+0x2ae60>
   3b4cc:	cmp	r0, #0
   3b4d0:	ldreq	r0, [r7]
   3b4d4:	ldrb	r3, [lr]
   3b4d8:	add	r1, pc, r1
   3b4dc:	ldrb	r2, [r0]
   3b4e0:	add	r3, r1, r3
   3b4e4:	ldrb	r3, [r3, #336]	; 0x150
   3b4e8:	add	ip, r1, r2
   3b4ec:	ldrb	ip, [ip, #336]	; 0x150
   3b4f0:	cmp	ip, r3
   3b4f4:	bne	3b460 <fputs@plt+0x2a370>
   3b4f8:	cmp	r2, #0
   3b4fc:	beq	3b52c <fputs@plt+0x2a43c>
   3b500:	mov	ip, lr
   3b504:	ldrb	r2, [r0, #1]!
   3b508:	ldrb	r3, [ip, #1]!
   3b50c:	add	lr, r1, r2
   3b510:	ldrb	lr, [lr, #336]	; 0x150
   3b514:	add	r3, r1, r3
   3b518:	ldrb	r3, [r3, #336]	; 0x150
   3b51c:	cmp	lr, r3
   3b520:	bne	3b460 <fputs@plt+0x2a370>
   3b524:	cmp	r2, #0
   3b528:	bne	3b504 <fputs@plt+0x2a414>
   3b52c:	ldr	r3, [sp, #8]
   3b530:	ldrsh	r2, [r7, #34]	; 0x22
   3b534:	ldr	r1, [sp, #20]
   3b538:	cmp	r3, #0
   3b53c:	ldr	r3, [sp, #8]
   3b540:	moveq	r1, r8
   3b544:	cmp	r2, #0
   3b548:	str	r1, [sp, #20]
   3b54c:	str	r2, [sp, #36]	; 0x24
   3b550:	add	r3, r3, #1
   3b554:	str	r3, [sp, #8]
   3b558:	ldr	r3, [r7, #4]
   3b55c:	str	r3, [sp, #24]
   3b560:	ble	3b460 <fputs@plt+0x2a370>
   3b564:	ldr	r2, [pc, #2536]	; 3bf54 <fputs@plt+0x2ae64>
   3b568:	mov	r5, #0
   3b56c:	str	fp, [sp, #40]	; 0x28
   3b570:	ldrb	r3, [r9]
   3b574:	str	r7, [sp, #60]	; 0x3c
   3b578:	ldr	lr, [pc, #2520]	; 3bf58 <fputs@plt+0x2ae68>
   3b57c:	add	r2, pc, r2
   3b580:	str	r2, [sp, #28]
   3b584:	ldr	r2, [sp, #68]	; 0x44
   3b588:	add	lr, pc, lr
   3b58c:	add	r3, r2, r3
   3b590:	ldrb	r6, [r3, #336]	; 0x150
   3b594:	ldr	r3, [sp, #24]
   3b598:	ldr	r2, [sp, #28]
   3b59c:	ldr	r1, [r3, r5, lsl #4]
   3b5a0:	ldrb	r3, [r1]
   3b5a4:	add	r2, r2, r3
   3b5a8:	ldrb	r2, [r2, #336]	; 0x150
   3b5ac:	cmp	r2, r6
   3b5b0:	bne	3b5ec <fputs@plt+0x2a4fc>
   3b5b4:	cmp	r3, #0
   3b5b8:	beq	3b604 <fputs@plt+0x2a514>
   3b5bc:	mov	r0, r9
   3b5c0:	b	3b5cc <fputs@plt+0x2a4dc>
   3b5c4:	cmp	r2, #0
   3b5c8:	beq	3b604 <fputs@plt+0x2a514>
   3b5cc:	ldrb	r2, [r1, #1]!
   3b5d0:	ldrb	r3, [r0, #1]!
   3b5d4:	add	ip, lr, r2
   3b5d8:	ldrb	ip, [ip, #336]	; 0x150
   3b5dc:	add	r3, lr, r3
   3b5e0:	ldrb	r3, [r3, #336]	; 0x150
   3b5e4:	cmp	ip, r3
   3b5e8:	beq	3b5c4 <fputs@plt+0x2a4d4>
   3b5ec:	ldr	r3, [sp, #36]	; 0x24
   3b5f0:	add	r5, r5, #1
   3b5f4:	cmp	r5, r3
   3b5f8:	bne	3b594 <fputs@plt+0x2a4a4>
   3b5fc:	ldr	fp, [sp, #40]	; 0x28
   3b600:	b	3b460 <fputs@plt+0x2a370>
   3b604:	ldr	r3, [sp, #40]	; 0x28
   3b608:	cmp	r3, #1
   3b60c:	bne	3ba34 <fputs@plt+0x2a944>
   3b610:	ldrb	r4, [r8, #36]	; 0x24
   3b614:	ands	r4, r4, #4
   3b618:	bne	3b5ec <fputs@plt+0x2a4fc>
   3b61c:	ldr	r3, [r8, #52]	; 0x34
   3b620:	cmp	r3, #0
   3b624:	beq	3b698 <fputs@plt+0x2a5a8>
   3b628:	ldr	r7, [r3, #4]
   3b62c:	cmp	r7, #0
   3b630:	ble	3b698 <fputs@plt+0x2a5a8>
   3b634:	ldr	fp, [r3]
   3b638:	ldr	r1, [fp, r4, lsl #3]
   3b63c:	ldr	r2, [sp, #12]
   3b640:	ldrb	r3, [r1]
   3b644:	add	r2, r2, r3
   3b648:	ldrb	r2, [r2, #336]	; 0x150
   3b64c:	cmp	r2, r6
   3b650:	bne	3b68c <fputs@plt+0x2a59c>
   3b654:	cmp	r3, #0
   3b658:	beq	3b5ec <fputs@plt+0x2a4fc>
   3b65c:	mov	r0, r9
   3b660:	b	3b66c <fputs@plt+0x2a57c>
   3b664:	cmp	r2, #0
   3b668:	beq	3b5ec <fputs@plt+0x2a4fc>
   3b66c:	ldrb	r2, [r1, #1]!
   3b670:	ldrb	r3, [r0, #1]!
   3b674:	add	ip, sl, r2
   3b678:	ldrb	ip, [ip, #336]	; 0x150
   3b67c:	add	r3, sl, r3
   3b680:	ldrb	r3, [r3, #336]	; 0x150
   3b684:	cmp	ip, r3
   3b688:	beq	3b664 <fputs@plt+0x2a574>
   3b68c:	add	r4, r4, #1
   3b690:	cmp	r7, r4
   3b694:	bne	3b638 <fputs@plt+0x2a548>
   3b698:	ldr	fp, [sp, #40]	; 0x28
   3b69c:	ldr	r7, [sp, #60]	; 0x3c
   3b6a0:	add	fp, fp, #1
   3b6a4:	str	r8, [sp, #20]
   3b6a8:	ldrsh	r3, [r7, #32]
   3b6ac:	cmp	r3, r5
   3b6b0:	ldr	r3, [sp, #132]	; 0x84
   3b6b4:	mvneq	r5, #0
   3b6b8:	strh	r5, [r3, #32]
   3b6bc:	b	3b460 <fputs@plt+0x2a370>
   3b6c0:	ldr	r5, [r3]
   3b6c4:	mov	r6, #0
   3b6c8:	ldr	r3, [r5]
   3b6cc:	cmp	r3, #0
   3b6d0:	ble	3b750 <fputs@plt+0x2a660>
   3b6d4:	str	r7, [sp, #24]
   3b6d8:	mov	r4, r6
   3b6dc:	str	sl, [sp, #28]
   3b6e0:	ldr	sl, [sp, #32]
   3b6e4:	ldr	r7, [sp, #44]	; 0x2c
   3b6e8:	add	r0, r4, r4, lsl #2
   3b6ec:	mov	r3, r7
   3b6f0:	mov	r2, sl
   3b6f4:	ldr	ip, [r5, #4]
   3b6f8:	mov	r1, r9
   3b6fc:	add	r0, ip, r0, lsl #2
   3b700:	ldr	r0, [r0, #8]
   3b704:	bl	29ad0 <fputs@plt+0x189e0>
   3b708:	cmp	r0, #0
   3b70c:	beq	3b72c <fputs@plt+0x2a63c>
   3b710:	ldr	r3, [sp, #132]	; 0x84
   3b714:	add	fp, fp, #1
   3b718:	mov	r6, #1
   3b71c:	str	r8, [sp, #20]
   3b720:	strh	r4, [r3, #32]
   3b724:	mov	r3, #2
   3b728:	str	r3, [sp, #8]
   3b72c:	ldr	r3, [r5]
   3b730:	add	r4, r4, #1
   3b734:	cmp	r3, r4
   3b738:	bgt	3b6e8 <fputs@plt+0x2a5f8>
   3b73c:	ldr	r7, [sp, #24]
   3b740:	ldr	r3, [sp, #64]	; 0x40
   3b744:	ldr	sl, [sp, #28]
   3b748:	ldr	r3, [r3]
   3b74c:	str	r3, [sp, #48]	; 0x30
   3b750:	ldr	r3, [sp, #32]
   3b754:	cmp	r3, #0
   3b758:	movne	r3, r6
   3b75c:	moveq	r3, #1
   3b760:	cmp	r3, #0
   3b764:	bne	3b460 <fputs@plt+0x2a370>
   3b768:	ldr	r3, [sp, #44]	; 0x2c
   3b76c:	cmp	r3, #0
   3b770:	beq	3b4c0 <fputs@plt+0x2a3d0>
   3b774:	ldr	r2, [sp, #56]	; 0x38
   3b778:	ldr	r3, [r7, #64]	; 0x40
   3b77c:	cmp	r2, r3
   3b780:	bne	3b460 <fputs@plt+0x2a370>
   3b784:	b	3b4c0 <fputs@plt+0x2a3d0>
   3b788:	mov	fp, #0
   3b78c:	ldr	r1, [sp, #20]
   3b790:	cmp	r1, #0
   3b794:	beq	3b2e0 <fputs@plt+0x2a1f0>
   3b798:	ldr	r3, [r1, #16]
   3b79c:	ldr	r2, [r1, #44]	; 0x2c
   3b7a0:	ldr	r0, [sp, #132]	; 0x84
   3b7a4:	str	r2, [r0, #28]
   3b7a8:	str	r3, [r0, #44]	; 0x2c
   3b7ac:	ldrb	r2, [r1, #36]	; 0x24
   3b7b0:	tst	r2, #8
   3b7b4:	beq	3b7c4 <fputs@plt+0x2a6d4>
   3b7b8:	ldr	r2, [r0, #4]
   3b7bc:	orr	r2, r2, #1048576	; 0x100000
   3b7c0:	str	r2, [r0, #4]
   3b7c4:	ldr	r3, [r3, #64]	; 0x40
   3b7c8:	str	r3, [sp, #56]	; 0x38
   3b7cc:	b	3b2e0 <fputs@plt+0x2a1f0>
   3b7d0:	ldr	r3, [sp, #52]	; 0x34
   3b7d4:	ldr	r3, [r3, #8]
   3b7d8:	cmp	r3, #0
   3b7dc:	beq	3b7ec <fputs@plt+0x2a6fc>
   3b7e0:	ldr	r2, [sp, #32]
   3b7e4:	orrs	r2, r2, fp
   3b7e8:	beq	3b894 <fputs@plt+0x2a7a4>
   3b7ec:	cmp	fp, #0
   3b7f0:	bne	3b2ac <fputs@plt+0x2a1bc>
   3b7f4:	b	3b368 <fputs@plt+0x2a278>
   3b7f8:	ldr	r2, [sp, #76]	; 0x4c
   3b7fc:	ldr	r7, [r2, #420]	; 0x1a4
   3b800:	cmp	r7, #0
   3b804:	beq	3ba9c <fputs@plt+0x2a9ac>
   3b808:	ldr	r1, [pc, #1868]	; 3bf5c <fputs@plt+0x2ae6c>
   3b80c:	mov	ip, r3
   3b810:	ldrb	r5, [r2, #440]	; 0x1b8
   3b814:	ldrb	r3, [r3]
   3b818:	add	r1, pc, r1
   3b81c:	cmp	r5, #109	; 0x6d
   3b820:	add	r3, r1, r3
   3b824:	ldrb	r6, [r3, #336]	; 0x150
   3b828:	bne	3ba40 <fputs@plt+0x2a950>
   3b82c:	cmp	r6, #111	; 0x6f
   3b830:	bne	3b880 <fputs@plt+0x2a790>
   3b834:	ldr	r1, [pc, #1828]	; 3bf60 <fputs@plt+0x2ae70>
   3b838:	mov	r0, #108	; 0x6c
   3b83c:	mov	r2, r0
   3b840:	ldr	lr, [pc, #1820]	; 3bf64 <fputs@plt+0x2ae74>
   3b844:	ldr	ip, [sp, #32]
   3b848:	add	r1, pc, r1
   3b84c:	add	r1, r1, #1
   3b850:	add	lr, pc, lr
   3b854:	b	3b86c <fputs@plt+0x2a77c>
   3b858:	cmp	r2, #0
   3b85c:	beq	3beb0 <fputs@plt+0x2adc0>
   3b860:	ldrb	r2, [r1, #1]!
   3b864:	add	r3, lr, r2
   3b868:	ldrb	r0, [r3, #336]	; 0x150
   3b86c:	ldrb	r3, [ip, #1]!
   3b870:	add	r3, lr, r3
   3b874:	ldrb	r3, [r3, #336]	; 0x150
   3b878:	cmp	r3, r0
   3b87c:	beq	3b858 <fputs@plt+0x2a768>
   3b880:	mov	r3, #0
   3b884:	str	r3, [sp, #8]
   3b888:	b	3b7ec <fputs@plt+0x2a6fc>
   3b88c:	mov	r2, #1
   3b890:	str	r2, [sp, #8]
   3b894:	ldr	r7, [r3]
   3b898:	cmp	r7, #0
   3b89c:	ble	3b368 <fputs@plt+0x2a278>
   3b8a0:	ldr	r8, [pc, #1728]	; 3bf68 <fputs@plt+0x2ae78>
   3b8a4:	mov	r2, #0
   3b8a8:	ldr	lr, [pc, #1724]	; 3bf6c <fputs@plt+0x2ae7c>
   3b8ac:	ldr	fp, [r3, #4]
   3b8b0:	add	r8, pc, r8
   3b8b4:	add	lr, pc, lr
   3b8b8:	mov	r5, fp
   3b8bc:	b	3b8d0 <fputs@plt+0x2a7e0>
   3b8c0:	add	r2, r2, #1
   3b8c4:	add	r5, r5, #20
   3b8c8:	cmp	r7, r2
   3b8cc:	beq	3b368 <fputs@plt+0x2a278>
   3b8d0:	ldr	r6, [r5, #4]
   3b8d4:	cmp	r6, #0
   3b8d8:	beq	3b8c0 <fputs@plt+0x2a7d0>
   3b8dc:	ldrb	r1, [r6]
   3b8e0:	ldrb	r3, [r9]
   3b8e4:	add	r0, r8, r1
   3b8e8:	ldrb	r0, [r0, #336]	; 0x150
   3b8ec:	add	r3, r8, r3
   3b8f0:	ldrb	r3, [r3, #336]	; 0x150
   3b8f4:	cmp	r3, r0
   3b8f8:	bne	3b8c0 <fputs@plt+0x2a7d0>
   3b8fc:	cmp	r1, #0
   3b900:	beq	3b934 <fputs@plt+0x2a844>
   3b904:	mov	ip, r9
   3b908:	mov	r0, r6
   3b90c:	ldrb	r1, [r0, #1]!
   3b910:	ldrb	r3, [ip, #1]!
   3b914:	add	r4, lr, r1
   3b918:	ldrb	r4, [r4, #336]	; 0x150
   3b91c:	add	r3, lr, r3
   3b920:	ldrb	r3, [r3, #336]	; 0x150
   3b924:	cmp	r4, r3
   3b928:	bne	3b8c0 <fputs@plt+0x2a7d0>
   3b92c:	cmp	r1, #0
   3b930:	bne	3b90c <fputs@plt+0x2a81c>
   3b934:	ldr	r3, [sp, #52]	; 0x34
   3b938:	mov	r9, fp
   3b93c:	ldr	r1, [r5]
   3b940:	ldrh	r3, [r3, #28]
   3b944:	tst	r3, #1
   3b948:	bne	3b958 <fputs@plt+0x2a868>
   3b94c:	ldr	r3, [r1, #4]
   3b950:	tst	r3, #2
   3b954:	bne	3be94 <fputs@plt+0x2ada4>
   3b958:	ldr	ip, [pc, #1552]	; 3bf70 <fputs@plt+0x2ae80>
   3b95c:	mov	r1, r9
   3b960:	ldr	r3, [sp, #72]	; 0x48
   3b964:	ldr	r0, [sp, #76]	; 0x4c
   3b968:	add	ip, pc, ip
   3b96c:	str	ip, [sp]
   3b970:	str	r3, [sp, #4]
   3b974:	ldr	r3, [sp, #132]	; 0x84
   3b978:	bl	25cec <fputs@plt+0x14bfc>
   3b97c:	ldr	r3, [sp, #132]	; 0x84
   3b980:	ldr	r2, [r3, #4]
   3b984:	ands	r4, r2, #4194304	; 0x400000
   3b988:	beq	3bc3c <fputs@plt+0x2ab4c>
   3b98c:	ldr	r2, [sp, #52]	; 0x34
   3b990:	ldr	r3, [sp, #128]	; 0x80
   3b994:	ldr	r1, [sp, #128]	; 0x80
   3b998:	ldr	r3, [r3, #20]
   3b99c:	cmp	r2, r1
   3b9a0:	add	r3, r3, #1
   3b9a4:	str	r3, [r1, #20]
   3b9a8:	beq	3b9cc <fputs@plt+0x2a8dc>
   3b9ac:	ldr	r1, [sp, #52]	; 0x34
   3b9b0:	ldr	r3, [sp, #128]	; 0x80
   3b9b4:	ldr	r3, [r3, #16]
   3b9b8:	ldr	r2, [r3, #20]
   3b9bc:	cmp	r1, r3
   3b9c0:	add	r2, r2, #1
   3b9c4:	str	r2, [r3, #20]
   3b9c8:	bne	3b9b4 <fputs@plt+0x2a8c4>
   3b9cc:	mov	r0, #1
   3b9d0:	add	sp, sp, #92	; 0x5c
   3b9d4:	ldrd	r4, [sp]
   3b9d8:	ldrd	r6, [sp, #8]
   3b9dc:	ldrd	r8, [sp, #16]
   3b9e0:	ldrd	sl, [sp, #24]
   3b9e4:	add	sp, sp, #32
   3b9e8:	pop	{pc}		; (ldr pc, [sp], #4)
   3b9ec:	mov	r0, r9
   3b9f0:	bl	1c3a4 <fputs@plt+0xb2b4>
   3b9f4:	cmp	r0, #0
   3b9f8:	beq	3b344 <fputs@plt+0x2a254>
   3b9fc:	ldr	r3, [sp, #20]
   3ba00:	ldr	r3, [r3, #16]
   3ba04:	ldrb	r3, [r3, #42]	; 0x2a
   3ba08:	tst	r3, #64	; 0x40
   3ba0c:	bne	3b344 <fputs@plt+0x2a254>
   3ba10:	ldr	r0, [sp, #132]	; 0x84
   3ba14:	mov	r1, #1
   3ba18:	mvn	r3, #0
   3ba1c:	mov	r2, #68	; 0x44
   3ba20:	mov	fp, r1
   3ba24:	str	r1, [sp, #8]
   3ba28:	strb	r2, [r0, #1]
   3ba2c:	strh	r3, [r0, #32]
   3ba30:	b	3b2ac <fputs@plt+0x2a1bc>
   3ba34:	mov	fp, r3
   3ba38:	ldr	r7, [sp, #60]	; 0x3c
   3ba3c:	b	3b6a0 <fputs@plt+0x2a5b0>
   3ba40:	cmp	r6, #110	; 0x6e
   3ba44:	bne	3ba88 <fputs@plt+0x2a998>
   3ba48:	ldr	r0, [pc, #1316]	; 3bf74 <fputs@plt+0x2ae84>
   3ba4c:	mov	lr, #101	; 0x65
   3ba50:	mov	r2, lr
   3ba54:	add	r0, pc, r0
   3ba58:	add	r0, r0, #1
   3ba5c:	b	3ba74 <fputs@plt+0x2a984>
   3ba60:	cmp	r2, #0
   3ba64:	beq	3bd14 <fputs@plt+0x2ac24>
   3ba68:	ldrb	r2, [r0, #1]!
   3ba6c:	add	r3, r1, r2
   3ba70:	ldrb	lr, [r3, #336]	; 0x150
   3ba74:	ldrb	r3, [ip, #1]!
   3ba78:	add	r3, r1, r3
   3ba7c:	ldrb	r3, [r3, #336]	; 0x150
   3ba80:	cmp	r3, lr
   3ba84:	beq	3ba60 <fputs@plt+0x2a970>
   3ba88:	cmp	r5, #108	; 0x6c
   3ba8c:	bne	3b82c <fputs@plt+0x2a73c>
   3ba90:	mov	r3, #0
   3ba94:	str	r3, [sp, #8]
   3ba98:	b	3b7ec <fputs@plt+0x2a6fc>
   3ba9c:	str	r7, [sp, #8]
   3baa0:	b	3b7ec <fputs@plt+0x2a6fc>
   3baa4:	ldr	r3, [sp, #32]
   3baa8:	mov	r6, fp
   3baac:	mov	sl, r9
   3bab0:	orrs	r2, r3, fp
   3bab4:	bne	3bb0c <fputs@plt+0x2aa1c>
   3bab8:	ldr	r3, [sp, #132]	; 0x84
   3babc:	ldr	r3, [r3, #4]
   3bac0:	tst	r3, #64	; 0x40
   3bac4:	bne	3bc24 <fputs@plt+0x2ab34>
   3bac8:	ldr	r3, [sp, #44]	; 0x2c
   3bacc:	ldr	r2, [pc, #1188]	; 3bf78 <fputs@plt+0x2ae88>
   3bad0:	cmp	r3, #0
   3bad4:	add	r2, pc, r2
   3bad8:	bne	3bbe8 <fputs@plt+0x2aaf8>
   3badc:	ldr	r3, [sp, #32]
   3bae0:	cmp	r3, #0
   3bae4:	beq	3bf14 <fputs@plt+0x2ae24>
   3bae8:	ldr	r1, [pc, #1164]	; 3bf7c <fputs@plt+0x2ae8c>
   3baec:	str	sl, [sp]
   3baf0:	ldr	r0, [sp, #76]	; 0x4c
   3baf4:	add	r1, pc, r1
   3baf8:	bl	3aac4 <fputs@plt+0x299d4>
   3bafc:	b	3bc00 <fputs@plt+0x2ab10>
   3bb00:	ldr	r3, [sp, #44]	; 0x2c
   3bb04:	str	r3, [sp, #56]	; 0x38
   3bb08:	b	3b270 <fputs@plt+0x2a180>
   3bb0c:	cmp	fp, #1
   3bb10:	bne	3bbc4 <fputs@plt+0x2aad4>
   3bb14:	ldr	r4, [sp, #20]
   3bb18:	ldr	r3, [sp, #132]	; 0x84
   3bb1c:	cmp	r4, #0
   3bb20:	ldrsh	r3, [r3, #32]
   3bb24:	mvn	r2, r3
   3bb28:	lsr	r2, r2, #31
   3bb2c:	moveq	r2, #0
   3bb30:	cmp	r2, #0
   3bb34:	beq	3bb68 <fputs@plt+0x2aa78>
   3bb38:	cmp	r3, #63	; 0x3f
   3bb3c:	ldr	r2, [r4, #56]	; 0x38
   3bb40:	mov	ip, #1
   3bb44:	movge	r3, #63	; 0x3f
   3bb48:	sub	r1, r3, #32
   3bb4c:	ldr	r0, [r4, #60]	; 0x3c
   3bb50:	rsb	lr, r3, #32
   3bb54:	lsl	r1, ip, r1
   3bb58:	orr	r1, r1, ip, lsr lr
   3bb5c:	orr	r2, r2, ip, lsl r3
   3bb60:	orr	r3, r0, r1
   3bb64:	strd	r2, [r4, #56]	; 0x38
   3bb68:	ldr	r5, [sp, #84]	; 0x54
   3bb6c:	mov	r4, #0
   3bb70:	ldr	r3, [sp, #132]	; 0x84
   3bb74:	mov	r0, r5
   3bb78:	ldr	r1, [r3, #12]
   3bb7c:	bl	2222c <fputs@plt+0x1113c>
   3bb80:	ldr	r3, [sp, #132]	; 0x84
   3bb84:	mov	r0, r5
   3bb88:	str	r4, [r3, #12]
   3bb8c:	ldr	r1, [r3, #16]
   3bb90:	bl	2222c <fputs@plt+0x1113c>
   3bb94:	ldr	r3, [sp, #80]	; 0x50
   3bb98:	ldr	r2, [sp, #132]	; 0x84
   3bb9c:	cmp	r3, r4
   3bba0:	ldr	r3, [sp, #132]	; 0x84
   3bba4:	str	r4, [r3, #16]
   3bba8:	movne	r3, #62	; 0x3e
   3bbac:	moveq	r3, #152	; 0x98
   3bbb0:	cmp	r6, #1
   3bbb4:	movne	r0, #2
   3bbb8:	strb	r3, [r2]
   3bbbc:	bne	3b9d0 <fputs@plt+0x2a8e0>
   3bbc0:	b	3b97c <fputs@plt+0x2a88c>
   3bbc4:	ldr	r2, [pc, #948]	; 3bf80 <fputs@plt+0x2ae90>
   3bbc8:	cmp	fp, #0
   3bbcc:	add	r2, pc, r2
   3bbd0:	beq	3bbdc <fputs@plt+0x2aaec>
   3bbd4:	ldr	r2, [pc, #936]	; 3bf84 <fputs@plt+0x2ae94>
   3bbd8:	add	r2, pc, r2
   3bbdc:	ldr	r3, [sp, #44]	; 0x2c
   3bbe0:	cmp	r3, #0
   3bbe4:	beq	3badc <fputs@plt+0x2a9ec>
   3bbe8:	ldr	r1, [sp, #32]
   3bbec:	ldr	r0, [sp, #76]	; 0x4c
   3bbf0:	stm	sp, {r1, sl}
   3bbf4:	ldr	r1, [pc, #908]	; 3bf88 <fputs@plt+0x2ae98>
   3bbf8:	add	r1, pc, r1
   3bbfc:	bl	3aac4 <fputs@plt+0x299d4>
   3bc00:	ldr	r2, [sp, #76]	; 0x4c
   3bc04:	mov	r3, #1
   3bc08:	strb	r3, [r2, #17]
   3bc0c:	ldr	r3, [sp, #128]	; 0x80
   3bc10:	ldr	r2, [sp, #128]	; 0x80
   3bc14:	ldr	r3, [r3, #24]
   3bc18:	add	r3, r3, #1
   3bc1c:	str	r3, [r2, #24]
   3bc20:	b	3bb14 <fputs@plt+0x2aa24>
   3bc24:	ldr	r1, [sp, #132]	; 0x84
   3bc28:	mov	r3, #97	; 0x61
   3bc2c:	mov	r0, #1
   3bc30:	strb	r3, [r1]
   3bc34:	str	r2, [r1, #44]	; 0x2c
   3bc38:	b	3b9d0 <fputs@plt+0x2a8e0>
   3bc3c:	ldr	r2, [sp, #56]	; 0x38
   3bc40:	ldr	r3, [sp, #76]	; 0x4c
   3bc44:	ldr	r0, [r3]
   3bc48:	ldr	r3, [r0, #296]	; 0x128
   3bc4c:	cmp	r3, #0
   3bc50:	cmpne	r2, #0
   3bc54:	beq	3b98c <fputs@plt+0x2a89c>
   3bc58:	mov	r1, r2
   3bc5c:	bl	1cac4 <fputs@plt+0xb9d4>
   3bc60:	subs	r3, r0, #0
   3bc64:	blt	3b98c <fputs@plt+0x2a89c>
   3bc68:	ldr	r2, [sp, #132]	; 0x84
   3bc6c:	ldrb	r2, [r2]
   3bc70:	cmp	r2, #62	; 0x3e
   3bc74:	beq	3bec8 <fputs@plt+0x2add8>
   3bc78:	ldr	r2, [sp, #52]	; 0x34
   3bc7c:	ldr	r1, [r2, #4]
   3bc80:	ldr	r0, [r1]
   3bc84:	cmp	r0, #0
   3bc88:	ble	3b98c <fputs@plt+0x2a89c>
   3bc8c:	ldr	r2, [sp, #132]	; 0x84
   3bc90:	ldr	lr, [r2, #28]
   3bc94:	ldr	r2, [r1, #52]	; 0x34
   3bc98:	cmp	r2, lr
   3bc9c:	movne	r2, r4
   3bca0:	movne	ip, r1
   3bca4:	beq	3bf34 <fputs@plt+0x2ae44>
   3bca8:	add	r2, r2, #1
   3bcac:	add	ip, ip, #72	; 0x48
   3bcb0:	cmp	r2, r0
   3bcb4:	beq	3b98c <fputs@plt+0x2a89c>
   3bcb8:	ldr	r4, [ip, #52]	; 0x34
   3bcbc:	cmp	r4, lr
   3bcc0:	bne	3bca8 <fputs@plt+0x2abb8>
   3bcc4:	add	r2, r2, r2, lsl #3
   3bcc8:	add	r2, r1, r2, lsl #3
   3bccc:	ldr	r1, [r2, #24]
   3bcd0:	cmp	r1, #0
   3bcd4:	ldr	r2, [sp, #132]	; 0x84
   3bcd8:	ldrsh	r2, [r2, #32]
   3bcdc:	beq	3b98c <fputs@plt+0x2a89c>
   3bce0:	cmp	r2, #0
   3bce4:	blt	3bed4 <fputs@plt+0x2ade4>
   3bce8:	ldr	r0, [r1, #4]
   3bcec:	ldr	r2, [r0, r2, lsl #4]
   3bcf0:	ldr	r1, [r1]
   3bcf4:	ldr	r0, [sp, #76]	; 0x4c
   3bcf8:	bl	3b108 <fputs@plt+0x2a018>
   3bcfc:	cmp	r0, #2
   3bd00:	bne	3b98c <fputs@plt+0x2a89c>
   3bd04:	ldr	r2, [sp, #132]	; 0x84
   3bd08:	mov	r3, #101	; 0x65
   3bd0c:	strb	r3, [r2]
   3bd10:	b	3b98c <fputs@plt+0x2a89c>
   3bd14:	ldr	r2, [sp, #132]	; 0x84
   3bd18:	mov	r3, #1
   3bd1c:	str	r3, [r2, #28]
   3bd20:	ldr	r3, [r7, #4]
   3bd24:	ldrsh	r8, [r7, #34]	; 0x22
   3bd28:	str	r3, [sp, #8]
   3bd2c:	ldr	r3, [r7, #64]	; 0x40
   3bd30:	cmp	r8, #0
   3bd34:	str	r3, [sp, #56]	; 0x38
   3bd38:	ble	3bf2c <fputs@plt+0x2ae3c>
   3bd3c:	ldr	r3, [pc, #584]	; 3bf8c <fputs@plt+0x2ae9c>
   3bd40:	mov	r5, #0
   3bd44:	ldrb	r2, [r9]
   3bd48:	ldr	ip, [pc, #576]	; 3bf90 <fputs@plt+0x2aea0>
   3bd4c:	add	r3, pc, r3
   3bd50:	str	r3, [sp, #16]
   3bd54:	add	r3, r3, r2
   3bd58:	ldrb	r6, [r3, #336]	; 0x150
   3bd5c:	add	ip, pc, ip
   3bd60:	ldr	r3, [sp, #8]
   3bd64:	ldr	r2, [sp, #16]
   3bd68:	ldr	r1, [r3, r5, lsl #4]
   3bd6c:	ldrb	r3, [r1]
   3bd70:	add	r2, r2, r3
   3bd74:	ldrb	r2, [r2, #336]	; 0x150
   3bd78:	cmp	r2, r6
   3bd7c:	bne	3bdb8 <fputs@plt+0x2acc8>
   3bd80:	cmp	r3, #0
   3bd84:	beq	3be44 <fputs@plt+0x2ad54>
   3bd88:	mov	r0, r9
   3bd8c:	b	3bd98 <fputs@plt+0x2aca8>
   3bd90:	cmp	r2, #0
   3bd94:	beq	3be44 <fputs@plt+0x2ad54>
   3bd98:	ldrb	r2, [r1, #1]!
   3bd9c:	ldrb	r3, [r0, #1]!
   3bda0:	add	lr, ip, r2
   3bda4:	ldrb	lr, [lr, #336]	; 0x150
   3bda8:	add	r3, ip, r3
   3bdac:	ldrb	r3, [r3, #336]	; 0x150
   3bdb0:	cmp	lr, r3
   3bdb4:	beq	3bd90 <fputs@plt+0x2aca0>
   3bdb8:	add	r5, r5, #1
   3bdbc:	cmp	r8, r5
   3bdc0:	bne	3bd60 <fputs@plt+0x2ac70>
   3bdc4:	mov	r0, r9
   3bdc8:	bl	1c3a4 <fputs@plt+0xb2b4>
   3bdcc:	cmp	r0, #0
   3bdd0:	beq	3be38 <fputs@plt+0x2ad48>
   3bdd4:	ldrb	r3, [r7, #42]	; 0x2a
   3bdd8:	tst	r3, #64	; 0x40
   3bddc:	bne	3be30 <fputs@plt+0x2ad40>
   3bde0:	cmp	r8, #0
   3bde4:	blt	3be38 <fputs@plt+0x2ad48>
   3bde8:	ldr	r2, [sp, #132]	; 0x84
   3bdec:	mov	r3, #68	; 0x44
   3bdf0:	add	fp, fp, #1
   3bdf4:	mvn	r5, #0
   3bdf8:	strb	r3, [r2, #1]
   3bdfc:	ldr	r3, [sp, #52]	; 0x34
   3be00:	ldr	r2, [sp, #132]	; 0x84
   3be04:	ldr	r3, [r3, #8]
   3be08:	strh	r5, [r2, #32]
   3be0c:	str	r7, [r2, #44]	; 0x2c
   3be10:	cmp	r3, #0
   3be14:	mov	r3, #1
   3be18:	streq	r3, [sp, #8]
   3be1c:	streq	r3, [sp, #80]	; 0x50
   3be20:	beq	3b2ac <fputs@plt+0x2a1bc>
   3be24:	str	r3, [sp, #8]
   3be28:	str	r3, [sp, #80]	; 0x50
   3be2c:	b	3b2ac <fputs@plt+0x2a1bc>
   3be30:	cmp	r8, r5
   3be34:	bgt	3be58 <fputs@plt+0x2ad68>
   3be38:	mov	r3, #1
   3be3c:	str	r3, [sp, #8]
   3be40:	b	3b318 <fputs@plt+0x2a228>
   3be44:	ldrsh	r3, [r7, #32]
   3be48:	cmp	r3, r5
   3be4c:	beq	3bde8 <fputs@plt+0x2acf8>
   3be50:	cmp	r8, r5
   3be54:	ble	3bdc4 <fputs@plt+0x2acd4>
   3be58:	ldr	r3, [sp, #132]	; 0x84
   3be5c:	add	fp, fp, #1
   3be60:	ldr	r3, [r3, #28]
   3be64:	cmp	r3, #0
   3be68:	bne	3beec <fputs@plt+0x2adfc>
   3be6c:	ldr	r3, [sp, #76]	; 0x4c
   3be70:	cmp	r5, #31
   3be74:	movle	r2, #1
   3be78:	ldr	r3, [r3, #432]	; 0x1b0
   3be7c:	mvngt	r3, #0
   3be80:	orrle	r3, r3, r2, lsl r5
   3be84:	ldr	r2, [sp, #76]	; 0x4c
   3be88:	sxth	r5, r5
   3be8c:	str	r3, [r2, #432]	; 0x1b0
   3be90:	b	3bdfc <fputs@plt+0x2ad0c>
   3be94:	ldr	r1, [pc, #248]	; 3bf94 <fputs@plt+0x2aea4>
   3be98:	mov	r2, r6
   3be9c:	ldr	r0, [sp, #76]	; 0x4c
   3bea0:	add	r1, pc, r1
   3bea4:	bl	3aac4 <fputs@plt+0x299d4>
   3bea8:	mov	r0, #2
   3beac:	b	3b9d0 <fputs@plt+0x2a8e0>
   3beb0:	ldr	r3, [sp, #132]	; 0x84
   3beb4:	str	r2, [r3, #28]
   3beb8:	b	3bd20 <fputs@plt+0x2ac30>
   3bebc:	ldr	r3, [r5, #12]
   3bec0:	str	r3, [sp, #56]	; 0x38
   3bec4:	b	3b270 <fputs@plt+0x2a180>
   3bec8:	ldr	r2, [sp, #76]	; 0x4c
   3becc:	ldr	r1, [r2, #420]	; 0x1a4
   3bed0:	b	3bcd0 <fputs@plt+0x2abe0>
   3bed4:	ldrsh	r2, [r1, #32]
   3bed8:	cmp	r2, #0
   3bedc:	bge	3bce8 <fputs@plt+0x2abf8>
   3bee0:	ldr	r2, [pc, #176]	; 3bf98 <fputs@plt+0x2aea8>
   3bee4:	add	r2, pc, r2
   3bee8:	b	3bcf0 <fputs@plt+0x2ac00>
   3beec:	ldr	r3, [sp, #76]	; 0x4c
   3bef0:	cmp	r5, #31
   3bef4:	movle	r2, #1
   3bef8:	ldr	r3, [r3, #436]	; 0x1b4
   3befc:	mvngt	r3, #0
   3bf00:	orrle	r3, r3, r2, lsl r5
   3bf04:	ldr	r2, [sp, #76]	; 0x4c
   3bf08:	sxth	r5, r5
   3bf0c:	str	r3, [r2, #436]	; 0x1b4
   3bf10:	b	3bdfc <fputs@plt+0x2ad0c>
   3bf14:	ldr	r1, [pc, #128]	; 3bf9c <fputs@plt+0x2aeac>
   3bf18:	mov	r3, sl
   3bf1c:	ldr	r0, [sp, #76]	; 0x4c
   3bf20:	add	r1, pc, r1
   3bf24:	bl	3aac4 <fputs@plt+0x299d4>
   3bf28:	b	3bc00 <fputs@plt+0x2ab10>
   3bf2c:	mov	r5, #0
   3bf30:	b	3bdc4 <fputs@plt+0x2acd4>
   3bf34:	mov	r2, r4
   3bf38:	b	3bcc4 <fputs@plt+0x2abd4>
   3bf3c:	andeq	sl, r5, r8, asr r8
   3bf40:	andeq	sl, r5, r4, asr #16
   3bf44:	andeq	sl, r5, ip, lsr r7
   3bf48:	andeq	sl, r5, r4, lsr #14
   3bf4c:	muleq	r5, r4, r6
   3bf50:	andeq	sl, r5, r0, lsl r6
   3bf54:	andeq	sl, r5, ip, ror #10
   3bf58:	andeq	sl, r5, r0, ror #10
   3bf5c:	ldrdeq	sl, [r5], -r0
   3bf60:	andeq	sp, r5, r4, lsr r9
   3bf64:	muleq	r5, r8, r2
   3bf68:	andeq	sl, r5, r8, lsr r2
   3bf6c:	andeq	sl, r5, r4, lsr r2
   3bf70:	andeq	r8, r5, r4, lsl ip
   3bf74:	andeq	sp, r5, r4, lsr #14
   3bf78:	andeq	sp, r5, ip, ror r6
   3bf7c:			; <UNDEFINED> instruction: 0x0005d6bc
   3bf80:	andeq	sp, r5, r4, lsl #11
   3bf84:	andeq	sp, r5, r8, lsl #11
   3bf88:	andeq	sp, r5, r8, lsr #11
   3bf8c:	muleq	r5, ip, sp
   3bf90:	andeq	r9, r5, ip, lsl #27
   3bf94:	andeq	sp, r5, r0, ror #5
   3bf98:	andeq	ip, r5, r8, lsl fp
   3bf9c:	muleq	r5, ip, r2
   3bfa0:	tst	r1, r3
   3bfa4:	beq	3bfc4 <fputs@plt+0x2aed4>
   3bfa8:	tst	r1, #32
   3bfac:	beq	3bfc8 <fputs@plt+0x2aed8>
   3bfb0:	ldr	r3, [pc, #48]	; 3bfe8 <fputs@plt+0x2aef8>
   3bfb4:	add	r3, pc, r3
   3bfb8:	ldr	r1, [pc, #44]	; 3bfec <fputs@plt+0x2aefc>
   3bfbc:	add	r1, pc, r1
   3bfc0:	b	3aac4 <fputs@plt+0x299d4>
   3bfc4:	bx	lr
   3bfc8:	tst	r1, #4
   3bfcc:	beq	3bfdc <fputs@plt+0x2aeec>
   3bfd0:	ldr	r3, [pc, #24]	; 3bff0 <fputs@plt+0x2af00>
   3bfd4:	add	r3, pc, r3
   3bfd8:	b	3bfb8 <fputs@plt+0x2aec8>
   3bfdc:	ldr	r3, [pc, #16]	; 3bff4 <fputs@plt+0x2af04>
   3bfe0:	add	r3, pc, r3
   3bfe4:	b	3bfb8 <fputs@plt+0x2aec8>
   3bfe8:	andeq	sp, r5, r0, lsl r2
   3bfec:	andeq	sp, r5, ip, asr #4
   3bff0:	andeq	sp, r5, r0, lsr #4
   3bff4:	strdeq	sp, [r5], -r8
   3bff8:	ldr	r2, [r1, #4]
   3bffc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3c000:	strd	r6, [sp, #8]
   3c004:	strd	r8, [sp, #16]
   3c008:	strd	sl, [sp, #24]
   3c00c:	ands	r8, r2, #4
   3c010:	str	lr, [sp, #32]
   3c014:	sub	sp, sp, #68	; 0x44
   3c018:	movne	r0, #1
   3c01c:	bne	3c080 <fputs@plt+0x2af90>
   3c020:	ldrb	r3, [r1]
   3c024:	mov	r4, r1
   3c028:	orr	r1, r2, #4
   3c02c:	mov	r5, r0
   3c030:	ldr	r6, [r0, #24]
   3c034:	cmp	r3, #119	; 0x77
   3c038:	ldr	r7, [r6]
   3c03c:	str	r1, [r4, #4]
   3c040:	beq	3c0b4 <fputs@plt+0x2afc4>
   3c044:	bls	3c09c <fputs@plt+0x2afac>
   3c048:	cmp	r3, #135	; 0x87
   3c04c:	beq	3c318 <fputs@plt+0x2b228>
   3c050:	cmp	r3, #151	; 0x97
   3c054:	beq	3c170 <fputs@plt+0x2b080>
   3c058:	cmp	r3, #122	; 0x7a
   3c05c:	beq	3c120 <fputs@plt+0x2b030>
   3c060:	ldr	r0, [r7, #68]	; 0x44
   3c064:	cmp	r0, #0
   3c068:	movne	r0, #2
   3c06c:	bne	3c080 <fputs@plt+0x2af90>
   3c070:	ldr	r3, [r7]
   3c074:	ldrb	r3, [r3, #69]	; 0x45
   3c078:	cmp	r3, #0
   3c07c:	movne	r0, #2
   3c080:	add	sp, sp, #68	; 0x44
   3c084:	ldrd	r4, [sp]
   3c088:	ldrd	r6, [sp, #8]
   3c08c:	ldrd	r8, [sp, #16]
   3c090:	ldrd	sl, [sp, #24]
   3c094:	add	sp, sp, #32
   3c098:	pop	{pc}		; (ldr pc, [sp], #4)
   3c09c:	cmp	r3, #27
   3c0a0:	beq	3c100 <fputs@plt+0x2b010>
   3c0a4:	cmp	r3, #75	; 0x4b
   3c0a8:	beq	3c0b4 <fputs@plt+0x2afc4>
   3c0ac:	cmp	r3, #20
   3c0b0:	bne	3c060 <fputs@plt+0x2af70>
   3c0b4:	tst	r2, #2048	; 0x800
   3c0b8:	beq	3c060 <fputs@plt+0x2af70>
   3c0bc:	ldr	r2, [pc, #1204]	; 3c578 <fputs@plt+0x2b488>
   3c0c0:	mov	r3, #52	; 0x34
   3c0c4:	mov	r0, r7
   3c0c8:	ldrh	r1, [r6, #28]
   3c0cc:	ldr	r8, [r6, #20]
   3c0d0:	add	r2, pc, r2
   3c0d4:	bl	3bfa0 <fputs@plt+0x2aeb0>
   3c0d8:	mov	r0, r5
   3c0dc:	ldr	r1, [r4, #20]
   3c0e0:	bl	21538 <fputs@plt+0x10448>
   3c0e4:	ldr	r3, [r6, #20]
   3c0e8:	cmp	r3, r8
   3c0ec:	beq	3c060 <fputs@plt+0x2af70>
   3c0f0:	ldr	r3, [r4, #4]
   3c0f4:	orr	r3, r3, #32
   3c0f8:	str	r3, [r4, #4]
   3c0fc:	b	3c060 <fputs@plt+0x2af70>
   3c100:	mov	r0, r7
   3c104:	mov	r2, r8
   3c108:	str	r6, [sp]
   3c10c:	mov	r1, r8
   3c110:	str	r4, [sp, #4]
   3c114:	ldr	r3, [r4, #8]
   3c118:	bl	3b20c <fputs@plt+0x2a11c>
   3c11c:	b	3c080 <fputs@plt+0x2af90>
   3c120:	ldr	r2, [pc, #1108]	; 3c57c <fputs@plt+0x2b48c>
   3c124:	mov	r3, #32
   3c128:	mov	r0, r7
   3c12c:	ldrh	r1, [r6, #28]
   3c130:	add	r2, pc, r2
   3c134:	bl	3bfa0 <fputs@plt+0x2aeb0>
   3c138:	ldr	r3, [r4, #16]
   3c13c:	ldrb	r2, [r3]
   3c140:	cmp	r2, #27
   3c144:	beq	3c404 <fputs@plt+0x2b314>
   3c148:	ldrd	r2, [r3, #12]
   3c14c:	ldr	r1, [r4, #12]
   3c150:	ldr	r3, [r3, #8]
   3c154:	ldr	r2, [r2, #8]
   3c158:	ldr	r1, [r1, #8]
   3c15c:	mov	r0, r7
   3c160:	str	r6, [sp]
   3c164:	str	r4, [sp, #4]
   3c168:	bl	3b20c <fputs@plt+0x2a11c>
   3c16c:	b	3c080 <fputs@plt+0x2af90>
   3c170:	ldr	sl, [r4, #20]
   3c174:	mov	r0, r7
   3c178:	ldr	r2, [pc, #1024]	; 3c580 <fputs@plt+0x2b490>
   3c17c:	ldr	ip, [r7]
   3c180:	cmp	sl, #0
   3c184:	ldrne	r3, [sl]
   3c188:	add	r2, pc, r2
   3c18c:	streq	sl, [sp, #8]
   3c190:	ldrh	r1, [r6, #28]
   3c194:	ldrb	fp, [ip, #66]	; 0x42
   3c198:	strne	r3, [sp, #8]
   3c19c:	mov	r3, #16
   3c1a0:	bl	3bfa0 <fputs@plt+0x2aeb0>
   3c1a4:	ldr	r9, [r4, #8]
   3c1a8:	cmp	r9, #0
   3c1ac:	streq	r9, [sp, #12]
   3c1b0:	beq	3c1c4 <fputs@plt+0x2b0d4>
   3c1b4:	mov	r0, r9
   3c1b8:	bl	10f34 <strlen@plt>
   3c1bc:	bic	r3, r0, #-1073741824	; 0xc0000000
   3c1c0:	str	r3, [sp, #12]
   3c1c4:	mov	ip, #0
   3c1c8:	mov	r3, fp
   3c1cc:	ldr	r0, [r7]
   3c1d0:	mov	r1, r9
   3c1d4:	str	ip, [sp]
   3c1d8:	ldr	r2, [sp, #8]
   3c1dc:	bl	24344 <fputs@plt+0x13254>
   3c1e0:	subs	r8, r0, #0
   3c1e4:	beq	3c384 <fputs@plt+0x2b294>
   3c1e8:	ldrh	r3, [r8, #2]
   3c1ec:	ldr	fp, [r8, #16]
   3c1f0:	tst	r3, #1024	; 0x400
   3c1f4:	bne	3c334 <fputs@plt+0x2b244>
   3c1f8:	ldr	r3, [r8, #20]
   3c1fc:	mov	r0, #0
   3c200:	mov	r1, #31
   3c204:	mov	r2, r0
   3c208:	str	r0, [sp]
   3c20c:	mov	r0, r7
   3c210:	bl	3abe0 <fputs@plt+0x29af0>
   3c214:	cmp	r0, #0
   3c218:	bne	3c418 <fputs@plt+0x2b328>
   3c21c:	ldrh	r3, [r8, #2]
   3c220:	tst	r3, #10240	; 0x2800
   3c224:	beq	3c234 <fputs@plt+0x2b144>
   3c228:	ldr	r2, [r4, #4]
   3c22c:	orr	r2, r2, #524288	; 0x80000
   3c230:	str	r2, [r4, #4]
   3c234:	tst	r3, #2048	; 0x800
   3c238:	beq	3c368 <fputs@plt+0x2b278>
   3c23c:	cmp	fp, #0
   3c240:	beq	3c3c8 <fputs@plt+0x2b2d8>
   3c244:	ldrh	r3, [r6, #28]
   3c248:	tst	r3, #1
   3c24c:	beq	3c454 <fputs@plt+0x2b364>
   3c250:	ldr	r2, [pc, #812]	; 3c584 <fputs@plt+0x2b494>
   3c254:	bic	r3, r3, #1
   3c258:	mov	r1, sl
   3c25c:	mov	r0, r5
   3c260:	add	r9, sp, #32
   3c264:	strh	r3, [r6, #28]
   3c268:	add	r3, sp, #20
   3c26c:	mov	r5, r6
   3c270:	mov	sl, #0
   3c274:	mov	fp, #0
   3c278:	str	r3, [sp, #12]
   3c27c:	add	r2, pc, r2
   3c280:	str	r2, [sp, #8]
   3c284:	bl	214b4 <fputs@plt+0x103c4>
   3c288:	mov	r1, #0
   3c28c:	mvn	r0, #102	; 0x66
   3c290:	mov	r3, r4
   3c294:	mov	r7, r1
   3c298:	strb	r0, [r4]
   3c29c:	strb	r1, [r4, #38]	; 0x26
   3c2a0:	mov	r4, r8
   3c2a4:	mov	r8, r3
   3c2a8:	ldr	r3, [r5, #4]
   3c2ac:	mov	r0, r9
   3c2b0:	ldr	r2, [sp, #12]
   3c2b4:	ldr	r1, [r8, #20]
   3c2b8:	str	r3, [sp, #20]
   3c2bc:	ldr	r3, [sp, #8]
   3c2c0:	str	r7, [sp, #24]
   3c2c4:	str	r2, [sp, #56]	; 0x38
   3c2c8:	strd	sl, [r9]
   3c2cc:	str	r7, [sp, #28]
   3c2d0:	str	r3, [sp, #36]	; 0x24
   3c2d4:	strd	sl, [r9, #8]
   3c2d8:	strd	sl, [r9, #16]
   3c2dc:	bl	214b4 <fputs@plt+0x103c4>
   3c2e0:	ldr	r3, [sp, #24]
   3c2e4:	cmp	r3, #0
   3c2e8:	ble	3c3dc <fputs@plt+0x2b2ec>
   3c2ec:	ldrh	r3, [r4, #2]
   3c2f0:	ldrh	r2, [r5, #28]
   3c2f4:	and	r3, r3, #4096	; 0x1000
   3c2f8:	orr	r3, r3, r2
   3c2fc:	orr	r3, r3, #2
   3c300:	strh	r3, [r5, #28]
   3c304:	ldrh	r3, [r6, #28]
   3c308:	mov	r0, #1
   3c30c:	orr	r3, r3, r0
   3c310:	strh	r3, [r6, #28]
   3c314:	b	3c080 <fputs@plt+0x2af90>
   3c318:	ldr	r2, [pc, #616]	; 3c588 <fputs@plt+0x2b498>
   3c31c:	mov	r3, #52	; 0x34
   3c320:	mov	r0, r7
   3c324:	ldrh	r1, [r6, #28]
   3c328:	add	r2, pc, r2
   3c32c:	bl	3bfa0 <fputs@plt+0x2aeb0>
   3c330:	b	3c060 <fputs@plt+0x2af70>
   3c334:	ldr	r3, [r4, #4]
   3c338:	ldr	r2, [sp, #8]
   3c33c:	orr	r3, r3, #266240	; 0x41000
   3c340:	cmp	r2, #2
   3c344:	str	r3, [r4, #4]
   3c348:	beq	3c48c <fputs@plt+0x2b39c>
   3c34c:	ldr	r3, [r8, #20]
   3c350:	ldrb	r2, [r3]
   3c354:	cmp	r2, #117	; 0x75
   3c358:	moveq	r2, #8388608	; 0x800000
   3c35c:	movne	r2, #125829120	; 0x7800000
   3c360:	str	r2, [r4, #28]
   3c364:	b	3c1fc <fputs@plt+0x2b10c>
   3c368:	ldr	r2, [pc, #540]	; 3c58c <fputs@plt+0x2b49c>
   3c36c:	mov	r3, #32
   3c370:	mov	r0, r7
   3c374:	ldrh	r1, [r6, #28]
   3c378:	add	r2, pc, r2
   3c37c:	bl	3bfa0 <fputs@plt+0x2aeb0>
   3c380:	b	3c23c <fputs@plt+0x2b14c>
   3c384:	mov	r3, fp
   3c388:	mvn	r2, #1
   3c38c:	ldr	r0, [r7]
   3c390:	mov	r1, r9
   3c394:	str	r8, [sp]
   3c398:	bl	24344 <fputs@plt+0x13254>
   3c39c:	cmp	r0, #0
   3c3a0:	beq	3c430 <fputs@plt+0x2b340>
   3c3a4:	ldr	r1, [pc, #484]	; 3c590 <fputs@plt+0x2b4a0>
   3c3a8:	mov	r3, r9
   3c3ac:	ldr	r2, [sp, #12]
   3c3b0:	add	r1, pc, r1
   3c3b4:	mov	r0, r7
   3c3b8:	bl	3aac4 <fputs@plt+0x299d4>
   3c3bc:	ldr	r3, [r6, #24]
   3c3c0:	add	r3, r3, #1
   3c3c4:	str	r3, [r6, #24]
   3c3c8:	mov	r1, sl
   3c3cc:	mov	r0, r5
   3c3d0:	bl	214b4 <fputs@plt+0x103c4>
   3c3d4:	mov	r0, #1
   3c3d8:	b	3c080 <fputs@plt+0x2af90>
   3c3dc:	ldr	r3, [sp, #28]
   3c3e0:	cmp	r3, #0
   3c3e4:	beq	3c2ec <fputs@plt+0x2b1fc>
   3c3e8:	ldrb	r3, [r8, #38]	; 0x26
   3c3ec:	add	r3, r3, #1
   3c3f0:	strb	r3, [r8, #38]	; 0x26
   3c3f4:	ldr	r5, [r5, #16]
   3c3f8:	cmp	r5, #0
   3c3fc:	bne	3c2a8 <fputs@plt+0x2b1b8>
   3c400:	b	3c304 <fputs@plt+0x2b214>
   3c404:	ldr	r2, [r4, #12]
   3c408:	mov	r1, r8
   3c40c:	ldr	r3, [r3, #8]
   3c410:	ldr	r2, [r2, #8]
   3c414:	b	3c15c <fputs@plt+0x2b06c>
   3c418:	cmp	r0, #1
   3c41c:	beq	3c538 <fputs@plt+0x2b448>
   3c420:	mov	r3, #101	; 0x65
   3c424:	mov	r0, #1
   3c428:	strb	r3, [r4]
   3c42c:	b	3c080 <fputs@plt+0x2af90>
   3c430:	ldr	r3, [r7]
   3c434:	ldrb	r3, [r3, #149]	; 0x95
   3c438:	cmp	r3, #0
   3c43c:	bne	3c3c8 <fputs@plt+0x2b2d8>
   3c440:	ldr	r1, [pc, #332]	; 3c594 <fputs@plt+0x2b4a4>
   3c444:	mov	r3, r9
   3c448:	ldr	r2, [sp, #12]
   3c44c:	add	r1, pc, r1
   3c450:	b	3c3b4 <fputs@plt+0x2b2c4>
   3c454:	ldr	r1, [pc, #316]	; 3c598 <fputs@plt+0x2b4a8>
   3c458:	mov	r3, r9
   3c45c:	mov	r0, r7
   3c460:	ldr	r2, [sp, #12]
   3c464:	add	r1, pc, r1
   3c468:	bl	3aac4 <fputs@plt+0x299d4>
   3c46c:	ldr	r3, [r6, #24]
   3c470:	mov	r1, sl
   3c474:	mov	r0, r5
   3c478:	add	r3, r3, #1
   3c47c:	str	r3, [r6, #24]
   3c480:	bl	214b4 <fputs@plt+0x103c4>
   3c484:	mov	r0, #1
   3c488:	b	3c080 <fputs@plt+0x2af90>
   3c48c:	ldr	r3, [sl, #4]
   3c490:	mov	r0, #0
   3c494:	mov	r1, #0
   3c498:	movt	r1, #49136	; 0xbff0
   3c49c:	ldr	r3, [r3, #20]
   3c4a0:	ldrb	r2, [r3]
   3c4a4:	strd	r0, [sp, #32]
   3c4a8:	cmp	r2, #133	; 0x85
   3c4ac:	bne	3c55c <fputs@plt+0x2b46c>
   3c4b0:	ldr	r3, [r3, #8]
   3c4b4:	cmp	r3, #0
   3c4b8:	moveq	r2, r3
   3c4bc:	beq	3c4d4 <fputs@plt+0x2b3e4>
   3c4c0:	mov	r0, r3
   3c4c4:	str	r3, [sp, #8]
   3c4c8:	bl	10f34 <strlen@plt>
   3c4cc:	ldr	r3, [sp, #8]
   3c4d0:	bic	r2, r0, #-1073741824	; 0xc0000000
   3c4d4:	mov	r0, r3
   3c4d8:	add	r1, sp, #32
   3c4dc:	mov	r3, #1
   3c4e0:	bl	13868 <fputs@plt+0x2778>
   3c4e4:	vldr	d6, [pc, #124]	; 3c568 <fputs@plt+0x2b478>
   3c4e8:	vldr	d7, [sp, #32]
   3c4ec:	vcmpe.f64	d7, d6
   3c4f0:	vmrs	APSR_nzcv, fpscr
   3c4f4:	bgt	3c55c <fputs@plt+0x2b46c>
   3c4f8:	vldr	d6, [pc, #112]	; 3c570 <fputs@plt+0x2b480>
   3c4fc:	vmul.f64	d7, d7, d6
   3c500:	vcvt.s32.f64	s15, d7
   3c504:	vmov	r3, s15
   3c508:	vstr	s15, [r4, #28]
   3c50c:	cmp	r3, #0
   3c510:	bge	3c1f8 <fputs@plt+0x2b108>
   3c514:	ldr	r1, [pc, #128]	; 3c59c <fputs@plt+0x2b4ac>
   3c518:	mov	r0, r7
   3c51c:	add	r1, pc, r1
   3c520:	bl	3aac4 <fputs@plt+0x299d4>
   3c524:	ldr	r2, [r6, #24]
   3c528:	ldr	r3, [r8, #20]
   3c52c:	add	r2, r2, #1
   3c530:	str	r2, [r6, #24]
   3c534:	b	3c1fc <fputs@plt+0x2b10c>
   3c538:	ldr	r1, [pc, #96]	; 3c5a0 <fputs@plt+0x2b4b0>
   3c53c:	mov	r0, r7
   3c540:	ldr	r2, [r8, #20]
   3c544:	add	r1, pc, r1
   3c548:	bl	3aac4 <fputs@plt+0x299d4>
   3c54c:	ldr	r3, [r6, #24]
   3c550:	add	r3, r3, #1
   3c554:	str	r3, [r6, #24]
   3c558:	b	3c420 <fputs@plt+0x2b330>
   3c55c:	mvn	r3, #0
   3c560:	str	r3, [r4, #28]
   3c564:	b	3c514 <fputs@plt+0x2b424>
   3c568:	andeq	r0, r0, r0
   3c56c:	svccc	0x00f00000	; IMB
   3c570:	andeq	r0, r0, r0
   3c574:	movmi	r0, r0
   3c578:	andeq	sp, r5, r0, ror #4
   3c57c:	andeq	sp, r5, ip, ror #1
   3c580:	andeq	sp, r5, r8, lsr #1
   3c584:			; <UNDEFINED> instruction: 0xfffe03bc
   3c588:	andeq	sp, r5, r4, lsl r0
   3c58c:	andeq	ip, r5, r0, ror #30
   3c590:	andeq	ip, r5, ip, lsl #29
   3c594:	andeq	ip, r5, ip, asr #29
   3c598:	muleq	r5, r0, lr
   3c59c:	andeq	ip, r5, r0, asr sp
   3c5a0:	andeq	ip, r5, r0, ror sp
   3c5a4:	strd	r4, [sp, #-16]!
   3c5a8:	subs	r4, r1, #0
   3c5ac:	moveq	r0, r4
   3c5b0:	str	r6, [sp, #8]
   3c5b4:	str	lr, [sp, #12]
   3c5b8:	sub	sp, sp, #32
   3c5bc:	beq	3c67c <fputs@plt+0x2b58c>
   3c5c0:	ldr	ip, [r0]
   3c5c4:	mov	r5, r0
   3c5c8:	ldr	r3, [r4, #24]
   3c5cc:	ldr	r2, [ip]
   3c5d0:	ldr	r0, [ip, #464]	; 0x1d0
   3c5d4:	ldr	r2, [r2, #104]	; 0x68
   3c5d8:	add	r3, r3, r0
   3c5dc:	cmp	r3, r2
   3c5e0:	bgt	3c6a8 <fputs@plt+0x2b5b8>
   3c5e4:	ldr	lr, [pc, #212]	; 3c6c0 <fputs@plt+0x2b5d0>
   3c5e8:	mov	r2, #0
   3c5ec:	add	r0, sp, #4
   3c5f0:	ldrh	r6, [r5, #28]
   3c5f4:	str	r3, [ip, #464]	; 0x1d0
   3c5f8:	movw	r3, #4098	; 0x1002
   3c5fc:	str	r2, [sp, #16]
   3c600:	add	lr, pc, lr
   3c604:	str	r5, [sp, #28]
   3c608:	stmib	sp, {ip, lr}
   3c60c:	bic	ip, r6, #4096	; 0x1000
   3c610:	and	r6, r6, r3
   3c614:	ldr	r3, [pc, #168]	; 3c6c4 <fputs@plt+0x2b5d4>
   3c618:	bic	ip, ip, #2
   3c61c:	str	r2, [sp, #20]
   3c620:	strh	ip, [r5, #28]
   3c624:	strb	r2, [sp, #24]
   3c628:	add	r3, pc, r3
   3c62c:	str	r3, [sp, #12]
   3c630:	bl	213ec <fputs@plt+0x102fc>
   3c634:	ldr	r2, [r5]
   3c638:	ldr	r1, [r4, #24]
   3c63c:	ldr	r0, [r5, #24]
   3c640:	ldr	r3, [r2, #464]	; 0x1d0
   3c644:	cmp	r0, #0
   3c648:	sub	r3, r3, r1
   3c64c:	str	r3, [r2, #464]	; 0x1d0
   3c650:	ble	3c690 <fputs@plt+0x2b5a0>
   3c654:	ldr	r0, [r4, #4]
   3c658:	orr	r0, r0, #8
   3c65c:	str	r0, [r4, #4]
   3c660:	ldrh	r3, [r5, #28]
   3c664:	tst	r3, #2
   3c668:	orr	r3, r3, r6
   3c66c:	orrne	r0, r0, #2
   3c670:	strne	r0, [r4, #4]
   3c674:	ubfx	r0, r0, #3, #1
   3c678:	strh	r3, [r5, #28]
   3c67c:	add	sp, sp, #32
   3c680:	ldrd	r4, [sp]
   3c684:	ldr	r6, [sp, #8]
   3c688:	add	sp, sp, #12
   3c68c:	pop	{pc}		; (ldr pc, [sp], #4)
   3c690:	ldr	r3, [sp, #4]
   3c694:	ldr	r0, [r4, #4]
   3c698:	ldr	r3, [r3, #68]	; 0x44
   3c69c:	cmp	r3, #0
   3c6a0:	bgt	3c658 <fputs@plt+0x2b568>
   3c6a4:	b	3c660 <fputs@plt+0x2b570>
   3c6a8:	ldr	r1, [pc, #24]	; 3c6c8 <fputs@plt+0x2b5d8>
   3c6ac:	mov	r0, ip
   3c6b0:	add	r1, pc, r1
   3c6b4:	bl	3aac4 <fputs@plt+0x299d4>
   3c6b8:	mov	r0, #1
   3c6bc:	b	3c67c <fputs@plt+0x2b58c>
   3c6c0:			; <UNDEFINED> instruction: 0xfffff9f0
   3c6c4:	andeq	r0, r0, r4, asr #13
   3c6c8:	muleq	r5, r8, ip
   3c6cc:	ldr	r3, [r1]
   3c6d0:	cmp	r3, #0
   3c6d4:	ble	3c748 <fputs@plt+0x2b658>
   3c6d8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3c6dc:	mov	r4, #0
   3c6e0:	mov	r5, r4
   3c6e4:	strd	r6, [sp, #8]
   3c6e8:	mov	r7, r0
   3c6ec:	mov	r6, r1
   3c6f0:	str	r8, [sp, #16]
   3c6f4:	str	lr, [sp, #20]
   3c6f8:	b	3c708 <fputs@plt+0x2b618>
   3c6fc:	ldr	r3, [r6]
   3c700:	cmp	r5, r3
   3c704:	bge	3c740 <fputs@plt+0x2b650>
   3c708:	ldr	r3, [r6, #4]
   3c70c:	mov	r0, r7
   3c710:	add	r5, r5, #1
   3c714:	ldr	r1, [r3, r4]
   3c718:	add	r4, r4, #20
   3c71c:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3c720:	cmp	r0, #0
   3c724:	beq	3c6fc <fputs@plt+0x2b60c>
   3c728:	mov	r0, #2
   3c72c:	ldrd	r4, [sp]
   3c730:	ldrd	r6, [sp, #8]
   3c734:	ldr	r8, [sp, #16]
   3c738:	add	sp, sp, #20
   3c73c:	pop	{pc}		; (ldr pc, [sp], #4)
   3c740:	mov	r0, #0
   3c744:	b	3c72c <fputs@plt+0x2b63c>
   3c748:	mov	r0, #0
   3c74c:	bx	lr
   3c750:	strd	r4, [sp, #-28]!	; 0xffffffe4
   3c754:	mov	r4, #0
   3c758:	mov	r5, #0
   3c75c:	strd	r6, [sp, #8]
   3c760:	mov	r6, r1
   3c764:	mov	r7, r2
   3c768:	strd	r8, [sp, #16]
   3c76c:	mov	r1, #0
   3c770:	mov	r8, r0
   3c774:	str	lr, [sp, #24]
   3c778:	sub	sp, sp, #116	; 0x74
   3c77c:	mov	r2, #76	; 0x4c
   3c780:	add	r0, sp, #36	; 0x24
   3c784:	mov	r9, r3
   3c788:	strd	r4, [sp, #8]
   3c78c:	strd	r4, [sp, #16]
   3c790:	strd	r4, [sp, #24]
   3c794:	mov	r4, sp
   3c798:	bl	10ebc <memset@plt>
   3c79c:	ldr	ip, [r6]
   3c7a0:	mov	lr, #1
   3c7a4:	mvn	r2, #0
   3c7a8:	add	r3, sp, #32
   3c7ac:	mov	r1, r9
   3c7b0:	str	r8, [sp]
   3c7b4:	mov	r0, r4
   3c7b8:	str	r3, [sp, #4]
   3c7bc:	strh	r7, [sp, #28]
   3c7c0:	str	lr, [sp, #32]
   3c7c4:	str	ip, [sp, #48]	; 0x30
   3c7c8:	str	r6, [sp, #56]	; 0x38
   3c7cc:	str	r2, [sp, #84]	; 0x54
   3c7d0:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3c7d4:	cmp	r0, #0
   3c7d8:	bne	3c7f4 <fputs@plt+0x2b704>
   3c7dc:	ldr	r3, [sp, #144]	; 0x90
   3c7e0:	cmp	r3, #0
   3c7e4:	beq	3c7f4 <fputs@plt+0x2b704>
   3c7e8:	mov	r0, r4
   3c7ec:	mov	r1, r3
   3c7f0:	bl	3c6cc <fputs@plt+0x2b5dc>
   3c7f4:	add	sp, sp, #116	; 0x74
   3c7f8:	ldrd	r4, [sp]
   3c7fc:	ldrd	r6, [sp, #8]
   3c800:	ldrd	r8, [sp, #16]
   3c804:	add	sp, sp, #24
   3c808:	pop	{pc}		; (ldr pc, [sp], #4)
   3c80c:	cmp	r2, #0
   3c810:	beq	3ca54 <fputs@plt+0x2b964>
   3c814:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3c818:	strd	r6, [sp, #8]
   3c81c:	strd	r8, [sp, #16]
   3c820:	mov	r9, r3
   3c824:	ldr	r3, [r1]
   3c828:	strd	sl, [sp, #24]
   3c82c:	mov	fp, r2
   3c830:	mov	sl, r1
   3c834:	ldr	r8, [fp]
   3c838:	str	lr, [sp, #32]
   3c83c:	sub	sp, sp, #44	; 0x2c
   3c840:	ldr	r2, [r0]
   3c844:	str	r0, [sp, #28]
   3c848:	ldr	r3, [r3]
   3c84c:	cmp	r8, #0
   3c850:	ldr	r6, [fp, #4]
   3c854:	strd	r2, [sp, #20]
   3c858:	ble	3c928 <fputs@plt+0x2b838>
   3c85c:	add	r3, sp, #36	; 0x24
   3c860:	add	r6, r6, #20
   3c864:	mov	r7, #0
   3c868:	str	r3, [sp, #8]
   3c86c:	str	fp, [sp, #12]
   3c870:	str	r1, [sp, #16]
   3c874:	ldr	r4, [r6, #-20]	; 0xffffffec
   3c878:	cmp	r4, #0
   3c87c:	beq	3ca4c <fputs@plt+0x2b95c>
   3c880:	ldr	r3, [r4, #4]
   3c884:	mov	r5, r4
   3c888:	tst	r3, #4096	; 0x1000
   3c88c:	bne	3c8a0 <fputs@plt+0x2b7b0>
   3c890:	b	3c8bc <fputs@plt+0x2b7cc>
   3c894:	ldr	r3, [r5, #4]
   3c898:	tst	r3, #4096	; 0x1000
   3c89c:	beq	3c8bc <fputs@plt+0x2b7cc>
   3c8a0:	tst	r3, #262144	; 0x40000
   3c8a4:	ldrne	r3, [r5, #20]
   3c8a8:	ldreq	r5, [r5, #12]
   3c8ac:	ldrne	r3, [r3, #4]
   3c8b0:	ldrne	r5, [r3]
   3c8b4:	cmp	r5, #0
   3c8b8:	bne	3c894 <fputs@plt+0x2b7a4>
   3c8bc:	ldrb	r3, [r9]
   3c8c0:	cmp	r3, #71	; 0x47
   3c8c4:	beq	3c8dc <fputs@plt+0x2b7ec>
   3c8c8:	ldrb	r3, [r5]
   3c8cc:	cmp	r3, #27
   3c8d0:	beq	3c940 <fputs@plt+0x2b850>
   3c8d4:	mov	r3, #0
   3c8d8:	str	r3, [sp, #36]	; 0x24
   3c8dc:	mov	r0, r5
   3c8e0:	ldr	r1, [sp, #8]
   3c8e4:	bl	1c1bc <fputs@plt+0xb0cc>
   3c8e8:	cmp	r0, #0
   3c8ec:	beq	3c9a8 <fputs@plt+0x2b8b8>
   3c8f0:	ldr	r3, [sp, #36]	; 0x24
   3c8f4:	movw	r2, #65534	; 0xfffe
   3c8f8:	sub	r1, r3, #1
   3c8fc:	cmp	r1, r2
   3c900:	bhi	3c968 <fputs@plt+0x2b878>
   3c904:	strh	r3, [r6, #-4]
   3c908:	ldr	r3, [sp, #12]
   3c90c:	ldr	r8, [r3]
   3c910:	add	r7, r7, #1
   3c914:	add	r6, r6, #20
   3c918:	cmp	r8, r7
   3c91c:	bgt	3c874 <fputs@plt+0x2b784>
   3c920:	ldr	fp, [sp, #12]
   3c924:	ldr	sl, [sp, #16]
   3c928:	mov	r3, r9
   3c92c:	mov	r2, fp
   3c930:	mov	r1, sl
   3c934:	ldr	r0, [sp, #20]
   3c938:	bl	3b004 <fputs@plt+0x29f14>
   3c93c:	b	3c98c <fputs@plt+0x2b89c>
   3c940:	ldr	r3, [sp, #16]
   3c944:	add	r2, r5, #8
   3c948:	ldr	r0, [r3]
   3c94c:	add	r1, r0, #4
   3c950:	bl	1beb8 <fputs@plt+0xadc8>
   3c954:	cmp	r0, #0
   3c958:	str	r0, [sp, #36]	; 0x24
   3c95c:	strhgt	r0, [r6, #-4]
   3c960:	bgt	3c910 <fputs@plt+0x2b820>
   3c964:	b	3c8dc <fputs@plt+0x2b7ec>
   3c968:	ldr	r1, [pc, #244]	; 3ca64 <fputs@plt+0x2b974>
   3c96c:	mov	r3, r9
   3c970:	add	r2, r7, #1
   3c974:	ldr	r0, [sp, #20]
   3c978:	ldr	ip, [sp, #24]
   3c97c:	add	r1, pc, r1
   3c980:	str	ip, [sp]
   3c984:	bl	3aac4 <fputs@plt+0x299d4>
   3c988:	mov	r0, #1
   3c98c:	add	sp, sp, #44	; 0x2c
   3c990:	ldrd	r4, [sp]
   3c994:	ldrd	r6, [sp, #8]
   3c998:	ldrd	r8, [sp, #16]
   3c99c:	ldrd	sl, [sp, #24]
   3c9a0:	add	sp, sp, #32
   3c9a4:	pop	{pc}		; (ldr pc, [sp], #4)
   3c9a8:	mov	r1, r4
   3c9ac:	strh	r0, [r6, #-4]
   3c9b0:	ldr	r0, [sp, #28]
   3c9b4:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3c9b8:	cmp	r0, #0
   3c9bc:	bne	3ca5c <fputs@plt+0x2b96c>
   3c9c0:	ldr	r3, [sp, #16]
   3c9c4:	ldr	r2, [r3]
   3c9c8:	ldr	fp, [r2]
   3c9cc:	cmp	fp, #0
   3c9d0:	ble	3ca40 <fputs@plt+0x2b950>
   3c9d4:	clz	sl, r4
   3c9d8:	mov	r5, #1
   3c9dc:	ldr	r8, [r2, #4]
   3c9e0:	lsr	sl, sl, #5
   3c9e4:	b	3ca08 <fputs@plt+0x2b918>
   3c9e8:	bl	1f60c <fputs@plt+0xe51c>
   3c9ec:	cmp	r0, #0
   3c9f0:	bne	3c9f8 <fputs@plt+0x2b908>
   3c9f4:	strh	r5, [r6, #-4]
   3c9f8:	cmp	fp, r5
   3c9fc:	add	r8, r8, #20
   3ca00:	add	r5, r5, #1
   3ca04:	beq	3ca40 <fputs@plt+0x2b950>
   3ca08:	ldr	r3, [r8]
   3ca0c:	mvn	r2, #0
   3ca10:	mov	r0, r4
   3ca14:	subs	r1, r3, #0
   3ca18:	movne	ip, sl
   3ca1c:	moveq	ip, #1
   3ca20:	cmp	ip, #0
   3ca24:	beq	3c9e8 <fputs@plt+0x2b8f8>
   3ca28:	cmp	r3, r4
   3ca2c:	beq	3c9f4 <fputs@plt+0x2b904>
   3ca30:	cmp	fp, r5
   3ca34:	add	r8, r8, #20
   3ca38:	add	r5, r5, #1
   3ca3c:	bne	3ca08 <fputs@plt+0x2b918>
   3ca40:	ldr	r3, [sp, #12]
   3ca44:	ldr	r8, [r3]
   3ca48:	b	3c910 <fputs@plt+0x2b820>
   3ca4c:	mov	r5, r4
   3ca50:	b	3c8bc <fputs@plt+0x2b7cc>
   3ca54:	mov	r0, r2
   3ca58:	bx	lr
   3ca5c:	mov	r0, #1
   3ca60:	b	3c98c <fputs@plt+0x2b89c>
   3ca64:	andeq	ip, r5, r8, asr r7
   3ca68:	strd	r4, [sp, #-16]!
   3ca6c:	mov	r5, r0
   3ca70:	mov	r0, r1
   3ca74:	mov	r4, r1
   3ca78:	str	r6, [sp, #8]
   3ca7c:	str	lr, [sp, #12]
   3ca80:	bl	1c100 <fputs@plt+0xb010>
   3ca84:	ldr	r2, [r5]
   3ca88:	ldr	r3, [r4, #24]
   3ca8c:	ldr	r2, [r2, #104]	; 0x68
   3ca90:	cmp	r3, r2
   3ca94:	bgt	3caa8 <fputs@plt+0x2b9b8>
   3ca98:	ldrd	r4, [sp]
   3ca9c:	ldr	r6, [sp, #8]
   3caa0:	add	sp, sp, #12
   3caa4:	pop	{pc}		; (ldr pc, [sp], #4)
   3caa8:	ldr	r1, [pc, #24]	; 3cac8 <fputs@plt+0x2b9d8>
   3caac:	mov	r0, r5
   3cab0:	ldrd	r4, [sp]
   3cab4:	ldr	r6, [sp, #8]
   3cab8:	add	r1, pc, r1
   3cabc:	ldr	lr, [sp, #12]
   3cac0:	add	sp, sp, #16
   3cac4:	b	3aac4 <fputs@plt+0x299d4>
   3cac8:	muleq	r5, r0, r8
   3cacc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3cad0:	mov	r3, #1
   3cad4:	mov	r5, r0
   3cad8:	strd	r6, [sp, #8]
   3cadc:	mov	r7, r1
   3cae0:	mov	r1, #151	; 0x97
   3cae4:	ldr	r6, [r0]
   3cae8:	str	r8, [sp, #16]
   3caec:	str	lr, [sp, #20]
   3caf0:	mov	r0, r6
   3caf4:	bl	232cc <fputs@plt+0x121dc>
   3caf8:	subs	r4, r0, #0
   3cafc:	beq	3cb38 <fputs@plt+0x2ba48>
   3cb00:	ldr	r3, [r5, #68]	; 0x44
   3cb04:	str	r7, [r4, #20]
   3cb08:	cmp	r3, #0
   3cb0c:	beq	3cb28 <fputs@plt+0x2ba38>
   3cb10:	mov	r0, r4
   3cb14:	ldrd	r4, [sp]
   3cb18:	ldrd	r6, [sp, #8]
   3cb1c:	ldr	r8, [sp, #16]
   3cb20:	add	sp, sp, #20
   3cb24:	pop	{pc}		; (ldr pc, [sp], #4)
   3cb28:	mov	r0, r5
   3cb2c:	mov	r1, r4
   3cb30:	bl	3ca68 <fputs@plt+0x2b978>
   3cb34:	b	3cb10 <fputs@plt+0x2ba20>
   3cb38:	mov	r1, r7
   3cb3c:	mov	r0, r6
   3cb40:	bl	222ec <fputs@plt+0x111fc>
   3cb44:	b	3cb10 <fputs@plt+0x2ba20>
   3cb48:	cmp	r1, #72	; 0x48
   3cb4c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3cb50:	mov	r5, r0
   3cb54:	ldr	r0, [r0]
   3cb58:	strd	r6, [sp, #8]
   3cb5c:	mov	r6, r2
   3cb60:	mov	r7, r3
   3cb64:	str	r8, [sp, #16]
   3cb68:	str	lr, [sp, #20]
   3cb6c:	bne	3cb7c <fputs@plt+0x2ba8c>
   3cb70:	ldr	r3, [r5, #68]	; 0x44
   3cb74:	cmp	r3, #0
   3cb78:	beq	3cbec <fputs@plt+0x2bafc>
   3cb7c:	uxtb	r1, r1
   3cb80:	mov	r3, #1
   3cb84:	ldr	r2, [sp, #24]
   3cb88:	bl	232cc <fputs@plt+0x121dc>
   3cb8c:	mov	r4, r0
   3cb90:	mov	r1, r0
   3cb94:	ldr	r0, [r5]
   3cb98:	mov	r3, r7
   3cb9c:	mov	r2, r6
   3cba0:	bl	22568 <fputs@plt+0x11478>
   3cba4:	cmp	r4, #0
   3cba8:	beq	3cbc0 <fputs@plt+0x2bad0>
   3cbac:	ldr	r2, [r5]
   3cbb0:	ldr	r3, [r4, #24]
   3cbb4:	ldr	r2, [r2, #104]	; 0x68
   3cbb8:	cmp	r3, r2
   3cbbc:	bgt	3cbd8 <fputs@plt+0x2bae8>
   3cbc0:	mov	r0, r4
   3cbc4:	ldrd	r4, [sp]
   3cbc8:	ldrd	r6, [sp, #8]
   3cbcc:	ldr	r8, [sp, #16]
   3cbd0:	add	sp, sp, #20
   3cbd4:	pop	{pc}		; (ldr pc, [sp], #4)
   3cbd8:	ldr	r1, [pc, #32]	; 3cc00 <fputs@plt+0x2bb10>
   3cbdc:	mov	r0, r5
   3cbe0:	add	r1, pc, r1
   3cbe4:	bl	3aac4 <fputs@plt+0x299d4>
   3cbe8:	b	3cbc0 <fputs@plt+0x2bad0>
   3cbec:	mov	r2, r7
   3cbf0:	mov	r1, r6
   3cbf4:	bl	234a8 <fputs@plt+0x123b8>
   3cbf8:	mov	r4, r0
   3cbfc:	b	3cba4 <fputs@plt+0x2bab4>
   3cc00:	andeq	ip, r5, r8, ror #14
   3cc04:	strd	r4, [sp, #-28]!	; 0xffffffe4
   3cc08:	ldr	r4, [r0]
   3cc0c:	strd	r6, [sp, #8]
   3cc10:	mov	r7, r0
   3cc14:	strd	r8, [sp, #16]
   3cc18:	mov	r8, r1
   3cc1c:	str	lr, [sp, #24]
   3cc20:	sub	sp, sp, #12
   3cc24:	ldr	r5, [sp, #48]	; 0x30
   3cc28:	mov	r0, r4
   3cc2c:	ldr	r6, [sp, #52]	; 0x34
   3cc30:	bl	2358c <fputs@plt+0x1249c>
   3cc34:	mov	r9, r0
   3cc38:	mov	r1, r8
   3cc3c:	ldrd	r2, [sp, #40]	; 0x28
   3cc40:	mov	r0, r4
   3cc44:	bl	2358c <fputs@plt+0x1249c>
   3cc48:	mov	ip, #0
   3cc4c:	mov	r8, r0
   3cc50:	mov	r2, r9
   3cc54:	mov	r0, r7
   3cc58:	mov	r3, r8
   3cc5c:	mov	r1, #79	; 0x4f
   3cc60:	str	ip, [sp]
   3cc64:	bl	3cb48 <fputs@plt+0x2ba58>
   3cc68:	subs	r2, r0, #0
   3cc6c:	andne	r5, r5, #1
   3cc70:	moveq	r5, #0
   3cc74:	cmp	r5, #0
   3cc78:	beq	3cc90 <fputs@plt+0x2bba0>
   3cc7c:	ldr	r3, [r2, #4]
   3cc80:	ldr	r1, [r8, #28]
   3cc84:	orr	r3, r3, #1
   3cc88:	str	r3, [r2, #4]
   3cc8c:	strh	r1, [r2, #36]	; 0x24
   3cc90:	ldr	r1, [r6]
   3cc94:	mov	r0, r4
   3cc98:	bl	234a8 <fputs@plt+0x123b8>
   3cc9c:	str	r0, [r6]
   3cca0:	add	sp, sp, #12
   3cca4:	ldrd	r4, [sp]
   3cca8:	ldrd	r6, [sp, #8]
   3ccac:	ldrd	r8, [sp, #16]
   3ccb0:	add	sp, sp, #24
   3ccb4:	pop	{pc}		; (ldr pc, [sp], #4)
   3ccb8:	str	r4, [sp, #-8]!
   3ccbc:	mov	r4, r1
   3ccc0:	mov	ip, #0
   3ccc4:	ldr	r2, [r4]
   3ccc8:	mov	r3, ip
   3cccc:	mov	r1, #19
   3ccd0:	str	lr, [sp, #4]
   3ccd4:	sub	sp, sp, #8
   3ccd8:	str	ip, [sp]
   3ccdc:	bl	3cb48 <fputs@plt+0x2ba58>
   3cce0:	str	r0, [r4]
   3cce4:	add	sp, sp, #8
   3cce8:	ldr	r4, [sp]
   3ccec:	add	sp, sp, #4
   3ccf0:	pop	{pc}		; (ldr pc, [sp], #4)
   3ccf4:	ldr	r3, [r1, #8]
   3ccf8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3ccfc:	strd	r6, [sp, #8]
   3cd00:	strd	r8, [sp, #16]
   3cd04:	strd	sl, [sp, #24]
   3cd08:	str	lr, [sp, #32]
   3cd0c:	sub	sp, sp, #124	; 0x7c
   3cd10:	ands	r2, r3, #4
   3cd14:	str	r1, [sp, #28]
   3cd18:	bne	3d118 <fputs@plt+0x2c028>
   3cd1c:	ldr	sl, [r0]
   3cd20:	tst	r3, #32
   3cd24:	ldr	r7, [r0, #24]
   3cd28:	ldr	r0, [sl]
   3cd2c:	str	r0, [sp, #8]
   3cd30:	beq	3d0f0 <fputs@plt+0x2c000>
   3cd34:	str	r2, [sp, #36]	; 0x24
   3cd38:	add	r2, sp, #56	; 0x38
   3cd3c:	ldr	r8, [sp, #28]
   3cd40:	str	r2, [sp, #24]
   3cd44:	add	r2, sp, #60	; 0x3c
   3cd48:	str	r2, [sp, #32]
   3cd4c:	ldr	r2, [pc, #2492]	; 3d710 <fputs@plt+0x2c620>
   3cd50:	ldr	r1, [r8, #48]	; 0x30
   3cd54:	add	r2, pc, r2
   3cd58:	str	r2, [sp, #16]
   3cd5c:	ldr	r2, [pc, #2480]	; 3d714 <fputs@plt+0x2c624>
   3cd60:	str	r1, [sp, #44]	; 0x2c
   3cd64:	add	r2, pc, r2
   3cd68:	str	r2, [sp, #20]
   3cd6c:	adds	r2, r1, #0
   3cd70:	movne	r2, #1
   3cd74:	str	r2, [sp, #40]	; 0x28
   3cd78:	orr	r2, r3, #4
   3cd7c:	ldr	r4, [sp, #24]
   3cd80:	mov	r3, #0
   3cd84:	str	sl, [sp, #56]	; 0x38
   3cd88:	str	r2, [r8, #8]
   3cd8c:	ldr	r2, [sp, #32]
   3cd90:	mov	r0, r4
   3cd94:	ldr	r1, [r8, #56]	; 0x38
   3cd98:	str	r3, [r2]
   3cd9c:	str	r3, [r2, #4]
   3cda0:	str	r3, [r2, #8]
   3cda4:	str	r3, [r2, #12]
   3cda8:	str	r3, [r2, #16]
   3cdac:	str	r3, [r2, #20]
   3cdb0:	str	r3, [r2, #24]
   3cdb4:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3cdb8:	cmp	r0, #0
   3cdbc:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3cdc0:	mov	r0, r4
   3cdc4:	ldr	r1, [r8, #60]	; 0x3c
   3cdc8:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3cdcc:	cmp	r0, #0
   3cdd0:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3cdd4:	ldr	r2, [r8, #8]
   3cdd8:	ldr	fp, [r8, #28]
   3cddc:	tst	r2, #32768	; 0x8000
   3cde0:	bne	3d0d4 <fputs@plt+0x2bfe4>
   3cde4:	ldr	r2, [fp]
   3cde8:	cmp	r2, #0
   3cdec:	ble	3cf18 <fputs@plt+0x2be28>
   3cdf0:	add	r3, sp, #88	; 0x58
   3cdf4:	mov	r6, #0
   3cdf8:	str	r3, [sp, #12]
   3cdfc:	mov	r3, r8
   3ce00:	mov	r8, sl
   3ce04:	mov	sl, r3
   3ce08:	b	3ce1c <fputs@plt+0x2bd2c>
   3ce0c:	ldr	r2, [fp]
   3ce10:	add	r6, r6, #1
   3ce14:	cmp	r2, r6
   3ce18:	ble	3cf0c <fputs@plt+0x2be1c>
   3ce1c:	lsl	r5, r6, #3
   3ce20:	add	r2, r5, r6
   3ce24:	add	r2, fp, r2, lsl #3
   3ce28:	ldr	r1, [r2, #28]
   3ce2c:	cmp	r1, #0
   3ce30:	beq	3ce0c <fputs@plt+0x2bd1c>
   3ce34:	cmp	r7, #0
   3ce38:	ldr	r9, [r8, #496]	; 0x1f0
   3ce3c:	beq	3d0e8 <fputs@plt+0x2bff8>
   3ce40:	mov	r4, #0
   3ce44:	mov	r0, r7
   3ce48:	ldr	r3, [r0, #20]
   3ce4c:	ldr	r0, [r0, #16]
   3ce50:	add	r4, r4, r3
   3ce54:	cmp	r0, #0
   3ce58:	bne	3ce48 <fputs@plt+0x2bd58>
   3ce5c:	add	r0, r5, r6
   3ce60:	ldr	r3, [sp, #16]
   3ce64:	mov	ip, #0
   3ce68:	add	r0, fp, r0, lsl #3
   3ce6c:	ldr	r0, [r0, #16]
   3ce70:	cmp	r0, #0
   3ce74:	strne	r0, [r8, #496]	; 0x1f0
   3ce78:	ldr	r0, [sp, #12]
   3ce7c:	str	r3, [sp, #92]	; 0x5c
   3ce80:	ldr	r3, [sp, #20]
   3ce84:	str	r8, [sp, #88]	; 0x58
   3ce88:	str	r3, [sp, #96]	; 0x60
   3ce8c:	str	ip, [sp, #100]	; 0x64
   3ce90:	str	ip, [sp, #104]	; 0x68
   3ce94:	str	ip, [sp, #108]	; 0x6c
   3ce98:	str	r7, [sp, #112]	; 0x70
   3ce9c:	bl	21538 <fputs@plt+0x10448>
   3cea0:	ldr	r1, [r8, #68]	; 0x44
   3cea4:	str	r9, [r8, #496]	; 0x1f0
   3cea8:	cmp	r1, #0
   3ceac:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3ceb0:	ldr	r3, [sp, #8]
   3ceb4:	ldrb	r2, [r3, #69]	; 0x45
   3ceb8:	cmp	r2, #0
   3cebc:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3cec0:	cmp	r7, #0
   3cec4:	beq	3cedc <fputs@plt+0x2bdec>
   3cec8:	mov	r2, r7
   3cecc:	ldrd	r2, [r2, #16]
   3ced0:	cmp	r2, #0
   3ced4:	sub	r4, r4, r3
   3ced8:	bne	3cecc <fputs@plt+0x2bddc>
   3cedc:	add	r5, r5, r6
   3cee0:	adds	r4, r4, #0
   3cee4:	add	r5, fp, r5, lsl #3
   3cee8:	movne	r4, #1
   3ceec:	ldr	fp, [sl, #28]
   3cef0:	add	r6, r6, #1
   3cef4:	ldrb	r2, [r5, #45]	; 0x2d
   3cef8:	bfi	r2, r4, #3, #1
   3cefc:	strb	r2, [r5, #45]	; 0x2d
   3cf00:	ldr	r2, [fp]
   3cf04:	cmp	r2, r6
   3cf08:	bgt	3ce1c <fputs@plt+0x2bd2c>
   3cf0c:	mov	r3, sl
   3cf10:	mov	sl, r8
   3cf14:	mov	r8, r3
   3cf18:	ldr	r2, [r8]
   3cf1c:	mov	r1, #1
   3cf20:	str	fp, [sp, #60]	; 0x3c
   3cf24:	str	r7, [sp, #72]	; 0x48
   3cf28:	strh	r1, [sp, #84]	; 0x54
   3cf2c:	cmp	r2, #0
   3cf30:	beq	3d150 <fputs@plt+0x2c060>
   3cf34:	mov	r1, r2
   3cf38:	ldr	r0, [sp, #24]
   3cf3c:	bl	3c6cc <fputs@plt+0x2b5dc>
   3cf40:	cmp	r0, #0
   3cf44:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3cf48:	ldr	r4, [r8, #36]	; 0x24
   3cf4c:	ldrh	r3, [sp, #84]	; 0x54
   3cf50:	ldr	r1, [r8, #40]	; 0x28
   3cf54:	cmp	r4, #0
   3cf58:	beq	3d120 <fputs@plt+0x2c030>
   3cf5c:	ldr	r2, [r8]
   3cf60:	and	r3, r3, #4096	; 0x1000
   3cf64:	ldr	r0, [r8, #8]
   3cf68:	orr	r3, r3, r0
   3cf6c:	orr	r3, r3, #8
   3cf70:	str	r3, [r8, #8]
   3cf74:	ldr	r6, [sp, #24]
   3cf78:	str	r2, [sp, #64]	; 0x40
   3cf7c:	mov	r0, r6
   3cf80:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3cf84:	cmp	r0, #0
   3cf88:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3cf8c:	mov	r0, r6
   3cf90:	ldr	r1, [r8, #32]
   3cf94:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3cf98:	subs	r5, r0, #0
   3cf9c:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3cfa0:	ldr	fp, [r8, #28]
   3cfa4:	ldr	r2, [fp]
   3cfa8:	cmp	r2, #0
   3cfac:	ble	3d000 <fputs@plt+0x2bf10>
   3cfb0:	mov	r1, r5
   3cfb4:	add	r3, r1, r1, lsl #3
   3cfb8:	add	r9, r1, #1
   3cfbc:	add	r2, r9, r9, lsl #3
   3cfc0:	add	r3, fp, r3, lsl #3
   3cfc4:	ldrb	r3, [r3, #45]	; 0x2d
   3cfc8:	tst	r3, #4
   3cfcc:	beq	3cff0 <fputs@plt+0x2bf00>
   3cfd0:	ldr	r3, [fp, r2, lsl #3]
   3cfd4:	mov	r0, r6
   3cfd8:	subs	r1, r3, #0
   3cfdc:	beq	3cff0 <fputs@plt+0x2bf00>
   3cfe0:	bl	3c6cc <fputs@plt+0x2b5dc>
   3cfe4:	cmp	r0, #0
   3cfe8:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3cfec:	ldr	fp, [r8, #28]
   3cff0:	mov	r1, r9
   3cff4:	ldr	r3, [fp]
   3cff8:	cmp	r3, r9
   3cffc:	bgt	3cfb4 <fputs@plt+0x2bec4>
   3d000:	ldrh	r2, [sp, #84]	; 0x54
   3d004:	mov	r1, #0
   3d008:	ldr	r0, [r8, #8]
   3d00c:	str	r1, [sp, #72]	; 0x48
   3d010:	orr	r2, r2, #1
   3d014:	tst	r0, #32768	; 0x8000
   3d018:	strh	r2, [sp, #84]	; 0x54
   3d01c:	beq	3d030 <fputs@plt+0x2bf40>
   3d020:	ldr	r3, [fp, #28]
   3d024:	ldr	r2, [r3, #44]	; 0x2c
   3d028:	str	r2, [r8, #44]	; 0x2c
   3d02c:	str	r1, [r3, #44]	; 0x2c
   3d030:	ldrd	r2, [sp, #36]	; 0x24
   3d034:	cmp	r3, r2
   3d038:	ble	3d168 <fputs@plt+0x2c078>
   3d03c:	ldr	r3, [sp, #8]
   3d040:	ldrb	r3, [r3, #69]	; 0x45
   3d044:	cmp	r3, #0
   3d048:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3d04c:	cmp	r4, #0
   3d050:	bne	3d18c <fputs@plt+0x2c09c>
   3d054:	ldr	r3, [r8, #52]	; 0x34
   3d058:	cmp	r3, #0
   3d05c:	beq	3d078 <fputs@plt+0x2bf88>
   3d060:	ldr	r2, [r3]
   3d064:	ldr	r1, [r8]
   3d068:	ldr	r2, [r2]
   3d06c:	ldr	r1, [r1]
   3d070:	cmp	r1, r2
   3d074:	bne	3d60c <fputs@plt+0x2c51c>
   3d078:	ldr	r3, [sp, #36]	; 0x24
   3d07c:	ldr	r8, [r8, #48]	; 0x30
   3d080:	add	r3, r3, #1
   3d084:	cmp	r8, #0
   3d088:	str	r3, [sp, #36]	; 0x24
   3d08c:	beq	3d244 <fputs@plt+0x2c154>
   3d090:	ldr	r3, [r8, #8]
   3d094:	b	3cd78 <fputs@plt+0x2bc88>
   3d098:	str	r1, [sp, #16]
   3d09c:	ldr	r1, [pc, #1652]	; 3d718 <fputs@plt+0x2c628>
   3d0a0:	mov	r0, sl
   3d0a4:	ldr	r3, [sp, #16]
   3d0a8:	add	r1, pc, r1
   3d0ac:	add	r2, r3, #1
   3d0b0:	bl	3aac4 <fputs@plt+0x299d4>
   3d0b4:	mov	r0, #2
   3d0b8:	add	sp, sp, #124	; 0x7c
   3d0bc:	ldrd	r4, [sp]
   3d0c0:	ldrd	r6, [sp, #8]
   3d0c4:	ldrd	r8, [sp, #16]
   3d0c8:	ldrd	sl, [sp, #24]
   3d0cc:	add	sp, sp, #32
   3d0d0:	pop	{pc}		; (ldr pc, [sp], #4)
   3d0d4:	ldr	r2, [fp, #28]
   3d0d8:	ldr	r1, [r8, #44]	; 0x2c
   3d0dc:	str	r1, [r2, #44]	; 0x2c
   3d0e0:	str	r0, [r8, #44]	; 0x2c
   3d0e4:	b	3cde4 <fputs@plt+0x2bcf4>
   3d0e8:	mov	r4, r7
   3d0ec:	b	3ce5c <fputs@plt+0x2bd6c>
   3d0f0:	mov	r2, r7
   3d0f4:	mov	r0, sl
   3d0f8:	bl	2170c <fputs@plt+0x1061c>
   3d0fc:	ldr	r3, [sl, #68]	; 0x44
   3d100:	cmp	r3, #0
   3d104:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3d108:	ldr	r3, [sp, #8]
   3d10c:	ldrb	r3, [r3, #69]	; 0x45
   3d110:	cmp	r3, #0
   3d114:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3d118:	mov	r0, #1
   3d11c:	b	3d0b8 <fputs@plt+0x2bfc8>
   3d120:	tst	r3, #2
   3d124:	beq	3d20c <fputs@plt+0x2c11c>
   3d128:	ldr	r2, [r8, #8]
   3d12c:	and	r3, r3, #4096	; 0x1000
   3d130:	cmp	r1, #0
   3d134:	orr	r3, r3, r2
   3d138:	orr	r3, r3, #8
   3d13c:	str	r3, [r8, #8]
   3d140:	bne	3d22c <fputs@plt+0x2c13c>
   3d144:	mov	r4, r1
   3d148:	ldr	r2, [r8]
   3d14c:	b	3cf74 <fputs@plt+0x2be84>
   3d150:	ldr	r4, [r8, #36]	; 0x24
   3d154:	ldr	r1, [r8, #40]	; 0x28
   3d158:	cmp	r4, #0
   3d15c:	beq	3d214 <fputs@plt+0x2c124>
   3d160:	mov	r3, r2
   3d164:	b	3cf64 <fputs@plt+0x2be74>
   3d168:	ldr	r3, [pc, #1452]	; 3d71c <fputs@plt+0x2c62c>
   3d16c:	mov	r1, r8
   3d170:	ldr	r0, [sp, #24]
   3d174:	ldr	r2, [r8, #44]	; 0x2c
   3d178:	add	r3, pc, r3
   3d17c:	bl	3c80c <fputs@plt+0x2b71c>
   3d180:	cmp	r0, #0
   3d184:	beq	3d03c <fputs@plt+0x2bf4c>
   3d188:	b	3d0b4 <fputs@plt+0x2bfc4>
   3d18c:	ldr	r3, [pc, #1420]	; 3d720 <fputs@plt+0x2c630>
   3d190:	mov	r2, r4
   3d194:	mov	r1, r8
   3d198:	ldr	r0, [sp, #24]
   3d19c:	add	r3, pc, r3
   3d1a0:	bl	3c80c <fputs@plt+0x2b71c>
   3d1a4:	cmp	r0, #0
   3d1a8:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3d1ac:	ldr	r3, [sp, #8]
   3d1b0:	ldrb	r3, [r3, #69]	; 0x45
   3d1b4:	cmp	r3, #0
   3d1b8:	bne	3d0b4 <fputs@plt+0x2bfc4>
   3d1bc:	ldm	r4, {r1, r3}
   3d1c0:	cmp	r1, #0
   3d1c4:	ble	3d054 <fputs@plt+0x2bf64>
   3d1c8:	ldr	r2, [r3]
   3d1cc:	ldr	r2, [r2, #4]
   3d1d0:	tst	r2, #2
   3d1d4:	bne	3d1f4 <fputs@plt+0x2c104>
   3d1d8:	add	r0, r0, #1
   3d1dc:	cmp	r0, r1
   3d1e0:	beq	3d054 <fputs@plt+0x2bf64>
   3d1e4:	ldr	r2, [r3, #20]!
   3d1e8:	ldr	r2, [r2, #4]
   3d1ec:	tst	r2, #2
   3d1f0:	beq	3d1d8 <fputs@plt+0x2c0e8>
   3d1f4:	ldr	r1, [pc, #1320]	; 3d724 <fputs@plt+0x2c634>
   3d1f8:	mov	r0, sl
   3d1fc:	add	r1, pc, r1
   3d200:	bl	3aac4 <fputs@plt+0x299d4>
   3d204:	mov	r0, #2
   3d208:	b	3d0b8 <fputs@plt+0x2bfc8>
   3d20c:	bic	r4, r3, #1
   3d210:	uxth	r4, r4
   3d214:	cmp	r1, #0
   3d218:	strh	r4, [sp, #84]	; 0x54
   3d21c:	bne	3d22c <fputs@plt+0x2c13c>
   3d220:	mov	r4, r1
   3d224:	ldr	r2, [r8]
   3d228:	b	3cf74 <fputs@plt+0x2be84>
   3d22c:	ldr	r1, [pc, #1268]	; 3d728 <fputs@plt+0x2c638>
   3d230:	mov	r0, sl
   3d234:	add	r1, pc, r1
   3d238:	bl	3aac4 <fputs@plt+0x299d4>
   3d23c:	mov	r0, #2
   3d240:	b	3d0b8 <fputs@plt+0x2bfc8>
   3d244:	ldr	r3, [sp, #44]	; 0x2c
   3d248:	str	r5, [sp, #16]
   3d24c:	cmp	r3, #0
   3d250:	beq	3d118 <fputs@plt+0x2c028>
   3d254:	ldr	r3, [sp, #28]
   3d258:	ldr	r8, [r3, #44]	; 0x2c
   3d25c:	cmp	r8, #0
   3d260:	beq	3d118 <fputs@plt+0x2c028>
   3d264:	ldr	r7, [sl]
   3d268:	ldr	r3, [r8]
   3d26c:	ldr	r2, [r7, #100]	; 0x64
   3d270:	cmp	r3, r2
   3d274:	bgt	3d6a0 <fputs@plt+0x2c5b0>
   3d278:	cmp	r3, #0
   3d27c:	ldr	r6, [r8, #4]
   3d280:	ble	3d2a8 <fputs@plt+0x2c1b8>
   3d284:	add	r2, r3, r3, lsl #2
   3d288:	mov	r1, r6
   3d28c:	add	r2, r6, r2, lsl #2
   3d290:	ldrb	r0, [r1, #13]
   3d294:	add	r1, r1, #20
   3d298:	bfc	r0, #0, #1
   3d29c:	strb	r0, [r1, #-7]
   3d2a0:	cmp	r2, r1
   3d2a4:	bne	3d290 <fputs@plt+0x2c1a0>
   3d2a8:	ldr	r0, [sp, #28]
   3d2ac:	mov	r1, #0
   3d2b0:	ldr	r2, [r0, #48]	; 0x30
   3d2b4:	str	r1, [r0, #52]	; 0x34
   3d2b8:	cmp	r2, r1
   3d2bc:	ldrne	r1, [sp, #28]
   3d2c0:	bne	3d2cc <fputs@plt+0x2c1dc>
   3d2c4:	b	3d2e4 <fputs@plt+0x2c1f4>
   3d2c8:	mov	r2, r0
   3d2cc:	ldr	r0, [r2, #48]	; 0x30
   3d2d0:	str	r1, [r2, #52]	; 0x34
   3d2d4:	mov	r1, r2
   3d2d8:	cmp	r0, #0
   3d2dc:	bne	3d2c8 <fputs@plt+0x2c1d8>
   3d2e0:	str	r2, [sp, #28]
   3d2e4:	add	r2, sp, #52	; 0x34
   3d2e8:	str	sl, [sp, #8]
   3d2ec:	str	r7, [sp, #12]
   3d2f0:	str	r2, [sp, #20]
   3d2f4:	cmp	r3, #0
   3d2f8:	ldr	r3, [sp, #28]
   3d2fc:	ldr	r3, [r3]
   3d300:	str	r3, [sp, #24]
   3d304:	ble	3d654 <fputs@plt+0x2c564>
   3d308:	mov	r3, #0
   3d30c:	mvn	r7, #0
   3d310:	mov	r5, r3
   3d314:	str	r3, [sp, #32]
   3d318:	b	3d330 <fputs@plt+0x2c240>
   3d31c:	ldr	r3, [r8]
   3d320:	add	r5, r5, #1
   3d324:	add	r6, r6, #20
   3d328:	cmp	r5, r3
   3d32c:	bge	3d5bc <fputs@plt+0x2c4cc>
   3d330:	ldrb	r3, [r6, #13]
   3d334:	str	r7, [sp, #52]	; 0x34
   3d338:	tst	r3, #1
   3d33c:	bne	3d31c <fputs@plt+0x2c22c>
   3d340:	ldr	r4, [r6]
   3d344:	b	3d368 <fputs@plt+0x2c278>
   3d348:	ldr	r3, [r4, #4]
   3d34c:	tst	r3, #4096	; 0x1000
   3d350:	beq	3d370 <fputs@plt+0x2c280>
   3d354:	tst	r3, #262144	; 0x40000
   3d358:	ldrne	r3, [r4, #20]
   3d35c:	ldreq	r4, [r4, #12]
   3d360:	ldrne	r3, [r3, #4]
   3d364:	ldrne	r4, [r3]
   3d368:	cmp	r4, #0
   3d36c:	bne	3d348 <fputs@plt+0x2c258>
   3d370:	mov	r0, r4
   3d374:	ldr	r1, [sp, #20]
   3d378:	bl	1c1bc <fputs@plt+0xb0cc>
   3d37c:	cmp	r0, #0
   3d380:	beq	3d428 <fputs@plt+0x2c338>
   3d384:	ldr	r2, [sp, #24]
   3d388:	ldr	r3, [sp, #52]	; 0x34
   3d38c:	ldr	r1, [r2]
   3d390:	cmp	r3, #0
   3d394:	ble	3d5e4 <fputs@plt+0x2c4f4>
   3d398:	cmp	r3, r1
   3d39c:	bgt	3d5e4 <fputs@plt+0x2c4f4>
   3d3a0:	mov	r3, #0
   3d3a4:	add	r2, sp, #88	; 0x58
   3d3a8:	ldr	r0, [sp, #12]
   3d3ac:	mov	r1, #132	; 0x84
   3d3b0:	str	r3, [sp, #88]	; 0x58
   3d3b4:	str	r3, [sp, #92]	; 0x5c
   3d3b8:	bl	232cc <fputs@plt+0x121dc>
   3d3bc:	cmp	r0, #0
   3d3c0:	beq	3d0b4 <fputs@plt+0x2bfc4>
   3d3c4:	ldr	r2, [r6]
   3d3c8:	ldr	r3, [r0, #4]
   3d3cc:	ldr	r1, [sp, #52]	; 0x34
   3d3d0:	cmp	r4, r2
   3d3d4:	orr	r3, r3, #1024	; 0x400
   3d3d8:	str	r3, [r0, #4]
   3d3dc:	str	r1, [r0, #8]
   3d3e0:	streq	r0, [r6]
   3d3e4:	bne	3d410 <fputs@plt+0x2c320>
   3d3e8:	mov	r1, r4
   3d3ec:	ldr	r0, [sp, #12]
   3d3f0:	bl	2222c <fputs@plt+0x1113c>
   3d3f4:	ldrb	r3, [r6, #13]
   3d3f8:	ldr	r2, [sp, #52]	; 0x34
   3d3fc:	orr	r3, r3, #1
   3d400:	strb	r3, [r6, #13]
   3d404:	strh	r2, [r6, #16]
   3d408:	b	3d31c <fputs@plt+0x2c22c>
   3d40c:	mov	r2, r3
   3d410:	ldr	r3, [r2, #12]
   3d414:	ldrb	r1, [r3]
   3d418:	cmp	r1, #95	; 0x5f
   3d41c:	beq	3d40c <fputs@plt+0x2c31c>
   3d420:	str	r0, [r2, #12]
   3d424:	b	3d3e8 <fputs@plt+0x2c2f8>
   3d428:	ldrb	r3, [r4]
   3d42c:	cmp	r3, #27
   3d430:	strne	r0, [sp, #52]	; 0x34
   3d434:	beq	3d484 <fputs@plt+0x2c394>
   3d438:	ldr	r9, [sp, #12]
   3d43c:	mov	r3, #0
   3d440:	mov	r1, r4
   3d444:	mov	r2, r3
   3d448:	mov	r0, r9
   3d44c:	bl	250c4 <fputs@plt+0x13fd4>
   3d450:	ldrb	r9, [r9, #69]	; 0x45
   3d454:	mov	sl, r0
   3d458:	cmp	r9, #0
   3d45c:	beq	3d4a8 <fputs@plt+0x2c3b8>
   3d460:	mov	r1, sl
   3d464:	ldr	r0, [sp, #12]
   3d468:	bl	2222c <fputs@plt+0x1113c>
   3d46c:	ldr	r0, [sp, #52]	; 0x34
   3d470:	cmp	r0, #0
   3d474:	bgt	3d3a0 <fputs@plt+0x2c2b0>
   3d478:	mov	r3, #1
   3d47c:	str	r3, [sp, #32]
   3d480:	b	3d31c <fputs@plt+0x2c22c>
   3d484:	ldr	r3, [sp, #24]
   3d488:	add	r2, r4, #8
   3d48c:	add	r1, r3, #4
   3d490:	mov	r0, r3
   3d494:	bl	1beb8 <fputs@plt+0xadc8>
   3d498:	cmp	r0, #0
   3d49c:	str	r0, [sp, #52]	; 0x34
   3d4a0:	bne	3d470 <fputs@plt+0x2c380>
   3d4a4:	b	3d438 <fputs@plt+0x2c348>
   3d4a8:	ldr	lr, [sp, #8]
   3d4ac:	mov	r1, r0
   3d4b0:	add	r0, sp, #88	; 0x58
   3d4b4:	ldr	ip, [sp, #28]
   3d4b8:	ldr	r2, [ip]
   3d4bc:	str	r9, [sp, #100]	; 0x64
   3d4c0:	str	r9, [sp, #104]	; 0x68
   3d4c4:	str	r9, [sp, #108]	; 0x6c
   3d4c8:	str	r9, [sp, #112]	; 0x70
   3d4cc:	str	r9, [sp, #116]	; 0x74
   3d4d0:	ldr	r3, [lr]
   3d4d4:	ldr	ip, [ip, #28]
   3d4d8:	str	r2, [sp, #96]	; 0x60
   3d4dc:	str	r2, [sp, #44]	; 0x2c
   3d4e0:	mov	r2, #1
   3d4e4:	str	lr, [sp, #88]	; 0x58
   3d4e8:	str	r3, [sp, #40]	; 0x28
   3d4ec:	str	ip, [sp, #92]	; 0x5c
   3d4f0:	mov	ip, #1
   3d4f4:	strh	r2, [sp, #116]	; 0x74
   3d4f8:	ldrb	r2, [r3, #73]	; 0x49
   3d4fc:	strb	ip, [r3, #73]	; 0x49
   3d500:	str	r2, [sp, #36]	; 0x24
   3d504:	bl	3c5a4 <fputs@plt+0x2b4b4>
   3d508:	ldrd	r2, [sp, #36]	; 0x24
   3d50c:	subs	fp, r0, #0
   3d510:	movne	fp, r9
   3d514:	strb	r2, [r3, #73]	; 0x49
   3d518:	bne	3d5b4 <fputs@plt+0x2c4c4>
   3d51c:	ldr	r2, [sp, #44]	; 0x2c
   3d520:	ldr	r3, [r2]
   3d524:	cmp	r3, #0
   3d528:	str	r3, [sp, #36]	; 0x24
   3d52c:	ble	3d5b4 <fputs@plt+0x2c4c4>
   3d530:	ldr	r3, [r2, #4]
   3d534:	clz	r2, sl
   3d538:	mov	r9, fp
   3d53c:	lsr	r2, r2, #5
   3d540:	str	r2, [sp, #40]	; 0x28
   3d544:	str	fp, [sp, #44]	; 0x2c
   3d548:	mov	fp, r8
   3d54c:	mov	r8, r5
   3d550:	mov	r5, r4
   3d554:	mov	r4, r3
   3d558:	b	3d578 <fputs@plt+0x2c488>
   3d55c:	bl	1f60c <fputs@plt+0xe51c>
   3d560:	cmp	r0, #1
   3d564:	ble	3d5a4 <fputs@plt+0x2c4b4>
   3d568:	ldr	r3, [sp, #36]	; 0x24
   3d56c:	add	r9, r9, #1
   3d570:	cmp	r3, r9
   3d574:	beq	3d6b8 <fputs@plt+0x2c5c8>
   3d578:	ldr	ip, [r4]
   3d57c:	mvn	r2, #0
   3d580:	mov	r1, sl
   3d584:	add	r4, r4, #20
   3d588:	ldr	lr, [sp, #40]	; 0x28
   3d58c:	subs	r0, ip, #0
   3d590:	moveq	lr, #1
   3d594:	cmp	lr, #0
   3d598:	beq	3d55c <fputs@plt+0x2c46c>
   3d59c:	cmp	sl, ip
   3d5a0:	bne	3d568 <fputs@plt+0x2c478>
   3d5a4:	mov	r4, r5
   3d5a8:	mov	r5, r8
   3d5ac:	mov	r8, fp
   3d5b0:	add	fp, r9, #1
   3d5b4:	str	fp, [sp, #52]	; 0x34
   3d5b8:	b	3d460 <fputs@plt+0x2c370>
   3d5bc:	ldr	r2, [sp, #28]
   3d5c0:	ldr	r1, [r2, #52]	; 0x34
   3d5c4:	ldr	r2, [sp, #32]
   3d5c8:	cmp	r1, #0
   3d5cc:	str	r1, [sp, #28]
   3d5d0:	moveq	r2, #0
   3d5d4:	cmp	r2, #0
   3d5d8:	beq	3d6cc <fputs@plt+0x2c5dc>
   3d5dc:	ldr	r6, [r8, #4]
   3d5e0:	b	3d2f4 <fputs@plt+0x2c204>
   3d5e4:	ldr	r3, [pc, #320]	; 3d72c <fputs@plt+0x2c63c>
   3d5e8:	add	r2, r5, #1
   3d5ec:	str	r1, [sp]
   3d5f0:	ldr	r1, [pc, #312]	; 3d730 <fputs@plt+0x2c640>
   3d5f4:	ldr	sl, [sp, #8]
   3d5f8:	add	r3, pc, r3
   3d5fc:	add	r1, pc, r1
   3d600:	mov	r0, sl
   3d604:	bl	3aac4 <fputs@plt+0x299d4>
   3d608:	b	3d0b4 <fputs@plt+0x2bfc4>
   3d60c:	ldr	r2, [r3, #8]
   3d610:	tst	r2, #256	; 0x100
   3d614:	bne	3d6f8 <fputs@plt+0x2c608>
   3d618:	ldrb	r3, [r3, #4]
   3d61c:	cmp	r3, #117	; 0x75
   3d620:	beq	3d6ec <fputs@plt+0x2c5fc>
   3d624:	cmp	r3, #118	; 0x76
   3d628:	beq	3d6e0 <fputs@plt+0x2c5f0>
   3d62c:	cmp	r3, #116	; 0x74
   3d630:	beq	3d6d4 <fputs@plt+0x2c5e4>
   3d634:	ldr	r2, [pc, #248]	; 3d734 <fputs@plt+0x2c644>
   3d638:	add	r2, pc, r2
   3d63c:	ldr	r1, [pc, #244]	; 3d738 <fputs@plt+0x2c648>
   3d640:	mov	r0, sl
   3d644:	add	r1, pc, r1
   3d648:	bl	3aac4 <fputs@plt+0x299d4>
   3d64c:	mov	r0, #2
   3d650:	b	3d0b8 <fputs@plt+0x2bfc8>
   3d654:	ldr	r3, [r8]
   3d658:	ldr	sl, [sp, #8]
   3d65c:	cmp	r3, #0
   3d660:	ble	3d118 <fputs@plt+0x2c028>
   3d664:	ldr	r2, [r8, #4]
   3d668:	ldrb	r1, [r2, #13]
   3d66c:	tst	r1, #1
   3d670:	addne	r2, r2, #20
   3d674:	ldrne	r1, [sp, #16]
   3d678:	bne	3d690 <fputs@plt+0x2c5a0>
   3d67c:	b	3d09c <fputs@plt+0x2bfac>
   3d680:	ldrb	r0, [r2, #13]
   3d684:	add	r2, r2, #20
   3d688:	tst	r0, #1
   3d68c:	beq	3d098 <fputs@plt+0x2bfa8>
   3d690:	add	r1, r1, #1
   3d694:	cmp	r3, r1
   3d698:	bne	3d680 <fputs@plt+0x2c590>
   3d69c:	b	3d118 <fputs@plt+0x2c028>
   3d6a0:	ldr	r1, [pc, #148]	; 3d73c <fputs@plt+0x2c64c>
   3d6a4:	mov	r0, sl
   3d6a8:	add	r1, pc, r1
   3d6ac:	bl	3aac4 <fputs@plt+0x299d4>
   3d6b0:	mov	r0, #2
   3d6b4:	b	3d0b8 <fputs@plt+0x2bfc8>
   3d6b8:	mov	r4, r5
   3d6bc:	mov	r5, r8
   3d6c0:	mov	r8, fp
   3d6c4:	ldr	fp, [sp, #44]	; 0x2c
   3d6c8:	b	3d5b4 <fputs@plt+0x2c4c4>
   3d6cc:	ldr	sl, [sp, #8]
   3d6d0:	b	3d65c <fputs@plt+0x2c56c>
   3d6d4:	ldr	r2, [pc, #100]	; 3d740 <fputs@plt+0x2c650>
   3d6d8:	add	r2, pc, r2
   3d6dc:	b	3d63c <fputs@plt+0x2c54c>
   3d6e0:	ldr	r2, [pc, #92]	; 3d744 <fputs@plt+0x2c654>
   3d6e4:	add	r2, pc, r2
   3d6e8:	b	3d63c <fputs@plt+0x2c54c>
   3d6ec:	ldr	r2, [pc, #84]	; 3d748 <fputs@plt+0x2c658>
   3d6f0:	add	r2, pc, r2
   3d6f4:	b	3d63c <fputs@plt+0x2c54c>
   3d6f8:	ldr	r1, [pc, #76]	; 3d74c <fputs@plt+0x2c65c>
   3d6fc:	mov	r0, sl
   3d700:	add	r1, pc, r1
   3d704:	bl	3aac4 <fputs@plt+0x299d4>
   3d708:	mov	r0, #2
   3d70c:	b	3d0b8 <fputs@plt+0x2bfc8>
   3d710:			; <UNDEFINED> instruction: 0xfffff29c
   3d714:			; <UNDEFINED> instruction: 0xffffff88
   3d718:	andeq	ip, r5, r8, lsl r4
   3d71c:	andeq	ip, r5, r4, asr r2
   3d720:	andeq	ip, r5, r8, lsr r2
   3d724:	andeq	ip, r5, r0, ror #3
   3d728:	andeq	ip, r5, ip, ror #2
   3d72c:	ldrdeq	fp, [r5], -r4
   3d730:	ldrdeq	fp, [r5], -r8
   3d734:	andeq	fp, r5, r0, asr #26
   3d738:	andeq	fp, r5, r4, lsl #28
   3d73c:	strdeq	fp, [r5], -r4
   3d740:	andeq	fp, r5, r8, lsr #25
   3d744:			; <UNDEFINED> instruction: 0x0005bcb0
   3d748:	muleq	r5, ip, ip
   3d74c:	andeq	fp, r5, r8, lsl sp
   3d750:	ldr	r3, [r0, #488]	; 0x1e8
   3d754:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3d758:	mov	r5, r1
   3d75c:	ldr	r4, [r0]
   3d760:	ldr	r1, [r1]
   3d764:	cmp	r3, #0
   3d768:	strd	r6, [sp, #8]
   3d76c:	strd	r8, [sp, #16]
   3d770:	str	sl, [sp, #24]
   3d774:	str	lr, [sp, #28]
   3d778:	sub	sp, sp, #48	; 0x30
   3d77c:	beq	3d7c8 <fputs@plt+0x2c6d8>
   3d780:	ldrb	ip, [r4, #149]	; 0x95
   3d784:	mov	r6, r0
   3d788:	mov	r2, #0
   3d78c:	mov	r0, r1
   3d790:	ldrsh	r7, [r3, #34]	; 0x22
   3d794:	ldr	r8, [r3, #4]
   3d798:	add	r1, ip, #4
   3d79c:	bl	218a8 <fputs@plt+0x107b8>
   3d7a0:	sub	r7, r7, #-268435455	; 0xf0000001
   3d7a4:	cmp	r0, #0
   3d7a8:	add	sl, r8, r7, lsl #4
   3d7ac:	bne	3d7ec <fputs@plt+0x2c6fc>
   3d7b0:	ldr	r1, [pc, #200]	; 3d880 <fputs@plt+0x2c790>
   3d7b4:	mov	r0, r6
   3d7b8:	ldr	r2, [r8, r7, lsl #4]
   3d7bc:	add	r1, pc, r1
   3d7c0:	bl	3aac4 <fputs@plt+0x299d4>
   3d7c4:	ldr	r1, [r5]
   3d7c8:	mov	r0, r4
   3d7cc:	bl	2222c <fputs@plt+0x1113c>
   3d7d0:	add	sp, sp, #48	; 0x30
   3d7d4:	ldrd	r4, [sp]
   3d7d8:	ldrd	r6, [sp, #8]
   3d7dc:	ldrd	r8, [sp, #16]
   3d7e0:	ldr	sl, [sp, #24]
   3d7e4:	add	sp, sp, #28
   3d7e8:	pop	{pc}		; (ldr pc, [sp], #4)
   3d7ec:	mov	r0, r4
   3d7f0:	ldr	r1, [sl, #4]
   3d7f4:	mov	r8, #0
   3d7f8:	bl	2222c <fputs@plt+0x1113c>
   3d7fc:	ldr	r3, [r5, #4]
   3d800:	mov	r9, #0
   3d804:	mov	r6, sp
   3d808:	mvn	r1, #96	; 0x60
   3d80c:	mov	r0, r4
   3d810:	ldr	r2, [r5, #8]
   3d814:	strd	r8, [sp]
   3d818:	strb	r1, [sp]
   3d81c:	mov	r1, r3
   3d820:	strd	r8, [r6, #8]
   3d824:	strd	r8, [r6, #16]
   3d828:	sub	r2, r2, r3
   3d82c:	strd	r8, [r6, #24]
   3d830:	asr	r3, r2, #31
   3d834:	strd	r8, [r6, #32]
   3d838:	strd	r8, [r6, #40]	; 0x28
   3d83c:	bl	22ec8 <fputs@plt+0x11dd8>
   3d840:	ldr	ip, [r5]
   3d844:	mov	lr, #4096	; 0x1000
   3d848:	mov	r1, r6
   3d84c:	mov	r3, #0
   3d850:	mov	r2, #1
   3d854:	str	lr, [sp, #4]
   3d858:	str	r0, [sp, #8]
   3d85c:	mov	r0, r4
   3d860:	str	ip, [sp, #12]
   3d864:	bl	250c4 <fputs@plt+0x13fd4>
   3d868:	ldr	r1, [sp, #8]
   3d86c:	str	r0, [sl, #4]
   3d870:	mov	r0, r4
   3d874:	bl	19bf4 <fputs@plt+0x8b04>
   3d878:	ldr	r1, [r5]
   3d87c:	b	3d7c8 <fputs@plt+0x2c6d8>
   3d880:	andeq	fp, r5, r4, asr #26
   3d884:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3d888:	mov	r4, r2
   3d88c:	ldr	r2, [r0, #488]	; 0x1e8
   3d890:	strd	r6, [sp, #8]
   3d894:	strd	r8, [sp, #16]
   3d898:	strd	sl, [sp, #24]
   3d89c:	str	lr, [sp, #32]
   3d8a0:	sub	sp, sp, #52	; 0x34
   3d8a4:	cmp	r2, #0
   3d8a8:	str	r2, [sp, #4]
   3d8ac:	str	r1, [sp, #8]
   3d8b0:	str	r3, [sp, #12]
   3d8b4:	ldr	r3, [r0]
   3d8b8:	str	r0, [sp, #16]
   3d8bc:	ldr	r1, [sp, #88]	; 0x58
   3d8c0:	str	r3, [sp, #20]
   3d8c4:	str	r1, [sp, #32]
   3d8c8:	beq	3daf0 <fputs@plt+0x2ca00>
   3d8cc:	ldr	r3, [sp, #16]
   3d8d0:	ldrb	r5, [r3, #454]	; 0x1c6
   3d8d4:	cmp	r5, #0
   3d8d8:	bne	3daf0 <fputs@plt+0x2ca00>
   3d8dc:	ldr	r3, [sp, #8]
   3d8e0:	cmp	r3, #0
   3d8e4:	beq	3db38 <fputs@plt+0x2ca48>
   3d8e8:	ldrd	r2, [sp, #8]
   3d8ec:	ldr	r2, [r2]
   3d8f0:	cmp	r3, #0
   3d8f4:	str	r2, [sp]
   3d8f8:	beq	3dc74 <fputs@plt+0x2cb84>
   3d8fc:	ldr	r7, [r3]
   3d900:	cmp	r7, r2
   3d904:	bne	3dc2c <fputs@plt+0x2cb3c>
   3d908:	ldr	r5, [r4, #4]
   3d90c:	cmp	r7, #0
   3d910:	add	r5, r5, r7, lsl #3
   3d914:	add	r5, r5, #37	; 0x25
   3d918:	ble	3d958 <fputs@plt+0x2c868>
   3d91c:	ldr	r3, [sp, #12]
   3d920:	mov	r8, #0
   3d924:	ldr	r9, [r3, #4]
   3d928:	ldr	r3, [r9, #4]
   3d92c:	subs	r0, r3, #0
   3d930:	moveq	r3, #1
   3d934:	beq	3d944 <fputs@plt+0x2c854>
   3d938:	bl	10f34 <strlen@plt>
   3d93c:	bic	r3, r0, #-1073741824	; 0xc0000000
   3d940:	add	r3, r3, #1
   3d944:	add	r8, r8, #1
   3d948:	add	r5, r5, r3
   3d94c:	cmp	r8, r7
   3d950:	add	r9, r9, #20
   3d954:	blt	3d928 <fputs@plt+0x2c838>
   3d958:	mov	r2, r5
   3d95c:	asr	r3, r5, #31
   3d960:	ldr	r0, [sp, #20]
   3d964:	bl	2416c <fputs@plt+0x1307c>
   3d968:	subs	r5, r0, #0
   3d96c:	beq	3daf0 <fputs@plt+0x2ca00>
   3d970:	ldr	r9, [sp]
   3d974:	mov	r6, #0
   3d978:	ldr	r8, [sp, #4]
   3d97c:	ldr	r1, [r4]
   3d980:	add	r3, r5, r9, lsl #3
   3d984:	ldr	r2, [r8, #16]
   3d988:	add	r7, r3, #36	; 0x24
   3d98c:	mov	r0, r7
   3d990:	str	r8, [r5]
   3d994:	str	r7, [sp, #44]	; 0x2c
   3d998:	stmib	r5, {r2, r7}
   3d99c:	ldr	r2, [r4, #4]
   3d9a0:	bl	10f58 <memcpy@plt>
   3d9a4:	ldr	r3, [r4, #4]
   3d9a8:	mov	r0, r7
   3d9ac:	strb	r6, [r7, r3]
   3d9b0:	bl	137b8 <fputs@plt+0x26c8>
   3d9b4:	ldr	r3, [sp, #8]
   3d9b8:	ldr	r2, [r4, #4]
   3d9bc:	str	r9, [r5, #20]
   3d9c0:	cmp	r3, r6
   3d9c4:	str	r2, [sp, #40]	; 0x28
   3d9c8:	beq	3db70 <fputs@plt+0x2ca80>
   3d9cc:	cmp	r9, r6
   3d9d0:	ble	3daa4 <fputs@plt+0x2c9b4>
   3d9d4:	add	r2, r5, #36	; 0x24
   3d9d8:	ldr	fp, [pc, #764]	; 3dcdc <fputs@plt+0x2cbec>
   3d9dc:	str	r5, [sp, #28]
   3d9e0:	ldr	lr, [pc, #760]	; 3dce0 <fputs@plt+0x2cbf0>
   3d9e4:	str	r2, [sp, #36]	; 0x24
   3d9e8:	ldr	r2, [pc, #756]	; 3dce4 <fputs@plt+0x2cbf4>
   3d9ec:	add	fp, pc, fp
   3d9f0:	ldrsh	r8, [r8, #34]	; 0x22
   3d9f4:	add	lr, pc, lr
   3d9f8:	ldr	sl, [r3, #4]
   3d9fc:	add	r2, pc, r2
   3da00:	str	r2, [sp, #24]
   3da04:	cmp	r8, #0
   3da08:	ldr	r2, [sl, #4]
   3da0c:	ble	3da88 <fputs@plt+0x2c998>
   3da10:	ldr	r1, [sp, #4]
   3da14:	mov	r5, #0
   3da18:	ldrb	r3, [r2]
   3da1c:	ldr	r9, [r1, #4]
   3da20:	ldr	r1, [sp, #24]
   3da24:	add	r3, r1, r3
   3da28:	ldrb	r7, [r3, #336]	; 0x150
   3da2c:	ldr	r0, [r9, r5, lsl #4]
   3da30:	ldrb	r3, [r0]
   3da34:	add	r1, fp, r3
   3da38:	ldrb	r1, [r1, #336]	; 0x150
   3da3c:	cmp	r1, r7
   3da40:	bne	3da7c <fputs@plt+0x2c98c>
   3da44:	cmp	r3, #0
   3da48:	beq	3dc3c <fputs@plt+0x2cb4c>
   3da4c:	mov	ip, r2
   3da50:	b	3da5c <fputs@plt+0x2c96c>
   3da54:	cmp	r1, #0
   3da58:	beq	3dc3c <fputs@plt+0x2cb4c>
   3da5c:	ldrb	r1, [r0, #1]!
   3da60:	ldrb	r3, [ip, #1]!
   3da64:	add	r4, lr, r1
   3da68:	ldrb	r4, [r4, #336]	; 0x150
   3da6c:	add	r3, lr, r3
   3da70:	ldrb	r3, [r3, #336]	; 0x150
   3da74:	cmp	r4, r3
   3da78:	beq	3da54 <fputs@plt+0x2c964>
   3da7c:	add	r5, r5, #1
   3da80:	cmp	r5, r8
   3da84:	bne	3da2c <fputs@plt+0x2c93c>
   3da88:	ldr	r1, [pc, #600]	; 3dce8 <fputs@plt+0x2cbf8>
   3da8c:	ldr	r0, [sp, #16]
   3da90:	ldr	r5, [sp, #28]
   3da94:	add	r1, pc, r1
   3da98:	bl	3aac4 <fputs@plt+0x299d4>
   3da9c:	b	3daf4 <fputs@plt+0x2ca04>
   3daa0:	ldr	r5, [sp, #24]
   3daa4:	mov	r0, #0
   3daa8:	ldr	r2, [sp, #32]
   3daac:	strb	r0, [r5, #24]
   3dab0:	ldr	r1, [r5, #8]
   3dab4:	asr	r3, r2, #8
   3dab8:	strb	r2, [r5, #25]
   3dabc:	mov	r2, r5
   3dac0:	strb	r3, [r5, #26]
   3dac4:	ldr	r3, [sp, #4]
   3dac8:	ldr	r0, [r3, #64]	; 0x40
   3dacc:	add	r0, r0, #56	; 0x38
   3dad0:	bl	21bb8 <fputs@plt+0x10ac8>
   3dad4:	cmp	r5, r0
   3dad8:	beq	3dc9c <fputs@plt+0x2cbac>
   3dadc:	ldr	r3, [sp, #4]
   3dae0:	cmp	r0, #0
   3dae4:	strne	r0, [r5, #12]
   3dae8:	strne	r5, [r0, #16]
   3daec:	str	r5, [r3, #16]
   3daf0:	mov	r5, #0
   3daf4:	ldr	r4, [sp, #20]
   3daf8:	mov	r1, r5
   3dafc:	mov	r0, r4
   3db00:	bl	19bf4 <fputs@plt+0x8b04>
   3db04:	mov	r0, r4
   3db08:	ldr	r1, [sp, #8]
   3db0c:	bl	222ec <fputs@plt+0x111fc>
   3db10:	ldr	r1, [sp, #12]
   3db14:	mov	r0, r4
   3db18:	add	sp, sp, #52	; 0x34
   3db1c:	ldrd	r4, [sp]
   3db20:	ldrd	r6, [sp, #8]
   3db24:	ldrd	r8, [sp, #16]
   3db28:	ldrd	sl, [sp, #24]
   3db2c:	ldr	lr, [sp, #32]
   3db30:	add	sp, sp, #36	; 0x24
   3db34:	b	222ec <fputs@plt+0x111fc>
   3db38:	ldr	r3, [sp, #4]
   3db3c:	ldrsh	r3, [r3, #34]	; 0x22
   3db40:	subs	r2, r3, #1
   3db44:	bmi	3daf0 <fputs@plt+0x2ca00>
   3db48:	ldr	r3, [sp, #12]
   3db4c:	cmp	r3, #0
   3db50:	beq	3dc88 <fputs@plt+0x2cb98>
   3db54:	ldr	r7, [r3]
   3db58:	cmp	r7, #1
   3db5c:	bne	3dcbc <fputs@plt+0x2cbcc>
   3db60:	ldr	r5, [r4, #4]
   3db64:	str	r7, [sp]
   3db68:	add	r5, r5, #45	; 0x2d
   3db6c:	b	3d91c <fputs@plt+0x2c82c>
   3db70:	ldr	r3, [sp, #4]
   3db74:	ldr	r2, [sp, #12]
   3db78:	ldrsh	r3, [r3, #34]	; 0x22
   3db7c:	cmp	r2, #0
   3db80:	sub	r3, r3, #1
   3db84:	str	r3, [r5, #36]	; 0x24
   3db88:	beq	3daa4 <fputs@plt+0x2c9b4>
   3db8c:	ldr	r3, [sp]
   3db90:	cmp	r3, #0
   3db94:	ble	3daa4 <fputs@plt+0x2c9b4>
   3db98:	mov	r8, #0
   3db9c:	str	r5, [sp, #24]
   3dba0:	ldr	r3, [sp, #40]	; 0x28
   3dba4:	mov	r7, r8
   3dba8:	mov	fp, r8
   3dbac:	ldr	r9, [sp, #12]
   3dbb0:	add	r4, r3, #1
   3dbb4:	ldr	r3, [sp, #44]	; 0x2c
   3dbb8:	add	r4, r3, r4
   3dbbc:	add	r3, r5, #40	; 0x28
   3dbc0:	str	r3, [sp, #16]
   3dbc4:	b	3dc08 <fputs@plt+0x2cb18>
   3dbc8:	bl	10f34 <strlen@plt>
   3dbcc:	bic	r2, r0, #-1073741824	; 0xc0000000
   3dbd0:	add	r5, r4, r2
   3dbd4:	add	r6, r2, #1
   3dbd8:	ldr	r3, [sp, #16]
   3dbdc:	mov	r0, r4
   3dbe0:	mov	r1, sl
   3dbe4:	add	r8, r8, #20
   3dbe8:	str	r4, [r3, r7, lsl #3]
   3dbec:	add	r7, r7, #1
   3dbf0:	add	r4, r4, r6
   3dbf4:	bl	10f58 <memcpy@plt>
   3dbf8:	ldr	r3, [sp]
   3dbfc:	strb	fp, [r5]
   3dc00:	cmp	r7, r3
   3dc04:	bge	3daa0 <fputs@plt+0x2c9b0>
   3dc08:	ldr	r3, [r9, #4]
   3dc0c:	add	r3, r3, r8
   3dc10:	ldr	sl, [r3, #4]
   3dc14:	subs	r0, sl, #0
   3dc18:	bne	3dbc8 <fputs@plt+0x2cad8>
   3dc1c:	mov	r5, r4
   3dc20:	mov	r6, #1
   3dc24:	mov	r2, sl
   3dc28:	b	3dbd8 <fputs@plt+0x2cae8>
   3dc2c:	ldr	r1, [pc, #184]	; 3dcec <fputs@plt+0x2cbfc>
   3dc30:	add	r1, pc, r1
   3dc34:	bl	3aac4 <fputs@plt+0x299d4>
   3dc38:	b	3daf4 <fputs@plt+0x2ca04>
   3dc3c:	ldr	r3, [sp, #36]	; 0x24
   3dc40:	cmp	r5, r8
   3dc44:	str	r5, [r3, r6, lsl #3]
   3dc48:	bge	3da88 <fputs@plt+0x2c998>
   3dc4c:	ldr	r3, [sp]
   3dc50:	add	r6, r6, #1
   3dc54:	add	sl, sl, #20
   3dc58:	cmp	r6, r3
   3dc5c:	bne	3da04 <fputs@plt+0x2c914>
   3dc60:	ldr	r3, [sp, #12]
   3dc64:	ldr	r5, [sp, #28]
   3dc68:	cmp	r3, #0
   3dc6c:	bne	3db98 <fputs@plt+0x2caa8>
   3dc70:	b	3daa4 <fputs@plt+0x2c9b4>
   3dc74:	ldr	r3, [sp]
   3dc78:	ldr	r5, [r4, #4]
   3dc7c:	add	r5, r5, r3, lsl #3
   3dc80:	add	r5, r5, #37	; 0x25
   3dc84:	b	3d958 <fputs@plt+0x2c868>
   3dc88:	ldr	r5, [r4, #4]
   3dc8c:	mov	r3, #1
   3dc90:	str	r3, [sp]
   3dc94:	add	r5, r5, #45	; 0x2d
   3dc98:	b	3d958 <fputs@plt+0x2c868>
   3dc9c:	ldr	r0, [sp, #20]
   3dca0:	ldr	r3, [r0, #68]	; 0x44
   3dca4:	bic	r3, r3, #-16777216	; 0xff000000
   3dca8:	bic	r3, r3, #255	; 0xff
   3dcac:	cmp	r3, #0
   3dcb0:	bne	3daf4 <fputs@plt+0x2ca04>
   3dcb4:	bl	1a178 <fputs@plt+0x9088>
   3dcb8:	b	3daf4 <fputs@plt+0x2ca04>
   3dcbc:	ldmib	sp, {r3, r5}
   3dcc0:	ldr	r1, [pc, #40]	; 3dcf0 <fputs@plt+0x2cc00>
   3dcc4:	ldr	ip, [r3, #4]
   3dcc8:	mov	r3, r4
   3dccc:	add	r1, pc, r1
   3dcd0:	ldr	r2, [ip, r2, lsl #4]
   3dcd4:	bl	3aac4 <fputs@plt+0x299d4>
   3dcd8:	b	3daf4 <fputs@plt+0x2ca04>
   3dcdc:	strdeq	r8, [r5], -ip
   3dce0:	strdeq	r8, [r5], -r4
   3dce4:	andeq	r8, r5, ip, ror #1
   3dce8:	andeq	fp, r5, ip, lsr fp
   3dcec:	andeq	fp, r5, r0, asr #18
   3dcf0:	andeq	fp, r5, r4, ror #16
   3dcf4:	strd	r4, [sp, #-16]!
   3dcf8:	subs	r4, r1, #0
   3dcfc:	str	r6, [sp, #8]
   3dd00:	str	lr, [sp, #12]
   3dd04:	beq	3ddb0 <fputs@plt+0x2ccc0>
   3dd08:	mov	r5, r0
   3dd0c:	mov	r6, #101	; 0x65
   3dd10:	b	3dd40 <fputs@plt+0x2cc50>
   3dd14:	bl	3de5c <fputs@plt+0x2cd6c>
   3dd18:	cmp	r0, #0
   3dd1c:	bne	3dd74 <fputs@plt+0x2cc84>
   3dd20:	mov	r0, r5
   3dd24:	ldr	r1, [r4, #16]
   3dd28:	bl	3dcf4 <fputs@plt+0x2cc04>
   3dd2c:	cmp	r0, #0
   3dd30:	bne	3dd74 <fputs@plt+0x2cc84>
   3dd34:	ldr	r4, [r4, #12]
   3dd38:	cmp	r4, #0
   3dd3c:	beq	3ddb0 <fputs@plt+0x2ccc0>
   3dd40:	ldrb	r3, [r4]
   3dd44:	cmp	r3, #135	; 0x87
   3dd48:	beq	3dd88 <fputs@plt+0x2cc98>
   3dd4c:	ldr	r3, [r4, #4]
   3dd50:	mov	r0, r5
   3dd54:	tst	r3, #16384	; 0x4000
   3dd58:	bne	3ddb0 <fputs@plt+0x2ccc0>
   3dd5c:	tst	r3, #2048	; 0x800
   3dd60:	ldr	r1, [r4, #20]
   3dd64:	bne	3dd14 <fputs@plt+0x2cc24>
   3dd68:	bl	3dde0 <fputs@plt+0x2ccf0>
   3dd6c:	cmp	r0, #0
   3dd70:	beq	3dd20 <fputs@plt+0x2cc30>
   3dd74:	mov	r0, #1
   3dd78:	ldrd	r4, [sp]
   3dd7c:	ldr	r6, [sp, #8]
   3dd80:	add	sp, sp, #12
   3dd84:	pop	{pc}		; (ldr pc, [sp], #4)
   3dd88:	ldr	r0, [r5]
   3dd8c:	ldr	r3, [r0]
   3dd90:	ldrb	r3, [r3, #149]	; 0x95
   3dd94:	cmp	r3, #0
   3dd98:	beq	3ddc4 <fputs@plt+0x2ccd4>
   3dd9c:	ldr	r3, [r4, #4]
   3dda0:	mov	r0, r5
   3dda4:	strb	r6, [r4]
   3dda8:	tst	r3, #16384	; 0x4000
   3ddac:	beq	3dd5c <fputs@plt+0x2cc6c>
   3ddb0:	ldrd	r4, [sp]
   3ddb4:	mov	r0, #0
   3ddb8:	ldr	r6, [sp, #8]
   3ddbc:	add	sp, sp, #12
   3ddc0:	pop	{pc}		; (ldr pc, [sp], #4)
   3ddc4:	ldr	r1, [pc, #16]	; 3dddc <fputs@plt+0x2ccec>
   3ddc8:	ldr	r2, [r5, #16]
   3ddcc:	add	r1, pc, r1
   3ddd0:	bl	3aac4 <fputs@plt+0x299d4>
   3ddd4:	mov	r0, #1
   3ddd8:	b	3dd78 <fputs@plt+0x2cc88>
   3dddc:	andeq	fp, r5, r4, lsr r8
   3dde0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3dde4:	strd	r6, [sp, #8]
   3dde8:	subs	r6, r1, #0
   3ddec:	str	r8, [sp, #16]
   3ddf0:	str	lr, [sp, #20]
   3ddf4:	beq	3de44 <fputs@plt+0x2cd54>
   3ddf8:	ldm	r6, {r3, r4}
   3ddfc:	cmp	r3, #0
   3de00:	ble	3de44 <fputs@plt+0x2cd54>
   3de04:	mov	r7, r0
   3de08:	add	r4, r4, #20
   3de0c:	mov	r5, #0
   3de10:	b	3de20 <fputs@plt+0x2cd30>
   3de14:	ldr	r3, [r6]
   3de18:	cmp	r3, r5
   3de1c:	ble	3de44 <fputs@plt+0x2cd54>
   3de20:	mov	r0, r7
   3de24:	ldr	r1, [r4, #-20]	; 0xffffffec
   3de28:	add	r5, r5, #1
   3de2c:	bl	3dcf4 <fputs@plt+0x2cc04>
   3de30:	cmp	r0, #0
   3de34:	add	r4, r4, #20
   3de38:	beq	3de14 <fputs@plt+0x2cd24>
   3de3c:	mov	r0, #1
   3de40:	b	3de48 <fputs@plt+0x2cd58>
   3de44:	mov	r0, #0
   3de48:	ldrd	r4, [sp]
   3de4c:	ldrd	r6, [sp, #8]
   3de50:	ldr	r8, [sp, #16]
   3de54:	add	sp, sp, #20
   3de58:	pop	{pc}		; (ldr pc, [sp], #4)
   3de5c:	strd	r4, [sp, #-16]!
   3de60:	subs	r4, r1, #0
   3de64:	str	r6, [sp, #8]
   3de68:	str	lr, [sp, #12]
   3de6c:	beq	3df38 <fputs@plt+0x2ce48>
   3de70:	mov	r5, r0
   3de74:	b	3df0c <fputs@plt+0x2ce1c>
   3de78:	ldr	r1, [r4, #28]
   3de7c:	bl	3df4c <fputs@plt+0x2ce5c>
   3de80:	cmp	r0, #0
   3de84:	mov	r0, r5
   3de88:	bne	3df24 <fputs@plt+0x2ce34>
   3de8c:	ldr	r1, [r4, #32]
   3de90:	bl	3dcf4 <fputs@plt+0x2cc04>
   3de94:	cmp	r0, #0
   3de98:	mov	r0, r5
   3de9c:	bne	3df24 <fputs@plt+0x2ce34>
   3dea0:	ldr	r1, [r4, #36]	; 0x24
   3dea4:	bl	3dde0 <fputs@plt+0x2ccf0>
   3dea8:	cmp	r0, #0
   3deac:	mov	r0, r5
   3deb0:	bne	3df24 <fputs@plt+0x2ce34>
   3deb4:	ldr	r1, [r4, #40]	; 0x28
   3deb8:	bl	3dcf4 <fputs@plt+0x2cc04>
   3debc:	cmp	r0, #0
   3dec0:	mov	r0, r5
   3dec4:	bne	3df24 <fputs@plt+0x2ce34>
   3dec8:	ldr	r1, [r4, #44]	; 0x2c
   3decc:	bl	3dde0 <fputs@plt+0x2ccf0>
   3ded0:	cmp	r0, #0
   3ded4:	mov	r0, r5
   3ded8:	bne	3df24 <fputs@plt+0x2ce34>
   3dedc:	ldr	r1, [r4, #56]	; 0x38
   3dee0:	bl	3dcf4 <fputs@plt+0x2cc04>
   3dee4:	cmp	r0, #0
   3dee8:	mov	r0, r5
   3deec:	bne	3df24 <fputs@plt+0x2ce34>
   3def0:	ldr	r1, [r4, #60]	; 0x3c
   3def4:	bl	3dcf4 <fputs@plt+0x2cc04>
   3def8:	cmp	r0, #0
   3defc:	bne	3df24 <fputs@plt+0x2ce34>
   3df00:	ldr	r4, [r4, #48]	; 0x30
   3df04:	cmp	r4, #0
   3df08:	beq	3df38 <fputs@plt+0x2ce48>
   3df0c:	mov	r0, r5
   3df10:	ldr	r1, [r4]
   3df14:	bl	3dde0 <fputs@plt+0x2ccf0>
   3df18:	cmp	r0, #0
   3df1c:	mov	r0, r5
   3df20:	beq	3de78 <fputs@plt+0x2cd88>
   3df24:	ldrd	r4, [sp]
   3df28:	mov	r0, #1
   3df2c:	ldr	r6, [sp, #8]
   3df30:	add	sp, sp, #12
   3df34:	pop	{pc}		; (ldr pc, [sp], #4)
   3df38:	ldrd	r4, [sp]
   3df3c:	mov	r0, #0
   3df40:	ldr	r6, [sp, #8]
   3df44:	add	sp, sp, #12
   3df48:	pop	{pc}		; (ldr pc, [sp], #4)
   3df4c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3df50:	strd	r6, [sp, #8]
   3df54:	subs	r6, r1, #0
   3df58:	strd	r8, [sp, #16]
   3df5c:	strd	sl, [sp, #24]
   3df60:	str	lr, [sp, #32]
   3df64:	sub	sp, sp, #12
   3df68:	beq	3e0a0 <fputs@plt+0x2cfb0>
   3df6c:	ldr	r3, [r6]
   3df70:	ldr	r8, [r0, #12]
   3df74:	cmp	r3, #0
   3df78:	ble	3e0a0 <fputs@plt+0x2cfb0>
   3df7c:	ldr	r7, [pc, #292]	; 3e0a8 <fputs@plt+0x2cfb8>
   3df80:	mov	r5, #0
   3df84:	mov	sl, r0
   3df88:	add	fp, r6, #80	; 0x50
   3df8c:	mov	r9, r5
   3df90:	ldr	r4, [pc, #276]	; 3e0ac <fputs@plt+0x2cfbc>
   3df94:	add	r7, pc, r7
   3df98:	add	r4, pc, r4
   3df9c:	ldr	r3, [sl, #8]
   3dfa0:	cmp	r3, #0
   3dfa4:	bne	3e064 <fputs@plt+0x2cf74>
   3dfa8:	ldr	ip, [fp, #-68]	; 0xffffffbc
   3dfac:	cmp	ip, #0
   3dfb0:	beq	3e048 <fputs@plt+0x2cf58>
   3dfb4:	ldrb	r2, [ip]
   3dfb8:	ldrb	r3, [r8]
   3dfbc:	add	r1, r7, r2
   3dfc0:	ldrb	r1, [r1, #336]	; 0x150
   3dfc4:	add	r3, r7, r3
   3dfc8:	ldrb	r3, [r3, #336]	; 0x150
   3dfcc:	cmp	r3, r1
   3dfd0:	bne	3e010 <fputs@plt+0x2cf20>
   3dfd4:	cmp	r2, #0
   3dfd8:	beq	3e048 <fputs@plt+0x2cf58>
   3dfdc:	mov	r0, r8
   3dfe0:	mov	r1, ip
   3dfe4:	b	3dff0 <fputs@plt+0x2cf00>
   3dfe8:	cmp	r2, #0
   3dfec:	beq	3e048 <fputs@plt+0x2cf58>
   3dff0:	ldrb	r2, [r1, #1]!
   3dff4:	ldrb	r3, [r0, #1]!
   3dff8:	add	lr, r4, r2
   3dffc:	ldrb	lr, [lr, #336]	; 0x150
   3e000:	add	r3, r4, r3
   3e004:	ldrb	r3, [r3, #336]	; 0x150
   3e008:	cmp	lr, r3
   3e00c:	beq	3dfe8 <fputs@plt+0x2cef8>
   3e010:	ldr	r1, [pc, #152]	; 3e0b0 <fputs@plt+0x2cfc0>
   3e014:	str	ip, [sp]
   3e018:	ldr	r0, [sl]
   3e01c:	ldrd	r2, [sl, #16]
   3e020:	add	r1, pc, r1
   3e024:	bl	3aac4 <fputs@plt+0x299d4>
   3e028:	mov	r0, #1
   3e02c:	add	sp, sp, #12
   3e030:	ldrd	r4, [sp]
   3e034:	ldrd	r6, [sp, #8]
   3e038:	ldrd	r8, [sp, #16]
   3e03c:	ldrd	sl, [sp, #24]
   3e040:	add	sp, sp, #32
   3e044:	pop	{pc}		; (ldr pc, [sp], #4)
   3e048:	ldr	r3, [sl]
   3e04c:	mov	r1, ip
   3e050:	ldr	r0, [r3]
   3e054:	bl	19bf4 <fputs@plt+0x8b04>
   3e058:	ldr	r3, [sl, #4]
   3e05c:	str	r3, [fp, #-72]	; 0xffffffb8
   3e060:	str	r9, [fp, #-68]	; 0xffffffbc
   3e064:	mov	r0, sl
   3e068:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3e06c:	bl	3de5c <fputs@plt+0x2cd6c>
   3e070:	cmp	r0, #0
   3e074:	bne	3e028 <fputs@plt+0x2cf38>
   3e078:	mov	r0, sl
   3e07c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   3e080:	bl	3dcf4 <fputs@plt+0x2cc04>
   3e084:	cmp	r0, #0
   3e088:	bne	3e028 <fputs@plt+0x2cf38>
   3e08c:	ldr	r3, [r6]
   3e090:	add	r5, r5, #1
   3e094:	add	fp, fp, #72	; 0x48
   3e098:	cmp	r3, r5
   3e09c:	bgt	3df9c <fputs@plt+0x2ceac>
   3e0a0:	mov	r0, #0
   3e0a4:	b	3e02c <fputs@plt+0x2cf3c>
   3e0a8:	andeq	r7, r5, r4, asr fp
   3e0ac:	andeq	r7, r5, r0, asr fp
   3e0b0:	strdeq	fp, [r5], -r8
   3e0b4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3e0b8:	ldr	r1, [r0]
   3e0bc:	strd	r6, [sp, #8]
   3e0c0:	ldr	r6, [r0, #12]
   3e0c4:	strd	r8, [sp, #16]
   3e0c8:	strd	sl, [sp, #24]
   3e0cc:	str	lr, [sp, #32]
   3e0d0:	sub	sp, sp, #28
   3e0d4:	mov	lr, #0
   3e0d8:	ldr	r8, [sp, #76]	; 0x4c
   3e0dc:	str	r0, [sp, #20]
   3e0e0:	ldrb	ip, [r6, #16]
   3e0e4:	ldr	r9, [r0, #4]
   3e0e8:	ldr	r7, [r8]
   3e0ec:	str	ip, [sp, #16]
   3e0f0:	ldrh	ip, [sp, #72]	; 0x48
   3e0f4:	ldr	r0, [r8, #16]
   3e0f8:	cmp	r7, lr
   3e0fc:	str	ip, [sp, #4]
   3e100:	ldr	ip, [r1]
   3e104:	ldr	r1, [r1, #4]
   3e108:	str	r0, [sp, #8]
   3e10c:	ldr	r0, [sp, #80]	; 0x50
   3e110:	str	ip, [sp]
   3e114:	str	r1, [sp, #12]
   3e118:	ldr	r1, [r8, #4]
   3e11c:	str	lr, [r0]
   3e120:	strd	r2, [r6]
   3e124:	ldr	r0, [sp, #64]	; 0x40
   3e128:	ldr	ip, [sp, #68]	; 0x44
   3e12c:	ble	3e1a0 <fputs@plt+0x2d0b0>
   3e130:	mov	r2, lr
   3e134:	str	r8, [sp, #76]	; 0x4c
   3e138:	mov	r8, r6
   3e13c:	ldr	r3, [r9, #20]
   3e140:	mov	r6, ip
   3e144:	mov	ip, r0
   3e148:	mov	r0, r3
   3e14c:	ldr	r3, [r1, #8]
   3e150:	strb	lr, [r1, #5]
   3e154:	add	r3, r3, r3, lsl #1
   3e158:	add	r3, r0, r3, lsl #4
   3e15c:	ldrd	r4, [r3, #32]
   3e160:	and	fp, r5, r6
   3e164:	and	sl, r4, ip
   3e168:	cmp	r5, fp
   3e16c:	cmpeq	r4, sl
   3e170:	bne	3e188 <fputs@plt+0x2d098>
   3e174:	ldrh	r3, [r3, #18]
   3e178:	ldr	r4, [sp, #4]
   3e17c:	tst	r4, r3
   3e180:	moveq	r3, #1
   3e184:	strbeq	r3, [r1, #5]
   3e188:	add	r2, r2, #1
   3e18c:	add	r1, r1, #12
   3e190:	cmp	r7, r2
   3e194:	bne	3e14c <fputs@plt+0x2d05c>
   3e198:	mov	r6, r8
   3e19c:	ldr	r8, [sp, #76]	; 0x4c
   3e1a0:	mov	r1, #0
   3e1a4:	lsl	r2, r7, #3
   3e1a8:	ldr	r0, [sp, #8]
   3e1ac:	ldr	r5, [sp, #16]
   3e1b0:	lsl	r3, r5, #3
   3e1b4:	mov	r4, r3
   3e1b8:	str	r3, [sp, #4]
   3e1bc:	bl	10ebc <memset@plt>
   3e1c0:	ldr	r2, [sp, #12]
   3e1c4:	add	r3, r4, r5
   3e1c8:	mov	r1, #0
   3e1cc:	movw	r4, #40750	; 0x9f2e
   3e1d0:	movt	r4, #41607	; 0xa287
   3e1d4:	movw	r5, #17070	; 0x42ae
   3e1d8:	movt	r5, #21613	; 0x546d
   3e1dc:	add	r3, r2, r3, lsl #3
   3e1e0:	ldr	r0, [r3, #24]
   3e1e4:	ldrd	r2, [r3, #64]	; 0x40
   3e1e8:	ldr	ip, [r0, #56]	; 0x38
   3e1ec:	mov	r0, #25
   3e1f0:	str	r1, [r8, #20]
   3e1f4:	str	r1, [r8, #24]
   3e1f8:	strd	r2, [r8, #64]	; 0x40
   3e1fc:	ldr	r3, [sp]
   3e200:	str	r1, [r8, #32]
   3e204:	cmp	ip, #0
   3e208:	str	r1, [r8, #56]	; 0x38
   3e20c:	mov	r1, #0
   3e210:	ldr	r2, [r3]
   3e214:	strd	r4, [r8, #40]	; 0x28
   3e218:	strd	r0, [r8, #48]	; 0x30
   3e21c:	bne	3e230 <fputs@plt+0x2d140>
   3e220:	b	3e55c <fputs@plt+0x2d46c>
   3e224:	ldr	ip, [ip, #24]
   3e228:	cmp	ip, #0
   3e22c:	beq	3e55c <fputs@plt+0x2d46c>
   3e230:	ldr	r3, [ip]
   3e234:	cmp	r2, r3
   3e238:	bne	3e224 <fputs@plt+0x2d134>
   3e23c:	ldr	r5, [ip, #8]
   3e240:	mov	r1, r8
   3e244:	ldr	r3, [r5]
   3e248:	mov	r0, r5
   3e24c:	ldr	r3, [r3, #12]
   3e250:	blx	r3
   3e254:	subs	r3, r0, #0
   3e258:	beq	3e280 <fputs@plt+0x2d190>
   3e25c:	cmp	r3, #7
   3e260:	beq	3e510 <fputs@plt+0x2d420>
   3e264:	ldr	r2, [r5, #8]
   3e268:	cmp	r2, #0
   3e26c:	beq	3e4ec <fputs@plt+0x2d3fc>
   3e270:	ldr	r1, [pc, #768]	; 3e578 <fputs@plt+0x2d488>
   3e274:	ldr	r0, [sp]
   3e278:	add	r1, pc, r1
   3e27c:	bl	3aac4 <fputs@plt+0x299d4>
   3e280:	ldr	r0, [r5, #8]
   3e284:	bl	19898 <fputs@plt+0x87a8>
   3e288:	ldr	r3, [sp]
   3e28c:	ldr	r4, [r3, #68]	; 0x44
   3e290:	mov	r3, #0
   3e294:	str	r3, [r5, #8]
   3e298:	cmp	r4, r3
   3e29c:	bne	3e49c <fputs@plt+0x2d3ac>
   3e2a0:	cmp	r7, r3
   3e2a4:	ble	3e550 <fputs@plt+0x2d460>
   3e2a8:	ldr	sl, [r6, #48]	; 0x30
   3e2ac:	mov	r2, r4
   3e2b0:	add	r1, sl, r7, lsl #2
   3e2b4:	mov	r3, sl
   3e2b8:	str	r2, [r3], #4
   3e2bc:	cmp	r1, r3
   3e2c0:	bne	3e2b8 <fputs@plt+0x2d1c8>
   3e2c4:	ldr	r3, [sp, #8]
   3e2c8:	mvn	r5, #0
   3e2cc:	ldr	r0, [r8, #4]
   3e2d0:	strh	r2, [r6, #30]
   3e2d4:	add	r1, r3, #4
   3e2d8:	ldr	r3, [r1, #-4]
   3e2dc:	subs	r3, r3, #1
   3e2e0:	bmi	3e3a8 <fputs@plt+0x2d2b8>
   3e2e4:	ldr	r2, [r0, #8]
   3e2e8:	cmp	r7, r3
   3e2ec:	movgt	ip, #0
   3e2f0:	movle	ip, #1
   3e2f4:	orrs	ip, ip, r2, lsr #31
   3e2f8:	bne	3e4bc <fputs@plt+0x2d3cc>
   3e2fc:	ldr	ip, [r9, #12]
   3e300:	cmp	ip, r2
   3e304:	ble	3e4bc <fputs@plt+0x2d3cc>
   3e308:	ldr	ip, [sl, r3, lsl #2]
   3e30c:	cmp	ip, #0
   3e310:	bne	3e4bc <fputs@plt+0x2d3cc>
   3e314:	ldrb	ip, [r0, #5]
   3e318:	cmp	ip, #0
   3e31c:	beq	3e4bc <fputs@plt+0x2d3cc>
   3e320:	ldr	ip, [r9, #20]
   3e324:	add	r2, r2, r2, lsl #1
   3e328:	cmp	r5, r3
   3e32c:	movlt	r5, r3
   3e330:	cmp	r3, #15
   3e334:	ldr	fp, [r6]
   3e338:	add	r2, ip, r2, lsl #4
   3e33c:	ldr	lr, [r2, #32]
   3e340:	ldr	ip, [r2, #36]	; 0x24
   3e344:	orr	lr, fp, lr
   3e348:	ldr	fp, [r6, #4]
   3e34c:	str	lr, [r6]
   3e350:	orr	ip, fp, ip
   3e354:	str	ip, [r6, #4]
   3e358:	str	r2, [sl, r3, lsl #2]
   3e35c:	bgt	3e37c <fputs@plt+0x2d28c>
   3e360:	ldrb	ip, [r1]
   3e364:	cmp	ip, #0
   3e368:	beq	3e37c <fputs@plt+0x2d28c>
   3e36c:	ldrh	ip, [r6, #30]
   3e370:	mov	lr, #1
   3e374:	orr	r3, ip, lr, lsl r3
   3e378:	strh	r3, [r6, #30]
   3e37c:	ldrh	r3, [r2, #18]
   3e380:	tst	r3, #1
   3e384:	beq	3e3a8 <fputs@plt+0x2d2b8>
   3e388:	ldr	r3, [r8, #56]	; 0x38
   3e38c:	mov	r2, #0
   3e390:	str	r2, [r8, #32]
   3e394:	mov	r2, #1
   3e398:	bic	r3, r3, #1
   3e39c:	str	r3, [r8, #56]	; 0x38
   3e3a0:	ldr	r3, [sp, #80]	; 0x50
   3e3a4:	str	r2, [r3]
   3e3a8:	add	r4, r4, #1
   3e3ac:	add	r0, r0, #12
   3e3b0:	cmp	r7, r4
   3e3b4:	add	r1, r1, #8
   3e3b8:	bne	3e2d8 <fputs@plt+0x2d1e8>
   3e3bc:	add	r5, r5, #1
   3e3c0:	uxth	r5, r5
   3e3c4:	vldr	d6, [pc, #412]	; 3e568 <fputs@plt+0x2d478>
   3e3c8:	mov	r1, #0
   3e3cc:	ldr	ip, [r8, #20]
   3e3d0:	vldr	d7, [r8, #40]	; 0x28
   3e3d4:	ldr	r3, [r8, #32]
   3e3d8:	ldr	r0, [r8, #28]
   3e3dc:	vcmpe.f64	d7, d6
   3e3e0:	ldr	r2, [r8, #24]
   3e3e4:	cmp	r3, r1
   3e3e8:	str	ip, [r6, #24]
   3e3ec:	ldrsbne	r3, [r8, #8]
   3e3f0:	strb	r0, [r6, #28]
   3e3f4:	mov	r0, #0
   3e3f8:	strh	r5, [r6, #40]	; 0x28
   3e3fc:	str	r1, [r8, #28]
   3e400:	strh	r0, [r6, #18]
   3e404:	vmrs	APSR_nzcv, fpscr
   3e408:	strb	r3, [r6, #29]
   3e40c:	str	r2, [r6, #32]
   3e410:	bls	3e440 <fputs@plt+0x2d350>
   3e414:	vldr	d6, [pc, #340]	; 3e570 <fputs@plt+0x2d480>
   3e418:	vcmpe.f64	d7, d6
   3e41c:	vmrs	APSR_nzcv, fpscr
   3e420:	bls	3e540 <fputs@plt+0x2d450>
   3e424:	vmov	r3, s15
   3e428:	lsr	r3, r3, #20
   3e42c:	sub	r3, r3, #1020	; 0x3fc
   3e430:	sub	r3, r3, #2
   3e434:	add	r3, r3, r3, lsl #2
   3e438:	lsl	r0, r3, #1
   3e43c:	sxth	r0, r0
   3e440:	strh	r0, [r6, #20]
   3e444:	ldrd	r0, [r8, #48]	; 0x30
   3e448:	bl	148bc <fputs@plt+0x37cc>
   3e44c:	ldr	r2, [r8, #56]	; 0x38
   3e450:	strh	r0, [r6, #22]
   3e454:	ldr	r3, [r6, #36]	; 0x24
   3e458:	tst	r2, #1
   3e45c:	mov	r2, r6
   3e460:	orrne	r3, r3, #4096	; 0x1000
   3e464:	biceq	r3, r3, #4096	; 0x1000
   3e468:	str	r3, [r6, #36]	; 0x24
   3e46c:	ldr	r3, [sp, #20]
   3e470:	ldr	r0, [r3]
   3e474:	ldr	r1, [r3, #16]
   3e478:	bl	23b0c <fputs@plt+0x12a1c>
   3e47c:	ldrb	r3, [r6, #28]
   3e480:	mov	r4, r0
   3e484:	cmp	r3, #0
   3e488:	beq	3e49c <fputs@plt+0x2d3ac>
   3e48c:	ldr	r0, [r6, #32]
   3e490:	bl	19898 <fputs@plt+0x87a8>
   3e494:	mov	r3, #0
   3e498:	strb	r3, [r6, #28]
   3e49c:	mov	r0, r4
   3e4a0:	add	sp, sp, #28
   3e4a4:	ldrd	r4, [sp]
   3e4a8:	ldrd	r6, [sp, #8]
   3e4ac:	ldrd	r8, [sp, #16]
   3e4b0:	ldrd	sl, [sp, #24]
   3e4b4:	add	sp, sp, #32
   3e4b8:	pop	{pc}		; (ldr pc, [sp], #4)
   3e4bc:	ldm	sp, {r0, r3}
   3e4c0:	mov	r4, #1
   3e4c4:	ldr	r2, [sp, #16]
   3e4c8:	ldr	r1, [pc, #172]	; 3e57c <fputs@plt+0x2d48c>
   3e4cc:	add	r3, r3, r2
   3e4d0:	ldr	r2, [sp, #12]
   3e4d4:	add	r1, pc, r1
   3e4d8:	add	r3, r2, r3, lsl #3
   3e4dc:	ldr	r3, [r3, #24]
   3e4e0:	ldr	r2, [r3]
   3e4e4:	bl	3aac4 <fputs@plt+0x299d4>
   3e4e8:	b	3e49c <fputs@plt+0x2d3ac>
   3e4ec:	cmp	r3, #516	; 0x204
   3e4f0:	beq	3e534 <fputs@plt+0x2d444>
   3e4f4:	bl	1e31c <fputs@plt+0xd22c>
   3e4f8:	mov	r2, r0
   3e4fc:	ldr	r1, [pc, #124]	; 3e580 <fputs@plt+0x2d490>
   3e500:	ldr	r0, [sp]
   3e504:	add	r1, pc, r1
   3e508:	bl	3aac4 <fputs@plt+0x299d4>
   3e50c:	b	3e280 <fputs@plt+0x2d190>
   3e510:	ldr	r3, [sp]
   3e514:	ldr	r0, [r3]
   3e518:	ldr	r3, [r0, #68]	; 0x44
   3e51c:	bic	r3, r3, #-16777216	; 0xff000000
   3e520:	bic	r3, r3, #255	; 0xff
   3e524:	cmp	r3, #0
   3e528:	bne	3e280 <fputs@plt+0x2d190>
   3e52c:	bl	1a178 <fputs@plt+0x9088>
   3e530:	b	3e280 <fputs@plt+0x2d190>
   3e534:	ldr	r2, [pc, #72]	; 3e584 <fputs@plt+0x2d494>
   3e538:	add	r2, pc, r2
   3e53c:	b	3e4fc <fputs@plt+0x2d40c>
   3e540:	vmov	r0, r1, d7
   3e544:	bl	93b90 <fputs@plt+0x82aa0>
   3e548:	bl	148bc <fputs@plt+0x37cc>
   3e54c:	b	3e440 <fputs@plt+0x2d350>
   3e550:	mov	r5, r4
   3e554:	strh	r4, [r6, #30]
   3e558:	b	3e3c4 <fputs@plt+0x2d2d4>
   3e55c:	mov	r3, #0
   3e560:	ldr	r3, [r3, #8]
   3e564:	udf	#0
   3e568:	andeq	r0, r0, r0
   3e56c:	svccc	0x00f00000	; IMB
   3e570:	andeq	r0, r0, r0
   3e574:	bicsmi	ip, sp, r5, ror #26
   3e578:	strdeq	sl, [r5], -r4
   3e57c:	andeq	fp, r5, r4, ror r1
   3e580:	andeq	sl, r5, r8, ror #16
   3e584:	andeq	sl, r5, ip, asr #11
   3e588:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3e58c:	mov	ip, #8
   3e590:	strd	r6, [sp, #8]
   3e594:	mov	r7, r0
   3e598:	strd	r8, [sp, #16]
   3e59c:	strd	sl, [sp, #24]
   3e5a0:	str	lr, [sp, #32]
   3e5a4:	sub	sp, sp, #116	; 0x74
   3e5a8:	ldr	lr, [r0]
   3e5ac:	strd	r2, [sp, #56]	; 0x38
   3e5b0:	ldr	r3, [r7, #12]
   3e5b4:	ldr	r8, [r0, #4]
   3e5b8:	ldr	r2, [lr, #4]
   3e5bc:	str	r0, [sp, #80]	; 0x50
   3e5c0:	mov	r0, #72	; 0x48
   3e5c4:	ldrb	r6, [r3, #16]
   3e5c8:	str	r8, [sp, #28]
   3e5cc:	str	r3, [sp, #44]	; 0x2c
   3e5d0:	ldr	r1, [r8, #12]
   3e5d4:	smlabb	r3, r0, r6, ip
   3e5d8:	ldr	ip, [lr]
   3e5dc:	ldr	r9, [sp, #152]	; 0x98
   3e5e0:	cmp	r1, #0
   3e5e4:	add	r6, r2, r3
   3e5e8:	ldr	lr, [sp, #156]	; 0x9c
   3e5ec:	ldr	r3, [r8, #20]
   3e5f0:	str	ip, [sp, #48]	; 0x30
   3e5f4:	ldr	ip, [r7, #8]
   3e5f8:	str	lr, [sp, #32]
   3e5fc:	str	ip, [sp, #52]	; 0x34
   3e600:	ble	3ebb0 <fputs@plt+0x2dac0>
   3e604:	ldr	r0, [r6, #44]	; 0x2c
   3e608:	mov	r2, #0
   3e60c:	mov	r7, r2
   3e610:	ldr	ip, [r3, #8]
   3e614:	add	r2, r2, #1
   3e618:	cmp	ip, r0
   3e61c:	bne	3e648 <fputs@plt+0x2d558>
   3e620:	ldr	r8, [r3, #32]
   3e624:	ldr	ip, [r3, #36]	; 0x24
   3e628:	and	r4, r9, r8
   3e62c:	and	r5, lr, ip
   3e630:	orrs	ip, r4, r5
   3e634:	bne	3e648 <fputs@plt+0x2d558>
   3e638:	ldrh	ip, [r3, #18]
   3e63c:	bic	ip, ip, #2432	; 0x980
   3e640:	cmp	ip, #0
   3e644:	addne	r7, r7, #1
   3e648:	cmp	r2, r1
   3e64c:	add	r3, r3, #48	; 0x30
   3e650:	bne	3e610 <fputs@plt+0x2d520>
   3e654:	add	r2, r7, r7, lsl #2
   3e658:	mov	r8, r7
   3e65c:	str	r7, [sp, #40]	; 0x28
   3e660:	lsl	r2, r2, #2
   3e664:	add	r2, r2, #72	; 0x48
   3e668:	ldr	r3, [sp, #52]	; 0x34
   3e66c:	cmp	r3, #0
   3e670:	beq	3eab4 <fputs@plt+0x2d9c4>
   3e674:	ldr	r4, [r3]
   3e678:	cmp	r4, #0
   3e67c:	ble	3ebc0 <fputs@plt+0x2dad0>
   3e680:	ldr	r3, [r3, #4]
   3e684:	ldr	r1, [r3]
   3e688:	ldrb	r0, [r1]
   3e68c:	cmp	r0, #152	; 0x98
   3e690:	bne	3ebc4 <fputs@plt+0x2dad4>
   3e694:	ldr	r1, [r1, #28]
   3e698:	ldr	lr, [r6, #44]	; 0x2c
   3e69c:	cmp	lr, r1
   3e6a0:	bne	3ebc4 <fputs@plt+0x2dad4>
   3e6a4:	mov	r1, #0
   3e6a8:	b	3e6cc <fputs@plt+0x2d5dc>
   3e6ac:	ldr	r0, [r3, #20]
   3e6b0:	add	r3, r3, #20
   3e6b4:	ldrb	ip, [r0]
   3e6b8:	cmp	ip, #152	; 0x98
   3e6bc:	bne	3eaa8 <fputs@plt+0x2d9b8>
   3e6c0:	ldr	r0, [r0, #28]
   3e6c4:	cmp	r0, lr
   3e6c8:	bne	3eaa8 <fputs@plt+0x2d9b8>
   3e6cc:	add	r1, r1, #1
   3e6d0:	cmp	r4, r1
   3e6d4:	bne	3e6ac <fputs@plt+0x2d5bc>
   3e6d8:	lsl	r7, r4, #3
   3e6dc:	add	r2, r2, r7
   3e6e0:	ldr	r1, [sp, #48]	; 0x30
   3e6e4:	mov	r3, #0
   3e6e8:	ldr	r0, [r1]
   3e6ec:	bl	2416c <fputs@plt+0x1307c>
   3e6f0:	subs	r5, r0, #0
   3e6f4:	beq	3ebec <fputs@plt+0x2dafc>
   3e6f8:	ldr	r2, [sp, #40]	; 0x28
   3e6fc:	add	r3, r8, r8, lsl #1
   3e700:	add	r8, r5, #72	; 0x48
   3e704:	add	r3, r8, r3, lsl #2
   3e708:	add	r7, r3, r7
   3e70c:	str	r2, [r5]
   3e710:	ldr	r2, [sp, #28]
   3e714:	str	r4, [r5, #8]
   3e718:	str	r3, [sp, #64]	; 0x40
   3e71c:	ldr	lr, [r2, #12]
   3e720:	ldr	r2, [r2, #20]
   3e724:	str	r8, [r5, #4]
   3e728:	str	r3, [r5, #12]
   3e72c:	cmp	lr, #0
   3e730:	str	r7, [r5, #16]
   3e734:	ble	3e7e0 <fputs@plt+0x2d6f0>
   3e738:	mov	r1, #0
   3e73c:	strd	sl, [sp, #72]	; 0x48
   3e740:	mov	fp, r9
   3e744:	mov	ip, r1
   3e748:	str	r4, [sp, #84]	; 0x54
   3e74c:	str	r5, [sp, #96]	; 0x60
   3e750:	ldr	r0, [r2, #8]
   3e754:	ldr	r3, [r6, #44]	; 0x2c
   3e758:	cmp	r0, r3
   3e75c:	bne	3e7c8 <fputs@plt+0x2d6d8>
   3e760:	ldr	r9, [r2, #32]
   3e764:	add	r0, ip, ip, lsl #1
   3e768:	ldr	r3, [r2, #36]	; 0x24
   3e76c:	add	r7, r8, r0, lsl #2
   3e770:	and	r4, fp, r9
   3e774:	ldr	r9, [sp, #32]
   3e778:	and	r5, r9, r3
   3e77c:	orrs	r3, r4, r5
   3e780:	bne	3e7c8 <fputs@plt+0x2d6d8>
   3e784:	ldrh	r3, [r2, #18]
   3e788:	bic	r9, r3, #2432	; 0x980
   3e78c:	uxtb	r3, r3
   3e790:	cmp	r9, #0
   3e794:	beq	3e7c8 <fputs@plt+0x2d6d8>
   3e798:	ldr	lr, [r2, #12]
   3e79c:	cmp	r3, #1
   3e7a0:	moveq	r3, #2
   3e7a4:	str	lr, [r8, r0, lsl #2]
   3e7a8:	str	r1, [r7, #8]
   3e7ac:	beq	3e7b8 <fputs@plt+0x2d6c8>
   3e7b0:	cmp	r3, #64	; 0x40
   3e7b4:	ldrbeq	r3, [r2, #23]
   3e7b8:	strb	r3, [r7, #4]
   3e7bc:	add	ip, ip, #1
   3e7c0:	ldr	r3, [sp, #28]
   3e7c4:	ldr	lr, [r3, #12]
   3e7c8:	add	r1, r1, #1
   3e7cc:	add	r2, r2, #48	; 0x30
   3e7d0:	cmp	r1, lr
   3e7d4:	blt	3e750 <fputs@plt+0x2d660>
   3e7d8:	ldr	r4, [sp, #84]	; 0x54
   3e7dc:	ldr	r5, [sp, #96]	; 0x60
   3e7e0:	cmp	r4, #0
   3e7e4:	beq	3e81c <fputs@plt+0x2d72c>
   3e7e8:	ldr	r3, [sp, #52]	; 0x34
   3e7ec:	ldr	r2, [r3, #4]
   3e7f0:	ldr	r3, [sp, #64]	; 0x40
   3e7f4:	add	r4, r3, r4, lsl #3
   3e7f8:	ldr	r1, [r2]
   3e7fc:	add	r3, r3, #8
   3e800:	add	r2, r2, #20
   3e804:	ldrsh	r1, [r1, #32]
   3e808:	str	r1, [r3, #-8]
   3e80c:	ldrb	r1, [r2, #-8]
   3e810:	strb	r1, [r3, #-4]
   3e814:	cmp	r4, r3
   3e818:	bne	3e7f8 <fputs@plt+0x2d708>
   3e81c:	ldr	r0, [sp, #44]	; 0x2c
   3e820:	mov	r1, #1024	; 0x400
   3e824:	mov	r3, #0
   3e828:	ldrh	r2, [r0, #44]	; 0x2c
   3e82c:	strh	r3, [r0, #18]
   3e830:	str	r1, [r0, #36]	; 0x24
   3e834:	ldr	r1, [sp, #40]	; 0x28
   3e838:	strb	r3, [r0, #28]
   3e83c:	strh	r3, [r0, #40]	; 0x28
   3e840:	cmp	r2, r1
   3e844:	bge	3e864 <fputs@plt+0x2d774>
   3e848:	ldr	r2, [sp, #40]	; 0x28
   3e84c:	ldr	r3, [sp, #48]	; 0x30
   3e850:	ldr	r1, [sp, #44]	; 0x2c
   3e854:	ldr	r0, [r3]
   3e858:	bl	23a8c <fputs@plt+0x1299c>
   3e85c:	cmp	r0, #0
   3e860:	bne	3ebd0 <fputs@plt+0x2dae0>
   3e864:	ldrd	r8, [sp, #56]	; 0x38
   3e868:	add	r3, sp, #108	; 0x6c
   3e86c:	mov	r1, #0
   3e870:	mov	ip, r3
   3e874:	mvn	r6, #0
   3e878:	mvn	r7, #0
   3e87c:	ldr	r0, [sp, #80]	; 0x50
   3e880:	strd	r6, [sp]
   3e884:	mov	r3, r9
   3e888:	mov	r2, r8
   3e88c:	str	r1, [sp, #8]
   3e890:	str	r5, [sp, #12]
   3e894:	str	ip, [sp, #16]
   3e898:	str	ip, [sp, #72]	; 0x48
   3e89c:	bl	3e0b4 <fputs@plt+0x2cfc4>
   3e8a0:	subs	r3, r0, #0
   3e8a4:	str	r3, [sp, #52]	; 0x34
   3e8a8:	bne	3ea6c <fputs@plt+0x2d97c>
   3e8ac:	ldr	r3, [sp, #44]	; 0x2c
   3e8b0:	mvn	r4, r8
   3e8b4:	mvn	r8, r9
   3e8b8:	ldrd	r2, [r3]
   3e8bc:	and	r2, r4, r2
   3e8c0:	and	r3, r8, r3
   3e8c4:	strd	r2, [sp, #32]
   3e8c8:	ldrd	r2, [sp, #32]
   3e8cc:	orrs	r3, r2, r3
   3e8d0:	beq	3ea6c <fputs@plt+0x2d97c>
   3e8d4:	ldr	r3, [sp, #108]	; 0x6c
   3e8d8:	cmp	r3, #0
   3e8dc:	str	r3, [sp, #88]	; 0x58
   3e8e0:	moveq	r2, #0
   3e8e4:	moveq	r3, #0
   3e8e8:	strdeq	r2, [sp, #64]	; 0x40
   3e8ec:	bne	3eacc <fputs@plt+0x2d9dc>
   3e8f0:	ldr	r3, [sp, #40]	; 0x28
   3e8f4:	mov	r6, #0
   3e8f8:	mov	r7, #0
   3e8fc:	str	r8, [sp, #84]	; 0x54
   3e900:	ldr	r2, [sp, #88]	; 0x58
   3e904:	add	r3, r3, r3, lsl #1
   3e908:	lsl	r3, r3, #2
   3e90c:	str	r3, [sp, #96]	; 0x60
   3e910:	str	r2, [sp, #100]	; 0x64
   3e914:	ldr	r3, [sp, #40]	; 0x28
   3e918:	mov	r0, r6
   3e91c:	mov	r1, r7
   3e920:	ldr	r8, [sp, #84]	; 0x54
   3e924:	cmp	r3, #0
   3e928:	beq	3eb4c <fputs@plt+0x2da5c>
   3e92c:	ldr	r3, [sp, #28]
   3e930:	mvn	r6, #0
   3e934:	mvn	r7, #0
   3e938:	ldr	r2, [r5, #4]
   3e93c:	ldr	r9, [r3, #20]
   3e940:	ldr	r3, [sp, #96]	; 0x60
   3e944:	add	lr, r3, r2
   3e948:	ldr	r3, [r2, #8]
   3e94c:	add	r2, r2, #12
   3e950:	add	r3, r3, r3, lsl #1
   3e954:	add	r3, r9, r3, lsl #4
   3e958:	ldr	ip, [r3, #32]
   3e95c:	ldr	r3, [r3, #36]	; 0x24
   3e960:	and	sl, r4, ip
   3e964:	and	fp, r8, r3
   3e968:	cmp	fp, r1
   3e96c:	cmpeq	sl, r0
   3e970:	movhi	r3, #1
   3e974:	movls	r3, #0
   3e978:	cmp	fp, r7
   3e97c:	cmpeq	sl, r6
   3e980:	movcs	r3, #0
   3e984:	andcc	r3, r3, #1
   3e988:	cmp	r3, #0
   3e98c:	movne	r6, sl
   3e990:	movne	r7, fp
   3e994:	cmp	lr, r2
   3e998:	bne	3e948 <fputs@plt+0x2d858>
   3e99c:	mvn	r3, #0
   3e9a0:	mvn	r2, #0
   3e9a4:	cmp	r7, r3
   3e9a8:	cmpeq	r6, r2
   3e9ac:	beq	3eb4c <fputs@plt+0x2da5c>
   3e9b0:	ldrd	r2, [sp, #32]
   3e9b4:	ldrd	r0, [sp, #64]	; 0x40
   3e9b8:	cmp	r7, r3
   3e9bc:	cmpeq	r6, r2
   3e9c0:	moveq	r3, #1
   3e9c4:	movne	r3, #0
   3e9c8:	cmp	r1, r7
   3e9cc:	cmpeq	r0, r6
   3e9d0:	moveq	r3, #1
   3e9d4:	cmp	r3, #0
   3e9d8:	bne	3eb38 <fputs@plt+0x2da48>
   3e9dc:	ldrd	r0, [sp, #56]	; 0x38
   3e9e0:	str	r8, [sp, #84]	; 0x54
   3e9e4:	mov	r9, r1
   3e9e8:	orr	r1, r7, r1
   3e9ec:	orr	ip, r6, r0
   3e9f0:	mov	r2, r0
   3e9f4:	mov	r8, r0
   3e9f8:	ldr	r0, [sp, #80]	; 0x50
   3e9fc:	stmib	sp, {r1, r3, r5}
   3ea00:	mov	r3, r9
   3ea04:	ldr	r1, [sp, #72]	; 0x48
   3ea08:	str	ip, [sp]
   3ea0c:	str	r1, [sp, #16]
   3ea10:	bl	3e0b4 <fputs@plt+0x2cfc4>
   3ea14:	ldr	r3, [sp, #44]	; 0x2c
   3ea18:	ldrd	r2, [r3]
   3ea1c:	cmp	r3, r9
   3ea20:	cmpeq	r2, r8
   3ea24:	beq	3eb94 <fputs@plt+0x2daa4>
   3ea28:	cmp	r0, #0
   3ea2c:	beq	3e914 <fputs@plt+0x2d824>
   3ea30:	str	r0, [sp, #52]	; 0x34
   3ea34:	ldr	r3, [sp, #52]	; 0x34
   3ea38:	ldr	r2, [sp, #100]	; 0x64
   3ea3c:	orrs	r3, r3, r2
   3ea40:	bne	3ea6c <fputs@plt+0x2d97c>
   3ea44:	mov	r1, #1
   3ea48:	ldrd	r2, [sp, #56]	; 0x38
   3ea4c:	ldr	r0, [sp, #80]	; 0x50
   3ea50:	str	r1, [sp, #8]
   3ea54:	ldr	r1, [sp, #72]	; 0x48
   3ea58:	strd	r2, [sp]
   3ea5c:	str	r5, [sp, #12]
   3ea60:	str	r1, [sp, #16]
   3ea64:	bl	3e0b4 <fputs@plt+0x2cfc4>
   3ea68:	str	r0, [sp, #52]	; 0x34
   3ea6c:	ldr	r3, [r5, #28]
   3ea70:	cmp	r3, #0
   3ea74:	bne	3eac0 <fputs@plt+0x2d9d0>
   3ea78:	ldr	r3, [sp, #48]	; 0x30
   3ea7c:	mov	r1, r5
   3ea80:	ldr	r0, [r3]
   3ea84:	bl	19bf4 <fputs@plt+0x8b04>
   3ea88:	ldr	r0, [sp, #52]	; 0x34
   3ea8c:	add	sp, sp, #116	; 0x74
   3ea90:	ldrd	r4, [sp]
   3ea94:	ldrd	r6, [sp, #8]
   3ea98:	ldrd	r8, [sp, #16]
   3ea9c:	ldrd	sl, [sp, #24]
   3eaa0:	add	sp, sp, #32
   3eaa4:	pop	{pc}		; (ldr pc, [sp], #4)
   3eaa8:	mov	r4, #0
   3eaac:	mov	r7, r4
   3eab0:	b	3e6e0 <fputs@plt+0x2d5f0>
   3eab4:	ldr	r4, [sp, #52]	; 0x34
   3eab8:	mov	r7, r4
   3eabc:	b	3e6e0 <fputs@plt+0x2d5f0>
   3eac0:	ldr	r0, [r5, #24]
   3eac4:	bl	19898 <fputs@plt+0x87a8>
   3eac8:	b	3ea78 <fputs@plt+0x2d988>
   3eacc:	mov	r1, #1
   3ead0:	strd	r6, [sp]
   3ead4:	mov	r6, #0
   3ead8:	mov	r7, #0
   3eadc:	ldrd	r2, [sp, #56]	; 0x38
   3eae0:	str	r1, [sp, #8]
   3eae4:	ldr	r1, [sp, #72]	; 0x48
   3eae8:	str	r5, [sp, #12]
   3eaec:	ldr	r0, [sp, #80]	; 0x50
   3eaf0:	str	r1, [sp, #16]
   3eaf4:	strd	r6, [sp, #64]	; 0x40
   3eaf8:	bl	3e0b4 <fputs@plt+0x2cfc4>
   3eafc:	ldr	r3, [sp, #44]	; 0x2c
   3eb00:	ldrd	r2, [r3]
   3eb04:	and	r2, r4, r2
   3eb08:	and	r3, r8, r3
   3eb0c:	strd	r2, [sp, #64]	; 0x40
   3eb10:	ldrd	r2, [sp, #64]	; 0x40
   3eb14:	mov	r1, r2
   3eb18:	orrs	r3, r1, r3
   3eb1c:	moveq	r3, #1
   3eb20:	movne	r3, #0
   3eb24:	cmp	r0, #0
   3eb28:	str	r3, [sp, #100]	; 0x64
   3eb2c:	bne	3ea30 <fputs@plt+0x2d940>
   3eb30:	str	r3, [sp, #88]	; 0x58
   3eb34:	b	3e8f0 <fputs@plt+0x2d800>
   3eb38:	ldr	r3, [sp, #40]	; 0x28
   3eb3c:	mov	r0, r6
   3eb40:	mov	r1, r7
   3eb44:	cmp	r3, #0
   3eb48:	bne	3e92c <fputs@plt+0x2d83c>
   3eb4c:	ldr	ip, [sp, #88]	; 0x58
   3eb50:	cmp	ip, #0
   3eb54:	bne	3ea34 <fputs@plt+0x2d944>
   3eb58:	ldrd	r0, [sp, #56]	; 0x38
   3eb5c:	mov	r3, r1
   3eb60:	strd	r0, [sp]
   3eb64:	mov	r2, r0
   3eb68:	ldr	r1, [sp, #72]	; 0x48
   3eb6c:	str	ip, [sp, #8]
   3eb70:	str	r5, [sp, #12]
   3eb74:	ldr	r0, [sp, #80]	; 0x50
   3eb78:	str	r1, [sp, #16]
   3eb7c:	bl	3e0b4 <fputs@plt+0x2cfc4>
   3eb80:	ldr	r3, [sp, #108]	; 0x6c
   3eb84:	str	r0, [sp, #52]	; 0x34
   3eb88:	cmp	r3, #0
   3eb8c:	beq	3ea6c <fputs@plt+0x2d97c>
   3eb90:	b	3ea34 <fputs@plt+0x2d944>
   3eb94:	ldr	r3, [sp, #108]	; 0x6c
   3eb98:	cmp	r3, #0
   3eb9c:	mov	r3, #1
   3eba0:	streq	r3, [sp, #88]	; 0x58
   3eba4:	streq	r3, [sp, #100]	; 0x64
   3eba8:	strne	r3, [sp, #88]	; 0x58
   3ebac:	b	3ea28 <fputs@plt+0x2d938>
   3ebb0:	mov	r8, #0
   3ebb4:	mov	r2, r0
   3ebb8:	str	r8, [sp, #40]	; 0x28
   3ebbc:	b	3e668 <fputs@plt+0x2d578>
   3ebc0:	beq	3e6d8 <fputs@plt+0x2d5e8>
   3ebc4:	mov	r7, #0
   3ebc8:	mov	r4, r7
   3ebcc:	b	3e6e0 <fputs@plt+0x2d5f0>
   3ebd0:	ldr	r3, [sp, #48]	; 0x30
   3ebd4:	mov	r1, r5
   3ebd8:	ldr	r0, [r3]
   3ebdc:	mov	r3, #7
   3ebe0:	str	r3, [sp, #52]	; 0x34
   3ebe4:	bl	19bf4 <fputs@plt+0x8b04>
   3ebe8:	b	3ea88 <fputs@plt+0x2d998>
   3ebec:	ldr	r1, [pc, #20]	; 3ec08 <fputs@plt+0x2db18>
   3ebf0:	mov	r3, #7
   3ebf4:	ldr	r0, [sp, #48]	; 0x30
   3ebf8:	str	r3, [sp, #52]	; 0x34
   3ebfc:	add	r1, pc, r1
   3ec00:	bl	3aac4 <fputs@plt+0x299d4>
   3ec04:	b	3ea88 <fputs@plt+0x2d998>
   3ec08:	andeq	sl, r5, r8, ror #20
   3ec0c:	cmp	r1, #0
   3ec10:	bxeq	lr
   3ec14:	mov	ip, #0
   3ec18:	mov	r3, r1
   3ec1c:	push	{lr}		; (str lr, [sp, #-4]!)
   3ec20:	mov	lr, ip
   3ec24:	ldr	r2, [r3, #8]
   3ec28:	add	ip, ip, #1
   3ec2c:	str	lr, [r3, #52]	; 0x34
   3ec30:	mov	lr, r3
   3ec34:	orr	r2, r2, #128	; 0x80
   3ec38:	str	r2, [r3, #8]
   3ec3c:	ldr	r3, [r3, #48]	; 0x30
   3ec40:	cmp	r3, #0
   3ec44:	bne	3ec24 <fputs@plt+0x2db34>
   3ec48:	ldr	r3, [r1, #8]
   3ec4c:	tst	r3, #512	; 0x200
   3ec50:	bne	3ec68 <fputs@plt+0x2db78>
   3ec54:	ldr	r3, [r0]
   3ec58:	ldr	r3, [r3, #108]	; 0x6c
   3ec5c:	cmp	ip, r3
   3ec60:	cmpgt	r3, #0
   3ec64:	bgt	3ec6c <fputs@plt+0x2db7c>
   3ec68:	pop	{pc}		; (ldr pc, [sp], #4)
   3ec6c:	ldr	r1, [pc, #8]	; 3ec7c <fputs@plt+0x2db8c>
   3ec70:	pop	{lr}		; (ldr lr, [sp], #4)
   3ec74:	add	r1, pc, r1
   3ec78:	b	3aac4 <fputs@plt+0x299d4>
   3ec7c:	andeq	sl, r5, r0, lsl #20
   3ec80:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3ec84:	mov	r5, r1
   3ec88:	strd	r6, [sp, #8]
   3ec8c:	strd	sl, [sp, #24]
   3ec90:	mov	fp, #0
   3ec94:	ldr	sl, [pc, #348]	; 3edf8 <fputs@plt+0x2dd08>
   3ec98:	mov	r4, fp
   3ec9c:	strd	r8, [sp, #16]
   3eca0:	mov	r8, fp
   3eca4:	ldr	r7, [pc, #336]	; 3edfc <fputs@plt+0x2dd0c>
   3eca8:	str	lr, [sp, #32]
   3ecac:	sub	sp, sp, #44	; 0x2c
   3ecb0:	add	sl, pc, sl
   3ecb4:	str	r3, [sp, #8]
   3ecb8:	add	r9, sl, #2992	; 0xbb0
   3ecbc:	strd	r0, [sp, #12]
   3ecc0:	add	r7, pc, r7
   3ecc4:	add	r9, r9, #4
   3ecc8:	str	r2, [sp, #20]
   3eccc:	str	r1, [sp, #28]
   3ecd0:	str	r2, [sp, #32]
   3ecd4:	mov	r2, #7
   3ecd8:	str	r3, [sp, #36]	; 0x24
   3ecdc:	b	3ecf8 <fputs@plt+0x2dc08>
   3ece0:	add	r4, r4, #1
   3ece4:	cmp	r4, #7
   3ece8:	add	r3, r4, r4, lsl #1
   3ecec:	beq	3ed94 <fputs@plt+0x2dca4>
   3ecf0:	add	r3, r7, r3
   3ecf4:	ldrb	r2, [r3, #2973]	; 0xb9d
   3ecf8:	ldr	r3, [r5, #4]
   3ecfc:	cmp	r3, r2
   3ed00:	bne	3ece0 <fputs@plt+0x2dbf0>
   3ed04:	add	r6, r4, r4, lsl #1
   3ed08:	ldr	r0, [r5]
   3ed0c:	add	r6, sl, r6
   3ed10:	ldrb	r1, [r6, #2972]	; 0xb9c
   3ed14:	add	r1, r9, r1
   3ed18:	bl	298e4 <fputs@plt+0x187f4>
   3ed1c:	cmp	r0, #0
   3ed20:	bne	3ece0 <fputs@plt+0x2dbf0>
   3ed24:	ldrb	r3, [r6, #2974]	; 0xb9e
   3ed28:	add	fp, fp, #1
   3ed2c:	add	r2, sp, #40	; 0x28
   3ed30:	cmp	fp, #3
   3ed34:	add	r1, r2, fp, lsl #2
   3ed38:	mov	r4, r0
   3ed3c:	mov	r2, #7
   3ed40:	orr	r8, r8, r3
   3ed44:	beq	3ed54 <fputs@plt+0x2dc64>
   3ed48:	ldr	r5, [r1, #-12]
   3ed4c:	cmp	r5, #0
   3ed50:	bne	3ecf8 <fputs@plt+0x2dc08>
   3ed54:	and	r3, r8, #33	; 0x21
   3ed58:	cmp	r3, #33	; 0x21
   3ed5c:	beq	3ed94 <fputs@plt+0x2dca4>
   3ed60:	tst	r8, #64	; 0x40
   3ed64:	bne	3ed94 <fputs@plt+0x2dca4>
   3ed68:	tst	r8, #32
   3ed6c:	beq	3edc8 <fputs@plt+0x2dcd8>
   3ed70:	and	r3, r8, #24
   3ed74:	cmp	r3, #8
   3ed78:	beq	3edc8 <fputs@plt+0x2dcd8>
   3ed7c:	ldr	r1, [pc, #124]	; 3ee00 <fputs@plt+0x2dd10>
   3ed80:	mov	r8, #1
   3ed84:	ldr	r0, [sp, #12]
   3ed88:	add	r1, pc, r1
   3ed8c:	bl	3aac4 <fputs@plt+0x299d4>
   3ed90:	b	3edc8 <fputs@plt+0x2dcd8>
   3ed94:	ldr	r3, [sp, #8]
   3ed98:	cmp	r3, #0
   3ed9c:	beq	3ede8 <fputs@plt+0x2dcf8>
   3eda0:	ldr	r1, [pc, #92]	; 3ee04 <fputs@plt+0x2dd14>
   3eda4:	add	r1, pc, r1
   3eda8:	ldr	ip, [sp, #8]
   3edac:	add	r0, sp, #12
   3edb0:	mov	r8, #1
   3edb4:	ldm	r0, {r0, r2, r3}
   3edb8:	stm	sp, {r1, ip}
   3edbc:	ldr	r1, [pc, #68]	; 3ee08 <fputs@plt+0x2dd18>
   3edc0:	add	r1, pc, r1
   3edc4:	bl	3aac4 <fputs@plt+0x299d4>
   3edc8:	mov	r0, r8
   3edcc:	add	sp, sp, #44	; 0x2c
   3edd0:	ldrd	r4, [sp]
   3edd4:	ldrd	r6, [sp, #8]
   3edd8:	ldrd	r8, [sp, #16]
   3eddc:	ldrd	sl, [sp, #24]
   3ede0:	add	sp, sp, #32
   3ede4:	pop	{pc}		; (ldr pc, [sp], #4)
   3ede8:	ldr	r1, [pc, #28]	; 3ee0c <fputs@plt+0x2dd1c>
   3edec:	add	r1, pc, r1
   3edf0:	add	r1, r1, #1
   3edf4:	b	3eda8 <fputs@plt+0x2dcb8>
   3edf8:	andeq	r6, r5, r8, lsr lr
   3edfc:	andeq	r6, r5, r8, lsr #28
   3ee00:	andeq	sl, r5, ip, lsr r9
   3ee04:	strdeq	r5, [r5], -r0
   3ee08:	ldrdeq	sl, [r5], -r8
   3ee0c:	andeq	r5, r5, r8, lsr #15
   3ee10:	str	r4, [sp, #-8]!
   3ee14:	str	lr, [sp, #4]
   3ee18:	mov	lr, r1
   3ee1c:	ldrb	r4, [r1, #42]	; 0x2a
   3ee20:	tst	r4, #16
   3ee24:	beq	3ee68 <fputs@plt+0x2dd78>
   3ee28:	ldr	r3, [r1, #56]	; 0x38
   3ee2c:	ldr	ip, [r0]
   3ee30:	cmp	r3, #0
   3ee34:	bne	3ee48 <fputs@plt+0x2dd58>
   3ee38:	b	3eef0 <fputs@plt+0x2de00>
   3ee3c:	ldr	r3, [r3, #24]
   3ee40:	cmp	r3, #0
   3ee44:	beq	3eef0 <fputs@plt+0x2de00>
   3ee48:	ldr	r1, [r3]
   3ee4c:	cmp	ip, r1
   3ee50:	bne	3ee3c <fputs@plt+0x2dd4c>
   3ee54:	ldr	r3, [r3, #4]
   3ee58:	ldr	r3, [r3]
   3ee5c:	ldr	r3, [r3, #52]	; 0x34
   3ee60:	cmp	r3, #0
   3ee64:	beq	3eed0 <fputs@plt+0x2dde0>
   3ee68:	tst	r4, #1
   3ee6c:	beq	3ee8c <fputs@plt+0x2dd9c>
   3ee70:	ldr	r3, [r0]
   3ee74:	ldr	r3, [r3, #24]
   3ee78:	tst	r3, #2048	; 0x800
   3ee7c:	bne	3ee8c <fputs@plt+0x2dd9c>
   3ee80:	ldrb	r3, [r0, #18]
   3ee84:	cmp	r3, #0
   3ee88:	beq	3eed0 <fputs@plt+0x2dde0>
   3ee8c:	cmp	r2, #0
   3ee90:	beq	3eea4 <fputs@plt+0x2ddb4>
   3ee94:	ldr	r4, [sp]
   3ee98:	add	sp, sp, #4
   3ee9c:	mov	r0, #0
   3eea0:	pop	{pc}		; (ldr pc, [sp], #4)
   3eea4:	ldr	r3, [lr, #12]
   3eea8:	cmp	r3, #0
   3eeac:	beq	3ee94 <fputs@plt+0x2dda4>
   3eeb0:	ldr	r1, [pc, #68]	; 3eefc <fputs@plt+0x2de0c>
   3eeb4:	ldr	r2, [lr]
   3eeb8:	add	r1, pc, r1
   3eebc:	bl	3aac4 <fputs@plt+0x299d4>
   3eec0:	ldr	r4, [sp]
   3eec4:	add	sp, sp, #4
   3eec8:	mov	r0, #1
   3eecc:	pop	{pc}		; (ldr pc, [sp], #4)
   3eed0:	ldr	r1, [pc, #40]	; 3ef00 <fputs@plt+0x2de10>
   3eed4:	ldr	r2, [lr]
   3eed8:	add	r1, pc, r1
   3eedc:	bl	3aac4 <fputs@plt+0x299d4>
   3eee0:	ldr	r4, [sp]
   3eee4:	add	sp, sp, #4
   3eee8:	mov	r0, #1
   3eeec:	pop	{pc}		; (ldr pc, [sp], #4)
   3eef0:	mov	r3, #0
   3eef4:	ldr	r3, [r3, #4]
   3eef8:	udf	#0
   3eefc:	andeq	sl, r5, r4, ror #16
   3ef00:	andeq	sl, r5, r4, lsr #16
   3ef04:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3ef08:	strd	r6, [sp, #8]
   3ef0c:	strd	r8, [sp, #16]
   3ef10:	strd	sl, [sp, #24]
   3ef14:	str	lr, [sp, #32]
   3ef18:	sub	sp, sp, #60	; 0x3c
   3ef1c:	ldr	fp, [r2, #20]
   3ef20:	str	r2, [sp, #16]
   3ef24:	str	r3, [sp, #52]	; 0x34
   3ef28:	ldr	r3, [r2, #40]	; 0x28
   3ef2c:	cmp	fp, #1
   3ef30:	str	r3, [sp, #36]	; 0x24
   3ef34:	strd	r0, [sp, #40]	; 0x28
   3ef38:	beq	3f258 <fputs@plt+0x2e168>
   3ef3c:	ldr	r3, [sp, #96]	; 0x60
   3ef40:	cmp	r3, #0
   3ef44:	beq	3ef74 <fputs@plt+0x2de84>
   3ef48:	ldr	r1, [sp, #40]	; 0x28
   3ef4c:	lsl	r2, fp, #2
   3ef50:	mov	r3, #0
   3ef54:	ldr	r0, [r1]
   3ef58:	bl	22e00 <fputs@plt+0x11d10>
   3ef5c:	cmp	r0, #0
   3ef60:	moveq	r0, #1
   3ef64:	beq	3f03c <fputs@plt+0x2df4c>
   3ef68:	ldr	r3, [sp, #96]	; 0x60
   3ef6c:	str	r0, [sp, #96]	; 0x60
   3ef70:	str	r0, [r3]
   3ef74:	ldr	r3, [sp, #44]	; 0x2c
   3ef78:	ldr	sl, [r3, #8]
   3ef7c:	cmp	sl, #0
   3ef80:	beq	3f150 <fputs@plt+0x2e060>
   3ef84:	ldr	r2, [pc, #920]	; 3f324 <fputs@plt+0x2e234>
   3ef88:	ldr	r3, [pc, #920]	; 3f328 <fputs@plt+0x2e238>
   3ef8c:	ldr	r9, [pc, #920]	; 3f32c <fputs@plt+0x2e23c>
   3ef90:	add	r2, pc, r2
   3ef94:	str	r2, [sp, #32]
   3ef98:	add	r3, pc, r3
   3ef9c:	ldr	r2, [pc, #908]	; 3f330 <fputs@plt+0x2e240>
   3efa0:	add	r3, r3, #3024	; 0xbd0
   3efa4:	add	r3, r3, #8
   3efa8:	add	r9, pc, r9
   3efac:	str	r3, [sp, #48]	; 0x30
   3efb0:	add	r2, pc, r2
   3efb4:	str	r2, [sp, #28]
   3efb8:	b	3efc8 <fputs@plt+0x2ded8>
   3efbc:	ldr	sl, [sl, #20]
   3efc0:	cmp	sl, #0
   3efc4:	beq	3f150 <fputs@plt+0x2e060>
   3efc8:	ldrh	r3, [sl, #50]	; 0x32
   3efcc:	cmp	r3, fp
   3efd0:	bne	3efbc <fputs@plt+0x2decc>
   3efd4:	ldrb	r3, [sl, #54]	; 0x36
   3efd8:	cmp	r3, #0
   3efdc:	beq	3efbc <fputs@plt+0x2decc>
   3efe0:	ldr	r3, [sp, #36]	; 0x24
   3efe4:	cmp	r3, #0
   3efe8:	bne	3f058 <fputs@plt+0x2df68>
   3efec:	ldrb	r3, [sl, #55]	; 0x37
   3eff0:	and	r3, r3, #3
   3eff4:	cmp	r3, #2
   3eff8:	bne	3efbc <fputs@plt+0x2decc>
   3effc:	ldr	r3, [sp, #96]	; 0x60
   3f000:	cmp	r3, #0
   3f004:	beq	3f030 <fputs@plt+0x2df40>
   3f008:	cmp	fp, #0
   3f00c:	beq	3f030 <fputs@plt+0x2df40>
   3f010:	ldr	r1, [sp, #16]
   3f014:	mov	r2, r3
   3f018:	add	r3, r3, fp, lsl #2
   3f01c:	add	r1, r1, #8
   3f020:	ldr	r0, [r1, #28]
   3f024:	str	r0, [r2], #4
   3f028:	cmp	r2, r3
   3f02c:	bne	3f01c <fputs@plt+0x2df2c>
   3f030:	ldr	r3, [sp, #52]	; 0x34
   3f034:	mov	r0, #0
   3f038:	str	sl, [r3]
   3f03c:	add	sp, sp, #60	; 0x3c
   3f040:	ldrd	r4, [sp]
   3f044:	ldrd	r6, [sp, #8]
   3f048:	ldrd	r8, [sp, #16]
   3f04c:	ldrd	sl, [sp, #24]
   3f050:	add	sp, sp, #32
   3f054:	pop	{pc}		; (ldr pc, [sp], #4)
   3f058:	cmp	fp, #0
   3f05c:	beq	3f31c <fputs@plt+0x2e22c>
   3f060:	ldr	r2, [sl, #4]
   3f064:	ldrsh	lr, [r2]
   3f068:	cmp	lr, #0
   3f06c:	blt	3efbc <fputs@plt+0x2decc>
   3f070:	ldr	r3, [sl, #32]
   3f074:	str	r2, [sp, #12]
   3f078:	mov	r2, #0
   3f07c:	ldr	r1, [pc, #688]	; 3f334 <fputs@plt+0x2e244>
   3f080:	str	sl, [sp, #20]
   3f084:	mov	sl, r2
   3f088:	ldr	r4, [pc, #680]	; 3f338 <fputs@plt+0x2e248>
   3f08c:	sub	r3, r3, #4
   3f090:	ldr	r8, [pc, #676]	; 3f33c <fputs@plt+0x2e24c>
   3f094:	str	r3, [sp, #8]
   3f098:	add	r1, pc, r1
   3f09c:	ldr	r3, [sp, #44]	; 0x2c
   3f0a0:	add	r4, pc, r4
   3f0a4:	str	r1, [sp, #24]
   3f0a8:	add	r8, pc, r8
   3f0ac:	ldr	r3, [r3, #4]
   3f0b0:	str	r3, [sp, #4]
   3f0b4:	ldr	r3, [sp, #4]
   3f0b8:	lsl	lr, lr, #4
   3f0bc:	add	r3, r3, lr
   3f0c0:	ldr	r1, [r3, #8]
   3f0c4:	cmp	r1, #0
   3f0c8:	beq	3f24c <fputs@plt+0x2e15c>
   3f0cc:	ldrb	r3, [r1]
   3f0d0:	ldr	r2, [sp, #32]
   3f0d4:	add	r3, r2, r3
   3f0d8:	ldrb	ip, [r3, #336]	; 0x150
   3f0dc:	ldr	r3, [sp, #8]
   3f0e0:	ldr	r2, [sp, #24]
   3f0e4:	ldr	r0, [r3, #4]!
   3f0e8:	str	r3, [sp, #8]
   3f0ec:	ldrb	r3, [r0]
   3f0f0:	add	r2, r2, r3
   3f0f4:	ldrb	r2, [r2, #336]	; 0x150
   3f0f8:	cmp	r2, ip
   3f0fc:	bne	3f134 <fputs@plt+0x2e044>
   3f100:	cmp	r3, #0
   3f104:	bne	3f114 <fputs@plt+0x2e024>
   3f108:	b	3f178 <fputs@plt+0x2e088>
   3f10c:	cmp	r2, #0
   3f110:	beq	3f178 <fputs@plt+0x2e088>
   3f114:	ldrb	r2, [r0, #1]!
   3f118:	ldrb	r3, [r1, #1]!
   3f11c:	add	ip, r4, r2
   3f120:	ldrb	ip, [ip, #336]	; 0x150
   3f124:	add	r3, r4, r3
   3f128:	ldrb	r3, [r3, #336]	; 0x150
   3f12c:	cmp	ip, r3
   3f130:	beq	3f10c <fputs@plt+0x2e01c>
   3f134:	mov	r3, sl
   3f138:	ldr	sl, [sp, #20]
   3f13c:	cmp	fp, r3
   3f140:	beq	3f030 <fputs@plt+0x2df40>
   3f144:	ldr	sl, [sl, #20]
   3f148:	cmp	sl, #0
   3f14c:	bne	3efc8 <fputs@plt+0x2ded8>
   3f150:	ldr	r3, [sp, #40]	; 0x28
   3f154:	ldrb	r3, [r3, #442]	; 0x1ba
   3f158:	cmp	r3, #0
   3f15c:	beq	3f2f0 <fputs@plt+0x2e200>
   3f160:	ldr	r3, [sp, #40]	; 0x28
   3f164:	ldr	r1, [sp, #96]	; 0x60
   3f168:	ldr	r0, [r3]
   3f16c:	bl	19bf4 <fputs@plt+0x8b04>
   3f170:	mov	r0, #1
   3f174:	b	3f03c <fputs@plt+0x2df4c>
   3f178:	ldr	r3, [sp, #4]
   3f17c:	ldr	r2, [sp, #28]
   3f180:	ldr	r6, [r3, lr]
   3f184:	mov	lr, #0
   3f188:	ldr	r3, [sp, #16]
   3f18c:	add	r7, r3, #40	; 0x28
   3f190:	ldrb	r3, [r6]
   3f194:	add	r3, r2, r3
   3f198:	ldrb	r5, [r3, #336]	; 0x150
   3f19c:	ldr	r1, [r7, lr, lsl #3]
   3f1a0:	ldrb	r3, [r1]
   3f1a4:	add	r2, r8, r3
   3f1a8:	ldrb	r2, [r2, #336]	; 0x150
   3f1ac:	cmp	r2, r5
   3f1b0:	bne	3f1ec <fputs@plt+0x2e0fc>
   3f1b4:	cmp	r3, #0
   3f1b8:	beq	3f1fc <fputs@plt+0x2e10c>
   3f1bc:	mov	r0, r6
   3f1c0:	b	3f1cc <fputs@plt+0x2e0dc>
   3f1c4:	cmp	r2, #0
   3f1c8:	beq	3f1fc <fputs@plt+0x2e10c>
   3f1cc:	ldrb	r2, [r1, #1]!
   3f1d0:	ldrb	r3, [r0, #1]!
   3f1d4:	add	ip, r9, r2
   3f1d8:	ldrb	ip, [ip, #336]	; 0x150
   3f1dc:	add	r3, r9, r3
   3f1e0:	ldrb	r3, [r3, #336]	; 0x150
   3f1e4:	cmp	ip, r3
   3f1e8:	beq	3f1c4 <fputs@plt+0x2e0d4>
   3f1ec:	add	lr, lr, #1
   3f1f0:	cmp	fp, lr
   3f1f4:	bne	3f19c <fputs@plt+0x2e0ac>
   3f1f8:	b	3f134 <fputs@plt+0x2e044>
   3f1fc:	ldr	r3, [sp, #96]	; 0x60
   3f200:	cmp	r3, #0
   3f204:	beq	3f21c <fputs@plt+0x2e12c>
   3f208:	ldr	r3, [sp, #16]
   3f20c:	ldr	r2, [sp, #96]	; 0x60
   3f210:	add	r3, r3, lr, lsl #3
   3f214:	ldr	r3, [r3, #36]	; 0x24
   3f218:	str	r3, [r2, sl, lsl #2]
   3f21c:	cmp	fp, lr
   3f220:	beq	3f134 <fputs@plt+0x2e044>
   3f224:	add	sl, sl, #1
   3f228:	cmp	fp, sl
   3f22c:	beq	3f2e8 <fputs@plt+0x2e1f8>
   3f230:	ldr	r3, [sp, #12]
   3f234:	ldrsh	lr, [r3, #2]!
   3f238:	cmp	lr, #0
   3f23c:	str	r3, [sp, #12]
   3f240:	bge	3f0b4 <fputs@plt+0x2dfc4>
   3f244:	ldr	sl, [sp, #20]
   3f248:	b	3efbc <fputs@plt+0x2decc>
   3f24c:	mov	ip, #98	; 0x62
   3f250:	ldr	r1, [sp, #48]	; 0x30
   3f254:	b	3f0dc <fputs@plt+0x2dfec>
   3f258:	ldrsh	r2, [r1, #32]
   3f25c:	mov	r3, r1
   3f260:	cmp	r2, #0
   3f264:	blt	3f2dc <fputs@plt+0x2e1ec>
   3f268:	ldr	lr, [sp, #36]	; 0x24
   3f26c:	cmp	lr, #0
   3f270:	beq	3f314 <fputs@plt+0x2e224>
   3f274:	ldr	r0, [r3, #4]
   3f278:	ldr	r3, [pc, #192]	; 3f340 <fputs@plt+0x2e250>
   3f27c:	ldrb	r1, [lr]
   3f280:	ldr	r2, [r0, r2, lsl #4]
   3f284:	add	r3, pc, r3
   3f288:	add	r1, r3, r1
   3f28c:	ldrb	ip, [r1, #336]	; 0x150
   3f290:	ldrb	r0, [r2]
   3f294:	add	r1, r3, r0
   3f298:	ldrb	r1, [r1, #336]	; 0x150
   3f29c:	cmp	ip, r1
   3f2a0:	bne	3f2dc <fputs@plt+0x2e1ec>
   3f2a4:	cmp	r0, #0
   3f2a8:	beq	3f03c <fputs@plt+0x2df4c>
   3f2ac:	mov	ip, lr
   3f2b0:	b	3f2bc <fputs@plt+0x2e1cc>
   3f2b4:	cmp	r0, #0
   3f2b8:	beq	3f03c <fputs@plt+0x2df4c>
   3f2bc:	ldrb	r0, [r2, #1]!
   3f2c0:	ldrb	r1, [ip, #1]!
   3f2c4:	add	lr, r3, r0
   3f2c8:	ldrb	lr, [lr, #336]	; 0x150
   3f2cc:	add	r1, r3, r1
   3f2d0:	ldrb	r1, [r1, #336]	; 0x150
   3f2d4:	cmp	lr, r1
   3f2d8:	beq	3f2b4 <fputs@plt+0x2e1c4>
   3f2dc:	mov	r3, #0
   3f2e0:	str	r3, [sp, #96]	; 0x60
   3f2e4:	b	3ef74 <fputs@plt+0x2de84>
   3f2e8:	ldr	sl, [sp, #20]
   3f2ec:	b	3f030 <fputs@plt+0x2df40>
   3f2f0:	ldr	r3, [sp, #16]
   3f2f4:	ldr	r1, [pc, #72]	; 3f344 <fputs@plt+0x2e254>
   3f2f8:	ldr	r0, [sp, #40]	; 0x28
   3f2fc:	ldr	r2, [r3]
   3f300:	add	r1, pc, r1
   3f304:	ldr	r3, [r3, #8]
   3f308:	ldr	r2, [r2]
   3f30c:	bl	3aac4 <fputs@plt+0x299d4>
   3f310:	b	3f160 <fputs@plt+0x2e070>
   3f314:	ldr	r0, [sp, #36]	; 0x24
   3f318:	b	3f03c <fputs@plt+0x2df4c>
   3f31c:	mov	r3, fp
   3f320:	b	3f13c <fputs@plt+0x2e04c>
   3f324:	andeq	r6, r5, r8, asr fp
   3f328:	andeq	r6, r5, r0, asr fp
   3f32c:	andeq	r6, r5, r0, asr #22
   3f330:	andeq	r6, r5, r8, lsr fp
   3f334:	andeq	r6, r5, r0, asr sl
   3f338:	andeq	r6, r5, r8, asr #20
   3f33c:	andeq	r6, r5, r0, asr #20
   3f340:	andeq	r6, r5, r4, ror #16
   3f344:	andeq	sl, r5, r4, asr #8
   3f348:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3f34c:	strd	r6, [sp, #8]
   3f350:	mov	r7, r1
   3f354:	str	lr, [sp, #28]
   3f358:	ldr	lr, [r1, #16]
   3f35c:	strd	r8, [sp, #16]
   3f360:	mov	r8, r0
   3f364:	str	sl, [sp, #24]
   3f368:	sub	sp, sp, #16
   3f36c:	cmp	lr, #0
   3f370:	moveq	r4, lr
   3f374:	beq	3f3bc <fputs@plt+0x2e2cc>
   3f378:	mov	r4, #0
   3f37c:	mov	ip, #1
   3f380:	ldr	r1, [lr, #20]
   3f384:	cmp	r1, #0
   3f388:	movgt	r3, #0
   3f38c:	addgt	r0, lr, #36	; 0x24
   3f390:	ble	3f3b0 <fputs@plt+0x2e2c0>
   3f394:	ldr	r2, [r0, r3, lsl #3]
   3f398:	add	r3, r3, #1
   3f39c:	cmp	r2, #31
   3f3a0:	orr	r4, r4, ip, lsl r2
   3f3a4:	mvngt	r4, #0
   3f3a8:	cmp	r3, r1
   3f3ac:	bne	3f394 <fputs@plt+0x2e2a4>
   3f3b0:	ldr	lr, [lr, #4]
   3f3b4:	cmp	lr, #0
   3f3b8:	bne	3f380 <fputs@plt+0x2e290>
   3f3bc:	add	sl, sp, #12
   3f3c0:	ldr	r1, [r7]
   3f3c4:	mov	r2, sl
   3f3c8:	ldr	r0, [r7, #64]	; 0x40
   3f3cc:	add	r0, r0, #56	; 0x38
   3f3d0:	bl	149a8 <fputs@plt+0x38b8>
   3f3d4:	cmp	r0, #0
   3f3d8:	beq	3f464 <fputs@plt+0x2e374>
   3f3dc:	ldr	r5, [r0, #8]
   3f3e0:	cmp	r5, #0
   3f3e4:	beq	3f464 <fputs@plt+0x2e374>
   3f3e8:	mov	r9, #0
   3f3ec:	mov	r6, #1
   3f3f0:	b	3f400 <fputs@plt+0x2e310>
   3f3f4:	ldr	r5, [r5, #12]
   3f3f8:	cmp	r5, #0
   3f3fc:	beq	3f464 <fputs@plt+0x2e374>
   3f400:	mov	r3, sl
   3f404:	mov	r2, r5
   3f408:	str	r9, [sp]
   3f40c:	mov	r1, r7
   3f410:	mov	r0, r8
   3f414:	str	r9, [sp, #12]
   3f418:	bl	3ef04 <fputs@plt+0x2de14>
   3f41c:	ldr	r3, [sp, #12]
   3f420:	cmp	r3, #0
   3f424:	beq	3f3f4 <fputs@plt+0x2e304>
   3f428:	ldrh	r1, [r3, #50]	; 0x32
   3f42c:	cmp	r1, #0
   3f430:	beq	3f3f4 <fputs@plt+0x2e304>
   3f434:	ldr	r3, [r3, #4]
   3f438:	sub	r3, r3, #2
   3f43c:	add	r1, r3, r1, lsl #1
   3f440:	ldrsh	r2, [r3, #2]!
   3f444:	cmp	r2, #31
   3f448:	orr	r4, r4, r6, lsl r2
   3f44c:	mvngt	r4, #0
   3f450:	cmp	r1, r3
   3f454:	bne	3f440 <fputs@plt+0x2e350>
   3f458:	ldr	r5, [r5, #12]
   3f45c:	cmp	r5, #0
   3f460:	bne	3f400 <fputs@plt+0x2e310>
   3f464:	mov	r0, r4
   3f468:	add	sp, sp, #16
   3f46c:	ldrd	r4, [sp]
   3f470:	ldrd	r6, [sp, #8]
   3f474:	ldrd	r8, [sp, #16]
   3f478:	ldr	sl, [sp, #24]
   3f47c:	add	sp, sp, #28
   3f480:	pop	{pc}		; (ldr pc, [sp], #4)
   3f484:	strd	r4, [sp, #-16]!
   3f488:	subs	r4, r1, #0
   3f48c:	str	r6, [sp, #8]
   3f490:	str	lr, [sp, #12]
   3f494:	beq	3f4b0 <fputs@plt+0x2e3c0>
   3f498:	mov	r5, r0
   3f49c:	mov	r0, r4
   3f4a0:	bl	10f34 <strlen@plt>
   3f4a4:	bic	r0, r0, #-1073741824	; 0xc0000000
   3f4a8:	cmp	r0, #6
   3f4ac:	bgt	3f4c4 <fputs@plt+0x2e3d4>
   3f4b0:	mov	r0, #0
   3f4b4:	ldrd	r4, [sp]
   3f4b8:	ldr	r6, [sp, #8]
   3f4bc:	add	sp, sp, #12
   3f4c0:	pop	{pc}		; (ldr pc, [sp], #4)
   3f4c4:	ldr	r1, [pc, #48]	; 3f4fc <fputs@plt+0x2e40c>
   3f4c8:	mov	r2, #7
   3f4cc:	mov	r0, r4
   3f4d0:	add	r1, pc, r1
   3f4d4:	bl	298e4 <fputs@plt+0x187f4>
   3f4d8:	cmp	r0, #0
   3f4dc:	bne	3f4b0 <fputs@plt+0x2e3c0>
   3f4e0:	ldr	r1, [pc, #24]	; 3f500 <fputs@plt+0x2e410>
   3f4e4:	mov	r0, r5
   3f4e8:	mov	r2, r4
   3f4ec:	add	r1, pc, r1
   3f4f0:	bl	3aac4 <fputs@plt+0x299d4>
   3f4f4:	mov	r0, #1
   3f4f8:	b	3f4b4 <fputs@plt+0x2e3c4>
   3f4fc:	muleq	r5, ip, fp
   3f500:	andeq	sl, r5, r8, lsl #5
   3f504:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3f508:	subs	r4, r2, #0
   3f50c:	ldr	r5, [r0]
   3f510:	strd	r6, [sp, #8]
   3f514:	mov	r7, r0
   3f518:	mov	r6, r3
   3f51c:	strd	r8, [sp, #16]
   3f520:	mov	r8, r1
   3f524:	strd	sl, [sp, #24]
   3f528:	str	lr, [sp, #32]
   3f52c:	sub	sp, sp, #20
   3f530:	beq	3f560 <fputs@plt+0x2e470>
   3f534:	ldr	r3, [r4, #12]
   3f538:	cmp	r3, #0
   3f53c:	beq	3f58c <fputs@plt+0x2e49c>
   3f540:	mov	r0, r4
   3f544:	add	sp, sp, #20
   3f548:	ldrd	r4, [sp]
   3f54c:	ldrd	r6, [sp, #8]
   3f550:	ldrd	r8, [sp, #16]
   3f554:	ldrd	sl, [sp, #24]
   3f558:	add	sp, sp, #32
   3f55c:	pop	{pc}		; (ldr pc, [sp], #4)
   3f560:	cmp	r3, #0
   3f564:	beq	3f698 <fputs@plt+0x2e5a8>
   3f568:	mov	r1, r3
   3f56c:	mov	r0, r5
   3f570:	bl	24214 <fputs@plt+0x13124>
   3f574:	cmp	r0, #0
   3f578:	beq	3f58c <fputs@plt+0x2e49c>
   3f57c:	mov	r4, #20
   3f580:	mla	r4, r4, r8, r0
   3f584:	subs	r4, r4, #20
   3f588:	bne	3f534 <fputs@plt+0x2e444>
   3f58c:	ldr	r3, [r5, #228]	; 0xe4
   3f590:	cmp	r3, #0
   3f594:	beq	3f5d0 <fputs@plt+0x2e4e0>
   3f598:	mov	r1, r6
   3f59c:	mov	r0, r5
   3f5a0:	bl	24d24 <fputs@plt+0x13c34>
   3f5a4:	subs	r4, r0, #0
   3f5a8:	beq	3f648 <fputs@plt+0x2e558>
   3f5ac:	mov	r1, r5
   3f5b0:	mov	r3, r4
   3f5b4:	ldr	r9, [r5, #228]	; 0xe4
   3f5b8:	mov	r2, r8
   3f5bc:	ldr	r0, [r5, #236]	; 0xec
   3f5c0:	blx	r9
   3f5c4:	mov	r1, r4
   3f5c8:	mov	r0, r5
   3f5cc:	bl	19bf4 <fputs@plt+0x8b04>
   3f5d0:	ldr	r3, [r5, #232]	; 0xe8
   3f5d4:	cmp	r3, #0
   3f5d8:	beq	3f648 <fputs@plt+0x2e558>
   3f5dc:	mov	r2, #40	; 0x28
   3f5e0:	mov	r3, #0
   3f5e4:	mov	r0, r5
   3f5e8:	bl	2416c <fputs@plt+0x1307c>
   3f5ec:	subs	r4, r0, #0
   3f5f0:	beq	3f618 <fputs@plt+0x2e528>
   3f5f4:	mov	r1, #1
   3f5f8:	mov	ip, #0
   3f5fc:	mov	r3, r1
   3f600:	mvn	r2, #0
   3f604:	strh	r1, [r4, #8]
   3f608:	mov	r1, r6
   3f60c:	str	r5, [r4, #32]
   3f610:	str	ip, [sp]
   3f614:	bl	2c78c <fputs@plt+0x1b69c>
   3f618:	mov	r1, #2
   3f61c:	mov	r0, r4
   3f620:	bl	32e14 <fputs@plt+0x21d24>
   3f624:	subs	r3, r0, #0
   3f628:	beq	3f640 <fputs@plt+0x2e550>
   3f62c:	ldrb	r2, [r5, #66]	; 0x42
   3f630:	mov	r1, r5
   3f634:	ldr	r9, [r5, #232]	; 0xe8
   3f638:	ldr	r0, [r5, #236]	; 0xec
   3f63c:	blx	r9
   3f640:	mov	r0, r4
   3f644:	bl	20ad4 <fputs@plt+0xf9e4>
   3f648:	cmp	r6, #0
   3f64c:	beq	3f73c <fputs@plt+0x2e64c>
   3f650:	mov	r2, #0
   3f654:	mov	r1, r6
   3f658:	mov	r0, r5
   3f65c:	bl	24214 <fputs@plt+0x13124>
   3f660:	cmp	r0, #0
   3f664:	beq	3f67c <fputs@plt+0x2e58c>
   3f668:	mov	sl, #20
   3f66c:	mvn	r3, #19
   3f670:	smlabb	r8, sl, r8, r3
   3f674:	adds	r4, r0, r8
   3f678:	bne	3f6a0 <fputs@plt+0x2e5b0>
   3f67c:	ldr	r1, [pc, #240]	; 3f774 <fputs@plt+0x2e684>
   3f680:	mov	r2, r6
   3f684:	mov	r0, r7
   3f688:	mov	r4, #0
   3f68c:	add	r1, pc, r1
   3f690:	bl	3aac4 <fputs@plt+0x299d4>
   3f694:	b	3f540 <fputs@plt+0x2e450>
   3f698:	ldr	r0, [r5, #8]
   3f69c:	b	3f574 <fputs@plt+0x2e484>
   3f6a0:	ldr	r2, [r4, #12]
   3f6a4:	cmp	r2, #0
   3f6a8:	bne	3f540 <fputs@plt+0x2e450>
   3f6ac:	ldr	r9, [pc, #196]	; 3f778 <fputs@plt+0x2e688>
   3f6b0:	mov	r8, #3
   3f6b4:	str	r3, [sp, #8]
   3f6b8:	ldr	r3, [r4]
   3f6bc:	str	r4, [sp, #12]
   3f6c0:	add	r9, pc, r9
   3f6c4:	add	r9, r9, #3040	; 0xbe0
   3f6c8:	add	fp, r9, #1
   3f6cc:	add	r9, r9, r8
   3f6d0:	mov	r4, r9
   3f6d4:	mov	r9, r5
   3f6d8:	mov	r5, r3
   3f6dc:	cmp	r5, #0
   3f6e0:	beq	3f728 <fputs@plt+0x2e638>
   3f6e4:	mov	r2, #0
   3f6e8:	mov	r1, r5
   3f6ec:	mov	r0, r9
   3f6f0:	bl	24214 <fputs@plt+0x13124>
   3f6f4:	cmp	r0, #0
   3f6f8:	beq	3f734 <fputs@plt+0x2e644>
   3f6fc:	ldr	r3, [sp, #8]
   3f700:	smlabb	r8, sl, r8, r3
   3f704:	add	r0, r0, r8
   3f708:	ldr	r2, [r0, #12]
   3f70c:	cmp	r2, #0
   3f710:	bne	3f744 <fputs@plt+0x2e654>
   3f714:	cmp	r4, fp
   3f718:	beq	3f67c <fputs@plt+0x2e58c>
   3f71c:	cmp	r5, #0
   3f720:	ldrb	r8, [fp], #1
   3f724:	bne	3f6e4 <fputs@plt+0x2e5f4>
   3f728:	ldr	r0, [r9, #8]
   3f72c:	cmp	r0, #0
   3f730:	bne	3f6fc <fputs@plt+0x2e60c>
   3f734:	ldr	r3, [r0, #12]
   3f738:	udf	#0
   3f73c:	ldr	r0, [r5, #8]
   3f740:	b	3f660 <fputs@plt+0x2e570>
   3f744:	ldr	lr, [r0]
   3f748:	mov	r2, #0
   3f74c:	ldr	ip, [r0, #4]
   3f750:	ldr	r1, [r0, #8]
   3f754:	ldr	r3, [r0, #12]
   3f758:	ldr	r4, [sp, #12]
   3f75c:	str	lr, [r4]
   3f760:	str	ip, [r4, #4]
   3f764:	str	r1, [r4, #8]
   3f768:	str	r3, [r4, #12]
   3f76c:	str	r2, [r4, #16]
   3f770:	b	3f540 <fputs@plt+0x2e450>
   3f774:	andeq	sl, r5, r4, lsl #2
   3f778:	andeq	r6, r5, r8, lsr #8
   3f77c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3f780:	mov	r5, r0
   3f784:	ldr	r0, [r0]
   3f788:	strd	r6, [sp, #8]
   3f78c:	subs	r7, r1, #0
   3f790:	str	r8, [sp, #16]
   3f794:	str	lr, [sp, #20]
   3f798:	ldrb	r6, [r0, #66]	; 0x42
   3f79c:	ldrb	r4, [r0, #149]	; 0x95
   3f7a0:	beq	3f820 <fputs@plt+0x2e730>
   3f7a4:	mov	r2, r4
   3f7a8:	bl	24214 <fputs@plt+0x13124>
   3f7ac:	cmp	r0, #0
   3f7b0:	beq	3f7f0 <fputs@plt+0x2e700>
   3f7b4:	mov	r2, #20
   3f7b8:	cmp	r4, #0
   3f7bc:	mla	r0, r2, r6, r0
   3f7c0:	sub	r0, r0, #20
   3f7c4:	bne	3f7dc <fputs@plt+0x2e6ec>
   3f7c8:	cmp	r0, #0
   3f7cc:	beq	3f7f8 <fputs@plt+0x2e708>
   3f7d0:	ldr	r3, [r0, #12]
   3f7d4:	cmp	r3, #0
   3f7d8:	beq	3f7f8 <fputs@plt+0x2e708>
   3f7dc:	ldrd	r4, [sp]
   3f7e0:	ldrd	r6, [sp, #8]
   3f7e4:	ldr	r8, [sp, #16]
   3f7e8:	add	sp, sp, #20
   3f7ec:	pop	{pc}		; (ldr pc, [sp], #4)
   3f7f0:	cmp	r4, #0
   3f7f4:	bne	3f7dc <fputs@plt+0x2e6ec>
   3f7f8:	mov	r3, r7
   3f7fc:	mov	r2, r0
   3f800:	ldr	r8, [sp, #16]
   3f804:	mov	r1, r6
   3f808:	mov	r0, r5
   3f80c:	ldrd	r4, [sp]
   3f810:	ldrd	r6, [sp, #8]
   3f814:	ldr	lr, [sp, #20]
   3f818:	add	sp, sp, #24
   3f81c:	b	3f504 <fputs@plt+0x2e414>
   3f820:	ldr	r0, [r0, #8]
   3f824:	b	3f7ac <fputs@plt+0x2e6bc>
   3f828:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3f82c:	ldr	r4, [r0, #68]	; 0x44
   3f830:	strd	r6, [sp, #8]
   3f834:	strd	r8, [sp, #16]
   3f838:	ldrh	r9, [r1, #52]	; 0x34
   3f83c:	str	sl, [sp, #24]
   3f840:	cmp	r4, #0
   3f844:	str	lr, [sp, #28]
   3f848:	bne	3f8fc <fputs@plt+0x2e80c>
   3f84c:	ldrb	r3, [r1, #55]	; 0x37
   3f850:	mov	r5, r1
   3f854:	mov	r7, r0
   3f858:	ldr	r0, [r0]
   3f85c:	tst	r3, #8
   3f860:	ldrhne	r1, [r1, #50]	; 0x32
   3f864:	moveq	r2, r4
   3f868:	moveq	r1, r9
   3f86c:	subne	r2, r9, r1
   3f870:	bl	277a4 <fputs@plt+0x166b4>
   3f874:	cmp	r0, #0
   3f878:	mov	r8, r0
   3f87c:	beq	3f8fc <fputs@plt+0x2e80c>
   3f880:	cmp	r9, #0
   3f884:	beq	3f8dc <fputs@plt+0x2e7ec>
   3f888:	ldr	sl, [pc, #156]	; 3f92c <fputs@plt+0x2e83c>
   3f88c:	add	r6, r0, #16
   3f890:	add	sl, pc, sl
   3f894:	add	sl, sl, #3024	; 0xbd0
   3f898:	add	sl, sl, #8
   3f89c:	ldr	r2, [r5, #32]
   3f8a0:	mov	r3, #0
   3f8a4:	mov	r0, r7
   3f8a8:	ldr	r1, [r2, r4, lsl #2]
   3f8ac:	cmp	r1, sl
   3f8b0:	beq	3f8bc <fputs@plt+0x2e7cc>
   3f8b4:	bl	3f77c <fputs@plt+0x2e68c>
   3f8b8:	mov	r3, r0
   3f8bc:	ldr	r2, [r5, #28]
   3f8c0:	str	r3, [r6, #4]!
   3f8c4:	ldr	r3, [r8, #16]
   3f8c8:	ldrb	r2, [r2, r4]
   3f8cc:	strb	r2, [r3, r4]
   3f8d0:	add	r4, r4, #1
   3f8d4:	cmp	r9, r4
   3f8d8:	bne	3f89c <fputs@plt+0x2e7ac>
   3f8dc:	ldr	r3, [r7, #68]	; 0x44
   3f8e0:	cmp	r3, #0
   3f8e4:	beq	3f900 <fputs@plt+0x2e810>
   3f8e8:	ldr	r3, [r8]
   3f8ec:	sub	r3, r3, #1
   3f8f0:	cmp	r3, #0
   3f8f4:	str	r3, [r8]
   3f8f8:	beq	3f91c <fputs@plt+0x2e82c>
   3f8fc:	mov	r8, #0
   3f900:	mov	r0, r8
   3f904:	ldrd	r4, [sp]
   3f908:	ldrd	r6, [sp, #8]
   3f90c:	ldrd	r8, [sp, #16]
   3f910:	ldr	sl, [sp, #24]
   3f914:	add	sp, sp, #28
   3f918:	pop	{pc}		; (ldr pc, [sp], #4)
   3f91c:	mov	r0, r8
   3f920:	mov	r8, r3
   3f924:	bl	19898 <fputs@plt+0x87a8>
   3f928:	b	3f900 <fputs@plt+0x2e810>
   3f92c:	andeq	r6, r5, r8, asr r2
   3f930:	str	r4, [sp, #-8]!
   3f934:	ldr	r4, [r0, #8]
   3f938:	str	lr, [sp, #4]
   3f93c:	bl	3f828 <fputs@plt+0x2e738>
   3f940:	mov	r2, r0
   3f944:	mvn	r3, #5
   3f948:	ldr	lr, [sp, #4]
   3f94c:	mvn	r1, #0
   3f950:	mov	r0, r4
   3f954:	ldr	r4, [sp]
   3f958:	add	sp, sp, #8
   3f95c:	b	2300c <fputs@plt+0x11f1c>
   3f960:	strd	r4, [sp, #-28]!	; 0xffffffe4
   3f964:	mov	r5, r0
   3f968:	mov	r4, r3
   3f96c:	strd	r6, [sp, #8]
   3f970:	mov	r7, r2
   3f974:	ldr	r6, [r0, #8]
   3f978:	strd	r8, [sp, #16]
   3f97c:	mov	r9, r1
   3f980:	str	lr, [sp, #24]
   3f984:	sub	sp, sp, #12
   3f988:	ldr	r8, [sp, #40]	; 0x28
   3f98c:	cmp	r6, #0
   3f990:	beq	3fa64 <fputs@plt+0x2e974>
   3f994:	ldr	ip, [r4]
   3f998:	sub	r3, r8, #55	; 0x37
   3f99c:	mov	r1, r7
   3f9a0:	clz	r3, r3
   3f9a4:	mov	r0, r5
   3f9a8:	lsr	r3, r3, #5
   3f9ac:	ldr	r2, [r4, #28]
   3f9b0:	str	ip, [sp]
   3f9b4:	bl	2e210 <fputs@plt+0x1d120>
   3f9b8:	ldrb	r3, [r4, #42]	; 0x2a
   3f9bc:	tst	r3, #32
   3f9c0:	beq	3fa2c <fputs@plt+0x2e93c>
   3f9c4:	ldr	r4, [r4, #8]
   3f9c8:	cmp	r4, #0
   3f9cc:	bne	3f9e0 <fputs@plt+0x2e8f0>
   3f9d0:	b	3fa70 <fputs@plt+0x2e980>
   3f9d4:	ldr	r4, [r4, #20]
   3f9d8:	cmp	r4, #0
   3f9dc:	beq	3fa70 <fputs@plt+0x2e980>
   3f9e0:	ldrb	r3, [r4, #55]	; 0x37
   3f9e4:	and	r3, r3, #3
   3f9e8:	cmp	r3, #2
   3f9ec:	bne	3f9d4 <fputs@plt+0x2e8e4>
   3f9f0:	ldr	r3, [r4, #44]	; 0x2c
   3f9f4:	mov	r1, r8
   3f9f8:	mov	r2, r9
   3f9fc:	mov	r0, r6
   3fa00:	str	r7, [sp]
   3fa04:	bl	2e4e0 <fputs@plt+0x1d3f0>
   3fa08:	mov	r1, r4
   3fa0c:	mov	r0, r5
   3fa10:	add	sp, sp, #12
   3fa14:	ldrd	r4, [sp]
   3fa18:	ldrd	r6, [sp, #8]
   3fa1c:	ldrd	r8, [sp, #16]
   3fa20:	ldr	lr, [sp, #24]
   3fa24:	add	sp, sp, #28
   3fa28:	b	3f930 <fputs@plt+0x2e840>
   3fa2c:	ldrsh	ip, [r4, #34]	; 0x22
   3fa30:	mov	r2, r9
   3fa34:	mov	r1, r8
   3fa38:	str	r7, [sp]
   3fa3c:	mov	r0, r6
   3fa40:	ldr	r3, [r4, #28]
   3fa44:	str	ip, [sp, #4]
   3fa48:	bl	2e5f0 <fputs@plt+0x1d500>
   3fa4c:	add	sp, sp, #12
   3fa50:	ldrd	r4, [sp]
   3fa54:	ldrd	r6, [sp, #8]
   3fa58:	ldrd	r8, [sp, #16]
   3fa5c:	add	sp, sp, #24
   3fa60:	pop	{pc}		; (ldr pc, [sp], #4)
   3fa64:	bl	2e580 <fputs@plt+0x1d490>
   3fa68:	mov	r6, r0
   3fa6c:	b	3f994 <fputs@plt+0x2e8a4>
   3fa70:	mov	r3, #0
   3fa74:	ldr	r3, [r3, #44]	; 0x2c
   3fa78:	udf	#0
   3fa7c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3fa80:	strd	r6, [sp, #8]
   3fa84:	ldr	r6, [r0, #412]	; 0x19c
   3fa88:	strd	r8, [sp, #16]
   3fa8c:	strd	sl, [sp, #24]
   3fa90:	str	lr, [sp, #32]
   3fa94:	sub	sp, sp, #12
   3fa98:	ldr	r9, [r0]
   3fa9c:	cmp	r6, #0
   3faa0:	ldr	r8, [r0, #8]
   3faa4:	beq	3fb7c <fputs@plt+0x2ea8c>
   3faa8:	mov	r4, r0
   3faac:	mov	sl, #55	; 0x37
   3fab0:	ldr	r7, [pc, #224]	; 3fb98 <fputs@plt+0x2eaa8>
   3fab4:	add	r7, pc, r7
   3fab8:	add	r7, r7, #3040	; 0xbe0
   3fabc:	add	r7, r7, #4
   3fac0:	b	3fb44 <fputs@plt+0x2ea54>
   3fac4:	strb	r3, [r4, #19]
   3fac8:	ldr	r5, [r1, #28]
   3facc:	mov	r1, #0
   3fad0:	ldr	r3, [r0, #12]
   3fad4:	mov	r0, r4
   3fad8:	ldr	r3, [r3, #72]	; 0x48
   3fadc:	str	sl, [sp]
   3fae0:	bl	3f960 <fputs@plt+0x2e870>
   3fae4:	mov	r2, r7
   3fae8:	mov	r1, #5
   3faec:	mov	r0, r8
   3faf0:	bl	30148 <fputs@plt+0x1f058>
   3faf4:	subs	r3, r0, #0
   3faf8:	add	r2, fp, #1
   3fafc:	mov	ip, #8
   3fb00:	sub	fp, fp, #1
   3fb04:	mov	r1, r5
   3fb08:	mov	r0, r4
   3fb0c:	beq	3fb7c <fputs@plt+0x2ea8c>
   3fb10:	cmp	r5, #0
   3fb14:	str	r2, [r3, #4]
   3fb18:	str	r2, [r3, #28]
   3fb1c:	str	fp, [r3, #44]	; 0x2c
   3fb20:	str	r5, [r3, #52]	; 0x34
   3fb24:	strb	ip, [r3, #63]	; 0x3f
   3fb28:	str	r5, [r3, #68]	; 0x44
   3fb2c:	str	r2, [r3, #72]	; 0x48
   3fb30:	beq	3fb38 <fputs@plt+0x2ea48>
   3fb34:	bl	1c6d0 <fputs@plt+0xb5e0>
   3fb38:	ldr	r6, [r6]
   3fb3c:	cmp	r6, #0
   3fb40:	beq	3fb7c <fputs@plt+0x2ea8c>
   3fb44:	ldrb	r1, [r4, #19]
   3fb48:	ldr	r2, [r6, #8]
   3fb4c:	ldr	r0, [r9, #16]
   3fb50:	sub	r3, r1, #1
   3fb54:	cmp	r1, #0
   3fb58:	uxtb	r3, r3
   3fb5c:	ldr	fp, [r6, #12]
   3fb60:	add	r1, r4, r3, lsl #2
   3fb64:	add	r0, r0, r2, lsl #4
   3fb68:	bne	3fac4 <fputs@plt+0x2e9d4>
   3fb6c:	ldr	r5, [r4, #76]	; 0x4c
   3fb70:	add	r5, r5, #1
   3fb74:	str	r5, [r4, #76]	; 0x4c
   3fb78:	b	3facc <fputs@plt+0x2e9dc>
   3fb7c:	add	sp, sp, #12
   3fb80:	ldrd	r4, [sp]
   3fb84:	ldrd	r6, [sp, #8]
   3fb88:	ldrd	r8, [sp, #16]
   3fb8c:	ldrd	sl, [sp, #24]
   3fb90:	add	sp, sp, #32
   3fb94:	pop	{pc}		; (ldr pc, [sp], #4)
   3fb98:	andeq	r6, r5, r4, lsr r0
   3fb9c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3fba0:	strd	r6, [sp, #8]
   3fba4:	strd	r8, [sp, #16]
   3fba8:	mov	r8, r3
   3fbac:	strd	sl, [sp, #24]
   3fbb0:	mov	sl, r0
   3fbb4:	mov	fp, r2
   3fbb8:	str	lr, [sp, #32]
   3fbbc:	sub	sp, sp, #28
   3fbc0:	ldr	r0, [r0]
   3fbc4:	str	r1, [sp, #16]
   3fbc8:	ldr	r1, [r1, #64]	; 0x40
   3fbcc:	ldr	r4, [sp, #64]	; 0x40
   3fbd0:	ldr	r9, [sp, #68]	; 0x44
   3fbd4:	cmp	r1, #0
   3fbd8:	ldr	r5, [sp, #76]	; 0x4c
   3fbdc:	beq	3fd84 <fputs@plt+0x2ec94>
   3fbe0:	bl	1cac4 <fputs@plt+0xb9d4>
   3fbe4:	str	r0, [sp, #12]
   3fbe8:	ldr	r7, [sl, #8]
   3fbec:	cmp	r7, #0
   3fbf0:	beq	3fd68 <fputs@plt+0x2ec78>
   3fbf4:	ldr	r3, [sp, #72]	; 0x48
   3fbf8:	cmp	r4, #0
   3fbfc:	ldrlt	r4, [sl, #72]	; 0x48
   3fc00:	cmp	r3, #0
   3fc04:	strne	r4, [r3]
   3fc08:	add	r6, r4, #1
   3fc0c:	ldr	r3, [sp, #16]
   3fc10:	ldrb	r3, [r3, #42]	; 0x2a
   3fc14:	tst	r3, #32
   3fc18:	bne	3fc30 <fputs@plt+0x2eb40>
   3fc1c:	cmp	r9, #0
   3fc20:	beq	3fd50 <fputs@plt+0x2ec60>
   3fc24:	ldrb	r3, [r9]
   3fc28:	cmp	r3, #0
   3fc2c:	bne	3fd50 <fputs@plt+0x2ec60>
   3fc30:	sub	r3, fp, #55	; 0x37
   3fc34:	mov	r0, sl
   3fc38:	ldr	r1, [sp, #12]
   3fc3c:	clz	r3, r3
   3fc40:	ldr	r2, [sp, #16]
   3fc44:	lsr	r3, r3, #5
   3fc48:	ldr	ip, [r2]
   3fc4c:	ldr	r2, [r2, #28]
   3fc50:	str	ip, [sp]
   3fc54:	bl	2e210 <fputs@plt+0x1d120>
   3fc58:	ldr	r3, [sp, #16]
   3fc5c:	cmp	r5, #0
   3fc60:	strne	r6, [r5]
   3fc64:	ldr	r4, [r3, #8]
   3fc68:	cmp	r4, #0
   3fc6c:	beq	3fd78 <fputs@plt+0x2ec88>
   3fc70:	mov	r5, #1
   3fc74:	str	sl, [sp, #20]
   3fc78:	mov	sl, r8
   3fc7c:	b	3fcac <fputs@plt+0x2ebbc>
   3fc80:	ldr	r3, [r7]
   3fc84:	ldrb	r3, [r3, #69]	; 0x45
   3fc88:	cmp	r3, #0
   3fc8c:	bne	3fc94 <fputs@plt+0x2eba4>
   3fc90:	bl	1bc28 <fputs@plt+0xab38>
   3fc94:	ldr	r4, [r4, #20]
   3fc98:	mov	r0, r5
   3fc9c:	mov	r6, r8
   3fca0:	add	r5, r5, #1
   3fca4:	cmp	r4, #0
   3fca8:	beq	3fd24 <fputs@plt+0x2ec34>
   3fcac:	cmp	r9, #0
   3fcb0:	mov	r2, r6
   3fcb4:	mov	r1, fp
   3fcb8:	mov	r0, r7
   3fcbc:	add	r8, r6, #1
   3fcc0:	beq	3fcd0 <fputs@plt+0x2ebe0>
   3fcc4:	ldrb	r3, [r9, r5]
   3fcc8:	cmp	r3, #0
   3fccc:	beq	3fcec <fputs@plt+0x2ebfc>
   3fcd0:	ldr	ip, [sp, #12]
   3fcd4:	ldr	r3, [r4, #44]	; 0x2c
   3fcd8:	str	ip, [sp]
   3fcdc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   3fce0:	mov	r1, r4
   3fce4:	ldr	r0, [sp, #20]
   3fce8:	bl	3f930 <fputs@plt+0x2e840>
   3fcec:	ldrb	r3, [r4, #55]	; 0x37
   3fcf0:	mov	r1, sl
   3fcf4:	mov	r0, r7
   3fcf8:	and	r3, r3, #3
   3fcfc:	cmp	r3, #2
   3fd00:	bne	3fc80 <fputs@plt+0x2eb90>
   3fd04:	ldr	r3, [sp, #16]
   3fd08:	ldrb	r3, [r3, #42]	; 0x2a
   3fd0c:	tst	r3, #32
   3fd10:	beq	3fc80 <fputs@plt+0x2eb90>
   3fd14:	ldr	r3, [sp, #72]	; 0x48
   3fd18:	cmp	r3, #0
   3fd1c:	strne	r6, [r3]
   3fd20:	b	3fc94 <fputs@plt+0x2eba4>
   3fd24:	ldr	sl, [sp, #20]
   3fd28:	ldr	r3, [sl, #72]	; 0x48
   3fd2c:	cmp	r3, r8
   3fd30:	strlt	r8, [sl, #72]	; 0x48
   3fd34:	add	sp, sp, #28
   3fd38:	ldrd	r4, [sp]
   3fd3c:	ldrd	r6, [sp, #8]
   3fd40:	ldrd	r8, [sp, #16]
   3fd44:	ldrd	sl, [sp, #24]
   3fd48:	add	sp, sp, #32
   3fd4c:	pop	{pc}		; (ldr pc, [sp], #4)
   3fd50:	mov	r1, r4
   3fd54:	mov	r0, sl
   3fd58:	str	fp, [sp]
   3fd5c:	ldrd	r2, [sp, #12]
   3fd60:	bl	3f960 <fputs@plt+0x2e870>
   3fd64:	b	3fc58 <fputs@plt+0x2eb68>
   3fd68:	mov	r0, sl
   3fd6c:	bl	2e580 <fputs@plt+0x1d490>
   3fd70:	mov	r7, r0
   3fd74:	b	3fbf4 <fputs@plt+0x2eb04>
   3fd78:	mov	r8, r6
   3fd7c:	mov	r0, r4
   3fd80:	b	3fd28 <fputs@plt+0x2ec38>
   3fd84:	movw	r3, #48576	; 0xbdc0
   3fd88:	movt	r3, #65520	; 0xfff0
   3fd8c:	str	r3, [sp, #12]
   3fd90:	b	3fbe8 <fputs@plt+0x2eaf8>
   3fd94:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3fd98:	ldr	r5, [r0, #8]
   3fd9c:	strd	r6, [sp, #8]
   3fda0:	strd	r8, [sp, #16]
   3fda4:	strd	sl, [sp, #24]
   3fda8:	mov	fp, r0
   3fdac:	str	lr, [sp, #32]
   3fdb0:	sub	sp, sp, #52	; 0x34
   3fdb4:	cmp	r5, #0
   3fdb8:	ldr	r9, [sp, #88]	; 0x58
   3fdbc:	str	r3, [sp, #24]
   3fdc0:	ldr	r3, [sp, #92]	; 0x5c
   3fdc4:	ldr	r8, [sp, #96]	; 0x60
   3fdc8:	str	r3, [sp, #20]
   3fdcc:	ldr	r3, [sp, #100]	; 0x64
   3fdd0:	str	r2, [sp, #32]
   3fdd4:	str	r1, [sp, #36]	; 0x24
   3fdd8:	str	r3, [sp, #8]
   3fddc:	ldr	r3, [sp, #104]	; 0x68
   3fde0:	str	r3, [sp, #28]
   3fde4:	beq	40270 <fputs@plt+0x2f180>
   3fde8:	ldr	r3, [fp, #72]	; 0x48
   3fdec:	ldr	r0, [r5, #24]
   3fdf0:	sub	r3, r3, #1
   3fdf4:	str	r3, [sp, #16]
   3fdf8:	bl	2e338 <fputs@plt+0x1d248>
   3fdfc:	ldr	r3, [sp, #8]
   3fe00:	str	r0, [sp, #12]
   3fe04:	cmn	r3, #1
   3fe08:	beq	400cc <fputs@plt+0x2efdc>
   3fe0c:	ldr	r6, [r9, #20]
   3fe10:	cmp	r6, #0
   3fe14:	ble	3fe60 <fputs@plt+0x2ed70>
   3fe18:	ldr	r6, [sp, #12]
   3fe1c:	mov	r4, #0
   3fe20:	mov	sl, r4
   3fe24:	ldr	r3, [sp, #20]
   3fe28:	sub	r7, r3, #4
   3fe2c:	ldr	r2, [r7, #4]!
   3fe30:	mov	r3, r6
   3fe34:	mov	r1, #76	; 0x4c
   3fe38:	mov	r0, r5
   3fe3c:	str	sl, [sp]
   3fe40:	add	r4, r4, #1
   3fe44:	add	r2, r8, r2
   3fe48:	add	r2, r2, #1
   3fe4c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   3fe50:	ldr	r3, [r9, #20]
   3fe54:	cmp	r3, r4
   3fe58:	bgt	3fe2c <fputs@plt+0x2ed3c>
   3fe5c:	mov	r6, r3
   3fe60:	ldr	r3, [sp, #28]
   3fe64:	cmp	r3, #0
   3fe68:	bne	3fff8 <fputs@plt+0x2ef08>
   3fe6c:	ldr	r3, [sp, #24]
   3fe70:	cmp	r3, #0
   3fe74:	ldrb	r3, [fp, #19]
   3fe78:	beq	40120 <fputs@plt+0x2f030>
   3fe7c:	ldr	r2, [fp, #60]	; 0x3c
   3fe80:	cmp	r2, r6
   3fe84:	bge	400ec <fputs@plt+0x2effc>
   3fe88:	ldr	r2, [fp, #76]	; 0x4c
   3fe8c:	cmp	r3, #0
   3fe90:	add	r1, r2, r6
   3fe94:	add	r2, r2, #1
   3fe98:	str	r2, [sp, #28]
   3fe9c:	str	r1, [fp, #76]	; 0x4c
   3fea0:	beq	4010c <fputs@plt+0x2f01c>
   3fea4:	sub	r3, r3, #1
   3fea8:	uxtb	r3, r3
   3feac:	add	r2, fp, r3, lsl #2
   3feb0:	strb	r3, [fp, #19]
   3feb4:	ldr	r3, [r2, #28]
   3feb8:	str	r3, [sp, #40]	; 0x28
   3febc:	ldr	ip, [sp, #8]
   3fec0:	mov	r1, #54	; 0x36
   3fec4:	mov	r0, r5
   3fec8:	ldr	r2, [sp, #16]
   3fecc:	ldr	r4, [sp, #24]
   3fed0:	sub	ip, ip, #1
   3fed4:	ldr	r3, [sp, #36]	; 0x24
   3fed8:	clz	ip, ip
   3fedc:	lsr	ip, ip, #5
   3fee0:	str	r3, [sp]
   3fee4:	ldr	r3, [r4, #44]	; 0x2c
   3fee8:	str	ip, [sp, #36]	; 0x24
   3feec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   3fef0:	mov	r1, r4
   3fef4:	mov	r0, fp
   3fef8:	bl	3f930 <fputs@plt+0x2e840>
   3fefc:	cmp	r6, #0
   3ff00:	ble	402a4 <fputs@plt+0x2f1b4>
   3ff04:	ldr	r4, [sp, #20]
   3ff08:	ldr	r7, [sp, #28]
   3ff0c:	add	sl, r4, r6, lsl #2
   3ff10:	ldr	r2, [r4], #4
   3ff14:	mov	ip, #0
   3ff18:	mov	r3, r7
   3ff1c:	mov	r1, #30
   3ff20:	mov	r0, r5
   3ff24:	str	ip, [sp]
   3ff28:	add	r7, r7, #1
   3ff2c:	add	r2, r2, #1
   3ff30:	add	r2, r2, r8
   3ff34:	bl	2e4e0 <fputs@plt+0x1d3f0>
   3ff38:	cmp	sl, r4
   3ff3c:	bne	3ff10 <fputs@plt+0x2ee20>
   3ff40:	ldr	r3, [r9]
   3ff44:	ldr	r1, [sp, #32]
   3ff48:	ldr	r2, [sp, #36]	; 0x24
   3ff4c:	cmp	r3, r1
   3ff50:	movne	r2, #0
   3ff54:	andeq	r2, r2, #1
   3ff58:	cmp	r2, #0
   3ff5c:	bne	402e4 <fputs@plt+0x2f1f4>
   3ff60:	ldr	r0, [fp]
   3ff64:	ldr	r1, [sp, #24]
   3ff68:	bl	25eec <fputs@plt+0x14dfc>
   3ff6c:	mov	r4, r0
   3ff70:	mov	r3, r6
   3ff74:	ldr	r2, [sp, #28]
   3ff78:	mov	r1, #49	; 0x31
   3ff7c:	mov	r0, r5
   3ff80:	ldr	r7, [sp, #40]	; 0x28
   3ff84:	str	r7, [sp]
   3ff88:	bl	2e4e0 <fputs@plt+0x1d3f0>
   3ff8c:	mov	r1, r0
   3ff90:	mov	r3, r6
   3ff94:	mov	r2, r4
   3ff98:	mov	r0, r5
   3ff9c:	bl	2300c <fputs@plt+0x11f1c>
   3ffa0:	mov	ip, #0
   3ffa4:	mov	r1, #69	; 0x45
   3ffa8:	ldr	r3, [sp, #12]
   3ffac:	mov	r0, r5
   3ffb0:	stm	sp, {r7, ip}
   3ffb4:	ldr	r2, [sp, #16]
   3ffb8:	bl	2e5f0 <fputs@plt+0x1d500>
   3ffbc:	cmp	r7, #0
   3ffc0:	beq	3ffd0 <fputs@plt+0x2eee0>
   3ffc4:	mov	r1, r7
   3ffc8:	mov	r0, fp
   3ffcc:	bl	1c6d0 <fputs@plt+0xb5e0>
   3ffd0:	ldr	r4, [sp, #28]
   3ffd4:	mov	r2, r6
   3ffd8:	mov	r0, fp
   3ffdc:	mov	r1, r4
   3ffe0:	bl	20560 <fputs@plt+0xf470>
   3ffe4:	ldr	r3, [fp, #60]	; 0x3c
   3ffe8:	cmp	r3, r6
   3ffec:	bge	3fff8 <fputs@plt+0x2ef08>
   3fff0:	str	r6, [fp, #60]	; 0x3c
   3fff4:	str	r4, [fp, #64]	; 0x40
   3fff8:	ldrb	r2, [r9, #24]
   3fffc:	cmp	r2, #0
   40000:	bne	40034 <fputs@plt+0x2ef44>
   40004:	ldr	r3, [fp]
   40008:	ldr	r3, [r3, #24]
   4000c:	tst	r3, #16777216	; 0x1000000
   40010:	bne	400b0 <fputs@plt+0x2efc0>
   40014:	ldr	r3, [fp, #416]	; 0x1a0
   40018:	cmp	r3, #0
   4001c:	beq	40250 <fputs@plt+0x2f160>
   40020:	ldr	r1, [sp, #8]
   40024:	cmp	r1, #1
   40028:	bne	40034 <fputs@plt+0x2ef44>
   4002c:	mov	r1, #1
   40030:	strb	r1, [r3, #21]
   40034:	mov	r0, #0
   40038:	mov	r1, #135	; 0x87
   4003c:	ldr	r3, [sp, #8]
   40040:	str	r0, [sp]
   40044:	mov	r0, r5
   40048:	bl	2e4e0 <fputs@plt+0x1d3f0>
   4004c:	ldr	r1, [r5, #24]
   40050:	ldr	r3, [r5, #32]
   40054:	ldr	r2, [r1, #120]	; 0x78
   40058:	cmp	r2, #0
   4005c:	beq	40070 <fputs@plt+0x2ef80>
   40060:	ldr	r0, [sp, #12]
   40064:	mvn	r0, r0
   40068:	str	r3, [r2, r0, lsl #2]
   4006c:	ldr	r3, [r5, #32]
   40070:	sub	r3, r3, #1
   40074:	mov	ip, #0
   40078:	ldr	r2, [sp, #16]
   4007c:	mov	r0, r5
   40080:	str	r3, [r1, #96]	; 0x60
   40084:	mov	r3, ip
   40088:	mov	r1, #61	; 0x3d
   4008c:	str	ip, [sp, #88]	; 0x58
   40090:	add	sp, sp, #52	; 0x34
   40094:	ldrd	r4, [sp]
   40098:	ldrd	r6, [sp, #8]
   4009c:	ldrd	r8, [sp, #16]
   400a0:	ldrd	sl, [sp, #24]
   400a4:	ldr	lr, [sp, #32]
   400a8:	add	sp, sp, #36	; 0x24
   400ac:	b	2e4e0 <fputs@plt+0x1d3f0>
   400b0:	ldr	r3, [sp, #8]
   400b4:	cmp	r3, #1
   400b8:	bne	40034 <fputs@plt+0x2ef44>
   400bc:	ldr	r3, [fp, #416]	; 0x1a0
   400c0:	cmp	r3, #0
   400c4:	moveq	r3, fp
   400c8:	b	4002c <fputs@plt+0x2ef3c>
   400cc:	mov	ip, #0
   400d0:	mov	r3, r0
   400d4:	ldrb	r2, [r9, #24]
   400d8:	mov	r1, #136	; 0x88
   400dc:	mov	r0, r5
   400e0:	str	ip, [sp]
   400e4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   400e8:	b	3fe0c <fputs@plt+0x2ed1c>
   400ec:	ldr	r1, [fp, #64]	; 0x40
   400f0:	sub	r2, r2, r6
   400f4:	cmp	r3, #0
   400f8:	str	r2, [fp, #60]	; 0x3c
   400fc:	add	r2, r1, r6
   40100:	str	r1, [sp, #28]
   40104:	str	r2, [fp, #64]	; 0x40
   40108:	bne	3fea4 <fputs@plt+0x2edb4>
   4010c:	ldr	r3, [fp, #76]	; 0x4c
   40110:	add	r3, r3, #1
   40114:	str	r3, [sp, #40]	; 0x28
   40118:	str	r3, [fp, #76]	; 0x4c
   4011c:	b	3febc <fputs@plt+0x2edcc>
   40120:	cmp	r3, #0
   40124:	beq	40294 <fputs@plt+0x2f1a4>
   40128:	sub	r3, r3, #1
   4012c:	uxtb	r3, r3
   40130:	add	r2, fp, r3, lsl #2
   40134:	strb	r3, [fp, #19]
   40138:	ldr	r4, [r2, #28]
   4013c:	mov	r6, #0
   40140:	mov	r3, r4
   40144:	ldr	r2, [sp, #20]
   40148:	mov	r1, #31
   4014c:	mov	r0, r5
   40150:	ldr	r2, [r2]
   40154:	str	r6, [sp]
   40158:	add	r2, r2, #1
   4015c:	add	r2, r2, r8
   40160:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40164:	mov	r3, r6
   40168:	mov	r2, r4
   4016c:	str	r6, [sp]
   40170:	mov	r1, #38	; 0x26
   40174:	mov	r0, r5
   40178:	bl	2e4e0 <fputs@plt+0x1d3f0>
   4017c:	ldr	r3, [r9]
   40180:	mov	r6, r0
   40184:	ldr	r1, [sp, #8]
   40188:	ldr	r2, [sp, #32]
   4018c:	cmp	r3, r2
   40190:	cmpeq	r1, #1
   40194:	beq	403a0 <fputs@plt+0x2f2b0>
   40198:	ldr	r7, [sp, #16]
   4019c:	mov	r0, #54	; 0x36
   401a0:	str	r0, [sp]
   401a4:	mov	r0, fp
   401a8:	ldr	r3, [sp, #32]
   401ac:	mov	r1, r7
   401b0:	ldr	r2, [sp, #36]	; 0x24
   401b4:	bl	3f960 <fputs@plt+0x2e870>
   401b8:	mov	r3, #0
   401bc:	mov	r2, r7
   401c0:	str	r4, [sp]
   401c4:	mov	r1, #70	; 0x46
   401c8:	mov	r0, r5
   401cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   401d0:	mov	r0, #0
   401d4:	mov	r1, #13
   401d8:	ldr	r3, [sp, #12]
   401dc:	mov	r2, r0
   401e0:	str	r0, [sp]
   401e4:	mov	r0, r5
   401e8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   401ec:	ldr	r2, [r5]
   401f0:	ldr	ip, [r5, #24]
   401f4:	ldr	r3, [r5, #32]
   401f8:	ldrb	r0, [r2, #69]	; 0x45
   401fc:	subs	r1, r3, #2
   40200:	sub	r2, r3, #1
   40204:	movmi	r1, r2
   40208:	cmp	r0, #0
   4020c:	bne	4027c <fputs@plt+0x2f18c>
   40210:	ldr	r0, [r5, #4]
   40214:	add	r1, r1, r1, lsl #2
   40218:	cmp	r6, #0
   4021c:	add	r1, r0, r1, lsl #2
   40220:	str	r3, [r1, #8]
   40224:	str	r2, [ip, #96]	; 0x60
   40228:	movge	r2, r6
   4022c:	add	r2, r2, r2, lsl #2
   40230:	add	r0, r0, r2, lsl #2
   40234:	cmp	r4, #0
   40238:	str	r3, [r0, #8]
   4023c:	beq	3fff8 <fputs@plt+0x2ef08>
   40240:	mov	r1, r4
   40244:	mov	r0, fp
   40248:	bl	1c6d0 <fputs@plt+0xb5e0>
   4024c:	b	3fff8 <fputs@plt+0x2ef08>
   40250:	ldrb	r3, [fp, #20]
   40254:	cmp	r3, #0
   40258:	beq	40380 <fputs@plt+0x2f290>
   4025c:	ldr	r3, [sp, #8]
   40260:	cmp	r3, #1
   40264:	moveq	r3, fp
   40268:	beq	4002c <fputs@plt+0x2ef3c>
   4026c:	b	40034 <fputs@plt+0x2ef44>
   40270:	bl	2e580 <fputs@plt+0x1d490>
   40274:	mov	r5, r0
   40278:	b	3fde8 <fputs@plt+0x2ecf8>
   4027c:	ldr	r1, [pc, #340]	; 403d8 <fputs@plt+0x2f2e8>
   40280:	str	r2, [ip, #96]	; 0x60
   40284:	add	r1, pc, r1
   40288:	add	r0, r1, #4
   4028c:	str	r3, [r1, #12]
   40290:	b	40234 <fputs@plt+0x2f144>
   40294:	ldr	r4, [fp, #76]	; 0x4c
   40298:	add	r4, r4, #1
   4029c:	str	r4, [fp, #76]	; 0x4c
   402a0:	b	4013c <fputs@plt+0x2f04c>
   402a4:	ldr	r3, [r9]
   402a8:	ldr	r1, [sp, #32]
   402ac:	ldr	r2, [sp, #36]	; 0x24
   402b0:	cmp	r3, r1
   402b4:	movne	r2, #0
   402b8:	andeq	r2, r2, #1
   402bc:	cmp	r2, #0
   402c0:	beq	3ff60 <fputs@plt+0x2ee70>
   402c4:	mov	r0, #0
   402c8:	mov	r1, #13
   402cc:	ldr	r3, [sp, #12]
   402d0:	mov	r2, r0
   402d4:	str	r0, [sp]
   402d8:	mov	r0, r5
   402dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   402e0:	b	3ff60 <fputs@plt+0x2ee70>
   402e4:	ldr	r7, [r5, #32]
   402e8:	mov	r4, #0
   402ec:	str	r6, [sp, #36]	; 0x24
   402f0:	str	r9, [sp, #44]	; 0x2c
   402f4:	ldr	r9, [sp, #32]
   402f8:	add	r7, r6, r7
   402fc:	ldr	r6, [sp, #20]
   40300:	str	fp, [sp, #20]
   40304:	add	r7, r7, #1
   40308:	ldr	fp, [sp, #24]
   4030c:	ldr	r3, [fp, #4]
   40310:	ldrsh	r1, [r9, #32]
   40314:	ldr	r2, [r6], #4
   40318:	ldrsh	r3, [r3, r4]
   4031c:	add	r4, r4, #2
   40320:	add	r2, r2, #1
   40324:	add	r2, r2, r8
   40328:	cmp	r1, r3
   4032c:	add	r3, r3, #1
   40330:	addne	r0, r3, r8
   40334:	moveq	r0, r8
   40338:	mov	r3, r7
   4033c:	mov	r1, #78	; 0x4e
   40340:	str	r0, [sp]
   40344:	mov	r0, r5
   40348:	bl	2e4e0 <fputs@plt+0x1d3f0>
   4034c:	ldr	r3, [r5]
   40350:	mov	r1, #16
   40354:	mov	r0, r5
   40358:	ldrb	r3, [r3, #69]	; 0x45
   4035c:	cmp	r3, #0
   40360:	bne	40368 <fputs@plt+0x2f278>
   40364:	bl	1bc28 <fputs@plt+0xab38>
   40368:	cmp	sl, r6
   4036c:	bne	4030c <fputs@plt+0x2f21c>
   40370:	ldr	fp, [sp, #20]
   40374:	ldr	r6, [sp, #36]	; 0x24
   40378:	ldr	r9, [sp, #44]	; 0x2c
   4037c:	b	402c4 <fputs@plt+0x2f1d4>
   40380:	mov	ip, #4
   40384:	mvn	r2, #1
   40388:	mov	r0, fp
   4038c:	movw	r1, #787	; 0x313
   40390:	stm	sp, {r2, ip}
   40394:	mov	r2, #2
   40398:	bl	2e698 <fputs@plt+0x1d5a8>
   4039c:	b	4004c <fputs@plt+0x2ef5c>
   403a0:	mov	r2, r8
   403a4:	mov	r1, #79	; 0x4f
   403a8:	str	r4, [sp]
   403ac:	mov	r0, r5
   403b0:	ldr	r3, [sp, #12]
   403b4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   403b8:	ldr	r3, [r5]
   403bc:	ldrb	r3, [r3, #69]	; 0x45
   403c0:	cmp	r3, #0
   403c4:	bne	40198 <fputs@plt+0x2f0a8>
   403c8:	mov	r1, #144	; 0x90
   403cc:	mov	r0, r5
   403d0:	bl	1bc28 <fputs@plt+0xab38>
   403d4:	b	40198 <fputs@plt+0x2f0a8>
   403d8:	andeq	r3, r7, r4, asr #11
   403dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   403e0:	strd	r6, [sp, #8]
   403e4:	mov	r7, r1
   403e8:	strd	r8, [sp, #16]
   403ec:	strd	sl, [sp, #24]
   403f0:	mov	sl, r0
   403f4:	str	lr, [sp, #32]
   403f8:	sub	sp, sp, #116	; 0x74
   403fc:	ldr	fp, [r0, #8]
   40400:	str	r2, [sp, #20]
   40404:	ldr	r2, [sp, #152]	; 0x98
   40408:	str	r3, [sp, #40]	; 0x28
   4040c:	ldr	r3, [r0, #76]	; 0x4c
   40410:	add	r9, r2, #7
   40414:	ldr	r2, [r0]
   40418:	cmp	r3, r9
   4041c:	movlt	r3, r9
   40420:	cmp	fp, #0
   40424:	str	r2, [sp, #24]
   40428:	str	r3, [r0, #76]	; 0x4c
   4042c:	beq	40944 <fputs@plt+0x2f854>
   40430:	clz	r2, r7
   40434:	cmp	fp, #0
   40438:	lsr	r2, r2, #5
   4043c:	moveq	r2, #1
   40440:	cmp	r2, #0
   40444:	bne	40454 <fputs@plt+0x2f364>
   40448:	ldr	r3, [r7, #28]
   4044c:	cmp	r3, #0
   40450:	bne	40470 <fputs@plt+0x2f380>
   40454:	add	sp, sp, #116	; 0x74
   40458:	ldrd	r4, [sp]
   4045c:	ldrd	r6, [sp, #8]
   40460:	ldrd	r8, [sp, #16]
   40464:	ldrd	sl, [sp, #24]
   40468:	add	sp, sp, #32
   4046c:	pop	{pc}		; (ldr pc, [sp], #4)
   40470:	ldr	r0, [pc, #2296]	; 40d70 <fputs@plt+0x2fc80>
   40474:	ldr	r1, [r7]
   40478:	add	r0, pc, r0
   4047c:	bl	2aa38 <fputs@plt+0x19948>
   40480:	cmp	r0, #0
   40484:	beq	40454 <fputs@plt+0x2f364>
   40488:	ldr	r1, [r7, #64]	; 0x40
   4048c:	cmp	r1, #0
   40490:	beq	40d48 <fputs@plt+0x2fc58>
   40494:	ldr	r0, [sp, #24]
   40498:	bl	1cac4 <fputs@plt+0xb9d4>
   4049c:	lsl	ip, r0, #4
   404a0:	str	r0, [sp, #60]	; 0x3c
   404a4:	ldr	r3, [sp, #24]
   404a8:	mov	r1, #28
   404ac:	mov	r0, sl
   404b0:	ldr	r2, [r7]
   404b4:	ldr	lr, [r3, #16]
   404b8:	mov	r3, #0
   404bc:	ldr	ip, [lr, ip]
   404c0:	str	ip, [sp]
   404c4:	bl	3abe0 <fputs@plt+0x29af0>
   404c8:	subs	r3, r0, #0
   404cc:	bne	40454 <fputs@plt+0x2f364>
   404d0:	ldr	ip, [r7]
   404d4:	mov	r0, sl
   404d8:	ldr	r2, [sp, #152]	; 0x98
   404dc:	ldr	lr, [sp, #152]	; 0x98
   404e0:	ldr	r5, [sp, #60]	; 0x3c
   404e4:	add	r4, r2, #4
   404e8:	ldr	r2, [r7, #28]
   404ec:	add	r6, lr, #3
   404f0:	add	lr, lr, #5
   404f4:	str	ip, [sp]
   404f8:	mov	r1, r5
   404fc:	str	lr, [sp, #72]	; 0x48
   40500:	str	r4, [sp, #88]	; 0x58
   40504:	str	r6, [sp, #108]	; 0x6c
   40508:	bl	2e210 <fputs@plt+0x1d120>
   4050c:	ldr	r3, [sp, #156]	; 0x9c
   40510:	mov	r2, #54	; 0x36
   40514:	ldr	r0, [sl, #72]	; 0x48
   40518:	str	r2, [sp]
   4051c:	mov	r2, r5
   40520:	ldr	r1, [sp, #156]	; 0x9c
   40524:	add	ip, r3, #2
   40528:	mov	r3, r7
   4052c:	cmp	r0, ip
   40530:	movge	ip, r0
   40534:	mov	r0, sl
   40538:	str	ip, [sl, #72]	; 0x48
   4053c:	bl	3f960 <fputs@plt+0x2e870>
   40540:	mov	r1, r4
   40544:	mov	r0, fp
   40548:	ldr	r2, [r7]
   4054c:	bl	2e638 <fputs@plt+0x1d548>
   40550:	ldr	r3, [sp, #152]	; 0x98
   40554:	ldr	r8, [r7, #8]
   40558:	add	r3, r3, #6
   4055c:	str	r3, [sp, #92]	; 0x5c
   40560:	cmp	r8, #0
   40564:	ldr	r3, [sp, #156]	; 0x9c
   40568:	add	r1, r3, #1
   4056c:	beq	40d30 <fputs@plt+0x2fc40>
   40570:	ldr	r3, [sp, #152]	; 0x98
   40574:	str	sl, [sp, #16]
   40578:	ldr	r2, [pc, #2036]	; 40d74 <fputs@plt+0x2fc84>
   4057c:	str	r9, [sp, #48]	; 0x30
   40580:	mov	r9, r6
   40584:	ldr	r0, [pc, #2028]	; 40d78 <fputs@plt+0x2fc88>
   40588:	add	r3, r3, #1
   4058c:	str	r3, [sp, #36]	; 0x24
   40590:	add	r2, pc, r2
   40594:	ldr	r3, [sp, #152]	; 0x98
   40598:	add	r2, r2, #540	; 0x21c
   4059c:	add	r0, pc, r0
   405a0:	str	r7, [sp, #68]	; 0x44
   405a4:	mov	r7, r1
   405a8:	str	r2, [sp, #76]	; 0x4c
   405ac:	str	r0, [sp, #96]	; 0x60
   405b0:	add	r3, r3, #2
   405b4:	str	r3, [sp, #12]
   405b8:	ldr	r3, [sp, #20]
   405bc:	adds	r3, r3, #0
   405c0:	movne	r3, #1
   405c4:	str	r3, [sp, #52]	; 0x34
   405c8:	mov	r3, #1
   405cc:	str	r3, [sp, #44]	; 0x2c
   405d0:	ldr	r3, [pc, #1956]	; 40d7c <fputs@plt+0x2fc8c>
   405d4:	add	r3, pc, r3
   405d8:	add	r3, r3, #4
   405dc:	str	r3, [sp, #104]	; 0x68
   405e0:	b	40618 <fputs@plt+0x2f528>
   405e4:	ldr	r0, [fp, #24]
   405e8:	bl	2e338 <fputs@plt+0x1d248>
   405ec:	mov	r3, r4
   405f0:	lsl	r2, r6, #2
   405f4:	str	r0, [sp, #84]	; 0x54
   405f8:	ldr	r0, [sp, #24]
   405fc:	bl	22e00 <fputs@plt+0x11d10>
   40600:	subs	r3, r0, #0
   40604:	str	r3, [sp, #80]	; 0x50
   40608:	bne	40950 <fputs@plt+0x2f860>
   4060c:	ldr	r8, [r8, #20]
   40610:	cmp	r8, #0
   40614:	beq	40b90 <fputs@plt+0x2faa0>
   40618:	ldr	r2, [sp, #20]
   4061c:	ldr	r3, [sp, #52]	; 0x34
   40620:	cmp	r2, r8
   40624:	moveq	r3, #0
   40628:	andne	r3, r3, #1
   4062c:	cmp	r3, #0
   40630:	bne	4060c <fputs@plt+0x2f51c>
   40634:	ldr	r3, [r8, #36]	; 0x24
   40638:	ldr	r2, [sp, #68]	; 0x44
   4063c:	ldr	r1, [sp, #44]	; 0x2c
   40640:	cmp	r3, #0
   40644:	moveq	r1, #0
   40648:	ldrb	r3, [r8, #55]	; 0x37
   4064c:	ldrb	r2, [r2, #42]	; 0x2a
   40650:	str	r1, [sp, #44]	; 0x2c
   40654:	tst	r2, #32
   40658:	beq	40668 <fputs@plt+0x2f578>
   4065c:	and	r2, r3, #3
   40660:	cmp	r2, #2
   40664:	beq	40b7c <fputs@plt+0x2fa8c>
   40668:	tst	r3, #8
   4066c:	ldrh	r5, [r8, #52]	; 0x34
   40670:	ldrhne	r3, [r8, #50]	; 0x32
   40674:	ldr	r2, [r8]
   40678:	subeq	r6, r5, #1
   4067c:	subne	r6, r3, #1
   40680:	mov	r0, fp
   40684:	ldr	r1, [sp, #72]	; 0x48
   40688:	mov	r4, #0
   4068c:	bl	2e638 <fputs@plt+0x1d548>
   40690:	ldr	r3, [sp, #16]
   40694:	mov	r2, r7
   40698:	mov	r1, #54	; 0x36
   4069c:	mov	r0, fp
   406a0:	ldr	sl, [sp, #60]	; 0x3c
   406a4:	ldr	ip, [r3, #76]	; 0x4c
   406a8:	ldr	r3, [sp, #48]	; 0x30
   406ac:	add	lr, r6, r3
   406b0:	ldr	r3, [r8, #44]	; 0x2c
   406b4:	str	sl, [sp]
   406b8:	cmp	ip, lr
   406bc:	ldr	sl, [sp, #16]
   406c0:	movlt	ip, lr
   406c4:	str	ip, [sl, #76]	; 0x4c
   406c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   406cc:	mov	r1, r8
   406d0:	mov	r0, sl
   406d4:	bl	3f930 <fputs@plt+0x2e840>
   406d8:	mov	r2, r5
   406dc:	ldr	r5, [sp, #12]
   406e0:	mov	r1, #22
   406e4:	mov	r0, fp
   406e8:	str	r4, [sp]
   406ec:	mov	r3, r5
   406f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   406f4:	ldrh	r2, [r8, #50]	; 0x32
   406f8:	mov	r3, r9
   406fc:	mov	r1, #22
   40700:	mov	r0, fp
   40704:	str	r4, [sp]
   40708:	bl	2e4e0 <fputs@plt+0x1d3f0>
   4070c:	ldr	r1, [sp, #36]	; 0x24
   40710:	mov	r2, r4
   40714:	mov	r3, r5
   40718:	mov	r0, fp
   4071c:	str	r1, [sp]
   40720:	mov	r1, #35	; 0x23
   40724:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40728:	mov	r1, r0
   4072c:	mvn	r3, #4
   40730:	ldr	r2, [sp, #76]	; 0x4c
   40734:	mov	r0, fp
   40738:	bl	2300c <fputs@plt+0x11f1c>
   4073c:	ldr	r3, [fp]
   40740:	ldrb	r3, [r3, #69]	; 0x45
   40744:	cmp	r3, r4
   40748:	bne	40758 <fputs@plt+0x2f668>
   4074c:	mov	r1, #2
   40750:	mov	r0, fp
   40754:	bl	1bc28 <fputs@plt+0xab38>
   40758:	mov	r4, #0
   4075c:	mov	r2, r7
   40760:	mov	r3, r4
   40764:	mov	r1, #108	; 0x6c
   40768:	mov	r0, fp
   4076c:	str	r4, [sp]
   40770:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40774:	mov	r2, r4
   40778:	mov	r1, #22
   4077c:	str	r4, [sp]
   40780:	str	r0, [sp, #64]	; 0x40
   40784:	mov	r0, fp
   40788:	ldr	r3, [sp, #12]
   4078c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40790:	cmp	r6, r4
   40794:	bgt	405e4 <fputs@plt+0x2f4f4>
   40798:	ldr	r3, [fp, #32]
   4079c:	str	r3, [sp, #56]	; 0x38
   407a0:	mov	r2, #1
   407a4:	mov	r1, #35	; 0x23
   407a8:	str	r9, [sp]
   407ac:	mov	r0, fp
   407b0:	ldr	r3, [sp, #36]	; 0x24
   407b4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   407b8:	ldr	r2, [sp, #96]	; 0x60
   407bc:	mov	r1, r0
   407c0:	mvn	r3, #4
   407c4:	mov	r0, fp
   407c8:	add	r2, r2, #568	; 0x238
   407cc:	bl	2300c <fputs@plt+0x11f1c>
   407d0:	ldr	r3, [fp]
   407d4:	ldrb	r3, [r3, #69]	; 0x45
   407d8:	cmp	r3, #0
   407dc:	bne	407ec <fputs@plt+0x2f6fc>
   407e0:	mov	r1, #2
   407e4:	mov	r0, fp
   407e8:	bl	1bc28 <fputs@plt+0xab38>
   407ec:	mov	r4, #0
   407f0:	mov	r2, r7
   407f4:	ldr	r3, [sp, #56]	; 0x38
   407f8:	mov	r1, #7
   407fc:	mov	r0, fp
   40800:	str	r4, [sp]
   40804:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40808:	mov	r2, r4
   4080c:	mov	r0, fp
   40810:	ldr	r3, [sp, #36]	; 0x24
   40814:	ldr	r1, [sp, #92]	; 0x5c
   40818:	str	r1, [sp]
   4081c:	mov	r1, #35	; 0x23
   40820:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40824:	ldr	r2, [pc, #1364]	; 40d80 <fputs@plt+0x2fc90>
   40828:	mov	r1, r0
   4082c:	mvn	r3, #4
   40830:	mov	r0, fp
   40834:	add	r2, pc, r2
   40838:	add	r2, r2, #596	; 0x254
   4083c:	bl	2300c <fputs@plt+0x11f1c>
   40840:	ldr	r3, [fp]
   40844:	ldrb	r3, [r3, #69]	; 0x45
   40848:	cmp	r3, r4
   4084c:	bne	4085c <fputs@plt+0x2f76c>
   40850:	mov	r1, #1
   40854:	mov	r0, fp
   40858:	bl	1bc28 <fputs@plt+0xab38>
   4085c:	mov	r3, #3
   40860:	mov	r1, #49	; 0x31
   40864:	str	r9, [sp]
   40868:	mov	r0, fp
   4086c:	ldr	r2, [sp, #88]	; 0x58
   40870:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40874:	ldr	r2, [pc, #1288]	; 40d84 <fputs@plt+0x2fc94>
   40878:	mov	r1, r0
   4087c:	mov	r3, #0
   40880:	mov	r0, fp
   40884:	add	r2, pc, r2
   40888:	bl	2300c <fputs@plt+0x11f1c>
   4088c:	ldr	r4, [sp, #40]	; 0x28
   40890:	mov	r0, #0
   40894:	mov	r1, #74	; 0x4a
   40898:	str	r0, [sp]
   4089c:	mov	r0, fp
   408a0:	ldr	r3, [sp, #152]	; 0x98
   408a4:	mov	r2, r4
   408a8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   408ac:	ldr	r1, [sp, #152]	; 0x98
   408b0:	mov	r3, r9
   408b4:	mov	r2, r4
   408b8:	mov	r0, fp
   408bc:	str	r1, [sp]
   408c0:	mov	r1, #75	; 0x4b
   408c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   408c8:	ldr	r3, [fp]
   408cc:	ldrb	r3, [r3, #69]	; 0x45
   408d0:	cmp	r3, #0
   408d4:	bne	40924 <fputs@plt+0x2f834>
   408d8:	mov	r1, #8
   408dc:	mov	r0, fp
   408e0:	bl	1bc28 <fputs@plt+0xab38>
   408e4:	ldr	r3, [fp]
   408e8:	ldr	lr, [sp, #64]	; 0x40
   408ec:	ldr	r2, [fp, #32]
   408f0:	ldrb	r1, [r3, #69]	; 0x45
   408f4:	subs	ip, lr, #0
   408f8:	ldr	r0, [fp, #24]
   408fc:	sub	r3, r2, #1
   40900:	movlt	ip, r3
   40904:	cmp	r1, #0
   40908:	str	r3, [r0, #96]	; 0x60
   4090c:	bne	40d60 <fputs@plt+0x2fc70>
   40910:	ldr	r3, [fp, #4]
   40914:	add	r1, ip, ip, lsl #2
   40918:	add	r3, r3, r1, lsl #2
   4091c:	str	r2, [r3, #8]
   40920:	b	4060c <fputs@plt+0x2f51c>
   40924:	ldr	r3, [pc, #1116]	; 40d88 <fputs@plt+0x2fc98>
   40928:	ldr	r2, [fp, #32]
   4092c:	ldr	r1, [fp, #24]
   40930:	add	r3, pc, r3
   40934:	add	r3, r3, #4
   40938:	sub	r0, r2, #1
   4093c:	str	r0, [r1, #96]	; 0x60
   40940:	b	4091c <fputs@plt+0x2f82c>
   40944:	bl	2e580 <fputs@plt+0x1d490>
   40948:	mov	fp, r0
   4094c:	b	40430 <fputs@plt+0x2f340>
   40950:	mov	r3, r4
   40954:	mov	r2, r4
   40958:	str	r4, [sp]
   4095c:	mov	r1, #13
   40960:	mov	r0, fp
   40964:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40968:	ldr	r3, [fp, #32]
   4096c:	cmp	r6, #1
   40970:	str	r3, [sp, #56]	; 0x38
   40974:	beq	40cd4 <fputs@plt+0x2fbe4>
   40978:	mov	r4, #0
   4097c:	strd	r6, [sp, #28]
   40980:	ldr	r3, [sp, #80]	; 0x50
   40984:	ldr	sl, [sp, #48]	; 0x30
   40988:	sub	r3, r3, #4
   4098c:	mov	r6, r3
   40990:	str	r3, [sp, #100]	; 0x64
   40994:	b	4099c <fputs@plt+0x2f8ac>
   40998:	mov	r4, r3
   4099c:	ldr	r3, [r8, #32]
   409a0:	ldr	r0, [sp, #16]
   409a4:	ldr	r1, [r3, r4, lsl #2]
   409a8:	bl	3f77c <fputs@plt+0x2e68c>
   409ac:	mov	r2, #0
   409b0:	mov	r7, r0
   409b4:	ldr	r3, [sp, #12]
   409b8:	mov	r1, #22
   409bc:	mov	r0, fp
   409c0:	str	r2, [sp]
   409c4:	mov	r2, r4
   409c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   409cc:	mov	r3, r4
   409d0:	mov	r1, #47	; 0x2f
   409d4:	str	r9, [sp]
   409d8:	mov	r0, fp
   409dc:	ldr	r2, [sp, #32]
   409e0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   409e4:	add	r0, sl, r4
   409e8:	mov	r3, #0
   409ec:	mov	r2, r9
   409f0:	mov	r1, #78	; 0x4e
   409f4:	str	r0, [sp]
   409f8:	mov	r0, fp
   409fc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40a00:	mov	r1, r0
   40a04:	mov	r5, r0
   40a08:	mvn	r3, #3
   40a0c:	mov	r0, fp
   40a10:	mov	r2, r7
   40a14:	bl	2300c <fputs@plt+0x11f1c>
   40a18:	ldr	r3, [fp]
   40a1c:	mov	r1, #128	; 0x80
   40a20:	mov	r0, fp
   40a24:	str	r5, [r6, #4]!
   40a28:	ldrb	r3, [r3, #69]	; 0x45
   40a2c:	cmp	r3, #0
   40a30:	bne	40a38 <fputs@plt+0x2f948>
   40a34:	bl	1bc28 <fputs@plt+0xab38>
   40a38:	ldr	r2, [sp, #28]
   40a3c:	add	r3, r4, #1
   40a40:	cmp	r2, r3
   40a44:	bne	40998 <fputs@plt+0x2f8a8>
   40a48:	mov	r5, #0
   40a4c:	mov	r1, #22
   40a50:	ldr	r3, [sp, #12]
   40a54:	mov	r0, fp
   40a58:	str	r5, [sp]
   40a5c:	str	sl, [sp, #48]	; 0x30
   40a60:	ldr	r7, [sp, #32]
   40a64:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40a68:	mov	r2, r5
   40a6c:	mov	r1, #13
   40a70:	str	r5, [sp]
   40a74:	mov	r0, fp
   40a78:	ldr	r3, [sp, #84]	; 0x54
   40a7c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40a80:	ldr	r2, [fp]
   40a84:	ldr	r0, [fp, #32]
   40a88:	ldr	ip, [fp, #24]
   40a8c:	ldr	r3, [sp, #56]	; 0x38
   40a90:	sub	r1, r0, #1
   40a94:	str	r1, [ip, #96]	; 0x60
   40a98:	ldrb	lr, [r2, #69]	; 0x45
   40a9c:	subs	r3, r3, #1
   40aa0:	movmi	r3, r1
   40aa4:	cmp	lr, r5
   40aa8:	bne	40cc4 <fputs@plt+0x2fbd4>
   40aac:	ldr	r2, [fp, #4]
   40ab0:	add	r3, r3, r3, lsl #2
   40ab4:	add	r3, r2, r3, lsl #2
   40ab8:	mov	r5, #0
   40abc:	str	r0, [r3, #8]
   40ac0:	str	r9, [sp, #28]
   40ac4:	ldr	sl, [sp, #48]	; 0x30
   40ac8:	ldr	r6, [sp, #100]	; 0x64
   40acc:	ldr	r9, [sp, #104]	; 0x68
   40ad0:	b	40ae8 <fputs@plt+0x2f9f8>
   40ad4:	ldr	r3, [fp]
   40ad8:	ldr	ip, [fp, #24]
   40adc:	ldr	r0, [fp, #32]
   40ae0:	ldrb	lr, [r3, #69]	; 0x45
   40ae4:	sub	r1, r0, #1
   40ae8:	ldr	r3, [r6, #4]!
   40aec:	mov	r2, r9
   40af0:	str	r1, [ip, #96]	; 0x60
   40af4:	add	ip, r5, sl
   40af8:	cmp	r3, #0
   40afc:	movlt	r3, r1
   40b00:	cmp	lr, #0
   40b04:	ldreq	r2, [fp, #4]
   40b08:	add	r3, r3, r3, lsl #2
   40b0c:	mov	r1, #47	; 0x2f
   40b10:	addeq	r2, r2, r3, lsl #2
   40b14:	mov	r3, r5
   40b18:	str	r0, [r2, #8]
   40b1c:	mov	r2, r7
   40b20:	mov	r0, fp
   40b24:	str	ip, [sp]
   40b28:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40b2c:	cmp	r4, r5
   40b30:	add	r5, r5, #1
   40b34:	bne	40ad4 <fputs@plt+0x2f9e4>
   40b38:	ldr	ip, [fp, #24]
   40b3c:	str	sl, [sp, #48]	; 0x30
   40b40:	ldr	r9, [sp, #28]
   40b44:	ldr	r3, [fp, #32]
   40b48:	ldr	r1, [ip, #120]	; 0x78
   40b4c:	cmp	r1, #0
   40b50:	beq	40b64 <fputs@plt+0x2fa74>
   40b54:	ldr	r2, [sp, #84]	; 0x54
   40b58:	mvn	r2, r2
   40b5c:	str	r3, [r1, r2, lsl #2]
   40b60:	ldr	r3, [fp, #32]
   40b64:	sub	r3, r3, #1
   40b68:	ldr	r0, [sp, #24]
   40b6c:	str	r3, [ip, #96]	; 0x60
   40b70:	ldr	r1, [sp, #80]	; 0x50
   40b74:	bl	19bf4 <fputs@plt+0x8b04>
   40b78:	b	407a0 <fputs@plt+0x2f6b0>
   40b7c:	ldrh	r5, [r8, #50]	; 0x32
   40b80:	ldr	r3, [sp, #68]	; 0x44
   40b84:	sub	r6, r5, #1
   40b88:	ldr	r2, [r3]
   40b8c:	b	40680 <fputs@plt+0x2f590>
   40b90:	ldr	r3, [sp, #44]	; 0x2c
   40b94:	and	r3, r3, #1
   40b98:	ldr	r2, [sp, #20]
   40b9c:	cmp	r2, #0
   40ba0:	movne	r3, #0
   40ba4:	cmp	r3, #0
   40ba8:	beq	40454 <fputs@plt+0x2f364>
   40bac:	ldr	r5, [sp, #92]	; 0x5c
   40bb0:	mov	r4, #0
   40bb4:	mov	r1, #50	; 0x32
   40bb8:	mov	r0, fp
   40bbc:	str	r4, [sp]
   40bc0:	ldr	r2, [sp, #156]	; 0x9c
   40bc4:	mov	r3, r5
   40bc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40bcc:	mov	r2, r5
   40bd0:	mov	r3, r4
   40bd4:	str	r4, [sp]
   40bd8:	mov	r1, #46	; 0x2e
   40bdc:	mov	r0, fp
   40be0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40be4:	mov	r5, r0
   40be8:	mov	r2, r4
   40bec:	str	r4, [sp]
   40bf0:	mov	r1, #25
   40bf4:	mov	r0, fp
   40bf8:	ldr	r3, [sp, #72]	; 0x48
   40bfc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40c00:	mov	r3, #3
   40c04:	mov	r1, #49	; 0x31
   40c08:	ldr	r2, [sp, #88]	; 0x58
   40c0c:	mov	r0, fp
   40c10:	ldr	r6, [sp, #108]	; 0x6c
   40c14:	str	r6, [sp]
   40c18:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40c1c:	ldr	r2, [pc, #360]	; 40d8c <fputs@plt+0x2fc9c>
   40c20:	mov	r1, r0
   40c24:	mov	r3, r4
   40c28:	mov	r0, fp
   40c2c:	add	r2, pc, r2
   40c30:	bl	2300c <fputs@plt+0x11f1c>
   40c34:	ldr	r7, [sp, #40]	; 0x28
   40c38:	mov	r1, #74	; 0x4a
   40c3c:	mov	r0, fp
   40c40:	str	r4, [sp]
   40c44:	ldr	r3, [sp, #152]	; 0x98
   40c48:	mov	r2, r7
   40c4c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40c50:	ldr	r1, [sp, #152]	; 0x98
   40c54:	mov	r3, r6
   40c58:	mov	r2, r7
   40c5c:	mov	r0, fp
   40c60:	str	r1, [sp]
   40c64:	mov	r1, #75	; 0x4b
   40c68:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40c6c:	ldr	r3, [fp]
   40c70:	ldrb	r3, [r3, #69]	; 0x45
   40c74:	cmp	r3, r4
   40c78:	bne	40d08 <fputs@plt+0x2fc18>
   40c7c:	mov	r1, #8
   40c80:	mov	r0, fp
   40c84:	bl	1bc28 <fputs@plt+0xab38>
   40c88:	ldr	r3, [fp]
   40c8c:	cmp	r5, r4
   40c90:	ldr	r2, [fp, #32]
   40c94:	ldr	r0, [fp, #24]
   40c98:	ldrb	r3, [r3, #69]	; 0x45
   40c9c:	sub	r1, r2, #1
   40ca0:	movlt	r5, r1
   40ca4:	str	r1, [r0, #96]	; 0x60
   40ca8:	cmp	r3, #0
   40cac:	bne	40d38 <fputs@plt+0x2fc48>
   40cb0:	ldr	r3, [fp, #4]
   40cb4:	add	r5, r5, r5, lsl #2
   40cb8:	add	r3, r3, r5, lsl #2
   40cbc:	str	r2, [r3, #8]
   40cc0:	b	40454 <fputs@plt+0x2f364>
   40cc4:	ldr	r3, [pc, #196]	; 40d90 <fputs@plt+0x2fca0>
   40cc8:	add	r3, pc, r3
   40ccc:	add	r3, r3, #4
   40cd0:	b	40ab8 <fputs@plt+0x2f9c8>
   40cd4:	ldrh	r3, [r8, #50]	; 0x32
   40cd8:	cmp	r3, #1
   40cdc:	bne	40978 <fputs@plt+0x2f888>
   40ce0:	ldrb	r3, [r8, #54]	; 0x36
   40ce4:	cmp	r3, #0
   40ce8:	beq	40978 <fputs@plt+0x2f888>
   40cec:	mov	r1, #77	; 0x4d
   40cf0:	mov	r0, fp
   40cf4:	str	r4, [sp]
   40cf8:	ldr	r2, [sp, #48]	; 0x30
   40cfc:	ldr	r3, [sp, #84]	; 0x54
   40d00:	bl	2e4e0 <fputs@plt+0x1d3f0>
   40d04:	b	40978 <fputs@plt+0x2f888>
   40d08:	ldr	r1, [fp, #24]
   40d0c:	cmp	r5, #0
   40d10:	ldr	r2, [fp, #32]
   40d14:	sub	r5, r2, #1
   40d18:	str	r5, [r1, #96]	; 0x60
   40d1c:	blt	40ca8 <fputs@plt+0x2fbb8>
   40d20:	ldr	r3, [pc, #108]	; 40d94 <fputs@plt+0x2fca4>
   40d24:	add	r3, pc, r3
   40d28:	add	r3, r3, #4
   40d2c:	b	40cbc <fputs@plt+0x2fbcc>
   40d30:	mov	r3, #1
   40d34:	b	40b98 <fputs@plt+0x2faa8>
   40d38:	ldr	r3, [pc, #88]	; 40d98 <fputs@plt+0x2fca8>
   40d3c:	add	r3, pc, r3
   40d40:	add	r3, r3, #4
   40d44:	b	40cbc <fputs@plt+0x2fbcc>
   40d48:	movw	r3, #48576	; 0xbdc0
   40d4c:	movt	r3, #65520	; 0xfff0
   40d50:	mov	ip, #56320	; 0xdc00
   40d54:	movt	ip, #65291	; 0xff0b
   40d58:	str	r3, [sp, #60]	; 0x3c
   40d5c:	b	404a4 <fputs@plt+0x2f3b4>
   40d60:	ldr	r3, [pc, #52]	; 40d9c <fputs@plt+0x2fcac>
   40d64:	add	r3, pc, r3
   40d68:	add	r3, r3, #4
   40d6c:	b	4091c <fputs@plt+0x2f82c>
   40d70:	andeq	r9, r5, r8, lsr r3
   40d74:	andeq	lr, r6, r8, lsr #1
   40d78:	muleq	r6, ip, r0
   40d7c:	andeq	r3, r7, r4, ror r2
   40d80:	andeq	sp, r6, r4, lsl #28
   40d84:	andeq	r8, r5, r8, lsr pc
   40d88:	andeq	r2, r7, r8, lsl pc
   40d8c:	muleq	r5, r0, fp
   40d90:	andeq	r2, r7, r0, lsl #23
   40d94:	andeq	r2, r7, r4, lsr #22
   40d98:	andeq	r2, r7, ip, lsl #22
   40d9c:	andeq	r2, r7, r4, ror #21
   40da0:	subs	r3, r1, #0
   40da4:	strd	r4, [sp, #-16]!
   40da8:	mov	r4, r0
   40dac:	ldr	r0, [r0]
   40db0:	str	r6, [sp, #8]
   40db4:	str	lr, [sp, #12]
   40db8:	beq	40e54 <fputs@plt+0x2fd64>
   40dbc:	ldr	r1, [r3, #4]
   40dc0:	ldrb	r2, [r3]
   40dc4:	tst	r1, #512	; 0x200
   40dc8:	beq	40e2c <fputs@plt+0x2fd3c>
   40dcc:	b	40e54 <fputs@plt+0x2fd64>
   40dd0:	cmp	r2, #95	; 0x5f
   40dd4:	beq	40ed4 <fputs@plt+0x2fde4>
   40dd8:	cmp	r2, #157	; 0x9d
   40ddc:	beq	40ec8 <fputs@plt+0x2fdd8>
   40de0:	bic	ip, r2, #2
   40de4:	cmp	ip, #152	; 0x98
   40de8:	bne	40f18 <fputs@plt+0x2fe28>
   40dec:	ldr	r2, [r3, #44]	; 0x2c
   40df0:	cmp	r2, #0
   40df4:	bne	40f24 <fputs@plt+0x2fe34>
   40df8:	tst	r1, #256	; 0x100
   40dfc:	beq	40e54 <fputs@plt+0x2fd64>
   40e00:	ldr	r2, [r3, #12]
   40e04:	cmp	r2, #0
   40e08:	beq	40e6c <fputs@plt+0x2fd7c>
   40e0c:	ldr	ip, [r2, #4]
   40e10:	tst	ip, #256	; 0x100
   40e14:	beq	40e6c <fputs@plt+0x2fd7c>
   40e18:	mov	r1, ip
   40e1c:	mov	r3, r2
   40e20:	tst	r1, #512	; 0x200
   40e24:	ldrb	r2, [r3]
   40e28:	bne	40e54 <fputs@plt+0x2fd64>
   40e2c:	cmp	r2, #156	; 0x9c
   40e30:	cmpne	r2, #38	; 0x26
   40e34:	bne	40dd0 <fputs@plt+0x2fce0>
   40e38:	ldr	r3, [r3, #12]
   40e3c:	cmp	r3, #0
   40e40:	beq	40e54 <fputs@plt+0x2fd64>
   40e44:	ldr	r1, [r3, #4]
   40e48:	ldrb	r2, [r3]
   40e4c:	tst	r1, #512	; 0x200
   40e50:	beq	40e2c <fputs@plt+0x2fd3c>
   40e54:	mov	r5, #0
   40e58:	mov	r0, r5
   40e5c:	ldrd	r4, [sp]
   40e60:	ldr	r6, [sp, #8]
   40e64:	add	sp, sp, #12
   40e68:	pop	{pc}		; (ldr pc, [sp], #4)
   40e6c:	ldr	r2, [r3, #20]
   40e70:	ldr	r3, [r3, #16]
   40e74:	cmp	r2, #0
   40e78:	beq	40e3c <fputs@plt+0x2fd4c>
   40e7c:	tst	r1, #2048	; 0x800
   40e80:	bne	40e3c <fputs@plt+0x2fd4c>
   40e84:	ldr	r5, [r2]
   40e88:	cmp	r5, #0
   40e8c:	ble	40e3c <fputs@plt+0x2fd4c>
   40e90:	ldr	lr, [r2, #4]
   40e94:	ldr	r2, [lr]
   40e98:	ldr	ip, [r2, #4]
   40e9c:	ands	r1, ip, #256	; 0x100
   40ea0:	beq	40eb8 <fputs@plt+0x2fdc8>
   40ea4:	b	40e18 <fputs@plt+0x2fd28>
   40ea8:	ldr	r2, [lr, #20]!
   40eac:	ldr	ip, [r2, #4]
   40eb0:	tst	ip, #256	; 0x100
   40eb4:	bne	40e18 <fputs@plt+0x2fd28>
   40eb8:	add	r1, r1, #1
   40ebc:	cmp	r1, r5
   40ec0:	bne	40ea8 <fputs@plt+0x2fdb8>
   40ec4:	b	40e3c <fputs@plt+0x2fd4c>
   40ec8:	ldrb	r2, [r3, #38]	; 0x26
   40ecc:	cmp	r2, #95	; 0x5f
   40ed0:	bne	40dec <fputs@plt+0x2fcfc>
   40ed4:	ldrb	r1, [r0, #66]	; 0x42
   40ed8:	mov	r2, #0
   40edc:	mov	r0, r4
   40ee0:	ldr	r3, [r3, #8]
   40ee4:	bl	3f504 <fputs@plt+0x2e414>
   40ee8:	mov	r5, r0
   40eec:	cmp	r5, #0
   40ef0:	beq	40e54 <fputs@plt+0x2fd64>
   40ef4:	ldr	r1, [r4]
   40ef8:	mov	r0, r4
   40efc:	mov	r2, r5
   40f00:	ldr	r3, [r5]
   40f04:	ldrb	r1, [r1, #66]	; 0x42
   40f08:	bl	3f504 <fputs@plt+0x2e414>
   40f0c:	cmp	r0, #0
   40f10:	bne	40e58 <fputs@plt+0x2fd68>
   40f14:	b	40e54 <fputs@plt+0x2fd64>
   40f18:	cmp	r2, #62	; 0x3e
   40f1c:	bne	40df8 <fputs@plt+0x2fd08>
   40f20:	b	40dec <fputs@plt+0x2fcfc>
   40f24:	ldrsh	r3, [r3, #32]
   40f28:	cmp	r3, #0
   40f2c:	blt	40e54 <fputs@plt+0x2fd64>
   40f30:	ldr	r2, [r2, #4]
   40f34:	ldrb	r5, [r0, #66]	; 0x42
   40f38:	add	r3, r2, r3, lsl #4
   40f3c:	ldr	r1, [r3, #8]
   40f40:	cmp	r1, #0
   40f44:	beq	40f68 <fputs@plt+0x2fe78>
   40f48:	mov	r2, #0
   40f4c:	bl	24214 <fputs@plt+0x13124>
   40f50:	cmp	r0, #0
   40f54:	beq	40e54 <fputs@plt+0x2fd64>
   40f58:	mov	r3, #20
   40f5c:	mla	r5, r3, r5, r0
   40f60:	sub	r5, r5, #20
   40f64:	b	40eec <fputs@plt+0x2fdfc>
   40f68:	ldr	r0, [r0, #8]
   40f6c:	b	40f50 <fputs@plt+0x2fe60>
   40f70:	strd	r4, [sp, #-16]!
   40f74:	str	r6, [sp, #8]
   40f78:	str	lr, [sp, #12]
   40f7c:	ldr	lr, [r1, #4]
   40f80:	tst	lr, #256	; 0x100
   40f84:	bne	40fd8 <fputs@plt+0x2fee8>
   40f88:	cmp	r2, #0
   40f8c:	mov	r3, r1
   40f90:	mov	r5, r0
   40f94:	beq	40fa8 <fputs@plt+0x2feb8>
   40f98:	ldr	r1, [r2, #4]
   40f9c:	tst	r1, #256	; 0x100
   40fa0:	movne	r1, r2
   40fa4:	bne	40fd8 <fputs@plt+0x2fee8>
   40fa8:	mov	r1, r3
   40fac:	mov	r0, r5
   40fb0:	mov	r4, r2
   40fb4:	bl	40da0 <fputs@plt+0x2fcb0>
   40fb8:	cmp	r0, #0
   40fbc:	beq	40fd0 <fputs@plt+0x2fee0>
   40fc0:	ldrd	r4, [sp]
   40fc4:	ldr	r6, [sp, #8]
   40fc8:	add	sp, sp, #12
   40fcc:	pop	{pc}		; (ldr pc, [sp], #4)
   40fd0:	mov	r1, r4
   40fd4:	mov	r0, r5
   40fd8:	ldrd	r4, [sp]
   40fdc:	ldr	r6, [sp, #8]
   40fe0:	ldr	lr, [sp, #12]
   40fe4:	add	sp, sp, #16
   40fe8:	b	40da0 <fputs@plt+0x2fcb0>
   40fec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   40ff0:	ldr	r5, [r0, #24]
   40ff4:	strd	r6, [sp, #8]
   40ff8:	strd	r8, [sp, #16]
   40ffc:	strd	sl, [sp, #24]
   41000:	str	lr, [sp, #32]
   41004:	sub	sp, sp, #28
   41008:	ldrb	r3, [r0, #18]
   4100c:	ldrb	r2, [r0, #17]
   41010:	cmp	r2, r3
   41014:	bcc	411f8 <fputs@plt+0x30108>
   41018:	ldr	r1, [pc, #928]	; 413c0 <fputs@plt+0x302d0>
   4101c:	mov	r7, r0
   41020:	add	r1, pc, r1
   41024:	str	r1, [sp, #4]
   41028:	add	r1, r0, #72	; 0x48
   4102c:	str	r1, [sp, #12]
   41030:	ldr	r1, [pc, #908]	; 413c4 <fputs@plt+0x302d4>
   41034:	add	r1, pc, r1
   41038:	str	r1, [sp, #8]
   4103c:	add	r1, r7, r3, lsl #1
   41040:	add	r3, r7, r3, lsl #2
   41044:	ldrsh	r8, [r1, #70]	; 0x46
   41048:	ldr	r6, [r3, #24]
   4104c:	cmn	r8, #2
   41050:	beq	412d4 <fputs@plt+0x301e4>
   41054:	ldr	r9, [r7, #4]
   41058:	ldrb	fp, [r7, #18]
   4105c:	cmp	r9, #0
   41060:	beq	411d8 <fputs@plt+0x300e8>
   41064:	ldr	sl, [r9, #12]
   41068:	add	r4, r5, r5, lsl #1
   4106c:	ldr	r3, [r9, #20]
   41070:	cmp	sl, r5
   41074:	add	r4, r3, r4, lsl #4
   41078:	bgt	41090 <fputs@plt+0x2ffa0>
   4107c:	b	411c0 <fputs@plt+0x300d0>
   41080:	add	r5, r5, #1
   41084:	add	r4, r4, #48	; 0x30
   41088:	cmp	sl, r5
   4108c:	ble	411bc <fputs@plt+0x300cc>
   41090:	ldr	r3, [r4, #8]
   41094:	cmp	r3, r6
   41098:	bne	41080 <fputs@plt+0x2ff90>
   4109c:	ldr	r3, [r4, #12]
   410a0:	cmp	r3, r8
   410a4:	bne	41080 <fputs@plt+0x2ff90>
   410a8:	cmn	r8, #2
   410ac:	beq	41200 <fputs@plt+0x30110>
   410b0:	cmp	fp, #1
   410b4:	bls	410c8 <fputs@plt+0x2ffd8>
   410b8:	ldr	r3, [r4]
   410bc:	ldr	r3, [r3, #4]
   410c0:	tst	r3, #1
   410c4:	bne	41080 <fputs@plt+0x2ff90>
   410c8:	ldrh	r2, [r4, #18]
   410cc:	tst	r2, #2048	; 0x800
   410d0:	beq	410e0 <fputs@plt+0x2fff0>
   410d4:	ldrb	r1, [r7, #17]
   410d8:	cmp	r1, #10
   410dc:	bls	41238 <fputs@plt+0x30148>
   410e0:	ldr	r3, [r7, #20]
   410e4:	tst	r2, r3
   410e8:	beq	411a8 <fputs@plt+0x300b8>
   410ec:	ldr	r3, [r7, #8]
   410f0:	cmp	r3, #0
   410f4:	beq	41100 <fputs@plt+0x30010>
   410f8:	tst	r2, #256	; 0x100
   410fc:	beq	41164 <fputs@plt+0x30074>
   41100:	tst	r2, #130	; 0x82
   41104:	beq	4113c <fputs@plt+0x3004c>
   41108:	ldr	r3, [r4]
   4110c:	ldr	r3, [r3, #16]
   41110:	ldrb	r2, [r3]
   41114:	cmp	r2, #152	; 0x98
   41118:	bne	4113c <fputs@plt+0x3004c>
   4111c:	ldr	r1, [r3, #28]
   41120:	ldr	r2, [r7, #28]
   41124:	cmp	r1, r2
   41128:	bne	4113c <fputs@plt+0x3004c>
   4112c:	ldrsh	r2, [r3, #32]
   41130:	ldrsh	r3, [r7, #72]	; 0x48
   41134:	cmp	r2, r3
   41138:	beq	411a4 <fputs@plt+0x300b4>
   4113c:	add	r5, r5, #1
   41140:	str	r5, [r7, #24]
   41144:	mov	r0, r4
   41148:	add	sp, sp, #28
   4114c:	ldrd	r4, [sp]
   41150:	ldrd	r6, [sp, #8]
   41154:	ldrd	r8, [sp, #16]
   41158:	ldrd	sl, [sp, #24]
   4115c:	add	sp, sp, #32
   41160:	pop	{pc}		; (ldr pc, [sp], #4)
   41164:	ldr	r2, [r9]
   41168:	ldr	fp, [r4]
   4116c:	ldrb	sl, [r7, #16]
   41170:	ldr	r3, [r2]
   41174:	mov	r0, fp
   41178:	str	r3, [sp, #16]
   4117c:	bl	16918 <fputs@plt+0x5828>
   41180:	cmp	r0, #65	; 0x41
   41184:	beq	412e4 <fputs@plt+0x301f4>
   41188:	cmp	r0, #66	; 0x42
   4118c:	bne	41364 <fputs@plt+0x30274>
   41190:	sub	sl, sl, #66	; 0x42
   41194:	clz	sl, sl
   41198:	lsr	sl, sl, #5
   4119c:	cmp	sl, #0
   411a0:	bne	412e4 <fputs@plt+0x301f4>
   411a4:	ldrb	fp, [r7, #18]
   411a8:	add	r5, r5, #1
   411ac:	add	r4, r4, #48	; 0x30
   411b0:	ldr	sl, [r9, #12]
   411b4:	cmp	sl, r5
   411b8:	bgt	41090 <fputs@plt+0x2ffa0>
   411bc:	ldr	r9, [r7, #4]
   411c0:	mov	r5, #0
   411c4:	ldr	r9, [r9, #4]
   411c8:	cmp	r9, r5
   411cc:	str	r9, [r7, #4]
   411d0:	bne	41064 <fputs@plt+0x2ff74>
   411d4:	ldrb	r2, [r7, #17]
   411d8:	add	r3, fp, #1
   411dc:	mov	r5, #0
   411e0:	ldr	r1, [r7]
   411e4:	uxtb	r3, r3
   411e8:	cmp	r2, r3
   411ec:	str	r1, [r7, #4]
   411f0:	strb	r3, [r7, #18]
   411f4:	bcs	4103c <fputs@plt+0x2ff4c>
   411f8:	mov	r4, #0
   411fc:	b	41144 <fputs@plt+0x30054>
   41200:	ldr	r3, [r4]
   41204:	ldr	r1, [r7, #12]
   41208:	ldr	r0, [r3, #12]
   4120c:	cmp	r0, #0
   41210:	cmpne	r1, #0
   41214:	beq	4122c <fputs@plt+0x3013c>
   41218:	mov	r2, r6
   4121c:	bl	1f60c <fputs@plt+0xe51c>
   41220:	cmp	r0, #0
   41224:	bne	41080 <fputs@plt+0x2ff90>
   41228:	b	410b0 <fputs@plt+0x2ffc0>
   4122c:	cmp	r0, r1
   41230:	bne	41080 <fputs@plt+0x2ff90>
   41234:	b	410b0 <fputs@plt+0x2ffc0>
   41238:	ldr	r3, [r4]
   4123c:	ldr	r3, [r3, #16]
   41240:	b	41258 <fputs@plt+0x30168>
   41244:	tst	r0, #262144	; 0x40000
   41248:	ldrne	r3, [r3, #20]
   4124c:	ldreq	r3, [r3, #12]
   41250:	ldrne	r3, [r3, #4]
   41254:	ldrne	r3, [r3]
   41258:	cmp	r3, #0
   4125c:	beq	413b4 <fputs@plt+0x302c4>
   41260:	ldr	r0, [r3, #4]
   41264:	tst	r0, #4096	; 0x1000
   41268:	bne	41244 <fputs@plt+0x30154>
   4126c:	ldrb	r0, [r3]
   41270:	cmp	r0, #152	; 0x98
   41274:	bne	410e0 <fputs@plt+0x2fff0>
   41278:	cmp	r1, #0
   4127c:	ldr	sl, [r3, #28]
   41280:	beq	41394 <fputs@plt+0x302a4>
   41284:	add	ip, r7, #24
   41288:	mov	r0, #0
   4128c:	str	r2, [sp, #16]
   41290:	str	r4, [sp, #20]
   41294:	ldr	r4, [sp, #12]
   41298:	b	412a8 <fputs@plt+0x301b8>
   4129c:	add	r0, r0, #1
   412a0:	cmp	r0, r1
   412a4:	beq	4138c <fputs@plt+0x3029c>
   412a8:	ldr	r2, [ip, #4]!
   412ac:	cmp	r2, sl
   412b0:	bne	4129c <fputs@plt+0x301ac>
   412b4:	lsl	r2, r0, #1
   412b8:	ldrsh	lr, [r3, #32]
   412bc:	ldrsh	r2, [r4, r2]
   412c0:	cmp	r2, lr
   412c4:	bne	4129c <fputs@plt+0x301ac>
   412c8:	ldr	r2, [sp, #16]
   412cc:	ldr	r4, [sp, #20]
   412d0:	b	410e0 <fputs@plt+0x2fff0>
   412d4:	ldr	r3, [r7, #12]
   412d8:	cmp	r3, #0
   412dc:	bne	41054 <fputs@plt+0x2ff64>
   412e0:	b	411f8 <fputs@plt+0x30108>
   412e4:	ldr	r1, [fp, #12]
   412e8:	ldr	r2, [fp, #16]
   412ec:	ldr	r0, [sp, #16]
   412f0:	bl	40f70 <fputs@plt+0x2fe80>
   412f4:	cmp	r0, #0
   412f8:	beq	41374 <fputs@plt+0x30284>
   412fc:	ldr	r0, [r0]
   41300:	ldr	r1, [r7, #8]
   41304:	ldr	lr, [sp, #4]
   41308:	ldrb	r2, [r0]
   4130c:	ldrb	r3, [r1]
   41310:	add	ip, lr, r2
   41314:	ldrb	ip, [ip, #336]	; 0x150
   41318:	add	r3, lr, r3
   4131c:	ldrb	r3, [r3, #336]	; 0x150
   41320:	cmp	r3, ip
   41324:	bne	411a4 <fputs@plt+0x300b4>
   41328:	cmp	r2, #0
   4132c:	ldrne	ip, [sp, #8]
   41330:	bne	41340 <fputs@plt+0x30250>
   41334:	b	41384 <fputs@plt+0x30294>
   41338:	cmp	r2, #0
   4133c:	beq	41384 <fputs@plt+0x30294>
   41340:	ldrb	r2, [r0, #1]!
   41344:	ldrb	r3, [r1, #1]!
   41348:	add	lr, ip, r2
   4134c:	ldrb	lr, [lr, #336]	; 0x150
   41350:	add	r3, ip, r3
   41354:	ldrb	r3, [r3, #336]	; 0x150
   41358:	cmp	lr, r3
   4135c:	beq	41338 <fputs@plt+0x30248>
   41360:	b	411a4 <fputs@plt+0x300b4>
   41364:	cmp	sl, #66	; 0x42
   41368:	movls	sl, #0
   4136c:	movhi	sl, #1
   41370:	b	4119c <fputs@plt+0x300ac>
   41374:	ldr	r3, [sp, #16]
   41378:	ldr	r3, [r3]
   4137c:	ldr	r0, [r3, #8]
   41380:	b	412fc <fputs@plt+0x3020c>
   41384:	ldrh	r2, [r4, #18]
   41388:	b	41100 <fputs@plt+0x30010>
   4138c:	ldr	r2, [sp, #16]
   41390:	ldr	r4, [sp, #20]
   41394:	add	ip, r7, r1, lsl #2
   41398:	add	r0, r1, #1
   4139c:	ldrh	r3, [r3, #32]
   413a0:	add	r1, r7, r1, lsl #1
   413a4:	str	sl, [ip, #28]
   413a8:	strh	r3, [r1, #72]	; 0x48
   413ac:	strb	r0, [r7, #17]
   413b0:	b	410e0 <fputs@plt+0x2fff0>
   413b4:	mov	r3, #0
   413b8:	ldrb	r3, [r3]
   413bc:	udf	#0
   413c0:	andeq	r4, r5, r8, asr #21
   413c4:			; <UNDEFINED> instruction: 0x00054ab4
   413c8:	strd	r4, [sp, #-12]!
   413cc:	mov	ip, r0
   413d0:	mov	r0, #0
   413d4:	str	lr, [sp, #8]
   413d8:	ldr	lr, [sp, #16]
   413dc:	str	r1, [ip]
   413e0:	str	r1, [ip, #4]
   413e4:	str	r0, [ip, #12]
   413e8:	cmp	lr, r0
   413ec:	ldr	r0, [sp, #12]
   413f0:	beq	414ac <fputs@plt+0x303bc>
   413f4:	ldr	r4, [lr, #4]
   413f8:	lsl	r1, r3, #1
   413fc:	ldrsh	r1, [r4, r1]
   41400:	cmn	r1, #2
   41404:	beq	41484 <fputs@plt+0x30394>
   41408:	ldr	r4, [lr, #12]
   4140c:	ldrsh	r5, [r4, #32]
   41410:	cmp	r5, r1
   41414:	beq	41470 <fputs@plt+0x30380>
   41418:	cmp	r1, #0
   4141c:	blt	41474 <fputs@plt+0x30384>
   41420:	ldr	r4, [r4, #4]
   41424:	add	r4, r4, r1, lsl #4
   41428:	ldrb	r4, [r4, #13]
   4142c:	strb	r4, [ip, #16]
   41430:	ldr	lr, [lr, #32]
   41434:	ldr	r3, [lr, r3, lsl #2]
   41438:	str	r3, [ip, #8]
   4143c:	mov	r3, #1
   41440:	mov	lr, #0
   41444:	strb	r3, [ip, #17]
   41448:	strb	r3, [ip, #18]
   4144c:	str	r0, [ip, #20]
   41450:	mov	r0, ip
   41454:	str	lr, [ip, #24]
   41458:	str	r2, [ip, #28]
   4145c:	strh	r1, [ip, #72]	; 0x48
   41460:	ldrd	r4, [sp]
   41464:	ldr	lr, [sp, #8]
   41468:	add	sp, sp, #12
   4146c:	b	40fec <fputs@plt+0x2fefc>
   41470:	mvn	r1, #0
   41474:	mov	r3, #0
   41478:	str	r3, [ip, #8]
   4147c:	strb	r3, [ip, #16]
   41480:	b	4143c <fputs@plt+0x3034c>
   41484:	ldr	r5, [lr, #40]	; 0x28
   41488:	add	r4, r3, r3, lsl #2
   4148c:	ldr	r5, [r5, #4]
   41490:	ldr	r4, [r5, r4, lsl #2]
   41494:	str	r4, [ip, #12]
   41498:	ldr	r4, [lr, #12]
   4149c:	ldrsh	r5, [r4, #32]
   414a0:	cmp	r5, r1
   414a4:	bne	41418 <fputs@plt+0x30328>
   414a8:	b	41470 <fputs@plt+0x30380>
   414ac:	sxth	r1, r3
   414b0:	b	41474 <fputs@plt+0x30384>
   414b4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   414b8:	mov	r3, r2
   414bc:	mov	r2, r1
   414c0:	strd	r6, [sp, #8]
   414c4:	mov	r1, r0
   414c8:	strd	r8, [sp, #16]
   414cc:	str	sl, [sp, #24]
   414d0:	str	lr, [sp, #28]
   414d4:	sub	sp, sp, #104	; 0x68
   414d8:	add	r7, sp, #136	; 0x88
   414dc:	add	r6, sp, #8
   414e0:	ldm	r7, {r7, r8, r9, ip}
   414e4:	mov	r0, r6
   414e8:	stm	sp, {r9, ip}
   414ec:	bl	413c8 <fputs@plt+0x302d8>
   414f0:	subs	r1, r0, #0
   414f4:	beq	41560 <fputs@plt+0x30470>
   414f8:	and	r9, r9, #130	; 0x82
   414fc:	mov	sl, #0
   41500:	ldrd	r2, [r1, #32]
   41504:	mov	r0, r6
   41508:	and	r4, r2, r7
   4150c:	and	r5, r3, r8
   41510:	orrs	ip, r4, r5
   41514:	bne	41534 <fputs@plt+0x30444>
   41518:	orrs	r3, r2, r3
   4151c:	bne	4152c <fputs@plt+0x3043c>
   41520:	ldrh	r3, [r1, #18]
   41524:	tst	r3, r9
   41528:	bne	41560 <fputs@plt+0x30470>
   4152c:	cmp	sl, #0
   41530:	moveq	sl, r1
   41534:	bl	40fec <fputs@plt+0x2fefc>
   41538:	subs	r1, r0, #0
   4153c:	bne	41500 <fputs@plt+0x30410>
   41540:	mov	r0, sl
   41544:	add	sp, sp, #104	; 0x68
   41548:	ldrd	r4, [sp]
   4154c:	ldrd	r6, [sp, #8]
   41550:	ldrd	r8, [sp, #16]
   41554:	ldr	sl, [sp, #24]
   41558:	add	sp, sp, #28
   4155c:	pop	{pc}		; (ldr pc, [sp], #4)
   41560:	mov	sl, r1
   41564:	b	41540 <fputs@plt+0x30450>
   41568:	ldr	ip, [r0]
   4156c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   41570:	ldr	ip, [ip]
   41574:	ldr	ip, [ip]
   41578:	strd	r6, [sp, #8]
   4157c:	strd	r8, [sp, #16]
   41580:	strd	sl, [sp, #24]
   41584:	str	lr, [sp, #32]
   41588:	sub	sp, sp, #204	; 0xcc
   4158c:	str	ip, [sp, #88]	; 0x58
   41590:	ldrb	ip, [ip, #69]	; 0x45
   41594:	cmp	ip, #0
   41598:	movne	fp, #7
   4159c:	bne	4192c <fputs@plt+0x3083c>
   415a0:	ldr	r4, [r0, #12]
   415a4:	ldr	ip, [r4, #36]	; 0x24
   415a8:	tst	ip, #32
   415ac:	str	ip, [sp, #36]	; 0x24
   415b0:	movne	ip, #24
   415b4:	beq	41bbc <fputs@plt+0x30acc>
   415b8:	ldrb	lr, [r2, #55]	; 0x37
   415bc:	mov	r7, r2
   415c0:	add	r2, sp, #104	; 0x68
   415c4:	mov	r8, r0
   415c8:	mov	r0, r2
   415cc:	str	r2, [sp, #28]
   415d0:	mov	r9, r1
   415d4:	ldrh	r2, [r4, #42]	; 0x2a
   415d8:	str	r3, [sp, #64]	; 0x40
   415dc:	ldrh	r3, [r4, #24]
   415e0:	tst	lr, #4
   415e4:	bicne	ip, ip, #60	; 0x3c
   415e8:	str	r2, [sp, #92]	; 0x5c
   415ec:	ldrh	r2, [r4, #40]	; 0x28
   415f0:	str	r2, [sp, #24]
   415f4:	ldrsh	r2, [r4, #22]
   415f8:	str	r3, [sp, #40]	; 0x28
   415fc:	str	r2, [sp, #20]
   41600:	ldr	r2, [r4]
   41604:	str	r2, [sp, #44]	; 0x2c
   41608:	ldr	r2, [r4, #4]
   4160c:	str	ip, [sp]
   41610:	str	r7, [sp, #4]
   41614:	ldr	r1, [r8, #4]
   41618:	str	r2, [sp, #48]	; 0x30
   4161c:	ldr	r2, [r9, #44]	; 0x2c
   41620:	bl	413c8 <fputs@plt+0x302d8>
   41624:	ldr	r3, [r7, #8]
   41628:	mov	r6, r0
   4162c:	mov	r0, #0
   41630:	strh	r0, [r4, #18]
   41634:	ldrsh	r3, [r3]
   41638:	cmp	r3, #10
   4163c:	str	r3, [sp, #68]	; 0x44
   41640:	strle	r0, [sp, #76]	; 0x4c
   41644:	bgt	41d7c <fputs@plt+0x30c8c>
   41648:	cmp	r6, #0
   4164c:	beq	41d98 <fputs@plt+0x30ca8>
   41650:	ldr	r2, [sp, #40]	; 0x28
   41654:	mov	r3, #0
   41658:	str	r3, [sp, #80]	; 0x50
   4165c:	str	r3, [sp, #84]	; 0x54
   41660:	ldr	r3, [sp, #24]
   41664:	lsl	r2, r2, #1
   41668:	str	r2, [sp, #52]	; 0x34
   4166c:	mov	r2, #1
   41670:	movt	r2, #1
   41674:	add	r3, r3, #1
   41678:	str	r3, [sp, #72]	; 0x48
   4167c:	str	r2, [sp, #96]	; 0x60
   41680:	ldrh	fp, [r6, #18]
   41684:	cmp	fp, #256	; 0x100
   41688:	beq	4194c <fputs@plt+0x3085c>
   4168c:	ldr	sl, [r4, #8]
   41690:	ldrd	r2, [r6, #32]
   41694:	ldr	ip, [r4, #12]
   41698:	and	r1, r2, sl
   4169c:	str	r1, [sp, #8]
   416a0:	and	r1, r3, ip
   416a4:	str	r1, [sp, #12]
   416a8:	ldrd	r0, [sp, #8]
   416ac:	orrs	r1, r0, r1
   416b0:	bne	41990 <fputs@plt+0x308a0>
   416b4:	ldrh	r1, [r6, #20]
   416b8:	sub	r5, fp, #16
   416bc:	clz	r5, r5
   416c0:	lsr	r5, r5, #5
   416c4:	ands	r5, r5, r1, lsr #8
   416c8:	bne	41994 <fputs@plt+0x308a4>
   416cc:	ldr	r0, [sp, #40]	; 0x28
   416d0:	ldrh	r1, [r4, #44]	; 0x2c
   416d4:	strh	r0, [r4, #24]
   416d8:	ldr	r0, [sp, #36]	; 0x24
   416dc:	str	r0, [r4, #36]	; 0x24
   416e0:	ldr	r0, [sp, #24]
   416e4:	strh	r0, [r4, #40]	; 0x28
   416e8:	ldr	r0, [sp, #72]	; 0x48
   416ec:	cmp	r0, r1
   416f0:	ble	4199c <fputs@plt+0x308ac>
   416f4:	mov	r2, r0
   416f8:	mov	r1, r4
   416fc:	ldr	r0, [sp, #88]	; 0x58
   41700:	bl	23a8c <fputs@plt+0x1299c>
   41704:	cmp	r0, #0
   41708:	bne	41d98 <fputs@plt+0x30ca8>
   4170c:	ldrh	lr, [r4, #40]	; 0x28
   41710:	ldr	sl, [r4, #8]
   41714:	ldr	ip, [r4, #12]
   41718:	ldrd	r2, [r6, #32]
   4171c:	ldr	r1, [r4, #36]	; 0x24
   41720:	ldr	r5, [sp, #44]	; 0x2c
   41724:	ldr	r0, [r4, #48]	; 0x30
   41728:	orr	r2, r5, r2
   4172c:	ldr	r5, [sp, #48]	; 0x30
   41730:	bic	r2, r2, sl
   41734:	ands	sl, fp, #1
   41738:	orr	r3, r5, r3
   4173c:	add	r5, lr, #1
   41740:	bic	r3, r3, ip
   41744:	uxth	ip, r5
   41748:	strh	ip, [r4, #40]	; 0x28
   4174c:	str	r6, [r0, lr, lsl #2]
   41750:	strd	r2, [r4]
   41754:	beq	419a8 <fputs@plt+0x308b8>
   41758:	ldr	r0, [r6]
   4175c:	orr	r3, r1, #4
   41760:	and	r2, r1, #2
   41764:	ldrsh	r5, [r4, #22]
   41768:	ldr	r1, [r0, #4]
   4176c:	str	r3, [r4, #36]	; 0x24
   41770:	tst	r1, #2048	; 0x800
   41774:	movne	sl, #46	; 0x2e
   41778:	bne	41794 <fputs@plt+0x306a4>
   4177c:	ldr	sl, [r0, #20]
   41780:	cmp	sl, #0
   41784:	beq	41794 <fputs@plt+0x306a4>
   41788:	ldr	sl, [sl]
   4178c:	cmp	sl, #0
   41790:	bne	41c08 <fputs@plt+0x30b18>
   41794:	cmp	r2, #0
   41798:	bne	41a10 <fputs@plt+0x30920>
   4179c:	ldrh	r3, [r4, #24]
   417a0:	uxth	r5, r5
   417a4:	ldrsh	r2, [r6, #16]
   417a8:	add	r3, r3, #1
   417ac:	uxth	r3, r3
   417b0:	cmp	r2, #0
   417b4:	strh	r3, [r4, #24]
   417b8:	ble	41ad4 <fputs@plt+0x309e4>
   417bc:	ldr	r1, [r7, #8]
   417c0:	lsl	r2, r3, #1
   417c4:	tst	fp, #256	; 0x100
   417c8:	ldr	r3, [r4, #36]	; 0x24
   417cc:	add	r0, r1, r2
   417d0:	ldrh	r2, [r1, r2]
   417d4:	ldrh	r1, [r0, #-2]
   417d8:	sub	r2, r2, r1
   417dc:	add	r5, r5, r2
   417e0:	uxth	r5, r5
   417e4:	sxth	r6, r5
   417e8:	strh	r6, [r4, #22]
   417ec:	beq	41800 <fputs@plt+0x30710>
   417f0:	add	r5, r5, #10
   417f4:	uxth	r5, r5
   417f8:	sxth	r6, r5
   417fc:	strh	r6, [r4, #22]
   41800:	ldr	r1, [r9, #16]
   41804:	str	r3, [sp, #32]
   41808:	ldrsh	r2, [r7, #48]	; 0x30
   4180c:	ldr	r0, [sp, #76]	; 0x4c
   41810:	ldrsh	r1, [r1, #40]	; 0x28
   41814:	rsb	r2, r2, r2, lsl #4
   41818:	sdiv	r1, r2, r1
   4181c:	add	r1, r1, #1
   41820:	add	r1, r5, r1
   41824:	sxth	r1, r1
   41828:	bl	1a334 <fputs@plt+0x9244>
   4182c:	ldr	r3, [sp, #32]
   41830:	mov	r1, r0
   41834:	tst	r3, #320	; 0x140
   41838:	bne	4184c <fputs@plt+0x3075c>
   4183c:	add	r1, r5, #16
   41840:	sxth	r1, r1
   41844:	bl	1a334 <fputs@plt+0x9244>
   41848:	mov	r1, r0
   4184c:	ldr	r3, [sp, #64]	; 0x40
   41850:	mov	r2, r4
   41854:	ldr	ip, [r8, #4]
   41858:	add	sl, sl, r3
   4185c:	ldr	r3, [sp, #68]	; 0x44
   41860:	uxth	sl, sl
   41864:	add	r1, sl, r1
   41868:	add	r5, sl, r5
   4186c:	ldr	r0, [ip, #12]
   41870:	strh	r1, [r4, #20]
   41874:	add	r1, ip, #20
   41878:	strh	r5, [r4, #22]
   4187c:	bl	1d448 <fputs@plt+0xc358>
   41880:	mov	r2, r4
   41884:	ldr	r0, [r8]
   41888:	ldr	r1, [r8, #16]
   4188c:	bl	23b0c <fputs@plt+0x12a1c>
   41890:	ldr	r3, [r4, #36]	; 0x24
   41894:	mov	fp, r0
   41898:	ldr	r2, [sp, #20]
   4189c:	tst	r3, #2
   418a0:	movne	r6, r2
   418a4:	tst	r3, #16
   418a8:	strh	r6, [r4, #22]
   418ac:	bne	418c0 <fputs@plt+0x307d0>
   418b0:	ldrh	r2, [r4, #24]
   418b4:	ldrh	r3, [r7, #52]	; 0x34
   418b8:	cmp	r2, r3
   418bc:	bcc	41b24 <fputs@plt+0x30a34>
   418c0:	ldr	r3, [sp, #20]
   418c4:	clz	r5, fp
   418c8:	lsr	r5, r5, #5
   418cc:	strh	r3, [r4, #22]
   418d0:	ldr	r0, [sp, #28]
   418d4:	bl	40fec <fputs@plt+0x2fefc>
   418d8:	cmp	r0, #0
   418dc:	mov	r6, r0
   418e0:	moveq	r5, #0
   418e4:	cmp	r5, #0
   418e8:	bne	41680 <fputs@plt+0x30590>
   418ec:	ldr	r3, [sp, #40]	; 0x28
   418f0:	ldr	r1, [sp, #44]	; 0x2c
   418f4:	ldr	r2, [sp, #92]	; 0x5c
   418f8:	str	r1, [r4]
   418fc:	strh	r3, [r4, #24]
   41900:	cmp	r3, r2
   41904:	ldr	r3, [sp, #36]	; 0x24
   41908:	ldr	r1, [sp, #48]	; 0x30
   4190c:	strh	r2, [r4, #42]	; 0x2a
   41910:	str	r1, [r4, #4]
   41914:	str	r3, [r4, #36]	; 0x24
   41918:	ldr	r1, [sp, #20]
   4191c:	ldr	r3, [sp, #24]
   41920:	strh	r1, [r4, #22]
   41924:	strh	r3, [r4, #40]	; 0x28
   41928:	beq	41c68 <fputs@plt+0x30b78>
   4192c:	mov	r0, fp
   41930:	add	sp, sp, #204	; 0xcc
   41934:	ldrd	r4, [sp]
   41938:	ldrd	r6, [sp, #8]
   4193c:	ldrd	r8, [sp, #16]
   41940:	ldrd	sl, [sp, #24]
   41944:	add	sp, sp, #32
   41948:	pop	{pc}		; (ldr pc, [sp], #4)
   4194c:	ldr	r3, [r7, #4]
   41950:	ldr	r2, [sp, #52]	; 0x34
   41954:	ldrsh	r3, [r3, r2]
   41958:	cmp	r3, #0
   4195c:	bge	41ab4 <fputs@plt+0x309c4>
   41960:	cmn	r3, #1
   41964:	beq	41990 <fputs@plt+0x308a0>
   41968:	ldr	sl, [r4, #8]
   4196c:	ldrd	r2, [r6, #32]
   41970:	ldr	ip, [r4, #12]
   41974:	and	r1, sl, r2
   41978:	str	r1, [sp, #56]	; 0x38
   4197c:	and	r1, ip, r3
   41980:	str	r1, [sp, #60]	; 0x3c
   41984:	ldrd	r0, [sp, #56]	; 0x38
   41988:	orrs	r1, r0, r1
   4198c:	beq	416cc <fputs@plt+0x305dc>
   41990:	mov	r5, #1
   41994:	mov	fp, #0
   41998:	b	418d0 <fputs@plt+0x307e0>
   4199c:	ldr	lr, [sp, #24]
   419a0:	ldr	r1, [sp, #36]	; 0x24
   419a4:	b	41720 <fputs@plt+0x30630>
   419a8:	ands	r2, fp, #130	; 0x82
   419ac:	beq	41b04 <fputs@plt+0x30a14>
   419b0:	ldr	r2, [r7, #4]
   419b4:	orr	r3, r1, #1
   419b8:	ldr	r0, [sp, #52]	; 0x34
   419bc:	ldrsh	r5, [r4, #22]
   419c0:	ldrsh	ip, [r2, r0]
   419c4:	str	r3, [r4, #36]	; 0x24
   419c8:	cmn	ip, #1
   419cc:	beq	41c4c <fputs@plt+0x30b5c>
   419d0:	ldr	r0, [sp, #64]	; 0x40
   419d4:	cmp	ip, #0
   419d8:	movle	r2, #0
   419dc:	movgt	r2, #1
   419e0:	cmp	r0, #0
   419e4:	movne	r2, #0
   419e8:	cmp	r2, #0
   419ec:	beq	41a04 <fputs@plt+0x30914>
   419f0:	ldrh	r2, [r7, #50]	; 0x32
   419f4:	ldr	r0, [sp, #40]	; 0x28
   419f8:	sub	r2, r2, #1
   419fc:	cmp	r0, r2
   41a00:	beq	41c2c <fputs@plt+0x30b3c>
   41a04:	and	r2, r1, #2
   41a08:	cmp	r2, #0
   41a0c:	beq	4179c <fputs@plt+0x306ac>
   41a10:	ldr	r2, [sp, #80]	; 0x50
   41a14:	mov	r1, r5
   41a18:	cmp	r2, #0
   41a1c:	beq	41c60 <fputs@plt+0x30b70>
   41a20:	ldr	r2, [sp, #80]	; 0x50
   41a24:	uxth	r5, r5
   41a28:	ldrsh	r2, [r2, #16]
   41a2c:	cmp	r2, #0
   41a30:	addle	r5, r5, r2
   41a34:	subgt	r5, r5, #20
   41a38:	mov	r2, #1
   41a3c:	sxth	r5, r5
   41a40:	ldr	r0, [sp, #84]	; 0x54
   41a44:	cmp	r0, #0
   41a48:	beq	41a90 <fputs@plt+0x309a0>
   41a4c:	ldr	ip, [sp, #80]	; 0x50
   41a50:	uxth	r5, r5
   41a54:	add	r2, r2, #1
   41a58:	ldr	r0, [sp, #84]	; 0x54
   41a5c:	ldrsh	r0, [r0, #16]
   41a60:	cmp	r0, #0
   41a64:	addle	r5, r5, r0
   41a68:	subgt	r5, r5, #20
   41a6c:	cmp	ip, #0
   41a70:	sxth	r5, r5
   41a74:	beq	41a90 <fputs@plt+0x309a0>
   41a78:	ldrsh	ip, [ip, #16]
   41a7c:	cmp	ip, #0
   41a80:	ble	41a90 <fputs@plt+0x309a0>
   41a84:	cmp	r0, #0
   41a88:	subgt	r5, r5, #20
   41a8c:	sxthgt	r5, r5
   41a90:	cmp	r5, #10
   41a94:	sub	r2, r1, r2
   41a98:	movlt	r5, #10
   41a9c:	cmp	r5, r2
   41aa0:	movlt	r2, r5
   41aa4:	sxth	r6, r2
   41aa8:	uxth	r5, r2
   41aac:	strh	r6, [r4, #22]
   41ab0:	b	41800 <fputs@plt+0x30710>
   41ab4:	ldr	r2, [r7, #12]
   41ab8:	ldr	r2, [r2, #4]
   41abc:	add	r3, r2, r3, lsl #4
   41ac0:	ldrb	r3, [r3, #12]
   41ac4:	cmp	r3, #0
   41ac8:	beq	41968 <fputs@plt+0x30878>
   41acc:	mov	r5, #1
   41ad0:	b	41994 <fputs@plt+0x308a4>
   41ad4:	ldr	r1, [r7, #4]
   41ad8:	ldr	r0, [sp, #52]	; 0x34
   41adc:	ldrsh	r1, [r1, r0]
   41ae0:	cmp	r1, #0
   41ae4:	blt	417bc <fputs@plt+0x306cc>
   41ae8:	sub	r5, r5, sl
   41aec:	ldr	r3, [r4, #36]	; 0x24
   41af0:	add	r5, r5, r2
   41af4:	uxth	r5, r5
   41af8:	sxth	r6, r5
   41afc:	strh	r6, [r4, #22]
   41b00:	b	41800 <fputs@plt+0x30710>
   41b04:	ands	sl, fp, #256	; 0x100
   41b08:	beq	41b3c <fputs@plt+0x30a4c>
   41b0c:	orr	r3, r1, #8
   41b10:	mov	sl, r2
   41b14:	ldrsh	r5, [r4, #22]
   41b18:	and	r2, r1, #2
   41b1c:	str	r3, [r4, #36]	; 0x24
   41b20:	b	41794 <fputs@plt+0x306a4>
   41b24:	sxth	r3, sl
   41b28:	mov	r2, r7
   41b2c:	mov	r1, r9
   41b30:	mov	r0, r8
   41b34:	bl	41568 <fputs@plt+0x30478>
   41b38:	b	418c0 <fputs@plt+0x307d0>
   41b3c:	tst	fp, #36	; 0x24
   41b40:	beq	41bd0 <fputs@plt+0x30ae0>
   41b44:	ldrh	r2, [r6, #20]
   41b48:	orr	r3, r1, #34	; 0x22
   41b4c:	str	r3, [r4, #36]	; 0x24
   41b50:	tst	r2, #256	; 0x100
   41b54:	beq	41da0 <fputs@plt+0x30cb0>
   41b58:	ldrh	r1, [r4, #44]	; 0x2c
   41b5c:	add	r2, ip, #1
   41b60:	add	lr, r6, #48	; 0x30
   41b64:	str	lr, [sp, #84]	; 0x54
   41b68:	cmp	r2, r1
   41b6c:	ble	41b94 <fputs@plt+0x30aa4>
   41b70:	mov	r1, r4
   41b74:	ldr	r0, [sp, #88]	; 0x58
   41b78:	bl	23a8c <fputs@plt+0x1299c>
   41b7c:	cmp	r0, #0
   41b80:	bne	41d98 <fputs@plt+0x30ca8>
   41b84:	ldrh	ip, [r4, #40]	; 0x28
   41b88:	ldr	r3, [r4, #36]	; 0x24
   41b8c:	ldr	r0, [r4, #48]	; 0x30
   41b90:	add	r2, ip, #1
   41b94:	orr	r1, r3, #16
   41b98:	tst	r3, #2
   41b9c:	ldrsh	r5, [r4, #22]
   41ba0:	add	r3, r6, #48	; 0x30
   41ba4:	strh	r2, [r4, #40]	; 0x28
   41ba8:	str	r3, [r0, ip, lsl #2]
   41bac:	str	r1, [r4, #36]	; 0x24
   41bb0:	bne	41ddc <fputs@plt+0x30cec>
   41bb4:	str	r6, [sp, #80]	; 0x50
   41bb8:	b	4179c <fputs@plt+0x306ac>
   41bbc:	ldrb	lr, [r1, #36]	; 0x24
   41bc0:	movw	ip, #447	; 0x1bf
   41bc4:	tst	lr, #8
   41bc8:	movne	ip, #63	; 0x3f
   41bcc:	b	415b8 <fputs@plt+0x304c8>
   41bd0:	orr	r3, r1, #18
   41bd4:	tst	r1, #32
   41bd8:	ldrsh	r5, [r4, #22]
   41bdc:	str	r3, [r4, #36]	; 0x24
   41be0:	beq	41db4 <fputs@plt+0x30cc4>
   41be4:	sub	ip, ip, #-1073741822	; 0xc0000002
   41be8:	mov	r1, r5
   41bec:	str	r6, [sp, #84]	; 0x54
   41bf0:	ldr	r2, [r0, ip, lsl #2]
   41bf4:	cmp	r2, #0
   41bf8:	str	r2, [sp, #80]	; 0x50
   41bfc:	moveq	sl, r2
   41c00:	bne	41a20 <fputs@plt+0x30930>
   41c04:	b	41a4c <fputs@plt+0x3095c>
   41c08:	mov	r0, sl
   41c0c:	asr	r1, sl, #31
   41c10:	str	r2, [sp, #32]
   41c14:	str	r3, [sp, #100]	; 0x64
   41c18:	bl	148bc <fputs@plt+0x37cc>
   41c1c:	uxth	sl, r0
   41c20:	ldr	r2, [sp, #32]
   41c24:	ldr	r3, [sp, #100]	; 0x64
   41c28:	b	41794 <fputs@plt+0x306a4>
   41c2c:	ldrb	r3, [r7, #55]	; 0x37
   41c30:	tst	r3, #8
   41c34:	bne	41c4c <fputs@plt+0x30b5c>
   41c38:	ldr	r3, [sp, #96]	; 0x60
   41c3c:	and	r2, r1, #2
   41c40:	orr	r3, r1, r3
   41c44:	str	r3, [r4, #36]	; 0x24
   41c48:	b	41794 <fputs@plt+0x306a4>
   41c4c:	orr	r3, r1, #4096	; 0x1000
   41c50:	and	r2, r1, #2
   41c54:	orr	r3, r3, #1
   41c58:	str	r3, [r4, #36]	; 0x24
   41c5c:	b	41794 <fputs@plt+0x306a4>
   41c60:	ldr	r2, [sp, #80]	; 0x50
   41c64:	b	41a40 <fputs@plt+0x30950>
   41c68:	ldr	r2, [sp, #40]	; 0x28
   41c6c:	ldrh	r3, [r7, #50]	; 0x32
   41c70:	add	r5, r2, #1
   41c74:	cmp	r5, r3
   41c78:	bge	4192c <fputs@plt+0x3083c>
   41c7c:	ldrb	r3, [r7, #55]	; 0x37
   41c80:	tst	r3, #64	; 0x40
   41c84:	bne	4192c <fputs@plt+0x3083c>
   41c88:	ldr	r3, [r7, #8]
   41c8c:	lsl	r5, r5, #1
   41c90:	ldrsh	r2, [r3, r5]
   41c94:	add	r3, r3, r5
   41c98:	cmp	r2, #41	; 0x29
   41c9c:	ble	4192c <fputs@plt+0x3083c>
   41ca0:	ldr	r2, [sp, #24]
   41ca4:	ldrh	r1, [r4, #44]	; 0x2c
   41ca8:	add	r2, r2, #1
   41cac:	cmp	r2, r1
   41cb0:	ble	41dc8 <fputs@plt+0x30cd8>
   41cb4:	mov	r1, r4
   41cb8:	ldr	r0, [sp, #88]	; 0x58
   41cbc:	bl	23a8c <fputs@plt+0x1299c>
   41cc0:	subs	fp, r0, #0
   41cc4:	bne	4192c <fputs@plt+0x3083c>
   41cc8:	ldrh	r3, [r4, #40]	; 0x28
   41ccc:	ldrh	r0, [r4, #24]
   41cd0:	ldrh	r1, [r4, #42]	; 0x2a
   41cd4:	mov	r2, r3
   41cd8:	ldr	r3, [r7, #8]
   41cdc:	str	r2, [sp, #24]
   41ce0:	add	r2, r2, #1
   41ce4:	ldrsh	lr, [r4, #22]
   41ce8:	ldr	ip, [r4, #36]	; 0x24
   41cec:	add	r3, r3, r5
   41cf0:	strh	r2, [r4, #40]	; 0x28
   41cf4:	add	r0, r0, #1
   41cf8:	add	r1, r1, #1
   41cfc:	ldr	r2, [sp, #64]	; 0x40
   41d00:	orr	r6, ip, #32768	; 0x8000
   41d04:	mov	ip, #0
   41d08:	strh	r0, [r4, #24]
   41d0c:	mov	r0, r8
   41d10:	mov	fp, ip
   41d14:	strh	r1, [r4, #42]	; 0x2a
   41d18:	mov	r1, r9
   41d1c:	ldrh	r5, [r3]
   41d20:	add	sl, r2, #5
   41d24:	mov	r2, r7
   41d28:	ldr	r8, [sp, #24]
   41d2c:	ldr	r7, [r4, #48]	; 0x30
   41d30:	ldrh	r3, [r3, #-2]
   41d34:	str	ip, [r7, r8, lsl #2]
   41d38:	add	ip, r5, lr
   41d3c:	str	r6, [r4, #36]	; 0x24
   41d40:	sub	ip, ip, r3
   41d44:	add	r3, r3, sl
   41d48:	sub	r3, r3, r5
   41d4c:	sxth	r3, r3
   41d50:	strh	ip, [r4, #22]
   41d54:	bl	41568 <fputs@plt+0x30478>
   41d58:	ldr	r3, [sp, #20]
   41d5c:	strh	r3, [r4, #22]
   41d60:	ldr	r3, [sp, #40]	; 0x28
   41d64:	strh	r3, [r4, #24]
   41d68:	ldr	r3, [sp, #36]	; 0x24
   41d6c:	str	r3, [r4, #36]	; 0x24
   41d70:	ldr	r3, [sp, #92]	; 0x5c
   41d74:	strh	r3, [r4, #42]	; 0x2a
   41d78:	b	4192c <fputs@plt+0x3083c>
   41d7c:	ldrsh	r0, [sp, #68]	; 0x44
   41d80:	asr	r1, r0, #31
   41d84:	bl	148bc <fputs@plt+0x37cc>
   41d88:	sub	r0, r0, #33	; 0x21
   41d8c:	sxth	r3, r0
   41d90:	str	r3, [sp, #76]	; 0x4c
   41d94:	b	41648 <fputs@plt+0x30558>
   41d98:	mov	fp, #0
   41d9c:	b	418ec <fputs@plt+0x307fc>
   41da0:	ldrsh	r5, [r4, #22]
   41da4:	str	sl, [sp, #84]	; 0x54
   41da8:	mov	r1, r5
   41dac:	str	r6, [sp, #80]	; 0x50
   41db0:	b	41a20 <fputs@plt+0x30930>
   41db4:	mov	r1, r5
   41db8:	mov	r2, sl
   41dbc:	str	sl, [sp, #80]	; 0x50
   41dc0:	str	r6, [sp, #84]	; 0x54
   41dc4:	b	41a4c <fputs@plt+0x3095c>
   41dc8:	ldr	lr, [sp, #20]
   41dcc:	ldr	r0, [sp, #40]	; 0x28
   41dd0:	ldr	ip, [sp, #36]	; 0x24
   41dd4:	mov	r1, r0
   41dd8:	b	41cf0 <fputs@plt+0x30c00>
   41ddc:	mov	r3, r1
   41de0:	b	41da8 <fputs@plt+0x30cb8>
   41de4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   41de8:	mvn	r1, #0
   41dec:	strd	r6, [sp, #8]
   41df0:	strd	r8, [sp, #16]
   41df4:	strd	sl, [sp, #24]
   41df8:	str	lr, [sp, #32]
   41dfc:	sub	sp, sp, #140	; 0x8c
   41e00:	ldr	r6, [r0, #12]
   41e04:	str	r0, [sp, #16]
   41e08:	strd	r2, [sp, #40]	; 0x28
   41e0c:	ldrd	r2, [r0]
   41e10:	str	r3, [sp, #28]
   41e14:	ldrb	r3, [r6, #16]
   41e18:	str	r2, [sp, #64]	; 0x40
   41e1c:	ldr	r2, [r2, #4]
   41e20:	strh	r1, [sp, #74]	; 0x4a
   41e24:	add	r3, r3, r3, lsl #3
   41e28:	add	r2, r2, #8
   41e2c:	add	fp, r2, r3, lsl #3
   41e30:	ldr	r3, [fp, #16]
   41e34:	ldr	r4, [fp, #68]	; 0x44
   41e38:	str	r3, [sp, #48]	; 0x30
   41e3c:	cmp	r4, #0
   41e40:	beq	42558 <fputs@plt+0x31468>
   41e44:	ldrsh	r8, [r3, #38]	; 0x26
   41e48:	mov	sl, r4
   41e4c:	mov	r3, #1
   41e50:	str	r3, [sp, #60]	; 0x3c
   41e54:	cmp	r8, #10
   41e58:	movle	r5, #0
   41e5c:	bgt	423a8 <fputs@plt+0x312b8>
   41e60:	ldr	r3, [sp, #16]
   41e64:	ldr	r0, [r3, #16]
   41e68:	cmp	r0, #0
   41e6c:	beq	423cc <fputs@plt+0x312dc>
   41e70:	mov	r0, #0
   41e74:	ldr	r3, [sp, #60]	; 0x3c
   41e78:	cmp	r3, #0
   41e7c:	beq	42148 <fputs@plt+0x31058>
   41e80:	ldr	r3, [pc, #1972]	; 4263c <fputs@plt+0x3154c>
   41e84:	str	fp, [sp, #20]
   41e88:	add	r3, pc, r3
   41e8c:	str	r3, [sp, #68]	; 0x44
   41e90:	mov	r3, #1
   41e94:	str	r3, [sp, #12]
   41e98:	ldr	r3, [sp, #20]
   41e9c:	ldr	r2, [sl, #36]	; 0x24
   41ea0:	ldr	r0, [r3, #44]	; 0x2c
   41ea4:	cmp	r2, #0
   41ea8:	str	r0, [sp]
   41eac:	beq	41ec0 <fputs@plt+0x30dd0>
   41eb0:	ldr	r1, [sp, #28]
   41eb4:	bl	1f944 <fputs@plt+0xe854>
   41eb8:	cmp	r0, #0
   41ebc:	beq	42210 <fputs@plt+0x31120>
   41ec0:	ldr	r3, [sl, #8]
   41ec4:	ldr	r2, [sp, #40]	; 0x28
   41ec8:	ldrsh	fp, [r3]
   41ecc:	mov	r3, #0
   41ed0:	strb	r3, [r6, #17]
   41ed4:	mov	r3, #0
   41ed8:	str	r3, [r6, #40]	; 0x28
   41edc:	ldrb	r3, [sl, #55]	; 0x37
   41ee0:	str	r2, [r6]
   41ee4:	ldr	r2, [sp, #44]	; 0x2c
   41ee8:	str	r3, [sp, #36]	; 0x24
   41eec:	ands	r3, r3, #4
   41ef0:	str	r2, [r6, #4]
   41ef4:	mov	r2, #0
   41ef8:	strh	fp, [r6, #22]
   41efc:	strh	r2, [r6, #18]
   41f00:	str	r3, [sp, #24]
   41f04:	strh	r2, [r6, #24]
   41f08:	str	sl, [r6, #28]
   41f0c:	bne	421bc <fputs@plt+0x310cc>
   41f10:	ldr	r3, [sp, #16]
   41f14:	ldr	r3, [r3]
   41f18:	ldr	r3, [r3, #8]
   41f1c:	cmp	r3, #0
   41f20:	beq	42318 <fputs@plt+0x31228>
   41f24:	ldr	r2, [r3]
   41f28:	cmp	r2, #0
   41f2c:	str	r2, [sp, #32]
   41f30:	ble	41fb8 <fputs@plt+0x30ec8>
   41f34:	ldr	r3, [r3, #4]
   41f38:	str	r6, [sp, #52]	; 0x34
   41f3c:	ldr	r2, [sp, #24]
   41f40:	str	fp, [sp, #56]	; 0x38
   41f44:	mov	fp, sl
   41f48:	mov	r9, r3
   41f4c:	mov	sl, r2
   41f50:	ldr	r4, [r9]
   41f54:	b	41f6c <fputs@plt+0x30e7c>
   41f58:	tst	r2, #262144	; 0x40000
   41f5c:	ldrne	r3, [r4, #20]
   41f60:	ldreq	r4, [r4, #12]
   41f64:	ldrne	r3, [r3, #4]
   41f68:	ldrne	r4, [r3]
   41f6c:	cmp	r4, #0
   41f70:	beq	42630 <fputs@plt+0x31540>
   41f74:	ldr	r2, [r4, #4]
   41f78:	tst	r2, #4096	; 0x1000
   41f7c:	bne	41f58 <fputs@plt+0x30e68>
   41f80:	ldrb	r2, [r4]
   41f84:	cmp	r2, #152	; 0x98
   41f88:	beq	42164 <fputs@plt+0x31074>
   41f8c:	ldr	r7, [fp, #40]	; 0x28
   41f90:	cmp	r7, #0
   41f94:	bne	41fec <fputs@plt+0x30efc>
   41f98:	ldr	r3, [sp, #32]
   41f9c:	add	sl, sl, #1
   41fa0:	add	r9, r9, #20
   41fa4:	cmp	sl, r3
   41fa8:	bne	41f50 <fputs@plt+0x30e60>
   41fac:	mov	sl, fp
   41fb0:	ldr	r6, [sp, #52]	; 0x34
   41fb4:	ldr	fp, [sp, #56]	; 0x38
   41fb8:	ldr	r3, [sl, #44]	; 0x2c
   41fbc:	cmp	r3, #0
   41fc0:	ble	42324 <fputs@plt+0x31234>
   41fc4:	ldr	r3, [sp, #36]	; 0x24
   41fc8:	ands	r7, r3, #32
   41fcc:	beq	42254 <fputs@plt+0x31164>
   41fd0:	mov	r3, #576	; 0x240
   41fd4:	str	r3, [r6, #36]	; 0x24
   41fd8:	ldr	r3, [sp, #48]	; 0x30
   41fdc:	ldrb	r3, [r3, #42]	; 0x2a
   41fe0:	tst	r3, #32
   41fe4:	bne	421ec <fputs@plt+0x310fc>
   41fe8:	b	42344 <fputs@plt+0x31254>
   41fec:	ldrh	r8, [fp, #50]	; 0x32
   41ff0:	cmp	r8, #0
   41ff4:	beq	41f98 <fputs@plt+0x30ea8>
   41ff8:	ldr	r5, [fp, #4]
   41ffc:	mov	r6, #0
   42000:	sub	r5, r5, #2
   42004:	add	r8, r5, r8, lsl #1
   42008:	b	42018 <fputs@plt+0x30f28>
   4200c:	cmp	r8, r5
   42010:	add	r6, r6, #20
   42014:	beq	41f98 <fputs@plt+0x30ea8>
   42018:	ldrsh	r2, [r5, #2]!
   4201c:	cmn	r2, #2
   42020:	bne	4200c <fputs@plt+0x30f1c>
   42024:	ldr	r2, [r7, #4]
   42028:	ldr	r1, [r2, r6]
   4202c:	cmp	r1, #0
   42030:	beq	4200c <fputs@plt+0x30f1c>
   42034:	mov	r0, r4
   42038:	ldr	r2, [sp]
   4203c:	bl	1f60c <fputs@plt+0xe51c>
   42040:	cmp	r0, #0
   42044:	bne	4200c <fputs@plt+0x30f1c>
   42048:	ldr	r3, [fp, #44]	; 0x2c
   4204c:	mov	sl, fp
   42050:	ldr	r6, [sp, #52]	; 0x34
   42054:	ldr	fp, [sp, #56]	; 0x38
   42058:	cmp	r3, #0
   4205c:	ble	42218 <fputs@plt+0x31128>
   42060:	ldr	r3, [sp, #36]	; 0x24
   42064:	tst	r3, #32
   42068:	beq	42250 <fputs@plt+0x31160>
   4206c:	mov	r3, #576	; 0x240
   42070:	mov	r8, #0
   42074:	mov	r9, #0
   42078:	str	r3, [r6, #36]	; 0x24
   4207c:	ldr	r3, [sp, #48]	; 0x30
   42080:	ldrsh	r0, [sl, #48]	; 0x30
   42084:	ldrb	r7, [sp, #12]
   42088:	ldrsh	r3, [r3, #40]	; 0x28
   4208c:	rsb	r0, r0, r0, lsl #4
   42090:	uxth	r1, fp
   42094:	orrs	r2, r8, r9
   42098:	add	r2, r1, #1
   4209c:	strb	r7, [r6, #17]
   420a0:	sdiv	r0, r0, r3
   420a4:	add	r0, r0, r2
   420a8:	sxth	r0, r0
   420ac:	beq	420bc <fputs@plt+0x30fcc>
   420b0:	add	r1, r1, #16
   420b4:	sxth	r1, r1
   420b8:	bl	1a334 <fputs@plt+0x9244>
   420bc:	strh	r0, [r6, #20]
   420c0:	ldr	r1, [sp, #28]
   420c4:	mov	r3, fp
   420c8:	mov	r2, r6
   420cc:	add	r1, r1, #20
   420d0:	ldr	r0, [r1, #-8]
   420d4:	bl	1d448 <fputs@plt+0xc358>
   420d8:	ldr	r3, [sp, #16]
   420dc:	mov	r2, r6
   420e0:	ldr	r0, [r3]
   420e4:	ldr	r1, [r3, #16]
   420e8:	bl	23b0c <fputs@plt+0x12a1c>
   420ec:	cmp	r0, #0
   420f0:	strh	fp, [r6, #22]
   420f4:	bne	42148 <fputs@plt+0x31058>
   420f8:	mov	r3, #0
   420fc:	mov	r2, sl
   42100:	ldr	r0, [sp, #16]
   42104:	ldr	r4, [sp, #20]
   42108:	mov	r1, r4
   4210c:	bl	41568 <fputs@plt+0x30478>
   42110:	ldr	r3, [r4, #68]	; 0x44
   42114:	cmp	r3, #0
   42118:	bne	42148 <fputs@plt+0x31058>
   4211c:	clz	r3, r0
   42120:	lsr	r3, r3, #5
   42124:	ldr	r2, [sp, #12]
   42128:	ldr	sl, [sl, #20]
   4212c:	add	r2, r2, #1
   42130:	cmp	sl, #0
   42134:	moveq	r3, #0
   42138:	andne	r3, r3, #1
   4213c:	str	r2, [sp, #12]
   42140:	cmp	r3, #0
   42144:	bne	41e98 <fputs@plt+0x30da8>
   42148:	add	sp, sp, #140	; 0x8c
   4214c:	ldrd	r4, [sp]
   42150:	ldrd	r6, [sp, #8]
   42154:	ldrd	r8, [sp, #16]
   42158:	ldrd	sl, [sp, #24]
   4215c:	add	sp, sp, #32
   42160:	pop	{pc}		; (ldr pc, [sp], #4)
   42164:	ldr	r3, [sp]
   42168:	ldr	r2, [r4, #28]
   4216c:	cmp	r2, r3
   42170:	bne	41f8c <fputs@plt+0x30e9c>
   42174:	ldrsh	ip, [r4, #32]
   42178:	cmp	ip, #0
   4217c:	blt	42048 <fputs@plt+0x30f58>
   42180:	ldrh	r1, [fp, #50]	; 0x32
   42184:	cmp	r1, #0
   42188:	beq	41f98 <fputs@plt+0x30ea8>
   4218c:	ldr	r2, [fp, #4]
   42190:	ldrsh	r0, [r2]
   42194:	cmp	r0, ip
   42198:	beq	42048 <fputs@plt+0x30f58>
   4219c:	sub	r0, r2, #2
   421a0:	add	r0, r0, r1, lsl #1
   421a4:	cmp	r0, r2
   421a8:	beq	41f98 <fputs@plt+0x30ea8>
   421ac:	ldrsh	r3, [r2, #2]!
   421b0:	cmp	r3, ip
   421b4:	bne	421a4 <fputs@plt+0x310b4>
   421b8:	b	42048 <fputs@plt+0x30f58>
   421bc:	ldr	r3, [sl, #44]	; 0x2c
   421c0:	cmp	r3, #0
   421c4:	ble	42304 <fputs@plt+0x31214>
   421c8:	ldr	r3, [sp, #36]	; 0x24
   421cc:	ands	r7, r3, #32
   421d0:	beq	42254 <fputs@plt+0x31164>
   421d4:	mov	r3, #576	; 0x240
   421d8:	str	r3, [r6, #36]	; 0x24
   421dc:	ldr	r3, [sp, #48]	; 0x30
   421e0:	ldrb	r3, [r3, #42]	; 0x2a
   421e4:	tst	r3, #32
   421e8:	beq	42338 <fputs@plt+0x31248>
   421ec:	ldr	r2, [sp, #48]	; 0x30
   421f0:	add	r1, fp, #1
   421f4:	ldrsh	r3, [sl, #48]	; 0x30
   421f8:	ldrsh	r2, [r2, #40]	; 0x28
   421fc:	rsb	r3, r3, r3, lsl #4
   42200:	sdiv	r2, r3, r2
   42204:	add	r3, r2, r1
   42208:	strh	r3, [r6, #20]
   4220c:	b	420c0 <fputs@plt+0x30fd0>
   42210:	ldr	r3, [sp, #60]	; 0x3c
   42214:	b	42124 <fputs@plt+0x31034>
   42218:	ldrb	r2, [sp, #12]
   4221c:	mov	r3, #256	; 0x100
   42220:	str	r3, [r6, #36]	; 0x24
   42224:	str	r2, [sp, #24]
   42228:	ldr	r2, [sp, #24]
   4222c:	add	ip, fp, #16
   42230:	mov	r3, fp
   42234:	ldr	r1, [sp, #28]
   42238:	strb	r2, [r6, #17]
   4223c:	mov	r2, r6
   42240:	add	r1, r1, #20
   42244:	ldr	r0, [r1, #-8]
   42248:	strh	ip, [r6, #20]
   4224c:	b	420d4 <fputs@plt+0x30fe4>
   42250:	mov	r7, #1
   42254:	ldrh	r2, [sl, #52]	; 0x34
   42258:	ldr	r3, [sp, #20]
   4225c:	ldr	ip, [sl, #4]
   42260:	sub	r2, r2, #1
   42264:	cmn	r2, #1
   42268:	ldrd	r8, [r3, #56]	; 0x38
   4226c:	beq	422d0 <fputs@plt+0x311e0>
   42270:	mov	lr, #0
   42274:	add	r2, ip, r2, lsl #1
   42278:	mov	r5, #1
   4227c:	mov	r4, lr
   42280:	b	42290 <fputs@plt+0x311a0>
   42284:	cmp	ip, r2
   42288:	beq	422c0 <fputs@plt+0x311d0>
   4228c:	mov	r2, r3
   42290:	mov	r3, r2
   42294:	ldrsh	r1, [r3], #-2
   42298:	cmp	r1, #62	; 0x3e
   4229c:	bhi	42284 <fputs@plt+0x31194>
   422a0:	sub	r0, r1, #32
   422a4:	orr	lr, lr, r5, lsl r1
   422a8:	rsb	r1, r1, #32
   422ac:	lsl	r0, r5, r0
   422b0:	cmp	ip, r2
   422b4:	orr	r0, r0, r5, lsr r1
   422b8:	orr	r4, r0, r4
   422bc:	bne	4228c <fputs@plt+0x3119c>
   422c0:	bic	lr, r8, lr
   422c4:	bic	r4, r9, r4
   422c8:	mov	r8, lr
   422cc:	mov	r9, r4
   422d0:	orrs	r3, r8, r9
   422d4:	moveq	r3, #576	; 0x240
   422d8:	movne	r3, #512	; 0x200
   422dc:	cmp	r7, #0
   422e0:	str	r3, [r6, #36]	; 0x24
   422e4:	bne	4207c <fputs@plt+0x30f8c>
   422e8:	ldr	r2, [sp, #48]	; 0x30
   422ec:	ldrb	r3, [r2, #42]	; 0x2a
   422f0:	tst	r3, #32
   422f4:	beq	42330 <fputs@plt+0x31240>
   422f8:	ldrsh	r0, [sl, #48]	; 0x30
   422fc:	ldrsh	r3, [r2, #40]	; 0x28
   42300:	b	4208c <fputs@plt+0x30f9c>
   42304:	mov	r3, #256	; 0x100
   42308:	mov	r2, #0
   4230c:	str	r2, [sp, #24]
   42310:	str	r3, [r6, #36]	; 0x24
   42314:	b	42228 <fputs@plt+0x31138>
   42318:	ldr	r3, [sl, #44]	; 0x2c
   4231c:	cmp	r3, #0
   42320:	bgt	421c8 <fputs@plt+0x310d8>
   42324:	mov	r3, #256	; 0x100
   42328:	str	r3, [r6, #36]	; 0x24
   4232c:	b	42228 <fputs@plt+0x31138>
   42330:	orrs	r3, r8, r9
   42334:	bne	420f8 <fputs@plt+0x31008>
   42338:	ldr	r3, [sp, #24]
   4233c:	cmp	r3, #0
   42340:	bne	420f8 <fputs@plt+0x31008>
   42344:	ldr	r2, [sp, #48]	; 0x30
   42348:	ldrsh	r3, [sl, #48]	; 0x30
   4234c:	ldrsh	r0, [r2, #40]	; 0x28
   42350:	cmp	r3, r0
   42354:	bge	420f8 <fputs@plt+0x31008>
   42358:	ldr	r1, [sp, #64]	; 0x40
   4235c:	ldrh	r2, [r1, #36]	; 0x24
   42360:	tst	r2, #4
   42364:	bne	420f8 <fputs@plt+0x31008>
   42368:	ldr	r2, [sp, #68]	; 0x44
   4236c:	ldr	r2, [r2, #16]
   42370:	cmp	r2, #0
   42374:	beq	420f8 <fputs@plt+0x31008>
   42378:	ldr	r2, [r1]
   4237c:	ldr	r2, [r2]
   42380:	ldrh	r2, [r2, #64]	; 0x40
   42384:	ands	r2, r2, #64	; 0x40
   42388:	bne	420f8 <fputs@plt+0x31008>
   4238c:	rsb	r3, r3, r3, lsl #4
   42390:	strb	r2, [r6, #17]
   42394:	add	r2, fp, #1
   42398:	sdiv	r0, r3, r0
   4239c:	add	r0, r0, r2
   423a0:	sxth	r0, r0
   423a4:	b	420bc <fputs@plt+0x30fcc>
   423a8:	sxth	r0, r8
   423ac:	asr	r1, r0, #31
   423b0:	bl	148bc <fputs@plt+0x37cc>
   423b4:	ldr	r3, [sp, #16]
   423b8:	sub	r0, r0, #33	; 0x21
   423bc:	sxth	r5, r0
   423c0:	ldr	r0, [r3, #16]
   423c4:	cmp	r0, #0
   423c8:	bne	41e70 <fputs@plt+0x30d80>
   423cc:	ldr	r3, [sp, #64]	; 0x40
   423d0:	ldrh	r3, [r3, #36]	; 0x24
   423d4:	ands	r3, r3, #128	; 0x80
   423d8:	bne	41e74 <fputs@plt+0x30d84>
   423dc:	ldr	r2, [sp, #64]	; 0x40
   423e0:	clz	r4, r4
   423e4:	lsr	r4, r4, #5
   423e8:	ldr	r2, [r2]
   423ec:	ldr	r2, [r2]
   423f0:	ldr	r2, [r2, #24]
   423f4:	ands	r9, r4, r2, lsr #20
   423f8:	beq	41e70 <fputs@plt+0x30d80>
   423fc:	ldrb	r2, [fp, #37]	; 0x25
   42400:	ands	r0, r2, #1
   42404:	bne	41e70 <fputs@plt+0x30d80>
   42408:	ldr	r3, [sp, #48]	; 0x30
   4240c:	and	r2, r2, #40	; 0x28
   42410:	ldrb	r3, [r3, #42]	; 0x2a
   42414:	and	r3, r3, #32
   42418:	orrs	r3, r3, r2
   4241c:	bne	41e74 <fputs@plt+0x30d84>
   42420:	ldr	r2, [sp, #28]
   42424:	ldr	r7, [r2, #12]
   42428:	ldr	r4, [r2, #20]
   4242c:	add	r7, r7, r7, lsl #1
   42430:	add	r7, r4, r7, lsl #4
   42434:	cmp	r4, r7
   42438:	bcs	42628 <fputs@plt+0x31538>
   4243c:	add	r3, r5, r8
   42440:	uxth	r3, r3
   42444:	add	r8, r3, #4
   42448:	str	r3, [sp, #12]
   4244c:	b	42514 <fputs@plt+0x31424>
   42450:	ldrh	r3, [r4, #18]
   42454:	tst	r3, #130	; 0x82
   42458:	beq	4254c <fputs@plt+0x3145c>
   4245c:	mov	r0, r4
   42460:	ldr	r1, [fp, #16]
   42464:	bl	1d2e8 <fputs@plt+0xc1f8>
   42468:	cmp	r0, #0
   4246c:	beq	4254c <fputs@plt+0x3145c>
   42470:	ldr	r3, [sp, #48]	; 0x30
   42474:	mov	r0, #0
   42478:	ldr	r2, [r6, #48]	; 0x30
   4247c:	ldr	r1, [r3, #12]
   42480:	mov	r3, #1
   42484:	strh	r3, [r6, #24]
   42488:	str	r0, [r6, #28]
   4248c:	str	r3, [r6, #40]	; 0x28
   42490:	cmp	r1, r0
   42494:	str	r4, [r2]
   42498:	strh	r8, [r6, #18]
   4249c:	beq	42608 <fputs@plt+0x31518>
   424a0:	mov	r3, #43	; 0x2b
   424a4:	mov	r0, r5
   424a8:	mov	r1, r3
   424ac:	strh	r3, [r6, #22]
   424b0:	bl	1a334 <fputs@plt+0x9244>
   424b4:	ldr	r1, [r4, #32]
   424b8:	mov	ip, #16384	; 0x4000
   424bc:	mov	r2, r6
   424c0:	ldr	lr, [sp, #40]	; 0x28
   424c4:	ldr	r3, [r4, #36]	; 0x24
   424c8:	strh	r0, [r6, #20]
   424cc:	str	ip, [r6, #36]	; 0x24
   424d0:	orr	r1, r1, lr
   424d4:	ldr	ip, [sp, #16]
   424d8:	ldr	lr, [sp, #44]	; 0x2c
   424dc:	ldr	r0, [ip]
   424e0:	str	r1, [r6]
   424e4:	orr	r3, r3, lr
   424e8:	ldr	r1, [ip, #16]
   424ec:	str	r3, [r6, #4]
   424f0:	bl	23b0c <fputs@plt+0x12a1c>
   424f4:	clz	r3, r0
   424f8:	lsr	r3, r3, #5
   424fc:	add	r4, r4, #48	; 0x30
   42500:	cmp	r7, r4
   42504:	movls	r2, #0
   42508:	andhi	r2, r3, #1
   4250c:	cmp	r2, #0
   42510:	beq	425f8 <fputs@plt+0x31508>
   42514:	ldr	r1, [r6, #8]
   42518:	ldr	r3, [r6, #12]
   4251c:	ldr	r0, [r4, #32]
   42520:	ldr	r2, [r4, #36]	; 0x24
   42524:	and	r1, r0, r1
   42528:	and	r3, r2, r3
   4252c:	stm	sp, {r1, r3}
   42530:	ldrd	r2, [sp]
   42534:	orrs	r3, r2, r3
   42538:	bne	4254c <fputs@plt+0x3145c>
   4253c:	ldr	r2, [r4, #8]
   42540:	ldr	r3, [fp, #44]	; 0x2c
   42544:	cmp	r2, r3
   42548:	beq	42450 <fputs@plt+0x31360>
   4254c:	mov	r3, r9
   42550:	mov	r0, #0
   42554:	b	424fc <fputs@plt+0x3140c>
   42558:	ldr	r2, [sp, #48]	; 0x30
   4255c:	ldrb	r3, [r2, #42]	; 0x2a
   42560:	tst	r3, #32
   42564:	beq	42580 <fputs@plt+0x31490>
   42568:	ldr	sl, [r2, #8]
   4256c:	ldrsh	r8, [r2, #38]	; 0x26
   42570:	adds	r3, sl, #0
   42574:	movne	r3, #1
   42578:	str	r3, [sp, #60]	; 0x3c
   4257c:	b	41e54 <fputs@plt+0x30d64>
   42580:	add	sl, sp, #80	; 0x50
   42584:	mov	r2, #56	; 0x38
   42588:	mov	r1, r4
   4258c:	mov	r0, sl
   42590:	bl	10ebc <memset@plt>
   42594:	ldr	r3, [sp, #48]	; 0x30
   42598:	mov	r1, #5
   4259c:	mov	r2, #1
   425a0:	strh	r4, [sp, #78]	; 0x4e
   425a4:	strb	r1, [sp, #134]	; 0x86
   425a8:	add	r1, sp, #74	; 0x4a
   425ac:	ldrb	r0, [fp, #37]	; 0x25
   425b0:	str	r1, [sp, #84]	; 0x54
   425b4:	add	r1, sp, #76	; 0x4c
   425b8:	ldrsh	r8, [r3, #38]	; 0x26
   425bc:	ldrh	ip, [r3, #40]	; 0x28
   425c0:	tst	r0, #1
   425c4:	strne	r2, [sp, #60]	; 0x3c
   425c8:	strh	r8, [sp, #76]	; 0x4c
   425cc:	str	r1, [sp, #88]	; 0x58
   425d0:	str	r3, [sp, #92]	; 0x5c
   425d4:	strh	ip, [sp, #128]	; 0x80
   425d8:	strh	r2, [sp, #130]	; 0x82
   425dc:	strh	r2, [sp, #132]	; 0x84
   425e0:	bne	41e54 <fputs@plt+0x30d64>
   425e4:	ldr	r1, [fp, #16]
   425e8:	str	r2, [sp, #60]	; 0x3c
   425ec:	ldr	r3, [r1, #8]
   425f0:	str	r3, [sp, #100]	; 0x64
   425f4:	b	41e54 <fputs@plt+0x30d64>
   425f8:	ldr	r2, [sp, #60]	; 0x3c
   425fc:	and	r2, r2, r3
   42600:	str	r2, [sp, #60]	; 0x3c
   42604:	b	41e74 <fputs@plt+0x30d84>
   42608:	ldr	r3, [sp, #48]	; 0x30
   4260c:	ldrb	r3, [r3, #42]	; 0x2a
   42610:	tst	r3, #2
   42614:	bne	424a0 <fputs@plt+0x313b0>
   42618:	ldr	r3, [sp, #12]
   4261c:	add	r3, r3, #28
   42620:	strh	r3, [r6, #18]
   42624:	b	424a0 <fputs@plt+0x313b0>
   42628:	mov	r0, r3
   4262c:	b	41e74 <fputs@plt+0x30d84>
   42630:	mov	r3, #0
   42634:	ldrb	r3, [r3]
   42638:	udf	#0
   4263c:	strdeq	sp, [r6], -r0
   42640:	strd	r4, [sp, #-36]!	; 0xffffffdc
   42644:	mov	r1, #0
   42648:	strd	r6, [sp, #8]
   4264c:	mov	r6, r0
   42650:	strd	r8, [sp, #16]
   42654:	ldm	r6, {r4, r9}
   42658:	strd	sl, [sp, #24]
   4265c:	str	lr, [sp, #32]
   42660:	sub	sp, sp, #716	; 0x2cc
   42664:	ldr	r7, [r6, #12]
   42668:	add	sl, sp, #136	; 0x88
   4266c:	strd	r2, [sp, #24]
   42670:	mov	r0, sl
   42674:	mov	r2, #56	; 0x38
   42678:	ldr	r3, [r9, #12]
   4267c:	ldr	ip, [r9, #20]
   42680:	add	r3, r3, r3, lsl #1
   42684:	add	r8, ip, r3, lsl #4
   42688:	bl	10ebc <memset@plt>
   4268c:	ldrb	r3, [r7, #16]
   42690:	ldr	r2, [r4, #4]
   42694:	ldr	fp, [r9, #20]
   42698:	add	r3, r3, r3, lsl #3
   4269c:	add	r2, r2, #8
   426a0:	add	r3, r2, r3, lsl #3
   426a4:	cmp	r8, fp
   426a8:	str	r3, [sp, #20]
   426ac:	bls	42718 <fputs@plt+0x31628>
   426b0:	ldr	r3, [sp, #20]
   426b4:	str	r6, [sp, #52]	; 0x34
   426b8:	str	r9, [sp, #56]	; 0x38
   426bc:	mov	r9, r8
   426c0:	mov	r8, sl
   426c4:	mov	sl, r7
   426c8:	ldr	r3, [r3, #44]	; 0x2c
   426cc:	str	r3, [sp, #44]	; 0x2c
   426d0:	add	r3, sp, #116	; 0x74
   426d4:	str	r3, [sp, #32]
   426d8:	add	r3, sp, #248	; 0xf8
   426dc:	str	r3, [sp, #60]	; 0x3c
   426e0:	ldrh	r3, [fp, #18]
   426e4:	tst	r3, #512	; 0x200
   426e8:	beq	4270c <fputs@plt+0x3161c>
   426ec:	ldr	r2, [fp, #12]
   426f0:	ldrd	r0, [sl, #8]
   426f4:	ldr	ip, [r2, #408]	; 0x198
   426f8:	ldr	r3, [r2, #412]	; 0x19c
   426fc:	and	r6, ip, r0
   42700:	and	r7, r3, r1
   42704:	orrs	r3, r6, r7
   42708:	bne	42740 <fputs@plt+0x31650>
   4270c:	add	fp, fp, #48	; 0x30
   42710:	cmp	r9, fp
   42714:	bhi	426e0 <fputs@plt+0x315f0>
   42718:	mov	r3, #0
   4271c:	str	r3, [sp, #8]
   42720:	ldr	r0, [sp, #8]
   42724:	add	sp, sp, #716	; 0x2cc
   42728:	ldrd	r4, [sp]
   4272c:	ldrd	r6, [sp, #8]
   42730:	ldrd	r8, [sp, #16]
   42734:	ldrd	sl, [sp, #24]
   42738:	add	sp, sp, #32
   4273c:	pop	{pc}		; (ldr pc, [sp], #4)
   42740:	ldr	r1, [r2, #12]
   42744:	mov	ip, #0
   42748:	add	r4, sp, #192	; 0xc0
   4274c:	ldr	r5, [r2, #20]
   42750:	str	r4, [sp, #132]	; 0x84
   42754:	ldr	r0, [sp, #52]	; 0x34
   42758:	add	lr, r1, r1, lsl #1
   4275c:	add	lr, r5, lr, lsl #4
   42760:	cmp	r5, lr
   42764:	ldrd	r2, [r0, #8]
   42768:	str	lr, [sp, #68]	; 0x44
   4276c:	ldr	lr, [sp, #32]
   42770:	ldrd	r0, [r0]
   42774:	strd	r2, [lr, #8]
   42778:	add	r3, sl, #24
   4277c:	strd	r0, [lr]
   42780:	str	r3, [sp, #80]	; 0x50
   42784:	str	ip, [sp, #124]	; 0x7c
   42788:	bcs	42ac0 <fputs@plt+0x319d0>
   4278c:	mov	r3, #1
   42790:	str	ip, [sp, #8]
   42794:	str	r3, [sp, #64]	; 0x40
   42798:	add	r3, sp, #256	; 0x100
   4279c:	str	r9, [sp, #88]	; 0x58
   427a0:	mov	r9, r4
   427a4:	str	r3, [sp, #84]	; 0x54
   427a8:	str	sl, [sp, #92]	; 0x5c
   427ac:	mov	sl, r8
   427b0:	strd	r6, [sp, #96]	; 0x60
   427b4:	mov	r7, r5
   427b8:	str	fp, [sp, #104]	; 0x68
   427bc:	b	42850 <fputs@plt+0x31760>
   427c0:	ldr	r3, [r7, #12]
   427c4:	str	r3, [sp, #120]	; 0x78
   427c8:	ldr	r3, [sp, #20]
   427cc:	mov	r2, #0
   427d0:	strh	r2, [r9]
   427d4:	ldr	r0, [sp, #32]
   427d8:	ldr	r3, [r3, #16]
   427dc:	ldrb	r3, [r3, #42]	; 0x2a
   427e0:	tst	r3, #16
   427e4:	ldrd	r2, [sp, #24]
   427e8:	beq	4289c <fputs@plt+0x317ac>
   427ec:	add	r1, sp, #752	; 0x2f0
   427f0:	ldrd	r4, [r1]
   427f4:	strd	r4, [sp]
   427f8:	bl	3e588 <fputs@plt+0x2d498>
   427fc:	str	r0, [sp, #8]
   42800:	ldr	r3, [sp, #8]
   42804:	cmp	r3, #0
   42808:	beq	428b0 <fputs@plt+0x317c0>
   4280c:	ldrh	r4, [r9]
   42810:	cmp	r4, #0
   42814:	beq	42aa4 <fputs@plt+0x319b4>
   42818:	ldr	r3, [sp, #64]	; 0x40
   4281c:	cmp	r3, #0
   42820:	beq	428d0 <fputs@plt+0x317e0>
   42824:	mov	r3, #0
   42828:	lsl	r2, r4, #4
   4282c:	add	r1, sp, #200	; 0xc8
   42830:	add	r0, sp, #144	; 0x90
   42834:	strh	r4, [sl]
   42838:	str	r3, [sp, #64]	; 0x40
   4283c:	bl	10f58 <memcpy@plt>
   42840:	ldr	r3, [sp, #68]	; 0x44
   42844:	add	r7, r7, #48	; 0x30
   42848:	cmp	r3, r7
   4284c:	bls	429c4 <fputs@plt+0x318d4>
   42850:	ldrh	r3, [r7, #18]
   42854:	tst	r3, #1024	; 0x400
   42858:	bne	427c0 <fputs@plt+0x316d0>
   4285c:	ldr	r3, [r7, #8]
   42860:	ldr	r2, [sp, #44]	; 0x2c
   42864:	cmp	r3, r2
   42868:	bne	42840 <fputs@plt+0x31750>
   4286c:	ldr	r0, [sp, #56]	; 0x38
   42870:	mov	r3, #72	; 0x48
   42874:	mov	r1, #1
   42878:	ldr	r2, [r0]
   4287c:	strb	r3, [sp, #312]	; 0x138
   42880:	add	r3, sp, #304	; 0x130
   42884:	str	r1, [sp, #316]	; 0x13c
   42888:	str	r3, [sp, #120]	; 0x78
   4288c:	str	r2, [sp, #304]	; 0x130
   42890:	str	r0, [sp, #308]	; 0x134
   42894:	str	r7, [sp, #324]	; 0x144
   42898:	b	427c8 <fputs@plt+0x316d8>
   4289c:	bl	41de4 <fputs@plt+0x30cf4>
   428a0:	str	r0, [sp, #8]
   428a4:	ldr	r3, [sp, #8]
   428a8:	cmp	r3, #0
   428ac:	bne	4280c <fputs@plt+0x3171c>
   428b0:	add	r1, sp, #752	; 0x2f0
   428b4:	ldrd	r2, [sp, #24]
   428b8:	ldrd	r4, [r1]
   428bc:	ldr	r0, [sp, #32]
   428c0:	strd	r4, [sp]
   428c4:	bl	42640 <fputs@plt+0x31550>
   428c8:	str	r0, [sp, #8]
   428cc:	b	4280c <fputs@plt+0x3171c>
   428d0:	ldrh	r5, [sl]
   428d4:	add	r1, sp, #144	; 0x90
   428d8:	ldr	fp, [sp, #60]	; 0x3c
   428dc:	ldr	r0, [sp, #84]	; 0x54
   428e0:	lsl	r8, r5, #4
   428e4:	mov	r2, r8
   428e8:	strh	r5, [fp]
   428ec:	bl	10f58 <memcpy@plt>
   428f0:	ldr	r3, [sp, #64]	; 0x40
   428f4:	cmp	r5, #0
   428f8:	strh	r3, [sl]
   428fc:	beq	42840 <fputs@plt+0x31750>
   42900:	add	r3, fp, r8
   42904:	str	sl, [sp, #48]	; 0x30
   42908:	str	r3, [sp, #76]	; 0x4c
   4290c:	str	r7, [sp, #108]	; 0x6c
   42910:	cmp	r4, #0
   42914:	beq	429a0 <fputs@plt+0x318b0>
   42918:	ldr	r2, [fp, #8]
   4291c:	mov	r4, r9
   42920:	mov	r5, #0
   42924:	ldrsh	r3, [fp, #16]
   42928:	ldrsh	sl, [fp, #18]
   4292c:	str	r2, [sp, #36]	; 0x24
   42930:	ldr	r2, [fp, #12]
   42934:	str	fp, [sp, #72]	; 0x48
   42938:	mov	fp, r3
   4293c:	str	r2, [sp, #40]	; 0x28
   42940:	ldrd	r2, [r4, #8]
   42944:	mov	r0, fp
   42948:	add	r5, r5, #1
   4294c:	add	r4, r4, #16
   42950:	ldr	ip, [sp, #36]	; 0x24
   42954:	ldrsh	r1, [r4]
   42958:	orr	r8, ip, r2
   4295c:	ldr	r2, [sp, #40]	; 0x28
   42960:	orr	r7, r2, r3
   42964:	bl	1a334 <fputs@plt+0x9244>
   42968:	mov	r6, r0
   4296c:	ldrsh	r1, [r4, #2]
   42970:	mov	r0, sl
   42974:	bl	1a334 <fputs@plt+0x9244>
   42978:	mov	r3, r7
   4297c:	mov	r2, r8
   42980:	str	r6, [sp]
   42984:	str	r0, [sp, #4]
   42988:	ldr	r0, [sp, #48]	; 0x30
   4298c:	bl	1735c <fputs@plt+0x626c>
   42990:	ldrh	r3, [r9]
   42994:	cmp	r3, r5
   42998:	bgt	42940 <fputs@plt+0x31850>
   4299c:	ldr	fp, [sp, #72]	; 0x48
   429a0:	add	fp, fp, #16
   429a4:	ldr	r3, [sp, #76]	; 0x4c
   429a8:	cmp	r3, fp
   429ac:	beq	429b8 <fputs@plt+0x318c8>
   429b0:	ldrh	r4, [r9]
   429b4:	b	42910 <fputs@plt+0x31820>
   429b8:	ldr	sl, [sp, #48]	; 0x30
   429bc:	ldr	r7, [sp, #108]	; 0x6c
   429c0:	b	42840 <fputs@plt+0x31750>
   429c4:	mov	r8, sl
   429c8:	ldr	r9, [sp, #88]	; 0x58
   429cc:	ldr	sl, [sp, #92]	; 0x5c
   429d0:	ldrd	r6, [sp, #96]	; 0x60
   429d4:	ldr	fp, [sp, #104]	; 0x68
   429d8:	mov	r2, #8192	; 0x2000
   429dc:	mov	r0, #1
   429e0:	ldr	r1, [sl, #48]	; 0x30
   429e4:	strh	r0, [sl, #40]	; 0x28
   429e8:	ldr	r3, [sp, #8]
   429ec:	str	fp, [r1]
   429f0:	str	r2, [sl, #36]	; 0x24
   429f4:	ldr	r2, [sp, #80]	; 0x50
   429f8:	cmp	r3, #0
   429fc:	mov	r3, #0
   42a00:	strb	r3, [sl, #17]
   42a04:	strh	r3, [sl, #18]
   42a08:	str	r3, [sl, #24]
   42a0c:	str	r3, [r2, #4]
   42a10:	str	r3, [r2, #8]
   42a14:	bne	42720 <fputs@plt+0x31630>
   42a18:	ldrh	r3, [r8]
   42a1c:	cmp	r3, #0
   42a20:	beq	4270c <fputs@plt+0x3161c>
   42a24:	mov	r4, r8
   42a28:	mov	r5, #0
   42a2c:	strd	r6, [sp, #8]
   42a30:	mov	r7, fp
   42a34:	mov	fp, r9
   42a38:	mov	r9, r8
   42a3c:	ldr	r8, [sp, #52]	; 0x34
   42a40:	b	42a50 <fputs@plt+0x31960>
   42a44:	ldrh	r3, [r9]
   42a48:	cmp	r3, r5
   42a4c:	ble	42a94 <fputs@plt+0x319a4>
   42a50:	ldrh	r3, [r4, #16]
   42a54:	mov	r2, sl
   42a58:	add	r5, r5, #1
   42a5c:	add	r4, r4, #16
   42a60:	ldrd	r0, [r4, #-8]
   42a64:	add	r3, r3, #1
   42a68:	strd	r0, [sl]
   42a6c:	ldr	r0, [r8]
   42a70:	ldr	r1, [r8, #16]
   42a74:	strh	r3, [sl, #20]
   42a78:	ldrsh	r3, [r4, #2]
   42a7c:	strh	r3, [sl, #22]
   42a80:	bl	23b0c <fputs@plt+0x12a1c>
   42a84:	cmp	r0, #0
   42a88:	beq	42a44 <fputs@plt+0x31954>
   42a8c:	str	r0, [sp, #8]
   42a90:	b	42720 <fputs@plt+0x31630>
   42a94:	mov	r8, r9
   42a98:	mov	r9, fp
   42a9c:	mov	fp, r7
   42aa0:	b	4270c <fputs@plt+0x3161c>
   42aa4:	mov	r8, sl
   42aa8:	ldr	r9, [sp, #88]	; 0x58
   42aac:	strh	r4, [r8]
   42ab0:	ldr	sl, [sp, #92]	; 0x5c
   42ab4:	ldrd	r6, [sp, #96]	; 0x60
   42ab8:	ldr	fp, [sp, #104]	; 0x68
   42abc:	b	429d8 <fputs@plt+0x318e8>
   42ac0:	ldr	r2, [sl, #48]	; 0x30
   42ac4:	mov	r1, #1
   42ac8:	mov	r3, #8192	; 0x2000
   42acc:	strh	r1, [sl, #40]	; 0x28
   42ad0:	str	fp, [r2]
   42ad4:	strb	ip, [sl, #17]
   42ad8:	strh	ip, [sl, #18]
   42adc:	str	ip, [sl, #24]
   42ae0:	str	ip, [sl, #28]
   42ae4:	str	ip, [sl, #32]
   42ae8:	str	r3, [sl, #36]	; 0x24
   42aec:	b	42a18 <fputs@plt+0x31928>
   42af0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   42af4:	mov	r5, r0
   42af8:	strd	r6, [sp, #8]
   42afc:	mov	r7, r2
   42b00:	mov	r6, r1
   42b04:	strd	r8, [sp, #16]
   42b08:	mov	r9, r3
   42b0c:	str	lr, [sp, #24]
   42b10:	sub	sp, sp, #12
   42b14:	ldr	r4, [sp, #40]	; 0x28
   42b18:	bl	40f70 <fputs@plt+0x2fe80>
   42b1c:	mov	r8, r0
   42b20:	mov	r0, r7
   42b24:	bl	167fc <fputs@plt+0x570c>
   42b28:	mov	r1, r0
   42b2c:	mov	r0, r6
   42b30:	bl	168c0 <fputs@plt+0x57d0>
   42b34:	ldr	r6, [r5, #8]
   42b38:	mov	r1, r9
   42b3c:	mov	r7, r0
   42b40:	str	r4, [sp]
   42b44:	ldrd	r2, [sp, #44]	; 0x2c
   42b48:	mov	r0, r6
   42b4c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   42b50:	mov	r4, r0
   42b54:	mvn	r3, #3
   42b58:	mov	r0, r6
   42b5c:	mov	r2, r8
   42b60:	mov	r1, r4
   42b64:	bl	2300c <fputs@plt+0x11f1c>
   42b68:	ldr	r0, [r5, #8]
   42b6c:	ldr	r3, [r0]
   42b70:	ldrb	r3, [r3, #69]	; 0x45
   42b74:	cmp	r3, #0
   42b78:	bne	42b8c <fputs@plt+0x31a9c>
   42b7c:	ldr	r3, [sp, #52]	; 0x34
   42b80:	orr	r1, r7, r3
   42b84:	uxtb	r1, r1
   42b88:	bl	1bc28 <fputs@plt+0xab38>
   42b8c:	mov	r0, r4
   42b90:	add	sp, sp, #12
   42b94:	ldrd	r4, [sp]
   42b98:	ldrd	r6, [sp, #8]
   42b9c:	ldrd	r8, [sp, #16]
   42ba0:	add	sp, sp, #24
   42ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   42ba8:	ldr	ip, [r0]
   42bac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   42bb0:	strd	r6, [sp, #8]
   42bb4:	strd	r8, [sp, #16]
   42bb8:	strd	sl, [sp, #24]
   42bbc:	str	lr, [sp, #32]
   42bc0:	sub	sp, sp, #44	; 0x2c
   42bc4:	ldrb	r6, [ip, #69]	; 0x45
   42bc8:	str	ip, [sp, #4]
   42bcc:	cmp	r6, #0
   42bd0:	beq	42bf0 <fputs@plt+0x31b00>
   42bd4:	add	sp, sp, #44	; 0x2c
   42bd8:	ldrd	r4, [sp]
   42bdc:	ldrd	r6, [sp, #8]
   42be0:	ldrd	r8, [sp, #16]
   42be4:	ldrd	sl, [sp, #24]
   42be8:	add	sp, sp, #32
   42bec:	pop	{pc}		; (ldr pc, [sp], #4)
   42bf0:	mov	r9, r1
   42bf4:	str	r0, [sp]
   42bf8:	mov	r7, #0
   42bfc:	ldrsh	r0, [r9, #34]	; 0x22
   42c00:	add	sl, sp, #8
   42c04:	mov	r5, r7
   42c08:	str	r7, [sp, #8]
   42c0c:	ldr	r1, [r3]
   42c10:	str	r7, [sl, #8]
   42c14:	ldr	r3, [r2]
   42c18:	cmp	r0, r7
   42c1c:	str	r7, [sl, #12]
   42c20:	str	r7, [sl, #16]
   42c24:	str	r1, [sp, #12]
   42c28:	str	r7, [sl, #20]
   42c2c:	str	r7, [sl, #24]
   42c30:	str	r7, [sl, #28]
   42c34:	ldr	r4, [r9, #4]
   42c38:	ldr	r8, [r3, #4]
   42c3c:	bgt	42c58 <fputs@plt+0x31b68>
   42c40:	b	42ce4 <fputs@plt+0x31bf4>
   42c44:	ldrsh	r3, [r9, #34]	; 0x22
   42c48:	add	r4, r4, #16
   42c4c:	add	r8, r8, #20
   42c50:	cmp	r6, r3
   42c54:	bge	42ccc <fputs@plt+0x31bdc>
   42c58:	ldr	fp, [r8]
   42c5c:	add	r2, r4, #14
   42c60:	mov	r0, sl
   42c64:	add	r6, r6, #1
   42c68:	mov	r1, fp
   42c6c:	bl	1e3d8 <fputs@plt+0xd2e8>
   42c70:	ldrb	r2, [r4, #14]
   42c74:	mov	r3, #0
   42c78:	mov	r0, fp
   42c7c:	adds	r5, r5, r2
   42c80:	adc	r7, r7, r3
   42c84:	bl	167fc <fputs@plt+0x570c>
   42c88:	cmp	r0, #0
   42c8c:	mov	r1, fp
   42c90:	moveq	r3, #65	; 0x41
   42c94:	strbne	r0, [r4, #13]
   42c98:	strbeq	r3, [r4, #13]
   42c9c:	ldr	r0, [sp]
   42ca0:	bl	40da0 <fputs@plt+0x2fcb0>
   42ca4:	subs	r2, r0, #0
   42ca8:	beq	42c44 <fputs@plt+0x31b54>
   42cac:	ldr	r3, [r4, #8]
   42cb0:	cmp	r3, #0
   42cb4:	bne	42c44 <fputs@plt+0x31b54>
   42cb8:	ldr	r1, [r2]
   42cbc:	ldr	r0, [sp, #4]
   42cc0:	bl	24d24 <fputs@plt+0x13c34>
   42cc4:	str	r0, [r4, #8]
   42cc8:	b	42c44 <fputs@plt+0x31b54>
   42ccc:	lsl	r1, r7, #2
   42cd0:	lsl	r0, r5, #2
   42cd4:	orr	r1, r1, r5, lsr #30
   42cd8:	bl	148bc <fputs@plt+0x37cc>
   42cdc:	strh	r0, [r9, #40]	; 0x28
   42ce0:	b	42bd4 <fputs@plt+0x31ae4>
   42ce4:	mov	r0, r6
   42ce8:	mov	r1, r6
   42cec:	b	42cd8 <fputs@plt+0x31be8>
   42cf0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   42cf4:	ldr	r3, [r1, #8]
   42cf8:	strd	r6, [sp, #8]
   42cfc:	ldr	r6, [r1, #28]
   42d00:	str	r8, [sp, #16]
   42d04:	ldr	r7, [r0]
   42d08:	orr	r3, r3, #64	; 0x40
   42d0c:	str	lr, [sp, #20]
   42d10:	mov	r4, r6
   42d14:	ldr	r0, [r4], #8
   42d18:	str	r3, [r1, #8]
   42d1c:	cmp	r0, #0
   42d20:	ble	42d68 <fputs@plt+0x31c78>
   42d24:	mov	r5, #0
   42d28:	b	42d3c <fputs@plt+0x31c4c>
   42d2c:	add	r5, r5, #1
   42d30:	add	r4, r4, #72	; 0x48
   42d34:	cmp	r0, r5
   42d38:	ble	42d68 <fputs@plt+0x31c78>
   42d3c:	ldr	r1, [r4, #16]
   42d40:	ldrb	r3, [r1, #42]	; 0x2a
   42d44:	tst	r3, #2
   42d48:	beq	42d2c <fputs@plt+0x31c3c>
   42d4c:	ldr	r2, [r4, #20]
   42d50:	cmp	r2, #0
   42d54:	bne	42d80 <fputs@plt+0x31c90>
   42d58:	add	r5, r5, #1
   42d5c:	add	r4, r4, #72	; 0x48
   42d60:	cmp	r0, r5
   42d64:	bgt	42d3c <fputs@plt+0x31c4c>
   42d68:	ldrd	r4, [sp]
   42d6c:	ldrd	r6, [sp, #8]
   42d70:	ldr	r8, [sp, #16]
   42d74:	add	sp, sp, #20
   42d78:	pop	{pc}		; (ldr pc, [sp], #4)
   42d7c:	mov	r2, r3
   42d80:	ldr	r3, [r2, #48]	; 0x30
   42d84:	cmp	r3, #0
   42d88:	bne	42d7c <fputs@plt+0x31c8c>
   42d8c:	mov	r0, r7
   42d90:	add	r3, r2, #28
   42d94:	bl	42ba8 <fputs@plt+0x31ab8>
   42d98:	ldr	r0, [r6]
   42d9c:	b	42d2c <fputs@plt+0x31c3c>
   42da0:	cmp	r2, #0
   42da4:	strd	r4, [sp, #-16]!
   42da8:	mov	r5, r1
   42dac:	mov	r4, r3
   42db0:	str	r6, [sp, #8]
   42db4:	mov	r6, r0
   42db8:	str	lr, [sp, #12]
   42dbc:	beq	42de4 <fputs@plt+0x31cf4>
   42dc0:	mov	r1, r2
   42dc4:	ldr	r2, [r2, #48]	; 0x30
   42dc8:	bl	42da0 <fputs@plt+0x31cb0>
   42dcc:	cmp	r0, #0
   42dd0:	beq	42de4 <fputs@plt+0x31cf4>
   42dd4:	ldrd	r4, [sp]
   42dd8:	ldr	r6, [sp, #8]
   42ddc:	add	sp, sp, #12
   42de0:	pop	{pc}		; (ldr pc, [sp], #4)
   42de4:	ldr	r3, [r5]
   42de8:	ldr	r2, [r3]
   42dec:	cmp	r4, r2
   42df0:	movge	r0, #0
   42df4:	bge	42dd4 <fputs@plt+0x31ce4>
   42df8:	ldr	r3, [r3, #4]
   42dfc:	add	r4, r4, r4, lsl #2
   42e00:	mov	r0, r6
   42e04:	ldr	r6, [sp, #8]
   42e08:	ldr	lr, [sp, #12]
   42e0c:	ldr	r1, [r3, r4, lsl #2]
   42e10:	ldrd	r4, [sp]
   42e14:	add	sp, sp, #16
   42e18:	b	40da0 <fputs@plt+0x2fcb0>
   42e1c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   42e20:	mov	r4, r1
   42e24:	mov	r5, r3
   42e28:	strd	r6, [sp, #8]
   42e2c:	mov	r7, r0
   42e30:	strd	r8, [sp, #16]
   42e34:	sub	r8, r1, r3
   42e38:	ldr	r9, [r0]
   42e3c:	mov	r1, r8
   42e40:	str	sl, [sp, #24]
   42e44:	mov	sl, r2
   42e48:	ldr	r0, [sp, #32]
   42e4c:	str	lr, [sp, #28]
   42e50:	add	r2, r0, #1
   42e54:	mov	r0, r9
   42e58:	bl	277a4 <fputs@plt+0x166b4>
   42e5c:	subs	r6, r0, #0
   42e60:	beq	42eb8 <fputs@plt+0x31dc8>
   42e64:	cmp	r5, r4
   42e68:	ldr	r4, [sl]
   42e6c:	bge	42eb8 <fputs@plt+0x31dc8>
   42e70:	add	r5, r5, #1
   42e74:	add	sl, r6, #16
   42e78:	add	r3, r5, r5, lsl #2
   42e7c:	mov	r5, #0
   42e80:	add	r4, r4, r3, lsl #2
   42e84:	mov	r0, r7
   42e88:	ldr	r1, [r4, #-20]	; 0xffffffec
   42e8c:	add	r4, r4, #20
   42e90:	bl	40da0 <fputs@plt+0x2fcb0>
   42e94:	cmp	r0, #0
   42e98:	ldr	r3, [r6, #16]
   42e9c:	ldreq	r0, [r9, #8]
   42ea0:	str	r0, [sl, #4]!
   42ea4:	ldrb	r2, [r4, #-28]	; 0xffffffe4
   42ea8:	strb	r2, [r3, r5]
   42eac:	add	r5, r5, #1
   42eb0:	cmp	r5, r8
   42eb4:	bne	42e84 <fputs@plt+0x31d94>
   42eb8:	mov	r0, r6
   42ebc:	ldrd	r4, [sp]
   42ec0:	ldrd	r6, [sp, #8]
   42ec4:	ldrd	r8, [sp, #16]
   42ec8:	ldr	sl, [sp, #24]
   42ecc:	add	sp, sp, #28
   42ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   42ed4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   42ed8:	mov	r4, r2
   42edc:	strd	r6, [sp, #8]
   42ee0:	str	lr, [sp, #32]
   42ee4:	mov	lr, r3
   42ee8:	ldr	r3, [r0]
   42eec:	strd	r8, [sp, #16]
   42ef0:	strd	sl, [sp, #24]
   42ef4:	sub	sp, sp, #228	; 0xe4
   42ef8:	add	ip, sp, #268	; 0x10c
   42efc:	add	r2, sp, #264	; 0x108
   42f00:	ldrh	ip, [ip]
   42f04:	ldrh	r2, [r2]
   42f08:	ldr	r3, [r3]
   42f0c:	cmp	ip, #0
   42f10:	str	r2, [sp, #128]	; 0x80
   42f14:	str	ip, [sp, #148]	; 0x94
   42f18:	str	r3, [sp, #152]	; 0x98
   42f1c:	beq	42f2c <fputs@plt+0x31e3c>
   42f20:	ldrh	r3, [r3, #64]	; 0x40
   42f24:	tst	r3, #128	; 0x80
   42f28:	bne	43580 <fputs@plt+0x32490>
   42f2c:	ldr	r3, [r1]
   42f30:	mov	r2, r3
   42f34:	uxth	r3, r3
   42f38:	cmp	r3, #63	; 0x3f
   42f3c:	str	r2, [sp, #200]	; 0xc8
   42f40:	bhi	43580 <fputs@plt+0x32490>
   42f44:	mov	r2, #1
   42f48:	mov	r9, r3
   42f4c:	sub	r3, r3, #32
   42f50:	lsl	r1, r2, r9
   42f54:	rsb	ip, r9, #32
   42f58:	lsl	r3, r2, r3
   42f5c:	subs	r1, r1, #1
   42f60:	orr	r3, r3, r2, lsr ip
   42f64:	str	r1, [sp, #136]	; 0x88
   42f68:	mov	r1, #0
   42f6c:	sbc	r3, r3, #0
   42f70:	str	r3, [sp, #140]	; 0x8c
   42f74:	ldrd	r2, [sp, #136]	; 0x88
   42f78:	orrs	r3, r2, r3
   42f7c:	beq	439dc <fputs@plt+0x328ec>
   42f80:	ldr	r3, [sp, #128]	; 0x80
   42f84:	mov	sl, #0
   42f88:	mov	fp, #0
   42f8c:	mov	r8, r6
   42f90:	str	r9, [sp, #32]
   42f94:	mov	r9, r7
   42f98:	str	r4, [sp, #40]	; 0x28
   42f9c:	str	r0, [sp, #88]	; 0x58
   42fa0:	str	r1, [sp, #100]	; 0x64
   42fa4:	and	r3, r3, #768	; 0x300
   42fa8:	str	r3, [sp, #44]	; 0x2c
   42fac:	ldr	r3, [pc, #2640]	; 43a04 <fputs@plt+0x32914>
   42fb0:	str	r1, [sp, #116]	; 0x74
   42fb4:	str	r1, [sp, #120]	; 0x78
   42fb8:	str	r1, [sp, #132]	; 0x84
   42fbc:	str	r1, [sp, #144]	; 0x90
   42fc0:	add	r3, pc, r3
   42fc4:	str	lr, [sp, #184]	; 0xb8
   42fc8:	str	r3, [sp, #112]	; 0x70
   42fcc:	ldr	r3, [pc, #2612]	; 43a08 <fputs@plt+0x32918>
   42fd0:	add	r3, pc, r3
   42fd4:	str	r3, [sp, #188]	; 0xbc
   42fd8:	ldr	r3, [sp, #148]	; 0x94
   42fdc:	add	r3, r3, #1
   42fe0:	str	r3, [sp, #160]	; 0xa0
   42fe4:	ldr	r3, [pc, #2592]	; 43a0c <fputs@plt+0x3291c>
   42fe8:	add	r3, pc, r3
   42fec:	str	r3, [sp, #204]	; 0xcc
   42ff0:	ldr	r2, [sp, #100]	; 0x64
   42ff4:	ldr	r3, [sp, #148]	; 0x94
   42ff8:	cmp	r3, r2
   42ffc:	ldrgt	r3, [sp, #184]	; 0xb8
   43000:	ldrle	r3, [sp, #272]	; 0x110
   43004:	ldrgt	r3, [r3]
   43008:	ldrgt	r3, [r3, r2, lsl #2]
   4300c:	str	r3, [sp, #52]	; 0x34
   43010:	ldr	r3, [sp, #52]	; 0x34
   43014:	ldr	r3, [r3, #36]	; 0x24
   43018:	ands	r5, r3, #1024	; 0x400
   4301c:	bne	439b0 <fputs@plt+0x328c0>
   43020:	ldr	r1, [sp, #32]
   43024:	ldr	r2, [sp, #52]	; 0x34
   43028:	cmp	r1, #0
   4302c:	ldr	r1, [sp, #88]	; 0x58
   43030:	ldrb	r2, [r2, #16]
   43034:	ldr	r1, [r1, #4]
   43038:	add	r2, r2, r2, lsl #3
   4303c:	add	r2, r1, r2, lsl #3
   43040:	ldr	r2, [r2, #52]	; 0x34
   43044:	str	r2, [sp, #56]	; 0x38
   43048:	beq	438d0 <fputs@plt+0x327e0>
   4304c:	ldr	r3, [pc, #2492]	; 43a10 <fputs@plt+0x32920>
   43050:	strd	r8, [sp, #16]
   43054:	add	r3, pc, r3
   43058:	str	r3, [sp, #36]	; 0x24
   4305c:	mov	r3, r5
   43060:	b	43074 <fputs@plt+0x31f84>
   43064:	ldr	r2, [sp, #32]
   43068:	add	r5, r5, #1
   4306c:	cmp	r2, r5
   43070:	beq	43178 <fputs@plt+0x32088>
   43074:	lsr	r2, sl, r5
   43078:	rsb	r7, r5, #32
   4307c:	sub	r6, r5, #32
   43080:	orr	r2, r2, fp, lsl r7
   43084:	orr	r2, r2, fp, lsr r6
   43088:	and	r2, r2, #1
   4308c:	strd	r2, [sp, #24]
   43090:	ldrd	r0, [sp, #24]
   43094:	orrs	r2, r0, r1
   43098:	bne	43064 <fputs@plt+0x31f74>
   4309c:	ldr	r2, [sp, #40]	; 0x28
   430a0:	add	r9, r5, r5, lsl #2
   430a4:	ldr	r2, [r2]
   430a8:	ldr	r4, [r2, r9, lsl #2]
   430ac:	b	430c4 <fputs@plt+0x31fd4>
   430b0:	tst	r2, #262144	; 0x40000
   430b4:	ldrne	r2, [r4, #20]
   430b8:	ldreq	r4, [r4, #12]
   430bc:	ldrne	r2, [r2, #4]
   430c0:	ldrne	r4, [r2]
   430c4:	cmp	r4, #0
   430c8:	beq	439f8 <fputs@plt+0x32908>
   430cc:	ldr	r2, [r4, #4]
   430d0:	tst	r2, #4096	; 0x1000
   430d4:	bne	430b0 <fputs@plt+0x31fc0>
   430d8:	ldrb	r2, [r4]
   430dc:	cmp	r2, #152	; 0x98
   430e0:	bne	43064 <fputs@plt+0x31f74>
   430e4:	ldr	r2, [r4, #28]
   430e8:	ldr	r1, [sp, #56]	; 0x38
   430ec:	cmp	r1, r2
   430f0:	bne	43064 <fputs@plt+0x31f74>
   430f4:	ldr	r1, [sp, #116]	; 0x74
   430f8:	movw	ip, #386	; 0x182
   430fc:	ldr	r0, [sp, #120]	; 0x78
   43100:	ldrsh	r2, [r4, #32]
   43104:	str	r3, [sp, #12]
   43108:	mvn	r1, r1
   4310c:	ldr	r3, [sp, #88]	; 0x58
   43110:	mvn	r0, r0
   43114:	str	r1, [sp]
   43118:	ldr	r1, [sp, #56]	; 0x38
   4311c:	stmib	sp, {r0, ip}
   43120:	add	r0, r3, #328	; 0x148
   43124:	bl	414b4 <fputs@plt+0x303c4>
   43128:	subs	r2, r0, #0
   4312c:	mov	r3, #0
   43130:	beq	43064 <fputs@plt+0x31f74>
   43134:	ldrh	r1, [r2, #18]
   43138:	tst	r1, #130	; 0x82
   4313c:	beq	4314c <fputs@plt+0x3205c>
   43140:	ldrsh	r1, [r4, #32]
   43144:	cmp	r1, r3
   43148:	bge	438fc <fputs@plt+0x3280c>
   4314c:	mov	r2, #1
   43150:	lsl	r6, r2, r6
   43154:	orr	r1, sl, r2, lsl r5
   43158:	add	r5, r5, #1
   4315c:	orr	r6, r6, r2, lsr r7
   43160:	ldr	r2, [sp, #32]
   43164:	mov	sl, r1
   43168:	orr	r6, r6, fp
   4316c:	mov	fp, r6
   43170:	cmp	r2, r5
   43174:	bne	43074 <fputs@plt+0x31f84>
   43178:	ldrd	r8, [sp, #16]
   4317c:	ldr	r3, [sp, #52]	; 0x34
   43180:	ldr	r3, [r3, #36]	; 0x24
   43184:	tst	r3, #4096	; 0x1000
   43188:	bne	4373c <fputs@plt+0x3264c>
   4318c:	tst	r3, #256	; 0x100
   43190:	bne	438b4 <fputs@plt+0x327c4>
   43194:	ldr	r3, [sp, #52]	; 0x34
   43198:	ldr	r2, [r3, #28]
   4319c:	cmp	r2, #0
   431a0:	str	r2, [sp, #48]	; 0x30
   431a4:	beq	43580 <fputs@plt+0x32490>
   431a8:	ldrb	r3, [r2, #55]	; 0x37
   431ac:	tst	r3, #4
   431b0:	bne	43580 <fputs@plt+0x32490>
   431b4:	ldrb	r3, [r2, #54]	; 0x36
   431b8:	ldrh	r1, [r2, #52]	; 0x34
   431bc:	ldrh	r2, [r2, #50]	; 0x32
   431c0:	adds	r3, r3, #0
   431c4:	movne	r3, #1
   431c8:	cmp	r1, #0
   431cc:	str	r3, [sp, #68]	; 0x44
   431d0:	str	r1, [sp, #80]	; 0x50
   431d4:	str	r2, [sp, #172]	; 0xac
   431d8:	beq	434d8 <fputs@plt+0x323e8>
   431dc:	ldr	r0, [sp, #100]	; 0x64
   431e0:	mov	r2, #1
   431e4:	mov	r1, #0
   431e8:	str	r1, [sp, #16]
   431ec:	str	r1, [sp, #96]	; 0x60
   431f0:	str	r1, [sp, #124]	; 0x7c
   431f4:	sub	r3, r0, #32
   431f8:	str	r1, [sp, #156]	; 0x9c
   431fc:	lsl	ip, r2, r3
   43200:	rsb	r3, r0, #32
   43204:	lsl	r0, r2, r0
   43208:	orr	r3, ip, r2, lsr r3
   4320c:	str	r0, [sp, #164]	; 0xa4
   43210:	str	r3, [sp, #168]	; 0xa8
   43214:	ldr	r3, [sp, #188]	; 0xbc
   43218:	b	43268 <fputs@plt+0x32178>
   4321c:	ldrh	r1, [r0, #42]	; 0x2a
   43220:	cmp	r1, #0
   43224:	bne	4327c <fputs@plt+0x3218c>
   43228:	ldr	r1, [r0, #48]	; 0x30
   4322c:	movw	r0, #386	; 0x182
   43230:	ldr	r1, [r1, ip, lsl #2]
   43234:	ldrh	r1, [r1, #18]
   43238:	tst	r1, r0
   4323c:	beq	4327c <fputs@plt+0x3218c>
   43240:	ldr	r2, [sp, #68]	; 0x44
   43244:	tst	r1, #256	; 0x100
   43248:	movne	r2, #0
   4324c:	str	r2, [sp, #68]	; 0x44
   43250:	ldr	r2, [sp, #16]
   43254:	ldr	r1, [sp, #80]	; 0x50
   43258:	add	r2, r2, #1
   4325c:	cmp	r2, r1
   43260:	str	r2, [sp, #16]
   43264:	bge	434cc <fputs@plt+0x323dc>
   43268:	ldr	ip, [sp, #16]
   4326c:	ldr	r0, [sp, #52]	; 0x34
   43270:	ldrh	r2, [r0, #24]
   43274:	cmp	r2, ip
   43278:	bgt	4321c <fputs@plt+0x3212c>
   4327c:	ldr	ip, [sp, #48]	; 0x30
   43280:	cmp	ip, #0
   43284:	beq	43714 <fputs@plt+0x32624>
   43288:	ldr	r4, [sp, #16]
   4328c:	ldr	lr, [ip, #4]
   43290:	ldr	r0, [ip, #12]
   43294:	lsl	r1, r4, #1
   43298:	ldr	ip, [ip, #28]
   4329c:	ldrsh	r1, [lr, r1]
   432a0:	ldrsh	lr, [r0, #32]
   432a4:	ldrb	ip, [ip, r4]
   432a8:	cmp	lr, r1
   432ac:	str	ip, [sp, #92]	; 0x5c
   432b0:	beq	43728 <fputs@plt+0x32638>
   432b4:	mov	ip, r1
   432b8:	ldr	r1, [sp, #68]	; 0x44
   432bc:	str	ip, [sp, #36]	; 0x24
   432c0:	cmp	ip, #0
   432c4:	movlt	r1, #0
   432c8:	andge	r1, r1, #1
   432cc:	cmp	r1, #0
   432d0:	beq	432fc <fputs@plt+0x3220c>
   432d4:	cmp	r2, r4
   432d8:	movgt	r2, #1
   432dc:	strgt	r2, [sp, #68]	; 0x44
   432e0:	bgt	432fc <fputs@plt+0x3220c>
   432e4:	ldr	r2, [r0, #4]
   432e8:	add	r2, r2, ip, lsl #4
   432ec:	ldrb	r2, [r2, #12]
   432f0:	adds	r2, r2, #0
   432f4:	movne	r2, #1
   432f8:	str	r2, [sp, #68]	; 0x44
   432fc:	ldr	r2, [sp, #32]
   43300:	cmp	r2, #0
   43304:	beq	434b4 <fputs@plt+0x323c4>
   43308:	ldr	r1, [sp, #16]
   4330c:	mov	r4, #0
   43310:	lsl	r2, r1, #2
   43314:	str	r2, [sp, #76]	; 0x4c
   43318:	add	r2, r2, r1
   4331c:	lsl	r2, r2, #2
   43320:	str	r2, [sp, #64]	; 0x40
   43324:	b	43338 <fputs@plt+0x32248>
   43328:	add	r4, r4, #1
   4332c:	ldr	r2, [sp, #32]
   43330:	cmp	r2, r4
   43334:	ble	434b4 <fputs@plt+0x323c4>
   43338:	lsr	r2, sl, r4
   4333c:	rsb	r6, r4, #32
   43340:	sub	r5, r4, #32
   43344:	mov	r9, #0
   43348:	orr	r2, r2, fp, lsl r6
   4334c:	orr	r2, r2, fp, lsr r5
   43350:	and	r8, r2, #1
   43354:	orrs	r2, r8, r9
   43358:	bne	43328 <fputs@plt+0x32238>
   4335c:	ldr	r2, [sp, #40]	; 0x28
   43360:	add	r1, r4, r4, lsl #2
   43364:	ldr	r7, [r2]
   43368:	lsl	r2, r1, #2
   4336c:	ldr	r1, [r7, r1, lsl #2]
   43370:	add	r7, r7, r2
   43374:	cmp	r1, r9
   43378:	beq	43734 <fputs@plt+0x32644>
   4337c:	ldr	ip, [r1, #4]
   43380:	mov	r0, r1
   43384:	tst	ip, #4096	; 0x1000
   43388:	bne	4339c <fputs@plt+0x322ac>
   4338c:	b	433b8 <fputs@plt+0x322c8>
   43390:	ldr	ip, [r0, #4]
   43394:	tst	ip, #4096	; 0x1000
   43398:	beq	433b8 <fputs@plt+0x322c8>
   4339c:	tst	ip, #262144	; 0x40000
   433a0:	ldrne	r0, [r0, #20]
   433a4:	ldreq	r0, [r0, #12]
   433a8:	ldrne	r0, [r0, #4]
   433ac:	ldrne	r0, [r0]
   433b0:	cmp	r0, #0
   433b4:	bne	43390 <fputs@plt+0x322a0>
   433b8:	ldr	ip, [sp, #44]	; 0x2c
   433bc:	cmp	ip, #0
   433c0:	ldr	ip, [sp, #36]	; 0x24
   433c4:	bne	435a0 <fputs@plt+0x324b0>
   433c8:	cmn	ip, #1
   433cc:	blt	435d8 <fputs@plt+0x324e8>
   433d0:	ldrb	ip, [r0]
   433d4:	cmp	ip, #152	; 0x98
   433d8:	bne	434b4 <fputs@plt+0x323c4>
   433dc:	ldr	ip, [r0, #28]
   433e0:	ldr	lr, [sp, #56]	; 0x38
   433e4:	cmp	lr, ip
   433e8:	bne	434b4 <fputs@plt+0x323c4>
   433ec:	ldrsh	r0, [r0, #32]
   433f0:	ldr	ip, [sp, #36]	; 0x24
   433f4:	cmp	r0, ip
   433f8:	bne	434b4 <fputs@plt+0x323c4>
   433fc:	str	r2, [sp, #84]	; 0x54
   43400:	ldr	r2, [sp, #36]	; 0x24
   43404:	cmp	r2, #0
   43408:	blt	43610 <fputs@plt+0x32520>
   4340c:	str	r3, [sp, #72]	; 0x48
   43410:	ldr	r3, [sp, #88]	; 0x58
   43414:	ldr	r0, [r3]
   43418:	bl	40da0 <fputs@plt+0x2fcb0>
   4341c:	cmp	r0, #0
   43420:	ldr	r3, [sp, #72]	; 0x48
   43424:	ldreq	r1, [sp, #152]	; 0x98
   43428:	ldr	r2, [sp, #84]	; 0x54
   4342c:	ldr	ip, [sp, #112]	; 0x70
   43430:	ldreq	r0, [r1, #8]
   43434:	ldr	r1, [sp, #48]	; 0x30
   43438:	ldr	lr, [r0]
   4343c:	ldr	r1, [r1, #32]
   43440:	ldr	r0, [sp, #76]	; 0x4c
   43444:	ldr	r1, [r1, r0]
   43448:	ldrb	r0, [lr]
   4344c:	str	r1, [sp, #72]	; 0x48
   43450:	ldrb	r1, [r1]
   43454:	add	r7, ip, r0
   43458:	ldrb	r7, [r7, #336]	; 0x150
   4345c:	add	r1, ip, r1
   43460:	ldrb	r1, [r1, #336]	; 0x150
   43464:	cmp	r7, r1
   43468:	bne	434a4 <fputs@plt+0x323b4>
   4346c:	cmp	r0, #0
   43470:	beq	436f8 <fputs@plt+0x32608>
   43474:	ldr	ip, [sp, #72]	; 0x48
   43478:	b	43484 <fputs@plt+0x32394>
   4347c:	cmp	r0, #0
   43480:	beq	436f8 <fputs@plt+0x32608>
   43484:	ldrb	r0, [lr, #1]!
   43488:	ldrb	r1, [ip, #1]!
   4348c:	add	r7, r3, r0
   43490:	ldrb	r7, [r7, #336]	; 0x150
   43494:	add	r1, r3, r1
   43498:	ldrb	r1, [r1, #336]	; 0x150
   4349c:	cmp	r7, r1
   434a0:	beq	4347c <fputs@plt+0x3238c>
   434a4:	ldr	r2, [sp, #44]	; 0x2c
   434a8:	add	r4, r4, #1
   434ac:	cmp	r2, #0
   434b0:	bne	4332c <fputs@plt+0x3223c>
   434b4:	ldr	r3, [sp, #16]
   434b8:	cmp	r3, #0
   434bc:	beq	436a0 <fputs@plt+0x325b0>
   434c0:	ldr	r2, [sp, #172]	; 0xac
   434c4:	cmp	r2, r3
   434c8:	bgt	436a0 <fputs@plt+0x325b0>
   434cc:	ldr	r3, [sp, #124]	; 0x7c
   434d0:	cmp	r3, #0
   434d4:	bne	436ac <fputs@plt+0x325bc>
   434d8:	ldr	r3, [sp, #68]	; 0x44
   434dc:	cmp	r3, #0
   434e0:	bne	436ac <fputs@plt+0x325bc>
   434e4:	ldr	r9, [sp, #32]
   434e8:	ldrd	r2, [sp, #136]	; 0x88
   434ec:	cmp	r3, fp
   434f0:	cmpeq	r2, sl
   434f4:	beq	439dc <fputs@plt+0x328ec>
   434f8:	sub	r3, r9, #1
   434fc:	cmp	r3, #0
   43500:	ble	43580 <fputs@plt+0x32490>
   43504:	mov	r2, #1
   43508:	sub	ip, r9, #33	; 0x21
   4350c:	lsl	ip, r2, ip
   43510:	rsb	r4, r3, #32
   43514:	lsl	lr, r2, r3
   43518:	orr	ip, ip, r2, lsr r4
   4351c:	subs	lr, lr, #1
   43520:	sbc	ip, ip, #0
   43524:	str	lr, [sp, #192]	; 0xc0
   43528:	str	ip, [sp, #196]	; 0xc4
   4352c:	ldrd	r4, [sp, #192]	; 0xc0
   43530:	and	r1, fp, r5
   43534:	and	r0, sl, r4
   43538:	cmp	r1, r5
   4353c:	cmpeq	r0, r4
   43540:	bne	43578 <fputs@plt+0x32488>
   43544:	b	439f0 <fputs@plt+0x32900>
   43548:	sub	r1, r3, #32
   4354c:	rsb	ip, r3, #32
   43550:	lsl	r0, r2, r3
   43554:	lsl	r1, r2, r1
   43558:	subs	r4, r0, #1
   4355c:	orr	r1, r1, r2, lsr ip
   43560:	and	r6, r4, sl
   43564:	sbc	r5, r1, #0
   43568:	and	r7, r5, fp
   4356c:	cmp	r5, r7
   43570:	cmpeq	r4, r6
   43574:	beq	439f0 <fputs@plt+0x32900>
   43578:	subs	r3, r3, #1
   4357c:	bne	43548 <fputs@plt+0x32458>
   43580:	mov	r0, #0
   43584:	add	sp, sp, #228	; 0xe4
   43588:	ldrd	r4, [sp]
   4358c:	ldrd	r6, [sp, #8]
   43590:	ldrd	r8, [sp, #16]
   43594:	ldrd	sl, [sp, #24]
   43598:	add	sp, sp, #32
   4359c:	pop	{pc}		; (ldr pc, [sp], #4)
   435a0:	cmn	ip, #1
   435a4:	blt	435d8 <fputs@plt+0x324e8>
   435a8:	ldrb	ip, [r0]
   435ac:	cmp	ip, #152	; 0x98
   435b0:	bne	43328 <fputs@plt+0x32238>
   435b4:	ldr	ip, [r0, #28]
   435b8:	ldr	lr, [sp, #56]	; 0x38
   435bc:	cmp	lr, ip
   435c0:	bne	43328 <fputs@plt+0x32238>
   435c4:	ldrsh	r0, [r0, #32]
   435c8:	ldr	ip, [sp, #36]	; 0x24
   435cc:	cmp	r0, ip
   435d0:	bne	43328 <fputs@plt+0x32238>
   435d4:	b	433fc <fputs@plt+0x3230c>
   435d8:	ldr	r2, [sp, #48]	; 0x30
   435dc:	ldr	r1, [sp, #64]	; 0x40
   435e0:	ldr	r2, [r2, #40]	; 0x28
   435e4:	ldr	r2, [r2, #4]
   435e8:	ldr	r1, [r2, r1]
   435ec:	cmp	r1, #0
   435f0:	cmpne	r0, #0
   435f4:	beq	436dc <fputs@plt+0x325ec>
   435f8:	ldr	r2, [sp, #56]	; 0x38
   435fc:	str	r3, [sp, #72]	; 0x48
   43600:	bl	1f60c <fputs@plt+0xe51c>
   43604:	cmp	r0, #0
   43608:	ldr	r3, [sp, #72]	; 0x48
   4360c:	bne	434a4 <fputs@plt+0x323b4>
   43610:	ldr	r2, [sp, #128]	; 0x80
   43614:	tst	r2, #256	; 0x100
   43618:	movne	r2, #1
   4361c:	strne	r2, [sp, #124]	; 0x7c
   43620:	bne	43680 <fputs@plt+0x32590>
   43624:	ldr	r1, [sp, #92]	; 0x5c
   43628:	ldr	r2, [sp, #96]	; 0x60
   4362c:	cmp	r2, #0
   43630:	ldrb	r2, [r7, #12]
   43634:	bne	438a0 <fputs@plt+0x327b0>
   43638:	cmp	r2, r1
   4363c:	eor	r2, r2, r1
   43640:	str	r2, [sp, #156]	; 0x9c
   43644:	beq	4366c <fputs@plt+0x3257c>
   43648:	ldr	r0, [sp, #164]	; 0xa4
   4364c:	ldr	r2, [sp, #276]	; 0x114
   43650:	ldm	r2, {r1, r2}
   43654:	orr	r1, r1, r0
   43658:	ldr	r0, [sp, #168]	; 0xa8
   4365c:	orr	r2, r2, r0
   43660:	ldr	r0, [sp, #276]	; 0x114
   43664:	str	r1, [r0]
   43668:	str	r2, [r0, #4]
   4366c:	ldr	r2, [sp, #36]	; 0x24
   43670:	cmp	r2, #0
   43674:	mov	r2, #1
   43678:	strlt	r2, [sp, #124]	; 0x7c
   4367c:	str	r2, [sp, #96]	; 0x60
   43680:	mov	r2, #1
   43684:	lsl	r5, r2, r5
   43688:	orr	r4, sl, r2, lsl r4
   4368c:	orr	r5, r5, r2, lsr r6
   43690:	mov	sl, r4
   43694:	orr	r5, r5, fp
   43698:	mov	fp, r5
   4369c:	b	43250 <fputs@plt+0x32160>
   436a0:	ldr	r3, [sp, #124]	; 0x7c
   436a4:	cmp	r3, #0
   436a8:	beq	434e4 <fputs@plt+0x323f4>
   436ac:	ldr	r1, [sp, #32]
   436b0:	ldr	r3, [sp, #52]	; 0x34
   436b4:	cmp	r1, #0
   436b8:	ldr	r1, [sp, #144]	; 0x90
   436bc:	ldrd	r2, [r3, #8]
   436c0:	orr	r2, r1, r2
   436c4:	str	r2, [sp, #144]	; 0x90
   436c8:	ldr	r2, [sp, #132]	; 0x84
   436cc:	orr	r3, r2, r3
   436d0:	str	r3, [sp, #132]	; 0x84
   436d4:	beq	43854 <fputs@plt+0x32764>
   436d8:	b	4375c <fputs@plt+0x3266c>
   436dc:	cmp	r1, r0
   436e0:	beq	43610 <fputs@plt+0x32520>
   436e4:	ldr	r2, [sp, #44]	; 0x2c
   436e8:	add	r4, r4, #1
   436ec:	cmp	r2, #0
   436f0:	bne	4332c <fputs@plt+0x3223c>
   436f4:	b	434b4 <fputs@plt+0x323c4>
   436f8:	ldr	r1, [sp, #128]	; 0x80
   436fc:	tst	r1, #256	; 0x100
   43700:	bne	43680 <fputs@plt+0x32590>
   43704:	ldr	r1, [sp, #40]	; 0x28
   43708:	ldr	r7, [r1]
   4370c:	add	r7, r7, r2
   43710:	b	43624 <fputs@plt+0x32534>
   43714:	ldr	r2, [sp, #48]	; 0x30
   43718:	str	r2, [sp, #92]	; 0x5c
   4371c:	mvn	r2, #0
   43720:	str	r2, [sp, #36]	; 0x24
   43724:	b	432fc <fputs@plt+0x3220c>
   43728:	mvn	r2, #0
   4372c:	str	r2, [sp, #36]	; 0x24
   43730:	b	432fc <fputs@plt+0x3220c>
   43734:	mov	r0, r1
   43738:	b	433b8 <fputs@plt+0x322c8>
   4373c:	ldr	r3, [sp, #52]	; 0x34
   43740:	ldr	r1, [sp, #144]	; 0x90
   43744:	ldrd	r2, [r3, #8]
   43748:	orr	r2, r1, r2
   4374c:	str	r2, [sp, #144]	; 0x90
   43750:	ldr	r2, [sp, #132]	; 0x84
   43754:	orr	r3, r2, r3
   43758:	str	r3, [sp, #132]	; 0x84
   4375c:	ldr	r3, [sp, #88]	; 0x58
   43760:	mov	r4, #0
   43764:	strd	r8, [sp, #56]	; 0x38
   43768:	mov	r8, r4
   4376c:	add	r3, r3, #68	; 0x44
   43770:	str	r3, [sp, #36]	; 0x24
   43774:	ldr	r3, [sp, #144]	; 0x90
   43778:	mvn	r3, r3
   4377c:	str	r3, [sp, #48]	; 0x30
   43780:	b	437b8 <fputs@plt+0x326c8>
   43784:	ldr	r3, [sp, #48]	; 0x30
   43788:	and	r3, r3, r0
   4378c:	str	r3, [sp, #104]	; 0x68
   43790:	ldr	r3, [sp, #132]	; 0x84
   43794:	bic	r3, r1, r3
   43798:	str	r3, [sp, #108]	; 0x6c
   4379c:	ldrd	r2, [sp, #104]	; 0x68
   437a0:	orrs	r3, r2, r3
   437a4:	beq	43820 <fputs@plt+0x32730>
   437a8:	ldr	r3, [sp, #32]
   437ac:	add	r4, r4, #1
   437b0:	cmp	r3, r4
   437b4:	ble	4384c <fputs@plt+0x3275c>
   437b8:	lsr	r2, sl, r4
   437bc:	rsb	r9, r4, #32
   437c0:	sub	r5, r4, #32
   437c4:	mov	r7, r8
   437c8:	orr	r2, r2, fp, lsl r9
   437cc:	orr	r2, r2, fp, lsr r5
   437d0:	and	r6, r2, #1
   437d4:	orrs	r3, r6, r7
   437d8:	bne	437a8 <fputs@plt+0x326b8>
   437dc:	add	r2, r4, r4, lsl #2
   437e0:	ldr	r0, [sp, #36]	; 0x24
   437e4:	ldr	r3, [sp, #40]	; 0x28
   437e8:	ldr	r1, [r3]
   437ec:	ldr	r2, [r1, r2, lsl #2]
   437f0:	mov	r1, r2
   437f4:	str	r2, [sp, #16]
   437f8:	bl	1d1d0 <fputs@plt+0xc0e0>
   437fc:	orrs	r3, r0, r1
   43800:	ldr	r2, [sp, #16]
   43804:	bne	43784 <fputs@plt+0x32694>
   43808:	mov	r0, r2
   4380c:	mov	r1, #1
   43810:	mov	r2, #0
   43814:	bl	218a8 <fputs@plt+0x107b8>
   43818:	cmp	r0, #0
   4381c:	beq	437a8 <fputs@plt+0x326b8>
   43820:	mov	r2, #1
   43824:	ldr	r3, [sp, #32]
   43828:	lsl	r5, r2, r5
   4382c:	orr	r1, sl, r2, lsl r4
   43830:	add	r4, r4, #1
   43834:	orr	r5, r5, r2, lsr r9
   43838:	mov	sl, r1
   4383c:	orr	r5, r5, fp
   43840:	cmp	r3, r4
   43844:	mov	fp, r5
   43848:	bgt	437b8 <fputs@plt+0x326c8>
   4384c:	ldrd	r8, [sp, #56]	; 0x38
   43850:	strd	r6, [sp, #176]	; 0xb0
   43854:	ldrd	r2, [sp, #136]	; 0x88
   43858:	cmp	r3, fp
   4385c:	ldr	r3, [sp, #100]	; 0x64
   43860:	cmpeq	r2, sl
   43864:	add	r3, r3, #1
   43868:	str	r3, [sp, #100]	; 0x64
   4386c:	bls	439e4 <fputs@plt+0x328f4>
   43870:	ldr	r2, [sp, #160]	; 0xa0
   43874:	cmp	r2, r3
   43878:	beq	439e8 <fputs@plt+0x328f8>
   4387c:	ldr	r3, [sp, #52]	; 0x34
   43880:	ldr	r1, [sp, #116]	; 0x74
   43884:	ldrd	r2, [r3, #8]
   43888:	orr	r2, r1, r2
   4388c:	str	r2, [sp, #116]	; 0x74
   43890:	ldr	r2, [sp, #120]	; 0x78
   43894:	orr	r3, r2, r3
   43898:	str	r3, [sp, #120]	; 0x78
   4389c:	b	42ff0 <fputs@plt+0x31f00>
   438a0:	ldr	r0, [sp, #156]	; 0x9c
   438a4:	eor	r1, r1, r0
   438a8:	cmp	r1, r2
   438ac:	bne	434b4 <fputs@plt+0x323c4>
   438b0:	b	4366c <fputs@plt+0x3257c>
   438b4:	mov	r3, #1
   438b8:	mov	r2, #0
   438bc:	str	r2, [sp, #48]	; 0x30
   438c0:	str	r3, [sp, #68]	; 0x44
   438c4:	str	r3, [sp, #80]	; 0x50
   438c8:	str	r2, [sp, #172]	; 0xac
   438cc:	b	431dc <fputs@plt+0x320ec>
   438d0:	tst	r3, #4096	; 0x1000
   438d4:	beq	4318c <fputs@plt+0x3209c>
   438d8:	ldr	r3, [sp, #52]	; 0x34
   438dc:	ldr	r1, [sp, #144]	; 0x90
   438e0:	ldrd	r2, [r3, #8]
   438e4:	orr	r2, r1, r2
   438e8:	str	r2, [sp, #144]	; 0x90
   438ec:	ldr	r2, [sp, #132]	; 0x84
   438f0:	orr	r3, r2, r3
   438f4:	str	r3, [sp, #132]	; 0x84
   438f8:	b	43854 <fputs@plt+0x32764>
   438fc:	ldr	r3, [sp, #40]	; 0x28
   43900:	str	r2, [sp, #48]	; 0x30
   43904:	ldr	r1, [r3]
   43908:	ldr	r3, [sp, #88]	; 0x58
   4390c:	ldr	r1, [r1, r9, lsl #2]
   43910:	ldr	r0, [r3]
   43914:	bl	40da0 <fputs@plt+0x2fcb0>
   43918:	subs	ip, r0, #0
   4391c:	ldr	r2, [sp, #48]	; 0x30
   43920:	ldreq	r1, [sp, #152]	; 0x98
   43924:	ldr	r3, [sp, #88]	; 0x58
   43928:	ldreq	ip, [r1, #8]
   4392c:	ldr	r0, [r3]
   43930:	ldr	r1, [r2]
   43934:	ldr	r4, [ip]
   43938:	bl	40da0 <fputs@plt+0x2fcb0>
   4393c:	cmp	r0, #0
   43940:	ldr	lr, [sp, #204]	; 0xcc
   43944:	mov	r3, #0
   43948:	ldreq	r2, [sp, #152]	; 0x98
   4394c:	ldreq	r0, [r2, #8]
   43950:	ldr	r1, [r0]
   43954:	ldrb	r0, [r4]
   43958:	ldrb	r2, [r1]
   4395c:	add	ip, lr, r0
   43960:	ldrb	ip, [ip, #336]	; 0x150
   43964:	add	r2, lr, r2
   43968:	ldrb	r2, [r2, #336]	; 0x150
   4396c:	cmp	r2, ip
   43970:	bne	43064 <fputs@plt+0x31f74>
   43974:	cmp	r0, #0
   43978:	beq	4314c <fputs@plt+0x3205c>
   4397c:	ldr	ip, [sp, #36]	; 0x24
   43980:	b	4398c <fputs@plt+0x3289c>
   43984:	cmp	r0, #0
   43988:	beq	4314c <fputs@plt+0x3205c>
   4398c:	ldrb	r0, [r4, #1]!
   43990:	ldrb	r2, [r1, #1]!
   43994:	add	lr, ip, r0
   43998:	ldrb	lr, [lr, #336]	; 0x150
   4399c:	add	r2, ip, r2
   439a0:	ldrb	r2, [r2, #336]	; 0x150
   439a4:	cmp	lr, r2
   439a8:	beq	43984 <fputs@plt+0x32894>
   439ac:	b	43064 <fputs@plt+0x31f74>
   439b0:	ldr	r3, [sp, #52]	; 0x34
   439b4:	ldrd	r0, [sp, #136]	; 0x88
   439b8:	ldrsb	r2, [r3, #29]
   439bc:	cmp	r1, fp
   439c0:	cmpeq	r0, sl
   439c4:	moveq	r3, #1
   439c8:	movne	r3, #0
   439cc:	cmp	r2, #0
   439d0:	movne	r3, #1
   439d4:	cmp	r3, #0
   439d8:	beq	439e8 <fputs@plt+0x328f8>
   439dc:	ldrsb	r0, [sp, #200]	; 0xc8
   439e0:	b	43584 <fputs@plt+0x32494>
   439e4:	beq	439dc <fputs@plt+0x328ec>
   439e8:	mvn	r0, #0
   439ec:	b	43584 <fputs@plt+0x32494>
   439f0:	sxtb	r0, r3
   439f4:	b	43584 <fputs@plt+0x32494>
   439f8:	mov	r3, #0
   439fc:	ldrb	r3, [r3]
   43a00:	udf	#0
   43a04:	andeq	r2, r5, r8, lsr #22
   43a08:	andeq	r2, r5, r8, lsl fp
   43a0c:	andeq	r2, r5, r0, lsl #22
   43a10:	muleq	r5, r4, sl
   43a14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   43a18:	mov	r2, #1
   43a1c:	strd	r6, [sp, #8]
   43a20:	strd	r8, [sp, #16]
   43a24:	mov	r9, r0
   43a28:	ldr	r8, [r1, #44]	; 0x2c
   43a2c:	strd	sl, [sp, #24]
   43a30:	mov	fp, r1
   43a34:	ldr	r0, [r0]
   43a38:	str	lr, [sp, #32]
   43a3c:	sub	sp, sp, #20
   43a40:	ldr	r4, [r8]
   43a44:	add	r1, r4, r2
   43a48:	str	r4, [sp, #4]
   43a4c:	str	r0, [sp, #12]
   43a50:	bl	277a4 <fputs@plt+0x166b4>
   43a54:	subs	r3, r0, #0
   43a58:	str	r3, [sp]
   43a5c:	beq	43b14 <fputs@plt+0x32a24>
   43a60:	cmp	r4, #0
   43a64:	ble	43b14 <fputs@plt+0x32a24>
   43a68:	add	sl, r3, #16
   43a6c:	mov	r4, #0
   43a70:	b	43aac <fputs@plt+0x329bc>
   43a74:	mov	r1, r7
   43a78:	bl	40da0 <fputs@plt+0x2fcb0>
   43a7c:	mov	r7, r0
   43a80:	ldr	r3, [r8, #4]
   43a84:	ldr	r2, [sp]
   43a88:	add	r6, r3, r6
   43a8c:	ldr	r2, [r2, #16]
   43a90:	str	r7, [sl, #4]!
   43a94:	ldrb	r3, [r6, #12]
   43a98:	strb	r3, [r2, r4]
   43a9c:	add	r4, r4, #1
   43aa0:	ldr	r3, [sp, #4]
   43aa4:	cmp	r3, r4
   43aa8:	beq	43b14 <fputs@plt+0x32a24>
   43aac:	ldr	r3, [r8, #4]
   43ab0:	add	r5, r4, r4, lsl #2
   43ab4:	mov	r1, fp
   43ab8:	mov	r0, r9
   43abc:	lsl	r6, r5, #2
   43ac0:	ldr	r7, [r3, r5, lsl #2]
   43ac4:	add	r3, r3, r6
   43ac8:	ldr	r2, [r7, #4]
   43acc:	tst	r2, #256	; 0x100
   43ad0:	bne	43a74 <fputs@plt+0x32984>
   43ad4:	ldrh	r3, [r3, #16]
   43ad8:	ldr	r2, [fp, #48]	; 0x30
   43adc:	sub	r3, r3, #1
   43ae0:	bl	42da0 <fputs@plt+0x31cb0>
   43ae4:	mov	r1, r7
   43ae8:	subs	r7, r0, #0
   43aec:	ldreq	r3, [sp, #12]
   43af0:	mov	r0, r9
   43af4:	ldreq	r7, [r3, #8]
   43af8:	ldr	r3, [r8, #4]
   43afc:	ldr	r2, [r7]
   43b00:	str	r3, [sp, #8]
   43b04:	bl	23694 <fputs@plt+0x125a4>
   43b08:	ldr	r3, [sp, #8]
   43b0c:	str	r0, [r3, r5, lsl #2]
   43b10:	b	43a80 <fputs@plt+0x32990>
   43b14:	ldr	r0, [sp]
   43b18:	add	sp, sp, #20
   43b1c:	ldrd	r4, [sp]
   43b20:	ldrd	r6, [sp, #8]
   43b24:	ldrd	r8, [sp, #16]
   43b28:	ldrd	sl, [sp, #24]
   43b2c:	add	sp, sp, #32
   43b30:	pop	{pc}		; (ldr pc, [sp], #4)
   43b34:	strd	r4, [sp, #-36]!	; 0xffffffdc
   43b38:	strd	r6, [sp, #8]
   43b3c:	strd	r8, [sp, #16]
   43b40:	strd	sl, [sp, #24]
   43b44:	str	lr, [sp, #32]
   43b48:	sub	sp, sp, #140	; 0x8c
   43b4c:	ldrb	r2, [r0, #43]	; 0x2b
   43b50:	str	r0, [sp, #60]	; 0x3c
   43b54:	str	r1, [sp, #108]	; 0x6c
   43b58:	ldr	r1, [r0]
   43b5c:	cmp	r2, #1
   43b60:	mov	r3, r2
   43b64:	str	r2, [sp, #104]	; 0x68
   43b68:	movle	r5, #1
   43b6c:	ldr	r2, [r1]
   43b70:	strle	r5, [sp, #56]	; 0x38
   43b74:	str	r1, [sp, #116]	; 0x74
   43b78:	str	r2, [sp, #120]	; 0x78
   43b7c:	ble	43b90 <fputs@plt+0x32aa0>
   43b80:	cmp	r3, #2
   43b84:	movne	r5, #10
   43b88:	moveq	r5, #5
   43b8c:	str	r5, [sp, #56]	; 0x38
   43b90:	ldr	r3, [sp, #60]	; 0x3c
   43b94:	ldr	r2, [sp, #108]	; 0x6c
   43b98:	ldr	r3, [r3, #8]
   43b9c:	cmp	r3, #0
   43ba0:	cmpne	r2, #0
   43ba4:	moveq	r4, #0
   43ba8:	streq	r4, [sp, #68]	; 0x44
   43bac:	beq	43bbc <fputs@plt+0x32acc>
   43bb0:	ldr	r3, [r3]
   43bb4:	lsl	r4, r3, #1
   43bb8:	str	r3, [sp, #68]	; 0x44
   43bbc:	ldr	r7, [sp, #104]	; 0x68
   43bc0:	ldr	r0, [sp, #120]	; 0x78
   43bc4:	add	r2, r7, #8
   43bc8:	mul	r2, r5, r2
   43bcc:	add	r2, r4, r2, lsl #3
   43bd0:	asr	r3, r2, #31
   43bd4:	bl	22e00 <fputs@plt+0x11d10>
   43bd8:	subs	r6, r0, #0
   43bdc:	moveq	r0, #7
   43be0:	str	r6, [sp, #124]	; 0x7c
   43be4:	beq	441c4 <fputs@plt+0x330d4>
   43be8:	lsl	r5, r5, #5
   43bec:	mov	r2, #32
   43bf0:	mov	r1, #0
   43bf4:	lsl	r8, r7, #2
   43bf8:	add	r3, r6, r5
   43bfc:	mov	r0, r3
   43c00:	mov	r7, r3
   43c04:	str	r3, [sp, #100]	; 0x64
   43c08:	add	r5, r7, r5
   43c0c:	str	r8, [sp, #112]	; 0x70
   43c10:	bl	10ebc <memset@plt>
   43c14:	ldr	r2, [sp, #56]	; 0x38
   43c18:	mov	r3, r6
   43c1c:	mov	ip, r8
   43c20:	lsl	r0, r2, #1
   43c24:	add	r1, r6, r2, lsl #6
   43c28:	mov	r2, r5
   43c2c:	add	r3, r3, #32
   43c30:	str	r2, [r3, #-8]
   43c34:	add	r2, r2, ip
   43c38:	cmp	r3, r1
   43c3c:	bne	43c2c <fputs@plt+0x32b3c>
   43c40:	ldr	r3, [sp, #68]	; 0x44
   43c44:	cmp	r3, #0
   43c48:	ldr	r3, [sp, #112]	; 0x70
   43c4c:	mla	r3, r0, r3, r5
   43c50:	str	r3, [sp, #88]	; 0x58
   43c54:	bne	44350 <fputs@plt+0x33260>
   43c58:	ldr	r2, [sp, #68]	; 0x44
   43c5c:	ldr	r3, [sp, #116]	; 0x74
   43c60:	str	r2, [sp, #88]	; 0x58
   43c64:	ldr	r2, [sp, #100]	; 0x64
   43c68:	ldr	r3, [r3, #428]	; 0x1ac
   43c6c:	cmp	r3, #48	; 0x30
   43c70:	movcs	r3, #48	; 0x30
   43c74:	strh	r3, [r2, #16]
   43c78:	ldr	r3, [sp, #104]	; 0x68
   43c7c:	cmp	r3, #0
   43c80:	beq	44390 <fputs@plt+0x332a0>
   43c84:	ldr	r2, [sp, #124]	; 0x7c
   43c88:	mov	r3, #0
   43c8c:	str	r3, [sp, #76]	; 0x4c
   43c90:	str	r3, [sp, #80]	; 0x50
   43c94:	str	r3, [sp, #84]	; 0x54
   43c98:	str	r3, [sp, #92]	; 0x5c
   43c9c:	mov	r3, #1
   43ca0:	str	r2, [sp, #48]	; 0x30
   43ca4:	str	r3, [sp, #72]	; 0x48
   43ca8:	ldr	r3, [sp, #72]	; 0x48
   43cac:	cmp	r3, #0
   43cb0:	moveq	r8, r3
   43cb4:	beq	43ff0 <fputs@plt+0x32f00>
   43cb8:	ldr	r3, [sp, #80]	; 0x50
   43cbc:	mov	r8, #0
   43cc0:	str	r8, [sp, #64]	; 0x40
   43cc4:	lsl	r3, r3, #2
   43cc8:	str	r3, [sp, #52]	; 0x34
   43ccc:	ldr	r3, [sp, #100]	; 0x64
   43cd0:	add	r5, r3, #32
   43cd4:	ldr	r3, [sp, #60]	; 0x3c
   43cd8:	ldr	r6, [r3, #16]
   43cdc:	cmp	r6, #0
   43ce0:	beq	43fd4 <fputs@plt+0x32ee4>
   43ce4:	str	r8, [sp, #36]	; 0x24
   43ce8:	b	43cf8 <fputs@plt+0x32c08>
   43cec:	ldr	r6, [r6, #52]	; 0x34
   43cf0:	cmp	r6, #0
   43cf4:	beq	43fd0 <fputs@plt+0x32ee0>
   43cf8:	mov	r2, #0
   43cfc:	mov	r3, #0
   43d00:	ldrsb	r7, [r5, #-10]
   43d04:	strd	r2, [sp, #128]	; 0x80
   43d08:	ldrd	r2, [r5, #-32]	; 0xffffffe0
   43d0c:	ldrd	r0, [r6]
   43d10:	bic	r0, r0, r2
   43d14:	bic	r1, r1, r3
   43d18:	strd	r0, [sp, #16]
   43d1c:	ldrd	r0, [sp, #16]
   43d20:	orrs	r1, r0, r1
   43d24:	bne	43cec <fputs@plt+0x32bfc>
   43d28:	ldr	ip, [r6, #8]
   43d2c:	ldr	r0, [r6, #12]
   43d30:	and	r1, r2, ip
   43d34:	str	r1, [sp, #24]
   43d38:	and	r1, r3, r0
   43d3c:	str	r1, [sp, #28]
   43d40:	ldrd	r8, [sp, #24]
   43d44:	orrs	r1, r8, r9
   43d48:	bne	43cec <fputs@plt+0x32bfc>
   43d4c:	ldr	r1, [r6, #36]	; 0x24
   43d50:	ldrsh	r9, [r5, #-16]
   43d54:	tst	r1, #16384	; 0x4000
   43d58:	beq	43d64 <fputs@plt+0x32c74>
   43d5c:	cmp	r9, #9
   43d60:	ble	43cec <fputs@plt+0x32bfc>
   43d64:	ldrh	r1, [r6, #20]
   43d68:	uxth	r9, r9
   43d6c:	orr	fp, r3, r0
   43d70:	orr	sl, r2, ip
   43d74:	ldrsh	r0, [r6, #18]
   43d78:	add	r1, r9, r1
   43d7c:	sxth	r1, r1
   43d80:	bl	1a334 <fputs@plt+0x9244>
   43d84:	ldrsh	r1, [r5, #-12]
   43d88:	bl	1a334 <fputs@plt+0x9244>
   43d8c:	ldrh	r3, [r6, #22]
   43d90:	cmp	r7, #0
   43d94:	str	r0, [sp, #44]	; 0x2c
   43d98:	add	r9, r9, r3
   43d9c:	sxth	r3, r9
   43da0:	str	r3, [sp, #40]	; 0x28
   43da4:	blt	43f24 <fputs@plt+0x32e34>
   43da8:	ldrd	r2, [r5, #-24]	; 0xffffffe8
   43dac:	strd	r2, [sp, #128]	; 0x80
   43db0:	ldr	r3, [sp, #68]	; 0x44
   43db4:	cmp	r7, r3
   43db8:	bge	43f5c <fputs@plt+0x32e6c>
   43dbc:	ldr	r3, [sp, #88]	; 0x58
   43dc0:	sxth	r4, r7
   43dc4:	lsl	r4, r4, #1
   43dc8:	ldrsh	r1, [r3, r4]
   43dcc:	add	r4, r3, r4
   43dd0:	cmp	r1, #0
   43dd4:	beq	44048 <fputs@plt+0x32f58>
   43dd8:	ldr	r0, [sp, #44]	; 0x2c
   43ddc:	bl	1a334 <fputs@plt+0x9244>
   43de0:	ldr	r8, [sp, #36]	; 0x24
   43de4:	mov	ip, r0
   43de8:	cmp	r8, #0
   43dec:	beq	43f6c <fputs@plt+0x32e7c>
   43df0:	mov	r1, #0
   43df4:	ldr	r9, [sp, #40]	; 0x28
   43df8:	ldr	r4, [sp, #48]	; 0x30
   43dfc:	b	43e0c <fputs@plt+0x32d1c>
   43e00:	cmp	r1, r8
   43e04:	add	r4, r4, #32
   43e08:	beq	43f80 <fputs@plt+0x32e90>
   43e0c:	ldrd	r2, [r4]
   43e10:	add	r1, r1, #1
   43e14:	cmp	r3, fp
   43e18:	cmpeq	r2, sl
   43e1c:	bne	43e00 <fputs@plt+0x32d10>
   43e20:	ldrb	r3, [r4, #22]
   43e24:	eor	r3, r3, r7
   43e28:	tst	r3, #128	; 0x80
   43e2c:	bne	43e00 <fputs@plt+0x32d10>
   43e30:	ldrsh	r3, [r4, #18]
   43e34:	strd	r8, [sp, #36]	; 0x24
   43e38:	cmp	r3, ip
   43e3c:	blt	43cec <fputs@plt+0x32bfc>
   43e40:	beq	44034 <fputs@plt+0x32f44>
   43e44:	ldr	r0, [r5, #-32]	; 0xffffffe0
   43e48:	ldr	r3, [r5, #-28]	; 0xffffffe4
   43e4c:	ldr	r1, [r6, #8]
   43e50:	ldr	lr, [r6, #12]
   43e54:	ldr	r2, [sp, #52]	; 0x34
   43e58:	orr	r1, r0, r1
   43e5c:	ldr	r0, [r4, #24]
   43e60:	orr	r3, r3, lr
   43e64:	stm	r4, {r1, r3}
   43e68:	ldr	r3, [sp, #40]	; 0x28
   43e6c:	ldrd	r8, [sp, #128]	; 0x80
   43e70:	strh	ip, [r4, #18]
   43e74:	strb	r7, [r4, #22]
   43e78:	strh	r3, [r4, #16]
   43e7c:	ldr	r3, [sp, #44]	; 0x2c
   43e80:	strd	r8, [r4, #8]
   43e84:	ldr	r1, [r5, #-8]
   43e88:	strh	r3, [r4, #20]
   43e8c:	bl	10f58 <memcpy@plt>
   43e90:	ldr	r2, [sp, #36]	; 0x24
   43e94:	ldr	r1, [sp, #56]	; 0x38
   43e98:	ldr	r3, [r4, #24]
   43e9c:	cmp	r2, r1
   43ea0:	ldr	r2, [sp, #52]	; 0x34
   43ea4:	str	r6, [r3, r2]
   43ea8:	blt	43cec <fputs@plt+0x32bfc>
   43eac:	ldr	r2, [sp, #48]	; 0x30
   43eb0:	cmp	r1, #1
   43eb4:	mov	ip, r1
   43eb8:	ldrsh	r0, [r2, #18]
   43ebc:	add	r3, r2, #32
   43ec0:	ldrsh	lr, [r2, #16]
   43ec4:	str	r0, [sp, #76]	; 0x4c
   43ec8:	str	lr, [sp, #84]	; 0x54
   43ecc:	beq	440d4 <fputs@plt+0x32fe4>
   43ed0:	mov	r2, #0
   43ed4:	ldr	r8, [sp, #36]	; 0x24
   43ed8:	mov	r4, r2
   43edc:	mov	r2, #1
   43ee0:	b	43f00 <fputs@plt+0x32e10>
   43ee4:	ldrsh	lr, [r3, #20]
   43ee8:	mov	r0, r1
   43eec:	mov	r4, r2
   43ef0:	add	r2, r2, #1
   43ef4:	add	r3, r3, #32
   43ef8:	cmp	ip, r2
   43efc:	beq	44020 <fputs@plt+0x32f30>
   43f00:	ldrsh	r1, [r3, #18]
   43f04:	cmp	r1, r0
   43f08:	bgt	43ee4 <fputs@plt+0x32df4>
   43f0c:	bne	43ef0 <fputs@plt+0x32e00>
   43f10:	ldrsh	r7, [r3, #20]
   43f14:	cmp	r7, lr
   43f18:	ble	43ef0 <fputs@plt+0x32e00>
   43f1c:	mov	lr, r7
   43f20:	b	43ee8 <fputs@plt+0x32df8>
   43f24:	ldr	r0, [sp, #60]	; 0x3c
   43f28:	sub	r3, r5, #8
   43f2c:	ldrh	r2, [sp, #80]	; 0x50
   43f30:	ldrh	ip, [r0, #36]	; 0x24
   43f34:	str	r6, [sp, #8]
   43f38:	ldr	r1, [r0, #8]
   43f3c:	str	r2, [sp, #4]
   43f40:	add	r2, sp, #128	; 0x80
   43f44:	str	ip, [sp]
   43f48:	str	r2, [sp, #12]
   43f4c:	add	r2, r1, #4
   43f50:	bl	42ed4 <fputs@plt+0x31de4>
   43f54:	subs	r7, r0, #0
   43f58:	bge	43db0 <fputs@plt+0x32cc0>
   43f5c:	ldr	r8, [sp, #36]	; 0x24
   43f60:	ldr	ip, [sp, #44]	; 0x2c
   43f64:	cmp	r8, #0
   43f68:	bne	43df0 <fputs@plt+0x32d00>
   43f6c:	ldr	r3, [sp, #36]	; 0x24
   43f70:	mov	r4, r3
   43f74:	add	r3, r3, #1
   43f78:	str	r3, [sp, #36]	; 0x24
   43f7c:	b	43fc4 <fputs@plt+0x32ed4>
   43f80:	ldr	r3, [sp, #56]	; 0x38
   43f84:	strd	r8, [sp, #36]	; 0x24
   43f88:	cmp	r3, r8
   43f8c:	bgt	43f6c <fputs@plt+0x32e7c>
   43f90:	ldr	r3, [sp, #76]	; 0x4c
   43f94:	cmp	ip, r3
   43f98:	bgt	43cec <fputs@plt+0x32bfc>
   43f9c:	ldr	r2, [sp, #44]	; 0x2c
   43fa0:	moveq	r3, #1
   43fa4:	movne	r3, #0
   43fa8:	ldr	r1, [sp, #84]	; 0x54
   43fac:	cmp	r2, r1
   43fb0:	movlt	r3, #0
   43fb4:	andge	r3, r3, #1
   43fb8:	cmp	r3, #0
   43fbc:	bne	43cec <fputs@plt+0x32bfc>
   43fc0:	ldr	r4, [sp, #92]	; 0x5c
   43fc4:	ldr	r3, [sp, #48]	; 0x30
   43fc8:	add	r4, r3, r4, lsl #5
   43fcc:	b	43e44 <fputs@plt+0x32d54>
   43fd0:	ldr	r8, [sp, #36]	; 0x24
   43fd4:	add	r5, r5, #32
   43fd8:	ldr	r3, [sp, #64]	; 0x40
   43fdc:	ldr	r2, [sp, #72]	; 0x48
   43fe0:	add	r3, r3, #1
   43fe4:	cmp	r3, r2
   43fe8:	str	r3, [sp, #64]	; 0x40
   43fec:	bne	43cd4 <fputs@plt+0x32be4>
   43ff0:	ldr	r3, [sp, #80]	; 0x50
   43ff4:	str	r8, [sp, #72]	; 0x48
   43ff8:	ldr	r2, [sp, #104]	; 0x68
   43ffc:	add	r3, r3, #1
   44000:	cmp	r2, r3
   44004:	str	r3, [sp, #80]	; 0x50
   44008:	beq	441e0 <fputs@plt+0x330f0>
   4400c:	ldr	r2, [sp, #48]	; 0x30
   44010:	ldr	r3, [sp, #100]	; 0x64
   44014:	str	r3, [sp, #48]	; 0x30
   44018:	str	r2, [sp, #100]	; 0x64
   4401c:	b	43ca8 <fputs@plt+0x32bb8>
   44020:	str	r8, [sp, #36]	; 0x24
   44024:	str	r0, [sp, #76]	; 0x4c
   44028:	str	lr, [sp, #84]	; 0x54
   4402c:	str	r4, [sp, #92]	; 0x5c
   44030:	b	43cec <fputs@plt+0x32bfc>
   44034:	ldrsh	r3, [r4, #16]
   44038:	ldr	r2, [sp, #40]	; 0x28
   4403c:	cmp	r3, r2
   44040:	bgt	43e44 <fputs@plt+0x32d54>
   44044:	b	43cec <fputs@plt+0x32bfc>
   44048:	ldr	r8, [sp, #60]	; 0x3c
   4404c:	ldr	r3, [sp, #68]	; 0x44
   44050:	ldrsh	r2, [r8, #34]	; 0x22
   44054:	sub	r0, r3, r7
   44058:	str	r2, [sp, #96]	; 0x60
   4405c:	mov	r2, #100	; 0x64
   44060:	mul	r0, r2, r0
   44064:	sdiv	r0, r0, r3
   44068:	asr	r1, r0, #31
   4406c:	bl	148bc <fputs@plt+0x37cc>
   44070:	ldr	r2, [sp, #96]	; 0x60
   44074:	ldr	lr, [sp, #108]	; 0x6c
   44078:	ldrh	ip, [r8, #36]	; 0x24
   4407c:	cmp	lr, r2
   44080:	sub	r3, lr, #50	; 0x32
   44084:	movle	r1, #0
   44088:	movgt	r1, #1
   4408c:	ands	r1, r1, ip, lsr #14
   44090:	add	r3, r3, r0
   44094:	uxth	r3, r3
   44098:	moveq	r2, lr
   4409c:	cmp	r2, #10
   440a0:	bgt	440b0 <fputs@plt+0x32fc0>
   440a4:	sxth	r1, r3
   440a8:	strh	r1, [r4]
   440ac:	b	43dd8 <fputs@plt+0x32ce8>
   440b0:	sxth	r0, r2
   440b4:	str	r3, [sp, #96]	; 0x60
   440b8:	asr	r1, r0, #31
   440bc:	bl	148bc <fputs@plt+0x37cc>
   440c0:	ldr	r3, [sp, #96]	; 0x60
   440c4:	sub	r3, r3, #33	; 0x21
   440c8:	add	r3, r3, r0
   440cc:	uxth	r3, r3
   440d0:	b	440a4 <fputs@plt+0x32fb4>
   440d4:	mov	r3, #0
   440d8:	str	r3, [sp, #92]	; 0x5c
   440dc:	b	43cec <fputs@plt+0x32bfc>
   440e0:	cmp	r3, #0
   440e4:	ldr	ip, [sp, #60]	; 0x3c
   440e8:	ldrge	r2, [sp, #60]	; 0x3c
   440ec:	ldrlt	r3, [sp, #60]	; 0x3c
   440f0:	strbge	r3, [r2, #38]	; 0x26
   440f4:	strblt	r2, [r3, #38]	; 0x26
   440f8:	ldr	r3, [sp, #48]	; 0x30
   440fc:	ldrd	r2, [r3, #8]
   44100:	strd	r2, [ip, #24]
   44104:	tst	r0, #2048	; 0x800
   44108:	beq	441a8 <fputs@plt+0x330b8>
   4410c:	ldr	r3, [sp, #60]	; 0x3c
   44110:	ldr	r2, [r1]
   44114:	ldr	r0, [sp, #104]	; 0x68
   44118:	ldrsb	ip, [r3, #38]	; 0x26
   4411c:	cmp	r0, #0
   44120:	sub	r3, ip, r2
   44124:	clz	r3, r3
   44128:	lsr	r3, r3, #5
   4412c:	moveq	r3, #0
   44130:	cmp	r3, #0
   44134:	beq	441a8 <fputs@plt+0x330b8>
   44138:	add	r3, sp, #128	; 0x80
   4413c:	ldr	r6, [sp, #60]	; 0x3c
   44140:	sub	ip, r0, #1
   44144:	uxth	ip, ip
   44148:	mov	r4, #0
   4414c:	str	r3, [sp, #12]
   44150:	add	r2, r1, #4
   44154:	ldr	r3, [sp, #48]	; 0x30
   44158:	ldr	r5, [sp, #112]	; 0x70
   4415c:	mov	r0, r6
   44160:	ldr	lr, [r3, #24]
   44164:	add	r3, r3, #24
   44168:	add	lr, lr, r5
   4416c:	mov	r5, #0
   44170:	ldr	lr, [lr, #-4]
   44174:	stm	sp, {r4, ip, lr}
   44178:	mov	r4, #0
   4417c:	strd	r4, [sp, #128]	; 0x80
   44180:	bl	42ed4 <fputs@plt+0x31de4>
   44184:	ldr	r3, [r6, #8]
   44188:	ldr	r3, [r3]
   4418c:	cmp	r3, r0
   44190:	bne	441a8 <fputs@plt+0x330b8>
   44194:	ldr	r0, [sp, #60]	; 0x3c
   44198:	mov	r1, #1
   4419c:	ldrd	r2, [sp, #128]	; 0x80
   441a0:	strd	r2, [r0, #24]
   441a4:	strb	r1, [r0, #39]	; 0x27
   441a8:	ldr	r3, [sp, #48]	; 0x30
   441ac:	ldr	r2, [sp, #60]	; 0x3c
   441b0:	ldrd	r0, [sp, #120]	; 0x78
   441b4:	ldrh	r3, [r3, #16]
   441b8:	strh	r3, [r2, #32]
   441bc:	bl	19bf4 <fputs@plt+0x8b04>
   441c0:	mov	r0, #0
   441c4:	add	sp, sp, #140	; 0x8c
   441c8:	ldrd	r4, [sp]
   441cc:	ldrd	r6, [sp, #8]
   441d0:	ldrd	r8, [sp, #16]
   441d4:	ldrd	sl, [sp, #24]
   441d8:	add	sp, sp, #32
   441dc:	pop	{pc}		; (ldr pc, [sp], #4)
   441e0:	cmp	r8, #0
   441e4:	mov	r9, r8
   441e8:	beq	4439c <fputs@plt+0x332ac>
   441ec:	cmp	r8, #1
   441f0:	beq	44220 <fputs@plt+0x33130>
   441f4:	ldr	r2, [sp, #48]	; 0x30
   441f8:	add	r0, r2, r9, lsl #5
   441fc:	add	r3, r2, #32
   44200:	ldrsh	r1, [r3, #18]
   44204:	ldrsh	ip, [r2, #18]
   44208:	cmp	ip, r1
   4420c:	movgt	r2, r3
   44210:	add	r3, r3, #32
   44214:	cmp	r0, r3
   44218:	bne	44200 <fputs@plt+0x33110>
   4421c:	str	r2, [sp, #48]	; 0x30
   44220:	ldr	r3, [sp, #48]	; 0x30
   44224:	mov	r0, #0
   44228:	ldr	r4, [sp, #60]	; 0x3c
   4422c:	ldr	lr, [sp, #104]	; 0x68
   44230:	ldr	ip, [r3, #24]
   44234:	mov	r2, r4
   44238:	sub	ip, ip, #4
   4423c:	ldr	r3, [ip, #4]!
   44240:	add	r0, r0, #1
   44244:	add	r2, r2, #80	; 0x50
   44248:	cmp	lr, r0
   4424c:	str	r3, [r2, #720]	; 0x2d0
   44250:	ldrb	r3, [r3, #16]
   44254:	strb	r3, [r2, #700]	; 0x2bc
   44258:	add	r3, r3, r3, lsl #3
   4425c:	ldr	r1, [r4, #4]
   44260:	add	r3, r1, r3, lsl #3
   44264:	ldr	r3, [r3, #52]	; 0x34
   44268:	str	r3, [r2, #660]	; 0x294
   4426c:	bgt	4423c <fputs@plt+0x3314c>
   44270:	ldr	r3, [sp, #60]	; 0x3c
   44274:	ldrh	r3, [r3, #36]	; 0x24
   44278:	and	r3, r3, #1536	; 0x600
   4427c:	cmp	r3, #1024	; 0x400
   44280:	beq	442c4 <fputs@plt+0x331d4>
   44284:	ldr	r3, [sp, #60]	; 0x3c
   44288:	ldr	r1, [r3, #8]
   4428c:	cmp	r1, #0
   44290:	beq	441a8 <fputs@plt+0x330b8>
   44294:	ldrh	r0, [r3, #36]	; 0x24
   44298:	ldr	r3, [sp, #48]	; 0x30
   4429c:	ands	r2, r0, #512	; 0x200
   442a0:	ldrsb	r3, [r3, #22]
   442a4:	beq	440e0 <fputs@plt+0x32ff0>
   442a8:	ldr	r2, [r1]
   442ac:	cmp	r3, r2
   442b0:	bne	44104 <fputs@plt+0x33014>
   442b4:	ldr	r2, [sp, #60]	; 0x3c
   442b8:	mov	r3, #2
   442bc:	strb	r3, [r2, #42]	; 0x2a
   442c0:	b	44104 <fputs@plt+0x33014>
   442c4:	ldr	r3, [sp, #60]	; 0x3c
   442c8:	ldrb	r2, [r3, #42]	; 0x2a
   442cc:	ldr	r3, [sp, #108]	; 0x6c
   442d0:	adds	r3, r3, #0
   442d4:	movne	r3, #1
   442d8:	cmp	r2, #0
   442dc:	movne	r3, #0
   442e0:	cmp	r3, #0
   442e4:	beq	44284 <fputs@plt+0x33194>
   442e8:	ldr	r0, [sp, #48]	; 0x30
   442ec:	mov	r4, #512	; 0x200
   442f0:	ldr	r3, [sp, #104]	; 0x68
   442f4:	ldr	r5, [sp, #60]	; 0x3c
   442f8:	ldr	r6, [sp, #112]	; 0x70
   442fc:	sub	ip, r3, #1
   44300:	add	r3, sp, #128	; 0x80
   44304:	uxth	ip, ip
   44308:	ldr	r1, [r5, #12]
   4430c:	str	r3, [sp, #12]
   44310:	add	r3, r0, #24
   44314:	ldr	lr, [r0, #24]
   44318:	mov	r0, r5
   4431c:	add	r2, r1, #4
   44320:	add	lr, lr, r6
   44324:	ldr	lr, [lr, #-4]
   44328:	stm	sp, {r4, ip, lr}
   4432c:	bl	42ed4 <fputs@plt+0x31de4>
   44330:	ldr	r3, [r5, #12]
   44334:	ldr	r3, [r3]
   44338:	cmp	r3, r0
   4433c:	bne	44284 <fputs@plt+0x33194>
   44340:	ldr	r2, [sp, #60]	; 0x3c
   44344:	mov	r3, #2
   44348:	strb	r3, [r2, #42]	; 0x2a
   4434c:	b	44284 <fputs@plt+0x33194>
   44350:	mov	r2, r4
   44354:	mov	r1, #0
   44358:	mov	r0, r3
   4435c:	bl	10ebc <memset@plt>
   44360:	ldr	r1, [sp, #100]	; 0x64
   44364:	ldr	r3, [sp, #116]	; 0x74
   44368:	ldr	r2, [sp, #104]	; 0x68
   4436c:	ldr	r3, [r3, #428]	; 0x1ac
   44370:	cmp	r3, #48	; 0x30
   44374:	movcs	r3, #48	; 0x30
   44378:	cmp	r2, #0
   4437c:	ldr	r2, [sp, #68]	; 0x44
   44380:	mvnne	r2, #0
   44384:	strh	r3, [r1, #16]
   44388:	strb	r2, [r1, #22]
   4438c:	b	43c78 <fputs@plt+0x32b88>
   44390:	ldr	r3, [sp, #100]	; 0x64
   44394:	str	r3, [sp, #48]	; 0x30
   44398:	b	44270 <fputs@plt+0x33180>
   4439c:	ldr	r1, [pc, #24]	; 443bc <fputs@plt+0x332cc>
   443a0:	ldr	r0, [sp, #116]	; 0x74
   443a4:	add	r1, pc, r1
   443a8:	bl	3aac4 <fputs@plt+0x299d4>
   443ac:	ldrd	r0, [sp, #120]	; 0x78
   443b0:	bl	19bf4 <fputs@plt+0x8b04>
   443b4:	mov	r0, #1
   443b8:	b	441c4 <fputs@plt+0x330d4>
   443bc:	andeq	r5, r5, ip, lsl r4
   443c0:	tst	r1, #1024	; 0x400
   443c4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   443c8:	mov	r4, r2
   443cc:	mov	r5, r3
   443d0:	strd	r6, [sp, #8]
   443d4:	str	r8, [sp, #16]
   443d8:	str	lr, [sp, #20]
   443dc:	sub	sp, sp, #16
   443e0:	ldr	r7, [r0, #8]
   443e4:	beq	44424 <fputs@plt+0x33334>
   443e8:	cmp	r3, #0
   443ec:	mov	ip, #0
   443f0:	rsbne	r4, r2, #0
   443f4:	mov	r0, r7
   443f8:	ldr	r3, [sp, #40]	; 0x28
   443fc:	mov	r2, r4
   44400:	mov	r1, #22
   44404:	str	ip, [sp]
   44408:	bl	2e4e0 <fputs@plt+0x1d3f0>
   4440c:	add	sp, sp, #16
   44410:	ldrd	r4, [sp]
   44414:	ldrd	r6, [sp, #8]
   44418:	ldr	r8, [sp, #16]
   4441c:	add	sp, sp, #20
   44420:	pop	{pc}		; (ldr pc, [sp], #4)
   44424:	add	r8, sp, #8
   44428:	mov	r6, r0
   4442c:	mov	r1, r8
   44430:	mov	r0, r2
   44434:	bl	1f148 <fputs@plt+0xe058>
   44438:	cmp	r0, #0
   4443c:	beq	44480 <fputs@plt+0x33390>
   44440:	cmp	r0, #2
   44444:	movne	r0, #0
   44448:	andeq	r0, r5, #1
   4444c:	cmp	r0, #0
   44450:	movne	r2, #0
   44454:	movne	r3, #-2147483648	; 0x80000000
   44458:	beq	44498 <fputs@plt+0x333a8>
   4445c:	strd	r2, [sp, #8]
   44460:	mvn	ip, #12
   44464:	mov	r3, r8
   44468:	ldr	r2, [sp, #40]	; 0x28
   4446c:	mov	r0, r7
   44470:	mov	r1, #23
   44474:	str	ip, [sp]
   44478:	bl	2ffb4 <fputs@plt+0x1eec4>
   4447c:	b	4440c <fputs@plt+0x3331c>
   44480:	cmp	r5, #0
   44484:	beq	44460 <fputs@plt+0x33370>
   44488:	ldrd	r2, [sp, #8]
   4448c:	rsbs	r2, r2, #0
   44490:	rsc	r3, r3, #0
   44494:	b	4445c <fputs@plt+0x3336c>
   44498:	ldr	r1, [pc, #76]	; 444ec <fputs@plt+0x333fc>
   4449c:	mov	r2, #2
   444a0:	mov	r0, r4
   444a4:	add	r1, pc, r1
   444a8:	bl	298e4 <fputs@plt+0x187f4>
   444ac:	cmp	r0, #0
   444b0:	beq	444d4 <fputs@plt+0x333e4>
   444b4:	cmp	r4, #0
   444b8:	beq	4440c <fputs@plt+0x3331c>
   444bc:	mov	r2, r5
   444c0:	mov	r1, r4
   444c4:	ldr	r3, [sp, #40]	; 0x28
   444c8:	mov	r0, r7
   444cc:	bl	300bc <fputs@plt+0x1efcc>
   444d0:	b	4440c <fputs@plt+0x3331c>
   444d4:	ldr	r1, [pc, #20]	; 444f0 <fputs@plt+0x33400>
   444d8:	mov	r2, r4
   444dc:	mov	r0, r6
   444e0:	add	r1, pc, r1
   444e4:	bl	3aac4 <fputs@plt+0x299d4>
   444e8:	b	4440c <fputs@plt+0x3331c>
   444ec:	andeq	r5, r5, r0, lsr r3
   444f0:	strdeq	r5, [r5], -r8
   444f4:	ldr	r2, [r1, #32]
   444f8:	ldr	r3, [r1, #44]	; 0x2c
   444fc:	cmn	r3, r2
   44500:	bxeq	lr
   44504:	strd	r4, [sp, #-36]!	; 0xffffffdc
   44508:	mov	r2, #0
   4450c:	strd	r6, [sp, #8]
   44510:	mov	r6, r1
   44514:	mov	r7, r0
   44518:	strd	r8, [sp, #16]
   4451c:	mov	r1, #25
   44520:	strd	sl, [sp, #24]
   44524:	ldr	sl, [r0, #8]
   44528:	str	lr, [sp, #32]
   4452c:	sub	sp, sp, #20
   44530:	ldr	ip, [r6, #20]
   44534:	ldr	r3, [r6, #16]
   44538:	mov	r0, sl
   4453c:	str	ip, [sp]
   44540:	bl	2e4e0 <fputs@plt+0x1d3f0>
   44544:	ldr	r4, [r6, #40]	; 0x28
   44548:	ldr	r2, [r6, #44]	; 0x2c
   4454c:	cmp	r2, #0
   44550:	ble	445b8 <fputs@plt+0x334c8>
   44554:	ldr	r8, [pc, #196]	; 44620 <fputs@plt+0x33530>
   44558:	mov	r5, #0
   4455c:	add	r4, r4, #16
   44560:	mov	fp, r5
   44564:	mvn	r9, #0
   44568:	add	r8, pc, r8
   4456c:	ldr	r3, [r4, #-4]
   44570:	mov	r1, r8
   44574:	mov	r0, r7
   44578:	cmp	r3, #0
   4457c:	blt	445a8 <fputs@plt+0x334b8>
   44580:	ldr	r3, [r4, #-16]
   44584:	ldr	r2, [r3, #20]
   44588:	cmp	r2, #0
   4458c:	beq	4459c <fputs@plt+0x334ac>
   44590:	ldr	r3, [r2]
   44594:	cmp	r3, #1
   44598:	beq	445d4 <fputs@plt+0x334e4>
   4459c:	bl	3aac4 <fputs@plt+0x299d4>
   445a0:	str	r9, [r4, #-4]
   445a4:	ldr	r2, [r6, #44]	; 0x2c
   445a8:	add	r5, r5, #1
   445ac:	add	r4, r4, #16
   445b0:	cmp	r2, r5
   445b4:	bgt	4456c <fputs@plt+0x3347c>
   445b8:	add	sp, sp, #20
   445bc:	ldrd	r4, [sp]
   445c0:	ldrd	r6, [sp, #8]
   445c4:	ldrd	r8, [sp, #16]
   445c8:	ldrd	sl, [sp, #24]
   445cc:	add	sp, sp, #32
   445d0:	pop	{pc}		; (ldr pc, [sp], #4)
   445d4:	mov	r1, r3
   445d8:	add	r2, r2, #4
   445dc:	str	fp, [sp]
   445e0:	mov	r3, #0
   445e4:	bl	42e1c <fputs@plt+0x31d2c>
   445e8:	mov	r3, #0
   445ec:	mov	r1, #57	; 0x39
   445f0:	str	r0, [sp, #12]
   445f4:	mov	r0, sl
   445f8:	ldr	r2, [r4, #-4]
   445fc:	str	fp, [sp]
   44600:	bl	2e4e0 <fputs@plt+0x1d3f0>
   44604:	mov	r1, r0
   44608:	mvn	r3, #5
   4460c:	ldr	r2, [sp, #12]
   44610:	mov	r0, sl
   44614:	bl	2300c <fputs@plt+0x11f1c>
   44618:	ldr	r2, [r6, #44]	; 0x2c
   4461c:	b	445a8 <fputs@plt+0x334b8>
   44620:	andeq	r5, r5, r8, lsl #5
   44624:	cmp	r1, #0
   44628:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4462c:	strd	r6, [sp, #8]
   44630:	str	r8, [sp, #16]
   44634:	str	lr, [sp, #20]
   44638:	ldr	r8, [r0]
   4463c:	ldr	r7, [sp, #32]
   44640:	ldr	r6, [sp, #36]	; 0x24
   44644:	beq	44720 <fputs@plt+0x33630>
   44648:	mov	r0, r8
   4464c:	bl	304c0 <fputs@plt+0x1f3d0>
   44650:	subs	r5, r0, #0
   44654:	beq	446e8 <fputs@plt+0x335f8>
   44658:	ldr	r3, [r5]
   4465c:	cmp	r3, #0
   44660:	beq	446e8 <fputs@plt+0x335f8>
   44664:	ldr	r2, [sp, #24]
   44668:	sub	r4, r3, #1
   4466c:	ldr	r2, [r2, #4]
   44670:	cmp	r2, #0
   44674:	lsleq	r3, r4, #3
   44678:	bne	446ac <fputs@plt+0x335bc>
   4467c:	ldr	r2, [sp, #28]
   44680:	add	r3, r3, r4
   44684:	add	r3, r5, r3, lsl #3
   44688:	str	r2, [r3, #28]
   4468c:	str	r7, [r3, #56]	; 0x38
   44690:	str	r6, [r3, #60]	; 0x3c
   44694:	mov	r0, r5
   44698:	ldrd	r4, [sp]
   4469c:	ldrd	r6, [sp, #8]
   446a0:	ldr	r8, [sp, #16]
   446a4:	add	sp, sp, #20
   446a8:	pop	{pc}		; (ldr pc, [sp], #4)
   446ac:	mov	r0, r8
   446b0:	ldr	r1, [sp, #24]
   446b4:	bl	230c8 <fputs@plt+0x11fd8>
   446b8:	lsl	r3, r4, #3
   446bc:	add	r2, r3, r4
   446c0:	add	r2, r5, r2, lsl #3
   446c4:	str	r0, [r2, #20]
   446c8:	b	4467c <fputs@plt+0x3358c>
   446cc:	cmp	r7, #0
   446d0:	beq	44748 <fputs@plt+0x33658>
   446d4:	ldr	r2, [pc, #120]	; 44754 <fputs@plt+0x33664>
   446d8:	add	r2, pc, r2
   446dc:	ldr	r1, [pc, #116]	; 44758 <fputs@plt+0x33668>
   446e0:	add	r1, pc, r1
   446e4:	bl	3aac4 <fputs@plt+0x299d4>
   446e8:	mov	r1, r7
   446ec:	mov	r0, r8
   446f0:	bl	2222c <fputs@plt+0x1113c>
   446f4:	cmp	r6, #0
   446f8:	beq	44708 <fputs@plt+0x33618>
   446fc:	mov	r1, r6
   44700:	mov	r0, r8
   44704:	bl	1c720 <fputs@plt+0xb630>
   44708:	mov	r0, r8
   4470c:	mov	r2, #1
   44710:	ldr	r1, [sp, #28]
   44714:	mov	r5, #0
   44718:	bl	22154 <fputs@plt+0x11064>
   4471c:	b	44694 <fputs@plt+0x335a4>
   44720:	orrs	ip, r7, r6
   44724:	bne	446cc <fputs@plt+0x335dc>
   44728:	mov	r0, r8
   4472c:	bl	304c0 <fputs@plt+0x1f3d0>
   44730:	subs	r5, r0, #0
   44734:	bne	44658 <fputs@plt+0x33568>
   44738:	mov	r1, r5
   4473c:	mov	r0, r8
   44740:	bl	2222c <fputs@plt+0x1113c>
   44744:	b	44708 <fputs@plt+0x33618>
   44748:	ldr	r2, [pc, #12]	; 4475c <fputs@plt+0x3366c>
   4474c:	add	r2, pc, r2
   44750:	b	446dc <fputs@plt+0x335ec>
   44754:	andeq	r0, r5, r8, ror #8
   44758:	andeq	r5, r5, ip, asr #2
   4475c:	ldrdeq	r5, [r5], -r8
   44760:	ldr	r2, [r1, #48]	; 0x30
   44764:	cmp	r2, #0
   44768:	beq	44914 <fputs@plt+0x33824>
   4476c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   44770:	strd	r6, [sp, #8]
   44774:	str	lr, [sp, #28]
   44778:	ldr	lr, [r1, #44]	; 0x2c
   4477c:	strd	r8, [sp, #16]
   44780:	str	sl, [sp, #24]
   44784:	sub	sp, sp, #32
   44788:	cmp	lr, #0
   4478c:	movne	r2, r1
   44790:	beq	4481c <fputs@plt+0x3372c>
   44794:	ldrb	r3, [r2, #4]
   44798:	cmp	r3, #119	; 0x77
   4479c:	cmpne	r3, #116	; 0x74
   447a0:	bne	447d0 <fputs@plt+0x336e0>
   447a4:	ldr	r2, [r2, #48]	; 0x30
   447a8:	cmp	r2, #0
   447ac:	bne	44794 <fputs@plt+0x336a4>
   447b0:	mov	r0, r2
   447b4:	add	sp, sp, #32
   447b8:	ldrd	r4, [sp]
   447bc:	ldrd	r6, [sp, #8]
   447c0:	ldrd	r8, [sp, #16]
   447c4:	ldr	sl, [sp, #24]
   447c8:	add	sp, sp, #28
   447cc:	pop	{pc}		; (ldr pc, [sp], #4)
   447d0:	ldm	lr, {ip, lr}
   447d4:	subs	r2, ip, #1
   447d8:	bmi	4481c <fputs@plt+0x3372c>
   447dc:	add	r3, r2, r2, lsl #2
   447e0:	lsl	r3, r3, #2
   447e4:	ldr	ip, [lr, r3]
   447e8:	ldr	ip, [ip, #4]
   447ec:	tst	ip, #256	; 0x100
   447f0:	bne	44824 <fputs@plt+0x33734>
   447f4:	add	r3, r3, #20
   447f8:	add	r3, lr, r3
   447fc:	b	44814 <fputs@plt+0x33724>
   44800:	ldr	ip, [r3, #-40]	; 0xffffffd8
   44804:	sub	r3, r3, #20
   44808:	ldr	ip, [ip, #4]
   4480c:	tst	ip, #256	; 0x100
   44810:	bne	44824 <fputs@plt+0x33734>
   44814:	subs	r2, r2, #1
   44818:	bcs	44800 <fputs@plt+0x33710>
   4481c:	mov	r2, #0
   44820:	b	447b0 <fputs@plt+0x336c0>
   44824:	ldr	r7, [r0]
   44828:	mov	r2, #68	; 0x44
   4482c:	mov	r3, #0
   44830:	mov	r5, r1
   44834:	ldr	sl, [r7]
   44838:	mov	r0, sl
   4483c:	bl	2416c <fputs@plt+0x1307c>
   44840:	subs	r6, r0, #0
   44844:	beq	4491c <fputs@plt+0x3382c>
   44848:	mov	r4, #0
   4484c:	add	r1, sp, #16
   44850:	mov	r8, #0
   44854:	mov	r9, #0
   44858:	mov	r3, r4
   4485c:	mov	r2, r4
   44860:	stm	sp, {r1, r6}
   44864:	mov	r0, r7
   44868:	mov	r1, r4
   4486c:	str	r4, [sp, #8]
   44870:	str	r4, [sp, #12]
   44874:	strd	r8, [sp, #16]
   44878:	bl	44624 <fputs@plt+0x33534>
   4487c:	subs	r8, r0, #0
   44880:	beq	4491c <fputs@plt+0x3382c>
   44884:	mov	r2, #68	; 0x44
   44888:	mov	r1, r5
   4488c:	mov	r0, r6
   44890:	bl	10f58 <memcpy@plt>
   44894:	mov	r3, r4
   44898:	add	r2, sp, #24
   4489c:	str	r8, [r5, #28]
   448a0:	mov	r1, #158	; 0x9e
   448a4:	mov	r0, sl
   448a8:	str	r4, [sp, #24]
   448ac:	str	r4, [sp, #28]
   448b0:	bl	232cc <fputs@plt+0x121dc>
   448b4:	mov	r2, r0
   448b8:	mov	r1, r4
   448bc:	ldr	r0, [r7]
   448c0:	bl	30ab8 <fputs@plt+0x1f9c8>
   448c4:	ldr	r3, [r5, #8]
   448c8:	mov	r1, #119	; 0x77
   448cc:	mov	r2, r4
   448d0:	str	r0, [r5]
   448d4:	strb	r1, [r5, #4]
   448d8:	str	r4, [r5, #32]
   448dc:	str	r4, [r6, #36]	; 0x24
   448e0:	str	r4, [r6, #40]	; 0x28
   448e4:	bic	r3, r3, #128	; 0x80
   448e8:	str	r4, [r6, #44]	; 0x2c
   448ec:	orr	r3, r3, #32768	; 0x8000
   448f0:	str	r4, [r5, #48]	; 0x30
   448f4:	ldr	r1, [r6, #48]	; 0x30
   448f8:	str	r3, [r5, #8]
   448fc:	str	r4, [r5, #52]	; 0x34
   44900:	str	r4, [r5, #64]	; 0x40
   44904:	str	r6, [r1, #52]	; 0x34
   44908:	str	r4, [r6, #56]	; 0x38
   4490c:	str	r4, [r6, #60]	; 0x3c
   44910:	b	447b0 <fputs@plt+0x336c0>
   44914:	mov	r0, r2
   44918:	bx	lr
   4491c:	mov	r2, #2
   44920:	b	447b0 <fputs@plt+0x336c0>
   44924:	strd	r4, [sp, #-24]!	; 0xffffffe8
   44928:	mov	r5, r0
   4492c:	ldr	r0, [r0]
   44930:	strd	r6, [sp, #8]
   44934:	mov	r6, r2
   44938:	mov	r2, #0
   4493c:	str	r8, [sp, #16]
   44940:	mov	r8, r3
   44944:	str	lr, [sp, #20]
   44948:	sub	sp, sp, #8
   4494c:	ldr	r7, [sp, #32]
   44950:	bl	30ab8 <fputs@plt+0x1f9c8>
   44954:	mov	r4, r0
   44958:	cmn	r7, #1
   4495c:	cmpeq	r8, #0
   44960:	beq	44974 <fputs@plt+0x33884>
   44964:	ldr	r3, [r5]
   44968:	ldrb	r3, [r3, #149]	; 0x95
   4496c:	cmp	r3, #0
   44970:	beq	449b4 <fputs@plt+0x338c4>
   44974:	cmp	r4, #0
   44978:	beq	44998 <fputs@plt+0x338a8>
   4497c:	mov	r1, #1
   44980:	mov	r0, r5
   44984:	add	r3, r6, #4
   44988:	mov	r2, r6
   4498c:	str	r1, [sp]
   44990:	mov	r1, r4
   44994:	bl	23198 <fputs@plt+0x120a8>
   44998:	mov	r0, r4
   4499c:	add	sp, sp, #8
   449a0:	ldrd	r4, [sp]
   449a4:	ldrd	r6, [sp, #8]
   449a8:	ldr	r8, [sp, #16]
   449ac:	add	sp, sp, #20
   449b0:	pop	{pc}		; (ldr pc, [sp], #4)
   449b4:	ldr	r1, [pc, #20]	; 449d0 <fputs@plt+0x338e0>
   449b8:	mov	r0, r5
   449bc:	ldr	r3, [r6]
   449c0:	ldr	r2, [r6, #4]
   449c4:	add	r1, pc, r1
   449c8:	bl	3aac4 <fputs@plt+0x299d4>
   449cc:	b	44974 <fputs@plt+0x33884>
   449d0:	andeq	r4, r5, ip, lsl #29
   449d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   449d8:	strd	r6, [sp, #8]
   449dc:	strd	r8, [sp, #16]
   449e0:	mov	r8, r1
   449e4:	mov	r1, r2
   449e8:	ldr	r9, [r0]
   449ec:	strd	sl, [sp, #24]
   449f0:	mov	sl, r0
   449f4:	str	lr, [sp, #32]
   449f8:	sub	sp, sp, #12
   449fc:	str	r3, [sp]
   44a00:	mov	r0, r9
   44a04:	bl	230c8 <fputs@plt+0x11fd8>
   44a08:	cmp	r0, #0
   44a0c:	cmpne	r8, #0
   44a10:	mov	r6, r0
   44a14:	beq	44b28 <fputs@plt+0x33a38>
   44a18:	ldr	lr, [r8]
   44a1c:	cmp	lr, #0
   44a20:	mov	r3, lr
   44a24:	ble	44ac0 <fputs@plt+0x339d0>
   44a28:	ldr	r3, [pc, #380]	; 44bac <fputs@plt+0x33abc>
   44a2c:	mov	r5, #0
   44a30:	add	fp, r8, #8
   44a34:	str	r9, [sp, #4]
   44a38:	ldr	r7, [pc, #368]	; 44bb0 <fputs@plt+0x33ac0>
   44a3c:	ldr	r4, [pc, #368]	; 44bb4 <fputs@plt+0x33ac4>
   44a40:	add	r3, pc, r3
   44a44:	mov	r9, r3
   44a48:	add	r7, pc, r7
   44a4c:	add	r4, pc, r4
   44a50:	ldr	r1, [fp, r5, lsl #4]
   44a54:	ldrb	r2, [r6]
   44a58:	ldrb	r3, [r1]
   44a5c:	add	r0, r7, r2
   44a60:	ldrb	r0, [r0, #336]	; 0x150
   44a64:	add	r3, r7, r3
   44a68:	ldrb	r3, [r3, #336]	; 0x150
   44a6c:	cmp	r0, r3
   44a70:	bne	44aac <fputs@plt+0x339bc>
   44a74:	cmp	r2, #0
   44a78:	beq	44b84 <fputs@plt+0x33a94>
   44a7c:	mov	r0, r6
   44a80:	b	44a8c <fputs@plt+0x3399c>
   44a84:	cmp	r2, #0
   44a88:	beq	44b84 <fputs@plt+0x33a94>
   44a8c:	ldrb	r2, [r0, #1]!
   44a90:	ldrb	r3, [r1, #1]!
   44a94:	add	ip, r4, r2
   44a98:	ldrb	ip, [ip, #336]	; 0x150
   44a9c:	add	r3, r4, r3
   44aa0:	ldrb	r3, [r3, #336]	; 0x150
   44aa4:	cmp	ip, r3
   44aa8:	beq	44a84 <fputs@plt+0x33994>
   44aac:	add	r5, r5, #1
   44ab0:	mov	r3, lr
   44ab4:	cmp	lr, r5
   44ab8:	bgt	44a50 <fputs@plt+0x33960>
   44abc:	ldr	r9, [sp, #4]
   44ac0:	lsl	r3, r3, #4
   44ac4:	mov	r1, r8
   44ac8:	mov	r0, r9
   44acc:	add	r2, r3, #24
   44ad0:	asr	r3, r2, #31
   44ad4:	bl	2c064 <fputs@plt+0x1af74>
   44ad8:	ldrb	r1, [r9, #69]	; 0x45
   44adc:	cmp	r1, #0
   44ae0:	bne	44b4c <fputs@plt+0x33a5c>
   44ae4:	ldr	r3, [r0]
   44ae8:	ldr	ip, [sp]
   44aec:	add	r2, r0, r3, lsl #4
   44af0:	add	r3, r3, #1
   44af4:	str	r6, [r2, #8]
   44af8:	str	ip, [r2, #12]
   44afc:	ldr	ip, [sp, #48]	; 0x30
   44b00:	str	ip, [r2, #16]
   44b04:	str	r1, [r2, #20]
   44b08:	str	r3, [r0]
   44b0c:	add	sp, sp, #12
   44b10:	ldrd	r4, [sp]
   44b14:	ldrd	r6, [sp, #8]
   44b18:	ldrd	r8, [sp, #16]
   44b1c:	ldrd	sl, [sp, #24]
   44b20:	add	sp, sp, #32
   44b24:	pop	{pc}		; (ldr pc, [sp], #4)
   44b28:	cmp	r8, #0
   44b2c:	bne	44b7c <fputs@plt+0x33a8c>
   44b30:	mov	r2, #24
   44b34:	mov	r3, #0
   44b38:	mov	r0, r9
   44b3c:	bl	2416c <fputs@plt+0x1307c>
   44b40:	ldrb	r1, [r9, #69]	; 0x45
   44b44:	cmp	r1, #0
   44b48:	beq	44ae4 <fputs@plt+0x339f4>
   44b4c:	mov	r0, r9
   44b50:	ldr	r1, [sp]
   44b54:	bl	222ec <fputs@plt+0x111fc>
   44b58:	mov	r2, #1
   44b5c:	mov	r0, r9
   44b60:	ldr	r1, [sp, #48]	; 0x30
   44b64:	bl	22154 <fputs@plt+0x11064>
   44b68:	mov	r0, r9
   44b6c:	mov	r1, r6
   44b70:	bl	19bf4 <fputs@plt+0x8b04>
   44b74:	mov	r0, r8
   44b78:	b	44b0c <fputs@plt+0x33a1c>
   44b7c:	ldr	r3, [r8]
   44b80:	b	44ac0 <fputs@plt+0x339d0>
   44b84:	mov	r2, r6
   44b88:	mov	r1, r9
   44b8c:	mov	r0, sl
   44b90:	add	r5, r5, #1
   44b94:	bl	3aac4 <fputs@plt+0x299d4>
   44b98:	ldr	lr, [r8]
   44b9c:	cmp	lr, r5
   44ba0:	mov	r3, lr
   44ba4:	bgt	44a50 <fputs@plt+0x33960>
   44ba8:	b	44abc <fputs@plt+0x339cc>
   44bac:	andeq	r4, r5, r8, lsr lr
   44bb0:	andeq	r1, r5, r0, lsr #1
   44bb4:	muleq	r5, ip, r0
   44bb8:	push	{r1, r2, r3}
   44bbc:	str	r4, [sp, #-8]!
   44bc0:	mov	r4, r0
   44bc4:	ldr	r0, [r0]
   44bc8:	ldr	r1, [r4, #44]	; 0x2c
   44bcc:	str	lr, [sp, #4]
   44bd0:	sub	sp, sp, #12
   44bd4:	bl	19bf4 <fputs@plt+0x8b04>
   44bd8:	ldr	r1, [sp, #20]
   44bdc:	add	r3, sp, #24
   44be0:	mov	r2, r3
   44be4:	ldr	r0, [r4]
   44be8:	str	r3, [sp, #4]
   44bec:	bl	3a428 <fputs@plt+0x29338>
   44bf0:	str	r0, [r4, #44]	; 0x2c
   44bf4:	add	sp, sp, #12
   44bf8:	ldr	r4, [sp]
   44bfc:	ldr	lr, [sp, #4]
   44c00:	add	sp, sp, #8
   44c04:	add	sp, sp, #12
   44c08:	bx	lr
   44c0c:	push	{r1, r2, r3}
   44c10:	push	{lr}		; (str lr, [sp, #-4]!)
   44c14:	sub	sp, sp, #8
   44c18:	ldr	r1, [sp, #12]
   44c1c:	add	r3, sp, #16
   44c20:	mov	r2, r3
   44c24:	str	r3, [sp, #4]
   44c28:	bl	3a428 <fputs@plt+0x29338>
   44c2c:	add	sp, sp, #8
   44c30:	pop	{lr}		; (ldr lr, [sp], #4)
   44c34:	add	sp, sp, #12
   44c38:	bx	lr
   44c3c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   44c40:	mov	r4, r0
   44c44:	ldr	r5, [r0]
   44c48:	strd	r6, [sp, #8]
   44c4c:	mov	r6, r2
   44c50:	str	r8, [sp, #16]
   44c54:	str	lr, [sp, #20]
   44c58:	ldrb	r2, [r5, #69]	; 0x45
   44c5c:	cmp	r2, #0
   44c60:	bne	44cd8 <fputs@plt+0x33be8>
   44c64:	ldr	r3, [r5, #24]
   44c68:	tst	r3, #65536	; 0x10000
   44c6c:	bne	44cf4 <fputs@plt+0x33c04>
   44c70:	cmp	r1, #0
   44c74:	beq	44d04 <fputs@plt+0x33c14>
   44c78:	mov	r2, r1
   44c7c:	ldr	r1, [pc, #140]	; 44d10 <fputs@plt+0x33c20>
   44c80:	mov	r0, r5
   44c84:	add	r1, pc, r1
   44c88:	bl	44c0c <fputs@plt+0x33b1c>
   44c8c:	cmp	r6, #0
   44c90:	mov	r7, r0
   44c94:	beq	44cb4 <fputs@plt+0x33bc4>
   44c98:	ldr	r1, [pc, #116]	; 44d14 <fputs@plt+0x33c24>
   44c9c:	mov	r2, r0
   44ca0:	mov	r3, r6
   44ca4:	mov	r0, r5
   44ca8:	add	r1, pc, r1
   44cac:	bl	44c0c <fputs@plt+0x33b1c>
   44cb0:	mov	r7, r0
   44cb4:	ldr	r3, [r4, #4]
   44cb8:	mov	r0, r5
   44cbc:	ldr	r1, [r3]
   44cc0:	bl	19bf4 <fputs@plt+0x8b04>
   44cc4:	ldr	r3, [r4, #4]
   44cc8:	str	r7, [r3]
   44ccc:	ldrb	r3, [r5, #69]	; 0x45
   44cd0:	cmp	r3, #0
   44cd4:	beq	44cf4 <fputs@plt+0x33c04>
   44cd8:	mov	r0, #7
   44cdc:	ldrd	r6, [sp, #8]
   44ce0:	ldr	r8, [sp, #16]
   44ce4:	str	r0, [r4, #12]
   44ce8:	ldrd	r4, [sp]
   44cec:	add	sp, sp, #20
   44cf0:	pop	{pc}		; (ldr pc, [sp], #4)
   44cf4:	movw	r0, #44130	; 0xac62
   44cf8:	movt	r0, #1
   44cfc:	bl	36834 <fputs@plt+0x25744>
   44d00:	b	44cdc <fputs@plt+0x33bec>
   44d04:	ldr	r1, [pc, #12]	; 44d18 <fputs@plt+0x33c28>
   44d08:	add	r1, pc, r1
   44d0c:	b	44c78 <fputs@plt+0x33b88>
   44d10:	andeq	r4, r5, r4, lsl ip
   44d14:	andeq	r4, r5, r0, lsl ip
   44d18:	andeq	r3, r5, r4, asr lr
   44d1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   44d20:	mov	r4, r2
   44d24:	mov	r5, r1
   44d28:	strd	r6, [sp, #8]
   44d2c:	mov	r7, r3
   44d30:	strd	r8, [sp, #16]
   44d34:	mov	r8, r0
   44d38:	mov	r0, #0
   44d3c:	ldr	r2, [r8, #336]	; 0x150
   44d40:	strd	sl, [sp, #24]
   44d44:	str	lr, [sp, #32]
   44d48:	sub	sp, sp, #52	; 0x34
   44d4c:	ldr	r9, [r1, #48]	; 0x30
   44d50:	str	r0, [sp, #28]
   44d54:	cmp	r2, r0
   44d58:	ldr	sl, [r1, #52]	; 0x34
   44d5c:	bne	44d70 <fputs@plt+0x33c80>
   44d60:	b	44dbc <fputs@plt+0x33ccc>
   44d64:	ldr	r2, [r2, #8]
   44d68:	cmp	r2, #0
   44d6c:	beq	44dbc <fputs@plt+0x33ccc>
   44d70:	ldr	r3, [r2, #4]
   44d74:	cmp	r3, r5
   44d78:	bne	44d64 <fputs@plt+0x33c74>
   44d7c:	ldr	r1, [pc, #904]	; 4510c <fputs@plt+0x3401c>
   44d80:	mov	r0, r8
   44d84:	mov	r9, #6
   44d88:	ldr	r2, [r5]
   44d8c:	add	r1, pc, r1
   44d90:	bl	44c0c <fputs@plt+0x33b1c>
   44d94:	ldr	r3, [sp, #88]	; 0x58
   44d98:	str	r0, [r3]
   44d9c:	mov	r0, r9
   44da0:	add	sp, sp, #52	; 0x34
   44da4:	ldrd	r4, [sp]
   44da8:	ldrd	r6, [sp, #8]
   44dac:	ldrd	r8, [sp, #16]
   44db0:	ldrd	sl, [sp, #24]
   44db4:	add	sp, sp, #32
   44db8:	pop	{pc}		; (ldr pc, [sp], #4)
   44dbc:	ldr	r1, [pc, #844]	; 45110 <fputs@plt+0x34020>
   44dc0:	mov	r0, r8
   44dc4:	ldr	r2, [r5]
   44dc8:	add	r1, pc, r1
   44dcc:	bl	44c0c <fputs@plt+0x33b1c>
   44dd0:	subs	r3, r0, #0
   44dd4:	moveq	r9, #7
   44dd8:	str	r3, [sp, #8]
   44ddc:	beq	44d9c <fputs@plt+0x33cac>
   44de0:	mov	r2, #28
   44de4:	mov	r3, #0
   44de8:	mov	r0, r8
   44dec:	bl	2416c <fputs@plt+0x1307c>
   44df0:	subs	r6, r0, #0
   44df4:	beq	450ec <fputs@plt+0x33ffc>
   44df8:	ldr	r1, [r5, #64]	; 0x40
   44dfc:	str	r8, [r6]
   44e00:	str	r4, [r6, #4]
   44e04:	cmp	r1, #0
   44e08:	beq	45100 <fputs@plt+0x34010>
   44e0c:	mov	r0, r8
   44e10:	bl	1cac4 <fputs@plt+0xb9d4>
   44e14:	lsl	r0, r0, #4
   44e18:	ldr	r1, [r8, #16]
   44e1c:	mov	r2, r9
   44e20:	mov	ip, #0
   44e24:	mov	r3, sl
   44e28:	ldr	r9, [r5, #52]	; 0x34
   44e2c:	ldr	lr, [r8, #336]	; 0x150
   44e30:	ldr	r0, [r1, r0]
   44e34:	add	r1, r6, #8
   44e38:	str	r6, [sp, #32]
   44e3c:	str	r0, [r9, #4]
   44e40:	mov	r0, r8
   44e44:	str	r1, [sp]
   44e48:	add	r1, sp, #28
   44e4c:	str	r1, [sp, #4]
   44e50:	add	r1, sp, #32
   44e54:	str	r5, [sp, #36]	; 0x24
   44e58:	str	r1, [r8, #336]	; 0x150
   44e5c:	ldr	r1, [r4, #8]
   44e60:	str	lr, [sp, #40]	; 0x28
   44e64:	str	ip, [sp, #44]	; 0x2c
   44e68:	blx	r7
   44e6c:	ldr	r3, [sp, #40]	; 0x28
   44e70:	cmp	r0, #7
   44e74:	mov	r9, r0
   44e78:	str	r3, [r8, #336]	; 0x150
   44e7c:	beq	45020 <fputs@plt+0x33f30>
   44e80:	cmp	r0, #0
   44e84:	bne	4503c <fputs@plt+0x33f4c>
   44e88:	ldr	r3, [r6, #8]
   44e8c:	cmp	r3, #0
   44e90:	beq	45010 <fputs@plt+0x33f20>
   44e94:	str	r0, [r3]
   44e98:	mov	r2, #1
   44e9c:	str	r0, [r3, #4]
   44ea0:	str	r0, [r3, #8]
   44ea4:	ldr	r3, [sp, #44]	; 0x2c
   44ea8:	ldr	r0, [r4]
   44eac:	ldr	r1, [r6, #8]
   44eb0:	cmp	r3, #0
   44eb4:	str	r0, [r1]
   44eb8:	str	r2, [r6, #12]
   44ebc:	beq	450c0 <fputs@plt+0x33fd0>
   44ec0:	ldrsh	r4, [r5, #34]	; 0x22
   44ec4:	ldr	r3, [r5, #56]	; 0x38
   44ec8:	cmp	r4, #0
   44ecc:	str	r3, [r6, #24]
   44ed0:	str	r6, [r5, #56]	; 0x38
   44ed4:	ble	45010 <fputs@plt+0x33f20>
   44ed8:	ldr	r7, [pc, #564]	; 45114 <fputs@plt+0x34024>
   44edc:	mov	fp, r9
   44ee0:	str	r9, [sp, #12]
   44ee4:	str	r9, [sp, #16]
   44ee8:	str	r8, [sp, #20]
   44eec:	add	r7, pc, r7
   44ef0:	ldr	r3, [r5, #4]
   44ef4:	lsl	r9, fp, #4
   44ef8:	add	r2, r3, r9
   44efc:	ldrb	r2, [r2, #15]
   44f00:	tst	r2, #4
   44f04:	beq	4507c <fputs@plt+0x33f8c>
   44f08:	ldr	r0, [r3, fp, lsl #4]
   44f0c:	bl	1e3b4 <fputs@plt+0xd2c4>
   44f10:	subs	r8, r0, #0
   44f14:	beq	4507c <fputs@plt+0x33f8c>
   44f18:	bl	10f34 <strlen@plt>
   44f1c:	bics	r6, r0, #-1073741824	; 0xc0000000
   44f20:	beq	4507c <fputs@plt+0x33f8c>
   44f24:	mov	r4, r8
   44f28:	mov	sl, #0
   44f2c:	b	44f4c <fputs@plt+0x33e5c>
   44f30:	ldrb	r3, [r4, #-1]
   44f34:	cmp	r3, #32
   44f38:	beq	44f6c <fputs@plt+0x33e7c>
   44f3c:	add	sl, sl, #1
   44f40:	add	r4, r4, #1
   44f44:	cmp	sl, r6
   44f48:	beq	45078 <fputs@plt+0x33f88>
   44f4c:	mov	r2, #6
   44f50:	mov	r1, r4
   44f54:	mov	r0, r7
   44f58:	bl	298e4 <fputs@plt+0x187f4>
   44f5c:	cmp	r0, #0
   44f60:	bne	44f3c <fputs@plt+0x33e4c>
   44f64:	cmp	sl, #0
   44f68:	bne	44f30 <fputs@plt+0x33e40>
   44f6c:	ldrb	r2, [r4, #6]
   44f70:	tst	r2, #223	; 0xdf
   44f74:	bne	44f3c <fputs@plt+0x33e4c>
   44f78:	cmp	r2, #0
   44f7c:	movne	lr, #7
   44f80:	moveq	lr, #6
   44f84:	add	r2, lr, sl
   44f88:	cmp	r6, r2
   44f8c:	subge	r2, r2, #1
   44f90:	subge	r1, sl, #1
   44f94:	addge	r0, r8, r2
   44f98:	addge	r1, r8, r1
   44f9c:	blt	44fc0 <fputs@plt+0x33ed0>
   44fa0:	ldrb	r2, [r0, #1]!
   44fa4:	add	r3, r1, #2
   44fa8:	add	r1, r1, #1
   44fac:	sub	r3, r3, r8
   44fb0:	add	r3, r3, lr
   44fb4:	cmp	r6, r3
   44fb8:	strb	r2, [r1]
   44fbc:	bge	44fa0 <fputs@plt+0x33eb0>
   44fc0:	ldrb	r1, [r4]
   44fc4:	adds	r2, sl, #0
   44fc8:	movne	r2, #1
   44fcc:	cmp	r1, #0
   44fd0:	movne	r2, #0
   44fd4:	cmp	r2, #0
   44fd8:	bne	450b0 <fputs@plt+0x33fc0>
   44fdc:	ldr	r3, [r5, #4]
   44fe0:	mov	r2, #128	; 0x80
   44fe4:	str	r2, [sp, #12]
   44fe8:	add	r9, r3, r9
   44fec:	ldrb	r3, [r9, #15]
   44ff0:	orr	r3, r3, #2
   44ff4:	strb	r3, [r9, #15]
   44ff8:	ldrsh	r4, [r5, #34]	; 0x22
   44ffc:	add	fp, fp, #1
   45000:	cmp	r4, fp
   45004:	bgt	44ef0 <fputs@plt+0x33e00>
   45008:	ldr	r9, [sp, #16]
   4500c:	ldr	r8, [sp, #20]
   45010:	mov	r0, r8
   45014:	ldr	r1, [sp, #8]
   45018:	bl	19bf4 <fputs@plt+0x8b04>
   4501c:	b	44d9c <fputs@plt+0x33cac>
   45020:	ldr	r3, [r8, #68]	; 0x44
   45024:	bic	r3, r3, #-16777216	; 0xff000000
   45028:	bic	r3, r3, #255	; 0xff
   4502c:	cmp	r3, #0
   45030:	bne	4503c <fputs@plt+0x33f4c>
   45034:	mov	r0, r8
   45038:	bl	1a178 <fputs@plt+0x9088>
   4503c:	ldr	r2, [sp, #28]
   45040:	cmp	r2, #0
   45044:	beq	45090 <fputs@plt+0x33fa0>
   45048:	ldr	r1, [pc, #200]	; 45118 <fputs@plt+0x34028>
   4504c:	mov	r0, r8
   45050:	add	r1, pc, r1
   45054:	bl	44c0c <fputs@plt+0x33b1c>
   45058:	ldr	r3, [sp, #88]	; 0x58
   4505c:	str	r0, [r3]
   45060:	ldr	r0, [sp, #28]
   45064:	bl	19898 <fputs@plt+0x87a8>
   45068:	mov	r1, r6
   4506c:	mov	r0, r8
   45070:	bl	19bf4 <fputs@plt+0x8b04>
   45074:	b	45010 <fputs@plt+0x33f20>
   45078:	ldrsh	r4, [r5, #34]	; 0x22
   4507c:	ldrb	r3, [r5, #42]	; 0x2a
   45080:	ldr	r2, [sp, #12]
   45084:	orr	r3, r2, r3
   45088:	strb	r3, [r5, #42]	; 0x2a
   4508c:	b	44ffc <fputs@plt+0x33f0c>
   45090:	ldr	r1, [pc, #132]	; 4511c <fputs@plt+0x3402c>
   45094:	mov	r0, r8
   45098:	ldr	r2, [sp, #8]
   4509c:	add	r1, pc, r1
   450a0:	bl	44c0c <fputs@plt+0x33b1c>
   450a4:	ldr	r3, [sp, #88]	; 0x58
   450a8:	str	r0, [r3]
   450ac:	b	45068 <fputs@plt+0x33f78>
   450b0:	add	r3, r8, sl
   450b4:	mov	r2, #0
   450b8:	strb	r2, [r3, #-1]
   450bc:	b	44fdc <fputs@plt+0x33eec>
   450c0:	ldr	r1, [pc, #88]	; 45120 <fputs@plt+0x34030>
   450c4:	mov	r0, r8
   450c8:	mov	r9, r2
   450cc:	ldr	r2, [r5]
   450d0:	add	r1, pc, r1
   450d4:	bl	44c0c <fputs@plt+0x33b1c>
   450d8:	ldr	r3, [sp, #88]	; 0x58
   450dc:	str	r0, [r3]
   450e0:	mov	r0, r6
   450e4:	bl	19eec <fputs@plt+0x8dfc>
   450e8:	b	45010 <fputs@plt+0x33f20>
   450ec:	mov	r0, r8
   450f0:	ldr	r1, [sp, #8]
   450f4:	mov	r9, #7
   450f8:	bl	19bf4 <fputs@plt+0x8b04>
   450fc:	b	44d9c <fputs@plt+0x33cac>
   45100:	mov	r0, #56320	; 0xdc00
   45104:	movt	r0, #65291	; 0xff0b
   45108:	b	44e18 <fputs@plt+0x33d28>
   4510c:	andeq	r4, r5, r4, lsr fp
   45110:	andeq	r3, r5, r4, lsr #31
   45114:	andeq	r4, r5, r0, asr sl
   45118:	andeq	r3, r5, ip, lsl sp
   4511c:	andeq	r4, r5, r0, asr r8
   45120:	andeq	r4, r5, ip, lsr r8
   45124:	ldrb	r3, [r0, #453]	; 0x1c5
   45128:	cmp	r3, #0
   4512c:	bxne	lr
   45130:	ldrb	r3, [r0, #16]
   45134:	cmp	r3, #0
   45138:	bxne	lr
   4513c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   45140:	strd	r6, [sp, #8]
   45144:	strd	r8, [sp, #16]
   45148:	ldr	r9, [r0]
   4514c:	strd	sl, [sp, #24]
   45150:	str	lr, [sp, #32]
   45154:	sub	sp, sp, #76	; 0x4c
   45158:	ldrb	r4, [r9, #69]	; 0x45
   4515c:	cmp	r4, #0
   45160:	bne	45314 <fputs@plt+0x34224>
   45164:	mov	fp, r0
   45168:	mov	r3, #1
   4516c:	ldr	r8, [r0, #8]
   45170:	mov	r5, r2
   45174:	str	r1, [sp, #12]
   45178:	strb	r3, [fp, #16]
   4517c:	ldr	r3, [r9, #24]
   45180:	mov	r0, r8
   45184:	ldr	r1, [r2]
   45188:	mov	r6, r3
   4518c:	str	r3, [sp, #24]
   45190:	bl	24b8c <fputs@plt+0x13a9c>
   45194:	ldr	r0, [r5]
   45198:	and	r3, r6, #4
   4519c:	str	r3, [sp, #28]
   451a0:	cmp	r0, #0
   451a4:	ble	45314 <fputs@plt+0x34224>
   451a8:	ldr	r3, [pc, #720]	; 45480 <fputs@plt+0x34390>
   451ac:	mov	r7, r4
   451b0:	str	fp, [sp, #20]
   451b4:	mov	fp, r9
   451b8:	add	r3, pc, r3
   451bc:	str	r3, [sp, #16]
   451c0:	ldr	r3, [pc, #700]	; 45484 <fputs@plt+0x34394>
   451c4:	add	r3, pc, r3
   451c8:	str	r3, [sp, #32]
   451cc:	ldr	r3, [pc, #692]	; 45488 <fputs@plt+0x34398>
   451d0:	add	r3, pc, r3
   451d4:	str	r3, [sp, #36]	; 0x24
   451d8:	b	45214 <fputs@plt+0x34124>
   451dc:	ldr	r2, [r8]
   451e0:	ldrb	r2, [r2, #69]	; 0x45
   451e4:	cmp	r2, #0
   451e8:	bne	45204 <fputs@plt+0x34114>
   451ec:	mvn	r0, #0
   451f0:	mov	r1, r7
   451f4:	str	r0, [sp]
   451f8:	mov	r0, r8
   451fc:	bl	2d7d0 <fputs@plt+0x1c6e0>
   45200:	ldr	r0, [r5]
   45204:	cmp	r0, r6
   45208:	add	r4, r4, #20
   4520c:	mov	r7, r6
   45210:	ble	45298 <fputs@plt+0x341a8>
   45214:	ldr	r2, [r5, #4]
   45218:	add	r6, r7, #1
   4521c:	ldr	r1, [r2, r4]
   45220:	add	r2, r2, r4
   45224:	cmp	r1, #0
   45228:	beq	45204 <fputs@plt+0x34114>
   4522c:	ldr	r3, [r2, #4]
   45230:	cmp	r3, #0
   45234:	bne	451dc <fputs@plt+0x340ec>
   45238:	ldrb	ip, [r1]
   4523c:	and	ip, ip, #253	; 0xfd
   45240:	cmp	ip, #152	; 0x98
   45244:	beq	45330 <fputs@plt+0x34240>
   45248:	ldr	r1, [r2, #8]
   4524c:	cmp	r1, #0
   45250:	beq	453e0 <fputs@plt+0x342f0>
   45254:	mov	r0, fp
   45258:	bl	24d24 <fputs@plt+0x13c34>
   4525c:	ldr	r2, [r8]
   45260:	ldrb	r2, [r2, #69]	; 0x45
   45264:	cmp	r2, #0
   45268:	bne	45284 <fputs@plt+0x34194>
   4526c:	ldr	r1, [sp, #16]
   45270:	mov	r3, r0
   45274:	mov	r0, r8
   45278:	str	r1, [sp]
   4527c:	mov	r1, r7
   45280:	bl	2d7d0 <fputs@plt+0x1c6e0>
   45284:	ldr	r0, [r5]
   45288:	add	r4, r4, #20
   4528c:	mov	r7, r6
   45290:	cmp	r0, r6
   45294:	bgt	45214 <fputs@plt+0x34124>
   45298:	ldr	r3, [sp, #12]
   4529c:	cmp	r0, #0
   452a0:	ldr	fp, [sp, #20]
   452a4:	str	fp, [sp, #40]	; 0x28
   452a8:	str	r3, [sp, #44]	; 0x2c
   452ac:	ldr	r7, [fp, #8]
   452b0:	ble	45314 <fputs@plt+0x34224>
   452b4:	mov	r6, #0
   452b8:	add	r8, sp, #40	; 0x28
   452bc:	mov	r4, r6
   452c0:	mvn	r9, #0
   452c4:	ldr	r3, [r5, #4]
   452c8:	mov	r2, #0
   452cc:	mov	r0, r8
   452d0:	ldr	r1, [r3, r6]
   452d4:	add	r6, r6, #20
   452d8:	bl	1e3d8 <fputs@plt+0xd2e8>
   452dc:	ldr	ip, [r7]
   452e0:	mov	r3, r0
   452e4:	mov	r1, r4
   452e8:	mov	r2, #1
   452ec:	add	r4, r4, #1
   452f0:	mov	r0, r7
   452f4:	ldrb	ip, [ip, #69]	; 0x45
   452f8:	cmp	ip, #0
   452fc:	bne	45308 <fputs@plt+0x34218>
   45300:	str	r9, [sp]
   45304:	bl	2d7d0 <fputs@plt+0x1c6e0>
   45308:	ldr	r3, [r5]
   4530c:	cmp	r4, r3
   45310:	blt	452c4 <fputs@plt+0x341d4>
   45314:	add	sp, sp, #76	; 0x4c
   45318:	ldrd	r4, [sp]
   4531c:	ldrd	r6, [sp, #8]
   45320:	ldrd	r8, [sp, #16]
   45324:	ldrd	sl, [sp, #24]
   45328:	add	sp, sp, #32
   4532c:	pop	{pc}		; (ldr pc, [sp], #4)
   45330:	ldr	lr, [sp, #12]
   45334:	ldrsh	sl, [r1, #32]
   45338:	ldr	ip, [lr]
   4533c:	cmp	ip, #0
   45340:	ble	453f4 <fputs@plt+0x34304>
   45344:	ldr	r9, [r1, #28]
   45348:	ldr	r1, [lr, #52]	; 0x34
   4534c:	cmp	r9, r1
   45350:	beq	453f4 <fputs@plt+0x34304>
   45354:	mov	r1, lr
   45358:	b	45368 <fputs@plt+0x34278>
   4535c:	ldr	lr, [r1, #52]	; 0x34
   45360:	cmp	lr, r9
   45364:	beq	453f4 <fputs@plt+0x34304>
   45368:	add	r3, r3, #1
   4536c:	add	r1, r1, #72	; 0x48
   45370:	cmp	r3, ip
   45374:	bne	4535c <fputs@plt+0x3426c>
   45378:	ldr	r3, [sp, #12]
   4537c:	add	ip, ip, ip, lsl #3
   45380:	cmp	sl, #0
   45384:	add	ip, r3, ip, lsl #3
   45388:	ldr	ip, [ip, #24]
   4538c:	blt	453fc <fputs@plt+0x3430c>
   45390:	ldr	r3, [ip, #4]
   45394:	ldr	r3, [r3, sl, lsl #4]
   45398:	ldr	r1, [sp, #24]
   4539c:	tst	r1, #68	; 0x44
   453a0:	beq	45414 <fputs@plt+0x34324>
   453a4:	ldr	r2, [sp, #28]
   453a8:	cmp	r2, #0
   453ac:	bne	45454 <fputs@plt+0x34364>
   453b0:	ldr	r2, [r8]
   453b4:	ldrb	r2, [r2, #69]	; 0x45
   453b8:	cmp	r2, #0
   453bc:	bne	45204 <fputs@plt+0x34114>
   453c0:	mvn	r0, #0
   453c4:	mov	r1, r7
   453c8:	ldr	r2, [sp, #28]
   453cc:	str	r0, [sp]
   453d0:	mov	r0, r8
   453d4:	bl	2d7d0 <fputs@plt+0x1c6e0>
   453d8:	ldr	r0, [r5]
   453dc:	b	45204 <fputs@plt+0x34114>
   453e0:	mov	r2, r6
   453e4:	mov	r0, fp
   453e8:	ldr	r1, [sp, #32]
   453ec:	bl	44c0c <fputs@plt+0x33b1c>
   453f0:	b	4525c <fputs@plt+0x3416c>
   453f4:	mov	ip, r3
   453f8:	b	45378 <fputs@plt+0x34288>
   453fc:	ldrsh	sl, [ip, #32]
   45400:	ldr	r3, [pc, #132]	; 4548c <fputs@plt+0x3439c>
   45404:	cmp	sl, #0
   45408:	add	r3, pc, r3
   4540c:	blt	45398 <fputs@plt+0x342a8>
   45410:	b	45390 <fputs@plt+0x342a0>
   45414:	mov	r0, fp
   45418:	ldr	r1, [r2, #8]
   4541c:	bl	24d24 <fputs@plt+0x13c34>
   45420:	ldr	r2, [r8]
   45424:	ldrb	r2, [r2, #69]	; 0x45
   45428:	cmp	r2, #0
   4542c:	bne	45284 <fputs@plt+0x34194>
   45430:	ldr	ip, [pc, #88]	; 45490 <fputs@plt+0x343a0>
   45434:	add	ip, pc, ip
   45438:	mov	r3, r0
   4543c:	mov	r1, r7
   45440:	str	ip, [sp]
   45444:	mov	r0, r8
   45448:	bl	2d7d0 <fputs@plt+0x1c6e0>
   4544c:	ldr	r0, [r5]
   45450:	b	45204 <fputs@plt+0x34114>
   45454:	mov	r0, fp
   45458:	ldr	r2, [ip]
   4545c:	ldr	r1, [sp, #36]	; 0x24
   45460:	bl	44c0c <fputs@plt+0x33b1c>
   45464:	ldr	r2, [r8]
   45468:	ldrb	r2, [r2, #69]	; 0x45
   4546c:	cmp	r2, #0
   45470:	bne	45284 <fputs@plt+0x34194>
   45474:	ldr	ip, [pc, #24]	; 45494 <fputs@plt+0x343a4>
   45478:	add	ip, pc, ip
   4547c:	b	45438 <fputs@plt+0x34348>
   45480:			; <UNDEFINED> instruction: 0xfffce4dc
   45484:	andeq	r4, r5, r0, lsl #15
   45488:	andeq	r3, r5, r4, ror #31
   4548c:	andeq	r7, r5, r0, ror r2
   45490:			; <UNDEFINED> instruction: 0xfffce260
   45494:			; <UNDEFINED> instruction: 0xfffce21c
   45498:	strd	r4, [sp, #-16]!
   4549c:	subs	r4, r1, #0
   454a0:	str	r6, [sp, #8]
   454a4:	str	lr, [sp, #12]
   454a8:	beq	454e8 <fputs@plt+0x343f8>
   454ac:	ldr	r1, [pc, #80]	; 45504 <fputs@plt+0x34414>
   454b0:	mov	r3, r2
   454b4:	mov	r2, r4
   454b8:	mov	r5, r0
   454bc:	add	r1, pc, r1
   454c0:	bl	44c0c <fputs@plt+0x33b1c>
   454c4:	mov	r6, r0
   454c8:	mov	r1, r4
   454cc:	mov	r0, r5
   454d0:	bl	19bf4 <fputs@plt+0x8b04>
   454d4:	mov	r0, r6
   454d8:	ldrd	r4, [sp]
   454dc:	ldr	r6, [sp, #8]
   454e0:	add	sp, sp, #12
   454e4:	pop	{pc}		; (ldr pc, [sp], #4)
   454e8:	ldr	r1, [pc, #24]	; 45508 <fputs@plt+0x34418>
   454ec:	ldrd	r4, [sp]
   454f0:	ldr	r6, [sp, #8]
   454f4:	add	r1, pc, r1
   454f8:	ldr	lr, [sp, #12]
   454fc:	add	sp, sp, #16
   45500:	b	44c0c <fputs@plt+0x33b1c>
   45504:	muleq	r5, r4, r4
   45508:	andeq	r4, r5, r8, lsl #10
   4550c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   45510:	ldr	r3, [r1, #64]	; 0x40
   45514:	strd	r6, [sp, #8]
   45518:	str	r8, [sp, #16]
   4551c:	ldr	r8, [r0]
   45520:	str	lr, [sp, #20]
   45524:	ldr	r2, [r8, #16]
   45528:	ldr	r5, [r2, #28]
   4552c:	cmp	r3, r5
   45530:	beq	455c0 <fputs@plt+0x344d0>
   45534:	mov	r2, r1
   45538:	mov	r6, r0
   4553c:	ldrb	r1, [r0, #442]	; 0x1ba
   45540:	mov	r0, r8
   45544:	bl	1cb1c <fputs@plt+0xba2c>
   45548:	subs	r4, r0, #0
   4554c:	beq	455c0 <fputs@plt+0x344d0>
   45550:	mov	r7, #0
   45554:	b	45564 <fputs@plt+0x34474>
   45558:	ldr	r4, [r4, #32]
   4555c:	cmp	r4, #0
   45560:	beq	45590 <fputs@plt+0x344a0>
   45564:	ldr	r3, [r4, #20]
   45568:	cmp	r3, r5
   4556c:	bne	45558 <fputs@plt+0x34468>
   45570:	mov	r1, r7
   45574:	mov	r0, r8
   45578:	ldr	r2, [r4]
   4557c:	bl	45498 <fputs@plt+0x343a8>
   45580:	ldr	r4, [r4, #32]
   45584:	mov	r7, r0
   45588:	cmp	r4, #0
   4558c:	bne	45564 <fputs@plt+0x34474>
   45590:	cmp	r7, #0
   45594:	beq	455c0 <fputs@plt+0x344d0>
   45598:	ldr	r1, [pc, #60]	; 455dc <fputs@plt+0x344ec>
   4559c:	mov	r2, r7
   455a0:	ldr	r0, [r6]
   455a4:	add	r1, pc, r1
   455a8:	bl	44c0c <fputs@plt+0x33b1c>
   455ac:	mov	r4, r0
   455b0:	mov	r1, r7
   455b4:	ldr	r0, [r6]
   455b8:	bl	19bf4 <fputs@plt+0x8b04>
   455bc:	b	455c4 <fputs@plt+0x344d4>
   455c0:	mov	r4, #0
   455c4:	mov	r0, r4
   455c8:	ldrd	r4, [sp]
   455cc:	ldrd	r6, [sp, #8]
   455d0:	ldr	r8, [sp, #16]
   455d4:	add	sp, sp, #20
   455d8:	pop	{pc}		; (ldr pc, [sp], #4)
   455dc:			; <UNDEFINED> instruction: 0x000543bc
   455e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   455e4:	mov	r5, r2
   455e8:	strd	r6, [sp, #8]
   455ec:	strd	r8, [sp, #16]
   455f0:	strd	sl, [sp, #24]
   455f4:	str	lr, [sp, #32]
   455f8:	sub	sp, sp, #44	; 0x2c
   455fc:	str	r0, [sp, #20]
   45600:	bl	2a0a8 <fputs@plt+0x18fb8>
   45604:	mov	r8, r0
   45608:	ldr	r0, [r5]
   4560c:	bl	32e54 <fputs@plt+0x21d64>
   45610:	mov	r4, r0
   45614:	ldr	r0, [r5, #4]
   45618:	bl	32e54 <fputs@plt+0x21d64>
   4561c:	clz	r7, r0
   45620:	mov	sl, r0
   45624:	ldr	r0, [r5, #8]
   45628:	lsr	r7, r7, #5
   4562c:	bl	32e54 <fputs@plt+0x21d64>
   45630:	cmp	r4, #0
   45634:	str	r0, [sp, #16]
   45638:	moveq	r7, #1
   4563c:	cmp	r7, #0
   45640:	bne	457b4 <fputs@plt+0x346c4>
   45644:	ldrb	r3, [r4]
   45648:	cmp	r3, #0
   4564c:	beq	45834 <fputs@plt+0x34744>
   45650:	ldr	r3, [pc, #496]	; 45848 <fputs@plt+0x34758>
   45654:	add	r6, sp, #36	; 0x24
   45658:	str	r4, [sp, #12]
   4565c:	ldr	fp, [pc, #488]	; 4584c <fputs@plt+0x3475c>
   45660:	add	r3, pc, r3
   45664:	str	r3, [sp, #24]
   45668:	add	fp, pc, fp
   4566c:	ldr	r3, [pc, #476]	; 45850 <fputs@plt+0x34760>
   45670:	add	r3, pc, r3
   45674:	str	r3, [sp, #28]
   45678:	b	45688 <fputs@plt+0x34598>
   4567c:	ldrb	r3, [r4]
   45680:	cmp	r3, #0
   45684:	beq	45770 <fputs@plt+0x34680>
   45688:	mov	r0, r4
   4568c:	mov	r1, r6
   45690:	bl	1d918 <fputs@plt+0xc828>
   45694:	ldr	r3, [sp, #36]	; 0x24
   45698:	cmp	r3, #105	; 0x69
   4569c:	addne	r4, r4, r0
   456a0:	bne	4567c <fputs@plt+0x3458c>
   456a4:	add	r4, r4, r0
   456a8:	mov	r1, r6
   456ac:	mov	r0, r4
   456b0:	bl	1d918 <fputs@plt+0xc828>
   456b4:	ldr	r3, [sp, #36]	; 0x24
   456b8:	cmp	r3, #160	; 0xa0
   456bc:	beq	456a4 <fputs@plt+0x345b4>
   456c0:	cmp	r3, #161	; 0xa1
   456c4:	mov	r5, r0
   456c8:	beq	45770 <fputs@plt+0x34680>
   456cc:	mov	r2, r0
   456d0:	asr	r3, r0, #31
   456d4:	mov	r1, r4
   456d8:	mov	r0, r8
   456dc:	bl	22ec8 <fputs@plt+0x11dd8>
   456e0:	subs	r9, r0, #0
   456e4:	beq	45770 <fputs@plt+0x34680>
   456e8:	bl	137b8 <fputs@plt+0x26c8>
   456ec:	ldrb	r2, [sl]
   456f0:	add	r5, r4, r5
   456f4:	ldrb	r3, [r9]
   456f8:	add	r1, fp, r2
   456fc:	ldrb	r1, [r1, #336]	; 0x150
   45700:	add	r3, fp, r3
   45704:	ldrb	r3, [r3, #336]	; 0x150
   45708:	cmp	r1, r3
   4570c:	bne	45754 <fputs@plt+0x34664>
   45710:	cmp	r2, #0
   45714:	beq	457d0 <fputs@plt+0x346e0>
   45718:	ldr	r1, [pc, #308]	; 45854 <fputs@plt+0x34764>
   4571c:	mov	ip, r9
   45720:	mov	r0, sl
   45724:	add	r1, pc, r1
   45728:	b	45734 <fputs@plt+0x34644>
   4572c:	cmp	r2, #0
   45730:	beq	457d0 <fputs@plt+0x346e0>
   45734:	ldrb	r2, [r0, #1]!
   45738:	ldrb	r3, [ip, #1]!
   4573c:	add	lr, r1, r2
   45740:	ldrb	lr, [lr, #336]	; 0x150
   45744:	add	r3, r1, r3
   45748:	ldrb	r3, [r3, #336]	; 0x150
   4574c:	cmp	lr, r3
   45750:	beq	4572c <fputs@plt+0x3463c>
   45754:	mov	r1, r9
   45758:	mov	r0, r8
   4575c:	mov	r4, r5
   45760:	bl	19bf4 <fputs@plt+0x8b04>
   45764:	ldrb	r3, [r4]
   45768:	cmp	r3, #0
   4576c:	bne	45688 <fputs@plt+0x34598>
   45770:	cmp	r7, #0
   45774:	movne	r2, r7
   45778:	beq	45828 <fputs@plt+0x34738>
   4577c:	ldr	r1, [pc, #212]	; 45858 <fputs@plt+0x34768>
   45780:	mov	r0, r8
   45784:	ldr	r3, [sp, #12]
   45788:	add	r1, pc, r1
   4578c:	bl	44c0c <fputs@plt+0x33b1c>
   45790:	ldr	r3, [pc, #196]	; 4585c <fputs@plt+0x3476c>
   45794:	mov	r1, r0
   45798:	mvn	r2, #0
   4579c:	ldr	r0, [sp, #20]
   457a0:	add	r3, pc, r3
   457a4:	bl	2d310 <fputs@plt+0x1c220>
   457a8:	mov	r1, r7
   457ac:	mov	r0, r8
   457b0:	bl	19bf4 <fputs@plt+0x8b04>
   457b4:	add	sp, sp, #44	; 0x2c
   457b8:	ldrd	r4, [sp]
   457bc:	ldrd	r6, [sp, #8]
   457c0:	ldrd	r8, [sp, #16]
   457c4:	ldrd	sl, [sp, #24]
   457c8:	add	sp, sp, #32
   457cc:	pop	{pc}		; (ldr pc, [sp], #4)
   457d0:	ldr	r3, [sp, #12]
   457d4:	cmp	r7, #0
   457d8:	mov	r0, r8
   457dc:	ldr	r1, [sp, #16]
   457e0:	ldr	r2, [sp, #24]
   457e4:	movne	r2, r7
   457e8:	str	r3, [sp]
   457ec:	sub	r3, r4, r3
   457f0:	mov	r4, r5
   457f4:	str	r5, [sp, #12]
   457f8:	str	r1, [sp, #4]
   457fc:	ldr	r1, [sp, #28]
   45800:	bl	44c0c <fputs@plt+0x33b1c>
   45804:	mov	r3, r0
   45808:	mov	r1, r7
   4580c:	mov	r0, r8
   45810:	mov	r7, r3
   45814:	bl	19bf4 <fputs@plt+0x8b04>
   45818:	mov	r1, r9
   4581c:	mov	r0, r8
   45820:	bl	19bf4 <fputs@plt+0x8b04>
   45824:	b	45764 <fputs@plt+0x34674>
   45828:	ldr	r2, [pc, #48]	; 45860 <fputs@plt+0x34770>
   4582c:	add	r2, pc, r2
   45830:	b	4577c <fputs@plt+0x3468c>
   45834:	ldr	r2, [pc, #40]	; 45864 <fputs@plt+0x34774>
   45838:	mov	r7, r3
   4583c:	str	r4, [sp, #12]
   45840:	add	r2, pc, r2
   45844:	b	4577c <fputs@plt+0x3468c>
   45848:	andeq	lr, r4, ip, lsl pc
   4584c:	andeq	r0, r5, r0, lsl #9
   45850:	andeq	r4, r5, r8, lsl #6
   45854:	andeq	r0, r5, r4, asr #7
   45858:	strdeq	r4, [r5], -ip
   4585c:			; <UNDEFINED> instruction: 0xfffcdef4
   45860:	andeq	lr, r4, r0, asr sp
   45864:	andeq	lr, r4, ip, lsr sp
   45868:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4586c:	mov	r4, r2
   45870:	strd	r6, [sp, #8]
   45874:	strd	r8, [sp, #16]
   45878:	mov	r9, r0
   4587c:	strd	sl, [sp, #24]
   45880:	str	lr, [sp, #32]
   45884:	sub	sp, sp, #28
   45888:	ldr	r0, [r2]
   4588c:	bl	32e54 <fputs@plt+0x21d64>
   45890:	mov	r8, r0
   45894:	ldr	r0, [r4, #4]
   45898:	bl	32e54 <fputs@plt+0x21d64>
   4589c:	mov	fp, r0
   458a0:	mov	r0, r9
   458a4:	bl	2a0a8 <fputs@plt+0x18fb8>
   458a8:	cmp	r8, #0
   458ac:	str	r0, [sp, #12]
   458b0:	beq	45920 <fputs@plt+0x34830>
   458b4:	mov	r5, r8
   458b8:	mov	r6, #0
   458bc:	ldrb	r3, [r5]
   458c0:	mov	r7, #3
   458c4:	add	r4, sp, #20
   458c8:	cmp	r3, #0
   458cc:	beq	45920 <fputs@plt+0x34830>
   458d0:	mov	r0, r6
   458d4:	mov	sl, r5
   458d8:	add	sl, sl, r0
   458dc:	mov	r1, r4
   458e0:	mov	r0, sl
   458e4:	bl	1d918 <fputs@plt+0xc828>
   458e8:	ldr	r2, [sp, #20]
   458ec:	cmp	r2, #160	; 0xa0
   458f0:	beq	458d8 <fputs@plt+0x347e8>
   458f4:	cmp	r2, #107	; 0x6b
   458f8:	cmpne	r2, #122	; 0x7a
   458fc:	beq	4593c <fputs@plt+0x3484c>
   45900:	add	r7, r7, #1
   45904:	cmp	r7, #2
   45908:	beq	45944 <fputs@plt+0x34854>
   4590c:	mov	r5, sl
   45910:	mov	r6, r0
   45914:	ldrb	r3, [r5]
   45918:	cmp	r3, #0
   4591c:	bne	458d0 <fputs@plt+0x347e0>
   45920:	add	sp, sp, #28
   45924:	ldrd	r4, [sp]
   45928:	ldrd	r6, [sp, #8]
   4592c:	ldrd	r8, [sp, #16]
   45930:	ldrd	sl, [sp, #24]
   45934:	add	sp, sp, #32
   45938:	pop	{pc}		; (ldr pc, [sp], #4)
   4593c:	mov	r7, #0
   45940:	b	4590c <fputs@plt+0x3481c>
   45944:	cmp	r2, #137	; 0x89
   45948:	cmpne	r2, #46	; 0x2e
   4594c:	movne	r1, #1
   45950:	moveq	r1, #0
   45954:	cmp	r2, #5
   45958:	moveq	r2, #0
   4595c:	andne	r2, r1, #1
   45960:	cmp	r2, #0
   45964:	bne	4590c <fputs@plt+0x3481c>
   45968:	ldr	r1, [pc, #56]	; 459a8 <fputs@plt+0x348b8>
   4596c:	add	r6, r5, r6
   45970:	sub	r2, r5, r8
   45974:	mov	r3, r8
   45978:	str	fp, [sp]
   4597c:	str	r6, [sp, #4]
   45980:	ldr	r0, [sp, #12]
   45984:	add	r1, pc, r1
   45988:	bl	44c0c <fputs@plt+0x33b1c>
   4598c:	ldr	r3, [pc, #24]	; 459ac <fputs@plt+0x348bc>
   45990:	mov	r1, r0
   45994:	mvn	r2, #0
   45998:	mov	r0, r9
   4599c:	add	r3, pc, r3
   459a0:	bl	2d310 <fputs@plt+0x1c220>
   459a4:	b	45920 <fputs@plt+0x34830>
   459a8:	andeq	r4, r5, r8
   459ac:			; <UNDEFINED> instruction: 0xfffcdcf8
   459b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   459b4:	mov	r4, r2
   459b8:	strd	r6, [sp, #8]
   459bc:	strd	r8, [sp, #16]
   459c0:	mov	r9, r0
   459c4:	strd	sl, [sp, #24]
   459c8:	str	lr, [sp, #32]
   459cc:	sub	sp, sp, #20
   459d0:	ldr	r0, [r2]
   459d4:	bl	32e54 <fputs@plt+0x21d64>
   459d8:	mov	r8, r0
   459dc:	ldr	r0, [r4, #4]
   459e0:	bl	32e54 <fputs@plt+0x21d64>
   459e4:	mov	fp, r0
   459e8:	mov	r0, r9
   459ec:	bl	2a0a8 <fputs@plt+0x18fb8>
   459f0:	cmp	r8, #0
   459f4:	beq	45a58 <fputs@plt+0x34968>
   459f8:	mov	r6, r8
   459fc:	mov	sl, r0
   45a00:	ldrb	r3, [r6]
   45a04:	mov	r7, #0
   45a08:	add	r5, sp, #12
   45a0c:	cmp	r3, #0
   45a10:	beq	45a58 <fputs@plt+0x34968>
   45a14:	mov	r0, r7
   45a18:	mov	r4, r6
   45a1c:	add	r4, r4, r0
   45a20:	mov	r1, r5
   45a24:	mov	r0, r4
   45a28:	bl	1d918 <fputs@plt+0xc828>
   45a2c:	ldr	r3, [sp, #12]
   45a30:	cmp	r3, #160	; 0xa0
   45a34:	beq	45a1c <fputs@plt+0x3492c>
   45a38:	cmp	r3, #22
   45a3c:	cmpne	r3, #125	; 0x7d
   45a40:	beq	45a74 <fputs@plt+0x34984>
   45a44:	mov	r6, r4
   45a48:	mov	r7, r0
   45a4c:	ldrb	r3, [r6]
   45a50:	cmp	r3, #0
   45a54:	bne	45a14 <fputs@plt+0x34924>
   45a58:	add	sp, sp, #20
   45a5c:	ldrd	r4, [sp]
   45a60:	ldrd	r6, [sp, #8]
   45a64:	ldrd	r8, [sp, #16]
   45a68:	ldrd	sl, [sp, #24]
   45a6c:	add	sp, sp, #32
   45a70:	pop	{pc}		; (ldr pc, [sp], #4)
   45a74:	ldr	r1, [pc, #56]	; 45ab4 <fputs@plt+0x349c4>
   45a78:	add	r7, r6, r7
   45a7c:	sub	r2, r6, r8
   45a80:	mov	r3, r8
   45a84:	mov	r0, sl
   45a88:	str	fp, [sp]
   45a8c:	str	r7, [sp, #4]
   45a90:	add	r1, pc, r1
   45a94:	bl	44c0c <fputs@plt+0x33b1c>
   45a98:	ldr	r3, [pc, #24]	; 45ab8 <fputs@plt+0x349c8>
   45a9c:	mov	r1, r0
   45aa0:	mvn	r2, #0
   45aa4:	mov	r0, r9
   45aa8:	add	r3, pc, r3
   45aac:	bl	2d310 <fputs@plt+0x1c220>
   45ab0:	b	45a58 <fputs@plt+0x34968>
   45ab4:	strdeq	r3, [r5], -ip
   45ab8:			; <UNDEFINED> instruction: 0xfffcdbec
   45abc:	ldrsh	ip, [r2, #32]
   45ac0:	mov	r3, r2
   45ac4:	strd	r4, [sp, #-12]!
   45ac8:	mov	r4, r0
   45acc:	mov	r5, r1
   45ad0:	ldr	r0, [r0]
   45ad4:	ldr	r2, [r2]
   45ad8:	cmp	ip, #0
   45adc:	str	lr, [sp, #8]
   45ae0:	sub	sp, sp, #12
   45ae4:	blt	45b30 <fputs@plt+0x34a40>
   45ae8:	ldr	r1, [pc, #88]	; 45b48 <fputs@plt+0x34a58>
   45aec:	ldr	r3, [r3, #4]
   45af0:	add	r1, pc, r1
   45af4:	ldr	r3, [r3, ip, lsl #4]
   45af8:	bl	44c0c <fputs@plt+0x33b1c>
   45afc:	mov	r3, r0
   45b00:	movw	r1, #1555	; 0x613
   45b04:	mov	ip, #2
   45b08:	mvn	lr, #0
   45b0c:	mov	r2, r5
   45b10:	mov	r0, r4
   45b14:	str	lr, [sp]
   45b18:	str	ip, [sp, #4]
   45b1c:	bl	2e698 <fputs@plt+0x1d5a8>
   45b20:	add	sp, sp, #12
   45b24:	ldrd	r4, [sp]
   45b28:	add	sp, sp, #8
   45b2c:	pop	{pc}		; (ldr pc, [sp], #4)
   45b30:	ldr	r1, [pc, #20]	; 45b4c <fputs@plt+0x34a5c>
   45b34:	add	r1, pc, r1
   45b38:	bl	44c0c <fputs@plt+0x33b1c>
   45b3c:	mov	r3, r0
   45b40:	movw	r1, #2579	; 0xa13
   45b44:	b	45b04 <fputs@plt+0x34a14>
   45b48:	andeq	r3, r5, r4, asr #13
   45b4c:	andeq	r3, r5, r4, ror #28
   45b50:	strd	r4, [sp, #-16]!
   45b54:	mov	r4, r0
   45b58:	ldr	r0, [r0]
   45b5c:	ldr	r5, [r4, #8]
   45b60:	str	r6, [sp, #8]
   45b64:	str	lr, [sp, #12]
   45b68:	sub	sp, sp, #8
   45b6c:	ldr	ip, [sp, #24]
   45b70:	cmp	ip, #0
   45b74:	bne	45bfc <fputs@plt+0x34b0c>
   45b78:	ldr	lr, [pc, #176]	; 45c30 <fputs@plt+0x34b40>
   45b7c:	cmp	r1, #117	; 0x75
   45b80:	add	lr, pc, lr
   45b84:	beq	45c0c <fputs@plt+0x34b1c>
   45b88:	cmp	r1, #118	; 0x76
   45b8c:	beq	45c18 <fputs@plt+0x34b28>
   45b90:	cmp	r1, #116	; 0x74
   45b94:	beq	45c24 <fputs@plt+0x34b34>
   45b98:	ldr	ip, [pc, #148]	; 45c34 <fputs@plt+0x34b44>
   45b9c:	add	ip, pc, ip
   45ba0:	ldr	r1, [pc, #144]	; 45c38 <fputs@plt+0x34b48>
   45ba4:	str	lr, [sp]
   45ba8:	str	ip, [sp, #4]
   45bac:	add	r1, pc, r1
   45bb0:	bl	44c0c <fputs@plt+0x33b1c>
   45bb4:	mov	ip, #0
   45bb8:	mov	r6, r0
   45bbc:	ldr	r2, [r4, #468]	; 0x1d4
   45bc0:	mov	r3, ip
   45bc4:	mov	r1, #161	; 0xa1
   45bc8:	mov	r0, r5
   45bcc:	str	ip, [sp]
   45bd0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   45bd4:	mov	r1, r0
   45bd8:	mov	r2, r6
   45bdc:	mov	r0, r5
   45be0:	mvn	r3, #0
   45be4:	add	sp, sp, #8
   45be8:	ldrd	r4, [sp]
   45bec:	ldr	r6, [sp, #8]
   45bf0:	ldr	lr, [sp, #12]
   45bf4:	add	sp, sp, #16
   45bf8:	b	2300c <fputs@plt+0x11f1c>
   45bfc:	ldr	lr, [pc, #56]	; 45c3c <fputs@plt+0x34b4c>
   45c00:	cmp	r1, #117	; 0x75
   45c04:	add	lr, pc, lr
   45c08:	bne	45b88 <fputs@plt+0x34a98>
   45c0c:	ldr	ip, [pc, #44]	; 45c40 <fputs@plt+0x34b50>
   45c10:	add	ip, pc, ip
   45c14:	b	45ba0 <fputs@plt+0x34ab0>
   45c18:	ldr	ip, [pc, #36]	; 45c44 <fputs@plt+0x34b54>
   45c1c:	add	ip, pc, ip
   45c20:	b	45ba0 <fputs@plt+0x34ab0>
   45c24:	ldr	ip, [pc, #28]	; 45c48 <fputs@plt+0x34b58>
   45c28:	add	ip, pc, ip
   45c2c:	b	45ba0 <fputs@plt+0x34ab0>
   45c30:	strdeq	lr, [r4], -ip
   45c34:	ldrdeq	r3, [r5], -ip
   45c38:	andeq	r3, r5, ip, lsl #28
   45c3c:	andeq	r3, r5, r0, lsr #27
   45c40:	andeq	r3, r5, ip, ror r7
   45c44:	andeq	r3, r5, r8, ror r7
   45c48:	andeq	r3, r5, r8, asr r7
   45c4c:	mov	r2, r1
   45c50:	ldr	r1, [pc, #104]	; 45cc0 <fputs@plt+0x34bd0>
   45c54:	strd	r4, [sp, #-16]!
   45c58:	mov	r4, r0
   45c5c:	ldr	r5, [r4, #8]
   45c60:	ldr	r0, [r0]
   45c64:	add	r1, pc, r1
   45c68:	str	r6, [sp, #8]
   45c6c:	str	lr, [sp, #12]
   45c70:	sub	sp, sp, #8
   45c74:	bl	44c0c <fputs@plt+0x33b1c>
   45c78:	mov	r1, #0
   45c7c:	mov	r6, r0
   45c80:	ldr	r2, [r4, #468]	; 0x1d4
   45c84:	mov	r3, r1
   45c88:	mov	r0, r5
   45c8c:	str	r1, [sp]
   45c90:	mov	r1, #161	; 0xa1
   45c94:	bl	2e4e0 <fputs@plt+0x1d3f0>
   45c98:	mov	r1, r0
   45c9c:	mov	r2, r6
   45ca0:	mov	r0, r5
   45ca4:	mvn	r3, #0
   45ca8:	add	sp, sp, #8
   45cac:	ldrd	r4, [sp]
   45cb0:	ldr	r6, [sp, #8]
   45cb4:	ldr	lr, [sp, #12]
   45cb8:	add	sp, sp, #16
   45cbc:	b	2300c <fputs@plt+0x11f1c>
   45cc0:	andeq	r3, r5, ip, ror sp
   45cc4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   45cc8:	ldr	r5, [r0, #8]
   45ccc:	strd	r6, [sp, #8]
   45cd0:	mov	r7, r0
   45cd4:	strd	r8, [sp, #16]
   45cd8:	mov	r9, r1
   45cdc:	strd	sl, [sp, #24]
   45ce0:	str	lr, [sp, #32]
   45ce4:	sub	sp, sp, #20
   45ce8:	cmp	r5, #0
   45cec:	str	r2, [sp, #12]
   45cf0:	beq	45e1c <fputs@plt+0x34d2c>
   45cf4:	ldr	r1, [r9, #64]	; 0x40
   45cf8:	ldr	r4, [r7]
   45cfc:	cmp	r1, #0
   45d00:	beq	45e4c <fputs@plt+0x34d5c>
   45d04:	mov	r0, r4
   45d08:	bl	1cac4 <fputs@plt+0xb9d4>
   45d0c:	mov	sl, r0
   45d10:	mov	r0, r4
   45d14:	mov	r2, r9
   45d18:	ldrb	r1, [r7, #442]	; 0x1ba
   45d1c:	bl	1cb1c <fputs@plt+0xba2c>
   45d20:	subs	r4, r0, #0
   45d24:	beq	45d84 <fputs@plt+0x34c94>
   45d28:	movw	fp, #48576	; 0xbdc0
   45d2c:	movt	fp, #65520	; 0xfff0
   45d30:	mov	r8, #0
   45d34:	ldr	r1, [r4, #20]
   45d38:	ldr	r0, [r7]
   45d3c:	cmp	r1, #0
   45d40:	beq	45e44 <fputs@plt+0x34d54>
   45d44:	bl	1cac4 <fputs@plt+0xb9d4>
   45d48:	mov	r2, r0
   45d4c:	ldr	r6, [r4]
   45d50:	mov	r3, #0
   45d54:	mov	r1, #127	; 0x7f
   45d58:	mov	r0, r5
   45d5c:	str	r8, [sp]
   45d60:	bl	2e4e0 <fputs@plt+0x1d3f0>
   45d64:	mov	r1, r0
   45d68:	mov	r3, #0
   45d6c:	mov	r0, r5
   45d70:	mov	r2, r6
   45d74:	bl	2300c <fputs@plt+0x11f1c>
   45d78:	ldr	r4, [r4, #32]
   45d7c:	cmp	r4, #0
   45d80:	bne	45d34 <fputs@plt+0x34c44>
   45d84:	ldr	r6, [r9]
   45d88:	mov	r4, #0
   45d8c:	mov	r2, sl
   45d90:	mov	r3, r4
   45d94:	mov	r1, #125	; 0x7d
   45d98:	mov	r0, r5
   45d9c:	str	r4, [sp]
   45da0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   45da4:	mov	r1, r0
   45da8:	mov	r3, r4
   45dac:	mov	r2, r6
   45db0:	mov	r0, r5
   45db4:	bl	2300c <fputs@plt+0x11f1c>
   45db8:	ldr	r1, [pc, #152]	; 45e58 <fputs@plt+0x34d68>
   45dbc:	ldr	r0, [r7]
   45dc0:	ldr	r2, [sp, #12]
   45dc4:	add	r1, pc, r1
   45dc8:	bl	44c0c <fputs@plt+0x33b1c>
   45dcc:	subs	r2, r0, #0
   45dd0:	beq	45e28 <fputs@plt+0x34d38>
   45dd4:	mov	r1, sl
   45dd8:	mov	r0, r5
   45ddc:	bl	2e8ec <fputs@plt+0x1d7fc>
   45de0:	mov	r1, r9
   45de4:	mov	r0, r7
   45de8:	bl	4550c <fputs@plt+0x3441c>
   45dec:	subs	r2, r0, #0
   45df0:	beq	45e28 <fputs@plt+0x34d38>
   45df4:	mov	r0, r5
   45df8:	mov	r1, #1
   45dfc:	add	sp, sp, #20
   45e00:	ldrd	r4, [sp]
   45e04:	ldrd	r6, [sp, #8]
   45e08:	ldrd	r8, [sp, #16]
   45e0c:	ldrd	sl, [sp, #24]
   45e10:	ldr	lr, [sp, #32]
   45e14:	add	sp, sp, #36	; 0x24
   45e18:	b	2e8ec <fputs@plt+0x1d7fc>
   45e1c:	bl	2e580 <fputs@plt+0x1d490>
   45e20:	subs	r5, r0, #0
   45e24:	bne	45cf4 <fputs@plt+0x34c04>
   45e28:	add	sp, sp, #20
   45e2c:	ldrd	r4, [sp]
   45e30:	ldrd	r6, [sp, #8]
   45e34:	ldrd	r8, [sp, #16]
   45e38:	ldrd	sl, [sp, #24]
   45e3c:	add	sp, sp, #32
   45e40:	pop	{pc}		; (ldr pc, [sp], #4)
   45e44:	mov	r2, fp
   45e48:	b	45d4c <fputs@plt+0x34c5c>
   45e4c:	movw	sl, #48576	; 0xbdc0
   45e50:	movt	sl, #65520	; 0xfff0
   45e54:	b	45d10 <fputs@plt+0x34c20>
   45e58:	andeq	r3, r5, r4, lsr ip
   45e5c:	mov	ip, #0
   45e60:	strd	r4, [sp, #-36]!	; 0xffffffdc
   45e64:	subs	r5, r1, #0
   45e68:	strd	r6, [sp, #8]
   45e6c:	strd	r8, [sp, #16]
   45e70:	strd	sl, [sp, #24]
   45e74:	str	lr, [sp, #32]
   45e78:	sub	sp, sp, #20
   45e7c:	str	ip, [sp, #12]
   45e80:	beq	46110 <fputs@plt+0x35020>
   45e84:	ldrb	r4, [r5]
   45e88:	mov	r6, r0
   45e8c:	mov	r8, r2
   45e90:	mov	r7, r3
   45e94:	cmp	r4, #156	; 0x9c
   45e98:	cmpne	r4, #159	; 0x9f
   45e9c:	bne	45eb4 <fputs@plt+0x34dc4>
   45ea0:	ldr	r5, [r5, #12]
   45ea4:	ldrb	r4, [r5]
   45ea8:	cmp	r4, #156	; 0x9c
   45eac:	cmpne	r4, #159	; 0x9f
   45eb0:	beq	45ea0 <fputs@plt+0x34db0>
   45eb4:	cmp	r4, #157	; 0x9d
   45eb8:	ldrbeq	r4, [r5, #38]	; 0x26
   45ebc:	cmp	r4, #38	; 0x26
   45ec0:	beq	4616c <fputs@plt+0x3507c>
   45ec4:	cmp	r4, #155	; 0x9b
   45ec8:	beq	45ef0 <fputs@plt+0x34e00>
   45ecc:	cmp	r4, #97	; 0x61
   45ed0:	beq	46034 <fputs@plt+0x34f44>
   45ed4:	sub	r3, r4, #132	; 0x84
   45ed8:	cmp	r3, #1
   45edc:	bhi	45f90 <fputs@plt+0x34ea0>
   45ee0:	ldr	fp, [pc, #952]	; 462a0 <fputs@plt+0x351b0>
   45ee4:	mov	sl, #1
   45ee8:	add	fp, pc, fp
   45eec:	b	46040 <fputs@plt+0x34f50>
   45ef0:	ldr	r5, [r5, #12]
   45ef4:	ldrb	r4, [r5]
   45ef8:	add	r3, r4, #124	; 0x7c
   45efc:	uxtb	r3, r3
   45f00:	cmp	r3, #1
   45f04:	bls	460f4 <fputs@plt+0x35004>
   45f08:	add	r2, sp, #12
   45f0c:	mov	r1, r5
   45f10:	mov	r0, r6
   45f14:	mov	r3, r7
   45f18:	str	r2, [sp]
   45f1c:	mov	r2, r8
   45f20:	bl	45e5c <fputs@plt+0x34d6c>
   45f24:	subs	r4, r0, #0
   45f28:	bne	46230 <fputs@plt+0x35140>
   45f2c:	ldr	r0, [sp, #12]
   45f30:	cmp	r0, #0
   45f34:	beq	45f68 <fputs@plt+0x34e78>
   45f38:	bl	1bb10 <fputs@plt+0xaa20>
   45f3c:	ldr	r0, [sp, #12]
   45f40:	ldrh	r1, [r0, #8]
   45f44:	tst	r1, #8
   45f48:	beq	46244 <fputs@plt+0x35154>
   45f4c:	vldr	d7, [r0]
   45f50:	vneg.f64	d7, d7
   45f54:	vstr	d7, [r0]
   45f58:	mov	r2, r8
   45f5c:	mov	r1, r7
   45f60:	bl	35394 <fputs@plt+0x242a4>
   45f64:	ldr	r0, [sp, #12]
   45f68:	ldr	r3, [sp, #56]	; 0x38
   45f6c:	str	r0, [r3]
   45f70:	mov	r0, r4
   45f74:	add	sp, sp, #20
   45f78:	ldrd	r4, [sp]
   45f7c:	ldrd	r6, [sp, #8]
   45f80:	ldrd	r8, [sp, #16]
   45f84:	ldrd	sl, [sp, #24]
   45f88:	add	sp, sp, #32
   45f8c:	pop	{pc}		; (ldr pc, [sp], #4)
   45f90:	cmp	r4, #155	; 0x9b
   45f94:	beq	46298 <fputs@plt+0x351a8>
   45f98:	cmp	r4, #101	; 0x65
   45f9c:	beq	461d0 <fputs@plt+0x350e0>
   45fa0:	cmp	r4, #134	; 0x86
   45fa4:	movne	r0, #0
   45fa8:	movne	r4, r0
   45fac:	bne	45f68 <fputs@plt+0x34e78>
   45fb0:	mov	r2, #40	; 0x28
   45fb4:	mov	r3, #0
   45fb8:	mov	r0, r6
   45fbc:	bl	2416c <fputs@plt+0x1307c>
   45fc0:	subs	r7, r0, #0
   45fc4:	beq	461e8 <fputs@plt+0x350f8>
   45fc8:	ldr	r4, [r5, #8]
   45fcc:	mov	r3, #1
   45fd0:	str	r7, [sp, #12]
   45fd4:	strh	r3, [r7, #8]
   45fd8:	str	r6, [r7, #32]
   45fdc:	adds	r4, r4, #2
   45fe0:	beq	46264 <fputs@plt+0x35174>
   45fe4:	mov	r0, r4
   45fe8:	bl	10f34 <strlen@plt>
   45fec:	bic	r2, r0, #-1073741824	; 0xc0000000
   45ff0:	sub	r2, r2, #1
   45ff4:	add	r5, r2, r2, lsr #31
   45ff8:	asr	r5, r5, #1
   45ffc:	mov	r1, r4
   46000:	mov	r0, r6
   46004:	bl	23214 <fputs@plt+0x12124>
   46008:	ldr	ip, [pc, #660]	; 462a4 <fputs@plt+0x351b4>
   4600c:	mov	r4, #0
   46010:	mov	r1, r0
   46014:	mov	r2, r5
   46018:	mov	r0, r7
   4601c:	mov	r3, r4
   46020:	add	ip, pc, ip
   46024:	str	ip, [sp]
   46028:	bl	2c78c <fputs@plt+0x1b69c>
   4602c:	ldr	r0, [sp, #12]
   46030:	b	45f68 <fputs@plt+0x34e78>
   46034:	ldr	fp, [pc, #620]	; 462a8 <fputs@plt+0x351b8>
   46038:	mov	sl, #1
   4603c:	add	fp, pc, fp
   46040:	mov	r2, #40	; 0x28
   46044:	mov	r3, #0
   46048:	mov	r0, r6
   4604c:	bl	2416c <fputs@plt+0x1307c>
   46050:	cmp	r0, #0
   46054:	beq	461e8 <fputs@plt+0x350f8>
   46058:	ldr	r3, [r5, #4]
   4605c:	mov	r9, #1
   46060:	str	r0, [sp, #12]
   46064:	strh	r9, [r0, #8]
   46068:	str	r6, [r0, #32]
   4606c:	tst	r3, #1024	; 0x400
   46070:	beq	46120 <fputs@plt+0x35030>
   46074:	ldr	r3, [r5, #8]
   46078:	mov	r2, #4
   4607c:	strh	r2, [r0, #8]
   46080:	smull	sl, fp, r3, sl
   46084:	strd	sl, [r0]
   46088:	sub	r4, r4, #132	; 0x84
   4608c:	cmp	r4, #1
   46090:	cmpls	r7, #65	; 0x41
   46094:	beq	4623c <fputs@plt+0x3514c>
   46098:	mov	r1, r7
   4609c:	mov	r2, #1
   460a0:	bl	35394 <fputs@plt+0x242a4>
   460a4:	ldr	r0, [sp, #12]
   460a8:	ldrh	r3, [r0, #8]
   460ac:	ands	r4, r3, #12
   460b0:	bne	460e4 <fputs@plt+0x34ff4>
   460b4:	cmp	r8, #1
   460b8:	beq	45f68 <fputs@plt+0x34e78>
   460bc:	ands	r3, r3, #2
   460c0:	beq	46290 <fputs@plt+0x351a0>
   460c4:	ldrb	r3, [r0, #10]
   460c8:	cmp	r3, r8
   460cc:	beq	45f68 <fputs@plt+0x34e78>
   460d0:	mov	r1, r8
   460d4:	bl	2d870 <fputs@plt+0x1c780>
   460d8:	mov	r4, r0
   460dc:	ldr	r0, [sp, #12]
   460e0:	b	45f68 <fputs@plt+0x34e78>
   460e4:	bic	r3, r3, #2
   460e8:	mov	r4, #0
   460ec:	strh	r3, [r0, #8]
   460f0:	b	45f68 <fputs@plt+0x34e78>
   460f4:	sub	r3, r4, #132	; 0x84
   460f8:	cmp	r3, #1
   460fc:	bhi	45f98 <fputs@plt+0x34ea8>
   46100:	ldr	fp, [pc, #420]	; 462ac <fputs@plt+0x351bc>
   46104:	mvn	sl, #0
   46108:	add	fp, pc, fp
   4610c:	b	46040 <fputs@plt+0x34f50>
   46110:	ldr	r3, [sp, #56]	; 0x38
   46114:	mov	r4, r5
   46118:	str	r5, [r3]
   4611c:	b	45f70 <fputs@plt+0x34e80>
   46120:	ldr	r1, [pc, #392]	; 462b0 <fputs@plt+0x351c0>
   46124:	mov	r2, fp
   46128:	mov	r0, r6
   4612c:	ldr	r3, [r5, #8]
   46130:	add	r1, pc, r1
   46134:	bl	44c0c <fputs@plt+0x33b1c>
   46138:	subs	r1, r0, #0
   4613c:	beq	461f0 <fputs@plt+0x35100>
   46140:	ldr	r0, [sp, #12]
   46144:	cmp	r0, #0
   46148:	beq	46088 <fputs@plt+0x34f98>
   4614c:	ldr	ip, [pc, #352]	; 462b4 <fputs@plt+0x351c4>
   46150:	mov	r3, r9
   46154:	mvn	r2, #0
   46158:	add	ip, pc, ip
   4615c:	str	ip, [sp]
   46160:	bl	2c78c <fputs@plt+0x1b69c>
   46164:	ldr	r0, [sp, #12]
   46168:	b	46088 <fputs@plt+0x34f98>
   4616c:	mov	r1, #0
   46170:	ldr	r0, [r5, #8]
   46174:	bl	1659c <fputs@plt+0x54ac>
   46178:	ldr	ip, [sp, #56]	; 0x38
   4617c:	mov	r9, r0
   46180:	mov	r2, r8
   46184:	mov	r3, r9
   46188:	mov	r0, r6
   4618c:	ldr	r1, [r5, #12]
   46190:	str	ip, [sp]
   46194:	bl	45e5c <fputs@plt+0x34d6c>
   46198:	ldr	r3, [sp, #56]	; 0x38
   4619c:	mov	r4, r0
   461a0:	ldr	r0, [r3]
   461a4:	cmp	r0, #0
   461a8:	beq	45f70 <fputs@plt+0x34e80>
   461ac:	mov	r1, r9
   461b0:	mov	r2, #1
   461b4:	bl	353ec <fputs@plt+0x242fc>
   461b8:	ldr	r3, [sp, #56]	; 0x38
   461bc:	mov	r1, r7
   461c0:	mov	r2, #1
   461c4:	ldr	r0, [r3]
   461c8:	bl	35394 <fputs@plt+0x242a4>
   461cc:	b	45f70 <fputs@plt+0x34e80>
   461d0:	mov	r2, #40	; 0x28
   461d4:	mov	r3, #0
   461d8:	mov	r0, r6
   461dc:	bl	2416c <fputs@plt+0x1307c>
   461e0:	cmp	r0, #0
   461e4:	bne	4621c <fputs@plt+0x3512c>
   461e8:	mov	r3, #0
   461ec:	str	r3, [sp, #12]
   461f0:	ldr	r3, [r6, #68]	; 0x44
   461f4:	bic	r3, r3, #-16777216	; 0xff000000
   461f8:	bic	r3, r3, #255	; 0xff
   461fc:	cmp	r3, #0
   46200:	bne	4620c <fputs@plt+0x3511c>
   46204:	mov	r0, r6
   46208:	bl	1a178 <fputs@plt+0x9088>
   4620c:	ldr	r0, [sp, #12]
   46210:	mov	r4, #7
   46214:	bl	20ad4 <fputs@plt+0xf9e4>
   46218:	b	45f70 <fputs@plt+0x34e80>
   4621c:	mov	r3, #1
   46220:	mov	r4, #0
   46224:	strh	r3, [r0, #8]
   46228:	str	r6, [r0, #32]
   4622c:	b	45f68 <fputs@plt+0x34e78>
   46230:	mov	r4, #0
   46234:	ldr	r0, [sp, #12]
   46238:	b	45f68 <fputs@plt+0x34e78>
   4623c:	bl	203ac <fputs@plt+0xf2bc>
   46240:	b	460a4 <fputs@plt+0x34fb4>
   46244:	ldrd	r2, [r0]
   46248:	cmp	r3, #-2147483648	; 0x80000000
   4624c:	cmpeq	r2, #0
   46250:	beq	46270 <fputs@plt+0x35180>
   46254:	rsbs	r2, r2, #0
   46258:	rsc	r3, r3, #0
   4625c:	strd	r2, [r0]
   46260:	b	45f58 <fputs@plt+0x34e68>
   46264:	mov	r5, r4
   46268:	mvn	r2, #0
   4626c:	b	45ffc <fputs@plt+0x34f0c>
   46270:	and	r3, r1, #15872	; 0x3e00
   46274:	mov	sl, #0
   46278:	mov	fp, #0
   4627c:	movt	fp, #17376	; 0x43e0
   46280:	orr	r3, r3, #8
   46284:	strd	sl, [r0]
   46288:	strh	r3, [r0, #8]
   4628c:	b	45f58 <fputs@plt+0x34e68>
   46290:	mov	r4, r3
   46294:	b	45f68 <fputs@plt+0x34e78>
   46298:	ldr	r5, [r5, #12]
   4629c:	b	45f08 <fputs@plt+0x34e18>
   462a0:	muleq	r4, r4, r6
   462a4:			; <UNDEFINED> instruction: 0xfffcd674
   462a8:	andeq	lr, r4, r0, asr #10
   462ac:	strdeq	r3, [r5], -ip
   462b0:	andeq	r3, r5, r4, asr r8
   462b4:			; <UNDEFINED> instruction: 0xfffcd53c
   462b8:	strd	r4, [sp, #-20]!	; 0xffffffec
   462bc:	lsl	r4, r2, #4
   462c0:	mov	r5, r0
   462c4:	ldr	r2, [r0]
   462c8:	strd	r6, [sp, #8]
   462cc:	mov	r7, r1
   462d0:	mov	r6, r3
   462d4:	ldr	r1, [r1]
   462d8:	mov	r3, #0
   462dc:	str	lr, [sp, #16]
   462e0:	sub	sp, sp, #20
   462e4:	add	ip, sp, #12
   462e8:	mov	r0, r2
   462ec:	ldrb	r2, [r2, #66]	; 0x42
   462f0:	str	r3, [sp, #12]
   462f4:	add	r1, r1, r4
   462f8:	ldrb	r3, [r1, #13]
   462fc:	ldr	r1, [r1, #4]
   46300:	str	ip, [sp]
   46304:	bl	45e5c <fputs@plt+0x34d6c>
   46308:	ldr	r2, [sp, #12]
   4630c:	cmp	r2, #0
   46310:	beq	46324 <fputs@plt+0x35234>
   46314:	mvn	r3, #7
   46318:	mvn	r1, #0
   4631c:	mov	r0, r5
   46320:	bl	2300c <fputs@plt+0x11f1c>
   46324:	ldr	r2, [r7]
   46328:	add	r2, r2, r4
   4632c:	ldrb	r3, [r2, #13]
   46330:	cmp	r3, #69	; 0x45
   46334:	beq	4634c <fputs@plt+0x3525c>
   46338:	add	sp, sp, #20
   4633c:	ldrd	r4, [sp]
   46340:	ldrd	r6, [sp, #8]
   46344:	add	sp, sp, #16
   46348:	pop	{pc}		; (ldr pc, [sp], #4)
   4634c:	mov	ip, #0
   46350:	mov	r2, r6
   46354:	mov	r0, r5
   46358:	mov	r3, ip
   4635c:	mov	r1, #39	; 0x27
   46360:	str	ip, [sp]
   46364:	bl	2e4e0 <fputs@plt+0x1d3f0>
   46368:	b	46338 <fputs@plt+0x35248>
   4636c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   46370:	subs	r5, r3, #0
   46374:	strd	r6, [sp, #8]
   46378:	str	r8, [sp, #16]
   4637c:	str	lr, [sp, #20]
   46380:	sub	sp, sp, #8
   46384:	ldr	r7, [sp, #32]
   46388:	blt	4643c <fputs@plt+0x3534c>
   4638c:	mov	r6, r0
   46390:	mov	r4, r1
   46394:	ldrsh	r3, [r1, #32]
   46398:	cmp	r3, r5
   4639c:	beq	464a0 <fputs@plt+0x353b0>
   463a0:	ldrb	r3, [r1, #42]	; 0x2a
   463a4:	mov	r8, r2
   463a8:	tst	r3, #16
   463ac:	movne	r1, #153	; 0x99
   463b0:	moveq	r1, #47	; 0x2f
   463b4:	tst	r3, #32
   463b8:	beq	46468 <fputs@plt+0x35378>
   463bc:	ldr	ip, [r4, #8]
   463c0:	cmp	ip, #0
   463c4:	beq	464f4 <fputs@plt+0x35404>
   463c8:	ldrb	r3, [ip, #55]	; 0x37
   463cc:	and	r3, r3, #3
   463d0:	cmp	r3, #2
   463d4:	beq	463f4 <fputs@plt+0x35304>
   463d8:	ldr	ip, [ip, #20]
   463dc:	cmp	ip, #0
   463e0:	beq	464f4 <fputs@plt+0x35404>
   463e4:	ldrb	lr, [ip, #55]	; 0x37
   463e8:	and	lr, lr, #3
   463ec:	cmp	lr, #2
   463f0:	bne	463d8 <fputs@plt+0x352e8>
   463f4:	ldrh	r0, [ip, #52]	; 0x34
   463f8:	sxth	lr, r5
   463fc:	ldr	r3, [ip, #4]
   46400:	cmp	r0, #0
   46404:	beq	46434 <fputs@plt+0x35344>
   46408:	ldrsh	r2, [r3]
   4640c:	cmp	r2, lr
   46410:	movne	ip, #0
   46414:	bne	46428 <fputs@plt+0x35338>
   46418:	b	464ec <fputs@plt+0x353fc>
   4641c:	ldrsh	r2, [r3, #2]!
   46420:	cmp	r2, lr
   46424:	beq	464b8 <fputs@plt+0x353c8>
   46428:	add	ip, ip, #1
   4642c:	cmp	ip, r0
   46430:	bne	4641c <fputs@plt+0x3532c>
   46434:	mvn	r3, #0
   46438:	b	4646c <fputs@plt+0x3537c>
   4643c:	mov	ip, #0
   46440:	mov	r3, r7
   46444:	mov	r1, #103	; 0x67
   46448:	str	ip, [sp, #32]
   4644c:	add	sp, sp, #8
   46450:	ldrd	r4, [sp]
   46454:	ldrd	r6, [sp, #8]
   46458:	ldr	r8, [sp, #16]
   4645c:	ldr	lr, [sp, #20]
   46460:	add	sp, sp, #24
   46464:	b	2e4e0 <fputs@plt+0x1d3f0>
   46468:	mov	r3, r5
   4646c:	mov	r2, r8
   46470:	mov	r0, r6
   46474:	str	r7, [sp]
   46478:	bl	2e4e0 <fputs@plt+0x1d3f0>
   4647c:	ldr	r3, [r4, #12]
   46480:	cmp	r3, #0
   46484:	beq	464c0 <fputs@plt+0x353d0>
   46488:	add	sp, sp, #8
   4648c:	ldrd	r4, [sp]
   46490:	ldrd	r6, [sp, #8]
   46494:	ldr	r8, [sp, #16]
   46498:	add	sp, sp, #20
   4649c:	pop	{pc}		; (ldr pc, [sp], #4)
   464a0:	mov	ip, #0
   464a4:	mov	r3, r7
   464a8:	mov	r1, #103	; 0x67
   464ac:	str	ip, [sp]
   464b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   464b4:	b	4647c <fputs@plt+0x3538c>
   464b8:	sxth	r3, ip
   464bc:	b	4646c <fputs@plt+0x3537c>
   464c0:	mov	r3, r7
   464c4:	mov	r2, r5
   464c8:	add	r1, r4, #4
   464cc:	mov	r0, r6
   464d0:	add	sp, sp, #8
   464d4:	ldrd	r4, [sp]
   464d8:	ldrd	r6, [sp, #8]
   464dc:	ldr	r8, [sp, #16]
   464e0:	ldr	lr, [sp, #20]
   464e4:	add	sp, sp, #24
   464e8:	b	462b8 <fputs@plt+0x351c8>
   464ec:	mov	r3, #0
   464f0:	b	4646c <fputs@plt+0x3537c>
   464f4:	mov	r3, #0
   464f8:	ldr	r3, [r3, #4]
   464fc:	udf	#0
   46500:	strd	r4, [sp, #-28]!	; 0xffffffe4
   46504:	add	r4, r0, #324	; 0x144
   46508:	strd	r6, [sp, #8]
   4650c:	strd	r8, [sp, #16]
   46510:	add	r9, r0, #124	; 0x7c
   46514:	str	lr, [sp, #24]
   46518:	sub	sp, sp, #12
   4651c:	mov	ip, r9
   46520:	ldrb	r8, [sp, #44]	; 0x2c
   46524:	ldr	r7, [r0, #8]
   46528:	ldr	r6, [sp, #40]	; 0x28
   4652c:	b	4653c <fputs@plt+0x3544c>
   46530:	add	ip, ip, #20
   46534:	cmp	ip, r4
   46538:	beq	46594 <fputs@plt+0x354a4>
   4653c:	ldr	lr, [ip, #12]
   46540:	cmp	lr, #0
   46544:	ble	46530 <fputs@plt+0x35440>
   46548:	ldr	r5, [ip]
   4654c:	cmp	r5, r3
   46550:	bne	46530 <fputs@plt+0x35440>
   46554:	ldrsh	r5, [ip, #4]
   46558:	cmp	r5, r2
   4655c:	bne	46530 <fputs@plt+0x35440>
   46560:	ldr	r3, [r0, #112]	; 0x70
   46564:	mov	r2, #0
   46568:	add	r1, r3, #1
   4656c:	str	r1, [r0, #112]	; 0x70
   46570:	str	r3, [ip, #16]
   46574:	ldr	r3, [r9, #12]
   46578:	add	r9, r9, #20
   4657c:	cmp	lr, r3
   46580:	strbeq	r2, [r9, #-14]
   46584:	cmp	r9, r4
   46588:	bne	46574 <fputs@plt+0x35484>
   4658c:	mov	r6, lr
   46590:	b	465e0 <fputs@plt+0x354f0>
   46594:	mov	r4, r3
   46598:	mov	r5, r2
   4659c:	str	r6, [sp]
   465a0:	mov	r3, r2
   465a4:	mov	r9, r0
   465a8:	mov	r2, r4
   465ac:	mov	r0, r7
   465b0:	bl	4636c <fputs@plt+0x3527c>
   465b4:	cmp	r8, #0
   465b8:	bne	465fc <fputs@plt+0x3550c>
   465bc:	ldr	r3, [r9]
   465c0:	ldrh	r3, [r3, #64]	; 0x40
   465c4:	tst	r3, #2
   465c8:	bne	465e0 <fputs@plt+0x354f0>
   465cc:	mov	r2, r5
   465d0:	mov	r1, r4
   465d4:	mov	r0, r9
   465d8:	mov	r3, r6
   465dc:	bl	1c550 <fputs@plt+0xb460>
   465e0:	mov	r0, r6
   465e4:	add	sp, sp, #12
   465e8:	ldrd	r4, [sp]
   465ec:	ldrd	r6, [sp, #8]
   465f0:	ldrd	r8, [sp, #16]
   465f4:	add	sp, sp, #24
   465f8:	pop	{pc}		; (ldr pc, [sp], #4)
   465fc:	ldr	r3, [r7]
   46600:	ldrb	r3, [r3, #69]	; 0x45
   46604:	cmp	r3, #0
   46608:	bne	465e0 <fputs@plt+0x354f0>
   4660c:	mov	r1, r8
   46610:	mov	r0, r7
   46614:	bl	1bc28 <fputs@plt+0xab38>
   46618:	b	465e0 <fputs@plt+0x354f0>
   4661c:	strd	r4, [sp, #-16]!
   46620:	mov	r5, #0
   46624:	str	r6, [sp, #8]
   46628:	mov	r6, r0
   4662c:	str	lr, [sp, #12]
   46630:	sub	sp, sp, #8
   46634:	ldr	r4, [sp, #24]
   46638:	strd	r4, [sp]
   4663c:	bl	46500 <fputs@plt+0x35410>
   46640:	cmp	r4, r0
   46644:	bne	4665c <fputs@plt+0x3556c>
   46648:	add	sp, sp, #8
   4664c:	ldrd	r4, [sp]
   46650:	ldr	r6, [sp, #8]
   46654:	add	sp, sp, #12
   46658:	pop	{pc}		; (ldr pc, [sp], #4)
   4665c:	mov	r2, r0
   46660:	str	r5, [sp, #24]
   46664:	mov	r3, r4
   46668:	ldr	r0, [r6, #8]
   4666c:	mov	r1, #31
   46670:	add	sp, sp, #8
   46674:	ldrd	r4, [sp]
   46678:	ldr	r6, [sp, #8]
   4667c:	ldr	lr, [sp, #12]
   46680:	add	sp, sp, #16
   46684:	b	2e4e0 <fputs@plt+0x1d3f0>
   46688:	push	{r1, r2, r3}
   4668c:	push	{lr}		; (str lr, [sp, #-4]!)
   46690:	sub	sp, sp, #8
   46694:	ldr	r1, [sp, #12]
   46698:	add	r3, sp, #16
   4669c:	mov	r2, r3
   466a0:	str	r3, [sp, #4]
   466a4:	bl	312b0 <fputs@plt+0x201c0>
   466a8:	add	sp, sp, #8
   466ac:	pop	{lr}		; (ldr lr, [sp], #4)
   466b0:	add	sp, sp, #12
   466b4:	bx	lr
   466b8:	strd	r4, [sp, #-20]!	; 0xffffffec
   466bc:	mov	r4, r1
   466c0:	mov	r5, r2
   466c4:	strd	r6, [sp, #8]
   466c8:	mov	r7, r0
   466cc:	str	lr, [sp, #16]
   466d0:	sub	sp, sp, #44	; 0x2c
   466d4:	bl	2a0a8 <fputs@plt+0x18fb8>
   466d8:	cmp	r4, #0
   466dc:	bgt	466f4 <fputs@plt+0x35604>
   466e0:	add	sp, sp, #44	; 0x2c
   466e4:	ldrd	r4, [sp]
   466e8:	ldrd	r6, [sp, #8]
   466ec:	add	sp, sp, #16
   466f0:	pop	{pc}		; (ldr pc, [sp], #4)
   466f4:	mov	r6, r0
   466f8:	ldr	r0, [r5]
   466fc:	bl	32e54 <fputs@plt+0x21d64>
   46700:	subs	r1, r0, #0
   46704:	beq	466e0 <fputs@plt+0x355f0>
   46708:	ldr	lr, [r6, #92]	; 0x5c
   4670c:	sub	r4, r4, #1
   46710:	mov	r3, #0
   46714:	mov	ip, #512	; 0x200
   46718:	add	r5, r5, #4
   4671c:	str	r4, [sp]
   46720:	add	r4, sp, #12
   46724:	mov	r2, sp
   46728:	mov	r0, r4
   4672c:	stmib	sp, {r3, r5, r6}
   46730:	str	r3, [sp, #16]
   46734:	str	r3, [sp, #20]
   46738:	str	r3, [sp, #24]
   4673c:	str	r3, [sp, #28]
   46740:	str	lr, [sp, #32]
   46744:	strh	ip, [sp, #36]	; 0x24
   46748:	bl	46688 <fputs@plt+0x35598>
   4674c:	mov	r0, r4
   46750:	ldr	r5, [sp, #24]
   46754:	bl	240c4 <fputs@plt+0x12fd4>
   46758:	ldr	r3, [pc, #20]	; 46774 <fputs@plt+0x35684>
   4675c:	mov	r1, r0
   46760:	mov	r0, r7
   46764:	mov	r2, r5
   46768:	add	r3, pc, r3
   4676c:	bl	2d310 <fputs@plt+0x1c220>
   46770:	b	466e0 <fputs@plt+0x355f0>
   46774:			; <UNDEFINED> instruction: 0xfffccf2c
   46778:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4677c:	mov	r3, #0
   46780:	mov	r5, r2
   46784:	ldr	r4, [r2, #40]	; 0x28
   46788:	mov	r2, #200	; 0xc8
   4678c:	strd	r6, [sp, #8]
   46790:	strd	r8, [sp, #16]
   46794:	strd	sl, [sp, #24]
   46798:	mov	sl, r0
   4679c:	str	lr, [sp, #32]
   467a0:	sub	sp, sp, #52	; 0x34
   467a4:	cmp	r4, r3
   467a8:	ldr	r7, [r5, #12]
   467ac:	str	r1, [sp, #12]
   467b0:	ldr	r1, [r0]
   467b4:	str	r1, [sp, #20]
   467b8:	str	r3, [sp, #24]
   467bc:	str	r3, [sp, #28]
   467c0:	str	r3, [sp, #32]
   467c4:	str	r3, [sp, #36]	; 0x24
   467c8:	str	r2, [sp, #40]	; 0x28
   467cc:	strh	r3, [sp, #44]	; 0x2c
   467d0:	beq	46844 <fputs@plt+0x35754>
   467d4:	ldr	r1, [pc, #236]	; 468c8 <fputs@plt+0x357d8>
   467d8:	add	r6, sp, #20
   467dc:	mov	r0, r6
   467e0:	ldr	r2, [r5]
   467e4:	add	r1, pc, r1
   467e8:	bl	46688 <fputs@plt+0x35598>
   467ec:	mov	r0, r6
   467f0:	mvn	r4, #0
   467f4:	bl	240c4 <fputs@plt+0x12fd4>
   467f8:	ldrb	ip, [r5, #55]	; 0x37
   467fc:	mov	r5, #2
   46800:	movw	lr, #1555	; 0x613
   46804:	movw	r1, #2067	; 0x813
   46808:	mov	r3, r0
   4680c:	ldr	r2, [sp, #12]
   46810:	mov	r0, sl
   46814:	strd	r4, [sp]
   46818:	and	ip, ip, #3
   4681c:	cmp	ip, r5
   46820:	moveq	r1, lr
   46824:	bl	2e698 <fputs@plt+0x1d5a8>
   46828:	add	sp, sp, #52	; 0x34
   4682c:	ldrd	r4, [sp]
   46830:	ldrd	r6, [sp, #8]
   46834:	ldrd	r8, [sp, #16]
   46838:	ldrd	sl, [sp, #24]
   4683c:	add	sp, sp, #32
   46840:	pop	{pc}		; (ldr pc, [sp], #4)
   46844:	ldrh	r3, [r5, #50]	; 0x32
   46848:	cmp	r3, #0
   4684c:	addeq	r6, sp, #20
   46850:	beq	467ec <fputs@plt+0x356fc>
   46854:	ldr	r2, [r5, #4]
   46858:	add	r6, sp, #20
   4685c:	ldr	r9, [pc, #104]	; 468cc <fputs@plt+0x357dc>
   46860:	ldr	r8, [pc, #104]	; 468d0 <fputs@plt+0x357e0>
   46864:	ldrsh	r2, [r2]
   46868:	add	r9, pc, r9
   4686c:	ldr	r3, [r7, #4]
   46870:	add	r8, pc, r8
   46874:	ldr	fp, [r3, r2, lsl #4]
   46878:	b	46890 <fputs@plt+0x357a0>
   4687c:	ldr	lr, [r5, #4]
   46880:	ldr	r3, [r7, #4]
   46884:	ldrsh	ip, [lr, ip]
   46888:	ldr	fp, [r3, ip, lsl #4]
   4688c:	bl	310f8 <fputs@plt+0x20008>
   46890:	mov	r3, fp
   46894:	mov	r1, r9
   46898:	ldr	r2, [r7]
   4689c:	mov	r0, r6
   468a0:	add	r4, r4, #1
   468a4:	bl	46688 <fputs@plt+0x35598>
   468a8:	ldrh	r3, [r5, #50]	; 0x32
   468ac:	lsl	ip, r4, #1
   468b0:	mov	r2, #2
   468b4:	mov	r1, r8
   468b8:	mov	r0, r6
   468bc:	cmp	r3, r4
   468c0:	bgt	4687c <fputs@plt+0x3578c>
   468c4:	b	467ec <fputs@plt+0x356fc>
   468c8:	andeq	r3, r5, r4, lsr #4
   468cc:	andeq	r2, r5, ip, asr #18
   468d0:	andeq	r3, r5, r4, lsr #3
   468d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   468d8:	strd	r6, [sp, #8]
   468dc:	ldr	r6, [r3]
   468e0:	strd	r8, [sp, #16]
   468e4:	strd	sl, [sp, #24]
   468e8:	str	lr, [sp, #32]
   468ec:	sub	sp, sp, #156	; 0x9c
   468f0:	ldrh	ip, [sp, #200]	; 0xc8
   468f4:	ldr	fp, [r6, #36]	; 0x24
   468f8:	tst	fp, #8192	; 0x2000
   468fc:	bne	46970 <fputs@plt+0x35880>
   46900:	tst	ip, #64	; 0x40
   46904:	bne	46970 <fputs@plt+0x35880>
   46908:	ands	sl, fp, #48	; 0x30
   4690c:	ldrb	r7, [r2]
   46910:	ldr	r3, [r0, #468]	; 0x1d4
   46914:	ldr	r2, [r0]
   46918:	ldr	r9, [r0, #8]
   4691c:	str	r3, [sp, #8]
   46920:	bne	469a0 <fputs@plt+0x358b0>
   46924:	tst	fp, #1024	; 0x400
   46928:	beq	46994 <fputs@plt+0x358a4>
   4692c:	ands	ip, ip, #3
   46930:	bne	469a0 <fputs@plt+0x358b0>
   46934:	mov	r0, #51712	; 0xca00
   46938:	movt	r0, #15258	; 0x3b9a
   4693c:	str	ip, [sp, #12]
   46940:	str	r2, [sp, #24]
   46944:	add	r2, sp, #52	; 0x34
   46948:	mov	lr, #100	; 0x64
   4694c:	str	r2, [sp, #28]
   46950:	str	r2, [sp, #32]
   46954:	ldr	r2, [pc, #1148]	; 46dd8 <fputs@plt+0x35ce8>
   46958:	str	ip, [sp, #36]	; 0x24
   4695c:	str	lr, [sp, #40]	; 0x28
   46960:	str	r0, [sp, #44]	; 0x2c
   46964:	strh	ip, [sp, #48]	; 0x30
   46968:	add	r2, pc, r2
   4696c:	b	469e0 <fputs@plt+0x358f0>
   46970:	mov	r4, #0
   46974:	mov	r0, r4
   46978:	add	sp, sp, #156	; 0x9c
   4697c:	ldrd	r4, [sp]
   46980:	ldrd	r6, [sp, #8]
   46984:	ldrd	r8, [sp, #16]
   46988:	ldrd	sl, [sp, #24]
   4698c:	add	sp, sp, #32
   46990:	pop	{pc}		; (ldr pc, [sp], #4)
   46994:	ldrh	r0, [r6, #24]
   46998:	cmp	r0, #0
   4699c:	beq	4692c <fputs@plt+0x3583c>
   469a0:	str	r2, [sp, #24]
   469a4:	add	r2, sp, #52	; 0x34
   469a8:	mov	ip, #51712	; 0xca00
   469ac:	movt	ip, #15258	; 0x3b9a
   469b0:	mov	r0, #0
   469b4:	str	r2, [sp, #28]
   469b8:	mov	r3, #1
   469bc:	str	r2, [sp, #32]
   469c0:	ldr	r2, [pc, #1044]	; 46ddc <fputs@plt+0x35cec>
   469c4:	str	ip, [sp, #44]	; 0x2c
   469c8:	mov	ip, #100	; 0x64
   469cc:	str	r3, [sp, #12]
   469d0:	str	r0, [sp, #36]	; 0x24
   469d4:	str	ip, [sp, #40]	; 0x28
   469d8:	add	r2, pc, r2
   469dc:	strh	r0, [sp, #48]	; 0x30
   469e0:	add	r5, sp, #24
   469e4:	lsl	r8, r7, #3
   469e8:	mov	r4, r1
   469ec:	mov	r0, r5
   469f0:	mov	r1, r2
   469f4:	bl	31144 <fputs@plt+0x20054>
   469f8:	add	r2, r8, r7
   469fc:	add	r2, r4, r2, lsl #3
   46a00:	ldr	r1, [r2, #28]
   46a04:	cmp	r1, #0
   46a08:	beq	46b44 <fputs@plt+0x35a54>
   46a0c:	ldr	r1, [pc, #972]	; 46de0 <fputs@plt+0x35cf0>
   46a10:	mov	r0, r5
   46a14:	ldrb	r2, [r2, #48]	; 0x30
   46a18:	add	r1, pc, r1
   46a1c:	bl	46688 <fputs@plt+0x35598>
   46a20:	add	r2, r8, r7
   46a24:	add	r2, r4, r2, lsl #3
   46a28:	ldr	r2, [r2, #20]
   46a2c:	cmp	r2, #0
   46a30:	beq	46a44 <fputs@plt+0x35954>
   46a34:	ldr	r1, [pc, #936]	; 46de4 <fputs@plt+0x35cf4>
   46a38:	mov	r0, r5
   46a3c:	add	r1, pc, r1
   46a40:	bl	46688 <fputs@plt+0x35598>
   46a44:	tst	fp, #1280	; 0x500
   46a48:	bne	46a8c <fputs@plt+0x3599c>
   46a4c:	add	r7, r8, r7
   46a50:	ldr	sl, [r6, #28]
   46a54:	add	r4, r4, r7, lsl #3
   46a58:	ldr	r2, [r4, #24]
   46a5c:	ldrb	r2, [r2, #42]	; 0x2a
   46a60:	tst	r2, #32
   46a64:	bne	46b1c <fputs@plt+0x35a2c>
   46a68:	tst	fp, #131072	; 0x20000
   46a6c:	bne	46b5c <fputs@plt+0x35a6c>
   46a70:	tst	fp, #16384	; 0x4000
   46a74:	bne	46d6c <fputs@plt+0x35c7c>
   46a78:	tst	fp, #64	; 0x40
   46a7c:	bne	46d9c <fputs@plt+0x35cac>
   46a80:	ldr	r4, [pc, #864]	; 46de8 <fputs@plt+0x35cf8>
   46a84:	add	r4, pc, r4
   46a88:	b	46b64 <fputs@plt+0x35a74>
   46a8c:	tst	fp, #256	; 0x100
   46a90:	beq	46ad0 <fputs@plt+0x359e0>
   46a94:	tst	fp, #15
   46a98:	beq	46ad0 <fputs@plt+0x359e0>
   46a9c:	tst	fp, #5
   46aa0:	bne	46d78 <fputs@plt+0x35c88>
   46aa4:	cmp	sl, #48	; 0x30
   46aa8:	beq	46dc0 <fputs@plt+0x35cd0>
   46aac:	tst	fp, #32
   46ab0:	bne	46dcc <fputs@plt+0x35cdc>
   46ab4:	ldr	r2, [pc, #816]	; 46dec <fputs@plt+0x35cfc>
   46ab8:	add	r2, pc, r2
   46abc:	ldr	r1, [pc, #812]	; 46df0 <fputs@plt+0x35d00>
   46ac0:	mov	r0, r5
   46ac4:	add	r1, pc, r1
   46ac8:	bl	46688 <fputs@plt+0x35598>
   46acc:	b	46ad8 <fputs@plt+0x359e8>
   46ad0:	tst	fp, #1024	; 0x400
   46ad4:	bne	46d50 <fputs@plt+0x35c60>
   46ad8:	mov	r0, r5
   46adc:	bl	240c4 <fputs@plt+0x12fd4>
   46ae0:	mov	r5, r0
   46ae4:	mov	r1, #161	; 0xa1
   46ae8:	ldr	r2, [sp, #8]
   46aec:	mov	r0, r9
   46af0:	ldr	r3, [sp, #196]	; 0xc4
   46af4:	str	r3, [sp]
   46af8:	ldr	r3, [sp, #192]	; 0xc0
   46afc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   46b00:	mov	r4, r0
   46b04:	mov	r2, r5
   46b08:	mov	r0, r9
   46b0c:	mov	r1, r4
   46b10:	mvn	r3, #0
   46b14:	bl	2300c <fputs@plt+0x11f1c>
   46b18:	b	46974 <fputs@plt+0x35884>
   46b1c:	ldrb	r2, [sl, #55]	; 0x37
   46b20:	and	r2, r2, #3
   46b24:	cmp	r2, #2
   46b28:	bne	46a68 <fputs@plt+0x35978>
   46b2c:	ldr	r3, [sp, #12]
   46b30:	cmp	r3, #0
   46b34:	beq	46ad8 <fputs@plt+0x359e8>
   46b38:	ldr	r4, [pc, #692]	; 46df4 <fputs@plt+0x35d04>
   46b3c:	add	r4, pc, r4
   46b40:	b	46b64 <fputs@plt+0x35a74>
   46b44:	ldr	r1, [pc, #684]	; 46df8 <fputs@plt+0x35d08>
   46b48:	mov	r0, r5
   46b4c:	ldr	r2, [r2, #16]
   46b50:	add	r1, pc, r1
   46b54:	bl	46688 <fputs@plt+0x35598>
   46b58:	b	46a20 <fputs@plt+0x35930>
   46b5c:	ldr	r4, [pc, #664]	; 46dfc <fputs@plt+0x35d0c>
   46b60:	add	r4, pc, r4
   46b64:	ldr	r1, [pc, #660]	; 46e00 <fputs@plt+0x35d10>
   46b68:	mov	r2, #7
   46b6c:	mov	r0, r5
   46b70:	add	r1, pc, r1
   46b74:	bl	310f8 <fputs@plt+0x20008>
   46b78:	mov	r1, r4
   46b7c:	mov	r0, r5
   46b80:	ldr	r2, [sl]
   46b84:	bl	46688 <fputs@plt+0x35598>
   46b88:	ldrh	r8, [r6, #24]
   46b8c:	ldr	r7, [r6, #28]
   46b90:	cmp	r8, #0
   46b94:	bne	46c68 <fputs@plt+0x35b78>
   46b98:	ldr	r3, [r6, #36]	; 0x24
   46b9c:	tst	r3, #48	; 0x30
   46ba0:	beq	46ad8 <fputs@plt+0x359e8>
   46ba4:	ldr	r1, [pc, #600]	; 46e04 <fputs@plt+0x35d14>
   46ba8:	mov	r2, #2
   46bac:	mov	r0, r5
   46bb0:	add	r1, pc, r1
   46bb4:	bl	310f8 <fputs@plt+0x20008>
   46bb8:	ldr	r3, [r6, #36]	; 0x24
   46bbc:	tst	r3, #32
   46bc0:	moveq	r4, r8
   46bc4:	beq	46c0c <fputs@plt+0x35b1c>
   46bc8:	ldr	r2, [r7, #4]
   46bcc:	lsl	r3, r8, #1
   46bd0:	ldrsh	r3, [r2, r3]
   46bd4:	cmn	r3, #2
   46bd8:	beq	46da8 <fputs@plt+0x35cb8>
   46bdc:	cmn	r3, #1
   46be0:	beq	46d90 <fputs@plt+0x35ca0>
   46be4:	ldr	r2, [r7, #12]
   46be8:	ldr	r2, [r2, #4]
   46bec:	ldr	r2, [r2, r3, lsl #4]
   46bf0:	mov	r1, r8
   46bf4:	mov	r0, r5
   46bf8:	ldr	r3, [pc, #520]	; 46e08 <fputs@plt+0x35d18>
   46bfc:	add	r4, r8, #1
   46c00:	add	r3, pc, r3
   46c04:	bl	31188 <fputs@plt+0x20098>
   46c08:	ldr	r3, [r6, #36]	; 0x24
   46c0c:	tst	r3, #16
   46c10:	beq	46c50 <fputs@plt+0x35b60>
   46c14:	ldr	r3, [r7, #4]
   46c18:	lsl	r8, r8, #1
   46c1c:	ldrsh	r3, [r3, r8]
   46c20:	cmn	r3, #2
   46c24:	beq	46db4 <fputs@plt+0x35cc4>
   46c28:	cmn	r3, #1
   46c2c:	beq	46d84 <fputs@plt+0x35c94>
   46c30:	ldr	r2, [r7, #12]
   46c34:	ldr	r2, [r2, #4]
   46c38:	ldr	r2, [r2, r3, lsl #4]
   46c3c:	mov	r1, r4
   46c40:	mov	r0, r5
   46c44:	ldr	r3, [pc, #448]	; 46e0c <fputs@plt+0x35d1c>
   46c48:	add	r3, pc, r3
   46c4c:	bl	31188 <fputs@plt+0x20098>
   46c50:	ldr	r1, [pc, #440]	; 46e10 <fputs@plt+0x35d20>
   46c54:	mov	r2, #1
   46c58:	mov	r0, r5
   46c5c:	add	r1, pc, r1
   46c60:	bl	310f8 <fputs@plt+0x20008>
   46c64:	b	46ad8 <fputs@plt+0x359e8>
   46c68:	ldr	r3, [pc, #420]	; 46e14 <fputs@plt+0x35d24>
   46c6c:	mov	r2, #2
   46c70:	mov	r0, r5
   46c74:	mov	r4, #0
   46c78:	ldr	r1, [pc, #408]	; 46e18 <fputs@plt+0x35d28>
   46c7c:	ldrh	sl, [r6, #42]	; 0x2a
   46c80:	add	r3, pc, r3
   46c84:	str	r3, [sp, #16]
   46c88:	add	r1, pc, r1
   46c8c:	ldr	r3, [pc, #392]	; 46e1c <fputs@plt+0x35d2c>
   46c90:	add	r3, pc, r3
   46c94:	str	r3, [sp, #20]
   46c98:	ldr	r3, [pc, #384]	; 46e20 <fputs@plt+0x35d30>
   46c9c:	add	r3, pc, r3
   46ca0:	str	r3, [sp, #12]
   46ca4:	bl	310f8 <fputs@plt+0x20008>
   46ca8:	mov	r3, r7
   46cac:	mov	r7, r6
   46cb0:	mov	r6, r3
   46cb4:	b	46cd8 <fputs@plt+0x35be8>
   46cb8:	ldr	r1, [pc, #356]	; 46e24 <fputs@plt+0x35d34>
   46cbc:	add	r1, pc, r1
   46cc0:	mov	r2, fp
   46cc4:	add	r4, r4, #1
   46cc8:	mov	r0, r5
   46ccc:	bl	46688 <fputs@plt+0x35598>
   46cd0:	cmp	r4, r8
   46cd4:	beq	46d40 <fputs@plt+0x35c50>
   46cd8:	ldr	r1, [r6, #4]
   46cdc:	lsl	r2, r4, #1
   46ce0:	ldrsh	r2, [r1, r2]
   46ce4:	cmn	r2, #2
   46ce8:	beq	46d30 <fputs@plt+0x35c40>
   46cec:	cmn	r2, #1
   46cf0:	beq	46d38 <fputs@plt+0x35c48>
   46cf4:	ldr	r1, [r6, #12]
   46cf8:	ldr	r1, [r1, #4]
   46cfc:	ldr	fp, [r1, r2, lsl #4]
   46d00:	cmp	r4, #0
   46d04:	bne	46d1c <fputs@plt+0x35c2c>
   46d08:	cmp	r4, sl
   46d0c:	blt	46cb8 <fputs@plt+0x35bc8>
   46d10:	ldr	r1, [pc, #272]	; 46e28 <fputs@plt+0x35d38>
   46d14:	add	r1, pc, r1
   46d18:	b	46cc0 <fputs@plt+0x35bd0>
   46d1c:	mov	r2, #5
   46d20:	mov	r0, r5
   46d24:	ldr	r1, [sp, #12]
   46d28:	bl	310f8 <fputs@plt+0x20008>
   46d2c:	b	46d08 <fputs@plt+0x35c18>
   46d30:	ldr	fp, [sp, #16]
   46d34:	b	46d00 <fputs@plt+0x35c10>
   46d38:	ldr	fp, [sp, #20]
   46d3c:	b	46d00 <fputs@plt+0x35c10>
   46d40:	mov	r3, r6
   46d44:	mov	r6, r7
   46d48:	mov	r7, r3
   46d4c:	b	46bb8 <fputs@plt+0x35ac8>
   46d50:	ldr	r1, [pc, #212]	; 46e2c <fputs@plt+0x35d3c>
   46d54:	mov	r0, r5
   46d58:	ldr	r2, [r6, #24]
   46d5c:	ldr	r3, [r6, #32]
   46d60:	add	r1, pc, r1
   46d64:	bl	46688 <fputs@plt+0x35598>
   46d68:	b	46ad8 <fputs@plt+0x359e8>
   46d6c:	ldr	r4, [pc, #188]	; 46e30 <fputs@plt+0x35d40>
   46d70:	add	r4, pc, r4
   46d74:	b	46b64 <fputs@plt+0x35a74>
   46d78:	ldr	r2, [pc, #180]	; 46e34 <fputs@plt+0x35d44>
   46d7c:	add	r2, pc, r2
   46d80:	b	46abc <fputs@plt+0x359cc>
   46d84:	ldr	r2, [pc, #172]	; 46e38 <fputs@plt+0x35d48>
   46d88:	add	r2, pc, r2
   46d8c:	b	46c3c <fputs@plt+0x35b4c>
   46d90:	ldr	r2, [pc, #164]	; 46e3c <fputs@plt+0x35d4c>
   46d94:	add	r2, pc, r2
   46d98:	b	46bf0 <fputs@plt+0x35b00>
   46d9c:	ldr	r4, [pc, #156]	; 46e40 <fputs@plt+0x35d50>
   46da0:	add	r4, pc, r4
   46da4:	b	46b64 <fputs@plt+0x35a74>
   46da8:	ldr	r2, [pc, #148]	; 46e44 <fputs@plt+0x35d54>
   46dac:	add	r2, pc, r2
   46db0:	b	46bf0 <fputs@plt+0x35b00>
   46db4:	ldr	r2, [pc, #140]	; 46e48 <fputs@plt+0x35d58>
   46db8:	add	r2, pc, r2
   46dbc:	b	46c3c <fputs@plt+0x35b4c>
   46dc0:	ldr	r2, [pc, #132]	; 46e4c <fputs@plt+0x35d5c>
   46dc4:	add	r2, pc, r2
   46dc8:	b	46abc <fputs@plt+0x359cc>
   46dcc:	ldr	r2, [pc, #124]	; 46e50 <fputs@plt+0x35d60>
   46dd0:	add	r2, pc, r2
   46dd4:	b	46abc <fputs@plt+0x359cc>
   46dd8:	strheq	r3, [r5], -r0
   46ddc:	andeq	r3, r5, r8, asr #32
   46de0:	andeq	r3, r5, r8, asr #17
   46de4:	andeq	r3, r5, ip, ror r0
   46de8:	strdeq	r2, [r5], -r8
   46dec:	strdeq	r2, [r5], -ip
   46df0:	andeq	r3, r5, r8
   46df4:	andeq	r5, r5, r0, lsl #13
   46df8:	andeq	sp, r4, ip, asr sl
   46dfc:	andeq	r2, r5, r8, asr #29
   46e00:	andeq	r2, r5, r0, asr pc
   46e04:	andeq	r2, r5, r8, lsl pc
   46e08:	andeq	r2, r5, r0, lsr #29
   46e0c:	andeq	r2, r5, ip, ror #28
   46e10:	andeq	sp, r4, r4, ror #21
   46e14:	andeq	r2, r5, r8, lsl #28
   46e18:	andeq	r2, r5, r0, asr #28
   46e1c:	andeq	r5, r5, r8, ror #19
   46e20:			; <UNDEFINED> instruction: 0x00051eb8
   46e24:	ldrdeq	r2, [r5], -ip
   46e28:	andeq	r2, r5, ip, ror sp
   46e2c:	muleq	r5, r4, sp
   46e30:	ldrdeq	r2, [r5], -ip
   46e34:	andeq	r2, r5, r8, lsr #26
   46e38:	strdeq	r5, [r5], -r0
   46e3c:	andeq	r5, r5, r4, ror #17
   46e40:	andeq	r2, r5, r8, asr #25
   46e44:	ldrdeq	r2, [r5], -ip
   46e48:	ldrdeq	r2, [r5], -r0
   46e4c:	andeq	r2, r5, r4, ror #25
   46e50:	ldrdeq	r2, [r5], -r0
   46e54:	push	{r1, r2, r3}
   46e58:	ldr	r3, [r0, #16]
   46e5c:	strd	r4, [sp, #-12]!
   46e60:	str	lr, [sp, #8]
   46e64:	sub	sp, sp, #8
   46e68:	cmp	r3, #0
   46e6c:	bne	46e88 <fputs@plt+0x35d98>
   46e70:	add	sp, sp, #8
   46e74:	ldrd	r4, [sp]
   46e78:	ldr	lr, [sp, #8]
   46e7c:	add	sp, sp, #12
   46e80:	add	sp, sp, #12
   46e84:	bx	lr
   46e88:	mov	r4, r0
   46e8c:	sub	r3, r3, #1
   46e90:	ldr	r2, [r4, #20]
   46e94:	add	r0, sp, #24
   46e98:	add	r5, r4, #40	; 0x28
   46e9c:	str	r3, [r4, #16]
   46ea0:	ldr	r1, [r4, #52]	; 0x34
   46ea4:	str	r0, [sp, #4]
   46ea8:	add	r3, r2, #1
   46eac:	cmp	r1, #0
   46eb0:	str	r3, [r4, #20]
   46eb4:	bne	46ef0 <fputs@plt+0x35e00>
   46eb8:	ldr	r1, [r4, #28]
   46ebc:	cmp	r1, #0
   46ec0:	beq	46ed0 <fputs@plt+0x35de0>
   46ec4:	mov	r0, r5
   46ec8:	ldrd	r2, [r4, #32]
   46ecc:	bl	46688 <fputs@plt+0x35598>
   46ed0:	mov	r0, r5
   46ed4:	ldr	r2, [sp, #4]
   46ed8:	ldr	r1, [sp, #20]
   46edc:	bl	312b0 <fputs@plt+0x201c0>
   46ee0:	ldrb	r3, [r4, #64]	; 0x40
   46ee4:	cmp	r3, #1
   46ee8:	streq	r3, [r4, #24]
   46eec:	b	46e70 <fputs@plt+0x35d80>
   46ef0:	ldr	r1, [pc, #16]	; 46f08 <fputs@plt+0x35e18>
   46ef4:	mov	r2, #1
   46ef8:	mov	r0, r5
   46efc:	add	r1, pc, r1
   46f00:	bl	310f8 <fputs@plt+0x20008>
   46f04:	b	46eb8 <fputs@plt+0x35dc8>
   46f08:	andeq	sp, r4, r4, lsr #6
   46f0c:	subs	r2, r1, #0
   46f10:	beq	46f5c <fputs@plt+0x35e6c>
   46f14:	ldr	r1, [r0, #12]
   46f18:	str	r4, [sp, #-8]!
   46f1c:	str	lr, [sp, #4]
   46f20:	cmp	r1, r2
   46f24:	bcc	46f88 <fputs@plt+0x35e98>
   46f28:	ldr	lr, [r0, #8]
   46f2c:	mov	r4, #1
   46f30:	and	r3, r2, #7
   46f34:	lsl	r3, r4, r3
   46f38:	ldrb	r1, [lr, r2, lsr #3]
   46f3c:	ands	ip, r1, r3
   46f40:	orreq	r3, r1, r3
   46f44:	strbeq	r3, [lr, r2, lsr #3]
   46f48:	bne	46f68 <fputs@plt+0x35e78>
   46f4c:	ldr	r4, [sp]
   46f50:	add	sp, sp, #4
   46f54:	mov	r0, ip
   46f58:	pop	{pc}		; (ldr pc, [sp], #4)
   46f5c:	mov	ip, #1
   46f60:	mov	r0, ip
   46f64:	bx	lr
   46f68:	ldr	r1, [pc, #56]	; 46fa8 <fputs@plt+0x35eb8>
   46f6c:	add	r1, pc, r1
   46f70:	bl	46e54 <fputs@plt+0x35d64>
   46f74:	mov	ip, r4
   46f78:	ldr	r4, [sp]
   46f7c:	add	sp, sp, #4
   46f80:	mov	r0, ip
   46f84:	pop	{pc}		; (ldr pc, [sp], #4)
   46f88:	ldr	r1, [pc, #28]	; 46fac <fputs@plt+0x35ebc>
   46f8c:	add	r1, pc, r1
   46f90:	bl	46e54 <fputs@plt+0x35d64>
   46f94:	mov	ip, #1
   46f98:	ldr	r4, [sp]
   46f9c:	add	sp, sp, #4
   46fa0:	mov	r0, ip
   46fa4:	pop	{pc}		; (ldr pc, [sp], #4)
   46fa8:			; <UNDEFINED> instruction: 0x00052bbc
   46fac:	andeq	r2, r5, r4, lsl #23
   46fb0:	ldr	r3, [r0, #24]
   46fb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   46fb8:	mov	r5, r0
   46fbc:	ldr	r4, [r0, #32]
   46fc0:	strd	r6, [sp, #8]
   46fc4:	mov	r6, r1
   46fc8:	mov	r7, r2
   46fcc:	str	r8, [sp, #16]
   46fd0:	cmp	r3, r1
   46fd4:	str	lr, [sp, #20]
   46fd8:	sub	sp, sp, #8
   46fdc:	ble	47010 <fputs@plt+0x35f20>
   46fe0:	ldr	r3, [r4, r6, lsl #2]
   46fe4:	add	r4, r4, r6, lsl #2
   46fe8:	cmp	r3, #0
   46fec:	movne	r0, #0
   46ff0:	beq	47058 <fputs@plt+0x35f68>
   46ff4:	str	r3, [r7]
   46ff8:	add	sp, sp, #8
   46ffc:	ldrd	r4, [sp]
   47000:	ldrd	r6, [sp, #8]
   47004:	ldr	r8, [sp, #16]
   47008:	add	sp, sp, #20
   4700c:	pop	{pc}		; (ldr pc, [sp], #4)
   47010:	add	r8, r1, #1
   47014:	mov	r0, r4
   47018:	lsl	r2, r8, #2
   4701c:	asr	r3, r2, #31
   47020:	bl	2bf48 <fputs@plt+0x1ae58>
   47024:	subs	r4, r0, #0
   47028:	moveq	r0, #7
   4702c:	streq	r4, [r7]
   47030:	beq	46ff8 <fputs@plt+0x35f08>
   47034:	ldr	r0, [r5, #24]
   47038:	mov	r1, #0
   4703c:	sub	r2, r8, r0
   47040:	add	r0, r4, r0, lsl #2
   47044:	lsl	r2, r2, #2
   47048:	bl	10ebc <memset@plt>
   4704c:	str	r8, [r5, #24]
   47050:	str	r4, [r5, #32]
   47054:	b	46fe0 <fputs@plt+0x35ef0>
   47058:	ldrb	r3, [r5, #43]	; 0x2b
   4705c:	cmp	r3, #2
   47060:	beq	470b4 <fputs@plt+0x35fc4>
   47064:	ldr	r0, [r5, #4]
   47068:	mov	r2, #32768	; 0x8000
   4706c:	mov	r1, r6
   47070:	ldrb	r3, [r5, #44]	; 0x2c
   47074:	ldr	ip, [r0]
   47078:	str	r4, [sp]
   4707c:	ldr	r4, [ip, #52]	; 0x34
   47080:	blx	r4
   47084:	cmp	r0, #8
   47088:	beq	47098 <fputs@plt+0x35fa8>
   4708c:	ldr	r3, [r5, #32]
   47090:	ldr	r3, [r3, r6, lsl #2]
   47094:	b	46ff4 <fputs@plt+0x35f04>
   47098:	ldrb	r3, [r5, #46]	; 0x2e
   4709c:	mov	r0, #0
   470a0:	ldr	r2, [r5, #32]
   470a4:	orr	r3, r3, #2
   470a8:	strb	r3, [r5, #46]	; 0x2e
   470ac:	ldr	r3, [r2, r6, lsl #2]
   470b0:	b	46ff4 <fputs@plt+0x35f04>
   470b4:	mov	r0, #32768	; 0x8000
   470b8:	mov	r1, #0
   470bc:	bl	2601c <fputs@plt+0x14f2c>
   470c0:	ldr	r3, [r5, #32]
   470c4:	str	r0, [r4]
   470c8:	ldr	r3, [r3, r6, lsl #2]
   470cc:	cmp	r3, #0
   470d0:	moveq	r0, #7
   470d4:	movne	r0, #0
   470d8:	b	46ff4 <fputs@plt+0x35f04>
   470dc:	strd	r4, [sp, #-16]!
   470e0:	mov	r5, r2
   470e4:	mov	r4, r1
   470e8:	str	r6, [sp, #8]
   470ec:	mov	r6, r3
   470f0:	str	lr, [sp, #12]
   470f4:	sub	sp, sp, #8
   470f8:	add	r2, sp, #4
   470fc:	bl	46fb0 <fputs@plt+0x35ec0>
   47100:	cmp	r0, #0
   47104:	bne	47138 <fputs@plt+0x36048>
   47108:	ldr	r3, [sp, #4]
   4710c:	cmp	r4, #0
   47110:	lslne	r4, r4, #12
   47114:	moveq	r4, r0
   47118:	subne	r4, r4, #34	; 0x22
   4711c:	add	r2, r3, #16384	; 0x4000
   47120:	addeq	r3, r3, #136	; 0x88
   47124:	sub	r3, r3, #4
   47128:	str	r3, [r6]
   4712c:	ldr	r3, [sp, #24]
   47130:	str	r2, [r5]
   47134:	str	r4, [r3]
   47138:	add	sp, sp, #8
   4713c:	ldrd	r4, [sp]
   47140:	ldr	r6, [sp, #8]
   47144:	add	sp, sp, #12
   47148:	pop	{pc}		; (ldr pc, [sp], #4)
   4714c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   47150:	ldr	r4, [r0, #68]	; 0x44
   47154:	strd	r6, [sp, #8]
   47158:	strd	r8, [sp, #16]
   4715c:	strd	sl, [sp, #24]
   47160:	str	lr, [sp, #32]
   47164:	sub	sp, sp, #60	; 0x3c
   47168:	cmp	r4, #0
   4716c:	beq	472b4 <fputs@plt+0x361c4>
   47170:	ldrsh	r3, [r0, #40]	; 0x28
   47174:	cmp	r3, #0
   47178:	beq	472b4 <fputs@plt+0x361c4>
   4717c:	ldr	r3, [r0, #100]	; 0x64
   47180:	add	r7, r4, #33	; 0x21
   47184:	mov	r6, r1
   47188:	lsr	r7, r7, #12
   4718c:	mov	r5, r0
   47190:	str	r2, [sp, #36]	; 0x24
   47194:	add	r3, r3, #33	; 0x21
   47198:	lsr	r3, r3, #12
   4719c:	cmp	r7, r3
   471a0:	str	r3, [sp, #32]
   471a4:	blt	472f4 <fputs@plt+0x36204>
   471a8:	movw	r3, #383	; 0x17f
   471ac:	add	r2, sp, #48	; 0x30
   471b0:	mul	r3, r3, r1
   471b4:	str	r2, [sp, #20]
   471b8:	add	r2, sp, #44	; 0x2c
   471bc:	str	r2, [sp, #16]
   471c0:	add	r2, sp, #52	; 0x34
   471c4:	ubfx	r3, r3, #0, #13
   471c8:	str	r2, [sp, #24]
   471cc:	lsl	r9, r3, #1
   471d0:	str	r3, [sp, #28]
   471d4:	mov	fp, r9
   471d8:	mov	r0, r5
   471dc:	ldrd	r2, [sp, #16]
   471e0:	ldr	r1, [sp, #24]
   471e4:	str	r1, [sp]
   471e8:	mov	r1, r7
   471ec:	bl	470dc <fputs@plt+0x35fec>
   471f0:	cmp	r0, #0
   471f4:	bne	472c0 <fputs@plt+0x361d0>
   471f8:	ldr	r8, [sp, #44]	; 0x2c
   471fc:	ldrh	r3, [r8, fp]
   47200:	add	lr, r8, fp
   47204:	uxth	r3, r3
   47208:	cmp	r3, #0
   4720c:	beq	472e8 <fputs@plt+0x361f8>
   47210:	ldr	r3, [sp, #28]
   47214:	movw	r1, #8193	; 0x2001
   47218:	str	r7, [sp, #12]
   4721c:	ldr	sl, [sp, #48]	; 0x30
   47220:	ldr	r9, [sp, #52]	; 0x34
   47224:	add	r3, r3, #1
   47228:	ldrh	r2, [lr]
   4722c:	ubfx	r3, r3, #0, #13
   47230:	lsl	ip, r3, #1
   47234:	add	r2, r2, r9
   47238:	cmp	r4, r2
   4723c:	bcc	47260 <fputs@plt+0x36170>
   47240:	ldr	r7, [r5, #100]	; 0x64
   47244:	cmp	r7, r2
   47248:	bhi	47260 <fputs@plt+0x36170>
   4724c:	ldrh	lr, [lr]
   47250:	uxth	lr, lr
   47254:	ldr	lr, [sl, lr, lsl #2]
   47258:	cmp	lr, r6
   4725c:	moveq	r0, r2
   47260:	subs	r1, r1, #1
   47264:	add	lr, r8, ip
   47268:	beq	472dc <fputs@plt+0x361ec>
   4726c:	ldrh	r2, [r8, ip]
   47270:	cmp	r2, #0
   47274:	bne	47224 <fputs@plt+0x36134>
   47278:	ldr	r7, [sp, #12]
   4727c:	clz	r3, r0
   47280:	lsr	r3, r3, #5
   47284:	ldr	r2, [sp, #32]
   47288:	sub	r7, r7, #1
   4728c:	cmp	r7, r2
   47290:	movlt	r3, #0
   47294:	andge	r3, r3, #1
   47298:	cmp	r3, #0
   4729c:	bne	471d8 <fputs@plt+0x360e8>
   472a0:	mov	sl, r0
   472a4:	ldr	r3, [sp, #36]	; 0x24
   472a8:	mov	r0, #0
   472ac:	str	sl, [r3]
   472b0:	b	472c0 <fputs@plt+0x361d0>
   472b4:	mov	r3, #0
   472b8:	mov	r0, r3
   472bc:	str	r3, [r2]
   472c0:	add	sp, sp, #60	; 0x3c
   472c4:	ldrd	r4, [sp]
   472c8:	ldrd	r6, [sp, #8]
   472cc:	ldrd	r8, [sp, #16]
   472d0:	ldrd	sl, [sp, #24]
   472d4:	add	sp, sp, #32
   472d8:	pop	{pc}		; (ldr pc, [sp], #4)
   472dc:	movw	r0, #53923	; 0xd2a3
   472e0:	bl	36834 <fputs@plt+0x25744>
   472e4:	b	472c0 <fputs@plt+0x361d0>
   472e8:	mov	r0, r3
   472ec:	mov	r3, #1
   472f0:	b	47284 <fputs@plt+0x36194>
   472f4:	mov	sl, #0
   472f8:	b	472a4 <fputs@plt+0x361b4>
   472fc:	ldr	r2, [r0, #68]	; 0x44
   47300:	strd	r4, [sp, #-12]!
   47304:	mov	r4, #0
   47308:	str	lr, [sp, #8]
   4730c:	sub	sp, sp, #28
   47310:	str	r4, [sp, #12]
   47314:	cmp	r2, r4
   47318:	str	r4, [sp, #16]
   4731c:	str	r4, [sp, #20]
   47320:	bne	47334 <fputs@plt+0x36244>
   47324:	add	sp, sp, #28
   47328:	ldrd	r4, [sp]
   4732c:	add	sp, sp, #8
   47330:	pop	{pc}		; (ldr pc, [sp], #4)
   47334:	add	ip, sp, #20
   47338:	add	r2, r2, #33	; 0x21
   4733c:	lsr	r1, r2, #12
   47340:	mov	r5, r0
   47344:	add	r3, sp, #16
   47348:	add	r2, sp, #12
   4734c:	str	ip, [sp]
   47350:	bl	470dc <fputs@plt+0x35fec>
   47354:	ldr	r2, [sp, #12]
   47358:	mov	lr, r4
   4735c:	ldr	r1, [sp, #20]
   47360:	ldr	r0, [r5, #68]	; 0x44
   47364:	mov	r3, r2
   47368:	add	ip, r2, #16384	; 0x4000
   4736c:	sub	r0, r0, r1
   47370:	ldrh	r1, [r3]
   47374:	add	r3, r3, #2
   47378:	cmp	r1, r0
   4737c:	strhgt	lr, [r3, #-2]
   47380:	cmp	ip, r3
   47384:	bne	47370 <fputs@plt+0x36280>
   47388:	ldr	r3, [sp, #16]
   4738c:	add	r0, r0, #1
   47390:	mov	r1, #0
   47394:	add	r0, r3, r0, lsl #2
   47398:	sub	r2, r2, r0
   4739c:	bl	10ebc <memset@plt>
   473a0:	add	sp, sp, #28
   473a4:	ldrd	r4, [sp]
   473a8:	add	sp, sp, #8
   473ac:	pop	{pc}		; (ldr pc, [sp], #4)
   473b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   473b4:	mov	r5, r2
   473b8:	mov	ip, #0
   473bc:	strd	r6, [sp, #8]
   473c0:	mov	r4, r1
   473c4:	add	r1, r1, #33	; 0x21
   473c8:	str	r8, [sp, #16]
   473cc:	lsr	r1, r1, #12
   473d0:	mov	r7, r0
   473d4:	str	lr, [sp, #20]
   473d8:	sub	sp, sp, #24
   473dc:	add	r2, sp, #12
   473e0:	add	r3, sp, #16
   473e4:	str	r2, [sp]
   473e8:	add	r2, sp, #20
   473ec:	str	ip, [sp, #12]
   473f0:	str	ip, [sp, #16]
   473f4:	str	ip, [sp, #20]
   473f8:	bl	470dc <fputs@plt+0x35fec>
   473fc:	subs	r6, r0, #0
   47400:	bne	4748c <fputs@plt+0x3639c>
   47404:	ldr	r3, [sp, #12]
   47408:	ldr	r8, [sp, #16]
   4740c:	sub	r4, r4, r3
   47410:	cmp	r4, #1
   47414:	beq	474b8 <fputs@plt+0x363c8>
   47418:	ldr	r3, [r8, r4, lsl #2]
   4741c:	cmp	r3, #0
   47420:	bne	474e0 <fputs@plt+0x363f0>
   47424:	movw	r3, #383	; 0x17f
   47428:	ldr	r0, [sp, #20]
   4742c:	mul	r3, r3, r5
   47430:	ubfx	r3, r3, #0, #13
   47434:	lsl	r2, r3, #1
   47438:	ldrh	r1, [r0, r2]
   4743c:	add	r2, r0, r2
   47440:	cmp	r1, #0
   47444:	beq	4747c <fputs@plt+0x3638c>
   47448:	cmp	r4, #0
   4744c:	beq	474a8 <fputs@plt+0x363b8>
   47450:	mov	r1, r4
   47454:	b	47460 <fputs@plt+0x36370>
   47458:	subs	r1, r1, #1
   4745c:	beq	474a8 <fputs@plt+0x363b8>
   47460:	add	r3, r3, #1
   47464:	ubfx	r3, r3, #0, #13
   47468:	lsl	r2, r3, #1
   4746c:	ldrh	ip, [r0, r2]
   47470:	add	r2, r0, r2
   47474:	cmp	ip, #0
   47478:	bne	47458 <fputs@plt+0x36368>
   4747c:	ldr	r1, [sp, #16]
   47480:	uxth	r3, r4
   47484:	str	r5, [r1, r4, lsl #2]
   47488:	strh	r3, [r2]
   4748c:	mov	r0, r6
   47490:	add	sp, sp, #24
   47494:	ldrd	r4, [sp]
   47498:	ldrd	r6, [sp, #8]
   4749c:	ldr	r8, [sp, #16]
   474a0:	add	sp, sp, #20
   474a4:	pop	{pc}		; (ldr pc, [sp], #4)
   474a8:	movw	r0, #52399	; 0xccaf
   474ac:	bl	36834 <fputs@plt+0x25744>
   474b0:	mov	r6, r0
   474b4:	b	4748c <fputs@plt+0x3639c>
   474b8:	ldr	r2, [sp, #20]
   474bc:	add	r3, r8, #4
   474c0:	mov	r1, r6
   474c4:	mov	r0, r3
   474c8:	add	r2, r2, #16384	; 0x4000
   474cc:	sub	r2, r2, r3
   474d0:	bl	10ebc <memset@plt>
   474d4:	ldr	r3, [r8, r4, lsl #2]
   474d8:	cmp	r3, #0
   474dc:	beq	47424 <fputs@plt+0x36334>
   474e0:	mov	r0, r7
   474e4:	bl	472fc <fputs@plt+0x3620c>
   474e8:	b	47424 <fputs@plt+0x36334>
   474ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   474f0:	mov	r4, r0
   474f4:	strd	r6, [sp, #8]
   474f8:	mov	r6, r1
   474fc:	mov	r1, #0
   47500:	strd	r8, [sp, #16]
   47504:	strd	sl, [sp, #24]
   47508:	str	lr, [sp, #32]
   4750c:	sub	sp, sp, #124	; 0x7c
   47510:	add	r7, sp, #76	; 0x4c
   47514:	mov	r2, r7
   47518:	bl	46fb0 <fputs@plt+0x35ec0>
   4751c:	subs	r5, r0, #0
   47520:	bne	47588 <fputs@plt+0x36498>
   47524:	ldr	r3, [sp, #76]	; 0x4c
   47528:	cmp	r3, #0
   4752c:	beq	47544 <fputs@plt+0x36454>
   47530:	mov	r1, r6
   47534:	mov	r0, r4
   47538:	bl	1b554 <fputs@plt+0xa464>
   4753c:	cmp	r0, #0
   47540:	beq	475cc <fputs@plt+0x364dc>
   47544:	ldrb	r3, [r4, #46]	; 0x2e
   47548:	ldrb	r1, [r4, #43]	; 0x2b
   4754c:	ldr	r0, [r4, #4]
   47550:	tst	r3, #2
   47554:	beq	475f0 <fputs@plt+0x36500>
   47558:	cmp	r1, #0
   4755c:	bne	47584 <fputs@plt+0x36494>
   47560:	bl	1b77c <fputs@plt+0xa68c>
   47564:	subs	r5, r0, #0
   47568:	bne	47588 <fputs@plt+0x36498>
   4756c:	ldrb	r3, [r4, #43]	; 0x2b
   47570:	ldr	r0, [r4, #4]
   47574:	cmp	r3, #0
   47578:	bne	47584 <fputs@plt+0x36494>
   4757c:	mov	r1, r5
   47580:	bl	1b79c <fputs@plt+0xa6ac>
   47584:	mov	r5, #264	; 0x108
   47588:	mov	r0, r5
   4758c:	add	sp, sp, #124	; 0x7c
   47590:	ldrd	r4, [sp]
   47594:	ldrd	r6, [sp, #8]
   47598:	ldrd	r8, [sp, #16]
   4759c:	ldrd	sl, [sp, #24]
   475a0:	add	sp, sp, #32
   475a4:	pop	{pc}		; (ldr pc, [sp], #4)
   475a8:	mov	r1, r6
   475ac:	mov	r0, r4
   475b0:	bl	1b554 <fputs@plt+0xa464>
   475b4:	cmp	r0, #0
   475b8:	bne	47650 <fputs@plt+0x36560>
   475bc:	ldrb	r1, [r4, #43]	; 0x2b
   475c0:	strb	r0, [r4, #44]	; 0x2c
   475c4:	cmp	r1, #0
   475c8:	beq	47a7c <fputs@plt+0x3698c>
   475cc:	ldr	r2, [r4, #52]	; 0x34
   475d0:	movw	r3, #57880	; 0xe218
   475d4:	movt	r3, #45	; 0x2d
   475d8:	cmp	r2, r3
   475dc:	beq	47588 <fputs@plt+0x36498>
   475e0:	movw	r0, #53476	; 0xd0e4
   475e4:	bl	367e0 <fputs@plt+0x256f0>
   475e8:	mov	r5, r0
   475ec:	b	47588 <fputs@plt+0x36498>
   475f0:	cmp	r1, #0
   475f4:	bne	47608 <fputs@plt+0x36518>
   475f8:	mov	r2, #1
   475fc:	bl	1b7bc <fputs@plt+0xa6cc>
   47600:	cmp	r0, #0
   47604:	bne	475e8 <fputs@plt+0x364f8>
   47608:	mov	r8, #1
   4760c:	mov	r2, r7
   47610:	mov	r1, #0
   47614:	mov	r0, r4
   47618:	strb	r8, [r4, #44]	; 0x2c
   4761c:	bl	46fb0 <fputs@plt+0x35ec0>
   47620:	subs	r3, r0, #0
   47624:	beq	475a8 <fputs@plt+0x364b8>
   47628:	ldr	r0, [r4, #4]
   4762c:	mov	r5, r3
   47630:	mov	r3, #0
   47634:	ldrb	r1, [r4, #43]	; 0x2b
   47638:	strb	r3, [r4, #44]	; 0x2c
   4763c:	cmp	r1, r3
   47640:	bne	47588 <fputs@plt+0x36498>
   47644:	mov	r2, #1
   47648:	bl	1b86c <fputs@plt+0xa77c>
   4764c:	b	47588 <fputs@plt+0x36498>
   47650:	ldrb	r7, [r4, #45]	; 0x2d
   47654:	ldrb	r3, [r4, #43]	; 0x2b
   47658:	add	r7, r7, #1
   4765c:	rsb	r8, r7, #8
   47660:	cmp	r3, #0
   47664:	bne	47680 <fputs@plt+0x36590>
   47668:	mov	r2, r8
   4766c:	mov	r1, r7
   47670:	ldr	r0, [r4, #4]
   47674:	bl	1b7bc <fputs@plt+0xa6cc>
   47678:	subs	r5, r0, #0
   4767c:	bne	47800 <fputs@plt+0x36710>
   47680:	mov	r2, #48	; 0x30
   47684:	mov	r1, #0
   47688:	add	r0, r4, #52	; 0x34
   4768c:	bl	10ebc <memset@plt>
   47690:	ldr	r0, [r4, #8]
   47694:	add	r1, sp, #80	; 0x50
   47698:	ldr	r3, [r0]
   4769c:	ldr	r3, [r3, #24]
   476a0:	blx	r3
   476a4:	subs	r5, r0, #0
   476a8:	bne	477e4 <fputs@plt+0x366f4>
   476ac:	ldrd	r2, [sp, #80]	; 0x50
   476b0:	cmp	r2, #33	; 0x21
   476b4:	sbcs	r3, r3, #0
   476b8:	blt	47810 <fputs@plt+0x36720>
   476bc:	ldr	r0, [r4, #8]
   476c0:	mov	sl, #0
   476c4:	mov	fp, #0
   476c8:	add	r3, sp, #88	; 0x58
   476cc:	mov	r2, #32
   476d0:	mov	r1, r3
   476d4:	str	r3, [sp, #8]
   476d8:	ldr	ip, [r0]
   476dc:	strd	sl, [sp]
   476e0:	ldr	r9, [ip, #8]
   476e4:	blx	r9
   476e8:	cmp	r0, #0
   476ec:	bne	47894 <fputs@plt+0x367a4>
   476f0:	ldr	r1, [sp, #88]	; 0x58
   476f4:	movw	r2, #1666	; 0x682
   476f8:	movt	r2, #14207	; 0x377f
   476fc:	rev	r1, r1
   47700:	bic	r0, r1, #1
   47704:	cmp	r0, r2
   47708:	bne	47884 <fputs@plt+0x36794>
   4770c:	ldr	r9, [sp, #96]	; 0x60
   47710:	rev	r9, r9
   47714:	sub	r2, r9, #1
   47718:	tst	r2, r9
   4771c:	bne	47884 <fputs@plt+0x36794>
   47720:	sub	r2, r9, #512	; 0x200
   47724:	cmp	r2, #65024	; 0xfe00
   47728:	bhi	47884 <fputs@plt+0x36794>
   4772c:	add	sl, r4, #76	; 0x4c
   47730:	str	r9, [r4, #36]	; 0x24
   47734:	uxtb	r1, r1
   47738:	ldr	r2, [sp, #100]	; 0x64
   4773c:	and	lr, r1, #1
   47740:	mvn	r0, r1
   47744:	str	sl, [sp]
   47748:	add	fp, r4, #84	; 0x54
   4774c:	and	r0, r0, #1
   47750:	ldr	r3, [sp, #8]
   47754:	str	sl, [sp, #40]	; 0x28
   47758:	ldr	ip, [sp, #104]	; 0x68
   4775c:	rev	r2, r2
   47760:	strb	lr, [r4, #65]	; 0x41
   47764:	ldr	sl, [sp, #108]	; 0x6c
   47768:	mov	r1, r3
   4776c:	mov	r3, r5
   47770:	str	fp, [sp, #36]	; 0x24
   47774:	str	ip, [r4, #84]	; 0x54
   47778:	str	sl, [r4, #88]	; 0x58
   4777c:	str	r2, [r4, #112]	; 0x70
   47780:	mov	r2, #24
   47784:	bl	15564 <fputs@plt+0x4474>
   47788:	ldr	r3, [sp, #112]	; 0x70
   4778c:	ldr	r2, [r4, #76]	; 0x4c
   47790:	rev	r3, r3
   47794:	cmp	r2, r3
   47798:	bne	47884 <fputs@plt+0x36794>
   4779c:	ldr	r3, [sp, #116]	; 0x74
   477a0:	ldr	r2, [r4, #80]	; 0x50
   477a4:	rev	r3, r3
   477a8:	cmp	r2, r3
   477ac:	bne	47884 <fputs@plt+0x36794>
   477b0:	ldr	r2, [sp, #92]	; 0x5c
   477b4:	mov	r3, #11520	; 0x2d00
   477b8:	movt	r3, #6370	; 0x18e2
   477bc:	cmp	r2, r3
   477c0:	beq	4789c <fputs@plt+0x367ac>
   477c4:	movw	r0, #52530	; 0xcd32
   477c8:	mov	r9, r5
   477cc:	bl	367e0 <fputs@plt+0x256f0>
   477d0:	mov	sl, r0
   477d4:	mov	fp, r5
   477d8:	cmp	sl, #0
   477dc:	movne	r5, sl
   477e0:	beq	47818 <fputs@plt+0x36728>
   477e4:	ldrb	r3, [r4, #43]	; 0x2b
   477e8:	ldr	r0, [r4, #4]
   477ec:	cmp	r3, #0
   477f0:	bne	47804 <fputs@plt+0x36714>
   477f4:	mov	r2, r8
   477f8:	mov	r1, r7
   477fc:	bl	1b86c <fputs@plt+0xa77c>
   47800:	ldr	r0, [r4, #4]
   47804:	mov	r3, #1
   47808:	str	r3, [r6]
   4780c:	b	47630 <fputs@plt+0x36540>
   47810:	mov	r9, r5
   47814:	mov	fp, r5
   47818:	mov	r0, r4
   4781c:	str	fp, [r4, #76]	; 0x4c
   47820:	str	r9, [r4, #80]	; 0x50
   47824:	bl	1b3dc <fputs@plt+0xa2ec>
   47828:	ldr	r3, [r4, #32]
   4782c:	mov	r0, #0
   47830:	mvn	r1, #0
   47834:	ldr	r2, [r4, #68]	; 0x44
   47838:	ldr	r3, [r3]
   4783c:	cmp	r2, r0
   47840:	str	r0, [r3, #96]	; 0x60
   47844:	str	r2, [r3, #128]	; 0x80
   47848:	str	r0, [r3, #100]	; 0x64
   4784c:	str	r1, [r3, #104]	; 0x68
   47850:	str	r1, [r3, #108]	; 0x6c
   47854:	str	r1, [r3, #112]	; 0x70
   47858:	str	r1, [r3, #116]	; 0x74
   4785c:	strne	r2, [r3, #104]	; 0x68
   47860:	ldr	r3, [r4, #72]	; 0x48
   47864:	cmp	r3, #0
   47868:	beq	477e4 <fputs@plt+0x366f4>
   4786c:	ldr	r1, [pc, #564]	; 47aa8 <fputs@plt+0x369b8>
   47870:	movw	r0, #283	; 0x11b
   47874:	ldr	r3, [r4, #108]	; 0x6c
   47878:	add	r1, pc, r1
   4787c:	bl	36384 <fputs@plt+0x25294>
   47880:	b	477e4 <fputs@plt+0x366f4>
   47884:	mov	r9, #0
   47888:	mov	fp, r9
   4788c:	b	47818 <fputs@plt+0x36728>
   47890:	mov	r0, #7
   47894:	mov	r5, r0
   47898:	b	477e4 <fputs@plt+0x366f4>
   4789c:	add	r3, r9, #24
   478a0:	mov	r1, r3
   478a4:	mov	r2, r3
   478a8:	asr	r3, r3, #31
   478ac:	mov	r0, r1
   478b0:	str	r1, [sp, #44]	; 0x2c
   478b4:	mov	r1, r3
   478b8:	strd	r2, [sp, #56]	; 0x38
   478bc:	bl	2bea4 <fputs@plt+0x1adb4>
   478c0:	subs	r1, r0, #0
   478c4:	str	r1, [sp, #48]	; 0x30
   478c8:	beq	47890 <fputs@plt+0x367a0>
   478cc:	bic	r2, r9, #255	; 0xff
   478d0:	mov	r3, #0
   478d4:	orr	r2, r2, r9, asr #16
   478d8:	mov	fp, r3
   478dc:	mov	ip, r3
   478e0:	str	r3, [sp, #8]
   478e4:	mov	sl, r7
   478e8:	uxth	r2, r2
   478ec:	str	r5, [sp, #16]
   478f0:	str	r3, [sp, #32]
   478f4:	add	r3, r1, #24
   478f8:	str	r8, [sp, #12]
   478fc:	str	r2, [sp, #64]	; 0x40
   47900:	mov	r2, r1
   47904:	add	r1, r1, #8
   47908:	mov	r5, r2
   4790c:	str	r6, [sp, #20]
   47910:	str	r3, [sp, #52]	; 0x34
   47914:	mov	r3, #32
   47918:	str	r1, [sp, #68]	; 0x44
   4791c:	ldrd	r6, [sp, #56]	; 0x38
   47920:	mov	r1, r5
   47924:	adds	r2, r6, r3
   47928:	adc	r0, r7, ip
   4792c:	ldrd	r6, [sp, #80]	; 0x50
   47930:	str	r2, [sp, #24]
   47934:	str	r0, [sp, #28]
   47938:	ldrd	r8, [sp, #24]
   4793c:	ldr	r0, [sp, #32]
   47940:	ldr	r2, [sp, #44]	; 0x2c
   47944:	cmp	r6, r8
   47948:	add	r0, r0, #1
   4794c:	str	r0, [sp, #32]
   47950:	sbcs	r0, r7, r9
   47954:	blt	47a58 <fputs@plt+0x36968>
   47958:	ldr	r0, [r4, #8]
   4795c:	ldr	lr, [r0]
   47960:	stm	sp, {r3, ip}
   47964:	ldr	r3, [lr, #8]
   47968:	blx	r3
   4796c:	subs	lr, r0, #0
   47970:	mov	r2, #8
   47974:	ldr	r0, [sp, #36]	; 0x24
   47978:	ldr	r1, [sp, #68]	; 0x44
   4797c:	bne	47a8c <fputs@plt+0x3699c>
   47980:	bl	10e20 <memcmp@plt>
   47984:	cmp	r0, #0
   47988:	bne	47a58 <fputs@plt+0x36968>
   4798c:	ldr	r0, [r5]
   47990:	mov	r2, #8
   47994:	mov	r1, r5
   47998:	ldr	r8, [sp, #40]	; 0x28
   4799c:	rev	r6, r0
   479a0:	cmp	r6, #0
   479a4:	mov	r3, r8
   479a8:	beq	47a58 <fputs@plt+0x36968>
   479ac:	ldrb	r7, [r4, #65]	; 0x41
   479b0:	str	r8, [sp]
   479b4:	clz	r7, r7
   479b8:	lsr	r7, r7, #5
   479bc:	mov	r0, r7
   479c0:	bl	15564 <fputs@plt+0x4474>
   479c4:	mov	r3, r8
   479c8:	mov	r0, r7
   479cc:	str	r8, [sp]
   479d0:	ldr	r2, [r4, #36]	; 0x24
   479d4:	ldr	r1, [sp, #52]	; 0x34
   479d8:	bl	15564 <fputs@plt+0x4474>
   479dc:	ldr	r3, [r5, #16]
   479e0:	ldr	r2, [r4, #76]	; 0x4c
   479e4:	rev	r3, r3
   479e8:	cmp	r2, r3
   479ec:	bne	47a58 <fputs@plt+0x36968>
   479f0:	ldr	r3, [r5, #20]
   479f4:	mov	r2, r6
   479f8:	mov	r0, r4
   479fc:	ldr	ip, [r4, #80]	; 0x50
   47a00:	ldr	r6, [sp, #32]
   47a04:	rev	r3, r3
   47a08:	cmp	ip, r3
   47a0c:	mov	r1, r6
   47a10:	bne	47a58 <fputs@plt+0x36968>
   47a14:	ldr	r7, [r5, #4]
   47a18:	bl	473b0 <fputs@plt+0x362c0>
   47a1c:	ldrd	r8, [sp, #24]
   47a20:	subs	lr, r0, #0
   47a24:	rev	r7, r7
   47a28:	mov	r3, r8
   47a2c:	mov	ip, r9
   47a30:	bne	47a8c <fputs@plt+0x3699c>
   47a34:	cmp	r7, #0
   47a38:	beq	4791c <fputs@plt+0x3682c>
   47a3c:	ldr	r2, [sp, #64]	; 0x40
   47a40:	ldr	fp, [r4, #76]	; 0x4c
   47a44:	strh	r2, [r4, #66]	; 0x42
   47a48:	ldr	r2, [r4, #80]	; 0x50
   47a4c:	strd	r6, [r4, #68]	; 0x44
   47a50:	str	r2, [sp, #8]
   47a54:	b	4791c <fputs@plt+0x3682c>
   47a58:	ldr	r9, [sp, #8]
   47a5c:	mov	r7, sl
   47a60:	mov	sl, #0
   47a64:	ldr	r8, [sp, #12]
   47a68:	ldr	r5, [sp, #16]
   47a6c:	ldr	r6, [sp, #20]
   47a70:	ldr	r0, [sp, #48]	; 0x30
   47a74:	bl	19898 <fputs@plt+0x87a8>
   47a78:	b	477d8 <fputs@plt+0x366e8>
   47a7c:	mov	r2, r8
   47a80:	ldr	r0, [r4, #4]
   47a84:	bl	1b86c <fputs@plt+0xa77c>
   47a88:	b	475cc <fputs@plt+0x364dc>
   47a8c:	mov	r7, sl
   47a90:	mov	sl, lr
   47a94:	ldr	r9, [sp, #8]
   47a98:	ldr	r8, [sp, #12]
   47a9c:	ldr	r5, [sp, #16]
   47aa0:	ldr	r6, [sp, #20]
   47aa4:	b	47a70 <fputs@plt+0x36980>
   47aa8:	andeq	r2, r5, ip, asr #5
   47aac:	cmp	r3, #5
   47ab0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   47ab4:	mov	r5, r1
   47ab8:	mov	r4, r2
   47abc:	strd	r6, [sp, #8]
   47ac0:	mov	r6, r0
   47ac4:	strd	r8, [sp, #16]
   47ac8:	strd	sl, [sp, #24]
   47acc:	str	lr, [sp, #32]
   47ad0:	sub	sp, sp, #12
   47ad4:	ble	47b10 <fputs@plt+0x36a20>
   47ad8:	cmp	r3, #100	; 0x64
   47adc:	movgt	sl, #15
   47ae0:	bgt	47bec <fputs@plt+0x36afc>
   47ae4:	cmp	r3, #9
   47ae8:	movle	r1, #1
   47aec:	ble	47b00 <fputs@plt+0x36a10>
   47af0:	sub	r3, r3, #9
   47af4:	mov	r1, #39	; 0x27
   47af8:	mul	r3, r3, r3
   47afc:	mul	r1, r1, r3
   47b00:	ldr	r2, [r6]
   47b04:	mov	r0, r2
   47b08:	ldr	r3, [r2, #60]	; 0x3c
   47b0c:	blx	r3
   47b10:	cmp	r4, #0
   47b14:	beq	47cb4 <fputs@plt+0x36bc4>
   47b18:	ldr	r3, [r6, #32]
   47b1c:	mov	sl, #0
   47b20:	ldr	r9, [r6, #68]	; 0x44
   47b24:	ldr	r8, [r3]
   47b28:	mov	r5, #0
   47b2c:	mov	r3, #1
   47b30:	mov	r4, r5
   47b34:	add	r2, r8, r3, lsl #2
   47b38:	ldr	r2, [r2, #100]	; 0x64
   47b3c:	cmp	r2, r4
   47b40:	movcc	r1, #0
   47b44:	movcs	r1, #1
   47b48:	cmp	r2, r9
   47b4c:	movhi	r1, #0
   47b50:	cmp	r1, #0
   47b54:	movne	r7, r3
   47b58:	add	r3, r3, #1
   47b5c:	moveq	r7, r5
   47b60:	movne	r4, r2
   47b64:	cmp	r3, #5
   47b68:	mov	r5, r7
   47b6c:	bne	47b34 <fputs@plt+0x36a44>
   47b70:	ldrb	r3, [r6, #46]	; 0x2e
   47b74:	tst	r3, #2
   47b78:	bne	47c0c <fputs@plt+0x36b1c>
   47b7c:	clz	r3, r7
   47b80:	lsr	r3, r3, #5
   47b84:	cmp	r4, r9
   47b88:	orrcc	r3, r3, #1
   47b8c:	cmp	r3, #0
   47b90:	beq	47c24 <fputs@plt+0x36b34>
   47b94:	mov	r3, #1
   47b98:	ldrb	ip, [r6, #43]	; 0x2b
   47b9c:	add	fp, r3, #3
   47ba0:	mov	r2, #1
   47ba4:	mov	r1, fp
   47ba8:	ldr	r0, [r6, #4]
   47bac:	cmp	ip, #0
   47bb0:	bne	47da0 <fputs@plt+0x36cb0>
   47bb4:	str	r3, [sp, #4]
   47bb8:	bl	1b7bc <fputs@plt+0xa6cc>
   47bbc:	subs	sl, r0, #0
   47bc0:	ldr	r3, [sp, #4]
   47bc4:	beq	47d9c <fputs@plt+0x36cac>
   47bc8:	cmp	sl, #5
   47bcc:	add	r3, r3, #1
   47bd0:	bne	47bec <fputs@plt+0x36afc>
   47bd4:	cmp	r3, #5
   47bd8:	bne	47b98 <fputs@plt+0x36aa8>
   47bdc:	cmp	r7, #0
   47be0:	addne	fp, r7, #3
   47be4:	bne	47c28 <fputs@plt+0x36b38>
   47be8:	mvn	sl, #0
   47bec:	mov	r0, sl
   47bf0:	add	sp, sp, #12
   47bf4:	ldrd	r4, [sp]
   47bf8:	ldrd	r6, [sp, #8]
   47bfc:	ldrd	r8, [sp, #16]
   47c00:	ldrd	sl, [sp, #24]
   47c04:	add	sp, sp, #32
   47c08:	pop	{pc}		; (ldr pc, [sp], #4)
   47c0c:	cmp	r7, #0
   47c10:	bne	47c24 <fputs@plt+0x36b34>
   47c14:	cmp	sl, #5
   47c18:	movne	sl, #520	; 0x208
   47c1c:	bne	47bec <fputs@plt+0x36afc>
   47c20:	b	47be8 <fputs@plt+0x36af8>
   47c24:	add	fp, r5, #3
   47c28:	ldrb	r2, [r6, #43]	; 0x2b
   47c2c:	ldr	r0, [r6, #4]
   47c30:	cmp	r2, #0
   47c34:	bne	47c50 <fputs@plt+0x36b60>
   47c38:	mov	r1, fp
   47c3c:	bl	1b77c <fputs@plt+0xa68c>
   47c40:	subs	sl, r0, #0
   47c44:	bne	47d7c <fputs@plt+0x36c8c>
   47c48:	ldrb	r2, [r6, #43]	; 0x2b
   47c4c:	ldr	r0, [r6, #4]
   47c50:	cmp	r2, #2
   47c54:	ldr	r3, [r8, #96]	; 0x60
   47c58:	add	r3, r3, #1
   47c5c:	str	r3, [r6, #100]	; 0x64
   47c60:	beq	47d88 <fputs@plt+0x36c98>
   47c64:	add	r8, r8, r5, lsl #2
   47c68:	bl	1b3d0 <fputs@plt+0xa2e0>
   47c6c:	ldr	r3, [r8, #100]	; 0x64
   47c70:	cmp	r3, r4
   47c74:	bne	47c98 <fputs@plt+0x36ba8>
   47c78:	ldr	r3, [r6, #32]
   47c7c:	mov	r2, #48	; 0x30
   47c80:	add	r1, r6, #52	; 0x34
   47c84:	ldr	r0, [r3]
   47c88:	bl	10e20 <memcmp@plt>
   47c8c:	subs	sl, r0, #0
   47c90:	strheq	r5, [r6, #40]	; 0x28
   47c94:	beq	47bec <fputs@plt+0x36afc>
   47c98:	ldrb	r3, [r6, #43]	; 0x2b
   47c9c:	ldr	r0, [r6, #4]
   47ca0:	cmp	r3, #0
   47ca4:	bne	47be8 <fputs@plt+0x36af8>
   47ca8:	mov	r1, fp
   47cac:	bl	1b79c <fputs@plt+0xa6ac>
   47cb0:	b	47be8 <fputs@plt+0x36af8>
   47cb4:	mov	r1, r5
   47cb8:	mov	r0, r6
   47cbc:	bl	474ec <fputs@plt+0x363fc>
   47cc0:	cmp	r0, #5
   47cc4:	mov	sl, r0
   47cc8:	beq	47d3c <fputs@plt+0x36c4c>
   47ccc:	cmp	r0, #0
   47cd0:	bne	47bec <fputs@plt+0x36afc>
   47cd4:	ldr	r3, [r6, #32]
   47cd8:	ldr	r9, [r6, #68]	; 0x44
   47cdc:	ldr	r8, [r3]
   47ce0:	ldr	r3, [r8, #96]	; 0x60
   47ce4:	cmp	r3, r9
   47ce8:	bne	47b28 <fputs@plt+0x36a38>
   47cec:	ldrb	r3, [r6, #43]	; 0x2b
   47cf0:	ldr	r0, [r6, #4]
   47cf4:	cmp	r3, #0
   47cf8:	bne	47dec <fputs@plt+0x36cfc>
   47cfc:	mov	r1, #3
   47d00:	bl	1b77c <fputs@plt+0xa68c>
   47d04:	ldrb	r3, [r6, #43]	; 0x2b
   47d08:	mov	r4, r0
   47d0c:	cmp	r3, #2
   47d10:	beq	47d1c <fputs@plt+0x36c2c>
   47d14:	ldr	r0, [r6, #4]
   47d18:	bl	1b3d0 <fputs@plt+0xa2e0>
   47d1c:	cmp	r4, #0
   47d20:	beq	47e4c <fputs@plt+0x36d5c>
   47d24:	cmp	r4, #5
   47d28:	movne	sl, r4
   47d2c:	bne	47bec <fputs@plt+0x36afc>
   47d30:	mov	sl, r4
   47d34:	ldr	r9, [r6, #68]	; 0x44
   47d38:	b	47b28 <fputs@plt+0x36a38>
   47d3c:	ldr	r3, [r6, #32]
   47d40:	ldr	r3, [r3]
   47d44:	cmp	r3, #0
   47d48:	beq	47be8 <fputs@plt+0x36af8>
   47d4c:	ldrb	r3, [r6, #43]	; 0x2b
   47d50:	cmp	r3, #0
   47d54:	bne	47be8 <fputs@plt+0x36af8>
   47d58:	mov	r1, #2
   47d5c:	ldr	r0, [r6, #4]
   47d60:	bl	1b77c <fputs@plt+0xa68c>
   47d64:	subs	sl, r0, #0
   47d68:	beq	47dcc <fputs@plt+0x36cdc>
   47d6c:	movw	r3, #261	; 0x105
   47d70:	cmp	sl, #5
   47d74:	moveq	sl, r3
   47d78:	b	47bec <fputs@plt+0x36afc>
   47d7c:	cmp	sl, #5
   47d80:	bne	47bec <fputs@plt+0x36afc>
   47d84:	b	47be8 <fputs@plt+0x36af8>
   47d88:	add	r8, r8, r5, lsl #2
   47d8c:	ldr	r3, [r8, #100]	; 0x64
   47d90:	cmp	r4, r3
   47d94:	beq	47c78 <fputs@plt+0x36b88>
   47d98:	b	47be8 <fputs@plt+0x36af8>
   47d9c:	ldr	r0, [r6, #4]
   47da0:	add	r2, r8, r3, lsl #2
   47da4:	str	r9, [r2, #100]	; 0x64
   47da8:	ldrb	r2, [r6, #43]	; 0x2b
   47dac:	cmp	r2, #0
   47db0:	bne	47e24 <fputs@plt+0x36d34>
   47db4:	mov	r2, #1
   47db8:	mov	r1, fp
   47dbc:	mov	r5, r3
   47dc0:	mov	r4, r9
   47dc4:	bl	1b86c <fputs@plt+0xa77c>
   47dc8:	b	47c28 <fputs@plt+0x36b38>
   47dcc:	ldrb	r3, [r6, #43]	; 0x2b
   47dd0:	ldr	r0, [r6, #4]
   47dd4:	cmp	r3, #0
   47dd8:	bne	47be8 <fputs@plt+0x36af8>
   47ddc:	mov	r1, #2
   47de0:	mvn	sl, #0
   47de4:	bl	1b79c <fputs@plt+0xa6ac>
   47de8:	b	47bec <fputs@plt+0x36afc>
   47dec:	cmp	r3, #2
   47df0:	add	r4, r6, #52	; 0x34
   47df4:	beq	47e30 <fputs@plt+0x36d40>
   47df8:	bl	1b3d0 <fputs@plt+0xa2e0>
   47dfc:	ldr	r3, [r6, #32]
   47e00:	mov	r1, r4
   47e04:	mov	r2, #48	; 0x30
   47e08:	ldr	r0, [r3]
   47e0c:	bl	10e20 <memcmp@plt>
   47e10:	cmp	r0, #0
   47e14:	bne	47e54 <fputs@plt+0x36d64>
   47e18:	mov	r3, #0
   47e1c:	strh	r3, [r6, #40]	; 0x28
   47e20:	b	47bec <fputs@plt+0x36afc>
   47e24:	mov	r5, r3
   47e28:	mov	r4, r9
   47e2c:	b	47c50 <fputs@plt+0x36b60>
   47e30:	mov	r1, r4
   47e34:	mov	r0, r8
   47e38:	mov	r2, #48	; 0x30
   47e3c:	bl	10e20 <memcmp@plt>
   47e40:	cmp	r0, #0
   47e44:	beq	47e18 <fputs@plt+0x36d28>
   47e48:	b	47be8 <fputs@plt+0x36af8>
   47e4c:	add	r4, r6, #52	; 0x34
   47e50:	b	47dfc <fputs@plt+0x36d0c>
   47e54:	ldrb	r3, [r6, #43]	; 0x2b
   47e58:	ldr	r0, [r6, #4]
   47e5c:	cmp	r3, #0
   47e60:	bne	47be8 <fputs@plt+0x36af8>
   47e64:	mov	r1, #3
   47e68:	mvn	sl, #0
   47e6c:	bl	1b79c <fputs@plt+0xa6ac>
   47e70:	b	47bec <fputs@plt+0x36afc>
   47e74:	strd	r4, [sp, #-16]!
   47e78:	ldr	r5, [r0, #416]	; 0x1a0
   47e7c:	cmp	r5, #0
   47e80:	moveq	r5, r0
   47e84:	ldr	r0, [r5, #524]	; 0x20c
   47e88:	str	r6, [sp, #8]
   47e8c:	str	lr, [sp, #12]
   47e90:	ldr	lr, [r5, #456]	; 0x1c8
   47e94:	cmp	lr, #0
   47e98:	ble	47ecc <fputs@plt+0x36ddc>
   47e9c:	ldr	r3, [r0]
   47ea0:	cmp	r1, r3
   47ea4:	beq	47f00 <fputs@plt+0x36e10>
   47ea8:	mov	r2, r0
   47eac:	mov	r3, #0
   47eb0:	b	47ec0 <fputs@plt+0x36dd0>
   47eb4:	ldr	ip, [r2, #4]!
   47eb8:	cmp	ip, r1
   47ebc:	beq	47f00 <fputs@plt+0x36e10>
   47ec0:	add	r3, r3, #1
   47ec4:	cmp	r3, lr
   47ec8:	bne	47eb4 <fputs@plt+0x36dc4>
   47ecc:	add	lr, lr, #1
   47ed0:	mov	r4, r1
   47ed4:	lsl	lr, lr, #2
   47ed8:	mov	r2, lr
   47edc:	asr	r3, lr, #31
   47ee0:	bl	2bf48 <fputs@plt+0x1ae58>
   47ee4:	cmp	r0, #0
   47ee8:	beq	47f10 <fputs@plt+0x36e20>
   47eec:	ldr	r3, [r5, #456]	; 0x1c8
   47ef0:	str	r0, [r5, #524]	; 0x20c
   47ef4:	add	r2, r3, #1
   47ef8:	str	r2, [r5, #456]	; 0x1c8
   47efc:	str	r4, [r0, r3, lsl #2]
   47f00:	ldrd	r4, [sp]
   47f04:	ldr	r6, [sp, #8]
   47f08:	add	sp, sp, #12
   47f0c:	pop	{pc}		; (ldr pc, [sp], #4)
   47f10:	ldr	r0, [r5]
   47f14:	ldr	r3, [r0, #68]	; 0x44
   47f18:	bic	r3, r3, #-16777216	; 0xff000000
   47f1c:	bic	r3, r3, #255	; 0xff
   47f20:	cmp	r3, #0
   47f24:	bne	47f00 <fputs@plt+0x36e10>
   47f28:	ldrd	r4, [sp]
   47f2c:	ldr	r6, [sp, #8]
   47f30:	ldr	lr, [sp, #12]
   47f34:	add	sp, sp, #16
   47f38:	b	1a178 <fputs@plt+0x9088>
   47f3c:	ldr	r3, [pc, #716]	; 48210 <fputs@plt+0x37120>
   47f40:	strd	r4, [sp, #-36]!	; 0xffffffdc
   47f44:	mov	r4, r2
   47f48:	strd	r6, [sp, #8]
   47f4c:	strd	r8, [sp, #16]
   47f50:	strd	sl, [sp, #24]
   47f54:	str	lr, [sp, #32]
   47f58:	sub	sp, sp, #68	; 0x44
   47f5c:	add	r3, pc, r3
   47f60:	str	r0, [sp, #20]
   47f64:	ldr	r0, [r2]
   47f68:	str	r3, [sp, #40]	; 0x28
   47f6c:	bl	32e54 <fputs@plt+0x21d64>
   47f70:	subs	r6, r0, #0
   47f74:	beq	48180 <fputs@plt+0x37090>
   47f78:	ldr	r0, [r4]
   47f7c:	bl	32d94 <fputs@plt+0x21ca4>
   47f80:	str	r0, [sp, #36]	; 0x24
   47f84:	ldr	r0, [r4, #4]
   47f88:	bl	32e54 <fputs@plt+0x21d64>
   47f8c:	subs	r7, r0, #0
   47f90:	beq	48180 <fputs@plt+0x37090>
   47f94:	ldrb	r3, [r7]
   47f98:	cmp	r3, #0
   47f9c:	beq	4819c <fputs@plt+0x370ac>
   47fa0:	ldr	r0, [r4, #4]
   47fa4:	bl	32d94 <fputs@plt+0x21ca4>
   47fa8:	mov	sl, r0
   47fac:	ldr	r0, [r4, #8]
   47fb0:	bl	32e54 <fputs@plt+0x21d64>
   47fb4:	subs	r3, r0, #0
   47fb8:	str	r3, [sp, #44]	; 0x2c
   47fbc:	beq	48180 <fputs@plt+0x37090>
   47fc0:	ldr	r0, [r4, #8]
   47fc4:	bl	32d94 <fputs@plt+0x21ca4>
   47fc8:	ldr	r9, [sp, #36]	; 0x24
   47fcc:	mov	fp, r0
   47fd0:	ldr	r0, [sp, #20]
   47fd4:	str	fp, [sp, #56]	; 0x38
   47fd8:	add	r3, r9, #1
   47fdc:	asr	r5, r3, #31
   47fe0:	mov	r4, r3
   47fe4:	mov	r2, r3
   47fe8:	mov	r3, r5
   47fec:	strd	r4, [sp, #8]
   47ff0:	bl	2d164 <fputs@plt+0x1c074>
   47ff4:	subs	r8, r0, #0
   47ff8:	beq	48180 <fputs@plt+0x37090>
   47ffc:	subs	r9, r9, sl
   48000:	bmi	48204 <fputs@plt+0x37114>
   48004:	sub	r3, fp, sl
   48008:	mov	r5, #0
   4800c:	strd	r8, [sp]
   48010:	asr	r1, r3, #31
   48014:	mov	r0, r3
   48018:	sub	r3, sl, #1
   4801c:	mov	r4, r5
   48020:	str	sl, [sp, #32]
   48024:	strd	r0, [sp, #48]	; 0x30
   48028:	str	r3, [sp, #60]	; 0x3c
   4802c:	b	4804c <fputs@plt+0x36f5c>
   48030:	ldr	r2, [sp]
   48034:	add	r4, r4, #1
   48038:	strb	r3, [r2, r5]
   4803c:	add	r5, r5, #1
   48040:	ldr	r3, [sp, #4]
   48044:	cmp	r3, r4
   48048:	blt	48118 <fputs@plt+0x37028>
   4804c:	ldrb	r3, [r6, r4]
   48050:	add	r0, r6, r4
   48054:	ldrb	r2, [r7]
   48058:	cmp	r2, r3
   4805c:	bne	48030 <fputs@plt+0x36f40>
   48060:	mov	r1, r7
   48064:	ldr	r2, [sp, #32]
   48068:	str	r3, [sp, #16]
   4806c:	bl	10e20 <memcmp@plt>
   48070:	cmp	r0, #0
   48074:	ldr	r3, [sp, #16]
   48078:	bne	48030 <fputs@plt+0x36f40>
   4807c:	ldr	r0, [sp, #20]
   48080:	ldr	r3, [sp, #60]	; 0x3c
   48084:	add	r4, r4, r3
   48088:	bl	2a0a8 <fputs@plt+0x18fb8>
   4808c:	ldr	ip, [sp, #8]
   48090:	ldrd	r2, [sp, #48]	; 0x30
   48094:	ldr	r1, [r0, #92]	; 0x5c
   48098:	adds	r0, ip, r2
   4809c:	ldr	r2, [sp, #12]
   480a0:	str	r0, [sp, #8]
   480a4:	asr	fp, r1, #31
   480a8:	ldr	r0, [sp]
   480ac:	adc	r3, r2, r3
   480b0:	str	r3, [sp, #12]
   480b4:	ldrd	r8, [sp, #8]
   480b8:	subs	r3, r8, #1
   480bc:	mov	r2, r8
   480c0:	sbc	ip, r9, #0
   480c4:	str	r3, [sp, #24]
   480c8:	asr	r3, r8, #31
   480cc:	str	ip, [sp, #28]
   480d0:	ldrd	r8, [sp, #24]
   480d4:	cmp	r1, r8
   480d8:	sbcs	r1, fp, r9
   480dc:	blt	481c4 <fputs@plt+0x370d4>
   480e0:	bl	2bf48 <fputs@plt+0x1ae58>
   480e4:	subs	r3, r0, #0
   480e8:	ldr	r1, [sp, #44]	; 0x2c
   480ec:	add	r0, r3, r5
   480f0:	ldr	ip, [sp, #56]	; 0x38
   480f4:	mov	r2, ip
   480f8:	add	r5, r5, ip
   480fc:	beq	481f4 <fputs@plt+0x37104>
   48100:	str	r3, [sp]
   48104:	add	r4, r4, #1
   48108:	bl	10f58 <memcpy@plt>
   4810c:	ldr	r3, [sp, #4]
   48110:	cmp	r3, r4
   48114:	bge	4804c <fputs@plt+0x36f5c>
   48118:	ldr	r8, [sp]
   4811c:	add	r6, r6, r4
   48120:	ldr	r3, [sp, #36]	; 0x24
   48124:	add	r0, r8, r5
   48128:	sub	r3, r3, r4
   4812c:	add	r4, r5, r3
   48130:	str	r3, [sp, #36]	; 0x24
   48134:	mov	r1, r6
   48138:	ldr	r2, [sp, #36]	; 0x24
   4813c:	bl	10f58 <memcpy@plt>
   48140:	mov	ip, #0
   48144:	ldr	r3, [pc, #200]	; 48214 <fputs@plt+0x37124>
   48148:	mov	r2, r4
   4814c:	mov	r1, r8
   48150:	strb	ip, [r8, r4]
   48154:	ldr	r0, [sp, #20]
   48158:	ldr	ip, [sp, #40]	; 0x28
   4815c:	ldr	r3, [ip, r3]
   48160:	add	sp, sp, #68	; 0x44
   48164:	ldrd	r4, [sp]
   48168:	ldrd	r6, [sp, #8]
   4816c:	ldrd	r8, [sp, #16]
   48170:	ldrd	sl, [sp, #24]
   48174:	ldr	lr, [sp, #32]
   48178:	add	sp, sp, #36	; 0x24
   4817c:	b	2d310 <fputs@plt+0x1c220>
   48180:	add	sp, sp, #68	; 0x44
   48184:	ldrd	r4, [sp]
   48188:	ldrd	r6, [sp, #8]
   4818c:	ldrd	r8, [sp, #16]
   48190:	ldrd	sl, [sp, #24]
   48194:	add	sp, sp, #32
   48198:	pop	{pc}		; (ldr pc, [sp], #4)
   4819c:	ldr	r1, [r4]
   481a0:	ldr	r0, [sp, #20]
   481a4:	add	sp, sp, #68	; 0x44
   481a8:	ldrd	r4, [sp]
   481ac:	ldrd	r6, [sp, #8]
   481b0:	ldrd	r8, [sp, #16]
   481b4:	ldrd	sl, [sp, #24]
   481b8:	ldr	lr, [sp, #32]
   481bc:	add	sp, sp, #36	; 0x24
   481c0:	b	2e130 <fputs@plt+0x1d040>
   481c4:	mov	r8, r0
   481c8:	ldr	r0, [sp, #20]
   481cc:	bl	2d0e4 <fputs@plt+0x1bff4>
   481d0:	mov	r0, r8
   481d4:	add	sp, sp, #68	; 0x44
   481d8:	ldrd	r4, [sp]
   481dc:	ldrd	r6, [sp, #8]
   481e0:	ldrd	r8, [sp, #16]
   481e4:	ldrd	sl, [sp, #24]
   481e8:	ldr	lr, [sp, #32]
   481ec:	add	sp, sp, #36	; 0x24
   481f0:	b	19898 <fputs@plt+0x87a8>
   481f4:	ldr	r8, [sp]
   481f8:	ldr	r0, [sp, #20]
   481fc:	bl	2a024 <fputs@plt+0x18f34>
   48200:	b	481d0 <fputs@plt+0x370e0>
   48204:	mov	r0, r8
   48208:	ldr	r4, [sp, #36]	; 0x24
   4820c:	b	48134 <fputs@plt+0x37044>
   48210:	muleq	r6, ip, r0
   48214:	andeq	r0, r0, r4, lsr #2
   48218:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4821c:	mov	r4, r0
   48220:	mov	r5, r1
   48224:	strd	r6, [sp, #8]
   48228:	strd	r8, [sp, #16]
   4822c:	str	sl, [sp, #24]
   48230:	str	lr, [sp, #28]
   48234:	bl	2b584 <fputs@plt+0x1a494>
   48238:	cmp	r0, #0
   4823c:	bne	482cc <fputs@plt+0x371dc>
   48240:	ldr	r3, [pc, #144]	; 482d8 <fputs@plt+0x371e8>
   48244:	cmp	r4, #0
   48248:	sbcs	r2, r5, #0
   4824c:	add	r3, pc, r3
   48250:	ldrd	r8, [r3, #224]	; 0xe0
   48254:	blt	482a0 <fputs@plt+0x371b0>
   48258:	mov	r1, #0
   4825c:	strd	r4, [r3, #224]	; 0xe0
   48260:	ldr	r0, [r3, #248]	; 0xf8
   48264:	cmp	r0, r4
   48268:	sbcs	r2, r1, r5
   4826c:	movge	r2, #1
   48270:	movlt	r2, #0
   48274:	cmp	r4, #1
   48278:	sbcs	r1, r5, #0
   4827c:	movlt	r2, #0
   48280:	andge	r2, r2, #1
   48284:	str	r2, [r3, #244]	; 0xf4
   48288:	bl	36528 <fputs@plt+0x25438>
   4828c:	subs	r6, r0, r4
   48290:	sbc	r7, r1, r5
   48294:	cmp	r6, #1
   48298:	sbcs	r3, r7, #0
   4829c:	bge	482c0 <fputs@plt+0x371d0>
   482a0:	mov	r0, r8
   482a4:	mov	r1, r9
   482a8:	ldrd	r4, [sp]
   482ac:	ldrd	r6, [sp, #8]
   482b0:	ldrd	r8, [sp, #16]
   482b4:	ldr	sl, [sp, #24]
   482b8:	add	sp, sp, #28
   482bc:	pop	{pc}		; (ldr pc, [sp], #4)
   482c0:	bic	r0, r6, #-2147483648	; 0x80000000
   482c4:	bl	21a38 <fputs@plt+0x10948>
   482c8:	b	482a0 <fputs@plt+0x371b0>
   482cc:	mvn	r8, #0
   482d0:	mvn	r9, #0
   482d4:	b	482a0 <fputs@plt+0x371b0>
   482d8:	strdeq	fp, [r6], -ip
   482dc:	bic	r0, r0, r0, asr #31
   482e0:	asr	r1, r0, #31
   482e4:	b	48218 <fputs@plt+0x37128>
   482e8:	strd	r4, [sp, #-12]!
   482ec:	mov	r4, r0
   482f0:	mov	r5, r1
   482f4:	str	lr, [sp, #8]
   482f8:	sub	sp, sp, #108	; 0x6c
   482fc:	bl	2b584 <fputs@plt+0x1a494>
   48300:	subs	ip, r0, #0
   48304:	movne	r0, #0
   48308:	bne	48354 <fputs@plt+0x37264>
   4830c:	mov	r3, #51712	; 0xca00
   48310:	movt	r3, #15258	; 0x3b9a
   48314:	str	ip, [sp, #4]
   48318:	mov	lr, #70	; 0x46
   4831c:	mov	r1, r4
   48320:	str	ip, [sp, #16]
   48324:	add	r4, sp, #4
   48328:	mov	r2, r5
   4832c:	mov	r0, r4
   48330:	str	lr, [sp, #20]
   48334:	str	r3, [sp, #24]
   48338:	add	r3, sp, #32
   4833c:	str	r3, [sp, #8]
   48340:	str	r3, [sp, #12]
   48344:	strh	ip, [sp, #28]
   48348:	bl	312b0 <fputs@plt+0x201c0>
   4834c:	mov	r0, r4
   48350:	bl	240c4 <fputs@plt+0x12fd4>
   48354:	add	sp, sp, #108	; 0x6c
   48358:	ldrd	r4, [sp]
   4835c:	add	sp, sp, #8
   48360:	pop	{pc}		; (ldr pc, [sp], #4)
   48364:	push	{r0, r1, r2, r3}
   48368:	push	{lr}		; (str lr, [sp, #-4]!)
   4836c:	sub	sp, sp, #12
   48370:	bl	2b584 <fputs@plt+0x1a494>
   48374:	cmp	r0, #0
   48378:	movne	r0, #0
   4837c:	bne	48394 <fputs@plt+0x372a4>
   48380:	add	r3, sp, #20
   48384:	ldr	r0, [sp, #16]
   48388:	mov	r1, r3
   4838c:	str	r3, [sp, #4]
   48390:	bl	482e8 <fputs@plt+0x371f8>
   48394:	add	sp, sp, #12
   48398:	pop	{lr}		; (ldr lr, [sp], #4)
   4839c:	add	sp, sp, #16
   483a0:	bx	lr
   483a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   483a8:	subs	r5, r1, #0
   483ac:	strd	r6, [sp, #8]
   483b0:	strd	r8, [sp, #16]
   483b4:	strd	sl, [sp, #24]
   483b8:	str	lr, [sp, #32]
   483bc:	sub	sp, sp, #36	; 0x24
   483c0:	ldr	fp, [r2]
   483c4:	stm	sp, {r0, r2, r3}
   483c8:	beq	48720 <fputs@plt+0x37630>
   483cc:	mov	r0, r5
   483d0:	and	r4, fp, #64	; 0x40
   483d4:	bl	10f34 <strlen@plt>
   483d8:	bic	r8, r0, #-1073741824	; 0xc0000000
   483dc:	cmp	r4, #0
   483e0:	add	r6, r8, #2
   483e4:	asr	r7, r6, #31
   483e8:	beq	48490 <fputs@plt+0x373a0>
   483ec:	cmp	r8, #4
   483f0:	ble	48410 <fputs@plt+0x37320>
   483f4:	ldr	r1, [pc, #1736]	; 48ac4 <fputs@plt+0x379d4>
   483f8:	mov	r2, #5
   483fc:	mov	r0, r5
   48400:	add	r1, pc, r1
   48404:	bl	10e20 <memcmp@plt>
   48408:	cmp	r0, #0
   4840c:	beq	484b0 <fputs@plt+0x373c0>
   48410:	mov	r0, r6
   48414:	mov	r1, r7
   48418:	bl	2bea4 <fputs@plt+0x1adb4>
   4841c:	subs	r4, r0, #0
   48420:	beq	48730 <fputs@plt+0x37640>
   48424:	mov	r2, r8
   48428:	mov	r1, r5
   4842c:	bl	10f58 <memcpy@plt>
   48430:	bic	fp, fp, #64	; 0x40
   48434:	mov	r2, #0
   48438:	mov	r3, r4
   4843c:	strb	r2, [r3, r8]!
   48440:	strb	r2, [r3, #1]
   48444:	ldr	r0, [sp]
   48448:	bl	2ba1c <fputs@plt+0x1a92c>
   4844c:	ldr	r3, [sp, #8]
   48450:	cmp	r0, #0
   48454:	movne	r5, #0
   48458:	str	r0, [r3]
   4845c:	beq	4892c <fputs@plt+0x3783c>
   48460:	ldr	r3, [sp, #4]
   48464:	str	fp, [r3]
   48468:	ldr	r3, [sp, #72]	; 0x48
   4846c:	str	r4, [r3]
   48470:	mov	r0, r5
   48474:	add	sp, sp, #36	; 0x24
   48478:	ldrd	r4, [sp]
   4847c:	ldrd	r6, [sp, #8]
   48480:	ldrd	r8, [sp, #16]
   48484:	ldrd	sl, [sp, #24]
   48488:	add	sp, sp, #32
   4848c:	pop	{pc}		; (ldr pc, [sp], #4)
   48490:	ldr	r3, [pc, #1584]	; 48ac8 <fputs@plt+0x379d8>
   48494:	add	r3, pc, r3
   48498:	ldr	r3, [r3, #12]
   4849c:	cmp	r3, #0
   484a0:	beq	48410 <fputs@plt+0x37320>
   484a4:	cmp	r8, #4
   484a8:	bgt	483f4 <fputs@plt+0x37304>
   484ac:	b	48410 <fputs@plt+0x37320>
   484b0:	sub	r2, r5, #1
   484b4:	orr	fp, fp, #64	; 0x40
   484b8:	add	r8, r2, r8
   484bc:	ldrb	r3, [r2, #1]!
   484c0:	sub	r3, r3, #38	; 0x26
   484c4:	clz	r3, r3
   484c8:	lsr	r3, r3, #5
   484cc:	adds	r6, r6, r3
   484d0:	adc	r7, r7, #0
   484d4:	cmp	r8, r2
   484d8:	bne	484bc <fputs@plt+0x373cc>
   484dc:	mov	r0, r6
   484e0:	mov	r1, r7
   484e4:	bl	2bea4 <fputs@plt+0x1adb4>
   484e8:	subs	r4, r0, #0
   484ec:	beq	48730 <fputs@plt+0x37640>
   484f0:	ldrb	r3, [r5, #5]
   484f4:	cmp	r3, #47	; 0x2f
   484f8:	beq	48958 <fputs@plt+0x37868>
   484fc:	mov	r6, #5
   48500:	ldr	r2, [pc, #1476]	; 48acc <fputs@plt+0x379dc>
   48504:	mov	ip, #1
   48508:	mov	r0, #0
   4850c:	mov	r8, r4
   48510:	mov	sl, r0
   48514:	str	fp, [sp, #24]
   48518:	mov	fp, r5
   4851c:	add	r2, pc, r2
   48520:	str	r2, [sp, #16]
   48524:	sub	r2, ip, r5
   48528:	str	r2, [sp, #28]
   4852c:	b	48564 <fputs@plt+0x37474>
   48530:	cmp	sl, #1
   48534:	beq	486b8 <fputs@plt+0x375c8>
   48538:	cmp	sl, #0
   4853c:	cmpeq	r3, #63	; 0x3f
   48540:	moveq	sl, #1
   48544:	moveq	r3, #0
   48548:	bne	48700 <fputs@plt+0x37610>
   4854c:	strb	r3, [r7]
   48550:	mov	r0, r5
   48554:	mov	r6, r1
   48558:	ldrb	r3, [lr]
   4855c:	add	r8, r4, r5
   48560:	add	ip, r5, #1
   48564:	cmp	r3, #35	; 0x23
   48568:	cmpne	r3, #0
   4856c:	mov	r7, r8
   48570:	movne	r1, #1
   48574:	moveq	r1, #0
   48578:	mov	r5, ip
   4857c:	add	r2, r4, ip
   48580:	beq	48738 <fputs@plt+0x37648>
   48584:	add	r1, r6, #1
   48588:	cmp	r3, #37	; 0x25
   4858c:	add	lr, fp, r1
   48590:	bne	48530 <fputs@plt+0x37440>
   48594:	ldrb	r2, [fp, r1]
   48598:	ldr	r9, [sp, #16]
   4859c:	str	r9, [sp, #12]
   485a0:	add	r9, r9, r2
   485a4:	ldrb	r9, [r9, #64]	; 0x40
   485a8:	str	r2, [sp, #20]
   485ac:	tst	r9, #8
   485b0:	beq	4854c <fputs@plt+0x3745c>
   485b4:	add	r9, fp, r6
   485b8:	ldr	r2, [sp, #12]
   485bc:	ldrb	r9, [r9, #2]
   485c0:	add	r2, r2, r9
   485c4:	ldrb	r2, [r2, #64]	; 0x40
   485c8:	tst	r2, #8
   485cc:	beq	486f8 <fputs@plt+0x37608>
   485d0:	ldr	r2, [sp, #20]
   485d4:	ubfx	r3, r9, #6, #1
   485d8:	add	r1, r6, #3
   485dc:	add	r9, r9, r3, lsl #3
   485e0:	add	r3, r9, r3
   485e4:	ubfx	lr, r2, #6, #1
   485e8:	and	r3, r3, #15
   485ec:	add	r2, r2, lr, lsl #3
   485f0:	add	r2, r2, lr
   485f4:	add	lr, fp, r1
   485f8:	and	r2, r2, #15
   485fc:	adds	r3, r3, r2, lsl #4
   48600:	uxtbne	r3, r3
   48604:	bne	4854c <fputs@plt+0x3745c>
   48608:	ldrb	r3, [fp, r1]
   4860c:	cmp	r3, #35	; 0x23
   48610:	cmpne	r3, #0
   48614:	beq	48a84 <fputs@plt+0x37994>
   48618:	adds	lr, sl, #0
   4861c:	movne	lr, #1
   48620:	cmp	r3, #63	; 0x3f
   48624:	moveq	r2, lr
   48628:	orrne	r2, lr, #1
   4862c:	cmp	r2, #0
   48630:	beq	48ab4 <fputs@plt+0x379c4>
   48634:	add	r2, r6, #4
   48638:	b	48678 <fputs@plt+0x37588>
   4863c:	cmp	sl, #2
   48640:	orrne	r1, r1, #1
   48644:	cmp	r1, #0
   48648:	beq	48a98 <fputs@plt+0x379a8>
   4864c:	ldrb	r3, [fp, r2]
   48650:	mov	r6, r2
   48654:	cmp	r3, #0
   48658:	cmpne	r3, #35	; 0x23
   4865c:	beq	48564 <fputs@plt+0x37474>
   48660:	cmp	r3, #63	; 0x3f
   48664:	moveq	r1, lr
   48668:	orrne	r1, lr, #1
   4866c:	cmp	r1, #0
   48670:	beq	48a8c <fputs@plt+0x3799c>
   48674:	add	r2, r2, #1
   48678:	subs	r1, r3, #38	; 0x26
   4867c:	sub	r6, r2, #1
   48680:	movne	r1, #1
   48684:	cmp	sl, #1
   48688:	bne	4863c <fputs@plt+0x3754c>
   4868c:	cmp	r3, #61	; 0x3d
   48690:	moveq	r3, #0
   48694:	andne	r3, r1, #1
   48698:	cmp	r3, #0
   4869c:	beq	48aac <fputs@plt+0x379bc>
   486a0:	ldrb	r3, [fp, r2]
   486a4:	mov	r6, r2
   486a8:	cmp	r3, #0
   486ac:	cmpne	r3, #35	; 0x23
   486b0:	bne	48674 <fputs@plt+0x37584>
   486b4:	b	48564 <fputs@plt+0x37474>
   486b8:	cmp	r3, #61	; 0x3d
   486bc:	cmpne	r3, #38	; 0x26
   486c0:	bne	4854c <fputs@plt+0x3745c>
   486c4:	ldrb	r6, [r8, #-1]
   486c8:	cmp	r6, #0
   486cc:	beq	48a10 <fputs@plt+0x37920>
   486d0:	cmp	r3, #38	; 0x26
   486d4:	movne	sl, #2
   486d8:	movne	r3, #0
   486dc:	bne	4854c <fputs@plt+0x3745c>
   486e0:	mov	r3, #0
   486e4:	add	r5, r0, #2
   486e8:	strb	r3, [r7]
   486ec:	mov	r3, #0
   486f0:	mov	r7, r2
   486f4:	b	4854c <fputs@plt+0x3745c>
   486f8:	cmp	sl, #1
   486fc:	beq	4854c <fputs@plt+0x3745c>
   48700:	cmp	sl, #2
   48704:	cmpeq	r3, #38	; 0x26
   48708:	moveq	r2, #1
   4870c:	movne	r2, #0
   48710:	cmp	r2, #0
   48714:	movne	sl, #1
   48718:	movne	r3, #0
   4871c:	b	4854c <fputs@plt+0x3745c>
   48720:	mov	r6, #2
   48724:	mov	r7, #0
   48728:	mov	r8, r5
   4872c:	b	48410 <fputs@plt+0x37320>
   48730:	mov	r5, #7
   48734:	b	48470 <fputs@plt+0x37380>
   48738:	cmp	sl, #1
   4873c:	ldr	fp, [sp, #24]
   48740:	bne	48754 <fputs@plt+0x37664>
   48744:	add	r0, r0, #2
   48748:	mov	r7, r2
   4874c:	strb	r1, [r8]
   48750:	add	r2, r4, r0
   48754:	mov	r3, #0
   48758:	mov	r0, r4
   4875c:	strb	r3, [r7]
   48760:	strb	r3, [r2]
   48764:	bl	10f34 <strlen@plt>
   48768:	bic	r5, r0, #-1073741824	; 0xc0000000
   4876c:	add	r5, r5, #1
   48770:	ldrb	r3, [r4, r5]
   48774:	add	r5, r4, r5
   48778:	cmp	r3, #0
   4877c:	beq	48444 <fputs@plt+0x37354>
   48780:	ldr	r2, [pc, #840]	; 48ad0 <fputs@plt+0x379e0>
   48784:	ldr	sl, [pc, #840]	; 48ad4 <fputs@plt+0x379e4>
   48788:	ldr	r3, [pc, #840]	; 48ad8 <fputs@plt+0x379e8>
   4878c:	add	r2, pc, r2
   48790:	ldr	r1, [pc, #836]	; 48adc <fputs@plt+0x379ec>
   48794:	add	sl, pc, sl
   48798:	str	r2, [sp, #12]
   4879c:	add	r2, sl, #2288	; 0x8f0
   487a0:	add	r3, pc, r3
   487a4:	add	r2, r2, #8
   487a8:	add	r3, r3, #2256	; 0x8d0
   487ac:	add	r1, pc, r1
   487b0:	str	r2, [sp, #16]
   487b4:	str	r1, [sp, #24]
   487b8:	str	r3, [sp, #28]
   487bc:	b	487f0 <fputs@plt+0x37700>
   487c0:	cmp	r8, #5
   487c4:	beq	48854 <fputs@plt+0x37764>
   487c8:	cmp	r8, #4
   487cc:	bne	487dc <fputs@plt+0x376ec>
   487d0:	ldrb	r3, [r5]
   487d4:	cmp	r3, #109	; 0x6d
   487d8:	beq	488ec <fputs@plt+0x377fc>
   487dc:	add	r7, r7, #1
   487e0:	ldrb	r3, [r6, r7]
   487e4:	add	r5, r6, r7
   487e8:	cmp	r3, #0
   487ec:	beq	48444 <fputs@plt+0x37354>
   487f0:	mov	r0, r5
   487f4:	bl	10f34 <strlen@plt>
   487f8:	bic	r8, r0, #-1073741824	; 0xc0000000
   487fc:	add	r6, r8, #1
   48800:	adds	r6, r5, r6
   48804:	moveq	r7, r6
   48808:	beq	48818 <fputs@plt+0x37728>
   4880c:	mov	r0, r6
   48810:	bl	10f34 <strlen@plt>
   48814:	bic	r7, r0, #-1073741824	; 0xc0000000
   48818:	cmp	r8, #3
   4881c:	bne	487c0 <fputs@plt+0x376d0>
   48820:	ldrb	r3, [r5]
   48824:	cmp	r3, #118	; 0x76
   48828:	bne	487dc <fputs@plt+0x376ec>
   4882c:	ldrb	r3, [r5, #1]
   48830:	add	r5, r5, #1
   48834:	cmp	r3, #102	; 0x66
   48838:	bne	487dc <fputs@plt+0x376ec>
   4883c:	ldrb	r3, [r5, #1]
   48840:	ldr	r2, [sp]
   48844:	cmp	r3, #115	; 0x73
   48848:	moveq	r2, r6
   4884c:	str	r2, [sp]
   48850:	b	487dc <fputs@plt+0x376ec>
   48854:	mov	r2, r8
   48858:	mov	r1, r5
   4885c:	ldr	r0, [sp, #12]
   48860:	bl	10e20 <memcmp@plt>
   48864:	cmp	r0, #0
   48868:	bne	487dc <fputs@plt+0x376ec>
   4886c:	ldr	r3, [sp, #12]
   48870:	mov	r8, #393216	; 0x60000
   48874:	mov	r9, r8
   48878:	ldr	r5, [sp, #16]
   4887c:	str	r3, [sp, #20]
   48880:	ldr	sl, [r5]
   48884:	cmp	sl, #0
   48888:	bne	4889c <fputs@plt+0x377ac>
   4888c:	b	489c8 <fputs@plt+0x378d8>
   48890:	ldr	sl, [r5, #8]!
   48894:	cmp	sl, #0
   48898:	beq	489c8 <fputs@plt+0x378d8>
   4889c:	mov	r0, sl
   488a0:	bl	10f34 <strlen@plt>
   488a4:	bic	r0, r0, #-1073741824	; 0xc0000000
   488a8:	cmp	r7, r0
   488ac:	bne	48890 <fputs@plt+0x377a0>
   488b0:	mov	r1, sl
   488b4:	mov	r2, r7
   488b8:	mov	r0, r6
   488bc:	bl	10e20 <memcmp@plt>
   488c0:	cmp	r0, #0
   488c4:	bne	48890 <fputs@plt+0x377a0>
   488c8:	ldr	r3, [r5, #4]
   488cc:	cmp	r3, #0
   488d0:	beq	489c8 <fputs@plt+0x378d8>
   488d4:	bic	r2, r3, #128	; 0x80
   488d8:	cmp	r2, r8
   488dc:	bgt	489ec <fputs@plt+0x378fc>
   488e0:	bic	fp, fp, r9
   488e4:	orr	fp, r3, fp
   488e8:	b	487dc <fputs@plt+0x376ec>
   488ec:	ldrb	r3, [r5, #1]
   488f0:	add	r5, r5, #1
   488f4:	cmp	r3, #111	; 0x6f
   488f8:	bne	487dc <fputs@plt+0x376ec>
   488fc:	ldrb	r3, [r5, #1]!
   48900:	cmp	r3, #100	; 0x64
   48904:	bne	487dc <fputs@plt+0x376ec>
   48908:	ldrb	r3, [r5, #1]
   4890c:	cmp	r3, #101	; 0x65
   48910:	bne	487dc <fputs@plt+0x376ec>
   48914:	ldr	r3, [sp, #24]
   48918:	and	r8, fp, #135	; 0x87
   4891c:	mov	r9, #135	; 0x87
   48920:	ldr	r5, [sp, #28]
   48924:	str	r3, [sp, #20]
   48928:	b	48880 <fputs@plt+0x37790>
   4892c:	ldr	r0, [pc, #428]	; 48ae0 <fputs@plt+0x379f0>
   48930:	mov	r5, #1
   48934:	ldr	r1, [sp]
   48938:	add	r0, pc, r0
   4893c:	bl	48364 <fputs@plt+0x37274>
   48940:	ldr	r3, [sp, #76]	; 0x4c
   48944:	str	r0, [r3]
   48948:	mov	r0, r4
   4894c:	mov	r4, #0
   48950:	bl	19898 <fputs@plt+0x87a8>
   48954:	b	48460 <fputs@plt+0x37370>
   48958:	ldrb	r2, [r5, #6]
   4895c:	cmp	r2, #47	; 0x2f
   48960:	bne	484fc <fputs@plt+0x3740c>
   48964:	ldrb	r3, [r5, #7]
   48968:	add	r7, r5, #7
   4896c:	cmp	r3, #47	; 0x2f
   48970:	cmpne	r3, #0
   48974:	beq	48aa4 <fputs@plt+0x379b4>
   48978:	mov	r2, r7
   4897c:	mov	r8, #7
   48980:	b	48988 <fputs@plt+0x37898>
   48984:	mov	r8, r6
   48988:	ldrb	r3, [r2, #1]!
   4898c:	add	r6, r8, #1
   48990:	cmp	r3, #0
   48994:	cmpne	r3, #47	; 0x2f
   48998:	bne	48984 <fputs@plt+0x37894>
   4899c:	cmp	r6, #16
   489a0:	bne	48a5c <fputs@plt+0x3796c>
   489a4:	ldr	r0, [pc, #312]	; 48ae4 <fputs@plt+0x379f4>
   489a8:	mov	r2, #9
   489ac:	mov	r1, r7
   489b0:	add	r0, pc, r0
   489b4:	bl	10e20 <memcmp@plt>
   489b8:	cmp	r0, #0
   489bc:	bne	48a5c <fputs@plt+0x3796c>
   489c0:	ldrb	r3, [r5, #16]
   489c4:	b	48500 <fputs@plt+0x37410>
   489c8:	ldr	r0, [pc, #280]	; 48ae8 <fputs@plt+0x379f8>
   489cc:	mov	r2, r6
   489d0:	mov	r5, #1
   489d4:	ldr	r1, [sp, #20]
   489d8:	add	r0, pc, r0
   489dc:	bl	48364 <fputs@plt+0x37274>
   489e0:	ldr	r3, [sp, #76]	; 0x4c
   489e4:	str	r0, [r3]
   489e8:	b	48948 <fputs@plt+0x37858>
   489ec:	ldr	r0, [pc, #248]	; 48aec <fputs@plt+0x379fc>
   489f0:	mov	r2, r6
   489f4:	mov	r5, #3
   489f8:	ldr	r1, [sp, #20]
   489fc:	add	r0, pc, r0
   48a00:	bl	48364 <fputs@plt+0x37274>
   48a04:	ldr	r3, [sp, #76]	; 0x4c
   48a08:	str	r0, [r3]
   48a0c:	b	48948 <fputs@plt+0x37858>
   48a10:	ldrb	r2, [lr]
   48a14:	cmp	r2, #0
   48a18:	cmpne	r2, #35	; 0x23
   48a1c:	beq	48a80 <fputs@plt+0x37990>
   48a20:	cmp	r3, #38	; 0x26
   48a24:	beq	48a80 <fputs@plt+0x37990>
   48a28:	ldr	r1, [sp, #28]
   48a2c:	b	48a3c <fputs@plt+0x3794c>
   48a30:	ldrb	r2, [r2]
   48a34:	cmp	r2, #38	; 0x26
   48a38:	beq	48564 <fputs@plt+0x37474>
   48a3c:	ldrb	r3, [lr, #1]
   48a40:	add	r6, r1, lr
   48a44:	mov	r2, lr
   48a48:	add	lr, lr, #1
   48a4c:	cmp	r3, #0
   48a50:	cmpne	r3, #35	; 0x23
   48a54:	bne	48a30 <fputs@plt+0x37940>
   48a58:	b	48564 <fputs@plt+0x37474>
   48a5c:	ldr	r0, [pc, #140]	; 48af0 <fputs@plt+0x37a00>
   48a60:	mov	r2, r7
   48a64:	sub	r1, r8, #6
   48a68:	mov	r5, #1
   48a6c:	add	r0, pc, r0
   48a70:	bl	48364 <fputs@plt+0x37274>
   48a74:	ldr	r3, [sp, #76]	; 0x4c
   48a78:	str	r0, [r3]
   48a7c:	b	48948 <fputs@plt+0x37858>
   48a80:	mov	r3, r2
   48a84:	mov	r6, r1
   48a88:	b	48564 <fputs@plt+0x37474>
   48a8c:	mov	sl, r1
   48a90:	mov	r3, #63	; 0x3f
   48a94:	b	48564 <fputs@plt+0x37474>
   48a98:	ldrb	r3, [fp, r6]
   48a9c:	mov	sl, #2
   48aa0:	b	48564 <fputs@plt+0x37474>
   48aa4:	mov	r6, #7
   48aa8:	b	48500 <fputs@plt+0x37410>
   48aac:	ldrb	r3, [fp, r6]
   48ab0:	b	48564 <fputs@plt+0x37474>
   48ab4:	mov	r6, r1
   48ab8:	mov	sl, r2
   48abc:	mov	r3, #63	; 0x3f
   48ac0:	b	48564 <fputs@plt+0x37474>
   48ac4:	andeq	r1, r5, ip, ror r7
   48ac8:	andeq	r6, r6, r4, ror #25
   48acc:	andeq	sp, r4, ip, asr #11
   48ad0:	andeq	r1, r5, r8, ror #7
   48ad4:	andeq	r6, r6, r4, lsl #25
   48ad8:	andeq	r6, r6, r8, ror ip
   48adc:	andeq	r1, r5, r0, asr #7
   48ae0:	andeq	r1, r5, r4, lsr #5
   48ae4:	ldrdeq	r1, [r5], -r4
   48ae8:	ldrdeq	r1, [r5], -r8
   48aec:	andeq	r1, r5, r8, asr #3
   48af0:	andeq	r1, r5, r4, lsr #2
   48af4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   48af8:	mov	r4, r0
   48afc:	adds	r0, r2, #0
   48b00:	ldr	ip, [r4, #12]
   48b04:	movne	r0, #1
   48b08:	strd	r6, [sp, #8]
   48b0c:	mov	r6, r3
   48b10:	mov	r7, r2
   48b14:	strd	r8, [sp, #16]
   48b18:	mov	r8, r1
   48b1c:	str	sl, [sp, #24]
   48b20:	str	lr, [sp, #28]
   48b24:	cmp	ip, #0
   48b28:	ldr	r1, [r4, #8]
   48b2c:	movne	r0, #0
   48b30:	cmp	r0, #0
   48b34:	ldr	r3, [r4, #20]
   48b38:	bne	48c98 <fputs@plt+0x37ba8>
   48b3c:	add	r3, r8, r3
   48b40:	mov	lr, ip
   48b44:	cmp	r3, r1
   48b48:	mov	r2, r8
   48b4c:	bhi	48c60 <fputs@plt+0x37b70>
   48b50:	cmp	ip, #0
   48b54:	beq	48bfc <fputs@plt+0x37b0c>
   48b58:	ldr	r3, [r4, #16]
   48b5c:	cmp	r3, r8
   48b60:	bne	48ccc <fputs@plt+0x37bdc>
   48b64:	cmp	r7, #0
   48b68:	beq	48cc4 <fputs@plt+0x37bd4>
   48b6c:	cmp	r8, #0
   48b70:	ble	48bd8 <fputs@plt+0x37ae8>
   48b74:	sub	r7, r7, #4
   48b78:	mov	r6, #0
   48b7c:	ldr	r5, [r7, #4]!
   48b80:	add	r6, r6, #1
   48b84:	subs	r0, r5, #0
   48b88:	beq	48bb8 <fputs@plt+0x37ac8>
   48b8c:	bl	10f34 <strlen@plt>
   48b90:	bic	r0, r0, #-1073741824	; 0xc0000000
   48b94:	add	r5, r0, #1
   48b98:	mov	r0, r5
   48b9c:	asr	r1, r5, #31
   48ba0:	bl	2bea4 <fputs@plt+0x1adb4>
   48ba4:	mov	r2, r5
   48ba8:	subs	r5, r0, #0
   48bac:	beq	48c50 <fputs@plt+0x37b60>
   48bb0:	ldr	r1, [r7]
   48bb4:	bl	10f58 <memcpy@plt>
   48bb8:	ldr	r2, [r4]
   48bbc:	cmp	r8, r6
   48bc0:	ldr	r3, [r4, #20]
   48bc4:	add	r1, r3, #1
   48bc8:	str	r1, [r4, #20]
   48bcc:	str	r5, [r2, r3, lsl #2]
   48bd0:	bgt	48b7c <fputs@plt+0x37a8c>
   48bd4:	ldr	lr, [r4, #12]
   48bd8:	add	lr, lr, #1
   48bdc:	mov	r0, #0
   48be0:	str	lr, [r4, #12]
   48be4:	ldrd	r4, [sp]
   48be8:	ldrd	r6, [sp, #8]
   48bec:	ldrd	r8, [sp, #16]
   48bf0:	ldr	sl, [sp, #24]
   48bf4:	add	sp, sp, #28
   48bf8:	pop	{pc}		; (ldr pc, [sp], #4)
   48bfc:	cmp	r8, #0
   48c00:	str	r8, [r4, #16]
   48c04:	ble	48cf4 <fputs@plt+0x37c04>
   48c08:	ldr	r9, [pc, #240]	; 48d00 <fputs@plt+0x37c10>
   48c0c:	sub	r6, r6, #4
   48c10:	mov	r5, #0
   48c14:	add	r9, pc, r9
   48c18:	b	48c38 <fputs@plt+0x37b48>
   48c1c:	ldr	r3, [r4]
   48c20:	cmp	r8, r5
   48c24:	ldr	r2, [r4, #20]
   48c28:	add	r1, r2, #1
   48c2c:	str	r1, [r4, #20]
   48c30:	str	r0, [r3, r2, lsl #2]
   48c34:	beq	48cbc <fputs@plt+0x37bcc>
   48c38:	mov	r0, r9
   48c3c:	ldr	r1, [r6, #4]!
   48c40:	add	r5, r5, #1
   48c44:	bl	48364 <fputs@plt+0x37274>
   48c48:	cmp	r0, #0
   48c4c:	bne	48c1c <fputs@plt+0x37b2c>
   48c50:	mov	r3, #7
   48c54:	mov	r0, #1
   48c58:	str	r3, [r4, #24]
   48c5c:	b	48be4 <fputs@plt+0x37af4>
   48c60:	add	r1, r2, r1, lsl #1
   48c64:	mov	r3, #0
   48c68:	ldr	r0, [r4]
   48c6c:	lsl	r2, r1, #2
   48c70:	str	r1, [r4, #8]
   48c74:	bl	2bf48 <fputs@plt+0x1ae58>
   48c78:	cmp	r0, #0
   48c7c:	beq	48c50 <fputs@plt+0x37b60>
   48c80:	ldr	ip, [r4, #12]
   48c84:	str	r0, [r4]
   48c88:	cmp	ip, #0
   48c8c:	mov	lr, ip
   48c90:	bne	48b58 <fputs@plt+0x37a68>
   48c94:	b	48bfc <fputs@plt+0x37b0c>
   48c98:	lsl	r2, r8, #1
   48c9c:	add	r3, r2, r3
   48ca0:	cmp	r3, r1
   48ca4:	bhi	48c60 <fputs@plt+0x37b70>
   48ca8:	cmp	r8, #0
   48cac:	str	r8, [r4, #16]
   48cb0:	bgt	48c08 <fputs@plt+0x37b18>
   48cb4:	mov	lr, ip
   48cb8:	b	48bd8 <fputs@plt+0x37ae8>
   48cbc:	cmp	r7, #0
   48cc0:	bne	48b74 <fputs@plt+0x37a84>
   48cc4:	mov	r0, #0
   48cc8:	b	48be4 <fputs@plt+0x37af4>
   48ccc:	ldr	r0, [r4, #4]
   48cd0:	bl	19898 <fputs@plt+0x87a8>
   48cd4:	ldr	r0, [pc, #40]	; 48d04 <fputs@plt+0x37c14>
   48cd8:	add	r0, pc, r0
   48cdc:	bl	48364 <fputs@plt+0x37274>
   48ce0:	mov	r3, #1
   48ce4:	str	r0, [r4, #4]
   48ce8:	mov	r0, r3
   48cec:	str	r3, [r4, #24]
   48cf0:	b	48be4 <fputs@plt+0x37af4>
   48cf4:	cmp	r7, #0
   48cf8:	beq	48cc4 <fputs@plt+0x37bd4>
   48cfc:	b	48cb4 <fputs@plt+0x37bc4>
   48d00:	andeq	r0, r5, r8, asr r1
   48d04:	andeq	r0, r5, r4, lsl pc
   48d08:	cmp	r1, #2
   48d0c:	strd	r4, [sp, #-16]!
   48d10:	mov	r5, r0
   48d14:	mov	r4, r2
   48d18:	str	r6, [sp, #8]
   48d1c:	str	lr, [sp, #12]
   48d20:	sub	sp, sp, #8
   48d24:	beq	48df8 <fputs@plt+0x37d08>
   48d28:	ldr	r0, [r2]
   48d2c:	bl	29efc <fputs@plt+0x18e0c>
   48d30:	cmp	r0, #5
   48d34:	bne	48d4c <fputs@plt+0x37c5c>
   48d38:	add	sp, sp, #8
   48d3c:	ldrd	r4, [sp]
   48d40:	ldr	r6, [sp, #8]
   48d44:	add	sp, sp, #12
   48d48:	pop	{pc}		; (ldr pc, [sp], #4)
   48d4c:	ldr	r0, [r4]
   48d50:	bl	29e9c <fputs@plt+0x18dac>
   48d54:	vstr	d0, [sp]
   48d58:	vcmpe.f64	d0, #0.0
   48d5c:	vmrs	APSR_nzcv, fpscr
   48d60:	blt	48d98 <fputs@plt+0x37ca8>
   48d64:	vldr	d7, [pc, #324]	; 48eb0 <fputs@plt+0x37dc0>
   48d68:	vcmpe.f64	d0, d7
   48d6c:	vmrs	APSR_nzcv, fpscr
   48d70:	bpl	48d98 <fputs@plt+0x37ca8>
   48d74:	vldr	d7, [pc, #316]	; 48eb8 <fputs@plt+0x37dc8>
   48d78:	vadd.f64	d7, d0, d7
   48d7c:	vmov	r0, r1, d7
   48d80:	bl	93b60 <fputs@plt+0x82a70>
   48d84:	bl	939e0 <fputs@plt+0x828f0>
   48d88:	mov	r2, r0
   48d8c:	mov	r3, r1
   48d90:	strd	r2, [sp]
   48d94:	b	48de8 <fputs@plt+0x37cf8>
   48d98:	vcmpe.f64	d0, #0.0
   48d9c:	vmrs	APSR_nzcv, fpscr
   48da0:	bmi	48e4c <fputs@plt+0x37d5c>
   48da4:	mov	r6, #0
   48da8:	ldr	r0, [pc, #280]	; 48ec8 <fputs@plt+0x37dd8>
   48dac:	mov	r1, r6
   48db0:	vmov	r2, r3, d0
   48db4:	add	r0, pc, r0
   48db8:	bl	48364 <fputs@plt+0x37274>
   48dbc:	subs	r4, r0, #0
   48dc0:	beq	48ea4 <fputs@plt+0x37db4>
   48dc4:	bl	10f34 <strlen@plt>
   48dc8:	bic	r2, r0, #-1073741824	; 0xc0000000
   48dcc:	mov	r3, #1
   48dd0:	mov	r1, sp
   48dd4:	mov	r0, r4
   48dd8:	bl	13868 <fputs@plt+0x2778>
   48ddc:	mov	r0, r4
   48de0:	bl	19898 <fputs@plt+0x87a8>
   48de4:	ldrd	r2, [sp]
   48de8:	mov	r0, r5
   48dec:	vmov	d0, r2, r3
   48df0:	bl	29f20 <fputs@plt+0x18e30>
   48df4:	b	48d38 <fputs@plt+0x37c48>
   48df8:	ldr	r0, [r2, #4]
   48dfc:	bl	29efc <fputs@plt+0x18e0c>
   48e00:	cmp	r0, #5
   48e04:	beq	48d38 <fputs@plt+0x37c48>
   48e08:	ldr	r0, [r4, #4]
   48e0c:	bl	29ea0 <fputs@plt+0x18db0>
   48e10:	cmp	r0, #30
   48e14:	mov	r6, r0
   48e18:	bgt	48e80 <fputs@plt+0x37d90>
   48e1c:	cmp	r0, #0
   48e20:	ldr	r0, [r4]
   48e24:	blt	48d2c <fputs@plt+0x37c3c>
   48e28:	bl	29efc <fputs@plt+0x18e0c>
   48e2c:	cmp	r0, #5
   48e30:	beq	48d38 <fputs@plt+0x37c48>
   48e34:	ldr	r0, [r4]
   48e38:	bl	29e9c <fputs@plt+0x18dac>
   48e3c:	cmp	r6, #0
   48e40:	vstr	d0, [sp]
   48e44:	bne	48da8 <fputs@plt+0x37cb8>
   48e48:	b	48d58 <fputs@plt+0x37c68>
   48e4c:	vldr	d7, [pc, #108]	; 48ec0 <fputs@plt+0x37dd0>
   48e50:	vcmpe.f64	d0, d7
   48e54:	vmrs	APSR_nzcv, fpscr
   48e58:	ble	48da4 <fputs@plt+0x37cb4>
   48e5c:	vldr	d7, [pc, #84]	; 48eb8 <fputs@plt+0x37dc8>
   48e60:	vsub.f64	d7, d7, d0
   48e64:	vmov	r0, r1, d7
   48e68:	bl	93b60 <fputs@plt+0x82a70>
   48e6c:	bl	939e0 <fputs@plt+0x828f0>
   48e70:	eor	r3, r1, #-2147483648	; 0x80000000
   48e74:	mov	r2, r0
   48e78:	strd	r2, [sp]
   48e7c:	b	48de8 <fputs@plt+0x37cf8>
   48e80:	ldr	r0, [r4]
   48e84:	bl	29efc <fputs@plt+0x18e0c>
   48e88:	cmp	r0, #5
   48e8c:	beq	48d38 <fputs@plt+0x37c48>
   48e90:	ldr	r0, [r4]
   48e94:	mov	r6, #30
   48e98:	bl	29e9c <fputs@plt+0x18dac>
   48e9c:	vstr	d0, [sp]
   48ea0:	b	48da8 <fputs@plt+0x37cb8>
   48ea4:	mov	r0, r5
   48ea8:	bl	2a024 <fputs@plt+0x18f34>
   48eac:	b	48d38 <fputs@plt+0x37c48>
   48eb0:	andeq	r0, r0, r0
   48eb4:	mvnmi	r0, #0
   48eb8:	andeq	r0, r0, r0
   48ebc:	svccc	0x00e00000
   48ec0:	andeq	r0, r0, r0
   48ec4:	mvngt	r0, #0
   48ec8:	andeq	r0, r5, ip, ror lr
   48ecc:	strd	r4, [sp, #-16]!
   48ed0:	mov	r5, r0
   48ed4:	ldr	r0, [pc, #64]	; 48f1c <fputs@plt+0x37e2c>
   48ed8:	ldr	r3, [r5, #4]
   48edc:	add	r0, pc, r0
   48ee0:	ldr	r1, [r3, #20]
   48ee4:	str	r6, [sp, #8]
   48ee8:	str	lr, [sp, #12]
   48eec:	bl	48364 <fputs@plt+0x37274>
   48ef0:	mov	r4, r0
   48ef4:	mvn	r2, #0
   48ef8:	mov	r0, r5
   48efc:	mov	r1, r4
   48f00:	bl	2cbe4 <fputs@plt+0x1baf4>
   48f04:	mov	r0, r4
   48f08:	ldrd	r4, [sp]
   48f0c:	ldr	r6, [sp, #8]
   48f10:	ldr	lr, [sp, #12]
   48f14:	add	sp, sp, #16
   48f18:	b	19898 <fputs@plt+0x87a8>
   48f1c:	andeq	r0, r5, ip, asr sp
   48f20:	strd	r4, [sp, #-24]!	; 0xffffffe8
   48f24:	mov	r5, r1
   48f28:	strd	r6, [sp, #8]
   48f2c:	mov	r6, r0
   48f30:	str	r8, [sp, #16]
   48f34:	str	lr, [sp, #20]
   48f38:	sub	sp, sp, #256	; 0x100
   48f3c:	bl	2b584 <fputs@plt+0x1a494>
   48f40:	subs	r4, r0, #0
   48f44:	bne	48fdc <fputs@plt+0x37eec>
   48f48:	cmp	r5, #0
   48f4c:	cmpne	r6, #0
   48f50:	ble	48ff4 <fputs@plt+0x37f04>
   48f54:	ldr	r7, [pc, #308]	; 49090 <fputs@plt+0x37fa0>
   48f58:	add	r7, pc, r7
   48f5c:	ldrb	r3, [r7, #352]	; 0x160
   48f60:	cmp	r3, #0
   48f64:	beq	49004 <fputs@plt+0x37f14>
   48f68:	ldrb	r2, [r7, #354]	; 0x162
   48f6c:	mov	ip, r5
   48f70:	add	r5, r5, r6
   48f74:	ldr	lr, [pc, #280]	; 49094 <fputs@plt+0x37fa4>
   48f78:	add	lr, pc, lr
   48f7c:	ldrb	r7, [lr, #353]	; 0x161
   48f80:	add	r7, r7, #1
   48f84:	uxtb	r7, r7
   48f88:	sub	r4, r7, ip
   48f8c:	add	r0, ip, r4
   48f90:	uxtab	r0, lr, r0
   48f94:	ldrb	r1, [r0, #355]	; 0x163
   48f98:	add	r3, r1, r2
   48f9c:	uxtb	r2, r3
   48fa0:	add	r3, lr, r2
   48fa4:	ldrb	r8, [r3, #355]	; 0x163
   48fa8:	strb	r8, [r0, #355]	; 0x163
   48fac:	strb	r1, [r3, #355]	; 0x163
   48fb0:	ldrb	r3, [r0, #355]	; 0x163
   48fb4:	add	r1, r1, r3
   48fb8:	uxtab	r1, lr, r1
   48fbc:	ldrb	r3, [r1, #355]	; 0x163
   48fc0:	strb	r3, [ip], #1
   48fc4:	cmp	ip, r5
   48fc8:	bne	48f8c <fputs@plt+0x37e9c>
   48fcc:	sub	r6, r6, #1
   48fd0:	strb	r2, [lr, #354]	; 0x162
   48fd4:	add	r6, r7, r6
   48fd8:	strb	r6, [lr, #353]	; 0x161
   48fdc:	add	sp, sp, #256	; 0x100
   48fe0:	ldrd	r4, [sp]
   48fe4:	ldrd	r6, [sp, #8]
   48fe8:	ldr	r8, [sp, #16]
   48fec:	add	sp, sp, #20
   48ff0:	pop	{pc}		; (ldr pc, [sp], #4)
   48ff4:	ldr	r3, [pc, #156]	; 49098 <fputs@plt+0x37fa8>
   48ff8:	add	r3, pc, r3
   48ffc:	strb	r4, [r3, #352]	; 0x160
   49000:	b	48fdc <fputs@plt+0x37eec>
   49004:	mov	r8, sp
   49008:	strb	r4, [r7, #353]	; 0x161
   4900c:	strb	r4, [r7, #354]	; 0x162
   49010:	bl	2ba1c <fputs@plt+0x1a92c>
   49014:	mov	r1, #256	; 0x100
   49018:	mov	r2, r8
   4901c:	ldr	r3, [r0, #56]	; 0x38
   49020:	blx	r3
   49024:	add	r1, r7, #352	; 0x160
   49028:	add	r1, r1, #2
   4902c:	mov	r3, r1
   49030:	strb	r4, [r3, #1]!
   49034:	add	r4, r4, #1
   49038:	cmp	r4, #256	; 0x100
   4903c:	bne	49030 <fputs@plt+0x37f40>
   49040:	ldr	r4, [pc, #84]	; 4909c <fputs@plt+0x37fac>
   49044:	sub	ip, r8, #1
   49048:	add	r4, pc, r4
   4904c:	ldrb	r2, [r4, #354]	; 0x162
   49050:	add	r7, r4, #608	; 0x260
   49054:	add	r7, r7, #2
   49058:	ldrb	r0, [r1, #1]!
   4905c:	ldrb	r3, [ip, #1]!
   49060:	cmp	r7, r1
   49064:	add	r3, r0, r3
   49068:	add	r3, r2, r3
   4906c:	uxtb	r2, r3
   49070:	add	r3, r4, r2
   49074:	ldrb	lr, [r3, #355]	; 0x163
   49078:	strb	r0, [r3, #355]	; 0x163
   4907c:	strb	lr, [r1]
   49080:	bne	49058 <fputs@plt+0x37f68>
   49084:	mov	r3, #1
   49088:	strb	r3, [r4, #352]	; 0x160
   4908c:	b	48f6c <fputs@plt+0x37e7c>
   49090:	strdeq	sl, [r6], -r0
   49094:	ldrdeq	sl, [r6], -r0
   49098:	andeq	sl, r6, r0, asr r8
   4909c:	andeq	sl, r6, r0, lsl #16
   490a0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   490a4:	ldr	r4, [pc, #408]	; 49244 <fputs@plt+0x38154>
   490a8:	strd	r6, [sp, #8]
   490ac:	mov	r7, r1
   490b0:	ldr	r2, [pc, #400]	; 49248 <fputs@plt+0x38158>
   490b4:	strd	r8, [sp, #16]
   490b8:	mov	r9, r0
   490bc:	ldr	r3, [pc, #392]	; 4924c <fputs@plt+0x3815c>
   490c0:	add	r4, pc, r4
   490c4:	strd	sl, [sp, #24]
   490c8:	ldr	r1, [r4, #2320]	; 0x910
   490cc:	add	r2, pc, r2
   490d0:	str	lr, [sp, #32]
   490d4:	sub	sp, sp, #132	; 0x84
   490d8:	ldr	r3, [r2, r3]
   490dc:	cmp	r1, #0
   490e0:	ldr	r6, [r3]
   490e4:	beq	49230 <fputs@plt+0x38140>
   490e8:	ldr	r4, [pc, #352]	; 49250 <fputs@plt+0x38160>
   490ec:	add	r4, pc, r4
   490f0:	ldr	r3, [r4, #2324]	; 0x914
   490f4:	cmp	r3, #0
   490f8:	beq	4921c <fputs@plt+0x3812c>
   490fc:	ldr	r4, [pc, #336]	; 49254 <fputs@plt+0x38164>
   49100:	add	r8, sp, #24
   49104:	ldr	sl, [pc, #332]	; 49258 <fputs@plt+0x38168>
   49108:	add	r4, pc, r4
   4910c:	add	r4, r4, #2320	; 0x910
   49110:	add	sl, pc, sl
   49114:	add	r5, r4, #24
   49118:	subs	r0, r6, #0
   4911c:	mov	r1, r8
   49120:	beq	49204 <fputs@plt+0x38114>
   49124:	ldr	r3, [sl, #52]	; 0x34
   49128:	blx	r3
   4912c:	cmp	r0, #0
   49130:	bne	49204 <fputs@plt+0x38114>
   49134:	ldr	r3, [sp, #40]	; 0x28
   49138:	mov	r0, r6
   4913c:	mov	r1, #7
   49140:	and	r3, r3, #61440	; 0xf000
   49144:	cmp	r3, #16384	; 0x4000
   49148:	bne	49204 <fputs@plt+0x38114>
   4914c:	ldr	r3, [sl, #28]
   49150:	blx	r3
   49154:	cmp	r0, #0
   49158:	bne	49204 <fputs@plt+0x38114>
   4915c:	ldr	r3, [pc, #248]	; 4925c <fputs@plt+0x3816c>
   49160:	sub	r5, r9, #2
   49164:	mov	r4, #12
   49168:	add	r5, r7, r5
   4916c:	add	r3, pc, r3
   49170:	str	r3, [sp, #16]
   49174:	ldr	r3, [pc, #228]	; 49260 <fputs@plt+0x38170>
   49178:	add	r3, pc, r3
   4917c:	str	r3, [sp, #20]
   49180:	b	49198 <fputs@plt+0x380a8>
   49184:	ldr	r3, [sp, #20]
   49188:	ldr	r2, [r3, #28]
   4918c:	blx	r2
   49190:	cmp	r0, #0
   49194:	bne	49214 <fputs@plt+0x38124>
   49198:	mov	r1, r8
   4919c:	mov	r0, #8
   491a0:	bl	48f20 <fputs@plt+0x37e30>
   491a4:	mov	r0, #0
   491a8:	mov	r1, r7
   491ac:	ldr	r2, [sp, #16]
   491b0:	mov	r3, r6
   491b4:	ldrd	sl, [sp, #24]
   491b8:	strb	r0, [r5]
   491bc:	strd	sl, [sp]
   491c0:	str	r0, [sp, #8]
   491c4:	mov	r0, r9
   491c8:	bl	32ae4 <fputs@plt+0x219f4>
   491cc:	ldrb	sl, [r5]
   491d0:	mov	r0, r7
   491d4:	subs	r1, sl, #0
   491d8:	bne	491e4 <fputs@plt+0x380f4>
   491dc:	subs	r4, r4, #1
   491e0:	bne	49184 <fputs@plt+0x38094>
   491e4:	mov	r0, #1
   491e8:	add	sp, sp, #132	; 0x84
   491ec:	ldrd	r4, [sp]
   491f0:	ldrd	r6, [sp, #8]
   491f4:	ldrd	r8, [sp, #16]
   491f8:	ldrd	sl, [sp, #24]
   491fc:	add	sp, sp, #32
   49200:	pop	{pc}		; (ldr pc, [sp], #4)
   49204:	ldr	r6, [r4], #4
   49208:	cmp	r4, r5
   4920c:	bne	49118 <fputs@plt+0x38028>
   49210:	b	4915c <fputs@plt+0x3806c>
   49214:	mov	r0, sl
   49218:	b	491e8 <fputs@plt+0x380f8>
   4921c:	ldr	r0, [pc, #64]	; 49264 <fputs@plt+0x38174>
   49220:	add	r0, pc, r0
   49224:	bl	10e80 <getenv@plt>
   49228:	str	r0, [r4, #2324]	; 0x914
   4922c:	b	490fc <fputs@plt+0x3800c>
   49230:	ldr	r0, [pc, #48]	; 49268 <fputs@plt+0x38178>
   49234:	add	r0, pc, r0
   49238:	bl	10e80 <getenv@plt>
   4923c:	str	r0, [r4, #2320]	; 0x910
   49240:	b	490e8 <fputs@plt+0x37ff8>
   49244:	andeq	r6, r6, r8, asr r3
   49248:	andeq	r5, r6, ip, lsr #30
   4924c:	andeq	r0, r0, r8, lsr #2
   49250:	andeq	r6, r6, ip, lsr #6
   49254:	andeq	r6, r6, r0, lsl r3
   49258:			; <UNDEFINED> instruction: 0x000661b8
   4925c:	andeq	r0, r5, r8, lsl fp
   49260:	andeq	r6, r6, r0, asr r1
   49264:	andeq	r0, r5, ip, asr sl
   49268:	andeq	r0, r5, r8, lsr sl
   4926c:	sub	r1, r1, #1
   49270:	strd	r4, [sp, #-36]!	; 0xffffffdc
   49274:	mov	r4, r0
   49278:	mov	r5, r2
   4927c:	strd	r6, [sp, #8]
   49280:	strd	r8, [sp, #16]
   49284:	strd	sl, [sp, #24]
   49288:	str	lr, [sp, #32]
   4928c:	sub	sp, sp, #148	; 0x94
   49290:	cmp	r1, #19
   49294:	addls	pc, pc, r1, lsl #2
   49298:	b	495e8 <fputs@plt+0x384f8>
   4929c:	b	49320 <fputs@plt+0x38230>
   492a0:	b	495e8 <fputs@plt+0x384f8>
   492a4:	b	495e8 <fputs@plt+0x384f8>
   492a8:	b	49330 <fputs@plt+0x38240>
   492ac:	b	49340 <fputs@plt+0x38250>
   492b0:	b	49498 <fputs@plt+0x383a8>
   492b4:	b	495e8 <fputs@plt+0x384f8>
   492b8:	b	495e8 <fputs@plt+0x384f8>
   492bc:	b	495e8 <fputs@plt+0x384f8>
   492c0:	b	494a8 <fputs@plt+0x383b8>
   492c4:	b	495e8 <fputs@plt+0x384f8>
   492c8:	b	494cc <fputs@plt+0x383dc>
   492cc:	b	494ec <fputs@plt+0x383fc>
   492d0:	b	495e8 <fputs@plt+0x384f8>
   492d4:	b	495e8 <fputs@plt+0x384f8>
   492d8:	b	49510 <fputs@plt+0x38420>
   492dc:	b	495e8 <fputs@plt+0x384f8>
   492e0:	b	49544 <fputs@plt+0x38454>
   492e4:	b	495e8 <fputs@plt+0x384f8>
   492e8:	b	492ec <fputs@plt+0x381fc>
   492ec:	add	r1, r0, #32
   492f0:	add	r0, r0, #8
   492f4:	bl	1a4c4 <fputs@plt+0x93d4>
   492f8:	mov	r3, #0
   492fc:	str	r0, [r5]
   49300:	mov	r0, r3
   49304:	add	sp, sp, #148	; 0x94
   49308:	ldrd	r4, [sp]
   4930c:	ldrd	r6, [sp, #8]
   49310:	ldrd	r8, [sp, #16]
   49314:	ldrd	sl, [sp, #24]
   49318:	add	sp, sp, #32
   4931c:	pop	{pc}		; (ldr pc, [sp], #4)
   49320:	ldrb	r2, [r0, #16]
   49324:	mov	r3, #0
   49328:	str	r2, [r5]
   4932c:	b	49300 <fputs@plt+0x38210>
   49330:	ldr	r2, [r0, #20]
   49334:	mov	r3, #0
   49338:	str	r2, [r5]
   4933c:	b	49300 <fputs@plt+0x38210>
   49340:	ldr	r3, [r0, #40]	; 0x28
   49344:	ldrd	r8, [r2]
   49348:	cmp	r3, #0
   4934c:	strd	r8, [sp, #32]
   49350:	ble	49598 <fputs@plt+0x384a8>
   49354:	ldr	r3, [pc, #880]	; 496cc <fputs@plt+0x385dc>
   49358:	add	r1, sp, #40	; 0x28
   4935c:	ldr	r0, [r0, #12]
   49360:	add	r3, pc, r3
   49364:	ldr	r3, [r3, #64]	; 0x40
   49368:	blx	r3
   4936c:	cmp	r0, #0
   49370:	movwne	r3, #1802	; 0x70a
   49374:	bne	49300 <fputs@plt+0x38210>
   49378:	ldr	r5, [r4, #40]	; 0x28
   4937c:	asr	fp, r5, #31
   49380:	adds	r0, r8, r5
   49384:	mov	r2, r5
   49388:	adc	r1, r9, fp
   4938c:	subs	r0, r0, #1
   49390:	mov	r3, fp
   49394:	sbc	r1, r1, #0
   49398:	bl	93a40 <fputs@plt+0x82950>
   4939c:	mul	ip, r0, fp
   493a0:	ldrd	r2, [sp, #88]	; 0x58
   493a4:	umull	r8, r9, r0, r5
   493a8:	mla	r1, r5, r1, ip
   493ac:	cmp	r2, r8
   493b0:	add	r9, r1, r9
   493b4:	sbcs	r1, r3, r9
   493b8:	bge	49598 <fputs@plt+0x384a8>
   493bc:	ldr	r5, [sp, #96]	; 0x60
   493c0:	mov	r0, r2
   493c4:	mov	r1, r3
   493c8:	asr	fp, r5, #31
   493cc:	mov	r2, r5
   493d0:	mov	sl, r5
   493d4:	mov	r3, fp
   493d8:	bl	93a40 <fputs@plt+0x82950>
   493dc:	mul	ip, r0, fp
   493e0:	umull	r2, r3, r0, r5
   493e4:	mla	r1, r5, r1, ip
   493e8:	add	r3, r1, r3
   493ec:	adds	r1, r5, r2
   493f0:	adc	r0, fp, r3
   493f4:	subs	r6, r1, #1
   493f8:	sbc	r7, r0, #0
   493fc:	adds	r1, r8, r5
   49400:	adc	r0, r9, fp
   49404:	subs	r1, r1, #1
   49408:	str	r1, [sp, #16]
   4940c:	sbc	r1, r0, #0
   49410:	cmp	r2, r8
   49414:	sbcs	r3, r3, r9
   49418:	str	r1, [sp, #20]
   4941c:	bge	49598 <fputs@plt+0x384a8>
   49420:	ldr	r3, [pc, #680]	; 496d0 <fputs@plt+0x385e0>
   49424:	mov	r5, #1
   49428:	add	r3, pc, r3
   4942c:	str	r3, [sp, #28]
   49430:	add	r3, r4, #20
   49434:	str	r3, [sp, #24]
   49438:	b	49454 <fputs@plt+0x38364>
   4943c:	ldrd	r2, [sp, #16]
   49440:	adds	r6, r6, sl
   49444:	adc	r7, r7, fp
   49448:	cmp	r6, r2
   4944c:	sbcs	r3, r7, r3
   49450:	bge	49598 <fputs@plt+0x384a8>
   49454:	cmp	r6, r8
   49458:	sbcs	r3, r7, r9
   4945c:	blt	49468 <fputs@plt+0x38378>
   49460:	subs	r6, r8, #1
   49464:	sbc	r7, r9, #0
   49468:	ldr	r1, [sp, #28]
   4946c:	mov	r2, r6
   49470:	mov	r3, r7
   49474:	stm	sp, {r1, r5}
   49478:	ldr	r1, [sp, #24]
   4947c:	str	r1, [sp, #8]
   49480:	ldr	r0, [r4, #12]
   49484:	bl	1ff08 <fputs@plt+0xee18>
   49488:	cmp	r0, #1
   4948c:	beq	4943c <fputs@plt+0x3834c>
   49490:	movw	r3, #778	; 0x30a
   49494:	b	49300 <fputs@plt+0x38210>
   49498:	ldr	r2, [r2]
   4949c:	mov	r3, #0
   494a0:	str	r2, [r0, #40]	; 0x28
   494a4:	b	49300 <fputs@plt+0x38210>
   494a8:	ldr	r3, [r5]
   494ac:	ldrh	r2, [r0, #18]
   494b0:	cmp	r3, #0
   494b4:	blt	49600 <fputs@plt+0x38510>
   494b8:	biceq	r2, r2, #4
   494bc:	orrne	r2, r2, #4
   494c0:	movne	r3, #0
   494c4:	strh	r2, [r0, #18]
   494c8:	b	49300 <fputs@plt+0x38210>
   494cc:	ldr	r0, [pc, #512]	; 496d4 <fputs@plt+0x385e4>
   494d0:	ldr	r3, [r4, #4]
   494d4:	add	r0, pc, r0
   494d8:	ldr	r1, [r3, #16]
   494dc:	bl	48364 <fputs@plt+0x37274>
   494e0:	mov	r3, #0
   494e4:	str	r0, [r5]
   494e8:	b	49300 <fputs@plt+0x38210>
   494ec:	ldr	r3, [r5]
   494f0:	ldrh	r2, [r0, #18]
   494f4:	cmp	r3, #0
   494f8:	blt	495f0 <fputs@plt+0x38500>
   494fc:	biceq	r2, r2, #16
   49500:	orrne	r2, r2, #16
   49504:	movne	r3, #0
   49508:	strh	r2, [r0, #18]
   4950c:	b	49300 <fputs@plt+0x38210>
   49510:	ldr	r3, [r0, #4]
   49514:	ldr	r0, [r3, #8]
   49518:	asr	r1, r0, #31
   4951c:	bl	2bea4 <fputs@plt+0x1adb4>
   49520:	subs	r6, r0, #0
   49524:	beq	49590 <fputs@plt+0x384a0>
   49528:	ldr	r3, [r4, #4]
   4952c:	mov	r1, r6
   49530:	ldr	r0, [r3, #8]
   49534:	bl	490a0 <fputs@plt+0x37fb0>
   49538:	mov	r3, #0
   4953c:	str	r6, [r5]
   49540:	b	49300 <fputs@plt+0x38210>
   49544:	ldr	r3, [pc, #396]	; 496d8 <fputs@plt+0x385e8>
   49548:	ldrd	r0, [r5]
   4954c:	add	r3, pc, r3
   49550:	ldrd	r2, [r3, #184]	; 0xb8
   49554:	cmp	r0, r2
   49558:	sbcs	ip, r1, r3
   4955c:	movlt	r2, r0
   49560:	movlt	r3, r1
   49564:	ldrd	r0, [r4, #64]	; 0x40
   49568:	cmp	r1, r3
   4956c:	strd	r0, [r5]
   49570:	cmpeq	r0, r2
   49574:	movne	r1, #1
   49578:	moveq	r1, #0
   4957c:	cmp	r3, #0
   49580:	movlt	r1, #0
   49584:	andge	r1, r1, #1
   49588:	cmp	r1, #0
   4958c:	bne	49610 <fputs@plt+0x38520>
   49590:	mov	r3, #0
   49594:	b	49300 <fputs@plt+0x38210>
   49598:	ldrd	r2, [r4, #64]	; 0x40
   4959c:	cmp	r2, #1
   495a0:	sbcs	r3, r3, #0
   495a4:	blt	49590 <fputs@plt+0x384a0>
   495a8:	ldrd	r0, [sp, #32]
   495ac:	ldrd	r2, [r4, #48]	; 0x30
   495b0:	cmp	r2, r0
   495b4:	sbcs	r3, r3, r1
   495b8:	bge	49590 <fputs@plt+0x384a0>
   495bc:	ldr	r3, [r4, #40]	; 0x28
   495c0:	cmp	r3, #0
   495c4:	ble	49688 <fputs@plt+0x38598>
   495c8:	ldr	r3, [r4, #44]	; 0x2c
   495cc:	cmp	r3, #0
   495d0:	bgt	49590 <fputs@plt+0x384a0>
   495d4:	mov	r0, r4
   495d8:	ldrd	r2, [sp, #32]
   495dc:	bl	387b4 <fputs@plt+0x276c4>
   495e0:	mov	r3, r0
   495e4:	b	49300 <fputs@plt+0x38210>
   495e8:	mov	r3, #12
   495ec:	b	49300 <fputs@plt+0x38210>
   495f0:	ubfx	r2, r2, #4, #1
   495f4:	mov	r3, #0
   495f8:	str	r2, [r5]
   495fc:	b	49300 <fputs@plt+0x38210>
   49600:	ubfx	r2, r2, #2, #1
   49604:	mov	r3, #0
   49608:	str	r2, [r5]
   4960c:	b	49300 <fputs@plt+0x38210>
   49610:	ldr	r5, [r4, #44]	; 0x2c
   49614:	cmp	r5, #0
   49618:	bne	49590 <fputs@plt+0x384a0>
   4961c:	ldrd	r0, [r4, #48]	; 0x30
   49620:	strd	r2, [r4, #64]	; 0x40
   49624:	cmp	r0, #1
   49628:	sbcs	r3, r1, #0
   4962c:	blt	49590 <fputs@plt+0x384a0>
   49630:	ldr	r0, [r4, #72]	; 0x48
   49634:	cmp	r0, #0
   49638:	beq	49670 <fputs@plt+0x38580>
   4963c:	ldr	r3, [pc, #152]	; 496dc <fputs@plt+0x385ec>
   49640:	ldr	r1, [r4, #56]	; 0x38
   49644:	add	r3, pc, r3
   49648:	ldr	r3, [r3, #280]	; 0x118
   4964c:	blx	r3
   49650:	ldr	r1, [r4, #44]	; 0x2c
   49654:	mov	r2, #0
   49658:	mov	r3, #0
   4965c:	strd	r2, [r4, #48]	; 0x30
   49660:	strd	r2, [r4, #56]	; 0x38
   49664:	str	r5, [r4, #72]	; 0x48
   49668:	cmp	r1, #0
   4966c:	bgt	49590 <fputs@plt+0x384a0>
   49670:	mvn	r3, #0
   49674:	mov	r0, r4
   49678:	mvn	r2, #0
   4967c:	bl	387b4 <fputs@plt+0x276c4>
   49680:	mov	r3, r0
   49684:	b	49300 <fputs@plt+0x38210>
   49688:	mov	r2, r0
   4968c:	mov	r3, r1
   49690:	ldr	r0, [r4, #12]
   49694:	bl	18aa8 <fputs@plt+0x79b8>
   49698:	cmp	r0, #0
   4969c:	beq	495c8 <fputs@plt+0x384d8>
   496a0:	bl	110e4 <__errno_location@plt>
   496a4:	ldr	r1, [pc, #52]	; 496e0 <fputs@plt+0x385f0>
   496a8:	movw	r3, #31242	; 0x7a0a
   496ac:	ldr	ip, [r0]
   496b0:	movw	r0, #1546	; 0x60a
   496b4:	ldr	r2, [r4, #32]
   496b8:	add	r1, pc, r1
   496bc:	str	ip, [r4, #20]
   496c0:	bl	38634 <fputs@plt+0x27544>
   496c4:	mov	r3, r0
   496c8:	b	49300 <fputs@plt+0x38210>
   496cc:	andeq	r5, r6, r8, ror #30
   496d0:	andeq	fp, r4, r4, asr r1
   496d4:	muleq	r4, r8, r8
   496d8:	andeq	r5, r6, ip, lsr #24
   496dc:	andeq	r5, r6, r4, lsl #25
   496e0:	strdeq	pc, [r4], -ip
   496e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   496e8:	mov	r4, r0
   496ec:	ldr	r5, [r0, #160]	; 0xa0
   496f0:	strd	r6, [sp, #8]
   496f4:	strd	r8, [sp, #16]
   496f8:	ldr	r9, [r0, #156]	; 0x9c
   496fc:	strd	sl, [sp, #24]
   49700:	ldr	r0, [r0, #104]	; 0x68
   49704:	str	lr, [sp, #32]
   49708:	sub	sp, sp, #12
   4970c:	ldrd	r6, [r4, #80]	; 0x50
   49710:	cmp	r9, r5
   49714:	movcc	r5, r9
   49718:	ldr	r8, [r4, #208]	; 0xd0
   4971c:	cmp	r0, #0
   49720:	ble	49748 <fputs@plt+0x38658>
   49724:	ldr	r1, [r4, #100]	; 0x64
   49728:	add	r0, r0, r0, lsl #1
   4972c:	add	r0, r1, r0, lsl #4
   49730:	ldrd	r2, [r1, #8]
   49734:	add	r1, r1, #48	; 0x30
   49738:	orrs	r3, r2, r3
   4973c:	strdeq	r6, [r1, #-40]	; 0xffffffd8
   49740:	cmp	r1, r0
   49744:	bne	49730 <fputs@plt+0x38640>
   49748:	orrs	r3, r6, r7
   4974c:	beq	49774 <fputs@plt+0x38684>
   49750:	subs	r0, r6, #1
   49754:	mov	r2, r9
   49758:	sbc	r1, r7, #0
   4975c:	mov	r3, #0
   49760:	bl	93a40 <fputs@plt+0x82950>
   49764:	adds	r0, r0, #1
   49768:	adc	r1, r1, #0
   4976c:	umull	r6, r7, r0, r9
   49770:	mla	r7, r9, r1, r7
   49774:	ldrb	r3, [r4, #7]
   49778:	strd	r6, [r4, #80]	; 0x50
   4977c:	strd	r6, [r4, #88]	; 0x58
   49780:	cmp	r3, #0
   49784:	beq	4986c <fputs@plt+0x3877c>
   49788:	ldr	r3, [pc, #280]	; 498a8 <fputs@plt+0x387b8>
   4978c:	mvn	r2, #0
   49790:	str	r2, [r8, #8]
   49794:	add	r3, pc, r3
   49798:	ldr	r2, [r3, #620]	; 0x26c
   4979c:	ldr	r3, [r3, #624]	; 0x270
   497a0:	str	r2, [r8]
   497a4:	str	r3, [r8, #4]
   497a8:	add	r1, r4, #52	; 0x34
   497ac:	mov	r0, #4
   497b0:	bl	48f20 <fputs@plt+0x37e30>
   497b4:	ldr	r3, [r4, #52]	; 0x34
   497b8:	mov	r1, #0
   497bc:	sub	r2, r5, #28
   497c0:	add	r0, r8, #28
   497c4:	mov	fp, r1
   497c8:	mov	r9, r5
   497cc:	mov	sl, r1
   497d0:	rev	r3, r3
   497d4:	str	r3, [r8, #12]
   497d8:	ldr	r3, [r4, #32]
   497dc:	rev	r3, r3
   497e0:	str	r3, [r8, #16]
   497e4:	ldr	r3, [r4, #156]	; 0x9c
   497e8:	rev	r3, r3
   497ec:	str	r3, [r8, #20]
   497f0:	ldr	r3, [r4, #160]	; 0xa0
   497f4:	rev	r3, r3
   497f8:	str	r3, [r8, #24]
   497fc:	bl	10ebc <memset@plt>
   49800:	ldr	r3, [r4, #156]	; 0x9c
   49804:	mov	r2, r5
   49808:	mov	r1, r8
   4980c:	cmp	r3, fp
   49810:	add	fp, fp, r5
   49814:	bls	498a0 <fputs@plt+0x387b0>
   49818:	ldr	r0, [r4, #68]	; 0x44
   4981c:	ldrd	r6, [r4, #80]	; 0x50
   49820:	ldr	r3, [r0]
   49824:	strd	r6, [sp]
   49828:	ldr	r3, [r3, #12]
   4982c:	blx	r3
   49830:	ldr	r3, [r4, #80]	; 0x50
   49834:	ldr	r2, [r4, #84]	; 0x54
   49838:	adds	r3, r3, r9
   4983c:	adc	r2, r2, sl
   49840:	cmp	r0, #0
   49844:	str	r3, [r4, #80]	; 0x50
   49848:	str	r2, [r4, #84]	; 0x54
   4984c:	beq	49800 <fputs@plt+0x38710>
   49850:	add	sp, sp, #12
   49854:	ldrd	r4, [sp]
   49858:	ldrd	r6, [sp, #8]
   4985c:	ldrd	r8, [sp, #16]
   49860:	ldrd	sl, [sp, #24]
   49864:	add	sp, sp, #32
   49868:	pop	{pc}		; (ldr pc, [sp], #4)
   4986c:	ldrb	r3, [r4, #5]
   49870:	cmp	r3, #4
   49874:	beq	49788 <fputs@plt+0x38698>
   49878:	ldr	r0, [r4, #64]	; 0x40
   4987c:	ldr	r3, [r0]
   49880:	ldr	r3, [r3, #48]	; 0x30
   49884:	blx	r3
   49888:	ands	r0, r0, #512	; 0x200
   4988c:	bne	49788 <fputs@plt+0x38698>
   49890:	str	r0, [r8]
   49894:	str	r0, [r8, #4]
   49898:	str	r0, [r8, #8]
   4989c:	b	497a8 <fputs@plt+0x386b8>
   498a0:	mov	r0, #0
   498a4:	b	49850 <fputs@plt+0x38760>
   498a8:	andeq	ip, r4, r4, asr r3
   498ac:	strd	r4, [sp, #-28]!	; 0xffffffe4
   498b0:	mov	r5, r0
   498b4:	ldr	r4, [r0, #16]
   498b8:	strd	r6, [sp, #8]
   498bc:	strd	r8, [sp, #16]
   498c0:	str	lr, [sp, #24]
   498c4:	sub	sp, sp, #20
   498c8:	ldrb	r3, [r4, #17]
   498cc:	cmp	r3, #2
   498d0:	beq	49980 <fputs@plt+0x38890>
   498d4:	mov	r0, r5
   498d8:	bl	14f28 <fputs@plt+0x3e38>
   498dc:	ldr	r0, [r4, #60]	; 0x3c
   498e0:	cmp	r0, #0
   498e4:	beq	4992c <fputs@plt+0x3883c>
   498e8:	ldr	r6, [r5, #20]
   498ec:	mov	r1, r6
   498f0:	bl	14b88 <fputs@plt+0x3a98>
   498f4:	cmp	r0, #0
   498f8:	bne	4992c <fputs@plt+0x3883c>
   498fc:	ldr	r3, [r4, #32]
   49900:	cmp	r6, r3
   49904:	bls	4991c <fputs@plt+0x3882c>
   49908:	ldrb	r2, [r4, #17]
   4990c:	ldrh	r3, [r5, #24]
   49910:	cmp	r2, #4
   49914:	orrne	r3, r3, #8
   49918:	b	49930 <fputs@plt+0x38840>
   4991c:	mov	r0, r5
   49920:	bl	26e90 <fputs@plt+0x15da0>
   49924:	subs	r6, r0, #0
   49928:	bne	49964 <fputs@plt+0x38874>
   4992c:	ldrh	r3, [r5, #24]
   49930:	orr	r3, r3, #4
   49934:	ldr	r2, [r4, #104]	; 0x68
   49938:	strh	r3, [r5, #24]
   4993c:	cmp	r2, #0
   49940:	movle	r6, #0
   49944:	ble	49954 <fputs@plt+0x38864>
   49948:	mov	r0, r5
   4994c:	bl	26c84 <fputs@plt+0x15b94>
   49950:	mov	r6, r0
   49954:	ldr	r3, [r5, #20]
   49958:	ldr	r2, [r4, #28]
   4995c:	cmp	r2, r3
   49960:	strcc	r3, [r4, #28]
   49964:	mov	r0, r6
   49968:	add	sp, sp, #20
   4996c:	ldrd	r4, [sp]
   49970:	ldrd	r6, [sp, #8]
   49974:	ldrd	r8, [sp, #16]
   49978:	add	sp, sp, #24
   4997c:	pop	{pc}		; (ldr pc, [sp], #4)
   49980:	ldr	r6, [r4, #44]	; 0x2c
   49984:	cmp	r6, #0
   49988:	bne	49964 <fputs@plt+0x38874>
   4998c:	ldr	r3, [r4, #216]	; 0xd8
   49990:	cmp	r3, #0
   49994:	beq	499a4 <fputs@plt+0x388b4>
   49998:	mov	r3, #3
   4999c:	strb	r3, [r4, #17]
   499a0:	b	498d4 <fputs@plt+0x387e4>
   499a4:	ldrb	r3, [r4, #5]
   499a8:	cmp	r3, #2
   499ac:	beq	49998 <fputs@plt+0x388a8>
   499b0:	mov	r0, #512	; 0x200
   499b4:	mov	r1, #0
   499b8:	ldr	r9, [r4]
   499bc:	ldr	r8, [r4, #28]
   499c0:	bl	2601c <fputs@plt+0x14f2c>
   499c4:	cmp	r0, #0
   499c8:	beq	49ac0 <fputs@plt+0x389d0>
   499cc:	ldr	r7, [r4, #68]	; 0x44
   499d0:	str	r8, [r0]
   499d4:	str	r0, [r4, #60]	; 0x3c
   499d8:	ldr	r8, [r7]
   499dc:	cmp	r8, #0
   499e0:	beq	49a24 <fputs@plt+0x38934>
   499e4:	mov	r1, #0
   499e8:	mov	r2, #0
   499ec:	mov	r3, #0
   499f0:	mov	r0, r4
   499f4:	strb	r1, [r4, #20]
   499f8:	str	r1, [r4, #48]	; 0x30
   499fc:	strd	r2, [r4, #80]	; 0x50
   49a00:	strd	r2, [r4, #88]	; 0x58
   49a04:	bl	496e4 <fputs@plt+0x385f4>
   49a08:	subs	r6, r0, #0
   49a0c:	beq	49998 <fputs@plt+0x388a8>
   49a10:	ldr	r0, [r4, #60]	; 0x3c
   49a14:	bl	199cc <fputs@plt+0x88dc>
   49a18:	mov	r3, #0
   49a1c:	str	r3, [r4, #60]	; 0x3c
   49a20:	b	49964 <fputs@plt+0x38874>
   49a24:	ldrb	r3, [r4, #5]
   49a28:	cmp	r3, #4
   49a2c:	beq	49acc <fputs@plt+0x389dc>
   49a30:	ldrb	r3, [r4, #13]
   49a34:	cmp	r3, #0
   49a38:	beq	49a68 <fputs@plt+0x38978>
   49a3c:	movw	r3, #4110	; 0x100e
   49a40:	mov	ip, #0
   49a44:	mov	r2, r7
   49a48:	ldr	r1, [r4, #180]	; 0xb4
   49a4c:	mov	r0, r9
   49a50:	str	ip, [sp]
   49a54:	ldr	r6, [r9, #24]
   49a58:	blx	r6
   49a5c:	subs	r6, r0, #0
   49a60:	beq	499e4 <fputs@plt+0x388f4>
   49a64:	b	49a10 <fputs@plt+0x38920>
   49a68:	ldr	r3, [r4, #28]
   49a6c:	str	r6, [sp, #12]
   49a70:	cmp	r3, #0
   49a74:	beq	49b08 <fputs@plt+0x38a18>
   49a78:	ldr	r0, [r4, #64]	; 0x40
   49a7c:	add	r2, sp, #12
   49a80:	mov	r1, #20
   49a84:	ldr	r3, [r0]
   49a88:	ldr	r3, [r3, #40]	; 0x28
   49a8c:	blx	r3
   49a90:	cmp	r0, #12
   49a94:	mov	r6, r0
   49a98:	beq	49ab4 <fputs@plt+0x389c4>
   49a9c:	cmp	r0, #0
   49aa0:	bne	49a10 <fputs@plt+0x38920>
   49aa4:	ldr	r3, [sp, #12]
   49aa8:	cmp	r3, #0
   49aac:	movwne	r6, #1032	; 0x408
   49ab0:	bne	49a10 <fputs@plt+0x38920>
   49ab4:	movw	r3, #2054	; 0x806
   49ab8:	ldr	r7, [r4, #68]	; 0x44
   49abc:	b	49a40 <fputs@plt+0x38950>
   49ac0:	str	r6, [r4, #60]	; 0x3c
   49ac4:	mov	r6, #7
   49ac8:	b	49964 <fputs@plt+0x38874>
   49acc:	mov	r2, #60	; 0x3c
   49ad0:	mov	r1, r8
   49ad4:	add	r0, r7, #12
   49ad8:	bl	10ebc <memset@plt>
   49adc:	ldr	r3, [pc, #44]	; 49b10 <fputs@plt+0x38a20>
   49ae0:	mov	r1, #1020	; 0x3fc
   49ae4:	mvn	r2, #0
   49ae8:	stmib	r7, {r1, r2}
   49aec:	str	r8, [r7, #56]	; 0x38
   49af0:	str	r8, [r7, #60]	; 0x3c
   49af4:	add	r3, pc, r3
   49af8:	str	r8, [r7, #64]	; 0x40
   49afc:	add	r3, r3, #228	; 0xe4
   49b00:	str	r3, [r7]
   49b04:	b	499e4 <fputs@plt+0x388f4>
   49b08:	movw	r3, #2054	; 0x806
   49b0c:	b	49a40 <fputs@plt+0x38950>
   49b10:	andeq	r4, r6, r4, asr #22
   49b14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   49b18:	mov	r5, r0
   49b1c:	ldr	r3, [r0, #160]	; 0xa0
   49b20:	strd	r6, [sp, #8]
   49b24:	strd	r8, [sp, #16]
   49b28:	ldr	r8, [r0, #156]	; 0x9c
   49b2c:	strd	sl, [sp, #24]
   49b30:	mov	sl, r1
   49b34:	str	lr, [sp, #32]
   49b38:	sub	sp, sp, #20
   49b3c:	ldrb	r2, [r0, #21]
   49b40:	udiv	r8, r8, r3
   49b44:	ldr	r1, [r0, #28]
   49b48:	orr	r2, r2, #4
   49b4c:	strb	r2, [r0, #21]
   49b50:	ldr	r3, [sl]
   49b54:	rsb	r0, r8, #0
   49b58:	sub	r6, r3, #1
   49b5c:	cmp	r3, r1
   49b60:	and	r6, r6, r0
   49b64:	subhi	r8, r3, r6
   49b68:	bhi	49b78 <fputs@plt+0x38a88>
   49b6c:	add	r0, r8, r6
   49b70:	cmp	r1, r0
   49b74:	subcc	r8, r1, r6
   49b78:	cmp	r8, #0
   49b7c:	ble	49cc0 <fputs@plt+0x38bd0>
   49b80:	ldr	fp, [pc, #392]	; 49d10 <fputs@plt+0x38c20>
   49b84:	mov	r2, #0
   49b88:	add	r6, r6, #1
   49b8c:	mov	r4, r6
   49b90:	mov	r7, r2
   49b94:	str	r2, [sp, #4]
   49b98:	add	fp, pc, fp
   49b9c:	cmp	r3, r4
   49ba0:	beq	49bc0 <fputs@plt+0x38ad0>
   49ba4:	ldr	r0, [r5, #60]	; 0x3c
   49ba8:	cmp	r0, #0
   49bac:	beq	49bc0 <fputs@plt+0x38ad0>
   49bb0:	mov	r1, r4
   49bb4:	bl	1ab2c <fputs@plt+0x9a3c>
   49bb8:	cmp	r0, #0
   49bbc:	bne	49c28 <fputs@plt+0x38b38>
   49bc0:	ldr	r2, [r5, #160]	; 0xa0
   49bc4:	ldr	r3, [fp, #272]	; 0x110
   49bc8:	sdiv	r3, r3, r2
   49bcc:	add	r3, r3, #1
   49bd0:	cmp	r3, r4
   49bd4:	moveq	r3, #1
   49bd8:	moveq	r9, #0
   49bdc:	beq	49c68 <fputs@plt+0x38b78>
   49be0:	mov	r3, #0
   49be4:	add	r2, sp, #12
   49be8:	mov	r1, r4
   49bec:	mov	r0, r5
   49bf0:	bl	4c740 <fputs@plt+0x3b650>
   49bf4:	subs	r9, r0, #0
   49bf8:	beq	49c8c <fputs@plt+0x38b9c>
   49bfc:	ldrb	r2, [r5, #21]
   49c00:	bic	r2, r2, #4
   49c04:	mov	r0, r9
   49c08:	strb	r2, [r5, #21]
   49c0c:	add	sp, sp, #20
   49c10:	ldrd	r4, [sp]
   49c14:	ldrd	r6, [sp, #8]
   49c18:	ldrd	r8, [sp, #16]
   49c1c:	ldrd	sl, [sp, #24]
   49c20:	add	sp, sp, #32
   49c24:	pop	{pc}		; (ldr pc, [sp], #4)
   49c28:	mov	r1, r4
   49c2c:	add	r0, r5, #212	; 0xd4
   49c30:	bl	1e7f4 <fputs@plt+0xd704>
   49c34:	cmp	r0, #0
   49c38:	mov	r9, r0
   49c3c:	str	r0, [sp, #12]
   49c40:	moveq	r3, #1
   49c44:	beq	49c68 <fputs@plt+0x38b78>
   49c48:	ldrh	r3, [r0, #24]
   49c4c:	mov	r9, #0
   49c50:	tst	r3, #8
   49c54:	ldr	r3, [sp, #4]
   49c58:	movne	r3, #1
   49c5c:	str	r3, [sp, #4]
   49c60:	bl	4cd10 <fputs@plt+0x3bc20>
   49c64:	mov	r3, #1
   49c68:	add	r7, r7, #1
   49c6c:	add	r4, r4, #1
   49c70:	cmp	r7, r8
   49c74:	movge	r2, #0
   49c78:	andlt	r2, r3, #1
   49c7c:	cmp	r2, #0
   49c80:	beq	49cc8 <fputs@plt+0x38bd8>
   49c84:	ldr	r3, [sl]
   49c88:	b	49b9c <fputs@plt+0x38aac>
   49c8c:	ldr	r0, [sp, #12]
   49c90:	bl	498ac <fputs@plt+0x387bc>
   49c94:	mov	r9, r0
   49c98:	ldr	r0, [sp, #12]
   49c9c:	ldrh	r3, [r0, #24]
   49ca0:	tst	r3, #8
   49ca4:	ldr	r3, [sp, #4]
   49ca8:	movne	r3, #1
   49cac:	str	r3, [sp, #4]
   49cb0:	bl	4cd10 <fputs@plt+0x3bc20>
   49cb4:	clz	r3, r9
   49cb8:	lsr	r3, r3, #5
   49cbc:	b	49c68 <fputs@plt+0x38b78>
   49cc0:	mov	r9, #0
   49cc4:	b	49c00 <fputs@plt+0x38b10>
   49cc8:	ldr	r2, [sp, #4]
   49ccc:	tst	r2, r3
   49cd0:	addne	r8, r8, r6
   49cd4:	addne	r4, r5, #212	; 0xd4
   49cd8:	beq	49bfc <fputs@plt+0x38b0c>
   49cdc:	mov	r1, r6
   49ce0:	mov	r0, r4
   49ce4:	bl	1e7f4 <fputs@plt+0xd704>
   49ce8:	subs	r2, r0, #0
   49cec:	add	r6, r6, #1
   49cf0:	beq	49d04 <fputs@plt+0x38c14>
   49cf4:	ldrh	r3, [r2, #24]
   49cf8:	orr	r3, r3, #8
   49cfc:	strh	r3, [r2, #24]
   49d00:	bl	4cd10 <fputs@plt+0x3bc20>
   49d04:	cmp	r8, r6
   49d08:	bne	49cdc <fputs@plt+0x38bec>
   49d0c:	b	49bfc <fputs@plt+0x38b0c>
   49d10:	andeq	r5, r6, r0, ror #11
   49d14:	ldr	r3, [r0, #16]
   49d18:	mov	r1, r0
   49d1c:	ldr	r2, [r3, #44]	; 0x2c
   49d20:	cmp	r2, #0
   49d24:	bne	49d70 <fputs@plt+0x38c80>
   49d28:	ldrh	r2, [r0, #24]
   49d2c:	tst	r2, #4
   49d30:	bne	49d50 <fputs@plt+0x38c60>
   49d34:	ldr	r0, [r3, #156]	; 0x9c
   49d38:	ldr	r2, [r3, #160]	; 0xa0
   49d3c:	cmp	r0, r2
   49d40:	bls	49d78 <fputs@plt+0x38c88>
   49d44:	add	r1, r1, #20
   49d48:	mov	r0, r3
   49d4c:	b	49b14 <fputs@plt+0x38a24>
   49d50:	ldr	r2, [r0, #20]
   49d54:	ldr	ip, [r3, #28]
   49d58:	cmp	ip, r2
   49d5c:	bcc	49d34 <fputs@plt+0x38c44>
   49d60:	ldr	r2, [r3, #104]	; 0x68
   49d64:	cmp	r2, #0
   49d68:	beq	49d70 <fputs@plt+0x38c80>
   49d6c:	b	26c84 <fputs@plt+0x15b94>
   49d70:	mov	r0, r2
   49d74:	bx	lr
   49d78:	mov	r0, r1
   49d7c:	b	498ac <fputs@plt+0x387bc>
   49d80:	ldr	ip, [r1]
   49d84:	strd	r4, [sp, #-36]!	; 0xffffffdc
   49d88:	ldr	ip, [ip, #4]
   49d8c:	ldr	ip, [ip, #32]
   49d90:	strd	r6, [sp, #8]
   49d94:	str	lr, [sp, #32]
   49d98:	ldr	lr, [r0]
   49d9c:	strd	r8, [sp, #16]
   49da0:	umull	r8, r9, r2, ip
   49da4:	strd	sl, [sp, #24]
   49da8:	sub	sp, sp, #52	; 0x34
   49dac:	asr	fp, ip, #31
   49db0:	mov	sl, ip
   49db4:	ldr	lr, [lr, #4]
   49db8:	mla	r2, r2, fp, r9
   49dbc:	strd	r8, [sp]
   49dc0:	str	r2, [sp, #4]
   49dc4:	ldr	r7, [lr, #32]
   49dc8:	strd	sl, [sp, #16]
   49dcc:	ldr	lr, [lr]
   49dd0:	cmp	ip, r7
   49dd4:	movlt	r6, ip
   49dd8:	movge	r6, r7
   49ddc:	str	lr, [sp, #12]
   49de0:	str	r6, [sp, #24]
   49de4:	beq	49df8 <fputs@plt+0x38d08>
   49de8:	ldrb	r2, [lr, #16]
   49dec:	cmp	r2, #0
   49df0:	movne	r7, #8
   49df4:	bne	49f6c <fputs@plt+0x38e7c>
   49df8:	ldrd	r8, [sp]
   49dfc:	ldrd	sl, [sp, #16]
   49e00:	subs	r4, r8, sl
   49e04:	sbc	r5, r9, fp
   49e08:	cmp	r4, r8
   49e0c:	sbcs	r2, r5, r9
   49e10:	bge	49f68 <fputs@plt+0x38e78>
   49e14:	str	r3, [sp, #32]
   49e18:	mov	r8, r0
   49e1c:	mov	sl, r7
   49e20:	ldr	r3, [sp, #88]	; 0x58
   49e24:	asr	fp, r7, #31
   49e28:	str	r1, [sp, #36]	; 0x24
   49e2c:	ldr	r9, [pc, #344]	; 49f8c <fputs@plt+0x38e9c>
   49e30:	eor	r3, r3, #1
   49e34:	and	r3, r3, #1
   49e38:	add	r9, pc, r9
   49e3c:	str	r3, [sp, #28]
   49e40:	b	49e84 <fputs@plt+0x38d94>
   49e44:	ldr	r0, [sp, #44]	; 0x2c
   49e48:	cmp	r0, #0
   49e4c:	beq	49e54 <fputs@plt+0x38d64>
   49e50:	bl	4cd10 <fputs@plt+0x3bc20>
   49e54:	ldrd	r2, [sp]
   49e58:	adds	r4, r4, sl
   49e5c:	adc	r5, r5, fp
   49e60:	cmp	r4, r2
   49e64:	sbcs	r3, r5, r3
   49e68:	movge	r6, #0
   49e6c:	andlt	r6, r6, #1
   49e70:	cmp	r6, #0
   49e74:	beq	49f6c <fputs@plt+0x38e7c>
   49e78:	ldr	r3, [r8]
   49e7c:	ldr	r3, [r3, #4]
   49e80:	ldr	r7, [r3, #32]
   49e84:	mov	r6, #0
   49e88:	mov	r2, sl
   49e8c:	mov	r3, fp
   49e90:	mov	r0, r4
   49e94:	mov	r1, r5
   49e98:	str	r6, [sp, #44]	; 0x2c
   49e9c:	bl	93a40 <fputs@plt+0x82950>
   49ea0:	ldr	r3, [r9, #272]	; 0x110
   49ea4:	str	r2, [sp, #8]
   49ea8:	udiv	r7, r3, r7
   49eac:	cmp	r0, r7
   49eb0:	moveq	r7, r6
   49eb4:	moveq	r6, #1
   49eb8:	beq	49e54 <fputs@plt+0x38d64>
   49ebc:	add	r1, r0, #1
   49ec0:	mov	r3, r6
   49ec4:	ldr	r0, [sp, #12]
   49ec8:	add	r2, sp, #44	; 0x2c
   49ecc:	bl	4c740 <fputs@plt+0x3b650>
   49ed0:	subs	r7, r0, #0
   49ed4:	bne	49e44 <fputs@plt+0x38d54>
   49ed8:	ldr	r0, [sp, #44]	; 0x2c
   49edc:	bl	49d14 <fputs@plt+0x38c24>
   49ee0:	subs	r7, r0, #0
   49ee4:	bne	49e44 <fputs@plt+0x38d54>
   49ee8:	ldr	lr, [sp, #8]
   49eec:	mov	r0, r4
   49ef0:	mov	r1, r5
   49ef4:	ldr	ip, [sp, #44]	; 0x2c
   49ef8:	ldrd	r2, [sp, #16]
   49efc:	ldr	ip, [ip, #4]
   49f00:	add	r6, ip, lr
   49f04:	bl	93a40 <fputs@plt+0x82950>
   49f08:	ldr	r3, [sp, #32]
   49f0c:	mov	r0, r6
   49f10:	str	r6, [sp, #8]
   49f14:	add	r1, r3, r2
   49f18:	ldr	r2, [sp, #24]
   49f1c:	bl	10f58 <memcpy@plt>
   49f20:	ldr	r3, [sp, #44]	; 0x2c
   49f24:	orrs	r1, r4, r5
   49f28:	movne	r6, #0
   49f2c:	ldr	r1, [sp, #28]
   49f30:	ldr	r3, [r3, #8]
   49f34:	moveq	r6, r1
   49f38:	cmp	r6, #0
   49f3c:	moveq	r6, #1
   49f40:	strb	r7, [r3]
   49f44:	beq	49e44 <fputs@plt+0x38d54>
   49f48:	ldr	r2, [sp, #8]
   49f4c:	ldr	r3, [sp, #36]	; 0x24
   49f50:	ldr	r3, [r3]
   49f54:	ldr	r3, [r3, #4]
   49f58:	ldr	r3, [r3, #44]	; 0x2c
   49f5c:	rev	r3, r3
   49f60:	str	r3, [r2, #28]
   49f64:	b	49e44 <fputs@plt+0x38d54>
   49f68:	mov	r7, #0
   49f6c:	mov	r0, r7
   49f70:	add	sp, sp, #52	; 0x34
   49f74:	ldrd	r4, [sp]
   49f78:	ldrd	r6, [sp, #8]
   49f7c:	ldrd	r8, [sp, #16]
   49f80:	ldrd	sl, [sp, #24]
   49f84:	add	sp, sp, #32
   49f88:	pop	{pc}		; (ldr pc, [sp], #4)
   49f8c:	andeq	r5, r6, r0, asr #6
   49f90:	strd	r4, [sp, #-20]!	; 0xffffffec
   49f94:	mov	r4, r0
   49f98:	mov	r5, r1
   49f9c:	strd	r6, [sp, #8]
   49fa0:	mov	r7, r2
   49fa4:	mov	r6, #1
   49fa8:	str	lr, [sp, #16]
   49fac:	sub	sp, sp, #12
   49fb0:	b	49fc0 <fputs@plt+0x38ed0>
   49fb4:	ldr	r4, [r4, #44]	; 0x2c
   49fb8:	cmp	r4, #0
   49fbc:	beq	4a00c <fputs@plt+0x38f1c>
   49fc0:	ldr	r3, [r4, #28]
   49fc4:	sub	r2, r3, #5
   49fc8:	cmp	r3, #0
   49fcc:	cmpne	r2, #1
   49fd0:	bhi	49fb4 <fputs@plt+0x38ec4>
   49fd4:	ldr	r3, [r4, #16]
   49fd8:	cmp	r3, r5
   49fdc:	bls	49fb4 <fputs@plt+0x38ec4>
   49fe0:	add	r1, r4, #24
   49fe4:	add	r0, r4, #4
   49fe8:	str	r6, [sp]
   49fec:	mov	r3, r7
   49ff0:	mov	r2, r5
   49ff4:	bl	49d80 <fputs@plt+0x38c90>
   49ff8:	cmp	r0, #0
   49ffc:	strne	r0, [r4, #28]
   4a000:	ldr	r4, [r4, #44]	; 0x2c
   4a004:	cmp	r4, #0
   4a008:	bne	49fc0 <fputs@plt+0x38ed0>
   4a00c:	add	sp, sp, #12
   4a010:	ldrd	r4, [sp]
   4a014:	ldrd	r6, [sp, #8]
   4a018:	add	sp, sp, #16
   4a01c:	pop	{pc}		; (ldr pc, [sp], #4)
   4a020:	cmp	r3, #0
   4a024:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4a028:	mov	r4, r1
   4a02c:	strd	r6, [sp, #8]
   4a030:	strd	r8, [sp, #16]
   4a034:	mov	r8, r0
   4a038:	strd	sl, [sp, #24]
   4a03c:	str	lr, [sp, #32]
   4a040:	sub	sp, sp, #148	; 0x94
   4a044:	str	r2, [sp, #16]
   4a048:	str	r3, [sp, #48]	; 0x30
   4a04c:	str	r1, [sp, #84]	; 0x54
   4a050:	moveq	r1, #1
   4a054:	beq	4a094 <fputs@plt+0x38fa4>
   4a058:	cmp	r4, #0
   4a05c:	beq	4a604 <fputs@plt+0x39514>
   4a060:	mov	fp, r2
   4a064:	mov	r1, #0
   4a068:	add	r2, sp, #84	; 0x54
   4a06c:	ldr	r3, [r4, #20]
   4a070:	cmp	r3, fp
   4a074:	addls	r2, r4, #12
   4a078:	ldr	r4, [r4, #12]
   4a07c:	addls	r1, r1, #1
   4a080:	cmp	r4, #0
   4a084:	str	r4, [r2]
   4a088:	bne	4a06c <fputs@plt+0x38f7c>
   4a08c:	ldr	r4, [sp, #84]	; 0x54
   4a090:	str	fp, [sp, #16]
   4a094:	ldr	r3, [r8, #200]	; 0xc8
   4a098:	ldr	r2, [r4, #20]
   4a09c:	add	r1, r3, r1
   4a0a0:	cmp	r2, #1
   4a0a4:	str	r1, [r8, #200]	; 0xc8
   4a0a8:	bne	4a0e0 <fputs@plt+0x38ff0>
   4a0ac:	ldr	r1, [r4, #4]
   4a0b0:	mov	r2, #11520	; 0x2d00
   4a0b4:	movt	r2, #41205	; 0xa0f5
   4a0b8:	ldr	r3, [r4, #16]
   4a0bc:	ldr	r3, [r3, #112]	; 0x70
   4a0c0:	rev	r3, r3
   4a0c4:	add	r3, r3, #1
   4a0c8:	rev	r3, r3
   4a0cc:	str	r3, [r1, #24]
   4a0d0:	ldr	r1, [r4, #4]
   4a0d4:	str	r3, [r1, #92]	; 0x5c
   4a0d8:	ldr	r3, [r4, #4]
   4a0dc:	str	r2, [r3, #96]	; 0x60
   4a0e0:	ldrb	r3, [r8, #11]
   4a0e4:	mov	r2, #48	; 0x30
   4a0e8:	ldr	r1, [r8, #160]	; 0xa0
   4a0ec:	ldr	r7, [r8, #216]	; 0xd8
   4a0f0:	str	r3, [sp, #36]	; 0x24
   4a0f4:	str	r1, [sp, #32]
   4a0f8:	ldr	r3, [r7, #32]
   4a0fc:	add	r0, r7, #52	; 0x34
   4a100:	ldr	r5, [r3]
   4a104:	mov	r1, r5
   4a108:	bl	10e20 <memcmp@plt>
   4a10c:	subs	r9, r0, #0
   4a110:	ldrsh	r3, [r7, #40]	; 0x28
   4a114:	ldrne	r9, [r5, #16]
   4a118:	addne	r9, r9, #1
   4a11c:	cmp	r3, #0
   4a120:	bne	4a1ac <fputs@plt+0x390bc>
   4a124:	ldr	r3, [r5, #96]	; 0x60
   4a128:	cmp	r3, #0
   4a12c:	bne	4a5bc <fputs@plt+0x394cc>
   4a130:	ldrb	r3, [r7, #43]	; 0x2b
   4a134:	add	sl, sp, #112	; 0x70
   4a138:	ldr	r0, [r7, #4]
   4a13c:	cmp	r3, #0
   4a140:	bne	4a14c <fputs@plt+0x3905c>
   4a144:	mov	r1, #3
   4a148:	bl	1b79c <fputs@plt+0xa6ac>
   4a14c:	ldr	fp, [sp, #16]
   4a150:	mvn	r3, #0
   4a154:	mov	r5, #0
   4a158:	strh	r3, [r7, #40]	; 0x28
   4a15c:	add	r5, r5, #1
   4a160:	mov	r2, #1
   4a164:	mov	r3, r5
   4a168:	mov	r1, sl
   4a16c:	mov	r0, r7
   4a170:	bl	47aac <fputs@plt+0x369bc>
   4a174:	cmn	r0, #1
   4a178:	beq	4a15c <fputs@plt+0x3906c>
   4a17c:	cmp	r0, #0
   4a180:	mov	r6, r0
   4a184:	str	fp, [sp, #16]
   4a188:	beq	4a1ac <fputs@plt+0x390bc>
   4a18c:	mov	r0, r6
   4a190:	add	sp, sp, #148	; 0x94
   4a194:	ldrd	r4, [sp]
   4a198:	ldrd	r6, [sp, #8]
   4a19c:	ldrd	r8, [sp, #16]
   4a1a0:	ldrd	sl, [sp, #24]
   4a1a4:	add	sp, sp, #32
   4a1a8:	pop	{pc}		; (ldr pc, [sp], #4)
   4a1ac:	ldr	r3, [r7, #68]	; 0x44
   4a1b0:	cmp	r3, #0
   4a1b4:	str	r3, [sp, #52]	; 0x34
   4a1b8:	beq	4a498 <fputs@plt+0x393a8>
   4a1bc:	ldr	r0, [r7, #8]
   4a1c0:	mov	r5, r4
   4a1c4:	add	r6, sp, #88	; 0x58
   4a1c8:	str	r8, [sp, #56]	; 0x38
   4a1cc:	ldr	ip, [sp, #32]
   4a1d0:	str	r0, [sp, #92]	; 0x5c
   4a1d4:	mov	r0, #0
   4a1d8:	ldr	fp, [sp, #48]	; 0x30
   4a1dc:	str	r7, [sp, #88]	; 0x58
   4a1e0:	ldr	sl, [sp, #52]	; 0x34
   4a1e4:	add	r1, ip, #24
   4a1e8:	str	r4, [sp, #52]	; 0x34
   4a1ec:	mov	r4, r9
   4a1f0:	asr	r3, r1, #31
   4a1f4:	mov	r2, r1
   4a1f8:	eor	lr, fp, #1
   4a1fc:	strd	r2, [sp, #8]
   4a200:	and	r3, lr, #1
   4a204:	ldr	lr, [sp, #36]	; 0x24
   4a208:	str	r3, [sp, #24]
   4a20c:	umull	r2, r3, sl, r1
   4a210:	str	r1, [sp, #60]	; 0x3c
   4a214:	mov	r1, #0
   4a218:	strd	r0, [sp, #96]	; 0x60
   4a21c:	mov	r1, #0
   4a220:	str	ip, [sp, #108]	; 0x6c
   4a224:	str	r1, [sp, #20]
   4a228:	ldr	r1, [sp, #12]
   4a22c:	str	lr, [sp, #104]	; 0x68
   4a230:	mla	r3, sl, r1, r3
   4a234:	adds	r1, r2, #32
   4a238:	str	r1, [sp, #40]	; 0x28
   4a23c:	adc	r3, r3, #0
   4a240:	str	r3, [sp, #44]	; 0x2c
   4a244:	ldrd	r8, [sp, #40]	; 0x28
   4a248:	b	4a300 <fputs@plt+0x39210>
   4a24c:	ldr	r3, [r5, #12]
   4a250:	ldr	r1, [sp, #24]
   4a254:	cmp	r3, #0
   4a258:	movne	r1, #1
   4a25c:	cmp	r1, #0
   4a260:	beq	4a5b0 <fputs@plt+0x394c0>
   4a264:	mov	r3, #0
   4a268:	mov	r1, r2
   4a26c:	mov	r0, r7
   4a270:	add	r2, sp, #112	; 0x70
   4a274:	str	r3, [sp, #112]	; 0x70
   4a278:	bl	4714c <fputs@plt+0x3605c>
   4a27c:	ldr	r1, [sp, #112]	; 0x70
   4a280:	cmp	r4, r1
   4a284:	bhi	4a5a8 <fputs@plt+0x394b8>
   4a288:	ldr	r3, [sp, #8]
   4a28c:	sub	r0, r1, #1
   4a290:	ldr	ip, [sp, #12]
   4a294:	ldr	lr, [r7, #104]	; 0x68
   4a298:	umull	r2, r3, r0, r3
   4a29c:	mla	r3, r0, ip, r3
   4a2a0:	adds	ip, r2, #56	; 0x38
   4a2a4:	ldr	r2, [sp, #32]
   4a2a8:	clz	r0, lr
   4a2ac:	lsr	r0, r0, #5
   4a2b0:	adc	r3, r3, #0
   4a2b4:	cmp	r1, lr
   4a2b8:	orrcc	r0, r0, #1
   4a2bc:	cmp	r0, #0
   4a2c0:	ldr	r0, [r7, #8]
   4a2c4:	strne	r1, [r7, #104]	; 0x68
   4a2c8:	ldr	r1, [r5, #4]
   4a2cc:	ldr	lr, [r0]
   4a2d0:	str	ip, [sp]
   4a2d4:	str	r3, [sp, #4]
   4a2d8:	ldr	r3, [lr, #12]
   4a2dc:	blx	r3
   4a2e0:	cmp	r0, #0
   4a2e4:	bne	4a490 <fputs@plt+0x393a0>
   4a2e8:	ldrh	r3, [r5, #24]
   4a2ec:	bic	r3, r3, #128	; 0x80
   4a2f0:	strh	r3, [r5, #24]
   4a2f4:	ldr	r5, [r5, #12]
   4a2f8:	cmp	r5, #0
   4a2fc:	beq	4a360 <fputs@plt+0x39270>
   4a300:	cmp	r4, #0
   4a304:	ldr	r2, [r5, #20]
   4a308:	bne	4a24c <fputs@plt+0x3915c>
   4a30c:	cmp	fp, #0
   4a310:	add	sl, sl, #1
   4a314:	bne	4a594 <fputs@plt+0x394a4>
   4a318:	mov	r3, #0
   4a31c:	mov	r0, r6
   4a320:	ldr	r1, [r5, #4]
   4a324:	strd	r8, [sp]
   4a328:	bl	20270 <fputs@plt+0xf180>
   4a32c:	cmp	r0, #0
   4a330:	bne	4a490 <fputs@plt+0x393a0>
   4a334:	ldrh	r3, [r5, #24]
   4a338:	str	r5, [sp, #20]
   4a33c:	ldrd	r0, [sp, #8]
   4a340:	orr	r3, r3, #128	; 0x80
   4a344:	strh	r3, [r5, #24]
   4a348:	adds	r8, r8, r0
   4a34c:	mov	r2, r1
   4a350:	ldr	r5, [r5, #12]
   4a354:	adc	r9, r9, r1
   4a358:	cmp	r5, #0
   4a35c:	bne	4a300 <fputs@plt+0x39210>
   4a360:	ldr	r3, [sp, #48]	; 0x30
   4a364:	strd	r8, [sp, #40]	; 0x28
   4a368:	ldr	r4, [sp, #52]	; 0x34
   4a36c:	str	sl, [sp, #52]	; 0x34
   4a370:	ldr	r8, [sp, #56]	; 0x38
   4a374:	cmp	r3, #0
   4a378:	beq	4a664 <fputs@plt+0x39574>
   4a37c:	ldr	r3, [r7, #104]	; 0x68
   4a380:	cmp	r3, #0
   4a384:	bne	4a848 <fputs@plt+0x39758>
   4a388:	ldr	r3, [sp, #36]	; 0x24
   4a38c:	tst	r3, #32
   4a390:	beq	4a790 <fputs@plt+0x396a0>
   4a394:	ldrb	r9, [r7, #49]	; 0x31
   4a398:	cmp	r9, #0
   4a39c:	beq	4a9e0 <fputs@plt+0x398f0>
   4a3a0:	ldr	r0, [r7, #8]
   4a3a4:	ldr	r3, [r0]
   4a3a8:	ldr	r3, [r3, #44]	; 0x2c
   4a3ac:	cmp	r3, #0
   4a3b0:	beq	4aa80 <fputs@plt+0x39990>
   4a3b4:	blx	r3
   4a3b8:	cmp	r0, #31
   4a3bc:	ble	4aa6c <fputs@plt+0x3997c>
   4a3c0:	cmp	r0, #65536	; 0x10000
   4a3c4:	movge	r0, #65536	; 0x10000
   4a3c8:	asr	r3, r0, #31
   4a3cc:	mov	sl, r0
   4a3d0:	mov	fp, r3
   4a3d4:	ldr	r3, [sp, #40]	; 0x28
   4a3d8:	mov	r2, sl
   4a3dc:	ldr	r1, [sp, #44]	; 0x2c
   4a3e0:	adds	r0, r3, sl
   4a3e4:	mov	r3, fp
   4a3e8:	adc	r1, r1, fp
   4a3ec:	subs	r0, r0, #1
   4a3f0:	sbc	r1, r1, #0
   4a3f4:	bl	93a40 <fputs@plt+0x82950>
   4a3f8:	mul	ip, r0, fp
   4a3fc:	mov	lr, sl
   4a400:	umull	r2, r3, r0, sl
   4a404:	mla	r1, r1, sl, ip
   4a408:	add	r3, r1, r3
   4a40c:	ldrd	r0, [sp, #40]	; 0x28
   4a410:	strd	r2, [sp, #96]	; 0x60
   4a414:	cmp	r0, r2
   4a418:	sbcs	ip, r1, r3
   4a41c:	bge	4a790 <fputs@plt+0x396a0>
   4a420:	mov	r9, #0
   4a424:	add	r5, sp, #88	; 0x58
   4a428:	str	r7, [sp, #24]
   4a42c:	mov	r6, r5
   4a430:	mov	r7, r9
   4a434:	str	r4, [sp, #36]	; 0x24
   4a438:	mov	r5, r1
   4a43c:	mov	r4, r0
   4a440:	str	r8, [sp, #40]	; 0x28
   4a444:	ldrd	r8, [sp, #8]
   4a448:	ldr	fp, [sp, #16]
   4a44c:	ldr	sl, [sp, #20]
   4a450:	b	4a46c <fputs@plt+0x3937c>
   4a454:	ldrd	r2, [sp, #96]	; 0x60
   4a458:	adds	r4, r4, r8
   4a45c:	adc	r5, r5, r9
   4a460:	cmp	r4, r2
   4a464:	sbcs	r3, r5, r3
   4a468:	bge	4aa40 <fputs@plt+0x39950>
   4a46c:	mov	r3, fp
   4a470:	mov	r0, r6
   4a474:	ldr	r1, [sl, #4]
   4a478:	add	r7, r7, #1
   4a47c:	ldr	r2, [sl, #20]
   4a480:	strd	r4, [sp]
   4a484:	bl	20270 <fputs@plt+0xf180>
   4a488:	cmp	r0, #0
   4a48c:	beq	4a454 <fputs@plt+0x39364>
   4a490:	mov	r6, r0
   4a494:	b	4a18c <fputs@plt+0x3909c>
   4a498:	ldr	r1, [sp, #32]
   4a49c:	movw	r3, #32567	; 0x7f37
   4a4a0:	movt	r3, #33286	; 0x8206
   4a4a4:	mov	r2, #11520	; 0x2d00
   4a4a8:	movt	r2, #6370	; 0x18e2
   4a4ac:	str	r3, [sp, #112]	; 0x70
   4a4b0:	add	r5, r7, #84	; 0x54
   4a4b4:	str	r2, [sp, #116]	; 0x74
   4a4b8:	rev	r1, r1
   4a4bc:	str	r1, [sp, #120]	; 0x78
   4a4c0:	ldr	r2, [r7, #112]	; 0x70
   4a4c4:	rev	ip, r2
   4a4c8:	cmp	r2, #0
   4a4cc:	movwne	r2, #44087	; 0xac37
   4a4d0:	movtne	r2, #39656	; 0x9ae8
   4a4d4:	str	ip, [sp, #124]	; 0x7c
   4a4d8:	beq	4a640 <fputs@plt+0x39550>
   4a4dc:	ldr	r0, [r5]
   4a4e0:	add	r3, r3, r1
   4a4e4:	add	ip, ip, r2
   4a4e8:	add	r3, r3, r2
   4a4ec:	mov	lr, #0
   4a4f0:	ldr	r1, [r5, #4]
   4a4f4:	add	ip, ip, r3
   4a4f8:	mov	r5, #1
   4a4fc:	mov	sl, #0
   4a500:	mov	fp, #0
   4a504:	mov	r2, #32
   4a508:	add	r3, r3, r0
   4a50c:	add	r3, r3, ip
   4a510:	add	ip, ip, r1
   4a514:	strd	r0, [sp, #128]	; 0x80
   4a518:	rev	r0, r3
   4a51c:	add	ip, r3, ip
   4a520:	rev	r1, ip
   4a524:	strd	r0, [sp, #136]	; 0x88
   4a528:	add	r1, sp, #112	; 0x70
   4a52c:	ldr	r0, [r7, #8]
   4a530:	strb	r5, [r7, #47]	; 0x2f
   4a534:	strb	lr, [r7, #65]	; 0x41
   4a538:	str	r3, [r7, #76]	; 0x4c
   4a53c:	ldr	lr, [sp, #32]
   4a540:	ldr	r3, [r0]
   4a544:	str	lr, [r7, #36]	; 0x24
   4a548:	str	ip, [r7, #80]	; 0x50
   4a54c:	strd	sl, [sp]
   4a550:	ldr	r3, [r3, #12]
   4a554:	blx	r3
   4a558:	subs	r6, r0, #0
   4a55c:	bne	4a18c <fputs@plt+0x3909c>
   4a560:	ldrb	r3, [r7, #48]	; 0x30
   4a564:	ldr	r2, [sp, #36]	; 0x24
   4a568:	ldr	r0, [r7, #8]
   4a56c:	cmp	r3, #0
   4a570:	cmpne	r2, #0
   4a574:	beq	4a1c0 <fputs@plt+0x390d0>
   4a578:	ldr	r3, [r0]
   4a57c:	and	r1, r2, #19
   4a580:	ldr	r3, [r3, #20]
   4a584:	blx	r3
   4a588:	subs	r6, r0, #0
   4a58c:	beq	4a1bc <fputs@plt+0x390cc>
   4a590:	b	4a18c <fputs@plt+0x3909c>
   4a594:	ldr	r3, [r5, #12]
   4a598:	cmp	r3, #0
   4a59c:	bne	4a318 <fputs@plt+0x39228>
   4a5a0:	ldr	r3, [sp, #16]
   4a5a4:	b	4a31c <fputs@plt+0x3922c>
   4a5a8:	ldr	r2, [r5, #20]
   4a5ac:	b	4a30c <fputs@plt+0x3921c>
   4a5b0:	add	sl, sl, #1
   4a5b4:	ldr	r3, [sp, #16]
   4a5b8:	b	4a31c <fputs@plt+0x3922c>
   4a5bc:	add	sl, sp, #112	; 0x70
   4a5c0:	mov	r0, #4
   4a5c4:	mov	r1, sl
   4a5c8:	bl	48f20 <fputs@plt+0x37e30>
   4a5cc:	ldrb	r3, [r7, #43]	; 0x2b
   4a5d0:	cmp	r3, #0
   4a5d4:	bne	4a60c <fputs@plt+0x3951c>
   4a5d8:	mov	r2, #4
   4a5dc:	ldr	r0, [r7, #4]
   4a5e0:	mov	r1, r2
   4a5e4:	bl	1b7bc <fputs@plt+0xa6cc>
   4a5e8:	subs	r6, r0, #0
   4a5ec:	beq	4a60c <fputs@plt+0x3951c>
   4a5f0:	cmp	r6, #5
   4a5f4:	bne	4a18c <fputs@plt+0x3909c>
   4a5f8:	ldrb	r3, [r7, #43]	; 0x2b
   4a5fc:	ldr	r0, [r7, #4]
   4a600:	b	4a13c <fputs@plt+0x3904c>
   4a604:	mov	r1, r4
   4a608:	b	4a094 <fputs@plt+0x38fa4>
   4a60c:	mov	r0, r7
   4a610:	ldr	r1, [sp, #112]	; 0x70
   4a614:	bl	1b4e4 <fputs@plt+0xa3f4>
   4a618:	ldrb	r3, [r7, #43]	; 0x2b
   4a61c:	ldr	r0, [r7, #4]
   4a620:	cmp	r3, #0
   4a624:	bne	4a14c <fputs@plt+0x3905c>
   4a628:	mov	r2, #4
   4a62c:	mov	r1, r2
   4a630:	bl	1b86c <fputs@plt+0xa77c>
   4a634:	ldrb	r3, [r7, #43]	; 0x2b
   4a638:	ldr	r0, [r7, #4]
   4a63c:	b	4a13c <fputs@plt+0x3904c>
   4a640:	mov	r1, r5
   4a644:	mov	r0, #8
   4a648:	bl	48f20 <fputs@plt+0x37e30>
   4a64c:	ldr	r3, [sp, #112]	; 0x70
   4a650:	ldr	r2, [sp, #116]	; 0x74
   4a654:	ldr	r1, [sp, #120]	; 0x78
   4a658:	ldr	ip, [sp, #124]	; 0x7c
   4a65c:	add	r2, r3, r2
   4a660:	b	4a4dc <fputs@plt+0x393ec>
   4a664:	ldr	r3, [sp, #48]	; 0x30
   4a668:	ldr	sl, [r7, #68]	; 0x44
   4a66c:	mov	r9, r3
   4a670:	str	r3, [sp, #24]
   4a674:	ldr	fp, [sp, #16]
   4a678:	mov	r5, r4
   4a67c:	mov	r0, r7
   4a680:	mov	r3, #1
   4a684:	ldrh	r6, [r5, #24]
   4a688:	ands	r6, r6, #128	; 0x80
   4a68c:	beq	4a6ac <fputs@plt+0x395bc>
   4a690:	add	sl, sl, r3
   4a694:	ldr	r2, [r5, #20]
   4a698:	mov	r1, sl
   4a69c:	bl	473b0 <fputs@plt+0x362c0>
   4a6a0:	clz	r3, r0
   4a6a4:	mov	r6, r0
   4a6a8:	lsr	r3, r3, #5
   4a6ac:	ldr	r5, [r5, #12]
   4a6b0:	cmp	r5, #0
   4a6b4:	movne	r2, r3
   4a6b8:	moveq	r2, #0
   4a6bc:	cmp	r2, #0
   4a6c0:	bne	4a67c <fputs@plt+0x3958c>
   4a6c4:	mov	r5, r3
   4a6c8:	str	fp, [sp, #16]
   4a6cc:	ldr	r3, [sp, #24]
   4a6d0:	tst	r5, r3
   4a6d4:	mov	r5, sl
   4a6d8:	beq	4a724 <fputs@plt+0x39634>
   4a6dc:	ldr	fp, [sp, #16]
   4a6e0:	ldr	r6, [sp, #20]
   4a6e4:	add	r5, r5, #1
   4a6e8:	mov	r0, r7
   4a6ec:	mov	r1, r5
   4a6f0:	ldr	r2, [r6, #20]
   4a6f4:	bl	473b0 <fputs@plt+0x362c0>
   4a6f8:	sub	r3, sl, r5
   4a6fc:	add	r3, r3, r9
   4a700:	cmp	r3, #0
   4a704:	movle	r3, #0
   4a708:	movgt	r3, #1
   4a70c:	cmp	r0, #0
   4a710:	movne	r3, #0
   4a714:	cmp	r3, #0
   4a718:	bne	4a6e4 <fputs@plt+0x395f4>
   4a71c:	mov	r6, r0
   4a720:	str	fp, [sp, #16]
   4a724:	cmp	r6, #0
   4a728:	bne	4a18c <fputs@plt+0x3909c>
   4a72c:	ldr	r2, [sp, #32]
   4a730:	str	r5, [r7, #68]	; 0x44
   4a734:	ldr	r1, [sp, #48]	; 0x30
   4a738:	bic	r3, r2, #255	; 0xff
   4a73c:	orr	r3, r3, r2, asr #16
   4a740:	cmp	r1, #0
   4a744:	strh	r3, [r7, #66]	; 0x42
   4a748:	bne	4a824 <fputs@plt+0x39734>
   4a74c:	ldr	r0, [r8, #96]	; 0x60
   4a750:	cmp	r0, #0
   4a754:	beq	4a788 <fputs@plt+0x39698>
   4a758:	ldr	r2, [r4, #4]
   4a75c:	ldr	r1, [r4, #20]
   4a760:	bl	49f90 <fputs@plt+0x38ea0>
   4a764:	ldr	r4, [r4, #12]
   4a768:	cmp	r4, #0
   4a76c:	beq	4a788 <fputs@plt+0x39698>
   4a770:	ldr	r0, [r8, #96]	; 0x60
   4a774:	cmp	r0, #0
   4a778:	bne	4a758 <fputs@plt+0x39668>
   4a77c:	ldr	r4, [r4, #12]
   4a780:	cmp	r4, #0
   4a784:	bne	4a770 <fputs@plt+0x39680>
   4a788:	mov	r6, #0
   4a78c:	b	4a18c <fputs@plt+0x3909c>
   4a790:	mov	r3, #0
   4a794:	mov	r9, r3
   4a798:	str	r3, [sp, #24]
   4a79c:	ldrb	r3, [r7, #47]	; 0x2f
   4a7a0:	cmp	r3, #0
   4a7a4:	beq	4a9d8 <fputs@plt+0x398e8>
   4a7a8:	ldrd	r2, [r7, #16]
   4a7ac:	cmp	r2, #0
   4a7b0:	sbcs	r1, r3, #0
   4a7b4:	movge	r5, #1
   4a7b8:	movge	r6, #0
   4a7bc:	blt	4a9d8 <fputs@plt+0x398e8>
   4a7c0:	ldr	ip, [sp, #12]
   4a7c4:	ldr	r1, [sp, #52]	; 0x34
   4a7c8:	add	sl, r9, r1
   4a7cc:	ldr	r1, [sp, #60]	; 0x3c
   4a7d0:	umull	r0, r1, sl, r1
   4a7d4:	mla	r1, sl, ip, r1
   4a7d8:	adds	ip, r0, #31
   4a7dc:	str	ip, [sp, #64]	; 0x40
   4a7e0:	adc	ip, r1, #0
   4a7e4:	str	ip, [sp, #68]	; 0x44
   4a7e8:	ldrd	sl, [sp, #64]	; 0x40
   4a7ec:	cmp	sl, r2
   4a7f0:	sbcs	ip, fp, r3
   4a7f4:	blt	4a800 <fputs@plt+0x39710>
   4a7f8:	adds	r2, r0, #32
   4a7fc:	adc	r3, r1, #0
   4a800:	add	r1, r7, #108	; 0x6c
   4a804:	add	r0, r7, #8
   4a808:	bl	39904 <fputs@plt+0x28814>
   4a80c:	mov	r3, #0
   4a810:	strb	r3, [r7, #47]	; 0x2f
   4a814:	cmp	r5, #0
   4a818:	ldr	sl, [r7, #68]	; 0x44
   4a81c:	beq	4a6cc <fputs@plt+0x395dc>
   4a820:	b	4a674 <fputs@plt+0x39584>
   4a824:	ldr	r3, [r7, #60]	; 0x3c
   4a828:	mov	r0, r7
   4a82c:	ldr	r2, [sp, #16]
   4a830:	add	r3, r3, #1
   4a834:	str	r3, [r7, #60]	; 0x3c
   4a838:	str	r2, [r7, #72]	; 0x48
   4a83c:	bl	1b3dc <fputs@plt+0xa2ec>
   4a840:	str	r5, [r7, #12]
   4a844:	b	4a74c <fputs@plt+0x3965c>
   4a848:	ldr	r3, [r7, #36]	; 0x24
   4a84c:	add	r3, r3, #24
   4a850:	mov	r0, r3
   4a854:	str	r3, [sp, #56]	; 0x38
   4a858:	bl	2bb84 <fputs@plt+0x1aa94>
   4a85c:	subs	r5, r0, #0
   4a860:	moveq	r6, #7
   4a864:	beq	4a18c <fputs@plt+0x3909c>
   4a868:	ldr	r3, [r7, #104]	; 0x68
   4a86c:	cmp	r3, #1
   4a870:	beq	4aa60 <fputs@plt+0x39970>
   4a874:	ldr	lr, [sp, #56]	; 0x38
   4a878:	sub	ip, r3, #2
   4a87c:	asr	r1, lr, #31
   4a880:	umull	r2, r3, ip, lr
   4a884:	mla	r3, ip, r1, r3
   4a888:	adds	ip, r2, #48	; 0x30
   4a88c:	adc	lr, r3, #0
   4a890:	ldr	r0, [r7, #8]
   4a894:	mov	r2, #8
   4a898:	mov	r1, r5
   4a89c:	ldr	r3, [r0]
   4a8a0:	stm	sp, {ip, lr}
   4a8a4:	ldr	r3, [r3, #8]
   4a8a8:	blx	r3
   4a8ac:	ldr	r3, [r5]
   4a8b0:	mov	r2, #0
   4a8b4:	mov	r6, r0
   4a8b8:	ldr	r1, [sp, #52]	; 0x34
   4a8bc:	ldr	r9, [r7, #104]	; 0x68
   4a8c0:	rev	r3, r3
   4a8c4:	str	r3, [r7, #76]	; 0x4c
   4a8c8:	ldr	r3, [r5, #4]
   4a8cc:	cmp	r1, r9
   4a8d0:	cmpcs	r0, r2
   4a8d4:	str	r2, [r7, #104]	; 0x68
   4a8d8:	rev	r3, r3
   4a8dc:	str	r3, [r7, #80]	; 0x50
   4a8e0:	bne	4a9c4 <fputs@plt+0x398d4>
   4a8e4:	ldr	r2, [sp, #56]	; 0x38
   4a8e8:	mov	r6, r1
   4a8ec:	str	r4, [sp, #76]	; 0x4c
   4a8f0:	str	r8, [sp, #80]	; 0x50
   4a8f4:	asr	r3, r2, #31
   4a8f8:	strd	r2, [sp, #24]
   4a8fc:	add	r3, r5, #24
   4a900:	str	r3, [sp, #52]	; 0x34
   4a904:	add	r3, sp, #112	; 0x70
   4a908:	str	r3, [sp, #72]	; 0x48
   4a90c:	ldr	ip, [sp, #24]
   4a910:	sub	r3, r9, #1
   4a914:	mov	r1, r5
   4a918:	ldr	r0, [r7, #8]
   4a91c:	ldr	r2, [sp, #56]	; 0x38
   4a920:	umull	sl, fp, r3, ip
   4a924:	ldr	ip, [sp, #28]
   4a928:	adds	r8, sl, #32
   4a92c:	mla	fp, r3, ip, fp
   4a930:	ldr	r3, [r0]
   4a934:	str	r8, [sp]
   4a938:	adc	r4, fp, #0
   4a93c:	str	r4, [sp, #4]
   4a940:	ldr	r3, [r3, #8]
   4a944:	blx	r3
   4a948:	cmp	r0, #0
   4a94c:	beq	4a960 <fputs@plt+0x39870>
   4a950:	mov	r6, r0
   4a954:	mov	r0, r5
   4a958:	bl	19898 <fputs@plt+0x87a8>
   4a95c:	b	4a18c <fputs@plt+0x3909c>
   4a960:	ldr	r1, [r5]
   4a964:	mov	r0, r7
   4a968:	add	r9, r9, #1
   4a96c:	ldr	r2, [r5, #4]
   4a970:	ldr	r3, [sp, #52]	; 0x34
   4a974:	rev	r1, r1
   4a978:	ldr	sl, [sp, #72]	; 0x48
   4a97c:	rev	r2, r2
   4a980:	str	sl, [sp]
   4a984:	bl	2019c <fputs@plt+0xf0ac>
   4a988:	ldr	r0, [r7, #8]
   4a98c:	mov	r2, #24
   4a990:	mov	r1, sl
   4a994:	ldr	r3, [r0]
   4a998:	str	r8, [sp]
   4a99c:	str	r4, [sp, #4]
   4a9a0:	ldr	r3, [r3, #12]
   4a9a4:	blx	r3
   4a9a8:	cmp	r6, r9
   4a9ac:	cmpcs	r0, #0
   4a9b0:	beq	4a90c <fputs@plt+0x3981c>
   4a9b4:	ldr	r4, [sp, #76]	; 0x4c
   4a9b8:	str	r6, [sp, #52]	; 0x34
   4a9bc:	mov	r6, r0
   4a9c0:	ldr	r8, [sp, #80]	; 0x50
   4a9c4:	mov	r0, r5
   4a9c8:	bl	19898 <fputs@plt+0x87a8>
   4a9cc:	cmp	r6, #0
   4a9d0:	beq	4a388 <fputs@plt+0x39298>
   4a9d4:	b	4a18c <fputs@plt+0x3909c>
   4a9d8:	ldr	sl, [r7, #68]	; 0x44
   4a9dc:	b	4a674 <fputs@plt+0x39584>
   4a9e0:	ldr	r3, [sp, #36]	; 0x24
   4a9e4:	ldr	r0, [sp, #92]	; 0x5c
   4a9e8:	and	r1, r3, #19
   4a9ec:	ldr	r3, [r0]
   4a9f0:	ldr	r3, [r3, #20]
   4a9f4:	blx	r3
   4a9f8:	ldrb	r3, [r7, #47]	; 0x2f
   4a9fc:	mov	r6, r0
   4aa00:	cmp	r3, #0
   4aa04:	bne	4aa20 <fputs@plt+0x39930>
   4aa08:	cmp	r0, #0
   4aa0c:	ldr	sl, [r7, #68]	; 0x44
   4aa10:	moveq	r9, r0
   4aa14:	streq	r9, [sp, #24]
   4aa18:	beq	4a674 <fputs@plt+0x39584>
   4aa1c:	b	4a18c <fputs@plt+0x3909c>
   4aa20:	ldrd	r2, [r7, #16]
   4aa24:	clz	r5, r0
   4aa28:	lsr	r5, r5, #5
   4aa2c:	str	r9, [sp, #24]
   4aa30:	cmp	r2, #0
   4aa34:	sbcs	r1, r3, #0
   4aa38:	bge	4a7c0 <fputs@plt+0x396d0>
   4aa3c:	b	4a814 <fputs@plt+0x39724>
   4aa40:	mov	r3, #1
   4aa44:	mov	r9, r7
   4aa48:	str	fp, [sp, #16]
   4aa4c:	ldr	r7, [sp, #24]
   4aa50:	str	r3, [sp, #24]
   4aa54:	ldr	r4, [sp, #36]	; 0x24
   4aa58:	ldr	r8, [sp, #40]	; 0x28
   4aa5c:	b	4a79c <fputs@plt+0x396ac>
   4aa60:	mov	ip, #24
   4aa64:	mov	lr, #0
   4aa68:	b	4a890 <fputs@plt+0x397a0>
   4aa6c:	mov	r2, #512	; 0x200
   4aa70:	mov	r3, #0
   4aa74:	mov	sl, r2
   4aa78:	mov	fp, r3
   4aa7c:	b	4a3d4 <fputs@plt+0x392e4>
   4aa80:	mov	r2, #4096	; 0x1000
   4aa84:	mov	r3, #0
   4aa88:	mov	sl, r2
   4aa8c:	mov	fp, r3
   4aa90:	b	4a3d4 <fputs@plt+0x392e4>
   4aa94:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4aa98:	mov	r4, r0
   4aa9c:	strd	r6, [sp, #8]
   4aaa0:	subs	r7, r3, #0
   4aaa4:	strd	r8, [sp, #16]
   4aaa8:	strd	sl, [sp, #24]
   4aaac:	mov	sl, r1
   4aab0:	str	lr, [sp, #32]
   4aab4:	sub	sp, sp, #44	; 0x2c
   4aab8:	add	r3, sp, #36	; 0x24
   4aabc:	ldr	r6, [r0, #72]	; 0x48
   4aac0:	mov	r1, r3
   4aac4:	str	r2, [sp, #8]
   4aac8:	mov	r2, #4
   4aacc:	str	r3, [sp, #20]
   4aad0:	ldr	r3, [r0, #68]	; 0x44
   4aad4:	ldrd	r8, [sl]
   4aad8:	ldr	fp, [r0, #208]	; 0xd0
   4aadc:	movne	r6, r3
   4aae0:	ldr	r3, [r6]
   4aae4:	mov	r0, r6
   4aae8:	strd	r8, [sp]
   4aaec:	str	fp, [sp, #16]
   4aaf0:	ldr	r3, [r3, #8]
   4aaf4:	blx	r3
   4aaf8:	subs	r5, r0, #0
   4aafc:	bne	4ad48 <fputs@plt+0x39c58>
   4ab00:	ldm	sl, {r3, lr}
   4ab04:	mov	r1, fp
   4ab08:	mov	r0, r6
   4ab0c:	ldr	ip, [r6]
   4ab10:	ldr	r2, [r4, #160]	; 0xa0
   4ab14:	adds	r3, r3, #4
   4ab18:	adc	lr, lr, #0
   4ab1c:	ldr	fp, [sp, #36]	; 0x24
   4ab20:	stm	sp, {r3, lr}
   4ab24:	ldr	r3, [ip, #8]
   4ab28:	blx	r3
   4ab2c:	subs	r5, r0, #0
   4ab30:	bne	4ad48 <fputs@plt+0x39c58>
   4ab34:	ldr	r0, [r4, #160]	; 0xa0
   4ab38:	rev	fp, fp
   4ab3c:	ldrd	r2, [sl]
   4ab40:	add	r1, r0, #4
   4ab44:	add	r1, r1, r7, lsl #2
   4ab48:	adds	r8, r2, r1
   4ab4c:	adc	r9, r3, r1, asr #31
   4ab50:	cmp	fp, #0
   4ab54:	strd	r8, [sl]
   4ab58:	beq	4ad70 <fputs@plt+0x39c80>
   4ab5c:	ldr	r1, [pc, #920]	; 4aefc <fputs@plt+0x39e0c>
   4ab60:	add	r1, pc, r1
   4ab64:	ldr	r1, [r1, #272]	; 0x110
   4ab68:	sdiv	r0, r1, r0
   4ab6c:	add	r0, r0, #1
   4ab70:	cmp	r0, fp
   4ab74:	beq	4ad70 <fputs@plt+0x39c80>
   4ab78:	ldr	r1, [r4, #28]
   4ab7c:	cmp	r1, fp
   4ab80:	bcc	4ad48 <fputs@plt+0x39c58>
   4ab84:	ldr	r0, [sp, #8]
   4ab88:	cmp	r0, #0
   4ab8c:	beq	4ad78 <fputs@plt+0x39c88>
   4ab90:	mov	r1, fp
   4ab94:	strd	r8, [sp, #24]
   4ab98:	bl	1ab2c <fputs@plt+0x9a3c>
   4ab9c:	cmp	r0, #0
   4aba0:	ldrd	r8, [sp, #24]
   4aba4:	bne	4ad48 <fputs@plt+0x39c58>
   4aba8:	cmp	r7, #0
   4abac:	beq	4ac3c <fputs@plt+0x39b4c>
   4abb0:	subs	r1, r8, #4
   4abb4:	ldr	ip, [r6]
   4abb8:	mov	r0, r6
   4abbc:	sbc	r3, r9, #0
   4abc0:	mov	r2, #4
   4abc4:	ldr	r8, [sp, #20]
   4abc8:	stm	sp, {r1, r3}
   4abcc:	ldr	r3, [ip, #8]
   4abd0:	mov	r1, r8
   4abd4:	blx	r3
   4abd8:	cmp	r0, #0
   4abdc:	bne	4ad68 <fputs@plt+0x39c78>
   4abe0:	ldr	r0, [sp, #36]	; 0x24
   4abe4:	ldr	r3, [sp, #80]	; 0x50
   4abe8:	cmp	r3, #0
   4abec:	bne	4ac30 <fputs@plt+0x39b40>
   4abf0:	ldr	r2, [r4, #52]	; 0x34
   4abf4:	ldr	r3, [r4, #160]	; 0xa0
   4abf8:	sub	r3, r3, #200	; 0xc8
   4abfc:	cmp	r3, #0
   4ac00:	ble	4ac24 <fputs@plt+0x39b34>
   4ac04:	ldr	r9, [sp, #16]
   4ac08:	ldrb	r1, [r9, r3]
   4ac0c:	sub	r3, r3, #200	; 0xc8
   4ac10:	cmp	r3, #0
   4ac14:	add	r2, r2, r1
   4ac18:	bgt	4ac08 <fputs@plt+0x39b18>
   4ac1c:	str	r9, [sp, #16]
   4ac20:	str	r8, [sp, #20]
   4ac24:	rev	r0, r0
   4ac28:	cmp	r0, r2
   4ac2c:	bne	4ad70 <fputs@plt+0x39c80>
   4ac30:	ldr	r3, [sp, #8]
   4ac34:	cmp	r3, #0
   4ac38:	beq	4ac50 <fputs@plt+0x39b60>
   4ac3c:	mov	r1, fp
   4ac40:	ldr	r0, [sp, #8]
   4ac44:	bl	269d0 <fputs@plt+0x158e0>
   4ac48:	cmp	r0, #0
   4ac4c:	bne	4ad68 <fputs@plt+0x39c78>
   4ac50:	cmp	fp, #1
   4ac54:	bne	4ac6c <fputs@plt+0x39b7c>
   4ac58:	ldr	r3, [sp, #16]
   4ac5c:	ldrsh	r2, [r4, #150]	; 0x96
   4ac60:	ldrb	r3, [r3, #20]
   4ac64:	cmp	r2, r3
   4ac68:	strhne	r3, [r4, #150]	; 0x96
   4ac6c:	ldr	r3, [r4, #216]	; 0xd8
   4ac70:	cmp	r3, #0
   4ac74:	beq	4aea0 <fputs@plt+0x39db0>
   4ac78:	ldr	r1, [r4, #64]	; 0x40
   4ac7c:	mov	r3, #0
   4ac80:	cmp	r7, r3
   4ac84:	ldr	ip, [r1]
   4ac88:	str	r3, [sp, #36]	; 0x24
   4ac8c:	beq	4ada0 <fputs@plt+0x39cb0>
   4ac90:	ldrb	r3, [r4, #7]
   4ac94:	cmp	r3, #0
   4ac98:	movne	r3, #1
   4ac9c:	beq	4ad84 <fputs@plt+0x39c94>
   4aca0:	cmp	ip, #0
   4aca4:	beq	4ae30 <fputs@plt+0x39d40>
   4aca8:	ldrb	r2, [r4, #17]
   4acac:	sub	r2, r2, #1
   4acb0:	cmp	r2, #2
   4acb4:	movls	r3, #0
   4acb8:	andhi	r3, r3, #1
   4acbc:	cmp	r3, #0
   4acc0:	bne	4ae38 <fputs@plt+0x39d48>
   4acc4:	ldr	r3, [sp, #36]	; 0x24
   4acc8:	eor	r2, r7, #1
   4accc:	cmp	r3, #0
   4acd0:	movne	r2, #0
   4acd4:	andeq	r2, r2, #1
   4acd8:	cmp	r2, #0
   4acdc:	bne	4adac <fputs@plt+0x39cbc>
   4ace0:	cmp	r3, #0
   4ace4:	beq	4ad48 <fputs@plt+0x39c58>
   4ace8:	ldr	r6, [r3, #4]
   4acec:	ldr	r1, [sp, #16]
   4acf0:	ldr	r2, [r4, #160]	; 0xa0
   4acf4:	mov	r0, r6
   4acf8:	bl	10f58 <memcpy@plt>
   4acfc:	ldr	r0, [sp, #36]	; 0x24
   4ad00:	ldr	r3, [r4, #204]	; 0xcc
   4ad04:	blx	r3
   4ad08:	cmp	r7, #0
   4ad0c:	beq	4ad38 <fputs@plt+0x39c48>
   4ad10:	ldr	r3, [sp, #80]	; 0x50
   4ad14:	cmp	r3, #0
   4ad18:	beq	4ad30 <fputs@plt+0x39c40>
   4ad1c:	ldrd	r0, [sl]
   4ad20:	ldrd	r2, [r4, #88]	; 0x58
   4ad24:	cmp	r2, r0
   4ad28:	sbcs	r3, r3, r1
   4ad2c:	blt	4ad38 <fputs@plt+0x39c48>
   4ad30:	ldr	r0, [sp, #36]	; 0x24
   4ad34:	bl	1ac10 <fputs@plt+0x9b20>
   4ad38:	cmp	fp, #1
   4ad3c:	beq	4aed8 <fputs@plt+0x39de8>
   4ad40:	ldr	r0, [sp, #36]	; 0x24
   4ad44:	bl	14e4c <fputs@plt+0x3d5c>
   4ad48:	mov	r0, r5
   4ad4c:	add	sp, sp, #44	; 0x2c
   4ad50:	ldrd	r4, [sp]
   4ad54:	ldrd	r6, [sp, #8]
   4ad58:	ldrd	r8, [sp, #16]
   4ad5c:	ldrd	sl, [sp, #24]
   4ad60:	add	sp, sp, #32
   4ad64:	pop	{pc}		; (ldr pc, [sp], #4)
   4ad68:	mov	r5, r0
   4ad6c:	b	4ad48 <fputs@plt+0x39c58>
   4ad70:	mov	r5, #101	; 0x65
   4ad74:	b	4ad48 <fputs@plt+0x39c58>
   4ad78:	cmp	r7, #0
   4ad7c:	bne	4abb0 <fputs@plt+0x39ac0>
   4ad80:	b	4ac50 <fputs@plt+0x39b60>
   4ad84:	ldrd	r2, [sl]
   4ad88:	ldrd	r8, [r4, #88]	; 0x58
   4ad8c:	cmp	r8, r2
   4ad90:	sbcs	r3, r9, r3
   4ad94:	movge	r3, #1
   4ad98:	movlt	r3, #0
   4ad9c:	b	4aca0 <fputs@plt+0x39bb0>
   4ada0:	cmp	ip, #0
   4ada4:	movne	r3, #1
   4ada8:	bne	4aca8 <fputs@plt+0x39bb8>
   4adac:	ldrb	ip, [r4, #21]
   4adb0:	mov	r3, #1
   4adb4:	mov	r1, fp
   4adb8:	mov	r0, r4
   4adbc:	ldr	r2, [sp, #20]
   4adc0:	orr	ip, ip, #2
   4adc4:	strb	ip, [r4, #21]
   4adc8:	bl	4c740 <fputs@plt+0x3b650>
   4adcc:	ldrb	r3, [r4, #21]
   4add0:	subs	r7, r0, #0
   4add4:	movne	r5, r7
   4add8:	bic	r3, r3, #2
   4addc:	strb	r3, [r4, #21]
   4ade0:	bne	4ad48 <fputs@plt+0x39c58>
   4ade4:	ldr	r3, [sp, #36]	; 0x24
   4ade8:	ldrh	r2, [r3, #24]
   4adec:	mov	r0, r3
   4adf0:	bic	r2, r2, #16
   4adf4:	strh	r2, [r3, #24]
   4adf8:	bl	14f28 <fputs@plt+0x3e38>
   4adfc:	ldr	r3, [sp, #36]	; 0x24
   4ae00:	cmp	r3, #0
   4ae04:	beq	4ad48 <fputs@plt+0x39c58>
   4ae08:	ldr	r6, [r3, #4]
   4ae0c:	mov	r5, r7
   4ae10:	ldr	r1, [sp, #16]
   4ae14:	ldr	r2, [r4, #160]	; 0xa0
   4ae18:	mov	r0, r6
   4ae1c:	bl	10f58 <memcpy@plt>
   4ae20:	ldr	r0, [sp, #36]	; 0x24
   4ae24:	ldr	r3, [r4, #204]	; 0xcc
   4ae28:	blx	r3
   4ae2c:	b	4ad38 <fputs@plt+0x39c48>
   4ae30:	ldr	r3, [sp, #36]	; 0x24
   4ae34:	b	4ace0 <fputs@plt+0x39bf0>
   4ae38:	ldr	r2, [r4, #160]	; 0xa0
   4ae3c:	sub	r3, fp, #1
   4ae40:	mov	r0, r1
   4ae44:	ldr	r1, [sp, #16]
   4ae48:	umull	r8, r9, r3, r2
   4ae4c:	strd	r8, [sp, #8]
   4ae50:	asr	r9, r2, #31
   4ae54:	ldr	r5, [sp, #12]
   4ae58:	mla	r3, r3, r9, r5
   4ae5c:	str	r3, [sp, #12]
   4ae60:	ldrd	r8, [sp, #8]
   4ae64:	strd	r8, [sp]
   4ae68:	ldr	r3, [ip, #12]
   4ae6c:	blx	r3
   4ae70:	ldr	r3, [r4, #36]	; 0x24
   4ae74:	mov	r5, r0
   4ae78:	ldr	r0, [r4, #96]	; 0x60
   4ae7c:	cmp	r3, fp
   4ae80:	strcc	fp, [r4, #36]	; 0x24
   4ae84:	cmp	r0, #0
   4ae88:	beq	4ae30 <fputs@plt+0x39d40>
   4ae8c:	mov	r1, fp
   4ae90:	ldr	r2, [sp, #16]
   4ae94:	bl	49f90 <fputs@plt+0x38ea0>
   4ae98:	ldr	r3, [sp, #36]	; 0x24
   4ae9c:	b	4ace0 <fputs@plt+0x39bf0>
   4aea0:	mov	r1, fp
   4aea4:	add	r0, r4, #212	; 0xd4
   4aea8:	bl	1e7f4 <fputs@plt+0xd704>
   4aeac:	ldr	r1, [r4, #64]	; 0x40
   4aeb0:	cmp	r7, #0
   4aeb4:	ldr	ip, [r1]
   4aeb8:	str	r0, [sp, #36]	; 0x24
   4aebc:	bne	4ac90 <fputs@plt+0x39ba0>
   4aec0:	cmp	r0, #0
   4aec4:	beq	4ada0 <fputs@plt+0x39cb0>
   4aec8:	ldrh	r3, [r0, #24]
   4aecc:	eor	r3, r3, #8
   4aed0:	ubfx	r3, r3, #3, #1
   4aed4:	b	4aca0 <fputs@plt+0x39bb0>
   4aed8:	ldr	ip, [r6, #24]!
   4aedc:	ldr	r0, [r6, #4]
   4aee0:	ldr	r1, [r6, #8]
   4aee4:	ldr	r2, [r6, #12]
   4aee8:	str	ip, [r4, #112]	; 0x70
   4aeec:	str	r0, [r4, #116]	; 0x74
   4aef0:	str	r1, [r4, #120]	; 0x78
   4aef4:	str	r2, [r4, #124]	; 0x7c
   4aef8:	b	4ad40 <fputs@plt+0x39c50>
   4aefc:	andeq	r4, r6, r8, lsl r6
   4af00:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4af04:	mov	r4, r0
   4af08:	mov	r2, #0
   4af0c:	ldr	r0, [r0, #68]	; 0x44
   4af10:	mov	r3, #1
   4af14:	strd	r6, [sp, #8]
   4af18:	strd	r8, [sp, #16]
   4af1c:	mov	r9, r1
   4af20:	strd	sl, [sp, #24]
   4af24:	str	lr, [sp, #32]
   4af28:	sub	sp, sp, #84	; 0x54
   4af2c:	ldr	r6, [r4]
   4af30:	add	r1, sp, #64	; 0x40
   4af34:	strd	r2, [sp, #52]	; 0x34
   4af38:	ldr	r3, [r0]
   4af3c:	ldr	r3, [r3, #24]
   4af40:	blx	r3
   4af44:	subs	r5, r0, #0
   4af48:	beq	4af7c <fputs@plt+0x39e8c>
   4af4c:	ldrb	r3, [r4, #13]
   4af50:	strb	r3, [r4, #19]
   4af54:	mov	r0, r4
   4af58:	bl	1b1f0 <fputs@plt+0xa100>
   4af5c:	mov	r0, r5
   4af60:	add	sp, sp, #84	; 0x54
   4af64:	ldrd	r4, [sp]
   4af68:	ldrd	r6, [sp, #8]
   4af6c:	ldrd	r8, [sp, #16]
   4af70:	ldrd	sl, [sp, #24]
   4af74:	add	sp, sp, #32
   4af78:	pop	{pc}		; (ldr pc, [sp], #4)
   4af7c:	ldr	r3, [r4]
   4af80:	ldr	r0, [r4, #68]	; 0x44
   4af84:	ldr	r7, [r4, #208]	; 0xd0
   4af88:	ldr	r2, [r3, #8]
   4af8c:	mov	r1, r7
   4af90:	add	r2, r2, #1
   4af94:	bl	190a0 <fputs@plt+0x7fb0>
   4af98:	subs	r5, r0, #0
   4af9c:	bne	4af4c <fputs@plt+0x39e5c>
   4afa0:	ldrb	r3, [r7]
   4afa4:	cmp	r3, #0
   4afa8:	bne	4b164 <fputs@plt+0x3a074>
   4afac:	ldr	r3, [sp, #56]	; 0x38
   4afb0:	cmp	r3, #0
   4afb4:	beq	4b19c <fputs@plt+0x3a0ac>
   4afb8:	ldrd	r2, [sp, #64]	; 0x40
   4afbc:	add	ip, sp, #52	; 0x34
   4afc0:	mov	r0, #0
   4afc4:	mov	r1, #0
   4afc8:	mov	fp, r4
   4afcc:	mov	sl, r9
   4afd0:	mov	r8, #0
   4afd4:	str	ip, [sp, #32]
   4afd8:	add	ip, sp, #48	; 0x30
   4afdc:	strd	r0, [fp, #80]!	; 0x50
   4afe0:	str	ip, [sp, #20]
   4afe4:	ldr	r0, [sp, #20]
   4afe8:	mov	r1, r9
   4afec:	ldr	ip, [sp, #32]
   4aff0:	stm	sp, {r0, ip}
   4aff4:	mov	r0, r4
   4aff8:	bl	27274 <fputs@plt+0x16184>
   4affc:	cmp	r0, #0
   4b000:	bne	4b444 <fputs@plt+0x3a354>
   4b004:	ldr	r0, [sp, #48]	; 0x30
   4b008:	mov	r7, #0
   4b00c:	ldr	r3, [r4, #156]	; 0x9c
   4b010:	cmn	r0, #1
   4b014:	mov	r6, r3
   4b018:	bne	4b03c <fputs@plt+0x39f4c>
   4b01c:	ldrd	r0, [sp, #64]	; 0x40
   4b020:	ldr	r2, [r4, #160]	; 0xa0
   4b024:	subs	r0, r0, r3
   4b028:	sbc	r1, r1, r7
   4b02c:	add	r2, r2, #8
   4b030:	asr	r3, r2, #31
   4b034:	bl	93a40 <fputs@plt+0x82950>
   4b038:	str	r0, [sp, #48]	; 0x30
   4b03c:	orrs	r3, r9, r0
   4b040:	ldrd	r2, [r4, #80]	; 0x50
   4b044:	strd	r2, [sp, #8]
   4b048:	beq	4b0d8 <fputs@plt+0x39fe8>
   4b04c:	ldrd	r2, [sp, #8]
   4b050:	cmp	r7, r3
   4b054:	cmpeq	r6, r2
   4b058:	beq	4b114 <fputs@plt+0x3a024>
   4b05c:	ldr	r3, [sp, #48]	; 0x30
   4b060:	cmp	r3, #0
   4b064:	beq	4b0d0 <fputs@plt+0x39fe0>
   4b068:	cmp	sl, #0
   4b06c:	beq	4b078 <fputs@plt+0x39f88>
   4b070:	mov	r0, r4
   4b074:	bl	1e9c0 <fputs@plt+0xd8d0>
   4b078:	mov	r6, #0
   4b07c:	b	4b090 <fputs@plt+0x39fa0>
   4b080:	ldr	r3, [sp, #48]	; 0x30
   4b084:	add	r5, r5, #1
   4b088:	cmp	r3, r6
   4b08c:	bls	4b0cc <fputs@plt+0x39fdc>
   4b090:	mov	r3, #1
   4b094:	mov	r2, #0
   4b098:	str	r8, [sp]
   4b09c:	mov	r1, fp
   4b0a0:	mov	r0, r4
   4b0a4:	bl	4aa94 <fputs@plt+0x399a4>
   4b0a8:	cmp	r0, #0
   4b0ac:	add	r6, r6, #1
   4b0b0:	beq	4b080 <fputs@plt+0x39f90>
   4b0b4:	cmp	r0, #101	; 0x65
   4b0b8:	bne	4b48c <fputs@plt+0x3a39c>
   4b0bc:	ldrd	r2, [sp, #64]	; 0x40
   4b0c0:	mov	sl, #0
   4b0c4:	strd	r2, [r4, #80]	; 0x50
   4b0c8:	b	4afe4 <fputs@plt+0x39ef4>
   4b0cc:	mov	sl, r0
   4b0d0:	ldrd	r2, [sp, #64]	; 0x40
   4b0d4:	b	4afe4 <fputs@plt+0x39ef4>
   4b0d8:	ldr	r3, [r4, #88]	; 0x58
   4b0dc:	ldr	r2, [r4, #92]	; 0x5c
   4b0e0:	ldrd	r0, [sp, #8]
   4b0e4:	adds	r3, r6, r3
   4b0e8:	str	r3, [sp, #24]
   4b0ec:	adc	r3, r7, r2
   4b0f0:	str	r3, [sp, #28]
   4b0f4:	ldrd	r2, [sp, #24]
   4b0f8:	cmp	r3, r1
   4b0fc:	cmpeq	r2, r0
   4b100:	beq	4b134 <fputs@plt+0x3a044>
   4b104:	ldrd	r2, [sp, #8]
   4b108:	cmp	r7, r3
   4b10c:	cmpeq	r6, r2
   4b110:	bne	4b0d0 <fputs@plt+0x39fe0>
   4b114:	mov	r0, r4
   4b118:	ldr	r1, [sp, #52]	; 0x34
   4b11c:	bl	17c58 <fputs@plt+0x6b68>
   4b120:	cmp	r0, #0
   4b124:	bne	4b518 <fputs@plt+0x3a428>
   4b128:	ldr	r3, [sp, #52]	; 0x34
   4b12c:	str	r3, [r4, #28]
   4b130:	b	4b05c <fputs@plt+0x39f6c>
   4b134:	ldr	r2, [sp, #8]
   4b138:	ldr	r3, [r4, #160]	; 0xa0
   4b13c:	ldrd	r0, [sp, #64]	; 0x40
   4b140:	ldr	ip, [sp, #12]
   4b144:	add	r3, r3, #8
   4b148:	subs	r0, r0, r2
   4b14c:	mov	r2, r3
   4b150:	asr	r3, r3, #31
   4b154:	sbc	r1, r1, ip
   4b158:	bl	93a40 <fputs@plt+0x82950>
   4b15c:	str	r0, [sp, #48]	; 0x30
   4b160:	b	4b04c <fputs@plt+0x39f5c>
   4b164:	add	r3, sp, #56	; 0x38
   4b168:	mov	r0, r6
   4b16c:	ldr	r6, [r6, #32]
   4b170:	mov	r2, r5
   4b174:	mov	r1, r7
   4b178:	blx	r6
   4b17c:	cmp	r0, #0
   4b180:	ldrbne	r3, [r4, #13]
   4b184:	movne	r5, r0
   4b188:	strbne	r3, [r4, #19]
   4b18c:	bne	4af54 <fputs@plt+0x39e64>
   4b190:	ldr	r3, [sp, #56]	; 0x38
   4b194:	cmp	r3, #0
   4b198:	bne	4afb8 <fputs@plt+0x39ec8>
   4b19c:	ldrb	r2, [r4, #13]
   4b1a0:	ldr	r3, [r4]
   4b1a4:	ldr	r0, [r4, #68]	; 0x44
   4b1a8:	strb	r2, [r4, #19]
   4b1ac:	ldr	r6, [r4, #208]	; 0xd0
   4b1b0:	ldr	r2, [r3, #8]
   4b1b4:	mov	r1, r6
   4b1b8:	add	r2, r2, #1
   4b1bc:	bl	190a0 <fputs@plt+0x7fb0>
   4b1c0:	subs	r8, r0, #0
   4b1c4:	movne	r5, r8
   4b1c8:	bne	4af54 <fputs@plt+0x39e64>
   4b1cc:	mov	r9, r8
   4b1d0:	ldrb	r3, [r4, #17]
   4b1d4:	sub	r3, r3, #1
   4b1d8:	cmp	r3, #2
   4b1dc:	bls	4b1f4 <fputs@plt+0x3a104>
   4b1e0:	mov	r1, #0
   4b1e4:	mov	r0, r4
   4b1e8:	bl	1b2f0 <fputs@plt+0xa200>
   4b1ec:	subs	r5, r0, #0
   4b1f0:	bne	4b468 <fputs@plt+0x3a378>
   4b1f4:	ldrb	r1, [r6]
   4b1f8:	mov	r2, #0
   4b1fc:	mov	r0, r4
   4b200:	subs	r1, r1, r2
   4b204:	movne	r1, #1
   4b208:	bl	1eba0 <fputs@plt+0xdab0>
   4b20c:	subs	r5, r0, #0
   4b210:	bne	4b468 <fputs@plt+0x3a378>
   4b214:	ldrb	r3, [r6]
   4b218:	cmp	r3, #0
   4b21c:	beq	4b468 <fputs@plt+0x3a378>
   4b220:	ldr	r5, [sp, #56]	; 0x38
   4b224:	cmp	r5, #0
   4b228:	beq	4b468 <fputs@plt+0x3a378>
   4b22c:	ldr	r7, [r4]
   4b230:	ldr	r0, [r7, #4]
   4b234:	lsl	r0, r0, #1
   4b238:	asr	r1, r0, #31
   4b23c:	bl	2601c <fputs@plt+0x14f2c>
   4b240:	subs	r3, r0, #0
   4b244:	str	r3, [sp, #8]
   4b248:	beq	4b52c <fputs@plt+0x3a43c>
   4b24c:	ldr	r2, [r7, #4]
   4b250:	mov	sl, #0
   4b254:	movw	r3, #16385	; 0x4001
   4b258:	mov	r1, r6
   4b25c:	str	sl, [sp]
   4b260:	ldr	r5, [r7, #24]
   4b264:	str	r2, [sp, #20]
   4b268:	mov	r2, r0
   4b26c:	mov	r0, r7
   4b270:	blx	r5
   4b274:	subs	r5, r0, #0
   4b278:	bne	4b4d8 <fputs@plt+0x3a3e8>
   4b27c:	ldr	r3, [sp, #8]
   4b280:	add	r1, sp, #72	; 0x48
   4b284:	ldr	r0, [sp, #8]
   4b288:	ldr	r3, [r3]
   4b28c:	ldr	r3, [r3, #24]
   4b290:	blx	r3
   4b294:	subs	r5, r0, #0
   4b298:	bne	4b4d8 <fputs@plt+0x3a3e8>
   4b29c:	ldr	r1, [r7, #8]
   4b2a0:	ldrd	r2, [sp, #72]	; 0x48
   4b2a4:	add	r1, r1, #1
   4b2a8:	adds	sl, r2, r1
   4b2ac:	str	r1, [sp, #40]	; 0x28
   4b2b0:	adc	fp, r3, r1, asr #31
   4b2b4:	adds	r0, sl, #1
   4b2b8:	adc	r1, fp, #0
   4b2bc:	bl	21a40 <fputs@plt+0x10950>
   4b2c0:	subs	r3, r0, #0
   4b2c4:	mov	fp, r3
   4b2c8:	str	r3, [sp, #36]	; 0x24
   4b2cc:	beq	4b598 <fputs@plt+0x3a4a8>
   4b2d0:	ldr	r0, [sp, #8]
   4b2d4:	mov	r2, #0
   4b2d8:	mov	r3, #0
   4b2dc:	mov	r1, fp
   4b2e0:	ldr	sl, [sp, #72]	; 0x48
   4b2e4:	ldr	ip, [r0]
   4b2e8:	strd	r2, [sp]
   4b2ec:	mov	r2, sl
   4b2f0:	ldr	r3, [ip, #8]
   4b2f4:	blx	r3
   4b2f8:	subs	r5, r0, #0
   4b2fc:	bne	4b4dc <fputs@plt+0x3a3ec>
   4b300:	ldr	r3, [sp, #72]	; 0x48
   4b304:	strb	r5, [fp, r3]
   4b308:	ldrd	r2, [sp, #72]	; 0x48
   4b30c:	cmp	r2, #1
   4b310:	sbcs	r3, r3, #0
   4b314:	blt	4b554 <fputs@plt+0x3a464>
   4b318:	ldr	r3, [sp, #8]
   4b31c:	add	sl, sl, #1
   4b320:	add	r0, sp, #60	; 0x3c
   4b324:	add	r1, fp, sl
   4b328:	mov	sl, fp
   4b32c:	str	r4, [sp, #24]
   4b330:	ldr	r2, [sp, #20]
   4b334:	str	r9, [sp, #20]
   4b338:	str	r8, [sp, #32]
   4b33c:	mov	r8, r1
   4b340:	str	r5, [sp, #44]	; 0x2c
   4b344:	add	r2, r3, r2
   4b348:	mov	r3, fp
   4b34c:	mov	r9, r2
   4b350:	mov	fp, r0
   4b354:	mov	r4, r3
   4b358:	b	4b388 <fputs@plt+0x3a298>
   4b35c:	mov	r0, sl
   4b360:	bl	10f34 <strlen@plt>
   4b364:	bic	r1, r0, #-1073741824	; 0xc0000000
   4b368:	add	r1, r1, #1
   4b36c:	ldrd	r2, [sp, #72]	; 0x48
   4b370:	add	sl, sl, r1
   4b374:	sub	r0, sl, r4
   4b378:	asr	r1, r0, #31
   4b37c:	cmp	r0, r2
   4b380:	sbcs	r3, r1, r3
   4b384:	bge	4b548 <fputs@plt+0x3a458>
   4b388:	mov	r3, fp
   4b38c:	mov	r2, #0
   4b390:	ldr	r5, [r7, #32]
   4b394:	mov	r1, sl
   4b398:	mov	r0, r7
   4b39c:	blx	r5
   4b3a0:	subs	r5, r0, #0
   4b3a4:	bne	4b538 <fputs@plt+0x3a448>
   4b3a8:	ldr	r3, [sp, #60]	; 0x3c
   4b3ac:	cmp	r3, #0
   4b3b0:	beq	4b434 <fputs@plt+0x3a344>
   4b3b4:	movw	r3, #2049	; 0x801
   4b3b8:	mov	r2, r9
   4b3bc:	str	r5, [sp]
   4b3c0:	mov	r1, sl
   4b3c4:	mov	r0, r7
   4b3c8:	ldr	r5, [r7, #24]
   4b3cc:	blx	r5
   4b3d0:	subs	r5, r0, #0
   4b3d4:	bne	4b538 <fputs@plt+0x3a448>
   4b3d8:	mov	r1, r8
   4b3dc:	mov	r0, r9
   4b3e0:	ldr	r2, [sp, #40]	; 0x28
   4b3e4:	bl	190a0 <fputs@plt+0x7fb0>
   4b3e8:	ldr	r3, [r9]
   4b3ec:	mov	r5, r0
   4b3f0:	cmp	r3, #0
   4b3f4:	beq	4b40c <fputs@plt+0x3a31c>
   4b3f8:	mov	r0, r9
   4b3fc:	ldr	r3, [r3, #4]
   4b400:	blx	r3
   4b404:	ldr	r3, [sp, #44]	; 0x2c
   4b408:	str	r3, [r9]
   4b40c:	cmp	r5, #0
   4b410:	bne	4b538 <fputs@plt+0x3a448>
   4b414:	ldrb	r3, [r8]
   4b418:	cmp	r3, #0
   4b41c:	beq	4b434 <fputs@plt+0x3a344>
   4b420:	mov	r1, r6
   4b424:	mov	r0, r8
   4b428:	bl	110cc <strcmp@plt>
   4b42c:	subs	r5, r0, #0
   4b430:	beq	4b538 <fputs@plt+0x3a448>
   4b434:	cmp	sl, #0
   4b438:	bne	4b35c <fputs@plt+0x3a26c>
   4b43c:	mov	r1, #1
   4b440:	b	4b36c <fputs@plt+0x3a27c>
   4b444:	cmp	r5, #0
   4b448:	ldrb	r3, [r4, #13]
   4b44c:	andne	r9, r9, #1
   4b450:	moveq	r9, #0
   4b454:	cmp	r0, #101	; 0x65
   4b458:	beq	4b4a8 <fputs@plt+0x3a3b8>
   4b45c:	mov	r8, r5
   4b460:	mov	r5, r0
   4b464:	strb	r3, [r4, #19]
   4b468:	cmp	r9, #0
   4b46c:	beq	4af54 <fputs@plt+0x39e64>
   4b470:	ldr	r1, [pc, #296]	; 4b5a0 <fputs@plt+0x3a4b0>
   4b474:	mov	r2, r8
   4b478:	movw	r0, #539	; 0x21b
   4b47c:	ldr	r3, [r4, #180]	; 0xb4
   4b480:	add	r1, pc, r1
   4b484:	bl	36384 <fputs@plt+0x25294>
   4b488:	b	4af54 <fputs@plt+0x39e64>
   4b48c:	cmp	r5, #0
   4b490:	movw	r2, #522	; 0x20a
   4b494:	ldrb	r3, [r4, #13]
   4b498:	andne	r9, r9, #1
   4b49c:	moveq	r9, #0
   4b4a0:	cmp	r0, r2
   4b4a4:	bne	4b45c <fputs@plt+0x3a36c>
   4b4a8:	strb	r3, [r4, #19]
   4b4ac:	mov	r8, r5
   4b4b0:	ldr	r3, [r4]
   4b4b4:	ldr	r0, [r4, #68]	; 0x44
   4b4b8:	ldr	r6, [r4, #208]	; 0xd0
   4b4bc:	ldr	r2, [r3, #8]
   4b4c0:	mov	r1, r6
   4b4c4:	add	r2, r2, #1
   4b4c8:	bl	190a0 <fputs@plt+0x7fb0>
   4b4cc:	subs	r5, r0, #0
   4b4d0:	beq	4b1d0 <fputs@plt+0x3a0e0>
   4b4d4:	b	4b468 <fputs@plt+0x3a378>
   4b4d8:	str	sl, [sp, #36]	; 0x24
   4b4dc:	ldr	r0, [sp, #36]	; 0x24
   4b4e0:	bl	19898 <fputs@plt+0x87a8>
   4b4e4:	ldr	r3, [sp, #8]
   4b4e8:	ldr	r3, [r3]
   4b4ec:	cmp	r3, #0
   4b4f0:	beq	4b50c <fputs@plt+0x3a41c>
   4b4f4:	ldr	r3, [r3, #4]
   4b4f8:	ldr	r0, [sp, #8]
   4b4fc:	blx	r3
   4b500:	ldr	r2, [sp, #8]
   4b504:	mov	r3, #0
   4b508:	str	r3, [r2]
   4b50c:	ldr	r0, [sp, #8]
   4b510:	bl	19898 <fputs@plt+0x87a8>
   4b514:	b	4b468 <fputs@plt+0x3a378>
   4b518:	cmp	r5, #0
   4b51c:	ldrb	r3, [r4, #13]
   4b520:	andne	r9, r9, #1
   4b524:	moveq	r9, #0
   4b528:	b	4b45c <fputs@plt+0x3a36c>
   4b52c:	bl	19898 <fputs@plt+0x87a8>
   4b530:	mov	r5, #7
   4b534:	b	4b468 <fputs@plt+0x3a378>
   4b538:	ldr	r9, [sp, #20]
   4b53c:	ldr	r4, [sp, #24]
   4b540:	ldr	r8, [sp, #32]
   4b544:	b	4b4dc <fputs@plt+0x3a3ec>
   4b548:	ldr	r9, [sp, #20]
   4b54c:	ldr	r4, [sp, #24]
   4b550:	ldr	r8, [sp, #32]
   4b554:	ldr	r3, [sp, #8]
   4b558:	ldr	r3, [r3]
   4b55c:	cmp	r3, #0
   4b560:	beq	4b57c <fputs@plt+0x3a48c>
   4b564:	ldr	r3, [r3, #4]
   4b568:	ldr	r0, [sp, #8]
   4b56c:	blx	r3
   4b570:	ldr	r2, [sp, #8]
   4b574:	mov	r3, #0
   4b578:	str	r3, [r2]
   4b57c:	mov	r1, r6
   4b580:	mov	r0, r7
   4b584:	ldr	r3, [r7, #28]
   4b588:	mov	r2, #0
   4b58c:	blx	r3
   4b590:	mov	r5, r0
   4b594:	b	4b4dc <fputs@plt+0x3a3ec>
   4b598:	mov	r5, #7
   4b59c:	b	4b4dc <fputs@plt+0x3a3ec>
   4b5a0:	andeq	lr, r4, r8, lsl r8
   4b5a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4b5a8:	strd	r6, [sp, #8]
   4b5ac:	strd	r8, [sp, #16]
   4b5b0:	strd	sl, [sp, #24]
   4b5b4:	str	lr, [sp, #32]
   4b5b8:	sub	sp, sp, #44	; 0x2c
   4b5bc:	ldrb	r3, [r0, #16]
   4b5c0:	cmp	r3, #0
   4b5c4:	beq	4b5d4 <fputs@plt+0x3a4e4>
   4b5c8:	ldr	r5, [r0, #44]	; 0x2c
   4b5cc:	cmp	r5, #0
   4b5d0:	bne	4b648 <fputs@plt+0x3a558>
   4b5d4:	mov	r4, r0
   4b5d8:	ldr	r0, [r0, #216]	; 0xd8
   4b5dc:	cmp	r0, #0
   4b5e0:	beq	4b6c4 <fputs@plt+0x3a5d4>
   4b5e4:	add	r7, sp, #24
   4b5e8:	mov	r3, #0
   4b5ec:	mov	r6, r3
   4b5f0:	str	r3, [sp, #24]
   4b5f4:	bl	1b93c <fputs@plt+0xa84c>
   4b5f8:	ldr	r8, [r4, #216]	; 0xd8
   4b5fc:	add	r6, r6, #1
   4b600:	mov	r2, #0
   4b604:	mov	r3, r6
   4b608:	mov	r1, r7
   4b60c:	mov	r0, r8
   4b610:	bl	47aac <fputs@plt+0x369bc>
   4b614:	cmn	r0, #1
   4b618:	mov	r5, r0
   4b61c:	beq	4b5fc <fputs@plt+0x3a50c>
   4b620:	ldr	r3, [sp, #24]
   4b624:	orrs	r3, r0, r3
   4b628:	bne	4b668 <fputs@plt+0x3a578>
   4b62c:	ldrb	r3, [r4, #17]
   4b630:	cmp	r3, #0
   4b634:	bne	4b6a8 <fputs@plt+0x3a5b8>
   4b638:	cmp	r5, #0
   4b63c:	beq	4b7fc <fputs@plt+0x3a70c>
   4b640:	mov	r0, r4
   4b644:	bl	1e9f8 <fputs@plt+0xd908>
   4b648:	mov	r0, r5
   4b64c:	add	sp, sp, #44	; 0x2c
   4b650:	ldrd	r4, [sp]
   4b654:	ldrd	r6, [sp, #8]
   4b658:	ldrd	r8, [sp, #16]
   4b65c:	ldrd	sl, [sp, #24]
   4b660:	add	sp, sp, #32
   4b664:	pop	{pc}		; (ldr pc, [sp], #4)
   4b668:	mov	r0, r4
   4b66c:	bl	1e9c0 <fputs@plt+0xd8d0>
   4b670:	ldrb	r3, [r4, #23]
   4b674:	cmp	r3, #0
   4b678:	beq	4b62c <fputs@plt+0x3a53c>
   4b67c:	ldr	r0, [r4, #64]	; 0x40
   4b680:	mov	ip, #0
   4b684:	mov	r3, #0
   4b688:	mov	r2, #0
   4b68c:	ldr	r1, [r0]
   4b690:	str	ip, [sp]
   4b694:	ldr	r1, [r1, #72]	; 0x48
   4b698:	blx	r1
   4b69c:	ldrb	r3, [r4, #17]
   4b6a0:	cmp	r3, #0
   4b6a4:	beq	4b638 <fputs@plt+0x3a548>
   4b6a8:	cmp	r5, #0
   4b6ac:	bne	4b640 <fputs@plt+0x3a550>
   4b6b0:	mov	r3, #1
   4b6b4:	mov	r5, #0
   4b6b8:	strb	r3, [r4, #17]
   4b6bc:	strb	r3, [r4, #24]
   4b6c0:	b	4b648 <fputs@plt+0x3a558>
   4b6c4:	ldrb	r3, [r4, #17]
   4b6c8:	cmp	r3, #0
   4b6cc:	bne	4b6b0 <fputs@plt+0x3a5c0>
   4b6d0:	mov	r1, #1
   4b6d4:	mov	r0, r4
   4b6d8:	bl	1b274 <fputs@plt+0xa184>
   4b6dc:	subs	r5, r0, #0
   4b6e0:	bne	4b640 <fputs@plt+0x3a550>
   4b6e4:	ldrb	r3, [r4, #18]
   4b6e8:	cmp	r3, #1
   4b6ec:	bls	4b818 <fputs@plt+0x3a728>
   4b6f0:	ldrb	r3, [r4, #15]
   4b6f4:	cmp	r3, #0
   4b6f8:	bne	4b8f4 <fputs@plt+0x3a804>
   4b6fc:	ldrb	r3, [r4, #18]
   4b700:	cmp	r3, #5
   4b704:	cmpne	r3, #3
   4b708:	bhi	4b720 <fputs@plt+0x3a630>
   4b70c:	mov	r1, #4
   4b710:	mov	r0, r4
   4b714:	bl	1b184 <fputs@plt+0xa094>
   4b718:	subs	r5, r0, #0
   4b71c:	bne	4b640 <fputs@plt+0x3a550>
   4b720:	ldr	r3, [r4, #68]	; 0x44
   4b724:	ldr	r2, [r3]
   4b728:	cmp	r2, #0
   4b72c:	beq	4b92c <fputs@plt+0x3a83c>
   4b730:	mov	r0, r4
   4b734:	bl	15504 <fputs@plt+0x4414>
   4b738:	subs	r5, r0, #0
   4b73c:	beq	4b9ec <fputs@plt+0x3a8fc>
   4b740:	uxtb	r3, r5
   4b744:	cmp	r3, #10
   4b748:	cmpne	r3, #13
   4b74c:	bne	4b640 <fputs@plt+0x3a550>
   4b750:	mov	r3, #6
   4b754:	strb	r3, [r4, #17]
   4b758:	str	r5, [r4, #44]	; 0x2c
   4b75c:	b	4b640 <fputs@plt+0x3a550>
   4b760:	add	r1, sp, #20
   4b764:	mov	r0, r4
   4b768:	str	r3, [sp, #20]
   4b76c:	bl	152cc <fputs@plt+0x41dc>
   4b770:	subs	r5, r0, #0
   4b774:	bne	4b640 <fputs@plt+0x3a550>
   4b778:	ldr	r3, [sp, #20]
   4b77c:	cmp	r3, #0
   4b780:	beq	4ba44 <fputs@plt+0x3a954>
   4b784:	ldr	r0, [r4, #64]	; 0x40
   4b788:	mov	r8, #24
   4b78c:	mov	r9, #0
   4b790:	add	r7, sp, #24
   4b794:	mov	r2, #16
   4b798:	mov	r1, r7
   4b79c:	ldr	r3, [r0]
   4b7a0:	strd	r8, [sp]
   4b7a4:	ldr	r3, [r3, #8]
   4b7a8:	blx	r3
   4b7ac:	movw	r3, #522	; 0x20a
   4b7b0:	mov	r5, r0
   4b7b4:	cmp	r0, #0
   4b7b8:	cmpne	r0, r3
   4b7bc:	bne	4b6a8 <fputs@plt+0x3a5b8>
   4b7c0:	mov	r2, #16
   4b7c4:	mov	r1, r7
   4b7c8:	add	r0, r4, #112	; 0x70
   4b7cc:	bl	10e20 <memcmp@plt>
   4b7d0:	cmp	r0, #0
   4b7d4:	bne	4bad8 <fputs@plt+0x3a9e8>
   4b7d8:	ldrb	r3, [r4, #13]
   4b7dc:	cmp	r3, #0
   4b7e0:	beq	4b880 <fputs@plt+0x3a790>
   4b7e4:	ldr	r0, [r4, #216]	; 0xd8
   4b7e8:	cmp	r0, #0
   4b7ec:	bne	4b5e4 <fputs@plt+0x3a4f4>
   4b7f0:	ldrb	r3, [r4, #17]
   4b7f4:	cmp	r3, #0
   4b7f8:	bne	4b6b0 <fputs@plt+0x3a5c0>
   4b7fc:	add	r1, r4, #28
   4b800:	mov	r0, r4
   4b804:	bl	152cc <fputs@plt+0x41dc>
   4b808:	mov	r5, r0
   4b80c:	cmp	r5, #0
   4b810:	beq	4b6b0 <fputs@plt+0x3a5c0>
   4b814:	b	4b640 <fputs@plt+0x3a550>
   4b818:	mov	r2, #1
   4b81c:	ldr	r8, [r4]
   4b820:	ldr	r3, [r4, #68]	; 0x44
   4b824:	ldr	r6, [r3]
   4b828:	str	r2, [sp, #12]
   4b82c:	cmp	r6, #0
   4b830:	beq	4b8fc <fputs@plt+0x3a80c>
   4b834:	ldr	r0, [r4, #64]	; 0x40
   4b838:	mov	r3, #0
   4b83c:	add	r1, sp, #16
   4b840:	str	r3, [sp, #16]
   4b844:	ldr	r3, [r0]
   4b848:	ldr	r3, [r3, #36]	; 0x24
   4b84c:	blx	r3
   4b850:	subs	r5, r0, #0
   4b854:	bne	4b640 <fputs@plt+0x3a550>
   4b858:	ldr	r3, [sp, #16]
   4b85c:	cmp	r3, #0
   4b860:	beq	4ba5c <fputs@plt+0x3a96c>
   4b864:	ldrb	r3, [r4, #13]
   4b868:	cmp	r3, #0
   4b86c:	bne	4b7e4 <fputs@plt+0x3a6f4>
   4b870:	ldrb	r2, [r4, #24]
   4b874:	cmp	r2, #0
   4b878:	addeq	r7, sp, #24
   4b87c:	bne	4b760 <fputs@plt+0x3a670>
   4b880:	mov	r1, r7
   4b884:	mov	r0, r4
   4b888:	bl	152cc <fputs@plt+0x41dc>
   4b88c:	subs	r5, r0, #0
   4b890:	bne	4b8e4 <fputs@plt+0x3a7f4>
   4b894:	ldr	r2, [sp, #24]
   4b898:	ldr	r3, [r4]
   4b89c:	ldr	r1, [r4, #220]	; 0xdc
   4b8a0:	cmp	r2, #0
   4b8a4:	mov	r0, r3
   4b8a8:	bne	4b9ac <fputs@plt+0x3a8bc>
   4b8ac:	mov	r2, r5
   4b8b0:	ldr	r3, [r3, #28]
   4b8b4:	blx	r3
   4b8b8:	movw	r3, #5898	; 0x170a
   4b8bc:	cmp	r0, r3
   4b8c0:	streq	r5, [sp, #20]
   4b8c4:	beq	4b8d4 <fputs@plt+0x3a7e4>
   4b8c8:	cmp	r0, #0
   4b8cc:	str	r5, [sp, #20]
   4b8d0:	bne	4b9e4 <fputs@plt+0x3a8f4>
   4b8d4:	ldrb	r3, [r4, #5]
   4b8d8:	cmp	r3, #5
   4b8dc:	moveq	r3, #0
   4b8e0:	strbeq	r3, [r4, #5]
   4b8e4:	ldr	r0, [r4, #216]	; 0xd8
   4b8e8:	cmp	r0, #0
   4b8ec:	bne	4b5e8 <fputs@plt+0x3a4f8>
   4b8f0:	b	4b62c <fputs@plt+0x3a53c>
   4b8f4:	mov	r5, #776	; 0x308
   4b8f8:	b	4b640 <fputs@plt+0x3a550>
   4b8fc:	add	r3, sp, #12
   4b900:	mov	r2, r6
   4b904:	ldr	r5, [r8, #32]
   4b908:	mov	r0, r8
   4b90c:	ldr	r1, [r4, #180]	; 0xb4
   4b910:	blx	r5
   4b914:	subs	r5, r0, #0
   4b918:	bne	4b640 <fputs@plt+0x3a550>
   4b91c:	ldr	r3, [sp, #12]
   4b920:	cmp	r3, #0
   4b924:	beq	4b864 <fputs@plt+0x3a774>
   4b928:	b	4b834 <fputs@plt+0x3a744>
   4b92c:	ldr	r6, [r4]
   4b930:	add	r3, sp, #20
   4b934:	ldr	r1, [r4, #180]	; 0xb4
   4b938:	mov	r0, r6
   4b93c:	ldr	r5, [r6, #32]
   4b940:	blx	r5
   4b944:	subs	r5, r0, #0
   4b948:	beq	4ba08 <fputs@plt+0x3a918>
   4b94c:	ldr	r6, [r4, #68]	; 0x44
   4b950:	ldr	r3, [r6]
   4b954:	cmp	r3, #0
   4b958:	bne	4b730 <fputs@plt+0x3a640>
   4b95c:	ldrb	r3, [r4, #4]
   4b960:	cmp	r3, #0
   4b964:	bne	4b9a0 <fputs@plt+0x3a8b0>
   4b968:	ldr	r0, [r4, #64]	; 0x40
   4b96c:	ldr	r3, [r0]
   4b970:	cmp	r3, #0
   4b974:	beq	4b9a0 <fputs@plt+0x3a8b0>
   4b978:	ldrb	r2, [r4, #14]
   4b97c:	cmp	r2, #0
   4b980:	bne	4b990 <fputs@plt+0x3a8a0>
   4b984:	mov	r1, #1
   4b988:	ldr	r3, [r3, #32]
   4b98c:	blx	r3
   4b990:	ldrb	r3, [r4, #18]
   4b994:	cmp	r3, #5
   4b998:	movne	r3, #1
   4b99c:	strbne	r3, [r4, #18]
   4b9a0:	cmp	r5, #0
   4b9a4:	beq	4b864 <fputs@plt+0x3a774>
   4b9a8:	b	4b740 <fputs@plt+0x3a650>
   4b9ac:	mov	r2, r5
   4b9b0:	ldr	r6, [r3, #32]
   4b9b4:	add	r3, sp, #20
   4b9b8:	blx	r6
   4b9bc:	cmp	r0, #0
   4b9c0:	bne	4b9e4 <fputs@plt+0x3a8f4>
   4b9c4:	ldr	r3, [sp, #20]
   4b9c8:	cmp	r3, #0
   4b9cc:	beq	4b8d4 <fputs@plt+0x3a7e4>
   4b9d0:	mov	r1, r5
   4b9d4:	mov	r0, r4
   4b9d8:	bl	261e0 <fputs@plt+0x150f0>
   4b9dc:	mov	r5, r0
   4b9e0:	b	4b8e4 <fputs@plt+0x3a7f4>
   4b9e4:	mov	r5, r0
   4b9e8:	b	4b8e4 <fputs@plt+0x3a7f4>
   4b9ec:	mov	r1, #1
   4b9f0:	mov	r0, r4
   4b9f4:	bl	4af00 <fputs@plt+0x39e10>
   4b9f8:	mov	r3, #0
   4b9fc:	mov	r5, r0
   4ba00:	strb	r3, [r4, #17]
   4ba04:	b	4b9a0 <fputs@plt+0x3a8b0>
   4ba08:	ldr	r3, [sp, #20]
   4ba0c:	ldr	r2, [r4, #68]	; 0x44
   4ba10:	cmp	r3, #0
   4ba14:	bne	4bb10 <fputs@plt+0x3aa20>
   4ba18:	ldr	r3, [r2]
   4ba1c:	cmp	r3, #0
   4ba20:	bne	4b730 <fputs@plt+0x3a640>
   4ba24:	ldrb	r3, [r4, #4]
   4ba28:	cmp	r3, #0
   4ba2c:	bne	4b864 <fputs@plt+0x3a774>
   4ba30:	ldr	r0, [r4, #64]	; 0x40
   4ba34:	ldr	r3, [r0]
   4ba38:	cmp	r3, #0
   4ba3c:	bne	4b978 <fputs@plt+0x3a888>
   4ba40:	b	4b864 <fputs@plt+0x3a774>
   4ba44:	mov	r2, #0
   4ba48:	mov	r3, #0
   4ba4c:	add	r7, sp, #24
   4ba50:	strd	r2, [sp, #24]
   4ba54:	strd	r2, [r7, #8]
   4ba58:	b	4b7c0 <fputs@plt+0x3a6d0>
   4ba5c:	add	r1, sp, #20
   4ba60:	mov	r0, r4
   4ba64:	bl	152cc <fputs@plt+0x41dc>
   4ba68:	subs	r5, r0, #0
   4ba6c:	bne	4b640 <fputs@plt+0x3a550>
   4ba70:	ldr	r3, [sp, #20]
   4ba74:	cmp	r3, #0
   4ba78:	bne	4bb90 <fputs@plt+0x3aaa0>
   4ba7c:	cmp	r6, #0
   4ba80:	beq	4bc54 <fputs@plt+0x3ab64>
   4ba84:	ldr	r0, [r4, #68]	; 0x44
   4ba88:	mov	r3, #0
   4ba8c:	mov	r6, #0
   4ba90:	mov	r7, #0
   4ba94:	mov	r2, #1
   4ba98:	strb	r3, [sp, #24]
   4ba9c:	add	r1, sp, #24
   4baa0:	ldr	r3, [r0]
   4baa4:	strd	r6, [sp]
   4baa8:	ldr	r3, [r3, #8]
   4baac:	blx	r3
   4bab0:	movw	r3, #522	; 0x20a
   4bab4:	mov	r5, r0
   4bab8:	cmp	r0, r3
   4babc:	bne	4bc3c <fputs@plt+0x3ab4c>
   4bac0:	ldrb	r3, [sp, #24]
   4bac4:	adds	r3, r3, #0
   4bac8:	movne	r3, #1
   4bacc:	cmp	r3, #0
   4bad0:	beq	4b864 <fputs@plt+0x3a774>
   4bad4:	b	4b6f0 <fputs@plt+0x3a600>
   4bad8:	mov	r0, r4
   4badc:	bl	1e9c0 <fputs@plt+0xd8d0>
   4bae0:	ldrb	r3, [r4, #23]
   4bae4:	cmp	r3, #0
   4bae8:	beq	4b7d8 <fputs@plt+0x3a6e8>
   4baec:	ldr	r0, [r4, #64]	; 0x40
   4baf0:	mov	ip, #0
   4baf4:	mov	r2, #0
   4baf8:	mov	r3, #0
   4bafc:	ldr	r1, [r0]
   4bb00:	str	ip, [sp]
   4bb04:	ldr	r1, [r1, #72]	; 0x48
   4bb08:	blx	r1
   4bb0c:	b	4b7d8 <fputs@plt+0x3a6e8>
   4bb10:	add	r7, sp, #24
   4bb14:	mov	r0, r6
   4bb18:	str	r5, [sp, #24]
   4bb1c:	movw	r3, #2050	; 0x802
   4bb20:	ldr	r1, [r4, #180]	; 0xb4
   4bb24:	str	r7, [sp]
   4bb28:	ldr	r6, [r6, #24]
   4bb2c:	blx	r6
   4bb30:	subs	r7, r0, #0
   4bb34:	bne	4bb84 <fputs@plt+0x3aa94>
   4bb38:	ldr	r3, [sp, #24]
   4bb3c:	tst	r3, #1
   4bb40:	bne	4bb58 <fputs@plt+0x3aa68>
   4bb44:	ldr	r3, [r4, #68]	; 0x44
   4bb48:	ldr	r3, [r3]
   4bb4c:	cmp	r3, #0
   4bb50:	bne	4b730 <fputs@plt+0x3a640>
   4bb54:	b	4ba24 <fputs@plt+0x3a934>
   4bb58:	movw	r0, #49095	; 0xbfc7
   4bb5c:	bl	367e0 <fputs@plt+0x256f0>
   4bb60:	ldr	r6, [r4, #68]	; 0x44
   4bb64:	mov	r7, r0
   4bb68:	ldr	r3, [r6]
   4bb6c:	cmp	r3, #0
   4bb70:	beq	4bb88 <fputs@plt+0x3aa98>
   4bb74:	mov	r0, r6
   4bb78:	ldr	r3, [r3, #4]
   4bb7c:	blx	r3
   4bb80:	str	r5, [r6]
   4bb84:	ldr	r6, [r4, #68]	; 0x44
   4bb88:	mov	r5, r7
   4bb8c:	b	4b950 <fputs@plt+0x3a860>
   4bb90:	cmp	r6, #0
   4bb94:	bne	4ba84 <fputs@plt+0x3a994>
   4bb98:	movw	r1, #2049	; 0x801
   4bb9c:	add	r7, sp, #24
   4bba0:	ldr	r2, [r4, #68]	; 0x44
   4bba4:	mov	r0, r8
   4bba8:	mov	r3, r1
   4bbac:	str	r7, [sp]
   4bbb0:	str	r1, [sp, #24]
   4bbb4:	ldr	r5, [r8, #24]
   4bbb8:	ldr	r1, [r4, #180]	; 0xb4
   4bbbc:	blx	r5
   4bbc0:	subs	r8, r0, #0
   4bbc4:	beq	4bbd8 <fputs@plt+0x3aae8>
   4bbc8:	cmp	r8, #14
   4bbcc:	movne	r5, r8
   4bbd0:	bne	4b640 <fputs@plt+0x3a550>
   4bbd4:	b	4b6f0 <fputs@plt+0x3a600>
   4bbd8:	ldr	r0, [r4, #68]	; 0x44
   4bbdc:	mov	sl, #0
   4bbe0:	mov	fp, #0
   4bbe4:	strb	r6, [sp, #24]
   4bbe8:	mov	r1, r7
   4bbec:	mov	r2, #1
   4bbf0:	ldr	r3, [r0]
   4bbf4:	strd	sl, [sp]
   4bbf8:	ldr	r3, [r3, #8]
   4bbfc:	blx	r3
   4bc00:	movw	r3, #522	; 0x20a
   4bc04:	mov	r5, r0
   4bc08:	cmp	r0, r3
   4bc0c:	beq	4bd04 <fputs@plt+0x3ac14>
   4bc10:	ldr	r6, [r4, #68]	; 0x44
   4bc14:	ldr	r3, [r6]
   4bc18:	cmp	r3, #0
   4bc1c:	movne	r8, r0
   4bc20:	beq	4bc3c <fputs@plt+0x3ab4c>
   4bc24:	mov	r0, r6
   4bc28:	ldr	r3, [r3, #4]
   4bc2c:	mov	r5, r8
   4bc30:	blx	r3
   4bc34:	mov	r3, #0
   4bc38:	str	r3, [r6]
   4bc3c:	cmp	r5, #0
   4bc40:	ldrb	r3, [sp, #24]
   4bc44:	bne	4b640 <fputs@plt+0x3a550>
   4bc48:	adds	r3, r3, #0
   4bc4c:	movne	r3, #1
   4bc50:	b	4bacc <fputs@plt+0x3a9dc>
   4bc54:	ldr	r3, [pc, #188]	; 4bd18 <fputs@plt+0x3ac28>
   4bc58:	add	r3, pc, r3
   4bc5c:	ldr	r3, [r3, #328]	; 0x148
   4bc60:	cmp	r3, #0
   4bc64:	beq	4bc6c <fputs@plt+0x3ab7c>
   4bc68:	blx	r3
   4bc6c:	ldrb	r3, [r4, #18]
   4bc70:	cmp	r3, #5
   4bc74:	cmpne	r3, #1
   4bc78:	bhi	4bc90 <fputs@plt+0x3aba0>
   4bc7c:	mov	r1, #2
   4bc80:	mov	r0, r4
   4bc84:	bl	1b184 <fputs@plt+0xa094>
   4bc88:	cmp	r0, #0
   4bc8c:	bne	4bce8 <fputs@plt+0x3abf8>
   4bc90:	mov	r0, r8
   4bc94:	mov	r2, #0
   4bc98:	ldr	r3, [r8, #28]
   4bc9c:	ldr	r1, [r4, #180]	; 0xb4
   4bca0:	blx	r3
   4bca4:	ldrb	r3, [r4, #4]
   4bca8:	cmp	r3, #0
   4bcac:	bne	4bce8 <fputs@plt+0x3abf8>
   4bcb0:	ldr	r0, [r4, #64]	; 0x40
   4bcb4:	ldr	r3, [r0]
   4bcb8:	cmp	r3, #0
   4bcbc:	beq	4bce8 <fputs@plt+0x3abf8>
   4bcc0:	ldrb	r2, [r4, #14]
   4bcc4:	cmp	r2, #0
   4bcc8:	bne	4bcd8 <fputs@plt+0x3abe8>
   4bccc:	mov	r1, #1
   4bcd0:	ldr	r3, [r3, #32]
   4bcd4:	blx	r3
   4bcd8:	ldrb	r3, [r4, #18]
   4bcdc:	cmp	r3, #5
   4bce0:	movne	r3, #1
   4bce4:	strbne	r3, [r4, #18]
   4bce8:	ldr	r3, [pc, #44]	; 4bd1c <fputs@plt+0x3ac2c>
   4bcec:	add	r3, pc, r3
   4bcf0:	ldr	r3, [r3, #332]	; 0x14c
   4bcf4:	cmp	r3, #0
   4bcf8:	beq	4b864 <fputs@plt+0x3a774>
   4bcfc:	blx	r3
   4bd00:	b	4b864 <fputs@plt+0x3a774>
   4bd04:	ldr	r6, [r4, #68]	; 0x44
   4bd08:	ldr	r3, [r6]
   4bd0c:	cmp	r3, #0
   4bd10:	bne	4bc24 <fputs@plt+0x3ab34>
   4bd14:	b	4bac0 <fputs@plt+0x3a9d0>
   4bd18:	strdeq	r7, [r6], -r0
   4bd1c:	andeq	r7, r6, ip, asr fp
   4bd20:	strd	r4, [sp, #-16]!
   4bd24:	mov	r4, r0
   4bd28:	str	r6, [sp, #8]
   4bd2c:	str	lr, [sp, #12]
   4bd30:	ldrb	r0, [r0, #16]
   4bd34:	ldrb	r3, [r4, #5]
   4bd38:	cmp	r0, #0
   4bd3c:	mov	r0, r3
   4bd40:	beq	4bd50 <fputs@plt+0x3ac60>
   4bd44:	sub	ip, r1, #2
   4bd48:	bics	r2, ip, #2
   4bd4c:	bne	4bd80 <fputs@plt+0x3ac90>
   4bd50:	cmp	r1, r3
   4bd54:	beq	4bd80 <fputs@plt+0x3ac90>
   4bd58:	ldrb	r2, [r4, #4]
   4bd5c:	strb	r1, [r4, #5]
   4bd60:	cmp	r2, #0
   4bd64:	bne	4bd74 <fputs@plt+0x3ac84>
   4bd68:	and	r3, r3, #5
   4bd6c:	cmp	r3, #1
   4bd70:	beq	4bdcc <fputs@plt+0x3acdc>
   4bd74:	cmp	r1, #2
   4bd78:	uxtbne	r0, r1
   4bd7c:	beq	4bd90 <fputs@plt+0x3aca0>
   4bd80:	ldrd	r4, [sp]
   4bd84:	ldr	r6, [sp, #8]
   4bd88:	add	sp, sp, #12
   4bd8c:	pop	{pc}		; (ldr pc, [sp], #4)
   4bd90:	ldr	r5, [r4, #68]	; 0x44
   4bd94:	ldr	r3, [r5]
   4bd98:	cmp	r3, #0
   4bd9c:	moveq	r0, r1
   4bda0:	beq	4bd80 <fputs@plt+0x3ac90>
   4bda4:	mov	r0, r5
   4bda8:	ldr	r3, [r3, #4]
   4bdac:	blx	r3
   4bdb0:	mov	r3, #0
   4bdb4:	str	r3, [r5]
   4bdb8:	ldrb	r0, [r4, #5]
   4bdbc:	ldrd	r4, [sp]
   4bdc0:	ldr	r6, [sp, #8]
   4bdc4:	add	sp, sp, #12
   4bdc8:	pop	{pc}		; (ldr pc, [sp], #4)
   4bdcc:	ands	r6, r1, #1
   4bdd0:	bne	4bd74 <fputs@plt+0x3ac84>
   4bdd4:	ldr	r5, [r4, #68]	; 0x44
   4bdd8:	ldr	r3, [r5]
   4bddc:	cmp	r3, #0
   4bde0:	beq	4bdf4 <fputs@plt+0x3ad04>
   4bde4:	mov	r0, r5
   4bde8:	ldr	r3, [r3, #4]
   4bdec:	blx	r3
   4bdf0:	str	r6, [r5]
   4bdf4:	ldrb	r3, [r4, #18]
   4bdf8:	cmp	r3, #1
   4bdfc:	bls	4be20 <fputs@plt+0x3ad30>
   4be00:	ldr	r3, [r4]
   4be04:	mov	r2, #0
   4be08:	ldr	r1, [r4, #180]	; 0xb4
   4be0c:	mov	r0, r3
   4be10:	ldr	r3, [r3, #28]
   4be14:	blx	r3
   4be18:	ldrb	r0, [r4, #5]
   4be1c:	b	4bd80 <fputs@plt+0x3ac90>
   4be20:	ldrb	r5, [r4, #17]
   4be24:	cmp	r5, #0
   4be28:	beq	4be60 <fputs@plt+0x3ad70>
   4be2c:	cmp	r5, #1
   4be30:	bne	4be00 <fputs@plt+0x3ad10>
   4be34:	mov	r1, #2
   4be38:	mov	r0, r4
   4be3c:	bl	1b184 <fputs@plt+0xa094>
   4be40:	cmp	r0, #0
   4be44:	beq	4be7c <fputs@plt+0x3ad8c>
   4be48:	cmp	r5, #0
   4be4c:	bne	4bdb8 <fputs@plt+0x3acc8>
   4be50:	mov	r0, r4
   4be54:	bl	1e9f8 <fputs@plt+0xd908>
   4be58:	ldrb	r0, [r4, #5]
   4be5c:	b	4bd80 <fputs@plt+0x3ac90>
   4be60:	mov	r0, r4
   4be64:	bl	4b5a4 <fputs@plt+0x3a4b4>
   4be68:	ldrb	r3, [r4, #17]
   4be6c:	cmp	r3, #1
   4be70:	beq	4bee0 <fputs@plt+0x3adf0>
   4be74:	cmp	r0, #0
   4be78:	bne	4be50 <fputs@plt+0x3ad60>
   4be7c:	ldr	r3, [r4]
   4be80:	mov	r2, #0
   4be84:	ldr	r1, [r4, #180]	; 0xb4
   4be88:	mov	r0, r3
   4be8c:	ldr	r3, [r3, #28]
   4be90:	blx	r3
   4be94:	cmp	r5, #1
   4be98:	bne	4be48 <fputs@plt+0x3ad58>
   4be9c:	ldr	r0, [r4, #64]	; 0x40
   4bea0:	ldr	r3, [r0]
   4bea4:	cmp	r3, #0
   4bea8:	beq	4bdb8 <fputs@plt+0x3acc8>
   4beac:	ldrb	r2, [r4, #14]
   4beb0:	cmp	r2, #0
   4beb4:	bne	4bec4 <fputs@plt+0x3add4>
   4beb8:	mov	r1, r5
   4bebc:	ldr	r3, [r3, #32]
   4bec0:	blx	r3
   4bec4:	ldrb	r3, [r4, #18]
   4bec8:	cmp	r3, #5
   4becc:	beq	4bdb8 <fputs@plt+0x3acc8>
   4bed0:	mov	r3, #1
   4bed4:	ldrb	r0, [r4, #5]
   4bed8:	strb	r3, [r4, #18]
   4bedc:	b	4bd80 <fputs@plt+0x3ac90>
   4bee0:	ldrb	r2, [r4, #18]
   4bee4:	cmp	r2, #5
   4bee8:	cmpne	r2, #1
   4beec:	movls	r2, #1
   4bef0:	movhi	r2, #0
   4bef4:	bls	4be34 <fputs@plt+0x3ad44>
   4bef8:	ldr	r3, [r4]
   4befc:	ldr	r1, [r4, #180]	; 0xb4
   4bf00:	mov	r0, r3
   4bf04:	ldr	r3, [r3, #28]
   4bf08:	blx	r3
   4bf0c:	b	4be50 <fputs@plt+0x3ad60>
   4bf10:	ldr	r3, [r0, #104]	; 0x68
   4bf14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4bf18:	cmp	r1, #1
   4bf1c:	moveq	r5, r2
   4bf20:	addne	r5, r2, #1
   4bf24:	mov	r4, r0
   4bf28:	strd	r6, [sp, #8]
   4bf2c:	mov	r7, r1
   4bf30:	strd	r8, [sp, #16]
   4bf34:	strd	sl, [sp, #24]
   4bf38:	cmp	r5, r3
   4bf3c:	str	lr, [sp, #32]
   4bf40:	sub	sp, sp, #52	; 0x34
   4bf44:	addlt	r6, r5, r5, lsl #1
   4bf48:	movlt	r8, r5
   4bf4c:	lsllt	r6, r6, #4
   4bf50:	bge	4bf78 <fputs@plt+0x3ae88>
   4bf54:	ldr	r3, [r4, #100]	; 0x64
   4bf58:	add	r8, r8, #1
   4bf5c:	add	r3, r3, r6
   4bf60:	add	r6, r6, #48	; 0x30
   4bf64:	ldr	r0, [r3, #16]
   4bf68:	bl	199cc <fputs@plt+0x88dc>
   4bf6c:	ldr	r3, [r4, #104]	; 0x68
   4bf70:	cmp	r8, r3
   4bf74:	blt	4bf54 <fputs@plt+0x3ae64>
   4bf78:	cmp	r7, #1
   4bf7c:	str	r5, [r4, #104]	; 0x68
   4bf80:	beq	4c284 <fputs@plt+0x3b194>
   4bf84:	ldr	r9, [r4, #216]	; 0xd8
   4bf88:	cmp	r9, #0
   4bf8c:	beq	4c2c4 <fputs@plt+0x3b1d4>
   4bf90:	cmp	r5, #0
   4bf94:	beq	4c3d4 <fputs@plt+0x3b2e4>
   4bf98:	add	r3, r5, r5, lsl #1
   4bf9c:	ldr	r2, [r4, #100]	; 0x64
   4bfa0:	lsl	r3, r3, #4
   4bfa4:	sub	r3, r3, #48	; 0x30
   4bfa8:	adds	r3, r2, r3
   4bfac:	str	r3, [sp, #28]
   4bfb0:	beq	4c3d4 <fputs@plt+0x3b2e4>
   4bfb4:	ldr	r6, [sp, #28]
   4bfb8:	mov	r0, #512	; 0x200
   4bfbc:	mov	r1, #0
   4bfc0:	ldr	r5, [r6, #20]
   4bfc4:	bl	2601c <fputs@plt+0x14f2c>
   4bfc8:	subs	r9, r0, #0
   4bfcc:	moveq	r5, #7
   4bfd0:	beq	4c1c4 <fputs@plt+0x3b0d4>
   4bfd4:	ldr	r2, [r6, #20]
   4bfd8:	ldr	r3, [r4, #216]	; 0xd8
   4bfdc:	ldrd	sl, [r4, #80]	; 0x50
   4bfe0:	str	r5, [r9]
   4bfe4:	ldrb	r1, [r4, #13]
   4bfe8:	cmp	r3, #0
   4bfec:	strb	r1, [r4, #19]
   4bff0:	str	r2, [r4, #28]
   4bff4:	beq	4c340 <fputs@plt+0x3b250>
   4bff8:	mov	r0, #0
   4bffc:	mov	r1, #0
   4c000:	cmp	sl, #1
   4c004:	sbcs	r2, fp, #0
   4c008:	strd	r0, [r4, #80]	; 0x50
   4c00c:	blt	4c148 <fputs@plt+0x3b058>
   4c010:	add	r3, sp, #40	; 0x28
   4c014:	str	r9, [sp, #8]
   4c018:	str	r3, [sp, #20]
   4c01c:	add	r3, sp, #36	; 0x24
   4c020:	str	r3, [sp, #16]
   4c024:	add	r3, r4, #80	; 0x50
   4c028:	str	r3, [sp, #24]
   4c02c:	ldr	r0, [sp, #16]
   4c030:	mov	r1, #0
   4c034:	mov	r3, fp
   4c038:	mov	r2, sl
   4c03c:	ldr	ip, [sp, #20]
   4c040:	stm	sp, {r0, ip}
   4c044:	mov	r0, r4
   4c048:	str	r1, [sp, #36]	; 0x24
   4c04c:	bl	27274 <fputs@plt+0x16184>
   4c050:	ldr	r3, [sp, #36]	; 0x24
   4c054:	mov	r5, r0
   4c058:	cmp	r3, #0
   4c05c:	bne	4c1e4 <fputs@plt+0x3b0f4>
   4c060:	ldrd	r6, [r4, #80]	; 0x50
   4c064:	ldrd	r2, [r4, #88]	; 0x58
   4c068:	ldr	r1, [r4, #156]	; 0x9c
   4c06c:	adds	r8, r2, r1
   4c070:	adc	r9, r3, #0
   4c074:	cmp	r9, r7
   4c078:	cmpeq	r8, r6
   4c07c:	beq	4c254 <fputs@plt+0x3b164>
   4c080:	cmp	r0, #0
   4c084:	beq	4c128 <fputs@plt+0x3b038>
   4c088:	ldr	r9, [sp, #8]
   4c08c:	ldr	r3, [sp, #28]
   4c090:	cmp	r3, #0
   4c094:	beq	4c1bc <fputs@plt+0x3b0cc>
   4c098:	ldr	r3, [sp, #28]
   4c09c:	ldr	r2, [r4, #160]	; 0xa0
   4c0a0:	ldr	ip, [r4, #216]	; 0xd8
   4c0a4:	ldr	r6, [r3, #24]
   4c0a8:	add	r2, r2, #4
   4c0ac:	asr	r1, r2, #31
   4c0b0:	cmp	ip, #0
   4c0b4:	umull	r2, r3, r2, r6
   4c0b8:	mla	r3, r6, r1, r3
   4c0bc:	strd	r2, [sp, #40]	; 0x28
   4c0c0:	beq	4c1bc <fputs@plt+0x3b0cc>
   4c0c4:	ldr	r3, [sp, #28]
   4c0c8:	ldr	r2, [r3, #40]	; 0x28
   4c0cc:	ldr	r3, [ip, #112]	; 0x70
   4c0d0:	cmp	r2, r3
   4c0d4:	beq	4c3c8 <fputs@plt+0x3b2d8>
   4c0d8:	ldr	r1, [sp, #28]
   4c0dc:	mov	r2, #0
   4c0e0:	mov	r3, r2
   4c0e4:	str	r2, [r1, #28]
   4c0e8:	ldr	r2, [ip, #112]	; 0x70
   4c0ec:	str	r2, [r1, #40]	; 0x28
   4c0f0:	ldr	r2, [ip, #68]	; 0x44
   4c0f4:	cmp	r2, r3
   4c0f8:	bls	4c170 <fputs@plt+0x3b080>
   4c0fc:	ldr	r5, [sp, #28]
   4c100:	mov	r0, ip
   4c104:	str	r3, [ip, #68]	; 0x44
   4c108:	ldr	r3, [r5, #32]
   4c10c:	str	r3, [ip, #76]	; 0x4c
   4c110:	ldr	r3, [r5, #36]	; 0x24
   4c114:	str	r3, [ip, #80]	; 0x50
   4c118:	bl	472fc <fputs@plt+0x3620c>
   4c11c:	ldr	r6, [r5, #24]
   4c120:	b	4c170 <fputs@plt+0x3b080>
   4c124:	str	r9, [sp, #8]
   4c128:	cmp	r6, sl
   4c12c:	sbcs	r3, r7, fp
   4c130:	blt	4c02c <fputs@plt+0x3af3c>
   4c134:	ldr	r9, [sp, #8]
   4c138:	ldr	r3, [sp, #28]
   4c13c:	cmp	r3, #0
   4c140:	beq	4c32c <fputs@plt+0x3b23c>
   4c144:	ldr	r3, [r4, #216]	; 0xd8
   4c148:	subs	ip, r3, #0
   4c14c:	ldr	r3, [sp, #28]
   4c150:	ldr	r2, [r4, #160]	; 0xa0
   4c154:	ldr	r6, [r3, #24]
   4c158:	add	r2, r2, #4
   4c15c:	asr	r1, r2, #31
   4c160:	umull	r2, r3, r2, r6
   4c164:	mla	r3, r6, r1, r3
   4c168:	strd	r2, [sp, #40]	; 0x28
   4c16c:	bne	4c0c4 <fputs@plt+0x3afd4>
   4c170:	ldr	r3, [r4, #56]	; 0x38
   4c174:	cmp	r3, r6
   4c178:	bls	4c32c <fputs@plt+0x3b23c>
   4c17c:	add	r8, sp, #40	; 0x28
   4c180:	mov	r7, #1
   4c184:	b	4c194 <fputs@plt+0x3b0a4>
   4c188:	ldr	r3, [r4, #56]	; 0x38
   4c18c:	cmp	r6, r3
   4c190:	bcs	4c32c <fputs@plt+0x3b23c>
   4c194:	mov	r3, #0
   4c198:	mov	r2, r9
   4c19c:	str	r7, [sp]
   4c1a0:	mov	r1, r8
   4c1a4:	mov	r0, r4
   4c1a8:	bl	4aa94 <fputs@plt+0x399a4>
   4c1ac:	cmp	r0, #0
   4c1b0:	add	r6, r6, #1
   4c1b4:	beq	4c188 <fputs@plt+0x3b098>
   4c1b8:	mov	r5, r0
   4c1bc:	mov	r0, r9
   4c1c0:	bl	199cc <fputs@plt+0x88dc>
   4c1c4:	mov	r0, r5
   4c1c8:	add	sp, sp, #52	; 0x34
   4c1cc:	ldrd	r4, [sp]
   4c1d0:	ldrd	r6, [sp, #8]
   4c1d4:	ldrd	r8, [sp, #16]
   4c1d8:	ldrd	sl, [sp, #24]
   4c1dc:	add	sp, sp, #32
   4c1e0:	pop	{pc}		; (ldr pc, [sp], #4)
   4c1e4:	cmp	r0, #0
   4c1e8:	bne	4c088 <fputs@plt+0x3af98>
   4c1ec:	ldrd	r6, [r4, #80]	; 0x50
   4c1f0:	cmp	r6, sl
   4c1f4:	sbcs	r3, r7, fp
   4c1f8:	bge	4c134 <fputs@plt+0x3b044>
   4c1fc:	mov	r8, #0
   4c200:	ldr	r9, [sp, #8]
   4c204:	ldr	r5, [sp, #24]
   4c208:	b	4c228 <fputs@plt+0x3b138>
   4c20c:	ldr	r3, [sp, #36]	; 0x24
   4c210:	ldrd	r6, [r4, #80]	; 0x50
   4c214:	cmp	r8, r3
   4c218:	bcs	4c124 <fputs@plt+0x3b034>
   4c21c:	cmp	r6, sl
   4c220:	sbcs	r3, r7, fp
   4c224:	bge	4c138 <fputs@plt+0x3b048>
   4c228:	mov	r3, #1
   4c22c:	mov	r2, r9
   4c230:	mov	r0, r4
   4c234:	mov	r1, r5
   4c238:	str	r3, [sp]
   4c23c:	add	r8, r8, #1
   4c240:	bl	4aa94 <fputs@plt+0x399a4>
   4c244:	cmp	r0, #0
   4c248:	beq	4c20c <fputs@plt+0x3b11c>
   4c24c:	mov	r5, r0
   4c250:	b	4c08c <fputs@plt+0x3af9c>
   4c254:	ldr	r2, [r4, #160]	; 0xa0
   4c258:	subs	r0, sl, r6
   4c25c:	sbc	r1, fp, r7
   4c260:	add	r2, r2, #8
   4c264:	asr	r3, r2, #31
   4c268:	bl	93a40 <fputs@plt+0x82950>
   4c26c:	cmp	r5, #0
   4c270:	str	r0, [sp, #36]	; 0x24
   4c274:	bne	4c088 <fputs@plt+0x3af98>
   4c278:	cmp	r0, #0
   4c27c:	bne	4c1f0 <fputs@plt+0x3b100>
   4c280:	b	4c128 <fputs@plt+0x3b038>
   4c284:	cmp	r5, #0
   4c288:	bne	4c2bc <fputs@plt+0x3b1cc>
   4c28c:	ldr	r0, [r4, #72]	; 0x48
   4c290:	ldr	r2, [r0]
   4c294:	cmp	r2, #0
   4c298:	beq	4c1c4 <fputs@plt+0x3b0d4>
   4c29c:	ldr	r3, [pc, #696]	; 4c55c <fputs@plt+0x3b46c>
   4c2a0:	add	r3, pc, r3
   4c2a4:	add	r3, r3, #228	; 0xe4
   4c2a8:	cmp	r2, r3
   4c2ac:	beq	4c53c <fputs@plt+0x3b44c>
   4c2b0:	mov	r3, #0
   4c2b4:	str	r3, [r4, #56]	; 0x38
   4c2b8:	b	4c1c4 <fputs@plt+0x3b0d4>
   4c2bc:	mov	r5, #0
   4c2c0:	b	4c1c4 <fputs@plt+0x3b0d4>
   4c2c4:	ldr	r3, [r4, #68]	; 0x44
   4c2c8:	ldr	r3, [r3]
   4c2cc:	cmp	r3, #0
   4c2d0:	beq	4c2bc <fputs@plt+0x3b1cc>
   4c2d4:	cmp	r5, #0
   4c2d8:	beq	4c2f8 <fputs@plt+0x3b208>
   4c2dc:	add	r3, r5, r5, lsl #1
   4c2e0:	ldr	r2, [r4, #100]	; 0x64
   4c2e4:	lsl	r3, r3, #4
   4c2e8:	sub	r3, r3, #48	; 0x30
   4c2ec:	adds	r3, r2, r3
   4c2f0:	str	r3, [sp, #28]
   4c2f4:	bne	4bfb4 <fputs@plt+0x3aec4>
   4c2f8:	ldrb	r2, [r4, #13]
   4c2fc:	ldr	r3, [r4, #32]
   4c300:	ldrd	sl, [r4, #80]	; 0x50
   4c304:	strb	r2, [r4, #19]
   4c308:	mov	r2, #0
   4c30c:	str	r3, [r4, #28]
   4c310:	mov	r3, #0
   4c314:	cmp	sl, #1
   4c318:	strd	r2, [r4, #80]	; 0x50
   4c31c:	sbcs	r3, fp, #0
   4c320:	movge	r3, #0
   4c324:	strge	r3, [sp, #28]
   4c328:	bge	4c010 <fputs@plt+0x3af20>
   4c32c:	mov	r0, r9
   4c330:	mov	r5, #0
   4c334:	bl	199cc <fputs@plt+0x88dc>
   4c338:	strd	sl, [r4, #80]	; 0x50
   4c33c:	b	4c1c4 <fputs@plt+0x3b0d4>
   4c340:	ldr	r3, [sp, #28]
   4c344:	mov	r8, r4
   4c348:	mov	r5, r9
   4c34c:	strd	sl, [sp, #8]
   4c350:	ldrd	r2, [r3, #8]
   4c354:	mov	r1, r3
   4c358:	orrs	r3, r2, r3
   4c35c:	ldr	r3, [sp, #28]
   4c360:	mov	r0, r2
   4c364:	moveq	r1, fp
   4c368:	moveq	r0, sl
   4c36c:	mov	r9, r1
   4c370:	ldrd	r6, [r3]
   4c374:	strd	r6, [r8, #80]!	; 0x50
   4c378:	mov	fp, r8
   4c37c:	mov	r8, r0
   4c380:	b	4c388 <fputs@plt+0x3b298>
   4c384:	ldrd	r6, [r4, #80]	; 0x50
   4c388:	cmp	r6, r8
   4c38c:	mov	r3, #1
   4c390:	sbcs	ip, r7, r9
   4c394:	mov	r2, r5
   4c398:	mov	r1, fp
   4c39c:	mov	r0, r4
   4c3a0:	bge	4c464 <fputs@plt+0x3b374>
   4c3a4:	mov	ip, #1
   4c3a8:	str	ip, [sp]
   4c3ac:	bl	4aa94 <fputs@plt+0x399a4>
   4c3b0:	cmp	r0, #0
   4c3b4:	beq	4c384 <fputs@plt+0x3b294>
   4c3b8:	mov	r9, r5
   4c3bc:	mov	r5, r0
   4c3c0:	ldrd	sl, [sp, #8]
   4c3c4:	b	4c098 <fputs@plt+0x3afa8>
   4c3c8:	ldr	r3, [sp, #28]
   4c3cc:	ldr	r3, [r3, #28]
   4c3d0:	b	4c0f0 <fputs@plt+0x3b000>
   4c3d4:	ldrb	r2, [r4, #13]
   4c3d8:	ldr	r3, [r4, #32]
   4c3dc:	strb	r2, [r4, #19]
   4c3e0:	str	r3, [r4, #28]
   4c3e4:	ldrb	r5, [r9, #44]	; 0x2c
   4c3e8:	cmp	r5, #0
   4c3ec:	moveq	r7, #1
   4c3f0:	bne	4c47c <fputs@plt+0x3b38c>
   4c3f4:	ldr	r3, [r4, #212]	; 0xd4
   4c3f8:	ldr	r0, [r3]
   4c3fc:	cmp	r0, #0
   4c400:	movne	r2, r0
   4c404:	beq	4c418 <fputs@plt+0x3b328>
   4c408:	ldr	r3, [r2, #32]
   4c40c:	str	r3, [r2, #12]
   4c410:	subs	r2, r3, #0
   4c414:	bne	4c408 <fputs@plt+0x3b318>
   4c418:	bl	17b68 <fputs@plt+0x6a78>
   4c41c:	cmp	r0, #0
   4c420:	mov	r2, r0
   4c424:	moveq	r7, #0
   4c428:	cmp	r7, #0
   4c42c:	beq	4c1c4 <fputs@plt+0x3b0d4>
   4c430:	ldr	r6, [r2, #12]
   4c434:	mov	r0, r4
   4c438:	ldr	r1, [r2, #20]
   4c43c:	bl	4cde4 <fputs@plt+0x3bcf4>
   4c440:	clz	r3, r0
   4c444:	lsr	r3, r3, #5
   4c448:	cmp	r6, #0
   4c44c:	mov	r2, r6
   4c450:	moveq	r3, #0
   4c454:	cmp	r3, #0
   4c458:	bne	4c430 <fputs@plt+0x3b340>
   4c45c:	mov	r5, r0
   4c460:	b	4c1c4 <fputs@plt+0x3b0d4>
   4c464:	ldrd	sl, [sp, #8]
   4c468:	mov	r9, r5
   4c46c:	cmp	r6, sl
   4c470:	sbcs	r3, r7, fp
   4c474:	blt	4c010 <fputs@plt+0x3af20>
   4c478:	b	4c144 <fputs@plt+0x3b054>
   4c47c:	ldr	r2, [r9, #32]
   4c480:	add	r1, r9, #52	; 0x34
   4c484:	ldr	r8, [r9, #68]	; 0x44
   4c488:	ldr	r3, [r2]
   4c48c:	add	r6, r3, #48	; 0x30
   4c490:	ldr	r5, [r3]
   4c494:	add	r3, r3, #16
   4c498:	add	r1, r1, #16
   4c49c:	ldr	lr, [r3, #-12]
   4c4a0:	ldr	ip, [r3, #-8]
   4c4a4:	ldr	r0, [r3, #-4]
   4c4a8:	cmp	r3, r6
   4c4ac:	str	r5, [r1, #-16]
   4c4b0:	str	lr, [r1, #-12]
   4c4b4:	str	ip, [r1, #-8]
   4c4b8:	str	r0, [r1, #-4]
   4c4bc:	bne	4c490 <fputs@plt+0x3b3a0>
   4c4c0:	ldr	r6, [r9, #68]	; 0x44
   4c4c4:	add	r3, r6, #1
   4c4c8:	cmp	r8, r3
   4c4cc:	bcc	4c550 <fputs@plt+0x3b460>
   4c4d0:	add	r6, r6, #34	; 0x22
   4c4d4:	b	4c4dc <fputs@plt+0x3b3ec>
   4c4d8:	ldr	r2, [r9, #32]
   4c4dc:	lsr	r1, r6, #12
   4c4e0:	cmp	r6, #4096	; 0x1000
   4c4e4:	mov	r0, r4
   4c4e8:	ubfx	r3, r6, #0, #12
   4c4ec:	ldrcc	r3, [r2]
   4c4f0:	ldrcs	r2, [r2, r1, lsl #2]
   4c4f4:	ldrcc	r1, [r3, r6, lsl #2]
   4c4f8:	ldrcs	r1, [r2, r3, lsl #2]
   4c4fc:	bl	4cde4 <fputs@plt+0x3bcf4>
   4c500:	sub	r3, r6, #32
   4c504:	mov	r5, r0
   4c508:	cmp	r8, r3
   4c50c:	cmpcs	r0, #0
   4c510:	clz	r0, r0
   4c514:	add	r6, r6, #1
   4c518:	lsr	r0, r0, #5
   4c51c:	beq	4c4d8 <fputs@plt+0x3b3e8>
   4c520:	ldr	r6, [r9, #68]	; 0x44
   4c524:	mov	r7, r0
   4c528:	cmp	r8, r6
   4c52c:	beq	4c3f4 <fputs@plt+0x3b304>
   4c530:	mov	r0, r9
   4c534:	bl	472fc <fputs@plt+0x3620c>
   4c538:	b	4c3f4 <fputs@plt+0x3b304>
   4c53c:	mov	r2, #0
   4c540:	mov	r3, #0
   4c544:	bl	1be44 <fputs@plt+0xad54>
   4c548:	mov	r5, r0
   4c54c:	b	4c2b0 <fputs@plt+0x3b1c0>
   4c550:	mov	r7, #1
   4c554:	mov	r5, #0
   4c558:	b	4c528 <fputs@plt+0x3b438>
   4c55c:	muleq	r6, r8, r3
   4c560:	strd	r4, [sp, #-16]!
   4c564:	mov	r4, r0
   4c568:	str	r6, [sp, #8]
   4c56c:	str	lr, [sp, #12]
   4c570:	ldrb	r6, [r0, #17]
   4c574:	cmp	r6, #6
   4c578:	beq	4c5fc <fputs@plt+0x3b50c>
   4c57c:	cmp	r6, #1
   4c580:	movls	r5, #0
   4c584:	bls	4c5e8 <fputs@plt+0x3b4f8>
   4c588:	ldr	r2, [r0, #216]	; 0xd8
   4c58c:	cmp	r2, #0
   4c590:	beq	4c630 <fputs@plt+0x3b540>
   4c594:	ldr	r5, [r0, #44]	; 0x2c
   4c598:	cmp	r5, #0
   4c59c:	bne	4c604 <fputs@plt+0x3b514>
   4c5a0:	ldr	r3, [r0, #104]	; 0x68
   4c5a4:	cmp	r3, #0
   4c5a8:	blt	4c690 <fputs@plt+0x3b5a0>
   4c5ac:	mvn	r2, #0
   4c5b0:	mov	r1, #2
   4c5b4:	bl	4bf10 <fputs@plt+0x3ae20>
   4c5b8:	mov	r6, r0
   4c5bc:	mov	r2, r5
   4c5c0:	ldrb	r1, [r4, #20]
   4c5c4:	mov	r0, r4
   4c5c8:	bl	1eba0 <fputs@plt+0xdab0>
   4c5cc:	cmp	r6, #0
   4c5d0:	movne	r5, r6
   4c5d4:	moveq	r5, r0
   4c5d8:	uxtb	r3, r5
   4c5dc:	cmp	r3, #10
   4c5e0:	cmpne	r3, #13
   4c5e4:	beq	4c620 <fputs@plt+0x3b530>
   4c5e8:	mov	r0, r5
   4c5ec:	ldrd	r4, [sp]
   4c5f0:	ldr	r6, [sp, #8]
   4c5f4:	add	sp, sp, #12
   4c5f8:	pop	{pc}		; (ldr pc, [sp], #4)
   4c5fc:	ldr	r5, [r0, #44]	; 0x2c
   4c600:	b	4c5e8 <fputs@plt+0x3b4f8>
   4c604:	mov	r2, #0
   4c608:	ldrb	r1, [r0, #20]
   4c60c:	bl	1eba0 <fputs@plt+0xdab0>
   4c610:	uxtb	r3, r5
   4c614:	cmp	r3, #10
   4c618:	cmpne	r3, #13
   4c61c:	bne	4c5e8 <fputs@plt+0x3b4f8>
   4c620:	mov	r3, #6
   4c624:	strb	r3, [r4, #17]
   4c628:	str	r5, [r4, #44]	; 0x2c
   4c62c:	b	4c5e8 <fputs@plt+0x3b4f8>
   4c630:	ldr	r3, [r0, #68]	; 0x44
   4c634:	sub	r1, r6, #2
   4c638:	clz	r1, r1
   4c63c:	lsr	r1, r1, #5
   4c640:	ldr	r3, [r3]
   4c644:	cmp	r3, #0
   4c648:	moveq	r1, #1
   4c64c:	cmp	r1, #0
   4c650:	beq	4c6a4 <fputs@plt+0x3b5b4>
   4c654:	mov	r1, r2
   4c658:	bl	1eba0 <fputs@plt+0xdab0>
   4c65c:	ldrb	r3, [r4, #16]
   4c660:	subs	r6, r6, #2
   4c664:	mov	r5, r0
   4c668:	movne	r6, #1
   4c66c:	cmp	r3, #0
   4c670:	movne	r6, #0
   4c674:	cmp	r6, #0
   4c678:	beq	4c610 <fputs@plt+0x3b520>
   4c67c:	mov	r3, #4
   4c680:	mov	r2, #6
   4c684:	strb	r2, [r4, #17]
   4c688:	str	r3, [r4, #44]	; 0x2c
   4c68c:	b	4c5e8 <fputs@plt+0x3b4f8>
   4c690:	mov	r2, r5
   4c694:	ldrb	r1, [r0, #20]
   4c698:	bl	1eba0 <fputs@plt+0xdab0>
   4c69c:	mov	r5, r0
   4c6a0:	b	4c610 <fputs@plt+0x3b520>
   4c6a4:	bl	4af00 <fputs@plt+0x39e10>
   4c6a8:	mov	r5, r0
   4c6ac:	b	4c610 <fputs@plt+0x3b520>
   4c6b0:	str	r4, [sp, #-8]!
   4c6b4:	mov	r4, r0
   4c6b8:	str	lr, [sp, #4]
   4c6bc:	ldrb	r3, [r0, #17]
   4c6c0:	cmp	r3, #6
   4c6c4:	cmpne	r3, #0
   4c6c8:	beq	4c70c <fputs@plt+0x3b61c>
   4c6cc:	cmp	r3, #1
   4c6d0:	bls	4c720 <fputs@plt+0x3b630>
   4c6d4:	ldr	r3, [pc, #92]	; 4c738 <fputs@plt+0x3b648>
   4c6d8:	add	r3, pc, r3
   4c6dc:	ldr	r3, [r3, #328]	; 0x148
   4c6e0:	cmp	r3, #0
   4c6e4:	beq	4c6ec <fputs@plt+0x3b5fc>
   4c6e8:	blx	r3
   4c6ec:	mov	r0, r4
   4c6f0:	bl	4c560 <fputs@plt+0x3b470>
   4c6f4:	ldr	r3, [pc, #64]	; 4c73c <fputs@plt+0x3b64c>
   4c6f8:	add	r3, pc, r3
   4c6fc:	ldr	r3, [r3, #332]	; 0x14c
   4c700:	cmp	r3, #0
   4c704:	beq	4c70c <fputs@plt+0x3b61c>
   4c708:	blx	r3
   4c70c:	mov	r0, r4
   4c710:	ldr	r4, [sp]
   4c714:	ldr	lr, [sp, #4]
   4c718:	add	sp, sp, #8
   4c71c:	b	1e9f8 <fputs@plt+0xd908>
   4c720:	ldrb	r2, [r0, #4]
   4c724:	cmp	r2, #0
   4c728:	bne	4c70c <fputs@plt+0x3b61c>
   4c72c:	mov	r1, r2
   4c730:	bl	1eba0 <fputs@plt+0xdab0>
   4c734:	b	4c70c <fputs@plt+0x3b61c>
   4c738:	andeq	r7, r6, r0, ror r1
   4c73c:	andeq	r7, r6, r0, asr r1
   4c740:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4c744:	mov	r5, r2
   4c748:	strd	r6, [sp, #8]
   4c74c:	mov	r7, r3
   4c750:	strd	r8, [sp, #16]
   4c754:	mov	r9, r0
   4c758:	strd	sl, [sp, #24]
   4c75c:	mov	sl, r1
   4c760:	mov	r1, #0
   4c764:	str	lr, [sp, #32]
   4c768:	sub	sp, sp, #20
   4c76c:	cmp	sl, #1
   4c770:	str	r1, [sp, #8]
   4c774:	bls	4c8e4 <fputs@plt+0x3b7f4>
   4c778:	ldrb	r3, [r0, #23]
   4c77c:	ldr	r4, [r0, #44]	; 0x2c
   4c780:	cmp	r3, r1
   4c784:	beq	4c8f0 <fputs@plt+0x3b800>
   4c788:	ldrb	r3, [r0, #17]
   4c78c:	cmp	r3, #1
   4c790:	beq	4c9c0 <fputs@plt+0x3b8d0>
   4c794:	tst	r7, #2
   4c798:	beq	4c8f0 <fputs@plt+0x3b800>
   4c79c:	cmp	r4, #0
   4c7a0:	bne	4c8f8 <fputs@plt+0x3b808>
   4c7a4:	ldr	r0, [r9, #216]	; 0xd8
   4c7a8:	cmp	r0, #0
   4c7ac:	beq	4cadc <fputs@plt+0x3b9ec>
   4c7b0:	add	r2, sp, #8
   4c7b4:	mov	r1, sl
   4c7b8:	bl	4714c <fputs@plt+0x3605c>
   4c7bc:	subs	r4, r0, #0
   4c7c0:	bne	4c8f8 <fputs@plt+0x3b808>
   4c7c4:	ldr	r3, [sp, #8]
   4c7c8:	cmp	r3, #0
   4c7cc:	beq	4cadc <fputs@plt+0x3b9ec>
   4c7d0:	mov	r4, #1
   4c7d4:	ldr	r3, [r9, #212]	; 0xd4
   4c7d8:	mov	r1, sl
   4c7dc:	ldr	r8, [pc, #1176]	; 4cc7c <fputs@plt+0x3bb8c>
   4c7e0:	ldrb	r2, [r3, #33]	; 0x21
   4c7e4:	add	r8, pc, r8
   4c7e8:	ldr	r0, [r3, #44]	; 0x2c
   4c7ec:	ldr	r3, [r8, #136]	; 0x88
   4c7f0:	and	r2, r2, #3
   4c7f4:	blx	r3
   4c7f8:	subs	r2, r0, #0
   4c7fc:	beq	4ca04 <fputs@plt+0x3b914>
   4c800:	mov	r1, sl
   4c804:	ldr	r0, [r9, #212]	; 0xd4
   4c808:	bl	17b28 <fputs@plt+0x6a38>
   4c80c:	ldr	r3, [r0, #16]
   4c810:	mvn	r2, r7
   4c814:	mov	r6, r0
   4c818:	and	r7, r7, #1
   4c81c:	str	r0, [r5]
   4c820:	cmp	r3, #0
   4c824:	andne	r3, r2, #1
   4c828:	moveq	r3, #0
   4c82c:	cmp	r3, #0
   4c830:	bne	4c9f0 <fputs@plt+0x3b900>
   4c834:	cmp	sl, #0
   4c838:	str	r9, [r0, #16]
   4c83c:	blt	4c9cc <fputs@plt+0x3b8dc>
   4c840:	ldr	r3, [pc, #1080]	; 4cc80 <fputs@plt+0x3bb90>
   4c844:	ldr	r2, [r9, #160]	; 0xa0
   4c848:	add	r3, pc, r3
   4c84c:	ldr	r3, [r3, #272]	; 0x110
   4c850:	sdiv	r3, r3, r2
   4c854:	add	r3, r3, #1
   4c858:	cmp	r3, sl
   4c85c:	beq	4c9cc <fputs@plt+0x3b8dc>
   4c860:	ldrb	r3, [r9, #16]
   4c864:	cmp	r3, #0
   4c868:	beq	4c958 <fputs@plt+0x3b868>
   4c86c:	ldr	r3, [r9, #164]	; 0xa4
   4c870:	cmp	r3, sl
   4c874:	bcc	4cb8c <fputs@plt+0x3ba9c>
   4c878:	cmp	r7, #0
   4c87c:	beq	4c8d0 <fputs@plt+0x3b7e0>
   4c880:	ldr	r3, [pc, #1020]	; 4cc84 <fputs@plt+0x3bb94>
   4c884:	add	r3, pc, r3
   4c888:	ldr	r3, [r3, #328]	; 0x148
   4c88c:	cmp	r3, #0
   4c890:	beq	4c898 <fputs@plt+0x3b7a8>
   4c894:	blx	r3
   4c898:	ldr	r3, [r9, #32]
   4c89c:	cmp	r3, sl
   4c8a0:	bcs	4cb94 <fputs@plt+0x3baa4>
   4c8a4:	mov	r2, sl
   4c8a8:	add	r1, r9, #104	; 0x68
   4c8ac:	add	r0, r9, #100	; 0x64
   4c8b0:	bl	26be4 <fputs@plt+0x15af4>
   4c8b4:	ldr	r3, [pc, #972]	; 4cc88 <fputs@plt+0x3bb98>
   4c8b8:	add	r3, pc, r3
   4c8bc:	ldr	r3, [r3, #332]	; 0x14c
   4c8c0:	cmp	r3, #0
   4c8c4:	beq	4c8cc <fputs@plt+0x3b7dc>
   4c8c8:	blx	r3
   4c8cc:	ldr	r2, [r9, #160]	; 0xa0
   4c8d0:	mov	r1, #0
   4c8d4:	ldr	r0, [r6, #4]
   4c8d8:	mov	r4, r1
   4c8dc:	bl	10ebc <memset@plt>
   4c8e0:	b	4c90c <fputs@plt+0x3b81c>
   4c8e4:	cmp	sl, #0
   4c8e8:	beq	4c948 <fputs@plt+0x3b858>
   4c8ec:	ldr	r4, [r0, #44]	; 0x2c
   4c8f0:	cmp	r4, #0
   4c8f4:	beq	4c7d4 <fputs@plt+0x3b6e4>
   4c8f8:	ldr	r3, [r9, #128]	; 0x80
   4c8fc:	cmp	r3, #0
   4c900:	beq	4c92c <fputs@plt+0x3b83c>
   4c904:	mov	r3, #0
   4c908:	str	r3, [r5]
   4c90c:	mov	r0, r4
   4c910:	add	sp, sp, #20
   4c914:	ldrd	r4, [sp]
   4c918:	ldrd	r6, [sp, #8]
   4c91c:	ldrd	r8, [sp, #16]
   4c920:	ldrd	sl, [sp, #24]
   4c924:	add	sp, sp, #32
   4c928:	pop	{pc}		; (ldr pc, [sp], #4)
   4c92c:	ldr	r3, [r9, #212]	; 0xd4
   4c930:	ldr	r3, [r3, #12]
   4c934:	cmp	r3, #0
   4c938:	bne	4c904 <fputs@plt+0x3b814>
   4c93c:	mov	r0, r9
   4c940:	bl	4c6b0 <fputs@plt+0x3b5c0>
   4c944:	b	4c904 <fputs@plt+0x3b814>
   4c948:	movw	r0, #49316	; 0xc0a4
   4c94c:	bl	36834 <fputs@plt+0x25744>
   4c950:	mov	r4, r0
   4c954:	b	4c90c <fputs@plt+0x3b81c>
   4c958:	ldr	r3, [r9, #28]
   4c95c:	cmp	r3, sl
   4c960:	movcs	r3, r7
   4c964:	orrcc	r3, r7, #1
   4c968:	cmp	r3, #0
   4c96c:	bne	4c86c <fputs@plt+0x3b77c>
   4c970:	ldr	r3, [r9, #64]	; 0x40
   4c974:	ldr	r3, [r3]
   4c978:	cmp	r3, #0
   4c97c:	beq	4cb80 <fputs@plt+0x3ba90>
   4c980:	ldr	r0, [r9, #216]	; 0xd8
   4c984:	eor	r4, r4, #1
   4c988:	cmp	r0, #0
   4c98c:	andne	r4, r4, #1
   4c990:	moveq	r4, #0
   4c994:	cmp	r4, #0
   4c998:	bne	4cbf8 <fputs@plt+0x3bb08>
   4c99c:	ldr	r3, [r9, #196]	; 0xc4
   4c9a0:	mov	r0, r6
   4c9a4:	ldr	r1, [sp, #8]
   4c9a8:	add	r3, r3, #1
   4c9ac:	str	r3, [r9, #196]	; 0xc4
   4c9b0:	bl	18048 <fputs@plt+0x6f58>
   4c9b4:	subs	r4, r0, #0
   4c9b8:	beq	4c90c <fputs@plt+0x3b81c>
   4c9bc:	b	4c9d8 <fputs@plt+0x3b8e8>
   4c9c0:	cmp	r4, r1
   4c9c4:	bne	4c8f8 <fputs@plt+0x3b808>
   4c9c8:	b	4c7a4 <fputs@plt+0x3b6b4>
   4c9cc:	movw	r0, #49405	; 0xc0fd
   4c9d0:	bl	36834 <fputs@plt+0x25744>
   4c9d4:	mov	r4, r0
   4c9d8:	mov	r0, r6
   4c9dc:	bl	14ec4 <fputs@plt+0x3dd4>
   4c9e0:	ldr	r3, [r9, #128]	; 0x80
   4c9e4:	cmp	r3, #0
   4c9e8:	bne	4c904 <fputs@plt+0x3b814>
   4c9ec:	b	4c92c <fputs@plt+0x3b83c>
   4c9f0:	ldr	r3, [r9, #192]	; 0xc0
   4c9f4:	mov	r4, #0
   4c9f8:	add	r3, r3, #1
   4c9fc:	str	r3, [r9, #192]	; 0xc0
   4ca00:	b	4c90c <fputs@plt+0x3b81c>
   4ca04:	ldr	r6, [r9, #212]	; 0xd4
   4ca08:	ldrb	r3, [r6, #33]	; 0x21
   4ca0c:	cmp	r3, #2
   4ca10:	beq	4cba4 <fputs@plt+0x3bab4>
   4ca14:	ldr	r0, [r6, #44]	; 0x2c
   4ca18:	ldr	r3, [r8, #132]	; 0x84
   4ca1c:	blx	r3
   4ca20:	ldr	r3, [r6, #20]
   4ca24:	cmp	r0, r3
   4ca28:	ble	4cab0 <fputs@plt+0x3b9c0>
   4ca2c:	ldr	r1, [r6, #8]
   4ca30:	cmp	r1, #0
   4ca34:	beq	4ca5c <fputs@plt+0x3b96c>
   4ca38:	ldrsh	r3, [r1, #26]
   4ca3c:	cmp	r3, #0
   4ca40:	bne	4ca50 <fputs@plt+0x3b960>
   4ca44:	ldrh	r3, [r1, #24]
   4ca48:	tst	r3, #8
   4ca4c:	beq	4cbf0 <fputs@plt+0x3bb00>
   4ca50:	ldr	r1, [r1, #36]	; 0x24
   4ca54:	cmp	r1, #0
   4ca58:	bne	4ca38 <fputs@plt+0x3b948>
   4ca5c:	ldr	r1, [r6, #4]
   4ca60:	mov	r3, #0
   4ca64:	str	r3, [r6, #8]
   4ca68:	cmp	r1, r3
   4ca6c:	bne	4ca80 <fputs@plt+0x3b990>
   4ca70:	b	4cab0 <fputs@plt+0x3b9c0>
   4ca74:	ldr	r1, [r1, #36]	; 0x24
   4ca78:	cmp	r1, #0
   4ca7c:	beq	4cab0 <fputs@plt+0x3b9c0>
   4ca80:	ldrsh	r3, [r1, #26]
   4ca84:	cmp	r3, #0
   4ca88:	bne	4ca74 <fputs@plt+0x3b984>
   4ca8c:	ldr	r3, [r6, #36]	; 0x24
   4ca90:	ldr	r0, [r6, #40]	; 0x28
   4ca94:	blx	r3
   4ca98:	cmp	r0, #0
   4ca9c:	cmpne	r0, #5
   4caa0:	mov	r3, r0
   4caa4:	beq	4cab0 <fputs@plt+0x3b9c0>
   4caa8:	mov	r4, r3
   4caac:	b	4c8f8 <fputs@plt+0x3b808>
   4cab0:	ldr	r3, [pc, #468]	; 4cc8c <fputs@plt+0x3bb9c>
   4cab4:	mov	r2, #2
   4cab8:	mov	r1, sl
   4cabc:	ldr	r0, [r6, #44]	; 0x2c
   4cac0:	add	r3, pc, r3
   4cac4:	ldr	r3, [r3, #136]	; 0x88
   4cac8:	blx	r3
   4cacc:	subs	r2, r0, #0
   4cad0:	bne	4c800 <fputs@plt+0x3b710>
   4cad4:	mov	r4, #7
   4cad8:	b	4c8f8 <fputs@plt+0x3b808>
   4cadc:	ldr	lr, [r9, #64]	; 0x40
   4cae0:	sub	r6, sl, #1
   4cae4:	mov	r3, #0
   4cae8:	ldr	ip, [r9, #160]	; 0xa0
   4caec:	ldr	r4, [lr]
   4caf0:	mov	r0, lr
   4caf4:	asr	r1, ip, #31
   4caf8:	str	r3, [sp, #12]
   4cafc:	umull	r2, r3, ip, r6
   4cb00:	str	ip, [sp]
   4cb04:	mla	r3, r6, r1, r3
   4cb08:	add	r1, sp, #12
   4cb0c:	str	r1, [sp, #4]
   4cb10:	ldr	r1, [r4, #68]	; 0x44
   4cb14:	blx	r1
   4cb18:	subs	r4, r0, #0
   4cb1c:	bne	4c8f8 <fputs@plt+0x3b808>
   4cb20:	ldr	r8, [sp, #12]
   4cb24:	cmp	r8, #0
   4cb28:	beq	4c7d0 <fputs@plt+0x3b6e0>
   4cb2c:	ldrb	r3, [r9, #17]
   4cb30:	cmp	r3, #1
   4cb34:	bhi	4cbb0 <fputs@plt+0x3bac0>
   4cb38:	ldr	r7, [r9, #144]	; 0x90
   4cb3c:	ldrh	r2, [r9, #148]	; 0x94
   4cb40:	cmp	r7, #0
   4cb44:	beq	4cc10 <fputs@plt+0x3bb20>
   4cb48:	mov	r3, #0
   4cb4c:	ldr	r0, [r7, #8]
   4cb50:	mov	r1, r3
   4cb54:	ldr	ip, [r7, #12]
   4cb58:	str	ip, [r9, #144]	; 0x90
   4cb5c:	str	r3, [r7, #12]
   4cb60:	bl	10ebc <memset@plt>
   4cb64:	ldr	r3, [r9, #128]	; 0x80
   4cb68:	str	r8, [r7, #4]
   4cb6c:	str	sl, [r7, #20]
   4cb70:	add	r3, r3, #1
   4cb74:	str	r3, [r9, #128]	; 0x80
   4cb78:	str	r7, [r5]
   4cb7c:	b	4c90c <fputs@plt+0x3b81c>
   4cb80:	ldr	r3, [r9, #164]	; 0xa4
   4cb84:	cmp	sl, r3
   4cb88:	bls	4c8d0 <fputs@plt+0x3b7e0>
   4cb8c:	mov	r4, #13
   4cb90:	b	4c9d8 <fputs@plt+0x3b8e8>
   4cb94:	mov	r1, sl
   4cb98:	ldr	r0, [r9, #60]	; 0x3c
   4cb9c:	bl	269d0 <fputs@plt+0x158e0>
   4cba0:	b	4c8a4 <fputs@plt+0x3b7b4>
   4cba4:	mov	r4, #7
   4cba8:	str	r2, [r5]
   4cbac:	b	4c8f8 <fputs@plt+0x3b808>
   4cbb0:	mov	r1, sl
   4cbb4:	add	r0, r9, #212	; 0xd4
   4cbb8:	bl	1e7f4 <fputs@plt+0xd704>
   4cbbc:	subs	r7, r0, #0
   4cbc0:	beq	4cc74 <fputs@plt+0x3bb84>
   4cbc4:	ldr	r0, [r9, #64]	; 0x40
   4cbc8:	ldr	r8, [r9, #160]	; 0xa0
   4cbcc:	ldr	ip, [sp, #12]
   4cbd0:	ldr	r1, [r0]
   4cbd4:	umull	r2, r3, r8, r6
   4cbd8:	asr	r9, r8, #31
   4cbdc:	str	ip, [sp]
   4cbe0:	mla	r3, r6, r9, r3
   4cbe4:	ldr	r1, [r1, #72]	; 0x48
   4cbe8:	blx	r1
   4cbec:	b	4cb78 <fputs@plt+0x3ba88>
   4cbf0:	str	r1, [r6, #8]
   4cbf4:	b	4ca8c <fputs@plt+0x3b99c>
   4cbf8:	mov	r1, sl
   4cbfc:	add	r2, sp, #8
   4cc00:	bl	4714c <fputs@plt+0x3605c>
   4cc04:	subs	r4, r0, #0
   4cc08:	beq	4c99c <fputs@plt+0x3b8ac>
   4cc0c:	b	4c9d8 <fputs@plt+0x3b8e8>
   4cc10:	mov	r1, r7
   4cc14:	add	r0, r2, #40	; 0x28
   4cc18:	bl	2601c <fputs@plt+0x14f2c>
   4cc1c:	subs	r7, r0, #0
   4cc20:	beq	4cc40 <fputs@plt+0x3bb50>
   4cc24:	mov	r3, #64	; 0x40
   4cc28:	movt	r3, #1
   4cc2c:	str	r9, [r7, #16]
   4cc30:	add	r2, r7, #40	; 0x28
   4cc34:	str	r2, [r7, #8]
   4cc38:	str	r3, [r7, #24]
   4cc3c:	b	4cb64 <fputs@plt+0x3ba74>
   4cc40:	ldr	r0, [r9, #64]	; 0x40
   4cc44:	mov	r4, #7
   4cc48:	ldr	r2, [r9, #160]	; 0xa0
   4cc4c:	ldr	r1, [r0]
   4cc50:	str	r8, [sp]
   4cc54:	umull	sl, fp, r2, r6
   4cc58:	asr	r3, r2, #31
   4cc5c:	mov	r2, sl
   4cc60:	ldr	r1, [r1, #72]	; 0x48
   4cc64:	mla	fp, r6, r3, fp
   4cc68:	mov	r3, fp
   4cc6c:	blx	r1
   4cc70:	b	4c8f8 <fputs@plt+0x3b808>
   4cc74:	ldr	r8, [sp, #12]
   4cc78:	b	4cb38 <fputs@plt+0x3ba48>
   4cc7c:	muleq	r6, r4, r9
   4cc80:	andeq	r2, r6, r0, lsr r9
   4cc84:	andeq	r6, r6, r4, asr #31
   4cc88:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   4cc8c:			; <UNDEFINED> instruction: 0x000626b8
   4cc90:	strd	r4, [sp, #-16]!
   4cc94:	mov	r5, r0
   4cc98:	mov	r4, r1
   4cc9c:	ldr	r0, [r0]
   4cca0:	str	r6, [sp, #8]
   4cca4:	mov	r6, r2
   4cca8:	str	lr, [sp, #12]
   4ccac:	sub	sp, sp, #8
   4ccb0:	add	r2, sp, #4
   4ccb4:	bl	4c740 <fputs@plt+0x3b650>
   4ccb8:	cmp	r0, #0
   4ccbc:	bne	4ccfc <fputs@plt+0x3bc0c>
   4ccc0:	ldr	r2, [sp, #4]
   4ccc4:	ldr	r3, [r2, #8]
   4ccc8:	ldr	r1, [r3, #84]	; 0x54
   4cccc:	cmp	r4, r1
   4ccd0:	beq	4ccf8 <fputs@plt+0x3bc08>
   4ccd4:	ldr	r1, [r2, #4]
   4ccd8:	cmp	r4, #1
   4ccdc:	moveq	ip, #100	; 0x64
   4cce0:	movne	ip, #0
   4cce4:	strb	ip, [r3, #5]
   4cce8:	str	r5, [r3, #52]	; 0x34
   4ccec:	str	r1, [r3, #56]	; 0x38
   4ccf0:	str	r2, [r3, #72]	; 0x48
   4ccf4:	str	r4, [r3, #84]	; 0x54
   4ccf8:	str	r3, [r6]
   4ccfc:	add	sp, sp, #8
   4cd00:	ldrd	r4, [sp]
   4cd04:	ldr	r6, [sp, #8]
   4cd08:	add	sp, sp, #12
   4cd0c:	pop	{pc}		; (ldr pc, [sp], #4)
   4cd10:	ldrh	r3, [r0, #24]
   4cd14:	strd	r4, [sp, #-28]!	; 0xffffffe4
   4cd18:	ldr	r4, [r0, #16]
   4cd1c:	strd	r6, [sp, #8]
   4cd20:	strd	r8, [sp, #16]
   4cd24:	tst	r3, #64	; 0x40
   4cd28:	str	lr, [sp, #24]
   4cd2c:	sub	sp, sp, #12
   4cd30:	beq	4cdbc <fputs@plt+0x3bccc>
   4cd34:	mov	r1, r0
   4cd38:	ldr	r5, [r0, #4]
   4cd3c:	ldr	r3, [r0, #20]
   4cd40:	ldr	r6, [r4, #160]	; 0xa0
   4cd44:	ldr	r0, [r4, #64]	; 0x40
   4cd48:	sub	r3, r3, #1
   4cd4c:	ldr	ip, [r4, #128]	; 0x80
   4cd50:	umull	r8, r9, r3, r6
   4cd54:	asr	r7, r6, #31
   4cd58:	ldr	r6, [r4, #144]	; 0x90
   4cd5c:	ldr	lr, [r0]
   4cd60:	mov	r2, r8
   4cd64:	mla	r9, r3, r7, r9
   4cd68:	sub	ip, ip, #1
   4cd6c:	str	ip, [r4, #128]	; 0x80
   4cd70:	mov	r3, r9
   4cd74:	str	r6, [r1, #12]
   4cd78:	str	r1, [r4, #144]	; 0x90
   4cd7c:	str	r5, [sp]
   4cd80:	ldr	r1, [lr, #72]	; 0x48
   4cd84:	blx	r1
   4cd88:	ldr	r3, [r4, #128]	; 0x80
   4cd8c:	cmp	r3, #0
   4cd90:	bne	4cda4 <fputs@plt+0x3bcb4>
   4cd94:	ldr	r3, [r4, #212]	; 0xd4
   4cd98:	ldr	r3, [r3, #12]
   4cd9c:	cmp	r3, #0
   4cda0:	beq	4cdc4 <fputs@plt+0x3bcd4>
   4cda4:	add	sp, sp, #12
   4cda8:	ldrd	r4, [sp]
   4cdac:	ldrd	r6, [sp, #8]
   4cdb0:	ldrd	r8, [sp, #16]
   4cdb4:	add	sp, sp, #24
   4cdb8:	pop	{pc}		; (ldr pc, [sp], #4)
   4cdbc:	bl	14e4c <fputs@plt+0x3d5c>
   4cdc0:	b	4cd88 <fputs@plt+0x3bc98>
   4cdc4:	mov	r0, r4
   4cdc8:	add	sp, sp, #12
   4cdcc:	ldrd	r4, [sp]
   4cdd0:	ldrd	r6, [sp, #8]
   4cdd4:	ldrd	r8, [sp, #16]
   4cdd8:	ldr	lr, [sp, #24]
   4cddc:	add	sp, sp, #28
   4cde0:	b	4c6b0 <fputs@plt+0x3b5c0>
   4cde4:	strd	r4, [sp, #-16]!
   4cde8:	mov	r4, r0
   4cdec:	add	r0, r0, #212	; 0xd4
   4cdf0:	str	r6, [sp, #8]
   4cdf4:	str	lr, [sp, #12]
   4cdf8:	sub	sp, sp, #8
   4cdfc:	bl	1e7f4 <fputs@plt+0xd704>
   4ce00:	subs	r5, r0, #0
   4ce04:	moveq	r6, r5
   4ce08:	beq	4ce40 <fputs@plt+0x3bd50>
   4ce0c:	ldrsh	r3, [r5, #26]
   4ce10:	cmp	r3, #1
   4ce14:	beq	4ce78 <fputs@plt+0x3bd88>
   4ce18:	mov	r3, #0
   4ce1c:	add	r2, sp, #4
   4ce20:	ldr	r1, [r5, #20]
   4ce24:	ldr	r0, [r4, #216]	; 0xd8
   4ce28:	str	r3, [sp, #4]
   4ce2c:	bl	4714c <fputs@plt+0x3605c>
   4ce30:	subs	r6, r0, #0
   4ce34:	beq	4ce84 <fputs@plt+0x3bd94>
   4ce38:	mov	r0, r5
   4ce3c:	bl	4cd10 <fputs@plt+0x3bc20>
   4ce40:	ldr	r3, [r4, #96]	; 0x60
   4ce44:	cmp	r3, #0
   4ce48:	beq	4ce60 <fputs@plt+0x3bd70>
   4ce4c:	mov	r2, #1
   4ce50:	str	r2, [r3, #16]
   4ce54:	ldr	r3, [r3, #44]	; 0x2c
   4ce58:	cmp	r3, #0
   4ce5c:	bne	4ce50 <fputs@plt+0x3bd60>
   4ce60:	mov	r0, r6
   4ce64:	add	sp, sp, #8
   4ce68:	ldrd	r4, [sp]
   4ce6c:	ldr	r6, [sp, #8]
   4ce70:	add	sp, sp, #12
   4ce74:	pop	{pc}		; (ldr pc, [sp], #4)
   4ce78:	bl	14ec4 <fputs@plt+0x3dd4>
   4ce7c:	mov	r6, #0
   4ce80:	b	4ce40 <fputs@plt+0x3bd50>
   4ce84:	mov	r0, r5
   4ce88:	ldr	r1, [sp, #4]
   4ce8c:	bl	18048 <fputs@plt+0x6f58>
   4ce90:	subs	r6, r0, #0
   4ce94:	bne	4ce38 <fputs@plt+0x3bd48>
   4ce98:	mov	r0, r5
   4ce9c:	ldr	r3, [r4, #204]	; 0xcc
   4cea0:	blx	r3
   4cea4:	b	4ce38 <fputs@plt+0x3bd48>
   4cea8:	cmp	r1, #1
   4ceac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4ceb0:	mov	r4, r1
   4ceb4:	mov	r5, r2
   4ceb8:	strd	r6, [sp, #8]
   4cebc:	mov	r6, r3
   4cec0:	movls	r7, #0
   4cec4:	str	r8, [sp, #16]
   4cec8:	str	lr, [sp, #20]
   4cecc:	sub	sp, sp, #8
   4ced0:	bls	4cf1c <fputs@plt+0x3be2c>
   4ced4:	movw	r1, #52429	; 0xcccd
   4ced8:	movt	r1, #52428	; 0xcccc
   4cedc:	ldr	r3, [pc, #224]	; 4cfc4 <fputs@plt+0x3bed4>
   4cee0:	sub	ip, r4, #2
   4cee4:	ldr	r2, [r0, #36]	; 0x24
   4cee8:	ldr	lr, [r0, #32]
   4ceec:	add	r3, pc, r3
   4cef0:	umull	r1, r2, r1, r2
   4cef4:	ldr	r1, [r3, #272]	; 0x110
   4cef8:	lsr	r2, r2, #2
   4cefc:	add	r3, r2, #1
   4cf00:	udiv	r2, r1, lr
   4cf04:	udiv	ip, ip, r3
   4cf08:	add	r2, r2, #1
   4cf0c:	mul	r3, r3, ip
   4cf10:	add	r7, r3, #2
   4cf14:	cmp	r7, r2
   4cf18:	addeq	r7, r3, #3
   4cf1c:	mov	r3, #0
   4cf20:	add	r2, sp, #4
   4cf24:	ldr	r0, [r0]
   4cf28:	mov	r1, r7
   4cf2c:	bl	4c740 <fputs@plt+0x3b650>
   4cf30:	subs	r8, r0, #0
   4cf34:	bne	4cf84 <fputs@plt+0x3be94>
   4cf38:	ldr	r0, [sp, #4]
   4cf3c:	sub	r4, r4, r7
   4cf40:	add	r4, r4, r4, lsl #2
   4cf44:	subs	r2, r4, #5
   4cf48:	ldr	r3, [r0, #4]
   4cf4c:	bmi	4cfb0 <fputs@plt+0x3bec0>
   4cf50:	cmp	r6, #0
   4cf54:	ldrb	r2, [r3, r2]
   4cf58:	strb	r2, [r5]
   4cf5c:	beq	4cf70 <fputs@plt+0x3be80>
   4cf60:	add	r4, r3, r4
   4cf64:	ldr	r3, [r4, #-4]
   4cf68:	rev	r3, r3
   4cf6c:	str	r3, [r6]
   4cf70:	bl	4cd10 <fputs@plt+0x3bc20>
   4cf74:	ldrb	r3, [r5]
   4cf78:	sub	r3, r3, #1
   4cf7c:	cmp	r3, #4
   4cf80:	bhi	4cfa0 <fputs@plt+0x3beb0>
   4cf84:	mov	r0, r8
   4cf88:	add	sp, sp, #8
   4cf8c:	ldrd	r4, [sp]
   4cf90:	ldrd	r6, [sp, #8]
   4cf94:	ldr	r8, [sp, #16]
   4cf98:	add	sp, sp, #20
   4cf9c:	pop	{pc}		; (ldr pc, [sp], #4)
   4cfa0:	movw	r0, #56798	; 0xddde
   4cfa4:	bl	36834 <fputs@plt+0x25744>
   4cfa8:	mov	r8, r0
   4cfac:	b	4cf84 <fputs@plt+0x3be94>
   4cfb0:	bl	4cd10 <fputs@plt+0x3bc20>
   4cfb4:	movw	r0, #56790	; 0xddd6
   4cfb8:	bl	36834 <fputs@plt+0x25744>
   4cfbc:	mov	r8, r0
   4cfc0:	b	4cf84 <fputs@plt+0x3be94>
   4cfc4:	andeq	r2, r6, ip, lsl #5
   4cfc8:	strd	r4, [sp, #-20]!	; 0xffffffec
   4cfcc:	mov	r4, r0
   4cfd0:	mov	r5, r2
   4cfd4:	ldr	r0, [r0]
   4cfd8:	strd	r6, [sp, #8]
   4cfdc:	mov	r7, r3
   4cfe0:	mov	r6, r1
   4cfe4:	str	lr, [sp, #16]
   4cfe8:	sub	sp, sp, #28
   4cfec:	add	r2, sp, #19
   4cff0:	add	r3, sp, #20
   4cff4:	bl	4cea8 <fputs@plt+0x3bdb8>
   4cff8:	cmp	r0, #0
   4cffc:	bne	4d048 <fputs@plt+0x3bf58>
   4d000:	ldrb	ip, [sp, #19]
   4d004:	ldr	lr, [sp, #20]
   4d008:	cmp	ip, r5
   4d00c:	bne	4d018 <fputs@plt+0x3bf28>
   4d010:	cmp	r7, lr
   4d014:	beq	4d034 <fputs@plt+0x3bf44>
   4d018:	ldr	r1, [pc, #84]	; 4d074 <fputs@plt+0x3bf84>
   4d01c:	mov	r3, r5
   4d020:	mov	r2, r6
   4d024:	mov	r0, r4
   4d028:	stm	sp, {r7, ip, lr}
   4d02c:	add	r1, pc, r1
   4d030:	bl	46e54 <fputs@plt+0x35d64>
   4d034:	add	sp, sp, #28
   4d038:	ldrd	r4, [sp]
   4d03c:	ldrd	r6, [sp, #8]
   4d040:	add	sp, sp, #16
   4d044:	pop	{pc}		; (ldr pc, [sp], #4)
   4d048:	ldr	r1, [pc, #40]	; 4d078 <fputs@plt+0x3bf88>
   4d04c:	movw	r3, #3082	; 0xc0a
   4d050:	mov	r2, r6
   4d054:	cmp	r0, r3
   4d058:	cmpne	r0, #7
   4d05c:	mov	r0, r4
   4d060:	moveq	r3, #1
   4d064:	streq	r3, [r4, #24]
   4d068:	add	r1, pc, r1
   4d06c:	bl	46e54 <fputs@plt+0x35d64>
   4d070:	b	4d034 <fputs@plt+0x3bf44>
   4d074:	andeq	ip, r4, r8, lsr #25
   4d078:	andeq	ip, r4, ip, asr #24
   4d07c:	cmp	r3, #0
   4d080:	bxle	lr
   4d084:	ldr	ip, [r0, #16]
   4d088:	cmp	ip, #0
   4d08c:	bxeq	lr
   4d090:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4d094:	cmp	r2, #0
   4d098:	mov	r4, r0
   4d09c:	strd	r6, [sp, #8]
   4d0a0:	strd	r8, [sp, #16]
   4d0a4:	strd	sl, [sp, #24]
   4d0a8:	str	lr, [sp, #32]
   4d0ac:	sub	sp, sp, #36	; 0x24
   4d0b0:	str	r1, [sp, #8]
   4d0b4:	str	r3, [sp, #16]
   4d0b8:	str	r2, [sp, #20]
   4d0bc:	ble	4d2b0 <fputs@plt+0x3c1c0>
   4d0c0:	sub	r9, r3, #1
   4d0c4:	mov	r6, r3
   4d0c8:	ldr	r3, [pc, #544]	; 4d2f0 <fputs@plt+0x3c200>
   4d0cc:	mov	r5, r2
   4d0d0:	add	fp, sp, #28
   4d0d4:	add	r3, pc, r3
   4d0d8:	str	r3, [sp, #12]
   4d0dc:	b	4d16c <fputs@plt+0x3c07c>
   4d0e0:	ldr	r8, [r7, #4]
   4d0e4:	cmp	ip, #0
   4d0e8:	rev	r8, r8
   4d0ec:	bne	4d26c <fputs@plt+0x3c17c>
   4d0f0:	ldr	r3, [r2, #36]	; 0x24
   4d0f4:	cmp	r3, #0
   4d0f8:	add	r1, r3, #3
   4d0fc:	movlt	r3, r1
   4d100:	asr	r3, r3, #2
   4d104:	sub	r3, r3, #1
   4d108:	cmp	r3, r8
   4d10c:	bgt	4d208 <fputs@plt+0x3c118>
   4d110:	mov	r2, r5
   4d114:	mov	r0, r4
   4d118:	ldr	r1, [sp, #12]
   4d11c:	sub	r6, r6, #2
   4d120:	bl	46e54 <fputs@plt+0x35d64>
   4d124:	ldr	r0, [sp, #28]
   4d128:	ldr	r5, [r7]
   4d12c:	cmp	r0, #0
   4d130:	rev	r5, r5
   4d134:	beq	4d13c <fputs@plt+0x3c04c>
   4d138:	bl	4cd10 <fputs@plt+0x3bc20>
   4d13c:	adds	r3, r5, #0
   4d140:	movne	r3, #1
   4d144:	cmp	r3, r6
   4d148:	bgt	4d284 <fputs@plt+0x3c194>
   4d14c:	cmp	r6, #0
   4d150:	sub	r9, r6, #1
   4d154:	ble	4d294 <fputs@plt+0x3c1a4>
   4d158:	ldr	r3, [r4, #16]
   4d15c:	cmp	r3, #0
   4d160:	beq	4d294 <fputs@plt+0x3c1a4>
   4d164:	cmp	r5, #0
   4d168:	ble	4d2b4 <fputs@plt+0x3c1c4>
   4d16c:	mov	r1, r5
   4d170:	mov	r0, r4
   4d174:	bl	46f0c <fputs@plt+0x35e1c>
   4d178:	subs	r3, r0, #0
   4d17c:	bne	4d294 <fputs@plt+0x3c1a4>
   4d180:	mov	r2, fp
   4d184:	mov	r1, r5
   4d188:	ldr	r0, [r4, #4]
   4d18c:	bl	4c740 <fputs@plt+0x3b650>
   4d190:	subs	r3, r0, #0
   4d194:	bne	4d2d8 <fputs@plt+0x3c1e8>
   4d198:	ldr	r2, [sp, #8]
   4d19c:	ldr	r0, [sp, #28]
   4d1a0:	cmp	r2, #0
   4d1a4:	ldr	r2, [r4]
   4d1a8:	ldr	r7, [r0, #4]
   4d1ac:	ldrb	ip, [r2, #17]
   4d1b0:	bne	4d0e0 <fputs@plt+0x3bff0>
   4d1b4:	cmp	ip, #0
   4d1b8:	cmpne	r9, #0
   4d1bc:	ldr	r1, [r7]
   4d1c0:	rev	r1, r1
   4d1c4:	movle	r5, r1
   4d1c8:	bgt	4d1d8 <fputs@plt+0x3c0e8>
   4d1cc:	mov	r6, r9
   4d1d0:	bl	4cd10 <fputs@plt+0x3bc20>
   4d1d4:	b	4d14c <fputs@plt+0x3c05c>
   4d1d8:	mov	r3, r5
   4d1dc:	mov	r0, r4
   4d1e0:	mov	r2, #4
   4d1e4:	bl	4cfc8 <fputs@plt+0x3bed8>
   4d1e8:	ldr	r0, [sp, #28]
   4d1ec:	ldr	r5, [r7]
   4d1f0:	cmp	r0, #0
   4d1f4:	moveq	r6, r9
   4d1f8:	subeq	r9, r9, #1
   4d1fc:	rev	r5, r5
   4d200:	beq	4d158 <fputs@plt+0x3c068>
   4d204:	b	4d1cc <fputs@plt+0x3c0dc>
   4d208:	cmp	r8, #0
   4d20c:	ble	4d264 <fputs@plt+0x3c174>
   4d210:	add	r6, r7, #8
   4d214:	add	sl, r6, r8, lsl #2
   4d218:	b	4d234 <fputs@plt+0x3c144>
   4d21c:	mov	r1, r5
   4d220:	mov	r0, r4
   4d224:	bl	46f0c <fputs@plt+0x35e1c>
   4d228:	cmp	sl, r6
   4d22c:	beq	4d264 <fputs@plt+0x3c174>
   4d230:	ldr	r2, [r4]
   4d234:	add	r6, r6, #4
   4d238:	ldrb	r3, [r2, #17]
   4d23c:	ldr	r5, [r6, #-4]
   4d240:	cmp	r3, #0
   4d244:	rev	r5, r5
   4d248:	beq	4d21c <fputs@plt+0x3c12c>
   4d24c:	mov	r3, #0
   4d250:	mov	r2, #2
   4d254:	mov	r1, r5
   4d258:	mov	r0, r4
   4d25c:	bl	4cfc8 <fputs@plt+0x3bed8>
   4d260:	b	4d21c <fputs@plt+0x3c12c>
   4d264:	sub	r6, r9, r8
   4d268:	b	4d124 <fputs@plt+0x3c034>
   4d26c:	mov	r2, #2
   4d270:	mov	r1, r5
   4d274:	mov	r0, r4
   4d278:	bl	4cfc8 <fputs@plt+0x3bed8>
   4d27c:	ldr	r2, [r4]
   4d280:	b	4d0f0 <fputs@plt+0x3c000>
   4d284:	ldr	r1, [pc, #104]	; 4d2f4 <fputs@plt+0x3c204>
   4d288:	mov	r0, r4
   4d28c:	add	r1, pc, r1
   4d290:	bl	46e54 <fputs@plt+0x35d64>
   4d294:	add	sp, sp, #36	; 0x24
   4d298:	ldrd	r4, [sp]
   4d29c:	ldrd	r6, [sp, #8]
   4d2a0:	ldrd	r8, [sp, #16]
   4d2a4:	ldrd	sl, [sp, #24]
   4d2a8:	add	sp, sp, #32
   4d2ac:	pop	{pc}		; (ldr pc, [sp], #4)
   4d2b0:	ldr	r6, [sp, #16]
   4d2b4:	mov	r2, r6
   4d2b8:	mov	r0, r4
   4d2bc:	ldr	r1, [pc, #52]	; 4d2f8 <fputs@plt+0x3c208>
   4d2c0:	ldr	r3, [sp, #16]
   4d2c4:	ldr	ip, [sp, #20]
   4d2c8:	add	r1, pc, r1
   4d2cc:	str	ip, [sp]
   4d2d0:	bl	46e54 <fputs@plt+0x35d64>
   4d2d4:	b	4d294 <fputs@plt+0x3c1a4>
   4d2d8:	ldr	r1, [pc, #28]	; 4d2fc <fputs@plt+0x3c20c>
   4d2dc:	mov	r2, r5
   4d2e0:	mov	r0, r4
   4d2e4:	add	r1, pc, r1
   4d2e8:	bl	46e54 <fputs@plt+0x35d64>
   4d2ec:	b	4d294 <fputs@plt+0x3c1a4>
   4d2f0:	andeq	ip, r4, ip, lsl #25
   4d2f4:	strdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   4d2f8:	andeq	ip, r4, r4, asr #20
   4d2fc:	andeq	ip, r4, r4, ror #20
   4d300:	strd	r4, [sp, #-28]!	; 0xffffffe4
   4d304:	mov	r5, r0
   4d308:	strd	r6, [sp, #8]
   4d30c:	mov	r7, r1
   4d310:	mov	r6, r2
   4d314:	strd	r8, [sp, #16]
   4d318:	mov	r8, r3
   4d31c:	str	lr, [sp, #24]
   4d320:	sub	sp, sp, #20
   4d324:	ldrb	r1, [r0, #17]
   4d328:	mov	r0, #0
   4d32c:	str	r0, [sp, #8]
   4d330:	cmp	r1, r0
   4d334:	beq	4d3b4 <fputs@plt+0x3c2c4>
   4d338:	ldr	r3, [pc, #440]	; 4d4f8 <fputs@plt+0x3c408>
   4d33c:	movw	r0, #52429	; 0xcccd
   4d340:	movt	r0, #52428	; 0xcccc
   4d344:	add	r4, r7, #1
   4d348:	ldr	r2, [r5, #32]
   4d34c:	add	r3, pc, r3
   4d350:	ldr	r1, [r3, #272]	; 0x110
   4d354:	udiv	r1, r1, r2
   4d358:	add	r1, r1, #1
   4d35c:	b	4d364 <fputs@plt+0x3c274>
   4d360:	add	r4, r4, #1
   4d364:	cmp	r4, #1
   4d368:	sub	r2, r4, #2
   4d36c:	movls	r2, #0
   4d370:	bls	4d398 <fputs@plt+0x3c2a8>
   4d374:	ldr	r3, [r5, #36]	; 0x24
   4d378:	umull	ip, r3, r0, r3
   4d37c:	lsr	r3, r3, #2
   4d380:	add	r3, r3, #1
   4d384:	udiv	r2, r2, r3
   4d388:	mul	r3, r3, r2
   4d38c:	add	r2, r3, #2
   4d390:	cmp	r2, r1
   4d394:	addeq	r2, r3, #3
   4d398:	cmp	r4, r2
   4d39c:	beq	4d360 <fputs@plt+0x3c270>
   4d3a0:	cmp	r4, r1
   4d3a4:	beq	4d360 <fputs@plt+0x3c270>
   4d3a8:	ldr	r3, [r5, #44]	; 0x2c
   4d3ac:	cmp	r4, r3
   4d3b0:	bls	4d464 <fputs@plt+0x3c374>
   4d3b4:	cmp	r6, #0
   4d3b8:	beq	4d42c <fputs@plt+0x3c33c>
   4d3bc:	mov	r1, r7
   4d3c0:	mov	r0, r5
   4d3c4:	mov	r3, #0
   4d3c8:	add	r2, sp, #8
   4d3cc:	bl	4cc90 <fputs@plt+0x3bba0>
   4d3d0:	subs	r9, r0, #0
   4d3d4:	beq	4d410 <fputs@plt+0x3c320>
   4d3d8:	ldr	r3, [sp, #8]
   4d3dc:	mov	r2, #0
   4d3e0:	str	r2, [r8]
   4d3e4:	str	r3, [r6]
   4d3e8:	cmp	r9, #101	; 0x65
   4d3ec:	bne	4d3f4 <fputs@plt+0x3c304>
   4d3f0:	mov	r9, #0
   4d3f4:	mov	r0, r9
   4d3f8:	add	sp, sp, #20
   4d3fc:	ldrd	r4, [sp]
   4d400:	ldrd	r6, [sp, #8]
   4d404:	ldrd	r8, [sp, #16]
   4d408:	add	sp, sp, #24
   4d40c:	pop	{pc}		; (ldr pc, [sp], #4)
   4d410:	ldr	r2, [sp, #8]
   4d414:	ldr	r3, [r2, #56]	; 0x38
   4d418:	ldr	r3, [r3]
   4d41c:	rev	r3, r3
   4d420:	str	r3, [r8]
   4d424:	str	r2, [r6]
   4d428:	b	4d3f4 <fputs@plt+0x3c304>
   4d42c:	mov	r1, r7
   4d430:	mov	r0, r5
   4d434:	mov	r3, #2
   4d438:	add	r2, sp, #8
   4d43c:	bl	4cc90 <fputs@plt+0x3bba0>
   4d440:	subs	r9, r0, #0
   4d444:	beq	4d4c0 <fputs@plt+0x3c3d0>
   4d448:	ldr	r3, [sp, #8]
   4d44c:	str	r6, [r8]
   4d450:	cmp	r3, #0
   4d454:	beq	4d3e8 <fputs@plt+0x3c2f8>
   4d458:	ldr	r0, [r3, #72]	; 0x48
   4d45c:	bl	4cd10 <fputs@plt+0x3bc20>
   4d460:	b	4d3e8 <fputs@plt+0x3c2f8>
   4d464:	add	r3, sp, #12
   4d468:	add	r2, sp, #7
   4d46c:	mov	r1, r4
   4d470:	mov	r0, r5
   4d474:	bl	4cea8 <fputs@plt+0x3bdb8>
   4d478:	subs	r9, r0, #0
   4d47c:	bne	4d4e0 <fputs@plt+0x3c3f0>
   4d480:	ldrb	r3, [sp, #7]
   4d484:	cmp	r3, #4
   4d488:	bne	4d3b4 <fputs@plt+0x3c2c4>
   4d48c:	ldr	r3, [sp, #12]
   4d490:	cmp	r3, r7
   4d494:	bne	4d3b4 <fputs@plt+0x3c2c4>
   4d498:	ldr	r3, [sp, #8]
   4d49c:	cmp	r6, #0
   4d4a0:	str	r4, [r8]
   4d4a4:	strne	r3, [r6]
   4d4a8:	bne	4d3f0 <fputs@plt+0x3c300>
   4d4ac:	cmp	r3, #0
   4d4b0:	beq	4d3f0 <fputs@plt+0x3c300>
   4d4b4:	ldr	r0, [r3, #72]	; 0x48
   4d4b8:	bl	4cd10 <fputs@plt+0x3bc20>
   4d4bc:	b	4d3f0 <fputs@plt+0x3c300>
   4d4c0:	ldr	r3, [sp, #8]
   4d4c4:	ldr	r2, [r3, #56]	; 0x38
   4d4c8:	ldr	r0, [r3, #72]	; 0x48
   4d4cc:	ldr	r3, [r2]
   4d4d0:	rev	r3, r3
   4d4d4:	str	r3, [r8]
   4d4d8:	bl	4cd10 <fputs@plt+0x3bc20>
   4d4dc:	b	4d3f4 <fputs@plt+0x3c304>
   4d4e0:	mov	r2, #0
   4d4e4:	ldr	r3, [sp, #8]
   4d4e8:	cmp	r6, r2
   4d4ec:	str	r2, [r8]
   4d4f0:	bne	4d3e4 <fputs@plt+0x3c2f4>
   4d4f4:	b	4d450 <fputs@plt+0x3c360>
   4d4f8:	andeq	r1, r6, ip, lsr #28
   4d4fc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4d500:	strd	r6, [sp, #8]
   4d504:	mov	r6, r0
   4d508:	str	r8, [sp, #16]
   4d50c:	str	lr, [sp, #20]
   4d510:	ldrsb	r3, [r0, #68]	; 0x44
   4d514:	cmp	r3, #0
   4d518:	blt	4d550 <fputs@plt+0x3c460>
   4d51c:	mov	r4, #0
   4d520:	add	r5, r0, #116	; 0x74
   4d524:	mov	r7, r4
   4d528:	ldr	r3, [r5, #4]!
   4d52c:	add	r4, r4, #1
   4d530:	cmp	r3, #0
   4d534:	beq	4d540 <fputs@plt+0x3c450>
   4d538:	ldr	r0, [r3, #72]	; 0x48
   4d53c:	bl	4cd10 <fputs@plt+0x3bc20>
   4d540:	str	r7, [r5]
   4d544:	ldrsb	r3, [r6, #68]	; 0x44
   4d548:	cmp	r3, r4
   4d54c:	bge	4d528 <fputs@plt+0x3c438>
   4d550:	mvn	r3, #0
   4d554:	strb	r3, [r6, #68]	; 0x44
   4d558:	ldrd	r4, [sp]
   4d55c:	ldrd	r6, [sp, #8]
   4d560:	ldr	r8, [sp, #16]
   4d564:	add	sp, sp, #20
   4d568:	pop	{pc}		; (ldr pc, [sp], #4)
   4d56c:	strd	r4, [sp, #-16]!
   4d570:	mov	r5, r2
   4d574:	str	r6, [sp, #8]
   4d578:	str	lr, [sp, #12]
   4d57c:	bl	4cc90 <fputs@plt+0x3bba0>
   4d580:	subs	r4, r0, #0
   4d584:	bne	4d5b4 <fputs@plt+0x3c4c4>
   4d588:	ldr	r3, [r5]
   4d58c:	ldr	r0, [r3, #72]	; 0x48
   4d590:	ldrsh	r2, [r0, #26]
   4d594:	cmp	r2, #1
   4d598:	strble	r4, [r3]
   4d59c:	bgt	4d5c0 <fputs@plt+0x3c4d0>
   4d5a0:	mov	r0, r4
   4d5a4:	ldrd	r4, [sp]
   4d5a8:	ldr	r6, [sp, #8]
   4d5ac:	add	sp, sp, #12
   4d5b0:	pop	{pc}		; (ldr pc, [sp], #4)
   4d5b4:	mov	r3, #0
   4d5b8:	str	r3, [r5]
   4d5bc:	b	4d5a0 <fputs@plt+0x3c4b0>
   4d5c0:	bl	4cd10 <fputs@plt+0x3bc20>
   4d5c4:	movw	r0, #57863	; 0xe207
   4d5c8:	ldr	r6, [sp, #8]
   4d5cc:	ldr	lr, [sp, #12]
   4d5d0:	str	r4, [r5]
   4d5d4:	ldrd	r4, [sp]
   4d5d8:	add	sp, sp, #16
   4d5dc:	b	36834 <fputs@plt+0x25744>
   4d5e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4d5e4:	mov	r4, r3
   4d5e8:	ldr	r3, [r0, #44]	; 0x2c
   4d5ec:	strd	r6, [sp, #8]
   4d5f0:	str	r8, [sp, #16]
   4d5f4:	str	lr, [sp, #20]
   4d5f8:	sub	sp, sp, #8
   4d5fc:	cmp	r1, r3
   4d600:	bhi	4d6ec <fputs@plt+0x3c5fc>
   4d604:	mov	r5, r0
   4d608:	mov	r8, r2
   4d60c:	ldr	r0, [r0]
   4d610:	add	r2, sp, #4
   4d614:	mov	r6, r1
   4d618:	ldr	r3, [sp, #32]
   4d61c:	bl	4c740 <fputs@plt+0x3b650>
   4d620:	subs	r7, r0, #0
   4d624:	bne	4d6f8 <fputs@plt+0x3c608>
   4d628:	ldr	r2, [sp, #4]
   4d62c:	ldr	r0, [r2, #8]
   4d630:	str	r0, [r8]
   4d634:	ldrb	r3, [r0]
   4d638:	cmp	r3, #0
   4d63c:	bne	4d67c <fputs@plt+0x3c58c>
   4d640:	ldr	r3, [r0, #84]	; 0x54
   4d644:	cmp	r6, r3
   4d648:	beq	4d670 <fputs@plt+0x3c580>
   4d64c:	ldr	r1, [r2, #4]
   4d650:	cmp	r6, #1
   4d654:	movne	r3, r7
   4d658:	moveq	r3, #100	; 0x64
   4d65c:	strb	r3, [r0, #5]
   4d660:	str	r5, [r0, #52]	; 0x34
   4d664:	str	r1, [r0, #56]	; 0x38
   4d668:	str	r2, [r0, #72]	; 0x48
   4d66c:	str	r6, [r0, #84]	; 0x54
   4d670:	bl	36a74 <fputs@plt+0x25984>
   4d674:	subs	r3, r0, #0
   4d678:	bne	4d704 <fputs@plt+0x3c614>
   4d67c:	cmp	r4, #0
   4d680:	beq	4d6d0 <fputs@plt+0x3c5e0>
   4d684:	ldr	r3, [r8]
   4d688:	ldrh	r2, [r3, #18]
   4d68c:	cmp	r2, #0
   4d690:	beq	4d6a4 <fputs@plt+0x3c5b4>
   4d694:	ldrb	r2, [r3, #2]
   4d698:	ldrb	r3, [r4, #69]	; 0x45
   4d69c:	cmp	r2, r3
   4d6a0:	beq	4d6d0 <fputs@plt+0x3c5e0>
   4d6a4:	movw	r0, #57813	; 0xe1d5
   4d6a8:	bl	36834 <fputs@plt+0x25744>
   4d6ac:	ldr	r3, [r8]
   4d6b0:	mov	r7, r0
   4d6b4:	cmp	r3, #0
   4d6b8:	beq	4d6c4 <fputs@plt+0x3c5d4>
   4d6bc:	ldr	r0, [r3, #72]	; 0x48
   4d6c0:	bl	4cd10 <fputs@plt+0x3bc20>
   4d6c4:	ldrb	r3, [r4, #68]	; 0x44
   4d6c8:	sub	r3, r3, #1
   4d6cc:	strb	r3, [r4, #68]	; 0x44
   4d6d0:	mov	r0, r7
   4d6d4:	add	sp, sp, #8
   4d6d8:	ldrd	r4, [sp]
   4d6dc:	ldrd	r6, [sp, #8]
   4d6e0:	ldr	r8, [sp, #16]
   4d6e4:	add	sp, sp, #20
   4d6e8:	pop	{pc}		; (ldr pc, [sp], #4)
   4d6ec:	movw	r0, #57791	; 0xe1bf
   4d6f0:	bl	36834 <fputs@plt+0x25744>
   4d6f4:	mov	r7, r0
   4d6f8:	cmp	r4, #0
   4d6fc:	bne	4d6c4 <fputs@plt+0x3c5d4>
   4d700:	b	4d6d0 <fputs@plt+0x3c5e0>
   4d704:	ldr	r2, [r8]
   4d708:	cmp	r2, #0
   4d70c:	moveq	r7, r3
   4d710:	beq	4d6f8 <fputs@plt+0x3c608>
   4d714:	ldr	r0, [r2, #72]	; 0x48
   4d718:	mov	r7, r3
   4d71c:	bl	4cd10 <fputs@plt+0x3bc20>
   4d720:	b	4d6f8 <fputs@plt+0x3c608>
   4d724:	ldrsb	r2, [r0, #68]	; 0x44
   4d728:	cmp	r2, #18
   4d72c:	bgt	4d798 <fputs@plt+0x3c6a8>
   4d730:	strd	r4, [sp, #-12]!
   4d734:	add	r2, r2, #1
   4d738:	mov	ip, r0
   4d73c:	str	lr, [sp, #8]
   4d740:	sxtb	r2, r2
   4d744:	mov	r5, #0
   4d748:	ldrb	r4, [r0, #64]	; 0x40
   4d74c:	add	lr, r2, #40	; 0x28
   4d750:	mov	r3, r0
   4d754:	lsl	lr, lr, #1
   4d758:	strh	r5, [r0, #34]	; 0x22
   4d75c:	sub	sp, sp, #12
   4d760:	strb	r2, [r0, #68]	; 0x44
   4d764:	add	r2, r2, #30
   4d768:	add	r2, r0, r2, lsl #2
   4d76c:	bic	r4, r4, #6
   4d770:	strb	r4, [r0, #64]	; 0x40
   4d774:	ldr	r0, [r0, #4]
   4d778:	strh	r5, [ip, lr]
   4d77c:	ldrb	ip, [ip, #65]	; 0x41
   4d780:	str	ip, [sp]
   4d784:	bl	4d5e0 <fputs@plt+0x3c4f0>
   4d788:	add	sp, sp, #12
   4d78c:	ldrd	r4, [sp]
   4d790:	add	sp, sp, #8
   4d794:	pop	{pc}		; (ldr pc, [sp], #4)
   4d798:	movw	r0, #60571	; 0xec9b
   4d79c:	b	36834 <fputs@plt+0x25744>
   4d7a0:	str	r4, [sp, #-8]!
   4d7a4:	mov	r4, r0
   4d7a8:	str	lr, [sp, #4]
   4d7ac:	b	4d7d4 <fputs@plt+0x3c6e4>
   4d7b0:	ldrb	r2, [r3, #5]
   4d7b4:	ldr	r3, [r3, #56]	; 0x38
   4d7b8:	add	r3, r3, r2
   4d7bc:	ldr	r1, [r3, #8]
   4d7c0:	strh	ip, [lr, #80]	; 0x50
   4d7c4:	rev	r1, r1
   4d7c8:	bl	4d724 <fputs@plt+0x3c634>
   4d7cc:	cmp	r0, #0
   4d7d0:	bne	4d804 <fputs@plt+0x3c714>
   4d7d4:	ldrsb	r2, [r4, #68]	; 0x44
   4d7d8:	mov	r0, r4
   4d7dc:	add	r3, r2, #30
   4d7e0:	add	lr, r4, r2, lsl #1
   4d7e4:	ldr	r3, [r4, r3, lsl #2]
   4d7e8:	ldrb	r1, [r3, #4]
   4d7ec:	ldrh	ip, [r3, #18]
   4d7f0:	cmp	r1, #0
   4d7f4:	beq	4d7b0 <fputs@plt+0x3c6c0>
   4d7f8:	sub	ip, ip, #1
   4d7fc:	mov	r0, #0
   4d800:	strh	ip, [lr, #80]	; 0x50
   4d804:	ldr	r4, [sp]
   4d808:	add	sp, sp, #4
   4d80c:	pop	{pc}		; (ldr pc, [sp], #4)
   4d810:	str	r4, [sp, #-8]!
   4d814:	mov	r4, r0
   4d818:	str	lr, [sp, #4]
   4d81c:	ldrsb	r3, [r4, #68]	; 0x44
   4d820:	mov	r0, r4
   4d824:	add	r1, r4, r3, lsl #1
   4d828:	add	r3, r3, #30
   4d82c:	ldr	r3, [r4, r3, lsl #2]
   4d830:	ldrb	r2, [r3, #4]
   4d834:	cmp	r2, #0
   4d838:	bne	4d87c <fputs@plt+0x3c78c>
   4d83c:	ldrh	r1, [r1, #80]	; 0x50
   4d840:	ldrh	r2, [r3, #20]
   4d844:	ldr	lr, [r3, #64]	; 0x40
   4d848:	lsl	r1, r1, #1
   4d84c:	ldr	ip, [r3, #56]	; 0x38
   4d850:	ldrh	r3, [lr, r1]
   4d854:	rev16	r3, r3
   4d858:	and	r3, r3, r2
   4d85c:	ldr	r1, [ip, r3]
   4d860:	rev	r1, r1
   4d864:	bl	4d724 <fputs@plt+0x3c634>
   4d868:	cmp	r0, #0
   4d86c:	beq	4d81c <fputs@plt+0x3c72c>
   4d870:	ldr	r4, [sp]
   4d874:	add	sp, sp, #4
   4d878:	pop	{pc}		; (ldr pc, [sp], #4)
   4d87c:	ldr	r4, [sp]
   4d880:	add	sp, sp, #4
   4d884:	mov	r0, #0
   4d888:	pop	{pc}		; (ldr pc, [sp], #4)
   4d88c:	mov	r3, #0
   4d890:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4d894:	subs	ip, r1, #0
   4d898:	strd	r6, [sp, #8]
   4d89c:	strd	r8, [sp, #16]
   4d8a0:	strd	sl, [sp, #24]
   4d8a4:	str	lr, [sp, #32]
   4d8a8:	sub	sp, sp, #140	; 0x8c
   4d8ac:	str	r3, [sp, #108]	; 0x6c
   4d8b0:	bne	4d8d8 <fputs@plt+0x3c7e8>
   4d8b4:	mov	r6, #0
   4d8b8:	mov	r0, r6
   4d8bc:	add	sp, sp, #140	; 0x8c
   4d8c0:	ldrd	r4, [sp]
   4d8c4:	ldrd	r6, [sp, #8]
   4d8c8:	ldrd	r8, [sp, #16]
   4d8cc:	ldrd	sl, [sp, #24]
   4d8d0:	add	sp, sp, #32
   4d8d4:	pop	{pc}		; (ldr pc, [sp], #4)
   4d8d8:	ldr	r8, [r0]
   4d8dc:	mov	r5, r0
   4d8e0:	mov	fp, ip
   4d8e4:	str	r2, [sp, #36]	; 0x24
   4d8e8:	ldr	r3, [r0, #28]
   4d8ec:	str	r3, [sp, #20]
   4d8f0:	ldr	r3, [r0, #32]
   4d8f4:	str	r3, [sp, #24]
   4d8f8:	ldr	r3, [r8, #36]	; 0x24
   4d8fc:	str	r3, [sp, #16]
   4d900:	ldr	r3, [r0, #36]	; 0x24
   4d904:	str	r3, [sp, #28]
   4d908:	bl	46f0c <fputs@plt+0x35e1c>
   4d90c:	subs	r6, r0, #0
   4d910:	bne	4d8b4 <fputs@plt+0x3c7c4>
   4d914:	ldr	ip, [pc, #1804]	; 4e028 <fputs@plt+0x3cf38>
   4d918:	add	r2, sp, #108	; 0x6c
   4d91c:	mov	r3, r6
   4d920:	mov	r1, fp
   4d924:	mov	r0, r8
   4d928:	str	fp, [r5, #32]
   4d92c:	add	ip, pc, ip
   4d930:	str	ip, [r5, #28]
   4d934:	bl	4cc90 <fputs@plt+0x3bba0>
   4d938:	subs	r2, r0, #0
   4d93c:	bne	4dc2c <fputs@plt+0x3cb3c>
   4d940:	ldr	r3, [sp, #108]	; 0x6c
   4d944:	ldrb	r2, [r3]
   4d948:	mov	r0, r3
   4d94c:	strb	r6, [r3]
   4d950:	str	r2, [sp, #64]	; 0x40
   4d954:	bl	36a74 <fputs@plt+0x25984>
   4d958:	subs	r3, r0, #0
   4d95c:	str	r3, [sp, #60]	; 0x3c
   4d960:	bne	4df84 <fputs@plt+0x3ce94>
   4d964:	ldr	r3, [pc, #1728]	; 4e02c <fputs@plt+0x3cf3c>
   4d968:	ldr	r1, [sp, #108]	; 0x6c
   4d96c:	add	r3, pc, r3
   4d970:	ldrb	r0, [r1, #5]
   4d974:	ldr	sl, [r1, #56]	; 0x38
   4d978:	str	r3, [r5, #28]
   4d97c:	ldrb	r2, [r1, #4]
   4d980:	add	r3, r0, #12
   4d984:	add	r0, sl, r0
   4d988:	ldrb	r1, [r0, #3]
   4d98c:	sub	ip, r3, r2, lsl #2
   4d990:	cmp	r2, #0
   4d994:	str	r0, [sp, #84]	; 0x54
   4d998:	ldrb	r3, [r0, #4]
   4d99c:	ldrb	r2, [r0, #5]
   4d9a0:	str	ip, [sp, #96]	; 0x60
   4d9a4:	ldrb	r9, [r0, #6]
   4d9a8:	orr	r3, r3, r1, lsl #8
   4d9ac:	sub	r3, r3, #1
   4d9b0:	str	r3, [sp, #68]	; 0x44
   4d9b4:	add	r3, ip, r3, lsl #1
   4d9b8:	orr	r9, r9, r2, lsl #8
   4d9bc:	add	r3, sl, r3
   4d9c0:	sub	r9, r9, #1
   4d9c4:	str	r3, [sp, #72]	; 0x48
   4d9c8:	uxth	r3, r9
   4d9cc:	str	r3, [sp, #92]	; 0x5c
   4d9d0:	add	r3, r3, #1
   4d9d4:	mov	r9, r3
   4d9d8:	bne	4dcf4 <fputs@plt+0x3cc04>
   4d9dc:	ldrb	r3, [r8, #17]
   4d9e0:	ldr	r4, [r0, #8]
   4d9e4:	cmp	r3, #0
   4d9e8:	rev	r4, r4
   4d9ec:	bne	4df1c <fputs@plt+0x3ce2c>
   4d9f0:	add	r2, sp, #172	; 0xac
   4d9f4:	mov	r3, #0
   4d9f8:	ldrd	r6, [r2, #4]!
   4d9fc:	mov	r1, r4
   4da00:	mov	r0, r5
   4da04:	mov	r4, r3
   4da08:	strd	r6, [sp]
   4da0c:	str	r3, [sp, #48]	; 0x30
   4da10:	bl	4d88c <fputs@plt+0x3c79c>
   4da14:	str	r0, [sp, #32]
   4da18:	ldr	r7, [sp, #68]	; 0x44
   4da1c:	ldr	r0, [r5, #16]
   4da20:	cmn	r7, #1
   4da24:	beq	4dfe0 <fputs@plt+0x3cef0>
   4da28:	cmp	r0, #0
   4da2c:	beq	4e008 <fputs@plt+0x3cf18>
   4da30:	mov	r1, #1
   4da34:	ldr	r3, [pc, #1524]	; 4e030 <fputs@plt+0x3cf40>
   4da38:	str	r1, [sp, #40]	; 0x28
   4da3c:	ldr	r1, [pc, #1520]	; 4e034 <fputs@plt+0x3cf44>
   4da40:	str	sl, [sp, #44]	; 0x2c
   4da44:	mov	sl, r9
   4da48:	add	r3, pc, r3
   4da4c:	ldr	r2, [sp, #72]	; 0x48
   4da50:	str	fp, [sp, #76]	; 0x4c
   4da54:	add	r1, pc, r1
   4da58:	str	r3, [sp, #56]	; 0x38
   4da5c:	ldr	r3, [sp, #16]
   4da60:	str	r2, [sp, #12]
   4da64:	str	r1, [sp, #88]	; 0x58
   4da68:	ldr	r1, [pc, #1480]	; 4e038 <fputs@plt+0x3cf48>
   4da6c:	str	r8, [sp, #52]	; 0x34
   4da70:	sub	r3, r3, #4
   4da74:	str	r4, [sp, #80]	; 0x50
   4da78:	mov	fp, r3
   4da7c:	add	r1, pc, r1
   4da80:	str	r1, [sp, #100]	; 0x64
   4da84:	ldr	r3, [sp, #12]
   4da88:	ldrh	r4, [r3], #-2
   4da8c:	str	r7, [r5, #36]	; 0x24
   4da90:	rev16	r4, r4
   4da94:	str	r3, [sp, #12]
   4da98:	uxth	r4, r4
   4da9c:	cmp	sl, r4
   4daa0:	bhi	4dc64 <fputs@plt+0x3cb74>
   4daa4:	cmp	r4, fp
   4daa8:	bhi	4dc64 <fputs@plt+0x3cb74>
   4daac:	ldr	r2, [sp, #44]	; 0x2c
   4dab0:	ldr	r3, [sp, #108]	; 0x6c
   4dab4:	add	r9, r2, r4
   4dab8:	add	r2, sp, #112	; 0x70
   4dabc:	mov	r1, r9
   4dac0:	mov	r0, r3
   4dac4:	ldr	r3, [r3, #80]	; 0x50
   4dac8:	blx	r3
   4dacc:	ldrh	r3, [sp, #130]	; 0x82
   4dad0:	ldr	r2, [sp, #16]
   4dad4:	add	r3, r3, r4
   4dad8:	cmp	r3, r2
   4dadc:	bhi	4dd28 <fputs@plt+0x3cc38>
   4dae0:	ldr	r3, [sp, #108]	; 0x6c
   4dae4:	ldrb	r3, [r3, #2]
   4dae8:	cmp	r3, #0
   4daec:	beq	4db20 <fputs@plt+0x3ca30>
   4daf0:	ldr	r3, [sp, #48]	; 0x30
   4daf4:	ldrd	r0, [sp, #176]	; 0xb0
   4daf8:	cmp	r3, #0
   4dafc:	ldrd	r2, [sp, #112]	; 0x70
   4db00:	beq	4dd14 <fputs@plt+0x3cc24>
   4db04:	cmp	r0, r2
   4db08:	sbcs	r1, r1, r3
   4db0c:	movlt	r1, #1
   4db10:	movge	r1, #0
   4db14:	cmp	r1, #0
   4db18:	bne	4df58 <fputs@plt+0x3ce68>
   4db1c:	strd	r2, [sp, #176]	; 0xb0
   4db20:	ldrh	r2, [sp, #128]	; 0x80
   4db24:	ldr	r3, [sp, #124]	; 0x7c
   4db28:	cmp	r3, r2
   4db2c:	bls	4db7c <fputs@plt+0x3ca8c>
   4db30:	sub	r6, r3, #5
   4db34:	ldr	r3, [sp, #52]	; 0x34
   4db38:	sub	r6, r6, r2
   4db3c:	ldrh	r1, [sp, #130]	; 0x82
   4db40:	ldrb	r2, [r3, #17]
   4db44:	ldr	r3, [sp, #16]
   4db48:	cmp	r2, #0
   4db4c:	add	r6, r6, r3
   4db50:	udiv	r3, r6, fp
   4db54:	mov	r8, r3
   4db58:	add	r3, r9, r1
   4db5c:	ldr	r3, [r3, #-4]
   4db60:	rev	r6, r3
   4db64:	bne	4df6c <fputs@plt+0x3ce7c>
   4db68:	mov	r3, r8
   4db6c:	mov	r2, r6
   4db70:	mov	r1, #0
   4db74:	mov	r0, r5
   4db78:	bl	4d07c <fputs@plt+0x3bf8c>
   4db7c:	ldr	r3, [sp, #108]	; 0x6c
   4db80:	ldrb	r3, [r3, #4]
   4db84:	cmp	r3, #0
   4db88:	bne	4dcd4 <fputs@plt+0x3cbe4>
   4db8c:	ldr	r3, [sp, #52]	; 0x34
   4db90:	ldr	r4, [r9]
   4db94:	ldrb	r3, [r3, #17]
   4db98:	rev	r4, r4
   4db9c:	cmp	r3, #0
   4dba0:	bne	4df40 <fputs@plt+0x3ce50>
   4dba4:	add	r2, sp, #172	; 0xac
   4dba8:	mov	r1, r4
   4dbac:	ldrd	r8, [r2, #4]!
   4dbb0:	mov	r0, r5
   4dbb4:	strd	r8, [sp]
   4dbb8:	bl	4d88c <fputs@plt+0x3c79c>
   4dbbc:	ldr	r3, [sp, #32]
   4dbc0:	mov	r6, r0
   4dbc4:	cmp	r0, r3
   4dbc8:	moveq	r3, #0
   4dbcc:	streq	r3, [sp, #48]	; 0x30
   4dbd0:	beq	4dbe8 <fputs@plt+0x3caf8>
   4dbd4:	mov	r0, r5
   4dbd8:	ldr	r1, [sp, #88]	; 0x58
   4dbdc:	bl	46e54 <fputs@plt+0x35d64>
   4dbe0:	mov	r3, #0
   4dbe4:	str	r3, [sp, #48]	; 0x30
   4dbe8:	str	r6, [sp, #32]
   4dbec:	subs	r7, r7, #1
   4dbf0:	bcc	4dc88 <fputs@plt+0x3cb98>
   4dbf4:	ldr	r1, [r5, #16]
   4dbf8:	cmp	r1, #0
   4dbfc:	bne	4da84 <fputs@plt+0x3c994>
   4dc00:	ldr	r0, [sp, #40]	; 0x28
   4dc04:	ldrd	r2, [sp, #176]	; 0xb0
   4dc08:	cmp	r0, #0
   4dc0c:	ldr	r0, [sp, #32]
   4dc10:	add	r6, r0, #1
   4dc14:	ldr	r0, [sp, #36]	; 0x24
   4dc18:	strd	r2, [r0]
   4dc1c:	str	r1, [r5, #28]
   4dc20:	beq	4dcbc <fputs@plt+0x3cbcc>
   4dc24:	ldr	r1, [sp, #108]	; 0x6c
   4dc28:	b	4dc40 <fputs@plt+0x3cb50>
   4dc2c:	ldr	r1, [pc, #1032]	; 4e03c <fputs@plt+0x3cf4c>
   4dc30:	mov	r0, r5
   4dc34:	add	r1, pc, r1
   4dc38:	bl	46e54 <fputs@plt+0x35d64>
   4dc3c:	ldr	r1, [sp, #108]	; 0x6c
   4dc40:	cmp	r1, #0
   4dc44:	bne	4dcc8 <fputs@plt+0x3cbd8>
   4dc48:	ldr	r3, [sp, #20]
   4dc4c:	str	r3, [r5, #28]
   4dc50:	ldr	r3, [sp, #24]
   4dc54:	str	r3, [r5, #32]
   4dc58:	ldr	r3, [sp, #28]
   4dc5c:	str	r3, [r5, #36]	; 0x24
   4dc60:	b	4d8b8 <fputs@plt+0x3c7c8>
   4dc64:	mov	r2, r4
   4dc68:	mov	r3, sl
   4dc6c:	str	fp, [sp]
   4dc70:	mov	r0, r5
   4dc74:	ldr	r1, [sp, #56]	; 0x38
   4dc78:	bl	46e54 <fputs@plt+0x35d64>
   4dc7c:	mov	r3, #0
   4dc80:	str	r3, [sp, #40]	; 0x28
   4dc84:	b	4dbec <fputs@plt+0x3cafc>
   4dc88:	ldr	r0, [sp, #32]
   4dc8c:	ldr	r1, [sp, #40]	; 0x28
   4dc90:	ldr	sl, [sp, #44]	; 0x2c
   4dc94:	add	r6, r0, #1
   4dc98:	ldr	r0, [sp, #36]	; 0x24
   4dc9c:	cmp	r1, #0
   4dca0:	mov	r1, #0
   4dca4:	ldrd	r2, [sp, #176]	; 0xb0
   4dca8:	ldr	fp, [sp, #76]	; 0x4c
   4dcac:	ldr	r4, [sp, #80]	; 0x50
   4dcb0:	strd	r2, [r0]
   4dcb4:	str	r1, [r5, #28]
   4dcb8:	bne	4dd3c <fputs@plt+0x3cc4c>
   4dcbc:	ldr	r3, [sp, #64]	; 0x40
   4dcc0:	ldr	r1, [sp, #108]	; 0x6c
   4dcc4:	strb	r3, [r1]
   4dcc8:	ldr	r0, [r1, #72]	; 0x48
   4dccc:	bl	4cd10 <fputs@plt+0x3bc20>
   4dcd0:	b	4dc48 <fputs@plt+0x3cb58>
   4dcd4:	ldrh	r1, [sp, #130]	; 0x82
   4dcd8:	ldr	r6, [sp, #32]
   4dcdc:	ldr	r0, [sp, #80]	; 0x50
   4dce0:	sub	r1, r1, #1
   4dce4:	add	r1, r1, r4
   4dce8:	orr	r1, r1, r4, lsl #16
   4dcec:	bl	15d18 <fputs@plt+0x4c28>
   4dcf0:	b	4dbe8 <fputs@plt+0x3caf8>
   4dcf4:	mov	r3, #1
   4dcf8:	ldr	r4, [r5, #68]	; 0x44
   4dcfc:	str	r3, [sp, #48]	; 0x30
   4dd00:	mvn	r3, #0
   4dd04:	str	r3, [sp, #32]
   4dd08:	ldr	r3, [sp, #60]	; 0x3c
   4dd0c:	str	r3, [r4]
   4dd10:	b	4da18 <fputs@plt+0x3c928>
   4dd14:	cmp	r2, r0
   4dd18:	sbcs	r1, r3, r1
   4dd1c:	movge	r1, #1
   4dd20:	movlt	r1, #0
   4dd24:	b	4db14 <fputs@plt+0x3ca24>
   4dd28:	ldr	r1, [pc, #784]	; 4e040 <fputs@plt+0x3cf50>
   4dd2c:	mov	r0, r5
   4dd30:	add	r1, pc, r1
   4dd34:	bl	46e54 <fputs@plt+0x35d64>
   4dd38:	b	4dc7c <fputs@plt+0x3cb8c>
   4dd3c:	ldr	r0, [r5, #16]
   4dd40:	cmp	r0, #0
   4dd44:	ldr	r3, [sp, #108]	; 0x6c
   4dd48:	mov	r1, r3
   4dd4c:	ble	4dc40 <fputs@plt+0x3cb50>
   4dd50:	ldrb	r2, [r3, #4]
   4dd54:	cmp	r2, #0
   4dd58:	bne	4ddc0 <fputs@plt+0x3ccd0>
   4dd5c:	ldr	r1, [sp, #68]	; 0x44
   4dd60:	ldr	r4, [r5, #68]	; 0x44
   4dd64:	cmn	r1, #1
   4dd68:	str	r2, [r4]
   4dd6c:	beq	4ddc0 <fputs@plt+0x3ccd0>
   4dd70:	sub	r8, sl, #2
   4dd74:	ldr	r9, [sp, #72]	; 0x48
   4dd78:	ldr	r2, [sp, #96]	; 0x60
   4dd7c:	add	r8, r8, r2
   4dd80:	b	4dd88 <fputs@plt+0x3cc98>
   4dd84:	ldr	r3, [sp, #108]	; 0x6c
   4dd88:	mov	r0, r3
   4dd8c:	ldrh	r7, [r9], #-2
   4dd90:	ldr	r3, [r3, #76]	; 0x4c
   4dd94:	rev16	r7, r7
   4dd98:	uxth	r7, r7
   4dd9c:	add	r1, sl, r7
   4dda0:	blx	r3
   4dda4:	add	r1, r0, r7
   4dda8:	mov	r0, r4
   4ddac:	sub	r1, r1, #1
   4ddb0:	orr	r1, r1, r7, lsl #16
   4ddb4:	bl	15d18 <fputs@plt+0x4c28>
   4ddb8:	cmp	r8, r9
   4ddbc:	bne	4dd84 <fputs@plt+0x3cc94>
   4ddc0:	ldr	r2, [sp, #84]	; 0x54
   4ddc4:	ldrb	r3, [r2, #1]
   4ddc8:	ldrb	r7, [r2, #2]
   4ddcc:	orrs	r7, r7, r3, lsl #8
   4ddd0:	beq	4de08 <fputs@plt+0x3cd18>
   4ddd4:	add	r8, sl, r7
   4ddd8:	mov	r0, r4
   4dddc:	ldrb	r3, [r8, #2]
   4dde0:	ldrb	r1, [r8, #3]
   4dde4:	orr	r1, r1, r3, lsl #8
   4dde8:	add	r1, r1, r7
   4ddec:	sub	r1, r1, #1
   4ddf0:	orr	r1, r1, r7, lsl #16
   4ddf4:	bl	15d18 <fputs@plt+0x4c28>
   4ddf8:	ldrb	r3, [r8, #1]
   4ddfc:	ldrb	r7, [sl, r7]
   4de00:	orrs	r7, r3, r7, lsl #8
   4de04:	bne	4ddd4 <fputs@plt+0x3cce4>
   4de08:	ldr	r0, [r4]
   4de0c:	ldr	r9, [sp, #92]	; 0x5c
   4de10:	cmp	r0, #0
   4de14:	beq	4e000 <fputs@plt+0x3cf10>
   4de18:	ldr	sl, [sp, #60]	; 0x3c
   4de1c:	str	r6, [sp, #32]
   4de20:	ldr	r3, [r4, r0, lsl #2]
   4de24:	ldr	r8, [r4, #4]
   4de28:	str	r3, [r4, #4]
   4de2c:	mvn	r3, #0
   4de30:	str	r3, [r4, r0, lsl #2]
   4de34:	ldr	r0, [r4]
   4de38:	add	r0, r0, r3
   4de3c:	cmp	r0, #1
   4de40:	str	r0, [r4]
   4de44:	bls	4deb0 <fputs@plt+0x3cdc0>
   4de48:	mov	ip, #2
   4de4c:	mov	lr, #1
   4de50:	str	r5, [sp, #12]
   4de54:	ldr	r7, [r4, #4]
   4de58:	b	4de74 <fputs@plt+0x3cd84>
   4de5c:	str	r1, [r4, lr, lsl #2]
   4de60:	mov	lr, r2
   4de64:	str	r7, [r3]
   4de68:	ldr	r0, [r4]
   4de6c:	cmp	ip, r0
   4de70:	bhi	4deac <fputs@plt+0x3cdbc>
   4de74:	add	r2, ip, #1
   4de78:	ldr	r5, [r4, lr, lsl #3]
   4de7c:	lsl	r3, r2, #2
   4de80:	ldr	r1, [r4, r2, lsl #2]
   4de84:	sub	r6, r3, #4
   4de88:	add	r3, r4, r3
   4de8c:	cmp	r5, r1
   4de90:	bhi	4dea0 <fputs@plt+0x3cdb0>
   4de94:	ldr	r1, [r4, r6]
   4de98:	mov	r2, ip
   4de9c:	add	r3, r4, r6
   4dea0:	cmp	r7, r1
   4dea4:	lsl	ip, r2, #1
   4dea8:	bcs	4de5c <fputs@plt+0x3cd6c>
   4deac:	ldr	r5, [sp, #12]
   4deb0:	lsr	r2, r8, #16
   4deb4:	uxth	r9, r9
   4deb8:	cmp	r9, r2
   4debc:	bcs	4dfa0 <fputs@plt+0x3ceb0>
   4dec0:	sub	r2, r2, #1
   4dec4:	cmp	r0, #0
   4dec8:	add	sl, r2, sl
   4decc:	sub	r2, sl, r9
   4ded0:	mov	r9, r8
   4ded4:	mov	sl, r2
   4ded8:	bne	4de20 <fputs@plt+0x3cd30>
   4dedc:	ldr	r6, [sp, #32]
   4dee0:	uxth	r9, r8
   4dee4:	ldr	r3, [sp, #16]
   4dee8:	sub	r3, r3, #1
   4deec:	add	r2, r3, r2
   4def0:	sub	r2, r2, r9
   4def4:	ldr	r3, [sp, #84]	; 0x54
   4def8:	ldrb	r3, [r3, #7]
   4defc:	cmp	r3, r2
   4df00:	beq	4dc24 <fputs@plt+0x3cb34>
   4df04:	ldr	r1, [pc, #312]	; 4e044 <fputs@plt+0x3cf54>
   4df08:	mov	r0, r5
   4df0c:	str	fp, [sp]
   4df10:	add	r1, pc, r1
   4df14:	bl	46e54 <fputs@plt+0x35d64>
   4df18:	b	4dc24 <fputs@plt+0x3cb34>
   4df1c:	ldr	ip, [pc, #292]	; 4e048 <fputs@plt+0x3cf58>
   4df20:	mov	r3, fp
   4df24:	mov	r2, #5
   4df28:	mov	r1, r4
   4df2c:	mov	r0, r5
   4df30:	add	ip, pc, ip
   4df34:	str	ip, [r5, #28]
   4df38:	bl	4cfc8 <fputs@plt+0x3bed8>
   4df3c:	b	4d9f0 <fputs@plt+0x3c900>
   4df40:	mov	r2, #5
   4df44:	mov	r1, r4
   4df48:	ldr	r3, [sp, #76]	; 0x4c
   4df4c:	mov	r0, r5
   4df50:	bl	4cfc8 <fputs@plt+0x3bed8>
   4df54:	b	4dba4 <fputs@plt+0x3cab4>
   4df58:	mov	r0, r5
   4df5c:	ldr	r1, [sp, #100]	; 0x64
   4df60:	bl	46e54 <fputs@plt+0x35d64>
   4df64:	ldrd	r2, [sp, #112]	; 0x70
   4df68:	b	4db1c <fputs@plt+0x3ca2c>
   4df6c:	mov	r2, #3
   4df70:	mov	r1, r6
   4df74:	ldr	r3, [sp, #76]	; 0x4c
   4df78:	mov	r0, r5
   4df7c:	bl	4cfc8 <fputs@plt+0x3bed8>
   4df80:	b	4db68 <fputs@plt+0x3ca78>
   4df84:	ldr	r1, [pc, #192]	; 4e04c <fputs@plt+0x3cf5c>
   4df88:	mov	r2, r3
   4df8c:	mov	r0, r5
   4df90:	add	r1, pc, r1
   4df94:	bl	46e54 <fputs@plt+0x35d64>
   4df98:	ldr	r1, [sp, #108]	; 0x6c
   4df9c:	b	4dc40 <fputs@plt+0x3cb50>
   4dfa0:	ldr	r1, [pc, #168]	; 4e050 <fputs@plt+0x3cf60>
   4dfa4:	mov	r3, fp
   4dfa8:	mov	r0, r5
   4dfac:	str	sl, [sp, #60]	; 0x3c
   4dfb0:	ldr	r6, [sp, #32]
   4dfb4:	add	r1, pc, r1
   4dfb8:	bl	46e54 <fputs@plt+0x35d64>
   4dfbc:	ldr	r3, [r4]
   4dfc0:	cmp	r3, #0
   4dfc4:	bne	4dc24 <fputs@plt+0x3cb34>
   4dfc8:	ldr	r3, [sp, #16]
   4dfcc:	sub	r2, r3, #1
   4dfd0:	ldr	r3, [sp, #60]	; 0x3c
   4dfd4:	add	r2, r2, r3
   4dfd8:	sub	r2, r2, r9
   4dfdc:	b	4def4 <fputs@plt+0x3ce04>
   4dfe0:	ldr	ip, [sp, #32]
   4dfe4:	mov	r1, #0
   4dfe8:	ldrd	r2, [sp, #176]	; 0xb0
   4dfec:	add	r6, ip, #1
   4dff0:	ldr	ip, [sp, #36]	; 0x24
   4dff4:	strd	r2, [ip]
   4dff8:	str	r1, [r5, #28]
   4dffc:	b	4dd40 <fputs@plt+0x3cc50>
   4e000:	mov	r2, r0
   4e004:	b	4dee4 <fputs@plt+0x3cdf4>
   4e008:	ldr	r1, [sp, #32]
   4e00c:	ldr	ip, [sp, #36]	; 0x24
   4e010:	ldrd	r2, [sp, #176]	; 0xb0
   4e014:	add	r6, r1, #1
   4e018:	ldr	r1, [sp, #108]	; 0x6c
   4e01c:	strd	r2, [ip]
   4e020:	str	r0, [r5, #28]
   4e024:	b	4dc40 <fputs@plt+0x3cb50>
   4e028:	andeq	ip, r4, r4, lsl #9
   4e02c:	andeq	ip, r4, r0, lsr #9
   4e030:	strdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   4e034:	andeq	ip, r4, r0, asr #8
   4e038:	andeq	ip, r4, r0, lsl #8
   4e03c:	andeq	ip, r4, r8, lsl #3
   4e040:	andeq	ip, r4, r4, lsr r1
   4e044:	andeq	fp, r4, r8, asr #31
   4e048:	strdeq	fp, [r4], -r8
   4e04c:	andeq	fp, r4, r4, asr lr
   4e050:	strdeq	fp, [r4], -ip
   4e054:	ldr	r2, [r0]
   4e058:	mov	r3, r0
   4e05c:	cmp	r2, #0
   4e060:	beq	4e074 <fputs@plt+0x3cf84>
   4e064:	mov	r1, #0
   4e068:	ldr	r0, [r2, #72]	; 0x48
   4e06c:	str	r1, [r3]
   4e070:	b	4cd10 <fputs@plt+0x3bc20>
   4e074:	bx	lr
   4e078:	strd	r4, [sp, #-16]!
   4e07c:	mov	r3, #0
   4e080:	mov	r4, r0
   4e084:	ldm	r0, {r1, r5}
   4e088:	str	r6, [sp, #8]
   4e08c:	str	lr, [sp, #12]
   4e090:	strb	r3, [r5, #19]
   4e094:	ldrb	r2, [r0, #8]
   4e098:	cmp	r2, r3
   4e09c:	beq	4e0f8 <fputs@plt+0x3d008>
   4e0a0:	ldr	r2, [r1, #156]	; 0x9c
   4e0a4:	cmp	r2, #1
   4e0a8:	ble	4e124 <fputs@plt+0x3d034>
   4e0ac:	ldr	r2, [r5, #76]	; 0x4c
   4e0b0:	cmp	r0, r2
   4e0b4:	beq	4e180 <fputs@plt+0x3d090>
   4e0b8:	mov	r3, #1
   4e0bc:	strb	r3, [r4, #8]
   4e0c0:	ldrd	r4, [sp]
   4e0c4:	ldr	r6, [sp, #8]
   4e0c8:	add	sp, sp, #12
   4e0cc:	pop	{pc}		; (ldr pc, [sp], #4)
   4e0d0:	ldr	r2, [r5, #40]	; 0x28
   4e0d4:	ldr	r3, [r5, #76]	; 0x4c
   4e0d8:	cmp	r4, r3
   4e0dc:	sub	r3, r2, #1
   4e0e0:	beq	4e16c <fputs@plt+0x3d07c>
   4e0e4:	cmp	r2, #2
   4e0e8:	beq	4e1b4 <fputs@plt+0x3d0c4>
   4e0ec:	cmp	r3, #0
   4e0f0:	str	r3, [r5, #40]	; 0x28
   4e0f4:	strbeq	r3, [r5, #20]
   4e0f8:	mov	r3, #0
   4e0fc:	strb	r3, [r4, #8]
   4e100:	ldrb	r3, [r5, #20]
   4e104:	cmp	r3, #0
   4e108:	bne	4e0c0 <fputs@plt+0x3cfd0>
   4e10c:	add	r0, r5, #12
   4e110:	ldrd	r4, [sp]
   4e114:	ldr	r6, [sp, #8]
   4e118:	ldr	lr, [sp, #12]
   4e11c:	add	sp, sp, #16
   4e120:	b	4e054 <fputs@plt+0x3cf64>
   4e124:	add	r6, r5, #72	; 0x48
   4e128:	ldr	r0, [r5, #72]	; 0x48
   4e12c:	b	4e134 <fputs@plt+0x3d044>
   4e130:	mov	r0, r3
   4e134:	cmp	r0, #0
   4e138:	beq	4e0d0 <fputs@plt+0x3cfe0>
   4e13c:	ldr	r2, [r0]
   4e140:	ldr	r3, [r0, #12]
   4e144:	cmp	r4, r2
   4e148:	addne	r6, r0, #12
   4e14c:	bne	4e130 <fputs@plt+0x3d040>
   4e150:	ldr	r2, [r0, #4]
   4e154:	str	r3, [r6]
   4e158:	cmp	r2, #1
   4e15c:	beq	4e130 <fputs@plt+0x3d040>
   4e160:	bl	19898 <fputs@plt+0x87a8>
   4e164:	ldr	r3, [r6]
   4e168:	b	4e130 <fputs@plt+0x3d040>
   4e16c:	ldrh	r2, [r5, #22]
   4e170:	str	r0, [r5, #76]	; 0x4c
   4e174:	bic	r2, r2, #96	; 0x60
   4e178:	strh	r2, [r5, #22]
   4e17c:	b	4e0ec <fputs@plt+0x3cffc>
   4e180:	ldrh	r2, [r5, #22]
   4e184:	str	r3, [r5, #76]	; 0x4c
   4e188:	ldr	r3, [r5, #72]	; 0x48
   4e18c:	bic	r2, r2, #96	; 0x60
   4e190:	cmp	r3, #0
   4e194:	strh	r2, [r5, #22]
   4e198:	beq	4e0b8 <fputs@plt+0x3cfc8>
   4e19c:	mov	r2, #1
   4e1a0:	strb	r2, [r3, #8]
   4e1a4:	ldr	r3, [r3, #12]
   4e1a8:	cmp	r3, #0
   4e1ac:	bne	4e1a0 <fputs@plt+0x3d0b0>
   4e1b0:	b	4e0b8 <fputs@plt+0x3cfc8>
   4e1b4:	ldrh	r3, [r5, #22]
   4e1b8:	mov	r2, #1
   4e1bc:	str	r2, [r5, #40]	; 0x28
   4e1c0:	bic	r3, r3, #64	; 0x40
   4e1c4:	strh	r3, [r5, #22]
   4e1c8:	b	4e0f8 <fputs@plt+0x3d008>
   4e1cc:	ldrb	r3, [r0, #8]
   4e1d0:	cmp	r3, #0
   4e1d4:	beq	4e2c0 <fputs@plt+0x3d1d0>
   4e1d8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4e1dc:	cmp	r3, #2
   4e1e0:	mov	r4, r0
   4e1e4:	ldm	r0, {r2, r5}
   4e1e8:	strd	r6, [sp, #8]
   4e1ec:	mov	r6, r1
   4e1f0:	str	r8, [sp, #16]
   4e1f4:	str	lr, [sp, #20]
   4e1f8:	str	r2, [r5, #4]
   4e1fc:	beq	4e220 <fputs@plt+0x3d130>
   4e200:	mov	r0, r4
   4e204:	bl	4e078 <fputs@plt+0x3cf88>
   4e208:	mov	r0, #0
   4e20c:	ldrd	r4, [sp]
   4e210:	ldrd	r6, [sp, #8]
   4e214:	ldr	r8, [sp, #16]
   4e218:	add	sp, sp, #20
   4e21c:	pop	{pc}		; (ldr pc, [sp], #4)
   4e220:	ldr	r7, [r5]
   4e224:	ldr	r0, [r7, #44]	; 0x2c
   4e228:	cmp	r0, #0
   4e22c:	bne	4e280 <fputs@plt+0x3d190>
   4e230:	ldrb	r3, [r7, #17]
   4e234:	cmp	r3, #2
   4e238:	bne	4e248 <fputs@plt+0x3d158>
   4e23c:	ldrb	r3, [r7, #4]
   4e240:	cmp	r3, #0
   4e244:	bne	4e2c8 <fputs@plt+0x3d1d8>
   4e248:	ldr	r3, [r7, #108]	; 0x6c
   4e24c:	mov	r2, #1
   4e250:	mov	r0, r7
   4e254:	ldrb	r1, [r7, #20]
   4e258:	add	r3, r3, r2
   4e25c:	str	r3, [r7, #108]	; 0x6c
   4e260:	bl	1eba0 <fputs@plt+0xdab0>
   4e264:	uxtb	r3, r0
   4e268:	cmp	r3, #10
   4e26c:	cmpne	r3, #13
   4e270:	bne	4e280 <fputs@plt+0x3d190>
   4e274:	mov	r3, #6
   4e278:	strb	r3, [r7, #17]
   4e27c:	str	r0, [r7, #44]	; 0x2c
   4e280:	eor	r3, r6, #1
   4e284:	cmp	r0, #0
   4e288:	andne	r3, r3, #1
   4e28c:	moveq	r3, #0
   4e290:	cmp	r3, #0
   4e294:	bne	4e20c <fputs@plt+0x3d11c>
   4e298:	ldr	r3, [r4, #20]
   4e29c:	mov	r2, #1
   4e2a0:	ldr	r0, [r5, #60]	; 0x3c
   4e2a4:	sub	r3, r3, #1
   4e2a8:	str	r3, [r4, #20]
   4e2ac:	strb	r2, [r5, #20]
   4e2b0:	bl	199cc <fputs@plt+0x88dc>
   4e2b4:	mov	r3, #0
   4e2b8:	str	r3, [r5, #60]	; 0x3c
   4e2bc:	b	4e200 <fputs@plt+0x3d110>
   4e2c0:	mov	r0, r3
   4e2c4:	bx	lr
   4e2c8:	ldrb	r3, [r7, #5]
   4e2cc:	cmp	r3, #1
   4e2d0:	strbeq	r3, [r7, #17]
   4e2d4:	bne	4e248 <fputs@plt+0x3d158>
   4e2d8:	b	4e298 <fputs@plt+0x3d1a8>
   4e2dc:	ldr	r3, [r0]
   4e2e0:	cmp	r3, #0
   4e2e4:	beq	4e3bc <fputs@plt+0x3d2cc>
   4e2e8:	ldrd	r2, [r3]
   4e2ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4e2f0:	mov	r5, r0
   4e2f4:	strd	r6, [sp, #8]
   4e2f8:	ldr	r7, [r0, #4]
   4e2fc:	str	r8, [sp, #16]
   4e300:	str	lr, [sp, #20]
   4e304:	str	r2, [r3, #4]
   4e308:	ldr	r0, [r0, #48]	; 0x30
   4e30c:	bl	19898 <fputs@plt+0x87a8>
   4e310:	mov	r3, #0
   4e314:	str	r3, [r5, #48]	; 0x30
   4e318:	strb	r3, [r5, #66]	; 0x42
   4e31c:	ldr	r2, [r7, #8]
   4e320:	cmp	r2, r5
   4e324:	bne	4e3a4 <fputs@plt+0x3d2b4>
   4e328:	ldr	r3, [r5, #8]
   4e32c:	str	r3, [r7, #8]
   4e330:	ldrsb	r2, [r5, #68]	; 0x44
   4e334:	cmp	r2, #0
   4e338:	addge	r6, r5, #116	; 0x74
   4e33c:	movge	r4, #0
   4e340:	blt	4e368 <fputs@plt+0x3d278>
   4e344:	ldr	r3, [r6, #4]!
   4e348:	add	r4, r4, #1
   4e34c:	cmp	r3, #0
   4e350:	beq	4e360 <fputs@plt+0x3d270>
   4e354:	ldr	r0, [r3, #72]	; 0x48
   4e358:	bl	4cd10 <fputs@plt+0x3bc20>
   4e35c:	ldrsb	r2, [r5, #68]	; 0x44
   4e360:	cmp	r2, r4
   4e364:	bge	4e344 <fputs@plt+0x3d254>
   4e368:	ldrb	r3, [r7, #20]
   4e36c:	cmp	r3, #0
   4e370:	bne	4e37c <fputs@plt+0x3d28c>
   4e374:	add	r0, r7, #12
   4e378:	bl	4e054 <fputs@plt+0x3cf64>
   4e37c:	ldr	r0, [r5, #12]
   4e380:	bl	19898 <fputs@plt+0x87a8>
   4e384:	ldrd	r4, [sp]
   4e388:	mov	r0, #0
   4e38c:	ldrd	r6, [sp, #8]
   4e390:	ldr	r8, [sp, #16]
   4e394:	add	sp, sp, #20
   4e398:	pop	{pc}		; (ldr pc, [sp], #4)
   4e39c:	subs	r2, r3, #0
   4e3a0:	beq	4e330 <fputs@plt+0x3d240>
   4e3a4:	ldr	r3, [r2, #8]
   4e3a8:	cmp	r3, r5
   4e3ac:	bne	4e39c <fputs@plt+0x3d2ac>
   4e3b0:	ldr	r3, [r5, #8]
   4e3b4:	str	r3, [r2, #8]
   4e3b8:	b	4e330 <fputs@plt+0x3d240>
   4e3bc:	mov	r0, #0
   4e3c0:	bx	lr
   4e3c4:	str	r4, [sp, #-8]!
   4e3c8:	mov	r4, r0
   4e3cc:	str	lr, [sp, #4]
   4e3d0:	sub	sp, sp, #8
   4e3d4:	ldrb	r3, [r0, #66]	; 0x42
   4e3d8:	cmp	r3, #2
   4e3dc:	bls	4e3fc <fputs@plt+0x3d30c>
   4e3e0:	cmp	r3, #4
   4e3e4:	beq	4e4e4 <fputs@plt+0x3d3f4>
   4e3e8:	ldr	r0, [r0, #48]	; 0x30
   4e3ec:	bl	19898 <fputs@plt+0x87a8>
   4e3f0:	mov	r3, #0
   4e3f4:	str	r3, [r4, #48]	; 0x30
   4e3f8:	strb	r3, [r4, #66]	; 0x42
   4e3fc:	ldrsb	r3, [r4, #68]	; 0x44
   4e400:	cmp	r3, #0
   4e404:	blt	4e4a4 <fputs@plt+0x3d3b4>
   4e408:	beq	4e430 <fputs@plt+0x3d340>
   4e40c:	sub	r2, r3, #1
   4e410:	add	r3, r3, #30
   4e414:	strb	r2, [r4, #68]	; 0x44
   4e418:	ldr	r3, [r4, r3, lsl #2]
   4e41c:	ldr	r0, [r3, #72]	; 0x48
   4e420:	bl	4cd10 <fputs@plt+0x3bc20>
   4e424:	ldrsb	r3, [r4, #68]	; 0x44
   4e428:	cmp	r3, #0
   4e42c:	bne	4e40c <fputs@plt+0x3d31c>
   4e430:	ldr	r2, [r4, #120]	; 0x78
   4e434:	ldrb	r3, [r2]
   4e438:	cmp	r3, #0
   4e43c:	beq	4e4cc <fputs@plt+0x3d3dc>
   4e440:	ldr	r3, [r4, #72]	; 0x48
   4e444:	ldrb	r1, [r2, #2]
   4e448:	clz	r3, r3
   4e44c:	lsr	r3, r3, #5
   4e450:	cmp	r3, r1
   4e454:	bne	4e4cc <fputs@plt+0x3d3dc>
   4e458:	ldrb	r3, [r4, #64]	; 0x40
   4e45c:	mov	r0, #0
   4e460:	strh	r0, [r4, #34]	; 0x22
   4e464:	strh	r0, [r4, #80]	; 0x50
   4e468:	bic	r3, r3, #14
   4e46c:	strb	r3, [r4, #64]	; 0x40
   4e470:	ldrh	r3, [r2, #18]
   4e474:	cmp	r3, r0
   4e478:	movne	r3, #1
   4e47c:	strbne	r3, [r4, #66]	; 0x42
   4e480:	bne	4e4bc <fputs@plt+0x3d3cc>
   4e484:	ldrb	r3, [r2, #4]
   4e488:	cmp	r3, #0
   4e48c:	bne	4e4b0 <fputs@plt+0x3d3c0>
   4e490:	ldr	r3, [r2, #84]	; 0x54
   4e494:	cmp	r3, #1
   4e498:	beq	4e538 <fputs@plt+0x3d448>
   4e49c:	movw	r0, #60709	; 0xed25
   4e4a0:	b	4e4d0 <fputs@plt+0x3d3e0>
   4e4a4:	ldr	r1, [r4, #52]	; 0x34
   4e4a8:	cmp	r1, #0
   4e4ac:	bne	4e4f8 <fputs@plt+0x3d408>
   4e4b0:	mov	r3, #0
   4e4b4:	mov	r0, r3
   4e4b8:	strb	r3, [r4, #66]	; 0x42
   4e4bc:	add	sp, sp, #8
   4e4c0:	ldr	r4, [sp]
   4e4c4:	add	sp, sp, #4
   4e4c8:	pop	{pc}		; (ldr pc, [sp], #4)
   4e4cc:	movw	r0, #60698	; 0xed1a
   4e4d0:	add	sp, sp, #8
   4e4d4:	ldr	r4, [sp]
   4e4d8:	ldr	lr, [sp, #4]
   4e4dc:	add	sp, sp, #8
   4e4e0:	b	36834 <fputs@plt+0x25744>
   4e4e4:	ldr	r0, [r0, #60]	; 0x3c
   4e4e8:	add	sp, sp, #8
   4e4ec:	ldr	r4, [sp]
   4e4f0:	add	sp, sp, #4
   4e4f4:	pop	{pc}		; (ldr pc, [sp], #4)
   4e4f8:	mov	r2, r4
   4e4fc:	ldrb	ip, [r4, #65]	; 0x41
   4e500:	mov	r3, #0
   4e504:	ldr	r0, [r2], #120	; 0x78
   4e508:	ldr	r0, [r0, #4]
   4e50c:	str	ip, [sp]
   4e510:	bl	4d5e0 <fputs@plt+0x3c4f0>
   4e514:	cmp	r0, #0
   4e518:	movne	r3, #0
   4e51c:	strbne	r3, [r4, #66]	; 0x42
   4e520:	bne	4e4bc <fputs@plt+0x3d3cc>
   4e524:	ldr	r2, [r4, #120]	; 0x78
   4e528:	strb	r0, [r4, #68]	; 0x44
   4e52c:	ldrb	r3, [r2, #2]
   4e530:	strb	r3, [r4, #69]	; 0x45
   4e534:	b	4e434 <fputs@plt+0x3d344>
   4e538:	ldrb	r1, [r2, #5]
   4e53c:	mov	r0, r4
   4e540:	ldr	r2, [r2, #56]	; 0x38
   4e544:	add	r2, r2, r1
   4e548:	ldr	r1, [r2, #8]
   4e54c:	strb	r3, [r4, #66]	; 0x42
   4e550:	rev	r1, r1
   4e554:	add	sp, sp, #8
   4e558:	ldr	r4, [sp]
   4e55c:	ldr	lr, [sp, #4]
   4e560:	add	sp, sp, #8
   4e564:	b	4d724 <fputs@plt+0x3c634>
   4e568:	ldrb	r3, [r0, #66]	; 0x42
   4e56c:	cmp	r3, #1
   4e570:	bne	4e580 <fputs@plt+0x3d490>
   4e574:	ldrb	r3, [r0, #64]	; 0x40
   4e578:	tst	r3, #8
   4e57c:	bne	4e5c8 <fputs@plt+0x3d4d8>
   4e580:	strd	r4, [sp, #-16]!
   4e584:	mov	r5, r1
   4e588:	mov	r4, r0
   4e58c:	str	r6, [sp, #8]
   4e590:	str	lr, [sp, #12]
   4e594:	bl	4e3c4 <fputs@plt+0x3d2d4>
   4e598:	subs	r3, r0, #0
   4e59c:	bne	4e5b4 <fputs@plt+0x3d4c4>
   4e5a0:	ldrb	r2, [r4, #66]	; 0x42
   4e5a4:	cmp	r2, #0
   4e5a8:	bne	4e5d4 <fputs@plt+0x3d4e4>
   4e5ac:	mov	r2, #1
   4e5b0:	str	r2, [r5]
   4e5b4:	ldrd	r4, [sp]
   4e5b8:	mov	r0, r3
   4e5bc:	ldr	r6, [sp, #8]
   4e5c0:	add	sp, sp, #12
   4e5c4:	pop	{pc}		; (ldr pc, [sp], #4)
   4e5c8:	mov	r3, #0
   4e5cc:	mov	r0, r3
   4e5d0:	bx	lr
   4e5d4:	mov	r0, r4
   4e5d8:	str	r3, [r5]
   4e5dc:	bl	4d7a0 <fputs@plt+0x3c6b0>
   4e5e0:	ldrb	r2, [r4, #64]	; 0x40
   4e5e4:	subs	r3, r0, #0
   4e5e8:	orreq	r2, r2, #8
   4e5ec:	bicne	r2, r2, #8
   4e5f0:	strb	r2, [r4, #64]	; 0x40
   4e5f4:	b	4e5b4 <fputs@plt+0x3d4c4>
   4e5f8:	ldr	r2, [r0, #64]	; 0x40
   4e5fc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4e600:	mov	r4, r1
   4e604:	ldr	r3, [r2]
   4e608:	strd	r6, [sp, #8]
   4e60c:	mov	r6, r0
   4e610:	strd	r8, [sp, #16]
   4e614:	strd	sl, [sp, #24]
   4e618:	str	lr, [sp, #32]
   4e61c:	sub	sp, sp, #20
   4e620:	cmp	r3, #0
   4e624:	beq	4e74c <fputs@plt+0x3d65c>
   4e628:	ldr	r3, [r6, #28]
   4e62c:	ldr	r2, [r6, #40]	; 0x28
   4e630:	cmp	r2, r3
   4e634:	bcc	4e704 <fputs@plt+0x3d614>
   4e638:	cmp	r4, #0
   4e63c:	moveq	r8, r4
   4e640:	beq	4e780 <fputs@plt+0x3d690>
   4e644:	ldr	r7, [r4, #20]
   4e648:	mov	r9, #11520	; 0x2d00
   4e64c:	movt	r9, #41205	; 0xa0f5
   4e650:	b	4e6f0 <fputs@plt+0x3d600>
   4e654:	ldrh	r3, [r4, #24]
   4e658:	tst	r3, #32
   4e65c:	bne	4e6f8 <fputs@plt+0x3d608>
   4e660:	ldr	r2, [r6, #160]	; 0xa0
   4e664:	sub	r3, r7, #1
   4e668:	cmp	r7, #1
   4e66c:	ldr	ip, [r4, #4]
   4e670:	umull	sl, fp, r3, r2
   4e674:	asr	r1, r2, #31
   4e678:	mla	fp, r3, r1, fp
   4e67c:	beq	4e7a0 <fputs@plt+0x3d6b0>
   4e680:	ldr	r0, [r6, #64]	; 0x40
   4e684:	mov	r1, ip
   4e688:	ldr	r3, [r0]
   4e68c:	strd	sl, [sp]
   4e690:	ldr	r3, [r3, #12]
   4e694:	blx	r3
   4e698:	mov	r8, r0
   4e69c:	ldr	r3, [r6, #36]	; 0x24
   4e6a0:	clz	r5, r8
   4e6a4:	lsr	r5, r5, #5
   4e6a8:	ldr	r0, [r6, #96]	; 0x60
   4e6ac:	cmp	r3, r7
   4e6b0:	ldr	r3, [r6, #200]	; 0xc8
   4e6b4:	strcc	r7, [r6, #36]	; 0x24
   4e6b8:	cmp	r0, #0
   4e6bc:	add	r3, r3, #1
   4e6c0:	str	r3, [r6, #200]	; 0xc8
   4e6c4:	beq	4e6d4 <fputs@plt+0x3d5e4>
   4e6c8:	mov	r1, r7
   4e6cc:	ldr	r2, [r4, #4]
   4e6d0:	bl	49f90 <fputs@plt+0x38ea0>
   4e6d4:	ldr	r4, [r4, #12]
   4e6d8:	cmp	r4, #0
   4e6dc:	moveq	r5, #0
   4e6e0:	cmp	r5, #0
   4e6e4:	beq	4e780 <fputs@plt+0x3d690>
   4e6e8:	ldr	r7, [r4, #20]
   4e6ec:	ldr	r3, [r6, #28]
   4e6f0:	cmp	r3, r7
   4e6f4:	bcs	4e654 <fputs@plt+0x3d564>
   4e6f8:	mov	r5, #1
   4e6fc:	mov	r8, #0
   4e700:	b	4e6d4 <fputs@plt+0x3d5e4>
   4e704:	ldr	r1, [r4, #12]
   4e708:	cmp	r1, #0
   4e70c:	beq	4e818 <fputs@plt+0x3d728>
   4e710:	ldr	r0, [r6, #64]	; 0x40
   4e714:	add	r2, sp, #8
   4e718:	mov	r1, #5
   4e71c:	ldr	sl, [r6, #160]	; 0xa0
   4e720:	umull	r8, r9, sl, r3
   4e724:	asr	fp, sl, #31
   4e728:	mla	r9, r3, fp, r9
   4e72c:	ldr	r3, [r0]
   4e730:	strd	r8, [sp, #8]
   4e734:	ldr	r3, [r3, #40]	; 0x28
   4e738:	blx	r3
   4e73c:	ldr	r3, [r6, #28]
   4e740:	ldr	r7, [r4, #20]
   4e744:	str	r3, [r6, #40]	; 0x28
   4e748:	b	4e648 <fputs@plt+0x3d558>
   4e74c:	ldr	lr, [r6, #152]	; 0x98
   4e750:	movw	r0, #32639	; 0x7f7f
   4e754:	movt	r0, #8
   4e758:	str	r3, [sp]
   4e75c:	mov	r1, r3
   4e760:	ldr	ip, [r6]
   4e764:	and	r3, r0, lr
   4e768:	orr	r3, r3, #30
   4e76c:	mov	r0, ip
   4e770:	ldr	r5, [ip, #24]
   4e774:	blx	r5
   4e778:	subs	r8, r0, #0
   4e77c:	beq	4e628 <fputs@plt+0x3d538>
   4e780:	mov	r0, r8
   4e784:	add	sp, sp, #20
   4e788:	ldrd	r4, [sp]
   4e78c:	ldrd	r6, [sp, #8]
   4e790:	ldrd	r8, [sp, #16]
   4e794:	ldrd	sl, [sp, #24]
   4e798:	add	sp, sp, #32
   4e79c:	pop	{pc}		; (ldr pc, [sp], #4)
   4e7a0:	ldr	r3, [r4, #16]
   4e7a4:	ldr	r3, [r3, #112]	; 0x70
   4e7a8:	rev	r3, r3
   4e7ac:	add	r3, r3, #1
   4e7b0:	rev	r3, r3
   4e7b4:	str	r3, [ip, #24]
   4e7b8:	ldr	r2, [r4, #4]
   4e7bc:	str	r3, [r2, #92]	; 0x5c
   4e7c0:	ldr	r3, [r4, #4]
   4e7c4:	str	r9, [r3, #96]	; 0x60
   4e7c8:	ldr	r3, [r6, #64]	; 0x40
   4e7cc:	ldr	r5, [r4, #4]
   4e7d0:	ldr	r2, [r6, #160]	; 0xa0
   4e7d4:	mov	r0, r3
   4e7d8:	ldr	r3, [r3]
   4e7dc:	mov	r1, r5
   4e7e0:	strd	sl, [sp]
   4e7e4:	ldr	r3, [r3, #12]
   4e7e8:	blx	r3
   4e7ec:	mov	r1, r5
   4e7f0:	mov	r8, r0
   4e7f4:	ldr	lr, [r1, #24]!
   4e7f8:	ldr	ip, [r1, #4]
   4e7fc:	ldr	r0, [r1, #8]
   4e800:	ldr	r2, [r1, #12]
   4e804:	str	lr, [r6, #112]	; 0x70
   4e808:	str	ip, [r6, #116]	; 0x74
   4e80c:	str	r0, [r6, #120]	; 0x78
   4e810:	str	r2, [r6, #124]	; 0x7c
   4e814:	b	4e69c <fputs@plt+0x3d5ac>
   4e818:	ldr	r7, [r4, #20]
   4e81c:	cmp	r2, r7
   4e820:	bcs	4e648 <fputs@plt+0x3d558>
   4e824:	b	4e710 <fputs@plt+0x3d620>
   4e828:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4e82c:	mov	r5, r0
   4e830:	strd	r6, [sp, #8]
   4e834:	ldr	r6, [r0, #12]
   4e838:	strd	r8, [sp, #16]
   4e83c:	str	sl, [sp, #24]
   4e840:	str	lr, [sp, #28]
   4e844:	ldr	r4, [r6, #56]	; 0x38
   4e848:	ldr	r0, [r6, #72]	; 0x48
   4e84c:	bl	49d14 <fputs@plt+0x38c24>
   4e850:	subs	r7, r0, #0
   4e854:	bne	4e90c <fputs@plt+0x3d81c>
   4e858:	ldr	r3, [pc, #200]	; 4e928 <fputs@plt+0x3d838>
   4e85c:	mov	r8, #1
   4e860:	mov	ip, #32
   4e864:	mov	lr, #64	; 0x40
   4e868:	mov	r2, #76	; 0x4c
   4e86c:	mov	r1, r7
   4e870:	add	r3, pc, r3
   4e874:	ldr	sl, [r3]
   4e878:	ldr	r9, [r3, #4]
   4e87c:	ldr	r0, [r3, #8]
   4e880:	str	sl, [r4]
   4e884:	ldr	r3, [r3, #12]
   4e888:	str	r9, [r4, #4]
   4e88c:	str	r0, [r4, #8]
   4e890:	add	r0, r4, #24
   4e894:	str	r3, [r4, #12]
   4e898:	ldr	r3, [r5, #32]
   4e89c:	lsr	r3, r3, #8
   4e8a0:	strb	r3, [r4, #16]
   4e8a4:	ldrh	r3, [r5, #34]	; 0x22
   4e8a8:	strb	r3, [r4, #17]
   4e8ac:	strb	r8, [r4, #18]
   4e8b0:	strb	r8, [r4, #19]
   4e8b4:	ldr	r3, [r5, #32]
   4e8b8:	ldr	r9, [r5, #36]	; 0x24
   4e8bc:	strb	lr, [r4, #21]
   4e8c0:	strb	ip, [r4, #22]
   4e8c4:	strb	ip, [r4, #23]
   4e8c8:	sub	r3, r3, r9
   4e8cc:	strb	r3, [r4, #20]
   4e8d0:	bl	10ebc <memset@plt>
   4e8d4:	mov	r0, r6
   4e8d8:	mov	r1, #13
   4e8dc:	bl	3697c <fputs@plt+0x2588c>
   4e8e0:	ldrh	r2, [r5, #22]
   4e8e4:	ldrb	r3, [r5, #17]
   4e8e8:	orr	r2, r2, #2
   4e8ec:	rev	r3, r3
   4e8f0:	strh	r2, [r5, #22]
   4e8f4:	str	r3, [r4, #52]	; 0x34
   4e8f8:	ldrb	r3, [r5, #18]
   4e8fc:	rev	r3, r3
   4e900:	str	r3, [r4, #64]	; 0x40
   4e904:	str	r8, [r5, #44]	; 0x2c
   4e908:	strb	r8, [r4, #31]
   4e90c:	mov	r0, r7
   4e910:	ldrd	r4, [sp]
   4e914:	ldrd	r6, [sp, #8]
   4e918:	ldrd	r8, [sp, #16]
   4e91c:	ldr	sl, [sp, #24]
   4e920:	add	sp, sp, #28
   4e924:	pop	{pc}		; (ldr pc, [sp], #4)
   4e928:	muleq	r4, ip, r6
   4e92c:	strd	r4, [sp, #-16]!
   4e930:	ldm	r0, {r3, r4}
   4e934:	ldr	r0, [r4]
   4e938:	ldr	r5, [r0, #44]	; 0x2c
   4e93c:	str	r6, [sp, #8]
   4e940:	str	lr, [sp, #12]
   4e944:	str	r3, [r4, #4]
   4e948:	cmp	r5, #0
   4e94c:	bne	4e998 <fputs@plt+0x3d8a8>
   4e950:	ldr	r3, [r0, #104]	; 0x68
   4e954:	mov	r6, r2
   4e958:	cmp	r3, r2
   4e95c:	ble	4e970 <fputs@plt+0x3d880>
   4e960:	bl	4bf10 <fputs@plt+0x3ae20>
   4e964:	cmp	r0, #0
   4e968:	movne	r5, r0
   4e96c:	bne	4e998 <fputs@plt+0x3d8a8>
   4e970:	cmp	r6, #0
   4e974:	blt	4e9ac <fputs@plt+0x3d8bc>
   4e978:	ldr	r3, [r4, #44]	; 0x2c
   4e97c:	cmp	r3, #0
   4e980:	beq	4e9c0 <fputs@plt+0x3d8d0>
   4e984:	ldr	r3, [r4, #12]
   4e988:	ldr	r3, [r3, #56]	; 0x38
   4e98c:	ldr	r3, [r3, #28]
   4e990:	rev	r3, r3
   4e994:	str	r3, [r4, #44]	; 0x2c
   4e998:	mov	r0, r5
   4e99c:	ldrd	r4, [sp]
   4e9a0:	ldr	r6, [sp, #8]
   4e9a4:	add	sp, sp, #12
   4e9a8:	pop	{pc}		; (ldr pc, [sp], #4)
   4e9ac:	ldrh	r3, [r4, #22]
   4e9b0:	tst	r3, #8
   4e9b4:	movne	r3, #0
   4e9b8:	strne	r3, [r4, #44]	; 0x2c
   4e9bc:	beq	4e978 <fputs@plt+0x3d888>
   4e9c0:	mov	r0, r4
   4e9c4:	bl	4e828 <fputs@plt+0x3d738>
   4e9c8:	mov	r5, r0
   4e9cc:	b	4e984 <fputs@plt+0x3d894>
   4e9d0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4e9d4:	strd	r6, [sp, #8]
   4e9d8:	ldr	r6, [r0]
   4e9dc:	strd	r8, [sp, #16]
   4e9e0:	str	sl, [sp, #24]
   4e9e4:	str	lr, [sp, #28]
   4e9e8:	ldr	r3, [r6, #436]	; 0x1b4
   4e9ec:	cmp	r3, #0
   4e9f0:	beq	4ea90 <fputs@plt+0x3d9a0>
   4e9f4:	ldr	r9, [r0, #104]	; 0x68
   4e9f8:	cmp	r9, #0
   4e9fc:	beq	4ea90 <fputs@plt+0x3d9a0>
   4ea00:	ldr	r2, [r6, #20]
   4ea04:	mov	sl, r1
   4ea08:	mov	r8, r0
   4ea0c:	sub	r9, r9, #1
   4ea10:	cmp	r2, #0
   4ea14:	ble	4eb04 <fputs@plt+0x3da14>
   4ea18:	mov	r4, #0
   4ea1c:	mov	r5, r4
   4ea20:	b	4ea48 <fputs@plt+0x3d958>
   4ea24:	cmp	r3, #2
   4ea28:	beq	4eab0 <fputs@plt+0x3d9c0>
   4ea2c:	ldr	r2, [r6, #20]
   4ea30:	mov	r0, #0
   4ea34:	cmp	r5, #0
   4ea38:	moveq	r5, r0
   4ea3c:	add	r4, r4, #1
   4ea40:	cmp	r2, r4
   4ea44:	ble	4eac8 <fputs@plt+0x3d9d8>
   4ea48:	ldr	r3, [r6, #16]
   4ea4c:	add	r3, r3, r4, lsl #4
   4ea50:	ldr	r7, [r3, #4]
   4ea54:	cmp	r7, #0
   4ea58:	beq	4ea3c <fputs@plt+0x3d94c>
   4ea5c:	cmp	sl, #2
   4ea60:	ldrb	r3, [r7, #8]
   4ea64:	bne	4ea24 <fputs@plt+0x3d934>
   4ea68:	cmp	r3, #2
   4ea6c:	bne	4ea30 <fputs@plt+0x3d940>
   4ea70:	mov	r2, r9
   4ea74:	mov	r1, sl
   4ea78:	mov	r0, r7
   4ea7c:	bl	4e92c <fputs@plt+0x3d83c>
   4ea80:	cmp	r0, #0
   4ea84:	bne	4eac0 <fputs@plt+0x3d9d0>
   4ea88:	ldrb	r3, [r7, #8]
   4ea8c:	b	4ea24 <fputs@plt+0x3d934>
   4ea90:	mov	r5, #0
   4ea94:	mov	r0, r5
   4ea98:	ldrd	r4, [sp]
   4ea9c:	ldrd	r6, [sp, #8]
   4eaa0:	ldrd	r8, [sp, #16]
   4eaa4:	ldr	sl, [sp, #24]
   4eaa8:	add	sp, sp, #28
   4eaac:	pop	{pc}		; (ldr pc, [sp], #4)
   4eab0:	mov	r0, r7
   4eab4:	mov	r2, r9
   4eab8:	mov	r1, #1
   4eabc:	bl	4e92c <fputs@plt+0x3d83c>
   4eac0:	ldr	r2, [r6, #20]
   4eac4:	b	4ea34 <fputs@plt+0x3d944>
   4eac8:	ldr	r3, [r6, #436]	; 0x1b4
   4eacc:	mov	r2, #0
   4ead0:	cmp	r5, r2
   4ead4:	sub	r3, r3, #1
   4ead8:	str	r3, [r6, #436]	; 0x1b4
   4eadc:	str	r2, [r8, #104]	; 0x68
   4eae0:	beq	4eb14 <fputs@plt+0x3da24>
   4eae4:	cmp	sl, #2
   4eae8:	bne	4ea94 <fputs@plt+0x3d9a4>
   4eaec:	ldrd	r0, [r8, #152]	; 0x98
   4eaf0:	add	r6, r6, #448	; 0x1c0
   4eaf4:	ldrd	r2, [r8, #160]	; 0xa0
   4eaf8:	strd	r0, [r6, #-8]
   4eafc:	strd	r2, [r6]
   4eb00:	b	4ea94 <fputs@plt+0x3d9a4>
   4eb04:	sub	r3, r3, #1
   4eb08:	mov	r2, #0
   4eb0c:	str	r3, [r6, #436]	; 0x1b4
   4eb10:	str	r2, [r0, #104]	; 0x68
   4eb14:	cmp	sl, #2
   4eb18:	ldr	r3, [r6, #340]	; 0x154
   4eb1c:	beq	4eb40 <fputs@plt+0x3da50>
   4eb20:	cmp	r3, #0
   4eb24:	beq	4ea90 <fputs@plt+0x3d9a0>
   4eb28:	mov	r2, r9
   4eb2c:	mov	r1, #1
   4eb30:	mov	r0, r6
   4eb34:	bl	1ce74 <fputs@plt+0xbd84>
   4eb38:	mov	r5, r0
   4eb3c:	b	4eae4 <fputs@plt+0x3d9f4>
   4eb40:	cmp	r3, #0
   4eb44:	beq	4eb6c <fputs@plt+0x3da7c>
   4eb48:	mov	r2, r9
   4eb4c:	mov	r1, sl
   4eb50:	mov	r0, r6
   4eb54:	bl	1ce74 <fputs@plt+0xbd84>
   4eb58:	subs	r5, r0, #0
   4eb5c:	bne	4eaec <fputs@plt+0x3d9fc>
   4eb60:	ldr	r3, [r6, #340]	; 0x154
   4eb64:	cmp	r3, #0
   4eb68:	bne	4eb28 <fputs@plt+0x3da38>
   4eb6c:	mov	r5, #0
   4eb70:	b	4eaec <fputs@plt+0x3d9fc>
   4eb74:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4eb78:	ldm	r0, {r2, r4}
   4eb7c:	strd	r6, [sp, #8]
   4eb80:	strd	r8, [sp, #16]
   4eb84:	mov	r8, r1
   4eb88:	strd	sl, [sp, #24]
   4eb8c:	str	lr, [sp, #32]
   4eb90:	sub	sp, sp, #28
   4eb94:	str	r2, [r4, #4]
   4eb98:	ldrb	r3, [r0, #8]
   4eb9c:	cmp	r3, #2
   4eba0:	beq	4efc8 <fputs@plt+0x3ded8>
   4eba4:	cmp	r3, #1
   4eba8:	mov	r6, r0
   4ebac:	beq	4eff8 <fputs@plt+0x3df08>
   4ebb0:	ldrh	r3, [r4, #22]
   4ebb4:	tst	r3, #1
   4ebb8:	beq	4ec00 <fputs@plt+0x3db10>
   4ebbc:	cmp	r1, #0
   4ebc0:	bne	4f00c <fputs@plt+0x3df1c>
   4ebc4:	tst	r3, #64	; 0x40
   4ebc8:	beq	4ec58 <fputs@plt+0x3db68>
   4ebcc:	ldr	r3, [r4, #76]	; 0x4c
   4ebd0:	ldr	r3, [r3]
   4ebd4:	cmp	r3, #0
   4ebd8:	movwne	r5, #262	; 0x106
   4ebdc:	beq	4ec58 <fputs@plt+0x3db68>
   4ebe0:	mov	r0, r5
   4ebe4:	add	sp, sp, #28
   4ebe8:	ldrd	r4, [sp]
   4ebec:	ldrd	r6, [sp, #8]
   4ebf0:	ldrd	r8, [sp, #16]
   4ebf4:	ldrd	sl, [sp, #24]
   4ebf8:	add	sp, sp, #32
   4ebfc:	pop	{pc}		; (ldr pc, [sp], #4)
   4ec00:	cmp	r1, #0
   4ec04:	beq	4ebc4 <fputs@plt+0x3dad4>
   4ec08:	ldrb	r2, [r4, #20]
   4ec0c:	cmp	r2, #2
   4ec10:	beq	4ebcc <fputs@plt+0x3dadc>
   4ec14:	tst	r3, #64	; 0x40
   4ec18:	bne	4ebcc <fputs@plt+0x3dadc>
   4ec1c:	cmp	r8, #1
   4ec20:	ble	4ec58 <fputs@plt+0x3db68>
   4ec24:	ldr	r3, [r4, #72]	; 0x48
   4ec28:	cmp	r3, #0
   4ec2c:	beq	4ec58 <fputs@plt+0x3db68>
   4ec30:	ldr	r1, [r3]
   4ec34:	cmp	r6, r1
   4ec38:	beq	4ec4c <fputs@plt+0x3db5c>
   4ec3c:	b	4f020 <fputs@plt+0x3df30>
   4ec40:	ldr	r2, [r3]
   4ec44:	cmp	r2, r1
   4ec48:	bne	4f024 <fputs@plt+0x3df34>
   4ec4c:	ldr	r3, [r3, #12]
   4ec50:	cmp	r3, #0
   4ec54:	bne	4ec40 <fputs@plt+0x3db50>
   4ec58:	mov	r2, #1
   4ec5c:	mov	r0, r6
   4ec60:	mov	r1, r2
   4ec64:	bl	15738 <fputs@plt+0x4648>
   4ec68:	subs	r5, r0, #0
   4ec6c:	bne	4ebe0 <fputs@plt+0x3daf0>
   4ec70:	ldrh	r3, [r4, #22]
   4ec74:	movw	fp, #32897	; 0x8081
   4ec78:	movt	fp, #32896	; 0x8080
   4ec7c:	ldr	r9, [pc, #1868]	; 4f3d0 <fputs@plt+0x3e2e0>
   4ec80:	ldr	r7, [r4, #12]
   4ec84:	bic	r3, r3, #8
   4ec88:	ldr	r2, [r4, #44]	; 0x2c
   4ec8c:	uxth	r3, r3
   4ec90:	add	r9, pc, r9
   4ec94:	add	r9, r9, #3056	; 0xbf0
   4ec98:	strh	r3, [r4, #22]
   4ec9c:	add	r9, r9, #8
   4eca0:	cmp	r2, #0
   4eca4:	orreq	r3, r3, #8
   4eca8:	strheq	r3, [r4, #22]
   4ecac:	cmp	r7, #0
   4ecb0:	beq	4eeb4 <fputs@plt+0x3ddc4>
   4ecb4:	adds	r3, r8, #0
   4ecb8:	movne	r3, #1
   4ecbc:	cmp	r5, #0
   4ecc0:	movne	r3, #0
   4ecc4:	cmp	r3, #0
   4ecc8:	beq	4ee2c <fputs@plt+0x3dd3c>
   4eccc:	ldrh	r3, [r4, #22]
   4ecd0:	tst	r3, #1
   4ecd4:	beq	4ecf4 <fputs@plt+0x3dc04>
   4ecd8:	ldrb	r3, [r4, #20]
   4ecdc:	cmp	r3, #0
   4ece0:	bne	4f00c <fputs@plt+0x3df1c>
   4ece4:	add	r0, r4, #12
   4ece8:	mov	r5, #8
   4ecec:	bl	4e054 <fputs@plt+0x3cf64>
   4ecf0:	b	4ebe0 <fputs@plt+0x3daf0>
   4ecf4:	ldr	r7, [r4]
   4ecf8:	ldr	r5, [r7, #44]	; 0x2c
   4ecfc:	cmp	r5, #0
   4ed00:	bne	4ef88 <fputs@plt+0x3de98>
   4ed04:	ldr	r3, [r6]
   4ed08:	ldrb	r2, [r7, #17]
   4ed0c:	ldrb	r3, [r3, #68]	; 0x44
   4ed10:	cmp	r2, #1
   4ed14:	sub	r3, r3, #2
   4ed18:	clz	r3, r3
   4ed1c:	lsr	r3, r3, #5
   4ed20:	strb	r3, [r7, #22]
   4ed24:	bne	4ee14 <fputs@plt+0x3dd24>
   4ed28:	ldr	sl, [r7, #216]	; 0xd8
   4ed2c:	cmp	sl, #0
   4ed30:	beq	4f200 <fputs@plt+0x3e110>
   4ed34:	ldrb	r3, [r7, #4]
   4ed38:	cmp	r3, #0
   4ed3c:	beq	4eda0 <fputs@plt+0x3dcb0>
   4ed40:	ldrb	r3, [sl, #43]	; 0x2b
   4ed44:	cmp	r3, #0
   4ed48:	bne	4eda0 <fputs@plt+0x3dcb0>
   4ed4c:	ldrb	r3, [r7, #18]
   4ed50:	cmp	r3, #5
   4ed54:	cmpne	r3, #3
   4ed58:	bhi	4f31c <fputs@plt+0x3e22c>
   4ed5c:	mov	r1, #4
   4ed60:	mov	r0, r7
   4ed64:	bl	1b184 <fputs@plt+0xa094>
   4ed68:	subs	r5, r0, #0
   4ed6c:	bne	4ef88 <fputs@plt+0x3de98>
   4ed70:	ldr	r5, [r7, #216]	; 0xd8
   4ed74:	ldrb	r3, [r5, #43]	; 0x2b
   4ed78:	cmp	r3, #0
   4ed7c:	movne	sl, r5
   4ed80:	bne	4ed98 <fputs@plt+0x3dca8>
   4ed84:	ldrsh	r1, [r5, #40]	; 0x28
   4ed88:	ldr	r0, [r5, #4]
   4ed8c:	add	r1, r1, #3
   4ed90:	bl	1b79c <fputs@plt+0xa6ac>
   4ed94:	ldr	sl, [r7, #216]	; 0xd8
   4ed98:	mov	r3, #1
   4ed9c:	strb	r3, [r5, #43]	; 0x2b
   4eda0:	ldrb	r3, [sl, #46]	; 0x2e
   4eda4:	cmp	r3, #0
   4eda8:	bne	4ecd8 <fputs@plt+0x3dbe8>
   4edac:	ldrb	r1, [sl, #43]	; 0x2b
   4edb0:	cmp	r1, #0
   4edb4:	bne	4edcc <fputs@plt+0x3dcdc>
   4edb8:	mov	r2, #1
   4edbc:	ldr	r0, [sl, #4]
   4edc0:	bl	1b7bc <fputs@plt+0xa6cc>
   4edc4:	subs	r5, r0, #0
   4edc8:	bne	4ef88 <fputs@plt+0x3de98>
   4edcc:	ldr	r3, [sl, #32]
   4edd0:	mov	r5, #1
   4edd4:	mov	r2, #48	; 0x30
   4edd8:	add	r0, sl, #52	; 0x34
   4eddc:	strb	r5, [sl, #44]	; 0x2c
   4ede0:	ldr	r1, [r3]
   4ede4:	bl	10e20 <memcmp@plt>
   4ede8:	cmp	r0, #0
   4edec:	bne	4f2c0 <fputs@plt+0x3e1d0>
   4edf0:	ldr	r3, [r7, #28]
   4edf4:	mov	r2, #2
   4edf8:	mov	r0, #0
   4edfc:	mov	r1, #0
   4ee00:	strb	r2, [r7, #17]
   4ee04:	str	r3, [r7, #32]
   4ee08:	str	r3, [r7, #36]	; 0x24
   4ee0c:	str	r3, [r7, #40]	; 0x28
   4ee10:	strd	r0, [r7, #80]	; 0x50
   4ee14:	ldr	r3, [r4, #44]	; 0x2c
   4ee18:	cmp	r3, #0
   4ee1c:	bne	4ee34 <fputs@plt+0x3dd44>
   4ee20:	mov	r0, r4
   4ee24:	bl	4e828 <fputs@plt+0x3d738>
   4ee28:	mov	r5, r0
   4ee2c:	cmp	r5, #0
   4ee30:	bne	4ef88 <fputs@plt+0x3de98>
   4ee34:	ldrb	r3, [r6, #8]
   4ee38:	cmp	r3, #0
   4ee3c:	bne	4ee58 <fputs@plt+0x3dd68>
   4ee40:	ldr	r3, [r4, #40]	; 0x28
   4ee44:	add	r3, r3, #1
   4ee48:	str	r3, [r4, #40]	; 0x28
   4ee4c:	ldrb	r3, [r6, #9]
   4ee50:	cmp	r3, #0
   4ee54:	bne	4f154 <fputs@plt+0x3e064>
   4ee58:	cmp	r8, #0
   4ee5c:	ldrb	r3, [r4, #20]
   4ee60:	beq	4f02c <fputs@plt+0x3df3c>
   4ee64:	mov	r2, #2
   4ee68:	cmp	r3, #1
   4ee6c:	strb	r2, [r6, #8]
   4ee70:	bls	4f14c <fputs@plt+0x3e05c>
   4ee74:	ldrh	r3, [r4, #22]
   4ee78:	cmp	r8, #1
   4ee7c:	str	r6, [r4, #76]	; 0x4c
   4ee80:	ldr	r7, [r4, #12]
   4ee84:	ldr	r2, [r4, #44]	; 0x2c
   4ee88:	bic	r3, r3, #32
   4ee8c:	uxth	r3, r3
   4ee90:	orrgt	r3, r3, #32
   4ee94:	strh	r3, [r4, #22]
   4ee98:	ldr	r3, [r7, #56]	; 0x38
   4ee9c:	ldr	r3, [r3, #28]
   4eea0:	rev	r3, r3
   4eea4:	cmp	r2, r3
   4eea8:	bne	4f170 <fputs@plt+0x3e080>
   4eeac:	ldr	r2, [r6]
   4eeb0:	b	4efd0 <fputs@plt+0x3dee0>
   4eeb4:	ldr	r0, [r4]
   4eeb8:	bl	4b5a4 <fputs@plt+0x3a4b4>
   4eebc:	subs	r5, r0, #0
   4eec0:	bne	4ef88 <fputs@plt+0x3de98>
   4eec4:	mov	r3, r5
   4eec8:	add	r2, sp, #16
   4eecc:	mov	r1, #1
   4eed0:	mov	r0, r4
   4eed4:	bl	4cc90 <fputs@plt+0x3bba0>
   4eed8:	subs	r5, r0, #0
   4eedc:	bne	4ef88 <fputs@plt+0x3de98>
   4eee0:	ldr	r3, [r4]
   4eee4:	ldr	r7, [sp, #16]
   4eee8:	mov	r2, r3
   4eeec:	ldr	r3, [r7, #56]	; 0x38
   4eef0:	str	r2, [sp, #8]
   4eef4:	ldr	r2, [r2, #28]
   4eef8:	ldr	sl, [r3, #28]
   4eefc:	str	r2, [sp, #4]
   4ef00:	rev	sl, sl
   4ef04:	cmp	sl, #0
   4ef08:	beq	4ef4c <fputs@plt+0x3de5c>
   4ef0c:	ldrb	r1, [r3, #24]
   4ef10:	ldrb	r2, [r3, #92]	; 0x5c
   4ef14:	cmp	r1, r2
   4ef18:	bne	4ef4c <fputs@plt+0x3de5c>
   4ef1c:	ldrb	r1, [r3, #25]
   4ef20:	ldrb	r2, [r3, #93]	; 0x5d
   4ef24:	cmp	r1, r2
   4ef28:	bne	4ef4c <fputs@plt+0x3de5c>
   4ef2c:	ldrb	r1, [r3, #26]
   4ef30:	ldrb	r2, [r3, #94]	; 0x5e
   4ef34:	cmp	r1, r2
   4ef38:	bne	4ef4c <fputs@plt+0x3de5c>
   4ef3c:	ldrb	r1, [r3, #27]
   4ef40:	ldrb	r2, [r3, #95]	; 0x5f
   4ef44:	cmp	r1, r2
   4ef48:	beq	4ef50 <fputs@plt+0x3de60>
   4ef4c:	ldr	sl, [sp, #4]
   4ef50:	cmp	sl, #0
   4ef54:	ble	4f194 <fputs@plt+0x3e0a4>
   4ef58:	mov	r2, #16
   4ef5c:	mov	r1, r9
   4ef60:	str	r3, [sp, #12]
   4ef64:	mov	r0, r3
   4ef68:	bl	10e20 <memcmp@plt>
   4ef6c:	cmp	r0, #0
   4ef70:	beq	4f048 <fputs@plt+0x3df58>
   4ef74:	ldr	r0, [r7, #72]	; 0x48
   4ef78:	mov	r5, #26
   4ef7c:	bl	4cd10 <fputs@plt+0x3bc20>
   4ef80:	mov	r3, #0
   4ef84:	str	r3, [r4, #12]
   4ef88:	ldrb	r3, [r4, #20]
   4ef8c:	uxtb	r7, r5
   4ef90:	cmp	r3, #0
   4ef94:	beq	4f3b8 <fputs@plt+0x3e2c8>
   4ef98:	cmp	r7, #5
   4ef9c:	bne	4ebe0 <fputs@plt+0x3daf0>
   4efa0:	ldrb	r3, [r4, #20]
   4efa4:	cmp	r3, #0
   4efa8:	bne	4ebe0 <fputs@plt+0x3daf0>
   4efac:	ldr	r0, [r4, #4]
   4efb0:	add	r0, r0, #380	; 0x17c
   4efb4:	bl	177d4 <fputs@plt+0x66e4>
   4efb8:	cmp	r0, #0
   4efbc:	beq	4ebe0 <fputs@plt+0x3daf0>
   4efc0:	ldr	r7, [r4, #12]
   4efc4:	b	4ecac <fputs@plt+0x3dbbc>
   4efc8:	cmp	r1, #0
   4efcc:	beq	4eff0 <fputs@plt+0x3df00>
   4efd0:	ldr	r0, [r4]
   4efd4:	ldr	r1, [r2, #432]	; 0x1b0
   4efd8:	ldr	r3, [r0, #104]	; 0x68
   4efdc:	cmp	r1, r3
   4efe0:	ble	4eff0 <fputs@plt+0x3df00>
   4efe4:	ldrb	r3, [r0, #6]
   4efe8:	cmp	r3, #0
   4efec:	bne	4f014 <fputs@plt+0x3df24>
   4eff0:	mov	r5, #0
   4eff4:	b	4ebe0 <fputs@plt+0x3daf0>
   4eff8:	cmp	r1, #0
   4effc:	beq	4eff0 <fputs@plt+0x3df00>
   4f000:	ldrh	r3, [r4, #22]
   4f004:	tst	r3, #1
   4f008:	beq	4ec08 <fputs@plt+0x3db18>
   4f00c:	mov	r5, #8
   4f010:	b	4ebe0 <fputs@plt+0x3daf0>
   4f014:	bl	285d8 <fputs@plt+0x174e8>
   4f018:	mov	r5, r0
   4f01c:	b	4ebe0 <fputs@plt+0x3daf0>
   4f020:	mov	r2, r1
   4f024:	ldr	r3, [r2]
   4f028:	b	4ebd4 <fputs@plt+0x3dae4>
   4f02c:	mov	r2, #1
   4f030:	cmp	r3, #0
   4f034:	moveq	r5, r8
   4f038:	strb	r2, [r6, #8]
   4f03c:	strbeq	r2, [r4, #20]
   4f040:	beq	4ebe0 <fputs@plt+0x3daf0>
   4f044:	b	4eff0 <fputs@plt+0x3df00>
   4f048:	ldr	r3, [sp, #12]
   4f04c:	ldrb	r2, [r3, #18]
   4f050:	cmp	r2, #2
   4f054:	bls	4f064 <fputs@plt+0x3df74>
   4f058:	ldrh	r2, [r4, #22]
   4f05c:	orr	r2, r2, #1
   4f060:	strh	r2, [r4, #22]
   4f064:	ldrb	r2, [r3, #19]
   4f068:	cmp	r2, #2
   4f06c:	bhi	4ef74 <fputs@plt+0x3de84>
   4f070:	beq	4f248 <fputs@plt+0x3e158>
   4f074:	ldrb	r2, [r3, #21]
   4f078:	cmp	r2, #64	; 0x40
   4f07c:	bne	4ef74 <fputs@plt+0x3de84>
   4f080:	ldrb	r2, [r3, #22]
   4f084:	cmp	r2, #32
   4f088:	bne	4ef74 <fputs@plt+0x3de84>
   4f08c:	ldrb	r2, [r3, #23]
   4f090:	cmp	r2, #32
   4f094:	bne	4ef74 <fputs@plt+0x3de84>
   4f098:	ldrb	r7, [r3, #17]
   4f09c:	ldrb	r2, [r3, #16]
   4f0a0:	lsl	r7, r7, #16
   4f0a4:	orr	r7, r7, r2, lsl #8
   4f0a8:	sub	r2, r7, #1
   4f0ac:	tst	r2, r7
   4f0b0:	bne	4f2a4 <fputs@plt+0x3e1b4>
   4f0b4:	sub	r2, r7, #256	; 0x100
   4f0b8:	sub	r2, r2, #1
   4f0bc:	cmp	r2, #65280	; 0xff00
   4f0c0:	bcs	4f2a4 <fputs@plt+0x3e1b4>
   4f0c4:	ldr	r2, [r4, #32]
   4f0c8:	ldrb	r1, [r3, #20]
   4f0cc:	cmp	r7, r2
   4f0d0:	sub	r2, r7, r1
   4f0d4:	beq	4f324 <fputs@plt+0x3e234>
   4f0d8:	ldr	r3, [sp, #16]
   4f0dc:	cmp	r3, #0
   4f0e0:	beq	4f0f4 <fputs@plt+0x3e004>
   4f0e4:	ldr	r0, [r3, #72]	; 0x48
   4f0e8:	stmib	sp, {r1, r2}
   4f0ec:	bl	4cd10 <fputs@plt+0x3bc20>
   4f0f0:	ldmib	sp, {r1, r2}
   4f0f4:	str	r7, [r4, #32]
   4f0f8:	ldr	r3, [r4, #80]	; 0x50
   4f0fc:	str	r2, [r4, #36]	; 0x24
   4f100:	cmp	r3, #0
   4f104:	beq	4f128 <fputs@plt+0x3e038>
   4f108:	sub	r3, r3, #4
   4f10c:	str	r1, [sp, #4]
   4f110:	mov	r0, r3
   4f114:	str	r3, [r4, #80]	; 0x50
   4f118:	bl	1ac90 <fputs@plt+0x9ba0>
   4f11c:	ldr	r1, [sp, #4]
   4f120:	mov	r3, #0
   4f124:	str	r3, [r4, #80]	; 0x50
   4f128:	mov	r3, r4
   4f12c:	mov	r2, r1
   4f130:	ldr	r0, [r3], #32
   4f134:	mov	r1, r3
   4f138:	bl	27108 <fputs@plt+0x16018>
   4f13c:	mov	r5, r0
   4f140:	cmp	r5, #0
   4f144:	beq	4efc0 <fputs@plt+0x3ded0>
   4f148:	b	4ef88 <fputs@plt+0x3de98>
   4f14c:	strb	r2, [r4, #20]
   4f150:	b	4ee74 <fputs@plt+0x3dd84>
   4f154:	mov	r2, #1
   4f158:	add	r3, r6, #32
   4f15c:	strb	r2, [r6, #40]	; 0x28
   4f160:	ldr	r2, [r4, #72]	; 0x48
   4f164:	str	r2, [r6, #44]	; 0x2c
   4f168:	str	r3, [r4, #72]	; 0x48
   4f16c:	b	4ee58 <fputs@plt+0x3dd68>
   4f170:	ldr	r0, [r7, #72]	; 0x48
   4f174:	bl	49d14 <fputs@plt+0x38c24>
   4f178:	subs	r5, r0, #0
   4f17c:	bne	4ebe0 <fputs@plt+0x3daf0>
   4f180:	ldr	r3, [r4, #44]	; 0x2c
   4f184:	ldr	r2, [r7, #56]	; 0x38
   4f188:	rev	r3, r3
   4f18c:	str	r3, [r2, #28]
   4f190:	b	4eeac <fputs@plt+0x3ddbc>
   4f194:	ldr	r2, [r4, #36]	; 0x24
   4f198:	add	r3, r2, #67108864	; 0x4000000
   4f19c:	add	r1, r2, #134217728	; 0x8000000
   4f1a0:	str	r7, [r4, #12]
   4f1a4:	sub	r3, r3, #12
   4f1a8:	sub	r1, r1, #12
   4f1ac:	str	sl, [r4, #44]	; 0x2c
   4f1b0:	lsl	r3, r3, #6
   4f1b4:	sub	r0, r2, #35	; 0x23
   4f1b8:	lsl	r2, r1, #5
   4f1bc:	strh	r0, [r4, #28]
   4f1c0:	umull	r1, r3, fp, r3
   4f1c4:	umull	r1, r2, fp, r2
   4f1c8:	lsr	r3, r3, #7
   4f1cc:	lsr	r2, r2, #7
   4f1d0:	sub	r3, r3, #23
   4f1d4:	uxth	r3, r3
   4f1d8:	sub	r2, r2, #23
   4f1dc:	cmp	r3, #127	; 0x7f
   4f1e0:	uxth	r2, r2
   4f1e4:	movcc	r1, r3
   4f1e8:	movcs	r1, #127	; 0x7f
   4f1ec:	strb	r1, [r4, #21]
   4f1f0:	strh	r3, [r4, #24]
   4f1f4:	strh	r2, [r4, #26]
   4f1f8:	strh	r2, [r4, #30]
   4f1fc:	b	4ecac <fputs@plt+0x3dbbc>
   4f200:	ldrb	r3, [r7, #18]
   4f204:	cmp	r3, #5
   4f208:	cmpne	r3, #1
   4f20c:	bhi	4f300 <fputs@plt+0x3e210>
   4f210:	mov	r1, #2
   4f214:	mov	r0, r7
   4f218:	bl	1b184 <fputs@plt+0xa094>
   4f21c:	cmp	r8, #1
   4f220:	mov	r5, r0
   4f224:	movle	r3, #0
   4f228:	movgt	r3, #1
   4f22c:	cmp	r0, #0
   4f230:	movne	r3, #0
   4f234:	cmp	r3, #0
   4f238:	bne	4f308 <fputs@plt+0x3e218>
   4f23c:	cmp	r5, #0
   4f240:	bne	4ef88 <fputs@plt+0x3de98>
   4f244:	b	4edf0 <fputs@plt+0x3dd00>
   4f248:	ldrh	r2, [r4, #22]
   4f24c:	ands	r2, r2, #16
   4f250:	bne	4f074 <fputs@plt+0x3df84>
   4f254:	add	r1, sp, #20
   4f258:	ldr	r0, [sp, #8]
   4f25c:	str	r3, [sp, #12]
   4f260:	str	r2, [sp, #20]
   4f264:	bl	261e0 <fputs@plt+0x150f0>
   4f268:	cmp	r0, #0
   4f26c:	ldr	r3, [sp, #12]
   4f270:	bne	4f384 <fputs@plt+0x3e294>
   4f274:	ldr	r2, [sp, #20]
   4f278:	cmp	r2, #0
   4f27c:	beq	4f398 <fputs@plt+0x3e2a8>
   4f280:	ldrb	r2, [r3, #21]
   4f284:	cmp	r2, #64	; 0x40
   4f288:	bne	4f2a4 <fputs@plt+0x3e1b4>
   4f28c:	ldrb	r2, [r3, #22]
   4f290:	cmp	r2, #32
   4f294:	bne	4f2a4 <fputs@plt+0x3e1b4>
   4f298:	ldrb	r2, [r3, #23]
   4f29c:	cmp	r2, #32
   4f2a0:	beq	4f098 <fputs@plt+0x3dfa8>
   4f2a4:	ldr	r7, [sp, #16]
   4f2a8:	mov	r5, #26
   4f2ac:	cmp	r7, #0
   4f2b0:	bne	4f3c4 <fputs@plt+0x3e2d4>
   4f2b4:	mov	r3, #0
   4f2b8:	str	r3, [r4, #12]
   4f2bc:	b	4f140 <fputs@plt+0x3e050>
   4f2c0:	ldrb	r1, [sl, #43]	; 0x2b
   4f2c4:	cmp	r1, #0
   4f2c8:	bne	4f2d8 <fputs@plt+0x3e1e8>
   4f2cc:	mov	r2, r5
   4f2d0:	ldr	r0, [sl, #4]
   4f2d4:	bl	1b86c <fputs@plt+0xa77c>
   4f2d8:	mov	r3, #0
   4f2dc:	strb	r3, [sl, #44]	; 0x2c
   4f2e0:	ldrb	r3, [r4, #20]
   4f2e4:	cmp	r3, #0
   4f2e8:	movwne	r5, #517	; 0x205
   4f2ec:	bne	4efa0 <fputs@plt+0x3deb0>
   4f2f0:	add	r0, r4, #12
   4f2f4:	movw	r5, #517	; 0x205
   4f2f8:	bl	4e054 <fputs@plt+0x3cf64>
   4f2fc:	b	4efa0 <fputs@plt+0x3deb0>
   4f300:	cmp	r8, #1
   4f304:	ble	4edf0 <fputs@plt+0x3dd00>
   4f308:	mov	r1, #4
   4f30c:	mov	r0, r7
   4f310:	bl	1b274 <fputs@plt+0xa184>
   4f314:	mov	r5, r0
   4f318:	b	4f23c <fputs@plt+0x3e14c>
   4f31c:	mov	r5, sl
   4f320:	b	4ed74 <fputs@plt+0x3dc84>
   4f324:	ldr	r1, [r4, #4]
   4f328:	ldr	r0, [sp, #4]
   4f32c:	ldrh	r1, [r1, #26]
   4f330:	eor	r1, r1, #1
   4f334:	cmp	r0, sl
   4f338:	movge	r1, #0
   4f33c:	andlt	r1, r1, #1
   4f340:	cmp	r1, #0
   4f344:	bne	4f37c <fputs@plt+0x3e28c>
   4f348:	cmp	r2, #480	; 0x1e0
   4f34c:	ldr	r7, [sp, #16]
   4f350:	bcc	4f390 <fputs@plt+0x3e2a0>
   4f354:	str	r2, [r4, #36]	; 0x24
   4f358:	ldr	r1, [r3, #52]	; 0x34
   4f35c:	adds	r1, r1, #0
   4f360:	movne	r1, #1
   4f364:	strb	r1, [r4, #17]
   4f368:	ldr	r3, [r3, #64]	; 0x40
   4f36c:	adds	r3, r3, #0
   4f370:	movne	r3, #1
   4f374:	strb	r3, [r4, #18]
   4f378:	b	4f198 <fputs@plt+0x3e0a8>
   4f37c:	movw	r0, #58737	; 0xe571
   4f380:	bl	36834 <fputs@plt+0x25744>
   4f384:	mov	r5, r0
   4f388:	ldr	r7, [sp, #16]
   4f38c:	b	4f2ac <fputs@plt+0x3e1bc>
   4f390:	mov	r5, #26
   4f394:	b	4f2ac <fputs@plt+0x3e1bc>
   4f398:	ldr	r3, [sp, #16]
   4f39c:	cmp	r3, #0
   4f3a0:	beq	4f3ac <fputs@plt+0x3e2bc>
   4f3a4:	ldr	r0, [r3, #72]	; 0x48
   4f3a8:	bl	4cd10 <fputs@plt+0x3bc20>
   4f3ac:	mov	r5, #0
   4f3b0:	ldr	r7, [r4, #12]
   4f3b4:	b	4ecac <fputs@plt+0x3dbbc>
   4f3b8:	add	r0, r4, #12
   4f3bc:	bl	4e054 <fputs@plt+0x3cf64>
   4f3c0:	b	4ef98 <fputs@plt+0x3dea8>
   4f3c4:	ldr	r0, [r7, #72]	; 0x48
   4f3c8:	bl	4cd10 <fputs@plt+0x3bc20>
   4f3cc:	b	4f2b4 <fputs@plt+0x3e1c4>
   4f3d0:	andeq	r6, r4, r8, asr lr
   4f3d4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4f3d8:	mov	r5, r1
   4f3dc:	ldm	r0, {r1, r4}
   4f3e0:	ldr	r3, [r4, #12]
   4f3e4:	ldr	r0, [r3, #72]	; 0x48
   4f3e8:	strd	r6, [sp, #8]
   4f3ec:	mov	r6, r2
   4f3f0:	str	r8, [sp, #16]
   4f3f4:	str	lr, [sp, #20]
   4f3f8:	str	r1, [r4, #4]
   4f3fc:	ldr	r7, [r3, #56]	; 0x38
   4f400:	bl	49d14 <fputs@plt+0x38c24>
   4f404:	cmp	r0, #0
   4f408:	bne	4f420 <fputs@plt+0x3e330>
   4f40c:	add	r2, r5, #9
   4f410:	rev	r3, r6
   4f414:	cmp	r5, #7
   4f418:	str	r3, [r7, r2, lsl #2]
   4f41c:	strbeq	r6, [r4, #18]
   4f420:	ldrd	r4, [sp]
   4f424:	ldrd	r6, [sp, #8]
   4f428:	ldr	r8, [sp, #16]
   4f42c:	add	sp, sp, #20
   4f430:	pop	{pc}		; (ldr pc, [sp], #4)
   4f434:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4f438:	cmp	r1, #1
   4f43c:	mov	r5, r1
   4f440:	ldr	r4, [r0, #4]
   4f444:	mov	r1, #0
   4f448:	ldrh	r3, [r4, #22]
   4f44c:	strd	r6, [sp, #8]
   4f450:	mov	r6, r0
   4f454:	str	r8, [sp, #16]
   4f458:	str	lr, [sp, #20]
   4f45c:	bic	r3, r3, #16
   4f460:	uxth	r3, r3
   4f464:	orreq	r3, r3, #16
   4f468:	strh	r3, [r4, #22]
   4f46c:	bl	4eb74 <fputs@plt+0x3da84>
   4f470:	cmp	r0, #0
   4f474:	bne	4f4b0 <fputs@plt+0x3e3c0>
   4f478:	ldr	r3, [r4, #12]
   4f47c:	uxtb	r5, r5
   4f480:	ldr	r7, [r3, #56]	; 0x38
   4f484:	ldrb	r3, [r7, #18]
   4f488:	cmp	r3, r5
   4f48c:	bne	4f49c <fputs@plt+0x3e3ac>
   4f490:	ldrb	r3, [r7, #19]
   4f494:	cmp	r3, r5
   4f498:	beq	4f4b0 <fputs@plt+0x3e3c0>
   4f49c:	mov	r0, r6
   4f4a0:	mov	r1, #2
   4f4a4:	bl	4eb74 <fputs@plt+0x3da84>
   4f4a8:	cmp	r0, #0
   4f4ac:	beq	4f4d0 <fputs@plt+0x3e3e0>
   4f4b0:	ldrh	r3, [r4, #22]
   4f4b4:	ldrd	r6, [sp, #8]
   4f4b8:	ldr	r8, [sp, #16]
   4f4bc:	bic	r3, r3, #16
   4f4c0:	strh	r3, [r4, #22]
   4f4c4:	ldrd	r4, [sp]
   4f4c8:	add	sp, sp, #20
   4f4cc:	pop	{pc}		; (ldr pc, [sp], #4)
   4f4d0:	ldr	r3, [r4, #12]
   4f4d4:	ldr	r0, [r3, #72]	; 0x48
   4f4d8:	bl	49d14 <fputs@plt+0x38c24>
   4f4dc:	cmp	r0, #0
   4f4e0:	strbeq	r5, [r7, #18]
   4f4e4:	strbeq	r5, [r7, #19]
   4f4e8:	b	4f4b0 <fputs@plt+0x3e3c0>
   4f4ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4f4f0:	mov	r5, r3
   4f4f4:	strd	r6, [sp, #8]
   4f4f8:	mov	r7, #0
   4f4fc:	strd	sl, [sp, #24]
   4f500:	ldr	sl, [r0, #12]
   4f504:	strd	r8, [sp, #16]
   4f508:	str	lr, [sp, #32]
   4f50c:	sub	sp, sp, #44	; 0x2c
   4f510:	ldrb	ip, [sp, #80]	; 0x50
   4f514:	ldr	r3, [sl, #56]	; 0x38
   4f518:	str	r2, [sp, #16]
   4f51c:	ldr	r2, [r0, #44]	; 0x2c
   4f520:	str	r1, [sp, #12]
   4f524:	ldr	r3, [r3, #36]	; 0x24
   4f528:	str	r2, [sp, #4]
   4f52c:	str	ip, [sp, #8]
   4f530:	rev	fp, r3
   4f534:	str	r7, [sp, #32]
   4f538:	cmp	fp, r2
   4f53c:	bcs	4f8c8 <fputs@plt+0x3e7d8>
   4f540:	cmp	fp, #0
   4f544:	mov	r6, r0
   4f548:	beq	4f77c <fputs@plt+0x3e68c>
   4f54c:	ldr	r3, [sp, #8]
   4f550:	cmp	r3, #1
   4f554:	beq	4f8d8 <fputs@plt+0x3e7e8>
   4f558:	ldr	r3, [sp, #8]
   4f55c:	sub	r7, r3, #2
   4f560:	clz	r7, r7
   4f564:	lsr	r7, r7, #5
   4f568:	ldr	r0, [sl, #72]	; 0x48
   4f56c:	bl	49d14 <fputs@plt+0x38c24>
   4f570:	subs	r4, r0, #0
   4f574:	bne	4f6b8 <fputs@plt+0x3e5c8>
   4f578:	ldr	r9, [sp, #32]
   4f57c:	sub	r3, fp, #1
   4f580:	add	r1, sp, #32
   4f584:	rev	r3, r3
   4f588:	str	fp, [sp, #20]
   4f58c:	mov	fp, r5
   4f590:	ldr	r2, [sl, #56]	; 0x38
   4f594:	str	r1, [sp, #24]
   4f598:	str	r3, [r2, #36]	; 0x24
   4f59c:	cmp	r9, #0
   4f5a0:	ldrne	r3, [r9, #56]	; 0x38
   4f5a4:	ldreq	r3, [sl, #56]	; 0x38
   4f5a8:	ldrne	r8, [r3]
   4f5ac:	ldreq	r8, [r3, #32]
   4f5b0:	ldr	r3, [sp, #4]
   4f5b4:	rev	r8, r8
   4f5b8:	cmp	r8, r3
   4f5bc:	bhi	4f5d0 <fputs@plt+0x3e4e0>
   4f5c0:	ldr	r3, [sp, #20]
   4f5c4:	cmp	r4, r3
   4f5c8:	add	r4, r4, #1
   4f5cc:	bls	4f8ac <fputs@plt+0x3e7bc>
   4f5d0:	movw	r0, #61410	; 0xefe2
   4f5d4:	bl	36834 <fputs@plt+0x25744>
   4f5d8:	mov	r3, r0
   4f5dc:	cmp	r3, #0
   4f5e0:	bne	4fc94 <fputs@plt+0x3eba4>
   4f5e4:	ldr	r1, [sp, #32]
   4f5e8:	eor	r0, r7, #1
   4f5ec:	ldr	ip, [r1, #56]	; 0x38
   4f5f0:	ldr	r5, [ip, #4]
   4f5f4:	rev	r5, r5
   4f5f8:	cmp	r5, #0
   4f5fc:	moveq	r2, r0
   4f600:	movne	r2, #0
   4f604:	cmp	r2, #0
   4f608:	bne	4f750 <fputs@plt+0x3e660>
   4f60c:	ldr	r2, [r6, #36]	; 0x24
   4f610:	lsr	r2, r2, #2
   4f614:	sub	r2, r2, #2
   4f618:	cmp	r2, r5
   4f61c:	bcc	4fca4 <fputs@plt+0x3ebb4>
   4f620:	cmp	r7, #0
   4f624:	beq	4f6d8 <fputs@plt+0x3e5e8>
   4f628:	cmp	r8, fp
   4f62c:	beq	4f650 <fputs@plt+0x3e560>
   4f630:	ldr	lr, [sp, #8]
   4f634:	movcc	r2, #1
   4f638:	movcs	r2, #0
   4f63c:	cmp	lr, #2
   4f640:	movne	r2, #0
   4f644:	andeq	r2, r2, #1
   4f648:	cmp	r2, #0
   4f64c:	beq	4f6d8 <fputs@plt+0x3e5e8>
   4f650:	mov	fp, r3
   4f654:	ldr	r3, [sp, #16]
   4f658:	ldr	r0, [r1, #72]	; 0x48
   4f65c:	str	r8, [r3]
   4f660:	ldr	r3, [sp, #12]
   4f664:	str	r1, [r3]
   4f668:	bl	49d14 <fputs@plt+0x38c24>
   4f66c:	subs	r4, r0, #0
   4f670:	bne	4f764 <fputs@plt+0x3e674>
   4f674:	cmp	r5, #0
   4f678:	bne	4fabc <fputs@plt+0x3e9cc>
   4f67c:	cmp	r9, #0
   4f680:	beq	4fbf0 <fputs@plt+0x3eb00>
   4f684:	ldr	r0, [r9, #72]	; 0x48
   4f688:	bl	49d14 <fputs@plt+0x38c24>
   4f68c:	subs	r4, r0, #0
   4f690:	beq	4fb78 <fputs@plt+0x3ea88>
   4f694:	ldr	r3, [sp, #32]
   4f698:	cmp	r3, #0
   4f69c:	beq	4f6b0 <fputs@plt+0x3e5c0>
   4f6a0:	ldr	r0, [r3, #72]	; 0x48
   4f6a4:	bl	4cd10 <fputs@plt+0x3bc20>
   4f6a8:	cmp	r9, #0
   4f6ac:	beq	4f6b8 <fputs@plt+0x3e5c8>
   4f6b0:	ldr	r0, [r9, #72]	; 0x48
   4f6b4:	bl	4cd10 <fputs@plt+0x3bc20>
   4f6b8:	mov	r0, r4
   4f6bc:	add	sp, sp, #44	; 0x2c
   4f6c0:	ldrd	r4, [sp]
   4f6c4:	ldrd	r6, [sp, #8]
   4f6c8:	ldrd	r8, [sp, #16]
   4f6cc:	ldrd	sl, [sp, #24]
   4f6d0:	add	sp, sp, #32
   4f6d4:	pop	{pc}		; (ldr pc, [sp], #4)
   4f6d8:	cmp	r5, #0
   4f6dc:	beq	4f890 <fputs@plt+0x3e7a0>
   4f6e0:	cmp	fp, #0
   4f6e4:	bne	4f910 <fputs@plt+0x3e820>
   4f6e8:	ldr	r2, [ip, #8]
   4f6ec:	add	r8, ip, #8
   4f6f0:	mov	r7, fp
   4f6f4:	rev	r2, r2
   4f6f8:	ldr	r3, [sp, #4]
   4f6fc:	cmp	r3, r2
   4f700:	bcc	4fcd8 <fputs@plt+0x3ebe8>
   4f704:	cmp	fp, r2
   4f708:	orreq	r0, r0, #1
   4f70c:	cmp	r0, #0
   4f710:	bne	4f998 <fputs@plt+0x3e8a8>
   4f714:	ldr	r0, [sp, #8]
   4f718:	cmp	fp, r2
   4f71c:	movls	r3, #0
   4f720:	movhi	r3, #1
   4f724:	cmp	r0, #2
   4f728:	movne	r3, #0
   4f72c:	cmp	r3, #0
   4f730:	bne	4f998 <fputs@plt+0x3e8a8>
   4f734:	cmp	r9, #0
   4f738:	moveq	r9, r1
   4f73c:	beq	4f8a4 <fputs@plt+0x3e7b4>
   4f740:	ldr	r0, [r9, #72]	; 0x48
   4f744:	bl	4cd10 <fputs@plt+0x3bc20>
   4f748:	ldr	r9, [sp, #32]
   4f74c:	b	4f8a4 <fputs@plt+0x3e7b4>
   4f750:	ldr	r0, [r1, #72]	; 0x48
   4f754:	mov	fp, r3
   4f758:	bl	49d14 <fputs@plt+0x38c24>
   4f75c:	subs	r4, r0, #0
   4f760:	beq	4fa84 <fputs@plt+0x3e994>
   4f764:	ldr	r3, [sp, #32]
   4f768:	cmp	r3, #0
   4f76c:	beq	4f6a8 <fputs@plt+0x3e5b8>
   4f770:	ldr	r0, [r3, #72]	; 0x48
   4f774:	bl	4cd10 <fputs@plt+0x3bc20>
   4f778:	b	4f6a8 <fputs@plt+0x3e5b8>
   4f77c:	ldrb	r5, [r0, #19]
   4f780:	ldr	r0, [sl, #72]	; 0x48
   4f784:	bl	49d14 <fputs@plt+0x38c24>
   4f788:	subs	r4, r0, #0
   4f78c:	bne	4f6b8 <fputs@plt+0x3e5c8>
   4f790:	ldr	r3, [pc, #1408]	; 4fd18 <fputs@plt+0x3ec28>
   4f794:	clz	r5, r5
   4f798:	lsr	r5, r5, #5
   4f79c:	ldr	ip, [r6, #32]
   4f7a0:	ldr	r1, [r6, #44]	; 0x2c
   4f7a4:	add	r3, pc, r3
   4f7a8:	ldr	r0, [r3, #272]	; 0x110
   4f7ac:	ldrb	r3, [r6, #17]
   4f7b0:	add	r2, r1, #1
   4f7b4:	udiv	r0, r0, ip
   4f7b8:	str	r2, [r6, #44]	; 0x2c
   4f7bc:	cmp	r1, r0
   4f7c0:	addeq	r2, r0, #2
   4f7c4:	streq	r2, [r6, #44]	; 0x2c
   4f7c8:	cmp	r3, #0
   4f7cc:	beq	4f814 <fputs@plt+0x3e724>
   4f7d0:	cmp	r2, #1
   4f7d4:	bls	4f80c <fputs@plt+0x3e71c>
   4f7d8:	ldr	r1, [r6, #36]	; 0x24
   4f7dc:	movw	r3, #52429	; 0xcccd
   4f7e0:	movt	r3, #52428	; 0xcccc
   4f7e4:	sub	ip, r2, #2
   4f7e8:	add	r0, r0, #1
   4f7ec:	umull	r3, r1, r3, r1
   4f7f0:	lsr	r1, r1, #2
   4f7f4:	add	r3, r1, #1
   4f7f8:	udiv	r1, ip, r3
   4f7fc:	mul	r3, r3, r1
   4f800:	add	fp, r3, #2
   4f804:	cmp	r0, fp
   4f808:	addeq	fp, r3, #3
   4f80c:	cmp	fp, r2
   4f810:	beq	4fc14 <fputs@plt+0x3eb24>
   4f814:	ldr	ip, [r6, #12]
   4f818:	rev	r1, r2
   4f81c:	mov	r3, r5
   4f820:	mov	r0, r6
   4f824:	ldr	r5, [sp, #12]
   4f828:	ldr	ip, [ip, #56]	; 0x38
   4f82c:	mov	r2, r5
   4f830:	str	r1, [ip, #28]
   4f834:	ldr	ip, [sp, #16]
   4f838:	ldr	r1, [r6, #44]	; 0x2c
   4f83c:	str	r1, [ip]
   4f840:	bl	4d56c <fputs@plt+0x3c47c>
   4f844:	subs	r4, r0, #0
   4f848:	bne	4f6b8 <fputs@plt+0x3e5c8>
   4f84c:	ldr	r3, [r5]
   4f850:	ldr	r0, [r3, #72]	; 0x48
   4f854:	bl	49d14 <fputs@plt+0x38c24>
   4f858:	subs	r3, r0, #0
   4f85c:	mov	fp, r3
   4f860:	beq	4fa64 <fputs@plt+0x3e974>
   4f864:	ldr	r3, [sp, #12]
   4f868:	ldr	r3, [r3]
   4f86c:	cmp	r3, #0
   4f870:	beq	4f87c <fputs@plt+0x3e78c>
   4f874:	ldr	r0, [r3, #72]	; 0x48
   4f878:	bl	4cd10 <fputs@plt+0x3bc20>
   4f87c:	ldr	r2, [sp, #12]
   4f880:	mov	r3, #0
   4f884:	ldr	r1, [sp, #32]
   4f888:	str	r3, [r2]
   4f88c:	b	4fa68 <fputs@plt+0x3e978>
   4f890:	cmp	r9, #0
   4f894:	moveq	r9, r1
   4f898:	bne	4fcb4 <fputs@plt+0x3ebc4>
   4f89c:	cmp	r7, #0
   4f8a0:	beq	4fd10 <fputs@plt+0x3ec20>
   4f8a4:	mov	r7, #1
   4f8a8:	b	4f59c <fputs@plt+0x3e4ac>
   4f8ac:	mov	r3, #0
   4f8b0:	mov	r1, r8
   4f8b4:	ldr	r2, [sp, #24]
   4f8b8:	mov	r0, r6
   4f8bc:	bl	4d56c <fputs@plt+0x3c47c>
   4f8c0:	mov	r3, r0
   4f8c4:	b	4f5dc <fputs@plt+0x3e4ec>
   4f8c8:	movw	r0, #61354	; 0xefaa
   4f8cc:	bl	36834 <fputs@plt+0x25744>
   4f8d0:	mov	r4, r0
   4f8d4:	b	4f6b8 <fputs@plt+0x3e5c8>
   4f8d8:	ldr	r2, [sp, #4]
   4f8dc:	cmp	r5, r2
   4f8e0:	bhi	4f568 <fputs@plt+0x3e478>
   4f8e4:	mov	r3, r7
   4f8e8:	add	r2, sp, #36	; 0x24
   4f8ec:	mov	r1, r5
   4f8f0:	bl	4cea8 <fputs@plt+0x3bdb8>
   4f8f4:	subs	r4, r0, #0
   4f8f8:	bne	4f6b8 <fputs@plt+0x3e5c8>
   4f8fc:	ldrb	r7, [sp, #36]	; 0x24
   4f900:	sub	r7, r7, #2
   4f904:	clz	r7, r7
   4f908:	lsr	r7, r7, #5
   4f90c:	b	4f568 <fputs@plt+0x3e478>
   4f910:	ldr	r3, [sp, #8]
   4f914:	ldr	lr, [ip, #8]
   4f918:	cmp	r3, #2
   4f91c:	rev	r2, lr
   4f920:	beq	4fb98 <fputs@plt+0x3eaa8>
   4f924:	subs	r2, r2, fp
   4f928:	bpl	4f938 <fputs@plt+0x3e848>
   4f92c:	cmp	r2, #-2147483648	; 0x80000000
   4f930:	beq	4fcd0 <fputs@plt+0x3ebe0>
   4f934:	rsb	r2, r2, #0
   4f938:	cmp	r5, #1
   4f93c:	addhi	r8, ip, #12
   4f940:	movhi	lr, #1
   4f944:	movhi	r7, #0
   4f948:	bls	4fbcc <fputs@plt+0x3eadc>
   4f94c:	ldr	r3, [r8]
   4f950:	add	r8, r8, #4
   4f954:	rev	r3, r3
   4f958:	subs	r3, r3, fp
   4f95c:	bpl	4f96c <fputs@plt+0x3e87c>
   4f960:	cmp	r3, #-2147483648	; 0x80000000
   4f964:	rsb	r3, r3, #0
   4f968:	beq	4f978 <fputs@plt+0x3e888>
   4f96c:	cmp	r2, r3
   4f970:	movgt	r2, r3
   4f974:	movgt	r7, lr
   4f978:	add	lr, lr, #1
   4f97c:	cmp	r5, lr
   4f980:	bne	4f94c <fputs@plt+0x3e85c>
   4f984:	add	r8, r7, #2
   4f988:	add	r8, ip, r8, lsl #2
   4f98c:	ldr	r2, [r8]
   4f990:	rev	r2, r2
   4f994:	b	4f6f8 <fputs@plt+0x3e608>
   4f998:	ldr	r3, [sp, #16]
   4f99c:	mov	sl, ip
   4f9a0:	ldr	r0, [r1, #72]	; 0x48
   4f9a4:	str	r2, [r3]
   4f9a8:	bl	49d14 <fputs@plt+0x38c24>
   4f9ac:	subs	r4, r0, #0
   4f9b0:	bne	4f764 <fputs@plt+0x3e674>
   4f9b4:	sub	r3, r5, #1
   4f9b8:	cmp	r3, r7
   4f9bc:	bls	4f9cc <fputs@plt+0x3e8dc>
   4f9c0:	add	r5, r5, #1
   4f9c4:	ldr	r2, [sl, r5, lsl #2]
   4f9c8:	str	r2, [r8]
   4f9cc:	rev	r3, r3
   4f9d0:	str	r3, [sl, #4]
   4f9d4:	ldr	r0, [r6, #60]	; 0x3c
   4f9d8:	ldr	r3, [sp, #16]
   4f9dc:	cmp	r0, #0
   4f9e0:	moveq	r4, #1
   4f9e4:	ldr	r5, [r3]
   4f9e8:	beq	4f9f8 <fputs@plt+0x3e908>
   4f9ec:	ldr	r3, [r0]
   4f9f0:	cmp	r5, r3
   4f9f4:	bls	4fbdc <fputs@plt+0x3eaec>
   4f9f8:	mov	r3, r4
   4f9fc:	ldr	r4, [sp, #12]
   4fa00:	mov	r1, r5
   4fa04:	mov	r0, r6
   4fa08:	mov	r2, r4
   4fa0c:	bl	4d56c <fputs@plt+0x3c47c>
   4fa10:	subs	r3, r0, #0
   4fa14:	mov	fp, r3
   4fa18:	bne	4fa54 <fputs@plt+0x3e964>
   4fa1c:	ldr	r3, [r4]
   4fa20:	ldr	r0, [r3, #72]	; 0x48
   4fa24:	bl	49d14 <fputs@plt+0x38c24>
   4fa28:	subs	r3, r0, #0
   4fa2c:	mov	fp, r3
   4fa30:	beq	4fa54 <fputs@plt+0x3e964>
   4fa34:	ldr	r3, [r4]
   4fa38:	cmp	r3, #0
   4fa3c:	beq	4fa48 <fputs@plt+0x3e958>
   4fa40:	ldr	r0, [r3, #72]	; 0x48
   4fa44:	bl	4cd10 <fputs@plt+0x3bc20>
   4fa48:	ldr	r2, [sp, #12]
   4fa4c:	mov	r3, #0
   4fa50:	str	r3, [r2]
   4fa54:	cmp	r9, #0
   4fa58:	beq	4fa64 <fputs@plt+0x3e974>
   4fa5c:	ldr	r0, [r9, #72]	; 0x48
   4fa60:	bl	4cd10 <fputs@plt+0x3bc20>
   4fa64:	ldr	r1, [sp, #32]
   4fa68:	cmp	r1, #0
   4fa6c:	moveq	r4, fp
   4fa70:	beq	4f6b8 <fputs@plt+0x3e5c8>
   4fa74:	ldr	r0, [r1, #72]	; 0x48
   4fa78:	mov	r4, fp
   4fa7c:	bl	4cd10 <fputs@plt+0x3bc20>
   4fa80:	b	4f6b8 <fputs@plt+0x3e5c8>
   4fa84:	ldr	r2, [sp, #16]
   4fa88:	ldr	r3, [sp, #32]
   4fa8c:	ldr	r1, [r3, #56]	; 0x38
   4fa90:	str	r8, [r2]
   4fa94:	ldr	r2, [sl, #56]	; 0x38
   4fa98:	ldr	r1, [r1]
   4fa9c:	str	fp, [sp, #32]
   4faa0:	str	r1, [r2, #32]
   4faa4:	ldr	r2, [sp, #12]
   4faa8:	str	r3, [r2]
   4faac:	cmp	r9, #0
   4fab0:	bne	4fa5c <fputs@plt+0x3e96c>
   4fab4:	mov	r4, r9
   4fab8:	b	4f6b8 <fputs@plt+0x3e5c8>
   4fabc:	ldr	r3, [sp, #32]
   4fac0:	ldr	r3, [r3, #56]	; 0x38
   4fac4:	ldr	r7, [r3, #8]
   4fac8:	ldr	r3, [sp, #4]
   4facc:	rev	r1, r7
   4fad0:	cmp	r1, r3
   4fad4:	bhi	4fce8 <fputs@plt+0x3ebf8>
   4fad8:	mov	r3, r4
   4fadc:	mov	r0, r6
   4fae0:	add	r2, sp, #36	; 0x24
   4fae4:	bl	4d56c <fputs@plt+0x3c47c>
   4fae8:	subs	r4, r0, #0
   4faec:	bne	4f764 <fputs@plt+0x3e674>
   4faf0:	ldr	r3, [sp, #36]	; 0x24
   4faf4:	ldr	r0, [r3, #72]	; 0x48
   4faf8:	bl	49d14 <fputs@plt+0x38c24>
   4fafc:	subs	r4, r0, #0
   4fb00:	bne	4fcf8 <fputs@plt+0x3ec08>
   4fb04:	ldrd	r0, [sp, #32]
   4fb08:	sub	r3, r5, #1
   4fb0c:	sub	r2, r5, #-1073741823	; 0xc0000001
   4fb10:	rev	r3, r3
   4fb14:	lsl	r2, r2, #2
   4fb18:	ldr	r0, [r0, #56]	; 0x38
   4fb1c:	ldr	r1, [r1, #56]	; 0x38
   4fb20:	ldr	r0, [r0]
   4fb24:	str	r0, [r1]
   4fb28:	ldr	r1, [sp, #32]
   4fb2c:	ldr	r4, [sp, #36]	; 0x24
   4fb30:	ldr	r0, [r4, #56]	; 0x38
   4fb34:	str	r3, [r0, #4]
   4fb38:	ldr	r1, [r1, #56]	; 0x38
   4fb3c:	ldr	r0, [r4, #56]	; 0x38
   4fb40:	add	r1, r1, #12
   4fb44:	add	r0, r0, #8
   4fb48:	bl	10f58 <memcpy@plt>
   4fb4c:	ldr	r0, [r4, #72]	; 0x48
   4fb50:	bl	4cd10 <fputs@plt+0x3bc20>
   4fb54:	cmp	r9, #0
   4fb58:	beq	4fc08 <fputs@plt+0x3eb18>
   4fb5c:	ldr	r0, [r9, #72]	; 0x48
   4fb60:	bl	49d14 <fputs@plt+0x38c24>
   4fb64:	subs	r4, r0, #0
   4fb68:	bne	4f764 <fputs@plt+0x3e674>
   4fb6c:	ldr	r3, [r9, #56]	; 0x38
   4fb70:	str	r7, [r3]
   4fb74:	b	4fb8c <fputs@plt+0x3ea9c>
   4fb78:	ldr	r2, [sp, #32]
   4fb7c:	ldr	r3, [r9, #56]	; 0x38
   4fb80:	ldr	r2, [r2, #56]	; 0x38
   4fb84:	ldr	r2, [r2]
   4fb88:	str	r2, [r3]
   4fb8c:	mov	r3, #0
   4fb90:	str	r3, [sp, #32]
   4fb94:	b	4faac <fputs@plt+0x3e9bc>
   4fb98:	cmp	fp, r2
   4fb9c:	bcs	4fbd0 <fputs@plt+0x3eae0>
   4fba0:	add	r3, ip, #12
   4fba4:	mov	r7, #0
   4fba8:	b	4fbbc <fputs@plt+0x3eacc>
   4fbac:	ldr	r2, [r3], #4
   4fbb0:	rev	r2, r2
   4fbb4:	cmp	fp, r2
   4fbb8:	bcs	4f6f8 <fputs@plt+0x3e608>
   4fbbc:	add	r7, r7, #1
   4fbc0:	mov	r8, r3
   4fbc4:	cmp	r5, r7
   4fbc8:	bne	4fbac <fputs@plt+0x3eabc>
   4fbcc:	rev	r2, lr
   4fbd0:	add	r8, ip, #8
   4fbd4:	mov	r7, #0
   4fbd8:	b	4f6f8 <fputs@plt+0x3e608>
   4fbdc:	mov	r1, r5
   4fbe0:	bl	1ab2c <fputs@plt+0x9a3c>
   4fbe4:	clz	r4, r0
   4fbe8:	lsr	r4, r4, #5
   4fbec:	b	4f9f8 <fputs@plt+0x3e908>
   4fbf0:	ldr	r2, [sp, #32]
   4fbf4:	ldr	r3, [sl, #56]	; 0x38
   4fbf8:	ldr	r2, [r2, #56]	; 0x38
   4fbfc:	ldr	r2, [r2]
   4fc00:	str	r2, [r3, #32]
   4fc04:	b	4fb8c <fputs@plt+0x3ea9c>
   4fc08:	ldr	r3, [sl, #56]	; 0x38
   4fc0c:	str	r7, [r3, #32]
   4fc10:	b	4fb8c <fputs@plt+0x3ea9c>
   4fc14:	mov	ip, #0
   4fc18:	mov	r1, fp
   4fc1c:	mov	r3, r5
   4fc20:	add	r2, sp, #36	; 0x24
   4fc24:	mov	r0, r6
   4fc28:	str	ip, [sp, #36]	; 0x24
   4fc2c:	bl	4d56c <fputs@plt+0x3c47c>
   4fc30:	subs	r4, r0, #0
   4fc34:	bne	4f6b8 <fputs@plt+0x3e5c8>
   4fc38:	ldr	r3, [sp, #36]	; 0x24
   4fc3c:	ldr	r0, [r3, #72]	; 0x48
   4fc40:	bl	49d14 <fputs@plt+0x38c24>
   4fc44:	ldr	r3, [sp, #36]	; 0x24
   4fc48:	mov	r4, r0
   4fc4c:	cmp	r3, #0
   4fc50:	beq	4fc5c <fputs@plt+0x3eb6c>
   4fc54:	ldr	r0, [r3, #72]	; 0x48
   4fc58:	bl	4cd10 <fputs@plt+0x3bc20>
   4fc5c:	cmp	r4, #0
   4fc60:	bne	4f6b8 <fputs@plt+0x3e5c8>
   4fc64:	ldr	r3, [pc, #176]	; 4fd1c <fputs@plt+0x3ec2c>
   4fc68:	ldr	r0, [r6, #32]
   4fc6c:	ldr	r1, [r6, #44]	; 0x2c
   4fc70:	add	r3, pc, r3
   4fc74:	ldr	r3, [r3, #272]	; 0x110
   4fc78:	add	r2, r1, #1
   4fc7c:	udiv	r3, r3, r0
   4fc80:	str	r2, [r6, #44]	; 0x2c
   4fc84:	cmp	r1, r3
   4fc88:	addeq	r2, r1, #2
   4fc8c:	streq	r2, [r6, #44]	; 0x2c
   4fc90:	b	4f814 <fputs@plt+0x3e724>
   4fc94:	mov	r4, r3
   4fc98:	mov	r3, #0
   4fc9c:	str	r3, [sp, #32]
   4fca0:	b	4f6a8 <fputs@plt+0x3e5b8>
   4fca4:	movw	r0, #61439	; 0xefff
   4fca8:	bl	36834 <fputs@plt+0x25744>
   4fcac:	mov	r4, r0
   4fcb0:	b	4f764 <fputs@plt+0x3e674>
   4fcb4:	ldr	r0, [r9, #72]	; 0x48
   4fcb8:	str	r3, [sp, #28]
   4fcbc:	bl	4cd10 <fputs@plt+0x3bc20>
   4fcc0:	ldr	r3, [sp, #28]
   4fcc4:	ldr	r9, [sp, #32]
   4fcc8:	mov	r1, r9
   4fccc:	b	4f89c <fputs@plt+0x3e7ac>
   4fcd0:	mvn	r2, #-2147483648	; 0x80000000
   4fcd4:	b	4f938 <fputs@plt+0x3e848>
   4fcd8:	movw	r0, #61538	; 0xf062
   4fcdc:	bl	36834 <fputs@plt+0x25744>
   4fce0:	mov	r4, r0
   4fce4:	b	4f764 <fputs@plt+0x3e674>
   4fce8:	movw	r0, #61473	; 0xf021
   4fcec:	bl	36834 <fputs@plt+0x25744>
   4fcf0:	mov	r4, r0
   4fcf4:	b	4f764 <fputs@plt+0x3e674>
   4fcf8:	ldr	r3, [sp, #36]	; 0x24
   4fcfc:	cmp	r3, #0
   4fd00:	beq	4f764 <fputs@plt+0x3e674>
   4fd04:	ldr	r0, [r3, #72]	; 0x48
   4fd08:	bl	4cd10 <fputs@plt+0x3bc20>
   4fd0c:	b	4f764 <fputs@plt+0x3e674>
   4fd10:	mov	fp, r3
   4fd14:	b	4fa68 <fputs@plt+0x3e978>
   4fd18:	ldrdeq	pc, [r5], -r4
   4fd1c:	andeq	pc, r5, r8, lsl #10
   4fd20:	strd	r4, [sp, #-28]!	; 0xffffffe4
   4fd24:	strd	r6, [sp, #8]
   4fd28:	strd	r8, [sp, #16]
   4fd2c:	str	lr, [sp, #24]
   4fd30:	sub	sp, sp, #12
   4fd34:	ldr	r7, [sp, #40]	; 0x28
   4fd38:	ldr	r8, [r7]
   4fd3c:	cmp	r8, #0
   4fd40:	bne	4fe04 <fputs@plt+0x3ed14>
   4fd44:	cmp	r1, #0
   4fd48:	mov	r5, r3
   4fd4c:	mov	r6, r2
   4fd50:	mov	r4, r1
   4fd54:	beq	4fe4c <fputs@plt+0x3ed5c>
   4fd58:	cmp	r1, #1
   4fd5c:	bls	4fda8 <fputs@plt+0x3ecb8>
   4fd60:	movw	r1, #52429	; 0xcccd
   4fd64:	movt	r1, #52428	; 0xcccc
   4fd68:	ldr	r3, [pc, #252]	; 4fe6c <fputs@plt+0x3ed7c>
   4fd6c:	sub	r2, r4, #2
   4fd70:	ldr	ip, [r0, #36]	; 0x24
   4fd74:	ldr	lr, [r0, #32]
   4fd78:	add	r3, pc, r3
   4fd7c:	ldr	r3, [r3, #272]	; 0x110
   4fd80:	umull	r1, ip, r1, ip
   4fd84:	lsr	ip, ip, #2
   4fd88:	udiv	r3, r3, lr
   4fd8c:	add	r1, ip, #1
   4fd90:	udiv	r2, r2, r1
   4fd94:	add	r3, r3, #1
   4fd98:	mul	r1, r1, r2
   4fd9c:	add	r8, r1, #2
   4fda0:	cmp	r8, r3
   4fda4:	addeq	r8, r1, #3
   4fda8:	mov	r3, #0
   4fdac:	add	r2, sp, #4
   4fdb0:	ldr	r0, [r0]
   4fdb4:	mov	r1, r8
   4fdb8:	bl	4c740 <fputs@plt+0x3b650>
   4fdbc:	cmp	r0, #0
   4fdc0:	strne	r0, [r7]
   4fdc4:	bne	4fe04 <fputs@plt+0x3ed14>
   4fdc8:	sub	r4, r4, r8
   4fdcc:	add	r4, r4, r4, lsl #2
   4fdd0:	subs	r9, r4, #5
   4fdd4:	bmi	4fe5c <fputs@plt+0x3ed6c>
   4fdd8:	ldr	r0, [sp, #4]
   4fddc:	ldr	r8, [r0, #4]
   4fde0:	ldrb	r3, [r8, r9]
   4fde4:	cmp	r3, r6
   4fde8:	bne	4fe1c <fputs@plt+0x3ed2c>
   4fdec:	add	r3, r8, r4
   4fdf0:	ldr	r3, [r3, #-4]
   4fdf4:	rev	r3, r3
   4fdf8:	cmp	r5, r3
   4fdfc:	bne	4fe1c <fputs@plt+0x3ed2c>
   4fe00:	bl	4cd10 <fputs@plt+0x3bc20>
   4fe04:	add	sp, sp, #12
   4fe08:	ldrd	r4, [sp]
   4fe0c:	ldrd	r6, [sp, #8]
   4fe10:	ldrd	r8, [sp, #16]
   4fe14:	add	sp, sp, #24
   4fe18:	pop	{pc}		; (ldr pc, [sp], #4)
   4fe1c:	bl	49d14 <fputs@plt+0x38c24>
   4fe20:	cmp	r0, #0
   4fe24:	str	r0, [r7]
   4fe28:	bne	4fe3c <fputs@plt+0x3ed4c>
   4fe2c:	rev	r5, r5
   4fe30:	add	r4, r8, r4
   4fe34:	strb	r6, [r8, r9]
   4fe38:	str	r5, [r4, #-4]
   4fe3c:	ldr	r0, [sp, #4]
   4fe40:	cmp	r0, #0
   4fe44:	beq	4fe04 <fputs@plt+0x3ed14>
   4fe48:	b	4fe00 <fputs@plt+0x3ed10>
   4fe4c:	movw	r0, #56734	; 0xdd9e
   4fe50:	bl	36834 <fputs@plt+0x25744>
   4fe54:	str	r0, [r7]
   4fe58:	b	4fe04 <fputs@plt+0x3ed14>
   4fe5c:	movw	r0, #56745	; 0xdda9
   4fe60:	bl	36834 <fputs@plt+0x25744>
   4fe64:	str	r0, [r7]
   4fe68:	b	4fe3c <fputs@plt+0x3ed4c>
   4fe6c:	andeq	pc, r5, r0, lsl #8
   4fe70:	strd	r4, [sp, #-16]!
   4fe74:	mov	r4, r0
   4fe78:	mov	r5, r1
   4fe7c:	ldr	r3, [r0, #80]	; 0x50
   4fe80:	str	r6, [sp, #8]
   4fe84:	mov	r6, r2
   4fe88:	str	lr, [sp, #12]
   4fe8c:	sub	sp, sp, #32
   4fe90:	add	r2, sp, #8
   4fe94:	blx	r3
   4fe98:	ldrh	r2, [sp, #24]
   4fe9c:	ldr	r3, [sp, #20]
   4fea0:	cmp	r2, r3
   4fea4:	bcc	4febc <fputs@plt+0x3edcc>
   4fea8:	add	sp, sp, #32
   4feac:	ldrd	r4, [sp]
   4feb0:	ldr	r6, [sp, #8]
   4feb4:	add	sp, sp, #12
   4feb8:	pop	{pc}		; (ldr pc, [sp], #4)
   4febc:	ldrh	r1, [sp, #26]
   4fec0:	mov	r2, #3
   4fec4:	str	r6, [sp]
   4fec8:	ldr	r0, [r4, #52]	; 0x34
   4fecc:	ldr	r3, [r4, #84]	; 0x54
   4fed0:	add	r5, r5, r1
   4fed4:	ldr	r1, [r5, #-4]
   4fed8:	rev	r1, r1
   4fedc:	bl	4fd20 <fputs@plt+0x3ec30>
   4fee0:	b	4fea8 <fputs@plt+0x3edb8>
   4fee4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4fee8:	mov	r4, r0
   4feec:	strd	r6, [sp, #8]
   4fef0:	strd	r8, [sp, #16]
   4fef4:	strd	sl, [sp, #24]
   4fef8:	str	lr, [sp, #32]
   4fefc:	sub	sp, sp, #20
   4ff00:	ldrb	r8, [r0]
   4ff04:	ldr	r9, [r0, #52]	; 0x34
   4ff08:	ldr	sl, [r0, #84]	; 0x54
   4ff0c:	cmp	r8, #0
   4ff10:	beq	5000c <fputs@plt+0x3ef1c>
   4ff14:	mov	r3, #0
   4ff18:	str	r3, [sp, #12]
   4ff1c:	ldrh	r6, [r4, #18]
   4ff20:	cmp	r6, #0
   4ff24:	lslne	r6, r6, #1
   4ff28:	movne	r5, #0
   4ff2c:	addne	r7, sp, #12
   4ff30:	bne	4ff40 <fputs@plt+0x3ee50>
   4ff34:	b	4ffac <fputs@plt+0x3eebc>
   4ff38:	cmp	r6, r5
   4ff3c:	beq	4ffac <fputs@plt+0x3eebc>
   4ff40:	ldr	r1, [r4, #64]	; 0x40
   4ff44:	mov	r2, r7
   4ff48:	mov	r0, r4
   4ff4c:	ldrh	r3, [r4, #20]
   4ff50:	ldr	lr, [sp, #12]
   4ff54:	ldrh	ip, [r1, r5]
   4ff58:	add	r5, r5, #2
   4ff5c:	ldr	r1, [r4, #56]	; 0x38
   4ff60:	cmp	lr, #0
   4ff64:	rev16	ip, ip
   4ff68:	and	r3, r3, ip
   4ff6c:	add	fp, r1, r3
   4ff70:	bne	4ff7c <fputs@plt+0x3ee8c>
   4ff74:	mov	r1, fp
   4ff78:	bl	4fe70 <fputs@plt+0x3ed80>
   4ff7c:	ldrb	r3, [r4, #4]
   4ff80:	cmp	r3, #0
   4ff84:	bne	4ff38 <fputs@plt+0x3ee48>
   4ff88:	ldr	r1, [fp]
   4ff8c:	mov	r3, sl
   4ff90:	mov	r2, #5
   4ff94:	mov	r0, r9
   4ff98:	str	r7, [sp]
   4ff9c:	rev	r1, r1
   4ffa0:	bl	4fd20 <fputs@plt+0x3ec30>
   4ffa4:	cmp	r6, r5
   4ffa8:	bne	4ff40 <fputs@plt+0x3ee50>
   4ffac:	ldrb	r3, [r4, #4]
   4ffb0:	cmp	r3, #0
   4ffb4:	beq	4ffdc <fputs@plt+0x3eeec>
   4ffb8:	ldr	r0, [sp, #12]
   4ffbc:	strb	r8, [r4]
   4ffc0:	add	sp, sp, #20
   4ffc4:	ldrd	r4, [sp]
   4ffc8:	ldrd	r6, [sp, #8]
   4ffcc:	ldrd	r8, [sp, #16]
   4ffd0:	ldrd	sl, [sp, #24]
   4ffd4:	add	sp, sp, #32
   4ffd8:	pop	{pc}		; (ldr pc, [sp], #4)
   4ffdc:	ldrb	ip, [r4, #5]
   4ffe0:	mov	r3, sl
   4ffe4:	mov	r0, r9
   4ffe8:	mov	r2, #5
   4ffec:	ldr	r1, [r4, #56]	; 0x38
   4fff0:	add	r1, r1, ip
   4fff4:	add	ip, sp, #12
   4fff8:	ldr	r1, [r1, #8]
   4fffc:	str	ip, [sp]
   50000:	rev	r1, r1
   50004:	bl	4fd20 <fputs@plt+0x3ec30>
   50008:	b	4ffb8 <fputs@plt+0x3eec8>
   5000c:	bl	36a74 <fputs@plt+0x25984>
   50010:	cmp	r0, #0
   50014:	str	r0, [sp, #12]
   50018:	bne	4ffbc <fputs@plt+0x3eecc>
   5001c:	b	4ff1c <fputs@plt+0x3ee2c>
   50020:	strd	r4, [sp, #-32]!	; 0xffffffe0
   50024:	mov	r4, r0
   50028:	ldr	r3, [r1, #84]	; 0x54
   5002c:	strd	r6, [sp, #8]
   50030:	mov	r6, r1
   50034:	strd	r8, [sp, #16]
   50038:	mov	r8, r2
   5003c:	str	sl, [sp, #24]
   50040:	str	lr, [sp, #28]
   50044:	ldrb	r5, [r0, #5]
   50048:	cmp	r3, #1
   5004c:	ldr	r7, [r0, #52]	; 0x34
   50050:	ldr	r1, [r0, #56]	; 0x38
   50054:	ldr	r0, [r6, #56]	; 0x38
   50058:	ldr	r2, [r7, #36]	; 0x24
   5005c:	add	r5, r1, r5
   50060:	ldrb	ip, [r5, #5]
   50064:	addeq	r9, r0, #100	; 0x64
   50068:	movne	r9, r0
   5006c:	ldrb	r3, [r5, #6]
   50070:	orr	r3, r3, ip, lsl #8
   50074:	add	r1, r1, r3
   50078:	sub	r2, r2, r3
   5007c:	add	r0, r0, r3
   50080:	bl	10f58 <memcpy@plt>
   50084:	ldrh	r3, [r4, #14]
   50088:	mov	r1, r5
   5008c:	mov	r0, r9
   50090:	ldrh	r2, [r4, #18]
   50094:	add	r2, r3, r2, lsl #1
   50098:	bl	10f58 <memcpy@plt>
   5009c:	mov	r3, #0
   500a0:	mov	r0, r6
   500a4:	strb	r3, [r6]
   500a8:	bl	36a74 <fputs@plt+0x25984>
   500ac:	cmp	r0, #0
   500b0:	bne	500e0 <fputs@plt+0x3eff0>
   500b4:	ldrb	r3, [r7, #17]
   500b8:	cmp	r3, #0
   500bc:	bne	500d8 <fputs@plt+0x3efe8>
   500c0:	ldrd	r4, [sp]
   500c4:	ldrd	r6, [sp, #8]
   500c8:	ldrd	r8, [sp, #16]
   500cc:	ldr	sl, [sp, #24]
   500d0:	add	sp, sp, #28
   500d4:	pop	{pc}		; (ldr pc, [sp], #4)
   500d8:	mov	r0, r6
   500dc:	bl	4fee4 <fputs@plt+0x3edf4>
   500e0:	str	r0, [r8]
   500e4:	b	500c0 <fputs@plt+0x3efd0>
   500e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   500ec:	ldr	r5, [r0]
   500f0:	strd	r6, [sp, #8]
   500f4:	mov	r7, r2
   500f8:	mov	r6, r1
   500fc:	strd	r8, [sp, #16]
   50100:	mov	r8, r0
   50104:	strd	sl, [sp, #24]
   50108:	str	lr, [sp, #32]
   5010c:	sub	sp, sp, #52	; 0x34
   50110:	ldrb	r2, [r5, #16]
   50114:	str	r3, [sp, #8]
   50118:	ldr	sl, [r1, #72]	; 0x48
   5011c:	ldr	fp, [r1, #84]	; 0x54
   50120:	cmp	r2, #0
   50124:	bne	50290 <fputs@plt+0x3f1a0>
   50128:	ldrh	r2, [sl, #24]
   5012c:	tst	r2, #2
   50130:	bne	502ac <fputs@plt+0x3f1bc>
   50134:	add	r0, r5, #212	; 0xd4
   50138:	ldr	r1, [sp, #88]	; 0x58
   5013c:	ldr	r3, [sp, #92]	; 0x5c
   50140:	eor	r4, r3, #1
   50144:	and	r4, r4, #1
   50148:	ands	r4, r4, r2, lsr #3
   5014c:	bic	r2, r2, #8
   50150:	strh	r2, [sl, #24]
   50154:	ldrne	r4, [sl, #20]
   50158:	bl	1e7f4 <fputs@plt+0xd704>
   5015c:	subs	r9, r0, #0
   50160:	beq	50190 <fputs@plt+0x3f0a0>
   50164:	ldrh	r2, [r9, #24]
   50168:	ldrh	r1, [sl, #24]
   5016c:	and	r2, r2, #8
   50170:	orr	r2, r2, r1
   50174:	strh	r2, [sl, #24]
   50178:	ldrb	r2, [r5, #16]
   5017c:	cmp	r2, #0
   50180:	beq	50248 <fputs@plt+0x3f158>
   50184:	ldr	r1, [r5, #28]
   50188:	add	r1, r1, #1
   5018c:	bl	14f60 <fputs@plt+0x3e70>
   50190:	ldr	r3, [sl, #20]
   50194:	mov	r0, sl
   50198:	ldr	r1, [sp, #88]	; 0x58
   5019c:	str	r3, [sp, #12]
   501a0:	bl	14f60 <fputs@plt+0x3e70>
   501a4:	mov	r0, sl
   501a8:	bl	14f28 <fputs@plt+0x3e38>
   501ac:	ldrb	r3, [r5, #16]
   501b0:	cmp	r3, #0
   501b4:	bne	50300 <fputs@plt+0x3f210>
   501b8:	cmp	r4, #0
   501bc:	streq	r4, [sp, #20]
   501c0:	bne	502c4 <fputs@plt+0x3f1d4>
   501c4:	ldr	r2, [sp, #88]	; 0x58
   501c8:	and	r3, r7, #251	; 0xfb
   501cc:	cmp	r3, #1
   501d0:	str	r2, [r6, #84]	; 0x54
   501d4:	beq	50250 <fputs@plt+0x3f160>
   501d8:	ldr	r3, [r6, #56]	; 0x38
   501dc:	ldr	r1, [r3]
   501e0:	rev	r1, r1
   501e4:	cmp	r1, #0
   501e8:	bne	50340 <fputs@plt+0x3f250>
   501ec:	mov	r3, #0
   501f0:	add	r2, sp, #16
   501f4:	ldr	r1, [sp, #8]
   501f8:	mov	r0, r8
   501fc:	bl	4cc90 <fputs@plt+0x3bba0>
   50200:	cmp	r0, #0
   50204:	mov	r9, r0
   50208:	str	r0, [sp, #20]
   5020c:	bne	50270 <fputs@plt+0x3f180>
   50210:	ldr	r3, [sp, #16]
   50214:	ldr	r0, [r3, #72]	; 0x48
   50218:	bl	49d14 <fputs@plt+0x38c24>
   5021c:	cmp	r0, #0
   50220:	mov	r9, r0
   50224:	str	r0, [sp, #20]
   50228:	beq	50368 <fputs@plt+0x3f278>
   5022c:	ldr	r3, [sp, #16]
   50230:	cmp	r3, #0
   50234:	beq	50270 <fputs@plt+0x3f180>
   50238:	ldr	r0, [r3, #72]	; 0x48
   5023c:	bl	4cd10 <fputs@plt+0x3bc20>
   50240:	ldr	r9, [sp, #20]
   50244:	b	50270 <fputs@plt+0x3f180>
   50248:	bl	14ec4 <fputs@plt+0x3dd4>
   5024c:	b	50190 <fputs@plt+0x3f0a0>
   50250:	mov	r0, r6
   50254:	bl	4fee4 <fputs@plt+0x3edf4>
   50258:	cmp	r0, #0
   5025c:	mov	r9, r0
   50260:	str	r0, [sp, #20]
   50264:	bne	50270 <fputs@plt+0x3f180>
   50268:	cmp	r7, #1
   5026c:	bne	501ec <fputs@plt+0x3f0fc>
   50270:	mov	r0, r9
   50274:	add	sp, sp, #52	; 0x34
   50278:	ldrd	r4, [sp]
   5027c:	ldrd	r6, [sp, #8]
   50280:	ldrd	r8, [sp, #16]
   50284:	ldrd	sl, [sp, #24]
   50288:	add	sp, sp, #32
   5028c:	pop	{pc}		; (ldr pc, [sp], #4)
   50290:	mov	r0, sl
   50294:	bl	49d14 <fputs@plt+0x38c24>
   50298:	subs	r9, r0, #0
   5029c:	bne	50270 <fputs@plt+0x3f180>
   502a0:	ldrh	r2, [sl, #24]
   502a4:	tst	r2, #2
   502a8:	beq	50134 <fputs@plt+0x3f044>
   502ac:	mov	r0, sl
   502b0:	bl	26c84 <fputs@plt+0x15b94>
   502b4:	subs	r9, r0, #0
   502b8:	bne	50270 <fputs@plt+0x3f180>
   502bc:	ldrh	r2, [sl, #24]
   502c0:	b	50134 <fputs@plt+0x3f044>
   502c4:	mov	r3, #0
   502c8:	add	r2, sp, #24
   502cc:	mov	r1, r4
   502d0:	mov	r0, r5
   502d4:	bl	4c740 <fputs@plt+0x3b650>
   502d8:	subs	r9, r0, #0
   502dc:	beq	50318 <fputs@plt+0x3f228>
   502e0:	ldr	r3, [r5, #32]
   502e4:	cmp	r4, r3
   502e8:	bhi	50270 <fputs@plt+0x3f180>
   502ec:	mov	r1, r4
   502f0:	ldr	r0, [r5, #60]	; 0x3c
   502f4:	ldr	r2, [r5, #208]	; 0xd0
   502f8:	bl	1828c <fputs@plt+0x719c>
   502fc:	b	50270 <fputs@plt+0x3f180>
   50300:	mov	r0, r9
   50304:	ldr	r1, [sp, #12]
   50308:	bl	14f60 <fputs@plt+0x3e70>
   5030c:	mov	r0, r9
   50310:	bl	4cd10 <fputs@plt+0x3bc20>
   50314:	b	501b8 <fputs@plt+0x3f0c8>
   50318:	ldr	r3, [sp, #24]
   5031c:	ldrh	r2, [r3, #24]
   50320:	mov	r0, r3
   50324:	orr	r2, r2, #8
   50328:	strh	r2, [r3, #24]
   5032c:	bl	14f28 <fputs@plt+0x3e38>
   50330:	ldr	r0, [sp, #24]
   50334:	bl	4cd10 <fputs@plt+0x3bc20>
   50338:	str	r9, [sp, #20]
   5033c:	b	501c4 <fputs@plt+0x3f0d4>
   50340:	add	r0, sp, #20
   50344:	mov	r2, #4
   50348:	ldr	r3, [sp, #88]	; 0x58
   5034c:	str	r0, [sp]
   50350:	mov	r0, r8
   50354:	bl	4fd20 <fputs@plt+0x3ec30>
   50358:	ldr	r9, [sp, #20]
   5035c:	cmp	r9, #0
   50360:	beq	501ec <fputs@plt+0x3f0fc>
   50364:	b	50270 <fputs@plt+0x3f180>
   50368:	cmp	r7, #4
   5036c:	ldr	r5, [sp, #16]
   50370:	beq	504a0 <fputs@plt+0x3f3b0>
   50374:	ldrb	r3, [r5]
   50378:	cmp	r3, #0
   5037c:	str	r3, [sp, #12]
   50380:	beq	5051c <fputs@plt+0x3f42c>
   50384:	ldrh	r6, [r5, #18]
   50388:	cmp	r6, #0
   5038c:	beq	504e8 <fputs@plt+0x3f3f8>
   50390:	add	sl, sp, #24
   50394:	b	503b4 <fputs@plt+0x3f2c4>
   50398:	ldr	r3, [r4]
   5039c:	rev	r3, r3
   503a0:	cmp	fp, r3
   503a4:	beq	504d4 <fputs@plt+0x3f3e4>
   503a8:	add	r9, r9, #1
   503ac:	cmp	r6, r9
   503b0:	beq	504e8 <fputs@plt+0x3f3f8>
   503b4:	ldr	r1, [r5, #64]	; 0x40
   503b8:	lsl	r2, r9, #1
   503bc:	cmp	r7, #3
   503c0:	ldrh	r3, [r5, #20]
   503c4:	ldrh	r4, [r1, r2]
   503c8:	ldr	r2, [r5, #56]	; 0x38
   503cc:	rev16	r4, r4
   503d0:	and	r3, r3, r4
   503d4:	add	r4, r2, r3
   503d8:	bne	50398 <fputs@plt+0x3f2a8>
   503dc:	mov	r2, sl
   503e0:	mov	r1, r4
   503e4:	ldr	r3, [r5, #80]	; 0x50
   503e8:	mov	r0, r5
   503ec:	blx	r3
   503f0:	ldrh	r2, [sp, #40]	; 0x28
   503f4:	ldr	r3, [sp, #36]	; 0x24
   503f8:	cmp	r2, r3
   503fc:	bcs	503a8 <fputs@plt+0x3f2b8>
   50400:	ldrh	r3, [sp, #42]	; 0x2a
   50404:	ldrh	ip, [r5, #20]
   50408:	ldr	r2, [r5, #56]	; 0x38
   5040c:	sub	r1, r3, #4
   50410:	sub	r3, r3, #1
   50414:	add	r1, r4, r1
   50418:	add	r4, r4, r3
   5041c:	add	r3, r2, ip
   50420:	cmp	r4, r3
   50424:	bhi	503a8 <fputs@plt+0x3f2b8>
   50428:	ldr	r3, [r1]
   5042c:	rev	r3, r3
   50430:	cmp	fp, r3
   50434:	bne	503a8 <fputs@plt+0x3f2b8>
   50438:	ldr	r3, [sp, #88]	; 0x58
   5043c:	cmp	r9, r6
   50440:	rev	r3, r3
   50444:	str	r3, [r1]
   50448:	beq	50544 <fputs@plt+0x3f454>
   5044c:	ldr	r3, [sp, #12]
   50450:	mov	r2, #0
   50454:	strb	r3, [r5]
   50458:	ldr	r3, [sp, #16]
   5045c:	str	r2, [sp, #20]
   50460:	cmp	r3, r2
   50464:	beq	5047c <fputs@plt+0x3f38c>
   50468:	ldr	r0, [r3, #72]	; 0x48
   5046c:	bl	4cd10 <fputs@plt+0x3bc20>
   50470:	ldr	r9, [sp, #20]
   50474:	cmp	r9, #0
   50478:	bne	50270 <fputs@plt+0x3f180>
   5047c:	add	ip, sp, #20
   50480:	mov	r2, r7
   50484:	ldr	r3, [sp, #8]
   50488:	mov	r0, r8
   5048c:	str	ip, [sp]
   50490:	ldr	r1, [sp, #88]	; 0x58
   50494:	bl	4fd20 <fputs@plt+0x3ec30>
   50498:	ldr	r9, [sp, #20]
   5049c:	b	50270 <fputs@plt+0x3f180>
   504a0:	ldr	r2, [r5, #56]	; 0x38
   504a4:	ldr	r3, [r2]
   504a8:	rev	r3, r3
   504ac:	cmp	fp, r3
   504b0:	bne	50564 <fputs@plt+0x3f474>
   504b4:	ldr	r3, [sp, #88]	; 0x58
   504b8:	rev	r3, r3
   504bc:	str	r3, [r2]
   504c0:	ldr	r3, [sp, #16]
   504c4:	str	r0, [sp, #20]
   504c8:	cmp	r3, #0
   504cc:	bne	50468 <fputs@plt+0x3f378>
   504d0:	b	5047c <fputs@plt+0x3f38c>
   504d4:	ldr	r3, [sp, #88]	; 0x58
   504d8:	cmp	r9, r6
   504dc:	rev	r3, r3
   504e0:	str	r3, [r4]
   504e4:	bne	5044c <fputs@plt+0x3f35c>
   504e8:	cmp	r7, #5
   504ec:	bne	50544 <fputs@plt+0x3f454>
   504f0:	ldrb	r3, [r5, #5]
   504f4:	ldr	r1, [r5, #56]	; 0x38
   504f8:	add	r3, r3, #8
   504fc:	ldr	r2, [r1, r3]
   50500:	rev	r2, r2
   50504:	cmp	fp, r2
   50508:	bne	50544 <fputs@plt+0x3f454>
   5050c:	ldr	r2, [sp, #88]	; 0x58
   50510:	rev	r2, r2
   50514:	str	r2, [r1, r3]
   50518:	b	5044c <fputs@plt+0x3f35c>
   5051c:	mov	r0, r5
   50520:	bl	36a74 <fputs@plt+0x25984>
   50524:	cmp	r0, #0
   50528:	beq	50384 <fputs@plt+0x3f294>
   5052c:	ldr	r3, [sp, #16]
   50530:	str	r0, [sp, #20]
   50534:	cmp	r3, #0
   50538:	bne	50468 <fputs@plt+0x3f378>
   5053c:	mov	r9, r0
   50540:	b	50270 <fputs@plt+0x3f180>
   50544:	movw	r0, #59163	; 0xe71b
   50548:	bl	36834 <fputs@plt+0x25744>
   5054c:	mov	r9, r0
   50550:	ldr	r3, [sp, #16]
   50554:	str	r9, [sp, #20]
   50558:	cmp	r3, #0
   5055c:	bne	50468 <fputs@plt+0x3f378>
   50560:	b	50474 <fputs@plt+0x3f384>
   50564:	movw	r0, #59127	; 0xe6f7
   50568:	bl	36834 <fputs@plt+0x25744>
   5056c:	mov	r9, r0
   50570:	b	50550 <fputs@plt+0x3f460>
   50574:	cmp	r2, #1
   50578:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5057c:	mov	r4, r2
   50580:	mov	r5, r0
   50584:	strd	r6, [sp, #8]
   50588:	mov	r7, r1
   5058c:	mov	r6, r3
   50590:	movls	r1, #0
   50594:	strd	r8, [sp, #16]
   50598:	strd	sl, [sp, #24]
   5059c:	str	lr, [sp, #32]
   505a0:	sub	sp, sp, #44	; 0x2c
   505a4:	bls	505f0 <fputs@plt+0x3f500>
   505a8:	sub	r0, r2, #2
   505ac:	movw	r1, #52429	; 0xcccd
   505b0:	movt	r1, #52428	; 0xcccc
   505b4:	ldr	r2, [r5, #36]	; 0x24
   505b8:	ldr	r3, [pc, #644]	; 50844 <fputs@plt+0x3f754>
   505bc:	ldr	ip, [r5, #32]
   505c0:	umull	r1, r2, r1, r2
   505c4:	add	r3, pc, r3
   505c8:	lsr	r2, r2, #2
   505cc:	ldr	r1, [r3, #272]	; 0x110
   505d0:	add	r3, r2, #1
   505d4:	udiv	r0, r0, r3
   505d8:	udiv	r2, r1, ip
   505dc:	mul	r3, r3, r0
   505e0:	add	r1, r3, #2
   505e4:	add	r2, r2, #1
   505e8:	cmp	r1, r2
   505ec:	addeq	r1, r3, #3
   505f0:	cmp	r4, r1
   505f4:	beq	506b0 <fputs@plt+0x3f5c0>
   505f8:	ldr	r2, [pc, #584]	; 50848 <fputs@plt+0x3f758>
   505fc:	ldr	r1, [r5, #32]
   50600:	add	r2, pc, r2
   50604:	ldr	r3, [r2, #272]	; 0x110
   50608:	udiv	r3, r3, r1
   5060c:	add	r3, r3, #1
   50610:	cmp	r3, r4
   50614:	beq	506b0 <fputs@plt+0x3f5c0>
   50618:	ldr	r3, [r5, #12]
   5061c:	ldr	r3, [r3, #56]	; 0x38
   50620:	ldr	r3, [r3, #36]	; 0x24
   50624:	cmp	r3, #0
   50628:	moveq	r3, #101	; 0x65
   5062c:	beq	50730 <fputs@plt+0x3f640>
   50630:	add	r3, sp, #24
   50634:	add	r2, sp, #23
   50638:	mov	r1, r4
   5063c:	mov	r0, r5
   50640:	bl	4cea8 <fputs@plt+0x3bdb8>
   50644:	subs	r3, r0, #0
   50648:	bne	50730 <fputs@plt+0x3f640>
   5064c:	ldrb	r2, [sp, #23]
   50650:	cmp	r2, #1
   50654:	beq	50834 <fputs@plt+0x3f744>
   50658:	cmp	r2, #2
   5065c:	bne	50758 <fputs@plt+0x3f668>
   50660:	cmp	r6, #0
   50664:	beq	507f8 <fputs@plt+0x3f708>
   50668:	mov	r3, #0
   5066c:	b	50730 <fputs@plt+0x3f640>
   50670:	ldrb	r2, [sp, #23]
   50674:	mov	r0, r5
   50678:	stm	sp, {r3, r6}
   5067c:	ldr	r3, [sp, #24]
   50680:	ldr	r1, [sp, #32]
   50684:	bl	500e8 <fputs@plt+0x3eff8>
   50688:	ldr	r2, [sp, #32]
   5068c:	mov	r3, r0
   50690:	cmp	r2, #0
   50694:	beq	506a8 <fputs@plt+0x3f5b8>
   50698:	ldr	r0, [r2, #72]	; 0x48
   5069c:	str	r3, [sp, #12]
   506a0:	bl	4cd10 <fputs@plt+0x3bc20>
   506a4:	ldr	r3, [sp, #12]
   506a8:	cmp	r3, #0
   506ac:	bne	50730 <fputs@plt+0x3f640>
   506b0:	cmp	r6, #0
   506b4:	bne	50668 <fputs@plt+0x3f578>
   506b8:	ldr	r3, [pc, #396]	; 5084c <fputs@plt+0x3f75c>
   506bc:	movw	ip, #52429	; 0xcccd
   506c0:	movt	ip, #52428	; 0xcccc
   506c4:	ldr	r2, [r5, #32]
   506c8:	add	r3, pc, r3
   506cc:	ldr	r0, [r3, #272]	; 0x110
   506d0:	udiv	r0, r0, r2
   506d4:	add	r0, r0, #1
   506d8:	sub	r2, r4, #1
   506dc:	sub	r1, r4, #3
   506e0:	cmp	r0, r2
   506e4:	beq	50750 <fputs@plt+0x3f660>
   506e8:	cmp	r2, #1
   506ec:	movls	r4, #0
   506f0:	bls	50718 <fputs@plt+0x3f628>
   506f4:	ldr	r3, [r5, #36]	; 0x24
   506f8:	umull	lr, r3, ip, r3
   506fc:	lsr	r3, r3, #2
   50700:	add	r3, r3, #1
   50704:	udiv	r1, r1, r3
   50708:	mul	r3, r3, r1
   5070c:	add	r4, r3, #2
   50710:	cmp	r0, r4
   50714:	addeq	r4, r3, #3
   50718:	cmp	r2, r4
   5071c:	beq	506d8 <fputs@plt+0x3f5e8>
   50720:	mov	r1, #1
   50724:	mov	r3, #0
   50728:	strb	r1, [r5, #19]
   5072c:	str	r2, [r5, #44]	; 0x2c
   50730:	mov	r0, r3
   50734:	add	sp, sp, #44	; 0x2c
   50738:	ldrd	r4, [sp]
   5073c:	ldrd	r6, [sp, #8]
   50740:	ldrd	r8, [sp, #16]
   50744:	ldrd	sl, [sp, #24]
   50748:	add	sp, sp, #32
   5074c:	pop	{pc}		; (ldr pc, [sp], #4)
   50750:	mov	r4, r0
   50754:	b	506d8 <fputs@plt+0x3f5e8>
   50758:	add	r2, sp, #32
   5075c:	mov	r1, r4
   50760:	mov	r0, r5
   50764:	bl	4cc90 <fputs@plt+0x3bba0>
   50768:	subs	r3, r0, #0
   5076c:	bne	50730 <fputs@plt+0x3f640>
   50770:	cmp	r6, #0
   50774:	add	sl, sp, #36	; 0x24
   50778:	movne	r8, r3
   5077c:	moveq	r8, r7
   50780:	moveq	fp, #2
   50784:	movne	fp, r8
   50788:	add	r9, sp, #28
   5078c:	b	507b8 <fputs@plt+0x3f6c8>
   50790:	ldr	r3, [sp, #36]	; 0x24
   50794:	cmp	r3, #0
   50798:	beq	507a4 <fputs@plt+0x3f6b4>
   5079c:	ldr	r0, [r3, #72]	; 0x48
   507a0:	bl	4cd10 <fputs@plt+0x3bc20>
   507a4:	cmp	r6, #0
   507a8:	ldr	r3, [sp, #28]
   507ac:	beq	50670 <fputs@plt+0x3f580>
   507b0:	cmp	r7, r3
   507b4:	bcs	50670 <fputs@plt+0x3f580>
   507b8:	mov	r3, r8
   507bc:	mov	r2, r9
   507c0:	str	fp, [sp]
   507c4:	mov	r1, sl
   507c8:	mov	r0, r5
   507cc:	bl	4f4ec <fputs@plt+0x3e3fc>
   507d0:	subs	r3, r0, #0
   507d4:	beq	50790 <fputs@plt+0x3f6a0>
   507d8:	ldr	r2, [sp, #32]
   507dc:	cmp	r2, #0
   507e0:	beq	50730 <fputs@plt+0x3f640>
   507e4:	ldr	r0, [r2, #72]	; 0x48
   507e8:	str	r3, [sp, #12]
   507ec:	bl	4cd10 <fputs@plt+0x3bc20>
   507f0:	ldr	r3, [sp, #12]
   507f4:	b	50730 <fputs@plt+0x3f640>
   507f8:	mov	r0, #1
   507fc:	mov	r3, r4
   50800:	add	r2, sp, #32
   50804:	add	r1, sp, #36	; 0x24
   50808:	str	r0, [sp]
   5080c:	mov	r0, r5
   50810:	bl	4f4ec <fputs@plt+0x3e3fc>
   50814:	subs	r3, r0, #0
   50818:	bne	50730 <fputs@plt+0x3f640>
   5081c:	ldr	r3, [sp, #36]	; 0x24
   50820:	cmp	r3, #0
   50824:	beq	506b8 <fputs@plt+0x3f5c8>
   50828:	ldr	r0, [r3, #72]	; 0x48
   5082c:	bl	4cd10 <fputs@plt+0x3bc20>
   50830:	b	506b8 <fputs@plt+0x3f5c8>
   50834:	movw	r0, #59297	; 0xe7a1
   50838:	bl	36834 <fputs@plt+0x25744>
   5083c:	mov	r3, r0
   50840:	b	50730 <fputs@plt+0x3f640>
   50844:			; <UNDEFINED> instruction: 0x0005ebb4
   50848:	andeq	lr, r5, r8, ror fp
   5084c:			; <UNDEFINED> instruction: 0x0005eab0
   50850:	mov	r3, #0
   50854:	strd	r4, [sp, #-24]!	; 0xffffffe8
   50858:	cmp	r2, #1
   5085c:	strd	r6, [sp, #8]
   50860:	str	r8, [sp, #16]
   50864:	str	lr, [sp, #20]
   50868:	sub	sp, sp, #24
   5086c:	ldr	r7, [r0, #12]
   50870:	str	r3, [sp, #12]
   50874:	bls	50b1c <fputs@plt+0x3fa2c>
   50878:	cmp	r1, #0
   5087c:	mov	r6, r2
   50880:	mov	r5, r0
   50884:	beq	50b28 <fputs@plt+0x3fa38>
   50888:	ldr	r2, [r1, #72]	; 0x48
   5088c:	str	r1, [sp, #16]
   50890:	ldr	r0, [r2, #28]
   50894:	ldrh	r1, [r2, #26]
   50898:	ldr	r3, [r0, #12]
   5089c:	add	r1, r1, #1
   508a0:	strh	r1, [r2, #26]
   508a4:	add	r3, r3, #1
   508a8:	str	r3, [r0, #12]
   508ac:	ldr	r0, [r7, #72]	; 0x48
   508b0:	bl	49d14 <fputs@plt+0x38c24>
   508b4:	cmp	r0, #0
   508b8:	str	r0, [sp, #20]
   508bc:	bne	50a78 <fputs@plt+0x3f988>
   508c0:	ldr	r2, [r7, #56]	; 0x38
   508c4:	ldr	r4, [r2, #36]	; 0x24
   508c8:	rev	r4, r4
   508cc:	add	r3, r4, #1
   508d0:	rev	r3, r3
   508d4:	str	r3, [r2, #36]	; 0x24
   508d8:	ldrh	r3, [r5, #22]
   508dc:	tst	r3, #4
   508e0:	bne	50a88 <fputs@plt+0x3f998>
   508e4:	ldrb	r3, [r5, #17]
   508e8:	cmp	r3, #0
   508ec:	bne	50acc <fputs@plt+0x3f9dc>
   508f0:	cmp	r4, #0
   508f4:	bne	50980 <fputs@plt+0x3f890>
   508f8:	ldr	r3, [sp, #16]
   508fc:	cmp	r3, #0
   50900:	beq	50b38 <fputs@plt+0x3fa48>
   50904:	ldr	r0, [r3, #72]	; 0x48
   50908:	bl	49d14 <fputs@plt+0x38c24>
   5090c:	cmp	r0, #0
   50910:	str	r0, [sp, #20]
   50914:	bne	50a78 <fputs@plt+0x3f988>
   50918:	ldr	r3, [sp, #16]
   5091c:	rev	r4, r4
   50920:	rev	r6, r6
   50924:	ldr	r3, [r3, #56]	; 0x38
   50928:	str	r4, [r3]
   5092c:	ldr	r3, [sp, #16]
   50930:	ldr	r2, [r3, #56]	; 0x38
   50934:	str	r0, [r2, #4]
   50938:	ldr	r2, [r7, #56]	; 0x38
   5093c:	str	r6, [r2, #32]
   50940:	mov	r2, #0
   50944:	ldr	r0, [r3, #72]	; 0x48
   50948:	strb	r2, [r3]
   5094c:	bl	4cd10 <fputs@plt+0x3bc20>
   50950:	ldr	r3, [sp, #12]
   50954:	cmp	r3, #0
   50958:	beq	50964 <fputs@plt+0x3f874>
   5095c:	ldr	r0, [r3, #72]	; 0x48
   50960:	bl	4cd10 <fputs@plt+0x3bc20>
   50964:	ldr	r0, [sp, #20]
   50968:	add	sp, sp, #24
   5096c:	ldrd	r4, [sp]
   50970:	ldrd	r6, [sp, #8]
   50974:	ldr	r8, [sp, #16]
   50978:	add	sp, sp, #20
   5097c:	pop	{pc}		; (ldr pc, [sp], #4)
   50980:	ldr	r1, [r7, #56]	; 0x38
   50984:	mov	r3, #0
   50988:	add	r2, sp, #12
   5098c:	mov	r0, r5
   50990:	ldr	r4, [r1, #32]
   50994:	rev	r4, r4
   50998:	mov	r1, r4
   5099c:	bl	4cc90 <fputs@plt+0x3bba0>
   509a0:	cmp	r0, #0
   509a4:	str	r0, [sp, #20]
   509a8:	bne	50a78 <fputs@plt+0x3f988>
   509ac:	ldr	r2, [sp, #12]
   509b0:	ldr	r3, [r5, #36]	; 0x24
   509b4:	ldr	r0, [r2, #56]	; 0x38
   509b8:	lsr	r3, r3, #2
   509bc:	sub	r1, r3, #2
   509c0:	ldr	r8, [r0, #4]
   509c4:	rev	r8, r8
   509c8:	cmp	r1, r8
   509cc:	bcc	50b5c <fputs@plt+0x3fa6c>
   509d0:	sub	r3, r3, #8
   509d4:	cmp	r3, r8
   509d8:	bls	508f8 <fputs@plt+0x3f808>
   509dc:	ldr	r0, [r2, #72]	; 0x48
   509e0:	bl	49d14 <fputs@plt+0x38c24>
   509e4:	cmp	r0, #0
   509e8:	mov	r4, r0
   509ec:	str	r0, [sp, #20]
   509f0:	bne	50a78 <fputs@plt+0x3f988>
   509f4:	ldr	r1, [sp, #12]
   509f8:	add	r2, r8, #1
   509fc:	rev	r3, r6
   50a00:	rev	r2, r2
   50a04:	add	r8, r8, #2
   50a08:	ldr	r0, [r1, #56]	; 0x38
   50a0c:	str	r2, [r0, #4]
   50a10:	ldr	r2, [r1, #56]	; 0x38
   50a14:	str	r3, [r2, r8, lsl #2]
   50a18:	ldr	r3, [sp, #16]
   50a1c:	cmp	r3, #0
   50a20:	beq	50a5c <fputs@plt+0x3f96c>
   50a24:	ldrh	r2, [r5, #22]
   50a28:	tst	r2, #4
   50a2c:	bne	50a5c <fputs@plt+0x3f96c>
   50a30:	ldr	r2, [r3, #72]	; 0x48
   50a34:	ldrh	r3, [r2, #24]
   50a38:	tst	r3, #2
   50a3c:	beq	50a5c <fputs@plt+0x3f96c>
   50a40:	ldr	r1, [r2, #16]
   50a44:	ldr	r1, [r1, #104]	; 0x68
   50a48:	cmp	r1, #0
   50a4c:	bne	50a5c <fputs@plt+0x3f96c>
   50a50:	bic	r3, r3, #4
   50a54:	orr	r3, r3, #32
   50a58:	strh	r3, [r2, #24]
   50a5c:	ldr	r0, [r5, #60]	; 0x3c
   50a60:	cmp	r0, #0
   50a64:	beq	50b7c <fputs@plt+0x3fa8c>
   50a68:	ldr	r3, [r0]
   50a6c:	cmp	r6, r3
   50a70:	bls	50b6c <fputs@plt+0x3fa7c>
   50a74:	str	r4, [sp, #20]
   50a78:	ldr	r3, [sp, #16]
   50a7c:	cmp	r3, #0
   50a80:	bne	50940 <fputs@plt+0x3f850>
   50a84:	b	50950 <fputs@plt+0x3f860>
   50a88:	ldr	r3, [sp, #16]
   50a8c:	cmp	r3, #0
   50a90:	beq	50af8 <fputs@plt+0x3fa08>
   50a94:	ldr	r0, [r3, #72]	; 0x48
   50a98:	bl	49d14 <fputs@plt+0x38c24>
   50a9c:	cmp	r0, #0
   50aa0:	str	r0, [sp, #20]
   50aa4:	bne	50a78 <fputs@plt+0x3f988>
   50aa8:	ldr	r3, [sp, #16]
   50aac:	mov	r1, r0
   50ab0:	ldr	r2, [r3, #52]	; 0x34
   50ab4:	ldr	r0, [r3, #56]	; 0x38
   50ab8:	ldr	r2, [r2, #32]
   50abc:	bl	10ebc <memset@plt>
   50ac0:	ldrb	r3, [r5, #17]
   50ac4:	cmp	r3, #0
   50ac8:	beq	508f0 <fputs@plt+0x3f800>
   50acc:	add	r0, sp, #20
   50ad0:	mov	r3, #0
   50ad4:	mov	r2, #2
   50ad8:	mov	r1, r6
   50adc:	str	r0, [sp]
   50ae0:	mov	r0, r5
   50ae4:	bl	4fd20 <fputs@plt+0x3ec30>
   50ae8:	ldr	r3, [sp, #20]
   50aec:	cmp	r3, #0
   50af0:	beq	508f0 <fputs@plt+0x3f800>
   50af4:	b	50a78 <fputs@plt+0x3f988>
   50af8:	add	r2, sp, #16
   50afc:	mov	r1, r6
   50b00:	mov	r0, r5
   50b04:	bl	4cc90 <fputs@plt+0x3bba0>
   50b08:	cmp	r0, #0
   50b0c:	str	r0, [sp, #20]
   50b10:	bne	50a78 <fputs@plt+0x3f988>
   50b14:	ldr	r3, [sp, #16]
   50b18:	b	50a94 <fputs@plt+0x3f9a4>
   50b1c:	movw	r0, #61664	; 0xf0e0
   50b20:	bl	36834 <fputs@plt+0x25744>
   50b24:	b	50968 <fputs@plt+0x3f878>
   50b28:	mov	r1, r2
   50b2c:	bl	1e85c <fputs@plt+0xd76c>
   50b30:	str	r0, [sp, #16]
   50b34:	b	508ac <fputs@plt+0x3f7bc>
   50b38:	mov	r0, r5
   50b3c:	add	r2, sp, #16
   50b40:	mov	r1, r6
   50b44:	bl	4cc90 <fputs@plt+0x3bba0>
   50b48:	cmp	r0, #0
   50b4c:	str	r0, [sp, #20]
   50b50:	bne	50a78 <fputs@plt+0x3f988>
   50b54:	ldr	r3, [sp, #16]
   50b58:	b	50904 <fputs@plt+0x3f814>
   50b5c:	movw	r0, #61717	; 0xf115
   50b60:	bl	36834 <fputs@plt+0x25744>
   50b64:	str	r0, [sp, #20]
   50b68:	b	50a78 <fputs@plt+0x3f988>
   50b6c:	mov	r1, r6
   50b70:	bl	269d0 <fputs@plt+0x158e0>
   50b74:	mov	r4, r0
   50b78:	b	50a74 <fputs@plt+0x3f984>
   50b7c:	mov	r0, #512	; 0x200
   50b80:	mov	r1, #0
   50b84:	ldr	r7, [r5, #44]	; 0x2c
   50b88:	bl	2601c <fputs@plt+0x14f2c>
   50b8c:	cmp	r0, #0
   50b90:	beq	50ba0 <fputs@plt+0x3fab0>
   50b94:	str	r7, [r0]
   50b98:	str	r0, [r5, #60]	; 0x3c
   50b9c:	b	50a68 <fputs@plt+0x3f978>
   50ba0:	mov	r4, #7
   50ba4:	str	r0, [r5, #60]	; 0x3c
   50ba8:	b	50a74 <fputs@plt+0x3f984>
   50bac:	strd	r4, [sp, #-28]!	; 0xffffffe4
   50bb0:	mov	r4, r2
   50bb4:	mov	r5, r0
   50bb8:	ldr	r3, [r0, #80]	; 0x50
   50bbc:	strd	r6, [sp, #8]
   50bc0:	mov	r6, r1
   50bc4:	strd	r8, [sp, #16]
   50bc8:	str	lr, [sp, #24]
   50bcc:	sub	sp, sp, #36	; 0x24
   50bd0:	add	r2, sp, #8
   50bd4:	ldr	r7, [r0, #52]	; 0x34
   50bd8:	blx	r3
   50bdc:	ldrh	ip, [sp, #24]
   50be0:	ldr	r3, [sp, #20]
   50be4:	ldrh	r2, [sp, #26]
   50be8:	cmp	ip, r3
   50bec:	strh	r2, [r4]
   50bf0:	beq	50d68 <fputs@plt+0x3fc78>
   50bf4:	ldrh	lr, [r5, #20]
   50bf8:	sub	r0, r2, #1
   50bfc:	add	r0, r6, r0
   50c00:	ldr	r1, [r5, #56]	; 0x38
   50c04:	add	r1, r1, lr
   50c08:	cmp	r0, r1
   50c0c:	bhi	50d80 <fputs@plt+0x3fc90>
   50c10:	ldr	r1, [r7, #36]	; 0x24
   50c14:	sub	r4, r3, #1
   50c18:	add	r6, r6, r2
   50c1c:	sub	r4, r4, ip
   50c20:	ldr	r6, [r6, #-4]
   50c24:	sub	r3, r1, #4
   50c28:	add	r4, r4, r3
   50c2c:	rev	r6, r6
   50c30:	udiv	r4, r4, r3
   50c34:	cmp	r4, #0
   50c38:	sub	r4, r4, #1
   50c3c:	beq	50d68 <fputs@plt+0x3fc78>
   50c40:	mov	r3, #0
   50c44:	cmp	r6, #1
   50c48:	str	r3, [sp]
   50c4c:	str	r3, [sp, #4]
   50c50:	bls	50d70 <fputs@plt+0x3fc80>
   50c54:	ldr	r3, [r7, #44]	; 0x2c
   50c58:	cmp	r6, r3
   50c5c:	bhi	50d70 <fputs@plt+0x3fc80>
   50c60:	mov	r9, sp
   50c64:	add	r8, sp, #4
   50c68:	b	50cc8 <fputs@plt+0x3fbd8>
   50c6c:	movw	r0, #61846	; 0xf196
   50c70:	bl	36834 <fputs@plt+0x25744>
   50c74:	mov	r5, r0
   50c78:	ldr	r3, [sp, #4]
   50c7c:	cmp	r3, #0
   50c80:	beq	50c94 <fputs@plt+0x3fba4>
   50c84:	ldr	r0, [r3, #72]	; 0x48
   50c88:	cmp	r0, #0
   50c8c:	beq	50c94 <fputs@plt+0x3fba4>
   50c90:	bl	4cd10 <fputs@plt+0x3bc20>
   50c94:	cmp	r5, #0
   50c98:	bne	50d1c <fputs@plt+0x3fc2c>
   50c9c:	cmp	r4, #0
   50ca0:	ldr	r6, [sp]
   50ca4:	beq	50d68 <fputs@plt+0x3fc78>
   50ca8:	cmp	r6, #1
   50cac:	str	r5, [sp]
   50cb0:	str	r5, [sp, #4]
   50cb4:	bls	50d70 <fputs@plt+0x3fc80>
   50cb8:	ldr	r3, [r7, #44]	; 0x2c
   50cbc:	sub	r4, r4, #1
   50cc0:	cmp	r6, r3
   50cc4:	bhi	50d70 <fputs@plt+0x3fc80>
   50cc8:	cmp	r4, #0
   50ccc:	bne	50d00 <fputs@plt+0x3fc10>
   50cd0:	ldr	r1, [sp, #4]
   50cd4:	cmp	r1, #0
   50cd8:	beq	50d38 <fputs@plt+0x3fc48>
   50cdc:	ldr	r3, [r1, #72]	; 0x48
   50ce0:	ldrsh	r3, [r3, #26]
   50ce4:	cmp	r3, #1
   50ce8:	bne	50c6c <fputs@plt+0x3fb7c>
   50cec:	mov	r2, r6
   50cf0:	mov	r0, r7
   50cf4:	bl	50850 <fputs@plt+0x3f760>
   50cf8:	mov	r5, r0
   50cfc:	b	50c78 <fputs@plt+0x3fb88>
   50d00:	mov	r3, r9
   50d04:	mov	r2, r8
   50d08:	mov	r1, r6
   50d0c:	mov	r0, r7
   50d10:	bl	4d300 <fputs@plt+0x3c210>
   50d14:	subs	r5, r0, #0
   50d18:	beq	50cd0 <fputs@plt+0x3fbe0>
   50d1c:	mov	r0, r5
   50d20:	add	sp, sp, #36	; 0x24
   50d24:	ldrd	r4, [sp]
   50d28:	ldrd	r6, [sp, #8]
   50d2c:	ldrd	r8, [sp, #16]
   50d30:	add	sp, sp, #24
   50d34:	pop	{pc}		; (ldr pc, [sp], #4)
   50d38:	mov	r1, r6
   50d3c:	mov	r0, r7
   50d40:	bl	1e85c <fputs@plt+0xd76c>
   50d44:	cmp	r0, #0
   50d48:	mov	r1, r0
   50d4c:	str	r0, [sp, #4]
   50d50:	bne	50cdc <fputs@plt+0x3fbec>
   50d54:	mov	r2, r6
   50d58:	mov	r0, r7
   50d5c:	bl	50850 <fputs@plt+0x3f760>
   50d60:	mov	r5, r0
   50d64:	b	50c78 <fputs@plt+0x3fb88>
   50d68:	mov	r5, #0
   50d6c:	b	50d1c <fputs@plt+0x3fc2c>
   50d70:	movw	r0, #61826	; 0xf182
   50d74:	bl	36834 <fputs@plt+0x25744>
   50d78:	mov	r5, r0
   50d7c:	b	50d1c <fputs@plt+0x3fc2c>
   50d80:	movw	r0, #61810	; 0xf172
   50d84:	bl	36834 <fputs@plt+0x25744>
   50d88:	mov	r5, r0
   50d8c:	b	50d1c <fputs@plt+0x3fc2c>
   50d90:	mov	r3, r0
   50d94:	str	r4, [sp, #-8]!
   50d98:	mov	r4, r1
   50d9c:	mov	r1, r0
   50da0:	ldr	r0, [r0, #52]	; 0x34
   50da4:	ldr	r2, [r3, #84]	; 0x54
   50da8:	str	lr, [sp, #4]
   50dac:	bl	50850 <fputs@plt+0x3f760>
   50db0:	str	r0, [r4]
   50db4:	ldr	r4, [sp]
   50db8:	add	sp, sp, #4
   50dbc:	pop	{pc}		; (ldr pc, [sp], #4)
   50dc0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   50dc4:	mov	r5, r2
   50dc8:	strd	r6, [sp, #8]
   50dcc:	strd	r8, [sp, #16]
   50dd0:	strd	sl, [sp, #24]
   50dd4:	str	lr, [sp, #32]
   50dd8:	sub	sp, sp, #28
   50ddc:	ldr	r6, [sp, #72]	; 0x48
   50de0:	ldr	r2, [r6]
   50de4:	cmp	r2, #0
   50de8:	bne	50e4c <fputs@plt+0x3fd5c>
   50dec:	ldrb	r8, [r0, #1]
   50df0:	mov	r4, r0
   50df4:	mov	r7, r1
   50df8:	cmp	r8, #0
   50dfc:	beq	50e68 <fputs@plt+0x3fd78>
   50e00:	ldr	r2, [sp, #64]	; 0x40
   50e04:	cmp	r2, #0
   50e08:	beq	50e20 <fputs@plt+0x3fd30>
   50e0c:	ldr	r0, [sp, #64]	; 0x40
   50e10:	mov	r1, r5
   50e14:	mov	r2, r3
   50e18:	mov	r5, r0
   50e1c:	bl	10f58 <memcpy@plt>
   50e20:	ldr	r3, [sp, #68]	; 0x44
   50e24:	cmp	r3, #0
   50e28:	revne	r3, r3
   50e2c:	strne	r3, [r5]
   50e30:	ldrb	r3, [r4, #1]
   50e34:	add	r2, r3, #8
   50e38:	add	r3, r3, #1
   50e3c:	add	r1, r4, r2, lsl #1
   50e40:	strb	r3, [r4, #1]
   50e44:	str	r5, [r4, r2, lsl #2]
   50e48:	strh	r7, [r1, #6]
   50e4c:	add	sp, sp, #28
   50e50:	ldrd	r4, [sp]
   50e54:	ldrd	r6, [sp, #8]
   50e58:	ldrd	r8, [sp, #16]
   50e5c:	ldrd	sl, [sp, #24]
   50e60:	add	sp, sp, #32
   50e64:	pop	{pc}		; (ldr pc, [sp], #4)
   50e68:	ldrh	r2, [r0, #16]
   50e6c:	add	r1, r3, #1
   50e70:	cmp	r1, r2
   50e74:	bge	50e00 <fputs@plt+0x3fd10>
   50e78:	ldr	r0, [r0, #72]	; 0x48
   50e7c:	str	r3, [sp]
   50e80:	bl	49d14 <fputs@plt+0x38c24>
   50e84:	cmp	r0, #0
   50e88:	ldr	r3, [sp]
   50e8c:	bne	51034 <fputs@plt+0x3ff44>
   50e90:	ldrb	r2, [r4, #5]
   50e94:	str	r0, [sp, #20]
   50e98:	ldr	r9, [r4, #56]	; 0x38
   50e9c:	ldrh	r1, [r4, #14]
   50ea0:	add	ip, r2, #5
   50ea4:	add	lr, r2, #6
   50ea8:	ldrh	r0, [r4, #18]
   50eac:	stmib	sp, {ip, lr}
   50eb0:	ldrb	fp, [r9, ip]
   50eb4:	ldrb	sl, [r9, lr]
   50eb8:	add	r1, r1, r0, lsl #1
   50ebc:	str	r1, [sp]
   50ec0:	orr	sl, sl, fp, lsl #8
   50ec4:	cmp	r1, sl
   50ec8:	bgt	50ffc <fputs@plt+0x3ff0c>
   50ecc:	add	r2, r9, r2
   50ed0:	ldrb	r1, [r2, #2]
   50ed4:	cmp	r1, #0
   50ed8:	bne	50ee8 <fputs@plt+0x3fdf8>
   50edc:	ldrb	r2, [r2, #1]
   50ee0:	cmp	r2, #0
   50ee4:	beq	50ef8 <fputs@plt+0x3fe08>
   50ee8:	ldr	r2, [sp]
   50eec:	add	r2, r2, #1
   50ef0:	cmp	r2, sl
   50ef4:	blt	5107c <fputs@plt+0x3ff8c>
   50ef8:	ldr	r2, [sp]
   50efc:	add	r2, r2, #2
   50f00:	add	r2, r2, r3
   50f04:	cmp	sl, r2
   50f08:	blt	5103c <fputs@plt+0x3ff4c>
   50f0c:	ldr	r2, [sp, #4]
   50f10:	sub	fp, sl, r3
   50f14:	ubfx	r8, fp, #8, #8
   50f18:	uxtb	sl, fp
   50f1c:	add	fp, r9, fp
   50f20:	strb	r8, [r9, r2]
   50f24:	ldr	r2, [sp, #8]
   50f28:	strb	sl, [r9, r2]
   50f2c:	ldrh	ip, [r4, #16]
   50f30:	mov	r2, r3
   50f34:	mov	r1, r5
   50f38:	mov	r0, fp
   50f3c:	sub	r3, ip, r3
   50f40:	sub	r3, r3, #2
   50f44:	strh	r3, [r4, #16]
   50f48:	bl	10f58 <memcpy@plt>
   50f4c:	ldr	r3, [sp, #68]	; 0x44
   50f50:	cmp	r3, #0
   50f54:	revne	r3, r3
   50f58:	strne	r3, [fp]
   50f5c:	ldr	r3, [r4, #64]	; 0x40
   50f60:	ldrh	r2, [r4, #18]
   50f64:	add	fp, r3, r7, lsl #1
   50f68:	str	r3, [sp]
   50f6c:	sub	r2, r2, r7
   50f70:	mov	r1, fp
   50f74:	lsl	r2, r2, #1
   50f78:	add	r0, fp, #2
   50f7c:	bl	11030 <memmove@plt>
   50f80:	ldr	r3, [sp]
   50f84:	strb	r8, [r3, r7, lsl #1]
   50f88:	strb	sl, [fp, #1]
   50f8c:	ldrh	r3, [r4, #18]
   50f90:	ldrb	r2, [r4, #5]
   50f94:	add	r3, r3, #1
   50f98:	add	r2, r2, #4
   50f9c:	strh	r3, [r4, #18]
   50fa0:	ldrb	r3, [r9, r2]
   50fa4:	add	r3, r3, #1
   50fa8:	uxtb	r3, r3
   50fac:	cmp	r3, #0
   50fb0:	strb	r3, [r9, r2]
   50fb4:	bne	50fcc <fputs@plt+0x3fedc>
   50fb8:	ldrb	r3, [r4, #5]
   50fbc:	add	r3, r3, #3
   50fc0:	ldrb	r2, [r9, r3]
   50fc4:	add	r2, r2, #1
   50fc8:	strb	r2, [r9, r3]
   50fcc:	ldr	r3, [r4, #52]	; 0x34
   50fd0:	ldrb	r3, [r3, #17]
   50fd4:	cmp	r3, #0
   50fd8:	beq	50e4c <fputs@plt+0x3fd5c>
   50fdc:	ldr	r3, [r6]
   50fe0:	cmp	r3, #0
   50fe4:	bne	50e4c <fputs@plt+0x3fd5c>
   50fe8:	mov	r2, r6
   50fec:	mov	r1, r5
   50ff0:	mov	r0, r4
   50ff4:	bl	4fe70 <fputs@plt+0x3ed80>
   50ff8:	b	50e4c <fputs@plt+0x3fd5c>
   50ffc:	cmp	sl, #0
   51000:	bne	51014 <fputs@plt+0x3ff24>
   51004:	ldr	r1, [r4, #52]	; 0x34
   51008:	ldr	sl, [r1, #36]	; 0x24
   5100c:	cmp	sl, #65536	; 0x10000
   51010:	beq	50ecc <fputs@plt+0x3fddc>
   51014:	movw	r0, #57308	; 0xdfdc
   51018:	str	r3, [sp]
   5101c:	bl	36834 <fputs@plt+0x25744>
   51020:	cmp	r0, #0
   51024:	ldr	r3, [sp]
   51028:	moveq	sl, r0
   5102c:	moveq	fp, r9
   51030:	beq	50f2c <fputs@plt+0x3fe3c>
   51034:	str	r0, [r6]
   51038:	b	50e4c <fputs@plt+0x3fd5c>
   5103c:	mov	r0, r4
   51040:	str	r3, [sp]
   51044:	bl	374d8 <fputs@plt+0x263e8>
   51048:	cmp	r0, #0
   5104c:	str	r0, [sp, #20]
   51050:	bne	51034 <fputs@plt+0x3ff44>
   51054:	ldr	r3, [sp, #4]
   51058:	ldrb	r2, [r9, r3]
   5105c:	ldr	r3, [sp, #8]
   51060:	ldrb	sl, [r9, r3]
   51064:	ldr	r3, [sp]
   51068:	orr	sl, sl, r2, lsl #8
   5106c:	sub	sl, sl, #1
   51070:	uxth	sl, sl
   51074:	add	sl, sl, #1
   51078:	b	50f0c <fputs@plt+0x3fe1c>
   5107c:	mov	r1, r3
   51080:	add	r2, sp, #20
   51084:	str	r3, [sp, #12]
   51088:	mov	r0, r4
   5108c:	bl	37264 <fputs@plt+0x26174>
   51090:	subs	fp, r0, #0
   51094:	ldr	r3, [sp, #12]
   51098:	beq	510ac <fputs@plt+0x3ffbc>
   5109c:	sub	sl, fp, r9
   510a0:	ubfx	r8, sl, #8, #8
   510a4:	uxtb	sl, sl
   510a8:	b	50f2c <fputs@plt+0x3fe3c>
   510ac:	ldr	r0, [sp, #20]
   510b0:	cmp	r0, #0
   510b4:	beq	50ef8 <fputs@plt+0x3fe08>
   510b8:	b	51034 <fputs@plt+0x3ff44>
   510bc:	ldr	r3, [r0, #4]
   510c0:	mov	r1, #0
   510c4:	movw	r2, #43691	; 0xaaab
   510c8:	movt	r2, #43690	; 0xaaaa
   510cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   510d0:	ldr	r3, [r3, #36]	; 0x24
   510d4:	strd	r6, [sp, #8]
   510d8:	strd	r8, [sp, #16]
   510dc:	strd	sl, [sp, #24]
   510e0:	str	lr, [sp, #32]
   510e4:	sub	sp, sp, #364	; 0x16c
   510e8:	ldrsb	r7, [r0, #68]	; 0x44
   510ec:	lsl	r3, r3, #1
   510f0:	str	r0, [sp, #16]
   510f4:	str	r1, [sp, #60]	; 0x3c
   510f8:	umull	r2, r3, r2, r3
   510fc:	add	r1, r7, #30
   51100:	ldr	sl, [r0, r1, lsl #2]
   51104:	lsr	r3, r3, #1
   51108:	str	r3, [sp, #76]	; 0x4c
   5110c:	mov	r9, sl
   51110:	mov	sl, r7
   51114:	cmp	sl, #0
   51118:	mov	r5, sl
   5111c:	ldrb	r3, [r9, #1]
   51120:	bne	511ac <fputs@plt+0x400bc>
   51124:	cmp	r3, #0
   51128:	beq	51178 <fputs@plt+0x40088>
   5112c:	ldr	r5, [r9, #52]	; 0x34
   51130:	ldr	r0, [r9, #72]	; 0x48
   51134:	str	sl, [sp, #316]	; 0x13c
   51138:	str	sl, [sp, #336]	; 0x150
   5113c:	bl	49d14 <fputs@plt+0x38c24>
   51140:	cmp	r0, #0
   51144:	str	r0, [sp, #296]	; 0x128
   51148:	beq	514bc <fputs@plt+0x403cc>
   5114c:	ldr	r4, [sp, #316]	; 0x13c
   51150:	mov	r3, #0
   51154:	ldr	r2, [sp, #16]
   51158:	cmp	r4, r3
   5115c:	str	r3, [r2, #124]	; 0x7c
   51160:	beq	51594 <fputs@plt+0x404a4>
   51164:	ldr	r0, [r4, #72]	; 0x48
   51168:	bl	4cd10 <fputs@plt+0x3bc20>
   5116c:	ldr	r5, [sp, #296]	; 0x128
   51170:	cmp	r5, #0
   51174:	beq	51b44 <fputs@plt+0x40a54>
   51178:	ldr	r3, [sp, #60]	; 0x3c
   5117c:	cmp	r3, #0
   51180:	beq	5118c <fputs@plt+0x4009c>
   51184:	mov	r0, r3
   51188:	bl	1ac90 <fputs@plt+0x9ba0>
   5118c:	mov	r0, r5
   51190:	add	sp, sp, #364	; 0x16c
   51194:	ldrd	r4, [sp]
   51198:	ldrd	r6, [sp, #8]
   5119c:	ldrd	r8, [sp, #16]
   511a0:	ldrd	sl, [sp, #24]
   511a4:	add	sp, sp, #32
   511a8:	pop	{pc}		; (ldr pc, [sp], #4)
   511ac:	cmp	r3, #0
   511b0:	bne	511c4 <fputs@plt+0x400d4>
   511b4:	ldrh	r2, [r9, #16]
   511b8:	ldr	r1, [sp, #76]	; 0x4c
   511bc:	cmp	r2, r1
   511c0:	ble	520d4 <fputs@plt+0x40fe4>
   511c4:	ldr	r1, [sp, #16]
   511c8:	add	r2, sl, #29
   511cc:	ldr	fp, [r1, r2, lsl #2]
   511d0:	add	r3, r1, sl, lsl #1
   511d4:	ldrh	r4, [r3, #78]	; 0x4e
   511d8:	ldr	r0, [fp, #72]	; 0x48
   511dc:	bl	49d14 <fputs@plt+0x38c24>
   511e0:	subs	r3, r0, #0
   511e4:	str	r3, [sp, #48]	; 0x30
   511e8:	beq	51214 <fputs@plt+0x40124>
   511ec:	mov	r3, #0
   511f0:	ldr	r0, [r9, #72]	; 0x48
   511f4:	strb	r3, [r9, #1]
   511f8:	ldr	r5, [sp, #48]	; 0x30
   511fc:	bl	4cd10 <fputs@plt+0x3bc20>
   51200:	ldr	r2, [sp, #16]
   51204:	ldrb	r3, [r2, #68]	; 0x44
   51208:	sub	r3, r3, #1
   5120c:	strb	r3, [r2, #68]	; 0x44
   51210:	b	51178 <fputs@plt+0x40088>
   51214:	ldrb	r3, [r9, #3]
   51218:	cmp	r3, #0
   5121c:	beq	5122c <fputs@plt+0x4013c>
   51220:	ldrb	r6, [r9, #1]
   51224:	cmp	r6, #1
   51228:	beq	5198c <fputs@plt+0x4089c>
   5122c:	ldr	r5, [sp, #16]
   51230:	ldr	r3, [r5, #4]
   51234:	ldr	r0, [r3, #32]
   51238:	bl	27004 <fputs@plt+0x15f14>
   5123c:	ldrb	r2, [r5, #67]	; 0x43
   51240:	mov	r3, #0
   51244:	subs	r1, r0, #0
   51248:	str	r1, [sp, #32]
   5124c:	str	r3, [sp, #136]	; 0x88
   51250:	str	r3, [sp, #144]	; 0x90
   51254:	and	ip, r2, #1
   51258:	ldr	r2, [fp, #52]	; 0x34
   5125c:	str	r2, [sp, #64]	; 0x40
   51260:	str	ip, [sp, #92]	; 0x5c
   51264:	strb	r3, [sp, #148]	; 0x94
   51268:	str	r3, [sp, #200]	; 0xc8
   5126c:	str	r3, [sp, #208]	; 0xd0
   51270:	beq	51ccc <fputs@plt+0x40bdc>
   51274:	ldrb	r2, [fp, #1]
   51278:	ldrh	r0, [fp, #18]
   5127c:	add	r1, r2, r0
   51280:	cmp	r1, #1
   51284:	ble	5196c <fputs@plt+0x4087c>
   51288:	subs	r3, r4, #0
   5128c:	str	r3, [sp, #36]	; 0x24
   51290:	rsb	r3, ip, #2
   51294:	str	r3, [sp, #52]	; 0x34
   51298:	beq	512bc <fputs@plt+0x401cc>
   5129c:	ldr	r3, [sp, #36]	; 0x24
   512a0:	cmp	r3, r1
   512a4:	beq	51cd4 <fputs@plt+0x40be4>
   512a8:	ldr	r3, [sp, #36]	; 0x24
   512ac:	ldr	r1, [sp, #52]	; 0x34
   512b0:	sub	r3, r3, #1
   512b4:	str	r3, [sp, #36]	; 0x24
   512b8:	add	r3, r3, r1
   512bc:	sub	r2, r3, r2
   512c0:	cmp	r0, r2
   512c4:	ldr	r0, [fp, #56]	; 0x38
   512c8:	beq	5271c <fputs@plt+0x4162c>
   512cc:	ldr	r1, [fp, #64]	; 0x40
   512d0:	lsl	r2, r2, #1
   512d4:	ldrh	r3, [fp, #20]
   512d8:	ldrh	r2, [r1, r2]
   512dc:	rev16	r2, r2
   512e0:	and	r3, r3, r2
   512e4:	add	r3, r0, r3
   512e8:	str	r3, [sp, #68]	; 0x44
   512ec:	ldr	r5, [sp, #52]	; 0x34
   512f0:	add	r2, sp, #152	; 0x98
   512f4:	add	r0, sp, #172	; 0xac
   512f8:	mov	ip, #0
   512fc:	ldr	r3, [sp, #68]	; 0x44
   51300:	str	ip, [sp, #20]
   51304:	str	r0, [sp, #44]	; 0x2c
   51308:	str	r9, [sp, #56]	; 0x38
   5130c:	str	r2, [sp, #72]	; 0x48
   51310:	ldr	r1, [r3]
   51314:	lsl	r3, r5, #2
   51318:	str	sl, [sp, #80]	; 0x50
   5131c:	add	r6, r2, r3
   51320:	add	r8, r0, r3
   51324:	ldr	r9, [sp, #64]	; 0x40
   51328:	str	r3, [sp, #96]	; 0x60
   5132c:	add	r3, sp, #276	; 0x114
   51330:	rev	r1, r1
   51334:	str	r3, [sp, #28]
   51338:	add	r3, sp, #136	; 0x88
   5133c:	str	r3, [sp, #40]	; 0x28
   51340:	str	r1, [sp, #140]	; 0x8c
   51344:	b	51410 <fputs@plt+0x40320>
   51348:	sub	r1, r7, r1
   5134c:	ldrh	lr, [fp, #20]
   51350:	mov	r0, fp
   51354:	lsl	r1, r1, #1
   51358:	ldr	ip, [fp, #64]	; 0x40
   5135c:	ldr	r4, [fp, #56]	; 0x38
   51360:	ldrh	r1, [ip, r1]
   51364:	rev16	r1, r1
   51368:	and	r1, r1, lr
   5136c:	add	r4, r4, r1
   51370:	ldr	ip, [r4]
   51374:	mov	r1, r4
   51378:	str	r4, [r6, #-4]
   5137c:	rev	ip, ip
   51380:	str	ip, [sp, #140]	; 0x8c
   51384:	blx	r3
   51388:	ldrh	r1, [r9, #22]
   5138c:	mov	r3, r0
   51390:	ldr	r2, [sp, #28]
   51394:	tst	r1, #4
   51398:	str	r0, [r2, r5, lsl #2]
   5139c:	beq	513e4 <fputs@plt+0x402f4>
   513a0:	ldr	r0, [fp, #56]	; 0x38
   513a4:	ldr	r1, [r9, #36]	; 0x24
   513a8:	sub	r0, r4, r0
   513ac:	add	ip, r3, r0
   513b0:	cmp	ip, r1
   513b4:	bgt	51c30 <fputs@plt+0x40b40>
   513b8:	ldr	sl, [sp, #32]
   513bc:	mov	r2, r3
   513c0:	mov	r1, r4
   513c4:	str	r3, [sp, #24]
   513c8:	add	r0, sl, r0
   513cc:	bl	10f58 <memcpy@plt>
   513d0:	ldr	r2, [fp, #56]	; 0x38
   513d4:	ldr	r3, [sp, #24]
   513d8:	sub	r4, r4, r2
   513dc:	add	r4, sl, r4
   513e0:	str	r4, [r6, #-4]
   513e4:	ldr	r2, [sp, #136]	; 0x88
   513e8:	cmp	r2, #0
   513ec:	bne	51408 <fputs@plt+0x40318>
   513f0:	ldrb	r1, [fp, #1]
   513f4:	mov	r2, r3
   513f8:	mov	r0, fp
   513fc:	ldr	r3, [sp, #40]	; 0x28
   51400:	sub	r1, r7, r1
   51404:	bl	37114 <fputs@plt+0x26024>
   51408:	ldr	r1, [sp, #140]	; 0x8c
   5140c:	sub	r6, r6, #4
   51410:	mov	r3, #0
   51414:	lsl	ip, r5, #2
   51418:	mov	r0, r9
   5141c:	mov	r2, r8
   51420:	str	r3, [sp]
   51424:	str	ip, [sp, #24]
   51428:	bl	4d5e0 <fputs@plt+0x3c4f0>
   5142c:	cmp	r0, #0
   51430:	mov	sl, r0
   51434:	str	r0, [sp, #136]	; 0x88
   51438:	bne	5159c <fputs@plt+0x404ac>
   5143c:	ldr	r1, [r8], #-4
   51440:	sub	r5, r5, #1
   51444:	cmn	r5, #1
   51448:	ldr	r2, [sp, #20]
   5144c:	ldrh	r3, [r1, #18]
   51450:	ldrb	r1, [r1, #1]
   51454:	add	r3, r3, #1
   51458:	add	r3, r3, r1
   5145c:	add	r3, r2, r3
   51460:	str	r3, [sp, #20]
   51464:	beq	51688 <fputs@plt+0x40598>
   51468:	ldr	r3, [sp, #36]	; 0x24
   5146c:	ldrh	r0, [fp, #22]
   51470:	ldrb	r1, [fp, #1]
   51474:	add	r7, r3, r5
   51478:	ldr	r3, [fp, #76]	; 0x4c
   5147c:	cmp	r0, r7
   51480:	bne	51348 <fputs@plt+0x40258>
   51484:	cmp	r1, #0
   51488:	beq	51348 <fputs@plt+0x40258>
   5148c:	ldr	lr, [fp, #32]
   51490:	mov	r0, fp
   51494:	ldr	ip, [lr]
   51498:	mov	r1, lr
   5149c:	str	lr, [r6, #-4]
   514a0:	rev	ip, ip
   514a4:	str	ip, [sp, #140]	; 0x8c
   514a8:	blx	r3
   514ac:	ldr	r3, [sp, #28]
   514b0:	str	r0, [r3, r5, lsl #2]
   514b4:	strb	sl, [fp, #1]
   514b8:	b	51408 <fputs@plt+0x40318>
   514bc:	add	r2, sp, #336	; 0x150
   514c0:	add	r1, sp, #316	; 0x13c
   514c4:	ldr	r3, [r9, #84]	; 0x54
   514c8:	mov	r0, r5
   514cc:	str	sl, [sp]
   514d0:	bl	4f4ec <fputs@plt+0x3e3fc>
   514d4:	cmp	r0, #0
   514d8:	str	r0, [sp, #296]	; 0x128
   514dc:	bne	51940 <fputs@plt+0x40850>
   514e0:	add	r4, sp, #296	; 0x128
   514e4:	mov	r0, r9
   514e8:	ldr	r1, [sp, #316]	; 0x13c
   514ec:	mov	r2, r4
   514f0:	bl	50020 <fputs@plt+0x3ef30>
   514f4:	ldrb	r3, [r5, #17]
   514f8:	cmp	r3, #0
   514fc:	bne	51950 <fputs@plt+0x40860>
   51500:	ldr	r3, [sp, #296]	; 0x128
   51504:	ldr	r4, [sp, #316]	; 0x13c
   51508:	cmp	r3, #0
   5150c:	bne	51150 <fputs@plt+0x40060>
   51510:	ldrb	r2, [r9, #1]
   51514:	add	r1, r9, #22
   51518:	add	r0, r4, #22
   5151c:	lsl	r2, r2, #1
   51520:	bl	10f58 <memcpy@plt>
   51524:	ldrb	r2, [r9, #1]
   51528:	add	r1, r9, #32
   5152c:	add	r0, r4, #32
   51530:	lsl	r2, r2, #2
   51534:	bl	10f58 <memcpy@plt>
   51538:	ldrb	r2, [r9, #1]
   5153c:	mov	r0, r9
   51540:	ldr	r3, [r4, #56]	; 0x38
   51544:	strb	r2, [r4, #1]
   51548:	ldrb	r1, [r3]
   5154c:	and	r1, r1, #247	; 0xf7
   51550:	bl	3697c <fputs@plt+0x2588c>
   51554:	ldrb	r1, [r9, #5]
   51558:	ldr	r3, [r9, #56]	; 0x38
   5155c:	ldr	r2, [sp, #336]	; 0x150
   51560:	add	r3, r3, r1
   51564:	rev	r2, r2
   51568:	str	r2, [r3, #8]
   5156c:	ldr	r3, [sp, #16]
   51570:	ldr	r9, [sp, #316]	; 0x13c
   51574:	str	r9, [r3, #124]	; 0x7c
   51578:	ldr	r2, [sp, #16]
   5157c:	mov	r3, #0
   51580:	mov	r1, #1
   51584:	mov	sl, #1
   51588:	strb	r1, [r2, #68]	; 0x44
   5158c:	str	r3, [r2, #80]	; 0x50
   51590:	b	51114 <fputs@plt+0x40024>
   51594:	ldr	r5, [sp, #296]	; 0x128
   51598:	b	51178 <fputs@plt+0x40088>
   5159c:	add	r2, r5, #1
   515a0:	mov	r1, #0
   515a4:	ldr	r0, [sp, #44]	; 0x2c
   515a8:	lsl	r2, r2, #2
   515ac:	ldr	r3, [sp, #52]	; 0x34
   515b0:	ldr	r9, [sp, #56]	; 0x38
   515b4:	add	r3, r3, #1
   515b8:	str	r3, [sp, #20]
   515bc:	bl	10ebc <memset@plt>
   515c0:	ldr	r0, [sp, #208]	; 0xd0
   515c4:	mov	r3, #0
   515c8:	str	r3, [sp, #40]	; 0x28
   515cc:	ldr	r4, [sp, #44]	; 0x2c
   515d0:	bl	197b0 <fputs@plt+0x86c0>
   515d4:	ldr	r6, [sp, #20]
   515d8:	ldr	r5, [sp, #48]	; 0x30
   515dc:	add	r5, r5, #1
   515e0:	ldr	r3, [r4], #4
   515e4:	cmp	r3, #0
   515e8:	beq	515f4 <fputs@plt+0x40504>
   515ec:	ldr	r0, [r3, #72]	; 0x48
   515f0:	bl	4cd10 <fputs@plt+0x3bc20>
   515f4:	cmp	r5, r6
   515f8:	bne	515dc <fputs@plt+0x404ec>
   515fc:	ldr	r3, [sp, #40]	; 0x28
   51600:	cmp	r3, #0
   51604:	beq	51630 <fputs@plt+0x40540>
   51608:	ldr	r3, [sp, #40]	; 0x28
   5160c:	add	r4, sp, #216	; 0xd8
   51610:	add	r5, r4, r3, lsl #2
   51614:	ldr	r3, [r4], #4
   51618:	cmp	r3, #0
   5161c:	beq	51628 <fputs@plt+0x40538>
   51620:	ldr	r0, [r3, #72]	; 0x48
   51624:	bl	4cd10 <fputs@plt+0x3bc20>
   51628:	cmp	r5, r4
   5162c:	bne	51614 <fputs@plt+0x40524>
   51630:	ldr	r5, [sp, #136]	; 0x88
   51634:	ldr	r3, [sp, #32]
   51638:	ldr	r0, [sp, #60]	; 0x3c
   5163c:	str	r3, [sp, #60]	; 0x3c
   51640:	cmp	r0, #0
   51644:	beq	5164c <fputs@plt+0x4055c>
   51648:	bl	1ac90 <fputs@plt+0x9ba0>
   5164c:	mov	r3, #0
   51650:	ldr	r0, [r9, #72]	; 0x48
   51654:	strb	r3, [r9, #1]
   51658:	bl	4cd10 <fputs@plt+0x3bc20>
   5165c:	ldr	r2, [sp, #16]
   51660:	cmp	r5, #0
   51664:	ldrb	r3, [r2, #68]	; 0x44
   51668:	sub	r3, r3, #1
   5166c:	sxtb	sl, r3
   51670:	strb	sl, [r2, #68]	; 0x44
   51674:	bne	51178 <fputs@plt+0x40088>
   51678:	ldr	r2, [sp, #16]
   5167c:	add	r3, sl, #30
   51680:	ldr	r9, [r2, r3, lsl #2]
   51684:	b	51114 <fputs@plt+0x40024>
   51688:	ldr	r3, [sp, #20]
   5168c:	str	sl, [sp, #40]	; 0x28
   51690:	ldr	r9, [sp, #56]	; 0x38
   51694:	ldr	sl, [sp, #80]	; 0x50
   51698:	add	r2, r3, #3
   5169c:	ldr	r3, [sp, #64]	; 0x40
   516a0:	bic	r6, r2, #3
   516a4:	lsl	r4, r6, #1
   516a8:	add	r0, r4, r6
   516ac:	ldr	r3, [r3, #32]
   516b0:	add	r0, r3, r0, lsl #1
   516b4:	bl	27c08 <fputs@plt+0x16b18>
   516b8:	cmp	r0, #0
   516bc:	str	r0, [sp, #208]	; 0xd0
   516c0:	beq	520bc <fputs@plt+0x40fcc>
   516c4:	add	r3, r0, r6, lsl #2
   516c8:	ldr	r7, [sp, #40]	; 0x28
   516cc:	str	r9, [sp, #84]	; 0x54
   516d0:	ldr	r2, [sp, #52]	; 0x34
   516d4:	str	fp, [sp, #100]	; 0x64
   516d8:	ldr	r5, [sp, #172]	; 0xac
   516dc:	str	r3, [sp, #212]	; 0xd4
   516e0:	mov	r8, r7
   516e4:	str	sl, [sp, #104]	; 0x68
   516e8:	add	r1, r2, #1
   516ec:	mov	fp, r2
   516f0:	str	r1, [sp, #20]
   516f4:	add	r1, r3, r4
   516f8:	add	r3, sp, #256	; 0x100
   516fc:	mov	r4, r5
   51700:	str	r3, [sp, #24]
   51704:	add	r3, sp, #276	; 0x114
   51708:	str	r5, [sp, #204]	; 0xcc
   5170c:	str	r1, [sp, #56]	; 0x38
   51710:	str	r3, [sp, #80]	; 0x50
   51714:	ldrb	r3, [r5, #4]
   51718:	ldrb	r1, [r5, #3]
   5171c:	lsl	r3, r3, #2
   51720:	str	r1, [sp, #28]
   51724:	str	r3, [sp, #88]	; 0x58
   51728:	ldr	r3, [r4, #56]	; 0x38
   5172c:	ldr	r4, [r5, #56]	; 0x38
   51730:	ldrh	r6, [r5, #14]
   51734:	ldrb	r3, [r3]
   51738:	ldrb	r1, [r4]
   5173c:	add	r6, r4, r6
   51740:	ldrh	ip, [r5, #18]
   51744:	ldrh	r9, [r5, #20]
   51748:	cmp	r1, r3
   5174c:	bne	51c68 <fputs@plt+0x40b78>
   51750:	ldrb	r2, [r5, #1]
   51754:	mov	r1, #0
   51758:	ldr	r0, [sp, #200]	; 0xc8
   5175c:	ldr	r3, [sp, #212]	; 0xd4
   51760:	add	r2, r2, ip
   51764:	lsl	r2, r2, #1
   51768:	add	r0, r3, r0, lsl #1
   5176c:	bl	10ebc <memset@plt>
   51770:	ldrb	r3, [r5, #1]
   51774:	cmp	r3, #0
   51778:	bne	5181c <fputs@plt+0x4072c>
   5177c:	ldr	r2, [sp, #200]	; 0xc8
   51780:	ldrh	r3, [r5, #18]
   51784:	ldrh	r1, [r5, #14]
   51788:	add	r1, r1, r3, lsl #1
   5178c:	add	r1, r4, r1
   51790:	cmp	r1, r6
   51794:	bls	517d4 <fputs@plt+0x406e4>
   51798:	ldr	r0, [sp, #208]	; 0xd0
   5179c:	mov	ip, r6
   517a0:	add	r0, r0, r2, lsl #2
   517a4:	ldrh	r3, [ip], #2
   517a8:	rev16	r3, r3
   517ac:	cmp	r1, ip
   517b0:	and	r3, r3, r9
   517b4:	add	r3, r4, r3
   517b8:	str	r3, [r0], #4
   517bc:	bhi	517a4 <fputs@plt+0x406b4>
   517c0:	sub	r1, r1, #1
   517c4:	add	r2, r2, #1
   517c8:	sub	r6, r1, r6
   517cc:	add	r2, r2, r6, lsr #1
   517d0:	str	r2, [sp, #200]	; 0xc8
   517d4:	ldr	r3, [sp, #28]
   517d8:	clz	r6, r3
   517dc:	ldr	r3, [sp, #24]
   517e0:	lsr	r6, r6, #5
   517e4:	str	r2, [r3, r7, lsl #2]
   517e8:	cmp	fp, r7
   517ec:	movle	r3, #0
   517f0:	andgt	r3, r6, #1
   517f4:	cmp	r3, #0
   517f8:	bne	518b4 <fputs@plt+0x407c4>
   517fc:	ldr	r3, [sp, #20]
   51800:	add	r7, r7, #1
   51804:	ldr	r4, [sp, #172]	; 0xac
   51808:	cmp	r7, r3
   5180c:	beq	51b50 <fputs@plt+0x40a60>
   51810:	ldr	r3, [sp, #44]	; 0x2c
   51814:	ldr	r5, [r3, r7, lsl #2]
   51818:	b	51728 <fputs@plt+0x40638>
   5181c:	ldrh	sl, [r5, #22]
   51820:	ldr	r2, [sp, #200]	; 0xc8
   51824:	ldr	r0, [sp, #208]	; 0xd0
   51828:	cmp	sl, #0
   5182c:	beq	51880 <fputs@plt+0x40790>
   51830:	lsl	r3, sl, #1
   51834:	sub	r1, r6, #2
   51838:	add	ip, r0, r2, lsl #2
   5183c:	sub	lr, r3, #2
   51840:	add	lr, r6, lr
   51844:	str	r3, [sp, #52]	; 0x34
   51848:	ldrh	r3, [r1, #2]!
   5184c:	rev16	r3, r3
   51850:	cmp	lr, r1
   51854:	and	r3, r3, r9
   51858:	add	r3, r4, r3
   5185c:	str	r3, [ip], #4
   51860:	bne	51848 <fputs@plt+0x40758>
   51864:	ldr	r3, [sp, #52]	; 0x34
   51868:	add	r2, sl, r2
   5186c:	str	r2, [sp, #200]	; 0xc8
   51870:	add	r6, r6, r3
   51874:	ldrb	r3, [r5, #1]
   51878:	cmp	r3, #0
   5187c:	beq	51780 <fputs@plt+0x40690>
   51880:	add	r0, r0, r2, lsl #2
   51884:	add	lr, r2, #1
   51888:	add	r1, r5, #32
   5188c:	mov	r3, #0
   51890:	ldr	ip, [r1], #4
   51894:	add	r2, lr, r3
   51898:	add	r3, r3, #1
   5189c:	str	ip, [r0], #4
   518a0:	ldrb	ip, [r5, #1]
   518a4:	cmp	r3, ip
   518a8:	blt	51890 <fputs@plt+0x407a0>
   518ac:	str	r2, [sp, #200]	; 0xc8
   518b0:	b	51780 <fputs@plt+0x40690>
   518b4:	ldr	r3, [sp, #80]	; 0x50
   518b8:	ldr	lr, [sp, #212]	; 0xd4
   518bc:	ldr	ip, [r3, r7, lsl #2]
   518c0:	lsl	r3, r2, #1
   518c4:	ldr	r2, [sp, #56]	; 0x38
   518c8:	strh	ip, [lr, r3]
   518cc:	add	r4, r2, r8
   518d0:	ldr	r2, [sp, #72]	; 0x48
   518d4:	mov	r0, r4
   518d8:	ldr	r1, [r2, r7, lsl #2]
   518dc:	uxth	r2, ip
   518e0:	add	r8, r8, r2
   518e4:	bl	10f58 <memcpy@plt>
   518e8:	ldr	r9, [sp, #88]	; 0x58
   518ec:	ldr	r3, [sp, #200]	; 0xc8
   518f0:	ldr	r0, [sp, #212]	; 0xd4
   518f4:	add	lr, r4, r9
   518f8:	ldr	ip, [sp, #208]	; 0xd0
   518fc:	lsl	r1, r3, #1
   51900:	ldrh	r2, [r0, r1]
   51904:	str	lr, [ip, r3, lsl #2]
   51908:	sub	r2, r2, r9
   5190c:	uxth	r2, r2
   51910:	strh	r2, [r0, r1]
   51914:	ldrb	r1, [r5, #4]
   51918:	cmp	r1, #0
   5191c:	bne	51c80 <fputs@plt+0x40b90>
   51920:	ldr	r3, [r5, #56]	; 0x38
   51924:	ldr	r2, [sp, #88]	; 0x58
   51928:	ldr	r3, [r3, #8]
   5192c:	str	r3, [r4, r2]
   51930:	ldr	r3, [sp, #200]	; 0xc8
   51934:	add	r3, r3, #1
   51938:	str	r3, [sp, #200]	; 0xc8
   5193c:	b	517fc <fputs@plt+0x4070c>
   51940:	ldrb	r3, [r5, #17]
   51944:	cmp	r3, #0
   51948:	addne	r4, sp, #296	; 0x128
   5194c:	beq	5114c <fputs@plt+0x4005c>
   51950:	mov	r0, r5
   51954:	mov	r2, #5
   51958:	ldr	r3, [r9, #84]	; 0x54
   5195c:	str	r4, [sp]
   51960:	ldr	r1, [sp, #336]	; 0x150
   51964:	bl	4fd20 <fputs@plt+0x3ec30>
   51968:	b	51500 <fputs@plt+0x40410>
   5196c:	ldr	r0, [fp, #56]	; 0x38
   51970:	str	r3, [sp, #36]	; 0x24
   51974:	ldrb	r3, [fp, #5]
   51978:	str	r1, [sp, #52]	; 0x34
   5197c:	add	r3, r3, #8
   51980:	add	r3, r0, r3
   51984:	str	r3, [sp, #68]	; 0x44
   51988:	b	512ec <fputs@plt+0x401fc>
   5198c:	ldrh	r2, [r9, #18]
   51990:	ldrh	r3, [r9, #22]
   51994:	cmp	r3, r2
   51998:	bne	5122c <fputs@plt+0x4013c>
   5199c:	ldr	r2, [fp, #84]	; 0x54
   519a0:	cmp	r2, #1
   519a4:	beq	5122c <fputs@plt+0x4013c>
   519a8:	ldrh	r2, [fp, #18]
   519ac:	cmp	r2, r4
   519b0:	bne	5122c <fputs@plt+0x4013c>
   519b4:	cmp	r3, #0
   519b8:	beq	52288 <fputs@plt+0x41198>
   519bc:	ldr	r0, [sp, #48]	; 0x30
   519c0:	add	r2, sp, #316	; 0x13c
   519c4:	add	r1, sp, #276	; 0x114
   519c8:	ldr	r7, [r9, #52]	; 0x34
   519cc:	mov	r3, r0
   519d0:	str	r0, [sp]
   519d4:	mov	r0, r7
   519d8:	bl	4f4ec <fputs@plt+0x3e3fc>
   519dc:	cmp	r0, #0
   519e0:	mov	r5, r0
   519e4:	str	r0, [sp, #296]	; 0x128
   519e8:	bne	5164c <fputs@plt+0x4055c>
   519ec:	ldr	r1, [r9, #32]
   519f0:	mov	r0, r9
   519f4:	ldr	r3, [r9, #76]	; 0x4c
   519f8:	str	r1, [sp, #336]	; 0x150
   519fc:	blx	r3
   51a00:	add	r3, sp, #256	; 0x100
   51a04:	mov	r1, #13
   51a08:	strh	r0, [r3]
   51a0c:	ldr	r0, [sp, #276]	; 0x114
   51a10:	bl	3697c <fputs@plt+0x2588c>
   51a14:	mov	r1, r6
   51a18:	add	r3, sp, #256	; 0x100
   51a1c:	ldr	r0, [sp, #276]	; 0x114
   51a20:	add	r2, sp, #336	; 0x150
   51a24:	bl	37760 <fputs@plt+0x26670>
   51a28:	cmp	r0, #0
   51a2c:	mov	r5, r0
   51a30:	str	r0, [sp, #296]	; 0x128
   51a34:	bne	5164c <fputs@plt+0x4055c>
   51a38:	ldr	r2, [sp, #276]	; 0x114
   51a3c:	add	r1, sp, #256	; 0x100
   51a40:	mvn	r3, #1
   51a44:	ldrh	ip, [r1]
   51a48:	ldr	r1, [r7, #36]	; 0x24
   51a4c:	ldrh	r0, [r2, #14]
   51a50:	sub	r3, r3, ip
   51a54:	sub	r3, r3, r0
   51a58:	add	r3, r3, r1
   51a5c:	strh	r3, [r2, #16]
   51a60:	ldrb	r3, [r7, #17]
   51a64:	cmp	r3, #0
   51a68:	addeq	r4, sp, #296	; 0x128
   51a6c:	bne	52368 <fputs@plt+0x41278>
   51a70:	ldrh	r3, [r9, #18]
   51a74:	ldr	r1, [r9, #64]	; 0x40
   51a78:	ldrh	r2, [r9, #20]
   51a7c:	add	r1, r1, r3, lsl #1
   51a80:	ldr	r3, [r9, #56]	; 0x38
   51a84:	ldrh	r1, [r1, #-2]
   51a88:	rev16	r1, r1
   51a8c:	and	r2, r2, r1
   51a90:	add	r3, r3, r2
   51a94:	add	ip, r3, #9
   51a98:	b	51aa0 <fputs@plt+0x409b0>
   51a9c:	mov	r3, r2
   51aa0:	add	r2, r3, #1
   51aa4:	cmp	ip, r2
   51aa8:	str	r2, [sp, #336]	; 0x150
   51aac:	movls	r1, #0
   51ab0:	movhi	r1, #1
   51ab4:	ldrb	r0, [r2, #-1]
   51ab8:	ands	r1, r1, r0, lsr #7
   51abc:	bne	51a9c <fputs@plt+0x409ac>
   51ac0:	add	r3, r3, #10
   51ac4:	add	ip, sp, #188	; 0xbc
   51ac8:	add	r2, r2, #1
   51acc:	str	r2, [sp, #336]	; 0x150
   51ad0:	ldrb	r1, [r2, #-1]
   51ad4:	lsr	r0, r1, #7
   51ad8:	strb	r1, [ip], #1
   51adc:	cmp	r3, r2
   51ae0:	movls	r0, #0
   51ae4:	andhi	r0, r0, #1
   51ae8:	cmp	r0, #0
   51aec:	bne	51ac8 <fputs@plt+0x409d8>
   51af0:	add	r2, sp, #184	; 0xb8
   51af4:	ldrh	r1, [fp, #18]
   51af8:	sub	r3, ip, r2
   51afc:	str	r4, [sp, #8]
   51b00:	ldr	ip, [r9, #84]	; 0x54
   51b04:	stm	sp, {r0, ip}
   51b08:	mov	r0, fp
   51b0c:	bl	50dc0 <fputs@plt+0x3fcd0>
   51b10:	ldrb	r1, [fp, #5]
   51b14:	ldr	r3, [fp, #56]	; 0x38
   51b18:	ldr	r2, [sp, #316]	; 0x13c
   51b1c:	add	r3, r3, r1
   51b20:	rev	r2, r2
   51b24:	str	r2, [r3, #8]
   51b28:	ldr	r3, [sp, #276]	; 0x114
   51b2c:	cmp	r3, #0
   51b30:	beq	51b3c <fputs@plt+0x40a4c>
   51b34:	ldr	r0, [r3, #72]	; 0x48
   51b38:	bl	4cd10 <fputs@plt+0x3bc20>
   51b3c:	ldr	r5, [sp, #296]	; 0x128
   51b40:	b	5164c <fputs@plt+0x4055c>
   51b44:	ldr	r3, [sp, #16]
   51b48:	ldr	r9, [r3, #124]	; 0x7c
   51b4c:	b	51578 <fputs@plt+0x40488>
   51b50:	ldr	r3, [sp, #64]	; 0x40
   51b54:	add	r0, sp, #276	; 0x114
   51b58:	add	r1, sp, #236	; 0xec
   51b5c:	add	r8, sp, #272	; 0x110
   51b60:	ldr	r9, [sp, #84]	; 0x54
   51b64:	ldr	ip, [sp, #96]	; 0x60
   51b68:	ldr	r2, [r3, #36]	; 0x24
   51b6c:	str	r9, [sp, #56]	; 0x38
   51b70:	mov	r9, r1
   51b74:	ldr	r3, [sp, #88]	; 0x58
   51b78:	str	r1, [sp, #108]	; 0x6c
   51b7c:	ldr	fp, [sp, #100]	; 0x64
   51b80:	str	r6, [sp, #120]	; 0x78
   51b84:	ldr	sl, [sp, #104]	; 0x68
   51b88:	sub	r3, r3, #12
   51b8c:	add	r3, r3, r2
   51b90:	str	r0, [sp, #100]	; 0x64
   51b94:	add	r0, r0, ip
   51b98:	ldr	ip, [sp, #24]
   51b9c:	str	r0, [sp, #52]	; 0x34
   51ba0:	add	r0, sp, #176	; 0xb0
   51ba4:	str	fp, [sp, #72]	; 0x48
   51ba8:	mov	fp, r0
   51bac:	str	r3, [sp, #80]	; 0x50
   51bb0:	str	sl, [sp, #84]	; 0x54
   51bb4:	mov	sl, ip
   51bb8:	str	r1, [sp, #124]	; 0x7c
   51bbc:	ldrh	r5, [r4, #16]
   51bc0:	ldr	r3, [sp, #80]	; 0x50
   51bc4:	sub	r5, r3, r5
   51bc8:	cmp	r5, #0
   51bcc:	str	r5, [r8, #4]!
   51bd0:	blt	52024 <fputs@plt+0x40f34>
   51bd4:	ldrb	r3, [r4, #1]
   51bd8:	cmp	r3, #0
   51bdc:	addne	r7, r4, #32
   51be0:	movne	r6, #0
   51be4:	beq	51c14 <fputs@plt+0x40b24>
   51be8:	mov	r0, r4
   51bec:	ldr	r1, [r7], #4
   51bf0:	add	r6, r6, #1
   51bf4:	ldr	r3, [r4, #76]	; 0x4c
   51bf8:	blx	r3
   51bfc:	ldrb	r3, [r4, #1]
   51c00:	add	r0, r0, #2
   51c04:	add	r5, r5, r0
   51c08:	str	r5, [r8]
   51c0c:	cmp	r6, r3
   51c10:	blt	51be8 <fputs@plt+0x40af8>
   51c14:	ldr	r2, [sp, #52]	; 0x34
   51c18:	ldr	r3, [sl], #4
   51c1c:	cmp	r2, r8
   51c20:	str	r3, [r9], #4
   51c24:	beq	51cf0 <fputs@plt+0x40c00>
   51c28:	ldr	r4, [fp], #4
   51c2c:	b	51bbc <fputs@plt+0x40acc>
   51c30:	ldr	r3, [sp, #52]	; 0x34
   51c34:	movw	r0, #62916	; 0xf5c4
   51c38:	str	sl, [sp, #40]	; 0x28
   51c3c:	ldr	r9, [sp, #56]	; 0x38
   51c40:	add	r3, r3, #1
   51c44:	str	r3, [sp, #20]
   51c48:	bl	36834 <fputs@plt+0x25744>
   51c4c:	mov	r1, #0
   51c50:	str	r0, [sp, #136]	; 0x88
   51c54:	ldr	r2, [sp, #24]
   51c58:	ldr	r0, [sp, #44]	; 0x2c
   51c5c:	bl	10ebc <memset@plt>
   51c60:	ldr	r0, [sp, #208]	; 0xd0
   51c64:	b	515cc <fputs@plt+0x404dc>
   51c68:	movw	r0, #62983	; 0xf607
   51c6c:	ldr	r9, [sp, #84]	; 0x54
   51c70:	bl	36834 <fputs@plt+0x25744>
   51c74:	str	r0, [sp, #136]	; 0x88
   51c78:	ldr	r0, [sp, #208]	; 0xd0
   51c7c:	b	515cc <fputs@plt+0x404dc>
   51c80:	cmp	r2, #3
   51c84:	bhi	51934 <fputs@plt+0x40844>
   51c88:	ldr	r3, [sp, #56]	; 0x38
   51c8c:	sub	r8, r8, #1
   51c90:	rsb	lr, r3, #2
   51c94:	add	r1, r3, r8
   51c98:	mov	r3, #0
   51c9c:	add	r8, lr, r1
   51ca0:	strb	r3, [r1, #1]!
   51ca4:	ldr	r3, [sp, #200]	; 0xc8
   51ca8:	ldr	ip, [sp, #212]	; 0xd4
   51cac:	lsl	r0, r3, #1
   51cb0:	ldrh	r2, [ip, r0]
   51cb4:	add	r2, r2, #1
   51cb8:	uxth	r2, r2
   51cbc:	cmp	r2, #3
   51cc0:	strh	r2, [ip, r0]
   51cc4:	bls	51c98 <fputs@plt+0x40ba8>
   51cc8:	b	51934 <fputs@plt+0x40844>
   51ccc:	mov	r5, #7
   51cd0:	b	51634 <fputs@plt+0x40544>
   51cd4:	sub	r3, r3, #2
   51cd8:	ldr	r1, [sp, #52]	; 0x34
   51cdc:	ldr	r2, [sp, #92]	; 0x5c
   51ce0:	ldr	r0, [fp, #56]	; 0x38
   51ce4:	add	r3, r3, r2
   51ce8:	str	r3, [sp, #36]	; 0x24
   51cec:	b	51974 <fputs@plt+0x40884>
   51cf0:	ldr	r3, [sp, #20]
   51cf4:	mov	r2, #2
   51cf8:	mov	r8, #1
   51cfc:	ldr	r9, [sp, #56]	; 0x38
   51d00:	ldr	sl, [sp, #84]	; 0x54
   51d04:	str	r2, [sp, #84]	; 0x54
   51d08:	add	r2, sp, #200	; 0xc8
   51d0c:	ldr	fp, [sp, #72]	; 0x48
   51d10:	str	r2, [sp, #72]	; 0x48
   51d14:	str	r9, [sp, #112]	; 0x70
   51d18:	ldr	r9, [sp, #28]
   51d1c:	str	sl, [sp, #132]	; 0x84
   51d20:	ldr	sl, [sp, #80]	; 0x50
   51d24:	str	fp, [sp, #128]	; 0x80
   51d28:	mov	fp, r3
   51d2c:	ldr	r5, [sp, #100]	; 0x64
   51d30:	ldr	r7, [sp, #108]	; 0x6c
   51d34:	sub	r2, r8, #1
   51d38:	ldr	r3, [r5], #4
   51d3c:	str	r2, [sp, #104]	; 0x68
   51d40:	str	r2, [sp, #116]	; 0x74
   51d44:	cmp	sl, r3
   51d48:	ldrge	r4, [r7]
   51d4c:	bge	51e34 <fputs@plt+0x40d44>
   51d50:	str	r8, [sp, #52]	; 0x34
   51d54:	mov	r8, r7
   51d58:	str	sl, [sp, #56]	; 0x38
   51d5c:	mov	sl, fp
   51d60:	mov	fp, r9
   51d64:	ldr	r3, [sp, #52]	; 0x34
   51d68:	cmp	r3, sl
   51d6c:	blt	51d90 <fputs@plt+0x40ca0>
   51d70:	ldr	r3, [sp, #84]	; 0x54
   51d74:	cmp	r3, #6
   51d78:	mov	sl, r3
   51d7c:	beq	520a4 <fputs@plt+0x40fb4>
   51d80:	ldr	r1, [sp, #200]	; 0xc8
   51d84:	mov	r3, #0
   51d88:	str	r3, [r5]
   51d8c:	str	r1, [r8, #4]
   51d90:	ldr	r7, [r8]
   51d94:	ldr	r1, [sp, #212]	; 0xd4
   51d98:	sub	r4, r7, #1
   51d9c:	lsl	r9, r4, #1
   51da0:	ldrh	r0, [r1, r9]
   51da4:	cmp	r0, #0
   51da8:	bne	51db8 <fputs@plt+0x40cc8>
   51dac:	mov	r1, r4
   51db0:	ldr	r0, [sp, #72]	; 0x48
   51db4:	bl	15ccc <fputs@plt+0x4bdc>
   51db8:	ldr	r6, [r5, #-4]
   51dbc:	add	r0, r0, #2
   51dc0:	cmp	fp, #0
   51dc4:	sub	r6, r6, r0
   51dc8:	str	r6, [r5, #-4]
   51dcc:	bne	51e04 <fputs@plt+0x40d14>
   51dd0:	ldr	r1, [sp, #200]	; 0xc8
   51dd4:	cmp	r7, r1
   51dd8:	movge	r0, fp
   51ddc:	bge	51e04 <fputs@plt+0x40d14>
   51de0:	ldr	r1, [sp, #212]	; 0xd4
   51de4:	add	r9, r1, r9
   51de8:	ldrh	r0, [r9, #2]
   51dec:	cmp	r0, #0
   51df0:	bne	51e00 <fputs@plt+0x40d10>
   51df4:	mov	r1, r7
   51df8:	ldr	r0, [sp, #72]	; 0x48
   51dfc:	bl	15ccc <fputs@plt+0x4bdc>
   51e00:	add	r0, r0, #2
   51e04:	ldr	r1, [r5]
   51e08:	str	r4, [r8]
   51e0c:	ldr	r3, [sp, #56]	; 0x38
   51e10:	add	r0, r1, r0
   51e14:	cmp	r3, r6
   51e18:	str	r0, [r5]
   51e1c:	blt	51d64 <fputs@plt+0x40c74>
   51e20:	mov	r7, r8
   51e24:	ldr	r8, [sp, #52]	; 0x34
   51e28:	mov	r9, fp
   51e2c:	mov	fp, sl
   51e30:	mov	sl, r3
   51e34:	ldr	r2, [sp, #200]	; 0xc8
   51e38:	cmp	r2, r4
   51e3c:	ble	52274 <fputs@plt+0x41184>
   51e40:	str	fp, [sp, #56]	; 0x38
   51e44:	mov	fp, r8
   51e48:	mov	r8, r7
   51e4c:	ldr	r7, [sp, #72]	; 0x48
   51e50:	mov	ip, r2
   51e54:	lsl	r6, r4, #1
   51e58:	mov	r1, r4
   51e5c:	mov	r0, r7
   51e60:	ldr	lr, [sp, #212]	; 0xd4
   51e64:	str	fp, [sp, #52]	; 0x34
   51e68:	ldrh	lr, [lr, r6]
   51e6c:	cmp	lr, #0
   51e70:	bne	51e80 <fputs@plt+0x40d90>
   51e74:	bl	15ccc <fputs@plt+0x4bdc>
   51e78:	ldr	ip, [sp, #200]	; 0xc8
   51e7c:	mov	lr, r0
   51e80:	add	r0, lr, #2
   51e84:	ldr	r1, [r5, #-4]
   51e88:	add	r1, r0, r1
   51e8c:	cmp	sl, r1
   51e90:	blt	5203c <fputs@plt+0x40f4c>
   51e94:	add	r4, r4, #1
   51e98:	cmp	r9, #0
   51e9c:	str	r1, [r5, #-4]
   51ea0:	str	r4, [r8]
   51ea4:	bne	52000 <fputs@plt+0x40f10>
   51ea8:	cmp	r4, ip
   51eac:	blt	51fd4 <fputs@plt+0x40ee4>
   51eb0:	mov	r3, fp
   51eb4:	ldr	r9, [sp, #112]	; 0x70
   51eb8:	ldr	fp, [sp, #128]	; 0x80
   51ebc:	str	r3, [sp, #52]	; 0x34
   51ec0:	ldr	sl, [sp, #132]	; 0x84
   51ec4:	ldr	r3, [sp, #116]	; 0x74
   51ec8:	cmp	r3, #0
   51ecc:	beq	520f0 <fputs@plt+0x41000>
   51ed0:	lsl	r2, r3, #2
   51ed4:	add	r3, sp, #360	; 0x168
   51ed8:	str	r9, [sp, #72]	; 0x48
   51edc:	ldr	r9, [sp, #92]	; 0x5c
   51ee0:	add	r8, sp, #200	; 0xc8
   51ee4:	add	r3, r3, r2
   51ee8:	sub	r1, r2, #4
   51eec:	str	fp, [sp, #84]	; 0x54
   51ef0:	ldr	r5, [r3, #-84]	; 0xffffffac
   51ef4:	str	sl, [sp, #104]	; 0x68
   51ef8:	ldr	r3, [sp, #108]	; 0x6c
   51efc:	add	r3, r3, r1
   51f00:	ldr	r1, [sp, #100]	; 0x64
   51f04:	mov	fp, r3
   51f08:	add	r2, r1, r2
   51f0c:	str	r2, [sp, #56]	; 0x38
   51f10:	ldr	r3, [sp, #56]	; 0x38
   51f14:	ldr	r4, [fp], #-4
   51f18:	ldr	ip, [sp, #212]	; 0xd4
   51f1c:	ldr	sl, [r3, #-4]
   51f20:	ldr	r3, [sp, #28]
   51f24:	sub	r1, r4, r3
   51f28:	sub	r4, r4, #1
   51f2c:	lsl	r6, r1, #1
   51f30:	ldrh	r0, [ip, r6]
   51f34:	cmp	r0, #0
   51f38:	bne	51f7c <fputs@plt+0x40e8c>
   51f3c:	mov	r0, r8
   51f40:	bl	15ccc <fputs@plt+0x4bdc>
   51f44:	ldr	ip, [sp, #212]	; 0xd4
   51f48:	b	51f7c <fputs@plt+0x40e8c>
   51f4c:	ldr	ip, [sp, #212]	; 0xd4
   51f50:	ldrh	r2, [ip, r7]
   51f54:	ldrh	r3, [ip, r6]
   51f58:	add	r2, r2, #2
   51f5c:	sub	sl, sl, r2
   51f60:	add	r3, r3, #2
   51f64:	subs	r2, r4, #1
   51f68:	str	r4, [fp, #4]
   51f6c:	add	r5, r5, r3
   51f70:	sub	r6, r6, #2
   51f74:	bmi	52200 <fputs@plt+0x41110>
   51f78:	mov	r4, r2
   51f7c:	lsl	r7, r4, #1
   51f80:	mov	r1, r4
   51f84:	mov	r0, r8
   51f88:	ldrh	r3, [ip, r7]
   51f8c:	cmp	r3, #0
   51f90:	bne	51f98 <fputs@plt+0x40ea8>
   51f94:	bl	15ccc <fputs@plt+0x4bdc>
   51f98:	cmp	r5, #0
   51f9c:	beq	51f4c <fputs@plt+0x40e5c>
   51fa0:	cmp	r9, #0
   51fa4:	bne	521fc <fputs@plt+0x4110c>
   51fa8:	ldr	ip, [sp, #212]	; 0xd4
   51fac:	ldrh	r2, [ip, r7]
   51fb0:	ldrh	r3, [ip, r6]
   51fb4:	add	r2, r2, #2
   51fb8:	sub	r2, sl, r2
   51fbc:	add	r1, r5, r3
   51fc0:	add	r1, r1, #1
   51fc4:	cmp	r1, r2
   51fc8:	bge	521fc <fputs@plt+0x4110c>
   51fcc:	mov	sl, r2
   51fd0:	b	51f60 <fputs@plt+0x40e70>
   51fd4:	ldr	lr, [sp, #212]	; 0xd4
   51fd8:	mov	r1, r4
   51fdc:	mov	r0, r7
   51fe0:	add	r6, lr, r6
   51fe4:	ldrh	lr, [r6, #2]
   51fe8:	cmp	lr, #0
   51fec:	bne	51ffc <fputs@plt+0x40f0c>
   51ff0:	bl	15ccc <fputs@plt+0x4bdc>
   51ff4:	ldr	ip, [sp, #200]	; 0xc8
   51ff8:	mov	lr, r0
   51ffc:	add	r0, lr, #2
   52000:	ldr	r1, [r5]
   52004:	cmp	r4, ip
   52008:	sub	r0, r1, r0
   5200c:	str	r0, [r5]
   52010:	blt	51e54 <fputs@plt+0x40d64>
   52014:	ldr	r9, [sp, #112]	; 0x70
   52018:	ldr	fp, [sp, #128]	; 0x80
   5201c:	ldr	sl, [sp, #132]	; 0x84
   52020:	b	51ec4 <fputs@plt+0x40dd4>
   52024:	movw	r0, #63081	; 0xf669
   52028:	ldr	r9, [sp, #56]	; 0x38
   5202c:	bl	36834 <fputs@plt+0x25744>
   52030:	str	r0, [sp, #136]	; 0x88
   52034:	ldr	r0, [sp, #208]	; 0xd0
   52038:	b	515cc <fputs@plt+0x404dc>
   5203c:	cmp	r4, ip
   52040:	mov	r7, r8
   52044:	mov	r8, fp
   52048:	ldr	fp, [sp, #56]	; 0x38
   5204c:	bge	52274 <fputs@plt+0x41184>
   52050:	ldr	r3, [sp, #104]	; 0x68
   52054:	cmp	r3, #0
   52058:	ldrne	r3, [r7, #-4]
   5205c:	ldreq	r3, [sp, #104]	; 0x68
   52060:	cmp	r3, r4
   52064:	bge	52298 <fputs@plt+0x411a8>
   52068:	ldr	r3, [sp, #84]	; 0x54
   5206c:	cmp	r8, fp
   52070:	add	r7, r7, #4
   52074:	add	r8, r8, #1
   52078:	add	r3, r3, #1
   5207c:	str	r3, [sp, #84]	; 0x54
   52080:	blt	51d34 <fputs@plt+0x40c44>
   52084:	mov	r3, fp
   52088:	sub	r2, fp, #1
   5208c:	ldr	r9, [sp, #112]	; 0x70
   52090:	str	r3, [sp, #52]	; 0x34
   52094:	str	r2, [sp, #116]	; 0x74
   52098:	ldr	fp, [sp, #128]	; 0x80
   5209c:	ldr	sl, [sp, #132]	; 0x84
   520a0:	b	51ec4 <fputs@plt+0x40dd4>
   520a4:	movw	r0, #63093	; 0xf675
   520a8:	ldr	r9, [sp, #112]	; 0x70
   520ac:	bl	36834 <fputs@plt+0x25744>
   520b0:	str	r0, [sp, #136]	; 0x88
   520b4:	ldr	r0, [sp, #208]	; 0xd0
   520b8:	b	515cc <fputs@plt+0x404dc>
   520bc:	ldr	r2, [sp, #52]	; 0x34
   520c0:	mov	r3, #7
   520c4:	str	r3, [sp, #136]	; 0x88
   520c8:	add	r2, r2, #1
   520cc:	str	r2, [sp, #20]
   520d0:	b	515cc <fputs@plt+0x404dc>
   520d4:	mov	r5, r3
   520d8:	b	51178 <fputs@plt+0x40088>
   520dc:	cmp	r4, #0
   520e0:	ldr	r9, [sp, #72]	; 0x48
   520e4:	ldr	fp, [sp, #84]	; 0x54
   520e8:	ldr	sl, [sp, #104]	; 0x68
   520ec:	ble	52230 <fputs@plt+0x41140>
   520f0:	add	r2, sp, #216	; 0xd8
   520f4:	mov	r6, #0
   520f8:	ldr	r3, [sp, #172]	; 0xac
   520fc:	mov	r5, r2
   52100:	mov	r7, r6
   52104:	str	r2, [sp, #100]	; 0x64
   52108:	add	r2, sp, #140	; 0x8c
   5210c:	str	r2, [sp, #72]	; 0x48
   52110:	add	r2, sp, #336	; 0x150
   52114:	str	fp, [sp, #104]	; 0x68
   52118:	ldr	r3, [r3, #56]	; 0x38
   5211c:	str	r2, [sp, #84]	; 0x54
   52120:	str	r9, [sp, #108]	; 0x6c
   52124:	str	sl, [sp, #112]	; 0x70
   52128:	ldr	sl, [sp, #20]
   5212c:	ldrb	r3, [r3]
   52130:	ldr	fp, [sp, #44]	; 0x2c
   52134:	ldr	r9, [sp, #64]	; 0x40
   52138:	str	r3, [sp, #56]	; 0x38
   5213c:	b	521b4 <fputs@plt+0x410c4>
   52140:	mov	r3, #1
   52144:	mov	r0, r9
   52148:	str	r7, [sp]
   5214c:	ldr	r2, [sp, #92]	; 0x5c
   52150:	add	r8, r6, #1
   52154:	ldr	r1, [sp, #84]	; 0x54
   52158:	cmp	r2, #0
   5215c:	ldr	r2, [sp, #72]	; 0x48
   52160:	ldreq	r3, [sp, #140]	; 0x8c
   52164:	bl	4f4ec <fputs@plt+0x3e3fc>
   52168:	cmp	r0, #0
   5216c:	str	r0, [sp, #136]	; 0x88
   52170:	ldr	r1, [sp, #56]	; 0x38
   52174:	bne	52360 <fputs@plt+0x41270>
   52178:	ldr	r0, [sp, #336]	; 0x150
   5217c:	bl	3697c <fputs@plt+0x2588c>
   52180:	ldr	r1, [sp, #24]
   52184:	ldr	r2, [sp, #200]	; 0xc8
   52188:	ldr	r3, [sp, #336]	; 0x150
   5218c:	str	r2, [r1, r6, lsl #2]
   52190:	ldrb	r2, [r9, #17]
   52194:	str	r3, [r5]
   52198:	cmp	r2, #0
   5219c:	bne	52244 <fputs@plt+0x41154>
   521a0:	ldr	r3, [sp, #52]	; 0x34
   521a4:	add	r5, r5, #4
   521a8:	cmp	r3, r8
   521ac:	ble	522b0 <fputs@plt+0x411c0>
   521b0:	mov	r6, r8
   521b4:	cmp	sl, r6
   521b8:	mov	r4, r6
   521bc:	ble	52140 <fputs@plt+0x41050>
   521c0:	ldr	r3, [fp, r6, lsl #2]
   521c4:	add	r8, r6, #1
   521c8:	str	r7, [fp, r6, lsl #2]
   521cc:	str	r3, [r5]
   521d0:	ldr	r0, [r3, #72]	; 0x48
   521d4:	str	r3, [sp, #336]	; 0x150
   521d8:	bl	49d14 <fputs@plt+0x38c24>
   521dc:	cmp	r0, #0
   521e0:	str	r0, [sp, #136]	; 0x88
   521e4:	beq	521a0 <fputs@plt+0x410b0>
   521e8:	ldr	r9, [sp, #108]	; 0x6c
   521ec:	mov	r4, r8
   521f0:	str	r4, [sp, #40]	; 0x28
   521f4:	ldr	r0, [sp, #208]	; 0xd0
   521f8:	b	515cc <fputs@plt+0x404dc>
   521fc:	ldr	r4, [fp, #4]
   52200:	ldr	r3, [sp, #56]	; 0x38
   52204:	ldr	r2, [sp, #100]	; 0x64
   52208:	str	r5, [r3]
   5220c:	str	sl, [r3, #-4]!
   52210:	cmp	r2, r3
   52214:	str	r3, [sp, #56]	; 0x38
   52218:	beq	520dc <fputs@plt+0x40fec>
   5221c:	ldr	r1, [fp]
   52220:	mov	r5, sl
   52224:	cmp	r1, r4
   52228:	blt	51f10 <fputs@plt+0x40e20>
   5222c:	ldr	r9, [sp, #72]	; 0x48
   52230:	movw	r0, #63168	; 0xf6c0
   52234:	bl	36834 <fputs@plt+0x25744>
   52238:	str	r0, [sp, #136]	; 0x88
   5223c:	ldr	r0, [sp, #208]	; 0xd0
   52240:	b	515cc <fputs@plt+0x404dc>
   52244:	ldr	r1, [r3, #84]	; 0x54
   52248:	add	ip, sp, #136	; 0x88
   5224c:	mov	r2, #5
   52250:	mov	r0, r9
   52254:	ldr	r3, [sp, #104]	; 0x68
   52258:	ldr	r3, [r3, #84]	; 0x54
   5225c:	str	ip, [sp]
   52260:	bl	4fd20 <fputs@plt+0x3ec30>
   52264:	ldr	r3, [sp, #136]	; 0x88
   52268:	cmp	r3, #0
   5226c:	beq	521a0 <fputs@plt+0x410b0>
   52270:	b	521e8 <fputs@plt+0x410f8>
   52274:	str	r8, [sp, #52]	; 0x34
   52278:	ldr	r9, [sp, #112]	; 0x70
   5227c:	ldr	fp, [sp, #128]	; 0x80
   52280:	ldr	sl, [sp, #132]	; 0x84
   52284:	b	51ec4 <fputs@plt+0x40dd4>
   52288:	movw	r0, #62577	; 0xf471
   5228c:	bl	36834 <fputs@plt+0x25744>
   52290:	mov	r5, r0
   52294:	b	5164c <fputs@plt+0x4055c>
   52298:	movw	r0, #63126	; 0xf696
   5229c:	ldr	r9, [sp, #112]	; 0x70
   522a0:	bl	36834 <fputs@plt+0x25744>
   522a4:	str	r0, [sp, #136]	; 0x88
   522a8:	ldr	r0, [sp, #208]	; 0xd0
   522ac:	b	515cc <fputs@plt+0x404dc>
   522b0:	ldr	r7, [sp, #100]	; 0x64
   522b4:	add	r4, sp, #296	; 0x128
   522b8:	add	lr, sp, #316	; 0x13c
   522bc:	mov	r1, r4
   522c0:	add	r5, sp, #160	; 0xa0
   522c4:	ldr	r3, [sp, #216]	; 0xd8
   522c8:	mov	ip, #1
   522cc:	ldr	fp, [sp, #104]	; 0x68
   522d0:	ldr	r9, [sp, #108]	; 0x6c
   522d4:	ldr	r2, [r3, #72]	; 0x48
   522d8:	ldr	r3, [r3, #84]	; 0x54
   522dc:	ldr	sl, [sp, #112]	; 0x70
   522e0:	ldrh	r2, [r2, #24]
   522e4:	strh	r2, [sp, #160]	; 0xa0
   522e8:	str	r3, [sp, #296]	; 0x128
   522ec:	str	r3, [sp, #316]	; 0x13c
   522f0:	cmp	r8, ip
   522f4:	beq	523b8 <fputs@plt+0x412c8>
   522f8:	ldr	r3, [r7, #4]!
   522fc:	ldr	r0, [r3, #84]	; 0x54
   52300:	ldr	r3, [r3, #72]	; 0x48
   52304:	str	r0, [r1, #4]
   52308:	ldr	r2, [sp, #296]	; 0x128
   5230c:	str	r0, [lr, #4]!
   52310:	ldrh	r3, [r3, #24]
   52314:	cmp	r0, r2
   52318:	strh	r3, [r5, #2]!
   5231c:	beq	52348 <fputs@plt+0x41258>
   52320:	mov	r3, r4
   52324:	b	52334 <fputs@plt+0x41244>
   52328:	ldr	r2, [r3, #4]!
   5232c:	cmp	r0, r2
   52330:	beq	52348 <fputs@plt+0x41258>
   52334:	cmp	r1, r3
   52338:	bne	52328 <fputs@plt+0x41238>
   5233c:	add	ip, ip, #1
   52340:	add	r1, r1, #4
   52344:	b	522f0 <fputs@plt+0x41200>
   52348:	movw	r0, #63242	; 0xf70a
   5234c:	str	r8, [sp, #40]	; 0x28
   52350:	bl	36834 <fputs@plt+0x25744>
   52354:	str	r0, [sp, #136]	; 0x88
   52358:	ldr	r0, [sp, #208]	; 0xd0
   5235c:	b	515cc <fputs@plt+0x404dc>
   52360:	ldr	r9, [sp, #108]	; 0x6c
   52364:	b	521f0 <fputs@plt+0x41100>
   52368:	add	r4, sp, #296	; 0x128
   5236c:	mov	r0, r7
   52370:	ldr	r3, [fp, #84]	; 0x54
   52374:	mov	r2, #5
   52378:	str	r4, [sp]
   5237c:	ldr	r1, [sp, #316]	; 0x13c
   52380:	bl	4fd20 <fputs@plt+0x3ec30>
   52384:	ldr	r0, [sp, #276]	; 0x114
   52388:	add	r3, sp, #256	; 0x100
   5238c:	ldrh	r3, [r3]
   52390:	ldrh	r2, [r0, #12]
   52394:	cmp	r2, r3
   52398:	bcs	51a70 <fputs@plt+0x40980>
   5239c:	ldr	r3, [sp, #296]	; 0x128
   523a0:	cmp	r3, #0
   523a4:	bne	51a70 <fputs@plt+0x40980>
   523a8:	mov	r2, r4
   523ac:	ldr	r1, [sp, #336]	; 0x150
   523b0:	bl	4fe70 <fputs@plt+0x3ed80>
   523b4:	b	51a70 <fputs@plt+0x40980>
   523b8:	ldr	r5, [sp, #100]	; 0x64
   523bc:	mov	r7, #0
   523c0:	cmp	r8, #1
   523c4:	addne	r2, sp, #320	; 0x140
   523c8:	movne	r4, #0
   523cc:	ldr	r1, [sp, #316]	; 0x13c
   523d0:	movne	r3, #1
   523d4:	beq	52700 <fputs@plt+0x41610>
   523d8:	ldr	r0, [r2], #4
   523dc:	cmp	r0, r1
   523e0:	movcc	r4, r3
   523e4:	add	r3, r3, #1
   523e8:	movcc	r1, r0
   523ec:	cmp	r3, r8
   523f0:	bne	523d8 <fputs@plt+0x412e8>
   523f4:	add	r3, sp, #360	; 0x168
   523f8:	mvn	r2, #0
   523fc:	str	r1, [sp, #140]	; 0x8c
   52400:	add	r3, r3, r4, lsl #2
   52404:	cmp	r4, r7
   52408:	str	r2, [r3, #-44]	; 0xffffffd4
   5240c:	beq	52468 <fputs@plt+0x41378>
   52410:	ble	5243c <fputs@plt+0x4134c>
   52414:	ldr	r2, [sp, #64]	; 0x40
   52418:	ldr	r3, [r3, #-144]	; 0xffffff70
   5241c:	ldr	r1, [r2, #44]	; 0x2c
   52420:	ldr	r0, [r3, #72]	; 0x48
   52424:	mov	r3, #0
   52428:	add	r1, r1, #1
   5242c:	add	r1, r1, r4
   52430:	strh	r3, [r0, #24]
   52434:	bl	14f60 <fputs@plt+0x3e70>
   52438:	ldr	r1, [sp, #140]	; 0x8c
   5243c:	add	r2, sp, #360	; 0x168
   52440:	ldr	r3, [r5]
   52444:	add	r4, r2, r4, lsl #1
   52448:	ldrh	r2, [r4, #-200]	; 0xffffff38
   5244c:	ldr	r0, [r3, #72]	; 0x48
   52450:	str	r3, [sp, #24]
   52454:	strh	r2, [r0, #24]
   52458:	bl	14f60 <fputs@plt+0x3e70>
   5245c:	ldr	r3, [sp, #24]
   52460:	ldr	r2, [sp, #140]	; 0x8c
   52464:	str	r2, [r3, #84]	; 0x54
   52468:	add	r7, r7, #1
   5246c:	add	r5, r5, #4
   52470:	cmp	r7, r8
   52474:	bne	523c0 <fputs@plt+0x412d0>
   52478:	ldr	r3, [sp, #56]	; 0x38
   5247c:	ldr	r1, [sp, #68]	; 0x44
   52480:	eor	r2, r3, #8
   52484:	ldr	r3, [sp, #20]
   52488:	subs	r3, r3, r8
   5248c:	movne	r3, #1
   52490:	ands	r3, r3, r2, lsr #3
   52494:	add	r3, sp, #360	; 0x168
   52498:	add	r3, r3, r6, lsl #2
   5249c:	ldr	r2, [r3, #-144]	; 0xffffff70
   524a0:	ldr	r3, [r2, #84]	; 0x54
   524a4:	rev	r3, r3
   524a8:	str	r3, [r1]
   524ac:	bne	52d98 <fputs@plt+0x41ca8>
   524b0:	ldr	r3, [sp, #64]	; 0x40
   524b4:	ldrb	r3, [r3, #17]
   524b8:	cmp	r3, #0
   524bc:	beq	52728 <fputs@plt+0x41638>
   524c0:	ldr	r3, [sp, #64]	; 0x40
   524c4:	ldr	r1, [sp, #200]	; 0xc8
   524c8:	ldr	r5, [sp, #216]	; 0xd8
   524cc:	ldr	r3, [r3, #36]	; 0x24
   524d0:	cmp	r1, #0
   524d4:	ldrb	r2, [r5, #1]
   524d8:	str	r3, [sp, #84]	; 0x54
   524dc:	ldrh	r3, [r5, #18]
   524e0:	ldr	r0, [r5, #56]	; 0x38
   524e4:	add	r3, r3, r2
   524e8:	str	r3, [sp, #24]
   524ec:	str	r0, [sp, #52]	; 0x34
   524f0:	ble	52728 <fputs@plt+0x41638>
   524f4:	mov	r3, #0
   524f8:	add	r2, sp, #136	; 0x88
   524fc:	mov	r4, r3
   52500:	mov	r7, r3
   52504:	str	r3, [sp, #56]	; 0x38
   52508:	str	r3, [sp, #68]	; 0x44
   5250c:	add	r3, sp, #200	; 0xc8
   52510:	str	r2, [sp, #72]	; 0x48
   52514:	str	r3, [sp, #92]	; 0x5c
   52518:	str	fp, [sp, #96]	; 0x60
   5251c:	b	525b0 <fputs@plt+0x414c0>
   52520:	cmp	r4, r8
   52524:	bge	52540 <fputs@plt+0x41450>
   52528:	add	r3, sp, #360	; 0x168
   5252c:	ldr	r2, [r5, #84]	; 0x54
   52530:	add	r3, r3, r4, lsl #2
   52534:	ldr	r3, [r3, #-64]	; 0xffffffc0
   52538:	cmp	r2, r3
   5253c:	beq	52d78 <fputs@plt+0x41c88>
   52540:	ldr	r3, [sp, #88]	; 0x58
   52544:	cmp	r3, #0
   52548:	beq	5264c <fputs@plt+0x4155c>
   5254c:	ldr	r2, [sp, #212]	; 0xd4
   52550:	lsl	r3, r7, #1
   52554:	ldrh	r0, [r2, r3]
   52558:	cmp	r0, #0
   5255c:	bne	5256c <fputs@plt+0x4147c>
   52560:	mov	r1, r7
   52564:	ldr	r0, [sp, #92]	; 0x5c
   52568:	bl	15ccc <fputs@plt+0x4bdc>
   5256c:	ldrh	r2, [r5, #12]
   52570:	ldr	r3, [sp, #136]	; 0x88
   52574:	cmp	r2, r0
   52578:	bcs	52598 <fputs@plt+0x414a8>
   5257c:	cmp	r3, #0
   52580:	bne	526f4 <fputs@plt+0x41604>
   52584:	mov	r1, fp
   52588:	mov	r0, r5
   5258c:	ldr	r2, [sp, #72]	; 0x48
   52590:	bl	4fe70 <fputs@plt+0x3ed80>
   52594:	ldr	r3, [sp, #136]	; 0x88
   52598:	cmp	r3, #0
   5259c:	bne	526f4 <fputs@plt+0x41604>
   525a0:	ldr	r1, [sp, #200]	; 0xc8
   525a4:	add	r7, r7, #1
   525a8:	cmp	r7, r1
   525ac:	bge	52724 <fputs@plt+0x41634>
   525b0:	ldr	r2, [sp, #24]
   525b4:	ldr	r3, [sp, #208]	; 0xd0
   525b8:	cmp	r2, r7
   525bc:	ldr	fp, [r3, r7, lsl #2]
   525c0:	bne	52604 <fputs@plt+0x41514>
   525c4:	add	r4, r4, #1
   525c8:	add	r3, sp, #360	; 0x168
   525cc:	add	r3, r3, r4, lsl #2
   525d0:	cmp	r4, r8
   525d4:	ldrlt	r2, [r3, #-144]	; 0xffffff70
   525d8:	ldrge	r2, [r3, #-188]	; 0xffffff44
   525dc:	ldrh	r3, [r2, #18]
   525e0:	ldrb	r0, [r2, #1]
   525e4:	ldr	r2, [r2, #56]	; 0x38
   525e8:	add	r3, r3, r0
   525ec:	str	r2, [sp, #52]	; 0x34
   525f0:	ldr	r2, [sp, #120]	; 0x78
   525f4:	add	r3, r3, r2
   525f8:	ldr	r2, [sp, #24]
   525fc:	add	r3, r2, r3
   52600:	str	r3, [sp, #24]
   52604:	ldr	r2, [sp, #68]	; 0x44
   52608:	add	r3, sp, #360	; 0x168
   5260c:	add	r3, r3, r2
   52610:	ldr	r3, [r3, #-124]	; 0xffffff84
   52614:	cmp	r3, r7
   52618:	bne	52520 <fputs@plt+0x41430>
   5261c:	ldr	r2, [sp, #28]
   52620:	ldr	r3, [sp, #56]	; 0x38
   52624:	cmp	r2, #0
   52628:	add	r2, sp, #360	; 0x168
   5262c:	add	r3, r3, #1
   52630:	str	r3, [sp, #56]	; 0x38
   52634:	lsl	r3, r3, #2
   52638:	str	r3, [sp, #68]	; 0x44
   5263c:	add	r3, r2, r3
   52640:	ldr	r5, [r3, #-144]	; 0xffffff70
   52644:	bne	52520 <fputs@plt+0x41430>
   52648:	b	525a4 <fputs@plt+0x414b4>
   5264c:	ldr	r1, [fp]
   52650:	mov	r2, #5
   52654:	ldr	r0, [sp, #64]	; 0x40
   52658:	ldr	r3, [sp, #72]	; 0x48
   5265c:	rev	r1, r1
   52660:	str	r3, [sp]
   52664:	ldr	r3, [r5, #84]	; 0x54
   52668:	bl	4fd20 <fputs@plt+0x3ec30>
   5266c:	b	5254c <fputs@plt+0x4145c>
   52670:	cmp	r7, #0
   52674:	ldr	r2, [sp, #208]	; 0xd0
   52678:	lslle	r9, r6, #1
   5267c:	ldr	r8, [sp, #212]	; 0xd4
   52680:	ble	526cc <fputs@plt+0x415dc>
   52684:	lsl	r9, r6, #1
   52688:	add	fp, r7, r6
   5268c:	lsl	fp, fp, #1
   52690:	mov	r5, r9
   52694:	ldrh	r3, [r8, r5]
   52698:	cmp	r3, #0
   5269c:	bne	526c0 <fputs@plt+0x415d0>
   526a0:	ldr	r3, [sp, #204]	; 0xcc
   526a4:	ldr	r1, [r2, r5, lsl #1]
   526a8:	mov	r0, r3
   526ac:	ldr	r3, [r3, #76]	; 0x4c
   526b0:	blx	r3
   526b4:	strh	r0, [r8, r5]
   526b8:	ldr	r2, [sp, #208]	; 0xd0
   526bc:	ldr	r8, [sp, #212]	; 0xd4
   526c0:	add	r5, r5, #2
   526c4:	cmp	fp, r5
   526c8:	bne	52694 <fputs@plt+0x415a4>
   526cc:	add	r3, r8, r9
   526d0:	add	r2, r2, r6, lsl #2
   526d4:	mov	r1, r7
   526d8:	mov	r0, r4
   526dc:	bl	37760 <fputs@plt+0x26670>
   526e0:	cmp	r0, #0
   526e4:	str	r0, [sp, #136]	; 0x88
   526e8:	beq	52ab8 <fputs@plt+0x419c8>
   526ec:	ldr	r8, [sp, #68]	; 0x44
   526f0:	ldr	r9, [sp, #92]	; 0x5c
   526f4:	str	r8, [sp, #40]	; 0x28
   526f8:	ldr	r0, [sp, #208]	; 0xd0
   526fc:	b	515cc <fputs@plt+0x404dc>
   52700:	mvn	r3, #0
   52704:	cmp	r7, #0
   52708:	str	r1, [sp, #140]	; 0x8c
   5270c:	str	r3, [sp, #316]	; 0x13c
   52710:	beq	52478 <fputs@plt+0x41388>
   52714:	mov	r4, #0
   52718:	b	5243c <fputs@plt+0x4134c>
   5271c:	ldr	r1, [sp, #52]	; 0x34
   52720:	b	51974 <fputs@plt+0x40884>
   52724:	ldr	fp, [sp, #96]	; 0x60
   52728:	cmp	r6, #0
   5272c:	beq	52880 <fputs@plt+0x41790>
   52730:	ldr	r7, [sp, #36]	; 0x24
   52734:	ldr	r3, [sp, #100]	; 0x64
   52738:	str	r3, [sp, #36]	; 0x24
   5273c:	add	r3, r6, r7
   52740:	add	r6, sp, #136	; 0x88
   52744:	str	r3, [sp, #52]	; 0x34
   52748:	mov	r3, #0
   5274c:	str	r3, [sp, #24]
   52750:	add	r3, sp, #336	; 0x150
   52754:	str	r3, [sp, #56]	; 0x38
   52758:	b	527a8 <fputs@plt+0x416b8>
   5275c:	ldr	r0, [r2]
   52760:	ldr	r1, [r5, #56]	; 0x38
   52764:	str	r0, [r1, #8]
   52768:	ldr	r1, [sp, #24]
   5276c:	mov	r0, fp
   52770:	str	r6, [sp, #8]
   52774:	ldr	ip, [r5, #84]	; 0x54
   52778:	add	r1, r1, r3
   5277c:	stm	sp, {r4, ip}
   52780:	str	r1, [sp, #24]
   52784:	mov	r1, r7
   52788:	bl	50dc0 <fputs@plt+0x3fcd0>
   5278c:	ldr	r3, [sp, #136]	; 0x88
   52790:	cmp	r3, #0
   52794:	bne	526f4 <fputs@plt+0x41604>
   52798:	ldr	r3, [sp, #52]	; 0x34
   5279c:	add	r7, r7, #1
   527a0:	cmp	r3, r7
   527a4:	beq	52880 <fputs@plt+0x41790>
   527a8:	ldr	r1, [sp, #24]
   527ac:	ldr	r2, [sp, #124]	; 0x7c
   527b0:	ldr	r0, [sp, #212]	; 0xd4
   527b4:	ldr	r3, [r2], #4
   527b8:	str	r2, [sp, #124]	; 0x7c
   527bc:	lsl	ip, r3, #2
   527c0:	ldr	r2, [sp, #32]
   527c4:	add	r4, r2, r1
   527c8:	ldr	r2, [sp, #36]	; 0x24
   527cc:	ldr	r1, [sp, #208]	; 0xd0
   527d0:	ldr	r5, [r2], #4
   527d4:	str	r2, [sp, #36]	; 0x24
   527d8:	lsl	r2, r3, #1
   527dc:	ldrb	lr, [r5, #4]
   527e0:	ldrh	r0, [r0, r2]
   527e4:	ldr	r2, [r1, r3, lsl #2]
   527e8:	cmp	lr, #0
   527ec:	ldr	r3, [sp, #88]	; 0x58
   527f0:	add	r3, r0, r3
   527f4:	beq	5275c <fputs@plt+0x4166c>
   527f8:	ldr	lr, [sp, #28]
   527fc:	cmp	lr, #0
   52800:	beq	52854 <fputs@plt+0x41764>
   52804:	add	r1, r1, ip
   52808:	mov	r0, r5
   5280c:	ldr	r2, [sp, #56]	; 0x38
   52810:	ldr	r1, [r1, #-4]
   52814:	ldr	r3, [r5, #80]	; 0x50
   52818:	blx	r3
   5281c:	ldr	r1, [sp, #336]	; 0x150
   52820:	ldr	r3, [sp, #340]	; 0x154
   52824:	mov	r2, r1
   52828:	cmp	r3, #0
   5282c:	cmpeq	r1, #127	; 0x7f
   52830:	movls	r0, #1
   52834:	strbls	r1, [r4, #4]
   52838:	bls	52844 <fputs@plt+0x41754>
   5283c:	add	r0, r4, #4
   52840:	bl	1a1d8 <fputs@plt+0x90e8>
   52844:	mov	r2, r4
   52848:	add	r3, r0, #4
   5284c:	mov	r4, #0
   52850:	b	52768 <fputs@plt+0x41678>
   52854:	cmp	r0, #4
   52858:	sub	r2, r2, #4
   5285c:	bne	52768 <fputs@plt+0x41678>
   52860:	mov	r1, r2
   52864:	mov	r0, fp
   52868:	ldr	r3, [fp, #76]	; 0x4c
   5286c:	str	r2, [sp, #68]	; 0x44
   52870:	blx	r3
   52874:	mov	r3, r0
   52878:	ldr	r2, [sp, #68]	; 0x44
   5287c:	b	52768 <fputs@plt+0x41678>
   52880:	rsb	r3, r8, #1
   52884:	str	r3, [sp, #28]
   52888:	add	r3, sp, #336	; 0x150
   5288c:	str	r8, [sp, #68]	; 0x44
   52890:	str	r3, [sp, #56]	; 0x38
   52894:	str	r9, [sp, #92]	; 0x5c
   52898:	str	fp, [sp, #112]	; 0x70
   5289c:	str	sl, [sp, #116]	; 0x74
   528a0:	ldr	r3, [sp, #28]
   528a4:	cmp	r3, #0
   528a8:	mov	r0, r3
   528ac:	rsblt	r0, r3, #0
   528b0:	mov	r8, r3
   528b4:	mov	sl, r0
   528b8:	mov	r0, r3
   528bc:	add	r3, sp, #360	; 0x168
   528c0:	add	r3, r3, sl
   528c4:	str	r3, [sp, #108]	; 0x6c
   528c8:	ldrb	r3, [r3, #-216]	; 0xffffff28
   528cc:	cmp	r3, #0
   528d0:	bne	52adc <fputs@plt+0x419ec>
   528d4:	cmp	r0, #0
   528d8:	blt	52af8 <fputs@plt+0x41a08>
   528dc:	subne	r3, sl, #1
   528e0:	bne	52b18 <fputs@plt+0x41a28>
   528e4:	ldr	r6, [sp, #28]
   528e8:	ldr	r4, [sp, #216]	; 0xd8
   528ec:	ldr	r7, [sp, #236]	; 0xec
   528f0:	ldrh	r5, [r4, #18]
   528f4:	ldr	r3, [r4, #64]	; 0x40
   528f8:	mov	fp, r7
   528fc:	ldrb	r2, [r4, #1]
   52900:	ldrb	r1, [r4, #5]
   52904:	add	r3, r3, r7, lsl #1
   52908:	ldr	r9, [r4, #56]	; 0x38
   5290c:	add	r2, r2, r5
   52910:	str	r3, [sp, #24]
   52914:	str	r2, [sp, #36]	; 0x24
   52918:	str	r1, [sp, #52]	; 0x34
   5291c:	ldr	r3, [sp, #36]	; 0x24
   52920:	cmp	r3, fp
   52924:	bgt	52bd4 <fputs@plt+0x41ae4>
   52928:	ldr	r3, [sp, #52]	; 0x34
   5292c:	add	r2, r3, #5
   52930:	add	r3, r3, #6
   52934:	ldrb	r1, [r9, r2]
   52938:	add	r2, r9, r2
   5293c:	str	r2, [sp, #96]	; 0x60
   52940:	add	r2, r9, r3
   52944:	ldrb	r3, [r9, r3]
   52948:	str	r2, [sp, #104]	; 0x68
   5294c:	ldr	r2, [sp, #24]
   52950:	orr	r3, r3, r1, lsl #8
   52954:	sub	r3, r3, #1
   52958:	uxth	r3, r3
   5295c:	add	r3, r3, #1
   52960:	add	r3, r9, r3
   52964:	cmp	r3, r2
   52968:	str	r3, [sp, #336]	; 0x150
   5296c:	bcc	52670 <fputs@plt+0x41580>
   52970:	cmp	r8, r6
   52974:	bgt	52bf8 <fputs@plt+0x41b08>
   52978:	add	r3, sp, #200	; 0xc8
   5297c:	str	r3, [sp, #36]	; 0x24
   52980:	ldrb	r1, [r4, #1]
   52984:	ldr	r3, [r4, #64]	; 0x40
   52988:	cmp	r1, #0
   5298c:	beq	52a3c <fputs@plt+0x4194c>
   52990:	add	r2, r4, #22
   52994:	str	r2, [sp, #84]	; 0x54
   52998:	mov	r2, #0
   5299c:	str	r2, [sp, #72]	; 0x48
   529a0:	b	529b8 <fputs@plt+0x418c8>
   529a4:	ldr	r2, [sp, #72]	; 0x48
   529a8:	add	r2, r2, #1
   529ac:	cmp	r2, r1
   529b0:	str	r2, [sp, #72]	; 0x48
   529b4:	bge	52a3c <fputs@plt+0x4194c>
   529b8:	ldr	r2, [sp, #84]	; 0x54
   529bc:	ldrh	fp, [r2], #2
   529c0:	add	fp, fp, r8
   529c4:	str	r2, [sp, #84]	; 0x54
   529c8:	sub	r2, fp, r6
   529cc:	mvn	r0, r2
   529d0:	cmp	r2, r7
   529d4:	lsr	r0, r0, #31
   529d8:	movge	r0, #0
   529dc:	cmp	r0, #0
   529e0:	beq	529a4 <fputs@plt+0x418b4>
   529e4:	add	r3, r3, r2, lsl #1
   529e8:	sub	r2, r5, r2
   529ec:	add	r5, r5, #1
   529f0:	lsl	r2, r2, #1
   529f4:	mov	r1, r3
   529f8:	add	r0, r3, #2
   529fc:	str	r3, [sp, #124]	; 0x7c
   52a00:	bl	11030 <memmove@plt>
   52a04:	mov	ip, #1
   52a08:	mov	r0, r4
   52a0c:	ldr	r1, [sp, #24]
   52a10:	stm	sp, {fp, ip}
   52a14:	ldr	ip, [sp, #36]	; 0x24
   52a18:	ldr	r2, [sp, #56]	; 0x38
   52a1c:	ldr	r3, [sp, #124]	; 0x7c
   52a20:	str	ip, [sp, #8]
   52a24:	bl	373ac <fputs@plt+0x262bc>
   52a28:	cmp	r0, #0
   52a2c:	bne	52dc8 <fputs@plt+0x41cd8>
   52a30:	ldrb	r1, [r4, #1]
   52a34:	ldr	r3, [r4, #64]	; 0x40
   52a38:	b	529a4 <fputs@plt+0x418b4>
   52a3c:	sub	ip, r7, r5
   52a40:	add	r3, r3, r5, lsl #1
   52a44:	add	r5, r5, r6
   52a48:	ldr	r2, [sp, #36]	; 0x24
   52a4c:	mov	r0, r4
   52a50:	stm	sp, {r5, ip}
   52a54:	ldr	r1, [sp, #24]
   52a58:	str	r2, [sp, #8]
   52a5c:	ldr	r2, [sp, #56]	; 0x38
   52a60:	bl	373ac <fputs@plt+0x262bc>
   52a64:	cmp	r0, #0
   52a68:	bne	52670 <fputs@plt+0x41580>
   52a6c:	ldr	r3, [sp, #52]	; 0x34
   52a70:	uxth	r7, r7
   52a74:	lsr	r2, r7, #8
   52a78:	strb	r0, [r4, #1]
   52a7c:	strh	r7, [r4, #18]
   52a80:	add	r3, r9, r3
   52a84:	strb	r2, [r3, #3]
   52a88:	ldrh	r2, [r4, #18]
   52a8c:	strb	r2, [r3, #4]
   52a90:	ldr	r2, [sp, #96]	; 0x60
   52a94:	ldr	r3, [sp, #336]	; 0x150
   52a98:	sub	r3, r3, r9
   52a9c:	asr	r3, r3, #8
   52aa0:	strb	r3, [r2]
   52aa4:	ldr	r3, [sp, #336]	; 0x150
   52aa8:	sub	r9, r3, r9
   52aac:	ldr	r3, [sp, #104]	; 0x68
   52ab0:	strb	r9, [r3]
   52ab4:	str	r0, [sp, #136]	; 0x88
   52ab8:	add	r3, sp, #360	; 0x168
   52abc:	mov	r2, #1
   52ac0:	add	sl, r3, sl, lsl #2
   52ac4:	ldr	r3, [sp, #108]	; 0x6c
   52ac8:	strb	r2, [r3, #-216]	; 0xffffff28
   52acc:	ldr	r3, [sl, #-84]	; 0xffffffac
   52ad0:	ldr	r2, [sp, #80]	; 0x50
   52ad4:	sub	r3, r2, r3
   52ad8:	strh	r3, [r4, #16]
   52adc:	ldr	r3, [sp, #28]
   52ae0:	ldr	r2, [sp, #68]	; 0x44
   52ae4:	add	r3, r3, #1
   52ae8:	cmp	r2, r3
   52aec:	ble	52c50 <fputs@plt+0x41b60>
   52af0:	str	r3, [sp, #28]
   52af4:	b	528a0 <fputs@plt+0x417b0>
   52af8:	sub	r3, sl, #1
   52afc:	add	r2, sp, #360	; 0x168
   52b00:	add	r2, r2, r3, lsl #2
   52b04:	ldr	r1, [r2, #-124]	; 0xffffff84
   52b08:	ldr	r2, [r2, #-104]	; 0xffffff98
   52b0c:	cmp	r2, r1
   52b10:	addlt	r3, r0, #1
   52b14:	blt	52af0 <fputs@plt+0x41a00>
   52b18:	ldr	r2, [sp, #20]
   52b1c:	cmp	r2, sl
   52b20:	lslle	r3, r3, #2
   52b24:	ldrle	r8, [sp, #200]	; 0xc8
   52b28:	ble	52b44 <fputs@plt+0x41a54>
   52b2c:	lsl	r3, r3, #2
   52b30:	add	r2, sp, #360	; 0x168
   52b34:	add	r2, r2, r3
   52b38:	ldr	r8, [r2, #-104]	; 0xffffff98
   52b3c:	ldr	r2, [sp, #120]	; 0x78
   52b40:	add	r8, r2, r8
   52b44:	add	r2, sp, #360	; 0x168
   52b48:	add	r3, r2, r3
   52b4c:	ldr	r6, [r3, #-124]	; 0xffffff84
   52b50:	add	r3, r2, sl, lsl #2
   52b54:	ldr	r4, [r3, #-144]	; 0xffffff70
   52b58:	ldr	fp, [r3, #-124]	; 0xffffff84
   52b5c:	ldr	r3, [sp, #120]	; 0x78
   52b60:	ldrh	r5, [r4, #18]
   52b64:	ldrb	r2, [r4, #1]
   52b68:	add	r6, r3, r6
   52b6c:	ldrb	r0, [r4, #5]
   52b70:	sub	r7, fp, r6
   52b74:	cmp	r6, r8
   52b78:	add	r1, r8, r5
   52b7c:	ldr	r3, [r4, #64]	; 0x40
   52b80:	add	r2, r1, r2
   52b84:	ldr	r9, [r4, #56]	; 0x38
   52b88:	str	r2, [sp, #36]	; 0x24
   52b8c:	str	r0, [sp, #52]	; 0x34
   52b90:	add	r3, r3, r7, lsl #1
   52b94:	str	r3, [sp, #24]
   52b98:	ble	5291c <fputs@plt+0x4182c>
   52b9c:	add	r0, sp, #212	; 0xd4
   52ba0:	add	r3, sp, #208	; 0xd0
   52ba4:	sub	r2, r6, r8
   52ba8:	mov	r1, r8
   52bac:	str	r0, [sp]
   52bb0:	mov	r0, r4
   52bb4:	bl	36fcc <fputs@plt+0x25edc>
   52bb8:	ldr	r3, [r4, #64]	; 0x40
   52bbc:	lsl	r2, r5, #1
   52bc0:	sub	r5, r5, r0
   52bc4:	add	r1, r3, r0, lsl #1
   52bc8:	mov	r0, r3
   52bcc:	bl	11030 <memmove@plt>
   52bd0:	b	5291c <fputs@plt+0x4182c>
   52bd4:	add	r0, sp, #212	; 0xd4
   52bd8:	sub	r2, r3, fp
   52bdc:	mov	r1, fp
   52be0:	add	r3, sp, #208	; 0xd0
   52be4:	str	r0, [sp]
   52be8:	mov	r0, r4
   52bec:	bl	36fcc <fputs@plt+0x25edc>
   52bf0:	sub	r5, r5, r0
   52bf4:	b	52928 <fputs@plt+0x41838>
   52bf8:	ldr	r3, [r4, #64]	; 0x40
   52bfc:	sub	fp, r8, r6
   52c00:	add	r2, sp, #200	; 0xc8
   52c04:	cmp	fp, r7
   52c08:	movge	fp, r7
   52c0c:	str	r2, [sp, #36]	; 0x24
   52c10:	lsl	r2, r5, #1
   52c14:	mov	r1, r3
   52c18:	add	r0, r3, fp, lsl #1
   52c1c:	str	r3, [sp, #72]	; 0x48
   52c20:	bl	11030 <memmove@plt>
   52c24:	mov	r0, r4
   52c28:	ldr	r1, [sp, #24]
   52c2c:	ldr	ip, [sp, #36]	; 0x24
   52c30:	ldr	r2, [sp, #56]	; 0x38
   52c34:	ldr	r3, [sp, #72]	; 0x48
   52c38:	stm	sp, {r6, fp, ip}
   52c3c:	bl	373ac <fputs@plt+0x262bc>
   52c40:	cmp	r0, #0
   52c44:	bne	52670 <fputs@plt+0x41580>
   52c48:	add	r5, r5, fp
   52c4c:	b	52980 <fputs@plt+0x41890>
   52c50:	ldr	r8, [sp, #68]	; 0x44
   52c54:	ldr	sl, [sp, #116]	; 0x74
   52c58:	ldr	r9, [sp, #92]	; 0x5c
   52c5c:	ldr	fp, [sp, #112]	; 0x70
   52c60:	cmp	sl, #1
   52c64:	bne	52c88 <fputs@plt+0x41b98>
   52c68:	ldrh	r3, [fp, #18]
   52c6c:	cmp	r3, #0
   52c70:	bne	52c88 <fputs@plt+0x41b98>
   52c74:	ldr	r4, [sp, #216]	; 0xd8
   52c78:	ldrb	r2, [fp, #5]
   52c7c:	ldrh	r3, [r4, #16]
   52c80:	cmp	r2, r3
   52c84:	bls	52cd4 <fputs@plt+0x41be4>
   52c88:	ldr	r3, [sp, #64]	; 0x40
   52c8c:	ldrb	r2, [r3, #17]
   52c90:	ldr	r3, [sp, #88]	; 0x58
   52c94:	cmp	r2, #0
   52c98:	clz	r3, r3
   52c9c:	lsr	r3, r3, #5
   52ca0:	moveq	r3, #0
   52ca4:	cmp	r3, #0
   52ca8:	bne	52d38 <fputs@plt+0x41c48>
   52cac:	mov	r4, r8
   52cb0:	add	r5, sp, #136	; 0x88
   52cb4:	ldr	r3, [sp, #20]
   52cb8:	cmp	r3, r4
   52cbc:	ble	52d2c <fputs@plt+0x41c3c>
   52cc0:	ldr	r3, [sp, #136]	; 0x88
   52cc4:	cmp	r3, #0
   52cc8:	beq	52d18 <fputs@plt+0x41c28>
   52ccc:	add	r4, r4, #1
   52cd0:	b	52cb4 <fputs@plt+0x41bc4>
   52cd4:	mov	r0, r4
   52cd8:	bl	374d8 <fputs@plt+0x263e8>
   52cdc:	cmp	r0, #0
   52ce0:	str	r0, [sp, #136]	; 0x88
   52ce4:	bne	52cac <fputs@plt+0x41bbc>
   52ce8:	add	r6, sp, #136	; 0x88
   52cec:	mov	r1, fp
   52cf0:	mov	r2, r6
   52cf4:	mov	r0, r4
   52cf8:	bl	50020 <fputs@plt+0x3ef30>
   52cfc:	ldr	r3, [sp, #136]	; 0x88
   52d00:	cmp	r3, #0
   52d04:	bne	52cac <fputs@plt+0x41bbc>
   52d08:	mov	r1, r6
   52d0c:	mov	r0, r4
   52d10:	bl	50d90 <fputs@plt+0x3fca0>
   52d14:	b	52cac <fputs@plt+0x41bbc>
   52d18:	ldr	r3, [sp, #44]	; 0x2c
   52d1c:	mov	r1, r5
   52d20:	ldr	r0, [r3, r4, lsl #2]
   52d24:	bl	50d90 <fputs@plt+0x3fca0>
   52d28:	b	52ccc <fputs@plt+0x41bdc>
   52d2c:	str	r8, [sp, #40]	; 0x28
   52d30:	ldr	r0, [sp, #208]	; 0xd0
   52d34:	b	515cc <fputs@plt+0x404dc>
   52d38:	ldr	r4, [sp, #40]	; 0x28
   52d3c:	add	r6, sp, #136	; 0x88
   52d40:	ldr	r5, [sp, #100]	; 0x64
   52d44:	add	r4, r4, #1
   52d48:	mov	r2, #5
   52d4c:	ldr	r3, [r5], #4
   52d50:	ldr	r0, [sp, #64]	; 0x40
   52d54:	ldr	r1, [r3, #56]	; 0x38
   52d58:	ldr	r1, [r1, #8]
   52d5c:	str	r6, [sp]
   52d60:	ldr	r3, [r3, #84]	; 0x54
   52d64:	rev	r1, r1
   52d68:	bl	4fd20 <fputs@plt+0x3ec30>
   52d6c:	cmp	r4, r8
   52d70:	bne	52d44 <fputs@plt+0x41c54>
   52d74:	b	52cac <fputs@plt+0x41bbc>
   52d78:	ldr	r3, [sp, #52]	; 0x34
   52d7c:	cmp	r3, fp
   52d80:	bhi	52540 <fputs@plt+0x41450>
   52d84:	ldr	r2, [sp, #84]	; 0x54
   52d88:	add	r3, r3, r2
   52d8c:	cmp	fp, r3
   52d90:	bcc	525a4 <fputs@plt+0x414b4>
   52d94:	b	52540 <fputs@plt+0x41450>
   52d98:	ldr	r3, [sp, #20]
   52d9c:	ldr	r1, [sp, #96]	; 0x60
   52da0:	ldr	r2, [r2, #56]	; 0x38
   52da4:	cmp	r3, r8
   52da8:	addge	r3, sp, #168	; 0xa8
   52dac:	addlt	r3, sp, #212	; 0xd4
   52db0:	add	r3, r3, r1
   52db4:	ldr	r3, [r3, #4]
   52db8:	ldr	r3, [r3, #56]	; 0x38
   52dbc:	ldr	r3, [r3, #8]
   52dc0:	str	r3, [r2, #8]
   52dc4:	b	524b0 <fputs@plt+0x413c0>
   52dc8:	ldr	r2, [sp, #208]	; 0xd0
   52dcc:	ldr	r8, [sp, #212]	; 0xd4
   52dd0:	b	52684 <fputs@plt+0x41594>
   52dd4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   52dd8:	strd	r6, [sp, #8]
   52ddc:	strd	sl, [sp, #24]
   52de0:	mov	sl, r2
   52de4:	ldr	r2, [r0, #44]	; 0x2c
   52de8:	strd	r8, [sp, #16]
   52dec:	str	lr, [sp, #32]
   52df0:	sub	sp, sp, #28
   52df4:	cmp	r1, r2
   52df8:	bhi	52f10 <fputs@plt+0x41e20>
   52dfc:	mov	ip, #0
   52e00:	mov	r7, r3
   52e04:	add	r2, sp, #16
   52e08:	mov	r3, ip
   52e0c:	str	ip, [sp]
   52e10:	mov	r6, r0
   52e14:	bl	4d5e0 <fputs@plt+0x3c4f0>
   52e18:	cmp	r0, #0
   52e1c:	mov	r5, r0
   52e20:	str	r0, [sp, #20]
   52e24:	bne	52ef0 <fputs@plt+0x41e00>
   52e28:	ldr	ip, [sp, #16]
   52e2c:	ldrb	r3, [ip, #8]
   52e30:	cmp	r3, #0
   52e34:	bne	52f68 <fputs@plt+0x41e78>
   52e38:	ldrh	r3, [ip, #18]
   52e3c:	mov	r2, #1
   52e40:	ldrb	r9, [ip, #5]
   52e44:	strb	r2, [ip, #8]
   52e48:	cmp	r3, #0
   52e4c:	beq	52f20 <fputs@plt+0x41e30>
   52e50:	add	r8, sp, #14
   52e54:	b	52e64 <fputs@plt+0x41d74>
   52e58:	ldrh	r3, [ip, #18]
   52e5c:	cmp	r3, r5
   52e60:	ble	52f20 <fputs@plt+0x41e30>
   52e64:	ldr	lr, [ip, #64]	; 0x40
   52e68:	lsl	r1, r5, #1
   52e6c:	mov	r3, r7
   52e70:	mov	r2, #1
   52e74:	mov	r0, r6
   52e78:	ldrh	r4, [ip, #20]
   52e7c:	ldrh	fp, [lr, r1]
   52e80:	ldrb	lr, [ip, #4]
   52e84:	ldr	r1, [ip, #56]	; 0x38
   52e88:	rev16	fp, fp
   52e8c:	and	r4, r4, fp
   52e90:	cmp	lr, #0
   52e94:	add	r4, r1, r4
   52e98:	bne	52eb8 <fputs@plt+0x41dc8>
   52e9c:	ldr	r1, [r4]
   52ea0:	rev	r1, r1
   52ea4:	bl	52dd4 <fputs@plt+0x41ce4>
   52ea8:	cmp	r0, #0
   52eac:	str	r0, [sp, #20]
   52eb0:	ldr	ip, [sp, #16]
   52eb4:	bne	52edc <fputs@plt+0x41dec>
   52eb8:	mov	r0, ip
   52ebc:	mov	r1, r4
   52ec0:	mov	r2, r8
   52ec4:	add	r5, r5, #1
   52ec8:	bl	50bac <fputs@plt+0x3fabc>
   52ecc:	cmp	r0, #0
   52ed0:	str	r0, [sp, #20]
   52ed4:	ldr	ip, [sp, #16]
   52ed8:	beq	52e58 <fputs@plt+0x41d68>
   52edc:	mov	r3, #0
   52ee0:	ldr	r0, [ip, #72]	; 0x48
   52ee4:	strb	r3, [ip, #8]
   52ee8:	bl	4cd10 <fputs@plt+0x3bc20>
   52eec:	ldr	r5, [sp, #20]
   52ef0:	mov	r0, r5
   52ef4:	add	sp, sp, #28
   52ef8:	ldrd	r4, [sp]
   52efc:	ldrd	r6, [sp, #8]
   52f00:	ldrd	r8, [sp, #16]
   52f04:	ldrd	sl, [sp, #24]
   52f08:	add	sp, sp, #32
   52f0c:	pop	{pc}		; (ldr pc, [sp], #4)
   52f10:	movw	r0, #64249	; 0xfaf9
   52f14:	bl	36834 <fputs@plt+0x25744>
   52f18:	mov	r5, r0
   52f1c:	b	52ef0 <fputs@plt+0x41e00>
   52f20:	ldrb	r2, [ip, #4]
   52f24:	cmp	r2, #0
   52f28:	beq	52f7c <fputs@plt+0x41e8c>
   52f2c:	cmp	r7, #0
   52f30:	beq	52f40 <fputs@plt+0x41e50>
   52f34:	ldr	r2, [r7]
   52f38:	add	r3, r2, r3
   52f3c:	str	r3, [r7]
   52f40:	cmp	sl, #0
   52f44:	beq	52fb4 <fputs@plt+0x41ec4>
   52f48:	ldr	r3, [sp, #20]
   52f4c:	cmp	r3, #0
   52f50:	bne	52edc <fputs@plt+0x41dec>
   52f54:	mov	r0, ip
   52f58:	add	r1, sp, #20
   52f5c:	bl	50d90 <fputs@plt+0x3fca0>
   52f60:	ldr	ip, [sp, #16]
   52f64:	b	52edc <fputs@plt+0x41dec>
   52f68:	movw	r0, #64254	; 0xfafe
   52f6c:	bl	36834 <fputs@plt+0x25744>
   52f70:	str	r0, [sp, #20]
   52f74:	ldr	ip, [sp, #16]
   52f78:	b	52edc <fputs@plt+0x41dec>
   52f7c:	ldr	r1, [ip, #56]	; 0x38
   52f80:	mov	r3, r7
   52f84:	mov	r0, r6
   52f88:	mov	r2, #1
   52f8c:	add	r1, r1, r9
   52f90:	ldr	r1, [r1, #8]
   52f94:	rev	r1, r1
   52f98:	bl	52dd4 <fputs@plt+0x41ce4>
   52f9c:	cmp	r0, #0
   52fa0:	str	r0, [sp, #20]
   52fa4:	bne	52fc8 <fputs@plt+0x41ed8>
   52fa8:	cmp	sl, #0
   52fac:	ldr	ip, [sp, #16]
   52fb0:	bne	52f54 <fputs@plt+0x41e64>
   52fb4:	ldr	r0, [ip, #72]	; 0x48
   52fb8:	bl	49d14 <fputs@plt+0x38c24>
   52fbc:	cmp	r0, #0
   52fc0:	str	r0, [sp, #20]
   52fc4:	beq	52fd0 <fputs@plt+0x41ee0>
   52fc8:	ldr	ip, [sp, #16]
   52fcc:	b	52edc <fputs@plt+0x41dec>
   52fd0:	ldr	r0, [sp, #16]
   52fd4:	ldr	r3, [r0, #56]	; 0x38
   52fd8:	ldrb	r1, [r3, r9]
   52fdc:	orr	r1, r1, #8
   52fe0:	bl	3697c <fputs@plt+0x2588c>
   52fe4:	b	52fc8 <fputs@plt+0x41ed8>
   52fe8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   52fec:	mov	r5, r0
   52ff0:	mov	r4, r1
   52ff4:	strd	r6, [sp, #8]
   52ff8:	mov	r7, r2
   52ffc:	strd	r8, [sp, #16]
   53000:	strd	sl, [sp, #24]
   53004:	str	lr, [sp, #32]
   53008:	sub	sp, sp, #36	; 0x24
   5300c:	ldr	r8, [r0, #4]
   53010:	ldr	sl, [sp, #72]	; 0x48
   53014:	str	r3, [sp, #4]
   53018:	ldrsb	r3, [r0, #68]	; 0x44
   5301c:	str	r8, [sp]
   53020:	add	r3, r3, #30
   53024:	ldr	fp, [r0, r3, lsl #2]
   53028:	bl	1902c <fputs@plt+0x7f3c>
   5302c:	ldrh	r1, [r5, #32]
   53030:	ldr	r6, [r5, #24]
   53034:	ldr	r3, [r8, #36]	; 0x24
   53038:	ldr	r2, [fp, #56]	; 0x38
   5303c:	sub	r3, r3, r1
   53040:	sub	r2, r6, r2
   53044:	cmp	r2, r3
   53048:	bhi	53258 <fputs@plt+0x42168>
   5304c:	cmp	r1, r4
   53050:	bhi	531dc <fputs@plt+0x420ec>
   53054:	adds	r9, r7, #0
   53058:	sub	r4, r4, r1
   5305c:	movne	r9, #1
   53060:	str	r9, [sp, #16]
   53064:	cmp	r9, #0
   53068:	beq	53234 <fputs@plt+0x42144>
   5306c:	ldrh	ip, [r5, #32]
   53070:	cmp	sl, #2
   53074:	ldr	r3, [sp]
   53078:	ldrb	r2, [r5, #64]	; 0x40
   5307c:	ldr	r1, [r6, ip]
   53080:	ldr	r8, [r3, #36]	; 0x24
   53084:	and	r3, r2, #4
   53088:	rev	r1, r1
   5308c:	sub	r8, r8, #4
   53090:	str	r1, [sp, #24]
   53094:	beq	53378 <fputs@plt+0x42288>
   53098:	cmp	r3, #0
   5309c:	ldr	r0, [r5, #12]
   530a0:	beq	53294 <fputs@plt+0x421a4>
   530a4:	udiv	r6, r4, r8
   530a8:	ldr	r3, [r0, r6, lsl #2]
   530ac:	cmp	r3, #0
   530b0:	beq	53380 <fputs@plt+0x42290>
   530b4:	ldrb	r2, [r5, #64]	; 0x40
   530b8:	mls	r4, r8, r6, r4
   530bc:	str	r3, [sp, #24]
   530c0:	and	r1, sl, #1
   530c4:	lsl	r6, r6, #2
   530c8:	str	r1, [sp, #12]
   530cc:	b	5311c <fputs@plt+0x4202c>
   530d0:	ldr	r3, [r5, #12]
   530d4:	add	r3, r3, r6
   530d8:	ldr	r2, [r3, #4]
   530dc:	cmp	r2, #0
   530e0:	beq	53358 <fputs@plt+0x42268>
   530e4:	ldr	sl, [sp, #16]
   530e8:	mov	fp, #0
   530ec:	str	r2, [sp, #24]
   530f0:	adds	r9, r7, #0
   530f4:	sub	r4, r4, r8
   530f8:	movne	r9, #1
   530fc:	and	sl, sl, r9
   53100:	cmp	sl, #0
   53104:	beq	53238 <fputs@plt+0x42148>
   53108:	ldr	r3, [sp, #24]
   5310c:	add	r6, r6, #4
   53110:	cmp	r3, #0
   53114:	beq	53398 <fputs@plt+0x422a8>
   53118:	ldrb	r2, [r5, #64]	; 0x40
   5311c:	tst	r2, #4
   53120:	ldrne	r2, [r5, #12]
   53124:	strne	r3, [r2, r6]
   53128:	cmp	r8, r4
   5312c:	bls	530d0 <fputs@plt+0x41fe0>
   53130:	add	r3, r7, r4
   53134:	cmp	r3, r8
   53138:	movls	r9, #0
   5313c:	strls	r9, [sp, #8]
   53140:	bls	5315c <fputs@plt+0x4206c>
   53144:	sub	r3, r4, r8
   53148:	adds	r3, r3, r7
   5314c:	sub	r7, r8, r4
   53150:	movne	r9, #1
   53154:	moveq	r9, #0
   53158:	str	r3, [sp, #8]
   5315c:	ldr	r3, [sp, #12]
   53160:	ldr	r1, [sp, #24]
   53164:	cmp	r3, #0
   53168:	ldr	r3, [sp]
   5316c:	ldr	r0, [r3]
   53170:	bne	532f4 <fputs@plt+0x42204>
   53174:	mov	r3, #2
   53178:	add	r2, sp, #28
   5317c:	bl	4c740 <fputs@plt+0x3b650>
   53180:	subs	fp, r0, #0
   53184:	bne	53238 <fputs@plt+0x42148>
   53188:	add	r1, r4, #4
   5318c:	mov	r2, r7
   53190:	ldr	r0, [sp, #4]
   53194:	mov	sl, r9
   53198:	ldr	r3, [sp, #28]
   5319c:	ldr	lr, [r3, #4]
   531a0:	str	r3, [sp, #20]
   531a4:	ldr	ip, [lr]
   531a8:	add	r1, lr, r1
   531ac:	rev	ip, ip
   531b0:	str	ip, [sp, #24]
   531b4:	bl	10f58 <memcpy@plt>
   531b8:	ldr	r3, [sp, #20]
   531bc:	mov	r0, r3
   531c0:	bl	4cd10 <fputs@plt+0x3bc20>
   531c4:	ldr	r3, [sp, #4]
   531c8:	mov	r4, #0
   531cc:	add	r3, r3, r7
   531d0:	ldr	r7, [sp, #8]
   531d4:	str	r3, [sp, #4]
   531d8:	b	53100 <fputs@plt+0x42010>
   531dc:	add	r3, r4, r7
   531e0:	cmp	r1, r3
   531e4:	movcs	r9, #0
   531e8:	movcs	r8, r9
   531ec:	bcs	53204 <fputs@plt+0x42114>
   531f0:	sub	r8, r4, r1
   531f4:	adds	r8, r8, r7
   531f8:	sub	r7, r1, r4
   531fc:	movne	r9, #1
   53200:	moveq	r9, #0
   53204:	tst	sl, #1
   53208:	add	r4, r6, r4
   5320c:	beq	53268 <fputs@plt+0x42178>
   53210:	ldr	r0, [fp, #72]	; 0x48
   53214:	bl	49d14 <fputs@plt+0x38c24>
   53218:	subs	fp, r0, #0
   5321c:	bne	53238 <fputs@plt+0x42148>
   53220:	mov	r0, r4
   53224:	mov	r2, r7
   53228:	ldr	r1, [sp, #4]
   5322c:	bl	10f58 <memcpy@plt>
   53230:	b	53278 <fputs@plt+0x42188>
   53234:	mov	fp, r9
   53238:	mov	r0, fp
   5323c:	add	sp, sp, #36	; 0x24
   53240:	ldrd	r4, [sp]
   53244:	ldrd	r6, [sp, #8]
   53248:	ldrd	r8, [sp, #16]
   5324c:	ldrd	sl, [sp, #24]
   53250:	add	sp, sp, #32
   53254:	pop	{pc}		; (ldr pc, [sp], #4)
   53258:	movw	r0, #60282	; 0xeb7a
   5325c:	bl	36834 <fputs@plt+0x25744>
   53260:	mov	fp, r0
   53264:	b	53238 <fputs@plt+0x42148>
   53268:	mov	r1, r4
   5326c:	mov	r2, r7
   53270:	ldr	r0, [sp, #4]
   53274:	bl	10f58 <memcpy@plt>
   53278:	ldr	r3, [sp, #4]
   5327c:	mov	r4, #0
   53280:	str	r9, [sp, #16]
   53284:	add	r3, r3, r7
   53288:	mov	r7, r8
   5328c:	str	r3, [sp, #4]
   53290:	b	53064 <fputs@plt+0x41f74>
   53294:	ldr	r6, [r5, #28]
   53298:	ldr	r2, [r5, #56]	; 0x38
   5329c:	sub	r6, r6, #1
   532a0:	add	r6, r6, r8
   532a4:	sub	r6, r6, ip
   532a8:	udiv	r6, r6, r8
   532ac:	cmp	r2, r6
   532b0:	bge	532d4 <fputs@plt+0x421e4>
   532b4:	lsl	r2, r6, #3
   532b8:	bl	283c8 <fputs@plt+0x172d8>
   532bc:	cmp	r0, #0
   532c0:	moveq	fp, #7
   532c4:	beq	53238 <fputs@plt+0x42148>
   532c8:	lsl	r3, r6, #1
   532cc:	str	r0, [r5, #12]
   532d0:	str	r3, [r5, #56]	; 0x38
   532d4:	lsl	r2, r6, #2
   532d8:	mov	r1, #0
   532dc:	bl	10ebc <memset@plt>
   532e0:	ldrb	r3, [r5, #64]	; 0x40
   532e4:	ldr	r0, [r5, #12]
   532e8:	orr	r3, r3, #4
   532ec:	strb	r3, [r5, #64]	; 0x40
   532f0:	b	530a4 <fputs@plt+0x41fb4>
   532f4:	mov	r3, #0
   532f8:	add	r2, sp, #28
   532fc:	bl	4c740 <fputs@plt+0x3b650>
   53300:	subs	fp, r0, #0
   53304:	bne	53238 <fputs@plt+0x42148>
   53308:	ldr	r0, [sp, #28]
   5330c:	ldr	sl, [r0, #4]
   53310:	ldr	r3, [sl]
   53314:	rev	r3, r3
   53318:	str	r3, [sp, #24]
   5331c:	bl	49d14 <fputs@plt+0x38c24>
   53320:	subs	fp, r0, #0
   53324:	bne	5333c <fputs@plt+0x4224c>
   53328:	add	r0, r4, #4
   5332c:	mov	r2, r7
   53330:	ldr	r1, [sp, #4]
   53334:	add	r0, sl, r0
   53338:	bl	10f58 <memcpy@plt>
   5333c:	ldr	r3, [sp, #28]
   53340:	cmp	fp, #0
   53344:	moveq	sl, r9
   53348:	movne	sl, #0
   5334c:	cmp	r3, #0
   53350:	beq	531c4 <fputs@plt+0x420d4>
   53354:	b	531bc <fputs@plt+0x420cc>
   53358:	add	r3, sp, #24
   5335c:	ldr	r0, [sp]
   53360:	ldr	r1, [sp, #24]
   53364:	bl	4d300 <fputs@plt+0x3c210>
   53368:	clz	sl, r0
   5336c:	mov	fp, r0
   53370:	lsr	sl, sl, #5
   53374:	b	530f0 <fputs@plt+0x42000>
   53378:	cmp	r3, #0
   5337c:	bne	533b0 <fputs@plt+0x422c0>
   53380:	ldr	r3, [sp, #24]
   53384:	cmp	r3, #0
   53388:	beq	53398 <fputs@plt+0x422a8>
   5338c:	ldrb	r2, [r5, #64]	; 0x40
   53390:	mov	r6, #0
   53394:	b	530c0 <fputs@plt+0x41fd0>
   53398:	cmp	r9, #0
   5339c:	beq	53234 <fputs@plt+0x42144>
   533a0:	movw	r0, #60439	; 0xec17
   533a4:	bl	36834 <fputs@plt+0x25744>
   533a8:	mov	fp, r0
   533ac:	b	53238 <fputs@plt+0x42148>
   533b0:	udiv	r6, r4, r8
   533b4:	ldr	r3, [r5, #12]
   533b8:	ldr	r3, [r3, r6, lsl #2]
   533bc:	cmp	r3, #0
   533c0:	bne	530b8 <fputs@plt+0x41fc8>
   533c4:	b	53380 <fputs@plt+0x42290>
   533c8:	strd	r4, [sp, #-16]!
   533cc:	mov	r4, r0
   533d0:	str	r6, [sp, #8]
   533d4:	str	lr, [sp, #12]
   533d8:	sub	sp, sp, #8
   533dc:	bl	1902c <fputs@plt+0x7f3c>
   533e0:	ldrb	r5, [r4, #69]	; 0x45
   533e4:	ldrd	r0, [r4, #16]
   533e8:	cmp	r5, #0
   533ec:	movne	r5, #0
   533f0:	strd	r0, [r4, #40]	; 0x28
   533f4:	beq	53410 <fputs@plt+0x42320>
   533f8:	mov	r0, r5
   533fc:	add	sp, sp, #8
   53400:	ldrd	r4, [sp]
   53404:	ldr	r6, [sp, #8]
   53408:	add	sp, sp, #12
   5340c:	pop	{pc}		; (ldr pc, [sp], #4)
   53410:	bl	21a40 <fputs@plt+0x10950>
   53414:	subs	r6, r0, #0
   53418:	moveq	r5, #7
   5341c:	beq	533f8 <fputs@plt+0x42308>
   53420:	mov	r1, r5
   53424:	mov	r3, r6
   53428:	str	r5, [sp]
   5342c:	mov	r0, r4
   53430:	ldr	r2, [r4, #40]	; 0x28
   53434:	bl	52fe8 <fputs@plt+0x41ef8>
   53438:	subs	r5, r0, #0
   5343c:	streq	r6, [r4, #48]	; 0x30
   53440:	beq	533f8 <fputs@plt+0x42308>
   53444:	mov	r0, r6
   53448:	bl	19898 <fputs@plt+0x87a8>
   5344c:	b	533f8 <fputs@plt+0x42308>
   53450:	strd	r4, [sp, #-16]!
   53454:	mov	r4, r0
   53458:	str	r6, [sp, #8]
   5345c:	str	lr, [sp, #12]
   53460:	ldrb	r3, [r0, #66]	; 0x42
   53464:	cmp	r3, #2
   53468:	moveq	r3, #1
   5346c:	movne	r3, #0
   53470:	strbeq	r3, [r0, #66]	; 0x42
   53474:	strne	r3, [r0, #60]	; 0x3c
   53478:	bl	533c8 <fputs@plt+0x422d8>
   5347c:	subs	r5, r0, #0
   53480:	beq	534a4 <fputs@plt+0x423b4>
   53484:	ldrb	r3, [r4, #64]	; 0x40
   53488:	mov	r0, r5
   5348c:	bic	r3, r3, #14
   53490:	strb	r3, [r4, #64]	; 0x40
   53494:	ldrd	r4, [sp]
   53498:	ldr	r6, [sp, #8]
   5349c:	add	sp, sp, #12
   534a0:	pop	{pc}		; (ldr pc, [sp], #4)
   534a4:	mov	r0, r4
   534a8:	bl	4d4fc <fputs@plt+0x3c40c>
   534ac:	mov	r3, #3
   534b0:	strb	r3, [r4, #66]	; 0x42
   534b4:	b	53484 <fputs@plt+0x42394>
   534b8:	strd	r4, [sp, #-16]!
   534bc:	mov	r4, r0
   534c0:	mov	r5, r1
   534c4:	str	r6, [sp, #8]
   534c8:	mov	r6, r2
   534cc:	str	lr, [sp, #12]
   534d0:	b	534ec <fputs@plt+0x423fc>
   534d4:	ldr	r3, [r4, #52]	; 0x34
   534d8:	cmp	r3, r5
   534dc:	beq	534fc <fputs@plt+0x4240c>
   534e0:	ldr	r4, [r4, #8]
   534e4:	cmp	r4, #0
   534e8:	beq	53520 <fputs@plt+0x42430>
   534ec:	cmp	r4, r6
   534f0:	beq	534e0 <fputs@plt+0x423f0>
   534f4:	cmp	r5, #0
   534f8:	bne	534d4 <fputs@plt+0x423e4>
   534fc:	ldrb	r3, [r4, #66]	; 0x42
   53500:	mov	r0, r4
   53504:	sub	r3, r3, #1
   53508:	cmp	r3, #1
   5350c:	bls	53534 <fputs@plt+0x42444>
   53510:	bl	4d4fc <fputs@plt+0x3c40c>
   53514:	ldr	r4, [r4, #8]
   53518:	cmp	r4, #0
   5351c:	bne	534ec <fputs@plt+0x423fc>
   53520:	mov	r0, r4
   53524:	ldrd	r4, [sp]
   53528:	ldr	r6, [sp, #8]
   5352c:	add	sp, sp, #12
   53530:	pop	{pc}		; (ldr pc, [sp], #4)
   53534:	bl	53450 <fputs@plt+0x42360>
   53538:	cmp	r0, #0
   5353c:	beq	534e0 <fputs@plt+0x423f0>
   53540:	ldrd	r4, [sp]
   53544:	ldr	r6, [sp, #8]
   53548:	add	sp, sp, #12
   5354c:	pop	{pc}		; (ldr pc, [sp], #4)
   53550:	cmp	r0, #0
   53554:	beq	53580 <fputs@plt+0x42490>
   53558:	cmp	r2, r0
   5355c:	beq	53574 <fputs@plt+0x42484>
   53560:	cmp	r1, #0
   53564:	beq	5359c <fputs@plt+0x424ac>
   53568:	ldr	r3, [r0, #52]	; 0x34
   5356c:	cmp	r1, r3
   53570:	beq	5359c <fputs@plt+0x424ac>
   53574:	ldr	r0, [r0, #8]
   53578:	cmp	r0, #0
   5357c:	bne	53558 <fputs@plt+0x42468>
   53580:	cmp	r2, #0
   53584:	beq	53594 <fputs@plt+0x424a4>
   53588:	ldrb	r3, [r2, #64]	; 0x40
   5358c:	bic	r3, r3, #32
   53590:	strb	r3, [r2, #64]	; 0x40
   53594:	mov	r0, #0
   53598:	bx	lr
   5359c:	b	534b8 <fputs@plt+0x423c8>
   535a0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   535a4:	mov	r4, r0
   535a8:	ldm	r0, {r3, r5}
   535ac:	ldr	r0, [r5, #8]
   535b0:	strd	r6, [sp, #8]
   535b4:	mov	r7, r2
   535b8:	mov	r2, #0
   535bc:	str	r8, [sp, #16]
   535c0:	mov	r6, r1
   535c4:	str	lr, [sp, #20]
   535c8:	str	r3, [r5, #4]
   535cc:	bl	53550 <fputs@plt+0x42460>
   535d0:	subs	r2, r0, #0
   535d4:	bne	53640 <fputs@plt+0x42550>
   535d8:	ldrb	r3, [r4, #11]
   535dc:	cmp	r3, #0
   535e0:	beq	53618 <fputs@plt+0x42528>
   535e4:	ldr	r3, [r4, #4]
   535e8:	strb	r2, [r4, #11]
   535ec:	ldr	r3, [r3, #8]
   535f0:	cmp	r3, #0
   535f4:	beq	53618 <fputs@plt+0x42528>
   535f8:	mov	r0, #1
   535fc:	ldrb	r1, [r3, #64]	; 0x40
   53600:	tst	r1, #16
   53604:	strbne	r0, [r4, #11]
   53608:	strbne	r2, [r3, #66]	; 0x42
   5360c:	ldr	r3, [r3, #8]
   53610:	cmp	r3, #0
   53614:	bne	535fc <fputs@plt+0x4250c>
   53618:	mov	r3, r7
   5361c:	mov	r1, r6
   53620:	ldrd	r6, [sp, #8]
   53624:	mov	r0, r5
   53628:	mov	r2, #0
   5362c:	ldrd	r4, [sp]
   53630:	ldr	r8, [sp, #16]
   53634:	ldr	lr, [sp, #20]
   53638:	add	sp, sp, #24
   5363c:	b	52dd4 <fputs@plt+0x41ce4>
   53640:	ldrd	r4, [sp]
   53644:	ldrd	r6, [sp, #8]
   53648:	ldr	r8, [sp, #16]
   5364c:	add	sp, sp, #20
   53650:	pop	{pc}		; (ldr pc, [sp], #4)
   53654:	strd	r4, [sp, #-24]!	; 0xffffffe8
   53658:	ldr	r4, [r0, #4]
   5365c:	strd	r6, [sp, #8]
   53660:	mov	r7, r2
   53664:	mov	r6, r1
   53668:	str	r8, [sp, #16]
   5366c:	str	lr, [sp, #20]
   53670:	sub	sp, sp, #40	; 0x28
   53674:	ldrb	r2, [r4, #17]
   53678:	cmp	r2, #0
   5367c:	beq	537d8 <fputs@plt+0x426e8>
   53680:	ldr	r3, [r4, #8]
   53684:	mov	r5, r0
   53688:	cmp	r3, #0
   5368c:	beq	536a8 <fputs@plt+0x425b8>
   53690:	ldrb	r2, [r3, #64]	; 0x40
   53694:	bic	r2, r2, #4
   53698:	strb	r2, [r3, #64]	; 0x40
   5369c:	ldr	r3, [r3, #8]
   536a0:	cmp	r3, #0
   536a4:	bne	53690 <fputs@plt+0x425a0>
   536a8:	ldr	r3, [pc, #796]	; 539cc <fputs@plt+0x428dc>
   536ac:	movw	lr, #52429	; 0xcccd
   536b0:	movt	lr, #52428	; 0xcccc
   536b4:	mov	ip, #0
   536b8:	ldr	r1, [r4, #12]
   536bc:	ldr	r2, [r4, #32]
   536c0:	add	r3, pc, r3
   536c4:	ldr	r0, [r3, #272]	; 0x110
   536c8:	ldr	r8, [r5]
   536cc:	ldr	r3, [r1, #56]	; 0x38
   536d0:	udiv	r0, r0, r2
   536d4:	str	r8, [r4, #4]
   536d8:	ldr	r3, [r3, #52]	; 0x34
   536dc:	rev	r3, r3
   536e0:	add	r3, r3, #1
   536e4:	add	r0, r0, #1
   536e8:	str	r3, [sp, #20]
   536ec:	b	536f8 <fputs@plt+0x42608>
   536f0:	add	r3, r3, #1
   536f4:	mov	ip, #1
   536f8:	cmp	r3, #1
   536fc:	sub	r1, r3, #2
   53700:	movls	r1, #0
   53704:	bls	5372c <fputs@plt+0x4263c>
   53708:	ldr	r2, [r4, #36]	; 0x24
   5370c:	umull	r8, r2, lr, r2
   53710:	lsr	r2, r2, #2
   53714:	add	r2, r2, #1
   53718:	udiv	r1, r1, r2
   5371c:	mul	r2, r2, r1
   53720:	add	r1, r2, #2
   53724:	cmp	r1, r0
   53728:	addeq	r1, r2, #3
   5372c:	cmp	r1, r3
   53730:	beq	536f0 <fputs@plt+0x42600>
   53734:	cmp	r3, r0
   53738:	beq	536f0 <fputs@plt+0x42600>
   5373c:	mov	r0, #1
   53740:	cmp	ip, #0
   53744:	add	r2, sp, #28
   53748:	add	r1, sp, #32
   5374c:	str	r0, [sp]
   53750:	mov	r0, r4
   53754:	strne	r3, [sp, #20]
   53758:	bl	4f4ec <fputs@plt+0x3e3fc>
   5375c:	cmp	r0, #0
   53760:	mov	r3, r0
   53764:	str	r0, [sp, #24]
   53768:	bne	537bc <fputs@plt+0x426cc>
   5376c:	ldr	r1, [sp, #20]
   53770:	ldr	r2, [sp, #28]
   53774:	cmp	r2, r1
   53778:	beq	53838 <fputs@plt+0x42748>
   5377c:	mov	r2, r0
   53780:	mov	r1, r0
   53784:	ldr	r0, [r4, #8]
   53788:	strb	r3, [sp, #15]
   5378c:	str	r3, [sp, #36]	; 0x24
   53790:	bl	53550 <fputs@plt+0x42460>
   53794:	ldr	r2, [sp, #32]
   53798:	mov	r3, r0
   5379c:	str	r0, [sp, #24]
   537a0:	cmp	r2, #0
   537a4:	beq	537b4 <fputs@plt+0x426c4>
   537a8:	ldr	r0, [r2, #72]	; 0x48
   537ac:	bl	4cd10 <fputs@plt+0x3bc20>
   537b0:	ldr	r3, [sp, #24]
   537b4:	cmp	r3, #0
   537b8:	beq	538a4 <fputs@plt+0x427b4>
   537bc:	mov	r0, r3
   537c0:	add	sp, sp, #40	; 0x28
   537c4:	ldrd	r4, [sp]
   537c8:	ldrd	r6, [sp, #8]
   537cc:	ldr	r8, [sp, #16]
   537d0:	add	sp, sp, #20
   537d4:	pop	{pc}		; (ldr pc, [sp], #4)
   537d8:	mov	r3, #1
   537dc:	mov	r0, r4
   537e0:	str	r2, [sp]
   537e4:	add	r1, sp, #16
   537e8:	add	r2, sp, #20
   537ec:	bl	4f4ec <fputs@plt+0x3e3fc>
   537f0:	cmp	r0, #0
   537f4:	mov	r3, r0
   537f8:	str	r0, [sp, #24]
   537fc:	bne	537bc <fputs@plt+0x426cc>
   53800:	tst	r7, #1
   53804:	ldr	r0, [sp, #16]
   53808:	movne	r1, #13
   5380c:	moveq	r1, #10
   53810:	bl	3697c <fputs@plt+0x2588c>
   53814:	ldr	r3, [sp, #16]
   53818:	ldr	r0, [r3, #72]	; 0x48
   5381c:	cmp	r0, #0
   53820:	beq	53828 <fputs@plt+0x42738>
   53824:	bl	4cd10 <fputs@plt+0x3bc20>
   53828:	ldr	r2, [sp, #20]
   5382c:	mov	r3, #0
   53830:	str	r2, [r6]
   53834:	b	537bc <fputs@plt+0x426cc>
   53838:	ldr	r3, [sp, #32]
   5383c:	str	r3, [sp, #16]
   53840:	add	r2, sp, #24
   53844:	mov	r3, #0
   53848:	mov	r0, r4
   5384c:	str	r2, [sp]
   53850:	mov	r2, #1
   53854:	bl	4fd20 <fputs@plt+0x3ec30>
   53858:	ldr	r3, [sp, #24]
   5385c:	cmp	r3, #0
   53860:	beq	53880 <fputs@plt+0x42790>
   53864:	ldr	r2, [sp, #16]
   53868:	cmp	r2, #0
   5386c:	beq	537bc <fputs@plt+0x426cc>
   53870:	ldr	r0, [r2, #72]	; 0x48
   53874:	bl	4cd10 <fputs@plt+0x3bc20>
   53878:	ldr	r3, [sp, #24]
   5387c:	b	537bc <fputs@plt+0x426cc>
   53880:	mov	r0, r5
   53884:	mov	r1, #4
   53888:	ldr	r2, [sp, #20]
   5388c:	bl	4f3d4 <fputs@plt+0x3e2e4>
   53890:	cmp	r0, #0
   53894:	mov	r3, r0
   53898:	str	r0, [sp, #24]
   5389c:	beq	53800 <fputs@plt+0x42710>
   538a0:	b	53864 <fputs@plt+0x42774>
   538a4:	add	r8, sp, #16
   538a8:	mov	r0, r4
   538ac:	ldr	r1, [sp, #20]
   538b0:	mov	r2, r8
   538b4:	bl	4cc90 <fputs@plt+0x3bba0>
   538b8:	cmp	r0, #0
   538bc:	mov	r3, r0
   538c0:	str	r0, [sp, #24]
   538c4:	bne	537bc <fputs@plt+0x426cc>
   538c8:	add	r3, sp, #36	; 0x24
   538cc:	add	r2, sp, #15
   538d0:	ldr	r1, [sp, #20]
   538d4:	mov	r0, r4
   538d8:	bl	4cea8 <fputs@plt+0x3bdb8>
   538dc:	ldrb	r2, [sp, #15]
   538e0:	mov	r3, r0
   538e4:	str	r0, [sp, #24]
   538e8:	sub	r2, r2, #1
   538ec:	cmp	r2, #1
   538f0:	bls	5399c <fputs@plt+0x428ac>
   538f4:	cmp	r3, #0
   538f8:	ldr	r1, [sp, #16]
   538fc:	beq	53918 <fputs@plt+0x42828>
   53900:	cmp	r1, #0
   53904:	beq	537bc <fputs@plt+0x426cc>
   53908:	ldr	r0, [r1, #72]	; 0x48
   5390c:	bl	4cd10 <fputs@plt+0x3bc20>
   53910:	ldr	r3, [sp, #24]
   53914:	b	537bc <fputs@plt+0x426cc>
   53918:	ldr	ip, [sp, #28]
   5391c:	mov	r0, r4
   53920:	ldrb	r2, [sp, #15]
   53924:	str	ip, [sp]
   53928:	str	r3, [sp, #4]
   5392c:	ldr	r3, [sp, #36]	; 0x24
   53930:	bl	500e8 <fputs@plt+0x3eff8>
   53934:	ldr	r2, [sp, #16]
   53938:	mov	r3, r0
   5393c:	str	r0, [sp, #24]
   53940:	cmp	r2, #0
   53944:	beq	53954 <fputs@plt+0x42864>
   53948:	ldr	r0, [r2, #72]	; 0x48
   5394c:	bl	4cd10 <fputs@plt+0x3bc20>
   53950:	ldr	r3, [sp, #24]
   53954:	cmp	r3, #0
   53958:	bne	537bc <fputs@plt+0x426cc>
   5395c:	mov	r2, r8
   53960:	mov	r0, r4
   53964:	ldr	r1, [sp, #20]
   53968:	bl	4cc90 <fputs@plt+0x3bba0>
   5396c:	cmp	r0, #0
   53970:	mov	r3, r0
   53974:	str	r0, [sp, #24]
   53978:	bne	537bc <fputs@plt+0x426cc>
   5397c:	ldr	r3, [sp, #16]
   53980:	ldr	r0, [r3, #72]	; 0x48
   53984:	bl	49d14 <fputs@plt+0x38c24>
   53988:	cmp	r0, #0
   5398c:	str	r0, [sp, #24]
   53990:	bne	539b0 <fputs@plt+0x428c0>
   53994:	ldr	r1, [sp, #20]
   53998:	b	53840 <fputs@plt+0x42750>
   5399c:	movw	r0, #64159	; 0xfa9f
   539a0:	bl	36834 <fputs@plt+0x25744>
   539a4:	mov	r3, r0
   539a8:	str	r0, [sp, #24]
   539ac:	b	538f4 <fputs@plt+0x42804>
   539b0:	ldr	r3, [sp, #16]
   539b4:	cmp	r3, #0
   539b8:	beq	539c4 <fputs@plt+0x428d4>
   539bc:	ldr	r0, [r3, #72]	; 0x48
   539c0:	bl	4cd10 <fputs@plt+0x3bc20>
   539c4:	ldr	r3, [sp, #24]
   539c8:	b	537bc <fputs@plt+0x426cc>
   539cc:			; <UNDEFINED> instruction: 0x0005bab8
   539d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   539d4:	strd	r6, [sp, #8]
   539d8:	strd	sl, [sp, #24]
   539dc:	subs	sl, r0, #0
   539e0:	strd	r8, [sp, #16]
   539e4:	str	lr, [sp, #32]
   539e8:	sub	sp, sp, #4
   539ec:	beq	53a80 <fputs@plt+0x42990>
   539f0:	ldm	sl, {r0, r3}
   539f4:	ldr	fp, [r3, #8]
   539f8:	str	r0, [r3, #4]
   539fc:	cmp	fp, #0
   53a00:	beq	53a80 <fputs@plt+0x42990>
   53a04:	mov	r7, r2
   53a08:	mov	r8, r1
   53a0c:	mov	r6, #0
   53a10:	mov	r9, #4
   53a14:	cmp	r7, #0
   53a18:	beq	53aa4 <fputs@plt+0x429b4>
   53a1c:	ldrb	r2, [fp, #64]	; 0x40
   53a20:	ands	r4, r2, #1
   53a24:	bne	53aa4 <fputs@plt+0x429b4>
   53a28:	ldrb	r3, [fp, #66]	; 0x42
   53a2c:	sub	r3, r3, #1
   53a30:	cmp	r3, #1
   53a34:	bls	53abc <fputs@plt+0x429cc>
   53a38:	ldrsb	r3, [fp, #68]	; 0x44
   53a3c:	cmp	r3, #0
   53a40:	blt	53a74 <fputs@plt+0x42984>
   53a44:	add	r5, fp, #116	; 0x74
   53a48:	mov	r4, #0
   53a4c:	ldr	r3, [r5, #4]!
   53a50:	add	r4, r4, #1
   53a54:	cmp	r3, #0
   53a58:	beq	53a64 <fputs@plt+0x42974>
   53a5c:	ldr	r0, [r3, #72]	; 0x48
   53a60:	bl	4cd10 <fputs@plt+0x3bc20>
   53a64:	str	r6, [r5]
   53a68:	ldrsb	r3, [fp, #68]	; 0x44
   53a6c:	cmp	r3, r4
   53a70:	bge	53a4c <fputs@plt+0x4295c>
   53a74:	ldr	fp, [fp, #8]
   53a78:	cmp	fp, #0
   53a7c:	bne	53a14 <fputs@plt+0x42924>
   53a80:	mov	r5, #0
   53a84:	mov	r0, r5
   53a88:	add	sp, sp, #4
   53a8c:	ldrd	r4, [sp]
   53a90:	ldrd	r6, [sp, #8]
   53a94:	ldrd	r8, [sp, #16]
   53a98:	ldrd	sl, [sp, #24]
   53a9c:	add	sp, sp, #32
   53aa0:	pop	{pc}		; (ldr pc, [sp], #4)
   53aa4:	ldr	r0, [fp, #48]	; 0x30
   53aa8:	bl	19898 <fputs@plt+0x87a8>
   53aac:	str	r6, [fp, #48]	; 0x30
   53ab0:	str	r8, [fp, #60]	; 0x3c
   53ab4:	strb	r9, [fp, #66]	; 0x42
   53ab8:	b	53a38 <fputs@plt+0x42948>
   53abc:	mov	r0, fp
   53ac0:	bl	53450 <fputs@plt+0x42360>
   53ac4:	subs	r5, r0, #0
   53ac8:	beq	53a38 <fputs@plt+0x42948>
   53acc:	mov	r2, r4
   53ad0:	mov	r0, sl
   53ad4:	mov	r1, r5
   53ad8:	bl	539d0 <fputs@plt+0x428e0>
   53adc:	b	53a84 <fputs@plt+0x42994>
   53ae0:	strd	r4, [sp, #-20]!	; 0xffffffec
   53ae4:	mov	r4, r0
   53ae8:	ldm	r0, {r3, r5}
   53aec:	strd	r6, [sp, #8]
   53af0:	subs	r7, r1, #0
   53af4:	movne	r6, #0
   53af8:	str	lr, [sp, #16]
   53afc:	sub	sp, sp, #12
   53b00:	str	r3, [r5, #4]
   53b04:	beq	53b48 <fputs@plt+0x42a58>
   53b08:	mov	r1, r7
   53b0c:	mov	r0, r4
   53b10:	bl	539d0 <fputs@plt+0x428e0>
   53b14:	cmp	r0, #0
   53b18:	movne	r6, r0
   53b1c:	ldrb	r3, [r4, #8]
   53b20:	cmp	r3, #2
   53b24:	beq	53b68 <fputs@plt+0x42a78>
   53b28:	mov	r0, r4
   53b2c:	bl	4e078 <fputs@plt+0x3cf88>
   53b30:	mov	r0, r6
   53b34:	add	sp, sp, #12
   53b38:	ldrd	r4, [sp]
   53b3c:	ldrd	r6, [sp, #8]
   53b40:	add	sp, sp, #16
   53b44:	pop	{pc}		; (ldr pc, [sp], #4)
   53b48:	mov	r2, r7
   53b4c:	ldr	r0, [r5, #8]
   53b50:	bl	53550 <fputs@plt+0x42460>
   53b54:	subs	r6, r0, #0
   53b58:	beq	53b1c <fputs@plt+0x42a2c>
   53b5c:	mov	r2, r7
   53b60:	mov	r7, r6
   53b64:	b	53b08 <fputs@plt+0x42a18>
   53b68:	ldr	r0, [r5]
   53b6c:	bl	4c560 <fputs@plt+0x3b470>
   53b70:	cmp	r0, #0
   53b74:	mov	r3, #0
   53b78:	movne	r6, r0
   53b7c:	add	r2, sp, #4
   53b80:	mov	r1, #1
   53b84:	mov	r0, r5
   53b88:	bl	4cc90 <fputs@plt+0x3bba0>
   53b8c:	cmp	r0, #0
   53b90:	bne	53bbc <fputs@plt+0x42acc>
   53b94:	ldr	r2, [sp, #4]
   53b98:	ldr	r3, [r2, #56]	; 0x38
   53b9c:	ldr	r0, [r2, #72]	; 0x48
   53ba0:	ldr	r3, [r3, #28]
   53ba4:	rev	r3, r3
   53ba8:	cmp	r3, #0
   53bac:	ldreq	r3, [r5]
   53bb0:	ldreq	r3, [r3, #28]
   53bb4:	str	r3, [r5, #44]	; 0x2c
   53bb8:	bl	4cd10 <fputs@plt+0x3bc20>
   53bbc:	mov	r3, #1
   53bc0:	ldr	r0, [r5, #60]	; 0x3c
   53bc4:	strb	r3, [r5, #20]
   53bc8:	bl	199cc <fputs@plt+0x88dc>
   53bcc:	mov	r3, #0
   53bd0:	str	r3, [r5, #60]	; 0x3c
   53bd4:	b	53b28 <fputs@plt+0x42a38>
   53bd8:	ldr	r3, [pc, #444]	; 53d9c <fputs@plt+0x42cac>
   53bdc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   53be0:	mov	r5, r0
   53be4:	add	r3, pc, r3
   53be8:	ldr	r3, [r3, #328]	; 0x148
   53bec:	strd	r6, [sp, #8]
   53bf0:	mov	r6, r1
   53bf4:	str	r8, [sp, #16]
   53bf8:	str	lr, [sp, #20]
   53bfc:	cmp	r3, #0
   53c00:	beq	53c08 <fputs@plt+0x42b18>
   53c04:	blx	r3
   53c08:	ldr	ip, [r5, #20]
   53c0c:	ldr	r7, [r5, #24]
   53c10:	cmp	ip, #0
   53c14:	and	r7, r7, #2
   53c18:	ble	53d94 <fputs@plt+0x42ca4>
   53c1c:	ldr	r8, [r5, #16]
   53c20:	add	r4, r8, ip, lsl #4
   53c24:	mov	r1, r8
   53c28:	mov	r3, r8
   53c2c:	ldr	r0, [r3, #4]
   53c30:	add	r3, r3, #16
   53c34:	cmp	r0, #0
   53c38:	beq	53c48 <fputs@plt+0x42b58>
   53c3c:	ldr	lr, [r0]
   53c40:	ldr	r2, [r0, #4]
   53c44:	str	lr, [r2, #4]
   53c48:	cmp	r4, r3
   53c4c:	bne	53c2c <fputs@plt+0x42b3c>
   53c50:	cmp	r7, #0
   53c54:	bne	53d60 <fputs@plt+0x42c70>
   53c58:	mov	r8, #0
   53c5c:	eor	r7, r7, #1
   53c60:	mov	r4, r8
   53c64:	b	53c6c <fputs@plt+0x42b7c>
   53c68:	ldr	r1, [r5, #16]
   53c6c:	add	r3, r1, r4, lsl #4
   53c70:	mov	r2, r7
   53c74:	mov	r1, r6
   53c78:	add	r4, r4, #1
   53c7c:	ldr	r3, [r3, #4]
   53c80:	subs	r0, r3, #0
   53c84:	beq	53c9c <fputs@plt+0x42bac>
   53c88:	ldrb	r3, [r3, #8]
   53c8c:	cmp	r3, #2
   53c90:	moveq	r8, #1
   53c94:	bl	53ae0 <fputs@plt+0x429f0>
   53c98:	ldr	ip, [r5, #20]
   53c9c:	cmp	ip, r4
   53ca0:	bgt	53c68 <fputs@plt+0x42b78>
   53ca4:	mov	r1, #68	; 0x44
   53ca8:	mov	r0, r5
   53cac:	bl	19fb8 <fputs@plt+0x8ec8>
   53cb0:	ldr	r3, [pc, #232]	; 53da0 <fputs@plt+0x42cb0>
   53cb4:	add	r3, pc, r3
   53cb8:	ldr	r3, [r3, #332]	; 0x14c
   53cbc:	cmp	r3, #0
   53cc0:	beq	53cc8 <fputs@plt+0x42bd8>
   53cc4:	blx	r3
   53cc8:	ldr	r3, [r5, #24]
   53ccc:	tst	r3, #2
   53cd0:	beq	53d10 <fputs@plt+0x42c20>
   53cd4:	ldrb	r2, [r5, #149]	; 0x95
   53cd8:	cmp	r2, #0
   53cdc:	bne	53d10 <fputs@plt+0x42c20>
   53ce0:	ldr	r3, [r5, #4]
   53ce4:	cmp	r3, #0
   53ce8:	beq	53d04 <fputs@plt+0x42c14>
   53cec:	ldrb	r2, [r3, #87]	; 0x57
   53cf0:	orr	r2, r2, #1
   53cf4:	strb	r2, [r3, #87]	; 0x57
   53cf8:	ldr	r3, [r3, #52]	; 0x34
   53cfc:	cmp	r3, #0
   53d00:	bne	53cec <fputs@plt+0x42bfc>
   53d04:	mov	r0, r5
   53d08:	bl	22cac <fputs@plt+0x11bbc>
   53d0c:	ldr	r3, [r5, #24]
   53d10:	add	r2, r5, #448	; 0x1c0
   53d14:	mov	r0, #0
   53d18:	ldr	lr, [r5, #208]	; 0xd0
   53d1c:	mov	r1, #0
   53d20:	bic	r3, r3, #16777216	; 0x1000000
   53d24:	strd	r0, [r2, #-8]
   53d28:	strd	r0, [r2]
   53d2c:	str	r3, [r5, #24]
   53d30:	cmp	lr, #0
   53d34:	beq	53d80 <fputs@plt+0x42c90>
   53d38:	cmp	r8, #0
   53d3c:	beq	53d74 <fputs@plt+0x42c84>
   53d40:	mov	r3, lr
   53d44:	ldrd	r6, [sp, #8]
   53d48:	ldr	r8, [sp, #16]
   53d4c:	ldr	lr, [sp, #20]
   53d50:	ldr	r0, [r5, #204]	; 0xcc
   53d54:	ldrd	r4, [sp]
   53d58:	add	sp, sp, #24
   53d5c:	bx	r3
   53d60:	ldrb	r7, [r5, #149]	; 0x95
   53d64:	mov	r1, r8
   53d68:	clz	r7, r7
   53d6c:	lsr	r7, r7, #5
   53d70:	b	53c58 <fputs@plt+0x42b68>
   53d74:	ldrb	r3, [r5, #67]	; 0x43
   53d78:	cmp	r3, #0
   53d7c:	beq	53d40 <fputs@plt+0x42c50>
   53d80:	ldrd	r4, [sp]
   53d84:	ldrd	r6, [sp, #8]
   53d88:	ldr	r8, [sp, #16]
   53d8c:	add	sp, sp, #20
   53d90:	pop	{pc}		; (ldr pc, [sp], #4)
   53d94:	mov	r8, #0
   53d98:	b	53ca4 <fputs@plt+0x42bb4>
   53d9c:	andeq	pc, r5, r4, ror #24
   53da0:	muleq	r5, r4, fp
   53da4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   53da8:	strd	r6, [sp, #8]
   53dac:	strd	r8, [sp, #16]
   53db0:	strd	sl, [sp, #24]
   53db4:	str	lr, [sp, #32]
   53db8:	sub	sp, sp, #52	; 0x34
   53dbc:	ldrb	ip, [r0, #66]	; 0x42
   53dc0:	cmp	ip, #1
   53dc4:	beq	53fb0 <fputs@plt+0x42ec0>
   53dc8:	cmp	r1, #0
   53dcc:	moveq	fp, r1
   53dd0:	beq	53dfc <fputs@plt+0x42d0c>
   53dd4:	ldr	lr, [r1]
   53dd8:	ldrh	ip, [lr, #6]
   53ddc:	ldrh	r4, [lr, #8]
   53de0:	add	ip, ip, r4
   53de4:	cmp	ip, #13
   53de8:	ble	53f68 <fputs@plt+0x42e78>
   53dec:	ldr	fp, [pc, #1160]	; 5427c <fputs@plt+0x4318c>
   53df0:	add	fp, pc, fp
   53df4:	mov	ip, #0
   53df8:	strb	ip, [r1, #11]
   53dfc:	mov	r7, r0
   53e00:	str	r1, [sp, #12]
   53e04:	strd	r2, [sp, #24]
   53e08:	bl	4e3c4 <fputs@plt+0x3d2d4>
   53e0c:	subs	r3, r0, #0
   53e10:	str	r3, [sp, #20]
   53e14:	bne	53f48 <fputs@plt+0x42e58>
   53e18:	ldrb	r3, [r7, #66]	; 0x42
   53e1c:	cmp	r3, #0
   53e20:	beq	53ff0 <fputs@plt+0x42f00>
   53e24:	ldr	r3, [sp, #88]	; 0x58
   53e28:	rsb	r3, r3, #1
   53e2c:	str	r3, [sp, #32]
   53e30:	add	r3, r7, #16
   53e34:	str	r3, [sp, #16]
   53e38:	ldrsb	r3, [r7, #68]	; 0x44
   53e3c:	cmp	fp, #0
   53e40:	movne	r8, #0
   53e44:	add	r2, r3, #30
   53e48:	add	r3, r7, r3, lsl #1
   53e4c:	ldr	r4, [r7, r2, lsl #2]
   53e50:	ldr	r2, [sp, #32]
   53e54:	ldrh	r6, [r4, #18]
   53e58:	sub	r6, r6, #1
   53e5c:	asr	r5, r6, r2
   53e60:	strh	r5, [r3, #80]	; 0x50
   53e64:	bne	53ea0 <fputs@plt+0x42db0>
   53e68:	b	5409c <fputs@plt+0x42fac>
   53e6c:	add	r1, r1, #1
   53e70:	ldr	r2, [sp, #12]
   53e74:	blx	fp
   53e78:	mov	r9, r0
   53e7c:	cmp	r9, #0
   53e80:	addlt	r8, r5, #1
   53e84:	blt	53e90 <fputs@plt+0x42da0>
   53e88:	beq	53f08 <fputs@plt+0x42e18>
   53e8c:	sub	r6, r5, #1
   53e90:	cmp	r8, r6
   53e94:	bgt	54150 <fputs@plt+0x43060>
   53e98:	add	r5, r8, r6
   53e9c:	asr	r5, r5, #1
   53ea0:	ldr	r2, [r4, #64]	; 0x40
   53ea4:	lsl	r3, r5, #1
   53ea8:	ldrh	r1, [r4, #20]
   53eac:	ldr	ip, [r4, #68]	; 0x44
   53eb0:	ldrh	r3, [r2, r3]
   53eb4:	ldrb	r2, [r4, #7]
   53eb8:	rev16	r3, r3
   53ebc:	and	r1, r1, r3
   53ec0:	ldrb	r0, [ip, r1]
   53ec4:	add	r1, ip, r1
   53ec8:	cmp	r2, r0
   53ecc:	bcs	53e6c <fputs@plt+0x42d7c>
   53ed0:	ldrb	r3, [r1, #1]
   53ed4:	tst	r3, #128	; 0x80
   53ed8:	bne	54008 <fputs@plt+0x42f18>
   53edc:	ldrh	r2, [r4, #10]
   53ee0:	lsl	r0, r0, #7
   53ee4:	and	r0, r0, #16256	; 0x3f80
   53ee8:	add	r0, r3, r0
   53eec:	cmp	r2, r0
   53ef0:	blt	54008 <fputs@plt+0x42f18>
   53ef4:	add	r1, r1, #2
   53ef8:	ldr	r2, [sp, #12]
   53efc:	blx	fp
   53f00:	mov	r9, r0
   53f04:	b	53e7c <fputs@plt+0x42d8c>
   53f08:	ldr	r3, [sp, #92]	; 0x5c
   53f0c:	str	r9, [r3]
   53f10:	ldrsb	r3, [r7, #68]	; 0x44
   53f14:	add	r3, r7, r3, lsl #1
   53f18:	strh	r5, [r3, #80]	; 0x50
   53f1c:	ldr	r3, [sp, #12]
   53f20:	ldrb	r3, [r3, #11]
   53f24:	cmp	r3, #0
   53f28:	moveq	r3, r9
   53f2c:	movne	r3, #11
   53f30:	str	r3, [sp, #20]
   53f34:	ldrb	r3, [r7, #64]	; 0x40
   53f38:	mov	r2, #0
   53f3c:	strh	r2, [r7, #34]	; 0x22
   53f40:	bic	r3, r3, #6
   53f44:	strb	r3, [r7, #64]	; 0x40
   53f48:	ldr	r0, [sp, #20]
   53f4c:	add	sp, sp, #52	; 0x34
   53f50:	ldrd	r4, [sp]
   53f54:	ldrd	r6, [sp, #8]
   53f58:	ldrd	r8, [sp, #16]
   53f5c:	ldrd	sl, [sp, #24]
   53f60:	add	sp, sp, #32
   53f64:	pop	{pc}		; (ldr pc, [sp], #4)
   53f68:	ldr	r4, [lr, #16]
   53f6c:	ldr	ip, [r1, #4]
   53f70:	ldrb	r4, [r4]
   53f74:	ldrh	ip, [ip, #8]
   53f78:	cmp	r4, #0
   53f7c:	mvnne	r4, #254	; 0xfe
   53f80:	mvneq	r4, #65024	; 0xfe00
   53f84:	tst	ip, #4
   53f88:	strh	r4, [r1, #12]
   53f8c:	bne	54090 <fputs@plt+0x42fa0>
   53f90:	tst	ip, #25
   53f94:	bne	53dec <fputs@plt+0x42cfc>
   53f98:	ldr	ip, [lr, #20]
   53f9c:	cmp	ip, #0
   53fa0:	bne	53dec <fputs@plt+0x42cfc>
   53fa4:	ldr	fp, [pc, #724]	; 54280 <fputs@plt+0x43190>
   53fa8:	add	fp, pc, fp
   53fac:	b	53df4 <fputs@plt+0x42d04>
   53fb0:	ldrb	ip, [r0, #64]	; 0x40
   53fb4:	tst	ip, #2
   53fb8:	beq	53dc8 <fputs@plt+0x42cd8>
   53fbc:	ldrb	lr, [r0, #69]	; 0x45
   53fc0:	cmp	lr, #0
   53fc4:	beq	53dc8 <fputs@plt+0x42cd8>
   53fc8:	ldrd	r4, [r0, #16]
   53fcc:	cmp	r5, r3
   53fd0:	cmpeq	r4, r2
   53fd4:	beq	541fc <fputs@plt+0x4310c>
   53fd8:	cmp	r4, r2
   53fdc:	sbcs	lr, r5, r3
   53fe0:	movlt	lr, #1
   53fe4:	movge	lr, #0
   53fe8:	ands	ip, lr, ip, lsr #3
   53fec:	beq	53dc8 <fputs@plt+0x42cd8>
   53ff0:	mov	r2, #0
   53ff4:	mvn	r3, #0
   53ff8:	str	r2, [sp, #20]
   53ffc:	ldr	r2, [sp, #92]	; 0x5c
   54000:	str	r3, [r2]
   54004:	b	53f48 <fputs@plt+0x42e58>
   54008:	ldrb	ip, [r4, #6]
   5400c:	mov	r0, r4
   54010:	ldr	r2, [sp, #16]
   54014:	ldr	r3, [r4, #80]	; 0x50
   54018:	sub	r1, r1, ip
   5401c:	blx	r3
   54020:	ldr	r9, [r7, #16]
   54024:	cmp	r9, #1
   54028:	ble	541cc <fputs@plt+0x430dc>
   5402c:	add	r0, r9, #18
   54030:	asr	r1, r0, #31
   54034:	bl	21a40 <fputs@plt+0x10950>
   54038:	subs	sl, r0, #0
   5403c:	beq	541dc <fputs@plt+0x430ec>
   54040:	ldrsb	ip, [r7, #68]	; 0x44
   54044:	mov	r3, sl
   54048:	mov	r2, r9
   5404c:	mov	r1, #0
   54050:	mov	r0, r7
   54054:	add	ip, r7, ip, lsl #1
   54058:	strh	r5, [ip, #80]	; 0x50
   5405c:	mov	ip, #2
   54060:	str	ip, [sp]
   54064:	bl	52fe8 <fputs@plt+0x41ef8>
   54068:	cmp	r0, #0
   5406c:	bne	541e8 <fputs@plt+0x430f8>
   54070:	mov	r0, r9
   54074:	mov	r1, sl
   54078:	ldr	r2, [sp, #12]
   5407c:	blx	fp
   54080:	mov	r9, r0
   54084:	mov	r0, sl
   54088:	bl	19898 <fputs@plt+0x87a8>
   5408c:	b	53e7c <fputs@plt+0x42d8c>
   54090:	ldr	fp, [pc, #492]	; 54284 <fputs@plt+0x43194>
   54094:	add	fp, pc, fp
   54098:	b	53df4 <fputs@plt+0x42d04>
   5409c:	mov	r8, fp
   540a0:	str	fp, [sp, #36]	; 0x24
   540a4:	add	r9, sp, #40	; 0x28
   540a8:	ldrd	sl, [sp, #24]
   540ac:	lsl	r2, r5, #1
   540b0:	ldr	r1, [r4, #64]	; 0x40
   540b4:	ldrh	r3, [r4, #20]
   540b8:	ldr	r0, [r4, #68]	; 0x44
   540bc:	ldrh	r2, [r1, r2]
   540c0:	ldrb	r1, [r4, #3]
   540c4:	rev16	r2, r2
   540c8:	and	r3, r3, r2
   540cc:	cmp	r1, #0
   540d0:	add	r0, r0, r3
   540d4:	bne	54108 <fputs@plt+0x43018>
   540d8:	mov	r1, r9
   540dc:	bl	14714 <fputs@plt+0x3624>
   540e0:	ldrd	r2, [sp, #40]	; 0x28
   540e4:	cmp	r2, sl
   540e8:	sbcs	r1, r3, fp
   540ec:	bge	54130 <fputs@plt+0x43040>
   540f0:	add	r8, r5, #1
   540f4:	cmp	r6, r8
   540f8:	blt	54210 <fputs@plt+0x43120>
   540fc:	add	r5, r8, r6
   54100:	asr	r5, r5, #1
   54104:	b	540ac <fputs@plt+0x42fbc>
   54108:	ldrsb	r3, [r0], #1
   5410c:	cmp	r3, #0
   54110:	bge	540d8 <fputs@plt+0x42fe8>
   54114:	ldr	r3, [r4, #60]	; 0x3c
   54118:	cmp	r3, r0
   5411c:	bhi	54108 <fputs@plt+0x43018>
   54120:	movw	r0, #60948	; 0xee14
   54124:	bl	36834 <fputs@plt+0x25744>
   54128:	str	r0, [sp, #20]
   5412c:	b	53f48 <fputs@plt+0x42e58>
   54130:	cmp	sl, r2
   54134:	sbcs	r1, fp, r3
   54138:	bge	5421c <fputs@plt+0x4312c>
   5413c:	sub	r6, r5, #1
   54140:	cmp	r8, r6
   54144:	ble	540fc <fputs@plt+0x4300c>
   54148:	ldr	fp, [sp, #36]	; 0x24
   5414c:	mov	r9, #1
   54150:	ldrb	r3, [r4, #4]
   54154:	ldrsb	r1, [r7, #68]	; 0x44
   54158:	cmp	r3, #0
   5415c:	bne	54258 <fputs@plt+0x43168>
   54160:	add	r3, r1, #40	; 0x28
   54164:	uxth	ip, r8
   54168:	ldrh	r2, [r4, #18]
   5416c:	ldr	r1, [r4, #56]	; 0x38
   54170:	cmp	r2, r8
   54174:	bgt	541a8 <fputs@plt+0x430b8>
   54178:	ldrb	r2, [r4, #5]
   5417c:	add	r1, r1, r2
   54180:	ldr	r1, [r1, #8]
   54184:	rev	r1, r1
   54188:	lsl	r3, r3, #1
   5418c:	mov	r0, r7
   54190:	strh	ip, [r7, r3]
   54194:	bl	4d724 <fputs@plt+0x3c634>
   54198:	cmp	r0, #0
   5419c:	beq	53e38 <fputs@plt+0x42d48>
   541a0:	str	r0, [sp, #20]
   541a4:	b	53f34 <fputs@plt+0x42e44>
   541a8:	ldr	r0, [r4, #64]	; 0x40
   541ac:	lsl	r8, r8, #1
   541b0:	ldrh	r2, [r4, #20]
   541b4:	ldrh	r0, [r0, r8]
   541b8:	rev16	r0, r0
   541bc:	and	r2, r2, r0
   541c0:	ldr	r1, [r1, r2]
   541c4:	rev	r1, r1
   541c8:	b	54188 <fputs@plt+0x43098>
   541cc:	movw	r0, #61021	; 0xee5d
   541d0:	bl	36834 <fputs@plt+0x25744>
   541d4:	str	r0, [sp, #20]
   541d8:	b	53f34 <fputs@plt+0x42e44>
   541dc:	mov	r3, #7
   541e0:	str	r3, [sp, #20]
   541e4:	b	53f34 <fputs@plt+0x42e44>
   541e8:	mov	r3, r0
   541ec:	mov	r0, sl
   541f0:	str	r3, [sp, #20]
   541f4:	bl	19898 <fputs@plt+0x87a8>
   541f8:	b	53f34 <fputs@plt+0x42e44>
   541fc:	ldr	r2, [sp, #92]	; 0x5c
   54200:	mov	r3, #0
   54204:	str	r3, [sp, #20]
   54208:	str	r3, [r2]
   5420c:	b	53f48 <fputs@plt+0x42e58>
   54210:	mvn	r9, #0
   54214:	ldr	fp, [sp, #36]	; 0x24
   54218:	b	54150 <fputs@plt+0x43060>
   5421c:	ldrsb	r1, [r7, #68]	; 0x44
   54220:	uxth	ip, r5
   54224:	strd	r2, [r7, #16]
   54228:	ldrb	r2, [r7, #64]	; 0x40
   5422c:	ldr	fp, [sp, #36]	; 0x24
   54230:	add	r3, r1, #40	; 0x28
   54234:	lsl	r1, r3, #1
   54238:	orr	r2, r2, #2
   5423c:	strb	r2, [r7, #64]	; 0x40
   54240:	strh	ip, [r7, r1]
   54244:	ldrb	r2, [r4, #4]
   54248:	cmp	r2, #0
   5424c:	bne	5426c <fputs@plt+0x4317c>
   54250:	mov	r8, r5
   54254:	b	54168 <fputs@plt+0x43078>
   54258:	add	r3, r7, r1, lsl #1
   5425c:	strh	r5, [r3, #80]	; 0x50
   54260:	ldr	r3, [sp, #92]	; 0x5c
   54264:	str	r9, [r3]
   54268:	b	53f34 <fputs@plt+0x42e44>
   5426c:	ldr	r2, [sp, #92]	; 0x5c
   54270:	mov	r3, #0
   54274:	str	r3, [r2]
   54278:	b	53f34 <fputs@plt+0x42e44>
   5427c:			; <UNDEFINED> instruction: 0xfffe40a0
   54280:			; <UNDEFINED> instruction: 0xfffe4430
   54284:			; <UNDEFINED> instruction: 0xfffe3e88
   54288:	mov	ip, #0
   5428c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   54290:	mov	r4, r0
   54294:	strd	r6, [sp, #8]
   54298:	subs	r7, r1, #0
   5429c:	mov	r6, r2
   542a0:	str	r8, [sp, #16]
   542a4:	mov	r8, r3
   542a8:	str	lr, [sp, #20]
   542ac:	sub	sp, sp, #216	; 0xd8
   542b0:	str	ip, [sp, #12]
   542b4:	beq	54358 <fputs@plt+0x43268>
   542b8:	add	r3, sp, #12
   542bc:	mov	r2, #200	; 0xc8
   542c0:	ldr	r0, [r0, #72]	; 0x48
   542c4:	add	r1, sp, #16
   542c8:	bl	25e5c <fputs@plt+0x14d6c>
   542cc:	subs	r5, r0, #0
   542d0:	moveq	r5, #7
   542d4:	beq	5433c <fputs@plt+0x4324c>
   542d8:	ldr	r0, [r4, #72]	; 0x48
   542dc:	mov	r3, r7
   542e0:	mov	r2, r6
   542e4:	str	r5, [sp]
   542e8:	add	r1, r0, #12
   542ec:	add	r0, r0, #4
   542f0:	bl	1f2c0 <fputs@plt+0xe1d0>
   542f4:	ldrh	r3, [r5, #8]
   542f8:	cmp	r3, #0
   542fc:	beq	54360 <fputs@plt+0x43270>
   54300:	ldr	r1, [sp, #240]	; 0xf0
   54304:	mov	r2, r6
   54308:	mov	r3, r8
   5430c:	mov	r0, r4
   54310:	ldr	ip, [sp, #244]	; 0xf4
   54314:	stm	sp, {r1, ip}
   54318:	mov	r1, r5
   5431c:	bl	53da4 <fputs@plt+0x42cb4>
   54320:	ldr	r1, [sp, #12]
   54324:	mov	r5, r0
   54328:	cmp	r1, #0
   5432c:	beq	5433c <fputs@plt+0x4324c>
   54330:	ldr	r3, [r4, #72]	; 0x48
   54334:	ldr	r0, [r3, #12]
   54338:	bl	19bf4 <fputs@plt+0x8b04>
   5433c:	mov	r0, r5
   54340:	add	sp, sp, #216	; 0xd8
   54344:	ldrd	r4, [sp]
   54348:	ldrd	r6, [sp, #8]
   5434c:	ldr	r8, [sp, #16]
   54350:	add	sp, sp, #20
   54354:	pop	{pc}		; (ldr pc, [sp], #4)
   54358:	mov	r5, r7
   5435c:	b	54300 <fputs@plt+0x43210>
   54360:	ldr	r3, [r4, #72]	; 0x48
   54364:	ldr	r1, [sp, #12]
   54368:	ldr	r0, [r3, #12]
   5436c:	bl	19bf4 <fputs@plt+0x8b04>
   54370:	movw	r0, #56571	; 0xdcfb
   54374:	bl	36834 <fputs@plt+0x25744>
   54378:	mov	r5, r0
   5437c:	b	5433c <fputs@plt+0x4324c>
   54380:	strd	r4, [sp, #-12]!
   54384:	mov	ip, #0
   54388:	mov	r4, r0
   5438c:	ldrd	r2, [r0, #40]	; 0x28
   54390:	str	lr, [sp, #8]
   54394:	sub	sp, sp, #20
   54398:	add	r1, sp, #12
   5439c:	str	ip, [sp]
   543a0:	str	r1, [sp, #4]
   543a4:	strb	ip, [r0, #66]	; 0x42
   543a8:	ldr	r1, [r0, #48]	; 0x30
   543ac:	bl	54288 <fputs@plt+0x43198>
   543b0:	subs	r5, r0, #0
   543b4:	beq	543cc <fputs@plt+0x432dc>
   543b8:	mov	r0, r5
   543bc:	add	sp, sp, #20
   543c0:	ldrd	r4, [sp]
   543c4:	add	sp, sp, #8
   543c8:	pop	{pc}		; (ldr pc, [sp], #4)
   543cc:	ldr	r0, [r4, #48]	; 0x30
   543d0:	bl	19898 <fputs@plt+0x87a8>
   543d4:	ldr	r2, [sp, #12]
   543d8:	str	r5, [r4, #48]	; 0x30
   543dc:	ldr	r3, [r4, #60]	; 0x3c
   543e0:	orr	r3, r3, r2
   543e4:	cmp	r3, #0
   543e8:	str	r3, [r4, #60]	; 0x3c
   543ec:	beq	543b8 <fputs@plt+0x432c8>
   543f0:	ldrb	r3, [r4, #66]	; 0x42
   543f4:	cmp	r3, #1
   543f8:	moveq	r3, #2
   543fc:	strbeq	r3, [r4, #66]	; 0x42
   54400:	b	543b8 <fputs@plt+0x432c8>
   54404:	strd	r4, [sp, #-16]!
   54408:	mov	r4, r0
   5440c:	mov	r5, r1
   54410:	str	r6, [sp, #8]
   54414:	str	lr, [sp, #12]
   54418:	ldrb	r3, [r0, #66]	; 0x42
   5441c:	cmp	r3, #1
   54420:	beq	54474 <fputs@plt+0x43384>
   54424:	cmp	r3, #2
   54428:	bls	54444 <fputs@plt+0x43354>
   5442c:	cmp	r3, #4
   54430:	beq	545c0 <fputs@plt+0x434d0>
   54434:	bl	54380 <fputs@plt+0x43290>
   54438:	cmp	r0, #0
   5443c:	bne	54524 <fputs@plt+0x43434>
   54440:	ldrb	r3, [r4, #66]	; 0x42
   54444:	cmp	r3, #0
   54448:	beq	545a4 <fputs@plt+0x434b4>
   5444c:	ldr	r3, [r4, #60]	; 0x3c
   54450:	cmp	r3, #0
   54454:	beq	54474 <fputs@plt+0x43384>
   54458:	mov	r3, #1
   5445c:	strb	r3, [r4, #66]	; 0x42
   54460:	mov	r3, #0
   54464:	movlt	r0, r3
   54468:	strlt	r3, [r4, #60]	; 0x3c
   5446c:	blt	54524 <fputs@plt+0x43434>
   54470:	str	r3, [r4, #60]	; 0x3c
   54474:	ldrsb	r3, [r4, #68]	; 0x44
   54478:	add	r2, r3, #30
   5447c:	add	r0, r3, #40	; 0x28
   54480:	ldr	r1, [r4, r2, lsl #2]
   54484:	lsl	r2, r0, #1
   54488:	ldrh	r2, [r4, r2]
   5448c:	ldrb	ip, [r1, #4]
   54490:	cmp	ip, #0
   54494:	beq	54534 <fputs@plt+0x43444>
   54498:	cmp	r2, #0
   5449c:	bne	544fc <fputs@plt+0x4340c>
   544a0:	cmp	r3, #0
   544a4:	beq	54580 <fputs@plt+0x43490>
   544a8:	mov	r6, r2
   544ac:	b	544bc <fputs@plt+0x433cc>
   544b0:	cmp	r3, #0
   544b4:	beq	54580 <fputs@plt+0x43490>
   544b8:	ldr	r1, [r4, r1, lsl #2]
   544bc:	sub	r3, r3, #1
   544c0:	strh	r6, [r4, #34]	; 0x22
   544c4:	ldrb	r2, [r4, #64]	; 0x40
   544c8:	strb	r3, [r4, #68]	; 0x44
   544cc:	bic	r3, r2, #6
   544d0:	strb	r3, [r4, #64]	; 0x40
   544d4:	ldr	r0, [r1, #72]	; 0x48
   544d8:	bl	4cd10 <fputs@plt+0x3bc20>
   544dc:	ldrsb	r3, [r4, #68]	; 0x44
   544e0:	add	r0, r3, #40	; 0x28
   544e4:	add	r1, r3, #30
   544e8:	lsl	r2, r0, #1
   544ec:	ldrh	r2, [r4, r2]
   544f0:	cmp	r2, #0
   544f4:	beq	544b0 <fputs@plt+0x433c0>
   544f8:	ldr	r1, [r4, r1, lsl #2]
   544fc:	lsl	r0, r0, #1
   54500:	sub	r2, r2, #1
   54504:	strh	r2, [r4, r0]
   54508:	ldrb	r0, [r1, #2]
   5450c:	cmp	r0, #0
   54510:	beq	54524 <fputs@plt+0x43434>
   54514:	ldrb	r3, [r1, #4]
   54518:	cmp	r3, #0
   5451c:	movne	r0, #0
   54520:	beq	545d0 <fputs@plt+0x434e0>
   54524:	ldrd	r4, [sp]
   54528:	ldr	r6, [sp, #8]
   5452c:	add	sp, sp, #12
   54530:	pop	{pc}		; (ldr pc, [sp], #4)
   54534:	ldr	ip, [r1, #64]	; 0x40
   54538:	lsl	r2, r2, #1
   5453c:	mov	r0, r4
   54540:	ldrh	r3, [r1, #20]
   54544:	ldr	r1, [r1, #56]	; 0x38
   54548:	ldrh	r2, [ip, r2]
   5454c:	rev16	r2, r2
   54550:	and	r3, r3, r2
   54554:	ldr	r1, [r1, r3]
   54558:	rev	r1, r1
   5455c:	bl	4d724 <fputs@plt+0x3c634>
   54560:	cmp	r0, #0
   54564:	bne	54524 <fputs@plt+0x43434>
   54568:	mov	r0, r4
   5456c:	ldrd	r4, [sp]
   54570:	ldr	r6, [sp, #8]
   54574:	ldr	lr, [sp, #12]
   54578:	add	sp, sp, #16
   5457c:	b	4d7a0 <fputs@plt+0x3c6b0>
   54580:	mov	r3, #0
   54584:	mov	r2, #1
   54588:	mov	r0, r3
   5458c:	strb	r3, [r4, #66]	; 0x42
   54590:	str	r2, [r5]
   54594:	ldrd	r4, [sp]
   54598:	ldr	r6, [sp, #8]
   5459c:	add	sp, sp, #12
   545a0:	pop	{pc}		; (ldr pc, [sp], #4)
   545a4:	mov	r2, #1
   545a8:	ldr	r6, [sp, #8]
   545ac:	mov	r0, r3
   545b0:	str	r2, [r5]
   545b4:	ldrd	r4, [sp]
   545b8:	add	sp, sp, #12
   545bc:	pop	{pc}		; (ldr pc, [sp], #4)
   545c0:	ldr	r0, [r0, #60]	; 0x3c
   545c4:	cmp	r0, #0
   545c8:	beq	54474 <fputs@plt+0x43384>
   545cc:	b	54524 <fputs@plt+0x43434>
   545d0:	mov	r1, r5
   545d4:	mov	r0, r4
   545d8:	ldrd	r4, [sp]
   545dc:	ldr	r6, [sp, #8]
   545e0:	ldr	lr, [sp, #12]
   545e4:	add	sp, sp, #16
   545e8:	b	545ec <fputs@plt+0x434fc>
   545ec:	mov	r2, #0
   545f0:	str	r2, [r1]
   545f4:	ldrb	r3, [r0, #64]	; 0x40
   545f8:	strh	r2, [r0, #34]	; 0x22
   545fc:	ldrb	ip, [r0, #66]	; 0x42
   54600:	bic	r3, r3, #14
   54604:	cmp	ip, #1
   54608:	strb	r3, [r0, #64]	; 0x40
   5460c:	bne	54654 <fputs@plt+0x43564>
   54610:	push	{lr}		; (str lr, [sp, #-4]!)
   54614:	ldrsb	r3, [r0, #68]	; 0x44
   54618:	add	lr, r0, r3, lsl #1
   5461c:	ldrh	ip, [lr, #80]	; 0x50
   54620:	cmp	ip, r2
   54624:	beq	5464c <fputs@plt+0x4355c>
   54628:	add	r3, r3, #30
   5462c:	ldr	r3, [r0, r3, lsl #2]
   54630:	ldrb	r3, [r3, #4]
   54634:	cmp	r3, r2
   54638:	beq	5464c <fputs@plt+0x4355c>
   5463c:	sub	ip, ip, #1
   54640:	mov	r0, r2
   54644:	strh	ip, [lr, #80]	; 0x50
   54648:	pop	{pc}		; (ldr pc, [sp], #4)
   5464c:	pop	{lr}		; (ldr lr, [sp], #4)
   54650:	b	54404 <fputs@plt+0x43314>
   54654:	b	54404 <fputs@plt+0x43314>
   54658:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5465c:	and	r3, r1, #2
   54660:	mov	r4, r0
   54664:	strd	r6, [sp, #8]
   54668:	strd	r8, [sp, #16]
   5466c:	strd	sl, [sp, #24]
   54670:	str	lr, [sp, #32]
   54674:	sub	sp, sp, #52	; 0x34
   54678:	ldrsb	r8, [r0, #68]	; 0x44
   5467c:	str	r3, [sp, #24]
   54680:	ldr	r3, [r0]
   54684:	sxth	r6, r8
   54688:	add	sl, r0, r6, lsl #2
   5468c:	add	r6, r0, r6, lsl #1
   54690:	ldr	fp, [r3, #4]
   54694:	ldr	r5, [sl, #120]	; 0x78
   54698:	ldrh	r9, [r6, #80]	; 0x50
   5469c:	ldrh	r2, [r5, #20]
   546a0:	ldr	ip, [r5, #64]	; 0x40
   546a4:	lsl	r1, r9, #1
   546a8:	ldr	r7, [r5, #56]	; 0x38
   546ac:	ldrh	r1, [ip, r1]
   546b0:	ldrb	ip, [r5, #4]
   546b4:	rev16	r1, r1
   546b8:	and	r2, r2, r1
   546bc:	cmp	ip, #0
   546c0:	add	r7, r7, r2
   546c4:	beq	548e0 <fputs@plt+0x437f0>
   546c8:	ldrb	r2, [r4, #64]	; 0x40
   546cc:	tst	r2, #32
   546d0:	bne	5490c <fputs@plt+0x4381c>
   546d4:	ldr	ip, [r4, #72]	; 0x48
   546d8:	cmp	ip, #0
   546dc:	beq	5493c <fputs@plt+0x4384c>
   546e0:	ldr	r3, [sp, #24]
   546e4:	cmp	r3, #0
   546e8:	beq	54740 <fputs@plt+0x43650>
   546ec:	ldrb	r3, [r5, #4]
   546f0:	cmp	r3, #0
   546f4:	beq	5472c <fputs@plt+0x4363c>
   546f8:	mov	r1, r7
   546fc:	mov	r0, r5
   54700:	bl	15a5c <fputs@plt+0x496c>
   54704:	ldr	r2, [fp, #36]	; 0x24
   54708:	movw	r1, #43691	; 0xaaab
   5470c:	movt	r1, #43690	; 0xaaaa
   54710:	ldrh	r3, [r5, #16]
   54714:	lsl	r2, r2, #1
   54718:	add	r0, r3, r0
   5471c:	umull	r3, r2, r1, r2
   54720:	add	r0, r0, #1
   54724:	cmp	r0, r2, lsr #1
   54728:	blt	549ac <fputs@plt+0x438bc>
   5472c:	mov	r0, r4
   54730:	bl	533c8 <fputs@plt+0x422d8>
   54734:	cmp	r0, #0
   54738:	str	r0, [sp, #40]	; 0x28
   5473c:	bne	548c4 <fputs@plt+0x437d4>
   54740:	mov	r3, #0
   54744:	str	r3, [sp, #16]
   54748:	ldr	r0, [r5, #72]	; 0x48
   5474c:	bl	49d14 <fputs@plt+0x38c24>
   54750:	cmp	r0, #0
   54754:	str	r0, [sp, #40]	; 0x28
   54758:	bne	548c4 <fputs@plt+0x437d4>
   5475c:	mov	r1, r7
   54760:	add	r2, sp, #44	; 0x2c
   54764:	mov	r0, r5
   54768:	bl	50bac <fputs@plt+0x3fabc>
   5476c:	cmp	r0, #0
   54770:	str	r0, [sp, #40]	; 0x28
   54774:	bne	548c4 <fputs@plt+0x437d4>
   54778:	add	r3, sp, #40	; 0x28
   5477c:	mov	r0, r5
   54780:	ldrh	r2, [sp, #44]	; 0x2c
   54784:	mov	r1, r9
   54788:	str	r3, [sp, #28]
   5478c:	bl	37114 <fputs@plt+0x26024>
   54790:	ldr	r0, [sp, #40]	; 0x28
   54794:	cmp	r0, #0
   54798:	bne	548c4 <fputs@plt+0x437d4>
   5479c:	ldrb	r3, [r5, #4]
   547a0:	cmp	r3, #0
   547a4:	bne	54870 <fputs@plt+0x43780>
   547a8:	ldrsb	r3, [r4, #68]	; 0x44
   547ac:	add	r3, r3, #30
   547b0:	ldr	r7, [r4, r3, lsl #2]
   547b4:	ldrh	r1, [r7, #18]
   547b8:	ldrh	r2, [r7, #20]
   547bc:	ldr	r3, [r7, #64]	; 0x40
   547c0:	ldr	r0, [r7, #56]	; 0x38
   547c4:	add	r3, r3, r1, lsl #1
   547c8:	ldrh	r3, [r3, #-2]
   547cc:	add	r1, r0, #4
   547d0:	rev16	r3, r3
   547d4:	and	r2, r2, r3
   547d8:	add	r2, r0, r2
   547dc:	cmp	r2, r1
   547e0:	bcc	54a20 <fputs@plt+0x43930>
   547e4:	ldr	ip, [sl, #124]	; 0x7c
   547e8:	mov	r1, r2
   547ec:	mov	r0, r7
   547f0:	str	r2, [sp, #36]	; 0x24
   547f4:	ldr	r3, [r7, #76]	; 0x4c
   547f8:	ldr	r2, [ip, #84]	; 0x54
   547fc:	str	r2, [sp, #32]
   54800:	blx	r3
   54804:	mov	sl, r0
   54808:	ldr	r0, [r7, #72]	; 0x48
   5480c:	ldr	fp, [fp, #80]	; 0x50
   54810:	bl	49d14 <fputs@plt+0x38c24>
   54814:	ldr	ip, [sp, #32]
   54818:	add	r3, sl, #4
   5481c:	mov	r1, r9
   54820:	ldr	r2, [sp, #36]	; 0x24
   54824:	stm	sp, {fp, ip}
   54828:	ldr	fp, [sp, #28]
   5482c:	sub	r2, r2, #4
   54830:	str	fp, [sp, #8]
   54834:	str	r0, [sp, #40]	; 0x28
   54838:	mov	r0, r5
   5483c:	bl	50dc0 <fputs@plt+0x3fcd0>
   54840:	ldr	r0, [sp, #40]	; 0x28
   54844:	cmp	r0, #0
   54848:	bne	548c4 <fputs@plt+0x437d4>
   5484c:	ldrh	r1, [r7, #18]
   54850:	mov	r0, r7
   54854:	mov	r3, fp
   54858:	mov	r2, sl
   5485c:	sub	r1, r1, #1
   54860:	bl	37114 <fputs@plt+0x26024>
   54864:	ldr	r0, [sp, #40]	; 0x28
   54868:	cmp	r0, #0
   5486c:	bne	548c4 <fputs@plt+0x437d4>
   54870:	mov	r0, r4
   54874:	bl	510bc <fputs@plt+0x3ffcc>
   54878:	cmp	r0, #0
   5487c:	str	r0, [sp, #40]	; 0x28
   54880:	bne	548c4 <fputs@plt+0x437d4>
   54884:	ldrsb	r3, [r4, #68]	; 0x44
   54888:	cmp	r8, r3
   5488c:	blt	549d4 <fputs@plt+0x438e4>
   54890:	ldr	r3, [sp, #16]
   54894:	cmp	r3, #0
   54898:	beq	54a04 <fputs@plt+0x43914>
   5489c:	mov	r3, #2
   548a0:	strb	r3, [r4, #66]	; 0x42
   548a4:	ldrh	r3, [r5, #18]
   548a8:	cmp	r9, r3
   548ac:	bcc	54a2c <fputs@plt+0x4393c>
   548b0:	ldr	r0, [sp, #40]	; 0x28
   548b4:	sub	r3, r3, #1
   548b8:	mvn	r2, #0
   548bc:	str	r2, [r4, #60]	; 0x3c
   548c0:	strh	r3, [r6, #80]	; 0x50
   548c4:	add	sp, sp, #52	; 0x34
   548c8:	ldrd	r4, [sp]
   548cc:	ldrd	r6, [sp, #8]
   548d0:	ldrd	r8, [sp, #16]
   548d4:	ldrd	sl, [sp, #24]
   548d8:	add	sp, sp, #32
   548dc:	pop	{pc}		; (ldr pc, [sp], #4)
   548e0:	add	r1, sp, #44	; 0x2c
   548e4:	str	r3, [sp, #16]
   548e8:	str	ip, [sp, #44]	; 0x2c
   548ec:	bl	545ec <fputs@plt+0x434fc>
   548f0:	cmp	r0, #0
   548f4:	str	r0, [sp, #40]	; 0x28
   548f8:	ldr	r3, [sp, #16]
   548fc:	bne	548c4 <fputs@plt+0x437d4>
   54900:	ldrb	r2, [r4, #64]	; 0x40
   54904:	tst	r2, #32
   54908:	beq	546d4 <fputs@plt+0x435e4>
   5490c:	mov	r2, r4
   54910:	ldr	r0, [fp, #8]
   54914:	str	r3, [sp, #16]
   54918:	ldr	r1, [r4, #52]	; 0x34
   5491c:	bl	53550 <fputs@plt+0x42460>
   54920:	cmp	r0, #0
   54924:	str	r0, [sp, #40]	; 0x28
   54928:	ldr	r3, [sp, #16]
   5492c:	bne	548c4 <fputs@plt+0x437d4>
   54930:	ldr	ip, [r4, #72]	; 0x48
   54934:	cmp	ip, #0
   54938:	bne	546e0 <fputs@plt+0x435f0>
   5493c:	ldrb	r2, [r3, #11]
   54940:	cmp	r2, #0
   54944:	beq	546e0 <fputs@plt+0x435f0>
   54948:	ldr	r2, [r3, #4]
   5494c:	ldrd	r0, [r4, #16]
   54950:	strb	ip, [r3, #11]
   54954:	ldr	r2, [r2, #8]
   54958:	strd	r0, [sp, #16]
   5495c:	cmp	r2, #0
   54960:	beq	546e0 <fputs@plt+0x435f0>
   54964:	mov	lr, #1
   54968:	str	r5, [sp, #28]
   5496c:	str	r4, [sp, #32]
   54970:	ldrb	r1, [r2, #64]	; 0x40
   54974:	tst	r1, #16
   54978:	beq	54994 <fputs@plt+0x438a4>
   5497c:	strb	lr, [r3, #11]
   54980:	ldrd	r4, [sp, #16]
   54984:	ldrd	r0, [r2, #16]
   54988:	cmp	r5, r1
   5498c:	cmpeq	r4, r0
   54990:	strbeq	ip, [r2, #66]	; 0x42
   54994:	ldr	r2, [r2, #8]
   54998:	cmp	r2, #0
   5499c:	bne	54970 <fputs@plt+0x43880>
   549a0:	ldr	r5, [sp, #28]
   549a4:	ldr	r4, [sp, #32]
   549a8:	b	546e0 <fputs@plt+0x435f0>
   549ac:	mov	r3, #1
   549b0:	str	r3, [sp, #16]
   549b4:	b	54748 <fputs@plt+0x43658>
   549b8:	strb	r3, [r4, #68]	; 0x44
   549bc:	ldr	r1, [r2], #-4
   549c0:	cmp	r1, #0
   549c4:	beq	549dc <fputs@plt+0x438ec>
   549c8:	ldr	r0, [r1, #72]	; 0x48
   549cc:	bl	4cd10 <fputs@plt+0x3bc20>
   549d0:	ldrsb	r3, [r4, #68]	; 0x44
   549d4:	add	r2, r3, #30
   549d8:	add	r2, r4, r2, lsl #2
   549dc:	sub	r1, r3, #1
   549e0:	cmp	r8, r3
   549e4:	sxtb	r3, r1
   549e8:	blt	549b8 <fputs@plt+0x438c8>
   549ec:	mov	r0, r4
   549f0:	bl	510bc <fputs@plt+0x3ffcc>
   549f4:	cmp	r0, #0
   549f8:	str	r0, [sp, #40]	; 0x28
   549fc:	beq	54890 <fputs@plt+0x437a0>
   54a00:	b	548c4 <fputs@plt+0x437d4>
   54a04:	mov	r0, r4
   54a08:	bl	4e3c4 <fputs@plt+0x3d2d4>
   54a0c:	ldr	r3, [sp, #24]
   54a10:	cmp	r3, #0
   54a14:	movne	r3, #3
   54a18:	strbne	r3, [r4, #66]	; 0x42
   54a1c:	b	548c4 <fputs@plt+0x437d4>
   54a20:	movw	r0, #64012	; 0xfa0c
   54a24:	bl	36834 <fputs@plt+0x25744>
   54a28:	b	548c4 <fputs@plt+0x437d4>
   54a2c:	mov	r3, #1
   54a30:	ldr	r0, [sp, #40]	; 0x28
   54a34:	str	r3, [r4, #60]	; 0x3c
   54a38:	b	548c4 <fputs@plt+0x437d4>
   54a3c:	strd	r4, [sp, #-16]!
   54a40:	mov	r4, r0
   54a44:	mov	r5, r1
   54a48:	str	r6, [sp, #8]
   54a4c:	str	lr, [sp, #12]
   54a50:	ldrb	r3, [r0, #66]	; 0x42
   54a54:	cmp	r3, #1
   54a58:	beq	54aac <fputs@plt+0x439bc>
   54a5c:	cmp	r3, #2
   54a60:	bls	54a7c <fputs@plt+0x4398c>
   54a64:	cmp	r3, #4
   54a68:	beq	54bcc <fputs@plt+0x43adc>
   54a6c:	bl	54380 <fputs@plt+0x43290>
   54a70:	cmp	r0, #0
   54a74:	bne	54b64 <fputs@plt+0x43a74>
   54a78:	ldrb	r3, [r4, #66]	; 0x42
   54a7c:	cmp	r3, #0
   54a80:	beq	54b74 <fputs@plt+0x43a84>
   54a84:	ldr	r3, [r4, #60]	; 0x3c
   54a88:	cmp	r3, #0
   54a8c:	beq	54aac <fputs@plt+0x439bc>
   54a90:	mov	r3, #1
   54a94:	strb	r3, [r4, #66]	; 0x42
   54a98:	mov	r3, #0
   54a9c:	movgt	r0, r3
   54aa0:	strgt	r3, [r4, #60]	; 0x3c
   54aa4:	bgt	54b64 <fputs@plt+0x43a74>
   54aa8:	str	r3, [r4, #60]	; 0x3c
   54aac:	ldrsb	r3, [r4, #68]	; 0x44
   54ab0:	add	r2, r3, #30
   54ab4:	add	r0, r4, r3, lsl #1
   54ab8:	ldr	ip, [r4, r2, lsl #2]
   54abc:	ldrh	r1, [r0, #80]	; 0x50
   54ac0:	ldrh	lr, [ip, #18]
   54ac4:	add	r1, r1, #1
   54ac8:	uxth	r1, r1
   54acc:	cmp	lr, r1
   54ad0:	strh	r1, [r0, #80]	; 0x50
   54ad4:	ldrb	r1, [ip, #4]
   54ad8:	bhi	54b58 <fputs@plt+0x43a68>
   54adc:	cmp	r1, #0
   54ae0:	movne	r6, #0
   54ae4:	bne	54b2c <fputs@plt+0x43a3c>
   54ae8:	b	54b90 <fputs@plt+0x43aa0>
   54aec:	ldrb	r3, [r4, #64]	; 0x40
   54af0:	strh	r6, [r4, #34]	; 0x22
   54af4:	strb	r1, [r4, #68]	; 0x44
   54af8:	bic	r3, r3, #6
   54afc:	strb	r3, [r4, #64]	; 0x40
   54b00:	ldr	r3, [r4, r2, lsl #2]
   54b04:	ldr	r0, [r3, #72]	; 0x48
   54b08:	bl	4cd10 <fputs@plt+0x3bc20>
   54b0c:	ldrsb	r3, [r4, #68]	; 0x44
   54b10:	add	r2, r3, #30
   54b14:	add	r0, r4, r3, lsl #1
   54b18:	ldr	r1, [r4, r2, lsl #2]
   54b1c:	ldrh	ip, [r0, #80]	; 0x50
   54b20:	ldrh	r0, [r1, #18]
   54b24:	cmp	ip, r0
   54b28:	bcc	54bdc <fputs@plt+0x43aec>
   54b2c:	cmp	r3, #0
   54b30:	sub	r1, r3, #1
   54b34:	bne	54aec <fputs@plt+0x439fc>
   54b38:	mov	r2, #1
   54b3c:	mov	r0, r3
   54b40:	str	r2, [r5]
   54b44:	strb	r3, [r4, #66]	; 0x42
   54b48:	ldrd	r4, [sp]
   54b4c:	ldr	r6, [sp, #8]
   54b50:	add	sp, sp, #12
   54b54:	pop	{pc}		; (ldr pc, [sp], #4)
   54b58:	cmp	r1, #0
   54b5c:	beq	54bb4 <fputs@plt+0x43ac4>
   54b60:	mov	r0, #0
   54b64:	ldrd	r4, [sp]
   54b68:	ldr	r6, [sp, #8]
   54b6c:	add	sp, sp, #12
   54b70:	pop	{pc}		; (ldr pc, [sp], #4)
   54b74:	mov	r2, #1
   54b78:	ldr	r6, [sp, #8]
   54b7c:	mov	r0, r3
   54b80:	str	r2, [r5]
   54b84:	ldrd	r4, [sp]
   54b88:	add	sp, sp, #12
   54b8c:	pop	{pc}		; (ldr pc, [sp], #4)
   54b90:	ldrb	r2, [ip, #5]
   54b94:	mov	r0, r4
   54b98:	ldr	r3, [ip, #56]	; 0x38
   54b9c:	add	r3, r3, r2
   54ba0:	ldr	r1, [r3, #8]
   54ba4:	rev	r1, r1
   54ba8:	bl	4d724 <fputs@plt+0x3c634>
   54bac:	cmp	r0, #0
   54bb0:	bne	54b64 <fputs@plt+0x43a74>
   54bb4:	mov	r0, r4
   54bb8:	ldrd	r4, [sp]
   54bbc:	ldr	r6, [sp, #8]
   54bc0:	ldr	lr, [sp, #12]
   54bc4:	add	sp, sp, #16
   54bc8:	b	4d810 <fputs@plt+0x3c720>
   54bcc:	ldr	r0, [r0, #60]	; 0x3c
   54bd0:	cmp	r0, #0
   54bd4:	beq	54aac <fputs@plt+0x439bc>
   54bd8:	b	54b64 <fputs@plt+0x43a74>
   54bdc:	ldrb	r3, [r1, #2]
   54be0:	cmp	r3, #0
   54be4:	beq	54b60 <fputs@plt+0x43a70>
   54be8:	mov	r1, r5
   54bec:	mov	r0, r4
   54bf0:	ldrd	r4, [sp]
   54bf4:	ldr	r6, [sp, #8]
   54bf8:	ldr	lr, [sp, #12]
   54bfc:	add	sp, sp, #16
   54c00:	b	54c04 <fputs@plt+0x43b14>
   54c04:	strd	r4, [sp, #-12]!
   54c08:	mov	ip, #0
   54c0c:	str	lr, [sp, #8]
   54c10:	ldrb	r2, [r0, #64]	; 0x40
   54c14:	strh	ip, [r0, #34]	; 0x22
   54c18:	bic	r2, r2, #6
   54c1c:	strb	r2, [r0, #64]	; 0x40
   54c20:	str	ip, [r1]
   54c24:	ldrb	r2, [r0, #66]	; 0x42
   54c28:	cmp	r2, #1
   54c2c:	bne	54c7c <fputs@plt+0x43b8c>
   54c30:	ldrsb	r2, [r0, #68]	; 0x44
   54c34:	add	lr, r2, #30
   54c38:	add	r2, r0, r2, lsl #1
   54c3c:	ldr	lr, [r0, lr, lsl #2]
   54c40:	ldrh	r4, [r2, #80]	; 0x50
   54c44:	ldrh	r5, [lr, #18]
   54c48:	add	r3, r4, #1
   54c4c:	uxth	r3, r3
   54c50:	cmp	r5, r3
   54c54:	strh	r3, [r2, #80]	; 0x50
   54c58:	bls	54c78 <fputs@plt+0x43b88>
   54c5c:	ldrb	r3, [lr, #4]
   54c60:	cmp	r3, #0
   54c64:	beq	54c8c <fputs@plt+0x43b9c>
   54c68:	ldrd	r4, [sp]
   54c6c:	add	sp, sp, #8
   54c70:	mov	r0, ip
   54c74:	pop	{pc}		; (ldr pc, [sp], #4)
   54c78:	strh	r4, [r2, #80]	; 0x50
   54c7c:	ldrd	r4, [sp]
   54c80:	ldr	lr, [sp, #8]
   54c84:	add	sp, sp, #12
   54c88:	b	54a3c <fputs@plt+0x4394c>
   54c8c:	ldrd	r4, [sp]
   54c90:	ldr	lr, [sp, #8]
   54c94:	add	sp, sp, #12
   54c98:	b	4d810 <fputs@plt+0x3c720>
   54c9c:	strd	r4, [sp, #-16]!
   54ca0:	mov	r4, r0
   54ca4:	ldr	r5, [r0, #16]
   54ca8:	str	r6, [sp, #8]
   54cac:	str	lr, [sp, #12]
   54cb0:	ldrb	r3, [r5, #66]	; 0x42
   54cb4:	cmp	r3, #2
   54cb8:	bls	54cd8 <fputs@plt+0x43be8>
   54cbc:	cmp	r3, #4
   54cc0:	beq	54d20 <fputs@plt+0x43c30>
   54cc4:	mov	r0, r5
   54cc8:	bl	54380 <fputs@plt+0x43290>
   54ccc:	cmp	r0, #0
   54cd0:	bne	54d2c <fputs@plt+0x43c3c>
   54cd4:	ldrb	r3, [r5, #66]	; 0x42
   54cd8:	cmp	r3, #1
   54cdc:	beq	54d04 <fputs@plt+0x43c14>
   54ce0:	mov	r3, #0
   54ce4:	mov	r0, r3
   54ce8:	str	r3, [r4, #56]	; 0x38
   54cec:	mov	r3, #1
   54cf0:	strb	r3, [r4, #2]
   54cf4:	ldrd	r4, [sp]
   54cf8:	ldr	r6, [sp, #8]
   54cfc:	add	sp, sp, #12
   54d00:	pop	{pc}		; (ldr pc, [sp], #4)
   54d04:	mov	r3, #0
   54d08:	ldr	r6, [sp, #8]
   54d0c:	mov	r0, r3
   54d10:	str	r3, [r4, #56]	; 0x38
   54d14:	ldrd	r4, [sp]
   54d18:	add	sp, sp, #12
   54d1c:	pop	{pc}		; (ldr pc, [sp], #4)
   54d20:	ldr	r0, [r5, #60]	; 0x3c
   54d24:	cmp	r0, #0
   54d28:	beq	54ce0 <fputs@plt+0x43bf0>
   54d2c:	mov	r3, #0
   54d30:	str	r3, [r4, #56]	; 0x38
   54d34:	b	54cec <fputs@plt+0x43bfc>
   54d38:	mov	r3, #0
   54d3c:	str	r4, [sp, #-8]!
   54d40:	mov	r4, r0
   54d44:	str	lr, [sp, #4]
   54d48:	sub	sp, sp, #16
   54d4c:	mov	r1, r3
   54d50:	str	r3, [sp]
   54d54:	add	r3, sp, #12
   54d58:	str	r3, [sp, #4]
   54d5c:	ldr	r0, [r0, #16]
   54d60:	ldrd	r2, [r4, #40]	; 0x28
   54d64:	bl	53da4 <fputs@plt+0x42cb4>
   54d68:	cmp	r0, #0
   54d6c:	bne	54d84 <fputs@plt+0x43c94>
   54d70:	ldr	r0, [sp, #12]
   54d74:	cmp	r0, #0
   54d78:	strbeq	r0, [r4, #3]
   54d7c:	streq	r0, [r4, #56]	; 0x38
   54d80:	bne	54d94 <fputs@plt+0x43ca4>
   54d84:	add	sp, sp, #16
   54d88:	ldr	r4, [sp]
   54d8c:	add	sp, sp, #4
   54d90:	pop	{pc}		; (ldr pc, [sp], #4)
   54d94:	movw	r0, #5479	; 0x1567
   54d98:	movt	r0, #1
   54d9c:	bl	36834 <fputs@plt+0x25744>
   54da0:	add	sp, sp, #16
   54da4:	ldr	r4, [sp]
   54da8:	add	sp, sp, #4
   54dac:	pop	{pc}		; (ldr pc, [sp], #4)
   54db0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   54db4:	mov	r5, r0
   54db8:	strd	r6, [sp, #8]
   54dbc:	mov	r6, r2
   54dc0:	mov	r7, r3
   54dc4:	strd	r8, [sp, #16]
   54dc8:	strd	sl, [sp, #24]
   54dcc:	str	lr, [sp, #32]
   54dd0:	sub	sp, sp, #76	; 0x4c
   54dd4:	ldrb	r2, [r0, #66]	; 0x42
   54dd8:	str	r1, [sp, #20]
   54ddc:	ldr	r4, [sp, #116]	; 0x74
   54de0:	ldr	r3, [sp, #128]	; 0x80
   54de4:	cmp	r2, #4
   54de8:	str	r3, [sp, #56]	; 0x38
   54dec:	beq	552f4 <fputs@plt+0x44204>
   54df0:	ldrb	r2, [r0, #64]	; 0x40
   54df4:	ldr	sl, [r0]
   54df8:	tst	r2, #32
   54dfc:	ldr	fp, [sl, #4]
   54e00:	bne	552a8 <fputs@plt+0x441b8>
   54e04:	ldr	ip, [r5, #72]	; 0x48
   54e08:	cmp	ip, #0
   54e0c:	beq	55024 <fputs@plt+0x43f34>
   54e10:	ldr	r3, [sp, #56]	; 0x38
   54e14:	cmp	r3, #0
   54e18:	beq	5534c <fputs@plt+0x4425c>
   54e1c:	ldrsb	r3, [r5, #68]	; 0x44
   54e20:	mov	r2, #0
   54e24:	ldr	r1, [sp, #120]	; 0x78
   54e28:	str	r2, [sp, #64]	; 0x40
   54e2c:	add	r3, r3, #30
   54e30:	add	r8, r4, r1
   54e34:	ldr	r1, [fp, #80]	; 0x50
   54e38:	ldr	fp, [r5, r3, lsl #2]
   54e3c:	str	r1, [sp, #16]
   54e40:	ldr	r9, [fp, #52]	; 0x34
   54e44:	str	r2, [sp, #68]	; 0x44
   54e48:	ldrb	r3, [fp, #3]
   54e4c:	ldrb	sl, [fp, #6]
   54e50:	cmp	r3, r2
   54e54:	beq	54e70 <fputs@plt+0x43d80>
   54e58:	cmp	r8, #127	; 0x7f
   54e5c:	add	r0, r1, sl
   54e60:	bhi	553fc <fputs@plt+0x4430c>
   54e64:	mov	r0, #1
   54e68:	strb	r8, [r1, sl]
   54e6c:	add	sl, sl, r0
   54e70:	ldr	r3, [sp, #16]
   54e74:	cmp	r7, #0
   54e78:	cmpeq	r6, #127	; 0x7f
   54e7c:	add	r0, r3, sl
   54e80:	strbls	r6, [r3, sl]
   54e84:	movls	r0, #1
   54e88:	bls	54e98 <fputs@plt+0x43da8>
   54e8c:	mov	r2, r6
   54e90:	mov	r3, r7
   54e94:	bl	1a1d8 <fputs@plt+0x90e8>
   54e98:	ldrb	r3, [fp, #2]
   54e9c:	add	r0, sl, r0
   54ea0:	cmp	r3, #0
   54ea4:	bne	55250 <fputs@plt+0x44160>
   54ea8:	mov	r8, r6
   54eac:	str	r4, [sp, #24]
   54eb0:	mov	r4, r6
   54eb4:	ldrh	r2, [fp, #10]
   54eb8:	ldr	r3, [sp, #16]
   54ebc:	cmp	r2, r8
   54ec0:	add	r3, r3, r0
   54ec4:	blt	55264 <fputs@plt+0x44174>
   54ec8:	add	r2, r0, r8
   54ecc:	cmp	r2, #4
   54ed0:	movlt	r2, #4
   54ed4:	cmp	r8, #0
   54ed8:	str	r2, [sp, #44]	; 0x2c
   54edc:	ble	551bc <fputs@plt+0x440cc>
   54ee0:	ldr	r2, [sp, #16]
   54ee4:	mov	r7, r8
   54ee8:	mov	r1, r2
   54eec:	ldr	r2, [pc, #1324]	; 55420 <fputs@plt+0x44330>
   54ef0:	mov	sl, #0
   54ef4:	str	fp, [sp, #36]	; 0x24
   54ef8:	str	r5, [sp, #40]	; 0x28
   54efc:	mov	r5, r1
   54f00:	ldr	fp, [sp, #20]
   54f04:	add	r2, pc, r2
   54f08:	str	r2, [sp, #32]
   54f0c:	movw	r2, #52429	; 0xcccd
   54f10:	movt	r2, #52428	; 0xcccc
   54f14:	str	r2, [sp, #28]
   54f18:	b	54f5c <fputs@plt+0x43e6c>
   54f1c:	cmp	r6, r4
   54f20:	mov	r0, r3
   54f24:	movge	r6, r4
   54f28:	mov	r1, fp
   54f2c:	mov	r2, r6
   54f30:	bl	10f58 <memcpy@plt>
   54f34:	mov	r3, r0
   54f38:	subs	r4, r4, r6
   54f3c:	sub	r8, r8, r6
   54f40:	addne	fp, fp, r6
   54f44:	ldreq	r4, [sp, #24]
   54f48:	add	r3, r3, r6
   54f4c:	sub	r7, r7, r6
   54f50:	ldreq	fp, [sp, #112]	; 0x70
   54f54:	cmp	r8, #0
   54f58:	ble	551a4 <fputs@plt+0x440b4>
   54f5c:	cmp	r7, #0
   54f60:	bne	54ff8 <fputs@plt+0x43f08>
   54f64:	ldrb	r3, [r9, #17]
   54f68:	ldr	r6, [sp, #68]	; 0x44
   54f6c:	cmp	r3, #0
   54f70:	moveq	r3, r6
   54f74:	bne	550e0 <fputs@plt+0x43ff0>
   54f78:	mov	r0, #0
   54f7c:	add	r2, sp, #68	; 0x44
   54f80:	add	r1, sp, #64	; 0x40
   54f84:	str	r0, [sp]
   54f88:	mov	r0, r9
   54f8c:	bl	4f4ec <fputs@plt+0x3e3fc>
   54f90:	ldrb	r2, [r9, #17]
   54f94:	clz	r3, r0
   54f98:	lsr	r3, r3, #5
   54f9c:	str	r0, [sp, #60]	; 0x3c
   54fa0:	cmp	r2, #0
   54fa4:	moveq	r3, #0
   54fa8:	cmp	r3, #0
   54fac:	bne	55158 <fputs@plt+0x44068>
   54fb0:	cmp	r0, #0
   54fb4:	bne	552c8 <fputs@plt+0x441d8>
   54fb8:	ldr	r3, [sp, #68]	; 0x44
   54fbc:	cmp	sl, #0
   54fc0:	rev	r3, r3
   54fc4:	str	r3, [r5]
   54fc8:	beq	54fd4 <fputs@plt+0x43ee4>
   54fcc:	ldr	r0, [sl, #72]	; 0x48
   54fd0:	bl	4cd10 <fputs@plt+0x3bc20>
   54fd4:	ldr	sl, [sp, #64]	; 0x40
   54fd8:	mov	r3, #0
   54fdc:	ldr	r5, [sl, #56]	; 0x38
   54fe0:	str	r3, [r5]
   54fe4:	ldr	r3, [sp, #64]	; 0x40
   54fe8:	ldr	r7, [r9, #36]	; 0x24
   54fec:	ldr	r3, [r3, #56]	; 0x38
   54ff0:	sub	r7, r7, #4
   54ff4:	add	r3, r3, #4
   54ff8:	cmp	r7, r8
   54ffc:	movlt	r6, r7
   55000:	movge	r6, r8
   55004:	cmp	r4, #0
   55008:	bgt	54f1c <fputs@plt+0x43e2c>
   5500c:	mov	r0, r3
   55010:	mov	r2, r6
   55014:	mov	r1, #0
   55018:	bl	10ebc <memset@plt>
   5501c:	mov	r3, r0
   55020:	b	54f38 <fputs@plt+0x43e48>
   55024:	ldrb	r2, [sl, #11]
   55028:	cmp	r2, #0
   5502c:	beq	55074 <fputs@plt+0x43f84>
   55030:	ldr	r2, [sl, #4]
   55034:	strb	ip, [sl, #11]
   55038:	ldr	r2, [r2, #8]
   5503c:	cmp	r2, #0
   55040:	beq	55074 <fputs@plt+0x43f84>
   55044:	mov	lr, #1
   55048:	ldrb	r3, [r2, #64]	; 0x40
   5504c:	tst	r3, #16
   55050:	beq	55068 <fputs@plt+0x43f78>
   55054:	strb	lr, [sl, #11]
   55058:	ldrd	r0, [r2, #16]
   5505c:	cmp	r7, r1
   55060:	cmpeq	r6, r0
   55064:	strbeq	ip, [r2, #66]	; 0x42
   55068:	ldr	r2, [r2, #8]
   5506c:	cmp	r2, #0
   55070:	bne	55048 <fputs@plt+0x43f58>
   55074:	ldrb	r2, [r5, #64]	; 0x40
   55078:	cmp	r6, #1
   5507c:	sbcs	r3, r7, #0
   55080:	movge	r3, #1
   55084:	movlt	r3, #0
   55088:	ands	r3, r3, r2, lsr #1
   5508c:	bne	55328 <fputs@plt+0x44238>
   55090:	ldr	r1, [sp, #56]	; 0x38
   55094:	cmp	r1, #0
   55098:	bne	54e1c <fputs@plt+0x43d2c>
   5509c:	ldr	r3, [sp, #124]	; 0x7c
   550a0:	add	ip, sp, #56	; 0x38
   550a4:	mov	r2, r6
   550a8:	mov	r0, r5
   550ac:	stm	sp, {r3, ip}
   550b0:	mov	r3, r7
   550b4:	bl	53da4 <fputs@plt+0x42cb4>
   550b8:	cmp	r0, #0
   550bc:	str	r0, [sp, #52]	; 0x34
   550c0:	beq	54e1c <fputs@plt+0x43d2c>
   550c4:	add	sp, sp, #76	; 0x4c
   550c8:	ldrd	r4, [sp]
   550cc:	ldrd	r6, [sp, #8]
   550d0:	ldrd	r8, [sp, #16]
   550d4:	ldrd	sl, [sp, #24]
   550d8:	add	sp, sp, #32
   550dc:	pop	{pc}		; (ldr pc, [sp], #4)
   550e0:	ldr	r2, [sp, #32]
   550e4:	mov	r0, r6
   550e8:	ldr	r3, [r9, #32]
   550ec:	ldr	ip, [r2, #272]	; 0x110
   550f0:	udiv	ip, ip, r3
   550f4:	add	lr, ip, #1
   550f8:	b	55100 <fputs@plt+0x44010>
   550fc:	mov	r0, r1
   55100:	add	r3, r0, #1
   55104:	sub	r1, r0, #1
   55108:	cmp	r3, #1
   5510c:	movls	r1, #0
   55110:	bls	5513c <fputs@plt+0x4404c>
   55114:	ldr	r7, [sp, #28]
   55118:	ldr	r2, [r9, #36]	; 0x24
   5511c:	umull	r7, r2, r7, r2
   55120:	lsr	r2, r2, #2
   55124:	add	r2, r2, #1
   55128:	udiv	r1, r1, r2
   5512c:	mul	r2, r2, r1
   55130:	add	r1, r2, #2
   55134:	cmp	r1, lr
   55138:	addeq	r1, r2, #3
   5513c:	cmp	r3, r1
   55140:	beq	550fc <fputs@plt+0x4400c>
   55144:	cmp	r0, ip
   55148:	mov	r1, r3
   5514c:	beq	550fc <fputs@plt+0x4400c>
   55150:	str	r3, [sp, #68]	; 0x44
   55154:	b	54f78 <fputs@plt+0x43e88>
   55158:	add	r0, sp, #60	; 0x3c
   5515c:	cmp	r6, #0
   55160:	ldr	r1, [sp, #68]	; 0x44
   55164:	mov	r3, r6
   55168:	movne	r2, #4
   5516c:	moveq	r2, #3
   55170:	str	r0, [sp]
   55174:	mov	r0, r9
   55178:	bl	4fd20 <fputs@plt+0x3ec30>
   5517c:	ldr	r3, [sp, #60]	; 0x3c
   55180:	cmp	r3, #0
   55184:	beq	54fb8 <fputs@plt+0x43ec8>
   55188:	ldr	r3, [sp, #64]	; 0x40
   5518c:	cmp	r3, #0
   55190:	beq	552c8 <fputs@plt+0x441d8>
   55194:	ldr	r0, [r3, #72]	; 0x48
   55198:	bl	4cd10 <fputs@plt+0x3bc20>
   5519c:	ldr	r0, [sp, #60]	; 0x3c
   551a0:	b	54fb0 <fputs@plt+0x43ec0>
   551a4:	cmp	sl, #0
   551a8:	ldr	fp, [sp, #36]	; 0x24
   551ac:	ldr	r5, [sp, #40]	; 0x28
   551b0:	beq	551bc <fputs@plt+0x440cc>
   551b4:	ldr	r0, [sl, #72]	; 0x48
   551b8:	bl	4cd10 <fputs@plt+0x3bc20>
   551bc:	mov	r3, #0
   551c0:	str	r3, [sp, #52]	; 0x34
   551c4:	ldrsb	r3, [r5, #68]	; 0x44
   551c8:	ldr	r2, [sp, #56]	; 0x38
   551cc:	add	r3, r5, r3, lsl #1
   551d0:	cmp	r2, #0
   551d4:	ldrh	r4, [r3, #80]	; 0x50
   551d8:	beq	5537c <fputs@plt+0x4428c>
   551dc:	blt	552fc <fputs@plt+0x4420c>
   551e0:	add	r6, sp, #52	; 0x34
   551e4:	mov	r7, #0
   551e8:	mov	r0, fp
   551ec:	ldr	r2, [sp, #16]
   551f0:	mov	r1, r4
   551f4:	str	r7, [sp]
   551f8:	str	r7, [sp, #4]
   551fc:	str	r6, [sp, #8]
   55200:	ldr	r3, [sp, #44]	; 0x2c
   55204:	bl	50dc0 <fputs@plt+0x3fcd0>
   55208:	ldr	r0, [sp, #52]	; 0x34
   5520c:	strh	r7, [r5, #34]	; 0x22
   55210:	cmp	r0, r7
   55214:	bne	550c4 <fputs@plt+0x43fd4>
   55218:	ldrb	r3, [fp, #1]
   5521c:	cmp	r3, r7
   55220:	beq	550c4 <fputs@plt+0x43fd4>
   55224:	ldrb	r3, [r5, #64]	; 0x40
   55228:	mov	r0, r5
   5522c:	bic	r3, r3, #2
   55230:	strb	r3, [r5, #64]	; 0x40
   55234:	bl	510bc <fputs@plt+0x3ffcc>
   55238:	ldrsb	r3, [r5, #68]	; 0x44
   5523c:	add	r3, r3, #30
   55240:	ldr	r3, [r5, r3, lsl #2]
   55244:	strb	r7, [r3, #1]
   55248:	strb	r7, [r5, #66]	; 0x42
   5524c:	b	550c4 <fputs@plt+0x43fd4>
   55250:	ldr	r3, [sp, #112]	; 0x70
   55254:	str	r3, [sp, #20]
   55258:	mov	r3, #0
   5525c:	str	r3, [sp, #24]
   55260:	b	54eb4 <fputs@plt+0x43dc4>
   55264:	ldr	r1, [fp, #52]	; 0x34
   55268:	ldrh	ip, [fp, #12]
   5526c:	ldr	r1, [r1, #36]	; 0x24
   55270:	sub	lr, r8, ip
   55274:	sub	r1, r1, #4
   55278:	udiv	r7, lr, r1
   5527c:	mls	r7, r1, r7, lr
   55280:	add	r7, r7, ip
   55284:	cmp	r2, r7
   55288:	movlt	r7, ip
   5528c:	add	r0, r0, r7
   55290:	add	r2, r0, #4
   55294:	str	r2, [sp, #44]	; 0x2c
   55298:	ldr	r2, [sp, #16]
   5529c:	add	r2, r2, r0
   552a0:	mov	r1, r2
   552a4:	b	54eec <fputs@plt+0x43dfc>
   552a8:	mov	r2, r0
   552ac:	ldr	r1, [r0, #52]	; 0x34
   552b0:	ldr	r0, [fp, #8]
   552b4:	bl	53550 <fputs@plt+0x42460>
   552b8:	cmp	r0, #0
   552bc:	str	r0, [sp, #52]	; 0x34
   552c0:	beq	54e04 <fputs@plt+0x43d14>
   552c4:	b	550c4 <fputs@plt+0x43fd4>
   552c8:	cmp	sl, #0
   552cc:	ldr	fp, [sp, #36]	; 0x24
   552d0:	ldr	r5, [sp, #40]	; 0x28
   552d4:	beq	55320 <fputs@plt+0x44230>
   552d8:	ldr	r0, [sl, #72]	; 0x48
   552dc:	bl	4cd10 <fputs@plt+0x3bc20>
   552e0:	ldr	r0, [sp, #60]	; 0x3c
   552e4:	cmp	r0, #0
   552e8:	str	r0, [sp, #52]	; 0x34
   552ec:	bne	550c4 <fputs@plt+0x43fd4>
   552f0:	b	551c4 <fputs@plt+0x440d4>
   552f4:	ldr	r0, [r0, #60]	; 0x3c
   552f8:	b	550c4 <fputs@plt+0x43fd4>
   552fc:	ldrh	r2, [fp, #18]
   55300:	cmp	r2, #0
   55304:	beq	551e0 <fputs@plt+0x440f0>
   55308:	add	r4, r4, #1
   5530c:	add	r6, sp, #52	; 0x34
   55310:	uxth	r2, r4
   55314:	mov	r4, r2
   55318:	strh	r2, [r3, #80]	; 0x50
   5531c:	b	551e4 <fputs@plt+0x440f4>
   55320:	ldr	r0, [sp, #60]	; 0x3c
   55324:	b	550c4 <fputs@plt+0x43fd4>
   55328:	ldrd	r2, [r5, #16]
   5532c:	subs	r8, r6, #1
   55330:	sbc	r9, r7, #0
   55334:	cmp	r3, r9
   55338:	cmpeq	r2, r8
   5533c:	mvneq	r3, #0
   55340:	streq	r3, [sp, #56]	; 0x38
   55344:	bne	55090 <fputs@plt+0x43fa0>
   55348:	b	54e1c <fputs@plt+0x43d2c>
   5534c:	ldr	r1, [sp, #124]	; 0x7c
   55350:	add	ip, sp, #56	; 0x38
   55354:	mov	r2, r6
   55358:	mov	r3, r7
   5535c:	mov	r0, r5
   55360:	stm	sp, {r1, ip}
   55364:	ldr	r1, [sp, #20]
   55368:	bl	54288 <fputs@plt+0x43198>
   5536c:	cmp	r0, #0
   55370:	str	r0, [sp, #52]	; 0x34
   55374:	beq	54e1c <fputs@plt+0x43d2c>
   55378:	b	550c4 <fputs@plt+0x43fd4>
   5537c:	ldr	r0, [fp, #72]	; 0x48
   55380:	bl	49d14 <fputs@plt+0x38c24>
   55384:	cmp	r0, #0
   55388:	str	r0, [sp, #52]	; 0x34
   5538c:	bne	550c4 <fputs@plt+0x43fd4>
   55390:	ldr	r1, [fp, #64]	; 0x40
   55394:	lsl	r2, r4, #1
   55398:	ldrh	r3, [fp, #20]
   5539c:	ldrb	r0, [fp, #4]
   553a0:	ldrh	r2, [r1, r2]
   553a4:	ldr	r1, [fp, #56]	; 0x38
   553a8:	cmp	r0, #0
   553ac:	rev16	r2, r2
   553b0:	and	r3, r3, r2
   553b4:	add	r1, r1, r3
   553b8:	beq	55410 <fputs@plt+0x44320>
   553bc:	add	r2, sp, #68	; 0x44
   553c0:	mov	r0, fp
   553c4:	bl	50bac <fputs@plt+0x3fabc>
   553c8:	cmp	r0, #0
   553cc:	str	r0, [sp, #52]	; 0x34
   553d0:	bne	550c4 <fputs@plt+0x43fd4>
   553d4:	add	r6, sp, #52	; 0x34
   553d8:	mov	r0, fp
   553dc:	ldrh	r2, [sp, #68]	; 0x44
   553e0:	mov	r1, r4
   553e4:	mov	r3, r6
   553e8:	bl	37114 <fputs@plt+0x26024>
   553ec:	ldr	r0, [sp, #52]	; 0x34
   553f0:	cmp	r0, #0
   553f4:	beq	551e4 <fputs@plt+0x440f4>
   553f8:	b	550c4 <fputs@plt+0x43fd4>
   553fc:	mov	r2, r8
   55400:	asr	r3, r8, #31
   55404:	bl	1a1d8 <fputs@plt+0x90e8>
   55408:	uxtb	r0, r0
   5540c:	b	54e6c <fputs@plt+0x43d7c>
   55410:	ldr	r3, [r1]
   55414:	ldr	r2, [sp, #16]
   55418:	str	r3, [r2]
   5541c:	b	553bc <fputs@plt+0x442cc>
   55420:	andeq	sl, r5, r4, ror r2
   55424:	strd	r4, [sp, #-20]!	; 0xffffffec
   55428:	strd	r6, [sp, #8]
   5542c:	str	lr, [sp, #16]
   55430:	sub	sp, sp, #12
   55434:	ldrb	lr, [r0, #66]	; 0x42
   55438:	cmp	lr, #0
   5543c:	moveq	r0, #4
   55440:	beq	5548c <fputs@plt+0x4439c>
   55444:	cmp	lr, #2
   55448:	mov	r4, r0
   5544c:	mov	r7, r3
   55450:	mov	r6, r2
   55454:	mov	r5, r1
   55458:	bls	55470 <fputs@plt+0x44380>
   5545c:	cmp	lr, #4
   55460:	beq	554a0 <fputs@plt+0x443b0>
   55464:	bl	54380 <fputs@plt+0x43290>
   55468:	cmp	r0, #0
   5546c:	bne	5548c <fputs@plt+0x4439c>
   55470:	mov	ip, #0
   55474:	mov	r3, r7
   55478:	mov	r2, r6
   5547c:	mov	r1, r5
   55480:	mov	r0, r4
   55484:	str	ip, [sp]
   55488:	bl	52fe8 <fputs@plt+0x41ef8>
   5548c:	add	sp, sp, #12
   55490:	ldrd	r4, [sp]
   55494:	ldrd	r6, [sp, #8]
   55498:	add	sp, sp, #16
   5549c:	pop	{pc}		; (ldr pc, [sp], #4)
   554a0:	ldr	r0, [r0, #60]	; 0x3c
   554a4:	b	55468 <fputs@plt+0x44378>
   554a8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   554ac:	mov	ip, #1
   554b0:	mov	r5, r2
   554b4:	strd	r6, [sp, #8]
   554b8:	add	r2, r2, #2
   554bc:	mov	r7, r0
   554c0:	strd	r8, [sp, #16]
   554c4:	mov	r8, r1
   554c8:	mov	r9, r3
   554cc:	str	lr, [sp, #24]
   554d0:	sub	sp, sp, #12
   554d4:	ldr	r4, [sp, #40]	; 0x28
   554d8:	ldr	r1, [r4, #24]
   554dc:	strh	ip, [r4, #8]
   554e0:	cmp	r2, r1
   554e4:	bgt	5559c <fputs@plt+0x444ac>
   554e8:	ldr	r3, [r4, #20]
   554ec:	str	r3, [r4, #16]
   554f0:	cmp	r9, #0
   554f4:	bne	55550 <fputs@plt+0x44460>
   554f8:	mov	r1, r8
   554fc:	mov	r0, r7
   55500:	mov	r2, r5
   55504:	bl	55424 <fputs@plt+0x44334>
   55508:	mov	r6, r0
   5550c:	cmp	r6, #0
   55510:	bne	55574 <fputs@plt+0x44484>
   55514:	ldr	r3, [r4, #16]
   55518:	mov	r2, #528	; 0x210
   5551c:	strb	r6, [r3, r5]
   55520:	ldr	r3, [r4, #16]
   55524:	add	r3, r3, r5
   55528:	strb	r6, [r3, #1]
   5552c:	strh	r2, [r4, #8]
   55530:	str	r5, [r4, #12]
   55534:	mov	r0, r6
   55538:	add	sp, sp, #12
   5553c:	ldrd	r4, [sp]
   55540:	ldrd	r6, [sp, #8]
   55544:	ldrd	r8, [sp, #16]
   55548:	add	sp, sp, #24
   5554c:	pop	{pc}		; (ldr pc, [sp], #4)
   55550:	mov	ip, #0
   55554:	mov	r1, r8
   55558:	mov	r0, r7
   5555c:	mov	r2, r5
   55560:	str	ip, [sp]
   55564:	bl	52fe8 <fputs@plt+0x41ef8>
   55568:	mov	r6, r0
   5556c:	cmp	r6, #0
   55570:	beq	55514 <fputs@plt+0x44424>
   55574:	ldrh	r3, [r4, #8]
   55578:	movw	r2, #9312	; 0x2460
   5557c:	tst	r2, r3
   55580:	bne	55590 <fputs@plt+0x444a0>
   55584:	ldr	r3, [r4, #24]
   55588:	cmp	r3, #0
   5558c:	beq	55534 <fputs@plt+0x44444>
   55590:	mov	r0, r4
   55594:	bl	209a4 <fputs@plt+0xf8b4>
   55598:	b	55534 <fputs@plt+0x44444>
   5559c:	mov	r1, r2
   555a0:	mov	r0, r4
   555a4:	bl	2c2bc <fputs@plt+0x1b1cc>
   555a8:	subs	r6, r0, #0
   555ac:	bne	55534 <fputs@plt+0x44444>
   555b0:	ldr	r3, [r4, #16]
   555b4:	b	554f0 <fputs@plt+0x44400>
   555b8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   555bc:	strd	r6, [sp, #8]
   555c0:	strd	r8, [sp, #16]
   555c4:	add	r8, r1, r2
   555c8:	str	lr, [sp, #24]
   555cc:	ldrsb	r4, [r0, #68]	; 0x44
   555d0:	ldr	lr, [r0, #24]
   555d4:	ldr	r5, [sp, #28]
   555d8:	add	r4, r4, #30
   555dc:	ldr	r9, [r0, r4, lsl #2]
   555e0:	ldrh	r4, [r0, #32]
   555e4:	ldr	ip, [r9, #60]	; 0x3c
   555e8:	sub	ip, ip, lr
   555ec:	cmp	ip, r4
   555f0:	movcs	ip, r4
   555f4:	cmp	r8, ip
   555f8:	bhi	55628 <fputs@plt+0x44538>
   555fc:	add	lr, lr, r1
   55600:	movw	r3, #4112	; 0x1010
   55604:	ldrd	r6, [sp, #8]
   55608:	mov	r0, #0
   5560c:	ldrd	r8, [sp, #16]
   55610:	strh	r3, [r5, #8]
   55614:	str	r2, [r5, #12]
   55618:	str	lr, [r5, #16]
   5561c:	ldrd	r4, [sp]
   55620:	add	sp, sp, #24
   55624:	pop	{pc}		; (ldr pc, [sp], #4)
   55628:	ldrd	r4, [sp]
   5562c:	ldrd	r6, [sp, #8]
   55630:	ldrd	r8, [sp, #16]
   55634:	ldr	lr, [sp, #24]
   55638:	add	sp, sp, #28
   5563c:	b	554a8 <fputs@plt+0x443b8>
   55640:	strd	r4, [sp, #-24]!	; 0xffffffe8
   55644:	mov	r4, r0
   55648:	strd	r6, [sp, #8]
   5564c:	mov	r6, r1
   55650:	mov	r7, r2
   55654:	str	r8, [sp, #16]
   55658:	mov	r8, r3
   5565c:	str	lr, [sp, #20]
   55660:	sub	sp, sp, #8
   55664:	ldrb	r5, [r0, #66]	; 0x42
   55668:	cmp	r5, #2
   5566c:	bls	55688 <fputs@plt+0x44598>
   55670:	cmp	r5, #4
   55674:	beq	556ec <fputs@plt+0x445fc>
   55678:	bl	54380 <fputs@plt+0x43290>
   5567c:	cmp	r0, #0
   55680:	bne	55694 <fputs@plt+0x445a4>
   55684:	ldrb	r5, [r4, #66]	; 0x42
   55688:	cmp	r5, #1
   5568c:	movne	r0, #4
   55690:	beq	556ac <fputs@plt+0x445bc>
   55694:	add	sp, sp, #8
   55698:	ldrd	r4, [sp]
   5569c:	ldrd	r6, [sp, #8]
   556a0:	ldr	r8, [sp, #16]
   556a4:	add	sp, sp, #20
   556a8:	pop	{pc}		; (ldr pc, [sp], #4)
   556ac:	ldr	r3, [r4, #4]
   556b0:	mov	r2, r4
   556b4:	ldr	r1, [r4, #52]	; 0x34
   556b8:	ldr	r0, [r3, #8]
   556bc:	bl	53550 <fputs@plt+0x42460>
   556c0:	ldrb	r3, [r4, #64]	; 0x40
   556c4:	tst	r3, #1
   556c8:	moveq	r0, #8
   556cc:	beq	55694 <fputs@plt+0x445a4>
   556d0:	mov	r3, r8
   556d4:	mov	r2, r7
   556d8:	str	r5, [sp]
   556dc:	mov	r1, r6
   556e0:	mov	r0, r4
   556e4:	bl	52fe8 <fputs@plt+0x41ef8>
   556e8:	b	55694 <fputs@plt+0x445a4>
   556ec:	ldr	r0, [r0, #60]	; 0x3c
   556f0:	b	5567c <fputs@plt+0x4458c>
   556f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   556f8:	ldr	r5, [r0, #44]	; 0x2c
   556fc:	strd	r6, [sp, #8]
   55700:	strd	r8, [sp, #16]
   55704:	strd	sl, [sp, #24]
   55708:	str	lr, [sp, #32]
   5570c:	sub	sp, sp, #36	; 0x24
   55710:	cmp	r5, #0
   55714:	bne	5591c <fputs@plt+0x4482c>
   55718:	ldr	r3, [r0, #216]	; 0xd8
   5571c:	mov	r4, r0
   55720:	mov	r8, r1
   55724:	cmp	r3, #0
   55728:	beq	55950 <fputs@plt+0x44860>
   5572c:	ldrb	r3, [r4, #7]
   55730:	cmp	r3, #0
   55734:	bne	558e4 <fputs@plt+0x447f4>
   55738:	ldr	r3, [r4, #68]	; 0x44
   5573c:	ldr	r3, [r3]
   55740:	cmp	r3, #0
   55744:	beq	55944 <fputs@plt+0x44854>
   55748:	ldrb	r3, [r4, #5]
   5574c:	cmp	r3, #4
   55750:	beq	55944 <fputs@plt+0x44854>
   55754:	ldr	r0, [r4, #64]	; 0x40
   55758:	ldr	r3, [r0]
   5575c:	ldr	r3, [r3, #48]	; 0x30
   55760:	blx	r3
   55764:	ands	r9, r0, #512	; 0x200
   55768:	mov	sl, r0
   5576c:	bne	5593c <fputs@plt+0x4484c>
   55770:	ldr	r3, [pc, #628]	; 559ec <fputs@plt+0x448fc>
   55774:	ldr	r1, [r4, #48]	; 0x30
   55778:	ldrd	r6, [r4, #80]	; 0x50
   5577c:	add	r3, pc, r3
   55780:	add	r3, r3, #620	; 0x26c
   55784:	ldrd	r2, [r3]
   55788:	rev	r1, r1
   5578c:	str	r1, [sp, #28]
   55790:	orrs	r1, r6, r7
   55794:	strd	r2, [sp, #20]
   55798:	beq	557c4 <fputs@plt+0x446d4>
   5579c:	ldr	fp, [r4, #156]	; 0x9c
   557a0:	subs	r0, r6, #1
   557a4:	mov	r3, r9
   557a8:	sbc	r1, r7, #0
   557ac:	mov	r2, fp
   557b0:	bl	93a40 <fputs@plt+0x82950>
   557b4:	adds	r0, r0, #1
   557b8:	adc	r1, r1, #0
   557bc:	umull	r6, r7, r0, fp
   557c0:	mla	r7, fp, r1, r7
   557c4:	ldr	r0, [r4, #68]	; 0x44
   557c8:	add	fp, sp, #12
   557cc:	mov	r2, #8
   557d0:	mov	r1, fp
   557d4:	ldr	r3, [r0]
   557d8:	strd	r6, [sp]
   557dc:	ldr	r3, [r3, #8]
   557e0:	blx	r3
   557e4:	cmp	r0, #0
   557e8:	bne	5583c <fputs@plt+0x4474c>
   557ec:	ldr	r3, [pc, #508]	; 559f0 <fputs@plt+0x44900>
   557f0:	ldr	r1, [sp, #12]
   557f4:	add	r3, pc, r3
   557f8:	ldr	r2, [r3, #620]	; 0x26c
   557fc:	add	r3, r3, #620	; 0x26c
   55800:	cmp	r1, r2
   55804:	beq	559b0 <fputs@plt+0x448c0>
   55808:	mov	r3, #1
   5580c:	ldr	r0, [r4, #68]	; 0x44
   55810:	cmp	r3, #0
   55814:	ldr	r3, [r0]
   55818:	bne	55854 <fputs@plt+0x44764>
   5581c:	mov	r2, #1
   55820:	strd	r6, [sp]
   55824:	ldr	r1, [pc, #456]	; 559f4 <fputs@plt+0x44904>
   55828:	ldr	r3, [r3, #12]
   5582c:	add	r1, pc, r1
   55830:	add	r1, r1, #3072	; 0xc00
   55834:	add	r1, r1, #8
   55838:	blx	r3
   5583c:	movw	r3, #522	; 0x20a
   55840:	cmp	r0, #0
   55844:	cmpne	r0, r3
   55848:	bne	55960 <fputs@plt+0x44870>
   5584c:	ldr	r0, [r4, #68]	; 0x44
   55850:	ldr	r3, [r0]
   55854:	ldrb	r2, [r4, #8]
   55858:	cmp	r2, #0
   5585c:	beq	55984 <fputs@plt+0x44894>
   55860:	tst	sl, #1024	; 0x400
   55864:	bne	559c8 <fputs@plt+0x448d8>
   55868:	ldrb	r1, [r4, #12]
   5586c:	ldr	r3, [r3, #20]
   55870:	blx	r3
   55874:	cmp	r0, #0
   55878:	bne	55960 <fputs@plt+0x44870>
   5587c:	ldr	r0, [r4, #68]	; 0x44
   55880:	mov	r2, #12
   55884:	add	r1, sp, #20
   55888:	ldrd	r6, [r4, #88]	; 0x58
   5588c:	ldr	r3, [r0]
   55890:	strd	r6, [sp]
   55894:	ldr	r3, [r3, #12]
   55898:	blx	r3
   5589c:	cmp	r0, #0
   558a0:	bne	55960 <fputs@plt+0x44870>
   558a4:	ldr	r0, [r4, #68]	; 0x44
   558a8:	ldrb	r1, [r4, #12]
   558ac:	ldr	r3, [r0]
   558b0:	cmp	r1, #3
   558b4:	moveq	r1, #19
   558b8:	ldr	r3, [r3, #20]
   558bc:	blx	r3
   558c0:	cmp	r0, #0
   558c4:	bne	55960 <fputs@plt+0x44870>
   558c8:	ldrd	r2, [r4, #80]	; 0x50
   558cc:	cmp	r9, #0
   558d0:	andeq	r8, r8, #1
   558d4:	movne	r8, #0
   558d8:	cmp	r8, #0
   558dc:	strd	r2, [r4, #88]	; 0x58
   558e0:	bne	55968 <fputs@plt+0x44878>
   558e4:	ldr	r1, [r4, #212]	; 0xd4
   558e8:	ldr	r3, [r1]
   558ec:	cmp	r3, #0
   558f0:	beq	5590c <fputs@plt+0x4481c>
   558f4:	ldrh	r2, [r3, #24]
   558f8:	bic	r2, r2, #8
   558fc:	strh	r2, [r3, #24]
   55900:	ldr	r3, [r3, #32]
   55904:	cmp	r3, #0
   55908:	bne	558f4 <fputs@plt+0x44804>
   5590c:	ldr	r2, [r1, #4]
   55910:	mov	r3, #4
   55914:	str	r2, [r1, #8]
   55918:	strb	r3, [r4, #17]
   5591c:	mov	r0, r5
   55920:	add	sp, sp, #36	; 0x24
   55924:	ldrd	r4, [sp]
   55928:	ldrd	r6, [sp, #8]
   5592c:	ldrd	r8, [sp, #16]
   55930:	ldrd	sl, [sp, #24]
   55934:	add	sp, sp, #32
   55938:	pop	{pc}		; (ldr pc, [sp], #4)
   5593c:	tst	r0, #1024	; 0x400
   55940:	beq	558a4 <fputs@plt+0x447b4>
   55944:	ldrd	r2, [r4, #80]	; 0x50
   55948:	strd	r2, [r4, #88]	; 0x58
   5594c:	b	558e4 <fputs@plt+0x447f4>
   55950:	mov	r1, #4
   55954:	bl	1b274 <fputs@plt+0xa184>
   55958:	cmp	r0, #0
   5595c:	beq	5572c <fputs@plt+0x4463c>
   55960:	mov	r5, r0
   55964:	b	5591c <fputs@plt+0x4482c>
   55968:	mov	r3, #0
   5596c:	mov	r0, r4
   55970:	str	r3, [r4, #48]	; 0x30
   55974:	bl	496e4 <fputs@plt+0x385f4>
   55978:	cmp	r0, #0
   5597c:	beq	558e4 <fputs@plt+0x447f4>
   55980:	b	55960 <fputs@plt+0x44870>
   55984:	ldrd	r6, [r4, #88]	; 0x58
   55988:	mov	r2, #12
   5598c:	add	r1, sp, #20
   55990:	strd	r6, [sp]
   55994:	ldr	r3, [r3, #12]
   55998:	blx	r3
   5599c:	cmp	r0, #0
   559a0:	bne	55960 <fputs@plt+0x44870>
   559a4:	tst	sl, #1024	; 0x400
   559a8:	beq	558a4 <fputs@plt+0x447b4>
   559ac:	b	558c8 <fputs@plt+0x447d8>
   559b0:	ldr	r3, [r3, #4]
   559b4:	ldr	r2, [fp, #4]
   559b8:	cmp	r2, r3
   559bc:	moveq	r3, r0
   559c0:	bne	55808 <fputs@plt+0x44718>
   559c4:	b	5580c <fputs@plt+0x4471c>
   559c8:	ldrd	r6, [r4, #88]	; 0x58
   559cc:	mov	r2, #12
   559d0:	add	r1, sp, #20
   559d4:	strd	r6, [sp]
   559d8:	ldr	r3, [r3, #12]
   559dc:	blx	r3
   559e0:	cmp	r0, #0
   559e4:	beq	558c8 <fputs@plt+0x447d8>
   559e8:	b	55960 <fputs@plt+0x44870>
   559ec:	andeq	r0, r4, ip, ror #6
   559f0:	strdeq	r0, [r4], -r4
   559f4:			; <UNDEFINED> instruction: 0x000402bc
   559f8:	strd	r4, [sp, #-16]!
   559fc:	ldr	r5, [r0, #44]	; 0x2c
   55a00:	str	r6, [sp, #8]
   55a04:	str	lr, [sp, #12]
   55a08:	cmp	r5, #0
   55a0c:	movne	r5, #0
   55a10:	bne	55a78 <fputs@plt+0x44988>
   55a14:	ldrb	r3, [r0, #21]
   55a18:	mov	r6, r1
   55a1c:	mov	r4, r0
   55a20:	cmp	r3, #0
   55a24:	beq	55a8c <fputs@plt+0x4499c>
   55a28:	tst	r3, #3
   55a2c:	bne	55a78 <fputs@plt+0x44988>
   55a30:	ldrh	r3, [r1, #24]
   55a34:	ands	r3, r3, #8
   55a38:	bne	55a78 <fputs@plt+0x44988>
   55a3c:	ldr	r2, [r0, #216]	; 0xd8
   55a40:	str	r3, [r1, #12]
   55a44:	cmp	r2, #0
   55a48:	beq	55aa8 <fputs@plt+0x449b8>
   55a4c:	mov	r0, r6
   55a50:	bl	26c84 <fputs@plt+0x15b94>
   55a54:	subs	r5, r0, #0
   55a58:	beq	55ad8 <fputs@plt+0x449e8>
   55a5c:	uxtb	r3, r5
   55a60:	cmp	r3, #10
   55a64:	cmpne	r3, #13
   55a68:	bne	55a78 <fputs@plt+0x44988>
   55a6c:	mov	r3, #6
   55a70:	strb	r3, [r4, #17]
   55a74:	str	r5, [r4, #44]	; 0x2c
   55a78:	mov	r0, r5
   55a7c:	ldrd	r4, [sp]
   55a80:	ldr	r6, [sp, #8]
   55a84:	add	sp, sp, #12
   55a88:	pop	{pc}		; (ldr pc, [sp], #4)
   55a8c:	ldr	r2, [r0, #216]	; 0xd8
   55a90:	str	r3, [r1, #12]
   55a94:	cmp	r2, #0
   55a98:	bne	55a4c <fputs@plt+0x4495c>
   55a9c:	ldrh	r3, [r1, #24]
   55aa0:	tst	r3, #8
   55aa4:	bne	55af4 <fputs@plt+0x44a04>
   55aa8:	ldrb	r3, [r4, #17]
   55aac:	cmp	r3, #3
   55ab0:	beq	55af4 <fputs@plt+0x44a04>
   55ab4:	mov	r1, r6
   55ab8:	mov	r0, r4
   55abc:	bl	4e5f8 <fputs@plt+0x3d508>
   55ac0:	mov	r5, r0
   55ac4:	cmp	r5, #0
   55ac8:	bne	55a5c <fputs@plt+0x4496c>
   55acc:	mov	r0, r6
   55ad0:	bl	1ac10 <fputs@plt+0x9b20>
   55ad4:	b	55a78 <fputs@plt+0x44988>
   55ad8:	mov	r3, r5
   55adc:	mov	r2, r5
   55ae0:	mov	r1, r6
   55ae4:	mov	r0, r4
   55ae8:	bl	4a020 <fputs@plt+0x38f30>
   55aec:	mov	r5, r0
   55af0:	b	55ac4 <fputs@plt+0x449d4>
   55af4:	mov	r1, #1
   55af8:	mov	r0, r4
   55afc:	bl	556f4 <fputs@plt+0x44604>
   55b00:	subs	r5, r0, #0
   55b04:	beq	55ab4 <fputs@plt+0x449c4>
   55b08:	b	55a5c <fputs@plt+0x4496c>
   55b0c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   55b10:	mov	r5, r1
   55b14:	mov	r4, r0
   55b18:	ldr	r1, [r0, #216]	; 0xd8
   55b1c:	strd	r6, [sp, #8]
   55b20:	strd	r8, [sp, #16]
   55b24:	strd	sl, [sp, #24]
   55b28:	str	lr, [sp, #32]
   55b2c:	sub	sp, sp, #44	; 0x2c
   55b30:	ldrb	r3, [r0, #16]
   55b34:	cmp	r3, #0
   55b38:	beq	55b90 <fputs@plt+0x44aa0>
   55b3c:	ldr	r3, [r0, #96]	; 0x60
   55b40:	cmp	r3, #0
   55b44:	beq	55b5c <fputs@plt+0x44a6c>
   55b48:	mov	r2, #1
   55b4c:	str	r2, [r3, #16]
   55b50:	ldr	r3, [r3, #44]	; 0x2c
   55b54:	cmp	r3, #0
   55b58:	bne	55b4c <fputs@plt+0x44a5c>
   55b5c:	cmp	r1, #0
   55b60:	moveq	r2, #5
   55b64:	moveq	r9, r1
   55b68:	movne	r9, #0
   55b6c:	strbeq	r2, [r4, #17]
   55b70:	mov	r0, r9
   55b74:	add	sp, sp, #44	; 0x2c
   55b78:	ldrd	r4, [sp]
   55b7c:	ldrd	r6, [sp, #8]
   55b80:	ldrd	r8, [sp, #16]
   55b84:	ldrd	sl, [sp, #24]
   55b88:	add	sp, sp, #32
   55b8c:	pop	{pc}		; (ldr pc, [sp], #4)
   55b90:	cmp	r1, #0
   55b94:	beq	55c24 <fputs@plt+0x44b34>
   55b98:	ldr	r3, [r0, #212]	; 0xd4
   55b9c:	ldr	r0, [r3]
   55ba0:	cmp	r0, #0
   55ba4:	movne	r2, r0
   55ba8:	beq	55bbc <fputs@plt+0x44acc>
   55bac:	ldr	r3, [r2, #32]
   55bb0:	str	r3, [r2, #12]
   55bb4:	subs	r2, r3, #0
   55bb8:	bne	55bac <fputs@plt+0x44abc>
   55bbc:	bl	17b68 <fputs@plt+0x6a78>
   55bc0:	mov	r5, #0
   55bc4:	subs	r1, r0, #0
   55bc8:	str	r5, [sp, #32]
   55bcc:	beq	55f38 <fputs@plt+0x44e48>
   55bd0:	mov	r3, #1
   55bd4:	mov	r0, r4
   55bd8:	ldr	r2, [r4, #28]
   55bdc:	bl	4a020 <fputs@plt+0x38f30>
   55be0:	mov	r9, r0
   55be4:	ldr	r0, [sp, #32]
   55be8:	cmp	r0, #0
   55bec:	beq	55bf4 <fputs@plt+0x44b04>
   55bf0:	bl	4cd10 <fputs@plt+0x3bc20>
   55bf4:	cmp	r9, #0
   55bf8:	bne	55b70 <fputs@plt+0x44a80>
   55bfc:	ldr	r5, [r4, #212]	; 0xd4
   55c00:	ldr	r0, [r5]
   55c04:	cmp	r0, #0
   55c08:	beq	55c1c <fputs@plt+0x44b2c>
   55c0c:	bl	1ac10 <fputs@plt+0x9b20>
   55c10:	ldr	r0, [r5]
   55c14:	cmp	r0, #0
   55c18:	bne	55c0c <fputs@plt+0x44b1c>
   55c1c:	ldr	r1, [r4, #216]	; 0xd8
   55c20:	b	55b5c <fputs@plt+0x44a6c>
   55c24:	ldrb	r3, [r0, #19]
   55c28:	mov	r6, r2
   55c2c:	cmp	r3, #0
   55c30:	bne	55c40 <fputs@plt+0x44b50>
   55c34:	ldr	r2, [r0, #28]
   55c38:	cmp	r2, #0
   55c3c:	bne	55f58 <fputs@plt+0x44e68>
   55c40:	cmp	r5, #0
   55c44:	beq	55e98 <fputs@plt+0x44da8>
   55c48:	ldrb	r3, [r4, #5]
   55c4c:	cmp	r3, #4
   55c50:	beq	55e98 <fputs@plt+0x44da8>
   55c54:	ldr	r9, [r4, #68]	; 0x44
   55c58:	ldr	r3, [r9]
   55c5c:	cmp	r3, #0
   55c60:	beq	55e98 <fputs@plt+0x44da8>
   55c64:	mov	r3, #1
   55c68:	strb	r3, [r4, #20]
   55c6c:	ldrb	r3, [r5]
   55c70:	cmp	r3, #0
   55c74:	beq	56010 <fputs@plt+0x44f20>
   55c78:	mov	r7, #0
   55c7c:	mov	r2, r5
   55c80:	mov	sl, r7
   55c84:	add	sl, sl, r3
   55c88:	ldrb	r3, [r2, #1]!
   55c8c:	add	r7, r7, #1
   55c90:	mov	r8, r7
   55c94:	cmp	r3, #0
   55c98:	bne	55c84 <fputs@plt+0x44b94>
   55c9c:	str	sl, [sp, #28]
   55ca0:	ldrb	r3, [r4, #8]
   55ca4:	ldrd	r0, [r4, #80]	; 0x50
   55ca8:	cmp	r3, #0
   55cac:	strd	r0, [sp, #8]
   55cb0:	beq	55d00 <fputs@plt+0x44c10>
   55cb4:	mov	r2, r0
   55cb8:	mov	r3, r1
   55cbc:	orrs	r1, r2, r3
   55cc0:	beq	55cf8 <fputs@plt+0x44c08>
   55cc4:	subs	r0, r2, #1
   55cc8:	ldr	r2, [sp, #12]
   55ccc:	mov	r3, #0
   55cd0:	ldr	fp, [r4, #156]	; 0x9c
   55cd4:	sbc	r1, r2, #0
   55cd8:	mov	r2, fp
   55cdc:	bl	93a40 <fputs@plt+0x82950>
   55ce0:	adds	r0, r0, #1
   55ce4:	adc	r1, r1, #0
   55ce8:	umull	r2, r3, r0, fp
   55cec:	strd	r2, [sp, #8]
   55cf0:	mla	r3, fp, r1, r3
   55cf4:	str	r3, [sp, #12]
   55cf8:	ldrd	r2, [sp, #8]
   55cfc:	strd	r2, [r4, #80]	; 0x50
   55d00:	ldr	r3, [pc, #792]	; 56020 <fputs@plt+0x44f30>
   55d04:	add	r2, sp, #32
   55d08:	mov	r0, r9
   55d0c:	mov	r1, r2
   55d10:	ldr	ip, [r4, #160]	; 0xa0
   55d14:	str	r2, [sp, #24]
   55d18:	mov	r2, #4
   55d1c:	ldrd	sl, [sp, #8]
   55d20:	add	r3, pc, r3
   55d24:	ldr	r3, [r3, #272]	; 0x110
   55d28:	sdiv	r3, r3, ip
   55d2c:	add	r3, r3, #1
   55d30:	rev	r3, r3
   55d34:	str	r3, [sp, #32]
   55d38:	ldr	r3, [r9]
   55d3c:	strd	sl, [sp]
   55d40:	ldr	r3, [r3, #12]
   55d44:	blx	r3
   55d48:	subs	r9, r0, #0
   55d4c:	bne	55b70 <fputs@plt+0x44a80>
   55d50:	adds	r3, sl, #4
   55d54:	ldr	r0, [r4, #68]	; 0x44
   55d58:	mov	r2, r7
   55d5c:	mov	r1, r5
   55d60:	str	r3, [sp, #16]
   55d64:	adc	r3, fp, #0
   55d68:	str	r3, [sp, #20]
   55d6c:	ldr	r3, [r0]
   55d70:	ldrd	sl, [sp, #16]
   55d74:	strd	sl, [sp]
   55d78:	ldr	r3, [r3, #12]
   55d7c:	blx	r3
   55d80:	subs	r9, r0, #0
   55d84:	bne	55b70 <fputs@plt+0x44a80>
   55d88:	ldr	r0, [r4, #68]	; 0x44
   55d8c:	rev	r3, r8
   55d90:	adds	sl, sl, r7
   55d94:	adc	fp, fp, r7, asr #31
   55d98:	mov	r2, #4
   55d9c:	ldr	r8, [sp, #24]
   55da0:	str	r3, [sp, #32]
   55da4:	ldr	r3, [r0]
   55da8:	strd	sl, [sp]
   55dac:	mov	r1, r8
   55db0:	strd	sl, [sp, #8]
   55db4:	ldr	r3, [r3, #12]
   55db8:	blx	r3
   55dbc:	subs	r9, r0, #0
   55dc0:	bne	55b70 <fputs@plt+0x44a80>
   55dc4:	ldr	r3, [sp, #28]
   55dc8:	mov	r1, r8
   55dcc:	ldr	r0, [r4, #68]	; 0x44
   55dd0:	rev	sl, r3
   55dd4:	ldrd	r2, [sp, #8]
   55dd8:	str	sl, [sp, #32]
   55ddc:	ldr	lr, [r0]
   55de0:	adds	ip, r2, #4
   55de4:	mov	r2, #4
   55de8:	adc	r3, r3, #0
   55dec:	str	ip, [sp]
   55df0:	str	r3, [sp, #4]
   55df4:	ldr	r3, [lr, #12]
   55df8:	blx	r3
   55dfc:	subs	r9, r0, #0
   55e00:	bne	55b70 <fputs@plt+0x44a80>
   55e04:	ldr	r0, [r4, #68]	; 0x44
   55e08:	mov	r2, #8
   55e0c:	ldrd	sl, [sp, #8]
   55e10:	ldr	r3, [pc, #524]	; 56024 <fputs@plt+0x44f34>
   55e14:	ldr	ip, [r0]
   55e18:	adds	r1, sl, #8
   55e1c:	adc	lr, fp, #0
   55e20:	add	r3, pc, r3
   55e24:	stm	sp, {r1, lr}
   55e28:	add	r1, r3, #620	; 0x26c
   55e2c:	ldr	r3, [ip, #12]
   55e30:	blx	r3
   55e34:	subs	r9, r0, #0
   55e38:	bne	55b70 <fputs@plt+0x44a80>
   55e3c:	ldr	r0, [r4, #68]	; 0x44
   55e40:	add	r7, r7, #20
   55e44:	mov	r1, r8
   55e48:	ldrd	r2, [r4, #80]	; 0x50
   55e4c:	ldr	ip, [r0]
   55e50:	adds	r8, r2, r7
   55e54:	adc	r9, r3, r7, asr #31
   55e58:	ldr	r3, [ip, #24]
   55e5c:	strd	r8, [r4, #80]	; 0x50
   55e60:	blx	r3
   55e64:	subs	r9, r0, #0
   55e68:	bne	55b70 <fputs@plt+0x44a80>
   55e6c:	ldrd	r0, [sp, #32]
   55e70:	ldrd	r2, [r4, #80]	; 0x50
   55e74:	cmp	r2, r0
   55e78:	sbcs	r1, r3, r1
   55e7c:	bge	55e98 <fputs@plt+0x44da8>
   55e80:	ldr	r0, [r4, #68]	; 0x44
   55e84:	ldr	r1, [r0]
   55e88:	ldr	r1, [r1, #16]
   55e8c:	blx	r1
   55e90:	subs	r9, r0, #0
   55e94:	bne	55b70 <fputs@plt+0x44a80>
   55e98:	mov	r1, #0
   55e9c:	mov	r0, r4
   55ea0:	bl	556f4 <fputs@plt+0x44604>
   55ea4:	subs	r9, r0, #0
   55ea8:	bne	55b70 <fputs@plt+0x44a80>
   55eac:	ldr	r3, [r4, #212]	; 0xd4
   55eb0:	ldr	r0, [r3]
   55eb4:	cmp	r0, #0
   55eb8:	movne	r2, r0
   55ebc:	beq	55ed0 <fputs@plt+0x44de0>
   55ec0:	ldr	r3, [r2, #32]
   55ec4:	str	r3, [r2, #12]
   55ec8:	subs	r2, r3, #0
   55ecc:	bne	55ec0 <fputs@plt+0x44dd0>
   55ed0:	bl	17b68 <fputs@plt+0x6a78>
   55ed4:	mov	r1, r0
   55ed8:	mov	r0, r4
   55edc:	bl	4e5f8 <fputs@plt+0x3d508>
   55ee0:	subs	r9, r0, #0
   55ee4:	bne	55b70 <fputs@plt+0x44a80>
   55ee8:	ldr	r7, [r4, #212]	; 0xd4
   55eec:	ldr	r0, [r7]
   55ef0:	cmp	r0, #0
   55ef4:	beq	55f08 <fputs@plt+0x44e18>
   55ef8:	bl	1ac10 <fputs@plt+0x9b20>
   55efc:	ldr	r0, [r7]
   55f00:	cmp	r0, #0
   55f04:	bne	55ef8 <fputs@plt+0x44e08>
   55f08:	ldr	r1, [r4, #28]
   55f0c:	ldr	r3, [r4, #36]	; 0x24
   55f10:	cmp	r1, r3
   55f14:	bhi	55fdc <fputs@plt+0x44eec>
   55f18:	cmp	r6, #0
   55f1c:	bne	55c1c <fputs@plt+0x44b2c>
   55f20:	mov	r1, r5
   55f24:	mov	r0, r4
   55f28:	bl	1b2f0 <fputs@plt+0xa200>
   55f2c:	subs	r9, r0, #0
   55f30:	bne	55b70 <fputs@plt+0x44a80>
   55f34:	b	55c1c <fputs@plt+0x44b2c>
   55f38:	mov	r3, r1
   55f3c:	add	r2, sp, #32
   55f40:	mov	r1, #1
   55f44:	mov	r0, r4
   55f48:	bl	4c740 <fputs@plt+0x3b650>
   55f4c:	ldr	r1, [sp, #32]
   55f50:	str	r5, [r1, #12]
   55f54:	b	55bd0 <fputs@plt+0x44ae0>
   55f58:	add	r2, sp, #32
   55f5c:	mov	r1, #1
   55f60:	bl	4c740 <fputs@plt+0x3b650>
   55f64:	subs	r9, r0, #0
   55f68:	beq	55f80 <fputs@plt+0x44e90>
   55f6c:	ldr	r0, [sp, #32]
   55f70:	cmp	r0, #0
   55f74:	beq	55b70 <fputs@plt+0x44a80>
   55f78:	bl	4cd10 <fputs@plt+0x3bc20>
   55f7c:	b	55b70 <fputs@plt+0x44a80>
   55f80:	ldr	r0, [sp, #32]
   55f84:	bl	49d14 <fputs@plt+0x38c24>
   55f88:	subs	r9, r0, #0
   55f8c:	bne	55f6c <fputs@plt+0x44e7c>
   55f90:	ldr	r2, [sp, #32]
   55f94:	mov	ip, #1
   55f98:	mov	r1, #11520	; 0x2d00
   55f9c:	movt	r1, #41205	; 0xa0f5
   55fa0:	ldr	lr, [r2, #4]
   55fa4:	mov	r0, r2
   55fa8:	ldr	r3, [r2, #16]
   55fac:	ldr	r3, [r3, #112]	; 0x70
   55fb0:	rev	r3, r3
   55fb4:	add	r3, r3, ip
   55fb8:	rev	r3, r3
   55fbc:	str	r3, [lr, #24]
   55fc0:	ldr	lr, [r2, #4]
   55fc4:	str	r3, [lr, #92]	; 0x5c
   55fc8:	ldr	r3, [r2, #4]
   55fcc:	str	r1, [r3, #96]	; 0x60
   55fd0:	strb	ip, [r4, #19]
   55fd4:	bl	4cd10 <fputs@plt+0x3bc20>
   55fd8:	b	55c40 <fputs@plt+0x44b50>
   55fdc:	ldr	r3, [pc, #68]	; 56028 <fputs@plt+0x44f38>
   55fe0:	mov	r0, r4
   55fe4:	ldr	r2, [r4, #160]	; 0xa0
   55fe8:	add	r3, pc, r3
   55fec:	ldr	r3, [r3, #272]	; 0x110
   55ff0:	sdiv	r3, r3, r2
   55ff4:	add	r3, r3, #1
   55ff8:	cmp	r3, r1
   55ffc:	subeq	r1, r1, #1
   56000:	bl	17c58 <fputs@plt+0x6b68>
   56004:	subs	r9, r0, #0
   56008:	beq	55f18 <fputs@plt+0x44e28>
   5600c:	b	55b70 <fputs@plt+0x44a80>
   56010:	mov	r8, r3
   56014:	mov	r7, r3
   56018:	str	r3, [sp, #28]
   5601c:	b	55ca0 <fputs@plt+0x44bb0>
   56020:	andeq	r9, r5, r8, asr r4
   56024:	andeq	pc, r3, r8, asr #25
   56028:	muleq	r5, r0, r1
   5602c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   56030:	ldm	r0, {r2, r4}
   56034:	strd	r6, [sp, #8]
   56038:	mov	r7, r1
   5603c:	strd	r8, [sp, #16]
   56040:	str	sl, [sp, #24]
   56044:	str	lr, [sp, #28]
   56048:	sub	sp, sp, #8
   5604c:	ldrb	r3, [r4, #17]
   56050:	str	r2, [r4, #4]
   56054:	ldr	r6, [r4]
   56058:	cmp	r3, #0
   5605c:	bne	56104 <fputs@plt+0x45014>
   56060:	ldrb	r3, [r4, #19]
   56064:	cmp	r3, #0
   56068:	bne	560f8 <fputs@plt+0x45008>
   5606c:	ldr	r2, [r6, #44]	; 0x2c
   56070:	cmp	r2, #0
   56074:	bne	560d8 <fputs@plt+0x44fe8>
   56078:	ldrb	r3, [r6, #17]
   5607c:	cmp	r3, #2
   56080:	bls	560d8 <fputs@plt+0x44fe8>
   56084:	mov	r1, r7
   56088:	mov	r0, r6
   5608c:	add	sp, sp, #8
   56090:	ldrd	r4, [sp]
   56094:	ldrd	r6, [sp, #8]
   56098:	ldrd	r8, [sp, #16]
   5609c:	ldr	sl, [sp, #24]
   560a0:	ldr	lr, [sp, #28]
   560a4:	add	sp, sp, #32
   560a8:	b	55b0c <fputs@plt+0x44a1c>
   560ac:	sub	r3, r2, #101	; 0x65
   560b0:	cmp	r9, #0
   560b4:	clz	r3, r3
   560b8:	lsr	r3, r3, #5
   560bc:	moveq	r3, #0
   560c0:	cmp	r3, #0
   560c4:	bne	56280 <fputs@plt+0x45190>
   560c8:	mov	r0, r6
   560cc:	str	r2, [sp, #4]
   560d0:	bl	4c560 <fputs@plt+0x3b470>
   560d4:	ldr	r2, [sp, #4]
   560d8:	mov	r0, r2
   560dc:	add	sp, sp, #8
   560e0:	ldrd	r4, [sp]
   560e4:	ldrd	r6, [sp, #8]
   560e8:	ldrd	r8, [sp, #16]
   560ec:	ldr	sl, [sp, #24]
   560f0:	add	sp, sp, #28
   560f4:	pop	{pc}		; (ldr pc, [sp], #4)
   560f8:	ldr	r8, [r4, #44]	; 0x2c
   560fc:	str	r8, [r6, #28]
   56100:	b	5606c <fputs@plt+0x44f7c>
   56104:	ldr	r3, [r4, #8]
   56108:	cmp	r3, #0
   5610c:	beq	56128 <fputs@plt+0x45038>
   56110:	ldrb	r2, [r3, #64]	; 0x40
   56114:	bic	r2, r2, #4
   56118:	strb	r2, [r3, #64]	; 0x40
   5611c:	ldr	r3, [r3, #8]
   56120:	cmp	r3, #0
   56124:	bne	56110 <fputs@plt+0x45020>
   56128:	ldrb	r3, [r4, #18]
   5612c:	cmp	r3, #0
   56130:	bne	56060 <fputs@plt+0x44f70>
   56134:	ldr	r5, [r4, #44]	; 0x2c
   56138:	cmp	r5, #1
   5613c:	movls	r2, r3
   56140:	bls	5618c <fputs@plt+0x4509c>
   56144:	movw	r1, #52429	; 0xcccd
   56148:	movt	r1, #52428	; 0xcccc
   5614c:	ldr	r3, [pc, #400]	; 562e4 <fputs@plt+0x451f4>
   56150:	sub	r0, r5, #2
   56154:	ldr	r2, [r4, #36]	; 0x24
   56158:	ldr	ip, [r4, #32]
   5615c:	add	r3, pc, r3
   56160:	umull	r1, r2, r1, r2
   56164:	ldr	r1, [r3, #272]	; 0x110
   56168:	lsr	r2, r2, #2
   5616c:	add	r3, r2, #1
   56170:	udiv	r1, r1, ip
   56174:	udiv	r2, r0, r3
   56178:	add	r1, r1, #1
   5617c:	mul	r3, r3, r2
   56180:	add	r2, r3, #2
   56184:	cmp	r2, r1
   56188:	addeq	r2, r3, #3
   5618c:	cmp	r5, r2
   56190:	beq	561f4 <fputs@plt+0x45104>
   56194:	ldr	r2, [pc, #332]	; 562e8 <fputs@plt+0x451f8>
   56198:	ldr	r1, [r4, #32]
   5619c:	add	r2, pc, r2
   561a0:	ldr	r3, [r2, #272]	; 0x110
   561a4:	udiv	r3, r3, r1
   561a8:	add	r3, r3, #1
   561ac:	cmp	r5, r3
   561b0:	beq	561f4 <fputs@plt+0x45104>
   561b4:	ldr	sl, [r4, #12]
   561b8:	mov	r1, r5
   561bc:	mov	r0, r4
   561c0:	ldr	r3, [sl, #56]	; 0x38
   561c4:	ldr	r3, [r3, #36]	; 0x24
   561c8:	rev	r9, r3
   561cc:	mov	r2, r9
   561d0:	bl	15be4 <fputs@plt+0x4af4>
   561d4:	cmp	r5, r0
   561d8:	mov	r8, r0
   561dc:	bcc	562d4 <fputs@plt+0x451e4>
   561e0:	bhi	5620c <fputs@plt+0x4511c>
   561e4:	cmp	r9, #0
   561e8:	bne	56284 <fputs@plt+0x45194>
   561ec:	ldr	r6, [r4]
   561f0:	b	56060 <fputs@plt+0x44f70>
   561f4:	movw	r0, #59460	; 0xe844
   561f8:	bl	36834 <fputs@plt+0x25744>
   561fc:	mov	r2, r0
   56200:	cmp	r2, #0
   56204:	bne	560d8 <fputs@plt+0x44fe8>
   56208:	b	561ec <fputs@plt+0x450fc>
   5620c:	mov	r2, #0
   56210:	ldr	r0, [r4, #8]
   56214:	mov	r1, r2
   56218:	bl	53550 <fputs@plt+0x42460>
   5621c:	subs	r2, r0, #0
   56220:	bne	560ac <fputs@plt+0x44fbc>
   56224:	mov	r2, r5
   56228:	mov	r3, #1
   5622c:	mov	r1, r8
   56230:	mov	r0, r4
   56234:	bl	50574 <fputs@plt+0x3f484>
   56238:	clz	r3, r0
   5623c:	sub	r5, r5, #1
   56240:	lsr	r3, r3, #5
   56244:	mov	r2, r0
   56248:	cmp	r8, r5
   5624c:	movcs	r1, #0
   56250:	andcc	r1, r3, #1
   56254:	cmp	r1, #0
   56258:	bne	56224 <fputs@plt+0x45134>
   5625c:	cmp	r0, #101	; 0x65
   56260:	orreq	r3, r3, #1
   56264:	cmp	r9, #0
   56268:	moveq	r3, #0
   5626c:	cmp	r3, #0
   56270:	bne	56280 <fputs@plt+0x45190>
   56274:	cmp	r0, #0
   56278:	bne	560c8 <fputs@plt+0x44fd8>
   5627c:	b	561ec <fputs@plt+0x450fc>
   56280:	ldr	sl, [r4, #12]
   56284:	ldr	r0, [sl, #72]	; 0x48
   56288:	bl	49d14 <fputs@plt+0x38c24>
   5628c:	ldr	ip, [r4, #12]
   56290:	mov	r1, #0
   56294:	subs	r2, r0, #0
   56298:	rev	r3, r8
   5629c:	mov	r0, #1
   562a0:	ldr	ip, [ip, #56]	; 0x38
   562a4:	str	r1, [ip, #32]
   562a8:	ldr	ip, [r4, #12]
   562ac:	ldr	ip, [ip, #56]	; 0x38
   562b0:	str	r1, [ip, #36]	; 0x24
   562b4:	ldr	r1, [r4, #12]
   562b8:	ldr	r1, [r1, #56]	; 0x38
   562bc:	str	r3, [r1, #28]
   562c0:	strb	r0, [r4, #19]
   562c4:	str	r8, [r4, #44]	; 0x2c
   562c8:	bne	560c8 <fputs@plt+0x44fd8>
   562cc:	ldr	r6, [r4]
   562d0:	b	560fc <fputs@plt+0x4500c>
   562d4:	movw	r0, #59465	; 0xe849
   562d8:	bl	36834 <fputs@plt+0x25744>
   562dc:	mov	r2, r0
   562e0:	b	56200 <fputs@plt+0x45110>
   562e4:	andeq	r9, r5, ip, lsl r0
   562e8:	ldrdeq	r8, [r5], -ip
   562ec:	ldrd	r2, [r0]
   562f0:	str	r4, [sp, #-8]!
   562f4:	mov	r4, r0
   562f8:	str	lr, [sp, #4]
   562fc:	str	r2, [r3, #4]
   56300:	ldrb	r3, [r0, #8]
   56304:	cmp	r3, #2
   56308:	beq	56324 <fputs@plt+0x45234>
   5630c:	mov	r0, r4
   56310:	mov	r1, #0
   56314:	ldr	r4, [sp]
   56318:	ldr	lr, [sp, #4]
   5631c:	add	sp, sp, #8
   56320:	b	4e1cc <fputs@plt+0x3d0dc>
   56324:	mov	r1, #0
   56328:	bl	5602c <fputs@plt+0x44f3c>
   5632c:	cmp	r0, #0
   56330:	beq	5630c <fputs@plt+0x4521c>
   56334:	ldr	r4, [sp]
   56338:	add	sp, sp, #4
   5633c:	pop	{pc}		; (ldr pc, [sp], #4)
   56340:	ldrd	r2, [r0, #24]
   56344:	strd	r4, [sp, #-36]!	; 0xffffffdc
   56348:	ldr	ip, [r2, #4]
   5634c:	sub	r4, r3, #5
   56350:	cmp	r3, #0
   56354:	cmpne	r4, #1
   56358:	strd	r6, [sp, #8]
   5635c:	str	lr, [sp, #32]
   56360:	ldr	lr, [r2]
   56364:	strd	r8, [sp, #16]
   56368:	strd	sl, [sp, #24]
   5636c:	sub	sp, sp, #60	; 0x3c
   56370:	str	lr, [ip, #4]
   56374:	bhi	56490 <fputs@plt+0x453a0>
   56378:	mov	r7, r1
   5637c:	mov	r5, r0
   56380:	ldr	r3, [r0]
   56384:	ldr	r1, [ip]
   56388:	ldr	r0, [r0, #4]
   5638c:	cmp	r3, #0
   56390:	str	r1, [sp, #8]
   56394:	ldr	r1, [r0, #4]
   56398:	ldr	r3, [r1]
   5639c:	str	r3, [sp, #28]
   563a0:	beq	563b0 <fputs@plt+0x452c0>
   563a4:	ldrb	r3, [ip, #20]
   563a8:	cmp	r3, #2
   563ac:	beq	567dc <fputs@plt+0x456ec>
   563b0:	ldr	r3, [r5, #12]
   563b4:	cmp	r3, #0
   563b8:	beq	564b0 <fputs@plt+0x453c0>
   563bc:	ldrb	r1, [r2, #8]
   563c0:	cmp	r1, #0
   563c4:	movne	r3, #0
   563c8:	movne	r1, #1
   563cc:	strne	r3, [sp, #24]
   563d0:	beq	5696c <fputs@plt+0x4587c>
   563d4:	ldr	ip, [r0, #4]
   563d8:	lsr	r9, r7, #31
   563dc:	ldr	r0, [r2, #4]
   563e0:	ldr	lr, [ip]
   563e4:	ldr	r4, [ip, #32]
   563e8:	ldr	r8, [r0, #44]	; 0x2c
   563ec:	ldrb	ip, [lr, #5]
   563f0:	ldr	r0, [r0, #32]
   563f4:	str	r4, [sp, #40]	; 0x28
   563f8:	cmp	ip, #5
   563fc:	movne	r1, #0
   56400:	andeq	r1, r1, #1
   56404:	cmp	r1, #0
   56408:	str	r0, [sp, #12]
   5640c:	str	r8, [sp, #16]
   56410:	str	ip, [sp, #44]	; 0x2c
   56414:	beq	56500 <fputs@plt+0x45410>
   56418:	cmp	r4, r0
   5641c:	beq	56948 <fputs@plt+0x45858>
   56420:	cmp	r7, #0
   56424:	beq	56a44 <fputs@plt+0x45954>
   56428:	ldr	r3, [r5, #16]
   5642c:	ldr	r1, [sp, #16]
   56430:	cmp	r3, r1
   56434:	movhi	r3, #8
   56438:	bls	56a44 <fputs@plt+0x45954>
   5643c:	ldr	r2, [sp, #24]
   56440:	cmp	r2, #0
   56444:	beq	56480 <fputs@plt+0x45390>
   56448:	ldr	r2, [r5, #24]
   5644c:	mov	r0, r2
   56450:	ldrb	r2, [r2, #8]
   56454:	cmp	r2, #2
   56458:	bne	56470 <fputs@plt+0x45380>
   5645c:	mov	r1, #0
   56460:	str	r3, [sp, #8]
   56464:	bl	5602c <fputs@plt+0x44f3c>
   56468:	ldr	r3, [sp, #8]
   5646c:	ldr	r0, [r5, #24]
   56470:	mov	r1, #0
   56474:	str	r3, [sp, #8]
   56478:	bl	4e1cc <fputs@plt+0x3d0dc>
   5647c:	ldr	r3, [sp, #8]
   56480:	movw	r2, #3082	; 0xc0a
   56484:	cmp	r3, r2
   56488:	moveq	r3, #7
   5648c:	str	r3, [r5, #28]
   56490:	mov	r0, r3
   56494:	add	sp, sp, #60	; 0x3c
   56498:	ldrd	r4, [sp]
   5649c:	ldrd	r6, [sp, #8]
   564a0:	ldrd	r8, [sp, #16]
   564a4:	ldrd	sl, [sp, #24]
   564a8:	add	sp, sp, #32
   564ac:	pop	{pc}		; (ldr pc, [sp], #4)
   564b0:	mov	r1, #2
   564b4:	bl	4eb74 <fputs@plt+0x3da84>
   564b8:	subs	r3, r0, #0
   564bc:	beq	56a10 <fputs@plt+0x45920>
   564c0:	ldr	r1, [r5, #4]
   564c4:	ldr	r2, [r5, #24]
   564c8:	ldr	r1, [r1, #4]
   564cc:	ldr	ip, [r2, #4]
   564d0:	ldr	r0, [r1]
   564d4:	lsr	r9, r7, #31
   564d8:	mov	lr, #0
   564dc:	ldr	r1, [r1, #32]
   564e0:	str	lr, [sp, #24]
   564e4:	ldrb	r0, [r0, #5]
   564e8:	ldr	r8, [ip, #44]	; 0x2c
   564ec:	str	r1, [sp, #40]	; 0x28
   564f0:	ldr	r1, [ip, #32]
   564f4:	str	r0, [sp, #44]	; 0x2c
   564f8:	str	r1, [sp, #12]
   564fc:	str	r8, [sp, #16]
   56500:	cmp	r7, #0
   56504:	beq	565e8 <fputs@plt+0x454f8>
   56508:	ldr	r4, [r5, #16]
   5650c:	cmp	r8, r4
   56510:	bcc	565e8 <fputs@plt+0x454f8>
   56514:	cmp	r3, #0
   56518:	bne	5664c <fputs@plt+0x4555c>
   5651c:	ldr	sl, [pc, #1580]	; 56b50 <fputs@plt+0x45a60>
   56520:	mov	r6, #0
   56524:	add	fp, sp, #48	; 0x30
   56528:	add	sl, pc, sl
   5652c:	b	56568 <fputs@plt+0x45478>
   56530:	ldr	r4, [r5, #16]
   56534:	add	r6, r6, #1
   56538:	add	r4, r4, #1
   5653c:	cmp	r7, r6
   56540:	movle	r2, r9
   56544:	orrgt	r2, r9, #1
   56548:	cmp	r2, #0
   5654c:	str	r4, [r5, #16]
   56550:	beq	565e8 <fputs@plt+0x454f8>
   56554:	cmp	r4, r8
   56558:	bhi	565e8 <fputs@plt+0x454f8>
   5655c:	cmp	r3, #0
   56560:	bne	5664c <fputs@plt+0x4555c>
   56564:	ldr	r2, [r5, #24]
   56568:	ldr	r2, [r2, #4]
   5656c:	ldr	r3, [sl, #272]	; 0x110
   56570:	ldr	r2, [r2, #32]
   56574:	udiv	r3, r3, r2
   56578:	add	r3, r3, #1
   5657c:	cmp	r3, r4
   56580:	moveq	r3, #0
   56584:	beq	56534 <fputs@plt+0x45444>
   56588:	mov	r3, #2
   5658c:	mov	r2, fp
   56590:	ldr	r0, [sp, #8]
   56594:	mov	r1, r4
   56598:	bl	4c740 <fputs@plt+0x3b650>
   5659c:	subs	r3, r0, #0
   565a0:	bne	56530 <fputs@plt+0x45440>
   565a4:	ldr	ip, [sp, #48]	; 0x30
   565a8:	mov	r2, r4
   565ac:	add	r1, r5, #24
   565b0:	add	r0, r5, #4
   565b4:	ldr	ip, [ip, #4]
   565b8:	str	r3, [sp]
   565bc:	mov	r3, ip
   565c0:	bl	49d80 <fputs@plt+0x38c90>
   565c4:	mov	r3, r0
   565c8:	ldr	r0, [sp, #48]	; 0x30
   565cc:	cmp	r0, #0
   565d0:	beq	56530 <fputs@plt+0x45440>
   565d4:	str	r3, [sp, #32]
   565d8:	bl	4cd10 <fputs@plt+0x3bc20>
   565dc:	ldr	r4, [r5, #16]
   565e0:	ldr	r3, [sp, #32]
   565e4:	b	56534 <fputs@plt+0x45444>
   565e8:	cmp	r3, #0
   565ec:	bne	5664c <fputs@plt+0x4555c>
   565f0:	ldr	r4, [r5, #16]
   565f4:	rsb	r3, r4, #1
   565f8:	cmp	r4, r8
   565fc:	str	r8, [r5, #36]	; 0x24
   56600:	add	r8, r3, r8
   56604:	str	r8, [r5, #32]
   56608:	bhi	56654 <fputs@plt+0x45564>
   5660c:	ldr	r3, [r5, #40]	; 0x28
   56610:	cmp	r3, #0
   56614:	bne	56638 <fputs@plt+0x45548>
   56618:	ldr	r2, [r5, #24]
   5661c:	mov	r1, #1
   56620:	ldr	r3, [r2, #4]
   56624:	ldr	r3, [r3]
   56628:	ldr	r2, [r3, #96]	; 0x60
   5662c:	str	r2, [r5, #44]	; 0x2c
   56630:	str	r5, [r3, #96]	; 0x60
   56634:	str	r1, [r5, #40]	; 0x28
   56638:	ldr	r3, [sp, #24]
   5663c:	cmp	r3, #0
   56640:	beq	5648c <fputs@plt+0x4539c>
   56644:	mov	r3, #0
   56648:	b	56448 <fputs@plt+0x45358>
   5664c:	cmp	r3, #101	; 0x65
   56650:	bne	5643c <fputs@plt+0x4534c>
   56654:	ldr	r3, [sp, #16]
   56658:	ldr	r0, [r5, #4]
   5665c:	cmp	r3, #0
   56660:	beq	567a4 <fputs@plt+0x456b4>
   56664:	ldr	r2, [r5, #8]
   56668:	mov	r1, #1
   5666c:	add	r2, r2, r1
   56670:	bl	4f3d4 <fputs@plt+0x3e2e4>
   56674:	subs	r3, r0, #0
   56678:	bne	5643c <fputs@plt+0x4534c>
   5667c:	ldr	r0, [r5]
   56680:	cmp	r0, #0
   56684:	beq	5668c <fputs@plt+0x4559c>
   56688:	bl	22cac <fputs@plt+0x11bbc>
   5668c:	ldr	r3, [sp, #44]	; 0x2c
   56690:	cmp	r3, #5
   56694:	beq	56a64 <fputs@plt+0x45974>
   56698:	ldr	r3, [sp, #12]
   5669c:	ldr	r2, [sp, #40]	; 0x28
   566a0:	cmp	r3, r2
   566a4:	bge	56994 <fputs@plt+0x458a4>
   566a8:	ldr	r1, [sp, #12]
   566ac:	add	r9, sp, #48	; 0x30
   566b0:	ldr	ip, [sp, #16]
   566b4:	ldr	r3, [sp, #40]	; 0x28
   566b8:	asr	fp, r1, #31
   566bc:	mov	sl, r1
   566c0:	ldr	r2, [r5, #4]
   566c4:	ldr	r8, [pc, #1160]	; 56b54 <fputs@plt+0x45a64>
   566c8:	sdiv	r6, r3, r1
   566cc:	strd	sl, [sp, #16]
   566d0:	ldr	r3, [pc, #1152]	; 56b58 <fputs@plt+0x45a68>
   566d4:	smull	r0, r1, r1, ip
   566d8:	add	r8, pc, r8
   566dc:	add	r3, pc, r3
   566e0:	strd	r0, [sp, #32]
   566e4:	ldr	r1, [r2, #4]
   566e8:	ldr	r3, [r3, #272]	; 0x110
   566ec:	mov	r2, r6
   566f0:	add	r6, r6, ip
   566f4:	sub	r6, r6, #1
   566f8:	ldr	r1, [r1, #32]
   566fc:	sdiv	r6, r6, r2
   56700:	ldr	r2, [sp, #28]
   56704:	udiv	r3, r3, r1
   56708:	mov	r1, r2
   5670c:	ldr	r7, [r2, #28]
   56710:	ldr	r4, [r1, #64]	; 0x40
   56714:	mov	fp, r4
   56718:	mov	r4, r8
   5671c:	add	r2, r3, #1
   56720:	mov	r8, r1
   56724:	cmp	r2, r6
   56728:	moveq	r6, r3
   5672c:	cmp	r7, r6
   56730:	bcc	567f4 <fputs@plt+0x45704>
   56734:	ldr	r2, [r5, #4]
   56738:	ldr	r3, [r4, #272]	; 0x110
   5673c:	ldr	r2, [r2, #4]
   56740:	ldr	r2, [r2, #32]
   56744:	udiv	r3, r3, r2
   56748:	add	r3, r3, #1
   5674c:	cmp	r3, r6
   56750:	beq	567e8 <fputs@plt+0x456f8>
   56754:	mov	r3, #0
   56758:	mov	r2, r9
   5675c:	mov	r1, r6
   56760:	mov	r0, r8
   56764:	bl	4c740 <fputs@plt+0x3b650>
   56768:	subs	r3, r0, #0
   5676c:	bne	5643c <fputs@plt+0x4534c>
   56770:	ldr	r0, [sp, #48]	; 0x30
   56774:	add	r6, r6, #1
   56778:	bl	49d14 <fputs@plt+0x38c24>
   5677c:	ldr	r2, [sp, #48]	; 0x30
   56780:	mov	r3, r0
   56784:	subs	r0, r2, #0
   56788:	beq	56798 <fputs@plt+0x456a8>
   5678c:	str	r3, [sp, #44]	; 0x2c
   56790:	bl	4cd10 <fputs@plt+0x3bc20>
   56794:	ldr	r3, [sp, #44]	; 0x2c
   56798:	cmp	r3, #0
   5679c:	beq	5672c <fputs@plt+0x4563c>
   567a0:	b	5643c <fputs@plt+0x4534c>
   567a4:	ldrd	r2, [r0]
   567a8:	str	r2, [r3, #4]
   567ac:	mov	r0, r3
   567b0:	ldr	r2, [sp, #16]
   567b4:	str	r2, [r3, #44]	; 0x2c
   567b8:	bl	4e828 <fputs@plt+0x3d738>
   567bc:	cmp	r0, #101	; 0x65
   567c0:	cmpne	r0, #0
   567c4:	mov	r3, r0
   567c8:	bne	5643c <fputs@plt+0x4534c>
   567cc:	mov	r3, #1
   567d0:	ldr	r0, [r5, #4]
   567d4:	str	r3, [sp, #16]
   567d8:	b	56664 <fputs@plt+0x45574>
   567dc:	mov	r3, #5
   567e0:	ldr	r0, [sp, #28]
   567e4:	b	564d4 <fputs@plt+0x453e4>
   567e8:	add	r6, r6, #1
   567ec:	cmp	r7, r6
   567f0:	bcs	56754 <fputs@plt+0x45664>
   567f4:	ldr	r3, [sp, #28]
   567f8:	mov	r4, fp
   567fc:	ldrd	sl, [sp, #16]
   56800:	ldr	r3, [r3, #44]	; 0x2c
   56804:	cmp	r3, #0
   56808:	bne	5643c <fputs@plt+0x4534c>
   5680c:	ldr	r0, [sp, #28]
   56810:	ldrb	r2, [r0, #17]
   56814:	cmp	r2, #2
   56818:	bls	56af0 <fputs@plt+0x45a00>
   5681c:	mov	r1, r3
   56820:	mov	r2, #1
   56824:	bl	55b0c <fputs@plt+0x44a1c>
   56828:	ldr	r2, [pc, #812]	; 56b5c <fputs@plt+0x45a6c>
   5682c:	mov	r3, r0
   56830:	ldr	r1, [sp, #40]	; 0x28
   56834:	add	r2, pc, r2
   56838:	ldr	r2, [r2, #272]	; 0x110
   5683c:	add	r1, r2, r1
   56840:	mov	r6, r1
   56844:	asr	r7, r1, #31
   56848:	ldrd	r0, [sp, #32]
   5684c:	strd	r6, [sp, #16]
   56850:	cmp	r0, r6
   56854:	sbcs	ip, r1, r7
   56858:	strdlt	r0, [sp, #16]
   5685c:	ldr	r1, [sp, #12]
   56860:	add	r2, r2, r1
   56864:	ldrd	r0, [sp, #16]
   56868:	asr	r7, r2, #31
   5686c:	mov	r6, r2
   56870:	cmp	r2, r0
   56874:	sbcs	r2, r7, r1
   56878:	movlt	r2, #1
   5687c:	movge	r2, #0
   56880:	cmp	r3, #0
   56884:	movne	r2, #0
   56888:	cmp	r2, #0
   5688c:	beq	56a84 <fputs@plt+0x45994>
   56890:	add	r9, sp, #48	; 0x30
   56894:	mov	r8, #0
   56898:	str	r5, [sp, #40]	; 0x28
   5689c:	mov	r5, r9
   568a0:	b	568f8 <fputs@plt+0x45808>
   568a4:	ldr	r3, [r4]
   568a8:	ldr	r1, [sp, #48]	; 0x30
   568ac:	ldr	r1, [r1, #4]
   568b0:	strd	r6, [sp]
   568b4:	ldr	r3, [r3, #12]
   568b8:	blx	r3
   568bc:	mov	r9, r0
   568c0:	ldr	r0, [sp, #48]	; 0x30
   568c4:	cmp	r0, #0
   568c8:	bne	56940 <fputs@plt+0x45850>
   568cc:	ldrd	r2, [sp, #16]
   568d0:	adds	r6, r6, sl
   568d4:	adc	r7, r7, fp
   568d8:	cmp	r6, r2
   568dc:	sbcs	r3, r7, r3
   568e0:	movlt	r2, #1
   568e4:	movge	r2, #0
   568e8:	cmp	r9, #0
   568ec:	movne	r2, #0
   568f0:	cmp	r2, #0
   568f4:	beq	56a7c <fputs@plt+0x4598c>
   568f8:	mov	r2, sl
   568fc:	mov	r3, fp
   56900:	str	r8, [sp, #48]	; 0x30
   56904:	mov	r0, r6
   56908:	mov	r1, r7
   5690c:	bl	93a40 <fputs@plt+0x82950>
   56910:	add	r1, r0, #1
   56914:	mov	r2, r5
   56918:	ldr	r0, [sp, #8]
   5691c:	mov	r3, #0
   56920:	bl	4c740 <fputs@plt+0x3b650>
   56924:	subs	r9, r0, #0
   56928:	mov	r0, r4
   5692c:	ldr	r2, [sp, #12]
   56930:	beq	568a4 <fputs@plt+0x457b4>
   56934:	ldr	r0, [sp, #48]	; 0x30
   56938:	cmp	r0, #0
   5693c:	beq	56a58 <fputs@plt+0x45968>
   56940:	bl	4cd10 <fputs@plt+0x3bc20>
   56944:	b	568cc <fputs@plt+0x457dc>
   56948:	cmp	r7, #0
   5694c:	beq	56b44 <fputs@plt+0x45a54>
   56950:	ldr	r3, [sp, #16]
   56954:	ldr	r4, [r5, #16]
   56958:	cmp	r3, r4
   5695c:	mov	r3, #5
   56960:	str	r3, [sp, #44]	; 0x2c
   56964:	bcs	5651c <fputs@plt+0x4542c>
   56968:	b	565f4 <fputs@plt+0x45504>
   5696c:	mov	r0, r2
   56970:	bl	4eb74 <fputs@plt+0x3da84>
   56974:	mov	r2, #1
   56978:	clz	r1, r0
   5697c:	mov	r3, r0
   56980:	lsr	r1, r1, #5
   56984:	ldr	r0, [r5, #4]
   56988:	str	r2, [sp, #24]
   5698c:	ldr	r2, [r5, #24]
   56990:	b	563d4 <fputs@plt+0x452e4>
   56994:	ldr	r3, [sp, #12]
   56998:	ldr	r0, [sp, #16]
   5699c:	ldr	r2, [sp, #40]	; 0x28
   569a0:	ldr	r1, [sp, #28]
   569a4:	sdiv	r2, r3, r2
   569a8:	ldr	r3, [r1, #44]	; 0x2c
   569ac:	cmp	r3, #0
   569b0:	mul	r2, r0, r2
   569b4:	str	r2, [r1, #28]
   569b8:	bne	5643c <fputs@plt+0x4534c>
   569bc:	ldr	r2, [sp, #28]
   569c0:	ldrb	r2, [r2, #17]
   569c4:	cmp	r2, #2
   569c8:	bls	569e8 <fputs@plt+0x458f8>
   569cc:	mov	r2, r3
   569d0:	mov	r1, r3
   569d4:	ldr	r0, [sp, #28]
   569d8:	bl	55b0c <fputs@plt+0x44a1c>
   569dc:	mov	r3, r0
   569e0:	cmp	r3, #0
   569e4:	bne	5643c <fputs@plt+0x4534c>
   569e8:	mov	r1, #0
   569ec:	ldr	r0, [r5, #4]
   569f0:	bl	4e1cc <fputs@plt+0x3d0dc>
   569f4:	subs	r3, r0, #0
   569f8:	bne	5643c <fputs@plt+0x4534c>
   569fc:	ldr	r3, [sp, #24]
   56a00:	cmp	r3, #0
   56a04:	mov	r3, #101	; 0x65
   56a08:	bne	56448 <fputs@plt+0x45358>
   56a0c:	b	5648c <fputs@plt+0x4539c>
   56a10:	ldr	r0, [r5, #4]
   56a14:	mov	r3, #1
   56a18:	ldr	r2, [r5, #24]
   56a1c:	ldr	ip, [r0]
   56a20:	str	r3, [r5, #12]
   56a24:	ldr	r3, [r0, #4]
   56a28:	ldr	r1, [r3, #12]
   56a2c:	str	ip, [r3, #4]
   56a30:	ldr	r3, [r1, #56]	; 0x38
   56a34:	ldr	r3, [r3, #40]	; 0x28
   56a38:	rev	r3, r3
   56a3c:	str	r3, [r5, #8]
   56a40:	b	563bc <fputs@plt+0x452cc>
   56a44:	ldr	r3, [sp, #24]
   56a48:	cmp	r3, #0
   56a4c:	mov	r3, #8
   56a50:	beq	5648c <fputs@plt+0x4539c>
   56a54:	b	5644c <fputs@plt+0x4535c>
   56a58:	mov	r3, r9
   56a5c:	ldr	r5, [sp, #40]	; 0x28
   56a60:	b	5643c <fputs@plt+0x4534c>
   56a64:	mov	r1, #2
   56a68:	ldr	r0, [r5, #4]
   56a6c:	bl	4f434 <fputs@plt+0x3e344>
   56a70:	subs	r3, r0, #0
   56a74:	beq	56698 <fputs@plt+0x455a8>
   56a78:	b	5643c <fputs@plt+0x4534c>
   56a7c:	ldr	r5, [sp, #40]	; 0x28
   56a80:	mov	r3, r9
   56a84:	cmp	r3, #0
   56a88:	bne	5643c <fputs@plt+0x4534c>
   56a8c:	ldr	r3, [r4]
   56a90:	add	r1, sp, #48	; 0x30
   56a94:	mov	r0, r4
   56a98:	ldr	r3, [r3, #24]
   56a9c:	blx	r3
   56aa0:	subs	r3, r0, #0
   56aa4:	bne	5643c <fputs@plt+0x4534c>
   56aa8:	ldrd	r6, [sp, #32]
   56aac:	ldrd	r2, [sp, #48]	; 0x30
   56ab0:	cmp	r6, r2
   56ab4:	sbcs	r3, r7, r3
   56ab8:	bge	56adc <fputs@plt+0x459ec>
   56abc:	ldr	r1, [r4]
   56ac0:	mov	r3, r7
   56ac4:	mov	r2, r6
   56ac8:	mov	r0, r4
   56acc:	ldr	r1, [r1, #16]
   56ad0:	blx	r1
   56ad4:	subs	r3, r0, #0
   56ad8:	bne	5643c <fputs@plt+0x4534c>
   56adc:	mov	r1, #0
   56ae0:	ldr	r0, [sp, #28]
   56ae4:	bl	1b2f0 <fputs@plt+0xa200>
   56ae8:	mov	r3, r0
   56aec:	b	569e0 <fputs@plt+0x458f0>
   56af0:	ldr	r3, [pc, #104]	; 56b60 <fputs@plt+0x45a70>
   56af4:	ldrd	r6, [sp, #32]
   56af8:	add	r3, pc, r3
   56afc:	ldr	r2, [r3, #272]	; 0x110
   56b00:	ldr	r3, [sp, #40]	; 0x28
   56b04:	add	r3, r3, r2
   56b08:	asr	r1, r3, #31
   56b0c:	cmp	r6, r3
   56b10:	mov	r0, r3
   56b14:	sbcs	r3, r7, r1
   56b18:	ldr	r3, [sp, #12]
   56b1c:	strd	r0, [sp, #16]
   56b20:	strdlt	r6, [sp, #16]
   56b24:	add	r2, r3, r2
   56b28:	mov	r6, r2
   56b2c:	asr	r7, r2, #31
   56b30:	ldrd	r2, [sp, #16]
   56b34:	cmp	r6, r2
   56b38:	sbcs	r3, r7, r3
   56b3c:	blt	56890 <fputs@plt+0x457a0>
   56b40:	b	56a8c <fputs@plt+0x4599c>
   56b44:	mov	r3, #5
   56b48:	str	r3, [sp, #44]	; 0x2c
   56b4c:	b	565f0 <fputs@plt+0x45500>
   56b50:	andeq	r8, r5, r0, asr ip
   56b54:	andeq	r8, r5, r0, lsr #21
   56b58:	muleq	r5, ip, sl
   56b5c:	andeq	r8, r5, r4, asr #18
   56b60:	andeq	r8, r5, r0, lsl #13
   56b64:	strd	r4, [sp, #-36]!	; 0xffffffdc
   56b68:	strd	r6, [sp, #8]
   56b6c:	strd	r8, [sp, #16]
   56b70:	strd	sl, [sp, #24]
   56b74:	str	lr, [sp, #32]
   56b78:	sub	sp, sp, #244	; 0xf4
   56b7c:	str	r1, [sp, #12]
   56b80:	strd	r2, [sp, #20]
   56b84:	mov	r2, #0
   56b88:	ldrb	r3, [r0, #46]	; 0x2e
   56b8c:	str	r2, [sp, #108]	; 0x6c
   56b90:	cmp	r3, r2
   56b94:	movne	fp, #8
   56b98:	bne	56d38 <fputs@plt+0x45c48>
   56b9c:	ldrb	r3, [r0, #43]	; 0x2b
   56ba0:	mov	sl, r0
   56ba4:	cmp	r3, r2
   56ba8:	bne	56bc4 <fputs@plt+0x45ad4>
   56bac:	mov	r2, #1
   56bb0:	ldr	r0, [r0, #4]
   56bb4:	mov	r1, r2
   56bb8:	bl	1b7bc <fputs@plt+0xa6cc>
   56bbc:	subs	fp, r0, #0
   56bc0:	bne	56d38 <fputs@plt+0x45c48>
   56bc4:	ldr	r3, [sp, #12]
   56bc8:	mov	r4, #1
   56bcc:	strb	r4, [sl, #45]	; 0x2d
   56bd0:	cmp	r3, #0
   56bd4:	bne	56cc4 <fputs@plt+0x45bd4>
   56bd8:	str	r4, [sp, #36]	; 0x24
   56bdc:	add	r1, sp, #108	; 0x6c
   56be0:	mov	r0, sl
   56be4:	bl	474ec <fputs@plt+0x363fc>
   56be8:	ldr	r3, [sp, #108]	; 0x6c
   56bec:	mov	fp, r0
   56bf0:	cmp	r3, #0
   56bf4:	bne	56d60 <fputs@plt+0x45c70>
   56bf8:	cmp	r0, #0
   56bfc:	movne	r4, #1
   56c00:	bne	56cf8 <fputs@plt+0x45c08>
   56c04:	ldr	r3, [sl, #68]	; 0x44
   56c08:	cmp	r3, #0
   56c0c:	str	r3, [sp, #60]	; 0x3c
   56c10:	beq	56e8c <fputs@plt+0x45d9c>
   56c14:	ldrh	r3, [sl, #66]	; 0x42
   56c18:	lsl	r2, r3, #16
   56c1c:	and	r3, r3, #65024	; 0xfe00
   56c20:	and	r2, r2, #65536	; 0x10000
   56c24:	orr	r3, r2, r3
   56c28:	ldr	r2, [sp, #284]	; 0x11c
   56c2c:	str	r3, [sp, #88]	; 0x58
   56c30:	cmp	r2, r3
   56c34:	beq	56d84 <fputs@plt+0x45c94>
   56c38:	movw	r0, #54623	; 0xd55f
   56c3c:	bl	36834 <fputs@plt+0x25744>
   56c40:	sub	r4, r0, #5
   56c44:	cmp	r0, #0
   56c48:	clz	r4, r4
   56c4c:	mov	fp, r0
   56c50:	lsr	r4, r4, #5
   56c54:	moveq	r5, #1
   56c58:	movne	r5, r4
   56c5c:	ldr	r4, [sp, #36]	; 0x24
   56c60:	orrne	r4, r4, #1
   56c64:	cmp	r5, #0
   56c68:	beq	56cec <fputs@plt+0x45bfc>
   56c6c:	ldr	r3, [sp, #292]	; 0x124
   56c70:	cmp	r3, #0
   56c74:	beq	56c84 <fputs@plt+0x45b94>
   56c78:	ldr	r3, [sl, #68]	; 0x44
   56c7c:	ldr	r2, [sp, #292]	; 0x124
   56c80:	str	r3, [r2]
   56c84:	ldr	r3, [sp, #296]	; 0x128
   56c88:	cmp	r3, #0
   56c8c:	beq	56cec <fputs@plt+0x45bfc>
   56c90:	ldr	r3, [sl, #32]
   56c94:	ldr	r2, [sp, #296]	; 0x128
   56c98:	ldr	r3, [r3]
   56c9c:	ldr	r3, [r3, #96]	; 0x60
   56ca0:	str	r3, [r2]
   56ca4:	ldr	r3, [sp, #108]	; 0x6c
   56ca8:	cmp	r3, #0
   56cac:	beq	56cf8 <fputs@plt+0x45c08>
   56cb0:	mov	r2, #48	; 0x30
   56cb4:	mov	r1, #0
   56cb8:	add	r0, sl, #52	; 0x34
   56cbc:	bl	10ebc <memset@plt>
   56cc0:	b	56cf8 <fputs@plt+0x45c08>
   56cc4:	mov	r3, #0
   56cc8:	mov	r0, sl
   56ccc:	str	r4, [sp]
   56cd0:	ldr	r1, [sp, #20]
   56cd4:	ldr	r2, [sp, #24]
   56cd8:	bl	1b7d8 <fputs@plt+0xa6e8>
   56cdc:	subs	fp, r0, #0
   56ce0:	beq	56d58 <fputs@plt+0x45c68>
   56ce4:	cmp	fp, #5
   56ce8:	beq	57248 <fputs@plt+0x46158>
   56cec:	ldr	r3, [sp, #108]	; 0x6c
   56cf0:	cmp	r3, #0
   56cf4:	bne	56cb0 <fputs@plt+0x45bc0>
   56cf8:	ldrb	r3, [sl, #44]	; 0x2c
   56cfc:	cmp	r3, #0
   56d00:	beq	56d0c <fputs@plt+0x45c1c>
   56d04:	mov	r0, sl
   56d08:	bl	1b8fc <fputs@plt+0xa80c>
   56d0c:	ldrb	r3, [sl, #43]	; 0x2b
   56d10:	cmp	r3, #0
   56d14:	bne	56d28 <fputs@plt+0x45c38>
   56d18:	mov	r2, #1
   56d1c:	ldr	r0, [sl, #4]
   56d20:	mov	r1, r2
   56d24:	bl	1b86c <fputs@plt+0xa77c>
   56d28:	mov	r3, #0
   56d2c:	cmp	r4, r3
   56d30:	moveq	fp, #5
   56d34:	strb	r3, [sl, #45]	; 0x2d
   56d38:	mov	r0, fp
   56d3c:	add	sp, sp, #244	; 0xf4
   56d40:	ldrd	r4, [sp]
   56d44:	ldrd	r6, [sp, #8]
   56d48:	ldrd	r8, [sp, #16]
   56d4c:	ldrd	sl, [sp, #24]
   56d50:	add	sp, sp, #32
   56d54:	pop	{pc}		; (ldr pc, [sp], #4)
   56d58:	strb	r4, [sl, #44]	; 0x2c
   56d5c:	b	56bd8 <fputs@plt+0x45ae8>
   56d60:	ldr	r0, [sl, #4]
   56d64:	ldr	r1, [r0]
   56d68:	ldr	r3, [r1]
   56d6c:	cmp	r3, #2
   56d70:	bgt	56ec8 <fputs@plt+0x45dd8>
   56d74:	cmp	fp, #0
   56d78:	movne	r4, #1
   56d7c:	beq	56c04 <fputs@plt+0x45b14>
   56d80:	b	56cb0 <fputs@plt+0x45bc0>
   56d84:	ldr	r3, [sl, #32]
   56d88:	ldr	r6, [sp, #60]	; 0x3c
   56d8c:	ldr	r3, [r3]
   56d90:	str	r3, [sp, #84]	; 0x54
   56d94:	ldr	r3, [r3, #96]	; 0x60
   56d98:	cmp	r6, r3
   56d9c:	bls	57234 <fputs@plt+0x46144>
   56da0:	add	r3, r6, #33	; 0x21
   56da4:	add	r5, r6, #14
   56da8:	lsr	r3, r3, #12
   56dac:	add	r2, r3, r3, lsl #2
   56db0:	add	r4, r3, #1
   56db4:	str	r3, [sp, #44]	; 0x2c
   56db8:	add	r5, r5, r2, lsl #1
   56dbc:	lsl	r5, r5, #1
   56dc0:	mov	r0, r5
   56dc4:	asr	r1, r5, #31
   56dc8:	bl	2bea4 <fputs@plt+0x1adb4>
   56dcc:	subs	r9, r0, #0
   56dd0:	str	r9, [sp, #56]	; 0x38
   56dd4:	beq	57350 <fputs@plt+0x46260>
   56dd8:	mov	r2, r5
   56ddc:	mov	r1, #0
   56de0:	bl	10ebc <memset@plt>
   56de4:	cmp	r6, #4096	; 0x1000
   56de8:	mov	r1, #0
   56dec:	str	r4, [r9, #4]
   56df0:	movcc	r0, r6
   56df4:	movcs	r0, #4096	; 0x1000
   56df8:	lsl	r0, r0, #1
   56dfc:	bl	2bea4 <fputs@plt+0x1adb4>
   56e00:	subs	r3, r0, #0
   56e04:	str	r3, [sp, #16]
   56e08:	beq	56ef0 <fputs@plt+0x45e00>
   56e0c:	add	r3, sp, #120	; 0x78
   56e10:	mov	fp, #0
   56e14:	str	sl, [sp, #48]	; 0x30
   56e18:	str	r3, [sp, #76]	; 0x4c
   56e1c:	add	r3, sp, #112	; 0x70
   56e20:	str	r3, [sp, #64]	; 0x40
   56e24:	add	r3, sp, #116	; 0x74
   56e28:	str	r3, [sp, #72]	; 0x48
   56e2c:	add	r3, sp, #128	; 0x80
   56e30:	str	r3, [sp, #92]	; 0x5c
   56e34:	ldr	r0, [sp, #48]	; 0x30
   56e38:	ldr	r1, [sp, #72]	; 0x48
   56e3c:	ldr	r2, [sp, #64]	; 0x40
   56e40:	ldr	r3, [sp, #76]	; 0x4c
   56e44:	str	r1, [sp]
   56e48:	mov	r1, fp
   56e4c:	bl	470dc <fputs@plt+0x35fec>
   56e50:	subs	r3, r0, #0
   56e54:	str	fp, [sp, #32]
   56e58:	str	r3, [sp, #80]	; 0x50
   56e5c:	beq	56f08 <fputs@plt+0x45e18>
   56e60:	ldr	r0, [sp, #16]
   56e64:	mov	r4, #1
   56e68:	ldr	fp, [sp, #80]	; 0x50
   56e6c:	ldr	sl, [sp, #48]	; 0x30
   56e70:	bl	19898 <fputs@plt+0x87a8>
   56e74:	ldr	r0, [sp, #56]	; 0x38
   56e78:	sub	r5, fp, #5
   56e7c:	clz	r5, r5
   56e80:	lsr	r5, r5, #5
   56e84:	bl	19898 <fputs@plt+0x87a8>
   56e88:	b	56c64 <fputs@plt+0x45b74>
   56e8c:	ldr	r3, [sl, #32]
   56e90:	ldr	r1, [sp, #12]
   56e94:	ldr	r3, [r3]
   56e98:	cmp	r1, #0
   56e9c:	moveq	r5, #1
   56ea0:	streq	r1, [sp, #56]	; 0x38
   56ea4:	ldr	r2, [r3, #96]	; 0x60
   56ea8:	bne	571fc <fputs@plt+0x4610c>
   56eac:	ldr	fp, [sp, #12]
   56eb0:	ldr	r4, [sp, #36]	; 0x24
   56eb4:	cmp	fp, #0
   56eb8:	orrne	r4, r4, #1
   56ebc:	ldr	r0, [sp, #56]	; 0x38
   56ec0:	bl	19898 <fputs@plt+0x87a8>
   56ec4:	b	56c64 <fputs@plt+0x45b74>
   56ec8:	mov	ip, #0
   56ecc:	mov	r2, #0
   56ed0:	mov	r3, #0
   56ed4:	str	ip, [sp]
   56ed8:	ldr	r1, [r1, #72]	; 0x48
   56edc:	blx	r1
   56ee0:	cmp	fp, #0
   56ee4:	movne	r4, #1
   56ee8:	beq	56c04 <fputs@plt+0x45b14>
   56eec:	b	56cec <fputs@plt+0x45bfc>
   56ef0:	bl	19898 <fputs@plt+0x87a8>
   56ef4:	ldr	r0, [sp, #56]	; 0x38
   56ef8:	mov	r4, #1
   56efc:	mov	fp, #7
   56f00:	bl	19898 <fputs@plt+0x87a8>
   56f04:	b	56cec <fputs@plt+0x45bfc>
   56f08:	ldr	r2, [sp, #44]	; 0x2c
   56f0c:	ldr	r3, [sp, #120]	; 0x78
   56f10:	cmp	r2, fp
   56f14:	ldr	r2, [sp, #116]	; 0x74
   56f18:	add	sl, r3, #4
   56f1c:	str	sl, [sp, #120]	; 0x78
   56f20:	beq	57228 <fputs@plt+0x46138>
   56f24:	ldr	r8, [sp, #112]	; 0x70
   56f28:	sub	r8, r8, sl
   56f2c:	asr	r8, r8, #2
   56f30:	ldr	r0, [sp, #56]	; 0x38
   56f34:	add	r1, r2, #1
   56f38:	cmp	r8, #0
   56f3c:	str	r1, [sp, #116]	; 0x74
   56f40:	ldr	r3, [r0, #4]
   56f44:	add	r3, r3, r3, lsl #2
   56f48:	lsl	r3, r3, #2
   56f4c:	add	r3, r3, #8
   56f50:	add	r3, r3, r2, lsl #1
   56f54:	add	r3, r0, r3
   56f58:	str	r3, [sp, #40]	; 0x28
   56f5c:	ble	5735c <fputs@plt+0x4626c>
   56f60:	sub	r2, r3, #2
   56f64:	mov	r3, #0
   56f68:	strh	r3, [r2, #2]!
   56f6c:	add	r3, r3, #1
   56f70:	cmp	r3, r8
   56f74:	bne	56f68 <fputs@plt+0x45e78>
   56f78:	add	r3, sp, #136	; 0x88
   56f7c:	mov	r2, #104	; 0x68
   56f80:	mov	r0, r3
   56f84:	mov	r1, #0
   56f88:	str	r3, [sp, #28]
   56f8c:	mov	r5, #0
   56f90:	bl	10ebc <memset@plt>
   56f94:	ldr	r7, [sp, #40]	; 0x28
   56f98:	add	r3, sp, #124	; 0x7c
   56f9c:	str	fp, [sp, #100]	; 0x64
   56fa0:	ldr	fp, [sp, #92]	; 0x5c
   56fa4:	str	r9, [sp, #96]	; 0x60
   56fa8:	mov	r9, r3
   56fac:	mov	r3, #1
   56fb0:	ands	r4, r5, #1
   56fb4:	mov	r2, r7
   56fb8:	str	r3, [sp, #124]	; 0x7c
   56fbc:	str	r7, [sp, #128]	; 0x80
   56fc0:	beq	5719c <fputs@plt+0x460ac>
   56fc4:	ldr	r6, [sp, #28]
   56fc8:	mov	r4, #0
   56fcc:	mov	r3, fp
   56fd0:	add	r4, r4, #1
   56fd4:	str	r9, [sp]
   56fd8:	ldr	r2, [sp, #16]
   56fdc:	mov	r0, sl
   56fe0:	add	r6, r6, #8
   56fe4:	str	r2, [sp, #4]
   56fe8:	ldr	r2, [r6, #-8]
   56fec:	ldr	r1, [r6, #-4]
   56ff0:	bl	18184 <fputs@plt+0x7094>
   56ff4:	asr	r3, r5, r4
   56ff8:	tst	r3, #1
   56ffc:	bne	56fcc <fputs@plt+0x45edc>
   57000:	ldr	r1, [sp, #124]	; 0x7c
   57004:	ldr	r2, [sp, #128]	; 0x80
   57008:	add	r3, sp, #240	; 0xf0
   5700c:	add	r5, r5, #1
   57010:	add	r3, r3, r4, lsl #3
   57014:	cmp	r5, r8
   57018:	add	r7, r7, #2
   5701c:	str	r1, [r3, #-104]	; 0xffffff98
   57020:	str	r2, [r3, #-100]	; 0xffffff9c
   57024:	bne	56fac <fputs@plt+0x45ebc>
   57028:	add	r4, r4, #1
   5702c:	ldr	r9, [sp, #96]	; 0x60
   57030:	cmp	r4, #12
   57034:	ldr	fp, [sp, #100]	; 0x64
   57038:	bhi	5709c <fputs@plt+0x45fac>
   5703c:	add	r6, sp, #124	; 0x7c
   57040:	ldr	r3, [sp, #28]
   57044:	ldr	r7, [sp, #92]	; 0x5c
   57048:	add	r5, r3, r4, lsl #3
   5704c:	b	5705c <fputs@plt+0x45f6c>
   57050:	cmp	r4, #13
   57054:	add	r5, r5, #8
   57058:	beq	57098 <fputs@plt+0x45fa8>
   5705c:	asr	r3, r8, r4
   57060:	add	r4, r4, #1
   57064:	tst	r3, #1
   57068:	beq	57050 <fputs@plt+0x45f60>
   5706c:	ldr	r2, [sp, #16]
   57070:	mov	r3, r7
   57074:	mov	r0, sl
   57078:	str	r6, [sp]
   5707c:	add	r5, r5, #8
   57080:	str	r2, [sp, #4]
   57084:	ldr	r2, [r5, #-8]
   57088:	ldr	r1, [r5, #-4]
   5708c:	bl	18184 <fputs@plt+0x7094>
   57090:	cmp	r4, #13
   57094:	bne	5705c <fputs@plt+0x45f6c>
   57098:	ldr	r1, [sp, #124]	; 0x7c
   5709c:	add	fp, fp, #1
   570a0:	add	r9, r9, #20
   570a4:	ldr	r2, [sp, #32]
   570a8:	ldr	r3, [sp, #44]	; 0x2c
   570ac:	cmp	r3, r2
   570b0:	ldr	r3, [sp, #40]	; 0x28
   570b4:	ldr	r2, [sp, #116]	; 0x74
   570b8:	str	r3, [r9, #-8]
   570bc:	ldr	r3, [sp, #120]	; 0x78
   570c0:	str	r3, [r9, #-4]
   570c4:	str	r1, [r9]
   570c8:	str	r2, [r9, #4]
   570cc:	bgt	56e34 <fputs@plt+0x45d44>
   570d0:	ldr	r0, [sp, #16]
   570d4:	mov	r4, #1
   570d8:	mvn	r9, #0
   570dc:	mov	r8, r4
   570e0:	ldr	sl, [sp, #48]	; 0x30
   570e4:	ldr	fp, [sp, #80]	; 0x50
   570e8:	bl	19898 <fputs@plt+0x87a8>
   570ec:	mov	r3, #0
   570f0:	ldr	r2, [sl, #72]	; 0x48
   570f4:	str	r3, [sp, #16]
   570f8:	ldr	r3, [sl, #68]	; 0x44
   570fc:	str	r2, [sp, #40]	; 0x28
   57100:	str	fp, [sp, #44]	; 0x2c
   57104:	mov	fp, r3
   57108:	ldr	r3, [sp, #84]	; 0x54
   5710c:	add	r6, r3, r4, lsl #2
   57110:	ldr	r5, [r6, #100]	; 0x64
   57114:	cmp	r5, fp
   57118:	addcs	r4, r4, #1
   5711c:	bcc	571a4 <fputs@plt+0x460b4>
   57120:	cmp	r4, #5
   57124:	bne	57108 <fputs@plt+0x46018>
   57128:	ldr	r3, [sp, #84]	; 0x54
   5712c:	mov	r2, fp
   57130:	str	r2, [sp, #32]
   57134:	ldr	fp, [sp, #44]	; 0x2c
   57138:	ldr	r3, [r3, #96]	; 0x60
   5713c:	cmp	r3, r2
   57140:	bcc	572c8 <fputs@plt+0x461d8>
   57144:	ldr	r3, [sp, #16]
   57148:	cmp	r3, #5
   5714c:	moveq	r5, #1
   57150:	beq	57160 <fputs@plt+0x46070>
   57154:	clz	r5, r3
   57158:	mov	fp, r3
   5715c:	lsr	r5, r5, #5
   57160:	ldr	r3, [sp, #12]
   57164:	cmp	r3, #0
   57168:	movne	r4, r5
   5716c:	moveq	r4, #0
   57170:	cmp	r4, #0
   57174:	beq	5725c <fputs@plt+0x4616c>
   57178:	ldr	r2, [sp, #84]	; 0x54
   5717c:	ldr	r3, [sl, #68]	; 0x44
   57180:	ldr	r2, [r2, #96]	; 0x60
   57184:	cmp	r2, r3
   57188:	bcs	57208 <fputs@plt+0x46118>
   5718c:	ldr	r0, [sp, #56]	; 0x38
   57190:	mov	fp, #5
   57194:	bl	19898 <fputs@plt+0x87a8>
   57198:	b	56c6c <fputs@plt+0x45b7c>
   5719c:	mov	r1, #1
   571a0:	b	57008 <fputs@plt+0x45f18>
   571a4:	add	r7, r4, #3
   571a8:	mov	r0, sl
   571ac:	str	r8, [sp]
   571b0:	mov	r3, r7
   571b4:	ldr	r1, [sp, #20]
   571b8:	ldr	r2, [sp, #24]
   571bc:	bl	1b7d8 <fputs@plt+0xa6e8>
   571c0:	subs	r3, r0, #0
   571c4:	str	r3, [sp, #16]
   571c8:	bne	57264 <fputs@plt+0x46174>
   571cc:	cmp	r4, #1
   571d0:	add	r4, r4, #1
   571d4:	ldr	r0, [sl, #4]
   571d8:	beq	573d0 <fputs@plt+0x462e0>
   571dc:	str	r9, [r6, #100]	; 0x64
   571e0:	ldrb	r3, [sl, #43]	; 0x2b
   571e4:	cmp	r3, #0
   571e8:	bne	57120 <fputs@plt+0x46030>
   571ec:	mov	r1, r7
   571f0:	mov	r2, #1
   571f4:	bl	1b86c <fputs@plt+0xa77c>
   571f8:	b	57120 <fputs@plt+0x46030>
   571fc:	ldr	r2, [sp, #60]	; 0x3c
   57200:	ldr	r3, [r3, #96]	; 0x60
   57204:	str	r2, [sp, #56]	; 0x38
   57208:	ldr	r3, [sp, #12]
   5720c:	cmp	r3, #1
   57210:	bgt	57284 <fputs@plt+0x46194>
   57214:	mov	fp, #0
   57218:	ldr	r4, [sp, #36]	; 0x24
   5721c:	ldr	r0, [sp, #56]	; 0x38
   57220:	bl	19898 <fputs@plt+0x87a8>
   57224:	b	56c6c <fputs@plt+0x45b7c>
   57228:	ldr	r3, [sp, #60]	; 0x3c
   5722c:	sub	r8, r3, r2
   57230:	b	56f30 <fputs@plt+0x45e40>
   57234:	mov	r3, #0
   57238:	mov	r5, #1
   5723c:	mov	fp, r3
   57240:	str	r3, [sp, #56]	; 0x38
   57244:	b	57160 <fputs@plt+0x46070>
   57248:	mov	r3, #0
   5724c:	str	r3, [sp, #12]
   57250:	str	r3, [sp, #20]
   57254:	str	r3, [sp, #36]	; 0x24
   57258:	b	56bdc <fputs@plt+0x45aec>
   5725c:	str	fp, [sp, #12]
   57260:	b	56eac <fputs@plt+0x45dbc>
   57264:	ldr	r3, [sp, #16]
   57268:	cmp	r3, #5
   5726c:	bne	57690 <fputs@plt+0x465a0>
   57270:	mov	r3, #0
   57274:	add	r4, r4, #1
   57278:	mov	fp, r5
   5727c:	str	r3, [sp, #20]
   57280:	b	57120 <fputs@plt+0x46030>
   57284:	add	r1, sp, #136	; 0x88
   57288:	mov	r0, #4
   5728c:	bl	48f20 <fputs@plt+0x37e30>
   57290:	mov	r0, #4
   57294:	ldr	r1, [sp, #20]
   57298:	mov	r3, r0
   5729c:	str	r0, [sp]
   572a0:	mov	r0, sl
   572a4:	ldr	r2, [sp, #24]
   572a8:	bl	1b7d8 <fputs@plt+0xa6e8>
   572ac:	subs	fp, r0, #0
   572b0:	beq	57384 <fputs@plt+0x46294>
   572b4:	sub	r5, fp, #5
   572b8:	mov	r4, #1
   572bc:	clz	r5, r5
   572c0:	lsr	r5, r5, #5
   572c4:	b	56ebc <fputs@plt+0x45dcc>
   572c8:	mov	r4, #1
   572cc:	mov	r3, #3
   572d0:	ldr	r1, [sp, #20]
   572d4:	mov	r0, sl
   572d8:	str	r4, [sp]
   572dc:	ldr	r2, [sp, #24]
   572e0:	bl	1b7d8 <fputs@plt+0xa6e8>
   572e4:	subs	r3, r0, #0
   572e8:	bne	573b8 <fputs@plt+0x462c8>
   572ec:	ldr	r3, [sp, #280]	; 0x118
   572f0:	cmp	r3, #0
   572f4:	ldr	r3, [sp, #84]	; 0x54
   572f8:	ldr	r2, [r3, #96]	; 0x60
   572fc:	str	r2, [sp, #44]	; 0x2c
   57300:	ldr	r2, [sp, #32]
   57304:	str	r2, [r3, #128]	; 0x80
   57308:	beq	573e8 <fputs@plt+0x462f8>
   5730c:	ldr	r0, [sl, #8]
   57310:	ldr	r1, [sp, #280]	; 0x118
   57314:	ldr	r3, [r0]
   57318:	ldr	r3, [r3, #20]
   5731c:	blx	r3
   57320:	subs	r3, r0, #0
   57324:	str	r3, [sp, #16]
   57328:	beq	573e8 <fputs@plt+0x462f8>
   5732c:	ldr	r3, [sl, #4]
   57330:	ldrb	r2, [sl, #43]	; 0x2b
   57334:	cmp	r2, #0
   57338:	bne	57144 <fputs@plt+0x46054>
   5733c:	mov	r0, r3
   57340:	mov	r2, #1
   57344:	mov	r1, #3
   57348:	bl	1b86c <fputs@plt+0xa77c>
   5734c:	b	57144 <fputs@plt+0x46054>
   57350:	mov	r4, #1
   57354:	mov	fp, #7
   57358:	b	56cec <fputs@plt+0x45bfc>
   5735c:	add	r3, sp, #136	; 0x88
   57360:	mov	r1, #0
   57364:	mov	r2, #104	; 0x68
   57368:	mov	r0, r3
   5736c:	mov	r4, #1
   57370:	str	r3, [sp, #28]
   57374:	str	r1, [sp, #124]	; 0x7c
   57378:	str	r1, [sp, #128]	; 0x80
   5737c:	bl	10ebc <memset@plt>
   57380:	b	5703c <fputs@plt+0x45f4c>
   57384:	ldr	r3, [sp, #12]
   57388:	cmp	r3, #3
   5738c:	movne	r5, #1
   57390:	beq	5763c <fputs@plt+0x4654c>
   57394:	ldrb	r3, [sl, #43]	; 0x2b
   57398:	cmp	r3, #0
   5739c:	bne	5762c <fputs@plt+0x4653c>
   573a0:	mov	r2, #4
   573a4:	ldr	r0, [sl, #4]
   573a8:	mov	r1, r2
   573ac:	ldr	r4, [sp, #36]	; 0x24
   573b0:	bl	1b86c <fputs@plt+0xa77c>
   573b4:	b	56ebc <fputs@plt+0x45dcc>
   573b8:	cmp	r3, #5
   573bc:	beq	57634 <fputs@plt+0x46544>
   573c0:	ldr	r0, [sp, #56]	; 0x38
   573c4:	mov	fp, r3
   573c8:	bl	19898 <fputs@plt+0x87a8>
   573cc:	b	56cec <fputs@plt+0x45bfc>
   573d0:	ldr	r3, [sp, #84]	; 0x54
   573d4:	str	fp, [r3, #104]	; 0x68
   573d8:	ldrb	r3, [sl, #43]	; 0x2b
   573dc:	cmp	r3, #0
   573e0:	beq	571ec <fputs@plt+0x460fc>
   573e4:	b	57108 <fputs@plt+0x46018>
   573e8:	ldr	ip, [sp, #40]	; 0x28
   573ec:	ldr	r1, [sp, #88]	; 0x58
   573f0:	ldr	r0, [sl, #4]
   573f4:	umull	r2, r3, ip, r1
   573f8:	mov	r4, r1
   573fc:	asr	r5, r1, #31
   57400:	add	r1, sp, #128	; 0x80
   57404:	mla	r3, ip, r5, r3
   57408:	ldr	ip, [r0]
   5740c:	strd	r4, [sp, #48]	; 0x30
   57410:	strd	r2, [sp, #136]	; 0x88
   57414:	ldr	r3, [ip, #24]
   57418:	blx	r3
   5741c:	subs	r3, r0, #0
   57420:	str	r3, [sp, #16]
   57424:	bne	5732c <fputs@plt+0x4623c>
   57428:	ldrd	r0, [sp, #128]	; 0x80
   5742c:	ldrd	r2, [sp, #136]	; 0x88
   57430:	cmp	r0, r2
   57434:	sbcs	r3, r1, r3
   57438:	bge	57454 <fputs@plt+0x46364>
   5743c:	ldr	r0, [sl, #4]
   57440:	mov	r1, #5
   57444:	ldr	r2, [sp, #28]
   57448:	ldr	r3, [r0]
   5744c:	ldr	r3, [r3, #40]	; 0x28
   57450:	blx	r3
   57454:	ldr	r5, [sp, #56]	; 0x38
   57458:	mov	r8, #0
   5745c:	str	sl, [sp, #28]
   57460:	ldr	r3, [sp, #88]	; 0x58
   57464:	str	fp, [sp, #72]	; 0x48
   57468:	add	r3, r3, #24
   5746c:	mov	r1, r3
   57470:	mov	r2, r3
   57474:	asr	r3, r3, #31
   57478:	str	r1, [sp, #60]	; 0x3c
   5747c:	strd	r2, [sp, #64]	; 0x40
   57480:	ldm	r5, {r9, sl}
   57484:	add	fp, sl, sl, lsl #2
   57488:	sub	sl, sl, #1
   5748c:	add	fp, r5, fp, lsl #2
   57490:	cmp	sl, #0
   57494:	blt	575ec <fputs@plt+0x464fc>
   57498:	mov	r2, fp
   5749c:	mov	r7, sl
   574a0:	mvn	r4, #0
   574a4:	ldr	r3, [r2, #-12]
   574a8:	ldr	ip, [r2]
   574ac:	cmp	ip, r3
   574b0:	ble	574f8 <fputs@plt+0x46408>
   574b4:	ldmdb	r2, {r6, lr}
   574b8:	lsl	r1, r3, #1
   574bc:	ldrh	r0, [r6, r1]
   574c0:	ldr	r1, [lr, r0, lsl #2]
   574c4:	cmp	r1, r9
   574c8:	addls	r3, r3, #1
   574cc:	bls	574e8 <fputs@plt+0x463f8>
   574d0:	b	575d4 <fputs@plt+0x464e4>
   574d4:	ldrh	r0, [r6, r1]
   574d8:	add	r3, r3, #1
   574dc:	ldr	r1, [lr, r0, lsl #2]
   574e0:	cmp	r9, r1
   574e4:	bcc	575d4 <fputs@plt+0x464e4>
   574e8:	cmp	ip, r3
   574ec:	lsl	r1, r3, #1
   574f0:	str	r3, [r2, #-12]
   574f4:	bne	574d4 <fputs@plt+0x463e4>
   574f8:	sub	r7, r7, #1
   574fc:	sub	r2, r2, #20
   57500:	cmn	r7, #1
   57504:	bne	574a4 <fputs@plt+0x463b4>
   57508:	cmn	r4, #1
   5750c:	mov	r9, r4
   57510:	str	r4, [r5]
   57514:	beq	5770c <fputs@plt+0x4661c>
   57518:	ldr	r2, [sp, #32]
   5751c:	ldr	r3, [sp, #44]	; 0x2c
   57520:	cmp	r3, r8
   57524:	movcc	r3, #0
   57528:	movcs	r3, #1
   5752c:	cmp	r2, r8
   57530:	orrcc	r3, r3, #1
   57534:	ldr	r2, [sp, #40]	; 0x28
   57538:	cmp	r2, r4
   5753c:	orrcc	r3, r3, #1
   57540:	cmp	r3, #0
   57544:	bne	57490 <fputs@plt+0x463a0>
   57548:	ldr	r2, [sp, #28]
   5754c:	sub	r3, r8, #1
   57550:	ldr	r1, [sp, #60]	; 0x3c
   57554:	ldr	ip, [sp, #68]	; 0x44
   57558:	ldr	r0, [r2, #8]
   5755c:	umull	r6, r7, r3, r1
   57560:	ldr	r2, [sp, #88]	; 0x58
   57564:	mla	r7, r3, ip, r7
   57568:	adds	ip, r6, #56	; 0x38
   5756c:	ldr	r1, [sp, #288]	; 0x120
   57570:	ldr	r3, [r0]
   57574:	adc	lr, r7, #0
   57578:	stm	sp, {ip, lr}
   5757c:	ldr	r3, [r3, #8]
   57580:	blx	r3
   57584:	cmp	r0, #0
   57588:	bne	575c4 <fputs@plt+0x464d4>
   5758c:	ldr	r3, [sp, #28]
   57590:	sub	r4, r4, #1
   57594:	ldrd	sl, [sp, #48]	; 0x30
   57598:	ldr	r2, [sp, #88]	; 0x58
   5759c:	ldr	r0, [r3, #4]
   575a0:	umull	r6, r7, r4, sl
   575a4:	ldr	r1, [sp, #288]	; 0x120
   575a8:	mla	r7, r4, fp, r7
   575ac:	ldr	r3, [r0]
   575b0:	strd	r6, [sp]
   575b4:	ldr	r3, [r3, #12]
   575b8:	blx	r3
   575bc:	cmp	r0, #0
   575c0:	beq	57480 <fputs@plt+0x46390>
   575c4:	str	r0, [sp, #16]
   575c8:	ldr	sl, [sp, #28]
   575cc:	ldr	fp, [sp, #72]	; 0x48
   575d0:	b	5732c <fputs@plt+0x4623c>
   575d4:	cmp	r1, r4
   575d8:	bcs	574f8 <fputs@plt+0x46408>
   575dc:	ldr	r8, [r2, #4]
   575e0:	mov	r4, r1
   575e4:	add	r8, r0, r8
   575e8:	b	574f8 <fputs@plt+0x46408>
   575ec:	ldr	sl, [sp, #28]
   575f0:	mvn	r3, #0
   575f4:	ldr	r2, [sp, #56]	; 0x38
   575f8:	ldr	fp, [sp, #72]	; 0x48
   575fc:	str	r3, [r2]
   57600:	ldr	r1, [sp, #32]
   57604:	ldr	r2, [sl, #32]
   57608:	ldr	r3, [sl, #4]
   5760c:	ldr	r2, [r2]
   57610:	ldr	r2, [r2, #16]
   57614:	cmp	r2, r1
   57618:	beq	576a4 <fputs@plt+0x465b4>
   5761c:	ldr	r1, [sp, #32]
   57620:	ldr	r2, [sp, #84]	; 0x54
   57624:	str	r1, [r2, #96]	; 0x60
   57628:	b	57330 <fputs@plt+0x46240>
   5762c:	ldr	r4, [sp, #36]	; 0x24
   57630:	b	56ebc <fputs@plt+0x45dcc>
   57634:	mov	r5, r4
   57638:	b	57160 <fputs@plt+0x46070>
   5763c:	mov	r0, sl
   57640:	ldr	r1, [sp, #136]	; 0x88
   57644:	bl	1b4e4 <fputs@plt+0xa3f4>
   57648:	ldr	r0, [sl, #8]
   5764c:	mov	r3, #0
   57650:	mov	r2, #0
   57654:	ldr	r1, [r0]
   57658:	ldr	r1, [r1, #16]
   5765c:	blx	r1
   57660:	ldr	r3, [sp, #36]	; 0x24
   57664:	sub	r4, r0, #5
   57668:	mov	fp, r0
   5766c:	clz	r4, r4
   57670:	lsr	r4, r4, #5
   57674:	cmp	r0, #0
   57678:	orrne	r3, r3, #1
   5767c:	cmp	r0, #0
   57680:	movne	r5, r4
   57684:	moveq	r5, #1
   57688:	str	r3, [sp, #36]	; 0x24
   5768c:	b	57394 <fputs@plt+0x462a4>
   57690:	ldr	r0, [sp, #56]	; 0x38
   57694:	mov	fp, r3
   57698:	mov	r4, #1
   5769c:	bl	19898 <fputs@plt+0x87a8>
   576a0:	b	56cec <fputs@plt+0x45bfc>
   576a4:	mov	r0, r3
   576a8:	ldr	r1, [r3]
   576ac:	ldr	ip, [sl, #72]	; 0x48
   576b0:	ldr	lr, [sp, #52]	; 0x34
   576b4:	ldr	r3, [sp, #88]	; 0x58
   576b8:	ldr	r1, [r1, #16]
   576bc:	umull	r2, r3, ip, r3
   576c0:	mla	r3, ip, lr, r3
   576c4:	blx	r1
   576c8:	ldr	r3, [sp, #280]	; 0x118
   576cc:	adds	r3, r3, #0
   576d0:	movne	r3, #1
   576d4:	cmp	r0, #0
   576d8:	movne	r3, #0
   576dc:	cmp	r3, #0
   576e0:	beq	576f8 <fputs@plt+0x46608>
   576e4:	ldr	r0, [sl, #4]
   576e8:	ldr	r1, [sp, #280]	; 0x118
   576ec:	ldr	r3, [r0]
   576f0:	ldr	r3, [r3, #20]
   576f4:	blx	r3
   576f8:	cmp	r0, #0
   576fc:	ldr	r3, [sl, #4]
   57700:	strne	r0, [sp, #16]
   57704:	bne	57330 <fputs@plt+0x46240>
   57708:	b	5761c <fputs@plt+0x4652c>
   5770c:	ldr	sl, [sp, #28]
   57710:	ldr	fp, [sp, #72]	; 0x48
   57714:	b	57600 <fputs@plt+0x46510>
   57718:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5771c:	subs	r4, r0, #0
   57720:	moveq	r5, r4
   57724:	strd	r6, [sp, #8]
   57728:	str	r8, [sp, #16]
   5772c:	str	lr, [sp, #20]
   57730:	sub	sp, sp, #32
   57734:	beq	57850 <fputs@plt+0x46760>
   57738:	ldr	r0, [r4, #4]
   5773c:	mov	r6, r3
   57740:	mov	r7, r1
   57744:	mov	r1, #4
   57748:	mov	r8, r2
   5774c:	ldr	r3, [r0]
   57750:	ldr	r3, [r3, #28]
   57754:	blx	r3
   57758:	subs	r5, r0, #0
   5775c:	bne	57890 <fputs@plt+0x467a0>
   57760:	ldrb	r3, [r4, #43]	; 0x2b
   57764:	mov	ip, #0
   57768:	mov	r0, r4
   5776c:	mov	r2, ip
   57770:	mov	r1, ip
   57774:	cmp	r3, #0
   57778:	moveq	r3, #1
   5777c:	strbeq	r3, [r4, #43]	; 0x2b
   57780:	mov	r3, ip
   57784:	stm	sp, {r7, r8}
   57788:	str	r6, [sp, #8]
   5778c:	str	ip, [sp, #12]
   57790:	str	ip, [sp, #16]
   57794:	bl	56b64 <fputs@plt+0x45a74>
   57798:	subs	r5, r0, #0
   5779c:	bne	57890 <fputs@plt+0x467a0>
   577a0:	ldr	r0, [r4, #4]
   577a4:	mvn	r3, #0
   577a8:	add	r2, sp, #28
   577ac:	mov	r1, #10
   577b0:	str	r3, [sp, #28]
   577b4:	ldr	r3, [r0]
   577b8:	ldr	r3, [r3, #40]	; 0x28
   577bc:	blx	r3
   577c0:	ldr	r3, [sp, #28]
   577c4:	cmp	r3, #1
   577c8:	beq	5786c <fputs@plt+0x4677c>
   577cc:	mov	r1, #1
   577d0:	mov	r0, r4
   577d4:	bl	1b888 <fputs@plt+0xa798>
   577d8:	ldr	r6, [r4, #8]
   577dc:	ldr	r3, [r6]
   577e0:	cmp	r3, #0
   577e4:	beq	577f8 <fputs@plt+0x46708>
   577e8:	mov	r0, r6
   577ec:	ldr	r3, [r3, #4]
   577f0:	blx	r3
   577f4:	str	r5, [r6]
   577f8:	ldr	r3, [pc, #196]	; 578c4 <fputs@plt+0x467d4>
   577fc:	add	r3, pc, r3
   57800:	ldr	r3, [r3, #328]	; 0x148
   57804:	cmp	r3, #0
   57808:	beq	57810 <fputs@plt+0x46720>
   5780c:	blx	r3
   57810:	ldr	r3, [r4]
   57814:	mov	r2, #0
   57818:	ldr	r1, [r4, #108]	; 0x6c
   5781c:	mov	r0, r3
   57820:	ldr	r3, [r3, #28]
   57824:	blx	r3
   57828:	ldr	r3, [pc, #152]	; 578c8 <fputs@plt+0x467d8>
   5782c:	add	r3, pc, r3
   57830:	ldr	r3, [r3, #332]	; 0x14c
   57834:	cmp	r3, #0
   57838:	beq	57840 <fputs@plt+0x46750>
   5783c:	blx	r3
   57840:	ldr	r0, [r4, #32]
   57844:	bl	19898 <fputs@plt+0x87a8>
   57848:	mov	r0, r4
   5784c:	bl	19898 <fputs@plt+0x87a8>
   57850:	mov	r0, r5
   57854:	add	sp, sp, #32
   57858:	ldrd	r4, [sp]
   5785c:	ldrd	r6, [sp, #8]
   57860:	ldr	r8, [sp, #16]
   57864:	add	sp, sp, #20
   57868:	pop	{pc}		; (ldr pc, [sp], #4)
   5786c:	ldrd	r2, [r4, #16]
   57870:	cmp	r2, #0
   57874:	sbcs	r3, r3, #0
   57878:	blt	57890 <fputs@plt+0x467a0>
   5787c:	mov	r2, #0
   57880:	mov	r3, #0
   57884:	add	r1, r4, #108	; 0x6c
   57888:	add	r0, r4, #8
   5788c:	bl	39904 <fputs@plt+0x28814>
   57890:	mov	r1, #0
   57894:	mov	r0, r4
   57898:	bl	1b888 <fputs@plt+0xa798>
   5789c:	ldr	r6, [r4, #8]
   578a0:	ldr	r3, [r6]
   578a4:	cmp	r3, #0
   578a8:	beq	57840 <fputs@plt+0x46750>
   578ac:	mov	r0, r6
   578b0:	ldr	r3, [r3, #4]
   578b4:	blx	r3
   578b8:	mov	r3, #0
   578bc:	str	r3, [r6]
   578c0:	b	57840 <fputs@plt+0x46750>
   578c4:	andeq	ip, r5, ip, asr #32
   578c8:	andeq	ip, r5, ip, lsl r0
   578cc:	ldr	r3, [pc, #348]	; 57a30 <fputs@plt+0x46940>
   578d0:	strd	r4, [sp, #-16]!
   578d4:	mov	r5, r0
   578d8:	add	r3, pc, r3
   578dc:	ldr	r3, [r3, #328]	; 0x148
   578e0:	str	r6, [sp, #8]
   578e4:	str	lr, [sp, #12]
   578e8:	ldr	r6, [r0, #208]	; 0xd0
   578ec:	cmp	r3, #0
   578f0:	beq	578f8 <fputs@plt+0x46808>
   578f4:	blx	r3
   578f8:	ldr	r0, [r5, #144]	; 0x90
   578fc:	cmp	r0, #0
   57900:	beq	57914 <fputs@plt+0x46824>
   57904:	ldr	r4, [r0, #12]
   57908:	bl	19898 <fputs@plt+0x87a8>
   5790c:	subs	r0, r4, #0
   57910:	bne	57904 <fputs@plt+0x46814>
   57914:	mov	r4, #0
   57918:	mov	r3, r6
   5791c:	ldrb	r1, [r5, #10]
   57920:	strb	r4, [r5, #4]
   57924:	ldr	r2, [r5, #160]	; 0xa0
   57928:	ldr	r0, [r5, #216]	; 0xd8
   5792c:	bl	57718 <fputs@plt+0x46628>
   57930:	mov	r0, r5
   57934:	str	r4, [r5, #216]	; 0xd8
   57938:	bl	1e9c0 <fputs@plt+0xd8d0>
   5793c:	ldrb	r3, [r5, #16]
   57940:	cmp	r3, r4
   57944:	bne	57a14 <fputs@plt+0x46924>
   57948:	ldr	r3, [r5, #68]	; 0x44
   5794c:	ldr	r3, [r3]
   57950:	cmp	r3, #0
   57954:	beq	57970 <fputs@plt+0x46880>
   57958:	mov	r0, r5
   5795c:	bl	15504 <fputs@plt+0x4414>
   57960:	uxtb	r3, r0
   57964:	cmp	r3, #10
   57968:	cmpne	r3, #13
   5796c:	beq	57a20 <fputs@plt+0x46930>
   57970:	mov	r0, r5
   57974:	bl	4c6b0 <fputs@plt+0x3b5c0>
   57978:	ldr	r3, [pc, #180]	; 57a34 <fputs@plt+0x46944>
   5797c:	add	r3, pc, r3
   57980:	ldr	r3, [r3, #332]	; 0x14c
   57984:	cmp	r3, #0
   57988:	beq	57990 <fputs@plt+0x468a0>
   5798c:	blx	r3
   57990:	ldr	r4, [r5, #68]	; 0x44
   57994:	ldr	r3, [r4]
   57998:	cmp	r3, #0
   5799c:	beq	579b4 <fputs@plt+0x468c4>
   579a0:	mov	r0, r4
   579a4:	ldr	r3, [r3, #4]
   579a8:	blx	r3
   579ac:	mov	r3, #0
   579b0:	str	r3, [r4]
   579b4:	ldr	r4, [r5, #64]	; 0x40
   579b8:	ldr	r3, [r4]
   579bc:	cmp	r3, #0
   579c0:	beq	579d8 <fputs@plt+0x468e8>
   579c4:	mov	r0, r4
   579c8:	ldr	r3, [r3, #4]
   579cc:	blx	r3
   579d0:	mov	r3, #0
   579d4:	str	r3, [r4]
   579d8:	mov	r0, r6
   579dc:	bl	1ac90 <fputs@plt+0x9ba0>
   579e0:	ldr	r3, [pc, #80]	; 57a38 <fputs@plt+0x46948>
   579e4:	ldr	r2, [r5, #212]	; 0xd4
   579e8:	add	r3, pc, r3
   579ec:	ldr	r3, [r3, #152]	; 0x98
   579f0:	ldr	r0, [r2, #44]	; 0x2c
   579f4:	blx	r3
   579f8:	mov	r0, r5
   579fc:	bl	19898 <fputs@plt+0x87a8>
   57a00:	ldrd	r4, [sp]
   57a04:	mov	r0, #0
   57a08:	ldr	r6, [sp, #8]
   57a0c:	add	sp, sp, #12
   57a10:	pop	{pc}		; (ldr pc, [sp], #4)
   57a14:	mov	r0, r5
   57a18:	bl	1e9f8 <fputs@plt+0xd908>
   57a1c:	b	57978 <fputs@plt+0x46888>
   57a20:	mov	r3, #6
   57a24:	strb	r3, [r5, #17]
   57a28:	str	r0, [r5, #44]	; 0x2c
   57a2c:	b	57970 <fputs@plt+0x46880>
   57a30:	andeq	fp, r5, r0, ror pc
   57a34:	andeq	fp, r5, ip, asr #29
   57a38:	muleq	r5, r0, r7
   57a3c:	strd	r4, [sp, #-16]!
   57a40:	mov	r5, r0
   57a44:	ldr	r3, [r0]
   57a48:	str	r6, [sp, #8]
   57a4c:	ldr	r6, [r0, #4]
   57a50:	str	lr, [sp, #12]
   57a54:	ldr	r0, [r6, #8]
   57a58:	str	r3, [r6, #4]
   57a5c:	cmp	r0, #0
   57a60:	bne	57a70 <fputs@plt+0x46980>
   57a64:	b	57a8c <fputs@plt+0x4699c>
   57a68:	subs	r0, r4, #0
   57a6c:	beq	57a8c <fputs@plt+0x4699c>
   57a70:	ldr	r3, [r0]
   57a74:	ldr	r4, [r0, #8]
   57a78:	cmp	r3, r5
   57a7c:	bne	57a68 <fputs@plt+0x46978>
   57a80:	bl	4e2dc <fputs@plt+0x3d1ec>
   57a84:	subs	r0, r4, #0
   57a88:	bne	57a70 <fputs@plt+0x46980>
   57a8c:	mov	r2, #0
   57a90:	mov	r0, r5
   57a94:	mov	r1, r2
   57a98:	bl	53ae0 <fputs@plt+0x429f0>
   57a9c:	ldrb	r3, [r5, #9]
   57aa0:	cmp	r3, #0
   57aa4:	beq	57b10 <fputs@plt+0x46a20>
   57aa8:	ldr	r3, [r6, #64]	; 0x40
   57aac:	sub	r3, r3, #1
   57ab0:	cmp	r3, #0
   57ab4:	str	r3, [r6, #64]	; 0x40
   57ab8:	ble	57af4 <fputs@plt+0x46a04>
   57abc:	ldr	r3, [r5, #24]
   57ac0:	mov	r0, r5
   57ac4:	ldr	r2, [r5, #28]
   57ac8:	cmp	r2, #0
   57acc:	strne	r3, [r2, #24]
   57ad0:	ldrne	r3, [r5, #24]
   57ad4:	cmp	r3, #0
   57ad8:	strne	r2, [r3, #28]
   57adc:	bl	19898 <fputs@plt+0x87a8>
   57ae0:	ldrd	r4, [sp]
   57ae4:	mov	r0, #0
   57ae8:	ldr	r6, [sp, #8]
   57aec:	add	sp, sp, #12
   57af0:	pop	{pc}		; (ldr pc, [sp], #4)
   57af4:	ldr	r3, [pc, #188]	; 57bb8 <fputs@plt+0x46ac8>
   57af8:	add	r3, pc, r3
   57afc:	ldr	r2, [r3, #612]	; 0x264
   57b00:	cmp	r6, r2
   57b04:	bne	57b74 <fputs@plt+0x46a84>
   57b08:	ldr	r2, [r6, #68]	; 0x44
   57b0c:	str	r2, [r3, #612]	; 0x264
   57b10:	ldr	r0, [r6]
   57b14:	bl	578cc <fputs@plt+0x467dc>
   57b18:	ldr	r3, [r6, #52]	; 0x34
   57b1c:	cmp	r3, #0
   57b20:	beq	57b34 <fputs@plt+0x46a44>
   57b24:	ldr	r0, [r6, #48]	; 0x30
   57b28:	cmp	r0, #0
   57b2c:	beq	57b44 <fputs@plt+0x46a54>
   57b30:	blx	r3
   57b34:	ldr	r0, [r6, #48]	; 0x30
   57b38:	cmp	r0, #0
   57b3c:	beq	57b44 <fputs@plt+0x46a54>
   57b40:	bl	19898 <fputs@plt+0x87a8>
   57b44:	ldr	r3, [r6, #80]	; 0x50
   57b48:	cmp	r3, #0
   57b4c:	beq	57b68 <fputs@plt+0x46a78>
   57b50:	sub	r3, r3, #4
   57b54:	mov	r0, r3
   57b58:	str	r3, [r6, #80]	; 0x50
   57b5c:	bl	1ac90 <fputs@plt+0x9ba0>
   57b60:	mov	r3, #0
   57b64:	str	r3, [r6, #80]	; 0x50
   57b68:	mov	r0, r6
   57b6c:	bl	19898 <fputs@plt+0x87a8>
   57b70:	b	57abc <fputs@plt+0x469cc>
   57b74:	cmp	r2, #0
   57b78:	beq	57b10 <fputs@plt+0x46a20>
   57b7c:	ldr	r3, [r2, #68]	; 0x44
   57b80:	cmp	r6, r3
   57b84:	moveq	r3, r2
   57b88:	bne	57ba0 <fputs@plt+0x46ab0>
   57b8c:	b	57bac <fputs@plt+0x46abc>
   57b90:	ldr	r2, [r3, #68]	; 0x44
   57b94:	cmp	r6, r2
   57b98:	beq	57bac <fputs@plt+0x46abc>
   57b9c:	mov	r3, r2
   57ba0:	cmp	r3, #0
   57ba4:	bne	57b90 <fputs@plt+0x46aa0>
   57ba8:	b	57b10 <fputs@plt+0x46a20>
   57bac:	ldr	r2, [r6, #68]	; 0x44
   57bb0:	str	r2, [r3, #68]	; 0x44
   57bb4:	b	57b10 <fputs@plt+0x46a20>
   57bb8:	andeq	fp, r5, r0, asr sp
   57bbc:	ldr	r2, [r0, #80]	; 0x50
   57bc0:	movw	r3, #64639	; 0xfc7f
   57bc4:	movt	r3, #25807	; 0x64cf
   57bc8:	cmp	r2, r3
   57bcc:	bxne	lr
   57bd0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   57bd4:	mov	r5, r0
   57bd8:	ldr	r3, [r0, #4]
   57bdc:	strd	r6, [sp, #8]
   57be0:	str	r8, [sp, #16]
   57be4:	str	lr, [sp, #20]
   57be8:	cmp	r3, #0
   57bec:	beq	57c04 <fputs@plt+0x46b14>
   57bf0:	ldrd	r4, [sp]
   57bf4:	ldrd	r6, [sp, #8]
   57bf8:	ldr	r8, [sp, #16]
   57bfc:	add	sp, sp, #20
   57c00:	pop	{pc}		; (ldr pc, [sp], #4)
   57c04:	bl	1e2d0 <fputs@plt+0xd1e0>
   57c08:	subs	r4, r0, #0
   57c0c:	bne	57bf0 <fputs@plt+0x46b00>
   57c10:	mov	r1, r4
   57c14:	mov	r0, r5
   57c18:	bl	53bd8 <fputs@plt+0x42ae8>
   57c1c:	ldr	r1, [r5, #424]	; 0x1a8
   57c20:	cmp	r1, #0
   57c24:	beq	57c44 <fputs@plt+0x46b54>
   57c28:	ldr	r3, [r1, #24]
   57c2c:	mov	r0, r5
   57c30:	str	r3, [r5, #424]	; 0x1a8
   57c34:	bl	19bf4 <fputs@plt+0x8b04>
   57c38:	ldr	r1, [r5, #424]	; 0x1a8
   57c3c:	cmp	r1, #0
   57c40:	bne	57c28 <fputs@plt+0x46b38>
   57c44:	mov	r7, #0
   57c48:	ldr	r2, [r5, #16]
   57c4c:	ldr	r1, [r5, #20]
   57c50:	strb	r7, [r5, #75]	; 0x4b
   57c54:	str	r7, [r5, #432]	; 0x1b0
   57c58:	str	r7, [r5, #436]	; 0x1b4
   57c5c:	cmp	r1, r7
   57c60:	ble	57c98 <fputs@plt+0x46ba8>
   57c64:	add	r6, r2, r4, lsl #4
   57c68:	ldr	r3, [r6, #4]
   57c6c:	subs	r0, r3, #0
   57c70:	beq	57c8c <fputs@plt+0x46b9c>
   57c74:	bl	57a3c <fputs@plt+0x4694c>
   57c78:	cmp	r4, #1
   57c7c:	ldr	r2, [r5, #16]
   57c80:	str	r7, [r6, #4]
   57c84:	ldr	r1, [r5, #20]
   57c88:	strne	r7, [r6, #12]
   57c8c:	add	r4, r4, #1
   57c90:	cmp	r4, r1
   57c94:	blt	57c64 <fputs@plt+0x46b74>
   57c98:	ldr	r0, [r2, #28]
   57c9c:	cmp	r0, #0
   57ca0:	beq	57ca8 <fputs@plt+0x46bb8>
   57ca4:	bl	22b90 <fputs@plt+0x11aa0>
   57ca8:	mov	r0, r5
   57cac:	bl	19f58 <fputs@plt+0x8e68>
   57cb0:	mov	r0, r5
   57cb4:	bl	1f034 <fputs@plt+0xdf44>
   57cb8:	ldr	r7, [r5, #356]	; 0x164
   57cbc:	cmp	r7, #0
   57cc0:	beq	57cf8 <fputs@plt+0x46c08>
   57cc4:	ldr	r4, [r7, #8]
   57cc8:	mov	r0, r5
   57ccc:	ldr	r1, [r4, #24]
   57cd0:	bl	1e26c <fputs@plt+0xd17c>
   57cd4:	ldr	r6, [r4, #8]
   57cd8:	mov	r1, r4
   57cdc:	mov	r0, r5
   57ce0:	bl	19bf4 <fputs@plt+0x8b04>
   57ce4:	subs	r4, r6, #0
   57ce8:	bne	57cc8 <fputs@plt+0x46bd8>
   57cec:	ldr	r7, [r7]
   57cf0:	cmp	r7, #0
   57cf4:	bne	57cc4 <fputs@plt+0x46bd4>
   57cf8:	add	r0, r5, #348	; 0x15c
   57cfc:	bl	1996c <fputs@plt+0x887c>
   57d00:	ldr	r6, [r5, #372]	; 0x174
   57d04:	cmp	r6, #0
   57d08:	beq	57d50 <fputs@plt+0x46c60>
   57d0c:	ldr	r7, [r6, #8]
   57d10:	mov	r4, r7
   57d14:	add	r8, r7, #60	; 0x3c
   57d18:	ldr	r3, [r4, #16]
   57d1c:	cmp	r3, #0
   57d20:	beq	57d2c <fputs@plt+0x46c3c>
   57d24:	ldr	r0, [r4, #8]
   57d28:	blx	r3
   57d2c:	add	r4, r4, #20
   57d30:	cmp	r8, r4
   57d34:	bne	57d18 <fputs@plt+0x46c28>
   57d38:	mov	r1, r7
   57d3c:	mov	r0, r5
   57d40:	bl	19bf4 <fputs@plt+0x8b04>
   57d44:	ldr	r6, [r6]
   57d48:	cmp	r6, #0
   57d4c:	bne	57d0c <fputs@plt+0x46c1c>
   57d50:	add	r0, r5, #364	; 0x16c
   57d54:	bl	1996c <fputs@plt+0x887c>
   57d58:	ldr	r6, [r5, #328]	; 0x148
   57d5c:	cmp	r6, #0
   57d60:	beq	57da0 <fputs@plt+0x46cb0>
   57d64:	ldr	r4, [r6, #8]
   57d68:	ldr	r3, [r4, #12]
   57d6c:	cmp	r3, #0
   57d70:	beq	57d7c <fputs@plt+0x46c8c>
   57d74:	ldr	r0, [r4, #8]
   57d78:	blx	r3
   57d7c:	add	r1, r4, #16
   57d80:	mov	r0, r5
   57d84:	bl	2250c <fputs@plt+0x1141c>
   57d88:	mov	r1, r4
   57d8c:	mov	r0, r5
   57d90:	bl	19bf4 <fputs@plt+0x8b04>
   57d94:	ldr	r6, [r6]
   57d98:	cmp	r6, #0
   57d9c:	bne	57d64 <fputs@plt+0x46c74>
   57da0:	add	r0, r5, #320	; 0x140
   57da4:	bl	1996c <fputs@plt+0x887c>
   57da8:	ldr	r0, [r5, #240]	; 0xf0
   57dac:	mov	r1, #0
   57db0:	str	r1, [r5, #52]	; 0x34
   57db4:	cmp	r0, r1
   57db8:	beq	57dc8 <fputs@plt+0x46cd8>
   57dbc:	mov	r0, r5
   57dc0:	bl	2105c <fputs@plt+0xff6c>
   57dc4:	ldr	r0, [r5, #240]	; 0xf0
   57dc8:	bl	20ad4 <fputs@plt+0xf9e4>
   57dcc:	ldr	r2, [r5, #16]
   57dd0:	movw	r3, #31024	; 0x7930
   57dd4:	movt	r3, #46389	; 0xb535
   57dd8:	mov	r0, r5
   57ddc:	ldr	r1, [r2, #28]
   57de0:	str	r3, [r5, #80]	; 0x50
   57de4:	bl	19bf4 <fputs@plt+0x8b04>
   57de8:	ldrb	r2, [r5, #262]	; 0x106
   57dec:	movw	r3, #11571	; 0x2d33
   57df0:	movt	r3, #40764	; 0x9f3c
   57df4:	str	r3, [r5, #80]	; 0x50
   57df8:	cmp	r2, #0
   57dfc:	bne	57e1c <fputs@plt+0x46d2c>
   57e00:	mov	r0, r5
   57e04:	ldrd	r4, [sp]
   57e08:	ldrd	r6, [sp, #8]
   57e0c:	ldr	r8, [sp, #16]
   57e10:	ldr	lr, [sp, #20]
   57e14:	add	sp, sp, #24
   57e18:	b	19898 <fputs@plt+0x87a8>
   57e1c:	ldr	r0, [r5, #288]	; 0x120
   57e20:	bl	19898 <fputs@plt+0x87a8>
   57e24:	b	57e00 <fputs@plt+0x46d10>
   57e28:	strd	r4, [sp, #-16]!
   57e2c:	subs	r4, r0, #0
   57e30:	moveq	r5, r4
   57e34:	str	r6, [sp, #8]
   57e38:	str	lr, [sp, #12]
   57e3c:	beq	57f08 <fputs@plt+0x46e18>
   57e40:	ldr	r1, [r4]
   57e44:	ldr	r6, [r4, #20]
   57e48:	ldr	r3, [r4, #24]
   57e4c:	cmp	r1, #0
   57e50:	ldr	r2, [r3]
   57e54:	ldr	r1, [r3, #4]
   57e58:	str	r2, [r1, #4]
   57e5c:	beq	57e6c <fputs@plt+0x46d7c>
   57e60:	ldr	r2, [r3, #16]
   57e64:	sub	r2, r2, #1
   57e68:	str	r2, [r3, #16]
   57e6c:	ldr	r3, [r4, #40]	; 0x28
   57e70:	cmp	r3, #0
   57e74:	beq	57ea8 <fputs@plt+0x46db8>
   57e78:	ldr	r3, [r1]
   57e7c:	ldr	r2, [r3, #96]	; 0x60
   57e80:	cmp	r4, r2
   57e84:	bne	57e90 <fputs@plt+0x46da0>
   57e88:	b	57f44 <fputs@plt+0x46e54>
   57e8c:	mov	r2, r3
   57e90:	ldr	r3, [r2, #44]	; 0x2c
   57e94:	cmp	r4, r3
   57e98:	bne	57e8c <fputs@plt+0x46d9c>
   57e9c:	add	r2, r2, #44	; 0x2c
   57ea0:	ldr	r3, [r4, #44]	; 0x2c
   57ea4:	str	r3, [r2]
   57ea8:	mov	r2, #0
   57eac:	ldr	r0, [r4, #4]
   57eb0:	mov	r1, r2
   57eb4:	bl	53ae0 <fputs@plt+0x429f0>
   57eb8:	ldr	r0, [r4]
   57ebc:	ldr	r5, [r4, #28]
   57ec0:	cmp	r5, #101	; 0x65
   57ec4:	beq	57f1c <fputs@plt+0x46e2c>
   57ec8:	cmp	r0, #0
   57ecc:	beq	57f00 <fputs@plt+0x46e10>
   57ed0:	cmp	r5, #0
   57ed4:	str	r5, [r0, #52]	; 0x34
   57ed8:	beq	57f30 <fputs@plt+0x46e40>
   57edc:	mov	r1, r5
   57ee0:	bl	2105c <fputs@plt+0xff6c>
   57ee4:	ldr	r0, [r4]
   57ee8:	bl	57bbc <fputs@plt+0x46acc>
   57eec:	ldr	r3, [r4]
   57ef0:	cmp	r3, #0
   57ef4:	beq	57f00 <fputs@plt+0x46e10>
   57ef8:	mov	r0, r4
   57efc:	bl	19898 <fputs@plt+0x87a8>
   57f00:	mov	r0, r6
   57f04:	bl	57bbc <fputs@plt+0x46acc>
   57f08:	mov	r0, r5
   57f0c:	ldrd	r4, [sp]
   57f10:	ldr	r6, [sp, #8]
   57f14:	add	sp, sp, #12
   57f18:	pop	{pc}		; (ldr pc, [sp], #4)
   57f1c:	cmp	r0, #0
   57f20:	moveq	r5, r0
   57f24:	beq	57f00 <fputs@plt+0x46e10>
   57f28:	mov	r3, #0
   57f2c:	str	r3, [r0, #52]	; 0x34
   57f30:	ldr	r5, [r0, #240]	; 0xf0
   57f34:	cmp	r5, #0
   57f38:	beq	57ee8 <fputs@plt+0x46df8>
   57f3c:	mov	r5, #0
   57f40:	b	57edc <fputs@plt+0x46dec>
   57f44:	add	r2, r3, #96	; 0x60
   57f48:	b	57ea0 <fputs@plt+0x46db0>
   57f4c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   57f50:	subs	r4, r0, #0
   57f54:	strd	r6, [sp, #8]
   57f58:	str	r8, [sp, #16]
   57f5c:	str	lr, [sp, #20]
   57f60:	beq	581d4 <fputs@plt+0x470e4>
   57f64:	ldr	r2, [r4, #80]	; 0x50
   57f68:	movw	r3, #4752	; 0x1290
   57f6c:	movt	r3, #19319	; 0x4b77
   57f70:	movw	r0, #42647	; 0xa697
   57f74:	movt	r0, #41001	; 0xa029
   57f78:	mov	r5, r1
   57f7c:	movw	r1, #30982	; 0x7906
   57f80:	movt	r1, #61499	; 0xf03b
   57f84:	cmp	r2, r3
   57f88:	cmpne	r2, r0
   57f8c:	movne	r3, #1
   57f90:	moveq	r3, #0
   57f94:	cmp	r2, r1
   57f98:	moveq	r3, #0
   57f9c:	andne	r3, r3, #1
   57fa0:	cmp	r3, #0
   57fa4:	bne	581a8 <fputs@plt+0x470b8>
   57fa8:	ldr	r1, [r4, #20]
   57fac:	cmp	r1, #0
   57fb0:	ble	5809c <fputs@plt+0x46fac>
   57fb4:	ldr	r3, [r4, #16]
   57fb8:	add	lr, r3, r1, lsl #4
   57fbc:	mov	r2, r3
   57fc0:	ldr	r0, [r2, #4]
   57fc4:	add	r2, r2, #16
   57fc8:	cmp	r0, #0
   57fcc:	beq	57fdc <fputs@plt+0x46eec>
   57fd0:	ldr	ip, [r0]
   57fd4:	ldr	r0, [r0, #4]
   57fd8:	str	ip, [r0, #4]
   57fdc:	cmp	lr, r2
   57fe0:	bne	57fc0 <fputs@plt+0x46ed0>
   57fe4:	mov	r7, #0
   57fe8:	b	57ffc <fputs@plt+0x46f0c>
   57fec:	add	r7, r7, #1
   57ff0:	cmp	r7, r1
   57ff4:	bge	5809c <fputs@plt+0x46fac>
   57ff8:	ldr	r3, [r4, #16]
   57ffc:	add	r3, r3, r7, lsl #4
   58000:	ldr	r3, [r3, #12]
   58004:	cmp	r3, #0
   58008:	beq	57fec <fputs@plt+0x46efc>
   5800c:	ldr	r6, [r3, #16]
   58010:	cmp	r6, #0
   58014:	bne	58028 <fputs@plt+0x46f38>
   58018:	b	57fec <fputs@plt+0x46efc>
   5801c:	ldr	r6, [r6]
   58020:	cmp	r6, #0
   58024:	beq	5808c <fputs@plt+0x46f9c>
   58028:	ldr	r2, [r6, #8]
   5802c:	ldrb	r3, [r2, #42]	; 0x2a
   58030:	tst	r3, #16
   58034:	beq	5801c <fputs@plt+0x46f2c>
   58038:	ldr	r3, [r2, #56]	; 0x38
   5803c:	cmp	r3, #0
   58040:	beq	5801c <fputs@plt+0x46f2c>
   58044:	ldr	r1, [r3]
   58048:	cmp	r4, r1
   5804c:	bne	58058 <fputs@plt+0x46f68>
   58050:	b	5819c <fputs@plt+0x470ac>
   58054:	mov	r3, r0
   58058:	ldr	r0, [r3, #24]
   5805c:	cmp	r0, #0
   58060:	beq	5801c <fputs@plt+0x46f2c>
   58064:	ldr	r2, [r0]
   58068:	cmp	r4, r2
   5806c:	bne	58054 <fputs@plt+0x46f64>
   58070:	add	r2, r3, #24
   58074:	ldr	r3, [r0, #24]
   58078:	str	r3, [r2]
   5807c:	bl	19eec <fputs@plt+0x8dfc>
   58080:	ldr	r6, [r6]
   58084:	cmp	r6, #0
   58088:	bne	58028 <fputs@plt+0x46f38>
   5808c:	ldr	r1, [r4, #20]
   58090:	add	r7, r7, #1
   58094:	cmp	r7, r1
   58098:	blt	57ff8 <fputs@plt+0x46f08>
   5809c:	ldr	r6, [r4, #328]	; 0x148
   580a0:	cmp	r6, #0
   580a4:	bne	580b8 <fputs@plt+0x46fc8>
   580a8:	b	5811c <fputs@plt+0x4702c>
   580ac:	ldr	r6, [r6]
   580b0:	cmp	r6, #0
   580b4:	beq	5811c <fputs@plt+0x4702c>
   580b8:	ldr	r3, [r6, #8]
   580bc:	ldr	r2, [r3, #16]
   580c0:	cmp	r2, #0
   580c4:	beq	580ac <fputs@plt+0x46fbc>
   580c8:	ldr	r3, [r2, #56]	; 0x38
   580cc:	cmp	r3, #0
   580d0:	beq	580ac <fputs@plt+0x46fbc>
   580d4:	ldr	r1, [r3]
   580d8:	cmp	r4, r1
   580dc:	bne	580e8 <fputs@plt+0x46ff8>
   580e0:	b	581dc <fputs@plt+0x470ec>
   580e4:	mov	r3, r0
   580e8:	ldr	r0, [r3, #24]
   580ec:	cmp	r0, #0
   580f0:	beq	580ac <fputs@plt+0x46fbc>
   580f4:	ldr	r2, [r0]
   580f8:	cmp	r4, r2
   580fc:	bne	580e4 <fputs@plt+0x46ff4>
   58100:	add	r2, r3, #24
   58104:	ldr	r3, [r0, #24]
   58108:	str	r3, [r2]
   5810c:	bl	19eec <fputs@plt+0x8dfc>
   58110:	ldr	r6, [r6]
   58114:	cmp	r6, #0
   58118:	bne	580b8 <fputs@plt+0x46fc8>
   5811c:	mov	r0, r4
   58120:	bl	19f58 <fputs@plt+0x8e68>
   58124:	mov	r1, #68	; 0x44
   58128:	mov	r0, r4
   5812c:	bl	19fb8 <fputs@plt+0x8ec8>
   58130:	cmp	r5, #0
   58134:	bne	58180 <fputs@plt+0x47090>
   58138:	ldr	r3, [r4, #4]
   5813c:	cmp	r3, #0
   58140:	beq	58170 <fputs@plt+0x47080>
   58144:	ldr	r2, [pc, #156]	; 581e8 <fputs@plt+0x470f8>
   58148:	mov	r0, r4
   5814c:	mov	r1, #5
   58150:	add	r2, pc, r2
   58154:	bl	3a4a8 <fputs@plt+0x293b8>
   58158:	mov	r0, #5
   5815c:	ldrd	r4, [sp]
   58160:	ldrd	r6, [sp, #8]
   58164:	ldr	r8, [sp, #16]
   58168:	add	sp, sp, #20
   5816c:	pop	{pc}		; (ldr pc, [sp], #4)
   58170:	mov	r0, r4
   58174:	bl	1e2d0 <fputs@plt+0xd1e0>
   58178:	cmp	r0, #0
   5817c:	bne	58144 <fputs@plt+0x47054>
   58180:	movw	r3, #64639	; 0xfc7f
   58184:	movt	r3, #25807	; 0x64cf
   58188:	mov	r0, r4
   5818c:	str	r3, [r4, #80]	; 0x50
   58190:	bl	57bbc <fputs@plt+0x46acc>
   58194:	mov	r0, #0
   58198:	b	5815c <fputs@plt+0x4706c>
   5819c:	add	r2, r2, #56	; 0x38
   581a0:	mov	r0, r3
   581a4:	b	58074 <fputs@plt+0x46f84>
   581a8:	bl	39a1c <fputs@plt+0x2892c>
   581ac:	cmp	r0, #0
   581b0:	bne	57fa8 <fputs@plt+0x46eb8>
   581b4:	movw	r0, #3154	; 0xc52
   581b8:	movt	r0, #2
   581bc:	ldrd	r4, [sp]
   581c0:	ldrd	r6, [sp, #8]
   581c4:	ldr	r8, [sp, #16]
   581c8:	ldr	lr, [sp, #20]
   581cc:	add	sp, sp, #24
   581d0:	b	3642c <fputs@plt+0x2533c>
   581d4:	mov	r0, r4
   581d8:	b	5815c <fputs@plt+0x4706c>
   581dc:	add	r2, r2, #56	; 0x38
   581e0:	mov	r0, r3
   581e4:	b	58104 <fputs@plt+0x47014>
   581e8:	ldrdeq	r1, [r4], -r0
   581ec:	cmp	r1, #0
   581f0:	bxeq	lr
   581f4:	ldrb	r3, [r1]
   581f8:	cmp	r3, #1
   581fc:	beq	5823c <fputs@plt+0x4714c>
   58200:	cmp	r3, #0
   58204:	beq	5822c <fputs@plt+0x4713c>
   58208:	cmp	r3, #2
   5820c:	bxne	lr
   58210:	ldr	r0, [r1, #16]
   58214:	ldr	r3, [r0]
   58218:	ldm	r3, {r1, r2}
   5821c:	sub	r2, r2, #1
   58220:	str	r2, [r3, #4]
   58224:	ldr	r3, [r1, #28]
   58228:	bx	r3
   5822c:	ldr	r0, [r1, #20]
   58230:	cmp	r0, #0
   58234:	beq	58294 <fputs@plt+0x471a4>
   58238:	b	57a3c <fputs@plt+0x4694c>
   5823c:	strd	r4, [sp, #-16]!
   58240:	ldr	r5, [r1, #16]
   58244:	str	r6, [sp, #8]
   58248:	str	lr, [sp, #12]
   5824c:	cmp	r5, #0
   58250:	beq	58284 <fputs@plt+0x47194>
   58254:	ldr	r6, [r0]
   58258:	mov	r4, r1
   5825c:	mov	r1, r5
   58260:	mov	r0, r6
   58264:	bl	207c8 <fputs@plt+0xf6d8>
   58268:	ldr	r0, [r5, #40]	; 0x28
   5826c:	bl	19898 <fputs@plt+0x87a8>
   58270:	mov	r1, r5
   58274:	mov	r0, r6
   58278:	bl	19bf4 <fputs@plt+0x8b04>
   5827c:	mov	r3, #0
   58280:	str	r3, [r4, #16]
   58284:	ldrd	r4, [sp]
   58288:	ldr	r6, [sp, #8]
   5828c:	add	sp, sp, #12
   58290:	pop	{pc}		; (ldr pc, [sp], #4)
   58294:	ldr	r0, [r1, #16]
   58298:	b	4e2dc <fputs@plt+0x3d1ec>
   5829c:	ldr	ip, [r0, #36]	; 0x24
   582a0:	cmp	ip, #0
   582a4:	bxle	lr
   582a8:	strd	r4, [sp, #-16]!
   582ac:	mov	r4, #0
   582b0:	mov	r5, r0
   582b4:	ldr	r2, [r0, #56]	; 0x38
   582b8:	str	r6, [sp, #8]
   582bc:	mov	r6, r4
   582c0:	str	lr, [sp, #12]
   582c4:	ldr	r3, [r2, r4, lsl #2]
   582c8:	mov	r0, r5
   582cc:	subs	r1, r3, #0
   582d0:	beq	582e4 <fputs@plt+0x471f4>
   582d4:	bl	581ec <fputs@plt+0x470fc>
   582d8:	ldr	ip, [r5, #36]	; 0x24
   582dc:	ldr	r2, [r5, #56]	; 0x38
   582e0:	str	r6, [r2, r4, lsl #2]
   582e4:	add	r4, r4, #1
   582e8:	cmp	r4, ip
   582ec:	blt	582c4 <fputs@plt+0x471d4>
   582f0:	ldrd	r4, [sp]
   582f4:	ldr	r6, [sp, #8]
   582f8:	add	sp, sp, #12
   582fc:	pop	{pc}		; (ldr pc, [sp], #4)
   58300:	strd	r4, [sp, #-32]!	; 0xffffffe0
   58304:	mov	r4, r0
   58308:	ldr	r5, [r0]
   5830c:	ldr	r3, [r5, #56]	; 0x38
   58310:	strd	r6, [sp, #8]
   58314:	strd	r8, [sp, #16]
   58318:	str	sl, [sp, #24]
   5831c:	str	lr, [sp, #28]
   58320:	cmp	r3, #0
   58324:	beq	58330 <fputs@plt+0x47240>
   58328:	mov	r0, r5
   5832c:	bl	5829c <fputs@plt+0x471ac>
   58330:	ldr	r6, [r4, #8]
   58334:	mov	r3, #0
   58338:	mvn	r2, #0
   5833c:	add	r1, r5, #204	; 0xcc
   58340:	ldr	lr, [r4, #20]
   58344:	ldr	r9, [r4, #16]
   58348:	ldr	r8, [r4, #24]
   5834c:	str	lr, [r5, #200]	; 0xc8
   58350:	ldr	lr, [r4, #60]	; 0x3c
   58354:	str	r6, [r5, #4]
   58358:	ldrd	r6, [r4, #32]
   5835c:	ldr	ip, [r5]
   58360:	str	lr, [r5, #196]	; 0xc4
   58364:	ldr	lr, [r4, #52]	; 0x34
   58368:	str	r9, [r5, #8]
   5836c:	ldr	r9, [r4, #44]	; 0x2c
   58370:	mov	r0, ip
   58374:	str	lr, [r5, #32]
   58378:	ldr	lr, [r4, #56]	; 0x38
   5837c:	str	r9, [r5, #36]	; 0x24
   58380:	str	r8, [r5, #56]	; 0x38
   58384:	ldr	r8, [r4, #72]	; 0x48
   58388:	str	lr, [r5, #28]
   5838c:	ldr	lr, [r4, #76]	; 0x4c
   58390:	strd	r6, [ip, #32]
   58394:	str	r8, [r5, #92]	; 0x5c
   58398:	str	lr, [ip, #84]	; 0x54
   5839c:	bl	19e38 <fputs@plt+0x8d48>
   583a0:	ldr	r2, [r4, #40]	; 0x28
   583a4:	mov	r3, #0
   583a8:	ldrd	r6, [sp, #8]
   583ac:	ldrd	r8, [sp, #16]
   583b0:	ldr	sl, [sp, #24]
   583b4:	ldr	r0, [r4, #48]	; 0x30
   583b8:	str	r2, [r5, #204]	; 0xcc
   583bc:	str	r3, [r4, #40]	; 0x28
   583c0:	ldrd	r4, [sp]
   583c4:	add	sp, sp, #28
   583c8:	pop	{pc}		; (ldr pc, [sp], #4)
   583cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   583d0:	ldr	r5, [r0, #8]
   583d4:	strd	r6, [sp, #8]
   583d8:	mov	r6, r0
   583dc:	strd	r8, [sp, #16]
   583e0:	subs	r9, r1, #0
   583e4:	strd	sl, [sp, #24]
   583e8:	mov	sl, r2
   583ec:	mov	fp, r3
   583f0:	str	lr, [sp, #32]
   583f4:	sub	sp, sp, #4
   583f8:	ldrb	r8, [sp, #40]	; 0x28
   583fc:	ble	58410 <fputs@plt+0x47320>
   58400:	ldr	r3, [r0, #28]
   58404:	sub	r3, r3, r9
   58408:	add	r3, r3, r3, lsl #2
   5840c:	add	r5, r5, r3, lsl #3
   58410:	ldr	r3, [r6, #56]	; 0x38
   58414:	add	r7, sl, #11
   58418:	cmp	r8, #0
   5841c:	lsl	r7, r7, #3
   58420:	addeq	r4, r7, #200	; 0xc8
   58424:	movne	r4, r7
   58428:	ldr	r1, [r3, r9, lsl #2]
   5842c:	cmp	r1, #0
   58430:	beq	58448 <fputs@plt+0x47358>
   58434:	mov	r0, r6
   58438:	bl	581ec <fputs@plt+0x470fc>
   5843c:	ldr	r3, [r6, #56]	; 0x38
   58440:	mov	r2, #0
   58444:	str	r2, [r3, r9, lsl #2]
   58448:	ldr	r2, [r5, #24]
   5844c:	cmp	r2, r4
   58450:	blt	584dc <fputs@plt+0x473ec>
   58454:	ldrh	r2, [r5, #8]
   58458:	ldr	r4, [r5, #20]
   5845c:	and	r2, r2, #13
   58460:	strh	r2, [r5, #8]
   58464:	str	r4, [r5, #16]
   58468:	mov	r2, #86	; 0x56
   5846c:	mov	r1, #0
   58470:	str	r4, [r3, r9, lsl #2]
   58474:	add	r0, r4, #2
   58478:	bl	10ebc <memset@plt>
   5847c:	add	r3, sl, #20
   58480:	cmp	r8, #0
   58484:	strb	r8, [r4]
   58488:	add	r3, r4, r3, lsl #2
   5848c:	strb	fp, [r4, #1]
   58490:	strh	sl, [r4, #12]
   58494:	str	r3, [r4, #76]	; 0x4c
   58498:	beq	584bc <fputs@plt+0x473cc>
   5849c:	mov	r0, r4
   584a0:	add	sp, sp, #4
   584a4:	ldrd	r4, [sp]
   584a8:	ldrd	r6, [sp, #8]
   584ac:	ldrd	r8, [sp, #16]
   584b0:	ldrd	sl, [sp, #24]
   584b4:	add	sp, sp, #32
   584b8:	pop	{pc}		; (ldr pc, [sp], #4)
   584bc:	ldr	r3, [r5, #16]
   584c0:	mov	r1, r8
   584c4:	mov	r2, #68	; 0x44
   584c8:	add	r7, r3, r7
   584cc:	mov	r0, r7
   584d0:	str	r7, [r4, #16]
   584d4:	bl	10ebc <memset@plt>
   584d8:	b	5849c <fputs@plt+0x473ac>
   584dc:	mov	r1, r4
   584e0:	mov	r0, r5
   584e4:	bl	2c2bc <fputs@plt+0x1b1cc>
   584e8:	cmp	r0, #0
   584ec:	movne	r4, #0
   584f0:	bne	5849c <fputs@plt+0x473ac>
   584f4:	ldr	r4, [r5, #16]
   584f8:	ldr	r3, [r6, #56]	; 0x38
   584fc:	b	58468 <fputs@plt+0x47378>
   58500:	strd	r4, [sp, #-16]!
   58504:	ldr	r4, [r0]
   58508:	ldr	r3, [r4, #16]
   5850c:	ldr	r3, [r3, #20]
   58510:	str	r6, [sp, #8]
   58514:	str	lr, [sp, #12]
   58518:	cmp	r3, #0
   5851c:	moveq	r0, r3
   58520:	beq	5854c <fputs@plt+0x4745c>
   58524:	ldrb	r2, [r4, #67]	; 0x43
   58528:	cmp	r2, #0
   5852c:	beq	5853c <fputs@plt+0x4744c>
   58530:	ldrb	r5, [r3, #8]
   58534:	cmp	r5, #0
   58538:	beq	5855c <fputs@plt+0x4746c>
   5853c:	ldr	r1, [pc, #68]	; 58588 <fputs@plt+0x47498>
   58540:	add	r1, pc, r1
   58544:	bl	3aac4 <fputs@plt+0x299d4>
   58548:	mov	r0, #1
   5854c:	ldrd	r4, [sp]
   58550:	ldr	r6, [sp, #8]
   58554:	add	sp, sp, #12
   58558:	pop	{pc}		; (ldr pc, [sp], #4)
   5855c:	mov	r0, r3
   58560:	bl	57a3c <fputs@plt+0x4694c>
   58564:	ldr	r3, [r4, #16]
   58568:	mov	r0, r4
   5856c:	str	r5, [r3, #20]
   58570:	bl	22cac <fputs@plt+0x11bbc>
   58574:	mov	r0, r5
   58578:	ldrd	r4, [sp]
   5857c:	ldr	r6, [sp, #8]
   58580:	add	sp, sp, #12
   58584:	pop	{pc}		; (ldr pc, [sp], #4)
   58588:	andeq	r1, r4, r4, lsr #20
   5858c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   58590:	mov	r4, r0
   58594:	strd	r6, [sp, #8]
   58598:	strd	r8, [sp, #16]
   5859c:	strd	sl, [sp, #24]
   585a0:	str	lr, [sp, #32]
   585a4:	sub	sp, sp, #140	; 0x8c
   585a8:	str	r0, [sp, #4]
   585ac:	ldr	r0, [r2]
   585b0:	bl	32e54 <fputs@plt+0x21d64>
   585b4:	mov	r8, r0
   585b8:	mov	r0, r4
   585bc:	bl	2a0a8 <fputs@plt+0x18fb8>
   585c0:	cmp	r8, #0
   585c4:	mov	r9, r0
   585c8:	beq	58718 <fputs@plt+0x47628>
   585cc:	ldr	sl, [r9, #20]
   585d0:	cmp	sl, #0
   585d4:	ble	5866c <fputs@plt+0x4757c>
   585d8:	ldr	r3, [pc, #384]	; 58760 <fputs@plt+0x47670>
   585dc:	mov	r6, #0
   585e0:	ldr	r4, [pc, #380]	; 58764 <fputs@plt+0x47674>
   585e4:	ldr	fp, [r9, #16]
   585e8:	add	r3, pc, r3
   585ec:	add	r4, pc, r4
   585f0:	mov	r7, fp
   585f4:	ldr	r0, [r7, #4]
   585f8:	cmp	r0, #0
   585fc:	beq	5865c <fputs@plt+0x4756c>
   58600:	ldr	ip, [fp, r6, lsl #4]
   58604:	ldrb	r2, [r8]
   58608:	ldrb	r1, [ip]
   5860c:	add	r2, r3, r2
   58610:	ldrb	lr, [r2, #336]	; 0x150
   58614:	add	r2, r3, r1
   58618:	ldrb	r2, [r2, #336]	; 0x150
   5861c:	cmp	lr, r2
   58620:	bne	5865c <fputs@plt+0x4756c>
   58624:	cmp	r1, #0
   58628:	beq	586b4 <fputs@plt+0x475c4>
   5862c:	mov	lr, r8
   58630:	b	5863c <fputs@plt+0x4754c>
   58634:	cmp	r1, #0
   58638:	beq	586b4 <fputs@plt+0x475c4>
   5863c:	ldrb	r1, [ip, #1]!
   58640:	ldrb	r2, [lr, #1]!
   58644:	add	r5, r4, r1
   58648:	ldrb	r5, [r5, #336]	; 0x150
   5864c:	add	r2, r4, r2
   58650:	ldrb	r2, [r2, #336]	; 0x150
   58654:	cmp	r5, r2
   58658:	beq	58634 <fputs@plt+0x47544>
   5865c:	add	r6, r6, #1
   58660:	add	r7, r7, #16
   58664:	cmp	r6, sl
   58668:	bne	585f4 <fputs@plt+0x47504>
   5866c:	ldr	r2, [pc, #244]	; 58768 <fputs@plt+0x47678>
   58670:	add	r4, sp, #8
   58674:	mov	r3, r8
   58678:	mov	r1, r4
   5867c:	mov	r0, #128	; 0x80
   58680:	add	r2, pc, r2
   58684:	bl	32ae4 <fputs@plt+0x219f4>
   58688:	mov	r1, r4
   5868c:	mvn	r2, #0
   58690:	ldr	r0, [sp, #4]
   58694:	bl	2cbe4 <fputs@plt+0x1baf4>
   58698:	add	sp, sp, #140	; 0x8c
   5869c:	ldrd	r4, [sp]
   586a0:	ldrd	r6, [sp, #8]
   586a4:	ldrd	r8, [sp, #16]
   586a8:	ldrd	sl, [sp, #24]
   586ac:	add	sp, sp, #32
   586b0:	pop	{pc}		; (ldr pc, [sp], #4)
   586b4:	cmp	r6, #1
   586b8:	ble	58740 <fputs@plt+0x47650>
   586bc:	ldrb	r3, [r9, #67]	; 0x43
   586c0:	cmp	r3, #0
   586c4:	beq	58724 <fputs@plt+0x47634>
   586c8:	ldrb	r3, [r0, #8]
   586cc:	cmp	r3, #0
   586d0:	bne	586f8 <fputs@plt+0x47608>
   586d4:	ldr	r4, [r0, #16]
   586d8:	cmp	r4, #0
   586dc:	bne	586f8 <fputs@plt+0x47608>
   586e0:	bl	57a3c <fputs@plt+0x4694c>
   586e4:	mov	r0, r9
   586e8:	str	r4, [r7, #4]
   586ec:	str	r4, [r7, #12]
   586f0:	bl	1f034 <fputs@plt+0xdf44>
   586f4:	b	58698 <fputs@plt+0x475a8>
   586f8:	ldr	r2, [pc, #108]	; 5876c <fputs@plt+0x4767c>
   586fc:	add	r4, sp, #8
   58700:	mov	r3, r8
   58704:	mov	r1, r4
   58708:	mov	r0, #128	; 0x80
   5870c:	add	r2, pc, r2
   58710:	bl	32ae4 <fputs@plt+0x219f4>
   58714:	b	58688 <fputs@plt+0x47598>
   58718:	ldr	r8, [pc, #80]	; 58770 <fputs@plt+0x47680>
   5871c:	add	r8, pc, r8
   58720:	b	585cc <fputs@plt+0x474dc>
   58724:	ldr	r2, [pc, #72]	; 58774 <fputs@plt+0x47684>
   58728:	add	r4, sp, #8
   5872c:	mov	r0, #128	; 0x80
   58730:	mov	r1, r4
   58734:	add	r2, pc, r2
   58738:	bl	32ae4 <fputs@plt+0x219f4>
   5873c:	b	58688 <fputs@plt+0x47598>
   58740:	ldr	r2, [pc, #48]	; 58778 <fputs@plt+0x47688>
   58744:	add	r4, sp, #8
   58748:	mov	r3, r8
   5874c:	mov	r1, r4
   58750:	mov	r0, #128	; 0x80
   58754:	add	r2, pc, r2
   58758:	bl	32ae4 <fputs@plt+0x219f4>
   5875c:	b	58688 <fputs@plt+0x47598>
   58760:	andeq	sp, r3, r0, lsl #10
   58764:	strdeq	sp, [r3], -ip
   58768:	andeq	r1, r4, r4, lsl #19
   5876c:	andeq	r1, r4, r0, ror #17
   58770:	andeq	fp, r3, r0, ror #28
   58774:	andeq	r1, r4, ip, lsl #17
   58778:	andeq	r1, r4, r0, asr r8
   5877c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   58780:	mov	r5, r1
   58784:	ldr	r1, [r0, #20]
   58788:	strd	r6, [sp, #8]
   5878c:	strd	r8, [sp, #16]
   58790:	str	sl, [sp, #24]
   58794:	str	lr, [sp, #28]
   58798:	sub	sp, sp, #24
   5879c:	cmp	r1, #0
   587a0:	ldr	ip, [sp, #56]	; 0x38
   587a4:	ble	588f8 <fputs@plt+0x47808>
   587a8:	sub	r6, r5, #10
   587ac:	mov	r8, #0
   587b0:	clz	r6, r6
   587b4:	mov	r7, r0
   587b8:	lsr	r6, r6, #5
   587bc:	mov	r9, r2
   587c0:	mov	r4, r8
   587c4:	cmp	r5, r4
   587c8:	movne	r2, r6
   587cc:	orreq	r2, r6, #1
   587d0:	add	r4, r4, #1
   587d4:	cmp	r2, #0
   587d8:	bne	58800 <fputs@plt+0x47710>
   587dc:	cmp	r4, r1
   587e0:	blt	587c4 <fputs@plt+0x476d4>
   587e4:	mov	r3, #0
   587e8:	mov	r0, r3
   587ec:	eor	r8, r8, #1
   587f0:	orrs	r3, r3, r8
   587f4:	bne	58830 <fputs@plt+0x47740>
   587f8:	mov	r0, #5
   587fc:	b	58830 <fputs@plt+0x47740>
   58800:	ldr	r2, [r7, #16]
   58804:	add	r2, r2, r4, lsl #4
   58808:	ldr	r2, [r2, #-12]
   5880c:	cmp	r2, #0
   58810:	beq	588bc <fputs@plt+0x477cc>
   58814:	ldr	lr, [r2]
   58818:	ldr	r0, [r2, #4]
   5881c:	ldrb	r2, [r0, #20]
   58820:	str	lr, [r0, #4]
   58824:	cmp	r2, #0
   58828:	beq	5884c <fputs@plt+0x4775c>
   5882c:	mov	r0, #6
   58830:	add	sp, sp, #24
   58834:	ldrd	r4, [sp]
   58838:	ldrd	r6, [sp, #8]
   5883c:	ldrd	r8, [sp, #16]
   58840:	ldr	sl, [sp, #24]
   58844:	add	sp, sp, #28
   58848:	pop	{pc}		; (ldr pc, [sp], #4)
   5884c:	ldr	lr, [r0]
   58850:	ldr	r0, [lr, #216]	; 0xd8
   58854:	cmp	r0, #0
   58858:	beq	588d0 <fputs@plt+0x477e0>
   5885c:	cmp	r9, #0
   58860:	ldr	sl, [lr, #188]	; 0xbc
   58864:	mov	r1, r9
   58868:	moveq	r2, r9
   5886c:	ldrne	r2, [lr, #184]	; 0xb8
   58870:	str	r3, [sp, #12]
   58874:	str	ip, [sp, #16]
   58878:	ldr	ip, [lr, #208]	; 0xd0
   5887c:	mov	r3, sl
   58880:	str	ip, [sp, #8]
   58884:	ldr	ip, [lr, #160]	; 0xa0
   58888:	str	ip, [sp, #4]
   5888c:	ldrb	ip, [lr, #10]
   58890:	str	ip, [sp]
   58894:	bl	56b64 <fputs@plt+0x45a74>
   58898:	cmp	r0, #5
   5889c:	ldr	r1, [r7, #20]
   588a0:	bne	588e4 <fputs@plt+0x477f4>
   588a4:	cmp	r4, r1
   588a8:	bge	587f8 <fputs@plt+0x47708>
   588ac:	mov	ip, #0
   588b0:	mov	r8, #1
   588b4:	mov	r3, ip
   588b8:	b	587c4 <fputs@plt+0x476d4>
   588bc:	cmp	r1, r4
   588c0:	ble	587e4 <fputs@plt+0x476f4>
   588c4:	mov	ip, r2
   588c8:	mov	r3, r2
   588cc:	b	587c4 <fputs@plt+0x476d4>
   588d0:	cmp	r4, r1
   588d4:	bge	587e4 <fputs@plt+0x476f4>
   588d8:	mov	ip, r0
   588dc:	mov	r3, r0
   588e0:	b	587c4 <fputs@plt+0x476d4>
   588e4:	cmp	r1, r4
   588e8:	ble	58900 <fputs@plt+0x47810>
   588ec:	cmp	r0, #0
   588f0:	beq	588d8 <fputs@plt+0x477e8>
   588f4:	b	58830 <fputs@plt+0x47740>
   588f8:	mov	r0, #0
   588fc:	b	58830 <fputs@plt+0x47740>
   58900:	adds	r3, r0, #0
   58904:	movne	r3, #1
   58908:	b	587ec <fputs@plt+0x476fc>
   5890c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   58910:	mov	r4, r0
   58914:	ldr	r5, [r0]
   58918:	strd	r6, [sp, #8]
   5891c:	strd	r8, [sp, #16]
   58920:	strd	sl, [sp, #24]
   58924:	str	lr, [sp, #32]
   58928:	sub	sp, sp, #52	; 0x34
   5892c:	ldrb	r3, [r5, #69]	; 0x45
   58930:	cmp	r3, #0
   58934:	movne	r3, #7
   58938:	strne	r3, [r0, #80]	; 0x50
   5893c:	ldr	r0, [r0, #200]	; 0xc8
   58940:	cmp	r0, #0
   58944:	beq	58954 <fputs@plt+0x47864>
   58948:	mov	r1, #0
   5894c:	ldr	r2, [r4, #196]	; 0xc4
   58950:	bl	10ebc <memset@plt>
   58954:	ldr	r0, [r4, #176]	; 0xb0
   58958:	cmp	r0, #0
   5895c:	bne	58968 <fputs@plt+0x47878>
   58960:	b	58980 <fputs@plt+0x47890>
   58964:	mov	r0, r6
   58968:	ldr	r6, [r0, #4]
   5896c:	cmp	r6, #0
   58970:	bne	58964 <fputs@plt+0x47874>
   58974:	bl	58300 <fputs@plt+0x47210>
   58978:	str	r6, [r4, #176]	; 0xb0
   5897c:	str	r6, [r4, #184]	; 0xb8
   58980:	ldr	r3, [r4, #56]	; 0x38
   58984:	cmp	r3, #0
   58988:	beq	58994 <fputs@plt+0x478a4>
   5898c:	mov	r0, r4
   58990:	bl	5829c <fputs@plt+0x471ac>
   58994:	ldr	r0, [r4, #8]
   58998:	cmp	r0, #0
   5899c:	beq	589ac <fputs@plt+0x478bc>
   589a0:	ldr	r1, [r4, #28]
   589a4:	cmp	r1, #0
   589a8:	bne	58b14 <fputs@plt+0x47a24>
   589ac:	ldr	r6, [r4, #180]	; 0xb4
   589b0:	cmp	r6, #0
   589b4:	beq	58a4c <fputs@plt+0x4795c>
   589b8:	ldr	r3, [r6, #4]
   589bc:	add	sl, r6, #80	; 0x50
   589c0:	ldr	r1, [r6, #64]	; 0x40
   589c4:	ldr	r2, [r6, #68]	; 0x44
   589c8:	str	r3, [r4, #180]	; 0xb4
   589cc:	add	r7, r1, r1, lsl #2
   589d0:	cmp	r2, #0
   589d4:	lsl	r7, r7, #3
   589d8:	ble	58a04 <fputs@plt+0x47914>
   589dc:	add	r7, sl, r7
   589e0:	mov	fp, #0
   589e4:	ldr	r1, [r7], #4
   589e8:	add	fp, fp, #1
   589ec:	ldr	r0, [r6]
   589f0:	bl	581ec <fputs@plt+0x470fc>
   589f4:	ldr	r3, [r6, #68]	; 0x44
   589f8:	cmp	fp, r3
   589fc:	blt	589e4 <fputs@plt+0x478f4>
   58a00:	ldr	r1, [r6, #64]	; 0x40
   58a04:	cmp	sl, #0
   58a08:	cmpne	r1, #0
   58a0c:	beq	58a18 <fputs@plt+0x47928>
   58a10:	mov	r0, sl
   58a14:	bl	20a08 <fputs@plt+0xf918>
   58a18:	mov	r1, r6
   58a1c:	mov	r3, #0
   58a20:	ldr	r0, [r1], #40	; 0x28
   58a24:	mvn	r2, #0
   58a28:	ldr	r0, [r0]
   58a2c:	bl	19e38 <fputs@plt+0x8d48>
   58a30:	ldr	r3, [r6]
   58a34:	mov	r1, r6
   58a38:	ldr	r0, [r3]
   58a3c:	bl	19bf4 <fputs@plt+0x8b04>
   58a40:	ldr	r6, [r4, #180]	; 0xb4
   58a44:	cmp	r6, #0
   58a48:	bne	589b8 <fputs@plt+0x478c8>
   58a4c:	ldr	r3, [r4, #204]	; 0xcc
   58a50:	cmp	r3, #0
   58a54:	beq	58a6c <fputs@plt+0x4797c>
   58a58:	mov	r1, r4
   58a5c:	mov	r3, #0
   58a60:	mvn	r2, #0
   58a64:	ldr	r0, [r1], #204	; 0xcc
   58a68:	bl	19e38 <fputs@plt+0x8d48>
   58a6c:	ldr	r2, [r4, #40]	; 0x28
   58a70:	movw	r3, #3491	; 0xda3
   58a74:	movt	r3, #48626	; 0xbdf2
   58a78:	cmp	r2, r3
   58a7c:	beq	58aa0 <fputs@plt+0x479b0>
   58a80:	mov	r0, #0
   58a84:	add	sp, sp, #52	; 0x34
   58a88:	ldrd	r4, [sp]
   58a8c:	ldrd	r6, [sp, #8]
   58a90:	ldrd	r8, [sp, #16]
   58a94:	ldrd	sl, [sp, #24]
   58a98:	add	sp, sp, #32
   58a9c:	pop	{pc}		; (ldr pc, [sp], #4)
   58aa0:	ldr	r3, [r4, #76]	; 0x4c
   58aa4:	cmp	r3, #0
   58aa8:	blt	58aec <fputs@plt+0x479fc>
   58aac:	ldrb	r3, [r4, #89]	; 0x59
   58ab0:	tst	r3, #64	; 0x40
   58ab4:	bne	58b30 <fputs@plt+0x47a40>
   58ab8:	ldr	r2, [r5, #152]	; 0x98
   58abc:	ands	r3, r3, #32
   58ac0:	sub	r2, r2, #1
   58ac4:	str	r2, [r5, #152]	; 0x98
   58ac8:	bne	58aec <fputs@plt+0x479fc>
   58acc:	ldr	r2, [r5, #160]	; 0xa0
   58ad0:	sub	r2, r2, #1
   58ad4:	str	r2, [r5, #160]	; 0xa0
   58ad8:	cmp	r3, #0
   58adc:	beq	58aec <fputs@plt+0x479fc>
   58ae0:	ldr	r3, [r5, #156]	; 0x9c
   58ae4:	sub	r3, r3, #1
   58ae8:	str	r3, [r5, #156]	; 0x9c
   58aec:	movw	r3, #10611	; 0x2973
   58af0:	movt	r3, #20892	; 0x519c
   58af4:	str	r3, [r4, #40]	; 0x28
   58af8:	ldrb	r3, [r5, #69]	; 0x45
   58afc:	cmp	r3, #0
   58b00:	beq	58b1c <fputs@plt+0x47a2c>
   58b04:	mov	r3, #7
   58b08:	mov	r0, #0
   58b0c:	str	r3, [r4, #80]	; 0x50
   58b10:	b	58a84 <fputs@plt+0x47994>
   58b14:	bl	20a08 <fputs@plt+0xf918>
   58b18:	b	589ac <fputs@plt+0x478bc>
   58b1c:	ldr	r3, [r4, #80]	; 0x50
   58b20:	cmp	r3, #5
   58b24:	bne	58a80 <fputs@plt+0x47990>
   58b28:	mov	r0, #5
   58b2c:	b	58a84 <fputs@plt+0x47994>
   58b30:	ldr	r0, [r4]
   58b34:	ldr	r1, [r4, #100]	; 0x64
   58b38:	bl	1bc40 <fputs@plt+0xab50>
   58b3c:	ldr	r2, [r4, #80]	; 0x50
   58b40:	uxtb	r3, r2
   58b44:	cmp	r3, #7
   58b48:	bne	58c9c <fputs@plt+0x47bac>
   58b4c:	ldrb	r1, [r4, #89]	; 0x59
   58b50:	tst	r1, #16
   58b54:	movne	r7, #1
   58b58:	movne	r6, #2
   58b5c:	beq	58cdc <fputs@plt+0x47bec>
   58b60:	cmp	r2, #0
   58b64:	bne	58b98 <fputs@plt+0x47aa8>
   58b68:	ldrd	r2, [r4, #144]	; 0x90
   58b6c:	cmp	r2, #1
   58b70:	sbcs	r3, r3, #0
   58b74:	blt	58b98 <fputs@plt+0x47aa8>
   58b78:	ldr	r1, [pc, #2464]	; 59520 <fputs@plt+0x48430>
   58b7c:	movw	r2, #787	; 0x313
   58b80:	mov	r3, #2
   58b84:	mov	r0, r4
   58b88:	str	r2, [r4, #80]	; 0x50
   58b8c:	strb	r3, [r4, #86]	; 0x56
   58b90:	add	r1, pc, r1
   58b94:	bl	44bb8 <fputs@plt+0x33ac8>
   58b98:	ldr	r3, [r5, #316]	; 0x13c
   58b9c:	cmp	r3, #0
   58ba0:	ble	58bb0 <fputs@plt+0x47ac0>
   58ba4:	ldr	r2, [r5, #340]	; 0x154
   58ba8:	cmp	r2, #0
   58bac:	beq	58bd4 <fputs@plt+0x47ae4>
   58bb0:	ldrb	r2, [r5, #67]	; 0x43
   58bb4:	cmp	r2, #0
   58bb8:	beq	58bd4 <fputs@plt+0x47ae4>
   58bbc:	ldrb	r2, [r4, #89]	; 0x59
   58bc0:	ldr	r1, [r5, #160]	; 0xa0
   58bc4:	eor	r2, r2, #32
   58bc8:	ubfx	r2, r2, #5, #1
   58bcc:	cmp	r1, r2
   58bd0:	beq	58e00 <fputs@plt+0x47d10>
   58bd4:	cmp	r6, #0
   58bd8:	bne	58d40 <fputs@plt+0x47c50>
   58bdc:	ldr	r3, [r4, #80]	; 0x50
   58be0:	cmp	r3, #0
   58be4:	beq	58d3c <fputs@plt+0x47c4c>
   58be8:	ldrb	r6, [r4, #86]	; 0x56
   58bec:	cmp	r6, #3
   58bf0:	beq	58d3c <fputs@plt+0x47c4c>
   58bf4:	cmp	r6, #2
   58bf8:	beq	58d40 <fputs@plt+0x47c50>
   58bfc:	mov	r1, #516	; 0x204
   58c00:	mov	r0, r5
   58c04:	bl	53bd8 <fputs@plt+0x42ae8>
   58c08:	ldr	r1, [r5, #424]	; 0x1a8
   58c0c:	cmp	r1, #0
   58c10:	beq	58c30 <fputs@plt+0x47b40>
   58c14:	ldr	r3, [r1, #24]
   58c18:	mov	r0, r5
   58c1c:	str	r3, [r5, #424]	; 0x1a8
   58c20:	bl	19bf4 <fputs@plt+0x8b04>
   58c24:	ldr	r1, [r5, #424]	; 0x1a8
   58c28:	cmp	r1, #0
   58c2c:	bne	58c14 <fputs@plt+0x47b24>
   58c30:	mov	r3, #0
   58c34:	mov	r2, #1
   58c38:	strb	r2, [r5, #67]	; 0x43
   58c3c:	strb	r3, [r5, #75]	; 0x4b
   58c40:	str	r3, [r5, #432]	; 0x1b0
   58c44:	str	r3, [r5, #436]	; 0x1b4
   58c48:	str	r3, [r4, #92]	; 0x5c
   58c4c:	ldrb	r3, [r4, #89]	; 0x59
   58c50:	tst	r3, #4
   58c54:	beq	58c74 <fputs@plt+0x47b84>
   58c58:	ldr	r2, [r5, #88]	; 0x58
   58c5c:	ldr	r1, [r4, #92]	; 0x5c
   58c60:	add	r2, r2, r1
   58c64:	str	r1, [r5, #84]	; 0x54
   58c68:	str	r2, [r5, #88]	; 0x58
   58c6c:	mov	r2, #0
   58c70:	str	r2, [r4, #92]	; 0x5c
   58c74:	ldr	r2, [r4, #76]	; 0x4c
   58c78:	cmp	r2, #0
   58c7c:	blt	58aec <fputs@plt+0x479fc>
   58c80:	ldr	r2, [r5, #152]	; 0x98
   58c84:	tst	r3, #32
   58c88:	and	r3, r3, #64	; 0x40
   58c8c:	sub	r2, r2, #1
   58c90:	str	r2, [r5, #152]	; 0x98
   58c94:	bne	58ad8 <fputs@plt+0x479e8>
   58c98:	b	58acc <fputs@plt+0x479dc>
   58c9c:	sub	r7, r3, #9
   58ca0:	cmp	r3, #13
   58ca4:	cmpne	r7, #1
   58ca8:	movls	r7, #1
   58cac:	movhi	r7, #0
   58cb0:	bhi	58ddc <fputs@plt+0x47cec>
   58cb4:	ldrb	r1, [r4, #89]	; 0x59
   58cb8:	eor	r6, r1, #32
   58cbc:	ubfx	r6, r6, #5, #1
   58cc0:	cmp	r3, #9
   58cc4:	orrne	r6, r6, #1
   58cc8:	cmp	r6, #0
   58ccc:	moveq	r7, #1
   58cd0:	beq	58b98 <fputs@plt+0x47aa8>
   58cd4:	cmp	r3, #13
   58cd8:	beq	58b50 <fputs@plt+0x47a60>
   58cdc:	mov	r1, #516	; 0x204
   58ce0:	mov	r0, r5
   58ce4:	bl	53bd8 <fputs@plt+0x42ae8>
   58ce8:	ldr	r1, [r5, #424]	; 0x1a8
   58cec:	cmp	r1, #0
   58cf0:	beq	58d10 <fputs@plt+0x47c20>
   58cf4:	ldr	r3, [r1, #24]
   58cf8:	mov	r0, r5
   58cfc:	str	r3, [r5, #424]	; 0x1a8
   58d00:	bl	19bf4 <fputs@plt+0x8b04>
   58d04:	ldr	r1, [r5, #424]	; 0x1a8
   58d08:	cmp	r1, #0
   58d0c:	bne	58cf4 <fputs@plt+0x47c04>
   58d10:	mov	r3, #0
   58d14:	mov	r2, #1
   58d18:	mov	r7, r2
   58d1c:	mov	r6, r3
   58d20:	strb	r2, [r5, #67]	; 0x43
   58d24:	strb	r3, [r5, #75]	; 0x4b
   58d28:	str	r3, [r5, #432]	; 0x1b0
   58d2c:	str	r3, [r5, #436]	; 0x1b4
   58d30:	str	r3, [r4, #92]	; 0x5c
   58d34:	ldr	r2, [r4, #80]	; 0x50
   58d38:	b	58b60 <fputs@plt+0x47a70>
   58d3c:	mov	r6, #1
   58d40:	mov	r1, r6
   58d44:	mov	r0, r4
   58d48:	bl	4e9d0 <fputs@plt+0x3d8e0>
   58d4c:	subs	r2, r0, #0
   58d50:	beq	58dbc <fputs@plt+0x47ccc>
   58d54:	ldr	r3, [r4, #80]	; 0x50
   58d58:	cmp	r3, #0
   58d5c:	beq	58de4 <fputs@plt+0x47cf4>
   58d60:	uxtb	r3, r3
   58d64:	cmp	r3, #19
   58d68:	beq	58de4 <fputs@plt+0x47cf4>
   58d6c:	mov	r1, #516	; 0x204
   58d70:	mov	r0, r5
   58d74:	bl	53bd8 <fputs@plt+0x42ae8>
   58d78:	ldr	r1, [r5, #424]	; 0x1a8
   58d7c:	cmp	r1, #0
   58d80:	beq	58da0 <fputs@plt+0x47cb0>
   58d84:	ldr	r3, [r1, #24]
   58d88:	mov	r0, r5
   58d8c:	str	r3, [r5, #424]	; 0x1a8
   58d90:	bl	19bf4 <fputs@plt+0x8b04>
   58d94:	ldr	r1, [r5, #424]	; 0x1a8
   58d98:	cmp	r1, #0
   58d9c:	bne	58d84 <fputs@plt+0x47c94>
   58da0:	mov	r3, #0
   58da4:	mov	r2, #1
   58da8:	strb	r2, [r5, #67]	; 0x43
   58dac:	strb	r3, [r5, #75]	; 0x4b
   58db0:	str	r3, [r5, #432]	; 0x1b0
   58db4:	str	r3, [r5, #436]	; 0x1b4
   58db8:	str	r3, [r4, #92]	; 0x5c
   58dbc:	ldrb	r3, [r4, #89]	; 0x59
   58dc0:	tst	r3, #4
   58dc4:	beq	58c74 <fputs@plt+0x47b84>
   58dc8:	cmp	r6, #2
   58dcc:	bne	58c58 <fputs@plt+0x47b68>
   58dd0:	mov	r2, #0
   58dd4:	str	r2, [r5, #84]	; 0x54
   58dd8:	b	58c6c <fputs@plt+0x47b7c>
   58ddc:	mov	r6, r7
   58de0:	b	58b60 <fputs@plt+0x47a70>
   58de4:	mov	r0, r5
   58de8:	str	r2, [r4, #80]	; 0x50
   58dec:	ldr	r1, [r4, #44]	; 0x2c
   58df0:	bl	19bf4 <fputs@plt+0x8b04>
   58df4:	mov	r3, #0
   58df8:	str	r3, [r4, #44]	; 0x2c
   58dfc:	b	58d6c <fputs@plt+0x47c7c>
   58e00:	ldr	r2, [r4, #80]	; 0x50
   58e04:	cmp	r2, #0
   58e08:	beq	58e4c <fputs@plt+0x47d5c>
   58e0c:	ldrb	r2, [r4, #86]	; 0x56
   58e10:	eor	r7, r7, #1
   58e14:	cmp	r2, #3
   58e18:	movne	r7, #0
   58e1c:	andeq	r7, r7, #1
   58e20:	cmp	r7, #0
   58e24:	bne	58e4c <fputs@plt+0x47d5c>
   58e28:	mov	r1, r7
   58e2c:	mov	r0, r5
   58e30:	bl	53bd8 <fputs@plt+0x42ae8>
   58e34:	str	r7, [r4, #92]	; 0x5c
   58e38:	mov	r3, #0
   58e3c:	cmp	r6, r3
   58e40:	str	r3, [r5, #436]	; 0x1b4
   58e44:	beq	58c4c <fputs@plt+0x47b5c>
   58e48:	b	58d40 <fputs@plt+0x47c50>
   58e4c:	ldr	r2, [r4]
   58e50:	add	r2, r2, #448	; 0x1c0
   58e54:	ldr	r1, [r2, #-8]
   58e58:	ldr	ip, [r2, #-4]
   58e5c:	ldr	r0, [r2]
   58e60:	ldr	r2, [r2, #4]
   58e64:	adds	r8, r1, r0
   58e68:	adc	r9, ip, r2
   58e6c:	cmp	r8, #1
   58e70:	sbcs	r2, r9, #0
   58e74:	bge	58f20 <fputs@plt+0x47e30>
   58e78:	ldr	r8, [r5, #340]	; 0x154
   58e7c:	mov	r2, #0
   58e80:	add	sl, r4, #44	; 0x2c
   58e84:	mov	r7, r2
   58e88:	str	r2, [r5, #340]	; 0x154
   58e8c:	add	r2, r8, r7, lsl #2
   58e90:	cmp	r3, r7
   58e94:	add	r7, r7, #1
   58e98:	ble	58f64 <fputs@plt+0x47e74>
   58e9c:	ldr	r1, [r2], #4
   58ea0:	ldr	r9, [r1, #8]
   58ea4:	cmp	r9, #0
   58ea8:	beq	58e90 <fputs@plt+0x47da0>
   58eac:	ldr	r1, [r9]
   58eb0:	ldr	r1, [r1, #60]	; 0x3c
   58eb4:	cmp	r1, #0
   58eb8:	beq	58e90 <fputs@plt+0x47da0>
   58ebc:	mov	r0, r9
   58ec0:	blx	r1
   58ec4:	ldr	r3, [r9, #8]
   58ec8:	mov	fp, r0
   58ecc:	cmp	r3, #0
   58ed0:	beq	58ee4 <fputs@plt+0x47df4>
   58ed4:	add	r2, r9, #8
   58ed8:	mov	r1, sl
   58edc:	mov	r0, r4
   58ee0:	bl	24d88 <fputs@plt+0x13c98>
   58ee4:	cmp	fp, #0
   58ee8:	bne	58ef8 <fputs@plt+0x47e08>
   58eec:	add	r2, r8, r7, lsl #2
   58ef0:	ldr	r3, [r5, #316]	; 0x13c
   58ef4:	b	58e90 <fputs@plt+0x47da0>
   58ef8:	str	r8, [r5, #340]	; 0x154
   58efc:	cmp	fp, #5
   58f00:	beq	58f54 <fputs@plt+0x47e64>
   58f04:	mov	r1, #0
   58f08:	mov	r0, r5
   58f0c:	str	fp, [r4, #80]	; 0x50
   58f10:	bl	53bd8 <fputs@plt+0x42ae8>
   58f14:	mov	r3, #0
   58f18:	str	r3, [r4, #92]	; 0x5c
   58f1c:	b	58e38 <fputs@plt+0x47d48>
   58f20:	ldr	r1, [pc, #1532]	; 59524 <fputs@plt+0x48434>
   58f24:	mov	r3, #2
   58f28:	movw	fp, #787	; 0x313
   58f2c:	mov	r0, r4
   58f30:	str	fp, [r4, #80]	; 0x50
   58f34:	strb	r3, [r4, #86]	; 0x56
   58f38:	add	r1, pc, r1
   58f3c:	bl	44bb8 <fputs@plt+0x33ac8>
   58f40:	ldrb	r3, [r4, #89]	; 0x59
   58f44:	tst	r3, #32
   58f48:	movne	r0, #1
   58f4c:	beq	58f04 <fputs@plt+0x47e14>
   58f50:	b	58a84 <fputs@plt+0x47994>
   58f54:	ldrb	r3, [r4, #89]	; 0x59
   58f58:	tst	r3, #32
   58f5c:	beq	58f04 <fputs@plt+0x47e14>
   58f60:	b	58b28 <fputs@plt+0x47a38>
   58f64:	ldr	r9, [pc, #1468]	; 59528 <fputs@plt+0x48438>
   58f68:	mov	r0, #0
   58f6c:	mov	r7, r0
   58f70:	str	r8, [r5, #340]	; 0x154
   58f74:	mov	r8, r0
   58f78:	add	r9, pc, r9
   58f7c:	ldr	lr, [r5, #20]
   58f80:	mov	r3, r8
   58f84:	cmp	lr, r3
   58f88:	ble	58fb8 <fputs@plt+0x47ec8>
   58f8c:	ldr	r2, [r5, #16]
   58f90:	add	r2, r2, r3, lsl #4
   58f94:	ldr	r1, [r2, #4]
   58f98:	cmp	r1, #0
   58f9c:	beq	58fac <fputs@plt+0x47ebc>
   58fa0:	ldrb	ip, [r1, #8]
   58fa4:	cmp	ip, #2
   58fa8:	beq	59150 <fputs@plt+0x48060>
   58fac:	add	r3, r3, #1
   58fb0:	cmp	lr, r3
   58fb4:	bgt	58f8c <fputs@plt+0x47e9c>
   58fb8:	cmp	r0, #0
   58fbc:	beq	58fdc <fputs@plt+0x47eec>
   58fc0:	ldr	r3, [r5, #200]	; 0xc8
   58fc4:	cmp	r3, #0
   58fc8:	beq	58fdc <fputs@plt+0x47eec>
   58fcc:	ldr	r0, [r5, #196]	; 0xc4
   58fd0:	blx	r3
   58fd4:	cmp	r0, #0
   58fd8:	bne	594c8 <fputs@plt+0x483d8>
   58fdc:	ldr	r3, [r5, #16]
   58fe0:	ldr	r3, [r3, #4]
   58fe4:	ldr	r3, [r3, #4]
   58fe8:	ldr	r3, [r3]
   58fec:	ldrb	r8, [r3, #16]
   58ff0:	cmp	r8, #0
   58ff4:	movne	r8, #0
   58ff8:	bne	59108 <fputs@plt+0x48018>
   58ffc:	ldr	r9, [r3, #176]	; 0xb0
   59000:	cmp	r9, #0
   59004:	beq	59104 <fputs@plt+0x48014>
   59008:	mov	r0, r9
   5900c:	bl	10f34 <strlen@plt>
   59010:	ubfx	r0, r0, #0, #30
   59014:	cmp	r0, #0
   59018:	cmpne	r7, #1
   5901c:	movle	r7, #1
   59020:	movgt	r7, #0
   59024:	ble	59108 <fputs@plt+0x48018>
   59028:	mov	r0, r9
   5902c:	ldr	r8, [r5]
   59030:	str	r7, [sp, #36]	; 0x24
   59034:	bl	10f34 <strlen@plt>
   59038:	ldr	r1, [pc, #1260]	; 5952c <fputs@plt+0x4843c>
   5903c:	mov	r2, r9
   59040:	bic	sl, r0, #-1073741824	; 0xc0000000
   59044:	mov	r0, r5
   59048:	add	r1, pc, r1
   5904c:	bl	44c0c <fputs@plt+0x33b1c>
   59050:	subs	r9, r0, #0
   59054:	beq	594d0 <fputs@plt+0x483e0>
   59058:	add	r3, r9, sl
   5905c:	add	fp, sp, #44	; 0x2c
   59060:	str	r3, [sp, #16]
   59064:	ldr	r3, [pc, #1220]	; 59530 <fputs@plt+0x48440>
   59068:	add	r3, pc, r3
   5906c:	str	r3, [sp, #8]
   59070:	add	r3, sp, #40	; 0x28
   59074:	str	r3, [sp, #20]
   59078:	ldr	r3, [pc, #1204]	; 59534 <fputs@plt+0x48444>
   5907c:	add	r3, pc, r3
   59080:	str	r3, [sp, #24]
   59084:	mov	r1, fp
   59088:	mov	r0, #4
   5908c:	bl	48f20 <fputs@plt+0x37e30>
   59090:	mov	r0, #13
   59094:	ldr	r2, [sp, #8]
   59098:	add	r7, r7, #1
   5909c:	ldr	r3, [sp, #44]	; 0x2c
   590a0:	ldr	r1, [sp, #16]
   590a4:	uxtb	ip, r3
   590a8:	lsr	r3, r3, #8
   590ac:	str	ip, [sp]
   590b0:	bl	32ae4 <fputs@plt+0x219f4>
   590b4:	mov	r2, #0
   590b8:	mov	r1, r9
   590bc:	ldr	r3, [sp, #20]
   590c0:	mov	r0, r8
   590c4:	ldr	sl, [r8, #32]
   590c8:	blx	sl
   590cc:	cmp	r0, #0
   590d0:	bne	594b0 <fputs@plt+0x483c0>
   590d4:	ldr	r3, [sp, #40]	; 0x28
   590d8:	cmp	r3, #0
   590dc:	beq	59314 <fputs@plt+0x48224>
   590e0:	cmp	r7, #101	; 0x65
   590e4:	beq	592e8 <fputs@plt+0x481f8>
   590e8:	cmp	r7, #1
   590ec:	bne	59084 <fputs@plt+0x47f94>
   590f0:	mov	r2, r9
   590f4:	mov	r0, #13
   590f8:	ldr	r1, [sp, #24]
   590fc:	bl	36384 <fputs@plt+0x25294>
   59100:	b	59084 <fputs@plt+0x47f94>
   59104:	mov	r8, r9
   59108:	ldr	r2, [r5, #20]
   5910c:	cmp	r2, r8
   59110:	ble	591bc <fputs@plt+0x480cc>
   59114:	ldr	r3, [r5, #16]
   59118:	add	r3, r3, r8, lsl #4
   5911c:	add	r8, r8, #1
   59120:	ldr	r0, [r3, #4]
   59124:	cmp	r0, #0
   59128:	beq	5910c <fputs@plt+0x4801c>
   5912c:	ldrb	r3, [r0, #8]
   59130:	cmp	r3, #2
   59134:	bne	5910c <fputs@plt+0x4801c>
   59138:	mov	r1, #0
   5913c:	bl	5602c <fputs@plt+0x44f3c>
   59140:	cmp	r0, #0
   59144:	beq	59108 <fputs@plt+0x48018>
   59148:	mov	fp, r0
   5914c:	b	58efc <fputs@plt+0x47e0c>
   59150:	ldrd	r0, [r1]
   59154:	str	r0, [r1, #4]
   59158:	ldrb	r2, [r2, #8]
   5915c:	ldr	r0, [r1]
   59160:	cmp	r2, #1
   59164:	beq	5917c <fputs@plt+0x4808c>
   59168:	ldrb	r2, [r0, #5]
   5916c:	add	r2, r9, r2
   59170:	ldrb	r2, [r2, #3084]	; 0xc0c
   59174:	cmp	r2, #0
   59178:	addne	r7, r7, #1
   5917c:	ldr	fp, [r0, #44]	; 0x2c
   59180:	cmp	fp, #0
   59184:	bne	58efc <fputs@plt+0x47e0c>
   59188:	ldr	r2, [r0, #216]	; 0xd8
   5918c:	add	r8, r3, #1
   59190:	mov	r3, r8
   59194:	cmp	r2, #0
   59198:	beq	591a4 <fputs@plt+0x480b4>
   5919c:	mov	r0, #1
   591a0:	b	58f84 <fputs@plt+0x47e94>
   591a4:	mov	r1, #4
   591a8:	bl	1b274 <fputs@plt+0xa184>
   591ac:	subs	fp, r0, #0
   591b0:	mov	r0, #1
   591b4:	beq	58f7c <fputs@plt+0x47e8c>
   591b8:	b	58efc <fputs@plt+0x47e0c>
   591bc:	mov	r7, #0
   591c0:	b	591dc <fputs@plt+0x480ec>
   591c4:	mov	r1, #0
   591c8:	add	r7, r7, #1
   591cc:	bl	4e1cc <fputs@plt+0x3d0dc>
   591d0:	cmp	r0, #0
   591d4:	bne	59148 <fputs@plt+0x48058>
   591d8:	ldr	r2, [r5, #20]
   591dc:	cmp	r7, r2
   591e0:	bge	592b4 <fputs@plt+0x481c4>
   591e4:	ldr	r3, [r5, #16]
   591e8:	add	r1, r3, r7, lsl #4
   591ec:	ldr	r0, [r1, #4]
   591f0:	cmp	r0, #0
   591f4:	addeq	r3, r3, #4
   591f8:	bne	591c4 <fputs@plt+0x480d4>
   591fc:	add	r7, r7, #1
   59200:	cmp	r7, r2
   59204:	beq	592b4 <fputs@plt+0x481c4>
   59208:	ldr	r0, [r3, r7, lsl #4]
   5920c:	cmp	r0, #0
   59210:	bne	591c4 <fputs@plt+0x480d4>
   59214:	b	591fc <fputs@plt+0x4810c>
   59218:	ldr	r0, [sp, #36]	; 0x24
   5921c:	bl	1991c <fputs@plt+0x882c>
   59220:	mov	r2, #1
   59224:	mov	r1, r9
   59228:	ldr	r3, [r8, #28]
   5922c:	mov	r0, r8
   59230:	blx	r3
   59234:	mov	fp, r0
   59238:	mov	r1, r9
   5923c:	mov	r0, r5
   59240:	bl	19bf4 <fputs@plt+0x8b04>
   59244:	cmp	fp, #0
   59248:	bne	58efc <fputs@plt+0x47e0c>
   5924c:	ldr	r3, [pc, #740]	; 59538 <fputs@plt+0x48448>
   59250:	add	r3, pc, r3
   59254:	ldr	r3, [r3, #328]	; 0x148
   59258:	cmp	r3, #0
   5925c:	beq	59264 <fputs@plt+0x48174>
   59260:	blx	r3
   59264:	ldr	r2, [r5, #20]
   59268:	cmp	r2, #0
   5926c:	ble	5929c <fputs@plt+0x481ac>
   59270:	ldr	r3, [r5, #16]
   59274:	mov	r1, #1
   59278:	add	r3, r3, fp, lsl #4
   5927c:	add	fp, fp, r1
   59280:	ldr	r3, [r3, #4]
   59284:	subs	r0, r3, #0
   59288:	beq	59294 <fputs@plt+0x481a4>
   5928c:	bl	4e1cc <fputs@plt+0x3d0dc>
   59290:	ldr	r2, [r5, #20]
   59294:	cmp	fp, r2
   59298:	blt	59270 <fputs@plt+0x48180>
   5929c:	ldr	r3, [pc, #664]	; 5953c <fputs@plt+0x4844c>
   592a0:	add	r3, pc, r3
   592a4:	ldr	r3, [r3, #332]	; 0x14c
   592a8:	cmp	r3, #0
   592ac:	beq	592b4 <fputs@plt+0x481c4>
   592b0:	blx	r3
   592b4:	mov	r1, #64	; 0x40
   592b8:	mov	r0, r5
   592bc:	bl	19fb8 <fputs@plt+0x8ec8>
   592c0:	ldr	r3, [r5, #24]
   592c4:	add	r2, r5, #448	; 0x1c0
   592c8:	mov	r0, #0
   592cc:	mov	r1, #0
   592d0:	strd	r0, [r2, #-8]
   592d4:	strd	r0, [r2]
   592d8:	bic	r3, r3, #16777216	; 0x1000000
   592dc:	bic	r3, r3, #2
   592e0:	str	r3, [r5, #24]
   592e4:	b	58e38 <fputs@plt+0x47d48>
   592e8:	ldr	r1, [pc, #592]	; 59540 <fputs@plt+0x48450>
   592ec:	mov	sl, r0
   592f0:	mov	r2, r9
   592f4:	mov	r0, #13
   592f8:	add	r1, pc, r1
   592fc:	bl	36384 <fputs@plt+0x25294>
   59300:	mov	r2, sl
   59304:	mov	r1, r9
   59308:	ldr	r3, [r8, #28]
   5930c:	mov	r0, r8
   59310:	blx	r3
   59314:	mov	r0, #0
   59318:	movw	r3, #16406	; 0x4016
   5931c:	add	r2, sp, #36	; 0x24
   59320:	mov	r1, r9
   59324:	str	r0, [sp]
   59328:	mov	r0, r8
   5932c:	bl	262a8 <fputs@plt+0x151b8>
   59330:	subs	sl, r0, #0
   59334:	bne	594b4 <fputs@plt+0x483c4>
   59338:	ldr	fp, [sp, #36]	; 0x24
   5933c:	ldr	r2, [r5, #20]
   59340:	ldr	r3, [fp]
   59344:	cmp	r2, #0
   59348:	str	r3, [sp, #16]
   5934c:	ble	59420 <fputs@plt+0x48330>
   59350:	mov	r0, #0
   59354:	mov	r1, #0
   59358:	mov	r7, sl
   5935c:	strd	r0, [sp, #8]
   59360:	strd	r8, [sp, #20]
   59364:	str	r4, [sp, #28]
   59368:	b	59378 <fputs@plt+0x48288>
   5936c:	add	r7, r7, #1
   59370:	cmp	r7, r2
   59374:	bge	59418 <fputs@plt+0x48328>
   59378:	ldr	r1, [r5, #16]
   5937c:	add	r1, r1, r7, lsl #4
   59380:	ldr	r1, [r1, #4]
   59384:	cmp	r1, #0
   59388:	beq	5936c <fputs@plt+0x4827c>
   5938c:	ldrb	r0, [r1, #8]
   59390:	cmp	r0, #2
   59394:	bne	5936c <fputs@plt+0x4827c>
   59398:	ldr	r1, [r1, #4]
   5939c:	ldr	r1, [r1]
   593a0:	ldr	r4, [r1, #180]	; 0xb4
   593a4:	subs	r0, r4, #0
   593a8:	beq	5936c <fputs@plt+0x4827c>
   593ac:	bl	10f34 <strlen@plt>
   593b0:	ldrd	r8, [sp, #8]
   593b4:	bic	r0, r0, #-1073741824	; 0xc0000000
   593b8:	mov	r1, r4
   593bc:	mov	r2, r8
   593c0:	mov	r3, r9
   593c4:	strd	r2, [sp]
   593c8:	add	r2, r0, #1
   593cc:	mov	r0, fp
   593d0:	ldr	r3, [sp, #16]
   593d4:	ldr	fp, [r3, #12]
   593d8:	blx	fp
   593dc:	mov	fp, r0
   593e0:	mov	r0, r4
   593e4:	bl	10f34 <strlen@plt>
   593e8:	bic	r2, r0, #-1073741824	; 0xc0000000
   593ec:	add	r2, r2, #1
   593f0:	adds	r8, r8, r2
   593f4:	adc	r9, r9, r2, asr #31
   593f8:	cmp	fp, #0
   593fc:	strd	r8, [sp, #8]
   59400:	bne	594d8 <fputs@plt+0x483e8>
   59404:	ldr	fp, [sp, #36]	; 0x24
   59408:	ldr	r2, [r5, #20]
   5940c:	ldr	r3, [fp]
   59410:	str	r3, [sp, #16]
   59414:	b	5936c <fputs@plt+0x4827c>
   59418:	ldrd	r8, [sp, #20]
   5941c:	ldr	r4, [sp, #28]
   59420:	mov	r0, fp
   59424:	ldr	r3, [fp]
   59428:	ldr	r3, [r3, #48]	; 0x30
   5942c:	blx	r3
   59430:	ands	r7, r0, #1024	; 0x400
   59434:	bne	59454 <fputs@plt+0x48364>
   59438:	ldr	r0, [sp, #36]	; 0x24
   5943c:	mov	r1, #2
   59440:	ldr	r3, [r0]
   59444:	ldr	r3, [r3, #20]
   59448:	blx	r3
   5944c:	subs	fp, r0, #0
   59450:	bne	5950c <fputs@plt+0x4841c>
   59454:	ldr	r2, [r5, #20]
   59458:	cmp	r2, sl
   5945c:	ble	59218 <fputs@plt+0x48128>
   59460:	ldr	r3, [r5, #16]
   59464:	add	r3, r3, sl, lsl #4
   59468:	add	sl, sl, #1
   5946c:	ldr	r0, [r3, #4]
   59470:	cmp	r0, #0
   59474:	beq	59458 <fputs@plt+0x48368>
   59478:	ldrb	r3, [r0, #8]
   5947c:	cmp	r3, #2
   59480:	bne	59458 <fputs@plt+0x48368>
   59484:	mov	r1, r9
   59488:	bl	5602c <fputs@plt+0x44f3c>
   5948c:	cmp	r0, #0
   59490:	beq	59454 <fputs@plt+0x48364>
   59494:	mov	fp, r0
   59498:	ldr	r0, [sp, #36]	; 0x24
   5949c:	bl	1991c <fputs@plt+0x882c>
   594a0:	mov	r1, r9
   594a4:	mov	r0, r5
   594a8:	bl	19bf4 <fputs@plt+0x8b04>
   594ac:	b	58efc <fputs@plt+0x47e0c>
   594b0:	mov	sl, r0
   594b4:	mov	r1, r9
   594b8:	mov	r0, r5
   594bc:	mov	fp, sl
   594c0:	bl	19bf4 <fputs@plt+0x8b04>
   594c4:	b	58efc <fputs@plt+0x47e0c>
   594c8:	movw	fp, #531	; 0x213
   594cc:	b	58f04 <fputs@plt+0x47e14>
   594d0:	mov	fp, #7
   594d4:	b	58f04 <fputs@plt+0x47e14>
   594d8:	ldrd	r8, [sp, #20]
   594dc:	ldr	r4, [sp, #28]
   594e0:	ldr	r0, [sp, #36]	; 0x24
   594e4:	bl	1991c <fputs@plt+0x882c>
   594e8:	mov	r0, r8
   594ec:	mov	r2, #0
   594f0:	mov	r1, r9
   594f4:	ldr	r3, [r8, #28]
   594f8:	blx	r3
   594fc:	mov	r1, r9
   59500:	mov	r0, r5
   59504:	bl	19bf4 <fputs@plt+0x8b04>
   59508:	b	58efc <fputs@plt+0x47e0c>
   5950c:	ldr	r0, [sp, #36]	; 0x24
   59510:	bl	1991c <fputs@plt+0x882c>
   59514:	mov	r2, r7
   59518:	mov	r0, r8
   5951c:	b	594f0 <fputs@plt+0x48400>
   59520:	andeq	r1, r4, ip, lsl #9
   59524:	andeq	r1, r4, r4, ror #1
   59528:	andeq	ip, r3, r0, ror fp
   5952c:	strdeq	r0, [r4], -r4
   59530:	andeq	r1, r4, r4
   59534:	andeq	r0, r4, r0, ror #31
   59538:	strdeq	sl, [r5], -r8
   5953c:	andeq	sl, r5, r8, lsr #11
   59540:	andeq	r0, r4, r4, asr sp
   59544:	strd	r4, [sp, #-24]!	; 0xffffffe8
   59548:	mov	r4, r0
   5954c:	ldr	r5, [r0]
   59550:	strd	r6, [sp, #8]
   59554:	str	r8, [sp, #16]
   59558:	str	lr, [sp, #20]
   5955c:	bl	5890c <fputs@plt+0x4781c>
   59560:	ldr	r3, [r4, #76]	; 0x4c
   59564:	cmp	r3, #0
   59568:	bge	5960c <fputs@plt+0x4851c>
   5956c:	ldr	r1, [r4, #44]	; 0x2c
   59570:	ldr	r0, [r4, #80]	; 0x50
   59574:	cmp	r0, #0
   59578:	beq	595c4 <fputs@plt+0x484d4>
   5957c:	ldrb	r3, [r4, #87]	; 0x57
   59580:	tst	r3, #1
   59584:	beq	595c4 <fputs@plt+0x484d4>
   59588:	cmp	r1, #0
   5958c:	moveq	r2, r1
   59590:	beq	5959c <fputs@plt+0x484ac>
   59594:	ldr	r2, [pc, #172]	; 59648 <fputs@plt+0x48558>
   59598:	add	r2, pc, r2
   5959c:	mov	r3, r1
   595a0:	mov	r1, r0
   595a4:	mov	r0, r5
   595a8:	bl	3a4a8 <fputs@plt+0x293b8>
   595ac:	mov	r0, r5
   595b0:	ldr	r1, [r4, #44]	; 0x2c
   595b4:	bl	19bf4 <fputs@plt+0x8b04>
   595b8:	mov	r3, #0
   595bc:	mov	r1, r3
   595c0:	str	r3, [r4, #44]	; 0x2c
   595c4:	ldr	r0, [r4]
   595c8:	mov	r6, #0
   595cc:	mov	r7, #0
   595d0:	bl	19bf4 <fputs@plt+0x8b04>
   595d4:	ldr	r1, [r5, #56]	; 0x38
   595d8:	mov	r3, #0
   595dc:	movw	r2, #60069	; 0xeaa5
   595e0:	movt	r2, #9916	; 0x26bc
   595e4:	ldr	r0, [r4, #80]	; 0x50
   595e8:	ldr	r8, [sp, #16]
   595ec:	str	r3, [r4, #20]
   595f0:	strd	r2, [r4, #40]	; 0x28
   595f4:	strd	r6, [r4, #136]	; 0x88
   595f8:	and	r0, r0, r1
   595fc:	ldrd	r4, [sp]
   59600:	ldrd	r6, [sp, #8]
   59604:	add	sp, sp, #20
   59608:	pop	{pc}		; (ldr pc, [sp], #4)
   5960c:	mov	r0, r4
   59610:	bl	2cad0 <fputs@plt+0x1b9e0>
   59614:	mov	r0, r5
   59618:	ldr	r1, [r4, #44]	; 0x2c
   5961c:	bl	19bf4 <fputs@plt+0x8b04>
   59620:	ldrb	r2, [r4, #89]	; 0x59
   59624:	mov	r3, #0
   59628:	str	r3, [r4, #44]	; 0x2c
   5962c:	ands	r1, r2, #8
   59630:	beq	595c4 <fputs@plt+0x484d4>
   59634:	ldrb	r2, [r4, #87]	; 0x57
   59638:	mov	r1, r3
   5963c:	orr	r3, r2, #1
   59640:	strb	r3, [r4, #87]	; 0x57
   59644:	b	595c4 <fputs@plt+0x484d4>
   59648:	ldrdeq	pc, [r3], -r4
   5964c:	ldr	r3, [r0, #40]	; 0x28
   59650:	movw	r2, #3491	; 0xda3
   59654:	movt	r2, #48626	; 0xbdf2
   59658:	strd	r4, [sp, #-16]!
   5965c:	movw	r4, #10611	; 0x2973
   59660:	movt	r4, #20892	; 0x519c
   59664:	mov	r5, r0
   59668:	str	r6, [sp, #8]
   5966c:	str	lr, [sp, #12]
   59670:	cmp	r3, r4
   59674:	cmpne	r3, r2
   59678:	moveq	r4, #1
   5967c:	movne	r4, #0
   59680:	beq	596a0 <fputs@plt+0x485b0>
   59684:	mov	r0, r5
   59688:	bl	20e34 <fputs@plt+0xfd44>
   5968c:	mov	r0, r4
   59690:	ldrd	r4, [sp]
   59694:	ldr	r6, [sp, #8]
   59698:	add	sp, sp, #12
   5969c:	pop	{pc}		; (ldr pc, [sp], #4)
   596a0:	bl	59544 <fputs@plt+0x48454>
   596a4:	mov	r4, r0
   596a8:	b	59684 <fputs@plt+0x48594>
   596ac:	strd	r4, [sp, #-16]!
   596b0:	subs	r4, r0, #0
   596b4:	str	r6, [sp, #8]
   596b8:	str	lr, [sp, #12]
   596bc:	beq	59718 <fputs@plt+0x48628>
   596c0:	ldr	r5, [r4]
   596c4:	cmp	r5, #0
   596c8:	beq	59750 <fputs@plt+0x48660>
   596cc:	ldrd	r2, [r4, #128]	; 0x80
   596d0:	cmp	r2, #1
   596d4:	sbcs	r3, r3, #0
   596d8:	bge	5972c <fputs@plt+0x4863c>
   596dc:	mov	r0, r4
   596e0:	bl	5964c <fputs@plt+0x4855c>
   596e4:	ldrb	r2, [r5, #69]	; 0x45
   596e8:	movw	r3, #3082	; 0xc0a
   596ec:	sub	r3, r0, r3
   596f0:	clz	r3, r3
   596f4:	lsr	r3, r3, #5
   596f8:	cmp	r2, #0
   596fc:	movne	r3, #1
   59700:	cmp	r3, #0
   59704:	bne	59740 <fputs@plt+0x48650>
   59708:	ldr	r4, [r5, #56]	; 0x38
   5970c:	and	r4, r4, r0
   59710:	mov	r0, r5
   59714:	bl	57bbc <fputs@plt+0x46acc>
   59718:	mov	r0, r4
   5971c:	ldrd	r4, [sp]
   59720:	ldr	r6, [sp, #8]
   59724:	add	sp, sp, #12
   59728:	pop	{pc}		; (ldr pc, [sp], #4)
   5972c:	add	r2, r4, #168	; 0xa8
   59730:	add	r1, r4, #128	; 0x80
   59734:	mov	r0, r5
   59738:	bl	1bd8c <fputs@plt+0xac9c>
   5973c:	b	596dc <fputs@plt+0x485ec>
   59740:	mov	r0, r5
   59744:	bl	210dc <fputs@plt+0xffec>
   59748:	mov	r4, r0
   5974c:	b	59710 <fputs@plt+0x48620>
   59750:	ldr	r1, [pc, #36]	; 5977c <fputs@plt+0x4868c>
   59754:	mov	r0, #21
   59758:	add	r1, pc, r1
   5975c:	bl	36384 <fputs@plt+0x25294>
   59760:	movw	r0, #7079	; 0x1ba7
   59764:	movt	r0, #1
   59768:	ldrd	r4, [sp]
   5976c:	ldr	r6, [sp, #8]
   59770:	ldr	lr, [sp, #12]
   59774:	add	sp, sp, #16
   59778:	b	3642c <fputs@plt+0x2533c>
   5977c:	ldrdeq	pc, [r3], -r0
   59780:	strd	r4, [sp, #-16]!
   59784:	subs	r4, r0, #0
   59788:	moveq	r5, r4
   5978c:	str	r6, [sp, #8]
   59790:	str	lr, [sp, #12]
   59794:	beq	597b4 <fputs@plt+0x486c4>
   59798:	ldr	r0, [r4, #20]
   5979c:	ldr	r6, [r4, #24]
   597a0:	bl	596ac <fputs@plt+0x485bc>
   597a4:	mov	r5, r0
   597a8:	mov	r1, r4
   597ac:	mov	r0, r6
   597b0:	bl	19bf4 <fputs@plt+0x8b04>
   597b4:	mov	r0, r5
   597b8:	ldrd	r4, [sp]
   597bc:	ldr	r6, [sp, #8]
   597c0:	add	sp, sp, #12
   597c4:	pop	{pc}		; (ldr pc, [sp], #4)
   597c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   597cc:	strd	r6, [sp, #8]
   597d0:	subs	r6, r0, #0
   597d4:	strd	r8, [sp, #16]
   597d8:	strd	sl, [sp, #24]
   597dc:	str	lr, [sp, #32]
   597e0:	sub	sp, sp, #4
   597e4:	ldr	r9, [sp, #40]	; 0x28
   597e8:	beq	59924 <fputs@plt+0x48834>
   597ec:	mov	ip, r3
   597f0:	mov	r4, r2
   597f4:	lsr	r8, ip, #31
   597f8:	mov	r3, r1
   597fc:	ldr	r7, [r6, #24]
   59800:	orrs	r8, r8, r2, lsr #31
   59804:	beq	59850 <fputs@plt+0x48760>
   59808:	mov	r3, #1
   5980c:	mov	r0, r7
   59810:	mov	r1, r3
   59814:	str	r3, [r7, #52]	; 0x34
   59818:	bl	2105c <fputs@plt+0xff6c>
   5981c:	ldrb	r3, [r7, #69]	; 0x45
   59820:	cmp	r3, #0
   59824:	moveq	r4, #1
   59828:	bne	598dc <fputs@plt+0x487ec>
   5982c:	ldr	r0, [r7, #56]	; 0x38
   59830:	and	r0, r0, r4
   59834:	add	sp, sp, #4
   59838:	ldrd	r4, [sp]
   5983c:	ldrd	r6, [sp, #8]
   59840:	ldrd	r8, [sp, #16]
   59844:	ldrd	sl, [sp, #24]
   59848:	add	sp, sp, #32
   5984c:	pop	{pc}		; (ldr pc, [sp], #4)
   59850:	ldr	r0, [r6, #4]
   59854:	asr	fp, r2, #31
   59858:	adds	r4, r2, ip
   5985c:	adc	r5, fp, ip, asr #31
   59860:	asr	r1, r0, #31
   59864:	cmp	r0, r4
   59868:	sbcs	r1, r1, r5
   5986c:	blt	59808 <fputs@plt+0x48718>
   59870:	ldr	r5, [r6, #20]
   59874:	cmp	r5, #0
   59878:	beq	59900 <fputs@plt+0x48810>
   5987c:	ldr	r1, [r6, #8]
   59880:	ldr	r0, [r6, #16]
   59884:	add	r1, ip, r1
   59888:	ldr	lr, [r0]
   5988c:	ldr	r4, [lr]
   59890:	ldr	ip, [lr, #4]
   59894:	str	r4, [ip, #4]
   59898:	blx	r9
   5989c:	cmp	r0, #4
   598a0:	mov	r4, r0
   598a4:	beq	5994c <fputs@plt+0x4885c>
   598a8:	cmp	r0, #0
   598ac:	str	r0, [r5, #80]	; 0x50
   598b0:	str	r0, [r7, #52]	; 0x34
   598b4:	bne	5995c <fputs@plt+0x4886c>
   598b8:	ldr	r3, [r7, #240]	; 0xf0
   598bc:	cmp	r3, #0
   598c0:	beq	59990 <fputs@plt+0x488a0>
   598c4:	mov	r1, r0
   598c8:	mov	r0, r7
   598cc:	bl	2105c <fputs@plt+0xff6c>
   598d0:	ldrb	r3, [r7, #69]	; 0x45
   598d4:	cmp	r3, #0
   598d8:	beq	5982c <fputs@plt+0x4873c>
   598dc:	mov	r0, r7
   598e0:	add	sp, sp, #4
   598e4:	ldrd	r4, [sp]
   598e8:	ldrd	r6, [sp, #8]
   598ec:	ldrd	r8, [sp, #16]
   598f0:	ldrd	sl, [sp, #24]
   598f4:	ldr	lr, [sp, #32]
   598f8:	add	sp, sp, #36	; 0x24
   598fc:	b	210dc <fputs@plt+0xffec>
   59900:	mov	r4, #4
   59904:	mov	r0, r7
   59908:	mov	r1, r4
   5990c:	str	r4, [r7, #52]	; 0x34
   59910:	bl	2105c <fputs@plt+0xff6c>
   59914:	ldrb	r3, [r7, #69]	; 0x45
   59918:	cmp	r3, #0
   5991c:	beq	5982c <fputs@plt+0x4873c>
   59920:	b	598dc <fputs@plt+0x487ec>
   59924:	movw	r0, #16199	; 0x3f47
   59928:	movt	r0, #1
   5992c:	add	sp, sp, #4
   59930:	ldrd	r4, [sp]
   59934:	ldrd	r6, [sp, #8]
   59938:	ldrd	r8, [sp, #16]
   5993c:	ldrd	sl, [sp, #24]
   59940:	ldr	lr, [sp, #32]
   59944:	add	sp, sp, #36	; 0x24
   59948:	b	3642c <fputs@plt+0x2533c>
   5994c:	mov	r0, r5
   59950:	bl	5964c <fputs@plt+0x4855c>
   59954:	str	r8, [r6, #20]
   59958:	str	r4, [r7, #52]	; 0x34
   5995c:	mov	r1, r4
   59960:	mov	r0, r7
   59964:	bl	2105c <fputs@plt+0xff6c>
   59968:	ldrb	r2, [r7, #69]	; 0x45
   5996c:	movw	r3, #3082	; 0xc0a
   59970:	sub	r3, r4, r3
   59974:	clz	r3, r3
   59978:	lsr	r3, r3, #5
   5997c:	cmp	r2, #0
   59980:	movne	r3, #1
   59984:	cmp	r3, #0
   59988:	bne	598dc <fputs@plt+0x487ec>
   5998c:	b	5982c <fputs@plt+0x4873c>
   59990:	ldrb	r3, [r7, #69]	; 0x45
   59994:	cmp	r3, #0
   59998:	beq	5982c <fputs@plt+0x4873c>
   5999c:	b	598dc <fputs@plt+0x487ec>
   599a0:	ldr	ip, [pc, #24]	; 599c0 <fputs@plt+0x488d0>
   599a4:	push	{lr}		; (str lr, [sp, #-4]!)
   599a8:	sub	sp, sp, #12
   599ac:	add	ip, pc, ip
   599b0:	str	ip, [sp]
   599b4:	bl	597c8 <fputs@plt+0x486d8>
   599b8:	add	sp, sp, #12
   599bc:	pop	{pc}		; (ldr pc, [sp], #4)
   599c0:			; <UNDEFINED> instruction: 0xffffba70
   599c4:	ldr	ip, [pc, #24]	; 599e4 <fputs@plt+0x488f4>
   599c8:	push	{lr}		; (str lr, [sp, #-4]!)
   599cc:	sub	sp, sp, #12
   599d0:	add	ip, pc, ip
   599d4:	str	ip, [sp]
   599d8:	bl	597c8 <fputs@plt+0x486d8>
   599dc:	add	sp, sp, #12
   599e0:	pop	{pc}		; (ldr pc, [sp], #4)
   599e4:			; <UNDEFINED> instruction: 0xffffbc68
   599e8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   599ec:	subs	r4, r0, #0
   599f0:	strd	r6, [sp, #8]
   599f4:	str	r8, [sp, #16]
   599f8:	str	lr, [sp, #20]
   599fc:	beq	59acc <fputs@plt+0x489dc>
   59a00:	ldr	r5, [r4]
   59a04:	ldrd	r2, [r4, #128]	; 0x80
   59a08:	cmp	r2, #1
   59a0c:	sbcs	r3, r3, #0
   59a10:	bge	59a9c <fputs@plt+0x489ac>
   59a14:	mov	r0, r4
   59a18:	mov	r6, #0
   59a1c:	bl	59544 <fputs@plt+0x48454>
   59a20:	movw	r1, #3491	; 0xda3
   59a24:	movt	r1, #48626	; 0xbdf2
   59a28:	mov	r3, #0
   59a2c:	mvn	r2, #0
   59a30:	mov	ip, #2
   59a34:	mov	r7, #0
   59a38:	str	r1, [r4, #40]	; 0x28
   59a3c:	mov	r1, #1
   59a40:	strb	r2, [r4, #88]	; 0x58
   59a44:	str	r1, [r4, #72]	; 0x48
   59a48:	strd	r2, [r4, #76]	; 0x4c
   59a4c:	strb	ip, [r4, #86]	; 0x56
   59a50:	str	r3, [r4, #92]	; 0x5c
   59a54:	str	r3, [r4, #104]	; 0x68
   59a58:	movw	r3, #3082	; 0xc0a
   59a5c:	strd	r6, [r4, #144]	; 0x90
   59a60:	sub	r3, r0, r3
   59a64:	ldrb	r2, [r5, #69]	; 0x45
   59a68:	clz	r3, r3
   59a6c:	lsr	r3, r3, #5
   59a70:	cmp	r2, #0
   59a74:	movne	r3, r1
   59a78:	cmp	r3, #0
   59a7c:	bne	59ab0 <fputs@plt+0x489c0>
   59a80:	ldr	r4, [r5, #56]	; 0x38
   59a84:	and	r0, r0, r4
   59a88:	ldrd	r4, [sp]
   59a8c:	ldrd	r6, [sp, #8]
   59a90:	ldr	r8, [sp, #16]
   59a94:	add	sp, sp, #20
   59a98:	pop	{pc}		; (ldr pc, [sp], #4)
   59a9c:	add	r2, r4, #168	; 0xa8
   59aa0:	add	r1, r4, #128	; 0x80
   59aa4:	mov	r0, r5
   59aa8:	bl	1bd8c <fputs@plt+0xac9c>
   59aac:	b	59a14 <fputs@plt+0x48924>
   59ab0:	mov	r0, r5
   59ab4:	ldrd	r4, [sp]
   59ab8:	ldrd	r6, [sp, #8]
   59abc:	ldr	r8, [sp, #16]
   59ac0:	ldr	lr, [sp, #20]
   59ac4:	add	sp, sp, #24
   59ac8:	b	210dc <fputs@plt+0xffec>
   59acc:	mov	r0, r4
   59ad0:	b	59a88 <fputs@plt+0x48998>
   59ad4:	mov	ip, #0
   59ad8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   59adc:	mov	r5, r0
   59ae0:	strd	r6, [sp, #8]
   59ae4:	strd	r8, [sp, #16]
   59ae8:	strd	sl, [sp, #24]
   59aec:	subs	fp, r1, #0
   59af0:	str	lr, [sp, #32]
   59af4:	sub	sp, sp, #68	; 0x44
   59af8:	strheq	fp, [r2]
   59afc:	streq	fp, [r3]
   59b00:	strd	r2, [sp, #24]
   59b04:	str	ip, [sp, #48]	; 0x30
   59b08:	str	ip, [sp, #52]	; 0x34
   59b0c:	str	ip, [sp, #56]	; 0x38
   59b10:	str	ip, [sp, #60]	; 0x3c
   59b14:	beq	59d5c <fputs@plt+0x48c6c>
   59b18:	ldr	r4, [fp]
   59b1c:	mov	r3, ip
   59b20:	lsl	r2, r4, #4
   59b24:	str	r4, [sp, #20]
   59b28:	bl	2416c <fputs@plt+0x1307c>
   59b2c:	ldr	r2, [sp, #24]
   59b30:	cmp	r4, #0
   59b34:	mov	sl, r0
   59b38:	str	r0, [sp, #32]
   59b3c:	ldr	r3, [sp, #28]
   59b40:	strh	r4, [r2]
   59b44:	str	r0, [r3]
   59b48:	ble	59d58 <fputs@plt+0x48c68>
   59b4c:	ldrb	r9, [r5, #69]	; 0x45
   59b50:	cmp	r9, #0
   59b54:	bne	59d58 <fputs@plt+0x48c68>
   59b58:	ldr	r3, [pc, #724]	; 59e34 <fputs@plt+0x48d44>
   59b5c:	add	r7, sp, #48	; 0x30
   59b60:	str	r9, [sp, #12]
   59b64:	ldr	r4, [pc, #716]	; 59e38 <fputs@plt+0x48d48>
   59b68:	add	r3, pc, r3
   59b6c:	str	r3, [sp, #36]	; 0x24
   59b70:	add	r4, pc, r4
   59b74:	ldr	r3, [pc, #704]	; 59e3c <fputs@plt+0x48d4c>
   59b78:	add	r3, pc, r3
   59b7c:	str	r3, [sp, #16]
   59b80:	ldr	r2, [fp, #4]
   59b84:	add	r1, r2, r9
   59b88:	ldr	r3, [r2, r9]
   59b8c:	b	59bb0 <fputs@plt+0x48ac0>
   59b90:	ldr	r2, [r3, #4]
   59b94:	tst	r2, #4096	; 0x1000
   59b98:	beq	59bb8 <fputs@plt+0x48ac8>
   59b9c:	tst	r2, #262144	; 0x40000
   59ba0:	ldrne	r3, [r3, #20]
   59ba4:	ldreq	r3, [r3, #12]
   59ba8:	ldrne	r3, [r3, #4]
   59bac:	ldrne	r3, [r3]
   59bb0:	cmp	r3, #0
   59bb4:	bne	59b90 <fputs@plt+0x48aa0>
   59bb8:	ldr	r2, [r1, #4]
   59bbc:	cmp	r2, #0
   59bc0:	beq	59c94 <fputs@plt+0x48ba4>
   59bc4:	ldr	r1, [pc, #628]	; 59e40 <fputs@plt+0x48d50>
   59bc8:	mov	r0, r5
   59bcc:	add	r1, pc, r1
   59bd0:	bl	44c0c <fputs@plt+0x33b1c>
   59bd4:	mov	r2, #0
   59bd8:	subs	r8, r0, #0
   59bdc:	str	r2, [sp, #40]	; 0x28
   59be0:	beq	59c58 <fputs@plt+0x48b68>
   59be4:	add	r6, sp, #44	; 0x2c
   59be8:	mov	r2, r6
   59bec:	mov	r1, r8
   59bf0:	mov	r0, r7
   59bf4:	bl	149a8 <fputs@plt+0x38b8>
   59bf8:	cmp	r0, #0
   59bfc:	beq	59d1c <fputs@plt+0x48c2c>
   59c00:	ldr	r3, [r0, #8]
   59c04:	cmp	r3, #0
   59c08:	beq	59d1c <fputs@plt+0x48c2c>
   59c0c:	mov	r0, r8
   59c10:	bl	10f34 <strlen@plt>
   59c14:	bics	r2, r0, #-1073741824	; 0xc0000000
   59c18:	bne	59cb8 <fputs@plt+0x48bc8>
   59c1c:	ldr	ip, [sp, #40]	; 0x28
   59c20:	mov	r3, r8
   59c24:	mov	r0, r5
   59c28:	ldr	r1, [pc, #532]	; 59e44 <fputs@plt+0x48d54>
   59c2c:	add	ip, ip, #1
   59c30:	add	r1, pc, r1
   59c34:	str	ip, [sp]
   59c38:	str	ip, [sp, #40]	; 0x28
   59c3c:	bl	44c0c <fputs@plt+0x33b1c>
   59c40:	ldr	r3, [sp, #40]	; 0x28
   59c44:	mov	r8, r0
   59c48:	cmp	r3, #3
   59c4c:	bhi	59d0c <fputs@plt+0x48c1c>
   59c50:	cmp	r8, #0
   59c54:	bne	59be8 <fputs@plt+0x48af8>
   59c58:	mov	r3, #0
   59c5c:	str	r3, [sl]
   59c60:	ldr	r3, [sp, #12]
   59c64:	add	sl, sl, #16
   59c68:	add	r8, r3, #1
   59c6c:	ldr	r3, [sp, #20]
   59c70:	cmp	r3, r8
   59c74:	beq	59d98 <fputs@plt+0x48ca8>
   59c78:	ldrb	r3, [r5, #69]	; 0x45
   59c7c:	add	r9, r9, #20
   59c80:	cmp	r3, #0
   59c84:	bne	59d98 <fputs@plt+0x48ca8>
   59c88:	str	r8, [sp, #12]
   59c8c:	b	59b80 <fputs@plt+0x48a90>
   59c90:	ldr	r3, [r3, #16]
   59c94:	ldrb	r2, [r3]
   59c98:	cmp	r2, #122	; 0x7a
   59c9c:	beq	59c90 <fputs@plt+0x48ba0>
   59ca0:	cmp	r2, #152	; 0x98
   59ca4:	beq	59df4 <fputs@plt+0x48d04>
   59ca8:	cmp	r2, #27
   59cac:	beq	59d90 <fputs@plt+0x48ca0>
   59cb0:	ldr	r2, [r1, #8]
   59cb4:	b	59bc4 <fputs@plt+0x48ad4>
   59cb8:	subs	r1, r2, #1
   59cbc:	beq	59cfc <fputs@plt+0x48c0c>
   59cc0:	ldrb	r3, [r8, r1]
   59cc4:	ldr	r0, [sp, #16]
   59cc8:	add	r0, r0, r3
   59ccc:	ldrb	r0, [r0, #64]	; 0x40
   59cd0:	tst	r0, #4
   59cd4:	beq	59d00 <fputs@plt+0x48c10>
   59cd8:	add	ip, r8, r1
   59cdc:	b	59cf4 <fputs@plt+0x48c04>
   59ce0:	ldrb	r3, [ip, #-1]!
   59ce4:	add	r0, r4, r3
   59ce8:	ldrb	r0, [r0, #64]	; 0x40
   59cec:	tst	r0, #4
   59cf0:	beq	59d00 <fputs@plt+0x48c10>
   59cf4:	subs	r1, r1, #1
   59cf8:	bne	59ce0 <fputs@plt+0x48bf0>
   59cfc:	ldrb	r3, [r8]
   59d00:	cmp	r3, #58	; 0x3a
   59d04:	moveq	r2, r1
   59d08:	b	59c1c <fputs@plt+0x48b2c>
   59d0c:	add	r1, sp, #40	; 0x28
   59d10:	mov	r0, #4
   59d14:	bl	48f20 <fputs@plt+0x37e30>
   59d18:	b	59c50 <fputs@plt+0x48b60>
   59d1c:	mov	r1, r8
   59d20:	mov	r2, sl
   59d24:	str	r8, [sl]
   59d28:	mov	r0, r7
   59d2c:	bl	21bb8 <fputs@plt+0x10ac8>
   59d30:	cmp	sl, r0
   59d34:	bne	59c60 <fputs@plt+0x48b70>
   59d38:	ldr	r3, [r5, #68]	; 0x44
   59d3c:	bic	r3, r3, #-16777216	; 0xff000000
   59d40:	bic	r3, r3, #255	; 0xff
   59d44:	cmp	r3, #0
   59d48:	bne	59c60 <fputs@plt+0x48b70>
   59d4c:	mov	r0, r5
   59d50:	bl	1a178 <fputs@plt+0x9088>
   59d54:	b	59c60 <fputs@plt+0x48b70>
   59d58:	ldr	fp, [sp, #32]
   59d5c:	add	r0, sp, #48	; 0x30
   59d60:	bl	1996c <fputs@plt+0x887c>
   59d64:	ldrb	r3, [r5, #69]	; 0x45
   59d68:	cmp	r3, #0
   59d6c:	bne	59e2c <fputs@plt+0x48d3c>
   59d70:	mov	r0, #0
   59d74:	add	sp, sp, #68	; 0x44
   59d78:	ldrd	r4, [sp]
   59d7c:	ldrd	r6, [sp, #8]
   59d80:	ldrd	r8, [sp, #16]
   59d84:	ldrd	sl, [sp, #24]
   59d88:	add	sp, sp, #32
   59d8c:	pop	{pc}		; (ldr pc, [sp], #4)
   59d90:	ldr	r2, [r3, #8]
   59d94:	b	59bc4 <fputs@plt+0x48ad4>
   59d98:	mov	r0, r7
   59d9c:	bl	1996c <fputs@plt+0x887c>
   59da0:	ldrb	r3, [r5, #69]	; 0x45
   59da4:	cmp	r3, #0
   59da8:	beq	59d70 <fputs@plt+0x48c80>
   59dac:	ldr	r6, [sp, #32]
   59db0:	mov	r4, #0
   59db4:	mov	r0, r5
   59db8:	ldr	r1, [r6, r4, lsl #4]
   59dbc:	add	r4, r4, #1
   59dc0:	bl	19bf4 <fputs@plt+0x8b04>
   59dc4:	cmp	r8, r4
   59dc8:	bne	59db4 <fputs@plt+0x48cc4>
   59dcc:	mov	r0, r5
   59dd0:	ldr	r1, [sp, #32]
   59dd4:	bl	19bf4 <fputs@plt+0x8b04>
   59dd8:	ldr	r2, [sp, #28]
   59ddc:	mov	r3, #0
   59de0:	mov	r0, #7
   59de4:	str	r3, [r2]
   59de8:	ldr	r2, [sp, #24]
   59dec:	strh	r3, [r2]
   59df0:	b	59d74 <fputs@plt+0x48c84>
   59df4:	ldr	r2, [r3, #44]	; 0x2c
   59df8:	cmp	r2, #0
   59dfc:	beq	59cb0 <fputs@plt+0x48bc0>
   59e00:	ldrsh	r3, [r3, #32]
   59e04:	cmp	r3, #0
   59e08:	blt	59e18 <fputs@plt+0x48d28>
   59e0c:	ldr	r2, [r2, #4]
   59e10:	ldr	r2, [r2, r3, lsl #4]
   59e14:	b	59bc4 <fputs@plt+0x48ad4>
   59e18:	ldrsh	r3, [r2, #32]
   59e1c:	cmp	r3, #0
   59e20:	ldrlt	r2, [sp, #36]	; 0x24
   59e24:	blt	59bc4 <fputs@plt+0x48ad4>
   59e28:	b	59e0c <fputs@plt+0x48d1c>
   59e2c:	str	fp, [sp, #32]
   59e30:	b	59dcc <fputs@plt+0x48cdc>
   59e34:	andeq	r2, r4, r0, lsl fp
   59e38:	andeq	fp, r3, r8, ror pc
   59e3c:	andeq	fp, r3, r0, ror pc
   59e40:	andeq	pc, r3, r0, lsr #3
   59e44:	andeq	r0, r4, ip, asr #8
   59e48:	strd	r4, [sp, #-32]!	; 0xffffffe0
   59e4c:	mov	r2, #0
   59e50:	mov	r5, r1
   59e54:	strd	r6, [sp, #8]
   59e58:	ldr	r7, [r0]
   59e5c:	strd	r8, [sp, #16]
   59e60:	mov	r8, r0
   59e64:	str	sl, [sp, #24]
   59e68:	str	lr, [sp, #28]
   59e6c:	ldr	r6, [r7, #24]
   59e70:	bic	r3, r6, #4
   59e74:	orr	r3, r3, #64	; 0x40
   59e78:	str	r3, [r7, #24]
   59e7c:	bl	2170c <fputs@plt+0x1061c>
   59e80:	ldr	r3, [r8, #68]	; 0x44
   59e84:	cmp	r3, #0
   59e88:	beq	59e94 <fputs@plt+0x48da4>
   59e8c:	b	59f28 <fputs@plt+0x48e38>
   59e90:	mov	r5, r4
   59e94:	ldr	r4, [r5, #48]	; 0x30
   59e98:	cmp	r4, #0
   59e9c:	bne	59e90 <fputs@plt+0x48da0>
   59ea0:	mov	r2, #72	; 0x48
   59ea4:	mov	r3, #0
   59ea8:	str	r6, [r7, #24]
   59eac:	mov	r0, r7
   59eb0:	bl	2416c <fputs@plt+0x1307c>
   59eb4:	subs	r6, r0, #0
   59eb8:	beq	59f28 <fputs@plt+0x48e38>
   59ebc:	mov	r1, #1
   59ec0:	movt	r1, #200	; 0xc8
   59ec4:	str	r4, [r6]
   59ec8:	mov	r9, r5
   59ecc:	add	r3, r6, #4
   59ed0:	str	r1, [r6, #36]	; 0x24
   59ed4:	add	r2, r6, #34	; 0x22
   59ed8:	ldr	r1, [r9], #28
   59edc:	ldr	r0, [r8]
   59ee0:	bl	59ad4 <fputs@plt+0x489e4>
   59ee4:	mov	r2, r5
   59ee8:	mov	r1, r6
   59eec:	mov	r3, r9
   59ef0:	mov	r0, r8
   59ef4:	bl	42ba8 <fputs@plt+0x31ab8>
   59ef8:	mvn	r3, #0
   59efc:	strh	r3, [r6, #32]
   59f00:	ldrb	r3, [r7, #69]	; 0x45
   59f04:	cmp	r3, #0
   59f08:	bne	59f30 <fputs@plt+0x48e40>
   59f0c:	mov	r0, r6
   59f10:	ldrd	r4, [sp]
   59f14:	ldrd	r6, [sp, #8]
   59f18:	ldrd	r8, [sp, #16]
   59f1c:	ldr	sl, [sp, #24]
   59f20:	add	sp, sp, #28
   59f24:	pop	{pc}		; (ldr pc, [sp], #4)
   59f28:	mov	r6, #0
   59f2c:	b	59f0c <fputs@plt+0x48e1c>
   59f30:	mov	r1, r6
   59f34:	mov	r0, r7
   59f38:	mov	r6, r4
   59f3c:	bl	21e78 <fputs@plt+0x10d88>
   59f40:	b	59f0c <fputs@plt+0x48e1c>
   59f44:	strd	r4, [sp, #-32]!	; 0xffffffe0
   59f48:	mov	r4, r1
   59f4c:	ldr	r5, [r0]
   59f50:	strd	r6, [sp, #8]
   59f54:	mov	r7, r0
   59f58:	strd	r8, [sp, #16]
   59f5c:	str	sl, [sp, #24]
   59f60:	str	lr, [sp, #28]
   59f64:	sub	sp, sp, #16
   59f68:	ldrb	r3, [r1, #42]	; 0x2a
   59f6c:	tst	r3, #16
   59f70:	beq	5a02c <fputs@plt+0x48f3c>
   59f74:	ldr	r3, [r1, #56]	; 0x38
   59f78:	cmp	r3, #0
   59f7c:	bne	59f90 <fputs@plt+0x48ea0>
   59f80:	b	59fc0 <fputs@plt+0x48ed0>
   59f84:	ldr	r3, [r3, #24]
   59f88:	cmp	r3, #0
   59f8c:	beq	59fc0 <fputs@plt+0x48ed0>
   59f90:	ldr	r2, [r3]
   59f94:	cmp	r5, r2
   59f98:	bne	59f84 <fputs@plt+0x48e94>
   59f9c:	mov	r6, #0
   59fa0:	mov	r0, r6
   59fa4:	add	sp, sp, #16
   59fa8:	ldrd	r4, [sp]
   59fac:	ldrd	r6, [sp, #8]
   59fb0:	ldrd	r8, [sp, #16]
   59fb4:	ldr	sl, [sp, #24]
   59fb8:	add	sp, sp, #28
   59fbc:	pop	{pc}		; (ldr pc, [sp], #4)
   59fc0:	ldr	r3, [r4, #52]	; 0x34
   59fc4:	add	r6, sp, #12
   59fc8:	add	r0, r5, #320	; 0x140
   59fcc:	mov	r2, r6
   59fd0:	ldr	r1, [r3]
   59fd4:	bl	149a8 <fputs@plt+0x38b8>
   59fd8:	cmp	r0, #0
   59fdc:	beq	5a13c <fputs@plt+0x4904c>
   59fe0:	ldr	r2, [r0, #8]
   59fe4:	cmp	r2, #0
   59fe8:	beq	5a13c <fputs@plt+0x4904c>
   59fec:	ldr	r3, [r2]
   59ff0:	mov	r0, #0
   59ff4:	mov	r1, r4
   59ff8:	ldr	r3, [r3, #8]
   59ffc:	str	r6, [sp]
   5a000:	str	r0, [sp, #12]
   5a004:	mov	r0, r5
   5a008:	bl	44d1c <fputs@plt+0x33c2c>
   5a00c:	cmp	r0, #0
   5a010:	bne	5a178 <fputs@plt+0x49088>
   5a014:	mov	r0, r5
   5a018:	ldr	r1, [sp, #12]
   5a01c:	bl	19bf4 <fputs@plt+0x8b04>
   5a020:	ldrb	r3, [r4, #42]	; 0x2a
   5a024:	tst	r3, #16
   5a028:	bne	59f9c <fputs@plt+0x48eac>
   5a02c:	ldrsh	r6, [r4, #34]	; 0x22
   5a030:	cmp	r6, #0
   5a034:	bgt	59f9c <fputs@plt+0x48eac>
   5a038:	bne	5a15c <fputs@plt+0x4906c>
   5a03c:	ldr	r8, [r4, #24]
   5a040:	cmp	r8, #0
   5a044:	beq	5a088 <fputs@plt+0x48f98>
   5a048:	ldr	ip, [r5, #256]	; 0x100
   5a04c:	add	r3, r4, #4
   5a050:	mov	r1, r8
   5a054:	add	r2, r4, #34	; 0x22
   5a058:	ldr	r0, [r7]
   5a05c:	add	ip, ip, #1
   5a060:	str	ip, [r5, #256]	; 0x100
   5a064:	bl	59ad4 <fputs@plt+0x489e4>
   5a068:	ldr	r3, [r5, #256]	; 0x100
   5a06c:	sub	r3, r3, #1
   5a070:	str	r3, [r5, #256]	; 0x100
   5a074:	ldr	r2, [r4, #64]	; 0x40
   5a078:	ldrh	r3, [r2, #78]	; 0x4e
   5a07c:	orr	r3, r3, #2
   5a080:	strh	r3, [r2, #78]	; 0x4e
   5a084:	b	59fa0 <fputs@plt+0x48eb0>
   5a088:	mov	r2, r8
   5a08c:	mov	r0, r5
   5a090:	ldr	r1, [r4, #12]
   5a094:	bl	24ec0 <fputs@plt+0x13dd0>
   5a098:	subs	r9, r0, #0
   5a09c:	moveq	r6, #1
   5a0a0:	beq	5a074 <fputs@plt+0x48f84>
   5a0a4:	mov	r0, r7
   5a0a8:	ldr	r1, [r9, #28]
   5a0ac:	ldr	r6, [r7, #72]	; 0x48
   5a0b0:	bl	16a10 <fputs@plt+0x5920>
   5a0b4:	ldr	r3, [r5, #256]	; 0x100
   5a0b8:	mvn	r2, #0
   5a0bc:	mov	r1, r9
   5a0c0:	mov	r0, r7
   5a0c4:	ldr	sl, [r5, #296]	; 0x128
   5a0c8:	strh	r2, [r4, #34]	; 0x22
   5a0cc:	str	r8, [r5, #296]	; 0x128
   5a0d0:	add	r3, r3, #1
   5a0d4:	str	r3, [r5, #256]	; 0x100
   5a0d8:	bl	59e48 <fputs@plt+0x48d58>
   5a0dc:	ldr	r2, [r5, #256]	; 0x100
   5a0e0:	subs	r3, r0, #0
   5a0e4:	str	sl, [r5, #296]	; 0x128
   5a0e8:	sub	r2, r2, #1
   5a0ec:	str	r2, [r5, #256]	; 0x100
   5a0f0:	str	r6, [r7, #72]	; 0x48
   5a0f4:	moveq	r6, #1
   5a0f8:	strheq	r3, [r4, #34]	; 0x22
   5a0fc:	beq	5a128 <fputs@plt+0x49038>
   5a100:	ldrsh	ip, [r3, #34]	; 0x22
   5a104:	mov	r1, r3
   5a108:	mov	r0, r5
   5a10c:	mov	r6, r8
   5a110:	ldr	r2, [r3, #4]
   5a114:	str	r2, [r4, #4]
   5a118:	strh	ip, [r4, #34]	; 0x22
   5a11c:	str	r8, [r3, #4]
   5a120:	strh	r8, [r3, #34]	; 0x22
   5a124:	bl	21e78 <fputs@plt+0x10d88>
   5a128:	mov	r1, r9
   5a12c:	mov	r0, r5
   5a130:	mov	r2, #1
   5a134:	bl	22154 <fputs@plt+0x11064>
   5a138:	b	5a074 <fputs@plt+0x48f84>
   5a13c:	ldr	r1, [pc, #92]	; 5a1a0 <fputs@plt+0x490b0>
   5a140:	mov	r0, r7
   5a144:	mov	r6, #1
   5a148:	ldr	r3, [r4, #52]	; 0x34
   5a14c:	add	r1, pc, r1
   5a150:	ldr	r2, [r3]
   5a154:	bl	3aac4 <fputs@plt+0x299d4>
   5a158:	b	59fa0 <fputs@plt+0x48eb0>
   5a15c:	ldr	r1, [pc, #64]	; 5a1a4 <fputs@plt+0x490b4>
   5a160:	mov	r0, r7
   5a164:	mov	r6, #1
   5a168:	ldr	r2, [r4]
   5a16c:	add	r1, pc, r1
   5a170:	bl	3aac4 <fputs@plt+0x299d4>
   5a174:	b	59fa0 <fputs@plt+0x48eb0>
   5a178:	ldr	r1, [pc, #40]	; 5a1a8 <fputs@plt+0x490b8>
   5a17c:	mov	r0, r7
   5a180:	mov	r6, #1
   5a184:	ldr	r2, [sp, #12]
   5a188:	add	r1, pc, r1
   5a18c:	bl	3aac4 <fputs@plt+0x299d4>
   5a190:	mov	r0, r5
   5a194:	ldr	r1, [sp, #12]
   5a198:	bl	19bf4 <fputs@plt+0x8b04>
   5a19c:	b	59fa0 <fputs@plt+0x48eb0>
   5a1a0:	andeq	pc, r3, r8, lsr pc	; <UNPREDICTABLE>
   5a1a4:	andeq	pc, r3, ip, lsr #30
   5a1a8:	andeq	lr, r3, r4, ror #23
   5a1ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5a1b0:	strd	r6, [sp, #8]
   5a1b4:	mov	r6, r0
   5a1b8:	ldr	r0, [r2]
   5a1bc:	str	r8, [sp, #16]
   5a1c0:	str	lr, [sp, #20]
   5a1c4:	bl	29ea0 <fputs@plt+0x18db0>
   5a1c8:	cmp	r0, #1
   5a1cc:	ldr	r5, [pc, #108]	; 5a240 <fputs@plt+0x49150>
   5a1d0:	movge	r4, r0
   5a1d4:	movlt	r4, #1
   5a1d8:	mov	r0, r6
   5a1dc:	mov	r2, r4
   5a1e0:	asr	r3, r4, #31
   5a1e4:	bl	2d164 <fputs@plt+0x1c074>
   5a1e8:	subs	r7, r0, #0
   5a1ec:	add	r5, pc, r5
   5a1f0:	beq	5a22c <fputs@plt+0x4913c>
   5a1f4:	mov	r1, r7
   5a1f8:	mov	r0, r4
   5a1fc:	bl	48f20 <fputs@plt+0x37e30>
   5a200:	ldr	r3, [pc, #60]	; 5a244 <fputs@plt+0x49154>
   5a204:	mov	r2, r4
   5a208:	mov	r1, r7
   5a20c:	mov	r0, r6
   5a210:	ldrd	r6, [sp, #8]
   5a214:	ldr	r8, [sp, #16]
   5a218:	ldr	r3, [r5, r3]
   5a21c:	ldrd	r4, [sp]
   5a220:	ldr	lr, [sp, #20]
   5a224:	add	sp, sp, #24
   5a228:	b	2d228 <fputs@plt+0x1c138>
   5a22c:	ldrd	r4, [sp]
   5a230:	ldrd	r6, [sp, #8]
   5a234:	ldr	r8, [sp, #16]
   5a238:	add	sp, sp, #20
   5a23c:	pop	{pc}		; (ldr pc, [sp], #4)
   5a240:	andeq	r4, r5, ip, lsl #28
   5a244:	andeq	r0, r0, r4, lsr #2
   5a248:	str	r4, [sp, #-8]!
   5a24c:	mov	r4, r0
   5a250:	mov	r0, #8
   5a254:	str	lr, [sp, #4]
   5a258:	sub	sp, sp, #8
   5a25c:	mov	r1, sp
   5a260:	bl	48f20 <fputs@plt+0x37e30>
   5a264:	ldrd	r2, [sp]
   5a268:	cmp	r2, #0
   5a26c:	sbcs	r1, r3, #0
   5a270:	bge	5a284 <fputs@plt+0x49194>
   5a274:	rsbs	r2, r2, #0
   5a278:	bic	r1, r3, #-2147483648	; 0x80000000
   5a27c:	rsc	r3, r1, #0
   5a280:	strd	r2, [sp]
   5a284:	mov	r0, r4
   5a288:	bl	29f58 <fputs@plt+0x18e68>
   5a28c:	add	sp, sp, #8
   5a290:	ldr	r4, [sp]
   5a294:	add	sp, sp, #4
   5a298:	pop	{pc}		; (ldr pc, [sp], #4)
   5a29c:	strd	r4, [sp, #-16]!
   5a2a0:	mov	r4, r0
   5a2a4:	str	r6, [sp, #8]
   5a2a8:	str	lr, [sp, #12]
   5a2ac:	bl	2b584 <fputs@plt+0x1a494>
   5a2b0:	subs	r5, r0, #0
   5a2b4:	bne	5a338 <fputs@plt+0x49248>
   5a2b8:	ldr	r3, [pc, #148]	; 5a354 <fputs@plt+0x49264>
   5a2bc:	add	r3, pc, r3
   5a2c0:	ldr	ip, [r3, #336]	; 0x150
   5a2c4:	ldr	r0, [r3, #340]	; 0x154
   5a2c8:	cmp	ip, #0
   5a2cc:	beq	5a34c <fputs@plt+0x4925c>
   5a2d0:	ldr	r3, [r0]
   5a2d4:	cmp	r4, r3
   5a2d8:	beq	5a338 <fputs@plt+0x49248>
   5a2dc:	mov	r2, r0
   5a2e0:	mov	r3, r5
   5a2e4:	b	5a2f4 <fputs@plt+0x49204>
   5a2e8:	ldr	r1, [r2, #4]!
   5a2ec:	cmp	r1, r4
   5a2f0:	beq	5a338 <fputs@plt+0x49248>
   5a2f4:	add	r3, r3, #1
   5a2f8:	cmp	ip, r3
   5a2fc:	bne	5a2e8 <fputs@plt+0x491f8>
   5a300:	add	ip, ip, #1
   5a304:	lsl	r2, ip, #2
   5a308:	mov	r3, #0
   5a30c:	bl	2bf48 <fputs@plt+0x1ae58>
   5a310:	cmp	r0, #0
   5a314:	moveq	r5, #7
   5a318:	beq	5a338 <fputs@plt+0x49248>
   5a31c:	ldr	r3, [pc, #52]	; 5a358 <fputs@plt+0x49268>
   5a320:	add	r3, pc, r3
   5a324:	ldr	r2, [r3, #336]	; 0x150
   5a328:	str	r0, [r3, #340]	; 0x154
   5a32c:	add	r1, r2, #1
   5a330:	str	r4, [r0, r2, lsl #2]
   5a334:	str	r1, [r3, #336]	; 0x150
   5a338:	mov	r0, r5
   5a33c:	ldrd	r4, [sp]
   5a340:	ldr	r6, [sp, #8]
   5a344:	add	sp, sp, #12
   5a348:	pop	{pc}		; (ldr pc, [sp], #4)
   5a34c:	mov	r2, #4
   5a350:	b	5a308 <fputs@plt+0x49218>
   5a354:	andeq	r9, r5, ip, lsl #11
   5a358:	andeq	r9, r5, r8, lsr #10
   5a35c:	strd	r4, [sp, #-16]!
   5a360:	str	r6, [sp, #8]
   5a364:	str	lr, [sp, #12]
   5a368:	bl	2b584 <fputs@plt+0x1a494>
   5a36c:	subs	r4, r0, #0
   5a370:	beq	5a384 <fputs@plt+0x49294>
   5a374:	ldrd	r4, [sp]
   5a378:	ldr	r6, [sp, #8]
   5a37c:	add	sp, sp, #12
   5a380:	pop	{pc}		; (ldr pc, [sp], #4)
   5a384:	ldr	r5, [pc, #32]	; 5a3ac <fputs@plt+0x492bc>
   5a388:	add	r5, pc, r5
   5a38c:	ldr	r0, [r5, #340]	; 0x154
   5a390:	bl	19898 <fputs@plt+0x87a8>
   5a394:	str	r4, [r5, #336]	; 0x150
   5a398:	str	r4, [r5, #340]	; 0x154
   5a39c:	ldrd	r4, [sp]
   5a3a0:	ldr	r6, [sp, #8]
   5a3a4:	add	sp, sp, #12
   5a3a8:	pop	{pc}		; (ldr pc, [sp], #4)
   5a3ac:	andeq	r9, r5, r0, asr #9
   5a3b0:	strd	r4, [sp, #-16]!
   5a3b4:	ldr	r5, [pc, #264]	; 5a4c4 <fputs@plt+0x493d4>
   5a3b8:	ldr	r4, [pc, #264]	; 5a4c8 <fputs@plt+0x493d8>
   5a3bc:	add	r5, pc, r5
   5a3c0:	ldr	r3, [r5, #228]	; 0xe4
   5a3c4:	add	r4, pc, r4
   5a3c8:	str	r6, [sp, #8]
   5a3cc:	str	lr, [sp, #12]
   5a3d0:	cmp	r3, #0
   5a3d4:	bne	5a450 <fputs@plt+0x49360>
   5a3d8:	ldr	r3, [pc, #236]	; 5a4cc <fputs@plt+0x493dc>
   5a3dc:	add	r3, pc, r3
   5a3e0:	ldr	r2, [r3, #244]	; 0xf4
   5a3e4:	cmp	r2, #0
   5a3e8:	beq	5a410 <fputs@plt+0x49320>
   5a3ec:	ldr	r2, [r3, #120]	; 0x78
   5a3f0:	cmp	r2, #0
   5a3f4:	beq	5a400 <fputs@plt+0x49310>
   5a3f8:	ldr	r0, [r3, #112]	; 0x70
   5a3fc:	blx	r2
   5a400:	ldr	r3, [pc, #200]	; 5a4d0 <fputs@plt+0x493e0>
   5a404:	mov	r2, #0
   5a408:	add	r3, pc, r3
   5a40c:	str	r2, [r3, #244]	; 0xf4
   5a410:	ldr	r3, [pc, #188]	; 5a4d4 <fputs@plt+0x493e4>
   5a414:	add	r3, pc, r3
   5a418:	ldr	r2, [r3, #240]	; 0xf0
   5a41c:	cmp	r2, #0
   5a420:	bne	5a464 <fputs@plt+0x49374>
   5a424:	ldr	r3, [pc, #172]	; 5a4d8 <fputs@plt+0x493e8>
   5a428:	mov	r0, #0
   5a42c:	ldrd	r4, [sp]
   5a430:	ldr	r6, [sp, #8]
   5a434:	add	sp, sp, #12
   5a438:	add	r3, pc, r3
   5a43c:	ldr	r2, [r3, #236]	; 0xec
   5a440:	cmp	r2, #0
   5a444:	movne	r2, #0
   5a448:	strne	r2, [r3, #236]	; 0xec
   5a44c:	pop	{pc}		; (ldr pc, [sp], #4)
   5a450:	bl	29d94 <fputs@plt+0x18ca4>
   5a454:	bl	5a35c <fputs@plt+0x4926c>
   5a458:	mov	r3, #0
   5a45c:	str	r3, [r5, #228]	; 0xe4
   5a460:	b	5a3d8 <fputs@plt+0x492e8>
   5a464:	ldr	r2, [r3, #64]	; 0x40
   5a468:	cmp	r2, #0
   5a46c:	beq	5a478 <fputs@plt+0x49388>
   5a470:	ldr	r0, [r3, #68]	; 0x44
   5a474:	blx	r2
   5a478:	ldr	r1, [pc, #92]	; 5a4dc <fputs@plt+0x493ec>
   5a47c:	mov	r2, #0
   5a480:	mov	r3, #0
   5a484:	mov	r0, #0
   5a488:	ldr	lr, [pc, #80]	; 5a4e0 <fputs@plt+0x493f0>
   5a48c:	ldr	ip, [pc, #80]	; 5a4e4 <fputs@plt+0x493f4>
   5a490:	add	r1, pc, r1
   5a494:	add	lr, pc, lr
   5a498:	strd	r2, [r1, #216]	; 0xd8
   5a49c:	strd	r2, [r1, #224]	; 0xe0
   5a4a0:	strd	r2, [r1, #232]	; 0xe8
   5a4a4:	strd	r2, [r1, #240]	; 0xf0
   5a4a8:	ldr	r3, [pc, #56]	; 5a4e8 <fputs@plt+0x493f8>
   5a4ac:	str	r0, [lr, #240]	; 0xf0
   5a4b0:	ldr	r2, [r4, ip]
   5a4b4:	str	r0, [r2]
   5a4b8:	ldr	r3, [r4, r3]
   5a4bc:	str	r0, [r3]
   5a4c0:	b	5a424 <fputs@plt+0x49334>
   5a4c4:			; <UNDEFINED> instruction: 0x00054dbc
   5a4c8:	andeq	r4, r5, r4, lsr ip
   5a4cc:	muleq	r5, ip, sp
   5a4d0:	andeq	r4, r5, r0, ror sp
   5a4d4:	andeq	r4, r5, r4, ror #26
   5a4d8:	andeq	r4, r5, r0, asr #26
   5a4dc:			; <UNDEFINED> instruction: 0x000593b8
   5a4e0:	andeq	r4, r5, r4, ror #25
   5a4e4:	andeq	r0, r0, ip, asr #2
   5a4e8:	andeq	r0, r0, r8, lsr #2
   5a4ec:	strd	r4, [sp, #-16]!
   5a4f0:	str	r6, [sp, #8]
   5a4f4:	mov	r6, r0
   5a4f8:	str	lr, [sp, #12]
   5a4fc:	sub	sp, sp, #8
   5a500:	bl	2b584 <fputs@plt+0x1a494>
   5a504:	subs	r4, r0, #0
   5a508:	beq	5a524 <fputs@plt+0x49434>
   5a50c:	mov	r0, r4
   5a510:	add	sp, sp, #8
   5a514:	ldrd	r4, [sp]
   5a518:	ldr	r6, [sp, #8]
   5a51c:	add	sp, sp, #12
   5a520:	pop	{pc}		; (ldr pc, [sp], #4)
   5a524:	mov	r2, #40	; 0x28
   5a528:	mov	r3, #0
   5a52c:	bl	2416c <fputs@plt+0x1307c>
   5a530:	subs	r5, r0, #0
   5a534:	beq	5a558 <fputs@plt+0x49468>
   5a538:	mov	r2, #1
   5a53c:	mov	r1, r6
   5a540:	mov	r3, #2
   5a544:	strh	r2, [r5, #8]
   5a548:	mvn	r2, #0
   5a54c:	str	r4, [r5, #32]
   5a550:	str	r4, [sp]
   5a554:	bl	2c78c <fputs@plt+0x1b69c>
   5a558:	mov	r1, #1
   5a55c:	mov	r0, r5
   5a560:	bl	32e14 <fputs@plt+0x21d24>
   5a564:	cmp	r0, #0
   5a568:	moveq	r4, #7
   5a56c:	beq	5a578 <fputs@plt+0x49488>
   5a570:	bl	2ab88 <fputs@plt+0x19a98>
   5a574:	uxtb	r4, r0
   5a578:	mov	r0, r5
   5a57c:	bl	20ad4 <fputs@plt+0xf9e4>
   5a580:	b	5a50c <fputs@plt+0x4941c>
   5a584:	ldr	r0, [r0, #12]
   5a588:	bx	lr
   5a58c:	ldr	ip, [r0, #20]
   5a590:	cmp	ip, #0
   5a594:	ble	5a638 <fputs@plt+0x49548>
   5a598:	ldr	r3, [r0, #16]
   5a59c:	strd	r4, [sp, #-16]!
   5a5a0:	str	r6, [sp, #8]
   5a5a4:	str	lr, [sp, #12]
   5a5a8:	add	r4, r3, ip, lsl #4
   5a5ac:	mov	r2, r3
   5a5b0:	ldr	r1, [r2, #4]
   5a5b4:	add	r2, r2, #16
   5a5b8:	cmp	r1, #0
   5a5bc:	beq	5a5cc <fputs@plt+0x494dc>
   5a5c0:	ldr	lr, [r1]
   5a5c4:	ldr	r1, [r1, #4]
   5a5c8:	str	lr, [r1, #4]
   5a5cc:	cmp	r2, r4
   5a5d0:	bne	5a5b0 <fputs@plt+0x494c0>
   5a5d4:	ldr	r6, [pc, #100]	; 5a640 <fputs@plt+0x49550>
   5a5d8:	mov	r5, r0
   5a5dc:	mov	r4, #0
   5a5e0:	add	r6, pc, r6
   5a5e4:	b	5a5ec <fputs@plt+0x494fc>
   5a5e8:	ldr	r3, [r5, #16]
   5a5ec:	add	r3, r3, r4, lsl #4
   5a5f0:	add	r4, r4, #1
   5a5f4:	ldr	r3, [r3, #4]
   5a5f8:	cmp	r3, #0
   5a5fc:	beq	5a61c <fputs@plt+0x4952c>
   5a600:	ldr	r2, [r3, #4]
   5a604:	ldr	r3, [r6, #156]	; 0x9c
   5a608:	ldr	r2, [r2]
   5a60c:	ldr	r2, [r2, #212]	; 0xd4
   5a610:	ldr	r0, [r2, #44]	; 0x2c
   5a614:	blx	r3
   5a618:	ldr	ip, [r5, #20]
   5a61c:	cmp	ip, r4
   5a620:	bgt	5a5e8 <fputs@plt+0x494f8>
   5a624:	ldrd	r4, [sp]
   5a628:	mov	r0, #0
   5a62c:	ldr	r6, [sp, #8]
   5a630:	add	sp, sp, #12
   5a634:	pop	{pc}		; (ldr pc, [sp], #4)
   5a638:	mov	r0, #0
   5a63c:	bx	lr
   5a640:	muleq	r5, r8, fp
   5a644:	ldr	r1, [r0, #20]
   5a648:	strd	r4, [sp, #-32]!	; 0xffffffe0
   5a64c:	strd	r6, [sp, #8]
   5a650:	mov	r6, r0
   5a654:	strd	r8, [sp, #16]
   5a658:	str	sl, [sp, #24]
   5a65c:	cmp	r1, #0
   5a660:	str	lr, [sp, #28]
   5a664:	ble	5a68c <fputs@plt+0x4959c>
   5a668:	ldr	r3, [r0, #16]
   5a66c:	add	ip, r3, r1, lsl #4
   5a670:	ldr	r2, [r3, #4]
   5a674:	add	r3, r3, #16
   5a678:	cmp	r2, #0
   5a67c:	ldmne	r2, {r0, r2}
   5a680:	strne	r0, [r2, #4]
   5a684:	cmp	r3, ip
   5a688:	bne	5a670 <fputs@plt+0x49580>
   5a68c:	mov	r5, #0
   5a690:	mov	r4, r5
   5a694:	cmp	r4, r1
   5a698:	bge	5a784 <fputs@plt+0x49694>
   5a69c:	ldr	r3, [r6, #16]
   5a6a0:	add	r3, r3, r4, lsl #4
   5a6a4:	add	r4, r4, #1
   5a6a8:	ldr	r3, [r3, #4]
   5a6ac:	cmp	r3, #0
   5a6b0:	beq	5a694 <fputs@plt+0x495a4>
   5a6b4:	ldrb	r2, [r3, #8]
   5a6b8:	cmp	r2, #2
   5a6bc:	bne	5a694 <fputs@plt+0x495a4>
   5a6c0:	ldr	r3, [r3, #4]
   5a6c4:	ldr	r8, [r3]
   5a6c8:	ldrb	r3, [r8, #16]
   5a6cc:	ldr	r7, [r8, #44]	; 0x2c
   5a6d0:	cmp	r3, #0
   5a6d4:	bne	5a748 <fputs@plt+0x49658>
   5a6d8:	ldr	r3, [r8, #212]	; 0xd4
   5a6dc:	ldr	r0, [r3]
   5a6e0:	cmp	r0, #0
   5a6e4:	movne	r2, r0
   5a6e8:	beq	5a6fc <fputs@plt+0x4960c>
   5a6ec:	ldr	r3, [r2, #32]
   5a6f0:	str	r3, [r2, #12]
   5a6f4:	subs	r2, r3, #0
   5a6f8:	bne	5a6ec <fputs@plt+0x495fc>
   5a6fc:	bl	17b68 <fputs@plt+0x6a78>
   5a700:	mov	r1, r0
   5a704:	b	5a70c <fputs@plt+0x4961c>
   5a708:	mov	r1, r9
   5a70c:	adds	r3, r1, #0
   5a710:	movne	r3, #1
   5a714:	cmp	r7, #0
   5a718:	movne	r3, #0
   5a71c:	cmp	r3, #0
   5a720:	beq	5a748 <fputs@plt+0x49658>
   5a724:	ldrsh	r3, [r1, #26]
   5a728:	mov	r7, #0
   5a72c:	ldr	r9, [r1, #12]
   5a730:	cmp	r3, r7
   5a734:	bne	5a708 <fputs@plt+0x49618>
   5a738:	mov	r0, r8
   5a73c:	bl	559f8 <fputs@plt+0x44908>
   5a740:	mov	r7, r0
   5a744:	b	5a708 <fputs@plt+0x49618>
   5a748:	cmp	r7, #5
   5a74c:	beq	5a774 <fputs@plt+0x49684>
   5a750:	cmp	r7, #0
   5a754:	beq	5a794 <fputs@plt+0x496a4>
   5a758:	mov	r0, r7
   5a75c:	ldrd	r4, [sp]
   5a760:	ldrd	r6, [sp, #8]
   5a764:	ldrd	r8, [sp, #16]
   5a768:	ldr	sl, [sp, #24]
   5a76c:	add	sp, sp, #28
   5a770:	pop	{pc}		; (ldr pc, [sp], #4)
   5a774:	ldr	r1, [r6, #20]
   5a778:	mov	r5, #1
   5a77c:	cmp	r4, r1
   5a780:	blt	5a69c <fputs@plt+0x495ac>
   5a784:	cmp	r5, #0
   5a788:	moveq	r7, #0
   5a78c:	movne	r7, #5
   5a790:	b	5a758 <fputs@plt+0x49668>
   5a794:	ldr	r1, [r6, #20]
   5a798:	b	5a694 <fputs@plt+0x495a4>
   5a79c:	push	{r1, r2, r3}
   5a7a0:	movw	r2, #1001	; 0x3e9
   5a7a4:	str	r4, [sp, #-8]!
   5a7a8:	str	lr, [sp, #4]
   5a7ac:	sub	sp, sp, #12
   5a7b0:	ldr	r3, [sp, #20]
   5a7b4:	add	r1, sp, #24
   5a7b8:	str	r1, [sp, #4]
   5a7bc:	cmp	r3, r2
   5a7c0:	beq	5a804 <fputs@plt+0x49714>
   5a7c4:	movw	r2, #1002	; 0x3ea
   5a7c8:	mov	ip, r0
   5a7cc:	cmp	r3, r2
   5a7d0:	beq	5a814 <fputs@plt+0x49724>
   5a7d4:	movw	r2, #1003	; 0x3eb
   5a7d8:	cmp	r3, r2
   5a7dc:	beq	5a8d0 <fputs@plt+0x497e0>
   5a7e0:	cmp	r3, #1004	; 0x3ec
   5a7e4:	beq	5a8d8 <fputs@plt+0x497e8>
   5a7e8:	mov	r0, #1
   5a7ec:	add	sp, sp, #12
   5a7f0:	ldr	r4, [sp]
   5a7f4:	ldr	lr, [sp, #4]
   5a7f8:	add	sp, sp, #8
   5a7fc:	add	sp, sp, #12
   5a800:	bx	lr
   5a804:	ldrd	r2, [r1, #4]
   5a808:	ldr	r1, [sp, #24]
   5a80c:	bl	28214 <fputs@plt+0x17124>
   5a810:	b	5a7ec <fputs@plt+0x496fc>
   5a814:	mov	r4, #0
   5a818:	ldr	r3, [sp, #4]
   5a81c:	ldr	r2, [ip, #24]
   5a820:	ldr	lr, [r3, #4]
   5a824:	ldr	r1, [r3], #8
   5a828:	cmp	r1, #0
   5a82c:	str	r3, [sp, #4]
   5a830:	ble	5a8ac <fputs@plt+0x497bc>
   5a834:	ldr	r3, [pc, #164]	; 5a8e0 <fputs@plt+0x497f0>
   5a838:	add	r3, pc, r3
   5a83c:	add	r3, r3, r4, lsl #3
   5a840:	ldr	r1, [r3, #3096]	; 0xc18
   5a844:	orr	r1, r2, r1
   5a848:	str	r1, [ip, #24]
   5a84c:	cmp	r2, r1
   5a850:	beq	5a878 <fputs@plt+0x49788>
   5a854:	ldr	r3, [ip, #4]
   5a858:	cmp	r3, #0
   5a85c:	beq	5a878 <fputs@plt+0x49788>
   5a860:	ldrb	r2, [r3, #87]	; 0x57
   5a864:	orr	r2, r2, #1
   5a868:	strb	r2, [r3, #87]	; 0x57
   5a86c:	ldr	r3, [r3, #52]	; 0x34
   5a870:	cmp	r3, #0
   5a874:	bne	5a860 <fputs@plt+0x49770>
   5a878:	cmp	lr, #0
   5a87c:	moveq	r0, lr
   5a880:	beq	5a7ec <fputs@plt+0x496fc>
   5a884:	ldr	r3, [pc, #88]	; 5a8e4 <fputs@plt+0x497f4>
   5a888:	mov	r0, #0
   5a88c:	add	r3, pc, r3
   5a890:	add	r3, r3, r4, lsl #3
   5a894:	ldr	r3, [r3, #3096]	; 0xc18
   5a898:	tst	r1, r3
   5a89c:	movne	r3, #1
   5a8a0:	moveq	r3, r0
   5a8a4:	str	r3, [lr]
   5a8a8:	b	5a7ec <fputs@plt+0x496fc>
   5a8ac:	movne	r1, r2
   5a8b0:	bne	5a878 <fputs@plt+0x49788>
   5a8b4:	ldr	r3, [pc, #44]	; 5a8e8 <fputs@plt+0x497f8>
   5a8b8:	add	r3, pc, r3
   5a8bc:	add	r3, r3, r4, lsl #3
   5a8c0:	ldr	r1, [r3, #3096]	; 0xc18
   5a8c4:	bic	r1, r2, r1
   5a8c8:	str	r1, [ip, #24]
   5a8cc:	b	5a84c <fputs@plt+0x4975c>
   5a8d0:	mov	r4, #1
   5a8d4:	b	5a818 <fputs@plt+0x49728>
   5a8d8:	mov	r4, #2
   5a8dc:	b	5a818 <fputs@plt+0x49728>
   5a8e0:			; <UNDEFINED> instruction: 0x0003b2b0
   5a8e4:	andeq	fp, r3, ip, asr r2
   5a8e8:	andeq	fp, r3, r0, lsr r2
   5a8ec:	ldrd	r0, [r0, #32]
   5a8f0:	bx	lr
   5a8f4:	str	r4, [sp, #-8]!
   5a8f8:	mov	r4, r0
   5a8fc:	str	lr, [sp, #4]
   5a900:	bl	2a0a8 <fputs@plt+0x18fb8>
   5a904:	bl	5a8ec <fputs@plt+0x497fc>
   5a908:	mov	r2, r0
   5a90c:	mov	r3, r1
   5a910:	ldr	lr, [sp, #4]
   5a914:	mov	r0, r4
   5a918:	ldr	r4, [sp]
   5a91c:	add	sp, sp, #8
   5a920:	b	29f58 <fputs@plt+0x18e68>
   5a924:	ldr	r0, [r0, #84]	; 0x54
   5a928:	bx	lr
   5a92c:	str	r4, [sp, #-8]!
   5a930:	mov	r4, r0
   5a934:	str	lr, [sp, #4]
   5a938:	bl	2a0a8 <fputs@plt+0x18fb8>
   5a93c:	bl	5a924 <fputs@plt+0x49834>
   5a940:	mov	r1, r0
   5a944:	mov	r0, r4
   5a948:	ldr	r4, [sp]
   5a94c:	ldr	lr, [sp, #4]
   5a950:	add	sp, sp, #8
   5a954:	b	29f28 <fputs@plt+0x18e38>
   5a958:	ldr	r0, [r0, #88]	; 0x58
   5a95c:	bx	lr
   5a960:	str	r4, [sp, #-8]!
   5a964:	mov	r4, r0
   5a968:	str	lr, [sp, #4]
   5a96c:	bl	2a0a8 <fputs@plt+0x18fb8>
   5a970:	bl	5a958 <fputs@plt+0x49868>
   5a974:	mov	r1, r0
   5a978:	mov	r0, r4
   5a97c:	ldr	r4, [sp]
   5a980:	ldr	lr, [sp, #4]
   5a984:	add	sp, sp, #8
   5a988:	b	29f28 <fputs@plt+0x18e38>
   5a98c:	mov	r1, #0
   5a990:	b	57f4c <fputs@plt+0x46e5c>
   5a994:	mov	r1, #1
   5a998:	b	57f4c <fputs@plt+0x46e5c>
   5a99c:	mov	r3, r0
   5a9a0:	mov	ip, #0
   5a9a4:	mov	r0, ip
   5a9a8:	str	r1, [r3, #380]	; 0x17c
   5a9ac:	str	r2, [r3, #384]	; 0x180
   5a9b0:	str	ip, [r3, #388]	; 0x184
   5a9b4:	str	ip, [r3, #428]	; 0x1ac
   5a9b8:	bx	lr
   5a9bc:	cmp	r1, #0
   5a9c0:	ble	5a9d4 <fputs@plt+0x498e4>
   5a9c4:	str	r2, [r0, #304]	; 0x130
   5a9c8:	str	r3, [r0, #308]	; 0x134
   5a9cc:	str	r1, [r0, #312]	; 0x138
   5a9d0:	bx	lr
   5a9d4:	mov	r3, #0
   5a9d8:	str	r3, [r0, #304]	; 0x130
   5a9dc:	str	r3, [r0, #308]	; 0x134
   5a9e0:	str	r3, [r0, #312]	; 0x138
   5a9e4:	bx	lr
   5a9e8:	strd	r4, [sp, #-16]!
   5a9ec:	subs	r5, r1, #0
   5a9f0:	str	r6, [sp, #8]
   5a9f4:	str	lr, [sp, #12]
   5a9f8:	ble	5aa28 <fputs@plt+0x49938>
   5a9fc:	ldr	r1, [pc, #52]	; 5aa38 <fputs@plt+0x49948>
   5aa00:	mov	r4, r0
   5aa04:	mov	r2, r0
   5aa08:	add	r1, pc, r1
   5aa0c:	bl	5a99c <fputs@plt+0x498ac>
   5aa10:	str	r5, [r4, #428]	; 0x1ac
   5aa14:	ldrd	r4, [sp]
   5aa18:	mov	r0, #0
   5aa1c:	ldr	r6, [sp, #8]
   5aa20:	add	sp, sp, #12
   5aa24:	pop	{pc}		; (ldr pc, [sp], #4)
   5aa28:	mov	r2, #0
   5aa2c:	mov	r1, r2
   5aa30:	bl	5a99c <fputs@plt+0x498ac>
   5aa34:	b	5aa14 <fputs@plt+0x49924>
   5aa38:			; <UNDEFINED> instruction: 0xfffc3958
   5aa3c:	mov	r3, #1
   5aa40:	str	r3, [r0, #248]	; 0xf8
   5aa44:	bx	lr
   5aa48:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5aa4c:	mov	r4, r0
   5aa50:	strd	r6, [sp, #8]
   5aa54:	strd	r8, [sp, #16]
   5aa58:	strd	sl, [sp, #24]
   5aa5c:	str	lr, [sp, #32]
   5aa60:	sub	sp, sp, #36	; 0x24
   5aa64:	add	r7, sp, #72	; 0x48
   5aa68:	ldr	r9, [sp, #84]	; 0x54
   5aa6c:	str	r1, [sp, #24]
   5aa70:	ldr	r6, [sp, #88]	; 0x58
   5aa74:	str	r2, [sp, #28]
   5aa78:	ldm	r7, {r7, r8, sl}
   5aa7c:	cmp	r6, #0
   5aa80:	beq	5ab6c <fputs@plt+0x49a7c>
   5aa84:	mov	fp, r3
   5aa88:	mov	r2, #12
   5aa8c:	mov	r3, #0
   5aa90:	bl	2416c <fputs@plt+0x1307c>
   5aa94:	subs	r5, r0, #0
   5aa98:	beq	5ab30 <fputs@plt+0x49a40>
   5aa9c:	mov	r3, fp
   5aaa0:	mov	r0, r4
   5aaa4:	strd	r6, [r5, #4]
   5aaa8:	stm	sp, {r7, r8, sl}
   5aaac:	str	r9, [sp, #12]
   5aab0:	str	r5, [sp, #16]
   5aab4:	ldr	r1, [sp, #24]
   5aab8:	ldr	r2, [sp, #28]
   5aabc:	bl	3a5d0 <fputs@plt+0x294e0>
   5aac0:	ldr	r3, [r5]
   5aac4:	mov	r8, r0
   5aac8:	cmp	r3, #0
   5aacc:	beq	5ab18 <fputs@plt+0x49a28>
   5aad0:	ldrb	r2, [r4, #69]	; 0x45
   5aad4:	movw	r3, #3082	; 0xc0a
   5aad8:	sub	r3, r8, r3
   5aadc:	clz	r3, r3
   5aae0:	lsr	r3, r3, #5
   5aae4:	cmp	r2, #0
   5aae8:	movne	r3, #1
   5aaec:	cmp	r3, #0
   5aaf0:	bne	5ab48 <fputs@plt+0x49a58>
   5aaf4:	ldr	r0, [r4, #56]	; 0x38
   5aaf8:	and	r0, r0, r8
   5aafc:	add	sp, sp, #36	; 0x24
   5ab00:	ldrd	r4, [sp]
   5ab04:	ldrd	r6, [sp, #8]
   5ab08:	ldrd	r8, [sp, #16]
   5ab0c:	ldrd	sl, [sp, #24]
   5ab10:	add	sp, sp, #32
   5ab14:	pop	{pc}		; (ldr pc, [sp], #4)
   5ab18:	mov	r0, r7
   5ab1c:	blx	r6
   5ab20:	mov	r1, r5
   5ab24:	mov	r0, r4
   5ab28:	bl	19bf4 <fputs@plt+0x8b04>
   5ab2c:	b	5aad0 <fputs@plt+0x499e0>
   5ab30:	mov	r0, r7
   5ab34:	blx	r6
   5ab38:	ldrb	r3, [r4, #69]	; 0x45
   5ab3c:	cmp	r3, #0
   5ab40:	moveq	r8, #1
   5ab44:	beq	5aaf4 <fputs@plt+0x49a04>
   5ab48:	mov	r0, r4
   5ab4c:	add	sp, sp, #36	; 0x24
   5ab50:	ldrd	r4, [sp]
   5ab54:	ldrd	r6, [sp, #8]
   5ab58:	ldrd	r8, [sp, #16]
   5ab5c:	ldrd	sl, [sp, #24]
   5ab60:	ldr	lr, [sp, #32]
   5ab64:	add	sp, sp, #36	; 0x24
   5ab68:	b	210dc <fputs@plt+0xffec>
   5ab6c:	stm	sp, {r7, r8, sl}
   5ab70:	str	r9, [sp, #12]
   5ab74:	str	r6, [sp, #16]
   5ab78:	bl	3a5d0 <fputs@plt+0x294e0>
   5ab7c:	mov	r8, r0
   5ab80:	b	5aad0 <fputs@plt+0x499e0>
   5ab84:	str	r4, [sp, #-8]!
   5ab88:	str	lr, [sp, #4]
   5ab8c:	sub	sp, sp, #24
   5ab90:	mov	lr, #0
   5ab94:	ldr	ip, [sp, #32]
   5ab98:	ldr	r4, [sp, #36]	; 0x24
   5ab9c:	str	ip, [sp]
   5aba0:	str	lr, [sp, #16]
   5aba4:	ldr	lr, [sp, #40]	; 0x28
   5aba8:	str	r4, [sp, #4]
   5abac:	ldr	ip, [sp, #44]	; 0x2c
   5abb0:	str	lr, [sp, #8]
   5abb4:	str	ip, [sp, #12]
   5abb8:	bl	5aa48 <fputs@plt+0x49958>
   5abbc:	add	sp, sp, #24
   5abc0:	ldr	r4, [sp]
   5abc4:	add	sp, sp, #4
   5abc8:	pop	{pc}		; (ldr pc, [sp], #4)
   5abcc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5abd0:	mov	r4, r0
   5abd4:	strd	r6, [sp, #8]
   5abd8:	strd	r8, [sp, #16]
   5abdc:	mov	r9, r2
   5abe0:	mvn	r2, #0
   5abe4:	strd	sl, [sp, #24]
   5abe8:	mov	fp, r3
   5abec:	str	lr, [sp, #32]
   5abf0:	sub	sp, sp, #28
   5abf4:	ldr	sl, [sp, #64]	; 0x40
   5abf8:	ldr	r8, [sp, #68]	; 0x44
   5abfc:	ldr	r7, [sp, #72]	; 0x48
   5ac00:	ldr	r6, [sp, #76]	; 0x4c
   5ac04:	bl	2df08 <fputs@plt+0x1ce18>
   5ac08:	mov	ip, #0
   5ac0c:	mov	r3, fp
   5ac10:	str	sl, [sp]
   5ac14:	mov	r2, r9
   5ac18:	mov	r1, r0
   5ac1c:	str	r8, [sp, #4]
   5ac20:	mov	r5, r0
   5ac24:	mov	r0, r4
   5ac28:	str	r7, [sp, #8]
   5ac2c:	str	r6, [sp, #12]
   5ac30:	str	ip, [sp, #16]
   5ac34:	bl	3a5d0 <fputs@plt+0x294e0>
   5ac38:	mov	r6, r0
   5ac3c:	mov	r1, r5
   5ac40:	mov	r0, r4
   5ac44:	bl	19bf4 <fputs@plt+0x8b04>
   5ac48:	ldrb	r2, [r4, #69]	; 0x45
   5ac4c:	movw	r3, #3082	; 0xc0a
   5ac50:	sub	r3, r6, r3
   5ac54:	clz	r3, r3
   5ac58:	lsr	r3, r3, #5
   5ac5c:	cmp	r2, #0
   5ac60:	movne	r3, #1
   5ac64:	cmp	r3, #0
   5ac68:	bne	5ac90 <fputs@plt+0x49ba0>
   5ac6c:	ldr	r0, [r4, #56]	; 0x38
   5ac70:	and	r0, r0, r6
   5ac74:	add	sp, sp, #28
   5ac78:	ldrd	r4, [sp]
   5ac7c:	ldrd	r6, [sp, #8]
   5ac80:	ldrd	r8, [sp, #16]
   5ac84:	ldrd	sl, [sp, #24]
   5ac88:	add	sp, sp, #32
   5ac8c:	pop	{pc}		; (ldr pc, [sp], #4)
   5ac90:	mov	r0, r4
   5ac94:	add	sp, sp, #28
   5ac98:	ldrd	r4, [sp]
   5ac9c:	ldrd	r6, [sp, #8]
   5aca0:	ldrd	r8, [sp, #16]
   5aca4:	ldrd	sl, [sp, #24]
   5aca8:	ldr	lr, [sp, #32]
   5acac:	add	sp, sp, #36	; 0x24
   5acb0:	b	210dc <fputs@plt+0xffec>
   5acb4:	mov	ip, #0
   5acb8:	strd	r4, [sp, #-16]!
   5acbc:	mov	r3, #1
   5acc0:	str	r6, [sp, #8]
   5acc4:	mov	r4, r0
   5acc8:	mov	r5, r1
   5accc:	str	lr, [sp, #12]
   5acd0:	sub	sp, sp, #24
   5acd4:	mov	r6, r2
   5acd8:	str	ip, [sp]
   5acdc:	bl	24344 <fputs@plt+0x13254>
   5ace0:	subs	ip, r0, #0
   5ace4:	beq	5ad10 <fputs@plt+0x49c20>
   5ace8:	ldrb	r0, [r4, #69]	; 0x45
   5acec:	cmp	r0, #0
   5acf0:	bne	5ad64 <fputs@plt+0x49c74>
   5acf4:	ldr	r3, [r4, #56]	; 0x38
   5acf8:	and	r0, r0, r3
   5acfc:	add	sp, sp, #24
   5ad00:	ldrd	r4, [sp]
   5ad04:	ldr	r6, [sp, #8]
   5ad08:	add	sp, sp, #12
   5ad0c:	pop	{pc}		; (ldr pc, [sp], #4)
   5ad10:	ldr	lr, [pc, #104]	; 5ad80 <fputs@plt+0x49c90>
   5ad14:	mov	r2, r6
   5ad18:	mov	r3, #1
   5ad1c:	mov	r1, r5
   5ad20:	mov	r0, r4
   5ad24:	str	ip, [sp]
   5ad28:	str	ip, [sp, #8]
   5ad2c:	str	ip, [sp, #12]
   5ad30:	str	ip, [sp, #16]
   5ad34:	add	lr, pc, lr
   5ad38:	str	lr, [sp, #4]
   5ad3c:	bl	3a5d0 <fputs@plt+0x294e0>
   5ad40:	ldrb	r2, [r4, #69]	; 0x45
   5ad44:	movw	r3, #3082	; 0xc0a
   5ad48:	sub	r3, r0, r3
   5ad4c:	clz	r3, r3
   5ad50:	lsr	r3, r3, #5
   5ad54:	cmp	r2, #0
   5ad58:	movne	r3, #1
   5ad5c:	cmp	r3, #0
   5ad60:	beq	5acf4 <fputs@plt+0x49c04>
   5ad64:	mov	r0, r4
   5ad68:	add	sp, sp, #24
   5ad6c:	ldrd	r4, [sp]
   5ad70:	ldr	r6, [sp, #8]
   5ad74:	ldr	lr, [sp, #12]
   5ad78:	add	sp, sp, #16
   5ad7c:	b	210dc <fputs@plt+0xffec>
   5ad80:			; <UNDEFINED> instruction: 0xfffee190
   5ad84:	mov	r3, r0
   5ad88:	ldr	r0, [r0, #184]	; 0xb8
   5ad8c:	str	r1, [r3, #180]	; 0xb4
   5ad90:	str	r2, [r3, #184]	; 0xb8
   5ad94:	bx	lr
   5ad98:	mov	r3, r0
   5ad9c:	ldr	r0, [r0, #192]	; 0xc0
   5ada0:	str	r1, [r3, #188]	; 0xbc
   5ada4:	str	r2, [r3, #192]	; 0xc0
   5ada8:	bx	lr
   5adac:	mov	r3, r0
   5adb0:	ldr	r0, [r0, #196]	; 0xc4
   5adb4:	str	r2, [r3, #196]	; 0xc4
   5adb8:	str	r1, [r3, #200]	; 0xc8
   5adbc:	bx	lr
   5adc0:	mov	r3, r0
   5adc4:	ldr	r0, [r0, #212]	; 0xd4
   5adc8:	str	r2, [r3, #212]	; 0xd4
   5adcc:	str	r1, [r3, #216]	; 0xd8
   5add0:	bx	lr
   5add4:	mov	r3, r0
   5add8:	ldr	r0, [r0, #204]	; 0xcc
   5addc:	str	r2, [r3, #204]	; 0xcc
   5ade0:	str	r1, [r3, #208]	; 0xd0
   5ade4:	bx	lr
   5ade8:	mov	r3, r0
   5adec:	ldr	r0, [r0, #224]	; 0xe0
   5adf0:	str	r1, [r3, #220]	; 0xdc
   5adf4:	str	r2, [r3, #224]	; 0xe0
   5adf8:	bx	lr
   5adfc:	subs	r2, r1, #0
   5ae00:	str	r4, [sp, #-8]!
   5ae04:	str	lr, [sp, #4]
   5ae08:	ble	5ae28 <fputs@plt+0x49d38>
   5ae0c:	ldr	r1, [pc, #48]	; 5ae44 <fputs@plt+0x49d54>
   5ae10:	add	r1, pc, r1
   5ae14:	bl	5ade8 <fputs@plt+0x49cf8>
   5ae18:	ldr	r4, [sp]
   5ae1c:	add	sp, sp, #4
   5ae20:	mov	r0, #0
   5ae24:	pop	{pc}		; (ldr pc, [sp], #4)
   5ae28:	mov	r2, #0
   5ae2c:	mov	r1, r2
   5ae30:	bl	5ade8 <fputs@plt+0x49cf8>
   5ae34:	ldr	r4, [sp]
   5ae38:	add	sp, sp, #4
   5ae3c:	mov	r0, #0
   5ae40:	pop	{pc}		; (ldr pc, [sp], #4)
   5ae44:	andeq	r0, r0, r4, lsr #3
   5ae48:	strd	r4, [sp, #-16]!
   5ae4c:	cmp	r3, #0
   5ae50:	str	r6, [sp, #8]
   5ae54:	mvnne	ip, #0
   5ae58:	str	lr, [sp, #12]
   5ae5c:	sub	sp, sp, #16
   5ae60:	ldr	r6, [sp, #32]
   5ae64:	strne	ip, [r3]
   5ae68:	cmp	r6, #0
   5ae6c:	mvnne	ip, #0
   5ae70:	strne	ip, [r6]
   5ae74:	cmp	r2, #3
   5ae78:	bhi	5af7c <fputs@plt+0x49e8c>
   5ae7c:	cmp	r1, #0
   5ae80:	mov	r5, r1
   5ae84:	mov	r4, r0
   5ae88:	beq	5ae98 <fputs@plt+0x49da8>
   5ae8c:	ldrb	r1, [r1]
   5ae90:	cmp	r1, #0
   5ae94:	bne	5af18 <fputs@plt+0x49e28>
   5ae98:	mov	r1, #10
   5ae9c:	mov	r0, #0
   5aea0:	str	r6, [sp]
   5aea4:	str	r0, [r4, #388]	; 0x184
   5aea8:	mov	r0, r4
   5aeac:	bl	5877c <fputs@plt+0x4768c>
   5aeb0:	cmp	r0, #0
   5aeb4:	mov	r5, r0
   5aeb8:	str	r0, [r4, #52]	; 0x34
   5aebc:	bne	5aecc <fputs@plt+0x49ddc>
   5aec0:	ldr	r3, [r4, #240]	; 0xf0
   5aec4:	cmp	r3, #0
   5aec8:	beq	5af84 <fputs@plt+0x49e94>
   5aecc:	mov	r1, r5
   5aed0:	mov	r0, r4
   5aed4:	bl	2105c <fputs@plt+0xff6c>
   5aed8:	ldrb	r2, [r4, #69]	; 0x45
   5aedc:	movw	r3, #3082	; 0xc0a
   5aee0:	sub	r3, r5, r3
   5aee4:	clz	r3, r3
   5aee8:	lsr	r3, r3, #5
   5aeec:	cmp	r2, #0
   5aef0:	movne	r3, #1
   5aef4:	cmp	r3, #0
   5aef8:	bne	5af60 <fputs@plt+0x49e70>
   5aefc:	ldr	r0, [r4, #56]	; 0x38
   5af00:	and	r0, r0, r5
   5af04:	add	sp, sp, #16
   5af08:	ldrd	r4, [sp]
   5af0c:	ldr	r6, [sp, #8]
   5af10:	add	sp, sp, #12
   5af14:	pop	{pc}		; (ldr pc, [sp], #4)
   5af18:	mov	r1, r5
   5af1c:	str	r3, [sp, #8]
   5af20:	str	r2, [sp, #12]
   5af24:	bl	164c4 <fputs@plt+0x53d4>
   5af28:	subs	r1, r0, #0
   5af2c:	ldr	r3, [sp, #8]
   5af30:	ldr	r2, [sp, #12]
   5af34:	bge	5ae9c <fputs@plt+0x49dac>
   5af38:	mov	r3, r5
   5af3c:	mov	r1, #1
   5af40:	ldr	r2, [pc, #76]	; 5af94 <fputs@plt+0x49ea4>
   5af44:	mov	r0, r4
   5af48:	add	r2, pc, r2
   5af4c:	bl	3a4a8 <fputs@plt+0x293b8>
   5af50:	ldrb	r3, [r4, #69]	; 0x45
   5af54:	cmp	r3, #0
   5af58:	moveq	r5, #1
   5af5c:	beq	5aefc <fputs@plt+0x49e0c>
   5af60:	mov	r0, r4
   5af64:	add	sp, sp, #16
   5af68:	ldrd	r4, [sp]
   5af6c:	ldr	r6, [sp, #8]
   5af70:	ldr	lr, [sp, #12]
   5af74:	add	sp, sp, #16
   5af78:	b	210dc <fputs@plt+0xffec>
   5af7c:	mov	r0, #21
   5af80:	b	5af04 <fputs@plt+0x49e14>
   5af84:	ldrb	r3, [r4, #69]	; 0x45
   5af88:	cmp	r3, #0
   5af8c:	beq	5aefc <fputs@plt+0x49e0c>
   5af90:	b	5af60 <fputs@plt+0x49e70>
   5af94:	andeq	pc, r3, r0, ror r1	; <UNPREDICTABLE>
   5af98:	mov	ip, #0
   5af9c:	push	{lr}		; (str lr, [sp, #-4]!)
   5afa0:	sub	sp, sp, #12
   5afa4:	mov	r3, ip
   5afa8:	mov	r2, ip
   5afac:	str	ip, [sp]
   5afb0:	bl	5ae48 <fputs@plt+0x49d58>
   5afb4:	add	sp, sp, #12
   5afb8:	pop	{pc}		; (ldr pc, [sp], #4)
   5afbc:	cmp	r0, r3
   5afc0:	bgt	5b028 <fputs@plt+0x49f38>
   5afc4:	ldr	r3, [pc, #100]	; 5b030 <fputs@plt+0x49f40>
   5afc8:	strd	r4, [sp, #-16]!
   5afcc:	mov	r5, r2
   5afd0:	mov	r4, r1
   5afd4:	add	r3, pc, r3
   5afd8:	ldr	r3, [r3, #328]	; 0x148
   5afdc:	str	r6, [sp, #8]
   5afe0:	str	lr, [sp, #12]
   5afe4:	cmp	r3, #0
   5afe8:	beq	5aff0 <fputs@plt+0x49f00>
   5afec:	blx	r3
   5aff0:	mov	r1, r5
   5aff4:	mov	r0, r4
   5aff8:	bl	5af98 <fputs@plt+0x49ea8>
   5affc:	ldr	r3, [pc, #48]	; 5b034 <fputs@plt+0x49f44>
   5b000:	add	r3, pc, r3
   5b004:	ldr	r3, [r3, #332]	; 0x14c
   5b008:	cmp	r3, #0
   5b00c:	beq	5b014 <fputs@plt+0x49f24>
   5b010:	blx	r3
   5b014:	ldrd	r4, [sp]
   5b018:	mov	r0, #0
   5b01c:	ldr	r6, [sp, #8]
   5b020:	add	sp, sp, #12
   5b024:	pop	{pc}		; (ldr pc, [sp], #4)
   5b028:	mov	r0, #0
   5b02c:	bx	lr
   5b030:	andeq	r8, r5, r4, ror r8
   5b034:	andeq	r8, r5, r8, asr #16
   5b038:	str	r4, [sp, #-8]!
   5b03c:	subs	r4, r0, #0
   5b040:	str	lr, [sp, #4]
   5b044:	beq	5b094 <fputs@plt+0x49fa4>
   5b048:	ldr	r2, [r4, #80]	; 0x50
   5b04c:	movw	r3, #4752	; 0x1290
   5b050:	movt	r3, #19319	; 0x4b77
   5b054:	movw	r0, #42647	; 0xa697
   5b058:	movt	r0, #41001	; 0xa029
   5b05c:	movw	r1, #30982	; 0x7906
   5b060:	movt	r1, #61499	; 0xf03b
   5b064:	cmp	r2, r3
   5b068:	cmpne	r2, r0
   5b06c:	movne	r3, #1
   5b070:	moveq	r3, #0
   5b074:	cmp	r2, r1
   5b078:	moveq	r3, #0
   5b07c:	andne	r3, r3, #1
   5b080:	cmp	r3, #0
   5b084:	bne	5b0a8 <fputs@plt+0x49fb8>
   5b088:	ldrb	r3, [r4, #69]	; 0x45
   5b08c:	cmp	r3, #0
   5b090:	beq	5b0d4 <fputs@plt+0x49fe4>
   5b094:	ldr	r0, [pc, #100]	; 5b100 <fputs@plt+0x4a010>
   5b098:	add	r0, pc, r0
   5b09c:	ldr	r4, [sp]
   5b0a0:	add	sp, sp, #4
   5b0a4:	pop	{pc}		; (ldr pc, [sp], #4)
   5b0a8:	bl	39a1c <fputs@plt+0x2892c>
   5b0ac:	cmp	r0, #0
   5b0b0:	bne	5b088 <fputs@plt+0x49f98>
   5b0b4:	movw	r0, #4280	; 0x10b8
   5b0b8:	movt	r0, #2
   5b0bc:	bl	3642c <fputs@plt+0x2533c>
   5b0c0:	cmp	r0, #516	; 0x204
   5b0c4:	bne	5b0f0 <fputs@plt+0x4a000>
   5b0c8:	ldr	r0, [pc, #52]	; 5b104 <fputs@plt+0x4a014>
   5b0cc:	add	r0, pc, r0
   5b0d0:	b	5b09c <fputs@plt+0x49fac>
   5b0d4:	ldr	r0, [r4, #240]	; 0xf0
   5b0d8:	bl	32e54 <fputs@plt+0x21d64>
   5b0dc:	cmp	r0, #0
   5b0e0:	bne	5b09c <fputs@plt+0x49fac>
   5b0e4:	ldr	r0, [r4, #52]	; 0x34
   5b0e8:	cmp	r0, #516	; 0x204
   5b0ec:	beq	5b0c8 <fputs@plt+0x49fd8>
   5b0f0:	ldr	r4, [sp]
   5b0f4:	ldr	lr, [sp, #4]
   5b0f8:	add	sp, sp, #8
   5b0fc:	b	1e31c <fputs@plt+0xd22c>
   5b100:	andeq	lr, r3, ip, asr #11
   5b104:	andeq	sp, r3, r8, lsr sl
   5b108:	strd	r4, [sp, #-16]!
   5b10c:	mov	r4, r1
   5b110:	mov	r5, r0
   5b114:	str	r6, [sp, #8]
   5b118:	str	lr, [sp, #12]
   5b11c:	bl	5b038 <fputs@plt+0x49f48>
   5b120:	mov	r6, r0
   5b124:	mov	r0, r5
   5b128:	ldr	r1, [r4]
   5b12c:	bl	19bf4 <fputs@plt+0x8b04>
   5b130:	mov	r1, r6
   5b134:	mov	r0, r5
   5b138:	bl	24d24 <fputs@plt+0x13c34>
   5b13c:	ldr	r6, [sp, #8]
   5b140:	str	r0, [r4]
   5b144:	ldrd	r4, [sp]
   5b148:	add	sp, sp, #12
   5b14c:	pop	{pc}		; (ldr pc, [sp], #4)
   5b150:	str	r4, [sp, #-8]!
   5b154:	subs	r4, r0, #0
   5b158:	str	lr, [sp, #4]
   5b15c:	beq	5b1ac <fputs@plt+0x4a0bc>
   5b160:	ldr	r2, [r4, #80]	; 0x50
   5b164:	movw	r3, #4752	; 0x1290
   5b168:	movt	r3, #19319	; 0x4b77
   5b16c:	movw	r0, #42647	; 0xa697
   5b170:	movt	r0, #41001	; 0xa029
   5b174:	movw	r1, #30982	; 0x7906
   5b178:	movt	r1, #61499	; 0xf03b
   5b17c:	cmp	r2, r3
   5b180:	cmpne	r2, r0
   5b184:	movne	r3, #1
   5b188:	moveq	r3, #0
   5b18c:	cmp	r2, r1
   5b190:	moveq	r3, #0
   5b194:	andne	r3, r3, #1
   5b198:	cmp	r3, #0
   5b19c:	bne	5b208 <fputs@plt+0x4a118>
   5b1a0:	ldrb	r3, [r4, #69]	; 0x45
   5b1a4:	cmp	r3, #0
   5b1a8:	beq	5b1c8 <fputs@plt+0x4a0d8>
   5b1ac:	ldr	r0, [pc, #172]	; 5b260 <fputs@plt+0x4a170>
   5b1b0:	add	r0, pc, r0
   5b1b4:	add	r0, r0, #3104	; 0xc20
   5b1b8:	add	r0, r0, #12
   5b1bc:	ldr	r4, [sp]
   5b1c0:	add	sp, sp, #4
   5b1c4:	pop	{pc}		; (ldr pc, [sp], #4)
   5b1c8:	ldr	r0, [r4, #240]	; 0xf0
   5b1cc:	bl	34d84 <fputs@plt+0x23c94>
   5b1d0:	cmp	r0, #0
   5b1d4:	beq	5b228 <fputs@plt+0x4a138>
   5b1d8:	ldrb	r3, [r4, #69]	; 0x45
   5b1dc:	cmp	r3, #0
   5b1e0:	beq	5b1bc <fputs@plt+0x4a0cc>
   5b1e4:	ldr	r3, [r4, #164]	; 0xa4
   5b1e8:	cmp	r3, #0
   5b1ec:	bne	5b1bc <fputs@plt+0x4a0cc>
   5b1f0:	ldr	r2, [r4, #256]	; 0x100
   5b1f4:	strb	r3, [r4, #69]	; 0x45
   5b1f8:	str	r3, [r4, #248]	; 0xf8
   5b1fc:	sub	r3, r2, #1
   5b200:	str	r3, [r4, #256]	; 0x100
   5b204:	b	5b1bc <fputs@plt+0x4a0cc>
   5b208:	bl	39a1c <fputs@plt+0x2892c>
   5b20c:	cmp	r0, #0
   5b210:	bne	5b1a0 <fputs@plt+0x4a0b0>
   5b214:	ldr	r0, [pc, #72]	; 5b264 <fputs@plt+0x4a174>
   5b218:	add	r0, pc, r0
   5b21c:	add	r0, r0, #3136	; 0xc40
   5b220:	add	r0, r0, #8
   5b224:	b	5b1bc <fputs@plt+0x4a0cc>
   5b228:	ldr	r1, [r4, #52]	; 0x34
   5b22c:	cmp	r1, #516	; 0x204
   5b230:	beq	5b254 <fputs@plt+0x4a164>
   5b234:	mov	r0, r1
   5b238:	bl	1e31c <fputs@plt+0xd22c>
   5b23c:	mov	r2, r0
   5b240:	mov	r0, r4
   5b244:	bl	3a4a8 <fputs@plt+0x293b8>
   5b248:	ldr	r0, [r4, #240]	; 0xf0
   5b24c:	bl	34d84 <fputs@plt+0x23c94>
   5b250:	b	5b1d8 <fputs@plt+0x4a0e8>
   5b254:	ldr	r2, [pc, #12]	; 5b268 <fputs@plt+0x4a178>
   5b258:	add	r2, pc, r2
   5b25c:	b	5b240 <fputs@plt+0x4a150>
   5b260:	andeq	sl, r3, r8, lsr r9
   5b264:	ldrdeq	sl, [r3], -r0
   5b268:	andeq	sp, r3, ip, lsr #17
   5b26c:	str	r4, [sp, #-8]!
   5b270:	subs	r4, r0, #0
   5b274:	str	lr, [sp, #4]
   5b278:	beq	5b304 <fputs@plt+0x4a214>
   5b27c:	ldr	r2, [r4, #80]	; 0x50
   5b280:	movw	r3, #4752	; 0x1290
   5b284:	movt	r3, #19319	; 0x4b77
   5b288:	movw	r0, #42647	; 0xa697
   5b28c:	movt	r0, #41001	; 0xa029
   5b290:	movw	r1, #30982	; 0x7906
   5b294:	movt	r1, #61499	; 0xf03b
   5b298:	cmp	r2, r3
   5b29c:	cmpne	r2, r0
   5b2a0:	movne	r3, #1
   5b2a4:	moveq	r3, #0
   5b2a8:	cmp	r2, r1
   5b2ac:	moveq	r3, #0
   5b2b0:	andne	r3, r3, #1
   5b2b4:	cmp	r3, #0
   5b2b8:	bne	5b2e0 <fputs@plt+0x4a1f0>
   5b2bc:	ldrb	r3, [r4, #69]	; 0x45
   5b2c0:	cmp	r3, #0
   5b2c4:	bne	5b304 <fputs@plt+0x4a214>
   5b2c8:	ldr	r0, [r4, #52]	; 0x34
   5b2cc:	ldr	r3, [r4, #56]	; 0x38
   5b2d0:	ldr	r4, [sp]
   5b2d4:	add	sp, sp, #4
   5b2d8:	and	r0, r0, r3
   5b2dc:	pop	{pc}		; (ldr pc, [sp], #4)
   5b2e0:	bl	39a1c <fputs@plt+0x2892c>
   5b2e4:	cmp	r0, #0
   5b2e8:	bne	5b2bc <fputs@plt+0x4a1cc>
   5b2ec:	movw	r0, #4349	; 0x10fd
   5b2f0:	movt	r0, #2
   5b2f4:	ldr	r4, [sp]
   5b2f8:	ldr	lr, [sp, #4]
   5b2fc:	add	sp, sp, #8
   5b300:	b	3642c <fputs@plt+0x2533c>
   5b304:	ldr	r4, [sp]
   5b308:	add	sp, sp, #4
   5b30c:	mov	r0, #7
   5b310:	pop	{pc}		; (ldr pc, [sp], #4)
   5b314:	str	r4, [sp, #-8]!
   5b318:	subs	r4, r0, #0
   5b31c:	str	lr, [sp, #4]
   5b320:	beq	5b3a4 <fputs@plt+0x4a2b4>
   5b324:	ldr	r2, [r4, #80]	; 0x50
   5b328:	movw	r3, #4752	; 0x1290
   5b32c:	movt	r3, #19319	; 0x4b77
   5b330:	movw	r0, #42647	; 0xa697
   5b334:	movt	r0, #41001	; 0xa029
   5b338:	movw	r1, #30982	; 0x7906
   5b33c:	movt	r1, #61499	; 0xf03b
   5b340:	cmp	r2, r3
   5b344:	cmpne	r2, r0
   5b348:	movne	r3, #1
   5b34c:	moveq	r3, #0
   5b350:	cmp	r2, r1
   5b354:	moveq	r3, #0
   5b358:	andne	r3, r3, #1
   5b35c:	cmp	r3, #0
   5b360:	bne	5b380 <fputs@plt+0x4a290>
   5b364:	ldrb	r3, [r4, #69]	; 0x45
   5b368:	cmp	r3, #0
   5b36c:	bne	5b3a4 <fputs@plt+0x4a2b4>
   5b370:	ldr	r0, [r4, #52]	; 0x34
   5b374:	ldr	r4, [sp]
   5b378:	add	sp, sp, #4
   5b37c:	pop	{pc}		; (ldr pc, [sp], #4)
   5b380:	bl	39a1c <fputs@plt+0x2892c>
   5b384:	cmp	r0, #0
   5b388:	bne	5b364 <fputs@plt+0x4a274>
   5b38c:	movw	r0, #4358	; 0x1106
   5b390:	movt	r0, #2
   5b394:	ldr	r4, [sp]
   5b398:	ldr	lr, [sp, #4]
   5b39c:	add	sp, sp, #8
   5b3a0:	b	3642c <fputs@plt+0x2533c>
   5b3a4:	ldr	r4, [sp]
   5b3a8:	add	sp, sp, #4
   5b3ac:	mov	r0, #7
   5b3b0:	pop	{pc}		; (ldr pc, [sp], #4)
   5b3b4:	cmp	r0, #0
   5b3b8:	ldrne	r0, [r0, #60]	; 0x3c
   5b3bc:	bx	lr
   5b3c0:	cmp	r0, #516	; 0x204
   5b3c4:	beq	5b3cc <fputs@plt+0x4a2dc>
   5b3c8:	b	1e31c <fputs@plt+0xd22c>
   5b3cc:	ldr	r0, [pc, #4]	; 5b3d8 <fputs@plt+0x4a2e8>
   5b3d0:	add	r0, pc, r0
   5b3d4:	bx	lr
   5b3d8:	andeq	sp, r3, r4, lsr r7
   5b3dc:	cmp	r1, #11
   5b3e0:	bhi	5b418 <fputs@plt+0x4a328>
   5b3e4:	lsl	r1, r1, #2
   5b3e8:	cmp	r2, #0
   5b3ec:	add	r3, r0, r1
   5b3f0:	ldr	r0, [r3, #92]	; 0x5c
   5b3f4:	blt	5b41c <fputs@plt+0x4a32c>
   5b3f8:	ldr	ip, [pc, #32]	; 5b420 <fputs@plt+0x4a330>
   5b3fc:	add	ip, pc, ip
   5b400:	add	r1, ip, r1
   5b404:	ldr	r1, [r1, #3224]	; 0xc98
   5b408:	cmp	r1, r2
   5b40c:	movlt	r2, r1
   5b410:	str	r2, [r3, #92]	; 0x5c
   5b414:	bx	lr
   5b418:	mvn	r0, #0
   5b41c:	bx	lr
   5b420:	andeq	sl, r3, ip, ror #13
   5b424:	str	r4, [sp, #-8]!
   5b428:	uxtb	r2, r2
   5b42c:	mov	r4, r0
   5b430:	str	lr, [sp, #4]
   5b434:	sub	sp, sp, #8
   5b438:	ldr	lr, [sp, #16]
   5b43c:	ldr	ip, [sp, #20]
   5b440:	str	lr, [sp]
   5b444:	str	ip, [sp, #4]
   5b448:	bl	3a888 <fputs@plt+0x29798>
   5b44c:	ldrb	r2, [r4, #69]	; 0x45
   5b450:	movw	r3, #3082	; 0xc0a
   5b454:	sub	r3, r0, r3
   5b458:	clz	r3, r3
   5b45c:	lsr	r3, r3, #5
   5b460:	cmp	r2, #0
   5b464:	movne	r3, #1
   5b468:	cmp	r3, #0
   5b46c:	bne	5b488 <fputs@plt+0x4a398>
   5b470:	ldr	r3, [r4, #56]	; 0x38
   5b474:	and	r0, r0, r3
   5b478:	add	sp, sp, #8
   5b47c:	ldr	r4, [sp]
   5b480:	add	sp, sp, #4
   5b484:	pop	{pc}		; (ldr pc, [sp], #4)
   5b488:	mov	r0, r4
   5b48c:	add	sp, sp, #8
   5b490:	ldr	r4, [sp]
   5b494:	ldr	lr, [sp, #4]
   5b498:	add	sp, sp, #8
   5b49c:	b	210dc <fputs@plt+0xffec>
   5b4a0:	push	{lr}		; (str lr, [sp, #-4]!)
   5b4a4:	sub	sp, sp, #12
   5b4a8:	mov	lr, #0
   5b4ac:	ldr	ip, [sp, #16]
   5b4b0:	stm	sp, {ip, lr}
   5b4b4:	bl	5b424 <fputs@plt+0x4a334>
   5b4b8:	add	sp, sp, #12
   5b4bc:	pop	{pc}		; (ldr pc, [sp], #4)
   5b4c0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5b4c4:	mov	r5, r2
   5b4c8:	mvn	r2, #0
   5b4cc:	strd	r6, [sp, #8]
   5b4d0:	mov	r4, r0
   5b4d4:	str	r8, [sp, #16]
   5b4d8:	mov	r8, r3
   5b4dc:	str	lr, [sp, #20]
   5b4e0:	sub	sp, sp, #8
   5b4e4:	ldr	r7, [sp, #32]
   5b4e8:	bl	2df08 <fputs@plt+0x1ce18>
   5b4ec:	subs	r6, r0, #0
   5b4f0:	beq	5b568 <fputs@plt+0x4a478>
   5b4f4:	mov	r0, #0
   5b4f8:	uxtb	r2, r5
   5b4fc:	str	r7, [sp]
   5b500:	mov	r3, r8
   5b504:	mov	r1, r6
   5b508:	str	r0, [sp, #4]
   5b50c:	mov	r0, r4
   5b510:	bl	3a888 <fputs@plt+0x29798>
   5b514:	mov	r5, r0
   5b518:	mov	r1, r6
   5b51c:	mov	r0, r4
   5b520:	bl	19bf4 <fputs@plt+0x8b04>
   5b524:	ldrb	r2, [r4, #69]	; 0x45
   5b528:	movw	r3, #3082	; 0xc0a
   5b52c:	sub	r3, r5, r3
   5b530:	clz	r3, r3
   5b534:	lsr	r3, r3, #5
   5b538:	cmp	r2, #0
   5b53c:	movne	r3, #1
   5b540:	cmp	r3, #0
   5b544:	beq	5b574 <fputs@plt+0x4a484>
   5b548:	mov	r0, r4
   5b54c:	add	sp, sp, #8
   5b550:	ldrd	r4, [sp]
   5b554:	ldrd	r6, [sp, #8]
   5b558:	ldr	r8, [sp, #16]
   5b55c:	ldr	lr, [sp, #20]
   5b560:	add	sp, sp, #24
   5b564:	b	210dc <fputs@plt+0xffec>
   5b568:	ldrb	r5, [r4, #69]	; 0x45
   5b56c:	cmp	r5, #0
   5b570:	bne	5b548 <fputs@plt+0x4a458>
   5b574:	ldr	r0, [r4, #56]	; 0x38
   5b578:	and	r0, r0, r5
   5b57c:	add	sp, sp, #8
   5b580:	ldrd	r4, [sp]
   5b584:	ldrd	r6, [sp, #8]
   5b588:	ldr	r8, [sp, #16]
   5b58c:	add	sp, sp, #20
   5b590:	pop	{pc}		; (ldr pc, [sp], #4)
   5b594:	mov	r3, r0
   5b598:	mov	ip, #0
   5b59c:	mov	r0, ip
   5b5a0:	str	r2, [r3, #228]	; 0xe4
   5b5a4:	str	ip, [r3, #232]	; 0xe8
   5b5a8:	str	r1, [r3, #236]	; 0xec
   5b5ac:	bx	lr
   5b5b0:	mov	r3, r0
   5b5b4:	mov	ip, #0
   5b5b8:	mov	r0, ip
   5b5bc:	str	ip, [r3, #228]	; 0xe4
   5b5c0:	str	r2, [r3, #232]	; 0xe8
   5b5c4:	str	r1, [r3, #236]	; 0xec
   5b5c8:	bx	lr
   5b5cc:	mov	r0, #0
   5b5d0:	bx	lr
   5b5d4:	ldrb	r0, [r0, #67]	; 0x43
   5b5d8:	bx	lr
   5b5dc:	bx	lr
   5b5e0:	str	r4, [sp, #-8]!
   5b5e4:	mov	r4, r0
   5b5e8:	mov	r0, #0
   5b5ec:	str	lr, [sp, #4]
   5b5f0:	bl	2ba1c <fputs@plt+0x1a92c>
   5b5f4:	subs	r3, r0, #0
   5b5f8:	moveq	r0, r3
   5b5fc:	beq	5b624 <fputs@plt+0x4a534>
   5b600:	mov	r1, #1000	; 0x3e8
   5b604:	ldr	r3, [r3, #60]	; 0x3c
   5b608:	mul	r1, r1, r4
   5b60c:	blx	r3
   5b610:	movw	r2, #19923	; 0x4dd3
   5b614:	movt	r2, #4194	; 0x1062
   5b618:	asr	r3, r0, #31
   5b61c:	smull	r2, r0, r2, r0
   5b620:	rsb	r0, r3, r0, asr #6
   5b624:	ldr	r4, [sp]
   5b628:	add	sp, sp, #4
   5b62c:	pop	{pc}		; (ldr pc, [sp], #4)
   5b630:	cmp	r1, #0
   5b634:	mvnne	r3, #0
   5b638:	moveq	r3, #255	; 0xff
   5b63c:	str	r3, [r0, #56]	; 0x38
   5b640:	mov	r0, #0
   5b644:	bx	lr
   5b648:	strd	r4, [sp, #-16]!
   5b64c:	mov	r4, r2
   5b650:	mov	r5, r3
   5b654:	str	r6, [sp, #8]
   5b658:	str	lr, [sp, #12]
   5b65c:	bl	17840 <fputs@plt+0x6750>
   5b660:	cmp	r0, #0
   5b664:	beq	5b6f0 <fputs@plt+0x4a600>
   5b668:	ldr	r3, [r0]
   5b66c:	cmp	r4, #7
   5b670:	ldr	r2, [r0, #4]
   5b674:	ldr	r1, [r2]
   5b678:	str	r3, [r2, #4]
   5b67c:	ldr	r3, [r1, #64]	; 0x40
   5b680:	beq	5b6d8 <fputs@plt+0x4a5e8>
   5b684:	cmp	r4, #27
   5b688:	beq	5b704 <fputs@plt+0x4a614>
   5b68c:	cmp	r4, #28
   5b690:	beq	5b6c8 <fputs@plt+0x4a5d8>
   5b694:	ldr	r0, [r3]
   5b698:	cmp	r0, #0
   5b69c:	beq	5b720 <fputs@plt+0x4a630>
   5b6a0:	ldr	lr, [r0, #40]	; 0x28
   5b6a4:	mov	r2, r5
   5b6a8:	mov	r1, r4
   5b6ac:	mov	r0, r3
   5b6b0:	ldrd	r4, [sp]
   5b6b4:	ldr	r6, [sp, #8]
   5b6b8:	mov	r3, lr
   5b6bc:	ldr	lr, [sp, #12]
   5b6c0:	add	sp, sp, #16
   5b6c4:	bx	r3
   5b6c8:	ldr	r3, [r1, #68]	; 0x44
   5b6cc:	ldr	r2, [r1, #216]	; 0xd8
   5b6d0:	cmp	r2, #0
   5b6d4:	ldrne	r3, [r2, #8]
   5b6d8:	mov	r0, #0
   5b6dc:	str	r3, [r5]
   5b6e0:	ldrd	r4, [sp]
   5b6e4:	ldr	r6, [sp, #8]
   5b6e8:	add	sp, sp, #12
   5b6ec:	pop	{pc}		; (ldr pc, [sp], #4)
   5b6f0:	ldrd	r4, [sp]
   5b6f4:	mov	r0, #1
   5b6f8:	ldr	r6, [sp, #8]
   5b6fc:	add	sp, sp, #12
   5b700:	pop	{pc}		; (ldr pc, [sp], #4)
   5b704:	ldr	r3, [r1]
   5b708:	mov	r0, #0
   5b70c:	str	r3, [r5]
   5b710:	ldrd	r4, [sp]
   5b714:	ldr	r6, [sp, #8]
   5b718:	add	sp, sp, #12
   5b71c:	pop	{pc}		; (ldr pc, [sp], #4)
   5b720:	mov	r0, #12
   5b724:	b	5b6e0 <fputs@plt+0x4a5f0>
   5b728:	push	{r0, r1, r2, r3}
   5b72c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5b730:	strd	r6, [sp, #8]
   5b734:	strd	r8, [sp, #16]
   5b738:	strd	sl, [sp, #24]
   5b73c:	str	lr, [sp, #32]
   5b740:	sub	sp, sp, #20
   5b744:	ldr	r3, [sp, #56]	; 0x38
   5b748:	add	r2, sp, #60	; 0x3c
   5b74c:	str	r2, [sp, #8]
   5b750:	sub	r3, r3, #5
   5b754:	cmp	r3, #20
   5b758:	addls	pc, pc, r3, lsl #2
   5b75c:	b	5ba98 <fputs@plt+0x4a9a8>
   5b760:	b	5b7ec <fputs@plt+0x4a6fc>
   5b764:	b	5b80c <fputs@plt+0x4a71c>
   5b768:	b	5b82c <fputs@plt+0x4a73c>
   5b76c:	b	5b840 <fputs@plt+0x4a750>
   5b770:	b	5b978 <fputs@plt+0x4a888>
   5b774:	b	5b9ac <fputs@plt+0x4a8bc>
   5b778:	b	5b9cc <fputs@plt+0x4a8dc>
   5b77c:	b	5b9f4 <fputs@plt+0x4a904>
   5b780:	b	5ba04 <fputs@plt+0x4a914>
   5b784:	b	5ba10 <fputs@plt+0x4a920>
   5b788:	b	5ba34 <fputs@plt+0x4a944>
   5b78c:	b	5ba48 <fputs@plt+0x4a958>
   5b790:	b	5baa0 <fputs@plt+0x4a9b0>
   5b794:	b	5bacc <fputs@plt+0x4a9dc>
   5b798:	b	5ba98 <fputs@plt+0x4a9a8>
   5b79c:	b	5bae8 <fputs@plt+0x4a9f8>
   5b7a0:	b	5ba98 <fputs@plt+0x4a9a8>
   5b7a4:	b	5bb7c <fputs@plt+0x4aa8c>
   5b7a8:	b	5bb64 <fputs@plt+0x4aa74>
   5b7ac:	b	5b7b4 <fputs@plt+0x4a6c4>
   5b7b0:	b	5bb04 <fputs@plt+0x4aa14>
   5b7b4:	ldr	r3, [sp, #8]
   5b7b8:	mov	r9, #0
   5b7bc:	ldrd	r2, [r3]
   5b7c0:	str	r3, [r2, #140]	; 0x8c
   5b7c4:	mov	r0, r9
   5b7c8:	add	sp, sp, #20
   5b7cc:	ldrd	r4, [sp]
   5b7d0:	ldrd	r6, [sp, #8]
   5b7d4:	ldrd	r8, [sp, #16]
   5b7d8:	ldrd	sl, [sp, #24]
   5b7dc:	ldr	lr, [sp, #32]
   5b7e0:	add	sp, sp, #36	; 0x24
   5b7e4:	add	sp, sp, #16
   5b7e8:	bx	lr
   5b7ec:	ldr	r0, [pc, #1184]	; 5bc94 <fputs@plt+0x4aba4>
   5b7f0:	movw	r2, #259	; 0x103
   5b7f4:	mov	r9, #0
   5b7f8:	add	r0, pc, r0
   5b7fc:	add	r1, r0, #352	; 0x160
   5b800:	add	r0, r0, #616	; 0x268
   5b804:	bl	10f58 <memcpy@plt>
   5b808:	b	5b7c4 <fputs@plt+0x4a6d4>
   5b80c:	ldr	r0, [pc, #1156]	; 5bc98 <fputs@plt+0x4aba8>
   5b810:	movw	r2, #259	; 0x103
   5b814:	mov	r9, #0
   5b818:	add	r0, pc, r0
   5b81c:	add	r1, r0, #616	; 0x268
   5b820:	add	r0, r0, #352	; 0x160
   5b824:	bl	10f58 <memcpy@plt>
   5b828:	b	5b7c4 <fputs@plt+0x4a6d4>
   5b82c:	mov	r1, #0
   5b830:	mov	r0, r1
   5b834:	mov	r9, r1
   5b838:	bl	48f20 <fputs@plt+0x37e30>
   5b83c:	b	5b7c4 <fputs@plt+0x4a6d4>
   5b840:	ldr	r3, [sp, #8]
   5b844:	mov	r0, #512	; 0x200
   5b848:	mov	r1, #0
   5b84c:	ldr	r4, [r3, #4]
   5b850:	ldr	r5, [r3], #8
   5b854:	str	r3, [sp, #8]
   5b858:	bl	2601c <fputs@plt+0x14f2c>
   5b85c:	subs	r7, r0, #0
   5b860:	beq	5bb94 <fputs@plt+0x4aaa4>
   5b864:	adds	r0, r5, #7
   5b868:	str	r5, [r7]
   5b86c:	addmi	r0, r5, #14
   5b870:	asr	r0, r0, #3
   5b874:	add	r0, r0, #1
   5b878:	asr	r1, r0, #31
   5b87c:	bl	2601c <fputs@plt+0x14f2c>
   5b880:	mov	r6, r0
   5b884:	mov	r1, #0
   5b888:	mov	r0, #512	; 0x200
   5b88c:	bl	2bea4 <fputs@plt+0x1adb4>
   5b890:	clz	sl, r0
   5b894:	cmp	r6, #0
   5b898:	lsr	sl, sl, #5
   5b89c:	moveq	sl, #1
   5b8a0:	mov	r8, r0
   5b8a4:	cmp	sl, #0
   5b8a8:	bne	5b970 <fputs@plt+0x4a880>
   5b8ac:	add	r3, sp, #12
   5b8b0:	str	r3, [sp, #4]
   5b8b4:	ldr	fp, [r4, sl, lsl #2]
   5b8b8:	lsl	r9, sl, #2
   5b8bc:	cmp	fp, #0
   5b8c0:	beq	5bc18 <fputs@plt+0x4ab28>
   5b8c4:	ble	5bbe0 <fputs@plt+0x4aaf0>
   5b8c8:	cmp	fp, #2
   5b8cc:	ble	5b8d8 <fputs@plt+0x4a7e8>
   5b8d0:	cmp	fp, #5
   5b8d4:	bne	5bbe0 <fputs@plt+0x4aaf0>
   5b8d8:	add	ip, r9, #8
   5b8dc:	add	r0, r4, r9
   5b8e0:	ldr	lr, [r4, ip]
   5b8e4:	mov	r1, #4
   5b8e8:	sub	r2, lr, #1
   5b8ec:	str	r2, [sp, #12]
   5b8f0:	ldr	r2, [r0, #12]
   5b8f4:	add	r2, r2, lr
   5b8f8:	str	r2, [r4, ip]
   5b8fc:	add	r3, r9, #4
   5b900:	ldr	r2, [r4, r3]
   5b904:	sub	r2, r2, #1
   5b908:	cmp	r2, #0
   5b90c:	str	r2, [r4, r3]
   5b910:	addle	sl, sl, r1
   5b914:	mov	r3, #1
   5b918:	ldr	r2, [sp, #12]
   5b91c:	tst	fp, #1
   5b920:	bic	r1, r2, #-2147483648	; 0x80000000
   5b924:	sdiv	r2, r1, r5
   5b928:	mls	r2, r5, r2, r1
   5b92c:	add	r1, r2, r3
   5b930:	str	r2, [sp, #12]
   5b934:	and	r2, r1, #7
   5b938:	lsl	r3, r3, r2
   5b93c:	sxtb	r3, r3
   5b940:	beq	5bbf4 <fputs@plt+0x4ab04>
   5b944:	ldrb	r2, [r6, r1, asr #3]
   5b948:	cmp	fp, #5
   5b94c:	orr	r3, r3, r2
   5b950:	strb	r3, [r6, r1, asr #3]
   5b954:	beq	5b8b4 <fputs@plt+0x4a7c4>
   5b958:	ldr	r1, [sp, #12]
   5b95c:	mov	r0, r7
   5b960:	add	r1, r1, #1
   5b964:	bl	269d0 <fputs@plt+0x158e0>
   5b968:	cmp	r0, #0
   5b96c:	beq	5b8b4 <fputs@plt+0x4a7c4>
   5b970:	mvn	r9, #0
   5b974:	b	5bbc4 <fputs@plt+0x4aad4>
   5b978:	ldr	r3, [sp, #8]
   5b97c:	ldr	r2, [pc, #792]	; 5bc9c <fputs@plt+0x4abac>
   5b980:	ldr	r1, [r3]
   5b984:	add	r3, r3, #4
   5b988:	add	r2, pc, r2
   5b98c:	str	r3, [sp, #8]
   5b990:	cmp	r1, #0
   5b994:	str	r1, [r2, #264]	; 0x108
   5b998:	beq	5ba98 <fputs@plt+0x4a9a8>
   5b99c:	mov	r0, #0
   5b9a0:	blx	r1
   5b9a4:	mov	r9, r0
   5b9a8:	b	5b7c4 <fputs@plt+0x4a6d4>
   5b9ac:	ldr	r2, [sp, #8]
   5b9b0:	mov	r9, #0
   5b9b4:	ldr	r3, [pc, #740]	; 5bca0 <fputs@plt+0x4abb0>
   5b9b8:	ldm	r2, {r1, r2}
   5b9bc:	add	r3, pc, r3
   5b9c0:	str	r1, [r3, #328]	; 0x148
   5b9c4:	str	r2, [r3, #332]	; 0x14c
   5b9c8:	b	5b7c4 <fputs@plt+0x4a6d4>
   5b9cc:	ldr	r3, [sp, #8]
   5b9d0:	ldr	r2, [pc, #716]	; 5bca4 <fputs@plt+0x4abb4>
   5b9d4:	ldr	r1, [r3]
   5b9d8:	add	r3, r3, #4
   5b9dc:	add	r2, pc, r2
   5b9e0:	str	r3, [sp, #8]
   5b9e4:	ldr	r9, [r2, #272]	; 0x110
   5b9e8:	cmp	r1, #0
   5b9ec:	strne	r1, [r2, #272]	; 0x110
   5b9f0:	b	5b7c4 <fputs@plt+0x4a6d4>
   5b9f4:	mov	r3, #0
   5b9f8:	str	r3, [sp, #12]
   5b9fc:	ldr	r9, [sp, #12]
   5ba00:	b	5b7c4 <fputs@plt+0x4a6d4>
   5ba04:	ldr	r3, [sp, #8]
   5ba08:	ldr	r9, [r3]
   5ba0c:	b	5b7c4 <fputs@plt+0x4a6d4>
   5ba10:	ldr	r2, [sp, #8]
   5ba14:	mov	r3, #0
   5ba18:	mov	r1, r3
   5ba1c:	mov	r9, r3
   5ba20:	ldm	r2, {r0, r2}
   5ba24:	ldr	r0, [r0, #16]
   5ba28:	ldr	r0, [r0, #4]
   5ba2c:	bl	27530 <fputs@plt+0x16440>
   5ba30:	b	5b7c4 <fputs@plt+0x4a6d4>
   5ba34:	ldr	r3, [sp, #8]
   5ba38:	mov	r9, #0
   5ba3c:	ldrd	r2, [r3]
   5ba40:	strh	r3, [r2, #64]	; 0x40
   5ba44:	b	5b7c4 <fputs@plt+0x4a6d4>
   5ba48:	ldr	r3, [sp, #8]
   5ba4c:	ldr	r4, [r3]
   5ba50:	add	r3, r3, #4
   5ba54:	str	r3, [sp, #8]
   5ba58:	cmp	r4, #0
   5ba5c:	beq	5ba98 <fputs@plt+0x4a9a8>
   5ba60:	mov	r0, r4
   5ba64:	bl	10f34 <strlen@plt>
   5ba68:	mov	r3, #27
   5ba6c:	bics	r2, r0, #-1073741823	; 0xc0000001
   5ba70:	str	r3, [sp, #12]
   5ba74:	beq	5ba98 <fputs@plt+0x4a9a8>
   5ba78:	bic	r1, r0, #-1073741824	; 0xc0000000
   5ba7c:	add	r2, sp, #12
   5ba80:	mov	r0, r4
   5ba84:	bl	1d63c <fputs@plt+0xc54c>
   5ba88:	ldr	r3, [sp, #12]
   5ba8c:	cmp	r3, #27
   5ba90:	movne	r9, #124	; 0x7c
   5ba94:	bne	5b7c4 <fputs@plt+0x4a6d4>
   5ba98:	mov	r9, #0
   5ba9c:	b	5b7c4 <fputs@plt+0x4a6d4>
   5baa0:	ldr	r3, [sp, #8]
   5baa4:	ldm	r3, {r0, r5}
   5baa8:	add	r2, r3, #12
   5baac:	str	r2, [sp, #8]
   5bab0:	ldr	r4, [r3, #8]
   5bab4:	cmp	r0, #0
   5bab8:	bne	5bb88 <fputs@plt+0x4aa98>
   5babc:	mov	r0, r4
   5bac0:	mov	r9, #0
   5bac4:	bl	197b0 <fputs@plt+0x86c0>
   5bac8:	b	5b7c4 <fputs@plt+0x4a6d4>
   5bacc:	ldr	r2, [sp, #8]
   5bad0:	mov	r9, #0
   5bad4:	ldr	r3, [pc, #460]	; 5bca8 <fputs@plt+0x4abb8>
   5bad8:	ldr	r2, [r2]
   5badc:	add	r3, pc, r3
   5bae0:	str	r2, [r3, #268]	; 0x10c
   5bae4:	b	5b7c4 <fputs@plt+0x4a6d4>
   5bae8:	ldr	r2, [sp, #8]
   5baec:	mov	r9, #0
   5baf0:	ldr	r3, [pc, #436]	; 5bcac <fputs@plt+0x4abbc>
   5baf4:	ldr	r2, [r2]
   5baf8:	add	r3, pc, r3
   5bafc:	str	r2, [r3, #24]
   5bb00:	b	5b7c4 <fputs@plt+0x4a6d4>
   5bb04:	ldr	r5, [sp, #8]
   5bb08:	ldr	r4, [r5]
   5bb0c:	ldr	r1, [r5, #4]
   5bb10:	mov	r0, r4
   5bb14:	bl	164c4 <fputs@plt+0x53d4>
   5bb18:	strb	r0, [r4, #148]	; 0x94
   5bb1c:	add	r3, r5, #16
   5bb20:	ldrb	r2, [r5, #8]
   5bb24:	str	r3, [sp, #8]
   5bb28:	strb	r2, [r4, #149]	; 0x95
   5bb2c:	strb	r2, [r4, #151]	; 0x97
   5bb30:	ldr	r1, [r5, #12]
   5bb34:	cmp	r1, #0
   5bb38:	str	r1, [r4, #144]	; 0x90
   5bb3c:	movle	r3, #0
   5bb40:	movgt	r3, #1
   5bb44:	cmp	r2, #0
   5bb48:	movne	r3, #0
   5bb4c:	cmp	r3, #0
   5bb50:	beq	5ba98 <fputs@plt+0x4a9a8>
   5bb54:	mov	r0, r4
   5bb58:	mov	r9, #0
   5bb5c:	bl	22cac <fputs@plt+0x11bbc>
   5bb60:	b	5b7c4 <fputs@plt+0x4a6d4>
   5bb64:	ldr	r3, [pc, #324]	; 5bcb0 <fputs@plt+0x4abc0>
   5bb68:	add	r3, pc, r3
   5bb6c:	ldr	r9, [r3, #228]	; 0xe4
   5bb70:	clz	r9, r9
   5bb74:	lsr	r9, r9, #5
   5bb78:	b	5b7c4 <fputs@plt+0x4a6d4>
   5bb7c:	movw	r9, #57874	; 0xe212
   5bb80:	movt	r9, #1
   5bb84:	b	5b7c4 <fputs@plt+0x4a6d4>
   5bb88:	bl	27c08 <fputs@plt+0x16b18>
   5bb8c:	str	r0, [r5]
   5bb90:	b	5babc <fputs@plt+0x4a9cc>
   5bb94:	adds	r0, r5, #7
   5bb98:	mvn	r9, #0
   5bb9c:	addmi	r0, r5, #14
   5bba0:	asr	r0, r0, #3
   5bba4:	add	r0, r0, #1
   5bba8:	asr	r1, r0, #31
   5bbac:	bl	2601c <fputs@plt+0x14f2c>
   5bbb0:	mov	r6, r0
   5bbb4:	mov	r1, #0
   5bbb8:	mov	r0, #512	; 0x200
   5bbbc:	bl	2bea4 <fputs@plt+0x1adb4>
   5bbc0:	mov	r8, r0
   5bbc4:	mov	r0, r8
   5bbc8:	bl	19898 <fputs@plt+0x87a8>
   5bbcc:	mov	r0, r6
   5bbd0:	bl	19898 <fputs@plt+0x87a8>
   5bbd4:	mov	r0, r7
   5bbd8:	bl	199cc <fputs@plt+0x88dc>
   5bbdc:	b	5b7c4 <fputs@plt+0x4a6d4>
   5bbe0:	mov	r0, #4
   5bbe4:	ldr	r1, [sp, #4]
   5bbe8:	bl	48f20 <fputs@plt+0x37e30>
   5bbec:	mov	r1, #2
   5bbf0:	b	5b8fc <fputs@plt+0x4a80c>
   5bbf4:	ldrb	ip, [r6, r1, asr #3]
   5bbf8:	mov	r2, r8
   5bbfc:	mov	r0, r7
   5bc00:	bic	r3, ip, r3
   5bc04:	strb	r3, [r6, r1, asr #3]
   5bc08:	ldr	r1, [sp, #12]
   5bc0c:	add	r1, r1, #1
   5bc10:	bl	1828c <fputs@plt+0x719c>
   5bc14:	b	5b8b4 <fputs@plt+0x4a7c4>
   5bc18:	add	r1, r5, #1
   5bc1c:	mov	r0, r7
   5bc20:	bl	1ab2c <fputs@plt+0x9a3c>
   5bc24:	mov	r9, r0
   5bc28:	mov	r1, fp
   5bc2c:	mov	r0, r7
   5bc30:	mov	r4, #1
   5bc34:	bl	1ab2c <fputs@plt+0x9a3c>
   5bc38:	ldr	r3, [r7]
   5bc3c:	add	r0, r9, r0
   5bc40:	cmp	r5, #0
   5bc44:	str	r4, [sp, #12]
   5bc48:	sub	r9, r3, r5
   5bc4c:	add	r9, r9, r0
   5bc50:	bgt	5bc68 <fputs@plt+0x4ab78>
   5bc54:	b	5bbc4 <fputs@plt+0x4aad4>
   5bc58:	add	r4, r4, #1
   5bc5c:	cmp	r5, r4
   5bc60:	str	r4, [sp, #12]
   5bc64:	blt	5bbc4 <fputs@plt+0x4aad4>
   5bc68:	mov	r1, r4
   5bc6c:	mov	r0, r7
   5bc70:	bl	1ab2c <fputs@plt+0x9a3c>
   5bc74:	ldrb	r3, [r6, r4, asr #3]
   5bc78:	and	r2, r4, #7
   5bc7c:	asr	r3, r3, r2
   5bc80:	and	r3, r3, #1
   5bc84:	cmp	r0, r3
   5bc88:	beq	5bc58 <fputs@plt+0x4ab68>
   5bc8c:	mov	r9, r4
   5bc90:	b	5bbc4 <fputs@plt+0x4aad4>
   5bc94:	andeq	r8, r5, r0, asr r0
   5bc98:	andeq	r8, r5, r0, lsr r0
   5bc9c:	strdeq	r3, [r5], -r0
   5bca0:	andeq	r7, r5, ip, lsl #29
   5bca4:	muleq	r5, ip, r7
   5bca8:	muleq	r5, ip, r6
   5bcac:	andeq	r3, r5, r0, lsl #13
   5bcb0:	andeq	r3, r5, r0, lsl r6
   5bcb4:	cmp	r1, #0
   5bcb8:	cmpne	r0, #0
   5bcbc:	strd	r4, [sp, #-16]!
   5bcc0:	moveq	r4, #0
   5bcc4:	str	r6, [sp, #8]
   5bcc8:	str	lr, [sp, #12]
   5bccc:	beq	5bd40 <fputs@plt+0x4ac50>
   5bcd0:	mov	r4, r0
   5bcd4:	mov	r5, r1
   5bcd8:	bl	10f34 <strlen@plt>
   5bcdc:	bic	r0, r0, #-1073741824	; 0xc0000000
   5bce0:	add	r0, r0, #1
   5bce4:	ldrb	r3, [r4, r0]
   5bce8:	add	r4, r4, r0
   5bcec:	cmp	r3, #0
   5bcf0:	beq	5bd3c <fputs@plt+0x4ac4c>
   5bcf4:	mov	r1, r5
   5bcf8:	mov	r0, r4
   5bcfc:	bl	110cc <strcmp@plt>
   5bd00:	mov	r6, r0
   5bd04:	mov	r0, r4
   5bd08:	bl	10f34 <strlen@plt>
   5bd0c:	bic	r0, r0, #-1073741824	; 0xc0000000
   5bd10:	cmp	r6, #0
   5bd14:	add	r0, r0, #1
   5bd18:	add	r4, r4, r0
   5bd1c:	beq	5bd40 <fputs@plt+0x4ac50>
   5bd20:	subs	r0, r4, #0
   5bd24:	bne	5bcd8 <fputs@plt+0x4abe8>
   5bd28:	mov	r0, #1
   5bd2c:	ldrb	r3, [r4, r0]
   5bd30:	add	r4, r4, r0
   5bd34:	cmp	r3, #0
   5bd38:	bne	5bcf4 <fputs@plt+0x4ac04>
   5bd3c:	mov	r4, r3
   5bd40:	mov	r0, r4
   5bd44:	ldrd	r4, [sp]
   5bd48:	ldr	r6, [sp, #8]
   5bd4c:	add	sp, sp, #12
   5bd50:	pop	{pc}		; (ldr pc, [sp], #4)
   5bd54:	str	r4, [sp, #-8]!
   5bd58:	mov	r4, r2
   5bd5c:	str	lr, [sp, #4]
   5bd60:	bl	5bcb4 <fputs@plt+0x4abc4>
   5bd64:	adds	r2, r4, #0
   5bd68:	movne	r2, #1
   5bd6c:	cmp	r0, #0
   5bd70:	moveq	r0, r2
   5bd74:	beq	5bd88 <fputs@plt+0x4ac98>
   5bd78:	mov	r1, #1
   5bd7c:	bl	29c50 <fputs@plt+0x18b60>
   5bd80:	adds	r0, r0, #0
   5bd84:	movne	r0, #1
   5bd88:	ldr	r4, [sp]
   5bd8c:	add	sp, sp, #4
   5bd90:	pop	{pc}		; (ldr pc, [sp], #4)
   5bd94:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5bd98:	mov	r4, r3
   5bd9c:	mov	r5, r2
   5bda0:	strd	r6, [sp, #8]
   5bda4:	mov	r7, r1
   5bda8:	and	r6, r4, #8
   5bdac:	strd	r8, [sp, #16]
   5bdb0:	bic	r8, r3, #255	; 0xff
   5bdb4:	strd	sl, [sp, #24]
   5bdb8:	ands	sl, r3, #4
   5bdbc:	and	r3, r3, #16
   5bdc0:	str	lr, [sp, #32]
   5bdc4:	sub	sp, sp, #1168	; 0x490
   5bdc8:	mov	fp, r0
   5bdcc:	sub	sp, sp, #12
   5bdd0:	str	r3, [sp, #4]
   5bdd4:	and	r3, r4, #1
   5bdd8:	streq	sl, [sp, #12]
   5bddc:	str	r3, [sp, #8]
   5bde0:	and	r3, r4, #2
   5bde4:	str	r3, [sp]
   5bde8:	beq	5be08 <fputs@plt+0x4ad18>
   5bdec:	cmp	r8, #2048	; 0x800
   5bdf0:	cmpne	r8, #16384	; 0x4000
   5bdf4:	moveq	r3, #1
   5bdf8:	movne	r3, #0
   5bdfc:	cmp	r8, #524288	; 0x80000
   5be00:	orreq	r3, r3, #1
   5be04:	str	r3, [sp, #12]
   5be08:	ldr	r9, [pc, #1760]	; 5c4f0 <fputs@plt+0x4b400>
   5be0c:	bl	1103c <getpid@plt>
   5be10:	add	r9, pc, r9
   5be14:	ldr	r3, [r9, #344]	; 0x158
   5be18:	cmp	r0, r3
   5be1c:	beq	5be34 <fputs@plt+0x4ad44>
   5be20:	bl	1103c <getpid@plt>
   5be24:	mov	r1, #0
   5be28:	str	r0, [r9, #344]	; 0x158
   5be2c:	mov	r0, r1
   5be30:	bl	48f20 <fputs@plt+0x37e30>
   5be34:	mov	r2, #80	; 0x50
   5be38:	mov	r1, #0
   5be3c:	mov	r0, r5
   5be40:	bl	10ebc <memset@plt>
   5be44:	cmp	r8, #256	; 0x100
   5be48:	beq	5c130 <fputs@plt+0x4b040>
   5be4c:	cmp	r7, #0
   5be50:	movne	r3, r7
   5be54:	mvnne	r9, #0
   5be58:	beq	5c374 <fputs@plt+0x4b284>
   5be5c:	cmp	sl, #0
   5be60:	ldr	sl, [sp]
   5be64:	ldr	r2, [sp, #4]
   5be68:	orrne	sl, sl, #64	; 0x40
   5be6c:	cmp	r2, #0
   5be70:	orrne	sl, sl, #32768	; 0x8000
   5be74:	orrne	sl, sl, #128	; 0x80
   5be78:	cmp	r9, #0
   5be7c:	blt	5c020 <fputs@plt+0x4af30>
   5be80:	ldr	r2, [sp, #1216]	; 0x4c0
   5be84:	cmp	r2, #0
   5be88:	strne	r4, [r2]
   5be8c:	ldr	r2, [r5, #28]
   5be90:	cmp	r2, #0
   5be94:	strne	r9, [r2]
   5be98:	strne	r4, [r2, #4]
   5be9c:	cmp	r6, #0
   5bea0:	beq	5bebc <fputs@plt+0x4adcc>
   5bea4:	ldr	r2, [pc, #1608]	; 5c4f4 <fputs@plt+0x4b404>
   5bea8:	mov	r0, r3
   5beac:	mov	r6, #32
   5beb0:	add	r2, pc, r2
   5beb4:	ldr	r3, [r2, #196]	; 0xc4
   5beb8:	blx	r3
   5bebc:	ldr	r3, [sp, #8]
   5bec0:	str	fp, [r5, #4]
   5bec4:	ldr	r2, [pc, #1580]	; 5c4f8 <fputs@plt+0x4b408>
   5bec8:	str	r9, [r5, #12]
   5becc:	ldr	r1, [pc, #1576]	; 5c4fc <fputs@plt+0x4b40c>
   5bed0:	cmp	r3, #0
   5bed4:	str	r7, [r5, #32]
   5bed8:	ldr	r3, [sp, #12]
   5bedc:	orrne	r6, r6, #2
   5bee0:	cmp	r8, #256	; 0x100
   5bee4:	add	r2, pc, r2
   5bee8:	orrne	r6, r6, #128	; 0x80
   5beec:	add	r1, pc, r1
   5bef0:	cmp	r3, #0
   5bef4:	ldrd	r2, [r2, #176]	; 0xb0
   5bef8:	orrne	r6, r6, #8
   5befc:	ands	r0, r4, #64	; 0x40
   5bf00:	orrne	r6, r6, #64	; 0x40
   5bf04:	movne	r0, r7
   5bf08:	strh	r6, [r5, #18]
   5bf0c:	strd	r2, [r5, #64]	; 0x40
   5bf10:	mov	r2, #1
   5bf14:	bl	5bd54 <fputs@plt+0x4ac64>
   5bf18:	cmp	r0, #0
   5bf1c:	beq	5bf2c <fputs@plt+0x4ae3c>
   5bf20:	ldrh	r3, [r5, #18]
   5bf24:	orr	r3, r3, #16
   5bf28:	strh	r3, [r5, #18]
   5bf2c:	ldr	r1, [pc, #1484]	; 5c500 <fputs@plt+0x4b410>
   5bf30:	ldr	r0, [fp, #16]
   5bf34:	add	r1, pc, r1
   5bf38:	bl	110cc <strcmp@plt>
   5bf3c:	cmp	r0, #0
   5bf40:	bne	5bf50 <fputs@plt+0x4ae60>
   5bf44:	ldrh	r3, [r5, #18]
   5bf48:	orr	r3, r3, #1
   5bf4c:	strh	r3, [r5, #18]
   5bf50:	ands	r6, r6, #128	; 0x80
   5bf54:	beq	5bfa8 <fputs@plt+0x4aeb8>
   5bf58:	ldr	r4, [pc, #1444]	; 5c504 <fputs@plt+0x4b414>
   5bf5c:	add	r4, pc, r4
   5bf60:	add	r4, r4, #76	; 0x4c
   5bf64:	mov	r3, #0
   5bf68:	str	r3, [r5, #20]
   5bf6c:	mov	r2, #0
   5bf70:	mov	r0, r5
   5bf74:	str	r4, [r5]
   5bf78:	str	r2, [sp]
   5bf7c:	bl	39728 <fputs@plt+0x28638>
   5bf80:	ldr	r2, [sp]
   5bf84:	mov	r0, r2
   5bf88:	add	sp, sp, #1168	; 0x490
   5bf8c:	add	sp, sp, #12
   5bf90:	ldrd	r4, [sp]
   5bf94:	ldrd	r6, [sp, #8]
   5bf98:	ldrd	r8, [sp, #16]
   5bf9c:	ldrd	sl, [sp, #24]
   5bfa0:	add	sp, sp, #32
   5bfa4:	pop	{pc}		; (ldr pc, [sp], #4)
   5bfa8:	ldr	r3, [fp, #20]
   5bfac:	mov	r1, r5
   5bfb0:	mov	r0, r7
   5bfb4:	ldr	r3, [r3]
   5bfb8:	blx	r3
   5bfbc:	ldr	r3, [pc, #1348]	; 5c508 <fputs@plt+0x4b418>
   5bfc0:	mov	r4, r0
   5bfc4:	add	r3, pc, r3
   5bfc8:	cmp	r0, r3
   5bfcc:	beq	5c2e0 <fputs@plt+0x4b1f0>
   5bfd0:	add	r3, r3, #152	; 0x98
   5bfd4:	cmp	r0, r3
   5bfd8:	bne	5bf64 <fputs@plt+0x4ae74>
   5bfdc:	mov	r0, r7
   5bfe0:	bl	10f34 <strlen@plt>
   5bfe4:	add	sl, r0, #6
   5bfe8:	mov	r0, sl
   5bfec:	asr	r1, sl, #31
   5bff0:	bl	2bea4 <fputs@plt+0x1adb4>
   5bff4:	subs	r8, r0, #0
   5bff8:	beq	5c294 <fputs@plt+0x4b1a4>
   5bffc:	ldr	r2, [pc, #1288]	; 5c50c <fputs@plt+0x4b41c>
   5c000:	mov	r3, r7
   5c004:	mov	r0, sl
   5c008:	mov	r1, r8
   5c00c:	add	r2, pc, r2
   5c010:	bl	32ae4 <fputs@plt+0x219f4>
   5c014:	str	r6, [r5, #20]
   5c018:	str	r8, [r5, #24]
   5c01c:	b	5bf6c <fputs@plt+0x4ae7c>
   5c020:	mov	r2, #2048	; 0x800
   5c024:	movt	r2, #8
   5c028:	ands	r2, r4, r2
   5c02c:	str	r2, [sp, #16]
   5c030:	orr	r2, sl, #131072	; 0x20000
   5c034:	str	r2, [sp, #4]
   5c038:	beq	5c20c <fputs@plt+0x4b11c>
   5c03c:	cmp	r3, #0
   5c040:	beq	5c454 <fputs@plt+0x4b364>
   5c044:	mov	r0, r3
   5c048:	str	r3, [sp, #20]
   5c04c:	bl	10f34 <strlen@plt>
   5c050:	ldr	r3, [sp, #20]
   5c054:	bic	r0, r0, #-1073741824	; 0xc0000000
   5c058:	sub	r9, r0, #1
   5c05c:	mov	r2, r9
   5c060:	ldrb	r1, [r3, r2]
   5c064:	cmp	r1, #45	; 0x2d
   5c068:	beq	5c084 <fputs@plt+0x4af94>
   5c06c:	add	r1, r3, r9
   5c070:	ldrb	r0, [r1, #-1]!
   5c074:	sub	r9, r9, #1
   5c078:	mov	r2, r9
   5c07c:	cmp	r0, #45	; 0x2d
   5c080:	bne	5c070 <fputs@plt+0x4af80>
   5c084:	add	r1, sp, #136	; 0x88
   5c088:	mov	r0, r1
   5c08c:	str	r1, [sp, #20]
   5c090:	mov	r1, r3
   5c094:	str	r3, [sp, #24]
   5c098:	bl	10f58 <memcpy@plt>
   5c09c:	ldr	r2, [pc, #1132]	; 5c510 <fputs@plt+0x4b420>
   5c0a0:	add	r3, sp, #1168	; 0x490
   5c0a4:	mov	ip, #0
   5c0a8:	add	r3, r3, #8
   5c0ac:	add	r1, sp, #32
   5c0b0:	add	r9, r3, r9
   5c0b4:	ldr	r0, [sp, #20]
   5c0b8:	strb	ip, [r9, #-1040]	; 0xfffffbf0
   5c0bc:	add	r2, pc, r2
   5c0c0:	ldr	r2, [r2, #52]	; 0x34
   5c0c4:	blx	r2
   5c0c8:	cmp	r0, #0
   5c0cc:	movwne	r2, #1802	; 0x70a
   5c0d0:	bne	5bf84 <fputs@plt+0x4ae94>
   5c0d4:	ldr	r1, [sp, #4]
   5c0d8:	ldr	r3, [sp, #24]
   5c0dc:	ldr	r2, [sp, #48]	; 0x30
   5c0e0:	mov	r0, r3
   5c0e4:	str	r3, [sp, #4]
   5c0e8:	ldr	r3, [sp, #56]	; 0x38
   5c0ec:	str	r3, [sp, #24]
   5c0f0:	ldr	r3, [sp, #60]	; 0x3c
   5c0f4:	str	r3, [sp, #28]
   5c0f8:	ubfx	r3, r2, #0, #9
   5c0fc:	mov	r2, r3
   5c100:	str	r3, [sp, #20]
   5c104:	bl	384fc <fputs@plt+0x2740c>
   5c108:	subs	r9, r0, #0
   5c10c:	ldr	r3, [sp, #4]
   5c110:	blt	5c244 <fputs@plt+0x4b154>
   5c114:	mov	r0, r9
   5c118:	ldr	r1, [sp, #24]
   5c11c:	str	r3, [sp]
   5c120:	ldr	r2, [sp, #28]
   5c124:	bl	1a44c <fputs@plt+0x935c>
   5c128:	ldr	r3, [sp]
   5c12c:	b	5be80 <fputs@plt+0x4ad90>
   5c130:	ldr	r3, [pc, #988]	; 5c514 <fputs@plt+0x4b424>
   5c134:	add	r1, sp, #656	; 0x290
   5c138:	mov	r0, r7
   5c13c:	add	r3, pc, r3
   5c140:	ldr	r3, [r3, #52]	; 0x34
   5c144:	blx	r3
   5c148:	cmp	r0, #0
   5c14c:	bne	5c1e8 <fputs@plt+0x4b0f8>
   5c150:	ldr	r3, [pc, #960]	; 5c518 <fputs@plt+0x4b428>
   5c154:	add	r3, pc, r3
   5c158:	ldr	ip, [r3, #348]	; 0x15c
   5c15c:	cmp	ip, #0
   5c160:	beq	5c1e8 <fputs@plt+0x4b0f8>
   5c164:	add	r3, sp, #664	; 0x298
   5c168:	mov	lr, r8
   5c16c:	ldrd	r0, [r3, #-8]
   5c170:	ldrd	r2, [r3, #88]	; 0x58
   5c174:	b	5c184 <fputs@plt+0x4b094>
   5c178:	ldr	ip, [ip, #40]	; 0x28
   5c17c:	cmp	ip, #0
   5c180:	beq	5c398 <fputs@plt+0x4b2a8>
   5c184:	ldrd	r8, [ip]
   5c188:	cmp	r9, r1
   5c18c:	cmpeq	r8, r0
   5c190:	bne	5c178 <fputs@plt+0x4b088>
   5c194:	ldrd	r8, [ip, #8]
   5c198:	cmp	r9, r3
   5c19c:	cmpeq	r8, r2
   5c1a0:	bne	5c178 <fputs@plt+0x4b088>
   5c1a4:	ldr	r3, [ip, #36]	; 0x24
   5c1a8:	mov	r8, lr
   5c1ac:	cmp	r3, #0
   5c1b0:	beq	5c1e8 <fputs@plt+0x4b0f8>
   5c1b4:	ldr	r2, [r3, #4]
   5c1b8:	cmp	r2, r4
   5c1bc:	addeq	ip, ip, #36	; 0x24
   5c1c0:	moveq	r0, r3
   5c1c4:	bne	5c1dc <fputs@plt+0x4b0ec>
   5c1c8:	b	5c3a4 <fputs@plt+0x4b2b4>
   5c1cc:	ldr	r2, [r0, #4]
   5c1d0:	cmp	r4, r2
   5c1d4:	beq	5c3a0 <fputs@plt+0x4b2b0>
   5c1d8:	mov	r3, r0
   5c1dc:	ldr	r0, [r3, #8]
   5c1e0:	cmp	r0, #0
   5c1e4:	bne	5c1cc <fputs@plt+0x4b0dc>
   5c1e8:	mov	r0, #12
   5c1ec:	mov	r1, #0
   5c1f0:	bl	2bea4 <fputs@plt+0x1adb4>
   5c1f4:	cmp	r0, #0
   5c1f8:	beq	5c4e0 <fputs@plt+0x4b3f0>
   5c1fc:	mvn	r9, #0
   5c200:	mov	r3, r7
   5c204:	str	r0, [r5, #28]
   5c208:	b	5be5c <fputs@plt+0x4ad6c>
   5c20c:	cmp	r6, #0
   5c210:	mov	r0, r3
   5c214:	str	r3, [sp, #4]
   5c218:	movne	r2, #384	; 0x180
   5c21c:	moveq	r2, #0
   5c220:	orr	r1, sl, #131072	; 0x20000
   5c224:	str	r2, [sp, #20]
   5c228:	bl	384fc <fputs@plt+0x2740c>
   5c22c:	subs	r9, r0, #0
   5c230:	ldr	r3, [sp, #4]
   5c234:	bge	5be80 <fputs@plt+0x4ad90>
   5c238:	ldr	r2, [sp, #16]
   5c23c:	str	r2, [sp, #24]
   5c240:	str	r2, [sp, #28]
   5c244:	str	r3, [sp, #4]
   5c248:	bl	110e4 <__errno_location@plt>
   5c24c:	ldr	r2, [r0]
   5c250:	ldr	r3, [sp]
   5c254:	cmp	r2, #21
   5c258:	cmpne	r3, #0
   5c25c:	ldr	r3, [sp, #4]
   5c260:	bne	5c3b4 <fputs@plt+0x4b2c4>
   5c264:	movw	r0, #33278	; 0x81fe
   5c268:	str	r3, [sp]
   5c26c:	bl	367e0 <fputs@plt+0x256f0>
   5c270:	ldr	r1, [pc, #676]	; 5c51c <fputs@plt+0x4b42c>
   5c274:	ldr	r3, [sp]
   5c278:	add	r1, pc, r1
   5c27c:	mov	r2, r3
   5c280:	movw	r3, #33278	; 0x81fe
   5c284:	bl	38634 <fputs@plt+0x27544>
   5c288:	subs	r2, r0, #0
   5c28c:	beq	5bf84 <fputs@plt+0x4ae94>
   5c290:	b	5c2cc <fputs@plt+0x4b1dc>
   5c294:	ldr	r3, [pc, #644]	; 5c520 <fputs@plt+0x4b430>
   5c298:	mov	r0, r9
   5c29c:	str	r8, [r5, #20]
   5c2a0:	str	r8, [r5, #24]
   5c2a4:	add	r3, pc, r3
   5c2a8:	ldr	r3, [r3, #16]
   5c2ac:	blx	r3
   5c2b0:	cmp	r0, #0
   5c2b4:	moveq	r2, #7
   5c2b8:	beq	5c2cc <fputs@plt+0x4b1dc>
   5c2bc:	movw	r1, #32898	; 0x8082
   5c2c0:	mov	r0, r5
   5c2c4:	bl	38a5c <fputs@plt+0x2796c>
   5c2c8:	mov	r2, #7
   5c2cc:	ldr	r0, [r5, #28]
   5c2d0:	str	r2, [sp]
   5c2d4:	bl	19898 <fputs@plt+0x87a8>
   5c2d8:	ldr	r2, [sp]
   5c2dc:	b	5bf84 <fputs@plt+0x4ae94>
   5c2e0:	ldr	r3, [pc, #572]	; 5c524 <fputs@plt+0x4b434>
   5c2e4:	add	r7, sp, #136	; 0x88
   5c2e8:	mov	r1, r7
   5c2ec:	ldr	r0, [r5, #12]
   5c2f0:	add	r3, pc, r3
   5c2f4:	ldr	r3, [r3, #64]	; 0x40
   5c2f8:	blx	r3
   5c2fc:	cmp	r0, #0
   5c300:	bne	5c3f8 <fputs@plt+0x4b308>
   5c304:	ldr	ip, [pc, #540]	; 5c528 <fputs@plt+0x4b438>
   5c308:	add	r6, sp, #40	; 0x28
   5c30c:	ldrd	r2, [r7]
   5c310:	ldrd	r0, [r7, #96]	; 0x60
   5c314:	add	ip, pc, ip
   5c318:	ldr	r7, [ip, #348]	; 0x15c
   5c31c:	strd	r2, [r6, #-8]
   5c320:	strd	r0, [r6]
   5c324:	cmp	r7, #0
   5c328:	beq	5c460 <fputs@plt+0x4b370>
   5c32c:	add	r8, sp, #32
   5c330:	b	5c340 <fputs@plt+0x4b250>
   5c334:	ldr	r7, [r7, #40]	; 0x28
   5c338:	cmp	r7, #0
   5c33c:	beq	5c460 <fputs@plt+0x4b370>
   5c340:	mov	r2, #16
   5c344:	mov	r1, r7
   5c348:	mov	r0, r8
   5c34c:	bl	10e20 <memcmp@plt>
   5c350:	cmp	r0, #0
   5c354:	bne	5c334 <fputs@plt+0x4b244>
   5c358:	ldr	r3, [r7, #24]
   5c35c:	add	r3, r3, #1
   5c360:	str	r3, [r7, #24]
   5c364:	mov	r3, #0
   5c368:	str	r7, [r5, #8]
   5c36c:	str	r3, [r5, #20]
   5c370:	b	5bf6c <fputs@plt+0x4ae7c>
   5c374:	add	r9, sp, #656	; 0x290
   5c378:	ldr	r0, [fp, #8]
   5c37c:	mov	r1, r9
   5c380:	bl	490a0 <fputs@plt+0x37fb0>
   5c384:	subs	r2, r0, #0
   5c388:	bne	5bf84 <fputs@plt+0x4ae94>
   5c38c:	mov	r3, r9
   5c390:	mvn	r9, #0
   5c394:	b	5be5c <fputs@plt+0x4ad6c>
   5c398:	mov	r8, lr
   5c39c:	b	5c1e8 <fputs@plt+0x4b0f8>
   5c3a0:	add	ip, r3, #8
   5c3a4:	ldr	r9, [r0]
   5c3a8:	ldr	r3, [r0, #8]
   5c3ac:	str	r3, [ip]
   5c3b0:	b	5c200 <fputs@plt+0x4b110>
   5c3b4:	bic	r1, sl, #66	; 0x42
   5c3b8:	mov	r0, r3
   5c3bc:	ldr	r2, [sp, #20]
   5c3c0:	orr	r1, r1, #131072	; 0x20000
   5c3c4:	str	r3, [sp]
   5c3c8:	bic	r4, r4, #6
   5c3cc:	bl	384fc <fputs@plt+0x2740c>
   5c3d0:	subs	r9, r0, #0
   5c3d4:	orr	r4, r4, #1
   5c3d8:	ldr	r3, [sp]
   5c3dc:	blt	5c264 <fputs@plt+0x4b174>
   5c3e0:	ldr	r2, [sp, #16]
   5c3e4:	cmp	r2, #0
   5c3e8:	mov	r2, #1
   5c3ec:	str	r2, [sp, #8]
   5c3f0:	beq	5be80 <fputs@plt+0x4ad90>
   5c3f4:	b	5c114 <fputs@plt+0x4b024>
   5c3f8:	bl	110e4 <__errno_location@plt>
   5c3fc:	ldr	r3, [r0]
   5c400:	mov	r2, #10
   5c404:	str	r3, [r5, #20]
   5c408:	ldr	r3, [pc, #284]	; 5c52c <fputs@plt+0x4b43c>
   5c40c:	mov	r0, r9
   5c410:	str	r2, [sp]
   5c414:	add	r3, pc, r3
   5c418:	ldr	r3, [r3, #16]
   5c41c:	blx	r3
   5c420:	cmp	r0, #0
   5c424:	ldr	r2, [sp]
   5c428:	beq	5c44c <fputs@plt+0x4b35c>
   5c42c:	movw	r1, #32813	; 0x802d
   5c430:	mov	r0, r5
   5c434:	str	r2, [sp]
   5c438:	bl	38a5c <fputs@plt+0x2796c>
   5c43c:	mov	r3, #0
   5c440:	ldr	r2, [sp]
   5c444:	str	r3, [r5, #20]
   5c448:	b	5c2cc <fputs@plt+0x4b1dc>
   5c44c:	str	r0, [r5, #20]
   5c450:	b	5c2cc <fputs@plt+0x4b1dc>
   5c454:	mvn	r2, #0
   5c458:	mov	r9, r2
   5c45c:	b	5c060 <fputs@plt+0x4af70>
   5c460:	mov	r0, #48	; 0x30
   5c464:	mov	r1, #0
   5c468:	bl	2bea4 <fputs@plt+0x1adb4>
   5c46c:	subs	r7, r0, #0
   5c470:	beq	5c4e8 <fputs@plt+0x4b3f8>
   5c474:	ldr	r1, [pc, #180]	; 5c530 <fputs@plt+0x4b440>
   5c478:	mov	r3, #0
   5c47c:	sub	r6, r6, #8
   5c480:	str	r3, [r7, #16]
   5c484:	str	r3, [r7, #20]
   5c488:	str	r3, [r7, #24]
   5c48c:	add	r1, pc, r1
   5c490:	str	r3, [r7, #28]
   5c494:	str	r3, [r7, #32]
   5c498:	str	r3, [r7, #36]	; 0x24
   5c49c:	ldr	r0, [r6, #4]
   5c4a0:	ldr	ip, [sp, #32]
   5c4a4:	ldr	r2, [r1, #348]	; 0x15c
   5c4a8:	str	ip, [r7]
   5c4ac:	mov	ip, #1
   5c4b0:	str	r0, [r7, #4]
   5c4b4:	cmp	r2, r3
   5c4b8:	ldrd	r0, [r6, #8]
   5c4bc:	strd	r2, [r7, #40]	; 0x28
   5c4c0:	ldr	r3, [pc, #108]	; 5c534 <fputs@plt+0x4b444>
   5c4c4:	str	r0, [r7, #8]
   5c4c8:	str	r1, [r7, #12]
   5c4cc:	str	ip, [r7, #24]
   5c4d0:	add	r3, pc, r3
   5c4d4:	strne	r7, [r2, #44]	; 0x2c
   5c4d8:	str	r7, [r3, #348]	; 0x15c
   5c4dc:	b	5c364 <fputs@plt+0x4b274>
   5c4e0:	mov	r2, #7
   5c4e4:	b	5bf84 <fputs@plt+0x4ae94>
   5c4e8:	mov	r2, #7
   5c4ec:	b	5c408 <fputs@plt+0x4b318>
   5c4f0:	andeq	r7, r5, r8, lsr sl
   5c4f4:	andeq	r3, r5, r8, lsl r4
   5c4f8:	muleq	r5, r4, r2
   5c4fc:	andeq	lr, r3, ip, ror #3
   5c500:	andeq	lr, r3, ip, lsr #3
   5c504:	ldrdeq	r2, [r5], -ip
   5c508:	andeq	r2, r5, r4, ror r6
   5c50c:	andeq	lr, r3, r0, ror #1
   5c510:	andeq	r3, r5, ip, lsl #4
   5c514:	andeq	r3, r5, ip, lsl #3
   5c518:	strdeq	r7, [r5], -r4
   5c51c:	andeq	sp, r3, r8, asr lr
   5c520:	andeq	r3, r5, r4, lsr #32
   5c524:	ldrdeq	r2, [r5], -r8
   5c528:	andeq	r7, r5, r4, lsr r5
   5c52c:			; <UNDEFINED> instruction: 0x00052eb4
   5c530:			; <UNDEFINED> instruction: 0x000573bc
   5c534:	andeq	r7, r5, r8, ror r3
   5c538:	ldr	ip, [pc, #1508]	; 5cb24 <fputs@plt+0x4ba34>
   5c53c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5c540:	mov	r4, r2
   5c544:	strd	r6, [sp, #8]
   5c548:	mov	r6, r0
   5c54c:	strd	r8, [sp, #16]
   5c550:	mov	r9, r3
   5c554:	strd	sl, [sp, #24]
   5c558:	mov	fp, r1
   5c55c:	add	ip, pc, ip
   5c560:	str	lr, [sp, #32]
   5c564:	sub	sp, sp, #172	; 0xac
   5c568:	ldr	r3, [ip, #304]	; 0x130
   5c56c:	blx	r3
   5c570:	ldr	r5, [r6, #36]	; 0x24
   5c574:	cmp	r0, #32768	; 0x8000
   5c578:	asrge	r7, r0, #15
   5c57c:	movlt	r7, #1
   5c580:	cmp	r5, #0
   5c584:	beq	5c854 <fputs@plt+0x4b764>
   5c588:	ldr	r5, [r5]
   5c58c:	add	r6, fp, r7
   5c590:	ldrh	r2, [r5, #20]
   5c594:	sdiv	r6, r6, r7
   5c598:	mul	r6, r7, r6
   5c59c:	cmp	r2, r6
   5c5a0:	bge	5c6bc <fputs@plt+0x4b5cc>
   5c5a4:	ldr	r0, [r5, #12]
   5c5a8:	str	r4, [r5, #16]
   5c5ac:	cmp	r0, #0
   5c5b0:	blt	5c5ec <fputs@plt+0x4b4fc>
   5c5b4:	ldr	r3, [pc, #1388]	; 5cb28 <fputs@plt+0x4ba38>
   5c5b8:	add	r1, sp, #64	; 0x40
   5c5bc:	add	r3, pc, r3
   5c5c0:	ldr	r3, [r3, #64]	; 0x40
   5c5c4:	blx	r3
   5c5c8:	subs	r8, r0, #0
   5c5cc:	bne	5c8b0 <fputs@plt+0x4b7c0>
   5c5d0:	ldrd	r2, [sp, #112]	; 0x70
   5c5d4:	mul	ip, r4, r6
   5c5d8:	asr	r1, ip, #31
   5c5dc:	cmp	r2, ip
   5c5e0:	strd	r2, [sp, #24]
   5c5e4:	sbcs	r3, r3, r1
   5c5e8:	blt	5c730 <fputs@plt+0x4b640>
   5c5ec:	lsl	r1, r6, #2
   5c5f0:	ldr	r0, [r5, #24]
   5c5f4:	bl	2bef4 <fputs@plt+0x1ae04>
   5c5f8:	subs	r8, r0, #0
   5c5fc:	beq	5c8ec <fputs@plt+0x4b7fc>
   5c600:	ldrh	r3, [r5, #20]
   5c604:	str	r8, [r5, #24]
   5c608:	cmp	r6, r3
   5c60c:	mov	r2, r3
   5c610:	ble	5c6bc <fputs@plt+0x4b5cc>
   5c614:	ldr	sl, [pc, #1296]	; 5cb2c <fputs@plt+0x4ba3c>
   5c618:	asr	r1, r4, #31
   5c61c:	mov	r0, r4
   5c620:	mul	r9, r7, r4
   5c624:	strd	r0, [sp, #24]
   5c628:	str	fp, [sp, #32]
   5c62c:	add	sl, pc, sl
   5c630:	str	sl, [sp, #16]
   5c634:	ldr	r0, [r5, #12]
   5c638:	cmp	r0, #0
   5c63c:	blt	5c710 <fputs@plt+0x4b620>
   5c640:	ldr	ip, [sp, #16]
   5c644:	smull	sl, fp, r3, r4
   5c648:	mov	r3, #1
   5c64c:	mov	r1, r9
   5c650:	ldrb	r2, [r5, #22]
   5c654:	ldr	r8, [ip, #268]	; 0x10c
   5c658:	str	r0, [sp]
   5c65c:	mov	r0, #0
   5c660:	cmp	r2, r0
   5c664:	strd	sl, [sp, #8]
   5c668:	movne	r2, r3
   5c66c:	moveq	r2, #3
   5c670:	blx	r8
   5c674:	cmn	r0, #1
   5c678:	mov	r8, r0
   5c67c:	beq	5c8c0 <fputs@plt+0x4b7d0>
   5c680:	ldrh	r3, [r5, #20]
   5c684:	ldr	r2, [r5, #24]
   5c688:	add	r1, r7, r3
   5c68c:	add	r3, r2, r3, lsl #2
   5c690:	add	r2, r2, r1, lsl #2
   5c694:	str	r8, [r3], #4
   5c698:	cmp	r2, r3
   5c69c:	add	r8, r8, r4
   5c6a0:	bne	5c694 <fputs@plt+0x4b5a4>
   5c6a4:	uxth	r3, r1
   5c6a8:	cmp	r3, r6
   5c6ac:	mov	r2, r3
   5c6b0:	strh	r3, [r5, #20]
   5c6b4:	blt	5c634 <fputs@plt+0x4b544>
   5c6b8:	ldr	fp, [sp, #32]
   5c6bc:	mov	r8, #1
   5c6c0:	mov	sl, #0
   5c6c4:	cmp	fp, r2
   5c6c8:	ldr	r2, [sp, #208]	; 0xd0
   5c6cc:	movge	r3, #0
   5c6d0:	ldrlt	r3, [r5, #24]
   5c6d4:	ldrlt	r3, [r3, fp, lsl #2]
   5c6d8:	str	r3, [r2]
   5c6dc:	ldrb	r3, [r5, #22]
   5c6e0:	cmp	r3, #0
   5c6e4:	moveq	r8, #0
   5c6e8:	cmp	r8, #0
   5c6ec:	movne	sl, #8
   5c6f0:	mov	r0, sl
   5c6f4:	add	sp, sp, #172	; 0xac
   5c6f8:	ldrd	r4, [sp]
   5c6fc:	ldrd	r6, [sp, #8]
   5c700:	ldrd	r8, [sp, #16]
   5c704:	ldrd	sl, [sp, #24]
   5c708:	add	sp, sp, #32
   5c70c:	pop	{pc}		; (ldr pc, [sp], #4)
   5c710:	ldrd	r0, [sp, #24]
   5c714:	bl	2bea4 <fputs@plt+0x1adb4>
   5c718:	subs	r8, r0, #0
   5c71c:	beq	5ca80 <fputs@plt+0x4b990>
   5c720:	mov	r2, r4
   5c724:	mov	r1, #0
   5c728:	bl	10ebc <memset@plt>
   5c72c:	b	5c680 <fputs@plt+0x4b590>
   5c730:	cmp	r9, #0
   5c734:	beq	5ca60 <fputs@plt+0x4b970>
   5c738:	ldrd	r2, [sp, #24]
   5c73c:	add	r0, ip, #4080	; 0xff0
   5c740:	add	r0, r0, #15
   5c744:	asr	lr, r3, #31
   5c748:	ldr	r3, [sp, #28]
   5c74c:	ubfx	lr, lr, #0, #12
   5c750:	adds	r2, lr, r2
   5c754:	adc	r1, r8, r3
   5c758:	lsr	r2, r2, #12
   5c75c:	cmp	ip, #0
   5c760:	movlt	ip, r0
   5c764:	asr	r3, ip, #12
   5c768:	orr	r2, r2, r1, lsl #20
   5c76c:	cmp	r3, r2
   5c770:	ble	5c5ec <fputs@plt+0x4b4fc>
   5c774:	add	r0, r2, #1
   5c778:	mvn	ip, r2
   5c77c:	ldr	lr, [pc, #940]	; 5cb30 <fputs@plt+0x4ba40>
   5c780:	lsl	r0, r0, #12
   5c784:	add	ip, ip, r3
   5c788:	add	sl, sp, #60	; 0x3c
   5c78c:	asr	r3, r2, #31
   5c790:	str	r7, [sp, #40]	; 0x28
   5c794:	mov	r7, sl
   5c798:	asr	r1, r0, #31
   5c79c:	subs	r9, r0, #1
   5c7a0:	sbc	r1, r1, #0
   5c7a4:	adds	r0, r2, ip
   5c7a8:	str	r9, [sp, #32]
   5c7ac:	mov	ip, #0
   5c7b0:	add	lr, pc, lr
   5c7b4:	str	r1, [sp, #36]	; 0x24
   5c7b8:	adc	r1, r3, #0
   5c7bc:	mov	r9, #1
   5c7c0:	lsl	r3, r1, #12
   5c7c4:	mov	sl, lr
   5c7c8:	strd	r0, [sp, #24]
   5c7cc:	movw	r0, #8191	; 0x1fff
   5c7d0:	ldr	r2, [sp, #24]
   5c7d4:	str	r6, [sp, #24]
   5c7d8:	mov	r6, r5
   5c7dc:	str	r4, [sp, #44]	; 0x2c
   5c7e0:	ldrd	r4, [sp, #32]
   5c7e4:	lsl	r1, r2, #12
   5c7e8:	orr	r3, r3, r2, lsr #20
   5c7ec:	adds	r2, r1, r0
   5c7f0:	adc	r3, r3, ip
   5c7f4:	strd	r2, [sp, #16]
   5c7f8:	b	5c814 <fputs@plt+0x4b724>
   5c7fc:	ldrd	r2, [sp, #16]
   5c800:	adds	r4, r4, #4096	; 0x1000
   5c804:	adc	r5, r5, #0
   5c808:	cmp	r3, r5
   5c80c:	cmpeq	r2, r4
   5c810:	beq	5ca6c <fputs@plt+0x4b97c>
   5c814:	mov	r2, r4
   5c818:	mov	r3, r5
   5c81c:	ldr	r0, [r6, #12]
   5c820:	str	sl, [sp]
   5c824:	str	r9, [sp, #4]
   5c828:	str	r7, [sp, #8]
   5c82c:	str	r8, [sp, #60]	; 0x3c
   5c830:	bl	1ff08 <fputs@plt+0xee18>
   5c834:	cmp	r0, #1
   5c838:	beq	5c7fc <fputs@plt+0x4b70c>
   5c83c:	ldr	r1, [pc, #752]	; 5cb34 <fputs@plt+0x4ba44>
   5c840:	mov	r5, r6
   5c844:	movw	r3, #31960	; 0x7cd8
   5c848:	movw	r0, #4874	; 0x130a
   5c84c:	add	r1, pc, r1
   5c850:	b	5c8d4 <fputs@plt+0x4b7e4>
   5c854:	mov	r0, #16
   5c858:	mov	r1, #0
   5c85c:	bl	2bea4 <fputs@plt+0x1adb4>
   5c860:	subs	r8, r0, #0
   5c864:	moveq	sl, #7
   5c868:	beq	5c6f0 <fputs@plt+0x4b600>
   5c86c:	str	r5, [r8]
   5c870:	str	r5, [r8, #4]
   5c874:	str	r5, [r8, #8]
   5c878:	str	r5, [r8, #12]
   5c87c:	ldr	sl, [r6, #8]
   5c880:	ldr	r5, [sl, #28]
   5c884:	cmp	r5, #0
   5c888:	beq	5c8f4 <fputs@plt+0x4b804>
   5c88c:	ldr	r3, [r5, #28]
   5c890:	ldr	r2, [r5, #32]
   5c894:	str	r5, [r8]
   5c898:	add	r3, r3, #1
   5c89c:	str	r3, [r5, #28]
   5c8a0:	str	r8, [r6, #36]	; 0x24
   5c8a4:	str	r2, [r8, #4]
   5c8a8:	str	r8, [r5, #32]
   5c8ac:	b	5c58c <fputs@plt+0x4b49c>
   5c8b0:	mov	r8, #0
   5c8b4:	movw	sl, #4874	; 0x130a
   5c8b8:	ldrh	r2, [r5, #20]
   5c8bc:	b	5c6c4 <fputs@plt+0x4b5d4>
   5c8c0:	ldr	r1, [pc, #624]	; 5cb38 <fputs@plt+0x4ba48>
   5c8c4:	movw	r3, #31987	; 0x7cf3
   5c8c8:	movw	r0, #5386	; 0x150a
   5c8cc:	ldr	fp, [sp, #32]
   5c8d0:	add	r1, pc, r1
   5c8d4:	ldr	r2, [r5, #8]
   5c8d8:	bl	38634 <fputs@plt+0x27544>
   5c8dc:	clz	r8, r0
   5c8e0:	mov	sl, r0
   5c8e4:	lsr	r8, r8, #5
   5c8e8:	b	5c8b8 <fputs@plt+0x4b7c8>
   5c8ec:	movw	sl, #3082	; 0xc0a
   5c8f0:	b	5c8b8 <fputs@plt+0x4b7c8>
   5c8f4:	ldr	r3, [pc, #576]	; 5cb3c <fputs@plt+0x4ba4c>
   5c8f8:	add	r1, sp, #64	; 0x40
   5c8fc:	ldr	r0, [r6, #12]
   5c900:	ldr	r2, [r6, #32]
   5c904:	add	r3, pc, r3
   5c908:	ldr	r3, [r3, #64]	; 0x40
   5c90c:	str	r2, [sp, #40]	; 0x28
   5c910:	blx	r3
   5c914:	subs	r5, r0, #0
   5c918:	bne	5ca8c <fputs@plt+0x4b99c>
   5c91c:	ldr	r0, [sp, #40]	; 0x28
   5c920:	bl	10f34 <strlen@plt>
   5c924:	add	r2, r0, #42	; 0x2a
   5c928:	mov	r1, r5
   5c92c:	str	r5, [sp, #24]
   5c930:	str	r0, [sp, #48]	; 0x30
   5c934:	mov	r0, r2
   5c938:	str	r2, [sp, #52]	; 0x34
   5c93c:	bl	2bea4 <fputs@plt+0x1adb4>
   5c940:	subs	r5, r0, #0
   5c944:	beq	5caa4 <fputs@plt+0x4b9b4>
   5c948:	add	r2, r5, #36	; 0x24
   5c94c:	ldr	r1, [sp, #24]
   5c950:	str	r2, [sp, #44]	; 0x2c
   5c954:	ldr	r2, [sp, #52]	; 0x34
   5c958:	bl	10ebc <memset@plt>
   5c95c:	ldr	r2, [pc, #476]	; 5cb40 <fputs@plt+0x4ba50>
   5c960:	ldr	r3, [sp, #40]	; 0x28
   5c964:	ldr	ip, [sp, #44]	; 0x2c
   5c968:	add	r2, pc, r2
   5c96c:	ldr	r0, [sp, #48]	; 0x30
   5c970:	mov	r1, ip
   5c974:	str	ip, [r5, #8]
   5c978:	add	r0, r0, #6
   5c97c:	bl	32ae4 <fputs@plt+0x219f4>
   5c980:	ldr	r3, [r6, #8]
   5c984:	mvn	r1, #0
   5c988:	mov	r2, #8
   5c98c:	str	r1, [r5, #12]
   5c990:	str	r5, [r3, #28]
   5c994:	str	r3, [r5]
   5c998:	str	r2, [r5, #4]
   5c99c:	ldrb	r3, [sl, #21]
   5c9a0:	cmp	r3, #0
   5c9a4:	bne	5c88c <fputs@plt+0x4b79c>
   5c9a8:	ldr	r1, [pc, #404]	; 5cb44 <fputs@plt+0x4ba54>
   5c9ac:	ldr	r2, [sp, #24]
   5c9b0:	ldr	r0, [r6, #32]
   5c9b4:	add	r1, pc, r1
   5c9b8:	bl	5bd54 <fputs@plt+0x4ac64>
   5c9bc:	cmp	r0, #0
   5c9c0:	add	r0, r5, #36	; 0x24
   5c9c4:	movne	r3, #1
   5c9c8:	moveq	r3, #66	; 0x42
   5c9cc:	strbne	r3, [r5, #22]
   5c9d0:	ldr	r2, [sp, #80]	; 0x50
   5c9d4:	streq	r3, [sp, #24]
   5c9d8:	ldr	r1, [sp, #24]
   5c9dc:	ubfx	r2, r2, #0, #9
   5c9e0:	bl	384fc <fputs@plt+0x2740c>
   5c9e4:	cmp	r0, #0
   5c9e8:	str	r0, [r5, #12]
   5c9ec:	blt	5cabc <fputs@plt+0x4b9cc>
   5c9f0:	ldr	r1, [sp, #88]	; 0x58
   5c9f4:	ldr	r2, [sp, #92]	; 0x5c
   5c9f8:	bl	1a44c <fputs@plt+0x935c>
   5c9fc:	mov	r3, #1
   5ca00:	mov	r2, #128	; 0x80
   5ca04:	ldr	r0, [r6, #8]
   5ca08:	mov	r1, r3
   5ca0c:	bl	1e5bc <fputs@plt+0xd4cc>
   5ca10:	cmp	r0, #0
   5ca14:	bne	5ca30 <fputs@plt+0x4b940>
   5ca18:	mov	r2, #0
   5ca1c:	mov	r3, #0
   5ca20:	ldr	r0, [r5, #12]
   5ca24:	bl	18aa8 <fputs@plt+0x79b8>
   5ca28:	cmp	r0, #0
   5ca2c:	bne	5cb00 <fputs@plt+0x4ba10>
   5ca30:	mov	r3, #1
   5ca34:	mov	r2, #128	; 0x80
   5ca38:	ldr	r0, [r6, #8]
   5ca3c:	mov	r1, #0
   5ca40:	bl	1e5bc <fputs@plt+0xd4cc>
   5ca44:	subs	sl, r0, #0
   5ca48:	beq	5c88c <fputs@plt+0x4b79c>
   5ca4c:	mov	r0, r6
   5ca50:	bl	38a7c <fputs@plt+0x2798c>
   5ca54:	mov	r0, r8
   5ca58:	bl	19898 <fputs@plt+0x87a8>
   5ca5c:	b	5c6f0 <fputs@plt+0x4b600>
   5ca60:	mov	sl, r9
   5ca64:	mov	r8, #1
   5ca68:	b	5c8b8 <fputs@plt+0x4b7c8>
   5ca6c:	mov	r5, r6
   5ca70:	ldr	r6, [sp, #24]
   5ca74:	ldr	r7, [sp, #40]	; 0x28
   5ca78:	ldr	r4, [sp, #44]	; 0x2c
   5ca7c:	b	5c5ec <fputs@plt+0x4b4fc>
   5ca80:	mov	sl, #7
   5ca84:	ldr	fp, [sp, #32]
   5ca88:	b	5c8b8 <fputs@plt+0x4b7c8>
   5ca8c:	mov	r0, r6
   5ca90:	movw	sl, #1802	; 0x70a
   5ca94:	bl	38a7c <fputs@plt+0x2798c>
   5ca98:	mov	r0, r8
   5ca9c:	bl	19898 <fputs@plt+0x87a8>
   5caa0:	b	5c6f0 <fputs@plt+0x4b600>
   5caa4:	mov	r0, r6
   5caa8:	mov	sl, #7
   5caac:	bl	38a7c <fputs@plt+0x2798c>
   5cab0:	mov	r0, r8
   5cab4:	bl	19898 <fputs@plt+0x87a8>
   5cab8:	b	5c6f0 <fputs@plt+0x4b600>
   5cabc:	movw	r0, #31812	; 0x7c44
   5cac0:	bl	367e0 <fputs@plt+0x256f0>
   5cac4:	ldr	r1, [pc, #124]	; 5cb48 <fputs@plt+0x4ba58>
   5cac8:	movw	r3, #31812	; 0x7c44
   5cacc:	ldr	r2, [sp, #44]	; 0x2c
   5cad0:	add	r1, pc, r1
   5cad4:	bl	38634 <fputs@plt+0x27544>
   5cad8:	mov	sl, r0
   5cadc:	mov	r0, r6
   5cae0:	bl	38a7c <fputs@plt+0x2798c>
   5cae4:	mov	r0, r8
   5cae8:	bl	19898 <fputs@plt+0x87a8>
   5caec:	cmp	sl, #0
   5caf0:	bne	5c6f0 <fputs@plt+0x4b600>
   5caf4:	ldr	r3, [r6, #36]	; 0x24
   5caf8:	ldr	r5, [r3]
   5cafc:	b	5c58c <fputs@plt+0x4b49c>
   5cb00:	ldr	r1, [pc, #68]	; 5cb4c <fputs@plt+0x4ba5c>
   5cb04:	add	r2, r5, #36	; 0x24
   5cb08:	movw	r3, #31828	; 0x7c54
   5cb0c:	movw	r0, #4618	; 0x120a
   5cb10:	add	r1, pc, r1
   5cb14:	bl	38634 <fputs@plt+0x27544>
   5cb18:	subs	sl, r0, #0
   5cb1c:	beq	5ca30 <fputs@plt+0x4b940>
   5cb20:	b	5ca4c <fputs@plt+0x4b95c>
   5cb24:	andeq	r2, r5, ip, ror #26
   5cb28:	andeq	r2, r5, ip, lsl #26
   5cb2c:	muleq	r5, ip, ip
   5cb30:	andeq	r7, r3, ip, asr #27
   5cb34:	andeq	sp, r3, r0, asr #17
   5cb38:			; <UNDEFINED> instruction: 0x0003c4b0
   5cb3c:	andeq	r2, r5, r4, asr #19
   5cb40:	andeq	sp, r3, ip, lsl #15
   5cb44:	andeq	sp, r3, r8, asr #14
   5cb48:	andeq	sp, r3, r0, lsl #12
   5cb4c:	andeq	ip, r3, r4, lsr #5
   5cb50:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5cb54:	strd	r6, [sp, #8]
   5cb58:	strd	r8, [sp, #16]
   5cb5c:	mov	r8, r0
   5cb60:	strd	sl, [sp, #24]
   5cb64:	subs	sl, r1, #0
   5cb68:	str	lr, [sp, #32]
   5cb6c:	sub	sp, sp, #156	; 0x9c
   5cb70:	ldr	r9, [sp, #196]	; 0xc4
   5cb74:	str	r2, [sp, #8]
   5cb78:	str	r3, [sp, #16]
   5cb7c:	and	r3, r9, #256	; 0x100
   5cb80:	str	r3, [sp, #12]
   5cb84:	beq	5cf30 <fputs@plt+0x4be40>
   5cb88:	ldr	r1, [pc, #3160]	; 5d7e8 <fputs@plt+0x4c6f8>
   5cb8c:	mov	r0, sl
   5cb90:	ldrb	r5, [sl]
   5cb94:	add	r1, pc, r1
   5cb98:	bl	110cc <strcmp@plt>
   5cb9c:	clz	r4, r5
   5cba0:	cmp	r0, #0
   5cba4:	lsr	r4, r4, #5
   5cba8:	beq	5cf44 <fputs@plt+0x4be54>
   5cbac:	cmp	r5, #0
   5cbb0:	movne	r4, #0
   5cbb4:	beq	5cf30 <fputs@plt+0x4be40>
   5cbb8:	ands	r3, r9, #128	; 0x80
   5cbbc:	bne	5cf44 <fputs@plt+0x4be54>
   5cbc0:	and	r2, r9, #256	; 0x100
   5cbc4:	cmp	r2, #0
   5cbc8:	beq	5cf64 <fputs@plt+0x4be74>
   5cbcc:	cmp	r4, #0
   5cbd0:	bne	5cfb4 <fputs@plt+0x4bec4>
   5cbd4:	mov	r0, #48	; 0x30
   5cbd8:	mov	r1, #0
   5cbdc:	bl	2601c <fputs@plt+0x14f2c>
   5cbe0:	subs	r5, r0, #0
   5cbe4:	beq	5d5a8 <fputs@plt+0x4c4b8>
   5cbe8:	ldr	r2, [sp, #8]
   5cbec:	mov	r3, #1
   5cbf0:	str	r4, [sp, #12]
   5cbf4:	str	r2, [r5]
   5cbf8:	strb	r4, [r5, #8]
   5cbfc:	str	r5, [r5, #32]
   5cc00:	str	r3, [r5, #36]	; 0x24
   5cc04:	tst	r9, #131072	; 0x20000
   5cc08:	beq	5ccd4 <fputs@plt+0x4bbe4>
   5cc0c:	cmp	sl, #0
   5cc10:	moveq	r7, #1
   5cc14:	beq	5cc28 <fputs@plt+0x4bb38>
   5cc18:	mov	r0, sl
   5cc1c:	bl	10f34 <strlen@plt>
   5cc20:	bic	r0, r0, #-1073741824	; 0xc0000000
   5cc24:	add	r7, r0, #1
   5cc28:	ldr	r6, [r8, #8]
   5cc2c:	add	r6, r6, #1
   5cc30:	cmp	r6, r7
   5cc34:	movge	r0, r6
   5cc38:	movlt	r0, r7
   5cc3c:	asr	r1, r0, #31
   5cc40:	bl	21a40 <fputs@plt+0x10950>
   5cc44:	mov	r3, #1
   5cc48:	subs	r4, r0, #0
   5cc4c:	strb	r3, [r5, #9]
   5cc50:	beq	5d7b4 <fputs@plt+0x4c6c4>
   5cc54:	ldr	r3, [sp, #12]
   5cc58:	cmp	r3, #0
   5cc5c:	bne	5d130 <fputs@plt+0x4c040>
   5cc60:	ldr	r1, [sp, #12]
   5cc64:	mov	r2, r6
   5cc68:	mov	r3, r4
   5cc6c:	mov	r0, r8
   5cc70:	strb	r1, [r4]
   5cc74:	mov	r1, sl
   5cc78:	ldr	r6, [r8, #36]	; 0x24
   5cc7c:	blx	r6
   5cc80:	subs	r7, r0, #0
   5cc84:	bne	5d770 <fputs@plt+0x4c680>
   5cc88:	ldr	r3, [pc, #2908]	; 5d7ec <fputs@plt+0x4c6fc>
   5cc8c:	add	r3, pc, r3
   5cc90:	ldr	r6, [r3, #612]	; 0x264
   5cc94:	cmp	r6, #0
   5cc98:	beq	5cccc <fputs@plt+0x4bbdc>
   5cc9c:	ldr	r7, [r6]
   5cca0:	mov	r0, r4
   5cca4:	ldr	r1, [r7, #176]	; 0xb0
   5cca8:	bl	110cc <strcmp@plt>
   5ccac:	cmp	r0, #0
   5ccb0:	bne	5ccc0 <fputs@plt+0x4bbd0>
   5ccb4:	ldr	r3, [r7]
   5ccb8:	cmp	r8, r3
   5ccbc:	beq	5d650 <fputs@plt+0x4c560>
   5ccc0:	ldr	r6, [r6, #68]	; 0x44
   5ccc4:	cmp	r6, #0
   5ccc8:	bne	5cc9c <fputs@plt+0x4bbac>
   5cccc:	mov	r0, r4
   5ccd0:	bl	19898 <fputs@plt+0x87a8>
   5ccd4:	mov	r0, #84	; 0x54
   5ccd8:	mov	r1, #0
   5ccdc:	bl	2601c <fputs@plt+0x14f2c>
   5cce0:	subs	r6, r0, #0
   5cce4:	beq	5cfc4 <fputs@plt+0x4bed4>
   5cce8:	mov	r3, #4096	; 0x1000
   5ccec:	ldr	r2, [r8, #4]
   5ccf0:	mov	r4, #0
   5ccf4:	str	r3, [sp, #48]	; 0x30
   5ccf8:	ldr	r3, [sp, #192]	; 0xc0
   5ccfc:	str	r4, [r6]
   5cd00:	cmp	r2, #72	; 0x48
   5cd04:	movge	fp, r2
   5cd08:	movlt	fp, #72	; 0x48
   5cd0c:	add	fp, fp, #7
   5cd10:	ands	r7, r3, #2
   5cd14:	bic	fp, fp, #7
   5cd18:	beq	5d004 <fputs@plt+0x4bf14>
   5cd1c:	cmp	sl, r4
   5cd20:	beq	5d104 <fputs@plt+0x4c014>
   5cd24:	ldrb	r3, [sl]
   5cd28:	cmp	r3, r4
   5cd2c:	bne	5d6b8 <fputs@plt+0x4c5c8>
   5cd30:	mov	r1, #1
   5cd34:	mov	r7, r3
   5cd38:	str	r3, [sp, #20]
   5cd3c:	movw	r0, #289	; 0x121
   5cd40:	str	r1, [sp, #24]
   5cd44:	str	sl, [sp, #28]
   5cd48:	str	r3, [sp, #32]
   5cd4c:	str	r3, [sp, #36]	; 0x24
   5cd50:	str	r3, [sp, #44]	; 0x2c
   5cd54:	add	r0, r3, r0
   5cd58:	add	r2, r2, #7
   5cd5c:	str	r3, [sp, #40]	; 0x28
   5cd60:	add	r0, r0, fp, lsl #1
   5cd64:	bic	r2, r2, #7
   5cd68:	mov	r1, #0
   5cd6c:	add	r0, r0, r2
   5cd70:	bl	2601c <fputs@plt+0x14f2c>
   5cd74:	subs	r4, r0, #0
   5cd78:	ldr	r3, [sp, #40]	; 0x28
   5cd7c:	beq	5d74c <fputs@plt+0x4c65c>
   5cd80:	ldr	r1, [r8, #4]
   5cd84:	add	r2, r4, #272	; 0x110
   5cd88:	add	r0, r4, #224	; 0xe0
   5cd8c:	str	r3, [sp, #40]	; 0x28
   5cd90:	ldr	r3, [sp, #20]
   5cd94:	str	r2, [r4, #64]	; 0x40
   5cd98:	str	r0, [r4, #212]	; 0xd4
   5cd9c:	add	r1, r1, #7
   5cda0:	bic	r1, r1, #7
   5cda4:	add	r2, r2, r1
   5cda8:	cmp	r3, #0
   5cdac:	add	r1, r2, fp
   5cdb0:	add	fp, r1, fp
   5cdb4:	str	r1, [r4, #68]	; 0x44
   5cdb8:	str	r2, [r4, #72]	; 0x48
   5cdbc:	str	fp, [r4, #176]	; 0xb0
   5cdc0:	beq	5ce74 <fputs@plt+0x4bd84>
   5cdc4:	ldr	r2, [sp, #36]	; 0x24
   5cdc8:	add	r7, r7, #1
   5cdcc:	mov	r0, fp
   5cdd0:	mov	r1, r3
   5cdd4:	add	r7, r7, r2
   5cdd8:	ldr	r2, [sp, #32]
   5cddc:	add	fp, fp, r7
   5cde0:	str	fp, [r4, #180]	; 0xb4
   5cde4:	bl	10f58 <memcpy@plt>
   5cde8:	ldrd	r2, [sp, #36]	; 0x24
   5cdec:	cmp	r2, #0
   5cdf0:	bne	5d5b0 <fputs@plt+0x4c4c0>
   5cdf4:	ldr	r7, [pc, #2548]	; 5d7f0 <fputs@plt+0x4c700>
   5cdf8:	ldr	fp, [sp, #32]
   5cdfc:	ldr	r1, [sp, #20]
   5ce00:	add	r7, pc, r7
   5ce04:	ldr	r0, [r4, #180]	; 0xb4
   5ce08:	mov	r2, fp
   5ce0c:	bl	10f58 <memcpy@plt>
   5ce10:	ldr	r2, [r4, #180]	; 0xb4
   5ce14:	add	r3, r7, #3264	; 0xcc0
   5ce18:	add	r0, fp, #9
   5ce1c:	ldrh	lr, [r3, #16]
   5ce20:	ldr	r1, [r7, #3272]	; 0xcc8
   5ce24:	add	r3, r2, fp
   5ce28:	ldr	ip, [r7, #3276]	; 0xccc
   5ce2c:	str	r1, [r2, fp]
   5ce30:	mov	r2, fp
   5ce34:	ldr	r1, [sp, #20]
   5ce38:	str	ip, [r3, #4]
   5ce3c:	strh	lr, [r3, #8]
   5ce40:	ldr	r3, [r4, #180]	; 0xb4
   5ce44:	add	r3, r3, r0
   5ce48:	mov	r0, r3
   5ce4c:	str	r3, [r4, #220]	; 0xdc
   5ce50:	bl	10f58 <memcpy@plt>
   5ce54:	ldr	r3, [r4, #220]	; 0xdc
   5ce58:	ldrb	r1, [r7, #3288]	; 0xcd8
   5ce5c:	ldr	ip, [r7, #3284]	; 0xcd4
   5ce60:	add	r2, r3, fp
   5ce64:	ldr	r0, [sp, #20]
   5ce68:	str	ip, [r3, fp]
   5ce6c:	strb	r1, [r2, #4]
   5ce70:	bl	19898 <fputs@plt+0x87a8>
   5ce74:	ldr	r3, [sp, #28]
   5ce78:	str	r8, [r4]
   5ce7c:	str	r9, [r4, #152]	; 0x98
   5ce80:	cmp	r3, #0
   5ce84:	beq	5d140 <fputs@plt+0x4c050>
   5ce88:	ldrb	r3, [r3]
   5ce8c:	cmp	r3, #0
   5ce90:	beq	5d140 <fputs@plt+0x4c050>
   5ce94:	mov	r0, #0
   5ce98:	add	ip, sp, #52	; 0x34
   5ce9c:	ldr	r2, [r4, #64]	; 0x40
   5cea0:	movw	r3, #32639	; 0x7f7f
   5cea4:	movt	r3, #8
   5cea8:	and	r3, r3, r9
   5ceac:	ldr	r1, [r4, #176]	; 0xb0
   5ceb0:	str	ip, [sp]
   5ceb4:	str	r0, [sp, #52]	; 0x34
   5ceb8:	mov	r0, r8
   5cebc:	ldr	r7, [r8, #24]
   5cec0:	blx	r7
   5cec4:	subs	r7, r0, #0
   5cec8:	bne	5d560 <fputs@plt+0x4c470>
   5cecc:	ldr	r0, [r4, #64]	; 0x40
   5ced0:	ldr	r9, [sp, #52]	; 0x34
   5ced4:	ldr	r3, [r0]
   5ced8:	and	r9, r9, #1
   5cedc:	ldr	r3, [r3, #48]	; 0x30
   5cee0:	blx	r3
   5cee4:	cmp	r9, #0
   5cee8:	mov	r7, r0
   5ceec:	beq	5d724 <fputs@plt+0x4c634>
   5cef0:	ldr	r1, [pc, #2300]	; 5d7f4 <fputs@plt+0x4c704>
   5cef4:	mov	r2, #0
   5cef8:	ldr	r0, [sp, #28]
   5cefc:	add	r1, pc, r1
   5cf00:	bl	5bd54 <fputs@plt+0x4ac64>
   5cf04:	ands	r2, r7, #8192	; 0x2000
   5cf08:	strb	r0, [r4, #14]
   5cf0c:	beq	5d708 <fputs@plt+0x4c618>
   5cf10:	mov	r3, #1
   5cf14:	mov	r2, #4
   5cf18:	mov	r9, r3
   5cf1c:	mov	r8, r3
   5cf20:	strb	r3, [r4, #14]
   5cf24:	strb	r3, [r4, #17]
   5cf28:	strb	r2, [r4, #18]
   5cf2c:	b	5d15c <fputs@plt+0x4c06c>
   5cf30:	ldr	r3, [sp, #8]
   5cf34:	mov	r4, #1
   5cf38:	ldrb	r3, [r3, #68]	; 0x44
   5cf3c:	cmp	r3, #2
   5cf40:	bne	5cbb8 <fputs@plt+0x4bac8>
   5cf44:	and	r3, r9, #256	; 0x100
   5cf48:	cmp	r3, #0
   5cf4c:	ldr	r3, [sp, #192]	; 0xc0
   5cf50:	orr	r3, r3, #2
   5cf54:	str	r3, [sp, #192]	; 0xc0
   5cf58:	mov	r3, #1
   5cf5c:	str	r3, [sp, #12]
   5cf60:	bne	5cfb8 <fputs@plt+0x4bec8>
   5cf64:	mov	r0, #48	; 0x30
   5cf68:	mov	r1, #0
   5cf6c:	bl	2601c <fputs@plt+0x14f2c>
   5cf70:	subs	r5, r0, #0
   5cf74:	beq	5d5a8 <fputs@plt+0x4c4b8>
   5cf78:	ldr	r3, [sp, #8]
   5cf7c:	mov	r2, #0
   5cf80:	cmp	r4, r2
   5cf84:	str	r3, [r5]
   5cf88:	mov	r3, #1
   5cf8c:	strb	r2, [r5, #8]
   5cf90:	str	r5, [r5, #32]
   5cf94:	str	r3, [r5, #36]	; 0x24
   5cf98:	bne	5ccd4 <fputs@plt+0x4bbe4>
   5cf9c:	ldr	r3, [sp, #12]
   5cfa0:	cmp	r3, r2
   5cfa4:	beq	5cc04 <fputs@plt+0x4bb14>
   5cfa8:	tst	r9, #64	; 0x40
   5cfac:	beq	5ccd4 <fputs@plt+0x4bbe4>
   5cfb0:	b	5cc04 <fputs@plt+0x4bb14>
   5cfb4:	str	r3, [sp, #12]
   5cfb8:	bic	r9, r9, #768	; 0x300
   5cfbc:	orr	r9, r9, #512	; 0x200
   5cfc0:	b	5cf64 <fputs@plt+0x4be74>
   5cfc4:	mov	r7, #7
   5cfc8:	mov	r0, r6
   5cfcc:	bl	19898 <fputs@plt+0x87a8>
   5cfd0:	mov	r0, r5
   5cfd4:	bl	19898 <fputs@plt+0x87a8>
   5cfd8:	ldr	r2, [sp, #16]
   5cfdc:	mov	r3, #0
   5cfe0:	str	r3, [r2]
   5cfe4:	mov	r0, r7
   5cfe8:	add	sp, sp, #156	; 0x9c
   5cfec:	ldrd	r4, [sp]
   5cff0:	ldrd	r6, [sp, #8]
   5cff4:	ldrd	r8, [sp, #16]
   5cff8:	ldrd	sl, [sp, #24]
   5cffc:	add	sp, sp, #32
   5d000:	pop	{pc}		; (ldr pc, [sp], #4)
   5d004:	cmp	sl, #0
   5d008:	beq	5d7c4 <fputs@plt+0x4c6d4>
   5d00c:	ldrb	r3, [sl]
   5d010:	cmp	r3, #0
   5d014:	bne	5d03c <fputs@plt+0x4bf4c>
   5d018:	movw	r0, #289	; 0x121
   5d01c:	mov	r3, r7
   5d020:	str	r7, [sp, #20]
   5d024:	str	r7, [sp, #24]
   5d028:	str	sl, [sp, #28]
   5d02c:	str	r7, [sp, #32]
   5d030:	str	r7, [sp, #36]	; 0x24
   5d034:	str	r7, [sp, #44]	; 0x2c
   5d038:	b	5cd54 <fputs@plt+0x4bc64>
   5d03c:	ldr	r4, [r8, #8]
   5d040:	add	r4, r4, #1
   5d044:	lsl	r0, r4, #1
   5d048:	asr	r1, r0, #31
   5d04c:	bl	21a40 <fputs@plt+0x10950>
   5d050:	subs	r3, r0, #0
   5d054:	str	r3, [sp, #20]
   5d058:	beq	5d768 <fputs@plt+0x4c678>
   5d05c:	mov	r2, r4
   5d060:	mov	r1, sl
   5d064:	strb	r7, [r3]
   5d068:	mov	r0, r8
   5d06c:	ldr	r4, [r8, #36]	; 0x24
   5d070:	blx	r4
   5d074:	str	r0, [sp, #24]
   5d078:	mov	r0, sl
   5d07c:	bl	10f34 <strlen@plt>
   5d080:	bic	r0, r0, #-1073741824	; 0xc0000000
   5d084:	add	r0, r0, #1
   5d088:	ldrb	r3, [sl, r0]
   5d08c:	add	r4, sl, r0
   5d090:	str	r4, [sp, #44]	; 0x2c
   5d094:	cmp	r3, #0
   5d098:	beq	5d7ac <fputs@plt+0x4c6bc>
   5d09c:	mov	r0, r4
   5d0a0:	bl	10f34 <strlen@plt>
   5d0a4:	bic	r0, r0, #-1073741824	; 0xc0000000
   5d0a8:	add	r0, r0, #1
   5d0ac:	adds	r4, r4, r0
   5d0b0:	mov	r0, r4
   5d0b4:	moveq	r0, #1
   5d0b8:	beq	5d0c8 <fputs@plt+0x4bfd8>
   5d0bc:	bl	10f34 <strlen@plt>
   5d0c0:	bic	r0, r0, #-1073741824	; 0xc0000000
   5d0c4:	add	r0, r0, #1
   5d0c8:	ldrb	r3, [r4, r0]
   5d0cc:	add	r4, r4, r0
   5d0d0:	cmp	r3, #0
   5d0d4:	bne	5d09c <fputs@plt+0x4bfac>
   5d0d8:	ldr	r3, [sp, #24]
   5d0dc:	cmp	r3, #0
   5d0e0:	beq	5d5d0 <fputs@plt+0x4c4e0>
   5d0e4:	ldr	r0, [sp, #20]
   5d0e8:	ldr	r7, [sp, #24]
   5d0ec:	bl	19898 <fputs@plt+0x87a8>
   5d0f0:	ldr	r0, [r6]
   5d0f4:	cmp	r0, #0
   5d0f8:	beq	5cfc8 <fputs@plt+0x4bed8>
   5d0fc:	bl	578cc <fputs@plt+0x467dc>
   5d100:	b	5cfc8 <fputs@plt+0x4bed8>
   5d104:	mov	r1, #1
   5d108:	movw	r0, #289	; 0x121
   5d10c:	str	sl, [sp, #20]
   5d110:	mov	r3, sl
   5d114:	mov	r7, sl
   5d118:	str	r1, [sp, #24]
   5d11c:	str	sl, [sp, #28]
   5d120:	str	sl, [sp, #32]
   5d124:	str	sl, [sp, #36]	; 0x24
   5d128:	str	sl, [sp, #44]	; 0x2c
   5d12c:	b	5cd54 <fputs@plt+0x4bc64>
   5d130:	mov	r2, r7
   5d134:	mov	r1, sl
   5d138:	bl	10f58 <memcpy@plt>
   5d13c:	b	5cc88 <fputs@plt+0x4bb98>
   5d140:	mov	r3, #1
   5d144:	mov	r2, #4
   5d148:	and	r9, r9, r3
   5d14c:	mov	r8, r3
   5d150:	strb	r3, [r4, #14]
   5d154:	strb	r3, [r4, #17]
   5d158:	strb	r2, [r4, #18]
   5d15c:	mvn	r2, #0
   5d160:	add	r1, sp, #48	; 0x30
   5d164:	mov	r0, r4
   5d168:	bl	27108 <fputs@plt+0x16018>
   5d16c:	subs	r7, r0, #0
   5d170:	bne	5d560 <fputs@plt+0x4c470>
   5d174:	ldr	r3, [sp, #24]
   5d178:	cmp	r3, #0
   5d17c:	eor	fp, r3, #1
   5d180:	ldr	r3, [sp, #48]	; 0x30
   5d184:	strne	r7, [sp, #28]
   5d188:	str	r3, [sp, #20]
   5d18c:	bne	5d19c <fputs@plt+0x4c0ac>
   5d190:	ldr	r3, [pc, #1632]	; 5d7f8 <fputs@plt+0x4c708>
   5d194:	add	r3, pc, r3
   5d198:	str	r3, [sp, #28]
   5d19c:	ldr	r3, [r4, #212]	; 0xd4
   5d1a0:	mov	r2, #48	; 0x30
   5d1a4:	mov	r1, #0
   5d1a8:	mov	r7, #2
   5d1ac:	mov	r0, r3
   5d1b0:	bl	10ebc <memset@plt>
   5d1b4:	mov	r3, r0
   5d1b8:	mov	r2, #1
   5d1bc:	ldr	r1, [sp, #20]
   5d1c0:	mov	ip, #88	; 0x58
   5d1c4:	mov	r0, #100	; 0x64
   5d1c8:	str	r2, [r3, #20]
   5d1cc:	str	r2, [r3, #24]
   5d1d0:	ldr	r2, [sp, #28]
   5d1d4:	str	r0, [r3, #16]
   5d1d8:	mov	r0, r3
   5d1dc:	str	ip, [r3, #28]
   5d1e0:	strb	fp, [r3, #32]
   5d1e4:	strb	r7, [r3, #33]	; 0x21
   5d1e8:	str	r2, [r3, #36]	; 0x24
   5d1ec:	str	r4, [r3, #40]	; 0x28
   5d1f0:	bl	1ab4c <fputs@plt+0x9a5c>
   5d1f4:	subs	fp, r0, #0
   5d1f8:	bne	5d55c <fputs@plt+0x4c46c>
   5d1fc:	ldr	r2, [sp, #24]
   5d200:	cmp	r8, #0
   5d204:	uxtb	r8, r8
   5d208:	ldr	r3, [sp, #192]	; 0xc0
   5d20c:	strb	r8, [r4, #4]
   5d210:	strb	r8, [r4, #7]
   5d214:	strb	r8, [r4, #13]
   5d218:	strb	r2, [r4, #16]
   5d21c:	mvn	r2, #-1073741824	; 0xc0000000
   5d220:	mvn	r3, r3
   5d224:	strb	r9, [r4, #15]
   5d228:	and	r3, r3, #1
   5d22c:	strb	r3, [r4, #6]
   5d230:	strb	r8, [r4, #19]
   5d234:	str	r2, [r4, #164]	; 0xa4
   5d238:	bne	5d24c <fputs@plt+0x4c15c>
   5d23c:	mov	r3, #1
   5d240:	movt	r3, #8706	; 0x2202
   5d244:	str	r3, [r4, #8]
   5d248:	strb	r7, [r4, #12]
   5d24c:	mvn	r3, #0
   5d250:	mov	r1, #88	; 0x58
   5d254:	mvn	r2, #0
   5d258:	mov	r0, r4
   5d25c:	strh	r1, [r4, #148]	; 0x94
   5d260:	strd	r2, [r4, #168]	; 0xa8
   5d264:	bl	1b1f0 <fputs@plt+0xa100>
   5d268:	ldr	r3, [sp, #192]	; 0xc0
   5d26c:	tst	r3, #1
   5d270:	movne	r3, #2
   5d274:	strbne	r3, [r4, #5]
   5d278:	bne	5d28c <fputs@plt+0x4c19c>
   5d27c:	ldr	r3, [sp, #24]
   5d280:	cmp	r3, #0
   5d284:	movne	r3, #4
   5d288:	strbne	r3, [r4, #5]
   5d28c:	ldr	r2, [sp, #8]
   5d290:	mov	r0, r4
   5d294:	add	r7, sp, #52	; 0x34
   5d298:	ldr	r3, [pc, #1372]	; 5d7fc <fputs@plt+0x4c70c>
   5d29c:	ldrd	r8, [r2, #40]	; 0x28
   5d2a0:	add	r3, pc, r3
   5d2a4:	str	r3, [r4, #204]	; 0xcc
   5d2a8:	str	r4, [r6]
   5d2ac:	strd	r8, [r4, #136]	; 0x88
   5d2b0:	bl	15398 <fputs@plt+0x42a8>
   5d2b4:	ldr	r4, [r6]
   5d2b8:	mov	r0, r7
   5d2bc:	mov	r2, #100	; 0x64
   5d2c0:	mov	r1, #0
   5d2c4:	bl	10ebc <memset@plt>
   5d2c8:	ldr	r0, [r4, #64]	; 0x40
   5d2cc:	ldr	r3, [r0]
   5d2d0:	cmp	r3, #0
   5d2d4:	beq	5d308 <fputs@plt+0x4c218>
   5d2d8:	mov	r8, #0
   5d2dc:	mov	r9, #0
   5d2e0:	mov	r1, r7
   5d2e4:	mov	r2, #100	; 0x64
   5d2e8:	strd	r8, [sp]
   5d2ec:	ldr	r3, [r3, #8]
   5d2f0:	blx	r3
   5d2f4:	movw	r3, #522	; 0x20a
   5d2f8:	mov	r7, r0
   5d2fc:	cmp	r0, r3
   5d300:	cmpne	r0, #0
   5d304:	bne	5d0f0 <fputs@plt+0x4c000>
   5d308:	ldr	r0, [r6]
   5d30c:	ldr	r3, [sp, #192]	; 0xc0
   5d310:	ldr	r2, [sp, #8]
   5d314:	strb	r3, [r6, #16]
   5d318:	ldr	r3, [pc, #1248]	; 5d800 <fputs@plt+0x4c710>
   5d31c:	str	r2, [r6, #4]
   5d320:	ldr	r1, [r0, #64]	; 0x40
   5d324:	str	r6, [r0, #188]	; 0xbc
   5d328:	add	r3, pc, r3
   5d32c:	str	r3, [r0, #184]	; 0xb8
   5d330:	ldr	r3, [r1]
   5d334:	cmp	r3, #0
   5d338:	beq	5d354 <fputs@plt+0x4c264>
   5d33c:	add	r2, r0, #184	; 0xb8
   5d340:	mov	r0, r1
   5d344:	ldr	r3, [r3, #40]	; 0x28
   5d348:	mov	r1, #15
   5d34c:	blx	r3
   5d350:	ldr	r0, [r6]
   5d354:	mov	r3, #0
   5d358:	str	r6, [r5, #4]
   5d35c:	str	r3, [r6, #8]
   5d360:	str	r3, [r6, #12]
   5d364:	ldrb	r3, [r0, #15]
   5d368:	cmp	r3, #0
   5d36c:	beq	5d37c <fputs@plt+0x4c28c>
   5d370:	ldrh	r3, [r6, #22]
   5d374:	orr	r3, r3, #1
   5d378:	strh	r3, [r6, #22]
   5d37c:	ldrb	r3, [sp, #69]	; 0x45
   5d380:	ldrb	r2, [sp, #68]	; 0x44
   5d384:	lsl	r3, r3, #16
   5d388:	orr	r3, r3, r2, lsl #8
   5d38c:	sub	r2, r3, #512	; 0x200
   5d390:	cmp	r2, #65024	; 0xfe00
   5d394:	str	r3, [r6, #32]
   5d398:	bhi	5d528 <fputs@plt+0x4c438>
   5d39c:	sub	r2, r3, #1
   5d3a0:	tst	r2, r3
   5d3a4:	bne	5d528 <fputs@plt+0x4c438>
   5d3a8:	ldrh	r3, [r6, #22]
   5d3ac:	ldrb	r4, [sp, #72]	; 0x48
   5d3b0:	orr	r3, r3, #2
   5d3b4:	strh	r3, [r6, #22]
   5d3b8:	mov	fp, r4
   5d3bc:	ldr	r3, [sp, #104]	; 0x68
   5d3c0:	adds	r3, r3, #0
   5d3c4:	movne	r3, #1
   5d3c8:	strb	r3, [r6, #17]
   5d3cc:	ldr	r3, [sp, #116]	; 0x74
   5d3d0:	adds	r3, r3, #0
   5d3d4:	movne	r3, #1
   5d3d8:	strb	r3, [r6, #18]
   5d3dc:	mov	r2, fp
   5d3e0:	add	r1, r6, #32
   5d3e4:	bl	27108 <fputs@plt+0x16018>
   5d3e8:	subs	r7, r0, #0
   5d3ec:	bne	5d0f0 <fputs@plt+0x4c000>
   5d3f0:	ldr	r3, [r6, #32]
   5d3f4:	sub	r4, r3, r4
   5d3f8:	str	r4, [r6, #36]	; 0x24
   5d3fc:	ldrb	r3, [r5, #9]
   5d400:	cmp	r3, #0
   5d404:	beq	5d598 <fputs@plt+0x4c4a8>
   5d408:	ldr	r3, [pc, #1012]	; 5d804 <fputs@plt+0x4c714>
   5d40c:	mov	r2, #1
   5d410:	str	r2, [r6, #64]	; 0x40
   5d414:	add	r3, pc, r3
   5d418:	ldr	r2, [r3, #612]	; 0x264
   5d41c:	str	r6, [r3, #612]	; 0x264
   5d420:	str	r2, [r6, #68]	; 0x44
   5d424:	ldr	r3, [sp, #8]
   5d428:	ldr	lr, [r5, #4]
   5d42c:	ldr	ip, [r3, #20]
   5d430:	cmp	ip, #0
   5d434:	ble	5d468 <fputs@plt+0x4c378>
   5d438:	ldr	r0, [r3, #16]
   5d43c:	mov	r3, #0
   5d440:	add	r0, r0, #4
   5d444:	ldr	r2, [r0, r3, lsl #4]
   5d448:	add	r3, r3, #1
   5d44c:	cmp	r2, #0
   5d450:	beq	5d460 <fputs@plt+0x4c370>
   5d454:	ldrb	r1, [r2, #9]
   5d458:	cmp	r1, #0
   5d45c:	bne	5d4d8 <fputs@plt+0x4c3e8>
   5d460:	cmp	r3, ip
   5d464:	bne	5d444 <fputs@plt+0x4c354>
   5d468:	ldr	r3, [sp, #16]
   5d46c:	str	r5, [r3]
   5d470:	ldr	r7, [lr, #48]	; 0x30
   5d474:	ldr	r3, [r5]
   5d478:	cmp	r7, #0
   5d47c:	movne	r7, #0
   5d480:	str	r3, [lr, #4]
   5d484:	bne	5cfe4 <fputs@plt+0x4bef4>
   5d488:	ldr	r2, [lr]
   5d48c:	movw	r3, #63536	; 0xf830
   5d490:	movt	r3, #65535	; 0xffff
   5d494:	mov	r0, #2048000	; 0x1f4000
   5d498:	mov	r1, #0
   5d49c:	ldr	r4, [r2, #212]	; 0xd4
   5d4a0:	str	r3, [r4, #16]
   5d4a4:	ldr	r2, [r4, #24]
   5d4a8:	ldr	r3, [r4, #28]
   5d4ac:	add	r2, r2, r3
   5d4b0:	asr	r3, r2, #31
   5d4b4:	bl	93a40 <fputs@plt+0x82950>
   5d4b8:	ldr	r3, [pc, #840]	; 5d808 <fputs@plt+0x4c718>
   5d4bc:	mov	r1, r0
   5d4c0:	ldr	r0, [r4, #44]	; 0x2c
   5d4c4:	add	r3, pc, r3
   5d4c8:	ldr	r3, [r3, #128]	; 0x80
   5d4cc:	blx	r3
   5d4d0:	b	5cfe4 <fputs@plt+0x4bef4>
   5d4d4:	mov	r2, r3
   5d4d8:	ldr	r3, [r2, #28]
   5d4dc:	cmp	r3, #0
   5d4e0:	bne	5d4d4 <fputs@plt+0x4c3e4>
   5d4e4:	ldr	r1, [r2, #4]
   5d4e8:	cmp	r1, lr
   5d4ec:	strdhi	r2, [r5, #24]
   5d4f0:	strhi	r5, [r2, #28]
   5d4f4:	bhi	5d468 <fputs@plt+0x4c378>
   5d4f8:	b	5d50c <fputs@plt+0x4c41c>
   5d4fc:	ldr	r1, [r3, #4]
   5d500:	cmp	lr, r1
   5d504:	bls	5d79c <fputs@plt+0x4c6ac>
   5d508:	mov	r2, r3
   5d50c:	ldr	r3, [r2, #24]
   5d510:	cmp	r3, #0
   5d514:	bne	5d4fc <fputs@plt+0x4c40c>
   5d518:	str	r3, [r5, #24]
   5d51c:	str	r2, [r5, #28]
   5d520:	str	r5, [r2, #24]
   5d524:	b	5d468 <fputs@plt+0x4c378>
   5d528:	ldr	r3, [sp, #12]
   5d52c:	eor	r4, r3, #1
   5d530:	mov	r3, #0
   5d534:	cmp	sl, r3
   5d538:	andne	r4, r4, #1
   5d53c:	moveq	r4, #0
   5d540:	str	r3, [r6, #32]
   5d544:	cmp	r4, r3
   5d548:	beq	5d3dc <fputs@plt+0x4c2ec>
   5d54c:	mov	r4, r3
   5d550:	strb	r3, [r6, #17]
   5d554:	strb	r3, [r6, #18]
   5d558:	b	5d3dc <fputs@plt+0x4c2ec>
   5d55c:	mov	r7, fp
   5d560:	ldr	r8, [r4, #64]	; 0x40
   5d564:	ldr	r3, [r8]
   5d568:	cmp	r3, #0
   5d56c:	beq	5d584 <fputs@plt+0x4c494>
   5d570:	mov	r0, r8
   5d574:	ldr	r3, [r3, #4]
   5d578:	blx	r3
   5d57c:	mov	r3, #0
   5d580:	str	r3, [r8]
   5d584:	ldr	r0, [r4, #208]	; 0xd0
   5d588:	bl	1ac90 <fputs@plt+0x9ba0>
   5d58c:	mov	r0, r4
   5d590:	bl	19898 <fputs@plt+0x87a8>
   5d594:	b	5d0f0 <fputs@plt+0x4c000>
   5d598:	ldr	r3, [sp, #16]
   5d59c:	ldr	lr, [r5, #4]
   5d5a0:	str	r5, [r3]
   5d5a4:	b	5d470 <fputs@plt+0x4c380>
   5d5a8:	mov	r7, #7
   5d5ac:	b	5cfe4 <fputs@plt+0x4bef4>
   5d5b0:	ldr	r2, [sp, #32]
   5d5b4:	ldr	ip, [r4, #176]	; 0xb0
   5d5b8:	ldr	r1, [sp, #44]	; 0x2c
   5d5bc:	add	r0, r2, #1
   5d5c0:	mov	r2, r3
   5d5c4:	add	r0, ip, r0
   5d5c8:	bl	10f58 <memcpy@plt>
   5d5cc:	b	5cdf4 <fputs@plt+0x4bd04>
   5d5d0:	ldr	r0, [sp, #20]
   5d5d4:	add	r4, r4, #1
   5d5d8:	bl	10f34 <strlen@plt>
   5d5dc:	ldr	r1, [sp, #44]	; 0x2c
   5d5e0:	bic	r7, r0, #-1073741824	; 0xc0000000
   5d5e4:	add	r2, r7, #7
   5d5e8:	ldr	r3, [r8, #8]
   5d5ec:	sub	r1, r4, r1
   5d5f0:	cmp	r2, r3
   5d5f4:	str	r1, [sp, #36]	; 0x24
   5d5f8:	bge	5d61c <fputs@plt+0x4c52c>
   5d5fc:	add	r0, r7, r7, lsl #1
   5d600:	mov	r3, r1
   5d604:	str	sl, [sp, #28]
   5d608:	str	r7, [sp, #32]
   5d60c:	add	r0, r0, #288	; 0x120
   5d610:	ldr	r2, [r8, #4]
   5d614:	add	r0, r0, #1
   5d618:	b	5cd54 <fputs@plt+0x4bc64>
   5d61c:	movw	r0, #48619	; 0xbdeb
   5d620:	bl	367e0 <fputs@plt+0x256f0>
   5d624:	subs	r3, r0, #0
   5d628:	str	r3, [sp, #24]
   5d62c:	bne	5d0e4 <fputs@plt+0x4bff4>
   5d630:	add	r0, r7, r7, lsl #1
   5d634:	str	sl, [sp, #28]
   5d638:	str	r7, [sp, #32]
   5d63c:	add	r0, r0, #288	; 0x120
   5d640:	ldr	r2, [r8, #4]
   5d644:	add	r0, r0, #1
   5d648:	ldr	r3, [sp, #36]	; 0x24
   5d64c:	b	5cd54 <fputs@plt+0x4bc64>
   5d650:	ldr	r2, [sp, #8]
   5d654:	ldr	r3, [r2, #20]
   5d658:	subs	r3, r3, #1
   5d65c:	bmi	5d68c <fputs@plt+0x4c59c>
   5d660:	ldr	r1, [r2, #16]
   5d664:	add	r1, r1, #4
   5d668:	ldr	r2, [r1, r3, lsl #4]
   5d66c:	sub	r3, r3, #1
   5d670:	cmp	r2, #0
   5d674:	beq	5d684 <fputs@plt+0x4c594>
   5d678:	ldr	r2, [r2, #4]
   5d67c:	cmp	r2, r6
   5d680:	beq	5d784 <fputs@plt+0x4c694>
   5d684:	cmn	r3, #1
   5d688:	bne	5d668 <fputs@plt+0x4c578>
   5d68c:	ldr	r3, [r6, #64]	; 0x40
   5d690:	mov	r0, r4
   5d694:	str	r6, [r5, #4]
   5d698:	add	r3, r3, #1
   5d69c:	str	r3, [r6, #64]	; 0x40
   5d6a0:	bl	19898 <fputs@plt+0x87a8>
   5d6a4:	ldrb	r3, [r5, #9]
   5d6a8:	cmp	r3, #0
   5d6ac:	bne	5d424 <fputs@plt+0x4c334>
   5d6b0:	ldr	lr, [r5, #4]
   5d6b4:	b	5d468 <fputs@plt+0x4c378>
   5d6b8:	mov	r1, sl
   5d6bc:	mov	r0, r4
   5d6c0:	bl	24d24 <fputs@plt+0x13c34>
   5d6c4:	subs	r3, r0, #0
   5d6c8:	str	r3, [sp, #20]
   5d6cc:	beq	5d768 <fputs@plt+0x4c678>
   5d6d0:	bl	10f34 <strlen@plt>
   5d6d4:	bic	r7, r0, #-1073741824	; 0xc0000000
   5d6d8:	mov	r1, #1
   5d6dc:	ldr	r2, [r8, #4]
   5d6e0:	add	r0, r7, r7, lsl #1
   5d6e4:	mov	r3, r4
   5d6e8:	str	r1, [sp, #24]
   5d6ec:	add	r0, r0, #288	; 0x120
   5d6f0:	str	r4, [sp, #28]
   5d6f4:	add	r0, r0, r1
   5d6f8:	str	r7, [sp, #32]
   5d6fc:	str	r4, [sp, #36]	; 0x24
   5d700:	str	r4, [sp, #44]	; 0x2c
   5d704:	b	5cd54 <fputs@plt+0x4bc64>
   5d708:	ldr	r1, [pc, #252]	; 5d80c <fputs@plt+0x4c71c>
   5d70c:	ldr	r0, [sp, #28]
   5d710:	add	r1, pc, r1
   5d714:	bl	5bd54 <fputs@plt+0x4ac64>
   5d718:	subs	r8, r0, #0
   5d71c:	beq	5d15c <fputs@plt+0x4c06c>
   5d720:	b	5cf10 <fputs@plt+0x4be20>
   5d724:	mov	r0, r4
   5d728:	bl	1b1f0 <fputs@plt+0xa100>
   5d72c:	ldr	r2, [sp, #48]	; 0x30
   5d730:	ldr	r3, [r4, #156]	; 0x9c
   5d734:	cmp	r3, r2
   5d738:	bls	5cef0 <fputs@plt+0x4be00>
   5d73c:	cmp	r3, #8192	; 0x2000
   5d740:	movhi	r3, #8192	; 0x2000
   5d744:	str	r3, [sp, #48]	; 0x30
   5d748:	b	5cef0 <fputs@plt+0x4be00>
   5d74c:	ldr	r3, [sp, #20]
   5d750:	cmp	r3, #0
   5d754:	beq	5d768 <fputs@plt+0x4c678>
   5d758:	ldr	r0, [sp, #20]
   5d75c:	mov	r7, #7
   5d760:	bl	19898 <fputs@plt+0x87a8>
   5d764:	b	5d0f0 <fputs@plt+0x4c000>
   5d768:	mov	r7, #7
   5d76c:	b	5d0f0 <fputs@plt+0x4c000>
   5d770:	mov	r0, r4
   5d774:	bl	19898 <fputs@plt+0x87a8>
   5d778:	mov	r0, r5
   5d77c:	bl	19898 <fputs@plt+0x87a8>
   5d780:	b	5cfe4 <fputs@plt+0x4bef4>
   5d784:	mov	r0, r4
   5d788:	mov	r7, #19
   5d78c:	bl	19898 <fputs@plt+0x87a8>
   5d790:	mov	r0, r5
   5d794:	bl	19898 <fputs@plt+0x87a8>
   5d798:	b	5cfe4 <fputs@plt+0x4bef4>
   5d79c:	str	r3, [r5, #24]
   5d7a0:	str	r2, [r5, #28]
   5d7a4:	str	r5, [r3, #28]
   5d7a8:	b	5d520 <fputs@plt+0x4c430>
   5d7ac:	ldr	r4, [sp, #44]	; 0x2c
   5d7b0:	b	5d0d8 <fputs@plt+0x4bfe8>
   5d7b4:	mov	r0, r5
   5d7b8:	mov	r7, #7
   5d7bc:	bl	19898 <fputs@plt+0x87a8>
   5d7c0:	b	5cfe4 <fputs@plt+0x4bef4>
   5d7c4:	movw	r0, #289	; 0x121
   5d7c8:	mov	r3, sl
   5d7cc:	str	sl, [sp, #20]
   5d7d0:	str	sl, [sp, #24]
   5d7d4:	str	sl, [sp, #28]
   5d7d8:	str	sl, [sp, #32]
   5d7dc:	str	sl, [sp, #36]	; 0x24
   5d7e0:	str	sl, [sp, #44]	; 0x2c
   5d7e4:	b	5cd54 <fputs@plt+0x4bc64>
   5d7e8:	andeq	sp, r3, r0, lsl #11
   5d7ec:			; <UNDEFINED> instruction: 0x00056bbc
   5d7f0:	andeq	r8, r3, r8, ror #25
   5d7f4:	andeq	sp, r3, r4, lsr #4
   5d7f8:			; <UNDEFINED> instruction: 0xffff885c
   5d7fc:			; <UNDEFINED> instruction: 0xfffd9a98
   5d800:			; <UNDEFINED> instruction: 0xfffba504
   5d804:	andeq	r6, r5, r4, lsr r4
   5d808:			; <UNDEFINED> instruction: 0x00051cb4
   5d80c:	andeq	ip, r3, r8, lsl sl
   5d810:	strd	r4, [sp, #-16]!
   5d814:	str	r6, [sp, #8]
   5d818:	ldr	r6, [r0]
   5d81c:	str	lr, [sp, #12]
   5d820:	sub	sp, sp, #16
   5d824:	ldr	r3, [r6, #16]
   5d828:	ldr	r3, [r3, #20]
   5d82c:	cmp	r3, #0
   5d830:	movne	r4, #0
   5d834:	beq	5d850 <fputs@plt+0x4c760>
   5d838:	mov	r0, r4
   5d83c:	add	sp, sp, #16
   5d840:	ldrd	r4, [sp]
   5d844:	ldr	r6, [sp, #8]
   5d848:	add	sp, sp, #12
   5d84c:	pop	{pc}		; (ldr pc, [sp], #4)
   5d850:	ldrb	r2, [r0, #453]	; 0x1c5
   5d854:	cmp	r2, #0
   5d858:	movne	r4, r3
   5d85c:	bne	5d838 <fputs@plt+0x4c748>
   5d860:	movw	ip, #542	; 0x21e
   5d864:	mov	r1, r2
   5d868:	mov	r5, r0
   5d86c:	add	r3, sp, #12
   5d870:	ldr	r0, [r6]
   5d874:	stm	sp, {r2, ip}
   5d878:	mov	r2, r6
   5d87c:	bl	5cb50 <fputs@plt+0x4ba60>
   5d880:	subs	r4, r0, #0
   5d884:	bne	5d8d4 <fputs@plt+0x4c7e4>
   5d888:	ldr	ip, [sp, #12]
   5d88c:	mov	r3, r4
   5d890:	mvn	r2, #0
   5d894:	ldr	lr, [r6, #16]
   5d898:	ldr	r1, [r6, #76]	; 0x4c
   5d89c:	mov	r0, ip
   5d8a0:	str	ip, [lr, #20]
   5d8a4:	bl	27530 <fputs@plt+0x16440>
   5d8a8:	cmp	r0, #7
   5d8ac:	bne	5d838 <fputs@plt+0x4c748>
   5d8b0:	ldr	r3, [r6, #68]	; 0x44
   5d8b4:	bic	r3, r3, #-16777216	; 0xff000000
   5d8b8:	bic	r3, r3, #255	; 0xff
   5d8bc:	cmp	r3, #0
   5d8c0:	bne	5d8cc <fputs@plt+0x4c7dc>
   5d8c4:	mov	r0, r6
   5d8c8:	bl	1a178 <fputs@plt+0x9088>
   5d8cc:	mov	r4, #1
   5d8d0:	b	5d838 <fputs@plt+0x4c748>
   5d8d4:	ldr	r1, [pc, #16]	; 5d8ec <fputs@plt+0x4c7fc>
   5d8d8:	mov	r0, r5
   5d8dc:	add	r1, pc, r1
   5d8e0:	bl	3aac4 <fputs@plt+0x299d4>
   5d8e4:	str	r4, [r5, #12]
   5d8e8:	b	5d8cc <fputs@plt+0x4c7dc>
   5d8ec:	andeq	ip, r3, r8, asr r8
   5d8f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5d8f4:	mov	r5, r2
   5d8f8:	strd	r6, [sp, #8]
   5d8fc:	mov	r6, r1
   5d900:	mov	r7, r0
   5d904:	mov	r1, r2
   5d908:	mov	r0, r6
   5d90c:	str	r8, [sp, #16]
   5d910:	str	lr, [sp, #20]
   5d914:	bl	164c4 <fputs@plt+0x53d4>
   5d918:	cmp	r0, #1
   5d91c:	mov	r4, r0
   5d920:	beq	5d950 <fputs@plt+0x4c860>
   5d924:	cmp	r0, #0
   5d928:	blt	5d99c <fputs@plt+0x4c8ac>
   5d92c:	ldr	r3, [r6, #16]
   5d930:	add	r4, r3, r4, lsl #4
   5d934:	ldr	r5, [r4, #4]
   5d938:	mov	r0, r5
   5d93c:	ldrd	r4, [sp]
   5d940:	ldrd	r6, [sp, #8]
   5d944:	ldr	r8, [sp, #16]
   5d948:	add	sp, sp, #20
   5d94c:	pop	{pc}		; (ldr pc, [sp], #4)
   5d950:	mov	r2, #544	; 0x220
   5d954:	mov	r3, #0
   5d958:	mov	r0, r7
   5d95c:	bl	2416c <fputs@plt+0x1307c>
   5d960:	subs	r5, r0, #0
   5d964:	beq	5d9fc <fputs@plt+0x4c90c>
   5d968:	str	r6, [r5]
   5d96c:	bl	5d810 <fputs@plt+0x4c720>
   5d970:	cmp	r0, #0
   5d974:	bne	5d9bc <fputs@plt+0x4c8cc>
   5d978:	mov	r0, r7
   5d97c:	ldr	r1, [r5, #4]
   5d980:	bl	19bf4 <fputs@plt+0x8b04>
   5d984:	mov	r0, r5
   5d988:	bl	22398 <fputs@plt+0x112a8>
   5d98c:	mov	r1, r5
   5d990:	mov	r0, r7
   5d994:	bl	19bf4 <fputs@plt+0x8b04>
   5d998:	b	5d92c <fputs@plt+0x4c83c>
   5d99c:	ldr	r2, [pc, #112]	; 5da14 <fputs@plt+0x4c924>
   5d9a0:	mov	r3, r5
   5d9a4:	mov	r0, r7
   5d9a8:	mov	r1, #1
   5d9ac:	mov	r5, #0
   5d9b0:	add	r2, pc, r2
   5d9b4:	bl	3a4a8 <fputs@plt+0x293b8>
   5d9b8:	b	5d938 <fputs@plt+0x4c848>
   5d9bc:	ldr	r2, [pc, #84]	; 5da18 <fputs@plt+0x4c928>
   5d9c0:	mov	r0, r7
   5d9c4:	ldr	r3, [r5, #4]
   5d9c8:	ldr	r1, [r5, #12]
   5d9cc:	add	r2, pc, r2
   5d9d0:	bl	3a4a8 <fputs@plt+0x293b8>
   5d9d4:	mov	r0, r7
   5d9d8:	ldr	r1, [r5, #4]
   5d9dc:	bl	19bf4 <fputs@plt+0x8b04>
   5d9e0:	mov	r0, r5
   5d9e4:	bl	22398 <fputs@plt+0x112a8>
   5d9e8:	mov	r1, r5
   5d9ec:	mov	r0, r7
   5d9f0:	bl	19bf4 <fputs@plt+0x8b04>
   5d9f4:	mov	r5, #0
   5d9f8:	b	5d938 <fputs@plt+0x4c848>
   5d9fc:	ldr	r2, [pc, #24]	; 5da1c <fputs@plt+0x4c92c>
   5da00:	mov	r0, r7
   5da04:	mov	r1, #7
   5da08:	add	r2, pc, r2
   5da0c:	bl	3a4a8 <fputs@plt+0x293b8>
   5da10:	b	5d938 <fputs@plt+0x4c848>
   5da14:	andeq	ip, r3, ip, asr #15
   5da18:	andeq	fp, r3, r0, lsr #7
   5da1c:	andeq	fp, r3, ip, asr ip
   5da20:	cmp	r2, r0
   5da24:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5da28:	strd	r6, [sp, #8]
   5da2c:	str	r8, [sp, #16]
   5da30:	str	lr, [sp, #20]
   5da34:	beq	5db2c <fputs@plt+0x4ca3c>
   5da38:	mov	r5, r0
   5da3c:	mov	r7, r1
   5da40:	mov	r0, #48	; 0x30
   5da44:	mov	r1, #0
   5da48:	mov	r6, r2
   5da4c:	mov	r8, r3
   5da50:	bl	2601c <fputs@plt+0x14f2c>
   5da54:	subs	r4, r0, #0
   5da58:	beq	5db44 <fputs@plt+0x4ca54>
   5da5c:	mov	r2, r8
   5da60:	mov	r1, r6
   5da64:	mov	r0, r5
   5da68:	mov	r8, #1
   5da6c:	bl	5d8f0 <fputs@plt+0x4c800>
   5da70:	mov	r1, r5
   5da74:	mov	r2, r7
   5da78:	str	r0, [r4, #24]
   5da7c:	mov	r0, r5
   5da80:	bl	5d8f0 <fputs@plt+0x4c800>
   5da84:	ldr	r1, [r4, #24]
   5da88:	mov	ip, #0
   5da8c:	cmp	r0, ip
   5da90:	str	r5, [r4]
   5da94:	str	r0, [r4, #4]
   5da98:	str	r8, [r4, #16]
   5da9c:	str	r6, [r4, #20]
   5daa0:	clz	r3, r1
   5daa4:	str	ip, [r4, #40]	; 0x28
   5daa8:	lsr	r3, r3, #5
   5daac:	moveq	r3, r8
   5dab0:	cmp	r3, ip
   5dab4:	bne	5db1c <fputs@plt+0x4ca2c>
   5dab8:	ldr	r1, [r1, #4]
   5dabc:	mvn	r2, #0
   5dac0:	ldr	r1, [r1, #32]
   5dac4:	bl	27530 <fputs@plt+0x16440>
   5dac8:	cmp	r0, #7
   5dacc:	beq	5db1c <fputs@plt+0x4ca2c>
   5dad0:	ldr	r3, [r4, #4]
   5dad4:	ldrb	r3, [r3, #8]
   5dad8:	cmp	r3, #0
   5dadc:	bne	5db08 <fputs@plt+0x4ca18>
   5dae0:	ldr	r2, [r4, #24]
   5dae4:	ldr	r3, [r2, #16]
   5dae8:	add	r3, r3, #1
   5daec:	str	r3, [r2, #16]
   5daf0:	mov	r0, r4
   5daf4:	ldrd	r4, [sp]
   5daf8:	ldrd	r6, [sp, #8]
   5dafc:	ldr	r8, [sp, #16]
   5db00:	add	sp, sp, #20
   5db04:	pop	{pc}		; (ldr pc, [sp], #4)
   5db08:	ldr	r2, [pc, #76]	; 5db5c <fputs@plt+0x4ca6c>
   5db0c:	mov	r1, r8
   5db10:	mov	r0, r5
   5db14:	add	r2, pc, r2
   5db18:	bl	3a4a8 <fputs@plt+0x293b8>
   5db1c:	mov	r0, r4
   5db20:	mov	r4, #0
   5db24:	bl	19898 <fputs@plt+0x87a8>
   5db28:	b	5daf0 <fputs@plt+0x4ca00>
   5db2c:	ldr	r2, [pc, #44]	; 5db60 <fputs@plt+0x4ca70>
   5db30:	mov	r1, #1
   5db34:	mov	r4, #0
   5db38:	add	r2, pc, r2
   5db3c:	bl	3a4a8 <fputs@plt+0x293b8>
   5db40:	b	5daf0 <fputs@plt+0x4ca00>
   5db44:	mov	r3, #7
   5db48:	mov	r0, r5
   5db4c:	mov	r1, r3
   5db50:	str	r3, [r5, #52]	; 0x34
   5db54:	bl	2105c <fputs@plt+0xff6c>
   5db58:	b	5daf0 <fputs@plt+0x4ca00>
   5db5c:	andeq	ip, r3, r4, lsr #13
   5db60:	andeq	ip, r3, r8, asr r6
   5db64:	ldr	r3, [r0, #416]	; 0x1a0
   5db68:	mov	r2, #1
   5db6c:	lsl	r2, r2, r1
   5db70:	cmp	r3, #0
   5db74:	moveq	r3, r0
   5db78:	ldr	r0, [r3, #340]	; 0x154
   5db7c:	tst	r0, r2
   5db80:	bne	5dbb0 <fputs@plt+0x4cac0>
   5db84:	ldr	ip, [r3]
   5db88:	orr	r2, r0, r2
   5db8c:	cmp	r1, #1
   5db90:	add	r0, r1, #86	; 0x56
   5db94:	str	r2, [r3, #340]	; 0x154
   5db98:	ldr	r2, [ip, #16]
   5db9c:	add	r1, r2, r1, lsl #4
   5dba0:	ldr	r2, [r1, #12]
   5dba4:	ldr	r2, [r2]
   5dba8:	str	r2, [r3, r0, lsl #2]
   5dbac:	beq	5dbb4 <fputs@plt+0x4cac4>
   5dbb0:	bx	lr
   5dbb4:	mov	r0, r3
   5dbb8:	b	5d810 <fputs@plt+0x4c720>
   5dbbc:	strd	r4, [sp, #-16]!
   5dbc0:	mov	r5, r2
   5dbc4:	ldr	r4, [r0, #416]	; 0x1a0
   5dbc8:	str	r6, [sp, #8]
   5dbcc:	mov	r6, r1
   5dbd0:	mov	r1, r2
   5dbd4:	str	lr, [sp, #12]
   5dbd8:	cmp	r4, #0
   5dbdc:	moveq	r4, r0
   5dbe0:	bl	5db64 <fputs@plt+0x4ca74>
   5dbe4:	ldrb	r3, [r4, #20]
   5dbe8:	mov	r2, #1
   5dbec:	ldr	r1, [r4, #336]	; 0x150
   5dbf0:	orr	r3, r3, r6
   5dbf4:	orr	r1, r1, r2, lsl r5
   5dbf8:	strb	r3, [r4, #20]
   5dbfc:	ldr	r6, [sp, #8]
   5dc00:	str	r1, [r4, #336]	; 0x150
   5dc04:	ldrd	r4, [sp]
   5dc08:	add	sp, sp, #12
   5dc0c:	pop	{pc}		; (ldr pc, [sp], #4)
   5dc10:	strd	r4, [sp, #-32]!	; 0xffffffe0
   5dc14:	strd	r6, [sp, #8]
   5dc18:	strd	r8, [sp, #16]
   5dc1c:	ldr	r8, [r0]
   5dc20:	str	lr, [sp, #28]
   5dc24:	str	sl, [sp, #24]
   5dc28:	ldr	lr, [r8, #20]
   5dc2c:	cmp	lr, #0
   5dc30:	ble	5dcd8 <fputs@plt+0x4cbe8>
   5dc34:	ldr	r9, [pc, #212]	; 5dd10 <fputs@plt+0x4cc20>
   5dc38:	mov	r6, r1
   5dc3c:	mov	r7, r0
   5dc40:	mov	r5, #0
   5dc44:	ldr	r4, [pc, #200]	; 5dd14 <fputs@plt+0x4cc24>
   5dc48:	add	r9, pc, r9
   5dc4c:	add	r4, pc, r4
   5dc50:	ldr	r2, [r8, #16]
   5dc54:	lsl	r3, r5, #4
   5dc58:	add	r1, r2, r3
   5dc5c:	ldr	r1, [r1, #4]
   5dc60:	cmp	r1, #0
   5dc64:	beq	5dccc <fputs@plt+0x4cbdc>
   5dc68:	cmp	r6, #0
   5dc6c:	beq	5dcf0 <fputs@plt+0x4cc00>
   5dc70:	ldr	ip, [r2, r3]
   5dc74:	ldrb	r2, [r6]
   5dc78:	ldrb	r3, [ip]
   5dc7c:	add	r1, r9, r2
   5dc80:	ldrb	r1, [r1, #336]	; 0x150
   5dc84:	add	r3, r9, r3
   5dc88:	ldrb	r3, [r3, #336]	; 0x150
   5dc8c:	cmp	r3, r1
   5dc90:	bne	5dccc <fputs@plt+0x4cbdc>
   5dc94:	cmp	r2, #0
   5dc98:	beq	5dcf0 <fputs@plt+0x4cc00>
   5dc9c:	mov	r1, r6
   5dca0:	b	5dcac <fputs@plt+0x4cbbc>
   5dca4:	cmp	r2, #0
   5dca8:	beq	5dcf0 <fputs@plt+0x4cc00>
   5dcac:	ldrb	r2, [r1, #1]!
   5dcb0:	ldrb	r3, [ip, #1]!
   5dcb4:	add	r0, r4, r2
   5dcb8:	ldrb	r0, [r0, #336]	; 0x150
   5dcbc:	add	r3, r4, r3
   5dcc0:	ldrb	r3, [r3, #336]	; 0x150
   5dcc4:	cmp	r0, r3
   5dcc8:	beq	5dca4 <fputs@plt+0x4cbb4>
   5dccc:	add	r5, r5, #1
   5dcd0:	cmp	lr, r5
   5dcd4:	bgt	5dc50 <fputs@plt+0x4cb60>
   5dcd8:	ldrd	r4, [sp]
   5dcdc:	ldrd	r6, [sp, #8]
   5dce0:	ldrd	r8, [sp, #16]
   5dce4:	ldr	sl, [sp, #24]
   5dce8:	add	sp, sp, #28
   5dcec:	pop	{pc}		; (ldr pc, [sp], #4)
   5dcf0:	mov	r1, r5
   5dcf4:	mov	r0, r7
   5dcf8:	bl	5db64 <fputs@plt+0x4ca74>
   5dcfc:	ldr	lr, [r8, #20]
   5dd00:	add	r5, r5, #1
   5dd04:	cmp	lr, r5
   5dd08:	bgt	5dc50 <fputs@plt+0x4cb60>
   5dd0c:	b	5dcd8 <fputs@plt+0x4cbe8>
   5dd10:	andeq	r7, r3, r0, lsr #29
   5dd14:	muleq	r3, ip, lr
   5dd18:	ldr	r3, [r0, #468]	; 0x1d4
   5dd1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5dd20:	ldr	ip, [r0, #472]	; 0x1d8
   5dd24:	strd	r6, [sp, #8]
   5dd28:	subs	r7, r1, #0
   5dd2c:	strd	r8, [sp, #16]
   5dd30:	strd	sl, [sp, #24]
   5dd34:	str	lr, [sp, #32]
   5dd38:	sub	sp, sp, #260	; 0x104
   5dd3c:	add	lr, ip, #1
   5dd40:	str	ip, [r0, #468]	; 0x1d4
   5dd44:	str	r3, [sp, #24]
   5dd48:	str	lr, [r0, #472]	; 0x1d8
   5dd4c:	beq	5dd70 <fputs@plt+0x4cc80>
   5dd50:	ldr	r8, [r0]
   5dd54:	mov	r9, r0
   5dd58:	ldrb	ip, [r8, #69]	; 0x45
   5dd5c:	cmp	ip, #0
   5dd60:	bne	5dd70 <fputs@plt+0x4cc80>
   5dd64:	ldr	ip, [r0, #68]	; 0x44
   5dd68:	cmp	ip, #0
   5dd6c:	beq	5dd94 <fputs@plt+0x4cca4>
   5dd70:	mov	fp, #1
   5dd74:	mov	r0, fp
   5dd78:	add	sp, sp, #260	; 0x104
   5dd7c:	ldrd	r4, [sp]
   5dd80:	ldrd	r6, [sp, #8]
   5dd84:	ldrd	r8, [sp, #16]
   5dd88:	ldrd	sl, [sp, #24]
   5dd8c:	add	sp, sp, #32
   5dd90:	pop	{pc}		; (ldr pc, [sp], #4)
   5dd94:	mov	r5, r2
   5dd98:	mov	r3, ip
   5dd9c:	str	ip, [sp]
   5dda0:	mov	r2, ip
   5dda4:	mov	r1, #21
   5dda8:	str	r5, [sp, #28]
   5ddac:	bl	3abe0 <fputs@plt+0x29af0>
   5ddb0:	subs	r4, r0, #0
   5ddb4:	bne	5dd70 <fputs@plt+0x4cc80>
   5ddb8:	ldrb	r1, [r5]
   5ddbc:	add	r3, sp, #208	; 0xd0
   5ddc0:	mov	r2, #0
   5ddc4:	mov	r0, r3
   5ddc8:	mov	r3, #0
   5ddcc:	str	r0, [sp, #40]	; 0x28
   5ddd0:	strd	r2, [sp, #208]	; 0xd0
   5ddd4:	cmp	r1, #8
   5ddd8:	strd	r2, [r0, #8]
   5dddc:	strd	r2, [r0, #16]
   5dde0:	strd	r2, [r0, #24]
   5dde4:	strd	r2, [r0, #32]
   5dde8:	strd	r2, [r0, #40]	; 0x28
   5ddec:	bls	5e488 <fputs@plt+0x4d398>
   5ddf0:	mov	r2, #0
   5ddf4:	mov	r1, r7
   5ddf8:	mov	r0, r9
   5ddfc:	bl	2170c <fputs@plt+0x1061c>
   5de00:	ldr	fp, [r9, #68]	; 0x44
   5de04:	mov	r2, #0
   5de08:	ldr	r1, [r7, #44]	; 0x2c
   5de0c:	cmp	fp, r2
   5de10:	str	r1, [sp, #144]	; 0x90
   5de14:	str	r2, [sp, #148]	; 0x94
   5de18:	str	r2, [sp, #152]	; 0x98
   5de1c:	str	r2, [sp, #156]	; 0x9c
   5de20:	str	r2, [sp, #160]	; 0xa0
   5de24:	str	r2, [sp, #164]	; 0xa4
   5de28:	str	r2, [sp, #168]	; 0xa8
   5de2c:	str	r2, [sp, #172]	; 0xac
   5de30:	bne	5e460 <fputs@plt+0x4d370>
   5de34:	ldrb	r3, [r8, #69]	; 0x45
   5de38:	cmp	r3, #0
   5de3c:	bne	5e460 <fputs@plt+0x4d370>
   5de40:	ldr	r6, [r7]
   5de44:	ldr	r4, [r7, #8]
   5de48:	ldr	r3, [r6]
   5de4c:	ubfx	r2, r4, #3, #1
   5de50:	cmp	r3, #1
   5de54:	str	r2, [sp, #32]
   5de58:	ble	5de70 <fputs@plt+0x4cd80>
   5de5c:	ldr	r3, [sp, #28]
   5de60:	ldrb	r3, [r3]
   5de64:	sub	r3, r3, #10
   5de68:	cmp	r3, #1
   5de6c:	bls	5e7f0 <fputs@plt+0x4d700>
   5de70:	ldr	sl, [r7, #28]
   5de74:	ldr	r2, [r7, #48]	; 0x30
   5de78:	cmp	r2, #0
   5de7c:	bne	5e4cc <fputs@plt+0x4d3dc>
   5de80:	ldr	r3, [sl]
   5de84:	cmp	r3, #0
   5de88:	ble	5f250 <fputs@plt+0x4e160>
   5de8c:	mov	r5, r2
   5de90:	str	r8, [sp, #36]	; 0x24
   5de94:	mov	r8, r9
   5de98:	str	fp, [sp, #44]	; 0x2c
   5de9c:	ldr	fp, [sp, #28]
   5dea0:	b	5ded4 <fputs@plt+0x4cde4>
   5dea4:	ldrb	r3, [fp]
   5dea8:	cmp	r3, #8
   5deac:	ldrhi	r3, [r7, #44]	; 0x2c
   5deb0:	ldrls	r2, [r7, #48]	; 0x30
   5deb4:	ldrhi	r2, [r7, #48]	; 0x30
   5deb8:	strhi	r3, [sp, #144]	; 0x90
   5debc:	cmp	r2, #0
   5dec0:	add	r5, r5, #1
   5dec4:	bne	5e4c0 <fputs@plt+0x4d3d0>
   5dec8:	ldr	r3, [sl]
   5decc:	cmp	r3, r5
   5ded0:	ble	5e4f8 <fputs@plt+0x4d408>
   5ded4:	lsl	r6, r5, #3
   5ded8:	add	r3, r6, r5
   5dedc:	add	r3, sl, r3, lsl #3
   5dee0:	ldr	r1, [r3, #28]
   5dee4:	ldr	r3, [r3, #24]
   5dee8:	cmp	r1, #0
   5deec:	beq	5debc <fputs@plt+0x4cdcc>
   5def0:	ldr	r0, [r1]
   5def4:	ldrsh	r2, [r3, #34]	; 0x22
   5def8:	ldr	ip, [r0]
   5defc:	cmp	r2, ip
   5df00:	bne	5e810 <fputs@plt+0x4d720>
   5df04:	ldr	r4, [r8]
   5df08:	ldrh	r3, [r4, #64]	; 0x40
   5df0c:	tst	r3, #1
   5df10:	bne	5dea4 <fputs@plt+0x4cdb4>
   5df14:	ldr	r3, [r1, #8]
   5df18:	ands	r9, r3, #8
   5df1c:	beq	5df80 <fputs@plt+0x4ce90>
   5df20:	ldr	r3, [sp, #32]
   5df24:	cmp	r3, #0
   5df28:	bne	5dea4 <fputs@plt+0x4cdb4>
   5df2c:	ldr	r3, [sl]
   5df30:	cmp	r3, #1
   5df34:	bgt	5dea4 <fputs@plt+0x4cdb4>
   5df38:	ldr	r3, [r7, #32]
   5df3c:	cmp	r3, #0
   5df40:	beq	5df50 <fputs@plt+0x4ce60>
   5df44:	ldr	r3, [r3, #4]
   5df48:	tst	r3, #2097152	; 0x200000
   5df4c:	bne	5dea4 <fputs@plt+0x4cdb4>
   5df50:	ldr	r0, [r7]
   5df54:	cmp	r0, #0
   5df58:	beq	5df68 <fputs@plt+0x4ce78>
   5df5c:	bl	1c0c4 <fputs@plt+0xafd4>
   5df60:	tst	r0, #2097152	; 0x200000
   5df64:	bne	5dea4 <fputs@plt+0x4cdb4>
   5df68:	ldr	r0, [r7, #44]	; 0x2c
   5df6c:	cmp	r0, #0
   5df70:	beq	5df80 <fputs@plt+0x4ce90>
   5df74:	bl	1c0c4 <fputs@plt+0xafd4>
   5df78:	tst	r0, #2097152	; 0x200000
   5df7c:	bne	5dea4 <fputs@plt+0x4cdb4>
   5df80:	add	r6, r6, r5
   5df84:	add	r6, sl, r6, lsl #3
   5df88:	ldr	r6, [r6, #28]
   5df8c:	ldr	r3, [r6, #56]	; 0x38
   5df90:	cmp	r3, #0
   5df94:	beq	5e4a8 <fputs@plt+0x4d3b8>
   5df98:	ldr	r3, [r7, #56]	; 0x38
   5df9c:	cmp	r3, #0
   5dfa0:	bne	5dea4 <fputs@plt+0x4cdb4>
   5dfa4:	ldr	r3, [r6, #60]	; 0x3c
   5dfa8:	cmp	r3, #0
   5dfac:	bne	5dea4 <fputs@plt+0x4cdb4>
   5dfb0:	ldr	r3, [r7, #8]
   5dfb4:	tst	r3, #128	; 0x80
   5dfb8:	bne	5dea4 <fputs@plt+0x4cdb4>
   5dfbc:	mov	r2, #1
   5dfc0:	ldr	r1, [r6, #28]
   5dfc4:	ldr	r1, [r1]
   5dfc8:	cmp	r1, #0
   5dfcc:	beq	5dea4 <fputs@plt+0x4cdb4>
   5dfd0:	ldr	r1, [r6, #8]
   5dfd4:	tst	r1, #1
   5dfd8:	bne	5dea4 <fputs@plt+0x4cdb4>
   5dfdc:	cmp	r2, #0
   5dfe0:	beq	5dffc <fputs@plt+0x4cf0c>
   5dfe4:	ldr	r0, [sl]
   5dfe8:	cmp	r0, #1
   5dfec:	bgt	5dea4 <fputs@plt+0x4cdb4>
   5dff0:	ldr	r0, [sp, #32]
   5dff4:	cmp	r0, #0
   5dff8:	bne	5dea4 <fputs@plt+0x4cdb4>
   5dffc:	cmp	r9, #0
   5e000:	and	r0, r3, #1
   5e004:	movne	ip, r0
   5e008:	moveq	ip, #0
   5e00c:	cmp	ip, #0
   5e010:	bne	5dea4 <fputs@plt+0x4cdb4>
   5e014:	ldr	ip, [r7, #44]	; 0x2c
   5e018:	cmp	ip, #0
   5e01c:	beq	5f580 <fputs@plt+0x4e490>
   5e020:	ldr	lr, [r6, #44]	; 0x2c
   5e024:	cmp	lr, #0
   5e028:	bne	5dea4 <fputs@plt+0x4cdb4>
   5e02c:	cmp	r2, #0
   5e030:	beq	5e040 <fputs@plt+0x4cf50>
   5e034:	ldr	r2, [r7, #32]
   5e038:	orrs	r2, r2, r0
   5e03c:	bne	5dea4 <fputs@plt+0x4cdb4>
   5e040:	tst	r1, #12288	; 0x3000
   5e044:	bne	5dea4 <fputs@plt+0x4cdb4>
   5e048:	tst	r3, #8192	; 0x2000
   5e04c:	beq	60248 <fputs@plt+0x4f158>
   5e050:	ldr	r3, [r6, #48]	; 0x30
   5e054:	cmp	r3, #0
   5e058:	bne	5dea4 <fputs@plt+0x4cdb4>
   5e05c:	mov	r3, #72	; 0x48
   5e060:	mla	r3, r3, r5, sl
   5e064:	ldrb	r3, [r3, #44]	; 0x2c
   5e068:	tst	r3, #32
   5e06c:	bne	5dea4 <fputs@plt+0x4cdb4>
   5e070:	mov	r3, #72	; 0x48
   5e074:	mov	r0, r8
   5e078:	mov	r1, #21
   5e07c:	mla	ip, r3, r5, sl
   5e080:	ldr	r3, [r8, #496]	; 0x1f0
   5e084:	ldr	lr, [ip, #16]
   5e088:	ldr	ip, [ip, #52]	; 0x34
   5e08c:	str	r3, [sp, #48]	; 0x30
   5e090:	mov	r3, #0
   5e094:	mov	r2, r3
   5e098:	str	r3, [sp]
   5e09c:	str	lr, [r8, #496]	; 0x1f0
   5e0a0:	str	ip, [sp, #72]	; 0x48
   5e0a4:	bl	3abe0 <fputs@plt+0x29af0>
   5e0a8:	ldr	r3, [sp, #48]	; 0x30
   5e0ac:	str	fp, [sp, #48]	; 0x30
   5e0b0:	mov	fp, r8
   5e0b4:	str	r3, [r8, #496]	; 0x1f0
   5e0b8:	mov	r8, r5
   5e0bc:	mov	r5, r4
   5e0c0:	ldr	r3, [r6, #48]	; 0x30
   5e0c4:	mov	r4, r3
   5e0c8:	b	5e154 <fputs@plt+0x4d064>
   5e0cc:	ldr	r3, [r7, #44]	; 0x2c
   5e0d0:	ldr	r6, [r7, #48]	; 0x30
   5e0d4:	ldr	ip, [r7, #56]	; 0x38
   5e0d8:	str	r3, [sp, #52]	; 0x34
   5e0dc:	mov	r3, #0
   5e0e0:	ldr	lr, [r7, #60]	; 0x3c
   5e0e4:	str	r3, [r7, #28]
   5e0e8:	str	r3, [r7, #44]	; 0x2c
   5e0ec:	str	r3, [r7, #48]	; 0x30
   5e0f0:	str	r3, [r7, #56]	; 0x38
   5e0f4:	str	r3, [r7, #60]	; 0x3c
   5e0f8:	str	ip, [sp, #56]	; 0x38
   5e0fc:	str	lr, [sp, #60]	; 0x3c
   5e100:	bl	24ec0 <fputs@plt+0x13dd0>
   5e104:	add	r3, sp, #52	; 0x34
   5e108:	cmp	r0, #0
   5e10c:	str	sl, [r7, #28]
   5e110:	ldm	r3, {r3, ip, lr}
   5e114:	mov	r2, #116	; 0x74
   5e118:	streq	r6, [r7, #48]	; 0x30
   5e11c:	strb	r2, [r7, #4]
   5e120:	str	r3, [r7, #44]	; 0x2c
   5e124:	str	ip, [r7, #56]	; 0x38
   5e128:	str	lr, [r7, #60]	; 0x3c
   5e12c:	beq	5e144 <fputs@plt+0x4d054>
   5e130:	cmp	r6, #0
   5e134:	str	r6, [r0, #48]	; 0x30
   5e138:	strne	r0, [r6, #52]	; 0x34
   5e13c:	str	r7, [r0, #52]	; 0x34
   5e140:	str	r0, [r7, #48]	; 0x30
   5e144:	ldrb	r2, [r5, #69]	; 0x45
   5e148:	cmp	r2, #0
   5e14c:	bne	606d8 <fputs@plt+0x4f5e8>
   5e150:	ldr	r4, [r4, #48]	; 0x30
   5e154:	mov	r2, #0
   5e158:	mov	r1, r7
   5e15c:	cmp	r4, r2
   5e160:	mov	r0, r5
   5e164:	bne	5e0cc <fputs@plt+0x4cfdc>
   5e168:	mov	r3, r4
   5e16c:	mov	r4, r5
   5e170:	mov	r5, r8
   5e174:	mov	r8, fp
   5e178:	ldr	fp, [sp, #48]	; 0x30
   5e17c:	str	r3, [sp, #52]	; 0x34
   5e180:	mov	r3, #72	; 0x48
   5e184:	mla	r6, r3, r5, sl
   5e188:	ldr	r1, [r6, #12]
   5e18c:	ldr	r3, [r6, #28]
   5e190:	str	r3, [sp, #64]	; 0x40
   5e194:	bl	19bf4 <fputs@plt+0x8b04>
   5e198:	mov	r0, r4
   5e19c:	ldr	r1, [r6, #16]
   5e1a0:	bl	19bf4 <fputs@plt+0x8b04>
   5e1a4:	mov	r0, r4
   5e1a8:	ldr	r1, [r6, #20]
   5e1ac:	bl	19bf4 <fputs@plt+0x8b04>
   5e1b0:	ldr	r2, [r6, #24]
   5e1b4:	ldr	r3, [sp, #52]	; 0x34
   5e1b8:	cmp	r2, #0
   5e1bc:	str	r3, [r6, #12]
   5e1c0:	str	r3, [r6, #16]
   5e1c4:	str	r3, [r6, #20]
   5e1c8:	str	r3, [r6, #28]
   5e1cc:	beq	5e20c <fputs@plt+0x4d11c>
   5e1d0:	ldrh	r3, [r2, #36]	; 0x24
   5e1d4:	cmp	r3, #1
   5e1d8:	subne	r3, r3, #1
   5e1dc:	strhne	r3, [r2, #36]	; 0x24
   5e1e0:	bne	5e1fc <fputs@plt+0x4d10c>
   5e1e4:	ldr	r3, [r8, #416]	; 0x1a0
   5e1e8:	cmp	r3, #0
   5e1ec:	moveq	r3, r8
   5e1f0:	ldr	r1, [r3, #528]	; 0x210
   5e1f4:	str	r1, [r2, #68]	; 0x44
   5e1f8:	str	r2, [r3, #528]	; 0x210
   5e1fc:	mov	r3, #72	; 0x48
   5e200:	mov	r2, #0
   5e204:	mla	r3, r3, r5, sl
   5e208:	str	r2, [r3, #24]
   5e20c:	mov	r3, #72	; 0x48
   5e210:	ldr	r2, [sp, #64]	; 0x40
   5e214:	mov	r0, r7
   5e218:	str	r9, [sp, #48]	; 0x30
   5e21c:	mul	r3, r3, r5
   5e220:	str	r8, [sp, #52]	; 0x34
   5e224:	str	r7, [sp, #56]	; 0x38
   5e228:	str	fp, [sp, #60]	; 0x3c
   5e22c:	add	r1, sl, r3
   5e230:	mov	sl, r2
   5e234:	str	r3, [sp, #76]	; 0x4c
   5e238:	str	r3, [sp, #80]	; 0x50
   5e23c:	str	r1, [sp, #84]	; 0x54
   5e240:	str	r5, [sp, #88]	; 0x58
   5e244:	ldr	r8, [r7, #28]
   5e248:	ldr	r6, [sl, #28]
   5e24c:	cmp	r8, #0
   5e250:	ldr	fp, [r6]
   5e254:	beq	606a8 <fputs@plt+0x4f5b8>
   5e258:	ldr	r3, [sp, #84]	; 0x54
   5e25c:	ldrb	r3, [r3, #44]	; 0x2c
   5e260:	str	r3, [sp, #68]	; 0x44
   5e264:	cmp	fp, #1
   5e268:	bgt	60678 <fputs@plt+0x4f588>
   5e26c:	bne	5e2c8 <fputs@plt+0x4d1d8>
   5e270:	ldr	r3, [sp, #76]	; 0x4c
   5e274:	add	r6, r6, #8
   5e278:	mov	r9, #0
   5e27c:	add	r5, r8, r3
   5e280:	ldr	r3, [r5, #60]	; 0x3c
   5e284:	add	r9, r9, #1
   5e288:	mov	r0, r4
   5e28c:	subs	r1, r3, #0
   5e290:	beq	5e298 <fputs@plt+0x4d1a8>
   5e294:	bl	1c720 <fputs@plt+0xb630>
   5e298:	mov	r2, #72	; 0x48
   5e29c:	mov	r1, r6
   5e2a0:	add	r0, r5, #8
   5e2a4:	add	r5, r5, r2
   5e2a8:	bl	10f58 <memcpy@plt>
   5e2ac:	mov	r2, #72	; 0x48
   5e2b0:	mov	r0, r6
   5e2b4:	mov	r1, #0
   5e2b8:	add	r6, r6, r2
   5e2bc:	bl	10ebc <memset@plt>
   5e2c0:	cmp	fp, r9
   5e2c4:	bgt	5e280 <fputs@plt+0x4d190>
   5e2c8:	ldr	r3, [sp, #80]	; 0x50
   5e2cc:	add	r8, r8, r3
   5e2d0:	ldr	r3, [sp, #68]	; 0x44
   5e2d4:	strb	r3, [r8, #44]	; 0x2c
   5e2d8:	ldr	r9, [r7]
   5e2dc:	ldr	r1, [r9]
   5e2e0:	cmp	r1, #0
   5e2e4:	movgt	r6, #0
   5e2e8:	ldrgt	r2, [r9, #4]
   5e2ec:	movgt	r8, r6
   5e2f0:	bgt	5e304 <fputs@plt+0x4d214>
   5e2f4:	b	5e33c <fputs@plt+0x4d24c>
   5e2f8:	cmp	r8, r1
   5e2fc:	add	r6, r6, #20
   5e300:	bge	5e33c <fputs@plt+0x4d24c>
   5e304:	add	r3, r2, r6
   5e308:	add	r8, r8, #1
   5e30c:	ldr	r0, [r3, #4]
   5e310:	cmp	r0, #0
   5e314:	bne	5e2f8 <fputs@plt+0x4d208>
   5e318:	mov	r0, r4
   5e31c:	ldr	r1, [r3, #8]
   5e320:	bl	24d24 <fputs@plt+0x13c34>
   5e324:	mov	r5, r0
   5e328:	bl	137b8 <fputs@plt+0x26c8>
   5e32c:	ldm	r9, {r1, r2}
   5e330:	add	r3, r2, r6
   5e334:	str	r5, [r3, #4]
   5e338:	b	5e2f8 <fputs@plt+0x4d208>
   5e33c:	ldr	r1, [sl, #44]	; 0x2c
   5e340:	cmp	r1, #0
   5e344:	bne	6063c <fputs@plt+0x4f54c>
   5e348:	mov	r3, #0
   5e34c:	mov	r0, r4
   5e350:	ldr	r1, [sl, #32]
   5e354:	mov	r2, r3
   5e358:	bl	250c4 <fputs@plt+0x13fd4>
   5e35c:	ldr	r3, [sp, #48]	; 0x30
   5e360:	mov	r1, r0
   5e364:	cmp	r3, #0
   5e368:	beq	60624 <fputs@plt+0x4f534>
   5e36c:	ldr	r6, [r7, #32]
   5e370:	mov	r3, #0
   5e374:	mov	r0, r4
   5e378:	mov	r2, r3
   5e37c:	str	r1, [r7, #32]
   5e380:	str	r6, [r7, #40]	; 0x28
   5e384:	ldr	r1, [sl, #40]	; 0x28
   5e388:	bl	250c4 <fputs@plt+0x13fd4>
   5e38c:	mov	r2, r0
   5e390:	mov	r1, r6
   5e394:	mov	r0, r4
   5e398:	bl	234a8 <fputs@plt+0x123b8>
   5e39c:	mov	r2, #0
   5e3a0:	ldr	r1, [sl, #36]	; 0x24
   5e3a4:	str	r0, [r7, #40]	; 0x28
   5e3a8:	mov	r0, r4
   5e3ac:	bl	253e4 <fputs@plt+0x142f4>
   5e3b0:	str	r0, [r7, #36]	; 0x24
   5e3b4:	mov	r5, #0
   5e3b8:	mov	r1, r7
   5e3bc:	ldr	r2, [sp, #72]	; 0x48
   5e3c0:	mov	r0, r4
   5e3c4:	str	r5, [sp]
   5e3c8:	ldr	r3, [sl]
   5e3cc:	bl	256d8 <fputs@plt+0x145e8>
   5e3d0:	ldr	r2, [sl, #8]
   5e3d4:	ldr	r3, [r7, #8]
   5e3d8:	ldr	r1, [sl, #56]	; 0x38
   5e3dc:	and	r2, r2, #1
   5e3e0:	orr	r3, r3, r2
   5e3e4:	cmp	r1, r5
   5e3e8:	str	r3, [r7, #8]
   5e3ec:	strne	r1, [r7, #56]	; 0x38
   5e3f0:	ldr	r7, [r7, #48]	; 0x30
   5e3f4:	strne	r5, [sl, #56]	; 0x38
   5e3f8:	ldr	sl, [sl, #48]	; 0x30
   5e3fc:	cmp	r7, #0
   5e400:	bne	5e244 <fputs@plt+0x4d154>
   5e404:	mov	r0, r4
   5e408:	mov	r2, #1
   5e40c:	ldr	r9, [sp, #48]	; 0x30
   5e410:	ldr	r1, [sp, #64]	; 0x40
   5e414:	ldr	r8, [sp, #52]	; 0x34
   5e418:	ldr	r7, [sp, #56]	; 0x38
   5e41c:	ldr	fp, [sp, #60]	; 0x3c
   5e420:	bl	22154 <fputs@plt+0x11064>
   5e424:	cmp	r9, #0
   5e428:	ldr	sl, [r7, #28]
   5e42c:	beq	60614 <fputs@plt+0x4f524>
   5e430:	ldr	r3, [r7, #8]
   5e434:	mov	r2, #1
   5e438:	mvn	r5, #0
   5e43c:	str	r2, [sp, #32]
   5e440:	orr	r3, r3, #8
   5e444:	str	r3, [r7, #8]
   5e448:	ldr	r3, [sp, #36]	; 0x24
   5e44c:	ldrb	r3, [r3, #69]	; 0x45
   5e450:	cmp	r3, #0
   5e454:	beq	5dea4 <fputs@plt+0x4cdb4>
   5e458:	mov	r9, r8
   5e45c:	ldr	r8, [sp, #36]	; 0x24
   5e460:	mov	fp, #1
   5e464:	ldr	r3, [sp, #24]
   5e468:	str	r3, [r9, #468]	; 0x1d4
   5e46c:	mov	r0, r8
   5e470:	ldr	r1, [sp, #236]	; 0xec
   5e474:	bl	19bf4 <fputs@plt+0x8b04>
   5e478:	mov	r0, r8
   5e47c:	ldr	r1, [sp, #248]	; 0xf8
   5e480:	bl	19bf4 <fputs@plt+0x8b04>
   5e484:	b	5dd74 <fputs@plt+0x4cc84>
   5e488:	mov	r0, r8
   5e48c:	ldr	r1, [r7, #44]	; 0x2c
   5e490:	bl	222ec <fputs@plt+0x111fc>
   5e494:	ldr	r3, [r7, #8]
   5e498:	str	r4, [r7, #44]	; 0x2c
   5e49c:	bic	r3, r3, #1
   5e4a0:	str	r3, [r7, #8]
   5e4a4:	b	5ddf0 <fputs@plt+0x4cd00>
   5e4a8:	ldr	r3, [r6, #60]	; 0x3c
   5e4ac:	cmp	r3, #0
   5e4b0:	bne	5dea4 <fputs@plt+0x4cdb4>
   5e4b4:	mov	r2, r3
   5e4b8:	ldr	r3, [r7, #8]
   5e4bc:	b	5dfc0 <fputs@plt+0x4ced0>
   5e4c0:	mov	r9, r8
   5e4c4:	ldr	r8, [sp, #36]	; 0x24
   5e4c8:	ldr	fp, [sp, #44]	; 0x2c
   5e4cc:	ldr	r3, [r9, #8]
   5e4d0:	cmp	r3, #0
   5e4d4:	beq	5f260 <fputs@plt+0x4e170>
   5e4d8:	mov	r1, r7
   5e4dc:	mov	r0, r9
   5e4e0:	ldr	r2, [sp, #28]
   5e4e4:	bl	6c108 <fputs@plt+0x5b018>
   5e4e8:	ldr	r3, [sp, #24]
   5e4ec:	mov	fp, r0
   5e4f0:	str	r3, [r9, #468]	; 0x1d4
   5e4f4:	b	5dd74 <fputs@plt+0x4cc84>
   5e4f8:	ldr	r3, [r8, #8]
   5e4fc:	mov	r9, r8
   5e500:	ldr	r8, [sp, #36]	; 0x24
   5e504:	ldr	fp, [sp, #44]	; 0x2c
   5e508:	cmp	r3, #0
   5e50c:	str	r3, [sp, #36]	; 0x24
   5e510:	beq	5f260 <fputs@plt+0x4e170>
   5e514:	ldr	r1, [sl]
   5e518:	cmp	r1, #0
   5e51c:	ble	6042c <fputs@plt+0x4f33c>
   5e520:	add	r3, sp, #176	; 0xb0
   5e524:	ldr	r2, [pc, #4084]	; 5f520 <fputs@plt+0x4e430>
   5e528:	mov	r4, sl
   5e52c:	mov	r5, #0
   5e530:	str	r7, [sp, #44]	; 0x2c
   5e534:	str	r3, [sp, #48]	; 0x30
   5e538:	ldr	r3, [pc, #4068]	; 5f524 <fputs@plt+0x4e434>
   5e53c:	str	r8, [sp, #52]	; 0x34
   5e540:	ldr	r0, [pc, #4064]	; 5f528 <fputs@plt+0x4e438>
   5e544:	add	r2, pc, r2
   5e548:	add	r2, r2, #4
   5e54c:	ldr	r7, [sp, #36]	; 0x24
   5e550:	add	r3, pc, r3
   5e554:	str	r2, [sp, #60]	; 0x3c
   5e558:	add	r3, r3, #4
   5e55c:	str	fp, [sp, #64]	; 0x40
   5e560:	add	r0, pc, r0
   5e564:	str	r0, [sp, #68]	; 0x44
   5e568:	str	r3, [sp, #72]	; 0x48
   5e56c:	b	5e594 <fputs@plt+0x4d4a4>
   5e570:	add	r2, r5, r5, lsl #3
   5e574:	add	r2, sl, r2, lsl #3
   5e578:	ldrb	r2, [r2, #45]	; 0x2d
   5e57c:	ands	r0, r2, #16
   5e580:	beq	5e7d4 <fputs@plt+0x4d6e4>
   5e584:	add	r5, r5, #1
   5e588:	add	r4, r4, #72	; 0x48
   5e58c:	cmp	r1, r5
   5e590:	ble	5e840 <fputs@plt+0x4d750>
   5e594:	ldr	r6, [r4, #28]
   5e598:	cmp	r6, #0
   5e59c:	beq	5e584 <fputs@plt+0x4d494>
   5e5a0:	ldr	r3, [r4, #32]
   5e5a4:	cmp	r3, #0
   5e5a8:	bne	5e570 <fputs@plt+0x4d480>
   5e5ac:	ldrd	r0, [sp, #44]	; 0x2c
   5e5b0:	str	r3, [sp, #176]	; 0xb0
   5e5b4:	bl	1bfe4 <fputs@plt+0xaef4>
   5e5b8:	ldr	r1, [sp, #176]	; 0xb0
   5e5bc:	ldr	r3, [r9, #464]	; 0x1d0
   5e5c0:	ldrb	r2, [r4, #44]	; 0x2c
   5e5c4:	add	r3, r3, r1
   5e5c8:	tst	r2, #32
   5e5cc:	str	r3, [r9, #464]	; 0x1d0
   5e5d0:	beq	5e7b8 <fputs@plt+0x4d6c8>
   5e5d4:	ldr	ip, [r9, #76]	; 0x4c
   5e5d8:	cmp	r5, #0
   5e5dc:	add	ip, ip, #1
   5e5e0:	bne	5e61c <fputs@plt+0x4d52c>
   5e5e4:	ldr	r3, [sl]
   5e5e8:	cmp	r3, #1
   5e5ec:	beq	5e5fc <fputs@plt+0x4d50c>
   5e5f0:	ldrb	r3, [sl, #116]	; 0x74
   5e5f4:	tst	r3, #10
   5e5f8:	beq	5e61c <fputs@plt+0x4d52c>
   5e5fc:	ldr	r3, [sp, #44]	; 0x2c
   5e600:	ldr	r3, [r3, #8]
   5e604:	tst	r3, #2
   5e608:	bne	5e61c <fputs@plt+0x4d52c>
   5e60c:	ldr	r3, [sp, #52]	; 0x34
   5e610:	ldrh	fp, [r3, #64]	; 0x40
   5e614:	ands	fp, fp, #256	; 0x100
   5e618:	beq	5f328 <fputs@plt+0x4e238>
   5e61c:	mov	fp, #0
   5e620:	mov	r3, ip
   5e624:	str	ip, [r9, #76]	; 0x4c
   5e628:	mov	r2, fp
   5e62c:	mov	r1, #22
   5e630:	str	ip, [r4, #36]	; 0x24
   5e634:	mov	r0, r7
   5e638:	str	fp, [sp]
   5e63c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5e640:	add	r3, r5, r5, lsl #3
   5e644:	add	r2, r0, #1
   5e648:	mov	r8, r0
   5e64c:	add	r3, sl, r3, lsl #3
   5e650:	str	r2, [r4, #32]
   5e654:	ldrb	r3, [r3, #45]	; 0x2d
   5e658:	ands	r3, r3, #8
   5e65c:	beq	5e728 <fputs@plt+0x4d638>
   5e660:	ldr	r0, [r4, #52]	; 0x34
   5e664:	mov	r1, #12
   5e668:	ldr	r3, [r9, #472]	; 0x1d8
   5e66c:	strh	r1, [sp, #176]	; 0xb0
   5e670:	mov	r1, r6
   5e674:	str	fp, [sp, #184]	; 0xb8
   5e678:	str	r0, [sp, #180]	; 0xb4
   5e67c:	mov	r0, r9
   5e680:	str	fp, [sp, #188]	; 0xbc
   5e684:	strb	r3, [r4, #48]	; 0x30
   5e688:	ldr	r2, [sp, #48]	; 0x30
   5e68c:	bl	5dd18 <fputs@plt+0x4cc28>
   5e690:	ldrh	r2, [r6, #6]
   5e694:	ldr	r3, [r4, #24]
   5e698:	strh	r2, [r3, #38]	; 0x26
   5e69c:	mov	ip, #0
   5e6a0:	mov	r1, #15
   5e6a4:	ldr	r2, [r4, #36]	; 0x24
   5e6a8:	mov	r3, ip
   5e6ac:	mov	r0, r7
   5e6b0:	str	ip, [sp]
   5e6b4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5e6b8:	ldr	r3, [r7]
   5e6bc:	cmp	r8, #0
   5e6c0:	ldrlt	r8, [r7, #32]
   5e6c4:	ldrb	r3, [r3, #69]	; 0x45
   5e6c8:	sublt	r8, r8, #1
   5e6cc:	cmp	r3, #0
   5e6d0:	mov	r3, #0
   5e6d4:	ldreq	r2, [r7, #4]
   5e6d8:	addeq	r8, r8, r8, lsl #2
   5e6dc:	ldrne	r2, [sp, #60]	; 0x3c
   5e6e0:	addeq	r2, r2, r8, lsl #2
   5e6e4:	str	r0, [r2, #4]
   5e6e8:	strb	r3, [r9, #19]
   5e6ec:	str	r3, [r9, #60]	; 0x3c
   5e6f0:	ldr	r3, [sp, #52]	; 0x34
   5e6f4:	ldrb	r3, [r3, #69]	; 0x45
   5e6f8:	cmp	r3, #0
   5e6fc:	bne	5f284 <fputs@plt+0x4e194>
   5e700:	add	r1, sp, #132	; 0x84
   5e704:	ldr	r0, [sp, #44]	; 0x2c
   5e708:	str	r3, [sp, #132]	; 0x84
   5e70c:	bl	1bfe4 <fputs@plt+0xaef4>
   5e710:	ldr	r2, [sp, #132]	; 0x84
   5e714:	ldr	r3, [r9, #464]	; 0x1d0
   5e718:	ldr	r1, [sl]
   5e71c:	sub	r3, r3, r2
   5e720:	str	r3, [r9, #464]	; 0x1d0
   5e724:	b	5e584 <fputs@plt+0x4d494>
   5e728:	mov	r0, r9
   5e72c:	str	r3, [sp, #56]	; 0x38
   5e730:	bl	2eb60 <fputs@plt+0x1da70>
   5e734:	mov	fp, r0
   5e738:	ldr	r0, [r4, #52]	; 0x34
   5e73c:	mov	r1, #12
   5e740:	ldr	ip, [r9, #472]	; 0x1d8
   5e744:	strh	r1, [sp, #176]	; 0xb0
   5e748:	mov	r1, r6
   5e74c:	ldr	r3, [sp, #56]	; 0x38
   5e750:	str	r0, [sp, #180]	; 0xb4
   5e754:	mov	r0, r9
   5e758:	ldr	r2, [sp, #48]	; 0x30
   5e75c:	str	r3, [sp, #184]	; 0xb8
   5e760:	str	r3, [sp, #188]	; 0xbc
   5e764:	strb	ip, [r4, #48]	; 0x30
   5e768:	bl	5dd18 <fputs@plt+0x4cc28>
   5e76c:	ldrh	r2, [r6, #6]
   5e770:	cmp	fp, #0
   5e774:	ldr	r3, [r4, #24]
   5e778:	strh	r2, [r3, #38]	; 0x26
   5e77c:	beq	5e69c <fputs@plt+0x4d5ac>
   5e780:	ldr	r1, [r7, #24]
   5e784:	ldr	r2, [r7, #32]
   5e788:	sub	r3, r2, #1
   5e78c:	movlt	fp, r3
   5e790:	str	r3, [r1, #96]	; 0x60
   5e794:	ldr	r3, [r7]
   5e798:	ldrb	r3, [r3, #69]	; 0x45
   5e79c:	cmp	r3, #0
   5e7a0:	bne	5edf4 <fputs@plt+0x4dd04>
   5e7a4:	ldr	r3, [r7, #4]
   5e7a8:	add	fp, fp, fp, lsl #2
   5e7ac:	add	fp, r3, fp, lsl #2
   5e7b0:	str	r2, [fp, #8]
   5e7b4:	b	5e69c <fputs@plt+0x4d5ac>
   5e7b8:	ldr	r3, [sp, #44]	; 0x2c
   5e7bc:	mov	r1, r6
   5e7c0:	ldr	r0, [sp, #52]	; 0x34
   5e7c4:	ldr	r2, [r3, #32]
   5e7c8:	ldr	r3, [r4, #52]	; 0x34
   5e7cc:	bl	25820 <fputs@plt+0x14730>
   5e7d0:	b	5e5d4 <fputs@plt+0x4d4e4>
   5e7d4:	mov	r1, #14
   5e7d8:	ldr	r2, [r4, #36]	; 0x24
   5e7dc:	str	r0, [sp]
   5e7e0:	mov	r0, r7
   5e7e4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5e7e8:	ldr	r1, [sl]
   5e7ec:	b	5e584 <fputs@plt+0x4d494>
   5e7f0:	ldr	r1, [pc, #3380]	; 5f52c <fputs@plt+0x4e43c>
   5e7f4:	mov	r0, r9
   5e7f8:	mov	fp, #1
   5e7fc:	add	r1, pc, r1
   5e800:	bl	3aac4 <fputs@plt+0x299d4>
   5e804:	ldr	r3, [sp, #24]
   5e808:	str	r3, [r9, #468]	; 0x1d4
   5e80c:	b	5e46c <fputs@plt+0x4d37c>
   5e810:	ldr	r1, [pc, #3352]	; 5f530 <fputs@plt+0x4e440>
   5e814:	mov	r0, r8
   5e818:	mov	r9, r8
   5e81c:	mov	fp, #1
   5e820:	ldr	r3, [r3]
   5e824:	str	ip, [sp]
   5e828:	ldr	r8, [sp, #36]	; 0x24
   5e82c:	add	r1, pc, r1
   5e830:	bl	3aac4 <fputs@plt+0x299d4>
   5e834:	ldr	r3, [sp, #24]
   5e838:	str	r3, [r9, #468]	; 0x1d4
   5e83c:	b	5e46c <fputs@plt+0x4d37c>
   5e840:	ldr	r7, [sp, #44]	; 0x2c
   5e844:	ldr	r8, [sp, #52]	; 0x34
   5e848:	ldr	fp, [sp, #64]	; 0x40
   5e84c:	ldr	r6, [r7]
   5e850:	ldr	r4, [r7, #8]
   5e854:	and	r3, r4, #1
   5e858:	and	r2, r4, #9
   5e85c:	cmp	r2, #1
   5e860:	ldr	r5, [sp, #144]	; 0x90
   5e864:	strb	r3, [sp, #132]	; 0x84
   5e868:	ldr	r3, [r7, #32]
   5e86c:	str	r3, [sp, #48]	; 0x30
   5e870:	ldr	r3, [r7, #36]	; 0x24
   5e874:	str	r3, [sp, #44]	; 0x2c
   5e878:	ldr	r3, [r7, #40]	; 0x28
   5e87c:	str	r3, [sp, #52]	; 0x34
   5e880:	beq	5f4e0 <fputs@plt+0x4e3f0>
   5e884:	cmp	r5, #0
   5e888:	mvneq	r3, #0
   5e88c:	streq	r3, [sp, #164]	; 0xa4
   5e890:	beq	5e90c <fputs@plt+0x4d81c>
   5e894:	ldr	ip, [r6]
   5e898:	mov	r2, r5
   5e89c:	mov	r3, #0
   5e8a0:	mov	r0, r9
   5e8a4:	ldr	r1, [r2], #4
   5e8a8:	str	ip, [sp]
   5e8ac:	bl	42e1c <fputs@plt+0x31d2c>
   5e8b0:	ldr	r3, [sp, #144]	; 0x90
   5e8b4:	mov	r5, r0
   5e8b8:	mov	r2, #0
   5e8bc:	mov	r1, #57	; 0x39
   5e8c0:	ldr	r0, [r9, #72]	; 0x48
   5e8c4:	ldr	ip, [r6]
   5e8c8:	ldr	r3, [r3]
   5e8cc:	add	lr, r0, #1
   5e8d0:	str	r2, [sp]
   5e8d4:	mov	r2, r0
   5e8d8:	str	r0, [sp, #152]	; 0x98
   5e8dc:	str	lr, [r9, #72]	; 0x48
   5e8e0:	ldr	r0, [sp, #36]	; 0x24
   5e8e4:	add	r3, r3, #1
   5e8e8:	add	r3, r3, ip
   5e8ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5e8f0:	mov	r4, r0
   5e8f4:	mov	r1, r0
   5e8f8:	ldr	r0, [sp, #36]	; 0x24
   5e8fc:	mov	r2, r5
   5e900:	mvn	r3, #5
   5e904:	bl	2300c <fputs@plt+0x11f1c>
   5e908:	str	r4, [sp, #164]	; 0xa4
   5e90c:	ldr	r3, [sp, #28]
   5e910:	ldrb	r3, [r3]
   5e914:	cmp	r3, #12
   5e918:	beq	5f4bc <fputs@plt+0x4e3cc>
   5e91c:	ldr	r4, [sp, #36]	; 0x24
   5e920:	ldr	r0, [r4, #24]
   5e924:	bl	2e338 <fputs@plt+0x1d248>
   5e928:	ldr	r3, [r7, #12]
   5e92c:	mov	r2, #320	; 0x140
   5e930:	str	r0, [sp, #56]	; 0x38
   5e934:	strh	r2, [r7, #6]
   5e938:	cmp	r3, #0
   5e93c:	bne	5e99c <fputs@plt+0x4d8ac>
   5e940:	mov	r2, r0
   5e944:	mov	r1, r7
   5e948:	mov	r0, r9
   5e94c:	bl	626dc <fputs@plt+0x515ec>
   5e950:	ldr	r3, [r7, #12]
   5e954:	cmp	r3, #0
   5e958:	bne	5e99c <fputs@plt+0x4d8ac>
   5e95c:	ldr	r3, [sp, #164]	; 0xa4
   5e960:	cmp	r3, #0
   5e964:	blt	5e99c <fputs@plt+0x4d8ac>
   5e968:	ldr	r2, [r4]
   5e96c:	mov	r1, r4
   5e970:	ldrb	r2, [r2, #69]	; 0x45
   5e974:	cmp	r2, #0
   5e978:	bne	5f974 <fputs@plt+0x4e884>
   5e97c:	ldr	r2, [r4, #4]
   5e980:	add	r3, r3, r3, lsl #2
   5e984:	add	r3, r2, r3, lsl #2
   5e988:	mov	r2, #58	; 0x3a
   5e98c:	strb	r2, [r3]
   5e990:	ldrb	r3, [sp, #172]	; 0xac
   5e994:	orr	r3, r3, #1
   5e998:	strb	r3, [sp, #172]	; 0xac
   5e99c:	ldr	r3, [r7, #8]
   5e9a0:	ands	r3, r3, #1
   5e9a4:	strbeq	r3, [sp, #133]	; 0x85
   5e9a8:	bne	5f298 <fputs@plt+0x4e1a8>
   5e9ac:	ldr	r2, [sp, #32]
   5e9b0:	ldr	r3, [sp, #44]	; 0x2c
   5e9b4:	cmp	r3, #0
   5e9b8:	ldr	r3, [sp, #144]	; 0x90
   5e9bc:	eoreq	r1, r2, #1
   5e9c0:	movne	r1, #0
   5e9c4:	cmp	r1, #0
   5e9c8:	beq	5ee00 <fputs@plt+0x4dd10>
   5e9cc:	ldrsh	ip, [r7, #6]
   5e9d0:	mov	r1, sl
   5e9d4:	mov	r0, r9
   5e9d8:	ldrb	lr, [sp, #132]	; 0x84
   5e9dc:	ldr	r2, [sp, #48]	; 0x30
   5e9e0:	str	ip, [sp, #8]
   5e9e4:	ldr	r4, [r7, #8]
   5e9e8:	cmp	lr, #0
   5e9ec:	movne	ip, #1024	; 0x400
   5e9f0:	moveq	ip, #0
   5e9f4:	and	r4, r4, #16384	; 0x4000
   5e9f8:	orr	ip, ip, r4
   5e9fc:	str	ip, [sp, #4]
   5ea00:	ldr	ip, [r7]
   5ea04:	str	ip, [sp]
   5ea08:	bl	6786c <fputs@plt+0x5677c>
   5ea0c:	subs	r4, r0, #0
   5ea10:	beq	5e460 <fputs@plt+0x4d370>
   5ea14:	ldrsh	r3, [r4, #32]
   5ea18:	ldrsh	r2, [r7, #6]
   5ea1c:	cmp	r2, r3
   5ea20:	strhgt	r3, [r7, #6]
   5ea24:	ldrb	r3, [sp, #132]	; 0x84
   5ea28:	cmp	r3, #0
   5ea2c:	beq	5ea3c <fputs@plt+0x4d94c>
   5ea30:	ldrb	r3, [r4, #42]	; 0x2a
   5ea34:	cmp	r3, #0
   5ea38:	strbne	r3, [sp, #133]	; 0x85
   5ea3c:	ldr	r3, [sp, #144]	; 0x90
   5ea40:	ldr	r2, [sp, #164]	; 0xa4
   5ea44:	cmp	r3, #0
   5ea48:	beq	5f4a0 <fputs@plt+0x4e3b0>
   5ea4c:	ldrsb	r1, [r4, #38]	; 0x26
   5ea50:	ldr	r3, [r3]
   5ea54:	str	r1, [sp, #148]	; 0x94
   5ea58:	cmp	r3, r1
   5ea5c:	moveq	r3, #0
   5ea60:	streq	r3, [sp, #144]	; 0x90
   5ea64:	beq	5f4a0 <fputs@plt+0x4e3b0>
   5ea68:	ldr	ip, [r4, #52]	; 0x34
   5ea6c:	mov	r0, r9
   5ea70:	mvn	r3, #0
   5ea74:	mov	r2, r6
   5ea78:	mov	r1, r7
   5ea7c:	str	ip, [sp, #16]
   5ea80:	add	ip, sp, #144	; 0x90
   5ea84:	ldr	lr, [r4, #48]	; 0x30
   5ea88:	str	ip, [sp]
   5ea8c:	add	ip, sp, #132	; 0x84
   5ea90:	str	ip, [sp, #4]
   5ea94:	ldr	ip, [sp, #28]
   5ea98:	str	ip, [sp, #8]
   5ea9c:	str	lr, [sp, #12]
   5eaa0:	bl	635d4 <fputs@plt+0x524e4>
   5eaa4:	mov	r0, r4
   5eaa8:	bl	2f4f4 <fputs@plt+0x1e404>
   5eaac:	ldrb	r3, [sp, #133]	; 0x85
   5eab0:	cmp	r3, #3
   5eab4:	beq	5f480 <fputs@plt+0x4e390>
   5eab8:	ldr	r3, [sp, #144]	; 0x90
   5eabc:	cmp	r3, #0
   5eac0:	beq	5ed8c <fputs@plt+0x4dc9c>
   5eac4:	ldr	r3, [sp, #148]	; 0x94
   5eac8:	cmp	r3, #0
   5eacc:	ble	5f574 <fputs@plt+0x4e484>
   5ead0:	ldr	r1, [pc, #2652]	; 5f534 <fputs@plt+0x4e444>
   5ead4:	add	r1, pc, r1
   5ead8:	ldrb	r3, [r9, #453]	; 0x1c5
   5eadc:	cmp	r3, #2
   5eae0:	beq	5fac8 <fputs@plt+0x4e9d8>
   5eae4:	ldr	r3, [sp, #168]	; 0xa8
   5eae8:	ldr	r5, [r9, #8]
   5eaec:	str	r3, [sp, #60]	; 0x3c
   5eaf0:	ldr	r3, [r6]
   5eaf4:	ldr	r0, [r5, #24]
   5eaf8:	str	r3, [sp, #80]	; 0x50
   5eafc:	bl	2e338 <fputs@plt+0x1d248>
   5eb00:	ldr	r2, [sp, #28]
   5eb04:	str	r0, [sp, #68]	; 0x44
   5eb08:	ldr	r4, [sp, #144]	; 0x90
   5eb0c:	ldr	r3, [sp, #160]	; 0xa0
   5eb10:	ldrb	r1, [r2]
   5eb14:	ldr	r2, [r2, #4]
   5eb18:	cmp	r3, #0
   5eb1c:	str	r1, [sp, #48]	; 0x30
   5eb20:	str	r2, [sp, #84]	; 0x54
   5eb24:	bne	5f5ac <fputs@plt+0x4e4bc>
   5eb28:	ldr	r3, [sp, #48]	; 0x30
   5eb2c:	ldr	r2, [sp, #152]	; 0x98
   5eb30:	and	r3, r3, #251	; 0xfb
   5eb34:	cmp	r3, #9
   5eb38:	str	r2, [sp, #32]
   5eb3c:	bne	5f430 <fputs@plt+0x4e340>
   5eb40:	ldr	r3, [sp, #80]	; 0x50
   5eb44:	str	r3, [sp, #40]	; 0x28
   5eb48:	mov	r3, #0
   5eb4c:	str	r3, [sp, #64]	; 0x40
   5eb50:	ldr	r3, [sp, #28]
   5eb54:	ldr	r3, [r3, #8]
   5eb58:	str	r3, [sp, #52]	; 0x34
   5eb5c:	ldrb	r3, [sp, #172]	; 0xac
   5eb60:	ldr	r2, [r4]
   5eb64:	ldr	r0, [sp, #148]	; 0x94
   5eb68:	ands	r1, r3, #1
   5eb6c:	sub	r3, r2, r0
   5eb70:	str	r3, [sp, #72]	; 0x48
   5eb74:	beq	5f680 <fputs@plt+0x4e590>
   5eb78:	add	r1, r3, #1
   5eb7c:	ldr	r3, [sp, #40]	; 0x28
   5eb80:	ldr	r2, [r9, #72]	; 0x48
   5eb84:	ldr	r4, [r9, #76]	; 0x4c
   5eb88:	add	r1, r1, r3
   5eb8c:	ldr	r3, [sp, #160]	; 0xa0
   5eb90:	str	r2, [sp, #44]	; 0x2c
   5eb94:	add	r2, r2, #1
   5eb98:	add	r4, r4, #1
   5eb9c:	str	r2, [r9, #72]	; 0x48
   5eba0:	cmp	r3, #0
   5eba4:	str	r4, [r9, #76]	; 0x4c
   5eba8:	bne	5f60c <fputs@plt+0x4e51c>
   5ebac:	mov	r3, r4
   5ebb0:	mov	r0, r5
   5ebb4:	str	r1, [sp]
   5ebb8:	mov	r1, #60	; 0x3c
   5ebbc:	ldr	r2, [sp, #44]	; 0x2c
   5ebc0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ebc4:	mov	r0, #0
   5ebc8:	mov	r1, #106	; 0x6a
   5ebcc:	ldr	r2, [sp, #32]
   5ebd0:	str	r0, [sp]
   5ebd4:	mov	r0, r5
   5ebd8:	ldr	r3, [sp, #60]	; 0x3c
   5ebdc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ebe0:	ldr	r1, [r7, #16]
   5ebe4:	add	r3, r0, #1
   5ebe8:	str	r3, [sp, #76]	; 0x4c
   5ebec:	cmp	r1, #0
   5ebf0:	ble	5ec00 <fputs@plt+0x4db10>
   5ebf4:	mov	r0, r5
   5ebf8:	ldr	r2, [sp, #68]	; 0x44
   5ebfc:	bl	2ee9c <fputs@plt+0x1ddac>
   5ec00:	mov	r3, r4
   5ec04:	mov	r0, r5
   5ec08:	ldr	r2, [sp, #32]
   5ec0c:	ldr	r1, [sp, #44]	; 0x2c
   5ec10:	str	r1, [sp]
   5ec14:	mov	r1, #100	; 0x64
   5ec18:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ec1c:	mov	r3, #0
   5ec20:	ldr	r2, [sp, #40]	; 0x28
   5ec24:	cmp	r2, #0
   5ec28:	ble	5ec88 <fputs@plt+0x4db98>
   5ec2c:	ldr	r2, [sp, #72]	; 0x48
   5ec30:	add	r3, r2, r3
   5ec34:	ldr	r2, [sp, #40]	; 0x28
   5ec38:	mov	r4, r3
   5ec3c:	str	r8, [sp, #40]	; 0x28
   5ec40:	ldr	r8, [sp, #44]	; 0x2c
   5ec44:	str	fp, [sp, #44]	; 0x2c
   5ec48:	add	r3, r2, r3
   5ec4c:	ldr	r2, [sp, #52]	; 0x34
   5ec50:	mov	fp, r3
   5ec54:	sub	r7, r2, r4
   5ec58:	add	r0, r7, r4
   5ec5c:	mov	r3, r4
   5ec60:	mov	r2, r8
   5ec64:	add	r4, r4, #1
   5ec68:	mov	r1, #47	; 0x2f
   5ec6c:	str	r0, [sp]
   5ec70:	mov	r0, r5
   5ec74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ec78:	cmp	r4, fp
   5ec7c:	bne	5ec58 <fputs@plt+0x4db68>
   5ec80:	ldr	r8, [sp, #40]	; 0x28
   5ec84:	ldr	fp, [sp, #44]	; 0x2c
   5ec88:	ldr	r3, [sp, #48]	; 0x30
   5ec8c:	cmp	r3, #11
   5ec90:	beq	5fa60 <fputs@plt+0x4e970>
   5ec94:	cmp	r3, #12
   5ec98:	beq	5fa04 <fputs@plt+0x4e914>
   5ec9c:	cmp	r3, #10
   5eca0:	beq	5f9ec <fputs@plt+0x4e8fc>
   5eca4:	ldr	r3, [sp, #48]	; 0x30
   5eca8:	mov	ip, #0
   5ecac:	cmp	r3, #9
   5ecb0:	beq	602d4 <fputs@plt+0x4f1e4>
   5ecb4:	ldr	r3, [sp, #28]
   5ecb8:	mov	r1, #18
   5ecbc:	mov	r0, r5
   5ecc0:	ldr	r2, [r3, #4]
   5ecc4:	mov	r3, ip
   5ecc8:	str	ip, [sp]
   5eccc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ecd0:	ldr	r3, [sp, #64]	; 0x40
   5ecd4:	cmp	r3, #0
   5ecd8:	beq	5ed00 <fputs@plt+0x4dc10>
   5ecdc:	ldr	r3, [sp, #52]	; 0x34
   5ece0:	cmp	r3, #0
   5ece4:	beq	5ecf4 <fputs@plt+0x4dc04>
   5ece8:	mov	r1, r3
   5ecec:	mov	r0, r9
   5ecf0:	bl	1c6d0 <fputs@plt+0xb5e0>
   5ecf4:	mov	r0, r9
   5ecf8:	ldr	r1, [sp, #64]	; 0x40
   5ecfc:	bl	1c6d0 <fputs@plt+0xb5e0>
   5ed00:	ldr	r1, [r5, #24]
   5ed04:	ldr	r3, [r5, #32]
   5ed08:	ldr	r2, [r1, #120]	; 0x78
   5ed0c:	cmp	r2, #0
   5ed10:	beq	5ed24 <fputs@plt+0x4dc34>
   5ed14:	ldr	r0, [sp, #68]	; 0x44
   5ed18:	mvn	r0, r0
   5ed1c:	str	r3, [r2, r0, lsl #2]
   5ed20:	ldr	r3, [r5, #32]
   5ed24:	sub	r3, r3, #1
   5ed28:	ldrb	r2, [sp, #172]	; 0xac
   5ed2c:	str	r3, [r1, #96]	; 0x60
   5ed30:	ands	r1, r2, #1
   5ed34:	beq	5f414 <fputs@plt+0x4e324>
   5ed38:	mov	r0, #0
   5ed3c:	mov	r1, #3
   5ed40:	ldr	r2, [sp, #32]
   5ed44:	str	r0, [sp]
   5ed48:	mov	r0, r5
   5ed4c:	ldr	r3, [sp, #76]	; 0x4c
   5ed50:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ed54:	ldr	r2, [sp, #156]	; 0x9c
   5ed58:	cmp	r2, #0
   5ed5c:	bne	5f590 <fputs@plt+0x4e4a0>
   5ed60:	ldr	r2, [r5, #24]
   5ed64:	ldr	r3, [r5, #32]
   5ed68:	ldr	r1, [r2, #120]	; 0x78
   5ed6c:	cmp	r1, #0
   5ed70:	beq	5ed84 <fputs@plt+0x4dc94>
   5ed74:	ldr	r0, [sp, #60]	; 0x3c
   5ed78:	mvn	r0, r0
   5ed7c:	str	r3, [r1, r0, lsl #2]
   5ed80:	ldr	r3, [r5, #32]
   5ed84:	sub	r3, r3, #1
   5ed88:	str	r3, [r2, #96]	; 0x60
   5ed8c:	ldr	ip, [sp, #36]	; 0x24
   5ed90:	ldr	r1, [ip, #24]
   5ed94:	ldr	r3, [ip, #32]
   5ed98:	ldr	r2, [r1, #120]	; 0x78
   5ed9c:	cmp	r2, #0
   5eda0:	beq	5edb4 <fputs@plt+0x4dcc4>
   5eda4:	ldr	r0, [sp, #56]	; 0x38
   5eda8:	mvn	r0, r0
   5edac:	str	r3, [r2, r0, lsl #2]
   5edb0:	ldr	r3, [ip, #32]
   5edb4:	sub	r3, r3, #1
   5edb8:	ldr	r2, [r9, #68]	; 0x44
   5edbc:	str	r3, [r1, #96]	; 0x60
   5edc0:	ldr	r3, [sp, #24]
   5edc4:	cmp	r2, #0
   5edc8:	str	r3, [r9, #468]	; 0x1d4
   5edcc:	bgt	60704 <fputs@plt+0x4f614>
   5edd0:	ldr	r3, [sp, #28]
   5edd4:	ldrb	r3, [r3]
   5edd8:	cmp	r3, #9
   5eddc:	bne	5e46c <fputs@plt+0x4d37c>
   5ede0:	mov	r2, r6
   5ede4:	mov	r1, sl
   5ede8:	mov	r0, r9
   5edec:	bl	45124 <fputs@plt+0x34034>
   5edf0:	b	5e46c <fputs@plt+0x4d37c>
   5edf4:	ldr	r3, [sp, #68]	; 0x44
   5edf8:	add	fp, r3, #4
   5edfc:	b	5e7b0 <fputs@plt+0x4d6c0>
   5ee00:	ldr	r2, [sp, #44]	; 0x2c
   5ee04:	cmp	r2, #0
   5ee08:	ldr	r2, [sp, #36]	; 0x24
   5ee0c:	ldr	r4, [r2, #24]
   5ee10:	beq	5f984 <fputs@plt+0x4e894>
   5ee14:	ldr	r0, [r7]
   5ee18:	ldr	r2, [r0]
   5ee1c:	ldr	r0, [r0, #4]
   5ee20:	cmp	r2, #0
   5ee24:	ble	5ee38 <fputs@plt+0x4dd48>
   5ee28:	subs	r2, r2, #1
   5ee2c:	add	r0, r0, #20
   5ee30:	strh	r1, [r0, #-2]
   5ee34:	bne	5ee28 <fputs@plt+0x4dd38>
   5ee38:	ldr	r1, [sp, #44]	; 0x2c
   5ee3c:	ldr	r2, [r1]
   5ee40:	ldr	r0, [r1, #4]
   5ee44:	cmp	r2, #0
   5ee48:	ble	5ee60 <fputs@plt+0x4dd70>
   5ee4c:	mov	r1, #0
   5ee50:	subs	r2, r2, #1
   5ee54:	add	r0, r0, #20
   5ee58:	strh	r1, [r0, #-2]
   5ee5c:	bne	5ee50 <fputs@plt+0x4dd60>
   5ee60:	ldrsh	r2, [r7, #6]
   5ee64:	mov	r1, r3
   5ee68:	ldr	r0, [sp, #44]	; 0x2c
   5ee6c:	cmp	r2, #66	; 0x42
   5ee70:	movgt	r2, #66	; 0x42
   5ee74:	strhgt	r2, [r7, #6]
   5ee78:	mvn	r2, #0
   5ee7c:	bl	1f518 <fputs@plt+0xe428>
   5ee80:	cmp	r0, #0
   5ee84:	moveq	r0, r4
   5ee88:	moveq	r3, #1
   5ee8c:	beq	5ee98 <fputs@plt+0x4dda8>
   5ee90:	mov	r0, r4
   5ee94:	mov	r3, #0
   5ee98:	str	r3, [sp, #32]
   5ee9c:	bl	2e338 <fputs@plt+0x1d248>
   5eea0:	ldr	r3, [sp, #40]	; 0x28
   5eea4:	mov	r1, #0
   5eea8:	str	r0, [sp, #60]	; 0x3c
   5eeac:	mov	r0, #0
   5eeb0:	ldr	r2, [r9, #76]	; 0x4c
   5eeb4:	str	r9, [sp, #176]	; 0xb0
   5eeb8:	strd	r0, [sp, #184]	; 0xb8
   5eebc:	strd	r0, [sp, #192]	; 0xc0
   5eec0:	str	r3, [sp, #188]	; 0xbc
   5eec4:	ldr	r3, [sp, #44]	; 0x2c
   5eec8:	add	r2, r2, #1
   5eecc:	strd	r0, [sp, #200]	; 0xc8
   5eed0:	str	sl, [sp, #180]	; 0xb4
   5eed4:	str	r2, [sp, #224]	; 0xe0
   5eed8:	ldr	r5, [r3]
   5eedc:	add	r4, sp, #176	; 0xb0
   5eee0:	mov	r1, r6
   5eee4:	str	r5, [sp, #220]	; 0xdc
   5eee8:	ldr	r3, [sp, #44]	; 0x2c
   5eeec:	mov	r0, r4
   5eef0:	str	r3, [sp, #232]	; 0xe8
   5eef4:	bl	21990 <fputs@plt+0x108a0>
   5eef8:	mov	r0, r4
   5eefc:	ldr	r1, [sp, #144]	; 0x90
   5ef00:	bl	21990 <fputs@plt+0x108a0>
   5ef04:	ldr	r3, [sp, #52]	; 0x34
   5ef08:	cmp	r3, #0
   5ef0c:	beq	5ef1c <fputs@plt+0x4de2c>
   5ef10:	mov	r1, r3
   5ef14:	mov	r0, r4
   5ef18:	bl	21928 <fputs@plt+0x10838>
   5ef1c:	ldr	r3, [sp, #240]	; 0xf0
   5ef20:	ldr	r2, [sp, #252]	; 0xfc
   5ef24:	str	r3, [sp, #244]	; 0xf4
   5ef28:	cmp	r2, #0
   5ef2c:	ble	5ef74 <fputs@plt+0x4de84>
   5ef30:	ldrh	r3, [sp, #204]	; 0xcc
   5ef34:	mov	r5, #0
   5ef38:	orr	r3, r3, #8
   5ef3c:	mov	r0, r4
   5ef40:	ldr	r2, [sp, #248]	; 0xf8
   5ef44:	strh	r3, [sp, #204]	; 0xcc
   5ef48:	ldr	r3, [r2, r5, lsl #4]
   5ef4c:	add	r5, r5, #1
   5ef50:	ldr	r1, [r3, #20]
   5ef54:	bl	21990 <fputs@plt+0x108a0>
   5ef58:	ldrh	r3, [sp, #204]	; 0xcc
   5ef5c:	ldr	r2, [sp, #252]	; 0xfc
   5ef60:	bic	r3, r3, #8
   5ef64:	uxth	r3, r3
   5ef68:	cmp	r2, r5
   5ef6c:	strh	r3, [sp, #204]	; 0xcc
   5ef70:	bgt	5ef38 <fputs@plt+0x4de48>
   5ef74:	ldrb	r5, [r8, #69]	; 0x45
   5ef78:	ldr	r3, [r9, #76]	; 0x4c
   5ef7c:	cmp	r5, #0
   5ef80:	str	r3, [sp, #228]	; 0xe4
   5ef84:	bne	5e460 <fputs@plt+0x4d370>
   5ef88:	ldr	r4, [sp, #44]	; 0x2c
   5ef8c:	cmp	r4, #0
   5ef90:	beq	5f6c0 <fputs@plt+0x4e5d0>
   5ef94:	ldr	r2, [r9, #72]	; 0x48
   5ef98:	mov	r3, r5
   5ef9c:	mov	r0, r9
   5efa0:	ldr	ip, [sp, #240]	; 0xf0
   5efa4:	add	r1, r2, #1
   5efa8:	str	r2, [sp, #212]	; 0xd4
   5efac:	mov	r2, r4
   5efb0:	str	r1, [r9, #72]	; 0x48
   5efb4:	ldr	r1, [r2], #4
   5efb8:	str	ip, [sp]
   5efbc:	str	r2, [sp, #112]	; 0x70
   5efc0:	bl	42e1c <fputs@plt+0x31d2c>
   5efc4:	mov	r1, #58	; 0x3a
   5efc8:	str	r5, [sp]
   5efcc:	str	r0, [sp, #84]	; 0x54
   5efd0:	ldr	r0, [sp, #36]	; 0x24
   5efd4:	ldr	r2, [sp, #212]	; 0xd4
   5efd8:	ldr	r3, [sp, #220]	; 0xdc
   5efdc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5efe0:	mov	r1, r0
   5efe4:	mvn	r3, #5
   5efe8:	ldr	r0, [sp, #36]	; 0x24
   5efec:	ldr	r2, [sp, #84]	; 0x54
   5eff0:	str	r1, [sp, #116]	; 0x74
   5eff4:	bl	2300c <fputs@plt+0x11f1c>
   5eff8:	ldr	r3, [r9, #76]	; 0x4c
   5effc:	ldr	r2, [sp, #36]	; 0x24
   5f000:	add	r1, r3, #3
   5f004:	add	ip, r3, #1
   5f008:	add	lr, r3, #2
   5f00c:	ldr	r0, [r2, #24]
   5f010:	str	r1, [r9, #76]	; 0x4c
   5f014:	str	r1, [sp, #68]	; 0x44
   5f018:	str	ip, [sp, #72]	; 0x48
   5f01c:	str	lr, [sp, #76]	; 0x4c
   5f020:	bl	2e338 <fputs@plt+0x1d248>
   5f024:	ldr	r3, [r9, #76]	; 0x4c
   5f028:	str	r0, [sp, #88]	; 0x58
   5f02c:	ldr	r2, [sp, #36]	; 0x24
   5f030:	add	r1, r3, #1
   5f034:	ldr	r0, [r2, #24]
   5f038:	str	r1, [r9, #76]	; 0x4c
   5f03c:	str	r1, [sp, #80]	; 0x50
   5f040:	bl	2e338 <fputs@plt+0x1d248>
   5f044:	str	r4, [sp, #44]	; 0x2c
   5f048:	mov	r2, r5
   5f04c:	mov	r1, #22
   5f050:	ldr	r4, [r4]
   5f054:	str	r5, [sp]
   5f058:	ldr	lr, [r9, #76]	; 0x4c
   5f05c:	str	r0, [sp, #92]	; 0x5c
   5f060:	ldr	r0, [sp, #36]	; 0x24
   5f064:	ldr	r3, [sp, #76]	; 0x4c
   5f068:	add	ip, lr, r4
   5f06c:	add	lr, lr, #1
   5f070:	add	r4, r4, ip
   5f074:	add	ip, ip, #1
   5f078:	str	lr, [sp, #96]	; 0x60
   5f07c:	str	r4, [r9, #76]	; 0x4c
   5f080:	str	ip, [sp, #104]	; 0x68
   5f084:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f088:	mov	r2, r5
   5f08c:	mov	r1, #22
   5f090:	str	r5, [sp]
   5f094:	ldr	r0, [sp, #36]	; 0x24
   5f098:	ldr	r3, [sp, #72]	; 0x48
   5f09c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f0a0:	mov	r2, r5
   5f0a4:	mov	r1, #25
   5f0a8:	ldr	r0, [sp, #36]	; 0x24
   5f0ac:	ldr	r4, [sp, #44]	; 0x2c
   5f0b0:	ldr	lr, [sp, #96]	; 0x60
   5f0b4:	ldr	ip, [r4]
   5f0b8:	mov	r3, lr
   5f0bc:	add	ip, lr, ip
   5f0c0:	sub	ip, ip, #1
   5f0c4:	str	ip, [sp]
   5f0c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f0cc:	mov	r1, #14
   5f0d0:	str	r5, [sp]
   5f0d4:	ldr	r0, [sp, #36]	; 0x24
   5f0d8:	ldr	r2, [sp, #80]	; 0x50
   5f0dc:	ldr	r3, [sp, #92]	; 0x5c
   5f0e0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f0e4:	ldr	r3, [sp, #32]
   5f0e8:	mov	r1, sl
   5f0ec:	mov	r0, r9
   5f0f0:	str	r5, [sp, #8]
   5f0f4:	ldr	r2, [sp, #48]	; 0x30
   5f0f8:	cmp	r3, #0
   5f0fc:	mov	r3, r4
   5f100:	movne	ip, #2304	; 0x900
   5f104:	moveq	ip, #256	; 0x100
   5f108:	stm	sp, {r5, ip}
   5f10c:	bl	6786c <fputs@plt+0x5677c>
   5f110:	subs	r3, r0, #0
   5f114:	str	r3, [sp, #100]	; 0x64
   5f118:	beq	5e460 <fputs@plt+0x4d370>
   5f11c:	ldrsb	r3, [r3, #38]	; 0x26
   5f120:	ldr	r2, [r4]
   5f124:	cmp	r2, r3
   5f128:	beq	601ec <fputs@plt+0x4f0fc>
   5f12c:	ldrb	r3, [sp, #132]	; 0x84
   5f130:	cmp	r3, #0
   5f134:	beq	601e0 <fputs@plt+0x4f0f0>
   5f138:	ldr	r3, [r7, #8]
   5f13c:	tst	r3, #1
   5f140:	bne	60420 <fputs@plt+0x4f330>
   5f144:	ldr	r1, [pc, #1004]	; 5f538 <fputs@plt+0x4e448>
   5f148:	add	r1, pc, r1
   5f14c:	ldrb	r3, [r9, #453]	; 0x1c5
   5f150:	cmp	r3, #2
   5f154:	beq	6040c <fputs@plt+0x4f31c>
   5f158:	ldr	r1, [sp, #240]	; 0xf0
   5f15c:	mov	r0, r2
   5f160:	str	r2, [sp, #108]	; 0x6c
   5f164:	cmp	r1, #0
   5f168:	ble	605a8 <fputs@plt+0x4f4b8>
   5f16c:	ldr	r3, [sp, #236]	; 0xec
   5f170:	mov	r2, #24
   5f174:	mla	r1, r2, r1, r3
   5f178:	ldr	r2, [r3, #12]
   5f17c:	add	r3, r3, #24
   5f180:	cmp	r2, r0
   5f184:	addge	r0, r0, #1
   5f188:	cmp	r1, r3
   5f18c:	bne	5f178 <fputs@plt+0x4e088>
   5f190:	str	r0, [sp, #64]	; 0x40
   5f194:	ldr	r3, [r9, #60]	; 0x3c
   5f198:	ldr	r2, [sp, #64]	; 0x40
   5f19c:	cmp	r3, r2
   5f1a0:	blt	600ec <fputs@plt+0x4effc>
   5f1a4:	ldr	r1, [r9, #64]	; 0x40
   5f1a8:	sub	r3, r3, r2
   5f1ac:	str	r3, [r9, #60]	; 0x3c
   5f1b0:	add	r3, r1, r2
   5f1b4:	str	r1, [sp, #48]	; 0x30
   5f1b8:	str	r3, [r9, #64]	; 0x40
   5f1bc:	mov	r0, r9
   5f1c0:	mov	r4, #0
   5f1c4:	bl	204c4 <fputs@plt+0xf3d4>
   5f1c8:	ldr	r1, [sp, #44]	; 0x2c
   5f1cc:	str	r4, [sp]
   5f1d0:	str	r4, [sp, #4]
   5f1d4:	ldr	r3, [sp, #48]	; 0x30
   5f1d8:	ldr	r1, [r1]
   5f1dc:	ldr	r2, [sp, #112]	; 0x70
   5f1e0:	bl	62b5c <fputs@plt+0x51a6c>
   5f1e4:	ldr	r0, [sp, #240]	; 0xf0
   5f1e8:	cmp	r0, r4
   5f1ec:	movgt	r5, r4
   5f1f0:	strgt	r8, [sp, #112]	; 0x70
   5f1f4:	ldrgt	r8, [sp, #108]	; 0x6c
   5f1f8:	bgt	5f20c <fputs@plt+0x4e11c>
   5f1fc:	b	5fad8 <fputs@plt+0x4e9e8>
   5f200:	cmp	r0, r4
   5f204:	add	r5, r5, #24
   5f208:	ble	5fad4 <fputs@plt+0x4e9e4>
   5f20c:	ldr	r3, [sp, #236]	; 0xec
   5f210:	add	r4, r4, #1
   5f214:	add	r2, r3, r5
   5f218:	ldr	r1, [r2, #12]
   5f21c:	cmp	r1, r8
   5f220:	blt	5f200 <fputs@plt+0x4e110>
   5f224:	ldr	r1, [r3, r5]
   5f228:	mov	r0, r9
   5f22c:	ldr	r3, [sp, #48]	; 0x30
   5f230:	add	ip, r3, r8
   5f234:	ldr	r3, [r2, #4]
   5f238:	add	r8, r8, #1
   5f23c:	ldr	r2, [r2, #8]
   5f240:	str	ip, [sp]
   5f244:	bl	4661c <fputs@plt+0x3552c>
   5f248:	ldr	r0, [sp, #240]	; 0xf0
   5f24c:	b	5f200 <fputs@plt+0x4e110>
   5f250:	ldr	r3, [r9, #8]
   5f254:	cmp	r3, #0
   5f258:	str	r3, [sp, #36]	; 0x24
   5f25c:	bne	5e854 <fputs@plt+0x4d764>
   5f260:	mov	r0, r9
   5f264:	bl	2e580 <fputs@plt+0x1d490>
   5f268:	subs	r3, r0, #0
   5f26c:	str	r3, [sp, #36]	; 0x24
   5f270:	beq	5e460 <fputs@plt+0x4d370>
   5f274:	ldr	r3, [r7, #48]	; 0x30
   5f278:	cmp	r3, #0
   5f27c:	beq	5e514 <fputs@plt+0x4d424>
   5f280:	b	5e4d8 <fputs@plt+0x4d3e8>
   5f284:	ldr	r3, [sp, #24]
   5f288:	mov	fp, #1
   5f28c:	ldr	r8, [sp, #52]	; 0x34
   5f290:	str	r3, [r9, #468]	; 0x1d4
   5f294:	b	5e46c <fputs@plt+0x4d37c>
   5f298:	ldr	r5, [r9, #72]	; 0x48
   5f29c:	mov	r4, #0
   5f2a0:	mov	r0, r9
   5f2a4:	mov	r3, r4
   5f2a8:	ldr	r2, [r7]
   5f2ac:	add	r1, r5, #1
   5f2b0:	str	r5, [sp, #136]	; 0x88
   5f2b4:	str	r1, [r9, #72]	; 0x48
   5f2b8:	ldr	r1, [r2], #4
   5f2bc:	str	r4, [sp]
   5f2c0:	bl	42e1c <fputs@plt+0x31d2c>
   5f2c4:	mov	r2, r5
   5f2c8:	ldr	r5, [sp, #36]	; 0x24
   5f2cc:	mov	r3, r4
   5f2d0:	mov	r1, #57	; 0x39
   5f2d4:	str	r4, [sp]
   5f2d8:	str	r0, [sp, #60]	; 0x3c
   5f2dc:	mov	r0, r5
   5f2e0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f2e4:	mov	r4, r0
   5f2e8:	mov	r1, r0
   5f2ec:	ldr	r2, [sp, #60]	; 0x3c
   5f2f0:	mvn	r3, #5
   5f2f4:	mov	r0, r5
   5f2f8:	bl	2300c <fputs@plt+0x11f1c>
   5f2fc:	ldr	r3, [r5]
   5f300:	mov	r0, r5
   5f304:	str	r4, [sp, #140]	; 0x8c
   5f308:	ldrb	r3, [r3, #69]	; 0x45
   5f30c:	cmp	r3, #0
   5f310:	bne	5f31c <fputs@plt+0x4e22c>
   5f314:	mov	r1, #8
   5f318:	bl	1bc28 <fputs@plt+0xab38>
   5f31c:	mov	r3, #3
   5f320:	strb	r3, [sp, #133]	; 0x85
   5f324:	b	5e9ac <fputs@plt+0x4d8bc>
   5f328:	ldr	r8, [r7, #32]
   5f32c:	mov	r2, ip
   5f330:	mov	r3, fp
   5f334:	str	ip, [r9, #76]	; 0x4c
   5f338:	mov	r1, #16
   5f33c:	mov	r0, r7
   5f340:	str	ip, [sl, #36]	; 0x24
   5f344:	add	ip, r8, #1
   5f348:	str	ip, [sp]
   5f34c:	str	ip, [sp, #56]	; 0x38
   5f350:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f354:	ldr	ip, [sl, #36]	; 0x24
   5f358:	mov	lr, #13
   5f35c:	mov	r1, r6
   5f360:	mov	r0, r9
   5f364:	ldr	r3, [sp, #56]	; 0x38
   5f368:	ldr	r2, [sp, #48]	; 0x30
   5f36c:	str	r3, [sl, #32]
   5f370:	ldr	r3, [r9, #472]	; 0x1d8
   5f374:	strh	lr, [sp, #176]	; 0xb0
   5f378:	str	ip, [sp, #180]	; 0xb4
   5f37c:	str	fp, [sp, #184]	; 0xb8
   5f380:	str	fp, [sp, #188]	; 0xbc
   5f384:	strb	r3, [sl, #48]	; 0x30
   5f388:	bl	5dd18 <fputs@plt+0x4cc28>
   5f38c:	ldrb	ip, [sl, #45]	; 0x2d
   5f390:	mov	r3, fp
   5f394:	mov	r1, #17
   5f398:	mov	r0, r7
   5f39c:	ldrh	lr, [r6, #6]
   5f3a0:	ldr	r6, [sl, #24]
   5f3a4:	orr	ip, ip, #16
   5f3a8:	ldr	r2, [sl, #36]	; 0x24
   5f3ac:	strh	lr, [r6, #38]	; 0x26
   5f3b0:	strb	ip, [sl, #45]	; 0x2d
   5f3b4:	ldr	ip, [sp, #184]	; 0xb8
   5f3b8:	str	ip, [sl, #40]	; 0x28
   5f3bc:	str	fp, [sp]
   5f3c0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f3c4:	ldr	r3, [r7, #24]
   5f3c8:	cmp	r8, #0
   5f3cc:	strb	fp, [r3, #19]
   5f3d0:	ldr	r0, [r7]
   5f3d4:	ldr	r1, [r7, #32]
   5f3d8:	str	fp, [r3, #60]	; 0x3c
   5f3dc:	sub	r2, r1, #1
   5f3e0:	movlt	r8, r2
   5f3e4:	str	r2, [r3, #96]	; 0x60
   5f3e8:	ldrb	r3, [r0, #69]	; 0x45
   5f3ec:	cmp	r3, #0
   5f3f0:	ldreq	r2, [r7, #4]
   5f3f4:	addeq	r3, r8, r8, lsl #2
   5f3f8:	ldrne	r2, [sp, #72]	; 0x48
   5f3fc:	addeq	r2, r2, r3, lsl #2
   5f400:	mov	r3, #0
   5f404:	str	r1, [r2, #8]
   5f408:	strb	r3, [r9, #19]
   5f40c:	str	r3, [r9, #60]	; 0x3c
   5f410:	b	5e6f0 <fputs@plt+0x4d600>
   5f414:	mov	r0, r5
   5f418:	str	r1, [sp]
   5f41c:	mov	r1, #7
   5f420:	ldr	r2, [sp, #32]
   5f424:	ldr	r3, [sp, #76]	; 0x4c
   5f428:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f42c:	b	5ed54 <fputs@plt+0x4dc64>
   5f430:	ldrb	r3, [r9, #19]
   5f434:	cmp	r3, #0
   5f438:	beq	60008 <fputs@plt+0x4ef18>
   5f43c:	sub	r2, r3, #1
   5f440:	uxtb	r2, r2
   5f444:	add	r1, r9, r2, lsl #2
   5f448:	cmp	r2, #0
   5f44c:	strb	r2, [r9, #19]
   5f450:	ldr	r2, [r1, #28]
   5f454:	str	r2, [sp, #64]	; 0x40
   5f458:	beq	6060c <fputs@plt+0x4f51c>
   5f45c:	mov	r2, #1
   5f460:	sub	r3, r3, #2
   5f464:	uxtb	r3, r3
   5f468:	str	r2, [sp, #40]	; 0x28
   5f46c:	add	r2, r9, r3, lsl #2
   5f470:	strb	r3, [r9, #19]
   5f474:	ldr	r3, [r2, #28]
   5f478:	str	r3, [sp, #52]	; 0x34
   5f47c:	b	5eb5c <fputs@plt+0x4da6c>
   5f480:	ldrb	r3, [r9, #453]	; 0x1c5
   5f484:	cmp	r3, #2
   5f488:	bne	5eab8 <fputs@plt+0x4d9c8>
   5f48c:	ldr	r1, [pc, #168]	; 5f53c <fputs@plt+0x4e44c>
   5f490:	mov	r0, r9
   5f494:	add	r1, pc, r1
   5f498:	bl	45c4c <fputs@plt+0x34b5c>
   5f49c:	b	5eab8 <fputs@plt+0x4d9c8>
   5f4a0:	cmp	r2, #0
   5f4a4:	blt	5ea68 <fputs@plt+0x4d978>
   5f4a8:	ldr	r3, [sp, #36]	; 0x24
   5f4ac:	add	r1, r3, #4
   5f4b0:	ldr	r0, [r3]
   5f4b4:	bl	20ea4 <fputs@plt+0xfdb4>
   5f4b8:	b	5ea68 <fputs@plt+0x4d978>
   5f4bc:	mov	r2, #0
   5f4c0:	ldr	r3, [r6]
   5f4c4:	mov	r1, #57	; 0x39
   5f4c8:	str	r2, [sp]
   5f4cc:	ldr	r2, [sp, #28]
   5f4d0:	ldr	r0, [sp, #36]	; 0x24
   5f4d4:	ldr	r2, [r2, #4]
   5f4d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f4dc:	b	5e91c <fputs@plt+0x4d82c>
   5f4e0:	mvn	r2, #0
   5f4e4:	mov	r1, r6
   5f4e8:	mov	r0, r5
   5f4ec:	bl	1f518 <fputs@plt+0xe428>
   5f4f0:	subs	r2, r0, #0
   5f4f4:	bne	5e884 <fputs@plt+0x4d794>
   5f4f8:	bic	r4, r4, #1
   5f4fc:	mov	r1, r6
   5f500:	mov	r0, r8
   5f504:	str	r4, [r7, #8]
   5f508:	bl	253e4 <fputs@plt+0x142f4>
   5f50c:	mov	r3, r0
   5f510:	str	r0, [r7, #36]	; 0x24
   5f514:	str	r0, [sp, #44]	; 0x2c
   5f518:	ldr	r5, [sp, #144]	; 0x90
   5f51c:	b	5e884 <fputs@plt+0x4d794>
   5f520:	andeq	r5, r5, r4, lsl #6
   5f524:	strdeq	r5, [r5], -r8
   5f528:	andeq	r5, r5, r8, ror #5
   5f52c:	andeq	fp, r3, r0, lsr sl
   5f530:	andeq	fp, r3, r8, asr #20
   5f534:	andeq	fp, r3, r4, lsr r7
   5f538:	muleq	r3, ip, r0
   5f53c:	andeq	sl, r3, r0, asr sp
   5f540:	andeq	sl, r3, r8, lsr #25
   5f544:	ldrdeq	r3, [r5], -r0
   5f548:	andeq	r3, r5, r4, lsl r8
   5f54c:	andeq	r3, r5, r4, ror #15
   5f550:	strdeq	r4, [r3], -r0
   5f554:	andeq	sl, r3, r0, lsl #2
   5f558:	strdeq	r9, [r3], -r4
   5f55c:	andeq	r9, r3, r4, lsl lr
   5f560:			; <UNDEFINED> instruction: 0x00039db4
   5f564:	ldrdeq	r9, [r3], -r8
   5f568:	andeq	r5, r3, r4, lsl #12
   5f56c:	andeq	r9, r3, r4, lsl #27
   5f570:			; <UNDEFINED> instruction: 0x000355b4
   5f574:	ldr	r1, [pc, #-60]	; 5f540 <fputs@plt+0x4e450>
   5f578:	add	r1, pc, r1
   5f57c:	b	5ead8 <fputs@plt+0x4d9e8>
   5f580:	ldr	lr, [sp, #32]
   5f584:	cmp	lr, #0
   5f588:	bne	5e020 <fputs@plt+0x4cf30>
   5f58c:	b	5e02c <fputs@plt+0x4cf3c>
   5f590:	mov	r0, #0
   5f594:	mov	r1, #15
   5f598:	mov	r3, r0
   5f59c:	str	r0, [sp]
   5f5a0:	mov	r0, r5
   5f5a4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f5a8:	b	5ed60 <fputs@plt+0x4dc70>
   5f5ac:	mov	ip, #0
   5f5b0:	mov	r1, #14
   5f5b4:	ldr	r2, [sp, #156]	; 0x9c
   5f5b8:	mov	r0, r5
   5f5bc:	str	ip, [sp]
   5f5c0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f5c4:	mov	r2, #0
   5f5c8:	mov	r1, #13
   5f5cc:	ldr	r3, [sp, #60]	; 0x3c
   5f5d0:	mov	r0, r5
   5f5d4:	str	r2, [sp]
   5f5d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f5dc:	ldr	r2, [r5, #24]
   5f5e0:	ldr	r1, [r2, #120]	; 0x78
   5f5e4:	cmp	r1, #0
   5f5e8:	beq	5f5fc <fputs@plt+0x4e50c>
   5f5ec:	ldr	r3, [sp, #160]	; 0xa0
   5f5f0:	ldr	r0, [r5, #32]
   5f5f4:	mvn	r3, r3
   5f5f8:	str	r0, [r1, r3, lsl #2]
   5f5fc:	ldr	r3, [r5, #32]
   5f600:	sub	r3, r3, #1
   5f604:	str	r3, [r2, #96]	; 0x60
   5f608:	b	5eb28 <fputs@plt+0x4da38>
   5f60c:	mov	r0, r9
   5f610:	str	r1, [sp, #88]	; 0x58
   5f614:	bl	2eb60 <fputs@plt+0x1da70>
   5f618:	mov	r3, r4
   5f61c:	str	r0, [sp, #76]	; 0x4c
   5f620:	mov	r0, r5
   5f624:	ldr	r1, [sp, #88]	; 0x58
   5f628:	ldr	r2, [sp, #44]	; 0x2c
   5f62c:	str	r1, [sp]
   5f630:	mov	r1, #60	; 0x3c
   5f634:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f638:	ldr	r3, [sp, #76]	; 0x4c
   5f63c:	cmp	r3, #0
   5f640:	beq	5ebc4 <fputs@plt+0x4dad4>
   5f644:	ldr	r1, [r5, #24]
   5f648:	ldr	r2, [r5, #32]
   5f64c:	sub	r3, r2, #1
   5f650:	strlt	r3, [sp, #76]	; 0x4c
   5f654:	str	r3, [r1, #96]	; 0x60
   5f658:	ldr	r3, [r5]
   5f65c:	ldrb	r3, [r3, #69]	; 0x45
   5f660:	cmp	r3, #0
   5f664:	bne	60030 <fputs@plt+0x4ef40>
   5f668:	ldr	r3, [r5, #4]
   5f66c:	mov	r1, #20
   5f670:	ldr	r0, [sp, #76]	; 0x4c
   5f674:	mla	r3, r1, r0, r3
   5f678:	str	r2, [r3, #8]
   5f67c:	b	5ebc4 <fputs@plt+0x4dad4>
   5f680:	ldr	r4, [sp, #32]
   5f684:	mov	r0, r5
   5f688:	str	r1, [sp]
   5f68c:	mov	r1, #107	; 0x6b
   5f690:	ldr	r3, [sp, #60]	; 0x3c
   5f694:	mov	r2, r4
   5f698:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f69c:	ldr	r1, [r7, #16]
   5f6a0:	add	r3, r0, #1
   5f6a4:	str	r3, [sp, #76]	; 0x4c
   5f6a8:	cmp	r1, #0
   5f6ac:	bgt	600d4 <fputs@plt+0x4efe4>
   5f6b0:	ldr	r3, [sp, #32]
   5f6b4:	str	r3, [sp, #44]	; 0x2c
   5f6b8:	mov	r3, #1
   5f6bc:	b	5ec20 <fputs@plt+0x4db30>
   5f6c0:	ldr	r3, [r7, #32]
   5f6c4:	cmp	r3, #0
   5f6c8:	bne	60308 <fputs@plt+0x4f218>
   5f6cc:	ldr	r1, [r7]
   5f6d0:	ldr	r3, [r1]
   5f6d4:	cmp	r3, #1
   5f6d8:	bne	60308 <fputs@plt+0x4f218>
   5f6dc:	ldr	r3, [r7, #28]
   5f6e0:	ldr	r0, [r3]
   5f6e4:	cmp	r0, #1
   5f6e8:	bne	60308 <fputs@plt+0x4f218>
   5f6ec:	ldr	r0, [r3, #28]
   5f6f0:	cmp	r0, #0
   5f6f4:	str	r0, [sp, #44]	; 0x2c
   5f6f8:	bne	60308 <fputs@plt+0x4f218>
   5f6fc:	ldr	ip, [r3, #24]
   5f700:	ldr	r1, [r1, #4]
   5f704:	ldrb	r3, [ip, #42]	; 0x2a
   5f708:	str	ip, [sp, #32]
   5f70c:	ldr	r1, [r1]
   5f710:	tst	r3, #16
   5f714:	bne	60308 <fputs@plt+0x4f218>
   5f718:	ldrb	r0, [r1]
   5f71c:	clz	r3, r2
   5f720:	lsr	r3, r3, #5
   5f724:	cmp	r0, #153	; 0x99
   5f728:	orrne	r3, r3, #1
   5f72c:	cmp	r3, #0
   5f730:	bne	60308 <fputs@plt+0x4f218>
   5f734:	ldr	r3, [sp, #248]	; 0xf8
   5f738:	ldr	r3, [r3, #4]
   5f73c:	ldrh	r3, [r3, #2]
   5f740:	tst	r3, #256	; 0x100
   5f744:	beq	60308 <fputs@plt+0x4f218>
   5f748:	ldr	r3, [r1, #4]
   5f74c:	tst	r3, #16
   5f750:	bne	60308 <fputs@plt+0x4f218>
   5f754:	ldr	r1, [ip, #64]	; 0x40
   5f758:	ldr	r0, [r9]
   5f75c:	cmp	r1, #0
   5f760:	beq	605d4 <fputs@plt+0x4f4e4>
   5f764:	bl	1cac4 <fputs@plt+0xb9d4>
   5f768:	mov	r4, r0
   5f76c:	ldr	r5, [sp, #32]
   5f770:	mov	r1, r4
   5f774:	mov	r0, r9
   5f778:	ldr	r3, [r9, #72]	; 0x48
   5f77c:	ldr	r2, [r5, #28]
   5f780:	str	r3, [sp, #40]	; 0x28
   5f784:	add	r3, r3, #1
   5f788:	str	r3, [r9, #72]	; 0x48
   5f78c:	str	r2, [sp, #48]	; 0x30
   5f790:	bl	5db64 <fputs@plt+0x4ca74>
   5f794:	ldr	ip, [r5]
   5f798:	mov	r3, #0
   5f79c:	mov	r1, r4
   5f7a0:	mov	r0, r9
   5f7a4:	ldr	r2, [r5, #28]
   5f7a8:	str	ip, [sp]
   5f7ac:	bl	2e210 <fputs@plt+0x1d120>
   5f7b0:	ldrb	r3, [r5, #42]	; 0x2a
   5f7b4:	mov	r2, r5
   5f7b8:	ands	r5, r3, #32
   5f7bc:	beq	60108 <fputs@plt+0x4f018>
   5f7c0:	ldr	r3, [r2, #8]
   5f7c4:	cmp	r3, #0
   5f7c8:	beq	60118 <fputs@plt+0x4f028>
   5f7cc:	ldrb	r2, [r3, #55]	; 0x37
   5f7d0:	mov	r5, r3
   5f7d4:	and	r2, r2, #3
   5f7d8:	cmp	r2, #2
   5f7dc:	bne	5f7f4 <fputs@plt+0x4e704>
   5f7e0:	b	5f800 <fputs@plt+0x4e710>
   5f7e4:	ldrb	r2, [r5, #55]	; 0x37
   5f7e8:	and	r2, r2, #3
   5f7ec:	cmp	r2, #2
   5f7f0:	beq	5f800 <fputs@plt+0x4e710>
   5f7f4:	ldr	r5, [r5, #20]
   5f7f8:	cmp	r5, #0
   5f7fc:	bne	5f7e4 <fputs@plt+0x4e6f4>
   5f800:	ldr	r0, [sp, #32]
   5f804:	ldrb	r2, [r3, #55]	; 0x37
   5f808:	tst	r2, #4
   5f80c:	bne	5f82c <fputs@plt+0x4e73c>
   5f810:	ldrsh	r2, [r3, #48]	; 0x30
   5f814:	ldrsh	r1, [r0, #40]	; 0x28
   5f818:	cmp	r1, r2
   5f81c:	ble	5f82c <fputs@plt+0x4e73c>
   5f820:	ldr	r1, [r3, #36]	; 0x24
   5f824:	cmp	r1, #0
   5f828:	beq	600b8 <fputs@plt+0x4efc8>
   5f82c:	ldr	r3, [r3, #20]
   5f830:	cmp	r3, #0
   5f834:	bne	5f804 <fputs@plt+0x4e714>
   5f838:	cmp	r5, #0
   5f83c:	str	r0, [sp, #32]
   5f840:	beq	60118 <fputs@plt+0x4f028>
   5f844:	ldr	r3, [r5, #44]	; 0x2c
   5f848:	mov	r1, r5
   5f84c:	mov	r0, r9
   5f850:	str	r3, [sp, #64]	; 0x40
   5f854:	bl	3f828 <fputs@plt+0x2e738>
   5f858:	str	r4, [sp]
   5f85c:	mov	r1, #54	; 0x36
   5f860:	ldr	r4, [sp, #36]	; 0x24
   5f864:	str	r0, [sp, #48]	; 0x30
   5f868:	mov	r0, #1
   5f86c:	ldr	r2, [sp, #40]	; 0x28
   5f870:	str	r0, [sp, #4]
   5f874:	ldr	r3, [sp, #64]	; 0x40
   5f878:	mov	r0, r4
   5f87c:	bl	2e5f0 <fputs@plt+0x1d500>
   5f880:	ldr	r3, [sp, #48]	; 0x30
   5f884:	cmp	r3, #0
   5f888:	beq	5f8a0 <fputs@plt+0x4e7b0>
   5f88c:	mov	r2, r3
   5f890:	mvn	r1, #0
   5f894:	mvn	r3, #5
   5f898:	mov	r0, r4
   5f89c:	bl	2300c <fputs@plt+0x11f1c>
   5f8a0:	mov	r4, #0
   5f8a4:	mov	r1, #50	; 0x32
   5f8a8:	ldr	r0, [sp, #36]	; 0x24
   5f8ac:	ldr	r3, [sp, #248]	; 0xf8
   5f8b0:	str	r4, [sp]
   5f8b4:	ldr	r2, [sp, #40]	; 0x28
   5f8b8:	ldr	r3, [r3, #8]
   5f8bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f8c0:	mov	r3, r4
   5f8c4:	mov	r1, #61	; 0x3d
   5f8c8:	str	r4, [sp]
   5f8cc:	ldr	r0, [sp, #36]	; 0x24
   5f8d0:	ldr	r2, [sp, #40]	; 0x28
   5f8d4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5f8d8:	ldrb	r3, [r9, #453]	; 0x1c5
   5f8dc:	cmp	r3, #2
   5f8e0:	beq	603b0 <fputs@plt+0x4f2c0>
   5f8e4:	mov	r4, #0
   5f8e8:	mov	r3, #16
   5f8ec:	ldr	r1, [sp, #52]	; 0x34
   5f8f0:	mov	r0, r9
   5f8f4:	ldr	r5, [sp, #60]	; 0x3c
   5f8f8:	str	r4, [sp, #144]	; 0x90
   5f8fc:	mov	r2, r5
   5f900:	bl	64df0 <fputs@plt+0x53d00>
   5f904:	ldr	r2, [sp, #28]
   5f908:	mov	r1, r7
   5f90c:	mov	r0, r9
   5f910:	mvn	r3, #0
   5f914:	str	r4, [sp]
   5f918:	str	r4, [sp, #4]
   5f91c:	str	r2, [sp, #8]
   5f920:	str	r5, [sp, #12]
   5f924:	str	r5, [sp, #16]
   5f928:	ldr	r2, [r7]
   5f92c:	bl	635d4 <fputs@plt+0x524e4>
   5f930:	mov	r0, r8
   5f934:	ldr	r1, [sp, #44]	; 0x2c
   5f938:	bl	222ec <fputs@plt+0x111fc>
   5f93c:	ldr	r1, [sp, #36]	; 0x24
   5f940:	ldr	r2, [r1, #24]
   5f944:	ldr	r3, [r2, #120]	; 0x78
   5f948:	cmp	r3, #0
   5f94c:	beq	5f960 <fputs@plt+0x4e870>
   5f950:	ldr	r0, [r1, #32]
   5f954:	ldr	r1, [sp, #60]	; 0x3c
   5f958:	mvn	r1, r1
   5f95c:	str	r0, [r3, r1, lsl #2]
   5f960:	ldr	r3, [sp, #36]	; 0x24
   5f964:	ldr	r3, [r3, #32]
   5f968:	sub	r3, r3, #1
   5f96c:	str	r3, [r2, #96]	; 0x60
   5f970:	b	5eaac <fputs@plt+0x4d9bc>
   5f974:	ldr	r3, [pc, #-1080]	; 5f544 <fputs@plt+0x4e454>
   5f978:	add	r3, pc, r3
   5f97c:	add	r3, r3, #4
   5f980:	b	5e988 <fputs@plt+0x4d898>
   5f984:	mov	r1, r3
   5f988:	ldr	r3, [sp, #44]	; 0x2c
   5f98c:	mvn	r2, #0
   5f990:	mov	r0, r3
   5f994:	strh	r3, [r7, #6]
   5f998:	bl	1f518 <fputs@plt+0xe428>
   5f99c:	subs	r5, r0, #0
   5f9a0:	bne	60070 <fputs@plt+0x4ef80>
   5f9a4:	mov	r3, #1
   5f9a8:	mov	r0, r4
   5f9ac:	str	r3, [sp, #32]
   5f9b0:	bl	2e338 <fputs@plt+0x1d248>
   5f9b4:	str	r0, [sp, #60]	; 0x3c
   5f9b8:	mov	r2, #0
   5f9bc:	mov	r3, #0
   5f9c0:	ldr	r0, [r9, #76]	; 0x4c
   5f9c4:	str	r9, [sp, #176]	; 0xb0
   5f9c8:	ldr	r1, [sp, #40]	; 0x28
   5f9cc:	str	sl, [sp, #180]	; 0xb4
   5f9d0:	strd	r2, [sp, #184]	; 0xb8
   5f9d4:	add	r0, r0, #1
   5f9d8:	str	r1, [sp, #188]	; 0xbc
   5f9dc:	strd	r2, [sp, #192]	; 0xc0
   5f9e0:	strd	r2, [sp, #200]	; 0xc8
   5f9e4:	str	r0, [sp, #224]	; 0xe0
   5f9e8:	b	5eedc <fputs@plt+0x4ddec>
   5f9ec:	mov	r3, #1
   5f9f0:	mov	r0, r9
   5f9f4:	ldr	r1, [sp, #52]	; 0x34
   5f9f8:	ldr	r2, [sp, #84]	; 0x54
   5f9fc:	bl	2eec4 <fputs@plt+0x1ddd4>
   5fa00:	b	5ecd0 <fputs@plt+0x4dbe0>
   5fa04:	ldr	r4, [sp, #64]	; 0x40
   5fa08:	mov	r0, #0
   5fa0c:	mov	r1, #74	; 0x4a
   5fa10:	ldr	r7, [sp, #84]	; 0x54
   5fa14:	str	r0, [sp]
   5fa18:	mov	r0, r5
   5fa1c:	mov	r3, r4
   5fa20:	mov	r2, r7
   5fa24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fa28:	mov	r2, r7
   5fa2c:	mov	r1, #75	; 0x4b
   5fa30:	str	r4, [sp]
   5fa34:	mov	r0, r5
   5fa38:	ldr	r3, [sp, #52]	; 0x34
   5fa3c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fa40:	ldr	r3, [r5]
   5fa44:	ldrb	r3, [r3, #69]	; 0x45
   5fa48:	cmp	r3, #0
   5fa4c:	bne	5ecd0 <fputs@plt+0x4dbe0>
   5fa50:	mov	r1, #8
   5fa54:	mov	r0, r5
   5fa58:	bl	1bc28 <fputs@plt+0xab38>
   5fa5c:	b	5ecd0 <fputs@plt+0x4dbe0>
   5fa60:	ldr	r7, [sp, #52]	; 0x34
   5fa64:	mov	r3, #1
   5fa68:	mov	r1, #49	; 0x31
   5fa6c:	mov	r0, r5
   5fa70:	ldr	r4, [sp, #64]	; 0x40
   5fa74:	mov	r2, r7
   5fa78:	str	r4, [sp]
   5fa7c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fa80:	ldr	r2, [sp, #28]
   5fa84:	mov	r3, #1
   5fa88:	mov	r1, r0
   5fa8c:	mov	r0, r5
   5fa90:	add	r2, r2, r3
   5fa94:	bl	2300c <fputs@plt+0x11f1c>
   5fa98:	mov	r1, r7
   5fa9c:	mov	r0, r9
   5faa0:	mov	r2, #1
   5faa4:	bl	20560 <fputs@plt+0xf470>
   5faa8:	mov	ip, #0
   5faac:	mov	r3, r4
   5fab0:	ldr	r2, [sp, #84]	; 0x54
   5fab4:	mov	r1, #110	; 0x6e
   5fab8:	mov	r0, r5
   5fabc:	str	ip, [sp]
   5fac0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fac4:	b	5ecd0 <fputs@plt+0x4dbe0>
   5fac8:	mov	r0, r9
   5facc:	bl	45c4c <fputs@plt+0x34b5c>
   5fad0:	b	5eae4 <fputs@plt+0x4d9f4>
   5fad4:	ldr	r8, [sp, #112]	; 0x70
   5fad8:	ldrb	r3, [r9, #19]
   5fadc:	cmp	r3, #0
   5fae0:	beq	603a0 <fputs@plt+0x4f2b0>
   5fae4:	sub	r3, r3, #1
   5fae8:	uxtb	r3, r3
   5faec:	add	r2, r9, r3, lsl #2
   5faf0:	strb	r3, [r9, #19]
   5faf4:	ldr	r4, [r2, #28]
   5faf8:	mov	r1, #49	; 0x31
   5fafc:	str	r4, [sp]
   5fb00:	ldr	r5, [sp, #36]	; 0x24
   5fb04:	ldr	r2, [sp, #48]	; 0x30
   5fb08:	ldr	r3, [sp, #64]	; 0x40
   5fb0c:	mov	r0, r5
   5fb10:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fb14:	mov	ip, #0
   5fb18:	mov	r3, r4
   5fb1c:	ldr	r2, [sp, #212]	; 0xd4
   5fb20:	mov	r1, #109	; 0x6d
   5fb24:	mov	r0, r5
   5fb28:	str	ip, [sp]
   5fb2c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fb30:	cmp	r4, #0
   5fb34:	beq	5fb44 <fputs@plt+0x4ea54>
   5fb38:	mov	r1, r4
   5fb3c:	mov	r0, r9
   5fb40:	bl	1c6d0 <fputs@plt+0xb5e0>
   5fb44:	ldr	r5, [sp, #48]	; 0x30
   5fb48:	mov	r0, r9
   5fb4c:	ldr	r4, [sp, #64]	; 0x40
   5fb50:	mov	r1, r5
   5fb54:	mov	r2, r4
   5fb58:	bl	20560 <fputs@plt+0xf470>
   5fb5c:	ldr	r3, [r9, #60]	; 0x3c
   5fb60:	ldr	r0, [sp, #100]	; 0x64
   5fb64:	cmp	r3, r4
   5fb68:	strdlt	r4, [r9, #60]	; 0x3c
   5fb6c:	bl	2f4f4 <fputs@plt+0x1e404>
   5fb70:	ldrb	r3, [r9, #19]
   5fb74:	ldr	r1, [r9, #72]	; 0x48
   5fb78:	cmp	r3, #0
   5fb7c:	ldreq	r4, [r9, #76]	; 0x4c
   5fb80:	add	r2, r1, #1
   5fb84:	str	r1, [sp, #48]	; 0x30
   5fb88:	str	r1, [sp, #216]	; 0xd8
   5fb8c:	str	r2, [r9, #72]	; 0x48
   5fb90:	addeq	r4, r4, #1
   5fb94:	streq	r4, [r9, #76]	; 0x4c
   5fb98:	beq	5fbb0 <fputs@plt+0x4eac0>
   5fb9c:	sub	r3, r3, #1
   5fba0:	uxtb	r3, r3
   5fba4:	add	r2, r9, r3, lsl #2
   5fba8:	strb	r3, [r9, #19]
   5fbac:	ldr	r4, [r2, #28]
   5fbb0:	mov	r3, r4
   5fbb4:	ldr	r5, [sp, #36]	; 0x24
   5fbb8:	ldr	r2, [sp, #48]	; 0x30
   5fbbc:	ldr	r1, [sp, #64]	; 0x40
   5fbc0:	mov	r0, r5
   5fbc4:	str	r1, [sp]
   5fbc8:	mov	r1, #60	; 0x3c
   5fbcc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fbd0:	mov	ip, #0
   5fbd4:	mov	r1, #106	; 0x6a
   5fbd8:	ldr	r3, [sp, #60]	; 0x3c
   5fbdc:	mov	r0, r5
   5fbe0:	str	ip, [sp]
   5fbe4:	ldr	r2, [sp, #212]	; 0xd4
   5fbe8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fbec:	mov	r3, #1
   5fbf0:	mov	r0, r9
   5fbf4:	strb	r3, [sp, #209]	; 0xd1
   5fbf8:	bl	204c4 <fputs@plt+0xf3d4>
   5fbfc:	ldr	r3, [sp, #32]
   5fc00:	cmp	r3, #0
   5fc04:	beq	5fc14 <fputs@plt+0x4eb24>
   5fc08:	ldrh	r3, [r8, #64]	; 0x40
   5fc0c:	ands	r3, r3, #4
   5fc10:	beq	605e0 <fputs@plt+0x4f4f0>
   5fc14:	ldr	r3, [sp, #36]	; 0x24
   5fc18:	mov	r0, r9
   5fc1c:	ldr	r3, [r3, #32]
   5fc20:	str	r3, [sp, #64]	; 0x40
   5fc24:	bl	204c4 <fputs@plt+0xf3d4>
   5fc28:	mov	ip, #1
   5fc2c:	mov	r3, r4
   5fc30:	ldr	r0, [sp, #36]	; 0x24
   5fc34:	mov	r1, #100	; 0x64
   5fc38:	ldr	r2, [sp, #48]	; 0x30
   5fc3c:	str	r2, [sp]
   5fc40:	ldr	r2, [sp, #212]	; 0xd4
   5fc44:	str	ip, [sp, #32]
   5fc48:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fc4c:	ldr	r3, [sp, #44]	; 0x2c
   5fc50:	ldr	r1, [r3]
   5fc54:	cmp	r1, #0
   5fc58:	ble	5fcf8 <fputs@plt+0x4ec08>
   5fc5c:	mov	r4, #0
   5fc60:	mov	r5, #1
   5fc64:	str	r8, [sp, #108]	; 0x6c
   5fc68:	str	r6, [sp, #112]	; 0x70
   5fc6c:	mov	r6, r3
   5fc70:	str	sl, [sp, #120]	; 0x78
   5fc74:	str	r7, [sp, #124]	; 0x7c
   5fc78:	ldr	sl, [sp, #32]
   5fc7c:	ldr	r7, [sp, #36]	; 0x24
   5fc80:	ldr	r8, [sp, #48]	; 0x30
   5fc84:	str	fp, [sp, #48]	; 0x30
   5fc88:	ldr	fp, [sp, #104]	; 0x68
   5fc8c:	b	5fcac <fputs@plt+0x4ebbc>
   5fc90:	mov	r0, r7
   5fc94:	str	ip, [sp]
   5fc98:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fc9c:	ldr	r1, [r6]
   5fca0:	add	r4, r4, #1
   5fca4:	cmp	r1, r4
   5fca8:	ble	5fce4 <fputs@plt+0x4ebf4>
   5fcac:	cmp	sl, #0
   5fcb0:	add	lr, r4, r4, lsl #2
   5fcb4:	mov	r0, r9
   5fcb8:	mov	r3, r4
   5fcbc:	mov	r2, r8
   5fcc0:	mov	r1, #47	; 0x2f
   5fcc4:	add	ip, fp, r4
   5fcc8:	bne	5fc90 <fputs@plt+0x4eba0>
   5fccc:	ldr	r3, [r6, #4]
   5fcd0:	mov	r2, ip
   5fcd4:	strb	r5, [sp, #208]	; 0xd0
   5fcd8:	ldr	r1, [r3, lr, lsl #2]
   5fcdc:	bl	62638 <fputs@plt+0x51548>
   5fce0:	b	5fc9c <fputs@plt+0x4ebac>
   5fce4:	ldr	fp, [sp, #48]	; 0x30
   5fce8:	ldr	r8, [sp, #108]	; 0x6c
   5fcec:	ldr	r6, [sp, #112]	; 0x70
   5fcf0:	ldr	sl, [sp, #120]	; 0x78
   5fcf4:	ldr	r7, [sp, #124]	; 0x7c
   5fcf8:	ldr	r2, [sp, #84]	; 0x54
   5fcfc:	cmp	r2, #0
   5fd00:	beq	5fd10 <fputs@plt+0x4ec20>
   5fd04:	ldr	r3, [r2]
   5fd08:	add	r3, r3, #1
   5fd0c:	str	r3, [r2]
   5fd10:	ldr	r4, [sp, #36]	; 0x24
   5fd14:	str	r1, [sp]
   5fd18:	mov	r1, #42	; 0x2a
   5fd1c:	ldr	r2, [sp, #96]	; 0x60
   5fd20:	ldr	r3, [sp, #104]	; 0x68
   5fd24:	mov	r0, r4
   5fd28:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fd2c:	mov	r1, r0
   5fd30:	mvn	r3, #5
   5fd34:	ldr	r2, [sp, #84]	; 0x54
   5fd38:	mov	r0, r4
   5fd3c:	bl	2300c <fputs@plt+0x11f1c>
   5fd40:	mov	ip, r4
   5fd44:	mov	r0, r4
   5fd48:	ldr	r4, [r4, #32]
   5fd4c:	mov	r3, #0
   5fd50:	mov	r1, #43	; 0x2b
   5fd54:	str	ip, [sp, #36]	; 0x24
   5fd58:	mov	r5, r3
   5fd5c:	add	ip, r4, #1
   5fd60:	mov	r2, ip
   5fd64:	str	ip, [sp]
   5fd68:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fd6c:	ldr	r3, [sp, #44]	; 0x2c
   5fd70:	mov	r0, r9
   5fd74:	ldr	r2, [sp, #96]	; 0x60
   5fd78:	ldr	r1, [sp, #104]	; 0x68
   5fd7c:	ldr	r3, [r3]
   5fd80:	bl	2eec4 <fputs@plt+0x1ddd4>
   5fd84:	mov	r1, #14
   5fd88:	str	r5, [sp]
   5fd8c:	ldr	r0, [sp, #36]	; 0x24
   5fd90:	ldr	r2, [sp, #68]	; 0x44
   5fd94:	ldr	r3, [sp, #88]	; 0x58
   5fd98:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fd9c:	mov	r1, #138	; 0x8a
   5fda0:	str	r5, [sp]
   5fda4:	ldr	r0, [sp, #36]	; 0x24
   5fda8:	ldr	r3, [sp, #60]	; 0x3c
   5fdac:	ldr	r2, [sp, #76]	; 0x4c
   5fdb0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fdb4:	str	r5, [sp]
   5fdb8:	mov	r1, #14
   5fdbc:	ldr	r5, [sp, #36]	; 0x24
   5fdc0:	ldr	r2, [sp, #80]	; 0x50
   5fdc4:	ldr	r3, [sp, #92]	; 0x5c
   5fdc8:	mov	r0, r5
   5fdcc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fdd0:	ldr	r1, [r5]
   5fdd4:	cmp	r4, #0
   5fdd8:	ldr	r3, [r5, #32]
   5fddc:	ldr	r0, [r5, #24]
   5fde0:	sub	r2, r3, #1
   5fde4:	movlt	r4, r2
   5fde8:	str	r2, [r0, #96]	; 0x60
   5fdec:	ldrb	r2, [r1, #69]	; 0x45
   5fdf0:	cmp	r2, #0
   5fdf4:	bne	60060 <fputs@plt+0x4ef70>
   5fdf8:	ldr	r2, [r5, #4]
   5fdfc:	mov	r1, #20
   5fe00:	mla	r4, r1, r4, r2
   5fe04:	mov	r0, r9
   5fe08:	str	r3, [r4, #8]
   5fe0c:	mov	r5, #0
   5fe10:	ldr	r1, [sp, #40]	; 0x28
   5fe14:	bl	62d68 <fputs@plt+0x51c78>
   5fe18:	ldr	r4, [sp, #36]	; 0x24
   5fe1c:	mov	r2, #1
   5fe20:	mov	r1, #22
   5fe24:	str	r5, [sp]
   5fe28:	ldr	r3, [sp, #72]	; 0x48
   5fe2c:	mov	r0, r4
   5fe30:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fe34:	ldr	r3, [sp, #32]
   5fe38:	cmp	r3, r5
   5fe3c:	beq	60040 <fputs@plt+0x4ef50>
   5fe40:	mov	r1, #3
   5fe44:	mov	r0, r4
   5fe48:	str	r5, [sp]
   5fe4c:	ldr	r3, [sp, #64]	; 0x40
   5fe50:	ldr	r2, [sp, #212]	; 0xd4
   5fe54:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fe58:	ldr	r5, [sp, #36]	; 0x24
   5fe5c:	mov	r4, #0
   5fe60:	mov	r1, #14
   5fe64:	str	r4, [sp]
   5fe68:	ldr	r2, [sp, #68]	; 0x44
   5fe6c:	mov	r0, r5
   5fe70:	ldr	r3, [sp, #88]	; 0x58
   5fe74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fe78:	mov	r2, r4
   5fe7c:	mov	r1, #13
   5fe80:	str	r4, [sp]
   5fe84:	mov	r0, r5
   5fe88:	ldr	r3, [sp, #60]	; 0x3c
   5fe8c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fe90:	ldr	r1, [r5, #32]
   5fe94:	mov	r2, #1
   5fe98:	mov	r0, r5
   5fe9c:	str	r4, [sp]
   5fea0:	ldr	r3, [sp, #76]	; 0x4c
   5fea4:	str	r1, [sp, #32]
   5fea8:	mov	r1, #22
   5feac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5feb0:	mov	r3, r4
   5feb4:	mov	r1, #15
   5feb8:	str	r4, [sp]
   5febc:	mov	r0, r5
   5fec0:	ldr	r2, [sp, #68]	; 0x44
   5fec4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5fec8:	ldr	ip, [r5, #24]
   5fecc:	ldr	r3, [ip, #120]	; 0x78
   5fed0:	cmp	r3, #0
   5fed4:	beq	5fee8 <fputs@plt+0x4edf8>
   5fed8:	ldr	r2, [sp, #88]	; 0x58
   5fedc:	ldr	r1, [r5, #32]
   5fee0:	mvn	r2, r2
   5fee4:	str	r1, [r3, r2, lsl #2]
   5fee8:	ldr	lr, [sp, #36]	; 0x24
   5feec:	mov	r5, #0
   5fef0:	mov	r1, #138	; 0x8a
   5fef4:	ldr	r2, [sp, #72]	; 0x48
   5fef8:	ldr	r3, [lr, #32]
   5fefc:	mov	r0, lr
   5ff00:	sub	r3, r3, #1
   5ff04:	str	r3, [ip, #96]	; 0x60
   5ff08:	ldr	r4, [lr, #32]
   5ff0c:	str	r5, [sp]
   5ff10:	add	r3, r4, #2
   5ff14:	add	r4, r4, #1
   5ff18:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ff1c:	mov	r3, r5
   5ff20:	mov	r1, #15
   5ff24:	str	r5, [sp]
   5ff28:	ldr	r0, [sp, #36]	; 0x24
   5ff2c:	ldr	r2, [sp, #68]	; 0x44
   5ff30:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ff34:	add	r2, sp, #252	; 0xfc
   5ff38:	ldr	r0, [r9, #8]
   5ff3c:	ldr	r1, [sp, #248]	; 0xf8
   5ff40:	bl	2eac4 <fputs@plt+0x1d9d4>
   5ff44:	mov	r2, r4
   5ff48:	mov	r3, #16
   5ff4c:	ldr	r1, [sp, #52]	; 0x34
   5ff50:	mov	r0, r9
   5ff54:	bl	64df0 <fputs@plt+0x53d00>
   5ff58:	ldr	r3, [sp, #28]
   5ff5c:	add	r2, sp, #144	; 0x90
   5ff60:	mov	r1, r7
   5ff64:	mov	r0, r9
   5ff68:	ldr	ip, [sp, #32]
   5ff6c:	str	r2, [sp]
   5ff70:	add	r2, sp, #132	; 0x84
   5ff74:	str	r2, [sp, #4]
   5ff78:	str	r3, [sp, #8]
   5ff7c:	mvn	r3, #0
   5ff80:	str	r4, [sp, #12]
   5ff84:	str	ip, [sp, #16]
   5ff88:	ldr	r2, [r7]
   5ff8c:	bl	635d4 <fputs@plt+0x524e4>
   5ff90:	ldr	r4, [sp, #36]	; 0x24
   5ff94:	mov	r3, r5
   5ff98:	mov	r1, #15
   5ff9c:	str	r5, [sp]
   5ffa0:	ldr	r2, [sp, #68]	; 0x44
   5ffa4:	mov	r0, r4
   5ffa8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   5ffac:	ldr	r2, [r4, #24]
   5ffb0:	ldr	r3, [r2, #120]	; 0x78
   5ffb4:	cmp	r3, r5
   5ffb8:	beq	5ffcc <fputs@plt+0x4eedc>
   5ffbc:	ldr	r1, [sp, #92]	; 0x5c
   5ffc0:	ldr	r0, [r4, #32]
   5ffc4:	mvn	r1, r1
   5ffc8:	str	r0, [r3, r1, lsl #2]
   5ffcc:	ldr	r4, [sp, #36]	; 0x24
   5ffd0:	mov	r0, r9
   5ffd4:	ldr	r1, [sp, #40]	; 0x28
   5ffd8:	ldr	r3, [r4, #32]
   5ffdc:	sub	r3, r3, #1
   5ffe0:	str	r3, [r2, #96]	; 0x60
   5ffe4:	bl	444f4 <fputs@plt+0x33404>
   5ffe8:	mov	r0, #0
   5ffec:	mov	r1, #15
   5fff0:	ldr	r2, [sp, #80]	; 0x50
   5fff4:	mov	r3, r0
   5fff8:	str	r0, [sp]
   5fffc:	mov	r0, r4
   60000:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60004:	b	5f93c <fputs@plt+0x4e84c>
   60008:	ldr	r3, [r9, #76]	; 0x4c
   6000c:	add	r3, r3, #1
   60010:	str	r3, [sp, #64]	; 0x40
   60014:	str	r3, [r9, #76]	; 0x4c
   60018:	add	r3, r3, #1
   6001c:	mov	r2, #1
   60020:	str	r2, [sp, #40]	; 0x28
   60024:	str	r3, [sp, #52]	; 0x34
   60028:	str	r3, [r9, #76]	; 0x4c
   6002c:	b	5eb5c <fputs@plt+0x4da6c>
   60030:	ldr	r3, [pc, #-2800]	; 5f548 <fputs@plt+0x4e458>
   60034:	add	r3, pc, r3
   60038:	add	r3, r3, #4
   6003c:	b	5f678 <fputs@plt+0x4e588>
   60040:	ldr	r0, [sp, #100]	; 0x64
   60044:	bl	2f4f4 <fputs@plt+0x1e404>
   60048:	ldr	r3, [sp, #36]	; 0x24
   6004c:	ldr	r2, [sp, #116]	; 0x74
   60050:	add	r1, r3, #4
   60054:	ldr	r0, [r3]
   60058:	bl	20ea4 <fputs@plt+0xfdb4>
   6005c:	b	5fe58 <fputs@plt+0x4ed68>
   60060:	ldr	r4, [pc, #-2844]	; 5f54c <fputs@plt+0x4e45c>
   60064:	add	r4, pc, r4
   60068:	add	r4, r4, #4
   6006c:	b	5fe04 <fputs@plt+0x4ed14>
   60070:	ldr	r5, [sp, #44]	; 0x2c
   60074:	mov	r0, r4
   60078:	str	r5, [sp, #32]
   6007c:	bl	2e338 <fputs@plt+0x1d248>
   60080:	ldr	r2, [r9, #76]	; 0x4c
   60084:	mov	r1, #0
   60088:	str	r0, [sp, #60]	; 0x3c
   6008c:	mov	r0, #0
   60090:	ldr	r3, [sp, #40]	; 0x28
   60094:	str	r9, [sp, #176]	; 0xb0
   60098:	str	sl, [sp, #180]	; 0xb4
   6009c:	add	r2, r2, #1
   600a0:	strd	r0, [sp, #184]	; 0xb8
   600a4:	str	r3, [sp, #188]	; 0xbc
   600a8:	strd	r0, [sp, #192]	; 0xc0
   600ac:	strd	r0, [sp, #200]	; 0xc8
   600b0:	str	r2, [sp, #224]	; 0xe0
   600b4:	b	5eedc <fputs@plt+0x4ddec>
   600b8:	cmp	r5, #0
   600bc:	moveq	r5, r3
   600c0:	beq	5f82c <fputs@plt+0x4e73c>
   600c4:	ldrsh	r1, [r5, #48]	; 0x30
   600c8:	cmp	r1, r2
   600cc:	movgt	r5, r3
   600d0:	b	5f82c <fputs@plt+0x4e73c>
   600d4:	mov	r0, r5
   600d8:	ldr	r2, [sp, #68]	; 0x44
   600dc:	str	r4, [sp, #44]	; 0x2c
   600e0:	bl	2ee9c <fputs@plt+0x1ddac>
   600e4:	mov	r3, #1
   600e8:	b	5ec20 <fputs@plt+0x4db30>
   600ec:	ldr	r2, [sp, #64]	; 0x40
   600f0:	ldr	r3, [r9, #76]	; 0x4c
   600f4:	add	r2, r3, r2
   600f8:	add	r3, r3, #1
   600fc:	str	r3, [sp, #48]	; 0x30
   60100:	str	r2, [r9, #76]	; 0x4c
   60104:	b	5f1bc <fputs@plt+0x4e0cc>
   60108:	ldr	r0, [sp, #32]
   6010c:	ldr	r3, [r0, #8]
   60110:	cmp	r3, #0
   60114:	bne	5f804 <fputs@plt+0x4e714>
   60118:	ldr	r5, [sp, #36]	; 0x24
   6011c:	mov	ip, #1
   60120:	mov	r1, #54	; 0x36
   60124:	stm	sp, {r4, ip}
   60128:	mov	r4, #0
   6012c:	ldr	r2, [sp, #40]	; 0x28
   60130:	mov	r0, r5
   60134:	ldr	r3, [sp, #48]	; 0x30
   60138:	bl	2e5f0 <fputs@plt+0x1d500>
   6013c:	mov	r1, #50	; 0x32
   60140:	mov	r0, r5
   60144:	str	r4, [sp]
   60148:	ldr	r3, [sp, #248]	; 0xf8
   6014c:	ldr	r2, [sp, #40]	; 0x28
   60150:	ldr	r3, [r3, #8]
   60154:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60158:	mov	r3, r4
   6015c:	mov	r1, #61	; 0x3d
   60160:	str	r4, [sp]
   60164:	mov	r0, r5
   60168:	ldr	r2, [sp, #40]	; 0x28
   6016c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60170:	ldrb	r3, [r9, #453]	; 0x1c5
   60174:	cmp	r3, #2
   60178:	bne	5f8e4 <fputs@plt+0x4e7f4>
   6017c:	ldr	r2, [sp, #32]
   60180:	ldr	r3, [pc, #-3128]	; 5f550 <fputs@plt+0x4e460>
   60184:	ldr	r0, [r9]
   60188:	ldr	r2, [r2]
   6018c:	add	r3, pc, r3
   60190:	mov	ip, r3
   60194:	ldr	r1, [pc, #-3144]	; 5f554 <fputs@plt+0x4e464>
   60198:	str	ip, [sp]
   6019c:	add	r1, pc, r1
   601a0:	bl	44c0c <fputs@plt+0x33b1c>
   601a4:	ldr	r4, [r9, #8]
   601a8:	mov	r2, #0
   601ac:	mov	r5, r0
   601b0:	mov	r3, r2
   601b4:	mov	r1, #161	; 0xa1
   601b8:	str	r2, [sp]
   601bc:	ldr	r2, [r9, #468]	; 0x1d4
   601c0:	mov	r0, r4
   601c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   601c8:	mov	r1, r0
   601cc:	mov	r2, r5
   601d0:	mov	r0, r4
   601d4:	mvn	r3, #0
   601d8:	bl	2300c <fputs@plt+0x11f1c>
   601dc:	b	5f8e4 <fputs@plt+0x4e7f4>
   601e0:	ldr	r1, [pc, #-3216]	; 5f558 <fputs@plt+0x4e468>
   601e4:	add	r1, pc, r1
   601e8:	b	5f14c <fputs@plt+0x4e05c>
   601ec:	ldr	r3, [sp, #32]
   601f0:	cmp	r3, #0
   601f4:	beq	603ec <fputs@plt+0x4f2fc>
   601f8:	ldrh	r3, [r8, #64]	; 0x40
   601fc:	ands	r3, r3, #4
   60200:	bne	606e4 <fputs@plt+0x4f5f4>
   60204:	ldr	r2, [sp, #100]	; 0x64
   60208:	ldrb	r2, [r2, #39]	; 0x27
   6020c:	cmp	r2, #0
   60210:	beq	605b4 <fputs@plt+0x4f4c4>
   60214:	ldr	r4, [sp, #36]	; 0x24
   60218:	str	r3, [sp, #32]
   6021c:	ldr	r2, [sp, #164]	; 0xa4
   60220:	str	r3, [sp, #48]	; 0x30
   60224:	add	r1, r4, #4
   60228:	ldr	r0, [r4]
   6022c:	str	r3, [sp, #144]	; 0x90
   60230:	bl	20ea4 <fputs@plt+0xfdb4>
   60234:	ldr	r3, [r4, #32]
   60238:	mov	r0, r9
   6023c:	str	r3, [sp, #64]	; 0x40
   60240:	bl	204c4 <fputs@plt+0xf3d4>
   60244:	b	5fc4c <fputs@plt+0x4eb5c>
   60248:	mov	r3, #72	; 0x48
   6024c:	mla	r3, r3, r5, sl
   60250:	ldrb	r3, [r3, #44]	; 0x2c
   60254:	tst	r3, #32
   60258:	bne	5dea4 <fputs@plt+0x4cdb4>
   6025c:	ldr	r3, [r6, #48]	; 0x30
   60260:	cmp	r3, #0
   60264:	beq	5e070 <fputs@plt+0x4cf80>
   60268:	ldr	r3, [r6, #44]	; 0x2c
   6026c:	cmp	r3, #0
   60270:	bne	5dea4 <fputs@plt+0x4cdb4>
   60274:	ldr	r3, [sp, #32]
   60278:	cmp	r3, #0
   6027c:	bne	5dea4 <fputs@plt+0x4cdb4>
   60280:	cmp	r0, #0
   60284:	bne	5dea4 <fputs@plt+0x4cdb4>
   60288:	ldr	r3, [sl]
   6028c:	cmp	r3, #1
   60290:	bne	5dea4 <fputs@plt+0x4cdb4>
   60294:	mov	r2, r6
   60298:	ldr	r3, [r2, #8]
   6029c:	tst	r3, #9
   602a0:	bne	5dea4 <fputs@plt+0x4cdb4>
   602a4:	ldr	r3, [r2, #48]	; 0x30
   602a8:	cmp	r3, #0
   602ac:	beq	60438 <fputs@plt+0x4f348>
   602b0:	ldrb	r1, [r2, #4]
   602b4:	cmp	r1, #116	; 0x74
   602b8:	bne	5dea4 <fputs@plt+0x4cdb4>
   602bc:	ldr	r1, [r2, #28]
   602c0:	mov	r2, r3
   602c4:	ldr	r3, [r1]
   602c8:	cmp	r3, #0
   602cc:	bgt	60298 <fputs@plt+0x4f1a8>
   602d0:	b	5dea4 <fputs@plt+0x4cdb4>
   602d4:	ldr	r4, [sp, #28]
   602d8:	mov	r0, r5
   602dc:	mov	r1, #33	; 0x21
   602e0:	ldr	r7, [sp, #80]	; 0x50
   602e4:	ldr	r2, [r4, #8]
   602e8:	str	ip, [sp]
   602ec:	mov	r3, r7
   602f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   602f4:	mov	r2, r7
   602f8:	mov	r0, r9
   602fc:	ldr	r1, [r4, #8]
   60300:	bl	20560 <fputs@plt+0xf470>
   60304:	b	5ecd0 <fputs@plt+0x4dbe0>
   60308:	ldr	r3, [r7, #40]	; 0x28
   6030c:	cmp	r3, #0
   60310:	str	r3, [sp, #44]	; 0x2c
   60314:	movne	r3, #0
   60318:	strne	r3, [sp, #44]	; 0x2c
   6031c:	beq	60490 <fputs@plt+0x4f3a0>
   60320:	mov	r4, #0
   60324:	mov	r0, r9
   60328:	ldr	r1, [sp, #40]	; 0x28
   6032c:	bl	444f4 <fputs@plt+0x33404>
   60330:	mov	r1, sl
   60334:	mov	r0, r9
   60338:	strd	r4, [sp]
   6033c:	str	r4, [sp, #8]
   60340:	ldr	r3, [sp, #44]	; 0x2c
   60344:	ldr	r2, [sp, #48]	; 0x30
   60348:	bl	6786c <fputs@plt+0x5677c>
   6034c:	subs	r5, r0, #0
   60350:	beq	60480 <fputs@plt+0x4f390>
   60354:	mov	r0, r9
   60358:	ldr	r1, [sp, #40]	; 0x28
   6035c:	bl	62d68 <fputs@plt+0x51c78>
   60360:	ldrsb	r3, [r5, #38]	; 0x26
   60364:	cmp	r3, #0
   60368:	ble	60384 <fputs@plt+0x4f294>
   6036c:	mov	r2, r4
   60370:	mov	r1, #13
   60374:	str	r4, [sp]
   60378:	ldr	r0, [sp, #36]	; 0x24
   6037c:	ldr	r3, [r5, #52]	; 0x34
   60380:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60384:	mov	r0, r5
   60388:	bl	2f4f4 <fputs@plt+0x1e404>
   6038c:	add	r2, sp, #252	; 0xfc
   60390:	ldr	r0, [r9, #8]
   60394:	ldr	r1, [sp, #248]	; 0xf8
   60398:	bl	2eac4 <fputs@plt+0x1d9d4>
   6039c:	b	5f8e4 <fputs@plt+0x4e7f4>
   603a0:	ldr	r4, [r9, #76]	; 0x4c
   603a4:	add	r4, r4, #1
   603a8:	str	r4, [r9, #76]	; 0x4c
   603ac:	b	5faf8 <fputs@plt+0x4ea08>
   603b0:	ldr	r3, [sp, #32]
   603b4:	ldrb	r3, [r3, #42]	; 0x2a
   603b8:	tst	r3, #32
   603bc:	beq	603d0 <fputs@plt+0x4f2e0>
   603c0:	ldrb	r3, [r5, #55]	; 0x37
   603c4:	and	r3, r3, #3
   603c8:	cmp	r3, #2
   603cc:	beq	6017c <fputs@plt+0x4f08c>
   603d0:	ldr	r3, [pc, #-3708]	; 5f55c <fputs@plt+0x4e46c>
   603d4:	ldr	r2, [sp, #32]
   603d8:	ldr	ip, [r5]
   603dc:	add	r3, pc, r3
   603e0:	ldr	r0, [r9]
   603e4:	ldr	r2, [r2]
   603e8:	b	60194 <fputs@plt+0x4f0a4>
   603ec:	ldr	r3, [sp, #36]	; 0x24
   603f0:	mov	r0, r9
   603f4:	ldr	r3, [r3, #32]
   603f8:	str	r3, [sp, #64]	; 0x40
   603fc:	ldr	r3, [sp, #32]
   60400:	str	r3, [sp, #48]	; 0x30
   60404:	bl	204c4 <fputs@plt+0xf3d4>
   60408:	b	5fc4c <fputs@plt+0x4eb5c>
   6040c:	mov	r0, r9
   60410:	bl	45c4c <fputs@plt+0x34b5c>
   60414:	ldr	r3, [sp, #44]	; 0x2c
   60418:	ldr	r2, [r3]
   6041c:	b	5f158 <fputs@plt+0x4e068>
   60420:	ldr	r1, [pc, #-3784]	; 5f560 <fputs@plt+0x4e470>
   60424:	add	r1, pc, r1
   60428:	b	5f14c <fputs@plt+0x4e05c>
   6042c:	ldr	r6, [r7]
   60430:	ldr	r4, [r7, #8]
   60434:	b	5e854 <fputs@plt+0x4d764>
   60438:	ldr	r2, [r2, #28]
   6043c:	ldr	r2, [r2]
   60440:	cmp	r2, #0
   60444:	ble	5dea4 <fputs@plt+0x4cdb4>
   60448:	cmp	ip, #0
   6044c:	beq	5e070 <fputs@plt+0x4cf80>
   60450:	mov	r0, #20
   60454:	ldr	r1, [ip]
   60458:	b	60474 <fputs@plt+0x4f384>
   6045c:	ldr	r2, [ip, #4]
   60460:	mla	r2, r0, r3, r2
   60464:	add	r3, r3, #1
   60468:	ldrh	r2, [r2, #16]
   6046c:	cmp	r2, #0
   60470:	beq	5dea4 <fputs@plt+0x4cdb4>
   60474:	cmp	r3, r1
   60478:	blt	6045c <fputs@plt+0x4f36c>
   6047c:	b	5e070 <fputs@plt+0x4cf80>
   60480:	mov	r0, r8
   60484:	ldr	r1, [sp, #44]	; 0x2c
   60488:	bl	222ec <fputs@plt+0x111fc>
   6048c:	b	5e460 <fputs@plt+0x4d370>
   60490:	cmp	r2, #1
   60494:	bne	60320 <fputs@plt+0x4f230>
   60498:	ldr	r3, [sp, #248]	; 0xf8
   6049c:	ldr	r3, [r3]
   604a0:	ldr	r1, [r3, #20]
   604a4:	cmp	r1, #0
   604a8:	beq	60320 <fputs@plt+0x4f230>
   604ac:	ldr	r4, [r1]
   604b0:	cmp	r4, #1
   604b4:	bne	60320 <fputs@plt+0x4f230>
   604b8:	ldr	r2, [r1, #4]
   604bc:	ldr	r2, [r2]
   604c0:	ldrb	r2, [r2]
   604c4:	cmp	r2, #154	; 0x9a
   604c8:	bne	60320 <fputs@plt+0x4f230>
   604cc:	ldr	r2, [pc, #-3952]	; 5f564 <fputs@plt+0x4e474>
   604d0:	ldr	r3, [r3, #8]
   604d4:	ldr	r0, [pc, #-3956]	; 5f568 <fputs@plt+0x4e478>
   604d8:	add	r2, pc, r2
   604dc:	sub	r3, r3, #1
   604e0:	str	r2, [sp, #32]
   604e4:	add	r0, pc, r0
   604e8:	str	r3, [sp, #64]	; 0x40
   604ec:	b	604f8 <fputs@plt+0x4f408>
   604f0:	cmp	ip, #0
   604f4:	beq	60564 <fputs@plt+0x4f474>
   604f8:	ldr	lr, [sp, #32]
   604fc:	ldr	r2, [sp, #64]	; 0x40
   60500:	ldrb	ip, [r2, #1]!
   60504:	str	r2, [sp, #64]	; 0x40
   60508:	ldrb	r2, [lr], #1
   6050c:	add	r2, r0, r2
   60510:	str	lr, [sp, #32]
   60514:	add	lr, r0, ip
   60518:	ldrb	r2, [r2, #336]	; 0x150
   6051c:	ldrb	lr, [lr, #336]	; 0x150
   60520:	cmp	lr, r2
   60524:	beq	604f0 <fputs@plt+0x4f400>
   60528:	ldr	r4, [pc, #-4036]	; 5f56c <fputs@plt+0x4e47c>
   6052c:	ldr	r0, [pc, #-4036]	; 5f570 <fputs@plt+0x4e480>
   60530:	add	r4, pc, r4
   60534:	add	r0, pc, r0
   60538:	ldrb	ip, [r3, #1]!
   6053c:	ldrb	r2, [r4], #1
   60540:	add	lr, r0, ip
   60544:	ldrb	lr, [lr, #336]	; 0x150
   60548:	add	r2, r0, r2
   6054c:	ldrb	r2, [r2, #336]	; 0x150
   60550:	cmp	lr, r2
   60554:	bne	60320 <fputs@plt+0x4f230>
   60558:	cmp	ip, #0
   6055c:	bne	60538 <fputs@plt+0x4f448>
   60560:	mov	r4, #2
   60564:	mov	r2, #0
   60568:	mov	r0, r8
   6056c:	bl	253e4 <fputs@plt+0x142f4>
   60570:	ldrb	r3, [r8, #69]	; 0x45
   60574:	uxtb	r5, r4
   60578:	str	r0, [sp, #44]	; 0x2c
   6057c:	cmp	r3, #0
   60580:	bne	60320 <fputs@plt+0x4f230>
   60584:	ldr	r3, [sp, #44]	; 0x2c
   60588:	subs	r0, r5, #1
   6058c:	mvn	r1, #103	; 0x67
   60590:	movne	r0, #1
   60594:	ldr	r3, [r3, #4]
   60598:	ldr	r2, [r3]
   6059c:	strb	r0, [r3, #12]
   605a0:	strb	r1, [r2]
   605a4:	b	60320 <fputs@plt+0x4f230>
   605a8:	ldr	r3, [sp, #108]	; 0x6c
   605ac:	str	r3, [sp, #64]	; 0x40
   605b0:	b	5f194 <fputs@plt+0x4e0a4>
   605b4:	ldr	r3, [sp, #36]	; 0x24
   605b8:	mov	r0, r9
   605bc:	str	r2, [sp, #32]
   605c0:	str	r2, [sp, #48]	; 0x30
   605c4:	ldr	r3, [r3, #32]
   605c8:	str	r3, [sp, #64]	; 0x40
   605cc:	bl	204c4 <fputs@plt+0xf3d4>
   605d0:	b	5fc4c <fputs@plt+0x4eb5c>
   605d4:	movw	r4, #48576	; 0xbdc0
   605d8:	movt	r4, #65520	; 0xfff0
   605dc:	b	5f76c <fputs@plt+0x4e67c>
   605e0:	ldr	r5, [sp, #36]	; 0x24
   605e4:	str	r3, [sp, #144]	; 0x90
   605e8:	ldr	r2, [sp, #164]	; 0xa4
   605ec:	add	r1, r5, #4
   605f0:	ldr	r0, [r5]
   605f4:	bl	20ea4 <fputs@plt+0xfdb4>
   605f8:	ldr	r3, [r5, #32]
   605fc:	mov	r0, r9
   60600:	str	r3, [sp, #64]	; 0x40
   60604:	bl	204c4 <fputs@plt+0xf3d4>
   60608:	b	5fc28 <fputs@plt+0x4eb38>
   6060c:	ldr	r3, [r9, #76]	; 0x4c
   60610:	b	60018 <fputs@plt+0x4ef28>
   60614:	ldr	r3, [sp, #36]	; 0x24
   60618:	mvn	r5, #0
   6061c:	ldrb	r3, [r3, #69]	; 0x45
   60620:	b	5e450 <fputs@plt+0x4d360>
   60624:	mov	r2, r0
   60628:	mov	r0, r4
   6062c:	ldr	r1, [r7, #32]
   60630:	bl	234a8 <fputs@plt+0x123b8>
   60634:	str	r0, [r7, #32]
   60638:	b	5e3b4 <fputs@plt+0x4d2c4>
   6063c:	ldr	r2, [r1]
   60640:	cmp	r2, #0
   60644:	ldrgt	r3, [r1, #4]
   60648:	movgt	r0, #20
   6064c:	mlagt	r2, r0, r2, r3
   60650:	ble	60668 <fputs@plt+0x4f578>
   60654:	mov	r0, #0
   60658:	add	r3, r3, #20
   6065c:	strh	r0, [r3, #-4]
   60660:	cmp	r2, r3
   60664:	bne	60654 <fputs@plt+0x4f564>
   60668:	mov	r3, #0
   6066c:	str	r1, [r7, #44]	; 0x2c
   60670:	str	r3, [sl, #44]	; 0x2c
   60674:	b	5e348 <fputs@plt+0x4d258>
   60678:	ldr	r3, [sp, #88]	; 0x58
   6067c:	mov	r1, r8
   60680:	sub	r2, fp, #1
   60684:	mov	r0, r4
   60688:	add	r3, r3, #1
   6068c:	bl	30338 <fputs@plt+0x1f248>
   60690:	str	r0, [r7, #28]
   60694:	mov	r8, r0
   60698:	ldrb	r3, [r4, #69]	; 0x45
   6069c:	cmp	r3, #0
   606a0:	beq	5e270 <fputs@plt+0x4d180>
   606a4:	b	5e404 <fputs@plt+0x4d314>
   606a8:	mov	r3, r8
   606ac:	mov	r2, r8
   606b0:	mov	r1, r8
   606b4:	mov	r0, r4
   606b8:	bl	304c0 <fputs@plt+0x1f3d0>
   606bc:	cmp	r0, #0
   606c0:	mov	r8, r0
   606c4:	str	r0, [r7, #28]
   606c8:	beq	5e404 <fputs@plt+0x4d314>
   606cc:	mov	r3, #0
   606d0:	str	r3, [sp, #68]	; 0x44
   606d4:	b	5e264 <fputs@plt+0x4d174>
   606d8:	mov	r8, fp
   606dc:	ldr	fp, [sp, #48]	; 0x30
   606e0:	b	5e424 <fputs@plt+0x4d334>
   606e4:	ldr	r3, [sp, #36]	; 0x24
   606e8:	mov	r0, r9
   606ec:	str	r5, [sp, #32]
   606f0:	str	r5, [sp, #48]	; 0x30
   606f4:	ldr	r3, [r3, #32]
   606f8:	str	r3, [sp, #64]	; 0x40
   606fc:	bl	204c4 <fputs@plt+0xf3d4>
   60700:	b	5fc4c <fputs@plt+0x4eb5c>
   60704:	mov	fp, #1
   60708:	b	5e46c <fputs@plt+0x4d37c>
   6070c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   60710:	mov	r4, r0
   60714:	ldr	r5, [r0, #8]
   60718:	strd	r6, [sp, #8]
   6071c:	mov	r6, r1
   60720:	strd	r8, [sp, #16]
   60724:	mov	r8, r3
   60728:	strd	sl, [sp, #24]
   6072c:	mov	sl, r2
   60730:	str	lr, [sp, #32]
   60734:	sub	sp, sp, #68	; 0x44
   60738:	cmp	r5, #0
   6073c:	beq	60b80 <fputs@plt+0x4fa90>
   60740:	ldr	r3, [r4, #108]	; 0x6c
   60744:	add	r3, r3, #1
   60748:	str	r3, [r4, #108]	; 0x6c
   6074c:	ldr	r3, [r6, #4]
   60750:	tst	r3, #32
   60754:	beq	608b0 <fputs@plt+0x4f7c0>
   60758:	ldrb	r3, [r4, #453]	; 0x1c5
   6075c:	mvn	r7, #0
   60760:	cmp	r3, #2
   60764:	beq	608e0 <fputs@plt+0x4f7f0>
   60768:	ldrb	r3, [r6]
   6076c:	cmp	r3, #75	; 0x4b
   60770:	beq	60954 <fputs@plt+0x4f864>
   60774:	ldr	r0, [r4, #76]	; 0x4c
   60778:	mov	r1, #0
   6077c:	cmp	r3, #119	; 0x77
   60780:	strh	r1, [sp, #44]	; 0x2c
   60784:	str	r1, [sp, #56]	; 0x38
   60788:	ldr	r8, [r6, #20]
   6078c:	add	r0, r0, #1
   60790:	strd	r0, [sp, #48]	; 0x30
   60794:	str	r0, [r4, #76]	; 0x4c
   60798:	beq	60888 <fputs@plt+0x4f798>
   6079c:	mov	ip, #3
   607a0:	mov	r3, r0
   607a4:	str	r1, [sp]
   607a8:	mov	r2, r1
   607ac:	mov	r0, r5
   607b0:	mov	r1, #22
   607b4:	strb	ip, [sp, #44]	; 0x2c
   607b8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   607bc:	ldr	r0, [r4]
   607c0:	mov	r9, #0
   607c4:	ldr	r1, [r8, #56]	; 0x38
   607c8:	bl	2222c <fputs@plt+0x1113c>
   607cc:	ldr	ip, [pc, #1392]	; 60d44 <fputs@plt+0x4fc54>
   607d0:	mov	r3, r9
   607d4:	mov	r1, #132	; 0x84
   607d8:	mov	r2, r9
   607dc:	mov	r0, r4
   607e0:	add	ip, pc, ip
   607e4:	add	ip, ip, #432	; 0x1b0
   607e8:	str	ip, [sp]
   607ec:	bl	3cb48 <fputs@plt+0x2ba58>
   607f0:	ldr	r3, [r8, #8]
   607f4:	mov	r1, r8
   607f8:	add	r2, sp, #44	; 0x2c
   607fc:	str	r9, [r8, #12]
   60800:	str	r0, [r8, #56]	; 0x38
   60804:	mov	r0, r4
   60808:	bic	r3, r3, #512	; 0x200
   6080c:	str	r3, [r8, #8]
   60810:	bl	5dd18 <fputs@plt+0x4cc28>
   60814:	cmp	r0, r9
   60818:	bne	60868 <fputs@plt+0x4f778>
   6081c:	ldr	r9, [sp, #48]	; 0x30
   60820:	cmp	sl, #0
   60824:	bne	60b6c <fputs@plt+0x4fa7c>
   60828:	cmp	r7, #0
   6082c:	blt	60860 <fputs@plt+0x4f770>
   60830:	ldr	r3, [r5]
   60834:	ldr	r2, [r5, #32]
   60838:	ldr	r1, [r5, #24]
   6083c:	sub	r0, r2, #1
   60840:	str	r0, [r1, #96]	; 0x60
   60844:	ldrb	r3, [r3, #69]	; 0x45
   60848:	cmp	r3, #0
   6084c:	bne	60b5c <fputs@plt+0x4fa6c>
   60850:	ldr	r3, [r5, #4]
   60854:	add	r7, r7, r7, lsl #2
   60858:	add	r7, r3, r7, lsl #2
   6085c:	str	r2, [r7, #8]
   60860:	mov	r0, r4
   60864:	bl	1c4c8 <fputs@plt+0xb3d8>
   60868:	mov	r0, r9
   6086c:	add	sp, sp, #68	; 0x44
   60870:	ldrd	r4, [sp]
   60874:	ldrd	r6, [sp, #8]
   60878:	ldrd	r8, [sp, #16]
   6087c:	ldrd	sl, [sp, #24]
   60880:	add	sp, sp, #32
   60884:	pop	{pc}		; (ldr pc, [sp], #4)
   60888:	mov	ip, #10
   6088c:	mov	r2, r1
   60890:	str	r1, [sp]
   60894:	mov	r3, r0
   60898:	mov	r1, #25
   6089c:	strb	ip, [sp, #44]	; 0x2c
   608a0:	str	r0, [sp, #52]	; 0x34
   608a4:	mov	r0, r5
   608a8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   608ac:	b	607bc <fputs@plt+0x4f6cc>
   608b0:	mov	r0, r4
   608b4:	bl	2eb60 <fputs@plt+0x1da70>
   608b8:	ldrb	r3, [r4, #453]	; 0x1c5
   608bc:	mov	r7, r0
   608c0:	cmp	r3, #2
   608c4:	bne	60768 <fputs@plt+0x4f678>
   608c8:	cmp	r0, #0
   608cc:	ldr	r0, [r4]
   608d0:	blt	60d30 <fputs@plt+0x4fc40>
   608d4:	ldr	r2, [pc, #1132]	; 60d48 <fputs@plt+0x4fc58>
   608d8:	add	r2, pc, r2
   608dc:	b	608ec <fputs@plt+0x4f7fc>
   608e0:	ldr	r2, [pc, #1124]	; 60d4c <fputs@plt+0x4fc5c>
   608e4:	ldr	r0, [r4]
   608e8:	add	r2, pc, r2
   608ec:	ldrb	r3, [r6]
   608f0:	cmp	r3, #75	; 0x4b
   608f4:	beq	60c2c <fputs@plt+0x4fb3c>
   608f8:	ldr	r3, [pc, #1104]	; 60d50 <fputs@plt+0x4fc60>
   608fc:	add	r3, pc, r3
   60900:	ldr	r1, [pc, #1100]	; 60d54 <fputs@plt+0x4fc64>
   60904:	ldr	ip, [r4, #472]	; 0x1d8
   60908:	add	r1, pc, r1
   6090c:	str	ip, [sp]
   60910:	bl	44c0c <fputs@plt+0x33b1c>
   60914:	mov	r9, r0
   60918:	mov	r0, #0
   6091c:	ldr	r2, [r4, #468]	; 0x1d4
   60920:	mov	r3, r0
   60924:	mov	r1, #161	; 0xa1
   60928:	str	r0, [sp]
   6092c:	mov	r0, r5
   60930:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60934:	mov	r1, r0
   60938:	mvn	r3, #0
   6093c:	mov	r2, r9
   60940:	mov	r0, r5
   60944:	bl	2300c <fputs@plt+0x11f1c>
   60948:	ldrb	r3, [r6]
   6094c:	cmp	r3, #75	; 0x4b
   60950:	bne	60774 <fputs@plt+0x4f684>
   60954:	ldr	r0, [r6, #12]
   60958:	mov	r9, #0
   6095c:	bl	167fc <fputs@plt+0x570c>
   60960:	ldr	ip, [r4, #72]	; 0x48
   60964:	eor	r3, r8, #1
   60968:	mov	r1, #57	; 0x39
   6096c:	str	r9, [sp]
   60970:	strb	r0, [sp, #43]	; 0x2b
   60974:	mov	r0, r5
   60978:	add	lr, ip, #1
   6097c:	mov	r2, ip
   60980:	str	lr, [r4, #72]	; 0x48
   60984:	str	ip, [r6, #28]
   60988:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6098c:	cmp	r8, r9
   60990:	str	r0, [sp, #24]
   60994:	strne	r9, [sp, #20]
   60998:	beq	60cb0 <fputs@plt+0x4fbc0>
   6099c:	ldr	r3, [r6, #4]
   609a0:	ldr	r9, [r6, #20]
   609a4:	tst	r3, #2048	; 0x800
   609a8:	bne	60c38 <fputs@plt+0x4fb48>
   609ac:	cmp	r9, #0
   609b0:	beq	60bf4 <fputs@plt+0x4fb04>
   609b4:	ldrb	r3, [sp, #43]	; 0x2b
   609b8:	ldr	fp, [sp, #20]
   609bc:	cmp	r3, #0
   609c0:	moveq	r3, #65	; 0x41
   609c4:	strbeq	r3, [sp, #43]	; 0x2b
   609c8:	cmp	fp, #0
   609cc:	beq	609e0 <fputs@plt+0x4f8f0>
   609d0:	mov	r0, r4
   609d4:	ldr	r1, [r6, #12]
   609d8:	bl	40da0 <fputs@plt+0x2fcb0>
   609dc:	str	r0, [fp, #20]
   609e0:	ldrb	r3, [r4, #19]
   609e4:	cmp	r3, #0
   609e8:	beq	60cf4 <fputs@plt+0x4fc04>
   609ec:	sub	r2, r3, #1
   609f0:	uxtb	r2, r2
   609f4:	add	r1, r4, r2, lsl #2
   609f8:	cmp	r2, #0
   609fc:	strb	r2, [r4, #19]
   60a00:	ldr	r2, [r1, #28]
   60a04:	str	r2, [sp, #28]
   60a08:	beq	60d3c <fputs@plt+0x4fc4c>
   60a0c:	sub	r3, r3, #2
   60a10:	uxtb	r3, r3
   60a14:	add	r2, r4, r3, lsl #2
   60a18:	strb	r3, [r4, #19]
   60a1c:	ldr	r3, [r2, #28]
   60a20:	str	r3, [sp, #8]
   60a24:	cmp	r8, #0
   60a28:	bne	60d10 <fputs@plt+0x4fc20>
   60a2c:	ldm	r9, {r3, r9}
   60a30:	cmp	r3, #0
   60a34:	ble	60bc4 <fputs@plt+0x4fad4>
   60a38:	add	r2, r5, #4
   60a3c:	add	r9, r9, #20
   60a40:	str	r6, [sp, #12]
   60a44:	ldr	r6, [sp, #28]
   60a48:	str	r2, [sp, #32]
   60a4c:	str	sl, [sp, #36]	; 0x24
   60a50:	mov	sl, r3
   60a54:	b	60acc <fputs@plt+0x4f9dc>
   60a58:	mov	r1, fp
   60a5c:	bl	6122c <fputs@plt+0x5013c>
   60a60:	ldr	r2, [sp, #8]
   60a64:	mov	fp, r0
   60a68:	mov	r3, #1
   60a6c:	mov	r1, #49	; 0x31
   60a70:	mov	r0, r5
   60a74:	str	r2, [sp]
   60a78:	mov	r2, fp
   60a7c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60a80:	mov	r1, r0
   60a84:	mov	r3, #1
   60a88:	add	r2, sp, #43	; 0x2b
   60a8c:	mov	r0, r5
   60a90:	bl	2300c <fputs@plt+0x11f1c>
   60a94:	mov	r1, fp
   60a98:	mov	r2, #1
   60a9c:	mov	r0, r4
   60aa0:	bl	20560 <fputs@plt+0xf470>
   60aa4:	mov	r1, #110	; 0x6e
   60aa8:	mov	r0, r5
   60aac:	str	r8, [sp]
   60ab0:	ldr	r2, [sp, #12]
   60ab4:	ldr	r3, [sp, #8]
   60ab8:	ldr	r2, [r2, #28]
   60abc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60ac0:	subs	sl, sl, #1
   60ac4:	add	r9, r9, #20
   60ac8:	beq	60bbc <fputs@plt+0x4facc>
   60acc:	mov	r2, #0
   60ad0:	mov	r1, #1
   60ad4:	ldr	fp, [r9, #-20]	; 0xffffffec
   60ad8:	cmp	r7, r2
   60adc:	bge	60b94 <fputs@plt+0x4faa4>
   60ae0:	cmp	r8, #0
   60ae4:	mov	r2, r6
   60ae8:	mov	r0, r4
   60aec:	add	r1, sp, #44	; 0x2c
   60af0:	beq	60a58 <fputs@plt+0x4f968>
   60af4:	mov	r0, fp
   60af8:	bl	1c1bc <fputs@plt+0xb0cc>
   60afc:	subs	r3, r0, #0
   60b00:	mov	r2, r6
   60b04:	mov	r1, fp
   60b08:	mov	r0, r4
   60b0c:	bne	60c08 <fputs@plt+0x4fb18>
   60b10:	str	r3, [sp, #16]
   60b14:	bl	6122c <fputs@plt+0x5013c>
   60b18:	ldr	r3, [sp, #16]
   60b1c:	mov	fp, r0
   60b20:	mov	r2, r0
   60b24:	mov	r1, #38	; 0x26
   60b28:	mov	r0, r5
   60b2c:	ldr	ip, [r5, #32]
   60b30:	str	r3, [sp]
   60b34:	add	r3, ip, #2
   60b38:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60b3c:	mov	r1, #75	; 0x4b
   60b40:	mov	r0, r5
   60b44:	str	fp, [sp]
   60b48:	ldr	r2, [sp, #12]
   60b4c:	ldr	r3, [sp, #8]
   60b50:	ldr	r2, [r2, #28]
   60b54:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60b58:	b	60ac0 <fputs@plt+0x4f9d0>
   60b5c:	ldr	r7, [pc, #500]	; 60d58 <fputs@plt+0x4fc68>
   60b60:	add	r7, pc, r7
   60b64:	add	r7, r7, #4
   60b68:	b	6085c <fputs@plt+0x4f76c>
   60b6c:	mov	r2, sl
   60b70:	mov	r0, r5
   60b74:	ldr	r1, [r6, #28]
   60b78:	bl	2ed54 <fputs@plt+0x1dc64>
   60b7c:	b	60828 <fputs@plt+0x4f738>
   60b80:	bl	2e580 <fputs@plt+0x1d490>
   60b84:	subs	r5, r0, #0
   60b88:	bne	60740 <fputs@plt+0x4f650>
   60b8c:	mov	r9, #0
   60b90:	b	60868 <fputs@plt+0x4f778>
   60b94:	mov	r0, fp
   60b98:	bl	218a8 <fputs@plt+0x107b8>
   60b9c:	cmp	r0, #0
   60ba0:	bne	60ae0 <fputs@plt+0x4f9f0>
   60ba4:	mov	r2, r7
   60ba8:	ldr	r0, [r5]
   60bac:	mvn	r7, #0
   60bb0:	ldr	r1, [sp, #32]
   60bb4:	bl	20ea4 <fputs@plt+0xfdb4>
   60bb8:	b	60ae0 <fputs@plt+0x4f9f0>
   60bbc:	ldr	r6, [sp, #12]
   60bc0:	ldr	sl, [sp, #36]	; 0x24
   60bc4:	ldr	r3, [sp, #28]
   60bc8:	cmp	r3, #0
   60bcc:	beq	60bdc <fputs@plt+0x4faec>
   60bd0:	mov	r1, r3
   60bd4:	mov	r0, r4
   60bd8:	bl	1c6d0 <fputs@plt+0xb5e0>
   60bdc:	ldr	r3, [sp, #8]
   60be0:	cmp	r3, #0
   60be4:	beq	60bf4 <fputs@plt+0x4fb04>
   60be8:	mov	r1, r3
   60bec:	mov	r0, r4
   60bf0:	bl	1c6d0 <fputs@plt+0xb5e0>
   60bf4:	ldr	r3, [sp, #20]
   60bf8:	cmp	r3, #0
   60bfc:	bne	60c98 <fputs@plt+0x4fba8>
   60c00:	mov	r9, #0
   60c04:	b	60820 <fputs@plt+0x4f730>
   60c08:	mov	r1, #84	; 0x54
   60c0c:	mov	r0, r5
   60c10:	ldr	r3, [sp, #8]
   60c14:	ldr	r2, [sp, #12]
   60c18:	ldr	ip, [sp, #44]	; 0x2c
   60c1c:	ldr	r2, [r2, #28]
   60c20:	str	ip, [sp]
   60c24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60c28:	b	60ac0 <fputs@plt+0x4f9d0>
   60c2c:	ldr	r3, [pc, #296]	; 60d5c <fputs@plt+0x4fc6c>
   60c30:	add	r3, pc, r3
   60c34:	b	60900 <fputs@plt+0x4f810>
   60c38:	ldrb	r0, [sp, #43]	; 0x2b
   60c3c:	mov	r3, #0
   60c40:	mov	r2, #11
   60c44:	mov	r1, r9
   60c48:	ldr	ip, [r6, #28]
   60c4c:	strb	r2, [sp, #44]	; 0x2c
   60c50:	add	r2, sp, #44	; 0x2c
   60c54:	strb	r0, [sp, #45]	; 0x2d
   60c58:	mov	r0, r4
   60c5c:	str	r3, [sp, #52]	; 0x34
   60c60:	str	ip, [sp, #48]	; 0x30
   60c64:	str	r3, [sp, #56]	; 0x38
   60c68:	str	r3, [r9, #12]
   60c6c:	bl	5dd18 <fputs@plt+0x4cc28>
   60c70:	cmp	r0, #0
   60c74:	bne	60cc8 <fputs@plt+0x4fbd8>
   60c78:	ldr	r3, [r9]
   60c7c:	mov	r0, r4
   60c80:	ldr	r1, [r6, #12]
   60c84:	ldr	r3, [r3, #4]
   60c88:	ldr	r2, [r3]
   60c8c:	bl	40f70 <fputs@plt+0x2fe80>
   60c90:	ldr	r3, [sp, #20]
   60c94:	str	r0, [r3, #20]
   60c98:	mvn	r3, #5
   60c9c:	mov	r0, r5
   60ca0:	ldr	r2, [sp, #20]
   60ca4:	ldr	r1, [sp, #24]
   60ca8:	bl	2300c <fputs@plt+0x11f1c>
   60cac:	b	60c00 <fputs@plt+0x4fb10>
   60cb0:	mov	r2, #1
   60cb4:	ldr	r0, [r4]
   60cb8:	mov	r1, r2
   60cbc:	bl	277a4 <fputs@plt+0x166b4>
   60cc0:	str	r0, [sp, #20]
   60cc4:	b	6099c <fputs@plt+0x4f8ac>
   60cc8:	ldr	r2, [sp, #20]
   60ccc:	cmp	r2, #0
   60cd0:	beq	60b8c <fputs@plt+0x4fa9c>
   60cd4:	ldr	r3, [r2]
   60cd8:	sub	r3, r3, #1
   60cdc:	cmp	r3, #0
   60ce0:	str	r3, [r2]
   60ce4:	bne	60b8c <fputs@plt+0x4fa9c>
   60ce8:	mov	r0, r2
   60cec:	bl	19898 <fputs@plt+0x87a8>
   60cf0:	b	60b8c <fputs@plt+0x4fa9c>
   60cf4:	ldr	r3, [r4, #76]	; 0x4c
   60cf8:	add	r3, r3, #1
   60cfc:	str	r3, [sp, #28]
   60d00:	add	r3, r3, #1
   60d04:	str	r3, [sp, #8]
   60d08:	str	r3, [r4, #76]	; 0x4c
   60d0c:	b	60a24 <fputs@plt+0x4f934>
   60d10:	mov	r0, #0
   60d14:	mov	r1, #25
   60d18:	ldr	r3, [sp, #8]
   60d1c:	mov	r2, r0
   60d20:	str	r0, [sp]
   60d24:	mov	r0, r5
   60d28:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60d2c:	b	60a2c <fputs@plt+0x4f93c>
   60d30:	ldr	r2, [pc, #40]	; 60d60 <fputs@plt+0x4fc70>
   60d34:	add	r2, pc, r2
   60d38:	b	608ec <fputs@plt+0x4f7fc>
   60d3c:	ldr	r3, [r4, #76]	; 0x4c
   60d40:	b	60d00 <fputs@plt+0x4fc10>
   60d44:	andeq	sp, r4, r8, asr lr
   60d48:	andeq	r3, r3, r4, lsr #25
   60d4c:	ldrdeq	r9, [r3], -r0
   60d50:	ldrdeq	r9, [r3], -r0
   60d54:	andeq	r9, r3, ip, asr #19
   60d58:	andeq	r2, r5, r8, ror #25
   60d5c:	muleq	r3, r4, r6
   60d60:	andeq	r9, r3, r4, lsl #11
   60d64:	strd	r4, [sp, #-36]!	; 0xffffffdc
   60d68:	mov	r4, r0
   60d6c:	mov	r5, r1
   60d70:	strd	r6, [sp, #8]
   60d74:	ldr	r6, [r0, #8]
   60d78:	strd	r8, [sp, #16]
   60d7c:	mov	r8, r2
   60d80:	ldr	r7, [r0, #72]	; 0x48
   60d84:	strd	sl, [sp, #24]
   60d88:	str	lr, [sp, #32]
   60d8c:	sub	sp, sp, #44	; 0x2c
   60d90:	cmp	r6, #0
   60d94:	str	r3, [sp, #16]
   60d98:	add	r3, r7, #1
   60d9c:	str	r3, [r0, #72]	; 0x48
   60da0:	beq	61140 <fputs@plt+0x50050>
   60da4:	ldr	r3, [r4, #68]	; 0x44
   60da8:	and	r2, r8, #4
   60dac:	str	r2, [sp, #12]
   60db0:	cmp	r3, #0
   60db4:	bne	6104c <fputs@plt+0x4ff5c>
   60db8:	ldr	r3, [r5, #4]
   60dbc:	tst	r3, #2048	; 0x800
   60dc0:	beq	6104c <fputs@plt+0x4ff5c>
   60dc4:	tst	r3, #32
   60dc8:	bne	610c4 <fputs@plt+0x4ffd4>
   60dcc:	ldr	r3, [r5, #20]
   60dd0:	ldr	r2, [r3, #48]	; 0x30
   60dd4:	cmp	r2, #0
   60dd8:	bne	610c4 <fputs@plt+0x4ffd4>
   60ddc:	ldr	r2, [r3, #8]
   60de0:	tst	r2, #9
   60de4:	bne	610c4 <fputs@plt+0x4ffd4>
   60de8:	ldr	r2, [r3, #56]	; 0x38
   60dec:	cmp	r2, #0
   60df0:	bne	610c4 <fputs@plt+0x4ffd4>
   60df4:	ldr	r2, [r3, #32]
   60df8:	cmp	r2, #0
   60dfc:	bne	610c4 <fputs@plt+0x4ffd4>
   60e00:	ldr	r2, [r3, #28]
   60e04:	ldr	r1, [r2]
   60e08:	cmp	r1, #1
   60e0c:	bne	610c4 <fputs@plt+0x4ffd4>
   60e10:	ldr	r1, [r2, #28]
   60e14:	cmp	r1, #0
   60e18:	bne	610c4 <fputs@plt+0x4ffd4>
   60e1c:	ldr	fp, [r2, #24]
   60e20:	ldrb	r2, [fp, #42]	; 0x2a
   60e24:	tst	r2, #16
   60e28:	bne	610c4 <fputs@plt+0x4ffd4>
   60e2c:	ldr	r3, [r3]
   60e30:	ldr	sl, [r3]
   60e34:	cmp	sl, #1
   60e38:	bne	610c4 <fputs@plt+0x4ffd4>
   60e3c:	ldr	r3, [r3, #4]
   60e40:	ldr	r2, [r3]
   60e44:	ldrb	r3, [r2]
   60e48:	str	r2, [sp, #28]
   60e4c:	cmp	r3, #152	; 0x98
   60e50:	bne	610c4 <fputs@plt+0x4ffd4>
   60e54:	ldr	r1, [fp, #64]	; 0x40
   60e58:	ldr	r0, [r4]
   60e5c:	ldrsh	r9, [r2, #32]
   60e60:	cmp	r1, #0
   60e64:	str	r0, [sp, #24]
   60e68:	beq	61214 <fputs@plt+0x50124>
   60e6c:	bl	1cac4 <fputs@plt+0xb9d4>
   60e70:	sxth	r3, r0
   60e74:	str	r3, [sp, #20]
   60e78:	mov	r0, r4
   60e7c:	ldr	r1, [sp, #20]
   60e80:	bl	5db64 <fputs@plt+0x4ca74>
   60e84:	ldr	ip, [fp]
   60e88:	mov	r3, #0
   60e8c:	mov	r0, r4
   60e90:	ldr	r1, [sp, #20]
   60e94:	ldr	r2, [fp, #28]
   60e98:	str	ip, [sp]
   60e9c:	bl	2e210 <fputs@plt+0x1d120>
   60ea0:	cmp	r9, #0
   60ea4:	blt	61160 <fputs@plt+0x50070>
   60ea8:	mov	r0, r4
   60eac:	ldr	r1, [r5, #12]
   60eb0:	ldr	r2, [sp, #28]
   60eb4:	bl	40f70 <fputs@plt+0x2fe80>
   60eb8:	ldr	r3, [fp, #4]
   60ebc:	lsl	r2, r9, #4
   60ec0:	str	r0, [sp, #28]
   60ec4:	mov	r0, r5
   60ec8:	str	r2, [sp, #32]
   60ecc:	add	r3, r3, r2
   60ed0:	ldrb	sl, [r3, #13]
   60ed4:	bl	16918 <fputs@plt+0x5828>
   60ed8:	cmp	r0, #65	; 0x41
   60edc:	beq	611e0 <fputs@plt+0x500f0>
   60ee0:	cmp	r0, #66	; 0x42
   60ee4:	beq	611d0 <fputs@plt+0x500e0>
   60ee8:	cmp	sl, #66	; 0x42
   60eec:	movls	r3, #0
   60ef0:	movhi	r3, #1
   60ef4:	ldr	sl, [fp, #8]
   60ef8:	cmp	sl, #0
   60efc:	beq	6104c <fputs@plt+0x4ff5c>
   60f00:	cmp	r3, #0
   60f04:	beq	6104c <fputs@plt+0x4ff5c>
   60f08:	str	r6, [sp, #36]	; 0x24
   60f0c:	ldr	r6, [sp, #24]
   60f10:	str	fp, [sp, #24]
   60f14:	ldr	fp, [sp, #28]
   60f18:	str	r8, [sp, #28]
   60f1c:	b	60f2c <fputs@plt+0x4fe3c>
   60f20:	ldr	sl, [sl, #20]
   60f24:	cmp	sl, #0
   60f28:	beq	61048 <fputs@plt+0x4ff58>
   60f2c:	ldr	r2, [sl, #4]
   60f30:	ldrsh	r2, [r2]
   60f34:	cmp	r2, r9
   60f38:	bne	60f20 <fputs@plt+0x4fe30>
   60f3c:	ldr	r2, [sl, #32]
   60f40:	ldrb	r8, [r6, #66]	; 0x42
   60f44:	ldr	r1, [r2]
   60f48:	cmp	r1, #0
   60f4c:	beq	61158 <fputs@plt+0x50068>
   60f50:	mov	r2, #0
   60f54:	mov	r0, r6
   60f58:	bl	24214 <fputs@plt+0x13124>
   60f5c:	cmp	r0, #0
   60f60:	beq	60f74 <fputs@plt+0x4fe84>
   60f64:	mov	r3, #20
   60f68:	mvn	r2, #19
   60f6c:	smlabb	r8, r3, r8, r2
   60f70:	add	r0, r0, r8
   60f74:	cmp	fp, r0
   60f78:	bne	60f20 <fputs@plt+0x4fe30>
   60f7c:	ldr	r3, [sp, #12]
   60f80:	cmp	r3, #0
   60f84:	beq	60fa0 <fputs@plt+0x4feb0>
   60f88:	ldrh	r2, [sl, #50]	; 0x32
   60f8c:	cmp	r2, #1
   60f90:	bne	60f20 <fputs@plt+0x4fe30>
   60f94:	ldrb	r2, [sl, #54]	; 0x36
   60f98:	cmp	r2, #0
   60f9c:	beq	60f20 <fputs@plt+0x4fe30>
   60fa0:	mov	r0, r4
   60fa4:	ldr	fp, [sp, #24]
   60fa8:	ldr	r6, [sp, #36]	; 0x24
   60fac:	bl	2eb60 <fputs@plt+0x1da70>
   60fb0:	mov	r8, r0
   60fb4:	ldr	r0, [sp, #20]
   60fb8:	mov	r2, r7
   60fbc:	mov	r1, #54	; 0x36
   60fc0:	ldr	r3, [sl, #44]	; 0x2c
   60fc4:	str	r0, [sp]
   60fc8:	mov	r0, r6
   60fcc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   60fd0:	mov	r1, sl
   60fd4:	mov	r0, r4
   60fd8:	bl	3f930 <fputs@plt+0x2e840>
   60fdc:	ldr	r3, [sl, #28]
   60fe0:	ldr	r2, [sp, #16]
   60fe4:	ldrb	sl, [r3]
   60fe8:	cmp	r2, #0
   60fec:	add	sl, sl, #3
   60ff0:	beq	6100c <fputs@plt+0x4ff1c>
   60ff4:	ldr	r3, [fp, #4]
   60ff8:	ldr	r2, [sp, #32]
   60ffc:	add	r3, r3, r2
   61000:	ldrb	r3, [r3, #12]
   61004:	cmp	r3, #0
   61008:	beq	611f0 <fputs@plt+0x50100>
   6100c:	ldr	r1, [r6]
   61010:	cmp	r8, #0
   61014:	ldr	r2, [r6, #32]
   61018:	ldr	r0, [r6, #24]
   6101c:	sub	r3, r2, #1
   61020:	movlt	r8, r3
   61024:	str	r3, [r0, #96]	; 0x60
   61028:	ldrb	r3, [r1, #69]	; 0x45
   6102c:	cmp	r3, #0
   61030:	beq	611c0 <fputs@plt+0x500d0>
   61034:	ldr	r8, [pc, #488]	; 61224 <fputs@plt+0x50134>
   61038:	add	r8, pc, r8
   6103c:	add	r8, r8, #4
   61040:	str	r2, [r8, #8]
   61044:	b	61150 <fputs@plt+0x50060>
   61048:	ldr	r8, [sp, #28]
   6104c:	cmp	r8, #3
   61050:	bne	610c4 <fputs@plt+0x4ffd4>
   61054:	ldr	r3, [r5, #4]
   61058:	and	r3, r3, #2048	; 0x800
   6105c:	cmp	r3, #0
   61060:	beq	61090 <fputs@plt+0x4ffa0>
   61064:	ldr	r6, [r4, #428]	; 0x1ac
   61068:	ldr	r1, [sp, #16]
   6106c:	cmp	r1, #0
   61070:	beq	610ec <fputs@plt+0x4fffc>
   61074:	ldr	r2, [r4, #76]	; 0x4c
   61078:	mov	r3, #0
   6107c:	mov	sl, #2
   61080:	add	r2, r2, #1
   61084:	str	r2, [r4, #76]	; 0x4c
   61088:	str	r2, [r1]
   6108c:	b	610f8 <fputs@plt+0x50008>
   61090:	ldr	r6, [r5, #12]
   61094:	mov	r2, r3
   61098:	mov	r1, #1
   6109c:	mov	r0, r5
   610a0:	str	r3, [r5, #12]
   610a4:	bl	218a8 <fputs@plt+0x107b8>
   610a8:	cmp	r0, #0
   610ac:	str	r6, [r5, #12]
   610b0:	beq	6114c <fputs@plt+0x5005c>
   610b4:	ldr	r3, [r5, #20]
   610b8:	ldr	r3, [r3]
   610bc:	cmp	r3, #2
   610c0:	ble	6114c <fputs@plt+0x5005c>
   610c4:	ldr	r3, [sp, #12]
   610c8:	ldr	r6, [r4, #428]	; 0x1ac
   610cc:	cmp	r3, #0
   610d0:	beq	61068 <fputs@plt+0x4ff78>
   610d4:	ldr	r3, [r5, #12]
   610d8:	mov	r2, #0
   610dc:	ldrsh	r3, [r3, #32]
   610e0:	str	r2, [r4, #428]	; 0x1ac
   610e4:	cmp	r3, r2
   610e8:	blt	61128 <fputs@plt+0x50038>
   610ec:	mov	r3, #0
   610f0:	mov	sl, #2
   610f4:	mov	r2, r3
   610f8:	mov	r1, r5
   610fc:	mov	r0, r4
   61100:	bl	6070c <fputs@plt+0x4f61c>
   61104:	str	r6, [r4, #428]	; 0x1ac
   61108:	mov	r0, sl
   6110c:	add	sp, sp, #44	; 0x2c
   61110:	ldrd	r4, [sp]
   61114:	ldrd	r6, [sp, #8]
   61118:	ldrd	r8, [sp, #16]
   6111c:	ldrd	sl, [sp, #24]
   61120:	add	sp, sp, #32
   61124:	pop	{pc}		; (ldr pc, [sp], #4)
   61128:	ldr	r2, [r5, #4]
   6112c:	ands	r2, r2, #2048	; 0x800
   61130:	moveq	r3, #1
   61134:	moveq	sl, r3
   61138:	beq	610f8 <fputs@plt+0x50008>
   6113c:	b	610ec <fputs@plt+0x4fffc>
   61140:	bl	2e580 <fputs@plt+0x1d490>
   61144:	mov	r6, r0
   61148:	b	60da4 <fputs@plt+0x4fcb4>
   6114c:	mov	sl, #5
   61150:	str	r7, [r5, #28]
   61154:	b	61108 <fputs@plt+0x50018>
   61158:	ldr	r0, [r6, #8]
   6115c:	b	60f5c <fputs@plt+0x4fe6c>
   61160:	mov	r0, r4
   61164:	bl	2eb60 <fputs@plt+0x1da70>
   61168:	mov	r1, #54	; 0x36
   6116c:	mov	r8, r0
   61170:	ldr	r2, [sp, #20]
   61174:	mov	r3, fp
   61178:	mov	r0, r4
   6117c:	str	r1, [sp]
   61180:	mov	r1, r7
   61184:	bl	3f960 <fputs@plt+0x2e870>
   61188:	ldr	r1, [r6]
   6118c:	cmp	r8, #0
   61190:	ldr	r2, [r6, #32]
   61194:	ldr	r0, [r6, #24]
   61198:	sub	r3, r2, #1
   6119c:	movlt	r8, r3
   611a0:	str	r3, [r0, #96]	; 0x60
   611a4:	ldrb	r3, [r1, #69]	; 0x45
   611a8:	cmp	r3, #0
   611ac:	beq	611c0 <fputs@plt+0x500d0>
   611b0:	ldr	r8, [pc, #112]	; 61228 <fputs@plt+0x50138>
   611b4:	add	r8, pc, r8
   611b8:	add	r8, r8, #4
   611bc:	b	61040 <fputs@plt+0x4ff50>
   611c0:	ldr	r3, [r6, #4]
   611c4:	add	r8, r8, r8, lsl #2
   611c8:	add	r8, r3, r8, lsl #2
   611cc:	b	61040 <fputs@plt+0x4ff50>
   611d0:	sub	r3, sl, #66	; 0x42
   611d4:	clz	r3, r3
   611d8:	lsr	r3, r3, #5
   611dc:	b	60ef4 <fputs@plt+0x4fe04>
   611e0:	ldr	sl, [fp, #8]
   611e4:	cmp	sl, #0
   611e8:	bne	60f08 <fputs@plt+0x4fe18>
   611ec:	b	6104c <fputs@plt+0x4ff5c>
   611f0:	ldr	r2, [r4, #76]	; 0x4c
   611f4:	mov	r1, r7
   611f8:	mov	r0, r6
   611fc:	ldr	r3, [sp, #16]
   61200:	add	r2, r2, #1
   61204:	str	r2, [r4, #76]	; 0x4c
   61208:	str	r2, [r3]
   6120c:	bl	2ed54 <fputs@plt+0x1dc64>
   61210:	b	6100c <fputs@plt+0x4ff1c>
   61214:	movw	r3, #48576	; 0xbdc0
   61218:	movt	r3, #65535	; 0xffff
   6121c:	str	r3, [sp, #20]
   61220:	b	60e78 <fputs@plt+0x4fd88>
   61224:	andeq	r2, r5, r0, lsl r8
   61228:	muleq	r5, r4, r6
   6122c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   61230:	mov	r3, #0
   61234:	ldr	r5, [r0, #8]
   61238:	strd	r6, [sp, #8]
   6123c:	strd	r8, [sp, #16]
   61240:	strd	sl, [sp, #24]
   61244:	str	lr, [sp, #32]
   61248:	sub	sp, sp, #148	; 0x94
   6124c:	cmp	r5, r3
   61250:	moveq	r8, r5
   61254:	str	r3, [sp, #40]	; 0x28
   61258:	str	r3, [sp, #44]	; 0x2c
   6125c:	beq	61504 <fputs@plt+0x50414>
   61260:	cmp	r1, r3
   61264:	mov	r7, r1
   61268:	str	r2, [sp, #20]
   6126c:	mov	r4, r0
   61270:	beq	614bc <fputs@plt+0x503cc>
   61274:	ldrb	r6, [r1]
   61278:	sub	r3, r6, #19
   6127c:	cmp	r3, #140	; 0x8c
   61280:	addls	pc, pc, r3, lsl #2
   61284:	b	61c94 <fputs@plt+0x50ba4>
   61288:	b	617a8 <fputs@plt+0x506b8>
   6128c:	b	61bd0 <fputs@plt+0x50ae0>
   61290:	b	61c94 <fputs@plt+0x50ba4>
   61294:	b	61c94 <fputs@plt+0x50ba4>
   61298:	b	61c94 <fputs@plt+0x50ba4>
   6129c:	b	61c94 <fputs@plt+0x50ba4>
   612a0:	b	61c94 <fputs@plt+0x50ba4>
   612a4:	b	61c94 <fputs@plt+0x50ba4>
   612a8:	b	61c94 <fputs@plt+0x50ba4>
   612ac:	b	61c94 <fputs@plt+0x50ba4>
   612b0:	b	61c94 <fputs@plt+0x50ba4>
   612b4:	b	61c94 <fputs@plt+0x50ba4>
   612b8:	b	61c94 <fputs@plt+0x50ba4>
   612bc:	b	61c94 <fputs@plt+0x50ba4>
   612c0:	b	61c94 <fputs@plt+0x50ba4>
   612c4:	b	61c94 <fputs@plt+0x50ba4>
   612c8:	b	61c94 <fputs@plt+0x50ba4>
   612cc:	b	61c94 <fputs@plt+0x50ba4>
   612d0:	b	61c94 <fputs@plt+0x50ba4>
   612d4:	b	61b58 <fputs@plt+0x50a68>
   612d8:	b	61c94 <fputs@plt+0x50ba4>
   612dc:	b	61c94 <fputs@plt+0x50ba4>
   612e0:	b	61c94 <fputs@plt+0x50ba4>
   612e4:	b	61c94 <fputs@plt+0x50ba4>
   612e8:	b	61c94 <fputs@plt+0x50ba4>
   612ec:	b	61c94 <fputs@plt+0x50ba4>
   612f0:	b	61c94 <fputs@plt+0x50ba4>
   612f4:	b	61c94 <fputs@plt+0x50ba4>
   612f8:	b	61c94 <fputs@plt+0x50ba4>
   612fc:	b	61c94 <fputs@plt+0x50ba4>
   61300:	b	61c94 <fputs@plt+0x50ba4>
   61304:	b	61c94 <fputs@plt+0x50ba4>
   61308:	b	61c94 <fputs@plt+0x50ba4>
   6130c:	b	61c94 <fputs@plt+0x50ba4>
   61310:	b	61c94 <fputs@plt+0x50ba4>
   61314:	b	61c94 <fputs@plt+0x50ba4>
   61318:	b	61c94 <fputs@plt+0x50ba4>
   6131c:	b	61c94 <fputs@plt+0x50ba4>
   61320:	b	61be4 <fputs@plt+0x50af4>
   61324:	b	61c94 <fputs@plt+0x50ba4>
   61328:	b	61c94 <fputs@plt+0x50ba4>
   6132c:	b	61c94 <fputs@plt+0x50ba4>
   61330:	b	61c94 <fputs@plt+0x50ba4>
   61334:	b	61864 <fputs@plt+0x50774>
   61338:	b	61c94 <fputs@plt+0x50ba4>
   6133c:	b	61c94 <fputs@plt+0x50ba4>
   61340:	b	61c94 <fputs@plt+0x50ba4>
   61344:	b	61c94 <fputs@plt+0x50ba4>
   61348:	b	61c94 <fputs@plt+0x50ba4>
   6134c:	b	61c94 <fputs@plt+0x50ba4>
   61350:	b	61c94 <fputs@plt+0x50ba4>
   61354:	b	61c94 <fputs@plt+0x50ba4>
   61358:	b	619e8 <fputs@plt+0x508f8>
   6135c:	b	619e8 <fputs@plt+0x508f8>
   61360:	b	619a8 <fputs@plt+0x508b8>
   61364:	b	61a2c <fputs@plt+0x5093c>
   61368:	b	616d0 <fputs@plt+0x505e0>
   6136c:	b	6162c <fputs@plt+0x5053c>
   61370:	b	6162c <fputs@plt+0x5053c>
   61374:	b	615d8 <fputs@plt+0x504e8>
   61378:	b	615d8 <fputs@plt+0x504e8>
   6137c:	b	615d8 <fputs@plt+0x504e8>
   61380:	b	615d8 <fputs@plt+0x504e8>
   61384:	b	615d8 <fputs@plt+0x504e8>
   61388:	b	615d8 <fputs@plt+0x504e8>
   6138c:	b	61c94 <fputs@plt+0x50ba4>
   61390:	b	619e8 <fputs@plt+0x508f8>
   61394:	b	619e8 <fputs@plt+0x508f8>
   61398:	b	619e8 <fputs@plt+0x508f8>
   6139c:	b	619e8 <fputs@plt+0x508f8>
   613a0:	b	619e8 <fputs@plt+0x508f8>
   613a4:	b	619e8 <fputs@plt+0x508f8>
   613a8:	b	619e8 <fputs@plt+0x508f8>
   613ac:	b	619e8 <fputs@plt+0x508f8>
   613b0:	b	619e8 <fputs@plt+0x508f8>
   613b4:	b	619e8 <fputs@plt+0x508f8>
   613b8:	b	615c4 <fputs@plt+0x504d4>
   613bc:	b	617a8 <fputs@plt+0x506b8>
   613c0:	b	615ac <fputs@plt+0x504bc>
   613c4:	b	61c94 <fputs@plt+0x50ba4>
   613c8:	b	61c94 <fputs@plt+0x50ba4>
   613cc:	b	61c94 <fputs@plt+0x50ba4>
   613d0:	b	614bc <fputs@plt+0x503cc>
   613d4:	b	61c94 <fputs@plt+0x50ba4>
   613d8:	b	61c94 <fputs@plt+0x50ba4>
   613dc:	b	61c94 <fputs@plt+0x50ba4>
   613e0:	b	61c94 <fputs@plt+0x50ba4>
   613e4:	b	61c94 <fputs@plt+0x50ba4>
   613e8:	b	61c94 <fputs@plt+0x50ba4>
   613ec:	b	61c94 <fputs@plt+0x50ba4>
   613f0:	b	61c94 <fputs@plt+0x50ba4>
   613f4:	b	61c94 <fputs@plt+0x50ba4>
   613f8:	b	61c94 <fputs@plt+0x50ba4>
   613fc:	b	61c94 <fputs@plt+0x50ba4>
   61400:	b	61c94 <fputs@plt+0x50ba4>
   61404:	b	61c94 <fputs@plt+0x50ba4>
   61408:	b	61c94 <fputs@plt+0x50ba4>
   6140c:	b	61c94 <fputs@plt+0x50ba4>
   61410:	b	61c94 <fputs@plt+0x50ba4>
   61414:	b	61c94 <fputs@plt+0x50ba4>
   61418:	b	61bd0 <fputs@plt+0x50ae0>
   6141c:	b	61c94 <fputs@plt+0x50ba4>
   61420:	b	61c94 <fputs@plt+0x50ba4>
   61424:	b	61c94 <fputs@plt+0x50ba4>
   61428:	b	61c94 <fputs@plt+0x50ba4>
   6142c:	b	61c94 <fputs@plt+0x50ba4>
   61430:	b	61c94 <fputs@plt+0x50ba4>
   61434:	b	61c94 <fputs@plt+0x50ba4>
   61438:	b	61c94 <fputs@plt+0x50ba4>
   6143c:	b	61c94 <fputs@plt+0x50ba4>
   61440:	b	61c94 <fputs@plt+0x50ba4>
   61444:	b	61c94 <fputs@plt+0x50ba4>
   61448:	b	61c94 <fputs@plt+0x50ba4>
   6144c:	b	61590 <fputs@plt+0x504a0>
   61450:	b	6156c <fputs@plt+0x5047c>
   61454:	b	618c0 <fputs@plt+0x507d0>
   61458:	b	61c40 <fputs@plt+0x50b50>
   6145c:	b	61c94 <fputs@plt+0x50ba4>
   61460:	b	61c94 <fputs@plt+0x50ba4>
   61464:	b	61c94 <fputs@plt+0x50ba4>
   61468:	b	61c94 <fputs@plt+0x50ba4>
   6146c:	b	61c94 <fputs@plt+0x50ba4>
   61470:	b	61c94 <fputs@plt+0x50ba4>
   61474:	b	61c94 <fputs@plt+0x50ba4>
   61478:	b	61c94 <fputs@plt+0x50ba4>
   6147c:	b	61c94 <fputs@plt+0x50ba4>
   61480:	b	61c94 <fputs@plt+0x50ba4>
   61484:	b	61c94 <fputs@plt+0x50ba4>
   61488:	b	61c94 <fputs@plt+0x50ba4>
   6148c:	b	619a8 <fputs@plt+0x508b8>
   61490:	b	61c94 <fputs@plt+0x50ba4>
   61494:	b	61c94 <fputs@plt+0x50ba4>
   61498:	b	6192c <fputs@plt+0x5083c>
   6149c:	b	61524 <fputs@plt+0x50434>
   614a0:	b	61844 <fputs@plt+0x50754>
   614a4:	b	6181c <fputs@plt+0x5072c>
   614a8:	b	617e0 <fputs@plt+0x506f0>
   614ac:	b	615c4 <fputs@plt+0x504d4>
   614b0:	b	617d8 <fputs@plt+0x506e8>
   614b4:	b	61c94 <fputs@plt+0x50ba4>
   614b8:	b	615c4 <fputs@plt+0x504d4>
   614bc:	ldr	r3, [sp, #20]
   614c0:	mov	r1, #0
   614c4:	mov	r0, r5
   614c8:	mov	r2, r1
   614cc:	str	r1, [sp]
   614d0:	mov	r1, #25
   614d4:	mov	r8, r3
   614d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   614dc:	ldr	r1, [sp, #40]	; 0x28
   614e0:	cmp	r1, #0
   614e4:	beq	614f0 <fputs@plt+0x50400>
   614e8:	mov	r0, r4
   614ec:	bl	1c6d0 <fputs@plt+0xb5e0>
   614f0:	ldr	r1, [sp, #44]	; 0x2c
   614f4:	cmp	r1, #0
   614f8:	beq	61504 <fputs@plt+0x50414>
   614fc:	mov	r0, r4
   61500:	bl	1c6d0 <fputs@plt+0xb5e0>
   61504:	mov	r0, r8
   61508:	add	sp, sp, #148	; 0x94
   6150c:	ldrd	r4, [sp]
   61510:	ldrd	r6, [sp, #8]
   61514:	ldrd	r8, [sp, #16]
   61518:	ldrd	sl, [sp, #24]
   6151c:	add	sp, sp, #32
   61520:	pop	{pc}		; (ldr pc, [sp], #4)
   61524:	ldr	r3, [r7, #28]
   61528:	ldrsh	r2, [r7, #32]
   6152c:	cmp	r3, #0
   61530:	bge	61548 <fputs@plt+0x50458>
   61534:	ldr	r8, [r4, #100]	; 0x64
   61538:	cmp	r8, #0
   6153c:	addgt	r8, r8, r2
   61540:	bgt	61504 <fputs@plt+0x50414>
   61544:	ldr	r3, [r4, #104]	; 0x68
   61548:	mov	r0, r4
   6154c:	ldr	r1, [sp, #20]
   61550:	str	r1, [sp]
   61554:	ldrb	ip, [r7, #38]	; 0x26
   61558:	ldr	r1, [r7, #44]	; 0x2c
   6155c:	str	ip, [sp, #4]
   61560:	bl	46500 <fputs@plt+0x35410>
   61564:	mov	r8, r0
   61568:	b	614dc <fputs@plt+0x503ec>
   6156c:	ldr	r1, [r1, #8]
   61570:	cmp	r1, #0
   61574:	beq	61e88 <fputs@plt+0x50d98>
   61578:	ldr	r3, [sp, #20]
   6157c:	mov	r0, r5
   61580:	mov	r2, #0
   61584:	mov	r8, r3
   61588:	bl	300bc <fputs@plt+0x1efcc>
   6158c:	b	614dc <fputs@plt+0x503ec>
   61590:	ldr	r2, [sp, #20]
   61594:	mov	r3, #0
   61598:	mov	r8, r2
   6159c:	str	r2, [sp]
   615a0:	ldmib	r1, {r1, r2}
   615a4:	bl	443c0 <fputs@plt+0x332d0>
   615a8:	b	614dc <fputs@plt+0x503ec>
   615ac:	ldr	r8, [sp, #20]
   615b0:	mov	r0, r5
   615b4:	ldr	r2, [r1, #8]
   615b8:	mov	r1, r8
   615bc:	bl	2e638 <fputs@plt+0x1d548>
   615c0:	b	614dc <fputs@plt+0x503ec>
   615c4:	ldr	r1, [r1, #12]
   615c8:	ldr	r2, [sp, #20]
   615cc:	bl	6122c <fputs@plt+0x5013c>
   615d0:	mov	r8, r0
   615d4:	b	614dc <fputs@plt+0x503ec>
   615d8:	add	r2, sp, #40	; 0x28
   615dc:	ldr	r1, [r1, #12]
   615e0:	bl	6425c <fputs@plt+0x5316c>
   615e4:	ldr	r9, [sp, #20]
   615e8:	mov	r5, r0
   615ec:	add	r2, sp, #44	; 0x2c
   615f0:	mov	r0, r4
   615f4:	ldr	r1, [r7, #16]
   615f8:	bl	6425c <fputs@plt+0x5316c>
   615fc:	mov	r2, #32
   61600:	mov	r3, r6
   61604:	str	r5, [sp]
   61608:	mov	r8, r9
   6160c:	mov	r1, r9
   61610:	strd	r0, [sp, #4]
   61614:	mov	r0, r4
   61618:	str	r2, [sp, #12]
   6161c:	ldr	r1, [r7, #12]
   61620:	ldr	r2, [r7, #16]
   61624:	bl	42af0 <fputs@plt+0x31a00>
   61628:	b	614dc <fputs@plt+0x503ec>
   6162c:	ldr	r9, [sp, #20]
   61630:	mov	r8, #0
   61634:	mov	r2, #1
   61638:	mov	r1, #22
   6163c:	mov	r0, r5
   61640:	str	r8, [sp]
   61644:	mov	r3, r9
   61648:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6164c:	add	r2, sp, #40	; 0x28
   61650:	mov	r0, r4
   61654:	ldr	r1, [r7, #12]
   61658:	bl	6425c <fputs@plt+0x5316c>
   6165c:	mov	r2, r0
   61660:	mov	r1, r6
   61664:	str	r8, [sp]
   61668:	mov	r3, r8
   6166c:	mov	r0, r5
   61670:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61674:	mov	r6, r0
   61678:	mov	r2, r8
   6167c:	str	r8, [sp]
   61680:	mov	r3, r9
   61684:	mov	r1, #22
   61688:	mov	r0, r5
   6168c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61690:	ldr	r1, [r5]
   61694:	cmp	r6, r8
   61698:	ldr	r2, [r5, #32]
   6169c:	ldr	r0, [r5, #24]
   616a0:	sub	r3, r2, #1
   616a4:	movlt	r6, r3
   616a8:	str	r3, [r0, #96]	; 0x60
   616ac:	ldrb	r3, [r1, #69]	; 0x45
   616b0:	cmp	r3, r8
   616b4:	bne	61ef8 <fputs@plt+0x50e08>
   616b8:	ldr	r3, [r5, #4]
   616bc:	add	r6, r6, r6, lsl #2
   616c0:	add	r6, r3, r6, lsl #2
   616c4:	str	r2, [r6, #8]
   616c8:	ldr	r8, [sp, #20]
   616cc:	b	614dc <fputs@plt+0x503ec>
   616d0:	ldr	r0, [r5, #24]
   616d4:	mov	r9, #0
   616d8:	bl	2e338 <fputs@plt+0x1d248>
   616dc:	mov	r8, r0
   616e0:	ldr	r0, [r5, #24]
   616e4:	bl	2e338 <fputs@plt+0x1d248>
   616e8:	ldr	sl, [sp, #20]
   616ec:	mov	r6, r0
   616f0:	mov	r2, r9
   616f4:	mov	r1, #25
   616f8:	mov	r0, r5
   616fc:	str	r9, [sp]
   61700:	mov	r3, sl
   61704:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61708:	mov	r1, r7
   6170c:	mov	r3, r6
   61710:	mov	r2, r8
   61714:	mov	r0, r4
   61718:	bl	643ec <fputs@plt+0x532fc>
   6171c:	mov	r3, sl
   61720:	mov	r2, #1
   61724:	str	r9, [sp]
   61728:	mov	r1, #22
   6172c:	mov	r0, r5
   61730:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61734:	ldr	r7, [r5, #24]
   61738:	ldr	r3, [r7, #120]	; 0x78
   6173c:	cmp	r3, r9
   61740:	beq	61750 <fputs@plt+0x50660>
   61744:	ldr	r2, [r5, #32]
   61748:	mvn	r8, r8
   6174c:	str	r2, [r3, r8, lsl #2]
   61750:	ldr	ip, [r5, #32]
   61754:	mov	lr, #0
   61758:	mov	r1, #37	; 0x25
   6175c:	mov	r3, lr
   61760:	mov	r0, r5
   61764:	ldr	r2, [sp, #20]
   61768:	sub	ip, ip, #1
   6176c:	str	ip, [r7, #96]	; 0x60
   61770:	str	lr, [sp]
   61774:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61778:	ldr	r2, [r5, #24]
   6177c:	ldr	r3, [r2, #120]	; 0x78
   61780:	cmp	r3, #0
   61784:	beq	61794 <fputs@plt+0x506a4>
   61788:	ldr	r1, [r5, #32]
   6178c:	mvn	r6, r6
   61790:	str	r1, [r3, r6, lsl #2]
   61794:	ldr	r3, [r5, #32]
   61798:	ldr	r8, [sp, #20]
   6179c:	sub	r3, r3, #1
   617a0:	str	r3, [r2, #96]	; 0x60
   617a4:	b	614dc <fputs@plt+0x503ec>
   617a8:	add	r2, sp, #40	; 0x28
   617ac:	ldr	r1, [r1, #12]
   617b0:	bl	6425c <fputs@plt+0x5316c>
   617b4:	ldr	r3, [sp, #20]
   617b8:	mov	ip, #0
   617bc:	mov	r2, r0
   617c0:	mov	r1, r6
   617c4:	mov	r0, r5
   617c8:	str	ip, [sp]
   617cc:	mov	r8, r3
   617d0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   617d4:	b	614dc <fputs@plt+0x503ec>
   617d8:	ldr	r8, [r1, #28]
   617dc:	b	61504 <fputs@plt+0x50414>
   617e0:	ldr	r2, [r1, #12]
   617e4:	ldrb	r3, [r2]
   617e8:	cmp	r3, #132	; 0x84
   617ec:	beq	62034 <fputs@plt+0x50f44>
   617f0:	cmp	r3, #133	; 0x85
   617f4:	bne	61f24 <fputs@plt+0x50e34>
   617f8:	ldr	r1, [r2, #8]
   617fc:	cmp	r1, #0
   61800:	beq	61e88 <fputs@plt+0x50d98>
   61804:	ldr	r3, [sp, #20]
   61808:	mov	r0, r5
   6180c:	mov	r2, #1
   61810:	mov	r8, r3
   61814:	bl	300bc <fputs@plt+0x1efcc>
   61818:	b	614dc <fputs@plt+0x503ec>
   6181c:	ldrsh	r3, [r1, #34]	; 0x22
   61820:	ldr	r1, [r1, #40]	; 0x28
   61824:	add	r3, r3, r3, lsl #1
   61828:	ldrb	r0, [r1]
   6182c:	ldr	r2, [r1, #28]
   61830:	cmp	r0, #0
   61834:	add	r3, r2, r3, lsl #3
   61838:	bne	61ec8 <fputs@plt+0x50dd8>
   6183c:	ldr	r8, [r3, #16]
   61840:	b	61504 <fputs@plt+0x50414>
   61844:	ldr	r2, [r1, #40]	; 0x28
   61848:	cmp	r2, #0
   6184c:	beq	6205c <fputs@plt+0x50f6c>
   61850:	ldrsh	r1, [r1, #34]	; 0x22
   61854:	ldr	r3, [r2, #40]	; 0x28
   61858:	add	r3, r3, r1, lsl #4
   6185c:	ldr	r8, [r3, #8]
   61860:	b	61504 <fputs@plt+0x50414>
   61864:	ldr	ip, [r7, #28]
   61868:	mov	r8, #0
   6186c:	mov	r1, #134	; 0x86
   61870:	mov	r0, r5
   61874:	ldr	r6, [r7, #44]	; 0x2c
   61878:	ldr	r3, [sp, #20]
   6187c:	ldrsh	lr, [r6, #34]	; 0x22
   61880:	str	r8, [sp]
   61884:	ldrsh	r2, [r7, #32]
   61888:	mla	ip, lr, ip, ip
   6188c:	add	ip, ip, #1
   61890:	add	r2, ip, r2
   61894:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61898:	ldrsh	r3, [r7, #32]
   6189c:	cmp	r3, r8
   618a0:	blt	618b8 <fputs@plt+0x507c8>
   618a4:	ldr	r2, [r6, #4]
   618a8:	add	r3, r2, r3, lsl #4
   618ac:	ldrb	r3, [r3, #13]
   618b0:	cmp	r3, #69	; 0x45
   618b4:	beq	62074 <fputs@plt+0x50f84>
   618b8:	ldr	r8, [sp, #20]
   618bc:	b	614dc <fputs@plt+0x503ec>
   618c0:	ldr	r1, [r1, #8]
   618c4:	adds	r6, r1, #2
   618c8:	beq	62050 <fputs@plt+0x50f60>
   618cc:	mov	r0, r6
   618d0:	bl	10f34 <strlen@plt>
   618d4:	bic	r2, r0, #-1073741824	; 0xc0000000
   618d8:	sub	r2, r2, #1
   618dc:	add	r7, r2, r2, lsr #31
   618e0:	asr	r7, r7, #1
   618e4:	mov	r1, r6
   618e8:	ldr	r0, [r5]
   618ec:	bl	23214 <fputs@plt+0x12124>
   618f0:	ldr	r8, [sp, #20]
   618f4:	mov	r6, r0
   618f8:	mov	r0, #0
   618fc:	mov	r2, r7
   61900:	mov	r1, #27
   61904:	str	r0, [sp]
   61908:	mov	r0, r5
   6190c:	mov	r3, r8
   61910:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61914:	mov	r1, r0
   61918:	mov	r2, r6
   6191c:	mov	r0, r5
   61920:	mvn	r3, #0
   61924:	bl	2300c <fputs@plt+0x11f1c>
   61928:	b	614dc <fputs@plt+0x503ec>
   6192c:	ldr	r3, [r1, #4]
   61930:	ldr	r2, [r0]
   61934:	tst	r3, #16384	; 0x4000
   61938:	movne	fp, #0
   6193c:	ldrb	r3, [r2, #66]	; 0x42
   61940:	movne	r6, fp
   61944:	str	r2, [sp, #24]
   61948:	bne	6195c <fputs@plt+0x5086c>
   6194c:	ldr	fp, [r1, #20]
   61950:	cmp	fp, #0
   61954:	ldrne	r6, [fp]
   61958:	moveq	r6, fp
   6195c:	mov	r1, #0
   61960:	mov	r2, r6
   61964:	ldr	r9, [r7, #8]
   61968:	str	r1, [sp]
   6196c:	ldr	r0, [sp, #24]
   61970:	mov	r1, r9
   61974:	bl	24344 <fputs@plt+0x13254>
   61978:	subs	r8, r0, #0
   6197c:	beq	6198c <fputs@plt+0x5089c>
   61980:	ldr	r3, [r8, #16]
   61984:	cmp	r3, #0
   61988:	beq	61f98 <fputs@plt+0x50ea8>
   6198c:	ldr	r1, [pc, #2668]	; 62400 <fputs@plt+0x51310>
   61990:	mov	r2, r9
   61994:	mov	r0, r4
   61998:	ldr	r8, [sp, #20]
   6199c:	add	r1, pc, r1
   619a0:	bl	3aac4 <fputs@plt+0x299d4>
   619a4:	b	614dc <fputs@plt+0x503ec>
   619a8:	add	r2, sp, #40	; 0x28
   619ac:	ldr	r1, [r1, #12]
   619b0:	bl	6425c <fputs@plt+0x5316c>
   619b4:	ldr	r9, [sp, #20]
   619b8:	mov	r5, r0
   619bc:	add	r2, sp, #44	; 0x2c
   619c0:	mov	r0, r4
   619c4:	ldr	r1, [r7, #16]
   619c8:	bl	6425c <fputs@plt+0x5316c>
   619cc:	cmp	r6, #73	; 0x49
   619d0:	mov	r2, #160	; 0xa0
   619d4:	str	r5, [sp]
   619d8:	mov	r8, r9
   619dc:	moveq	r3, #79	; 0x4f
   619e0:	movne	r3, #78	; 0x4e
   619e4:	b	6160c <fputs@plt+0x5051c>
   619e8:	add	r2, sp, #40	; 0x28
   619ec:	ldr	r1, [r1, #12]
   619f0:	bl	6425c <fputs@plt+0x5316c>
   619f4:	ldr	r1, [r7, #16]
   619f8:	mov	r9, r0
   619fc:	add	r2, sp, #44	; 0x2c
   61a00:	mov	r0, r4
   61a04:	ldr	r7, [sp, #20]
   61a08:	bl	6425c <fputs@plt+0x5316c>
   61a0c:	mov	r2, r0
   61a10:	mov	r3, r9
   61a14:	mov	r0, r5
   61a18:	mov	r1, r6
   61a1c:	str	r7, [sp]
   61a20:	mov	r8, r7
   61a24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61a28:	b	614dc <fputs@plt+0x503ec>
   61a2c:	ldr	r8, [r1, #12]
   61a30:	add	r6, sp, #44	; 0x2c
   61a34:	add	r2, sp, #40	; 0x28
   61a38:	ldr	r3, [r1, #20]
   61a3c:	str	r6, [sp, #24]
   61a40:	mov	r1, r8
   61a44:	ldr	r3, [r3, #4]
   61a48:	ldr	fp, [r3]
   61a4c:	mov	sl, r3
   61a50:	bl	6425c <fputs@plt+0x5316c>
   61a54:	mov	r9, r0
   61a58:	mov	r2, r6
   61a5c:	mov	r0, r4
   61a60:	mov	r1, fp
   61a64:	bl	6425c <fputs@plt+0x5316c>
   61a68:	ldrb	r3, [r4, #19]
   61a6c:	cmp	r3, #0
   61a70:	beq	61f80 <fputs@plt+0x50e90>
   61a74:	sub	r2, r3, #1
   61a78:	uxtb	r2, r2
   61a7c:	add	r1, r4, r2, lsl #2
   61a80:	cmp	r2, #0
   61a84:	strb	r2, [r4, #19]
   61a88:	ldr	r7, [r1, #28]
   61a8c:	beq	623f8 <fputs@plt+0x51308>
   61a90:	sub	r3, r3, #2
   61a94:	uxtb	r3, r3
   61a98:	add	r2, r4, r3, lsl #2
   61a9c:	strb	r3, [r4, #19]
   61aa0:	ldr	r6, [r2, #28]
   61aa4:	mov	ip, #32
   61aa8:	mov	r2, fp
   61aac:	str	r9, [sp]
   61ab0:	mov	r1, r8
   61ab4:	mov	r3, #83	; 0x53
   61ab8:	stmib	sp, {r0, r7, ip}
   61abc:	mov	r0, r4
   61ac0:	bl	42af0 <fputs@plt+0x31a00>
   61ac4:	ldr	r1, [sp, #44]	; 0x2c
   61ac8:	ldr	fp, [sl, #20]
   61acc:	cmp	r1, #0
   61ad0:	beq	61adc <fputs@plt+0x509ec>
   61ad4:	mov	r0, r4
   61ad8:	bl	1c6d0 <fputs@plt+0xb5e0>
   61adc:	mov	r1, fp
   61ae0:	mov	r0, r4
   61ae4:	ldr	r2, [sp, #24]
   61ae8:	bl	6425c <fputs@plt+0x5316c>
   61aec:	mov	ip, #32
   61af0:	mov	r2, fp
   61af4:	str	r9, [sp]
   61af8:	mov	r1, r8
   61afc:	mov	r3, #81	; 0x51
   61b00:	stmib	sp, {r0, r6, ip}
   61b04:	mov	r0, r4
   61b08:	bl	42af0 <fputs@plt+0x31a00>
   61b0c:	ldr	r2, [sp, #20]
   61b10:	mov	r0, r5
   61b14:	mov	r3, r6
   61b18:	mov	r1, #72	; 0x48
   61b1c:	str	r2, [sp]
   61b20:	mov	r2, r7
   61b24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61b28:	cmp	r7, #0
   61b2c:	beq	61b3c <fputs@plt+0x50a4c>
   61b30:	mov	r1, r7
   61b34:	mov	r0, r4
   61b38:	bl	1c6d0 <fputs@plt+0xb5e0>
   61b3c:	cmp	r6, #0
   61b40:	beq	618b8 <fputs@plt+0x507c8>
   61b44:	mov	r1, r6
   61b48:	mov	r0, r4
   61b4c:	ldr	r8, [sp, #20]
   61b50:	bl	1c6d0 <fputs@plt+0xb5e0>
   61b54:	b	614dc <fputs@plt+0x503ec>
   61b58:	ldr	r6, [sp, #20]
   61b5c:	ldr	r1, [r1, #12]
   61b60:	mov	r2, r6
   61b64:	bl	6122c <fputs@plt+0x5013c>
   61b68:	cmp	r6, r0
   61b6c:	mov	r3, r6
   61b70:	beq	61b8c <fputs@plt+0x50a9c>
   61b74:	mov	ip, #0
   61b78:	mov	r2, r0
   61b7c:	mov	r1, #31
   61b80:	mov	r0, r5
   61b84:	str	ip, [sp]
   61b88:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61b8c:	ldr	r6, [sp, #20]
   61b90:	mov	r1, #0
   61b94:	ldr	r0, [r7, #8]
   61b98:	bl	1659c <fputs@plt+0x54ac>
   61b9c:	mov	r1, #0
   61ba0:	mov	r3, r0
   61ba4:	mov	r2, r6
   61ba8:	mov	r0, r5
   61bac:	str	r1, [sp]
   61bb0:	mov	r1, #40	; 0x28
   61bb4:	mov	r8, r6
   61bb8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61bbc:	mov	r2, #1
   61bc0:	mov	r1, r6
   61bc4:	mov	r0, r4
   61bc8:	bl	20560 <fputs@plt+0xf470>
   61bcc:	b	614dc <fputs@plt+0x503ec>
   61bd0:	mov	r3, #0
   61bd4:	mov	r2, r3
   61bd8:	bl	6070c <fputs@plt+0x4f61c>
   61bdc:	mov	r8, r0
   61be0:	b	614dc <fputs@plt+0x503ec>
   61be4:	ldr	r8, [r0, #420]	; 0x1a4
   61be8:	cmp	r8, #0
   61bec:	beq	62094 <fputs@plt+0x50fa4>
   61bf0:	ldrb	r2, [r1, #1]
   61bf4:	ldr	r6, [r1, #8]
   61bf8:	cmp	r2, #2
   61bfc:	beq	61e90 <fputs@plt+0x50da0>
   61c00:	cmp	r2, #4
   61c04:	bne	61ea4 <fputs@plt+0x50db4>
   61c08:	mov	r7, #0
   61c0c:	mov	r3, r2
   61c10:	ldr	r8, [sp, #20]
   61c14:	mov	r2, r7
   61c18:	mov	r1, #21
   61c1c:	mov	r0, r5
   61c20:	str	r7, [sp]
   61c24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61c28:	mov	r1, r0
   61c2c:	mov	r3, r7
   61c30:	mov	r2, r6
   61c34:	mov	r0, r5
   61c38:	bl	2300c <fputs@plt+0x11f1c>
   61c3c:	b	614dc <fputs@plt+0x503ec>
   61c40:	mov	ip, #0
   61c44:	ldrsh	r2, [r1, #32]
   61c48:	mov	r0, r5
   61c4c:	mov	r1, #28
   61c50:	str	ip, [sp]
   61c54:	ldr	r3, [sp, #20]
   61c58:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61c5c:	ldr	r3, [r7, #8]
   61c60:	ldrb	r3, [r3, #1]
   61c64:	cmp	r3, #0
   61c68:	beq	618b8 <fputs@plt+0x507c8>
   61c6c:	ldrsh	r2, [r7, #32]
   61c70:	mov	r0, r5
   61c74:	mvn	r3, #1
   61c78:	mvn	r1, #0
   61c7c:	ldr	ip, [r4, #476]	; 0x1dc
   61c80:	ldr	r8, [sp, #20]
   61c84:	sub	r2, r2, #-1073741823	; 0xc0000001
   61c88:	ldr	r2, [ip, r2, lsl #2]
   61c8c:	bl	2300c <fputs@plt+0x11f1c>
   61c90:	b	614dc <fputs@plt+0x503ec>
   61c94:	ldr	r3, [r1, #20]
   61c98:	ldr	r0, [r5, #24]
   61c9c:	ldm	r3, {r2, r9}
   61ca0:	str	r2, [sp, #28]
   61ca4:	str	r3, [sp, #36]	; 0x24
   61ca8:	bl	2e338 <fputs@plt+0x1d248>
   61cac:	ldr	r8, [r7, #12]
   61cb0:	str	r0, [sp, #24]
   61cb4:	cmp	r8, #0
   61cb8:	streq	r8, [sp, #32]
   61cbc:	beq	61d40 <fputs@plt+0x50c50>
   61cc0:	ldrd	r6, [r8]
   61cc4:	add	r3, sp, #96	; 0x60
   61cc8:	add	r2, sp, #40	; 0x28
   61ccc:	mov	r1, r8
   61cd0:	mov	r0, r4
   61cd4:	str	r3, [sp, #32]
   61cd8:	strd	r6, [sp, #48]	; 0x30
   61cdc:	add	r7, sp, #48	; 0x30
   61ce0:	ldrd	sl, [r8, #8]
   61ce4:	strd	sl, [sp, #56]	; 0x38
   61ce8:	ldrd	sl, [r8, #16]
   61cec:	strd	sl, [sp, #64]	; 0x40
   61cf0:	ldrd	sl, [r8, #24]
   61cf4:	strd	sl, [sp, #72]	; 0x48
   61cf8:	ldrd	sl, [r8, #32]
   61cfc:	strd	sl, [sp, #80]	; 0x50
   61d00:	ldrd	sl, [r8, #40]	; 0x28
   61d04:	strd	sl, [sp, #88]	; 0x58
   61d08:	bl	6425c <fputs@plt+0x5316c>
   61d0c:	ldr	r3, [sp, #52]	; 0x34
   61d10:	mvn	ip, #98	; 0x62
   61d14:	mov	r1, #79	; 0x4f
   61d18:	str	r0, [sp, #76]	; 0x4c
   61d1c:	mov	r0, #0
   61d20:	ldrb	r2, [sp, #48]	; 0x30
   61d24:	str	r0, [sp, #40]	; 0x28
   61d28:	strb	ip, [sp, #48]	; 0x30
   61d2c:	bic	r3, r3, #4096	; 0x1000
   61d30:	str	r3, [sp, #52]	; 0x34
   61d34:	strb	r2, [sp, #86]	; 0x56
   61d38:	strb	r1, [sp, #96]	; 0x60
   61d3c:	str	r7, [sp, #108]	; 0x6c
   61d40:	ldr	r3, [sp, #28]
   61d44:	cmp	r3, #1
   61d48:	ble	61e10 <fputs@plt+0x50d20>
   61d4c:	ldr	sl, [sp, #20]
   61d50:	mov	r6, r9
   61d54:	add	r9, r9, #40	; 0x28
   61d58:	ldr	r3, [sp, #28]
   61d5c:	ldr	r0, [r5, #24]
   61d60:	ldr	fp, [sp, #32]
   61d64:	sub	r3, r3, #2
   61d68:	lsr	r3, r3, #1
   61d6c:	add	r3, r3, r3, lsl #2
   61d70:	add	r9, r9, r3, lsl #3
   61d74:	ldr	r3, [r4, #108]	; 0x6c
   61d78:	cmp	r8, #0
   61d7c:	add	r6, r6, #40	; 0x28
   61d80:	ldr	r2, [r6, #-40]	; 0xffffffd8
   61d84:	add	r3, r3, #1
   61d88:	str	r3, [r4, #108]	; 0x6c
   61d8c:	moveq	fp, r2
   61d90:	strne	r2, [sp, #112]	; 0x70
   61d94:	bl	2e338 <fputs@plt+0x1d248>
   61d98:	mov	r2, r0
   61d9c:	mov	r3, #16
   61da0:	mov	r7, r0
   61da4:	mov	r1, fp
   61da8:	mov	r0, r4
   61dac:	mvn	r7, r7
   61db0:	bl	64df0 <fputs@plt+0x53d00>
   61db4:	mov	r2, sl
   61db8:	mov	r0, r4
   61dbc:	ldr	r1, [r6, #-20]	; 0xffffffec
   61dc0:	bl	62638 <fputs@plt+0x51548>
   61dc4:	mov	r2, #0
   61dc8:	mov	r1, #13
   61dcc:	ldr	r3, [sp, #24]
   61dd0:	mov	r0, r5
   61dd4:	str	r2, [sp]
   61dd8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61ddc:	mov	r0, r4
   61de0:	bl	1c4c8 <fputs@plt+0xb3d8>
   61de4:	ldr	r0, [r5, #24]
   61de8:	ldr	r3, [r0, #120]	; 0x78
   61dec:	cmp	r3, #0
   61df0:	ldrne	r2, [r5, #32]
   61df4:	strne	r2, [r3, r7, lsl #2]
   61df8:	cmp	r9, r6
   61dfc:	ldr	r3, [r5, #32]
   61e00:	sub	r3, r3, #1
   61e04:	str	r3, [r0, #96]	; 0x60
   61e08:	bne	61d74 <fputs@plt+0x50c84>
   61e0c:	str	sl, [sp, #20]
   61e10:	ldr	r3, [sp, #28]
   61e14:	ands	r1, r3, #1
   61e18:	beq	61f08 <fputs@plt+0x50e18>
   61e1c:	ldr	r1, [r4, #108]	; 0x6c
   61e20:	mov	r0, r4
   61e24:	ldr	r3, [sp, #36]	; 0x24
   61e28:	ldr	r2, [sp, #20]
   61e2c:	ldr	ip, [r3, #4]
   61e30:	ldr	r3, [sp, #28]
   61e34:	add	r3, r3, r3, lsl #2
   61e38:	add	ip, ip, r3, lsl #2
   61e3c:	add	r3, r1, #1
   61e40:	ldr	r1, [ip, #-20]	; 0xffffffec
   61e44:	str	r3, [r4, #108]	; 0x6c
   61e48:	bl	62638 <fputs@plt+0x51548>
   61e4c:	mov	r0, r4
   61e50:	bl	1c4c8 <fputs@plt+0xb3d8>
   61e54:	ldr	r1, [r5, #24]
   61e58:	ldr	r2, [r5, #32]
   61e5c:	ldr	r0, [r1, #120]	; 0x78
   61e60:	cmp	r0, #0
   61e64:	beq	61e78 <fputs@plt+0x50d88>
   61e68:	ldr	r3, [sp, #24]
   61e6c:	mvn	r3, r3
   61e70:	str	r2, [r0, r3, lsl #2]
   61e74:	ldr	r2, [r5, #32]
   61e78:	sub	r2, r2, #1
   61e7c:	ldr	r8, [sp, #20]
   61e80:	str	r2, [r1, #96]	; 0x60
   61e84:	b	614dc <fputs@plt+0x503ec>
   61e88:	ldr	r8, [sp, #20]
   61e8c:	b	61504 <fputs@plt+0x50414>
   61e90:	ldr	r3, [r0, #416]	; 0x1a0
   61e94:	mov	r1, #1
   61e98:	cmp	r3, #0
   61e9c:	moveq	r3, r0
   61ea0:	strb	r1, [r3, #21]
   61ea4:	mov	ip, #0
   61ea8:	mov	r3, r6
   61eac:	ldr	r8, [sp, #20]
   61eb0:	movw	r1, #1811	; 0x713
   61eb4:	mov	r0, r4
   61eb8:	str	ip, [sp]
   61ebc:	str	ip, [sp, #4]
   61ec0:	bl	2e698 <fputs@plt+0x1d5a8>
   61ec4:	b	614dc <fputs@plt+0x503ec>
   61ec8:	ldrb	r2, [r1, #1]
   61ecc:	cmp	r2, #0
   61ed0:	beq	61524 <fputs@plt+0x50434>
   61ed4:	ldr	ip, [sp, #20]
   61ed8:	mov	r0, r5
   61edc:	ldr	r2, [r1, #8]
   61ee0:	mov	r1, #47	; 0x2f
   61ee4:	ldr	r3, [r3, #12]
   61ee8:	str	ip, [sp]
   61eec:	mov	r8, ip
   61ef0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61ef4:	b	614dc <fputs@plt+0x503ec>
   61ef8:	ldr	r6, [pc, #1284]	; 62404 <fputs@plt+0x51314>
   61efc:	add	r6, pc, r6
   61f00:	add	r6, r6, #4
   61f04:	b	616c4 <fputs@plt+0x505d4>
   61f08:	mov	r2, r1
   61f0c:	mov	r0, r5
   61f10:	str	r1, [sp]
   61f14:	mov	r1, #25
   61f18:	ldr	r3, [sp, #20]
   61f1c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61f20:	b	61e54 <fputs@plt+0x50d64>
   61f24:	mvn	r1, #123	; 0x7b
   61f28:	mov	ip, #17408	; 0x4400
   61f2c:	ldr	r9, [sp, #20]
   61f30:	mov	r3, #0
   61f34:	add	r2, sp, #40	; 0x28
   61f38:	strb	r1, [sp, #48]	; 0x30
   61f3c:	add	r1, sp, #48	; 0x30
   61f40:	str	ip, [sp, #52]	; 0x34
   61f44:	str	r3, [sp, #56]	; 0x38
   61f48:	bl	6425c <fputs@plt+0x5316c>
   61f4c:	mov	r6, r0
   61f50:	add	r2, sp, #44	; 0x2c
   61f54:	ldr	r1, [r7, #12]
   61f58:	mov	r0, r4
   61f5c:	mov	r8, r9
   61f60:	bl	6425c <fputs@plt+0x5316c>
   61f64:	mov	r2, r0
   61f68:	mov	r3, r6
   61f6c:	str	r9, [sp]
   61f70:	mov	r0, r5
   61f74:	mov	r1, #90	; 0x5a
   61f78:	bl	2e4e0 <fputs@plt+0x1d3f0>
   61f7c:	b	614dc <fputs@plt+0x503ec>
   61f80:	ldr	r7, [r4, #76]	; 0x4c
   61f84:	add	r7, r7, #1
   61f88:	mov	r6, r7
   61f8c:	add	r6, r6, #1
   61f90:	str	r6, [r4, #76]	; 0x4c
   61f94:	b	61aa4 <fputs@plt+0x509b4>
   61f98:	ldrh	r2, [r8, #2]
   61f9c:	tst	r2, #512	; 0x200
   61fa0:	bne	6222c <fputs@plt+0x5113c>
   61fa4:	ands	r9, r2, #1024	; 0x400
   61fa8:	bne	62344 <fputs@plt+0x51254>
   61fac:	cmp	r6, #0
   61fb0:	ble	623cc <fputs@plt+0x512dc>
   61fb4:	ldr	r3, [sp, #20]
   61fb8:	mov	sl, r7
   61fbc:	mov	r7, fp
   61fc0:	str	r9, [sp, #28]
   61fc4:	str	r5, [sp, #32]
   61fc8:	mov	r5, r4
   61fcc:	mov	r4, r9
   61fd0:	mov	fp, r3
   61fd4:	b	61ff8 <fputs@plt+0x50f08>
   61fd8:	ldrh	r1, [r8, #2]
   61fdc:	clz	r2, r9
   61fe0:	lsr	r2, r2, #5
   61fe4:	ands	r3, r2, r1, lsr #5
   61fe8:	bne	622f0 <fputs@plt+0x51200>
   61fec:	add	r4, r4, #1
   61ff0:	cmp	r6, r4
   61ff4:	beq	620a4 <fputs@plt+0x50fb4>
   61ff8:	cmp	r4, #31
   61ffc:	bgt	61fd8 <fputs@plt+0x50ee8>
   62000:	ldr	ip, [r7, #4]
   62004:	add	r0, r4, r4, lsl #2
   62008:	mov	r2, #0
   6200c:	mov	r1, #1
   62010:	ldr	r0, [ip, r0, lsl #2]
   62014:	bl	218a8 <fputs@plt+0x107b8>
   62018:	cmp	r0, #0
   6201c:	beq	61fd8 <fputs@plt+0x50ee8>
   62020:	ldr	r3, [sp, #28]
   62024:	mov	r2, #1
   62028:	orr	r3, r3, r2, lsl r4
   6202c:	str	r3, [sp, #28]
   62030:	b	61fd8 <fputs@plt+0x50ee8>
   62034:	ldr	ip, [sp, #20]
   62038:	mov	r3, #1
   6203c:	ldmib	r2, {r1, r2}
   62040:	str	ip, [sp]
   62044:	mov	r8, ip
   62048:	bl	443c0 <fputs@plt+0x332d0>
   6204c:	b	614dc <fputs@plt+0x503ec>
   62050:	mvn	r2, #0
   62054:	mov	r7, r6
   62058:	b	618e4 <fputs@plt+0x507f4>
   6205c:	ldr	r1, [pc, #932]	; 62408 <fputs@plt+0x51318>
   62060:	ldr	r2, [r7, #8]
   62064:	ldr	r8, [sp, #20]
   62068:	add	r1, pc, r1
   6206c:	bl	3aac4 <fputs@plt+0x299d4>
   62070:	b	614dc <fputs@plt+0x503ec>
   62074:	ldr	r2, [sp, #20]
   62078:	mov	r3, r8
   6207c:	mov	r0, r5
   62080:	mov	r1, #39	; 0x27
   62084:	str	r8, [sp]
   62088:	mov	r8, r2
   6208c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62090:	b	614dc <fputs@plt+0x503ec>
   62094:	ldr	r1, [pc, #880]	; 6240c <fputs@plt+0x5131c>
   62098:	add	r1, pc, r1
   6209c:	bl	3aac4 <fputs@plt+0x299d4>
   620a0:	b	61504 <fputs@plt+0x50414>
   620a4:	mov	r3, fp
   620a8:	mov	fp, r7
   620ac:	cmp	fp, #0
   620b0:	mov	r4, r5
   620b4:	ldr	r5, [sp, #32]
   620b8:	mov	r7, sl
   620bc:	str	r3, [sp, #20]
   620c0:	beq	6230c <fputs@plt+0x5121c>
   620c4:	ldr	r3, [sp, #28]
   620c8:	cmp	r3, #0
   620cc:	ldrheq	r2, [r8, #2]
   620d0:	beq	62360 <fputs@plt+0x51270>
   620d4:	ldr	r3, [r4, #76]	; 0x4c
   620d8:	ldrh	r2, [r8, #2]
   620dc:	add	r1, r3, r6
   620e0:	add	r3, r3, #1
   620e4:	mov	sl, r3
   620e8:	str	r1, [r4, #76]	; 0x4c
   620ec:	tst	r2, #192	; 0xc0
   620f0:	beq	62110 <fputs@plt+0x51020>
   620f4:	ldr	r3, [fp, #4]
   620f8:	ldr	r1, [r3]
   620fc:	ldrb	r3, [r1]
   62100:	and	r3, r3, #253	; 0xfd
   62104:	cmp	r3, #152	; 0x98
   62108:	biceq	r2, r2, #63	; 0x3f
   6210c:	strbeq	r2, [r1, #38]	; 0x26
   62110:	ldr	r1, [r4, #108]	; 0x6c
   62114:	mov	ip, #3
   62118:	mov	lr, #0
   6211c:	mov	r2, fp
   62120:	mov	r3, sl
   62124:	mov	r0, r4
   62128:	add	r1, r1, #1
   6212c:	str	r1, [r4, #108]	; 0x6c
   62130:	ldr	r1, [r2], #4
   62134:	str	lr, [sp]
   62138:	str	ip, [sp, #4]
   6213c:	bl	62b5c <fputs@plt+0x51a6c>
   62140:	mov	r0, r4
   62144:	bl	1c4c8 <fputs@plt+0xb3d8>
   62148:	cmp	r6, #1
   6214c:	bgt	62318 <fputs@plt+0x51228>
   62150:	beq	623f0 <fputs@plt+0x51300>
   62154:	ldrh	r3, [r8, #2]
   62158:	tst	r3, #32
   6215c:	beq	62198 <fputs@plt+0x510a8>
   62160:	cmp	r9, #0
   62164:	beq	623e4 <fputs@plt+0x512f4>
   62168:	mov	r0, #0
   6216c:	mov	r1, #34	; 0x22
   62170:	mov	r3, r0
   62174:	mov	r2, r0
   62178:	str	r0, [sp]
   6217c:	mov	r0, r5
   62180:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62184:	mov	r1, r0
   62188:	mov	r2, r9
   6218c:	mvn	r3, #3
   62190:	mov	r0, r5
   62194:	bl	2300c <fputs@plt+0x11f1c>
   62198:	ldr	r1, [sp, #20]
   6219c:	mov	r3, sl
   621a0:	mov	r0, r5
   621a4:	ldr	r2, [sp, #28]
   621a8:	str	r1, [sp]
   621ac:	mov	r1, #35	; 0x23
   621b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   621b4:	mov	r1, r0
   621b8:	mvn	r3, #4
   621bc:	mov	r2, r8
   621c0:	mov	r0, r5
   621c4:	bl	2300c <fputs@plt+0x11f1c>
   621c8:	ldr	r3, [r5]
   621cc:	ldrb	r3, [r3, #69]	; 0x45
   621d0:	cmp	r3, #0
   621d4:	bne	621e4 <fputs@plt+0x510f4>
   621d8:	mov	r0, r5
   621dc:	uxtb	r1, r6
   621e0:	bl	1bc28 <fputs@plt+0xab38>
   621e4:	ldr	r3, [sp, #28]
   621e8:	cmp	r6, #0
   621ec:	clz	r3, r3
   621f0:	lsr	r3, r3, #5
   621f4:	moveq	r3, #0
   621f8:	cmp	r3, #0
   621fc:	beq	618b8 <fputs@plt+0x507c8>
   62200:	mov	r2, r6
   62204:	mov	r1, sl
   62208:	mov	r0, r4
   6220c:	bl	20560 <fputs@plt+0xf470>
   62210:	ldr	r3, [r4, #60]	; 0x3c
   62214:	cmp	r6, r3
   62218:	ble	618b8 <fputs@plt+0x507c8>
   6221c:	str	r6, [r4, #60]	; 0x3c
   62220:	str	sl, [r4, #64]	; 0x40
   62224:	ldr	r8, [sp, #20]
   62228:	b	614dc <fputs@plt+0x503ec>
   6222c:	ldr	r0, [r5, #24]
   62230:	str	r3, [sp, #24]
   62234:	bl	2e338 <fputs@plt+0x1d248>
   62238:	ldr	r1, [fp, #4]
   6223c:	mov	r7, r0
   62240:	mov	r0, r4
   62244:	ldr	r2, [sp, #20]
   62248:	ldr	r1, [r1]
   6224c:	bl	62638 <fputs@plt+0x51548>
   62250:	cmp	r6, #1
   62254:	ldr	r3, [sp, #24]
   62258:	ble	622d0 <fputs@plt+0x511e0>
   6225c:	ldr	sl, [sp, #20]
   62260:	mov	r9, #20
   62264:	mov	r8, #1
   62268:	str	r3, [sp, #24]
   6226c:	ldr	r1, [sp, #24]
   62270:	mov	r3, r7
   62274:	mov	r2, sl
   62278:	mov	r0, r5
   6227c:	str	r1, [sp]
   62280:	mov	r1, #77	; 0x4d
   62284:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62288:	mov	r2, #1
   6228c:	mov	r0, r4
   62290:	mov	r1, sl
   62294:	add	r8, r8, r2
   62298:	bl	20560 <fputs@plt+0xf470>
   6229c:	ldr	r3, [r4, #108]	; 0x6c
   622a0:	mov	r2, sl
   622a4:	ldr	r1, [fp, #4]
   622a8:	add	r3, r3, #1
   622ac:	ldr	r1, [r1, r9]
   622b0:	add	r9, r9, #20
   622b4:	str	r3, [r4, #108]	; 0x6c
   622b8:	bl	62638 <fputs@plt+0x51548>
   622bc:	mov	r0, r4
   622c0:	bl	1c4c8 <fputs@plt+0xb3d8>
   622c4:	cmp	r6, r8
   622c8:	bne	6226c <fputs@plt+0x5117c>
   622cc:	str	sl, [sp, #20]
   622d0:	ldr	r2, [r5, #24]
   622d4:	ldr	r3, [r2, #120]	; 0x78
   622d8:	cmp	r3, #0
   622dc:	beq	61794 <fputs@plt+0x506a4>
   622e0:	ldr	r0, [r5, #32]
   622e4:	mvn	r1, r7
   622e8:	str	r0, [r3, r1, lsl #2]
   622ec:	b	61794 <fputs@plt+0x506a4>
   622f0:	ldr	r1, [r7, #4]
   622f4:	add	r2, r4, r4, lsl #2
   622f8:	mov	r0, r5
   622fc:	ldr	r1, [r1, r2, lsl #2]
   62300:	bl	40da0 <fputs@plt+0x2fcb0>
   62304:	mov	r9, r0
   62308:	b	61fec <fputs@plt+0x50efc>
   6230c:	cmp	r6, #1
   62310:	mov	sl, fp
   62314:	beq	623f0 <fputs@plt+0x51300>
   62318:	ldr	r2, [r7, #4]
   6231c:	ldr	r3, [fp, #4]
   62320:	tst	r2, #128	; 0x80
   62324:	bne	62390 <fputs@plt+0x512a0>
   62328:	mov	r1, r8
   6232c:	mov	r2, r6
   62330:	ldr	r3, [r3]
   62334:	ldr	r0, [sp, #24]
   62338:	bl	25b04 <fputs@plt+0x14a14>
   6233c:	mov	r8, r0
   62340:	b	62154 <fputs@plt+0x51064>
   62344:	ldr	r3, [fp, #4]
   62348:	mov	r0, r4
   6234c:	ldr	r2, [sp, #20]
   62350:	ldr	r1, [r3]
   62354:	bl	6122c <fputs@plt+0x5013c>
   62358:	mov	r8, r0
   6235c:	b	614dc <fputs@plt+0x503ec>
   62360:	ldr	r3, [r4, #60]	; 0x3c
   62364:	cmp	r6, r3
   62368:	bgt	623ac <fputs@plt+0x512bc>
   6236c:	ldr	r1, [r4, #64]	; 0x40
   62370:	sub	r3, r3, r6
   62374:	mov	r0, #0
   62378:	str	r3, [r4, #60]	; 0x3c
   6237c:	str	r0, [sp, #28]
   62380:	add	r3, r6, r1
   62384:	mov	sl, r1
   62388:	str	r3, [r4, #64]	; 0x40
   6238c:	b	620ec <fputs@plt+0x50ffc>
   62390:	mov	r1, r8
   62394:	mov	r2, r6
   62398:	ldr	r3, [r3, #20]
   6239c:	ldr	r0, [sp, #24]
   623a0:	bl	25b04 <fputs@plt+0x14a14>
   623a4:	mov	r8, r0
   623a8:	b	62154 <fputs@plt+0x51064>
   623ac:	ldr	r3, [r4, #76]	; 0x4c
   623b0:	mov	r1, #0
   623b4:	str	r1, [sp, #28]
   623b8:	add	r1, r6, r3
   623bc:	add	r3, r3, #1
   623c0:	mov	sl, r3
   623c4:	str	r1, [r4, #76]	; 0x4c
   623c8:	b	620ec <fputs@plt+0x50ffc>
   623cc:	cmp	fp, #0
   623d0:	bne	62360 <fputs@plt+0x51270>
   623d4:	tst	r2, #32
   623d8:	mov	sl, fp
   623dc:	str	fp, [sp, #28]
   623e0:	beq	62198 <fputs@plt+0x510a8>
   623e4:	ldr	r3, [sp, #24]
   623e8:	ldr	r9, [r3, #8]
   623ec:	b	62168 <fputs@plt+0x51078>
   623f0:	ldr	r3, [fp, #4]
   623f4:	b	62328 <fputs@plt+0x51238>
   623f8:	ldr	r6, [r4, #76]	; 0x4c
   623fc:	b	61f8c <fputs@plt+0x50e9c>
   62400:	andeq	r8, r3, r0, ror r9
   62404:	andeq	r1, r5, ip, asr #18
   62408:	andeq	r8, r3, r8, lsl #5
   6240c:	andeq	r8, r3, ip, lsl #5
   62410:	strd	r4, [sp, #-36]!	; 0xffffffdc
   62414:	mov	r4, r2
   62418:	ldr	r5, [r1]
   6241c:	strd	r6, [sp, #8]
   62420:	mov	r7, r1
   62424:	strd	r8, [sp, #16]
   62428:	strd	sl, [sp, #24]
   6242c:	str	lr, [sp, #32]
   62430:	sub	sp, sp, #12
   62434:	ldrb	r2, [r5]
   62438:	ldr	r6, [sp, #48]	; 0x30
   6243c:	cmp	r2, #73	; 0x49
   62440:	cmpne	r2, #79	; 0x4f
   62444:	moveq	r1, #1
   62448:	movne	r1, #0
   6244c:	beq	625c4 <fputs@plt+0x514d4>
   62450:	cmp	r2, #76	; 0x4c
   62454:	mov	r8, r0
   62458:	ldr	sl, [r0, #8]
   6245c:	beq	625f8 <fputs@plt+0x51508>
   62460:	ldr	r9, [r4, #64]	; 0x40
   62464:	ldr	r2, [r9, #36]	; 0x24
   62468:	tst	r2, #1024	; 0x400
   6246c:	bne	62490 <fputs@plt+0x513a0>
   62470:	ldr	r2, [r9, #28]
   62474:	cmp	r2, #0
   62478:	beq	62490 <fputs@plt+0x513a0>
   6247c:	ldr	r2, [r2, #28]
   62480:	ldrb	r3, [r2, r3]
   62484:	cmp	r3, #0
   62488:	clzne	r6, r6
   6248c:	lsrne	r6, r6, #5
   62490:	mov	r1, r5
   62494:	mov	r3, #0
   62498:	mov	r2, #4
   6249c:	mov	r0, r8
   624a0:	bl	60d64 <fputs@plt+0x4fc74>
   624a4:	cmp	r0, #4
   624a8:	ldr	r5, [r5, #28]
   624ac:	mov	r2, #0
   624b0:	clzeq	r6, r6
   624b4:	mov	r3, r2
   624b8:	lsreq	r6, r6, #5
   624bc:	mov	fp, r0
   624c0:	mov	r0, sl
   624c4:	str	r2, [sp]
   624c8:	cmp	r6, r2
   624cc:	movne	r1, #105	; 0x69
   624d0:	moveq	r1, #108	; 0x6c
   624d4:	mov	r2, r5
   624d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   624dc:	ldr	r3, [r9, #36]	; 0x24
   624e0:	ldr	r1, [r4, #56]	; 0x38
   624e4:	orr	r3, r3, #2048	; 0x800
   624e8:	cmp	r1, #0
   624ec:	str	r3, [r9, #36]	; 0x24
   624f0:	beq	625d8 <fputs@plt+0x514e8>
   624f4:	add	r1, r1, #1
   624f8:	mov	r9, #0
   624fc:	ldr	r0, [r8]
   62500:	add	r2, r1, r1, lsl #1
   62504:	mov	r3, r9
   62508:	str	r1, [r4, #56]	; 0x38
   6250c:	lsl	r2, r2, #2
   62510:	ldr	r1, [r4, #60]	; 0x3c
   62514:	bl	2c0d8 <fputs@plt+0x1afe8>
   62518:	cmp	r0, r9
   6251c:	str	r0, [r4, #60]	; 0x3c
   62520:	beq	625ec <fputs@plt+0x514fc>
   62524:	ldr	r3, [r4, #56]	; 0x38
   62528:	cmp	fp, #1
   6252c:	add	r3, r3, r3, lsl #1
   62530:	lsl	r3, r3, #2
   62534:	sub	r3, r3, #12
   62538:	add	r8, r0, r3
   6253c:	str	r5, [r0, r3]
   62540:	beq	62618 <fputs@plt+0x51528>
   62544:	ldr	r1, [sp, #52]	; 0x34
   62548:	mov	r3, r9
   6254c:	mov	r2, r5
   62550:	mov	r0, sl
   62554:	str	r1, [sp]
   62558:	mov	r1, #47	; 0x2f
   6255c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62560:	str	r0, [r8, #4]
   62564:	cmp	r6, #0
   62568:	mov	ip, #0
   6256c:	movne	r2, #4
   62570:	moveq	r2, #5
   62574:	mov	r0, sl
   62578:	mov	r3, ip
   6257c:	strb	r2, [r8, #8]
   62580:	mov	r1, #76	; 0x4c
   62584:	ldr	r2, [sp, #52]	; 0x34
   62588:	str	ip, [sp]
   6258c:	mov	r5, r2
   62590:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62594:	mov	r0, r4
   62598:	mov	r2, r7
   6259c:	add	r1, r4, #72	; 0x48
   625a0:	bl	1cf38 <fputs@plt+0xbe48>
   625a4:	mov	r0, r5
   625a8:	add	sp, sp, #12
   625ac:	ldrd	r4, [sp]
   625b0:	ldrd	r6, [sp, #8]
   625b4:	ldrd	r8, [sp, #16]
   625b8:	ldrd	sl, [sp, #24]
   625bc:	add	sp, sp, #32
   625c0:	pop	{pc}		; (ldr pc, [sp], #4)
   625c4:	ldr	r1, [r5, #16]
   625c8:	ldr	r2, [sp, #52]	; 0x34
   625cc:	bl	6122c <fputs@plt+0x5013c>
   625d0:	mov	r5, r0
   625d4:	b	62594 <fputs@plt+0x514a4>
   625d8:	ldr	r0, [sl, #24]
   625dc:	bl	2e338 <fputs@plt+0x1d248>
   625e0:	str	r0, [r4, #16]
   625e4:	ldr	r1, [r4, #56]	; 0x38
   625e8:	b	624f4 <fputs@plt+0x51404>
   625ec:	str	r0, [r4, #56]	; 0x38
   625f0:	ldr	r5, [sp, #52]	; 0x34
   625f4:	b	62594 <fputs@plt+0x514a4>
   625f8:	mov	r2, r1
   625fc:	mov	r0, sl
   62600:	str	r1, [sp]
   62604:	mov	r1, #25
   62608:	ldr	r3, [sp, #52]	; 0x34
   6260c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62610:	ldr	r5, [sp, #52]	; 0x34
   62614:	b	62594 <fputs@plt+0x514a4>
   62618:	mov	r2, r5
   6261c:	mov	r1, #103	; 0x67
   62620:	str	r9, [sp]
   62624:	mov	r0, sl
   62628:	ldr	r3, [sp, #52]	; 0x34
   6262c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62630:	str	r0, [r8, #4]
   62634:	b	62564 <fputs@plt+0x51474>
   62638:	subs	ip, r1, #0
   6263c:	strd	r4, [sp, #-12]!
   62640:	mov	r5, r0
   62644:	mov	r4, r2
   62648:	str	lr, [sp, #8]
   6264c:	sub	sp, sp, #12
   62650:	beq	62660 <fputs@plt+0x51570>
   62654:	ldrb	r3, [ip]
   62658:	cmp	r3, #157	; 0x9d
   6265c:	beq	626b0 <fputs@plt+0x515c0>
   62660:	mov	r1, ip
   62664:	mov	r2, r4
   62668:	mov	r0, r5
   6266c:	bl	6122c <fputs@plt+0x5013c>
   62670:	cmp	r4, r0
   62674:	beq	626a0 <fputs@plt+0x515b0>
   62678:	ldr	r1, [r5, #8]
   6267c:	cmp	r1, #0
   62680:	beq	626a0 <fputs@plt+0x515b0>
   62684:	mov	ip, #0
   62688:	mov	r2, r0
   6268c:	mov	r3, r4
   62690:	mov	r0, r1
   62694:	mov	r1, #31
   62698:	str	ip, [sp]
   6269c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   626a0:	add	sp, sp, #12
   626a4:	ldrd	r4, [sp]
   626a8:	add	sp, sp, #8
   626ac:	pop	{pc}		; (ldr pc, [sp], #4)
   626b0:	mov	r2, #0
   626b4:	ldr	r0, [r0, #8]
   626b8:	mov	r3, r4
   626bc:	mov	r1, #30
   626c0:	str	r2, [sp]
   626c4:	ldr	r2, [ip, #28]
   626c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   626cc:	add	sp, sp, #12
   626d0:	ldrd	r4, [sp]
   626d4:	add	sp, sp, #8
   626d8:	pop	{pc}		; (ldr pc, [sp], #4)
   626dc:	strd	r4, [sp, #-28]!	; 0xffffffe4
   626e0:	mov	r5, r0
   626e4:	strd	r6, [sp, #8]
   626e8:	mov	r6, r1
   626ec:	strd	r8, [sp, #16]
   626f0:	mov	r9, r2
   626f4:	str	lr, [sp, #24]
   626f8:	sub	sp, sp, #20
   626fc:	bl	204c4 <fputs@plt+0xf3d4>
   62700:	ldr	r0, [r6, #56]	; 0x38
   62704:	cmp	r0, #0
   62708:	beq	627d8 <fputs@plt+0x516e8>
   6270c:	ldr	r7, [r5, #8]
   62710:	ldr	r4, [r5, #76]	; 0x4c
   62714:	cmp	r7, #0
   62718:	add	r4, r4, #1
   6271c:	str	r4, [r5, #76]	; 0x4c
   62720:	str	r4, [r6, #12]
   62724:	beq	62844 <fputs@plt+0x51754>
   62728:	add	r1, sp, #12
   6272c:	bl	1c1bc <fputs@plt+0xb0cc>
   62730:	subs	r8, r0, #0
   62734:	bne	627f0 <fputs@plt+0x51700>
   62738:	mov	r2, r4
   6273c:	mov	r0, r5
   62740:	ldr	r1, [r6, #56]	; 0x38
   62744:	bl	62638 <fputs@plt+0x51548>
   62748:	mov	r3, r8
   6274c:	mov	r2, r4
   62750:	str	r8, [sp]
   62754:	mov	r1, #38	; 0x26
   62758:	mov	r0, r7
   6275c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62760:	mov	r3, r9
   62764:	mov	r2, r4
   62768:	str	r8, [sp]
   6276c:	mov	r1, #46	; 0x2e
   62770:	mov	r0, r7
   62774:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62778:	ldr	r1, [r6, #60]	; 0x3c
   6277c:	cmp	r1, #0
   62780:	beq	627d8 <fputs@plt+0x516e8>
   62784:	ldr	r8, [r5, #76]	; 0x4c
   62788:	mov	r0, r5
   6278c:	add	r9, r8, #1
   62790:	add	r8, r8, #2
   62794:	mov	r2, r9
   62798:	str	r9, [r6, #16]
   6279c:	str	r8, [r5, #76]	; 0x4c
   627a0:	bl	62638 <fputs@plt+0x51548>
   627a4:	mov	r0, #0
   627a8:	mov	r2, r9
   627ac:	mov	r3, r0
   627b0:	mov	r1, #38	; 0x26
   627b4:	str	r0, [sp]
   627b8:	mov	r0, r7
   627bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   627c0:	mov	r3, r8
   627c4:	mov	r2, r4
   627c8:	str	r9, [sp]
   627cc:	mov	r0, r7
   627d0:	mov	r1, #139	; 0x8b
   627d4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   627d8:	add	sp, sp, #20
   627dc:	ldrd	r4, [sp]
   627e0:	ldrd	r6, [sp, #8]
   627e4:	ldrd	r8, [sp, #16]
   627e8:	add	sp, sp, #24
   627ec:	pop	{pc}		; (ldr pc, [sp], #4)
   627f0:	mov	ip, #0
   627f4:	mov	r3, r4
   627f8:	ldr	r2, [sp, #12]
   627fc:	mov	r1, #22
   62800:	mov	r0, r7
   62804:	str	ip, [sp]
   62808:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6280c:	ldr	r0, [sp, #12]
   62810:	cmp	r0, #0
   62814:	beq	62858 <fputs@plt+0x51768>
   62818:	blt	62778 <fputs@plt+0x51688>
   6281c:	asr	r1, r0, #31
   62820:	bl	148bc <fputs@plt+0x37cc>
   62824:	ldrsh	r3, [r6, #6]
   62828:	cmp	r3, r0
   6282c:	ble	62778 <fputs@plt+0x51688>
   62830:	ldr	r3, [r6, #8]
   62834:	strh	r0, [r6, #6]
   62838:	orr	r3, r3, #16384	; 0x4000
   6283c:	str	r3, [r6, #8]
   62840:	b	62778 <fputs@plt+0x51688>
   62844:	mov	r0, r5
   62848:	bl	2e580 <fputs@plt+0x1d490>
   6284c:	mov	r7, r0
   62850:	ldr	r0, [r6, #56]	; 0x38
   62854:	b	62728 <fputs@plt+0x51638>
   62858:	mov	r2, r0
   6285c:	mov	r3, r9
   62860:	str	r0, [sp]
   62864:	mov	r1, #13
   62868:	mov	r0, r7
   6286c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62870:	b	62778 <fputs@plt+0x51688>
   62874:	strd	r4, [sp, #-24]!	; 0xffffffe8
   62878:	mov	r3, #0
   6287c:	ldr	r4, [r0]
   62880:	strd	r6, [sp, #8]
   62884:	mov	r6, r0
   62888:	mov	r7, r2
   6288c:	mov	r2, r3
   62890:	str	r8, [sp, #16]
   62894:	str	lr, [sp, #20]
   62898:	mov	r0, r4
   6289c:	bl	250c4 <fputs@plt+0x13fd4>
   628a0:	ldrb	r3, [r4, #69]	; 0x45
   628a4:	mov	r5, r0
   628a8:	cmp	r3, #0
   628ac:	beq	628d0 <fputs@plt+0x517e0>
   628b0:	mov	r1, r5
   628b4:	mov	r0, r4
   628b8:	ldrd	r4, [sp]
   628bc:	ldrd	r6, [sp, #8]
   628c0:	ldr	r8, [sp, #16]
   628c4:	ldr	lr, [sp, #20]
   628c8:	add	sp, sp, #24
   628cc:	b	2222c <fputs@plt+0x1113c>
   628d0:	mov	r2, r7
   628d4:	mov	r0, r6
   628d8:	mov	r1, r5
   628dc:	bl	62638 <fputs@plt+0x51548>
   628e0:	b	628b0 <fputs@plt+0x517c0>
   628e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   628e8:	mov	r4, r0
   628ec:	mov	r0, #0
   628f0:	strd	r6, [sp, #8]
   628f4:	strd	r8, [sp, #16]
   628f8:	mov	r8, r3
   628fc:	strd	sl, [sp, #24]
   62900:	mov	fp, r1
   62904:	str	lr, [sp, #32]
   62908:	sub	sp, sp, #52	; 0x34
   6290c:	add	r5, sp, #88	; 0x58
   62910:	add	sl, sp, #16
   62914:	ldr	r9, [r4]
   62918:	ldm	r5, {r5, r6, r7}
   6291c:	str	r2, [sp, #12]
   62920:	str	r4, [sp, #16]
   62924:	cmp	r5, r0
   62928:	str	r0, [sp, #20]
   6292c:	str	r0, [sp, #24]
   62930:	str	r0, [sp, #28]
   62934:	str	r0, [sp, #32]
   62938:	str	r0, [sp, #36]	; 0x24
   6293c:	str	r0, [sp, #40]	; 0x28
   62940:	str	r0, [sp, #44]	; 0x2c
   62944:	beq	6295c <fputs@plt+0x5186c>
   62948:	ldrb	r3, [r5]
   6294c:	cmp	r3, #27
   62950:	moveq	r3, #97	; 0x61
   62954:	strbeq	r3, [r5]
   62958:	bne	62ae8 <fputs@plt+0x519f8>
   6295c:	cmp	r6, #0
   62960:	beq	62978 <fputs@plt+0x51888>
   62964:	ldrb	r3, [r6]
   62968:	cmp	r3, #27
   6296c:	moveq	r3, #97	; 0x61
   62970:	strbeq	r3, [r6]
   62974:	bne	62b00 <fputs@plt+0x51a10>
   62978:	cmp	r7, #0
   6297c:	beq	62994 <fputs@plt+0x518a4>
   62980:	ldrb	r3, [r7]
   62984:	cmp	r3, #27
   62988:	moveq	r3, #97	; 0x61
   6298c:	strbeq	r3, [r7]
   62990:	bne	62b18 <fputs@plt+0x51a28>
   62994:	cmp	r8, #0
   62998:	beq	629cc <fputs@plt+0x518dc>
   6299c:	ldrb	r3, [r8]
   629a0:	mov	r0, #0
   629a4:	mov	r1, fp
   629a8:	cmp	r3, #97	; 0x61
   629ac:	mov	r3, r0
   629b0:	ldreq	r2, [r8, #8]
   629b4:	movne	r2, #0
   629b8:	str	r0, [sp]
   629bc:	mov	r0, r4
   629c0:	bl	3abe0 <fputs@plt+0x29af0>
   629c4:	cmp	r0, #0
   629c8:	bne	62aa8 <fputs@plt+0x519b8>
   629cc:	ldr	sl, [r4, #8]
   629d0:	cmp	sl, #0
   629d4:	beq	62b4c <fputs@plt+0x51a5c>
   629d8:	ldr	r3, [r4, #60]	; 0x3c
   629dc:	cmp	r3, #3
   629e0:	ble	62b38 <fputs@plt+0x51a48>
   629e4:	ldr	r8, [r4, #64]	; 0x40
   629e8:	sub	r3, r3, #4
   629ec:	str	r3, [r4, #60]	; 0x3c
   629f0:	add	r3, r8, #4
   629f4:	str	r3, [r4, #64]	; 0x40
   629f8:	mov	r2, r8
   629fc:	mov	r1, r5
   62a00:	mov	r0, r4
   62a04:	bl	62638 <fputs@plt+0x51548>
   62a08:	add	r2, r8, #1
   62a0c:	mov	r1, r6
   62a10:	mov	r0, r4
   62a14:	bl	62638 <fputs@plt+0x51548>
   62a18:	mov	r0, r4
   62a1c:	add	r2, r8, #2
   62a20:	mov	r1, r7
   62a24:	bl	62638 <fputs@plt+0x51548>
   62a28:	cmp	sl, #0
   62a2c:	beq	62aa8 <fputs@plt+0x519b8>
   62a30:	ldr	r4, [sp, #12]
   62a34:	add	r8, r8, #3
   62a38:	mov	r2, #0
   62a3c:	mov	r1, #35	; 0x23
   62a40:	mov	r0, sl
   62a44:	ldrsb	r3, [r4]
   62a48:	str	r8, [sp]
   62a4c:	sub	r3, r8, r3
   62a50:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62a54:	mov	r1, r0
   62a58:	mvn	r3, #4
   62a5c:	mov	r2, r4
   62a60:	mov	r0, sl
   62a64:	bl	2300c <fputs@plt+0x11f1c>
   62a68:	ldr	r3, [sl]
   62a6c:	ldrb	r3, [r3, #69]	; 0x45
   62a70:	cmp	r3, #0
   62a74:	bne	62a84 <fputs@plt+0x51994>
   62a78:	ldrb	r1, [r4]
   62a7c:	mov	r0, sl
   62a80:	bl	1bc28 <fputs@plt+0xab38>
   62a84:	mov	r1, #0
   62a88:	sub	r2, fp, #24
   62a8c:	clz	r2, r2
   62a90:	mov	r3, r1
   62a94:	lsr	r2, r2, #5
   62a98:	mov	r0, sl
   62a9c:	str	r1, [sp]
   62aa0:	mov	r1, #147	; 0x93
   62aa4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62aa8:	mov	r1, r5
   62aac:	mov	r0, r9
   62ab0:	bl	2222c <fputs@plt+0x1113c>
   62ab4:	mov	r1, r6
   62ab8:	mov	r0, r9
   62abc:	bl	2222c <fputs@plt+0x1113c>
   62ac0:	mov	r1, r7
   62ac4:	mov	r0, r9
   62ac8:	bl	2222c <fputs@plt+0x1113c>
   62acc:	add	sp, sp, #52	; 0x34
   62ad0:	ldrd	r4, [sp]
   62ad4:	ldrd	r6, [sp, #8]
   62ad8:	ldrd	r8, [sp, #16]
   62adc:	ldrd	sl, [sp, #24]
   62ae0:	add	sp, sp, #32
   62ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   62ae8:	mov	r1, r5
   62aec:	mov	r0, sl
   62af0:	bl	3c5a4 <fputs@plt+0x2b4b4>
   62af4:	cmp	r0, #0
   62af8:	beq	6295c <fputs@plt+0x5186c>
   62afc:	b	62aa8 <fputs@plt+0x519b8>
   62b00:	mov	r1, r6
   62b04:	mov	r0, sl
   62b08:	bl	3c5a4 <fputs@plt+0x2b4b4>
   62b0c:	cmp	r0, #0
   62b10:	beq	62978 <fputs@plt+0x51888>
   62b14:	b	62aa8 <fputs@plt+0x519b8>
   62b18:	mov	r0, sl
   62b1c:	mov	r1, r7
   62b20:	bl	3c5a4 <fputs@plt+0x2b4b4>
   62b24:	cmp	r0, #0
   62b28:	bne	62aa8 <fputs@plt+0x519b8>
   62b2c:	cmp	r8, #0
   62b30:	bne	6299c <fputs@plt+0x518ac>
   62b34:	b	629cc <fputs@plt+0x518dc>
   62b38:	ldr	r8, [r4, #76]	; 0x4c
   62b3c:	add	r3, r8, #4
   62b40:	add	r8, r8, #1
   62b44:	str	r3, [r4, #76]	; 0x4c
   62b48:	b	629f8 <fputs@plt+0x51908>
   62b4c:	mov	r0, r4
   62b50:	bl	2e580 <fputs@plt+0x1d490>
   62b54:	mov	sl, r0
   62b58:	b	629d8 <fputs@plt+0x518e8>
   62b5c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   62b60:	strd	r6, [sp, #8]
   62b64:	strd	r8, [sp, #16]
   62b68:	mov	r8, r0
   62b6c:	strd	sl, [sp, #24]
   62b70:	mov	fp, r2
   62b74:	str	lr, [sp, #32]
   62b78:	sub	sp, sp, #36	; 0x24
   62b7c:	ldrb	r0, [sp, #76]	; 0x4c
   62b80:	str	r1, [sp, #24]
   62b84:	ldrb	r2, [r8, #23]
   62b88:	ldr	r1, [sp, #24]
   62b8c:	tst	r0, #1
   62b90:	ldr	ip, [fp]
   62b94:	movne	r7, #30
   62b98:	moveq	r7, #31
   62b9c:	cmp	r2, #0
   62ba0:	andeq	r0, r0, #253	; 0xfd
   62ba4:	ldr	r6, [r8, #8]
   62ba8:	cmp	r1, #0
   62bac:	str	ip, [sp, #20]
   62bb0:	ble	62ce4 <fputs@plt+0x51bf4>
   62bb4:	ldr	r2, [pc, #424]	; 62d64 <fputs@plt+0x51c74>
   62bb8:	mov	r4, r3
   62bbc:	add	r9, r1, r3
   62bc0:	and	r3, r0, #2
   62bc4:	and	sl, r0, #4
   62bc8:	add	r5, ip, #20
   62bcc:	str	r3, [sp, #12]
   62bd0:	add	r2, pc, r2
   62bd4:	add	r3, r2, #4
   62bd8:	str	r3, [sp, #28]
   62bdc:	b	62c8c <fputs@plt+0x51b9c>
   62be0:	ldr	r3, [sp, #12]
   62be4:	cmp	r3, #0
   62be8:	ldr	r3, [r5, #-20]	; 0xffffffec
   62bec:	beq	62c10 <fputs@plt+0x51b20>
   62bf0:	mov	r0, r3
   62bf4:	mov	r2, #0
   62bf8:	str	r3, [sp, #16]
   62bfc:	mov	r1, #1
   62c00:	bl	218a8 <fputs@plt+0x107b8>
   62c04:	cmp	r0, #0
   62c08:	ldr	r3, [sp, #16]
   62c0c:	bne	62d04 <fputs@plt+0x51c14>
   62c10:	mov	r1, r3
   62c14:	mov	r2, r4
   62c18:	mov	r0, r8
   62c1c:	bl	6122c <fputs@plt+0x5013c>
   62c20:	cmp	r0, r4
   62c24:	beq	62c7c <fputs@plt+0x51b8c>
   62c28:	cmp	r7, #30
   62c2c:	bne	62c60 <fputs@plt+0x51b70>
   62c30:	ldr	r3, [r6]
   62c34:	ldrb	r3, [r3, #69]	; 0x45
   62c38:	cmp	r3, #0
   62c3c:	bne	62d1c <fputs@plt+0x51c2c>
   62c40:	ldr	r3, [r6, #4]
   62c44:	ldr	r2, [r6, #32]
   62c48:	sub	r2, r2, #1
   62c4c:	add	r2, r2, r2, lsl #2
   62c50:	add	r3, r3, r2, lsl #2
   62c54:	ldrb	r2, [r3]
   62c58:	cmp	r2, #30
   62c5c:	beq	62d2c <fputs@plt+0x51c3c>
   62c60:	mov	ip, #0
   62c64:	mov	r2, r0
   62c68:	mov	r3, r4
   62c6c:	mov	r1, r7
   62c70:	mov	r0, r6
   62c74:	str	ip, [sp]
   62c78:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62c7c:	add	r4, r4, #1
   62c80:	add	r5, r5, #20
   62c84:	cmp	r9, r4
   62c88:	beq	62ce4 <fputs@plt+0x51bf4>
   62c8c:	cmp	sl, #0
   62c90:	beq	62be0 <fputs@plt+0x51af0>
   62c94:	ldr	r3, [fp]
   62c98:	ldr	r2, [sp, #20]
   62c9c:	add	r3, r3, r5
   62ca0:	sub	r3, r3, r2
   62ca4:	ldrh	r2, [r3, #-4]
   62ca8:	cmp	r2, #0
   62cac:	beq	62be0 <fputs@plt+0x51af0>
   62cb0:	ldr	r3, [sp, #72]	; 0x48
   62cb4:	mov	r0, #0
   62cb8:	mov	r1, r7
   62cbc:	add	r5, r5, #20
   62cc0:	str	r0, [sp]
   62cc4:	mov	r0, r6
   62cc8:	add	r2, r2, r3
   62ccc:	mov	r3, r4
   62cd0:	sub	r2, r2, #1
   62cd4:	add	r4, r4, #1
   62cd8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62cdc:	cmp	r9, r4
   62ce0:	bne	62c8c <fputs@plt+0x51b9c>
   62ce4:	ldr	r0, [sp, #24]
   62ce8:	add	sp, sp, #36	; 0x24
   62cec:	ldrd	r4, [sp]
   62cf0:	ldrd	r6, [sp, #8]
   62cf4:	ldrd	r8, [sp, #16]
   62cf8:	ldrd	sl, [sp, #24]
   62cfc:	add	sp, sp, #32
   62d00:	pop	{pc}		; (ldr pc, [sp], #4)
   62d04:	mov	r1, r3
   62d08:	mov	r2, r4
   62d0c:	mov	r3, #0
   62d10:	mov	r0, r8
   62d14:	bl	30bac <fputs@plt+0x1fabc>
   62d18:	b	62c7c <fputs@plt+0x51b8c>
   62d1c:	ldr	r3, [sp, #28]
   62d20:	ldrb	r2, [r3]
   62d24:	cmp	r2, #30
   62d28:	bne	62c60 <fputs@plt+0x51b70>
   62d2c:	ldr	r2, [r3, #4]
   62d30:	ldr	r1, [r3, #12]
   62d34:	add	r2, r1, r2
   62d38:	add	r2, r2, #1
   62d3c:	cmp	r0, r2
   62d40:	bne	62c60 <fputs@plt+0x51b70>
   62d44:	ldr	r2, [r3, #8]
   62d48:	add	r2, r1, r2
   62d4c:	add	r2, r2, #1
   62d50:	cmp	r2, r4
   62d54:	addeq	r1, r1, #1
   62d58:	streq	r1, [r3, #12]
   62d5c:	bne	62c60 <fputs@plt+0x51b70>
   62d60:	b	62c7c <fputs@plt+0x51b8c>
   62d64:	andeq	r0, r5, r8, ror ip
   62d68:	ldr	r2, [r1, #44]	; 0x2c
   62d6c:	mov	r3, #1
   62d70:	strd	r4, [sp, #-36]!	; 0xffffffdc
   62d74:	mov	r4, r0
   62d78:	strd	r6, [sp, #8]
   62d7c:	strd	r8, [sp, #16]
   62d80:	mov	r9, r1
   62d84:	strd	sl, [sp, #24]
   62d88:	cmp	r2, #0
   62d8c:	str	lr, [sp, #32]
   62d90:	sub	sp, sp, #36	; 0x24
   62d94:	ldr	fp, [r0, #8]
   62d98:	strb	r3, [r1]
   62d9c:	ldr	r6, [r1, #40]	; 0x28
   62da0:	ble	6301c <fputs@plt+0x51f2c>
   62da4:	mov	r2, #0
   62da8:	add	r6, r6, #16
   62dac:	str	r2, [sp, #8]
   62db0:	str	r1, [sp, #20]
   62db4:	strd	r2, [sp, #24]
   62db8:	b	62f14 <fputs@plt+0x51e24>
   62dbc:	ldr	r7, [r4, #64]	; 0x40
   62dc0:	sub	r3, r3, r5
   62dc4:	str	r3, [r4, #60]	; 0x3c
   62dc8:	add	r3, r5, r7
   62dcc:	str	r3, [r4, #64]	; 0x40
   62dd0:	uxtb	ip, r5
   62dd4:	mov	r2, r8
   62dd8:	ldr	r1, [r2], #4
   62ddc:	mov	r3, r7
   62de0:	mov	r0, r4
   62de4:	str	ip, [sp, #16]
   62de8:	mov	ip, #0
   62dec:	str	ip, [sp]
   62df0:	ldr	ip, [sp, #28]
   62df4:	str	ip, [sp, #4]
   62df8:	bl	62b5c <fputs@plt+0x51a6c>
   62dfc:	ldr	r3, [r6, #-4]
   62e00:	cmp	r3, #0
   62e04:	movlt	r3, #0
   62e08:	strlt	r3, [sp, #12]
   62e0c:	blt	62e34 <fputs@plt+0x51d44>
   62e10:	ldr	r0, [fp, #24]
   62e14:	bl	2e338 <fputs@plt+0x1d248>
   62e18:	mov	r2, r0
   62e1c:	mov	r3, #1
   62e20:	ldr	r1, [r6, #-4]
   62e24:	mov	r0, r4
   62e28:	str	r7, [sp]
   62e2c:	str	r2, [sp, #12]
   62e30:	bl	2f40c <fputs@plt+0x1e31c>
   62e34:	ldr	sl, [r6, #-12]
   62e38:	ldrh	r3, [sl, #2]
   62e3c:	tst	r3, #32
   62e40:	bne	62f58 <fputs@plt+0x51e68>
   62e44:	ldr	ip, [r6, #-8]
   62e48:	mov	r3, r7
   62e4c:	mov	r2, #0
   62e50:	mov	r1, #143	; 0x8f
   62e54:	mov	r0, fp
   62e58:	str	ip, [sp]
   62e5c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62e60:	mov	r1, r0
   62e64:	mvn	r3, #4
   62e68:	mov	r2, sl
   62e6c:	mov	r0, fp
   62e70:	bl	2300c <fputs@plt+0x11f1c>
   62e74:	ldr	r3, [fp]
   62e78:	ldrb	r3, [r3, #69]	; 0x45
   62e7c:	cmp	r3, #0
   62e80:	bne	62e90 <fputs@plt+0x51da0>
   62e84:	mov	r0, fp
   62e88:	ldr	r1, [sp, #16]
   62e8c:	bl	1bc28 <fputs@plt+0xab38>
   62e90:	mov	r0, r4
   62e94:	mov	r2, r5
   62e98:	mov	r1, r7
   62e9c:	bl	20560 <fputs@plt+0xf470>
   62ea0:	mov	r2, r5
   62ea4:	bl	20560 <fputs@plt+0xf470>
   62ea8:	ldr	r3, [r4, #60]	; 0x3c
   62eac:	ldr	r0, [sp, #12]
   62eb0:	cmp	r5, r3
   62eb4:	strgt	r5, [r4, #60]	; 0x3c
   62eb8:	strgt	r7, [r4, #64]	; 0x40
   62ebc:	cmp	r0, #0
   62ec0:	beq	62ef4 <fputs@plt+0x51e04>
   62ec4:	ldr	r2, [fp, #24]
   62ec8:	ldr	r3, [fp, #32]
   62ecc:	ldr	r1, [r2, #120]	; 0x78
   62ed0:	cmp	r1, #0
   62ed4:	beq	62ee4 <fputs@plt+0x51df4>
   62ed8:	mvn	r9, r0
   62edc:	str	r3, [r1, r9, lsl #2]
   62ee0:	ldr	r3, [fp, #32]
   62ee4:	sub	r3, r3, #1
   62ee8:	mov	r0, r4
   62eec:	str	r3, [r2, #96]	; 0x60
   62ef0:	bl	204c4 <fputs@plt+0xf3d4>
   62ef4:	ldr	r2, [sp, #8]
   62ef8:	add	r6, r6, #16
   62efc:	ldr	r3, [sp, #20]
   62f00:	add	r2, r2, #1
   62f04:	ldr	r3, [r3, #44]	; 0x2c
   62f08:	str	r2, [sp, #8]
   62f0c:	cmp	r3, r2
   62f10:	ble	6300c <fputs@plt+0x51f1c>
   62f14:	ldr	r3, [r6, #-16]
   62f18:	ldr	r8, [r3, #20]
   62f1c:	cmp	r8, #0
   62f20:	beq	62f48 <fputs@plt+0x51e58>
   62f24:	ldr	r5, [r8]
   62f28:	ldr	r3, [r4, #60]	; 0x3c
   62f2c:	cmp	r5, r3
   62f30:	ble	62dbc <fputs@plt+0x51ccc>
   62f34:	ldr	r7, [r4, #76]	; 0x4c
   62f38:	add	r3, r5, r7
   62f3c:	add	r7, r7, #1
   62f40:	str	r3, [r4, #76]	; 0x4c
   62f44:	b	62dd0 <fputs@plt+0x51ce0>
   62f48:	mov	r7, r8
   62f4c:	mov	r5, r8
   62f50:	str	r8, [sp, #16]
   62f54:	b	62dfc <fputs@plt+0x51d0c>
   62f58:	ldr	sl, [r8, #4]
   62f5c:	cmp	r5, #0
   62f60:	movgt	r9, #0
   62f64:	addgt	sl, sl, #20
   62f68:	ble	630c8 <fputs@plt+0x51fd8>
   62f6c:	add	r9, r9, #1
   62f70:	mov	r0, r4
   62f74:	ldr	r1, [sl, #-20]	; 0xffffffec
   62f78:	bl	40da0 <fputs@plt+0x2fcb0>
   62f7c:	cmp	r5, r9
   62f80:	add	sl, sl, #20
   62f84:	movle	r3, #0
   62f88:	movgt	r3, #1
   62f8c:	cmp	r0, #0
   62f90:	movne	r3, #0
   62f94:	cmp	r3, #0
   62f98:	bne	62f6c <fputs@plt+0x51e7c>
   62f9c:	cmp	r0, #0
   62fa0:	mov	r8, r0
   62fa4:	beq	630c8 <fputs@plt+0x51fd8>
   62fa8:	ldr	r3, [sp, #24]
   62fac:	cmp	r3, #0
   62fb0:	bne	62fd8 <fputs@plt+0x51ee8>
   62fb4:	ldr	r3, [sp, #20]
   62fb8:	ldr	r3, [r3, #36]	; 0x24
   62fbc:	cmp	r3, #0
   62fc0:	str	r3, [sp, #24]
   62fc4:	beq	62fd8 <fputs@plt+0x51ee8>
   62fc8:	ldr	r3, [r4, #76]	; 0x4c
   62fcc:	add	r3, r3, #1
   62fd0:	str	r3, [sp, #24]
   62fd4:	str	r3, [r4, #76]	; 0x4c
   62fd8:	mov	r3, #0
   62fdc:	mov	r1, #34	; 0x22
   62fe0:	ldr	r2, [sp, #24]
   62fe4:	mov	r0, fp
   62fe8:	str	r3, [sp]
   62fec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   62ff0:	mov	r1, r0
   62ff4:	mov	r2, r8
   62ff8:	mvn	r3, #3
   62ffc:	mov	r0, fp
   63000:	bl	2300c <fputs@plt+0x11f1c>
   63004:	ldr	sl, [r6, #-12]
   63008:	b	62e44 <fputs@plt+0x51d54>
   6300c:	ldr	r9, [sp, #20]
   63010:	ldr	r3, [sp, #24]
   63014:	cmp	r3, #0
   63018:	bne	630d4 <fputs@plt+0x51fe4>
   6301c:	mov	r7, #0
   63020:	mov	r0, r4
   63024:	bl	204c4 <fputs@plt+0xf3d4>
   63028:	ldr	r5, [r9, #28]
   6302c:	ldr	r3, [r9, #36]	; 0x24
   63030:	cmp	r3, #0
   63034:	movgt	r6, #0
   63038:	ble	63060 <fputs@plt+0x51f70>
   6303c:	mov	r0, r4
   63040:	ldr	r2, [r5, #16]
   63044:	add	r6, r6, #1
   63048:	add	r5, r5, #24
   6304c:	ldr	r1, [r5, #-4]
   63050:	bl	62638 <fputs@plt+0x51548>
   63054:	ldr	r3, [r9, #36]	; 0x24
   63058:	cmp	r3, r6
   6305c:	bgt	6303c <fputs@plt+0x51f4c>
   63060:	mov	r3, #0
   63064:	mov	r0, r4
   63068:	strb	r3, [r9]
   6306c:	bl	204c4 <fputs@plt+0xf3d4>
   63070:	cmp	r7, #0
   63074:	beq	630ac <fputs@plt+0x51fbc>
   63078:	ldr	r1, [fp, #24]
   6307c:	ldr	r2, [fp, #32]
   63080:	sub	r3, r2, #1
   63084:	movlt	r7, r3
   63088:	str	r3, [r1, #96]	; 0x60
   6308c:	ldr	r3, [fp]
   63090:	ldrb	r3, [r3, #69]	; 0x45
   63094:	cmp	r3, #0
   63098:	bne	630f8 <fputs@plt+0x52008>
   6309c:	ldr	r3, [fp, #4]
   630a0:	add	r7, r7, r7, lsl #2
   630a4:	add	r7, r3, r7, lsl #2
   630a8:	str	r2, [r7, #8]
   630ac:	add	sp, sp, #36	; 0x24
   630b0:	ldrd	r4, [sp]
   630b4:	ldrd	r6, [sp, #8]
   630b8:	ldrd	r8, [sp, #16]
   630bc:	ldrd	sl, [sp, #24]
   630c0:	add	sp, sp, #32
   630c4:	pop	{pc}		; (ldr pc, [sp], #4)
   630c8:	ldr	r3, [r4]
   630cc:	ldr	r8, [r3, #8]
   630d0:	b	62fa8 <fputs@plt+0x51eb8>
   630d4:	mov	r0, #0
   630d8:	mov	r2, r3
   630dc:	mov	r1, #45	; 0x2d
   630e0:	mov	r3, r0
   630e4:	str	r0, [sp]
   630e8:	mov	r0, fp
   630ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   630f0:	mov	r7, r0
   630f4:	b	63020 <fputs@plt+0x51f30>
   630f8:	ldr	r7, [pc, #8]	; 63108 <fputs@plt+0x52018>
   630fc:	add	r7, pc, r7
   63100:	add	r7, r7, #4
   63104:	b	630a8 <fputs@plt+0x51fb8>
   63108:	andeq	r0, r5, ip, asr #14
   6310c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   63110:	mov	r4, r1
   63114:	strd	r6, [sp, #8]
   63118:	mov	r6, r0
   6311c:	strd	r8, [sp, #16]
   63120:	strd	sl, [sp, #24]
   63124:	str	lr, [sp, #32]
   63128:	sub	sp, sp, #36	; 0x24
   6312c:	ldrb	r9, [r1, #28]
   63130:	str	r2, [sp, #8]
   63134:	ldr	r7, [r0, #76]	; 0x4c
   63138:	ldr	r2, [r1]
   6313c:	ldr	r8, [r1, #4]
   63140:	add	fp, r7, #1
   63144:	ldr	r1, [sp, #84]	; 0x54
   63148:	ldr	r5, [r0, #8]
   6314c:	cmp	r1, #0
   63150:	ldr	r1, [r2]
   63154:	mvn	r2, r9
   63158:	str	fp, [r0, #76]	; 0x4c
   6315c:	and	r2, r2, #1
   63160:	and	r9, r9, #1
   63164:	ldr	r0, [sp, #80]	; 0x50
   63168:	add	sl, r2, r1
   6316c:	str	r1, [sp, #12]
   63170:	str	r2, [sp, #16]
   63174:	add	sl, sl, r0
   63178:	beq	63514 <fputs@plt+0x52424>
   6317c:	ldr	r0, [sp, #72]	; 0x48
   63180:	sub	r7, r0, r1
   63184:	sub	r7, r7, r2
   63188:	cmp	r3, #0
   6318c:	ldr	r0, [r5, #24]
   63190:	addne	r3, r3, #1
   63194:	strne	r3, [sp, #8]
   63198:	bl	2e338 <fputs@plt+0x1d248>
   6319c:	ldr	r2, [r4]
   631a0:	mov	ip, #5
   631a4:	mov	r3, r7
   631a8:	str	r0, [r4, #24]
   631ac:	mov	r0, r6
   631b0:	ldr	lr, [sp, #76]	; 0x4c
   631b4:	ldr	r1, [r2], #4
   631b8:	str	lr, [sp]
   631bc:	str	ip, [sp, #4]
   631c0:	bl	62b5c <fputs@plt+0x51a6c>
   631c4:	cmp	r9, #0
   631c8:	beq	63548 <fputs@plt+0x52458>
   631cc:	ldr	r3, [sp, #84]	; 0x54
   631d0:	cmp	r3, #0
   631d4:	beq	63524 <fputs@plt+0x52434>
   631d8:	sub	r3, sl, r8
   631dc:	add	r2, r8, r7
   631e0:	str	fp, [sp]
   631e4:	mov	r1, #49	; 0x31
   631e8:	mov	r0, r5
   631ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   631f0:	cmp	r8, #0
   631f4:	ble	63414 <fputs@plt+0x52324>
   631f8:	ldr	r3, [r4, #4]
   631fc:	cmp	r9, #0
   63200:	mov	r2, r3
   63204:	ldr	r3, [r6, #76]	; 0x4c
   63208:	str	r2, [sp, #24]
   6320c:	add	r2, r3, r2
   63210:	add	r3, r3, #1
   63214:	str	r3, [sp, #20]
   63218:	str	r2, [r6, #76]	; 0x4c
   6321c:	beq	63464 <fputs@plt+0x52374>
   63220:	mov	ip, #0
   63224:	mov	r1, #59	; 0x3b
   63228:	ldr	r2, [r4, #8]
   6322c:	mov	r3, ip
   63230:	mov	r0, r5
   63234:	str	ip, [sp]
   63238:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6323c:	str	r0, [sp, #28]
   63240:	ldr	ip, [r4, #4]
   63244:	mov	r3, r7
   63248:	mov	r1, #42	; 0x2a
   6324c:	mov	r0, r5
   63250:	ldr	r2, [sp, #20]
   63254:	str	ip, [sp]
   63258:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6325c:	ldr	r3, [r4, #20]
   63260:	ldr	r2, [r5]
   63264:	cmp	r3, #0
   63268:	ldrlt	r3, [r5, #32]
   6326c:	ldrb	r2, [r2, #69]	; 0x45
   63270:	sublt	r3, r3, #1
   63274:	cmp	r2, #0
   63278:	bne	63568 <fputs@plt+0x52478>
   6327c:	ldr	sl, [r5, #4]
   63280:	add	r3, r3, r3, lsl #2
   63284:	add	sl, sl, r3, lsl #2
   63288:	ldr	r3, [r6]
   6328c:	ldrb	r9, [r3, #69]	; 0x45
   63290:	cmp	r9, #0
   63294:	bne	63448 <fputs@plt+0x52358>
   63298:	ldr	r3, [sp, #12]
   6329c:	ldr	r0, [sp, #16]
   632a0:	ldr	r1, [sp, #24]
   632a4:	ldr	r2, [sl, #16]
   632a8:	sub	r3, r3, r1
   632ac:	mov	r1, r9
   632b0:	add	r3, r3, r0
   632b4:	ldr	r0, [sp, #80]	; 0x50
   632b8:	add	r3, r3, r0
   632bc:	str	r3, [sl, #8]
   632c0:	mov	r3, r2
   632c4:	ldrh	r2, [r2, #6]
   632c8:	str	r3, [sp, #12]
   632cc:	ldr	r0, [r3, #16]
   632d0:	bl	10ebc <memset@plt>
   632d4:	mvn	r3, #5
   632d8:	mvn	r1, #0
   632dc:	ldr	r2, [sp, #12]
   632e0:	mov	r0, r5
   632e4:	bl	2300c <fputs@plt+0x11f1c>
   632e8:	ldr	r1, [sp, #12]
   632ec:	mov	r3, r8
   632f0:	mov	r0, r6
   632f4:	ldr	r2, [r4]
   632f8:	ldrh	ip, [r1, #8]
   632fc:	ldr	r1, [r2], #4
   63300:	sub	ip, ip, #1
   63304:	str	ip, [sp]
   63308:	bl	42e1c <fputs@plt+0x31d2c>
   6330c:	str	r0, [sl, #16]
   63310:	mov	r3, r9
   63314:	mov	r1, #43	; 0x2b
   63318:	ldr	r8, [r5, #32]
   6331c:	mov	r0, r5
   63320:	add	ip, r8, #1
   63324:	mov	r2, ip
   63328:	str	ip, [sp]
   6332c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63330:	ldr	r0, [r5, #24]
   63334:	bl	2e338 <fputs@plt+0x1d248>
   63338:	ldr	ip, [r6, #76]	; 0x4c
   6333c:	mov	r2, r0
   63340:	mov	r3, r0
   63344:	mov	r1, #14
   63348:	mov	r0, r5
   6334c:	str	r9, [sp]
   63350:	str	r2, [r4, #16]
   63354:	add	ip, ip, #1
   63358:	mov	r2, ip
   6335c:	str	ip, [r6, #76]	; 0x4c
   63360:	str	ip, [r4, #12]
   63364:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63368:	mov	r3, r9
   6336c:	mov	r1, #120	; 0x78
   63370:	str	r9, [sp]
   63374:	mov	r0, r5
   63378:	ldr	r2, [r4, #8]
   6337c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63380:	ldr	r3, [sp, #8]
   63384:	cmp	r3, #0
   63388:	bne	63598 <fputs@plt+0x524a8>
   6338c:	ldr	lr, [sp, #28]
   63390:	ldr	r0, [r5, #32]
   63394:	ldr	r2, [r5]
   63398:	subs	ip, lr, #0
   6339c:	ldr	r1, [r5, #24]
   633a0:	sub	r3, r0, #1
   633a4:	movlt	ip, r3
   633a8:	str	r3, [r1, #96]	; 0x60
   633ac:	ldrb	r3, [r2, #69]	; 0x45
   633b0:	cmp	r3, #0
   633b4:	bne	63578 <fputs@plt+0x52488>
   633b8:	ldr	r2, [r5, #4]
   633bc:	add	r3, ip, ip, lsl #2
   633c0:	add	r3, r2, r3, lsl #2
   633c4:	mov	r1, r7
   633c8:	str	r0, [r3, #8]
   633cc:	mov	r0, r6
   633d0:	ldr	r3, [r4, #4]
   633d4:	ldr	r2, [sp, #20]
   633d8:	bl	2eec4 <fputs@plt+0x1ddd4>
   633dc:	ldr	r1, [r5]
   633e0:	cmp	r8, #0
   633e4:	ldr	r2, [r5, #32]
   633e8:	ldr	r0, [r5, #24]
   633ec:	sub	r3, r2, #1
   633f0:	movlt	r8, r3
   633f4:	str	r3, [r0, #96]	; 0x60
   633f8:	ldrb	r3, [r1, #69]	; 0x45
   633fc:	cmp	r3, #0
   63400:	bne	635b4 <fputs@plt+0x524c4>
   63404:	ldr	r3, [r5, #4]
   63408:	add	r8, r8, r8, lsl #2
   6340c:	add	r8, r3, r8, lsl #2
   63410:	str	r2, [r8, #8]
   63414:	ldrb	r1, [r4, #28]
   63418:	mov	r6, #0
   6341c:	mov	r3, fp
   63420:	mov	r0, r5
   63424:	str	r6, [sp]
   63428:	ldr	r2, [r4, #8]
   6342c:	tst	r1, #1
   63430:	movne	r1, #109	; 0x6d
   63434:	moveq	r1, #110	; 0x6e
   63438:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6343c:	ldr	r3, [sp, #8]
   63440:	cmp	r3, r6
   63444:	bne	63488 <fputs@plt+0x52398>
   63448:	add	sp, sp, #36	; 0x24
   6344c:	ldrd	r4, [sp]
   63450:	ldrd	r6, [sp, #8]
   63454:	ldrd	r8, [sp, #16]
   63458:	ldrd	sl, [sp, #24]
   6345c:	add	sp, sp, #32
   63460:	pop	{pc}		; (ldr pc, [sp], #4)
   63464:	ldr	r2, [sp, #12]
   63468:	mov	r3, r9
   6346c:	mov	r1, #46	; 0x2e
   63470:	mov	r0, r5
   63474:	str	r9, [sp]
   63478:	add	r2, r2, r7
   6347c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63480:	str	r0, [sp, #28]
   63484:	b	63240 <fputs@plt+0x52150>
   63488:	mov	ip, #1
   6348c:	mov	r2, r3
   63490:	mov	r1, #140	; 0x8c
   63494:	mov	r3, r6
   63498:	mov	r0, r5
   6349c:	str	ip, [sp]
   634a0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   634a4:	mov	r7, r0
   634a8:	mov	r3, r6
   634ac:	str	r6, [sp]
   634b0:	mov	r1, #105	; 0x69
   634b4:	mov	r0, r5
   634b8:	ldr	r2, [r4, #8]
   634bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   634c0:	mov	r3, r6
   634c4:	mov	r1, #95	; 0x5f
   634c8:	str	r6, [sp]
   634cc:	mov	r0, r5
   634d0:	ldr	r2, [r4, #8]
   634d4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   634d8:	ldr	r1, [r5]
   634dc:	cmp	r7, r6
   634e0:	ldr	r2, [r5, #32]
   634e4:	ldr	r0, [r5, #24]
   634e8:	sub	r3, r2, #1
   634ec:	movlt	r7, r3
   634f0:	str	r3, [r0, #96]	; 0x60
   634f4:	ldrb	r3, [r1, #69]	; 0x45
   634f8:	cmp	r3, r6
   634fc:	beq	63588 <fputs@plt+0x52498>
   63500:	ldr	r7, [pc, #188]	; 635c4 <fputs@plt+0x524d4>
   63504:	add	r7, pc, r7
   63508:	add	r7, r7, #4
   6350c:	str	r2, [r7, #8]
   63510:	b	63448 <fputs@plt+0x52358>
   63514:	add	r2, sl, fp
   63518:	add	r7, r7, #2
   6351c:	str	r2, [r6, #76]	; 0x4c
   63520:	b	63188 <fputs@plt+0x52098>
   63524:	ldr	r3, [sp, #12]
   63528:	mov	r0, r6
   6352c:	ldr	r1, [sp, #16]
   63530:	add	r2, r3, r7
   63534:	ldr	r3, [sp, #80]	; 0x50
   63538:	add	r2, r2, r1
   6353c:	ldr	r1, [sp, #72]	; 0x48
   63540:	bl	2eec4 <fputs@plt+0x1ddd4>
   63544:	b	631d8 <fputs@plt+0x520e8>
   63548:	ldr	r3, [sp, #12]
   6354c:	mov	r1, #73	; 0x49
   63550:	mov	r0, r5
   63554:	str	r9, [sp]
   63558:	ldr	r2, [r4, #8]
   6355c:	add	r3, r3, r7
   63560:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63564:	b	631cc <fputs@plt+0x520dc>
   63568:	ldr	sl, [pc, #88]	; 635c8 <fputs@plt+0x524d8>
   6356c:	add	sl, pc, sl
   63570:	add	sl, sl, #4
   63574:	b	63288 <fputs@plt+0x52198>
   63578:	ldr	r3, [pc, #76]	; 635cc <fputs@plt+0x524dc>
   6357c:	add	r3, pc, r3
   63580:	add	r3, r3, #4
   63584:	b	633c4 <fputs@plt+0x522d4>
   63588:	ldr	r3, [r5, #4]
   6358c:	add	r7, r7, r7, lsl #2
   63590:	add	r7, r3, r7, lsl #2
   63594:	b	6350c <fputs@plt+0x5241c>
   63598:	mov	r2, r3
   6359c:	mov	r1, #46	; 0x2e
   635a0:	str	r9, [sp]
   635a4:	mov	r0, r5
   635a8:	ldr	r3, [r4, #24]
   635ac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   635b0:	b	6338c <fputs@plt+0x5229c>
   635b4:	ldr	r8, [pc, #20]	; 635d0 <fputs@plt+0x524e0>
   635b8:	add	r8, pc, r8
   635bc:	add	r8, r8, #4
   635c0:	b	63410 <fputs@plt+0x52320>
   635c4:	andeq	r0, r5, r4, asr #6
   635c8:	ldrdeq	r0, [r5], -ip
   635cc:	andeq	r0, r5, ip, asr #5
   635d0:	muleq	r5, r0, r2
   635d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   635d8:	ldr	r5, [r0, #8]
   635dc:	strd	r6, [sp, #8]
   635e0:	strd	r8, [sp, #16]
   635e4:	mov	r9, r3
   635e8:	mov	r8, r0
   635ec:	strd	sl, [sp, #24]
   635f0:	str	lr, [sp, #32]
   635f4:	sub	sp, sp, #68	; 0x44
   635f8:	add	r3, sp, #104	; 0x68
   635fc:	ldm	r3, {r3, sl, fp}
   63600:	str	r2, [sp, #32]
   63604:	cmp	sl, #0
   63608:	ldrb	r2, [fp]
   6360c:	str	r3, [sp, #20]
   63610:	str	r1, [sp, #36]	; 0x24
   63614:	str	r2, [sp, #28]
   63618:	ldr	r2, [fp, #4]
   6361c:	str	r2, [sp, #48]	; 0x30
   63620:	ldr	r2, [sp, #116]	; 0x74
   63624:	str	r2, [sp, #44]	; 0x2c
   63628:	ldr	r2, [sp, #120]	; 0x78
   6362c:	str	r2, [sp, #56]	; 0x38
   63630:	beq	63a28 <fputs@plt+0x52938>
   63634:	ldrb	r2, [sl, #1]
   63638:	cmp	r3, #0
   6363c:	str	r2, [sp, #24]
   63640:	beq	63734 <fputs@plt+0x52644>
   63644:	ldr	r2, [r3]
   63648:	cmp	r2, #0
   6364c:	beq	63734 <fputs@plt+0x52644>
   63650:	ldr	r6, [fp, #8]
   63654:	ldr	r3, [sp, #32]
   63658:	cmp	r6, #0
   6365c:	ldr	r7, [r3]
   63660:	ldr	r3, [r8, #76]	; 0x4c
   63664:	bne	63780 <fputs@plt+0x52690>
   63668:	ldr	r1, [sp, #20]
   6366c:	ldr	r2, [r2]
   63670:	ldrb	r1, [r1, #28]
   63674:	str	r2, [sp, #40]	; 0x28
   63678:	tst	r1, #1
   6367c:	addeq	r2, r2, #1
   63680:	streq	r2, [sp, #40]	; 0x28
   63684:	ldr	r2, [sp, #40]	; 0x28
   63688:	add	r3, r3, r2
   6368c:	add	r6, r3, #1
   63690:	add	r3, r3, r7
   63694:	str	r6, [fp, #8]
   63698:	str	r3, [r8, #76]	; 0x4c
   6369c:	cmp	r9, #0
   636a0:	str	r7, [fp, #12]
   636a4:	blt	637b0 <fputs@plt+0x526c0>
   636a8:	cmp	r7, #0
   636ac:	ble	636dc <fputs@plt+0x525ec>
   636b0:	mov	r4, #0
   636b4:	add	r0, r4, r6
   636b8:	mov	r3, r4
   636bc:	mov	r2, r9
   636c0:	add	r4, r4, #1
   636c4:	mov	r1, #47	; 0x2f
   636c8:	str	r0, [sp]
   636cc:	mov	r0, r5
   636d0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   636d4:	cmp	r4, r7
   636d8:	bne	636b4 <fputs@plt+0x525c4>
   636dc:	ldr	r3, [sp, #24]
   636e0:	cmp	r3, #0
   636e4:	bne	637f8 <fputs@plt+0x52708>
   636e8:	ldr	r3, [sp, #28]
   636ec:	sub	r3, r3, #1
   636f0:	cmp	r3, #13
   636f4:	addls	pc, pc, r3, lsl #2
   636f8:	b	63a00 <fputs@plt+0x52910>
   636fc:	b	63998 <fputs@plt+0x528a8>
   63700:	b	63cc4 <fputs@plt+0x52bd4>
   63704:	b	63df0 <fputs@plt+0x52d00>
   63708:	b	63a00 <fputs@plt+0x52910>
   6370c:	b	63ce0 <fputs@plt+0x52bf0>
   63710:	b	63ce0 <fputs@plt+0x52bf0>
   63714:	b	63ac0 <fputs@plt+0x529d0>
   63718:	b	63ac0 <fputs@plt+0x529d0>
   6371c:	b	63dc8 <fputs@plt+0x52cd8>
   63720:	b	63d90 <fputs@plt+0x52ca0>
   63724:	b	63a58 <fputs@plt+0x52968>
   63728:	b	63ce0 <fputs@plt+0x52bf0>
   6372c:	b	63dc8 <fputs@plt+0x52cd8>
   63730:	b	63ce0 <fputs@plt+0x52bf0>
   63734:	ldr	r3, [sp, #24]
   63738:	cmp	r3, #0
   6373c:	bne	641c8 <fputs@plt+0x530d8>
   63740:	ldr	r3, [sp, #36]	; 0x24
   63744:	ldr	r1, [r3, #16]
   63748:	cmp	r1, #0
   6374c:	ble	6375c <fputs@plt+0x5266c>
   63750:	mov	r0, r5
   63754:	ldr	r2, [sp, #44]	; 0x2c
   63758:	bl	2ee9c <fputs@plt+0x1ddac>
   6375c:	ldr	r6, [fp, #8]
   63760:	ldr	r3, [sp, #32]
   63764:	cmp	r6, #0
   63768:	ldr	r7, [r3]
   6376c:	ldr	r3, [r8, #76]	; 0x4c
   63770:	beq	63eb0 <fputs@plt+0x52dc0>
   63774:	mov	r2, #0
   63778:	str	r2, [sp, #20]
   6377c:	str	r2, [sp, #24]
   63780:	add	r2, r6, r7
   63784:	cmp	r2, r3
   63788:	movle	r3, #0
   6378c:	strle	r3, [sp, #40]	; 0x28
   63790:	ble	6369c <fputs@plt+0x525ac>
   63794:	add	r3, r3, r7
   63798:	mov	r2, #0
   6379c:	cmp	r9, #0
   637a0:	str	r2, [sp, #40]	; 0x28
   637a4:	str	r3, [r8, #76]	; 0x4c
   637a8:	str	r7, [fp, #12]
   637ac:	bge	636a8 <fputs@plt+0x525b8>
   637b0:	ldr	r3, [sp, #28]
   637b4:	cmp	r3, #3
   637b8:	beq	63de4 <fputs@plt+0x52cf4>
   637bc:	ldr	r2, [sp, #32]
   637c0:	sub	ip, r3, #9
   637c4:	mov	r0, #0
   637c8:	cmp	r3, #13
   637cc:	cmpne	ip, #1
   637d0:	mov	r3, r6
   637d4:	movls	ip, #1
   637d8:	movhi	ip, #0
   637dc:	ldr	r1, [r2], #4
   637e0:	stm	sp, {r0, ip}
   637e4:	mov	r0, r8
   637e8:	bl	62b5c <fputs@plt+0x51a6c>
   637ec:	ldr	r3, [sp, #24]
   637f0:	cmp	r3, #0
   637f4:	beq	636e8 <fputs@plt+0x525f8>
   637f8:	ldrb	r3, [sl, #1]
   637fc:	cmp	r3, #1
   63800:	beq	63e10 <fputs@plt+0x52d20>
   63804:	cmp	r3, #2
   63808:	bne	63e94 <fputs@plt+0x52da4>
   6380c:	ldr	r3, [r8, #76]	; 0x4c
   63810:	mov	r1, r5
   63814:	ldr	r0, [r1], #4
   63818:	ldr	r2, [sl, #8]
   6381c:	add	ip, r3, r7
   63820:	add	r3, r3, #1
   63824:	str	ip, [r8, #76]	; 0x4c
   63828:	str	r3, [sp, #24]
   6382c:	bl	20ea4 <fputs@plt+0xfdb4>
   63830:	ldr	r2, [sl, #8]
   63834:	ldr	r3, [r5]
   63838:	cmp	r2, #0
   6383c:	ldrlt	r2, [r5, #32]
   63840:	ldrb	r3, [r3, #69]	; 0x45
   63844:	sublt	r2, r2, #1
   63848:	cmp	r3, #0
   6384c:	bne	63a48 <fputs@plt+0x52958>
   63850:	ldr	r3, [r5, #4]
   63854:	add	r2, r2, r2, lsl #2
   63858:	add	r3, r3, r2, lsl #2
   6385c:	ldr	r0, [sp, #24]
   63860:	mov	r1, #25
   63864:	mov	r2, #1
   63868:	cmp	r7, #0
   6386c:	sub	sl, r7, #1
   63870:	strb	r1, [r3]
   63874:	str	r2, [r3, #4]
   63878:	str	r0, [r3, #8]
   6387c:	ldr	r3, [r5, #32]
   63880:	add	r3, r7, r3
   63884:	str	r3, [sp, #52]	; 0x34
   63888:	ble	63928 <fputs@plt+0x52838>
   6388c:	str	fp, [sp, #60]	; 0x3c
   63890:	mov	r4, #0
   63894:	ldr	fp, [sp, #32]
   63898:	add	r3, r4, r4, lsl #2
   6389c:	mov	r0, r8
   638a0:	ldr	r2, [fp, #4]
   638a4:	ldr	r1, [r2, r3, lsl #2]
   638a8:	bl	40da0 <fputs@plt+0x2fcb0>
   638ac:	ldr	lr, [sp, #24]
   638b0:	cmp	sl, r4
   638b4:	add	ip, r6, r4
   638b8:	mov	r2, ip
   638bc:	mov	r1, #78	; 0x4e
   638c0:	movle	r2, ip
   638c4:	movle	r1, #79	; 0x4f
   638c8:	ldr	r3, [sp, #52]	; 0x34
   638cc:	mov	r9, r0
   638d0:	mov	r0, r5
   638d4:	ldrle	r3, [sp, #44]	; 0x2c
   638d8:	movle	r0, r5
   638dc:	add	lr, lr, r4
   638e0:	add	r4, r4, #1
   638e4:	str	lr, [sp]
   638e8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   638ec:	mvn	r3, #3
   638f0:	mvn	r1, #0
   638f4:	mov	r0, r5
   638f8:	mov	r2, r9
   638fc:	bl	2300c <fputs@plt+0x11f1c>
   63900:	ldr	r3, [r5]
   63904:	mov	r1, #128	; 0x80
   63908:	mov	r0, r5
   6390c:	ldrb	r3, [r3, #69]	; 0x45
   63910:	cmp	r3, #0
   63914:	bne	6391c <fputs@plt+0x5282c>
   63918:	bl	1bc28 <fputs@plt+0xab38>
   6391c:	cmp	r4, r7
   63920:	bne	63898 <fputs@plt+0x527a8>
   63924:	ldr	fp, [sp, #60]	; 0x3c
   63928:	mov	r2, r6
   6392c:	mov	r1, #30
   63930:	str	sl, [sp]
   63934:	mov	r0, r5
   63938:	ldr	r3, [sp, #24]
   6393c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63940:	ldr	r3, [sp, #20]
   63944:	cmp	r3, #0
   63948:	beq	63e2c <fputs@plt+0x52d3c>
   6394c:	ldr	r3, [sp, #28]
   63950:	sub	r3, r3, #1
   63954:	cmp	r3, #13
   63958:	addls	pc, pc, r3, lsl #2
   6395c:	b	63a0c <fputs@plt+0x5291c>
   63960:	b	63998 <fputs@plt+0x528a8>
   63964:	b	63cc4 <fputs@plt+0x52bd4>
   63968:	b	63df0 <fputs@plt+0x52d00>
   6396c:	b	63a0c <fputs@plt+0x5291c>
   63970:	b	63ce0 <fputs@plt+0x52bf0>
   63974:	b	63ce0 <fputs@plt+0x52bf0>
   63978:	b	63ac0 <fputs@plt+0x529d0>
   6397c:	b	63ac0 <fputs@plt+0x529d0>
   63980:	b	63dc8 <fputs@plt+0x52cd8>
   63984:	b	63d90 <fputs@plt+0x52ca0>
   63988:	b	63a58 <fputs@plt+0x52968>
   6398c:	b	63ce0 <fputs@plt+0x52bf0>
   63990:	b	63dc8 <fputs@plt+0x52cd8>
   63994:	b	63ce0 <fputs@plt+0x52bf0>
   63998:	ldrb	r3, [r8, #19]
   6399c:	cmp	r3, #0
   639a0:	beq	640cc <fputs@plt+0x52fdc>
   639a4:	sub	r3, r3, #1
   639a8:	uxtb	r3, r3
   639ac:	add	r2, r8, r3, lsl #2
   639b0:	strb	r3, [r8, #19]
   639b4:	ldr	r4, [r2, #28]
   639b8:	mov	r3, r7
   639bc:	mov	r2, r6
   639c0:	str	r4, [sp]
   639c4:	mov	r1, #49	; 0x31
   639c8:	mov	r0, r5
   639cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   639d0:	mov	ip, #0
   639d4:	mov	r3, r4
   639d8:	ldr	r2, [sp, #48]	; 0x30
   639dc:	mov	r1, #110	; 0x6e
   639e0:	mov	r0, r5
   639e4:	str	ip, [sp]
   639e8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   639ec:	cmp	r4, #0
   639f0:	beq	63a00 <fputs@plt+0x52910>
   639f4:	mov	r1, r4
   639f8:	mov	r0, r8
   639fc:	bl	1c6d0 <fputs@plt+0xb5e0>
   63a00:	ldr	r3, [sp, #20]
   63a04:	cmp	r3, #0
   63a08:	beq	63c80 <fputs@plt+0x52b90>
   63a0c:	add	sp, sp, #68	; 0x44
   63a10:	ldrd	r4, [sp]
   63a14:	ldrd	r6, [sp, #8]
   63a18:	ldrd	r8, [sp, #16]
   63a1c:	ldrd	sl, [sp, #24]
   63a20:	add	sp, sp, #32
   63a24:	pop	{pc}		; (ldr pc, [sp], #4)
   63a28:	ldr	r3, [sp, #20]
   63a2c:	cmp	r3, #0
   63a30:	beq	63740 <fputs@plt+0x52650>
   63a34:	ldr	r2, [r3]
   63a38:	cmp	r2, #0
   63a3c:	strne	sl, [sp, #24]
   63a40:	bne	63650 <fputs@plt+0x52560>
   63a44:	b	63740 <fputs@plt+0x52650>
   63a48:	ldr	r3, [pc, #2052]	; 64254 <fputs@plt+0x53164>
   63a4c:	add	r3, pc, r3
   63a50:	add	r3, r3, #4
   63a54:	b	6385c <fputs@plt+0x5276c>
   63a58:	ldr	r3, [sp, #32]
   63a5c:	ldrb	r1, [fp, #1]
   63a60:	ldr	r3, [r3, #4]
   63a64:	ldr	r0, [r3]
   63a68:	bl	168c0 <fputs@plt+0x57d0>
   63a6c:	ldr	r1, [sp, #20]
   63a70:	strb	r0, [fp, #1]
   63a74:	cmp	r1, #0
   63a78:	beq	63fdc <fputs@plt+0x52eec>
   63a7c:	mov	r3, #1
   63a80:	mov	r0, r8
   63a84:	str	r6, [sp, #104]	; 0x68
   63a88:	str	r6, [sp, #108]	; 0x6c
   63a8c:	str	r3, [sp, #112]	; 0x70
   63a90:	ldr	r3, [sp, #40]	; 0x28
   63a94:	str	r3, [sp, #116]	; 0x74
   63a98:	ldr	r3, [sp, #36]	; 0x24
   63a9c:	ldrd	r2, [r3, #12]
   63aa0:	add	sp, sp, #68	; 0x44
   63aa4:	ldrd	r4, [sp]
   63aa8:	ldrd	r6, [sp, #8]
   63aac:	ldrd	r8, [sp, #16]
   63ab0:	ldrd	sl, [sp, #24]
   63ab4:	ldr	lr, [sp, #32]
   63ab8:	add	sp, sp, #36	; 0x24
   63abc:	b	6310c <fputs@plt+0x5201c>
   63ac0:	ldrb	r3, [r8, #19]
   63ac4:	ldr	sl, [fp, #16]
   63ac8:	cmp	r3, #0
   63acc:	ldr	r4, [sl]
   63ad0:	beq	640dc <fputs@plt+0x52fec>
   63ad4:	sub	r3, r3, #1
   63ad8:	uxtb	r3, r3
   63adc:	add	r2, r8, r3, lsl #2
   63ae0:	strb	r3, [r8, #19]
   63ae4:	ldr	r3, [r2, #28]
   63ae8:	str	r3, [sp, #40]	; 0x28
   63aec:	ldr	r3, [r8, #60]	; 0x3c
   63af0:	add	r2, r4, #2
   63af4:	str	r2, [sp, #32]
   63af8:	cmp	r2, r3
   63afc:	bgt	63f04 <fputs@plt+0x52e14>
   63b00:	ldr	r1, [r8, #64]	; 0x40
   63b04:	sub	r3, r3, r2
   63b08:	str	r3, [r8, #60]	; 0x3c
   63b0c:	add	r3, r2, r1
   63b10:	str	r1, [sp, #24]
   63b14:	str	r3, [r8, #64]	; 0x40
   63b18:	ldr	r3, [sp, #28]
   63b1c:	cmp	r3, #8
   63b20:	ldr	r3, [sp, #24]
   63b24:	add	r9, r4, r3
   63b28:	add	fp, r9, #1
   63b2c:	beq	64134 <fputs@plt+0x53044>
   63b30:	mov	r3, r7
   63b34:	mov	r2, r6
   63b38:	str	fp, [sp]
   63b3c:	mov	r1, #49	; 0x31
   63b40:	mov	r0, r5
   63b44:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63b48:	cmp	r4, #0
   63b4c:	movgt	r3, #0
   63b50:	strgt	r3, [sp, #28]
   63b54:	ble	641fc <fputs@plt+0x5310c>
   63b58:	ldr	r4, [sp, #24]
   63b5c:	mov	r7, #0
   63b60:	mov	fp, r7
   63b64:	ldr	r2, [sl, #4]
   63b68:	mov	r3, r4
   63b6c:	mov	r1, #31
   63b70:	add	r4, r4, #1
   63b74:	mov	r0, r5
   63b78:	add	r2, r2, r7
   63b7c:	add	r7, r7, #20
   63b80:	ldrh	r2, [r2, #16]
   63b84:	str	fp, [sp]
   63b88:	add	r2, r2, r6
   63b8c:	sub	r2, r2, #1
   63b90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63b94:	cmp	r9, r4
   63b98:	bne	63b64 <fputs@plt+0x52a74>
   63b9c:	ldr	r7, [sp, #48]	; 0x30
   63ba0:	mov	r4, #0
   63ba4:	mov	r3, r9
   63ba8:	mov	r1, #73	; 0x49
   63bac:	mov	r0, r5
   63bb0:	str	r4, [sp]
   63bb4:	mov	r2, r7
   63bb8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63bbc:	mov	r1, #49	; 0x31
   63bc0:	mov	r0, r5
   63bc4:	ldr	r2, [sp, #24]
   63bc8:	ldr	r6, [sp, #40]	; 0x28
   63bcc:	ldr	r3, [sp, #32]
   63bd0:	str	r6, [sp]
   63bd4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63bd8:	mov	r3, r6
   63bdc:	mov	r2, r7
   63be0:	str	r4, [sp]
   63be4:	mov	r1, #110	; 0x6e
   63be8:	mov	r0, r5
   63bec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63bf0:	ldr	r3, [sp, #28]
   63bf4:	cmp	r3, r4
   63bf8:	beq	63c34 <fputs@plt+0x52b44>
   63bfc:	ldr	r2, [r5, #24]
   63c00:	ldr	r1, [r5, #32]
   63c04:	sub	r3, r1, #1
   63c08:	strlt	r3, [sp, #28]
   63c0c:	str	r3, [r2, #96]	; 0x60
   63c10:	ldr	r3, [r5]
   63c14:	ldrb	r3, [r3, #69]	; 0x45
   63c18:	cmp	r3, #0
   63c1c:	bne	64074 <fputs@plt+0x52f84>
   63c20:	ldr	r3, [sp, #28]
   63c24:	ldr	r2, [r5, #4]
   63c28:	add	r3, r3, r3, lsl #2
   63c2c:	add	r3, r2, r3, lsl #2
   63c30:	str	r1, [r3, #8]
   63c34:	ldr	r3, [sp, #40]	; 0x28
   63c38:	cmp	r3, #0
   63c3c:	beq	63c4c <fputs@plt+0x52b5c>
   63c40:	mov	r1, r3
   63c44:	mov	r0, r8
   63c48:	bl	1c6d0 <fputs@plt+0xb5e0>
   63c4c:	ldr	r6, [sp, #24]
   63c50:	mov	r0, r8
   63c54:	ldr	r4, [sp, #32]
   63c58:	mov	r1, r6
   63c5c:	mov	r2, r4
   63c60:	bl	20560 <fputs@plt+0xf470>
   63c64:	ldr	r3, [r8, #60]	; 0x3c
   63c68:	cmp	r4, r3
   63c6c:	ldr	r3, [sp, #20]
   63c70:	strgt	r4, [r8, #60]	; 0x3c
   63c74:	strgt	r6, [r8, #64]	; 0x40
   63c78:	cmp	r3, #0
   63c7c:	bne	63a0c <fputs@plt+0x5291c>
   63c80:	ldr	r3, [sp, #36]	; 0x24
   63c84:	ldr	r2, [r3, #12]
   63c88:	cmp	r2, #0
   63c8c:	beq	63a0c <fputs@plt+0x5291c>
   63c90:	ldr	r3, [sp, #56]	; 0x38
   63c94:	mov	ip, #0
   63c98:	mov	r0, r5
   63c9c:	mov	r1, #141	; 0x8d
   63ca0:	str	ip, [sp, #104]	; 0x68
   63ca4:	add	sp, sp, #68	; 0x44
   63ca8:	ldrd	r4, [sp]
   63cac:	ldrd	r6, [sp, #8]
   63cb0:	ldrd	r8, [sp, #16]
   63cb4:	ldrd	sl, [sp, #24]
   63cb8:	ldr	lr, [sp, #32]
   63cbc:	add	sp, sp, #36	; 0x24
   63cc0:	b	2e4e0 <fputs@plt+0x1d3f0>
   63cc4:	mov	r3, r6
   63cc8:	mov	r1, #111	; 0x6f
   63ccc:	str	r7, [sp]
   63cd0:	mov	r0, r5
   63cd4:	ldr	r2, [sp, #48]	; 0x30
   63cd8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63cdc:	b	63a00 <fputs@plt+0x52910>
   63ce0:	ldr	r2, [sp, #40]	; 0x28
   63ce4:	ldr	r3, [r8, #60]	; 0x3c
   63ce8:	add	r9, r2, #1
   63cec:	cmp	r9, r3
   63cf0:	bgt	63f20 <fputs@plt+0x52e30>
   63cf4:	ldr	r4, [r8, #64]	; 0x40
   63cf8:	sub	r3, r3, r9
   63cfc:	str	r3, [r8, #60]	; 0x3c
   63d00:	add	r3, r9, r4
   63d04:	str	r3, [r8, #64]	; 0x40
   63d08:	ldr	r3, [sp, #40]	; 0x28
   63d0c:	mov	r2, r6
   63d10:	mov	r1, #49	; 0x31
   63d14:	mov	r0, r5
   63d18:	add	sl, r3, r4
   63d1c:	mov	r3, r7
   63d20:	str	sl, [sp]
   63d24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63d28:	ldr	r3, [sp, #28]
   63d2c:	cmp	r3, #6
   63d30:	beq	640f0 <fputs@plt+0x53000>
   63d34:	ldr	r1, [sp, #20]
   63d38:	cmp	r1, #0
   63d3c:	beq	63f34 <fputs@plt+0x52e44>
   63d40:	mov	r3, #1
   63d44:	mov	r0, r8
   63d48:	str	sl, [sp]
   63d4c:	str	r6, [sp, #4]
   63d50:	str	r3, [sp, #8]
   63d54:	ldr	r3, [sp, #40]	; 0x28
   63d58:	str	r3, [sp, #12]
   63d5c:	ldr	r3, [sp, #36]	; 0x24
   63d60:	ldrd	r2, [r3, #12]
   63d64:	bl	6310c <fputs@plt+0x5201c>
   63d68:	mov	r2, r9
   63d6c:	mov	r1, r4
   63d70:	mov	r0, r8
   63d74:	bl	20560 <fputs@plt+0xf470>
   63d78:	ldr	r3, [r8, #60]	; 0x3c
   63d7c:	cmp	r9, r3
   63d80:	ble	63a0c <fputs@plt+0x5291c>
   63d84:	str	r9, [r8, #60]	; 0x3c
   63d88:	str	r4, [r8, #64]	; 0x40
   63d8c:	b	63a00 <fputs@plt+0x52910>
   63d90:	ldr	r1, [sp, #20]
   63d94:	ldr	ip, [sp, #36]	; 0x24
   63d98:	cmp	r1, #0
   63d9c:	ldr	r2, [ip, #12]
   63da0:	beq	63c88 <fputs@plt+0x52b98>
   63da4:	mov	r3, #1
   63da8:	mov	r0, r8
   63dac:	str	r6, [sp, #104]	; 0x68
   63db0:	str	r6, [sp, #108]	; 0x6c
   63db4:	str	r3, [sp, #112]	; 0x70
   63db8:	ldr	r3, [sp, #40]	; 0x28
   63dbc:	str	r3, [sp, #116]	; 0x74
   63dc0:	ldr	r3, [ip, #16]
   63dc4:	b	63aa0 <fputs@plt+0x529b0>
   63dc8:	ldr	r1, [sp, #20]
   63dcc:	cmp	r1, #0
   63dd0:	beq	63ec0 <fputs@plt+0x52dd0>
   63dd4:	mov	r0, r8
   63dd8:	str	r6, [sp, #104]	; 0x68
   63ddc:	strd	r6, [sp, #108]	; 0x6c
   63de0:	b	63a90 <fputs@plt+0x529a0>
   63de4:	ldr	r3, [sp, #24]
   63de8:	cmp	r3, #0
   63dec:	bne	637f8 <fputs@plt+0x52708>
   63df0:	mov	r0, #0
   63df4:	mov	r2, #1
   63df8:	ldr	r3, [sp, #48]	; 0x30
   63dfc:	mov	r1, #22
   63e00:	str	r0, [sp]
   63e04:	mov	r0, r5
   63e08:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63e0c:	b	63a00 <fputs@plt+0x52910>
   63e10:	mov	r1, r5
   63e14:	ldr	r2, [sl, #8]
   63e18:	ldr	r0, [r1], #4
   63e1c:	bl	20ea4 <fputs@plt+0xfdb4>
   63e20:	ldr	r3, [sp, #20]
   63e24:	cmp	r3, #0
   63e28:	bne	6394c <fputs@plt+0x5285c>
   63e2c:	ldr	r3, [sp, #36]	; 0x24
   63e30:	ldr	r1, [r3, #16]
   63e34:	cmp	r1, #0
   63e38:	ble	63e48 <fputs@plt+0x52d58>
   63e3c:	mov	r0, r5
   63e40:	ldr	r2, [sp, #44]	; 0x2c
   63e44:	bl	2ee9c <fputs@plt+0x1ddac>
   63e48:	ldr	r3, [sp, #28]
   63e4c:	sub	r3, r3, #1
   63e50:	cmp	r3, #13
   63e54:	addls	pc, pc, r3, lsl #2
   63e58:	b	63c80 <fputs@plt+0x52b90>
   63e5c:	b	63998 <fputs@plt+0x528a8>
   63e60:	b	63cc4 <fputs@plt+0x52bd4>
   63e64:	b	63df0 <fputs@plt+0x52d00>
   63e68:	b	63c80 <fputs@plt+0x52b90>
   63e6c:	b	63ce0 <fputs@plt+0x52bf0>
   63e70:	b	63ce0 <fputs@plt+0x52bf0>
   63e74:	b	63ac0 <fputs@plt+0x529d0>
   63e78:	b	63ac0 <fputs@plt+0x529d0>
   63e7c:	b	63ec0 <fputs@plt+0x52dd0>
   63e80:	b	63c80 <fputs@plt+0x52b90>
   63e84:	b	63a58 <fputs@plt+0x52968>
   63e88:	b	63ce0 <fputs@plt+0x52bf0>
   63e8c:	b	63ec0 <fputs@plt+0x52dd0>
   63e90:	b	63ce0 <fputs@plt+0x52bf0>
   63e94:	mov	r3, r7
   63e98:	mov	r0, r8
   63e9c:	str	r6, [sp]
   63ea0:	ldr	r1, [sl, #4]
   63ea4:	ldr	r2, [sp, #44]	; 0x2c
   63ea8:	bl	2f40c <fputs@plt+0x1e31c>
   63eac:	b	63940 <fputs@plt+0x52850>
   63eb0:	str	r6, [sp, #20]
   63eb4:	str	r6, [sp, #24]
   63eb8:	str	r6, [sp, #40]	; 0x28
   63ebc:	b	6368c <fputs@plt+0x5259c>
   63ec0:	ldr	r3, [sp, #28]
   63ec4:	cmp	r3, #13
   63ec8:	beq	64084 <fputs@plt+0x52f94>
   63ecc:	mov	r0, #0
   63ed0:	mov	r3, r7
   63ed4:	mov	r2, r6
   63ed8:	mov	r1, #33	; 0x21
   63edc:	str	r0, [sp]
   63ee0:	mov	r0, r5
   63ee4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63ee8:	mov	r2, r7
   63eec:	mov	r1, r6
   63ef0:	mov	r0, r8
   63ef4:	bl	20560 <fputs@plt+0xf470>
   63ef8:	ldr	r3, [sp, #36]	; 0x24
   63efc:	ldr	r2, [r3, #12]
   63f00:	b	63c88 <fputs@plt+0x52b98>
   63f04:	ldr	r2, [sp, #32]
   63f08:	ldr	r3, [r8, #76]	; 0x4c
   63f0c:	add	r2, r2, r3
   63f10:	add	r3, r3, #1
   63f14:	str	r3, [sp, #24]
   63f18:	str	r2, [r8, #76]	; 0x4c
   63f1c:	b	63b18 <fputs@plt+0x52a28>
   63f20:	ldr	r4, [r8, #76]	; 0x4c
   63f24:	add	r3, r9, r4
   63f28:	add	r4, r4, #1
   63f2c:	str	r3, [r8, #76]	; 0x4c
   63f30:	b	63d08 <fputs@plt+0x52c18>
   63f34:	ldrb	r3, [r8, #19]
   63f38:	cmp	r3, #0
   63f3c:	beq	640bc <fputs@plt+0x52fcc>
   63f40:	sub	r3, r3, #1
   63f44:	uxtb	r3, r3
   63f48:	add	r2, r8, r3, lsl #2
   63f4c:	strb	r3, [r8, #19]
   63f50:	ldr	r6, [r2, #28]
   63f54:	mov	r0, #0
   63f58:	mov	r3, r6
   63f5c:	ldr	r7, [sp, #48]	; 0x30
   63f60:	mov	r1, #74	; 0x4a
   63f64:	str	r0, [sp]
   63f68:	mov	r0, r5
   63f6c:	mov	r2, r7
   63f70:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63f74:	mov	r3, r4
   63f78:	mov	r2, r7
   63f7c:	str	r6, [sp]
   63f80:	mov	r1, #75	; 0x4b
   63f84:	mov	r0, r5
   63f88:	bl	2e4e0 <fputs@plt+0x1d3f0>
   63f8c:	ldr	r3, [r5]
   63f90:	ldrb	r3, [r3, #69]	; 0x45
   63f94:	cmp	r3, #0
   63f98:	bne	63fa8 <fputs@plt+0x52eb8>
   63f9c:	mov	r1, #8
   63fa0:	mov	r0, r5
   63fa4:	bl	1bc28 <fputs@plt+0xab38>
   63fa8:	cmp	r6, #0
   63fac:	beq	63fbc <fputs@plt+0x52ecc>
   63fb0:	mov	r1, r6
   63fb4:	mov	r0, r8
   63fb8:	bl	1c6d0 <fputs@plt+0xb5e0>
   63fbc:	mov	r2, r9
   63fc0:	mov	r1, r4
   63fc4:	mov	r0, r8
   63fc8:	bl	20560 <fputs@plt+0xf470>
   63fcc:	ldr	r3, [r8, #60]	; 0x3c
   63fd0:	cmp	r9, r3
   63fd4:	ble	63c80 <fputs@plt+0x52b90>
   63fd8:	b	63d84 <fputs@plt+0x52c94>
   63fdc:	ldrb	r3, [r8, #19]
   63fe0:	cmp	r3, #0
   63fe4:	beq	640ac <fputs@plt+0x52fbc>
   63fe8:	sub	r3, r3, #1
   63fec:	uxtb	r3, r3
   63ff0:	add	r2, r8, r3, lsl #2
   63ff4:	strb	r3, [r8, #19]
   63ff8:	ldr	r4, [r2, #28]
   63ffc:	mov	r3, #1
   64000:	mov	r2, r6
   64004:	str	r4, [sp]
   64008:	mov	r1, #49	; 0x31
   6400c:	mov	r0, r5
   64010:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64014:	mov	r1, r0
   64018:	mov	r3, #1
   6401c:	add	r2, fp, #1
   64020:	mov	r0, r5
   64024:	bl	2300c <fputs@plt+0x11f1c>
   64028:	mov	r1, r6
   6402c:	mov	r2, #1
   64030:	mov	r0, r8
   64034:	bl	20560 <fputs@plt+0xf470>
   64038:	mov	ip, #0
   6403c:	mov	r3, r4
   64040:	ldr	r2, [sp, #48]	; 0x30
   64044:	mov	r1, #110	; 0x6e
   64048:	mov	r0, r5
   6404c:	str	ip, [sp]
   64050:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64054:	cmp	r4, #0
   64058:	beq	63c80 <fputs@plt+0x52b90>
   6405c:	mov	r1, r4
   64060:	mov	r0, r8
   64064:	bl	1c6d0 <fputs@plt+0xb5e0>
   64068:	ldr	r3, [sp, #36]	; 0x24
   6406c:	ldr	r2, [r3, #12]
   64070:	b	63c88 <fputs@plt+0x52b98>
   64074:	ldr	r3, [pc, #476]	; 64258 <fputs@plt+0x53168>
   64078:	add	r3, pc, r3
   6407c:	add	r3, r3, #4
   64080:	b	63c30 <fputs@plt+0x52b40>
   64084:	mov	ip, #0
   64088:	mov	r1, #18
   6408c:	ldr	r2, [fp, #4]
   64090:	mov	r3, ip
   64094:	mov	r0, r5
   64098:	str	ip, [sp]
   6409c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   640a0:	ldr	r3, [sp, #36]	; 0x24
   640a4:	ldr	r2, [r3, #12]
   640a8:	b	63c88 <fputs@plt+0x52b98>
   640ac:	ldr	r4, [r8, #76]	; 0x4c
   640b0:	add	r4, r4, #1
   640b4:	str	r4, [r8, #76]	; 0x4c
   640b8:	b	63ffc <fputs@plt+0x52f0c>
   640bc:	ldr	r6, [r8, #76]	; 0x4c
   640c0:	add	r6, r6, #1
   640c4:	str	r6, [r8, #76]	; 0x4c
   640c8:	b	63f54 <fputs@plt+0x52e64>
   640cc:	ldr	r4, [r8, #76]	; 0x4c
   640d0:	add	r4, r4, #1
   640d4:	str	r4, [r8, #76]	; 0x4c
   640d8:	b	639b8 <fputs@plt+0x528c8>
   640dc:	ldr	r3, [r8, #76]	; 0x4c
   640e0:	add	r3, r3, #1
   640e4:	str	r3, [sp, #40]	; 0x28
   640e8:	str	r3, [r8, #76]	; 0x4c
   640ec:	b	63aec <fputs@plt+0x529fc>
   640f0:	ldr	r2, [sp, #48]	; 0x30
   640f4:	mov	fp, #0
   640f8:	mov	r1, #69	; 0x45
   640fc:	mov	r0, r5
   64100:	ldr	r3, [r5, #32]
   64104:	stm	sp, {r4, fp}
   64108:	add	r7, r2, #1
   6410c:	mov	r2, r7
   64110:	add	r3, r3, #4
   64114:	bl	2e5f0 <fputs@plt+0x1d500>
   64118:	mov	r2, r7
   6411c:	mov	r3, r4
   64120:	str	fp, [sp]
   64124:	mov	r1, #110	; 0x6e
   64128:	mov	r0, r5
   6412c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64130:	b	63d34 <fputs@plt+0x52c44>
   64134:	ldr	r3, [sp, #48]	; 0x30
   64138:	mov	r1, #69	; 0x45
   6413c:	mov	r0, r5
   64140:	str	r6, [sp]
   64144:	add	r2, r3, #1
   64148:	mov	r3, #0
   6414c:	str	r2, [sp, #44]	; 0x2c
   64150:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64154:	mov	r1, r0
   64158:	mvn	r3, #13
   6415c:	mov	r2, r7
   64160:	mov	r0, r5
   64164:	str	r1, [sp, #28]
   64168:	bl	2300c <fputs@plt+0x11f1c>
   6416c:	mov	r3, r7
   64170:	mov	r2, r6
   64174:	str	fp, [sp]
   64178:	mov	r1, #49	; 0x31
   6417c:	mov	r0, r5
   64180:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64184:	mov	ip, #0
   64188:	mov	r3, fp
   6418c:	ldr	r2, [sp, #44]	; 0x2c
   64190:	mov	r1, #110	; 0x6e
   64194:	mov	r0, r5
   64198:	str	ip, [sp]
   6419c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   641a0:	ldr	r3, [r5]
   641a4:	ldrb	r3, [r3, #69]	; 0x45
   641a8:	cmp	r3, #0
   641ac:	bne	641bc <fputs@plt+0x530cc>
   641b0:	mov	r1, #16
   641b4:	mov	r0, r5
   641b8:	bl	1bc28 <fputs@plt+0xab38>
   641bc:	cmp	r4, #0
   641c0:	bgt	63b58 <fputs@plt+0x52a68>
   641c4:	b	63b9c <fputs@plt+0x52aac>
   641c8:	ldr	r2, [fp, #8]
   641cc:	ldr	r3, [sp, #32]
   641d0:	cmp	r2, #0
   641d4:	str	r2, [sp, #40]	; 0x28
   641d8:	movne	r6, r2
   641dc:	movne	r2, #0
   641e0:	ldr	r7, [r3]
   641e4:	strne	r2, [sp, #20]
   641e8:	ldr	r3, [r8, #76]	; 0x4c
   641ec:	bne	63780 <fputs@plt+0x52690>
   641f0:	ldr	r2, [sp, #40]	; 0x28
   641f4:	str	r2, [sp, #20]
   641f8:	b	6368c <fputs@plt+0x5259c>
   641fc:	ldr	r7, [sp, #48]	; 0x30
   64200:	mov	r4, #0
   64204:	mov	r3, r9
   64208:	mov	r1, #73	; 0x49
   6420c:	mov	r0, r5
   64210:	str	r4, [sp]
   64214:	mov	r2, r7
   64218:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6421c:	mov	r0, r5
   64220:	mov	r1, #49	; 0x31
   64224:	ldr	r2, [sp, #24]
   64228:	ldr	r6, [sp, #40]	; 0x28
   6422c:	ldr	r3, [sp, #32]
   64230:	str	r6, [sp]
   64234:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64238:	mov	r2, r7
   6423c:	mov	r3, r6
   64240:	str	r4, [sp]
   64244:	mov	r1, #110	; 0x6e
   64248:	mov	r0, r5
   6424c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64250:	b	63c34 <fputs@plt+0x52b44>
   64254:	strdeq	pc, [r4], -ip
   64258:	ldrdeq	pc, [r4], -r0
   6425c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   64260:	subs	r4, r1, #0
   64264:	mov	r5, r0
   64268:	strd	r6, [sp, #8]
   6426c:	mov	r6, r2
   64270:	str	r8, [sp, #16]
   64274:	str	lr, [sp, #20]
   64278:	bne	6429c <fputs@plt+0x531ac>
   6427c:	b	642a8 <fputs@plt+0x531b8>
   64280:	tst	r3, #262144	; 0x40000
   64284:	ldrne	r3, [r4, #20]
   64288:	ldreq	r4, [r4, #12]
   6428c:	ldrne	r3, [r3, #4]
   64290:	ldrne	r4, [r3]
   64294:	cmp	r4, #0
   64298:	beq	642a8 <fputs@plt+0x531b8>
   6429c:	ldr	r3, [r4, #4]
   642a0:	tst	r3, #4096	; 0x1000
   642a4:	bne	64280 <fputs@plt+0x53190>
   642a8:	ldrb	r3, [r5, #23]
   642ac:	cmp	r3, #0
   642b0:	beq	642c0 <fputs@plt+0x531d0>
   642b4:	ldrb	r3, [r4]
   642b8:	cmp	r3, #157	; 0x9d
   642bc:	bne	6433c <fputs@plt+0x5324c>
   642c0:	ldrb	r3, [r5, #19]
   642c4:	cmp	r3, #0
   642c8:	beq	643d4 <fputs@plt+0x532e4>
   642cc:	sub	r3, r3, #1
   642d0:	uxtb	r3, r3
   642d4:	add	r2, r5, r3, lsl #2
   642d8:	strb	r3, [r5, #19]
   642dc:	ldr	r7, [r2, #28]
   642e0:	mov	r1, r4
   642e4:	mov	r2, r7
   642e8:	mov	r0, r5
   642ec:	bl	6122c <fputs@plt+0x5013c>
   642f0:	cmp	r0, r7
   642f4:	mov	r4, r0
   642f8:	moveq	r4, r7
   642fc:	streq	r7, [r6]
   64300:	beq	64314 <fputs@plt+0x53224>
   64304:	cmp	r7, #0
   64308:	bne	6432c <fputs@plt+0x5323c>
   6430c:	mov	r3, #0
   64310:	str	r3, [r6]
   64314:	mov	r0, r4
   64318:	ldrd	r4, [sp]
   6431c:	ldrd	r6, [sp, #8]
   64320:	ldr	r8, [sp, #16]
   64324:	add	sp, sp, #20
   64328:	pop	{pc}		; (ldr pc, [sp], #4)
   6432c:	mov	r1, r7
   64330:	mov	r0, r5
   64334:	bl	1c6d0 <fputs@plt+0xb5e0>
   64338:	b	6430c <fputs@plt+0x5321c>
   6433c:	mov	r2, #0
   64340:	mov	r1, #2
   64344:	mov	r0, r4
   64348:	bl	218a8 <fputs@plt+0x107b8>
   6434c:	cmp	r0, #0
   64350:	beq	642c0 <fputs@plt+0x531d0>
   64354:	ldr	r3, [r5, #324]	; 0x144
   64358:	mov	r2, #0
   6435c:	str	r2, [r6]
   64360:	cmp	r3, r2
   64364:	beq	643b0 <fputs@plt+0x532c0>
   64368:	ldr	r7, [r3]
   6436c:	ldr	r6, [r3, #4]
   64370:	cmp	r7, r2
   64374:	ble	643b0 <fputs@plt+0x532c0>
   64378:	ldrb	r3, [r6, #13]
   6437c:	tst	r3, #4
   64380:	beq	643a4 <fputs@plt+0x532b4>
   64384:	ldr	r3, [r6]
   64388:	mvn	r2, #0
   6438c:	mov	r1, r4
   64390:	subs	r0, r3, #0
   64394:	beq	643a4 <fputs@plt+0x532b4>
   64398:	bl	1f60c <fputs@plt+0xe51c>
   6439c:	cmp	r0, #0
   643a0:	beq	643e4 <fputs@plt+0x532f4>
   643a4:	subs	r7, r7, #1
   643a8:	add	r6, r6, #20
   643ac:	bne	64378 <fputs@plt+0x53288>
   643b0:	ldr	r2, [r5, #76]	; 0x4c
   643b4:	mov	r3, #1
   643b8:	mov	r1, r4
   643bc:	mov	r0, r5
   643c0:	add	r4, r2, r3
   643c4:	mov	r2, r4
   643c8:	str	r4, [r5, #76]	; 0x4c
   643cc:	bl	30bac <fputs@plt+0x1fabc>
   643d0:	b	64314 <fputs@plt+0x53224>
   643d4:	ldr	r7, [r5, #76]	; 0x4c
   643d8:	add	r7, r7, #1
   643dc:	str	r7, [r5, #76]	; 0x4c
   643e0:	b	642e0 <fputs@plt+0x531f0>
   643e4:	ldr	r4, [r6, #16]
   643e8:	b	64314 <fputs@plt+0x53224>
   643ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   643f0:	mov	r5, r1
   643f4:	ldr	r4, [r0, #8]
   643f8:	strd	r6, [sp, #8]
   643fc:	mov	r6, r0
   64400:	strd	r8, [sp, #16]
   64404:	strd	sl, [sp, #24]
   64408:	mov	sl, r2
   6440c:	mov	r2, #3
   64410:	str	lr, [sp, #32]
   64414:	sub	sp, sp, #60	; 0x3c
   64418:	cmp	sl, r3
   6441c:	str	r3, [sp, #24]
   64420:	mov	r3, #0
   64424:	str	r3, [sp, #48]	; 0x30
   64428:	addne	r3, sp, #48	; 0x30
   6442c:	bl	60d64 <fputs@plt+0x4fc74>
   64430:	mov	r7, r0
   64434:	mov	r0, r5
   64438:	bl	16918 <fputs@plt+0x5828>
   6443c:	ldr	r2, [r6, #108]	; 0x6c
   64440:	strb	r0, [sp, #47]	; 0x2f
   64444:	ldrb	r3, [r6, #19]
   64448:	add	r2, r2, #1
   6444c:	cmp	r3, #0
   64450:	str	r2, [r6, #108]	; 0x6c
   64454:	beq	64784 <fputs@plt+0x53694>
   64458:	sub	r3, r3, #1
   6445c:	uxtb	r3, r3
   64460:	add	r2, r6, r3, lsl #2
   64464:	strb	r3, [r6, #19]
   64468:	ldr	r8, [r2, #28]
   6446c:	mov	r2, r8
   64470:	mov	r0, r6
   64474:	ldr	r1, [r5, #12]
   64478:	bl	62638 <fputs@plt+0x51548>
   6447c:	cmp	r7, #5
   64480:	beq	645fc <fputs@plt+0x5350c>
   64484:	ldr	r0, [r5, #12]
   64488:	bl	161d8 <fputs@plt+0x50e8>
   6448c:	cmp	r0, #0
   64490:	beq	64528 <fputs@plt+0x53438>
   64494:	ldr	r3, [sp, #24]
   64498:	cmp	sl, r3
   6449c:	beq	64910 <fputs@plt+0x53820>
   644a0:	mov	fp, #0
   644a4:	mov	r2, r8
   644a8:	mov	r3, fp
   644ac:	mov	r1, #77	; 0x4d
   644b0:	mov	r0, r4
   644b4:	str	fp, [sp]
   644b8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   644bc:	mov	r9, r0
   644c0:	mov	r3, sl
   644c4:	str	fp, [sp]
   644c8:	mov	r1, #108	; 0x6c
   644cc:	mov	r0, r4
   644d0:	ldr	r2, [r5, #28]
   644d4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   644d8:	mov	r2, fp
   644dc:	mov	r1, #13
   644e0:	str	fp, [sp]
   644e4:	mov	r0, r4
   644e8:	ldr	r3, [sp, #24]
   644ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   644f0:	ldr	r1, [r4]
   644f4:	cmp	r9, fp
   644f8:	ldr	r2, [r4, #32]
   644fc:	ldr	r0, [r4, #24]
   64500:	sub	r3, r2, #1
   64504:	movlt	r9, r3
   64508:	str	r3, [r0, #96]	; 0x60
   6450c:	ldrb	r3, [r1, #69]	; 0x45
   64510:	cmp	r3, fp
   64514:	bne	64830 <fputs@plt+0x53740>
   64518:	ldr	r3, [r4, #4]
   6451c:	add	r9, r9, r9, lsl #2
   64520:	add	r9, r3, r9, lsl #2
   64524:	str	r2, [r9, #8]
   64528:	cmp	r7, #1
   6452c:	beq	645c4 <fputs@plt+0x534d4>
   64530:	mov	r7, #0
   64534:	mov	r3, #1
   64538:	mov	r2, r8
   6453c:	mov	r1, #48	; 0x30
   64540:	mov	r0, r4
   64544:	str	r7, [sp]
   64548:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6454c:	mov	r1, r0
   64550:	mov	r3, #1
   64554:	add	r2, sp, #47	; 0x2f
   64558:	mov	r0, r4
   6455c:	bl	2300c <fputs@plt+0x11f1c>
   64560:	ldr	r3, [sp, #48]	; 0x30
   64564:	cmp	r3, r7
   64568:	bne	64794 <fputs@plt+0x536a4>
   6456c:	mov	ip, #1
   64570:	mov	r3, sl
   64574:	str	r8, [sp]
   64578:	mov	r0, r4
   6457c:	mov	r1, #68	; 0x44
   64580:	ldr	r2, [r5, #28]
   64584:	str	ip, [sp, #4]
   64588:	bl	2e5f0 <fputs@plt+0x1d500>
   6458c:	cmp	r8, #0
   64590:	beq	645a0 <fputs@plt+0x534b0>
   64594:	mov	r1, r8
   64598:	mov	r0, r6
   6459c:	bl	1c6d0 <fputs@plt+0xb5e0>
   645a0:	mov	r0, r6
   645a4:	bl	1c4c8 <fputs@plt+0xb3d8>
   645a8:	add	sp, sp, #60	; 0x3c
   645ac:	ldrd	r4, [sp]
   645b0:	ldrd	r6, [sp, #8]
   645b4:	ldrd	r8, [sp, #16]
   645b8:	ldrd	sl, [sp, #24]
   645bc:	add	sp, sp, #32
   645c0:	pop	{pc}		; (ldr pc, [sp], #4)
   645c4:	mov	r0, #0
   645c8:	mov	r3, sl
   645cc:	mov	r2, r8
   645d0:	mov	r1, #38	; 0x26
   645d4:	str	r0, [sp]
   645d8:	mov	r0, r4
   645dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   645e0:	mov	r3, sl
   645e4:	mov	r0, r4
   645e8:	str	r8, [sp]
   645ec:	mov	r1, #70	; 0x46
   645f0:	ldr	r2, [r5, #28]
   645f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   645f8:	b	6458c <fputs@plt+0x5349c>
   645fc:	mov	r0, r6
   64600:	ldr	r1, [r5, #12]
   64604:	ldr	r7, [r5, #20]
   64608:	bl	40da0 <fputs@plt+0x2fcb0>
   6460c:	str	r0, [sp, #8]
   64610:	ldr	r0, [r4, #24]
   64614:	bl	2e338 <fputs@plt+0x1d248>
   64618:	ldr	r3, [sp, #24]
   6461c:	str	r0, [sp, #12]
   64620:	cmp	sl, r3
   64624:	beq	648f0 <fputs@plt+0x53800>
   64628:	ldrb	r3, [r6, #19]
   6462c:	cmp	r3, #0
   64630:	beq	64850 <fputs@plt+0x53760>
   64634:	sub	r3, r3, #1
   64638:	uxtb	r3, r3
   6463c:	add	r2, r6, r3, lsl #2
   64640:	strb	r3, [r6, #19]
   64644:	ldr	r3, [r2, #28]
   64648:	str	r3, [sp, #28]
   6464c:	ldr	r1, [sp, #28]
   64650:	mov	r3, r8
   64654:	mov	r2, r8
   64658:	mov	r0, r4
   6465c:	str	r1, [sp]
   64660:	mov	r1, #85	; 0x55
   64664:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64668:	ldr	r2, [sp, #12]
   6466c:	ldr	r3, [r7]
   64670:	mvn	r2, r2
   64674:	cmp	r3, #0
   64678:	str	r2, [sp, #36]	; 0x24
   6467c:	ble	648b8 <fputs@plt+0x537c8>
   64680:	ldr	r3, [sp, #24]
   64684:	mov	r5, #0
   64688:	str	sl, [sp, #32]
   6468c:	subs	r3, sl, r3
   64690:	ldr	sl, [sp, #28]
   64694:	movne	r3, #1
   64698:	str	r3, [sp, #16]
   6469c:	add	r3, sp, #52	; 0x34
   646a0:	str	r3, [sp, #20]
   646a4:	b	64730 <fputs@plt+0x53640>
   646a8:	ldr	r3, [r7]
   646ac:	ldr	r2, [sp, #16]
   646b0:	sub	r3, r3, #1
   646b4:	cmp	r3, r5
   646b8:	orrgt	r2, r2, #1
   646bc:	cmp	r2, #0
   646c0:	beq	64864 <fputs@plt+0x53774>
   646c4:	mov	r2, r8
   646c8:	mov	r1, #79	; 0x4f
   646cc:	str	r9, [sp]
   646d0:	mov	r0, r4
   646d4:	ldr	r3, [sp, #12]
   646d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   646dc:	mov	r1, r0
   646e0:	mvn	r3, #3
   646e4:	ldr	r2, [sp, #8]
   646e8:	mov	r0, r4
   646ec:	bl	2300c <fputs@plt+0x11f1c>
   646f0:	ldr	r3, [r4]
   646f4:	ldrb	r3, [r3, #69]	; 0x45
   646f8:	cmp	r3, #0
   646fc:	bne	6470c <fputs@plt+0x5361c>
   64700:	ldrb	r1, [sp, #47]	; 0x2f
   64704:	mov	r0, r4
   64708:	bl	1bc28 <fputs@plt+0xab38>
   6470c:	ldr	r1, [sp, #52]	; 0x34
   64710:	cmp	r1, #0
   64714:	beq	64720 <fputs@plt+0x53630>
   64718:	mov	r0, r6
   6471c:	bl	1c6d0 <fputs@plt+0xb5e0>
   64720:	ldr	r3, [r7]
   64724:	add	r5, r5, #1
   64728:	cmp	r3, r5
   6472c:	ble	648b4 <fputs@plt+0x537c4>
   64730:	ldr	r1, [r7, #4]
   64734:	add	fp, r5, r5, lsl #2
   64738:	mov	r0, r6
   6473c:	ldr	r2, [sp, #20]
   64740:	ldr	r1, [r1, fp, lsl #2]
   64744:	bl	6425c <fputs@plt+0x5316c>
   64748:	cmp	sl, #0
   6474c:	mov	r9, r0
   64750:	beq	646a8 <fputs@plt+0x535b8>
   64754:	ldr	r2, [r7, #4]
   64758:	ldr	r0, [r2, fp, lsl #2]
   6475c:	bl	161d8 <fputs@plt+0x50e8>
   64760:	cmp	r0, #0
   64764:	beq	646a8 <fputs@plt+0x535b8>
   64768:	mov	r3, r9
   6476c:	mov	r2, sl
   64770:	str	sl, [sp]
   64774:	mov	r1, #85	; 0x55
   64778:	mov	r0, r4
   6477c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64780:	b	646a8 <fputs@plt+0x535b8>
   64784:	ldr	r8, [r6, #76]	; 0x4c
   64788:	add	r8, r8, #1
   6478c:	str	r8, [r6, #76]	; 0x4c
   64790:	b	6446c <fputs@plt+0x5337c>
   64794:	mov	r3, r7
   64798:	mov	r1, #69	; 0x45
   6479c:	str	r8, [sp]
   647a0:	mov	r0, r4
   647a4:	ldr	r2, [r5, #28]
   647a8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   647ac:	mov	r5, r0
   647b0:	mov	r1, r0
   647b4:	mvn	r3, #13
   647b8:	mov	r2, #1
   647bc:	mov	r0, r4
   647c0:	bl	2300c <fputs@plt+0x11f1c>
   647c4:	mov	r1, #76	; 0x4c
   647c8:	mov	r0, r4
   647cc:	str	r7, [sp]
   647d0:	ldr	r3, [sp, #24]
   647d4:	ldr	r2, [sp, #48]	; 0x30
   647d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   647dc:	mov	r3, sl
   647e0:	mov	r2, r7
   647e4:	str	r7, [sp]
   647e8:	mov	r1, #13
   647ec:	mov	r0, r4
   647f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   647f4:	ldr	r1, [r4]
   647f8:	cmp	r5, #0
   647fc:	ldr	r2, [r4, #32]
   64800:	ldr	r0, [r4, #24]
   64804:	sub	r3, r2, #1
   64808:	movlt	r5, r3
   6480c:	str	r3, [r0, #96]	; 0x60
   64810:	ldrb	r3, [r1, #69]	; 0x45
   64814:	cmp	r3, #0
   64818:	bne	64840 <fputs@plt+0x53750>
   6481c:	ldr	r3, [r4, #4]
   64820:	add	r5, r5, r5, lsl #2
   64824:	add	r5, r3, r5, lsl #2
   64828:	str	r2, [r5, #8]
   6482c:	b	6458c <fputs@plt+0x5349c>
   64830:	ldr	r9, [pc, #376]	; 649b0 <fputs@plt+0x538c0>
   64834:	add	r9, pc, r9
   64838:	add	r9, r9, #4
   6483c:	b	64524 <fputs@plt+0x53434>
   64840:	ldr	r5, [pc, #364]	; 649b4 <fputs@plt+0x538c4>
   64844:	add	r5, pc, r5
   64848:	add	r5, r5, #4
   6484c:	b	64828 <fputs@plt+0x53738>
   64850:	ldr	fp, [r6, #76]	; 0x4c
   64854:	add	r3, fp, #1
   64858:	str	r3, [sp, #28]
   6485c:	str	r3, [r6, #76]	; 0x4c
   64860:	b	6464c <fputs@plt+0x5355c>
   64864:	mov	r2, r8
   64868:	mov	r1, #78	; 0x4e
   6486c:	str	r9, [sp]
   64870:	mov	r0, r4
   64874:	ldr	r3, [sp, #32]
   64878:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6487c:	mov	r1, r0
   64880:	mvn	r3, #3
   64884:	ldr	r2, [sp, #8]
   64888:	mov	r0, r4
   6488c:	bl	2300c <fputs@plt+0x11f1c>
   64890:	ldr	r3, [r4]
   64894:	ldrb	r3, [r3, #69]	; 0x45
   64898:	cmp	r3, #0
   6489c:	bne	6470c <fputs@plt+0x5361c>
   648a0:	ldrb	r1, [sp, #47]	; 0x2f
   648a4:	mov	r0, r4
   648a8:	orr	r1, r1, #16
   648ac:	bl	1bc28 <fputs@plt+0xab38>
   648b0:	b	6470c <fputs@plt+0x5361c>
   648b4:	ldr	sl, [sp, #32]
   648b8:	ldr	r3, [sp, #28]
   648bc:	cmp	r3, #0
   648c0:	bne	64938 <fputs@plt+0x53848>
   648c4:	ldr	r3, [r4, #24]
   648c8:	ldr	r1, [r4, #32]
   648cc:	ldr	r2, [r3, #120]	; 0x78
   648d0:	cmp	r2, #0
   648d4:	beq	649a4 <fputs@plt+0x538b4>
   648d8:	ldr	r0, [sp, #36]	; 0x24
   648dc:	str	r1, [r2, r0, lsl #2]
   648e0:	ldr	r2, [r4, #32]
   648e4:	sub	r2, r2, #1
   648e8:	str	r2, [r3, #96]	; 0x60
   648ec:	b	6458c <fputs@plt+0x5349c>
   648f0:	ldr	r3, [r7]
   648f4:	mvn	r2, r0
   648f8:	str	r2, [sp, #36]	; 0x24
   648fc:	cmp	r3, #0
   64900:	movgt	r3, #0
   64904:	strgt	r3, [sp, #28]
   64908:	bgt	64680 <fputs@plt+0x53590>
   6490c:	b	648c4 <fputs@plt+0x537d4>
   64910:	mov	r0, #0
   64914:	mov	r3, sl
   64918:	mov	r2, r8
   6491c:	mov	r1, #76	; 0x4c
   64920:	str	r0, [sp]
   64924:	mov	r0, r4
   64928:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6492c:	cmp	r7, #1
   64930:	bne	64530 <fputs@plt+0x53440>
   64934:	b	645c4 <fputs@plt+0x534d4>
   64938:	mov	r5, #0
   6493c:	mov	r1, #76	; 0x4c
   64940:	ldr	r3, [sp, #24]
   64944:	mov	r0, r4
   64948:	str	r5, [sp]
   6494c:	ldr	r2, [sp, #28]
   64950:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64954:	mov	r2, r5
   64958:	mov	r3, sl
   6495c:	str	r5, [sp]
   64960:	mov	r1, #13
   64964:	mov	r0, r4
   64968:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6496c:	ldr	r3, [r4, #24]
   64970:	ldr	r2, [r3, #120]	; 0x78
   64974:	cmp	r2, r5
   64978:	beq	64988 <fputs@plt+0x53898>
   6497c:	ldr	r1, [r4, #32]
   64980:	ldr	r0, [sp, #36]	; 0x24
   64984:	str	r1, [r2, r0, lsl #2]
   64988:	ldr	r2, [r4, #32]
   6498c:	mov	r0, r6
   64990:	ldr	r1, [sp, #28]
   64994:	sub	r2, r2, #1
   64998:	str	r2, [r3, #96]	; 0x60
   6499c:	bl	1c6d0 <fputs@plt+0xb5e0>
   649a0:	b	6458c <fputs@plt+0x5349c>
   649a4:	sub	r1, r1, #1
   649a8:	str	r1, [r3, #96]	; 0x60
   649ac:	b	6458c <fputs@plt+0x5349c>
   649b0:	andeq	pc, r4, r4, lsl r0	; <UNPREDICTABLE>
   649b4:	andeq	pc, r4, r4
   649b8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   649bc:	clz	ip, r1
   649c0:	lsr	ip, ip, #5
   649c4:	strd	r6, [sp, #8]
   649c8:	strd	r8, [sp, #16]
   649cc:	ldr	r8, [r0, #8]
   649d0:	str	lr, [sp, #28]
   649d4:	mov	lr, #0
   649d8:	str	sl, [sp, #24]
   649dc:	sub	sp, sp, #24
   649e0:	str	lr, [sp, #16]
   649e4:	cmp	r8, lr
   649e8:	str	lr, [sp, #20]
   649ec:	movne	r5, ip
   649f0:	moveq	r5, #1
   649f4:	cmp	r5, lr
   649f8:	bne	64a90 <fputs@plt+0x539a0>
   649fc:	ldrb	r4, [r1]
   64a00:	mov	r6, r0
   64a04:	mov	r7, r1
   64a08:	mov	sl, r2
   64a0c:	mov	r9, r3
   64a10:	cmp	r4, #75	; 0x4b
   64a14:	beq	64bd0 <fputs@plt+0x53ae0>
   64a18:	bhi	64ae0 <fputs@plt+0x539f0>
   64a1c:	cmp	r4, #72	; 0x48
   64a20:	beq	64c3c <fputs@plt+0x53b4c>
   64a24:	bhi	64aac <fputs@plt+0x539bc>
   64a28:	cmp	r4, #19
   64a2c:	beq	64b70 <fputs@plt+0x53a80>
   64a30:	cmp	r4, #71	; 0x47
   64a34:	bne	64b7c <fputs@plt+0x53a8c>
   64a38:	ldr	r1, [r1, #12]
   64a3c:	bl	649b8 <fputs@plt+0x538c8>
   64a40:	ldr	ip, [r6, #108]	; 0x6c
   64a44:	mov	r0, r6
   64a48:	mov	r3, r9
   64a4c:	mov	r2, sl
   64a50:	ldr	r1, [r7, #16]
   64a54:	add	ip, ip, #1
   64a58:	str	ip, [r6, #108]	; 0x6c
   64a5c:	bl	649b8 <fputs@plt+0x538c8>
   64a60:	mov	r0, r6
   64a64:	bl	1c4c8 <fputs@plt+0xb3d8>
   64a68:	ldr	r1, [sp, #16]
   64a6c:	cmp	r1, #0
   64a70:	beq	64a7c <fputs@plt+0x5398c>
   64a74:	mov	r0, r6
   64a78:	bl	1c6d0 <fputs@plt+0xb5e0>
   64a7c:	ldr	r1, [sp, #20]
   64a80:	cmp	r1, #0
   64a84:	beq	64a90 <fputs@plt+0x539a0>
   64a88:	mov	r0, r6
   64a8c:	bl	1c6d0 <fputs@plt+0xb5e0>
   64a90:	add	sp, sp, #24
   64a94:	ldrd	r4, [sp]
   64a98:	ldrd	r6, [sp, #8]
   64a9c:	ldrd	r8, [sp, #16]
   64aa0:	ldr	sl, [sp, #24]
   64aa4:	add	sp, sp, #28
   64aa8:	pop	{pc}		; (ldr pc, [sp], #4)
   64aac:	cmp	r4, #73	; 0x49
   64ab0:	moveq	r4, #79	; 0x4f
   64ab4:	moveq	r9, #128	; 0x80
   64ab8:	beq	64b28 <fputs@plt+0x53a38>
   64abc:	cmp	r4, #74	; 0x4a
   64ac0:	bne	64b7c <fputs@plt+0x53a8c>
   64ac4:	mov	r2, #1
   64ac8:	mov	r3, sl
   64acc:	stm	sp, {r2, r9}
   64ad0:	ldr	r1, [r1, #12]
   64ad4:	ldr	r2, [r7, #20]
   64ad8:	bl	64cd0 <fputs@plt+0x53be0>
   64adc:	b	64a68 <fputs@plt+0x53978>
   64ae0:	cmp	r4, #83	; 0x53
   64ae4:	bhi	64b18 <fputs@plt+0x53a28>
   64ae8:	cmp	r4, #78	; 0x4e
   64aec:	bcs	64b28 <fputs@plt+0x53a38>
   64af0:	add	r2, sp, #16
   64af4:	ldr	r1, [r1, #12]
   64af8:	bl	6425c <fputs@plt+0x5316c>
   64afc:	mov	r2, r0
   64b00:	mov	r3, sl
   64b04:	str	r5, [sp]
   64b08:	mov	r1, r4
   64b0c:	mov	r0, r8
   64b10:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64b14:	b	64a68 <fputs@plt+0x53978>
   64b18:	cmp	r4, #148	; 0x94
   64b1c:	bne	64b7c <fputs@plt+0x53a8c>
   64b20:	mov	r4, #78	; 0x4e
   64b24:	mov	r9, #128	; 0x80
   64b28:	add	r2, sp, #16
   64b2c:	mov	r0, r6
   64b30:	ldr	r1, [r7, #12]
   64b34:	bl	6425c <fputs@plt+0x5316c>
   64b38:	mov	r5, r0
   64b3c:	add	r2, sp, #20
   64b40:	ldr	r1, [r7, #16]
   64b44:	mov	r0, r6
   64b48:	bl	6425c <fputs@plt+0x5316c>
   64b4c:	mov	r3, r4
   64b50:	str	r5, [sp]
   64b54:	stmib	sp, {r0, sl}
   64b58:	mov	r0, r6
   64b5c:	str	r9, [sp, #12]
   64b60:	ldr	r1, [r7, #12]
   64b64:	ldr	r2, [r7, #16]
   64b68:	bl	42af0 <fputs@plt+0x31a00>
   64b6c:	b	64a68 <fputs@plt+0x53978>
   64b70:	ldr	r1, [r1, #12]
   64b74:	bl	64df0 <fputs@plt+0x53d00>
   64b78:	b	64a68 <fputs@plt+0x53978>
   64b7c:	mov	r0, r7
   64b80:	bl	1c2b4 <fputs@plt+0xb1c4>
   64b84:	cmp	r0, #0
   64b88:	bne	64cb0 <fputs@plt+0x53bc0>
   64b8c:	mov	r0, r7
   64b90:	bl	1c268 <fputs@plt+0xb178>
   64b94:	cmp	r0, #0
   64b98:	bne	64a68 <fputs@plt+0x53978>
   64b9c:	mov	r1, r7
   64ba0:	add	r2, sp, #16
   64ba4:	mov	r0, r6
   64ba8:	bl	6425c <fputs@plt+0x5316c>
   64bac:	adds	r9, r9, #0
   64bb0:	mov	r2, r0
   64bb4:	movne	r9, #1
   64bb8:	mov	r3, sl
   64bbc:	mov	r0, r8
   64bc0:	mov	r1, #45	; 0x2d
   64bc4:	str	r9, [sp]
   64bc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64bcc:	b	64a68 <fputs@plt+0x53978>
   64bd0:	ldr	r0, [r8, #24]
   64bd4:	bl	2e338 <fputs@plt+0x1d248>
   64bd8:	cmp	r9, #0
   64bdc:	mov	r2, r0
   64be0:	moveq	r3, r0
   64be4:	movne	r3, sl
   64be8:	mov	r1, r7
   64bec:	mov	r4, r0
   64bf0:	mov	r0, r6
   64bf4:	bl	643ec <fputs@plt+0x532fc>
   64bf8:	mov	r3, sl
   64bfc:	mov	r2, r5
   64c00:	str	r5, [sp]
   64c04:	mov	r1, #13
   64c08:	mov	r0, r8
   64c0c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64c10:	ldr	r2, [r8, #24]
   64c14:	ldr	r3, [r2, #120]	; 0x78
   64c18:	cmp	r3, #0
   64c1c:	beq	64c2c <fputs@plt+0x53b3c>
   64c20:	ldr	r1, [r8, #32]
   64c24:	mvn	r4, r4
   64c28:	str	r1, [r3, r4, lsl #2]
   64c2c:	ldr	r3, [r8, #32]
   64c30:	sub	r3, r3, #1
   64c34:	str	r3, [r2, #96]	; 0x60
   64c38:	b	64a68 <fputs@plt+0x53978>
   64c3c:	ldr	r0, [r8, #24]
   64c40:	bl	2e338 <fputs@plt+0x1d248>
   64c44:	mov	r2, r0
   64c48:	eor	r3, r9, #16
   64c4c:	ldr	r1, [r7, #12]
   64c50:	mov	r4, r0
   64c54:	mov	r0, r6
   64c58:	bl	64df0 <fputs@plt+0x53d00>
   64c5c:	ldr	ip, [r6, #108]	; 0x6c
   64c60:	mov	r3, r9
   64c64:	mov	r2, sl
   64c68:	mov	r0, r6
   64c6c:	ldr	r1, [r7, #16]
   64c70:	add	ip, ip, #1
   64c74:	str	ip, [r6, #108]	; 0x6c
   64c78:	bl	649b8 <fputs@plt+0x538c8>
   64c7c:	ldr	r2, [r8, #24]
   64c80:	ldr	r3, [r2, #120]	; 0x78
   64c84:	cmp	r3, #0
   64c88:	beq	64c98 <fputs@plt+0x53ba8>
   64c8c:	ldr	r1, [r8, #32]
   64c90:	mvn	r4, r4
   64c94:	str	r1, [r3, r4, lsl #2]
   64c98:	ldr	r3, [r8, #32]
   64c9c:	mov	r0, r6
   64ca0:	sub	r3, r3, #1
   64ca4:	str	r3, [r2, #96]	; 0x60
   64ca8:	bl	1c4c8 <fputs@plt+0xb3d8>
   64cac:	b	64a68 <fputs@plt+0x53978>
   64cb0:	mov	r1, #0
   64cb4:	mov	r3, sl
   64cb8:	mov	r2, r1
   64cbc:	mov	r0, r8
   64cc0:	str	r1, [sp]
   64cc4:	mov	r1, #13
   64cc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64ccc:	b	64a68 <fputs@plt+0x53978>
   64cd0:	ldr	r2, [r2, #4]
   64cd4:	mov	ip, r1
   64cd8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   64cdc:	mov	r4, #83	; 0x53
   64ce0:	strd	r6, [sp, #8]
   64ce4:	strd	r8, [sp, #16]
   64ce8:	mov	r8, r3
   64cec:	mov	r3, #0
   64cf0:	str	lr, [sp, #24]
   64cf4:	sub	sp, sp, #204	; 0xcc
   64cf8:	mov	lr, #72	; 0x48
   64cfc:	ldr	r6, [r2, #20]
   64d00:	mov	r9, r0
   64d04:	str	r3, [sp, #4]
   64d08:	add	r3, sp, #56	; 0x38
   64d0c:	strb	lr, [sp, #8]
   64d10:	add	lr, sp, #152	; 0x98
   64d14:	strb	r4, [sp, #56]	; 0x38
   64d18:	mov	r4, #81	; 0x51
   64d1c:	mov	r1, lr
   64d20:	ldr	r5, [r2]
   64d24:	str	r3, [sp, #20]
   64d28:	add	r3, sp, #104	; 0x68
   64d2c:	strb	r4, [sp, #104]	; 0x68
   64d30:	str	r6, [sp, #120]	; 0x78
   64d34:	ldrd	r6, [ip, #16]
   64d38:	str	r3, [sp, #24]
   64d3c:	str	r5, [sp, #72]	; 0x48
   64d40:	ldrd	r2, [ip]
   64d44:	str	lr, [sp, #68]	; 0x44
   64d48:	ldrd	r4, [ip, #8]
   64d4c:	str	lr, [sp, #116]	; 0x74
   64d50:	strd	r6, [sp, #168]	; 0xa8
   64d54:	ldrd	r6, [ip, #32]
   64d58:	strd	r2, [sp, #152]	; 0x98
   64d5c:	add	r2, sp, #4
   64d60:	strd	r4, [sp, #160]	; 0xa0
   64d64:	ldrd	r4, [ip, #24]
   64d68:	strd	r4, [sp, #176]	; 0xb0
   64d6c:	ldrd	r4, [ip, #40]	; 0x28
   64d70:	strd	r6, [sp, #184]	; 0xb8
   64d74:	strd	r4, [sp, #192]	; 0xc0
   64d78:	ldr	r4, [sp, #232]	; 0xe8
   64d7c:	bl	6425c <fputs@plt+0x5316c>
   64d80:	ldr	r3, [sp, #156]	; 0x9c
   64d84:	mvn	r1, #98	; 0x62
   64d88:	str	r0, [sp, #180]	; 0xb4
   64d8c:	mov	r0, r9
   64d90:	ldrb	r2, [sp, #152]	; 0x98
   64d94:	cmp	r4, #0
   64d98:	strb	r1, [sp, #152]	; 0x98
   64d9c:	add	r1, sp, #8
   64da0:	bic	r3, r3, #4096	; 0x1000
   64da4:	str	r3, [sp, #156]	; 0x9c
   64da8:	strb	r2, [sp, #190]	; 0xbe
   64dac:	mov	r2, r8
   64db0:	ldr	r3, [sp, #236]	; 0xec
   64db4:	beq	64de8 <fputs@plt+0x53cf8>
   64db8:	bl	649b8 <fputs@plt+0x538c8>
   64dbc:	ldr	r1, [sp, #4]
   64dc0:	cmp	r1, #0
   64dc4:	beq	64dd0 <fputs@plt+0x53ce0>
   64dc8:	mov	r0, r9
   64dcc:	bl	1c6d0 <fputs@plt+0xb5e0>
   64dd0:	add	sp, sp, #204	; 0xcc
   64dd4:	ldrd	r4, [sp]
   64dd8:	ldrd	r6, [sp, #8]
   64ddc:	ldrd	r8, [sp, #16]
   64de0:	add	sp, sp, #24
   64de4:	pop	{pc}		; (ldr pc, [sp], #4)
   64de8:	bl	64df0 <fputs@plt+0x53d00>
   64dec:	b	64dbc <fputs@plt+0x53ccc>
   64df0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   64df4:	clz	ip, r1
   64df8:	strd	r6, [sp, #8]
   64dfc:	lsr	ip, ip, #5
   64e00:	ldr	r7, [r0, #8]
   64e04:	strd	r8, [sp, #16]
   64e08:	str	lr, [sp, #28]
   64e0c:	mov	lr, #0
   64e10:	str	sl, [sp, #24]
   64e14:	sub	sp, sp, #24
   64e18:	cmp	r7, lr
   64e1c:	str	lr, [sp, #16]
   64e20:	movne	r4, ip
   64e24:	moveq	r4, #1
   64e28:	str	lr, [sp, #20]
   64e2c:	cmp	r4, lr
   64e30:	bne	64f34 <fputs@plt+0x53e44>
   64e34:	ldrb	ip, [r1]
   64e38:	mov	r5, r0
   64e3c:	mov	r9, r2
   64e40:	mov	r8, r3
   64e44:	mov	r6, r1
   64e48:	cmp	ip, #75	; 0x4b
   64e4c:	eor	sl, ip, #1
   64e50:	beq	65040 <fputs@plt+0x53f50>
   64e54:	bhi	64f50 <fputs@plt+0x53e60>
   64e58:	cmp	ip, #72	; 0x48
   64e5c:	beq	65094 <fputs@plt+0x53fa4>
   64e60:	bhi	64ee8 <fputs@plt+0x53df8>
   64e64:	cmp	ip, #19
   64e68:	beq	64fe0 <fputs@plt+0x53ef0>
   64e6c:	cmp	ip, #71	; 0x47
   64e70:	bne	64fec <fputs@plt+0x53efc>
   64e74:	ldr	r0, [r7, #24]
   64e78:	bl	2e338 <fputs@plt+0x1d248>
   64e7c:	mov	r2, r0
   64e80:	eor	r3, r8, #16
   64e84:	ldr	r1, [r6, #12]
   64e88:	mov	r4, r0
   64e8c:	mov	r0, r5
   64e90:	bl	649b8 <fputs@plt+0x538c8>
   64e94:	ldr	ip, [r5, #108]	; 0x6c
   64e98:	mov	r3, r8
   64e9c:	mov	r2, r9
   64ea0:	mov	r0, r5
   64ea4:	ldr	r1, [r6, #16]
   64ea8:	add	ip, ip, #1
   64eac:	str	ip, [r5, #108]	; 0x6c
   64eb0:	bl	64df0 <fputs@plt+0x53d00>
   64eb4:	ldr	r2, [r7, #24]
   64eb8:	ldr	r3, [r2, #120]	; 0x78
   64ebc:	cmp	r3, #0
   64ec0:	beq	64ed0 <fputs@plt+0x53de0>
   64ec4:	ldr	r1, [r7, #32]
   64ec8:	mvn	r4, r4
   64ecc:	str	r1, [r3, r4, lsl #2]
   64ed0:	ldr	r3, [r7, #32]
   64ed4:	mov	r0, r5
   64ed8:	sub	r3, r3, #1
   64edc:	str	r3, [r2, #96]	; 0x60
   64ee0:	bl	1c4c8 <fputs@plt+0xb3d8>
   64ee4:	b	64f0c <fputs@plt+0x53e1c>
   64ee8:	cmp	ip, #73	; 0x49
   64eec:	beq	650c8 <fputs@plt+0x53fd8>
   64ef0:	cmp	ip, #74	; 0x4a
   64ef4:	bne	64fec <fputs@plt+0x53efc>
   64ef8:	mov	r3, r2
   64efc:	stm	sp, {r4, r8}
   64f00:	ldr	r1, [r1, #12]
   64f04:	ldr	r2, [r6, #20]
   64f08:	bl	64cd0 <fputs@plt+0x53be0>
   64f0c:	ldr	r1, [sp, #16]
   64f10:	cmp	r1, #0
   64f14:	beq	64f20 <fputs@plt+0x53e30>
   64f18:	mov	r0, r5
   64f1c:	bl	1c6d0 <fputs@plt+0xb5e0>
   64f20:	ldr	r1, [sp, #20]
   64f24:	cmp	r1, #0
   64f28:	beq	64f34 <fputs@plt+0x53e44>
   64f2c:	mov	r0, r5
   64f30:	bl	1c6d0 <fputs@plt+0xb5e0>
   64f34:	add	sp, sp, #24
   64f38:	ldrd	r4, [sp]
   64f3c:	ldrd	r6, [sp, #8]
   64f40:	ldrd	r8, [sp, #16]
   64f44:	ldr	sl, [sp, #24]
   64f48:	add	sp, sp, #28
   64f4c:	pop	{pc}		; (ldr pc, [sp], #4)
   64f50:	cmp	ip, #83	; 0x53
   64f54:	bhi	64f88 <fputs@plt+0x53e98>
   64f58:	cmp	ip, #78	; 0x4e
   64f5c:	bcs	64f98 <fputs@plt+0x53ea8>
   64f60:	add	r2, sp, #16
   64f64:	ldr	r1, [r1, #12]
   64f68:	bl	6425c <fputs@plt+0x5316c>
   64f6c:	mov	r2, r0
   64f70:	mov	r3, r9
   64f74:	str	r4, [sp]
   64f78:	mov	r1, sl
   64f7c:	mov	r0, r7
   64f80:	bl	2e4e0 <fputs@plt+0x1d3f0>
   64f84:	b	64f0c <fputs@plt+0x53e1c>
   64f88:	cmp	ip, #148	; 0x94
   64f8c:	moveq	sl, #79	; 0x4f
   64f90:	moveq	r8, #128	; 0x80
   64f94:	bne	64fec <fputs@plt+0x53efc>
   64f98:	add	r2, sp, #16
   64f9c:	mov	r0, r5
   64fa0:	ldr	r1, [r6, #12]
   64fa4:	bl	6425c <fputs@plt+0x5316c>
   64fa8:	mov	r4, r0
   64fac:	add	r2, sp, #20
   64fb0:	ldr	r1, [r6, #16]
   64fb4:	mov	r0, r5
   64fb8:	bl	6425c <fputs@plt+0x5316c>
   64fbc:	mov	r3, sl
   64fc0:	str	r4, [sp]
   64fc4:	stmib	sp, {r0, r9}
   64fc8:	mov	r0, r5
   64fcc:	str	r8, [sp, #12]
   64fd0:	ldr	r1, [r6, #12]
   64fd4:	ldr	r2, [r6, #16]
   64fd8:	bl	42af0 <fputs@plt+0x31a00>
   64fdc:	b	64f0c <fputs@plt+0x53e1c>
   64fe0:	ldr	r1, [r1, #12]
   64fe4:	bl	649b8 <fputs@plt+0x538c8>
   64fe8:	b	64f0c <fputs@plt+0x53e1c>
   64fec:	mov	r0, r6
   64ff0:	bl	1c268 <fputs@plt+0xb178>
   64ff4:	cmp	r0, #0
   64ff8:	bne	650d4 <fputs@plt+0x53fe4>
   64ffc:	mov	r0, r6
   65000:	bl	1c2b4 <fputs@plt+0xb1c4>
   65004:	cmp	r0, #0
   65008:	bne	64f0c <fputs@plt+0x53e1c>
   6500c:	mov	r1, r6
   65010:	add	r2, sp, #16
   65014:	mov	r0, r5
   65018:	bl	6425c <fputs@plt+0x5316c>
   6501c:	adds	r8, r8, #0
   65020:	mov	r2, r0
   65024:	movne	r8, #1
   65028:	mov	r3, r9
   6502c:	mov	r0, r7
   65030:	mov	r1, #46	; 0x2e
   65034:	str	r8, [sp]
   65038:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6503c:	b	64f0c <fputs@plt+0x53e1c>
   65040:	cmp	r3, #0
   65044:	bne	650f4 <fputs@plt+0x54004>
   65048:	ldr	r0, [r7, #24]
   6504c:	bl	2e338 <fputs@plt+0x1d248>
   65050:	mov	r3, r0
   65054:	mov	r2, r9
   65058:	mov	r4, r0
   6505c:	mov	r1, r6
   65060:	mov	r0, r5
   65064:	bl	643ec <fputs@plt+0x532fc>
   65068:	ldr	r2, [r7, #24]
   6506c:	ldr	r3, [r2, #120]	; 0x78
   65070:	cmp	r3, #0
   65074:	beq	65084 <fputs@plt+0x53f94>
   65078:	ldr	r1, [r7, #32]
   6507c:	mvn	r4, r4
   65080:	str	r1, [r3, r4, lsl #2]
   65084:	ldr	r3, [r7, #32]
   65088:	sub	r3, r3, #1
   6508c:	str	r3, [r2, #96]	; 0x60
   65090:	b	64f0c <fputs@plt+0x53e1c>
   65094:	ldr	r1, [r1, #12]
   65098:	bl	64df0 <fputs@plt+0x53d00>
   6509c:	ldr	ip, [r5, #108]	; 0x6c
   650a0:	mov	r0, r5
   650a4:	mov	r3, r8
   650a8:	mov	r2, r9
   650ac:	ldr	r1, [r6, #16]
   650b0:	add	ip, ip, #1
   650b4:	str	ip, [r5, #108]	; 0x6c
   650b8:	bl	64df0 <fputs@plt+0x53d00>
   650bc:	mov	r0, r5
   650c0:	bl	1c4c8 <fputs@plt+0xb3d8>
   650c4:	b	64f0c <fputs@plt+0x53e1c>
   650c8:	mov	sl, #78	; 0x4e
   650cc:	mov	r8, #128	; 0x80
   650d0:	b	64f98 <fputs@plt+0x53ea8>
   650d4:	mov	r1, #0
   650d8:	mov	r3, r9
   650dc:	mov	r2, r1
   650e0:	mov	r0, r7
   650e4:	str	r1, [sp]
   650e8:	mov	r1, #13
   650ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   650f0:	b	64f0c <fputs@plt+0x53e1c>
   650f4:	mov	r3, r2
   650f8:	bl	643ec <fputs@plt+0x532fc>
   650fc:	b	64f0c <fputs@plt+0x53e1c>
   65100:	strd	r4, [sp, #-24]!	; 0xffffffe8
   65104:	mov	r3, #0
   65108:	ldr	r4, [r0]
   6510c:	strd	r6, [sp, #8]
   65110:	mov	r6, r0
   65114:	mov	r7, r2
   65118:	mov	r2, r3
   6511c:	str	r8, [sp, #16]
   65120:	str	lr, [sp, #20]
   65124:	mov	r0, r4
   65128:	bl	250c4 <fputs@plt+0x13fd4>
   6512c:	ldrb	r3, [r4, #69]	; 0x45
   65130:	mov	r5, r0
   65134:	cmp	r3, #0
   65138:	beq	6515c <fputs@plt+0x5406c>
   6513c:	mov	r1, r5
   65140:	mov	r0, r4
   65144:	ldrd	r4, [sp]
   65148:	ldrd	r6, [sp, #8]
   6514c:	ldr	r8, [sp, #16]
   65150:	ldr	lr, [sp, #20]
   65154:	add	sp, sp, #24
   65158:	b	2222c <fputs@plt+0x1113c>
   6515c:	mov	r2, r7
   65160:	mov	r0, r6
   65164:	mov	r3, #16
   65168:	mov	r1, r5
   6516c:	bl	64df0 <fputs@plt+0x53d00>
   65170:	b	6513c <fputs@plt+0x5404c>
   65174:	strd	r4, [sp, #-36]!	; 0xffffffdc
   65178:	mov	r5, r0
   6517c:	strd	r6, [sp, #8]
   65180:	mov	r6, r1
   65184:	strd	r8, [sp, #16]
   65188:	strd	sl, [sp, #24]
   6518c:	mov	sl, r2
   65190:	str	lr, [sp, #32]
   65194:	sub	sp, sp, #20
   65198:	ldr	fp, [r0, #8]
   6519c:	str	r3, [sp, #12]
   651a0:	ldr	r4, [sp, #60]	; 0x3c
   651a4:	ldr	r8, [sp, #56]	; 0x38
   651a8:	ldr	r7, [sp, #64]	; 0x40
   651ac:	cmp	r4, #0
   651b0:	beq	651f0 <fputs@plt+0x54100>
   651b4:	ldr	r3, [r1, #36]	; 0x24
   651b8:	cmp	r3, #0
   651bc:	streq	r3, [r4]
   651c0:	beq	651f0 <fputs@plt+0x54100>
   651c4:	ldr	r0, [fp, #24]
   651c8:	bl	2e338 <fputs@plt+0x1d248>
   651cc:	ldr	r1, [r6, #36]	; 0x24
   651d0:	str	r0, [r4]
   651d4:	mov	r0, r5
   651d8:	ldr	r3, [r5, #108]	; 0x6c
   651dc:	str	sl, [r5, #104]	; 0x68
   651e0:	add	r3, r3, #1
   651e4:	str	r3, [r5, #108]	; 0x6c
   651e8:	ldr	r2, [r4]
   651ec:	bl	65100 <fputs@plt+0x54010>
   651f0:	cmp	r8, #0
   651f4:	beq	65204 <fputs@plt+0x54114>
   651f8:	ldrb	r3, [r6, #55]	; 0x37
   651fc:	tst	r3, #8
   65200:	bne	65344 <fputs@plt+0x54254>
   65204:	ldrh	r8, [r6, #52]	; 0x34
   65208:	ldr	r3, [r5, #60]	; 0x3c
   6520c:	cmp	r8, r3
   65210:	bgt	65330 <fputs@plt+0x54240>
   65214:	ldr	r9, [r5, #64]	; 0x40
   65218:	sub	r3, r3, r8
   6521c:	str	r3, [r5, #60]	; 0x3c
   65220:	add	r3, r8, r9
   65224:	str	r3, [r5, #64]	; 0x40
   65228:	cmp	r7, #0
   6522c:	beq	65240 <fputs@plt+0x54150>
   65230:	ldr	r3, [sp, #68]	; 0x44
   65234:	cmp	r3, r9
   65238:	movne	r7, #0
   6523c:	beq	6534c <fputs@plt+0x5425c>
   65240:	cmp	r8, #0
   65244:	movne	r4, #0
   65248:	bne	65278 <fputs@plt+0x54188>
   6524c:	b	652e8 <fputs@plt+0x541f8>
   65250:	str	r0, [sp]
   65254:	ldr	r0, [r5, #8]
   65258:	ldr	r1, [r6, #12]
   6525c:	bl	4636c <fputs@plt+0x3527c>
   65260:	mov	r1, #39	; 0x27
   65264:	mov	r0, fp
   65268:	bl	20f04 <fputs@plt+0xfe14>
   6526c:	add	r4, r4, #1
   65270:	cmp	r8, r4
   65274:	beq	652e8 <fputs@plt+0x541f8>
   65278:	ldr	r1, [r6, #4]
   6527c:	lsl	r3, r4, #1
   65280:	cmp	r7, #0
   65284:	mov	r2, sl
   65288:	add	r0, r9, r4
   6528c:	ldrsh	r1, [r1, r3]
   65290:	beq	652b8 <fputs@plt+0x541c8>
   65294:	ldr	ip, [r7, #4]
   65298:	ldrsh	r3, [ip, r3]
   6529c:	sub	ip, r3, r1
   652a0:	cmn	r3, #2
   652a4:	clz	ip, ip
   652a8:	lsr	ip, ip, #5
   652ac:	moveq	ip, #0
   652b0:	cmp	ip, #0
   652b4:	bne	6526c <fputs@plt+0x5417c>
   652b8:	cmn	r1, #2
   652bc:	mov	r3, r1
   652c0:	bne	65250 <fputs@plt+0x54160>
   652c4:	ldr	r1, [r6, #40]	; 0x28
   652c8:	add	r3, r4, r4, lsl #2
   652cc:	mov	r2, r0
   652d0:	mov	r0, r5
   652d4:	ldr	r1, [r1, #4]
   652d8:	ldr	r1, [r1, r3, lsl #2]
   652dc:	str	sl, [r5, #104]	; 0x68
   652e0:	bl	62874 <fputs@plt+0x51784>
   652e4:	b	65260 <fputs@plt+0x54170>
   652e8:	ldr	r3, [sp, #12]
   652ec:	cmp	r3, #0
   652f0:	bne	6535c <fputs@plt+0x5426c>
   652f4:	mov	r0, r5
   652f8:	mov	r2, r8
   652fc:	mov	r1, r9
   65300:	bl	20560 <fputs@plt+0xf470>
   65304:	ldr	r3, [r5, #60]	; 0x3c
   65308:	mov	r0, r9
   6530c:	cmp	r8, r3
   65310:	strdgt	r8, [r5, #60]	; 0x3c
   65314:	add	sp, sp, #20
   65318:	ldrd	r4, [sp]
   6531c:	ldrd	r6, [sp, #8]
   65320:	ldrd	r8, [sp, #16]
   65324:	ldrd	sl, [sp, #24]
   65328:	add	sp, sp, #32
   6532c:	pop	{pc}		; (ldr pc, [sp], #4)
   65330:	ldr	r9, [r5, #76]	; 0x4c
   65334:	add	r3, r8, r9
   65338:	add	r9, r9, #1
   6533c:	str	r3, [r5, #76]	; 0x4c
   65340:	b	65228 <fputs@plt+0x54138>
   65344:	ldrh	r8, [r6, #50]	; 0x32
   65348:	b	65208 <fputs@plt+0x54118>
   6534c:	ldr	r3, [r7, #36]	; 0x24
   65350:	cmp	r3, #0
   65354:	movne	r7, #0
   65358:	b	65240 <fputs@plt+0x54150>
   6535c:	ldr	r2, [sp, #12]
   65360:	mov	r0, fp
   65364:	mov	r3, r8
   65368:	mov	r1, #49	; 0x31
   6536c:	str	r2, [sp]
   65370:	mov	r2, r9
   65374:	bl	2e4e0 <fputs@plt+0x1d3f0>
   65378:	b	652f4 <fputs@plt+0x54204>
   6537c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   65380:	ldr	r4, [r1, #8]
   65384:	strd	r6, [sp, #8]
   65388:	strd	r8, [sp, #16]
   6538c:	strd	sl, [sp, #24]
   65390:	str	lr, [sp, #32]
   65394:	sub	sp, sp, #36	; 0x24
   65398:	ldrb	r6, [r1, #42]	; 0x2a
   6539c:	ldr	fp, [r0, #8]
   653a0:	ldr	r8, [sp, #72]	; 0x48
   653a4:	ands	r6, r6, #32
   653a8:	beq	654d0 <fputs@plt+0x543e0>
   653ac:	cmp	r4, #0
   653b0:	beq	654b4 <fputs@plt+0x543c4>
   653b4:	ldrb	r1, [r4, #55]	; 0x37
   653b8:	mov	r6, r4
   653bc:	and	r1, r1, #3
   653c0:	cmp	r1, #2
   653c4:	bne	653dc <fputs@plt+0x542ec>
   653c8:	b	653e8 <fputs@plt+0x542f8>
   653cc:	ldrb	r1, [r6, #55]	; 0x37
   653d0:	and	r1, r1, #3
   653d4:	cmp	r1, #2
   653d8:	beq	653e8 <fputs@plt+0x542f8>
   653dc:	ldr	r6, [r6, #20]
   653e0:	cmp	r6, #0
   653e4:	bne	653cc <fputs@plt+0x542dc>
   653e8:	mov	r9, r0
   653ec:	mov	r5, r3
   653f0:	sub	sl, r8, r3, lsl #2
   653f4:	mov	r0, #0
   653f8:	add	r3, sp, #28
   653fc:	mvn	r7, #0
   65400:	str	r3, [sp, #16]
   65404:	str	r2, [sp, #20]
   65408:	cmp	r8, #0
   6540c:	beq	6541c <fputs@plt+0x5432c>
   65410:	ldr	r3, [sl, r5, lsl #2]
   65414:	cmp	r3, #0
   65418:	beq	654a4 <fputs@plt+0x543b4>
   6541c:	cmp	r6, r4
   65420:	beq	654a4 <fputs@plt+0x543b4>
   65424:	ldr	r3, [sp, #76]	; 0x4c
   65428:	cmp	r5, r3
   6542c:	beq	654a4 <fputs@plt+0x543b4>
   65430:	mov	r1, #1
   65434:	mov	r3, #0
   65438:	ldr	r2, [sp, #20]
   6543c:	str	r1, [sp]
   65440:	ldr	r1, [sp, #16]
   65444:	str	r1, [sp, #4]
   65448:	mov	r1, r4
   6544c:	str	r0, [sp, #8]
   65450:	mov	r0, r9
   65454:	str	r7, [sp, #12]
   65458:	bl	65174 <fputs@plt+0x54084>
   6545c:	ldrb	r3, [r4, #55]	; 0x37
   65460:	mov	r7, r0
   65464:	mov	r2, r5
   65468:	tst	r3, #8
   6546c:	mov	r3, r0
   65470:	ldrhne	r1, [r4, #50]	; 0x32
   65474:	mov	r0, fp
   65478:	ldrheq	r1, [r4, #52]	; 0x34
   6547c:	str	r1, [sp]
   65480:	mov	r1, #111	; 0x6f
   65484:	bl	2e4e0 <fputs@plt+0x1d3f0>
   65488:	ldr	r1, [sp, #28]
   6548c:	cmp	r1, #0
   65490:	moveq	r0, r4
   65494:	beq	654a4 <fputs@plt+0x543b4>
   65498:	mov	r0, r9
   6549c:	bl	1c850 <fputs@plt+0xb760>
   654a0:	mov	r0, r4
   654a4:	ldr	r4, [r4, #20]
   654a8:	add	r5, r5, #1
   654ac:	cmp	r4, #0
   654b0:	bne	65408 <fputs@plt+0x54318>
   654b4:	add	sp, sp, #36	; 0x24
   654b8:	ldrd	r4, [sp]
   654bc:	ldrd	r6, [sp, #8]
   654c0:	ldrd	r8, [sp, #16]
   654c4:	ldrd	sl, [sp, #24]
   654c8:	add	sp, sp, #32
   654cc:	pop	{pc}		; (ldr pc, [sp], #4)
   654d0:	cmp	r4, #0
   654d4:	bne	653e8 <fputs@plt+0x542f8>
   654d8:	b	654b4 <fputs@plt+0x543c4>
   654dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   654e0:	mov	r5, r0
   654e4:	ldr	r4, [r0]
   654e8:	strd	r6, [sp, #8]
   654ec:	mov	r6, r1
   654f0:	ldr	r7, [r0, #72]	; 0x48
   654f4:	strd	r8, [sp, #16]
   654f8:	ldr	r1, [r1, #24]
   654fc:	strd	sl, [sp, #24]
   65500:	mov	fp, r2
   65504:	str	lr, [sp, #32]
   65508:	sub	sp, sp, #44	; 0x2c
   6550c:	add	r3, r7, #2
   65510:	ldr	sl, [r6, #12]
   65514:	cmp	r1, #0
   65518:	str	r3, [r0, #72]	; 0x48
   6551c:	beq	659d4 <fputs@plt+0x548e4>
   65520:	mov	r0, r4
   65524:	bl	1cac4 <fputs@plt+0xb9d4>
   65528:	lsl	ip, r0, #4
   6552c:	mov	r8, r0
   65530:	ldr	lr, [r4, #16]
   65534:	mov	r3, #0
   65538:	mov	r1, #27
   6553c:	mov	r0, r5
   65540:	ldr	r2, [r6]
   65544:	ldr	ip, [lr, ip]
   65548:	str	ip, [sp]
   6554c:	bl	3abe0 <fputs@plt+0x29af0>
   65550:	cmp	r0, #0
   65554:	beq	65574 <fputs@plt+0x54484>
   65558:	add	sp, sp, #44	; 0x2c
   6555c:	ldrd	r4, [sp]
   65560:	ldrd	r6, [sp, #8]
   65564:	ldrd	r8, [sp, #16]
   65568:	ldrd	sl, [sp, #24]
   6556c:	add	sp, sp, #32
   65570:	pop	{pc}		; (ldr pc, [sp], #4)
   65574:	ldr	ip, [sl]
   65578:	mov	r3, #1
   6557c:	mov	r1, r8
   65580:	mov	r0, r5
   65584:	ldr	r2, [sl, #28]
   65588:	str	ip, [sp]
   6558c:	bl	2e210 <fputs@plt+0x1d120>
   65590:	ldr	r4, [r5, #8]
   65594:	cmp	r4, #0
   65598:	beq	659c0 <fputs@plt+0x548d0>
   6559c:	cmp	fp, #0
   655a0:	mov	r1, r6
   655a4:	ldrlt	r3, [r6, #44]	; 0x2c
   655a8:	mov	r0, r5
   655ac:	strge	fp, [sp, #28]
   655b0:	strlt	r3, [sp, #28]
   655b4:	bl	3f828 <fputs@plt+0x2e738>
   655b8:	ldr	r9, [r5, #72]	; 0x48
   655bc:	subs	r2, r0, #0
   655c0:	ldrh	r1, [r6, #50]	; 0x32
   655c4:	str	r2, [sp, #24]
   655c8:	add	r3, r9, #1
   655cc:	str	r3, [r5, #72]	; 0x48
   655d0:	beq	655e0 <fputs@plt+0x544f0>
   655d4:	ldr	r3, [r2]
   655d8:	add	r3, r3, #1
   655dc:	str	r3, [r2]
   655e0:	mov	r3, #0
   655e4:	mov	r2, r9
   655e8:	str	r1, [sp]
   655ec:	mov	r0, r4
   655f0:	mov	r1, #58	; 0x3a
   655f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   655f8:	mov	r1, r0
   655fc:	mvn	r3, #5
   65600:	ldr	r2, [sp, #24]
   65604:	mov	r0, r4
   65608:	bl	2300c <fputs@plt+0x11f1c>
   6560c:	mov	ip, #54	; 0x36
   65610:	mov	r3, sl
   65614:	mov	r2, r8
   65618:	mov	r1, r7
   6561c:	mov	r0, r5
   65620:	str	ip, [sp]
   65624:	bl	3f960 <fputs@plt+0x2e870>
   65628:	mov	ip, #0
   6562c:	mov	r2, r7
   65630:	mov	r3, ip
   65634:	mov	r1, #108	; 0x6c
   65638:	mov	r0, r4
   6563c:	str	ip, [sp]
   65640:	bl	2e4e0 <fputs@plt+0x1d3f0>
   65644:	ldrb	r3, [r5, #19]
   65648:	mov	sl, r0
   6564c:	cmp	r3, #0
   65650:	beq	65950 <fputs@plt+0x54860>
   65654:	sub	r3, r3, #1
   65658:	uxtb	r3, r3
   6565c:	add	r2, r5, r3, lsl #2
   65660:	strb	r3, [r5, #19]
   65664:	ldr	r3, [r2, #28]
   65668:	str	r3, [sp, #20]
   6566c:	mov	lr, #0
   65670:	add	ip, sp, #36	; 0x24
   65674:	ldr	r3, [sp, #20]
   65678:	mov	r2, r7
   6567c:	mov	r1, r6
   65680:	mov	r0, r5
   65684:	str	lr, [sp]
   65688:	stmib	sp, {ip, lr}
   6568c:	str	lr, [sp, #12]
   65690:	bl	65174 <fputs@plt+0x54084>
   65694:	mov	lr, #0
   65698:	mov	r1, #109	; 0x6d
   6569c:	ldr	r3, [sp, #20]
   656a0:	mov	r2, r9
   656a4:	mov	r0, r4
   656a8:	str	lr, [sp]
   656ac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   656b0:	ldr	r1, [sp, #36]	; 0x24
   656b4:	cmp	r1, #0
   656b8:	beq	656c4 <fputs@plt+0x545d4>
   656bc:	mov	r0, r5
   656c0:	bl	1c850 <fputs@plt+0xb760>
   656c4:	mov	r0, #0
   656c8:	add	r3, sl, #1
   656cc:	mov	r2, r7
   656d0:	mov	r1, #7
   656d4:	str	r0, [sp]
   656d8:	mov	r0, r4
   656dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   656e0:	ldr	r1, [r4]
   656e4:	cmp	sl, #0
   656e8:	ldr	r2, [r4, #32]
   656ec:	ldr	r0, [r4, #24]
   656f0:	sub	r3, r2, #1
   656f4:	movlt	sl, r3
   656f8:	str	r3, [r0, #96]	; 0x60
   656fc:	ldrb	r3, [r1, #69]	; 0x45
   65700:	cmp	r3, #0
   65704:	bne	658d0 <fputs@plt+0x547e0>
   65708:	ldr	r3, [r4, #4]
   6570c:	add	sl, sl, sl, lsl #2
   65710:	cmp	fp, #0
   65714:	add	fp, r7, #1
   65718:	add	sl, r3, sl, lsl #2
   6571c:	str	r2, [sl, #8]
   65720:	blt	658ec <fputs@plt+0x547fc>
   65724:	mov	r2, fp
   65728:	mov	r1, #55	; 0x37
   6572c:	str	r8, [sp]
   65730:	mov	r0, r4
   65734:	ldr	r3, [sp, #28]
   65738:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6573c:	mov	r1, r0
   65740:	mvn	r3, #5
   65744:	ldr	r2, [sp, #24]
   65748:	mov	r0, r4
   6574c:	bl	2300c <fputs@plt+0x11f1c>
   65750:	mov	r1, #17
   65754:	ldr	r3, [r4]
   65758:	ldrb	r3, [r3, #69]	; 0x45
   6575c:	cmp	r3, #0
   65760:	bne	6576c <fputs@plt+0x5467c>
   65764:	mov	r0, r4
   65768:	bl	1bc28 <fputs@plt+0xab38>
   6576c:	mov	sl, #0
   65770:	mov	r2, r9
   65774:	mov	r3, sl
   65778:	mov	r1, #106	; 0x6a
   6577c:	mov	r0, r4
   65780:	str	sl, [sp]
   65784:	bl	2e4e0 <fputs@plt+0x1d3f0>
   65788:	ldrb	r3, [r6, #54]	; 0x36
   6578c:	mov	r8, r0
   65790:	ldr	r2, [sp, #24]
   65794:	cmp	r3, sl
   65798:	cmpne	r2, sl
   6579c:	bne	65964 <fputs@plt+0x54874>
   657a0:	ldr	sl, [r4, #32]
   657a4:	mov	r2, r9
   657a8:	mov	r1, #100	; 0x64
   657ac:	str	fp, [sp]
   657b0:	ldr	r6, [sp, #20]
   657b4:	mov	r0, r4
   657b8:	mov	r3, r6
   657bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   657c0:	mvn	r0, #0
   657c4:	mov	r3, #0
   657c8:	mov	r2, fp
   657cc:	mov	r1, #105	; 0x69
   657d0:	str	r0, [sp]
   657d4:	mov	r0, r4
   657d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   657dc:	mov	r0, #0
   657e0:	mov	r3, r6
   657e4:	mov	r2, fp
   657e8:	mov	r1, #110	; 0x6e
   657ec:	str	r0, [sp]
   657f0:	mov	r0, r4
   657f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   657f8:	ldr	r3, [r4]
   657fc:	ldrb	r3, [r3, #69]	; 0x45
   65800:	cmp	r3, #0
   65804:	bne	65814 <fputs@plt+0x54724>
   65808:	mov	r1, #16
   6580c:	mov	r0, r4
   65810:	bl	1bc28 <fputs@plt+0xab38>
   65814:	ldr	r3, [sp, #20]
   65818:	cmp	r3, #0
   6581c:	beq	6582c <fputs@plt+0x5473c>
   65820:	mov	r1, r3
   65824:	mov	r0, r5
   65828:	bl	1c6d0 <fputs@plt+0xb5e0>
   6582c:	mov	r0, #0
   65830:	mov	r3, sl
   65834:	mov	r2, r9
   65838:	mov	r1, #3
   6583c:	str	r0, [sp]
   65840:	mov	r0, r4
   65844:	bl	2e4e0 <fputs@plt+0x1d3f0>
   65848:	ldr	r2, [r4]
   6584c:	cmp	r8, #0
   65850:	ldr	r1, [r4, #32]
   65854:	ldr	r0, [r4, #24]
   65858:	sub	r3, r1, #1
   6585c:	movlt	r8, r3
   65860:	str	r3, [r0, #96]	; 0x60
   65864:	ldrb	r3, [r2, #69]	; 0x45
   65868:	cmp	r3, #0
   6586c:	bne	65940 <fputs@plt+0x54850>
   65870:	ldr	r3, [r4, #4]
   65874:	add	r8, r8, r8, lsl #2
   65878:	add	r8, r3, r8, lsl #2
   6587c:	mov	r5, #0
   65880:	mov	r2, r7
   65884:	str	r1, [r8, #8]
   65888:	mov	r3, r5
   6588c:	mov	r0, r4
   65890:	mov	r1, #61	; 0x3d
   65894:	str	r5, [sp]
   65898:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6589c:	mov	r2, fp
   658a0:	mov	r3, r5
   658a4:	str	r5, [sp]
   658a8:	mov	r1, #61	; 0x3d
   658ac:	mov	r0, r4
   658b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   658b4:	mov	r3, r5
   658b8:	mov	r2, r9
   658bc:	str	r5, [sp]
   658c0:	mov	r0, r4
   658c4:	mov	r1, #61	; 0x3d
   658c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   658cc:	b	65558 <fputs@plt+0x54468>
   658d0:	ldr	sl, [pc, #272]	; 659e8 <fputs@plt+0x548f8>
   658d4:	cmp	fp, #0
   658d8:	add	fp, r7, #1
   658dc:	add	sl, pc, sl
   658e0:	add	sl, sl, #4
   658e4:	str	r2, [sl, #8]
   658e8:	bge	65724 <fputs@plt+0x54634>
   658ec:	ldr	sl, [sp, #28]
   658f0:	mov	r0, #0
   658f4:	mov	r3, r8
   658f8:	mov	r1, #119	; 0x77
   658fc:	str	r0, [sp]
   65900:	mov	r0, r4
   65904:	mov	r2, sl
   65908:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6590c:	mov	r3, sl
   65910:	mov	r2, fp
   65914:	str	r8, [sp]
   65918:	mov	r1, #55	; 0x37
   6591c:	mov	r0, r4
   65920:	bl	2e4e0 <fputs@plt+0x1d3f0>
   65924:	mov	r1, r0
   65928:	mvn	r3, #5
   6592c:	ldr	r2, [sp, #24]
   65930:	mov	r0, r4
   65934:	bl	2300c <fputs@plt+0x11f1c>
   65938:	mov	r1, #1
   6593c:	b	65754 <fputs@plt+0x54664>
   65940:	ldr	r8, [pc, #164]	; 659ec <fputs@plt+0x548fc>
   65944:	add	r8, pc, r8
   65948:	add	r8, r8, #4
   6594c:	b	6587c <fputs@plt+0x5478c>
   65950:	ldr	r3, [r5, #76]	; 0x4c
   65954:	add	r3, r3, #1
   65958:	str	r3, [sp, #20]
   6595c:	str	r3, [r5, #76]	; 0x4c
   65960:	b	6566c <fputs@plt+0x5457c>
   65964:	ldr	r3, [r4, #32]
   65968:	mov	r2, sl
   6596c:	mov	r1, #13
   65970:	str	sl, [sp]
   65974:	mov	r0, r4
   65978:	add	sl, r3, #3
   6597c:	mov	r3, sl
   65980:	bl	2e4e0 <fputs@plt+0x1d3f0>
   65984:	ldrh	ip, [r6, #50]	; 0x32
   65988:	mov	r3, sl
   6598c:	mov	r2, r9
   65990:	mov	r1, #99	; 0x63
   65994:	mov	r0, r4
   65998:	ldr	lr, [sp, #20]
   6599c:	ldr	sl, [r4, #32]
   659a0:	str	lr, [sp]
   659a4:	str	ip, [sp, #4]
   659a8:	bl	2e5f0 <fputs@plt+0x1d500>
   659ac:	mov	r2, r6
   659b0:	mov	r1, #2
   659b4:	mov	r0, r5
   659b8:	bl	46778 <fputs@plt+0x35688>
   659bc:	b	657a4 <fputs@plt+0x546b4>
   659c0:	mov	r0, r5
   659c4:	bl	2e580 <fputs@plt+0x1d490>
   659c8:	subs	r4, r0, #0
   659cc:	beq	65558 <fputs@plt+0x54468>
   659d0:	b	6559c <fputs@plt+0x544ac>
   659d4:	mov	ip, #56320	; 0xdc00
   659d8:	movt	ip, #65291	; 0xff0b
   659dc:	movw	r8, #48576	; 0xbdc0
   659e0:	movt	r8, #65520	; 0xfff0
   659e4:	b	65530 <fputs@plt+0x54440>
   659e8:	andeq	sp, r4, ip, ror #30
   659ec:	andeq	sp, r4, r4, lsl #30
   659f0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   659f4:	subs	r4, r1, #0
   659f8:	strd	r6, [sp, #8]
   659fc:	strd	r8, [sp, #16]
   65a00:	strd	sl, [sp, #24]
   65a04:	str	lr, [sp, #32]
   65a08:	sub	sp, sp, #12
   65a0c:	beq	65b10 <fputs@plt+0x54a20>
   65a10:	ldr	r6, [pc, #284]	; 65b34 <fputs@plt+0x54a44>
   65a14:	mov	r9, r3
   65a18:	mov	r7, r0
   65a1c:	movw	r3, #48576	; 0xbdc0
   65a20:	movt	r3, #65520	; 0xfff0
   65a24:	ldr	r5, [pc, #268]	; 65b38 <fputs@plt+0x54a48>
   65a28:	mov	r8, r2
   65a2c:	str	r3, [sp, #4]
   65a30:	add	r6, pc, r6
   65a34:	add	r5, pc, r5
   65a38:	cmp	r9, #0
   65a3c:	beq	65ad0 <fputs@plt+0x549e0>
   65a40:	ldrh	lr, [r4, #52]	; 0x34
   65a44:	cmp	lr, #0
   65a48:	beq	65b04 <fputs@plt+0x54a14>
   65a4c:	ldr	r3, [r4, #4]
   65a50:	ldr	r0, [r4, #32]
   65a54:	sub	r3, r3, #2
   65a58:	add	lr, r3, lr, lsl #1
   65a5c:	b	65a6c <fputs@plt+0x5497c>
   65a60:	cmp	r3, lr
   65a64:	add	r0, r0, #4
   65a68:	beq	65b04 <fputs@plt+0x54a14>
   65a6c:	ldrsh	r2, [r3, #2]!
   65a70:	cmp	r2, #0
   65a74:	blt	65a60 <fputs@plt+0x54970>
   65a78:	ldr	r2, [r0]
   65a7c:	ldrb	r1, [r9]
   65a80:	ldrb	ip, [r2]
   65a84:	add	r1, r6, r1
   65a88:	ldrb	sl, [r1, #336]	; 0x150
   65a8c:	add	r1, r6, ip
   65a90:	ldrb	r1, [r1, #336]	; 0x150
   65a94:	cmp	sl, r1
   65a98:	bne	65a60 <fputs@plt+0x54970>
   65a9c:	cmp	ip, #0
   65aa0:	beq	65ad0 <fputs@plt+0x549e0>
   65aa4:	mov	ip, r9
   65aa8:	ldrb	sl, [r2, #1]!
   65aac:	ldrb	r1, [ip, #1]!
   65ab0:	add	fp, r5, sl
   65ab4:	ldrb	fp, [fp, #336]	; 0x150
   65ab8:	add	r1, r5, r1
   65abc:	ldrb	r1, [r1, #336]	; 0x150
   65ac0:	cmp	fp, r1
   65ac4:	bne	65a60 <fputs@plt+0x54970>
   65ac8:	cmp	sl, #0
   65acc:	bne	65aa8 <fputs@plt+0x549b8>
   65ad0:	ldr	r1, [r8]
   65ad4:	ldr	r0, [r7]
   65ad8:	cmp	r1, #0
   65adc:	beq	65b2c <fputs@plt+0x54a3c>
   65ae0:	bl	1cac4 <fputs@plt+0xb9d4>
   65ae4:	mov	r2, r0
   65ae8:	mov	r1, #0
   65aec:	mov	r0, r7
   65af0:	bl	5dbbc <fputs@plt+0x4cacc>
   65af4:	mvn	r2, #0
   65af8:	mov	r1, r4
   65afc:	mov	r0, r7
   65b00:	bl	654dc <fputs@plt+0x543ec>
   65b04:	ldr	r4, [r4, #20]
   65b08:	cmp	r4, #0
   65b0c:	bne	65a38 <fputs@plt+0x54948>
   65b10:	add	sp, sp, #12
   65b14:	ldrd	r4, [sp]
   65b18:	ldrd	r6, [sp, #8]
   65b1c:	ldrd	r8, [sp, #16]
   65b20:	ldrd	sl, [sp, #24]
   65b24:	add	sp, sp, #32
   65b28:	pop	{pc}		; (ldr pc, [sp], #4)
   65b2c:	ldr	r2, [sp, #4]
   65b30:	b	65ae8 <fputs@plt+0x549f8>
   65b34:	strheq	r0, [r3], -r8
   65b38:	strheq	r0, [r3], -r4
   65b3c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   65b40:	strd	r6, [sp, #8]
   65b44:	strd	r8, [sp, #16]
   65b48:	ldr	r9, [r0]
   65b4c:	str	sl, [sp, #24]
   65b50:	str	lr, [sp, #28]
   65b54:	ldr	r8, [r9, #16]
   65b58:	ldr	r3, [r9, #20]
   65b5c:	cmp	r3, #0
   65b60:	ble	65bb8 <fputs@plt+0x54ac8>
   65b64:	mov	r6, r1
   65b68:	mov	r5, r0
   65b6c:	add	r8, r8, #12
   65b70:	mov	r7, #0
   65b74:	ldr	r2, [r8, r7, lsl #4]
   65b78:	ldr	r4, [r2, #16]
   65b7c:	cmp	r4, #0
   65b80:	beq	65bac <fputs@plt+0x54abc>
   65b84:	ldr	ip, [r4, #8]
   65b88:	mov	r3, r6
   65b8c:	mov	r0, r5
   65b90:	add	r2, ip, #64	; 0x40
   65b94:	ldr	r1, [ip, #8]
   65b98:	bl	659f0 <fputs@plt+0x54900>
   65b9c:	ldr	r4, [r4]
   65ba0:	cmp	r4, #0
   65ba4:	bne	65b84 <fputs@plt+0x54a94>
   65ba8:	ldr	r3, [r9, #20]
   65bac:	add	r7, r7, #1
   65bb0:	cmp	r3, r7
   65bb4:	bgt	65b74 <fputs@plt+0x54a84>
   65bb8:	ldrd	r4, [sp]
   65bbc:	ldrd	r6, [sp, #8]
   65bc0:	ldrd	r8, [sp, #16]
   65bc4:	ldr	sl, [sp, #24]
   65bc8:	add	sp, sp, #28
   65bcc:	pop	{pc}		; (ldr pc, [sp], #4)
   65bd0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   65bd4:	ldr	r5, [r1]
   65bd8:	ldr	r3, [r5]
   65bdc:	strd	r6, [sp, #8]
   65be0:	strd	r8, [sp, #16]
   65be4:	strd	sl, [sp, #24]
   65be8:	str	lr, [sp, #32]
   65bec:	sub	sp, sp, #132	; 0x84
   65bf0:	str	r3, [sp, #36]	; 0x24
   65bf4:	ldr	r3, [r3]
   65bf8:	str	r3, [sp, #24]
   65bfc:	ldrb	r3, [r3, #69]	; 0x45
   65c00:	cmp	r3, #0
   65c04:	beq	65c24 <fputs@plt+0x54b34>
   65c08:	add	sp, sp, #132	; 0x84
   65c0c:	ldrd	r4, [sp]
   65c10:	ldrd	r6, [sp, #8]
   65c14:	ldrd	r8, [sp, #16]
   65c18:	ldrd	sl, [sp, #24]
   65c1c:	add	sp, sp, #32
   65c20:	pop	{pc}		; (ldr pc, [sp], #4)
   65c24:	ldr	r4, [r1, #20]
   65c28:	add	r3, r2, r2, lsl #1
   65c2c:	mov	r9, r1
   65c30:	str	r0, [sp, #40]	; 0x28
   65c34:	lsl	r3, r3, #4
   65c38:	str	r2, [sp, #72]	; 0x48
   65c3c:	add	r2, r5, #68	; 0x44
   65c40:	mov	r0, r2
   65c44:	str	r2, [sp, #32]
   65c48:	ldr	sl, [r4, r3]
   65c4c:	add	r4, r4, r3
   65c50:	str	r3, [sp, #60]	; 0x3c
   65c54:	ldr	r6, [sl, #12]
   65c58:	mov	r1, r6
   65c5c:	bl	1d1d0 <fputs@plt+0xc0e0>
   65c60:	ldrb	r8, [sl]
   65c64:	strd	r0, [sp, #52]	; 0x34
   65c68:	ldr	r3, [sl, #4]
   65c6c:	cmp	r8, #75	; 0x4b
   65c70:	mov	r7, r8
   65c74:	and	fp, r3, #1
   65c78:	beq	6630c <fputs@plt+0x5521c>
   65c7c:	cmp	r8, #76	; 0x4c
   65c80:	bne	660ec <fputs@plt+0x54ffc>
   65c84:	mov	r3, #0
   65c88:	mov	r1, sl
   65c8c:	ldr	r0, [sp, #32]
   65c90:	str	r3, [r4, #32]
   65c94:	str	r3, [r4, #36]	; 0x24
   65c98:	bl	1d1d0 <fputs@plt+0xc0e0>
   65c9c:	cmp	fp, #0
   65ca0:	str	r0, [sp, #16]
   65ca4:	str	r1, [sp, #28]
   65ca8:	bne	662bc <fputs@plt+0x551cc>
   65cac:	ldr	r3, [sp, #28]
   65cb0:	mov	r2, #0
   65cb4:	mvn	r1, #0
   65cb8:	str	r1, [r4, #4]
   65cbc:	str	r1, [r4, #8]
   65cc0:	strh	fp, [r4, #18]
   65cc4:	str	r0, [r4, #40]	; 0x28
   65cc8:	str	r2, [sp, #44]	; 0x2c
   65ccc:	str	r3, [r4, #44]	; 0x2c
   65cd0:	str	r2, [sp, #48]	; 0x30
   65cd4:	b	65cf8 <fputs@plt+0x54c08>
   65cd8:	ldr	r3, [r6, #4]
   65cdc:	tst	r3, #4096	; 0x1000
   65ce0:	beq	65d00 <fputs@plt+0x54c10>
   65ce4:	tst	r3, #262144	; 0x40000
   65ce8:	ldrne	r3, [r6, #20]
   65cec:	ldreq	r6, [r6, #12]
   65cf0:	ldrne	r3, [r3, #4]
   65cf4:	ldrne	r6, [r3]
   65cf8:	cmp	r6, #0
   65cfc:	bne	65cd8 <fputs@plt+0x54be8>
   65d00:	ldr	r7, [sl, #16]
   65d04:	b	65d28 <fputs@plt+0x54c38>
   65d08:	ldr	r3, [r7, #4]
   65d0c:	tst	r3, #4096	; 0x1000
   65d10:	beq	65d30 <fputs@plt+0x54c40>
   65d14:	tst	r3, #262144	; 0x40000
   65d18:	ldrne	r3, [r7, #20]
   65d1c:	ldreq	r7, [r7, #12]
   65d20:	ldrne	r3, [r3, #4]
   65d24:	ldrne	r7, [r3]
   65d28:	cmp	r7, #0
   65d2c:	bne	65d08 <fputs@plt+0x54c18>
   65d30:	ldrd	r2, [r4, #32]
   65d34:	add	r5, sp, #96	; 0x60
   65d38:	add	fp, sp, #92	; 0x5c
   65d3c:	movw	ip, #8191	; 0x1fff
   65d40:	ldr	lr, [sp, #52]	; 0x34
   65d44:	stm	sp, {r6, fp}
   65d48:	str	r5, [sp, #8]
   65d4c:	and	r0, lr, r2
   65d50:	mov	r2, lr
   65d54:	ldr	lr, [sp, #56]	; 0x38
   65d58:	and	r1, lr, r3
   65d5c:	mov	r3, lr
   65d60:	orrs	r1, r0, r1
   65d64:	ldr	r0, [sp, #40]	; 0x28
   65d68:	movne	r6, #2048	; 0x800
   65d6c:	moveq	r6, ip
   65d70:	bl	1fa18 <fputs@plt+0xe928>
   65d74:	cmp	r0, #0
   65d78:	beq	65dc8 <fputs@plt+0x54cd8>
   65d7c:	ldr	r3, [sp, #92]	; 0x5c
   65d80:	cmp	r8, #75	; 0x4b
   65d84:	str	r3, [r4, #8]
   65d88:	ldr	r3, [sp, #96]	; 0x60
   65d8c:	str	r3, [r4, #12]
   65d90:	moveq	r3, #1
   65d94:	beq	65dc0 <fputs@plt+0x54cd0>
   65d98:	cmp	r8, #76	; 0x4c
   65d9c:	moveq	r3, #256	; 0x100
   65da0:	beq	65dc0 <fputs@plt+0x54cd0>
   65da4:	cmp	r8, #73	; 0x49
   65da8:	moveq	r3, #128	; 0x80
   65dac:	beq	65dc0 <fputs@plt+0x54cd0>
   65db0:	sub	r2, r8, #79	; 0x4f
   65db4:	mov	r3, #2
   65db8:	lsl	r3, r3, r2
   65dbc:	uxth	r3, r3
   65dc0:	and	r3, r3, r6
   65dc4:	strh	r3, [r4, #18]
   65dc8:	cmp	r8, #73	; 0x49
   65dcc:	bne	65ddc <fputs@plt+0x54cec>
   65dd0:	ldrh	r3, [r4, #20]
   65dd4:	orr	r3, r3, #2048	; 0x800
   65dd8:	strh	r3, [r4, #20]
   65ddc:	cmp	r7, #0
   65de0:	beq	660e4 <fputs@plt+0x54ff4>
   65de4:	ldrd	r2, [r4, #32]
   65de8:	stm	sp, {r7, fp}
   65dec:	str	r5, [sp, #8]
   65df0:	ldr	r0, [sp, #40]	; 0x28
   65df4:	bl	1fa18 <fputs@plt+0xe928>
   65df8:	cmp	r0, #0
   65dfc:	beq	660e4 <fputs@plt+0x54ff4>
   65e00:	ldr	r3, [r4, #8]
   65e04:	cmp	r3, #0
   65e08:	blt	66538 <fputs@plt+0x55448>
   65e0c:	ldr	r4, [sp, #24]
   65e10:	mov	r3, #0
   65e14:	mov	r1, sl
   65e18:	mov	r2, r3
   65e1c:	mov	r0, r4
   65e20:	bl	250c4 <fputs@plt+0x13fd4>
   65e24:	ldrb	r3, [r4, #69]	; 0x45
   65e28:	mov	r5, r0
   65e2c:	cmp	r3, #0
   65e30:	bne	66428 <fputs@plt+0x55338>
   65e34:	mov	r1, r0
   65e38:	mov	r2, #3
   65e3c:	mov	r0, r9
   65e40:	bl	237e4 <fputs@plt+0x126f4>
   65e44:	cmp	r0, #0
   65e48:	beq	65c08 <fputs@plt+0x54b18>
   65e4c:	ldr	r7, [r9, #20]
   65e50:	add	r0, r0, r0, lsl #1
   65e54:	cmp	r8, #73	; 0x49
   65e58:	ldr	r3, [sp, #60]	; 0x3c
   65e5c:	ldr	r1, [sp, #72]	; 0x48
   65e60:	add	r3, r7, r3
   65e64:	add	r7, r7, r0, lsl #4
   65e68:	ldrsh	r2, [r3, #16]
   65e6c:	str	r1, [r7, #4]
   65e70:	strh	r2, [r7, #16]
   65e74:	ldrb	r2, [r3, #22]
   65e78:	add	r2, r2, #1
   65e7c:	strb	r2, [r3, #22]
   65e80:	bne	65e90 <fputs@plt+0x54da0>
   65e84:	ldrh	r3, [r7, #20]
   65e88:	orr	r3, r3, #2048	; 0x800
   65e8c:	strh	r3, [r7, #20]
   65e90:	ldr	r3, [sp, #36]	; 0x24
   65e94:	ldr	r4, [r9, #20]
   65e98:	ldr	r1, [r5, #12]
   65e9c:	ldr	r2, [r3]
   65ea0:	ldr	r3, [sp, #60]	; 0x3c
   65ea4:	ldrh	r8, [r2, #64]	; 0x40
   65ea8:	add	r4, r4, r3
   65eac:	ldrh	r3, [r4, #20]
   65eb0:	ands	r8, r8, #512	; 0x200
   65eb4:	orr	r3, r3, #8
   65eb8:	strh	r3, [r4, #20]
   65ebc:	bne	6698c <fputs@plt+0x5589c>
   65ec0:	ldrb	r3, [r5]
   65ec4:	cmp	r3, #79	; 0x4f
   65ec8:	cmpne	r3, #73	; 0x49
   65ecc:	bne	66024 <fputs@plt+0x54f34>
   65ed0:	ldr	r3, [r5, #4]
   65ed4:	tst	r3, #1
   65ed8:	bne	66024 <fputs@plt+0x54f34>
   65edc:	mov	r0, r1
   65ee0:	bl	167fc <fputs@plt+0x570c>
   65ee4:	mov	fp, r0
   65ee8:	ldr	r0, [r5, #16]
   65eec:	bl	167fc <fputs@plt+0x570c>
   65ef0:	cmp	fp, r0
   65ef4:	beq	67530 <fputs@plt+0x56440>
   65ef8:	cmp	r0, #66	; 0x42
   65efc:	cmphi	fp, #66	; 0x42
   65f00:	ldr	r1, [r5, #12]
   65f04:	bls	66024 <fputs@plt+0x54f34>
   65f08:	ldr	r2, [r5, #16]
   65f0c:	ldr	r0, [sp, #36]	; 0x24
   65f10:	bl	40f70 <fputs@plt+0x2fe80>
   65f14:	cmp	r0, #0
   65f18:	beq	66864 <fputs@plt+0x55774>
   65f1c:	ldr	lr, [r0]
   65f20:	ldr	r1, [pc, #4040]	; 66ef0 <fputs@plt+0x55e00>
   65f24:	ldrb	r3, [lr]
   65f28:	add	r1, pc, r1
   65f2c:	add	r2, r1, r3
   65f30:	ldrb	r2, [r2, #336]	; 0x150
   65f34:	cmp	r2, #98	; 0x62
   65f38:	bne	65f80 <fputs@plt+0x54e90>
   65f3c:	cmp	r3, #0
   65f40:	beq	66864 <fputs@plt+0x55774>
   65f44:	ldr	r2, [pc, #4008]	; 66ef4 <fputs@plt+0x55e04>
   65f48:	mov	r0, #105	; 0x69
   65f4c:	add	r2, pc, r2
   65f50:	add	r2, r2, #1
   65f54:	b	65f6c <fputs@plt+0x54e7c>
   65f58:	cmp	r3, #0
   65f5c:	beq	66864 <fputs@plt+0x55774>
   65f60:	ldrb	r3, [r2, #1]!
   65f64:	add	r3, r1, r3
   65f68:	ldrb	r0, [r3, #336]	; 0x150
   65f6c:	ldrb	r3, [lr, #1]!
   65f70:	add	ip, r1, r3
   65f74:	ldrb	ip, [ip, #336]	; 0x150
   65f78:	cmp	ip, r0
   65f7c:	beq	65f58 <fputs@plt+0x54e68>
   65f80:	ldr	r1, [r5, #12]
   65f84:	ldr	r0, [sp, #36]	; 0x24
   65f88:	bl	40da0 <fputs@plt+0x2fcb0>
   65f8c:	subs	fp, r0, #0
   65f90:	ldrne	fp, [fp]
   65f94:	ldr	r1, [r5, #16]
   65f98:	ldr	r0, [sp, #36]	; 0x24
   65f9c:	bl	40da0 <fputs@plt+0x2fcb0>
   65fa0:	cmp	r0, #0
   65fa4:	beq	67864 <fputs@plt+0x56774>
   65fa8:	ldr	r3, [r0]
   65fac:	ldr	ip, [pc, #3908]	; 66ef8 <fputs@plt+0x55e08>
   65fb0:	ldrb	r0, [fp]
   65fb4:	str	r3, [sp, #64]	; 0x40
   65fb8:	ldrb	r3, [r3]
   65fbc:	add	ip, pc, ip
   65fc0:	ldr	lr, [r5, #12]
   65fc4:	add	r2, ip, r0
   65fc8:	ldrb	r2, [r2, #336]	; 0x150
   65fcc:	add	r3, ip, r3
   65fd0:	ldrb	r3, [r3, #336]	; 0x150
   65fd4:	mov	r1, lr
   65fd8:	cmp	r2, r3
   65fdc:	bne	66024 <fputs@plt+0x54f34>
   65fe0:	cmp	r0, #0
   65fe4:	beq	66868 <fputs@plt+0x55778>
   65fe8:	ldr	r3, [sp, #64]	; 0x40
   65fec:	str	lr, [sp, #64]	; 0x40
   65ff0:	mov	r1, r3
   65ff4:	b	66000 <fputs@plt+0x54f10>
   65ff8:	cmp	r2, #0
   65ffc:	beq	66868 <fputs@plt+0x55778>
   66000:	ldrb	r2, [fp, #1]!
   66004:	ldrb	r3, [r1, #1]!
   66008:	add	r0, ip, r2
   6600c:	ldrb	r0, [r0, #336]	; 0x150
   66010:	add	r3, ip, r3
   66014:	ldrb	r3, [r3, #336]	; 0x150
   66018:	cmp	r0, r3
   6601c:	beq	65ff8 <fputs@plt+0x54f08>
   66020:	ldr	r1, [sp, #64]	; 0x40
   66024:	ldr	r2, [r5, #16]
   66028:	ldr	r3, [r1, #4]
   6602c:	ldr	r0, [r2, #4]
   66030:	and	r3, r3, #256	; 0x100
   66034:	and	ip, r0, #256	; 0x100
   66038:	cmp	ip, r3
   6603c:	beq	66558 <fputs@plt+0x55468>
   66040:	ldrb	r3, [r5]
   66044:	str	r2, [r5, #12]
   66048:	str	r1, [r5, #16]
   6604c:	cmp	r3, #79	; 0x4f
   66050:	bls	66068 <fputs@plt+0x54f78>
   66054:	sub	r3, r3, #80	; 0x50
   66058:	eor	r3, r3, #2
   6605c:	add	r3, r3, #80	; 0x50
   66060:	uxtb	r3, r3
   66064:	strb	r3, [r5]
   66068:	ldr	r0, [sp, #44]	; 0x2c
   6606c:	cmp	r3, #75	; 0x4b
   66070:	ldr	ip, [sp, #48]	; 0x30
   66074:	ldr	r1, [sp, #52]	; 0x34
   66078:	ldr	r2, [sp, #92]	; 0x5c
   6607c:	orr	r0, r1, r0
   66080:	ldr	r1, [sp, #56]	; 0x38
   66084:	str	r2, [r7, #8]
   66088:	ldr	r2, [sp, #96]	; 0x60
   6608c:	orr	r1, r1, ip
   66090:	moveq	ip, #1
   66094:	strd	r0, [r7, #32]
   66098:	ldr	r1, [sp, #16]
   6609c:	str	r2, [r7, #12]
   660a0:	str	r1, [r7, #40]	; 0x28
   660a4:	ldr	r1, [sp, #28]
   660a8:	str	r1, [r7, #44]	; 0x2c
   660ac:	beq	660d8 <fputs@plt+0x54fe8>
   660b0:	cmp	r3, #76	; 0x4c
   660b4:	moveq	ip, #256	; 0x100
   660b8:	beq	660d8 <fputs@plt+0x54fe8>
   660bc:	cmp	r3, #73	; 0x49
   660c0:	moveq	ip, #128	; 0x80
   660c4:	beq	660d8 <fputs@plt+0x54fe8>
   660c8:	sub	r3, r3, #79	; 0x4f
   660cc:	mov	ip, #2
   660d0:	lsl	ip, ip, r3
   660d4:	uxth	ip, ip
   660d8:	add	ip, r8, ip
   660dc:	and	ip, ip, r6
   660e0:	strh	ip, [r7, #18]
   660e4:	ldrb	r7, [sl]
   660e8:	b	6617c <fputs@plt+0x5508c>
   660ec:	ldr	r1, [sl, #16]
   660f0:	ldr	r0, [sp, #32]
   660f4:	bl	1d1d0 <fputs@plt+0xc0e0>
   660f8:	strd	r0, [r4, #32]
   660fc:	mov	r1, sl
   66100:	ldr	r0, [sp, #32]
   66104:	bl	1d1d0 <fputs@plt+0xc0e0>
   66108:	cmp	fp, #0
   6610c:	str	r0, [sp, #16]
   66110:	str	r1, [sp, #28]
   66114:	bne	662bc <fputs@plt+0x551cc>
   66118:	mov	r3, #0
   6611c:	str	r3, [sp, #44]	; 0x2c
   66120:	str	r3, [sp, #48]	; 0x30
   66124:	ldr	r3, [sp, #16]
   66128:	mvn	r2, #0
   6612c:	mov	r1, #0
   66130:	ldr	r0, [sp, #28]
   66134:	str	r2, [r4, #4]
   66138:	str	r2, [r4, #8]
   6613c:	strh	r1, [r4, #18]
   66140:	str	r3, [r4, #40]	; 0x28
   66144:	sub	r3, r8, #79	; 0x4f
   66148:	cmp	r8, #75	; 0x4b
   6614c:	cmpne	r3, #4
   66150:	str	r0, [r4, #44]	; 0x2c
   66154:	bls	65cf8 <fputs@plt+0x54c08>
   66158:	cmp	r8, #73	; 0x49
   6615c:	cmpne	r8, #76	; 0x4c
   66160:	moveq	fp, #1
   66164:	movne	fp, #0
   66168:	beq	65cf8 <fputs@plt+0x54c08>
   6616c:	cmp	r8, #74	; 0x4a
   66170:	beq	66438 <fputs@plt+0x55348>
   66174:	cmp	r8, #71	; 0x47
   66178:	beq	6656c <fputs@plt+0x5547c>
   6617c:	ldrb	r3, [r9, #8]
   66180:	cmp	r3, #72	; 0x48
   66184:	beq	663bc <fputs@plt+0x552cc>
   66188:	ldr	ip, [pc, #3436]	; 66efc <fputs@plt+0x55e0c>
   6618c:	cmp	r7, #151	; 0x97
   66190:	add	r5, sp, #96	; 0x60
   66194:	add	ip, pc, ip
   66198:	add	ip, ip, #276	; 0x114
   6619c:	ldrd	r2, [ip]
   661a0:	ldrd	r0, [ip, #8]
   661a4:	ldrd	r6, [ip, #16]
   661a8:	strd	r2, [sp, #96]	; 0x60
   661ac:	ldrd	r2, [ip, #24]
   661b0:	strd	r0, [r5, #8]
   661b4:	strd	r6, [r5, #16]
   661b8:	strd	r2, [r5, #24]
   661bc:	bne	66298 <fputs@plt+0x551a8>
   661c0:	ldr	r1, [sl, #20]
   661c4:	cmp	r1, #0
   661c8:	beq	66298 <fputs@plt+0x551a8>
   661cc:	ldr	r3, [r1]
   661d0:	cmp	r3, #2
   661d4:	bne	66298 <fputs@plt+0x551a8>
   661d8:	ldr	r8, [r1, #4]
   661dc:	ldr	r6, [r8, #20]
   661e0:	ldrb	r3, [r6]
   661e4:	cmp	r3, #152	; 0x98
   661e8:	bne	66298 <fputs@plt+0x551a8>
   661ec:	ldr	r3, [r6, #44]	; 0x2c
   661f0:	ldrb	r3, [r3, #42]	; 0x2a
   661f4:	tst	r3, #16
   661f8:	beq	66298 <fputs@plt+0x551a8>
   661fc:	ldr	sl, [sl, #8]
   66200:	mov	r7, #1
   66204:	ldr	r3, [pc, #3316]	; 66f00 <fputs@plt+0x55e10>
   66208:	ldr	ip, [pc, #3316]	; 66f04 <fputs@plt+0x55e14>
   6620c:	ldrb	fp, [sl]
   66210:	add	r3, pc, r3
   66214:	str	r3, [sp, #28]
   66218:	add	ip, pc, ip
   6621c:	add	r3, r3, fp
   66220:	ldrb	r3, [r3, #336]	; 0x150
   66224:	str	r3, [sp, #16]
   66228:	add	r3, r5, r7, lsl #3
   6622c:	sub	r2, r7, #1
   66230:	ldr	r1, [r3, #-8]
   66234:	str	r2, [sp, #40]	; 0x28
   66238:	ldr	r2, [sp, #28]
   6623c:	ldrb	r3, [r1]
   66240:	add	r3, r2, r3
   66244:	ldr	r2, [sp, #16]
   66248:	ldrb	r3, [r3, #336]	; 0x150
   6624c:	cmp	r3, r2
   66250:	bne	6628c <fputs@plt+0x5519c>
   66254:	cmp	fp, #0
   66258:	beq	66abc <fputs@plt+0x559cc>
   6625c:	mov	r0, sl
   66260:	b	6626c <fputs@plt+0x5517c>
   66264:	cmp	r2, #0
   66268:	beq	66abc <fputs@plt+0x559cc>
   6626c:	ldrb	r2, [r0, #1]!
   66270:	ldrb	r3, [r1, #1]!
   66274:	add	lr, ip, r2
   66278:	ldrb	lr, [lr, #336]	; 0x150
   6627c:	add	r3, ip, r3
   66280:	ldrb	r3, [r3, #336]	; 0x150
   66284:	cmp	lr, r3
   66288:	beq	66264 <fputs@plt+0x55174>
   6628c:	add	r7, r7, #1
   66290:	cmp	r7, #5
   66294:	bne	66228 <fputs@plt+0x55138>
   66298:	ldr	r3, [r4, #32]
   6629c:	ldr	r1, [sp, #44]	; 0x2c
   662a0:	ldr	r2, [r4, #36]	; 0x24
   662a4:	orr	r3, r3, r1
   662a8:	ldr	r1, [sp, #48]	; 0x30
   662ac:	str	r3, [r4, #32]
   662b0:	orr	r2, r2, r1
   662b4:	str	r2, [r4, #36]	; 0x24
   662b8:	b	65c08 <fputs@plt+0x54b18>
   662bc:	ldr	r0, [r5, #68]	; 0x44
   662c0:	ldrsh	ip, [sl, #36]	; 0x24
   662c4:	cmp	r0, #0
   662c8:	ble	662fc <fputs@plt+0x5520c>
   662cc:	ldr	r3, [r5, #72]	; 0x48
   662d0:	cmp	ip, r3
   662d4:	addne	r2, r5, #72	; 0x48
   662d8:	movne	r3, #0
   662dc:	bne	662f0 <fputs@plt+0x55200>
   662e0:	b	6684c <fputs@plt+0x5575c>
   662e4:	ldr	r1, [r2, #4]!
   662e8:	cmp	ip, r1
   662ec:	beq	66378 <fputs@plt+0x55288>
   662f0:	add	r3, r3, #1
   662f4:	cmp	r3, r0
   662f8:	bne	662e4 <fputs@plt+0x551f4>
   662fc:	mvn	r3, #0
   66300:	str	r3, [sp, #44]	; 0x2c
   66304:	str	r3, [sp, #48]	; 0x30
   66308:	b	66124 <fputs@plt+0x55034>
   6630c:	tst	r3, #2048	; 0x800
   66310:	ldr	r1, [sl, #20]
   66314:	bne	66418 <fputs@plt+0x55328>
   66318:	cmp	r1, #0
   6631c:	beq	6654c <fputs@plt+0x5545c>
   66320:	ldr	r0, [sp, #32]
   66324:	bl	1d00c <fputs@plt+0xbf1c>
   66328:	strd	r0, [r4, #32]
   6632c:	mov	r1, sl
   66330:	ldr	r0, [sp, #32]
   66334:	bl	1d1d0 <fputs@plt+0xc0e0>
   66338:	cmp	fp, #0
   6633c:	str	r0, [sp, #16]
   66340:	str	r1, [sp, #28]
   66344:	bne	662bc <fputs@plt+0x551cc>
   66348:	mvn	r3, #0
   6634c:	mov	r2, #0
   66350:	str	r3, [r4, #4]
   66354:	str	r3, [r4, #8]
   66358:	str	r2, [sp, #44]	; 0x2c
   6635c:	ldr	r2, [sp, #16]
   66360:	strh	fp, [r4, #18]
   66364:	ldr	r3, [sp, #28]
   66368:	strd	r2, [r4, #40]	; 0x28
   6636c:	mov	r2, #0
   66370:	str	r2, [sp, #48]	; 0x30
   66374:	b	65cf8 <fputs@plt+0x54c08>
   66378:	mov	r1, #1
   6637c:	sub	r2, r3, #32
   66380:	lsl	r2, r1, r2
   66384:	rsb	r0, r3, #32
   66388:	lsl	r3, r1, r3
   6638c:	orr	r2, r2, r1, lsr r0
   66390:	subs	r1, r3, #1
   66394:	str	r1, [sp, #44]	; 0x2c
   66398:	sbc	r1, r2, #0
   6639c:	str	r1, [sp, #48]	; 0x30
   663a0:	ldr	r1, [sp, #16]
   663a4:	orr	r3, r1, r3
   663a8:	str	r3, [sp, #16]
   663ac:	ldr	r3, [sp, #28]
   663b0:	orr	r3, r3, r2
   663b4:	str	r3, [sp, #28]
   663b8:	b	66124 <fputs@plt+0x55034>
   663bc:	cmp	r7, #151	; 0x97
   663c0:	bne	66298 <fputs@plt+0x551a8>
   663c4:	ldr	r1, [sl, #20]
   663c8:	cmp	r1, #0
   663cc:	beq	663dc <fputs@plt+0x552ec>
   663d0:	ldr	r2, [r1]
   663d4:	cmp	r2, #2
   663d8:	beq	66880 <fputs@plt+0x55790>
   663dc:	ldr	r0, [pc, #2852]	; 66f08 <fputs@plt+0x55e18>
   663e0:	add	r5, sp, #96	; 0x60
   663e4:	add	r0, pc, r0
   663e8:	add	r0, r0, #276	; 0x114
   663ec:	ldrd	r2, [r0]
   663f0:	ldrd	r6, [r0, #8]
   663f4:	strd	r2, [sp, #16]
   663f8:	ldrd	r2, [r0, #16]
   663fc:	strd	r6, [r5, #8]
   66400:	strd	r2, [r5, #16]
   66404:	ldrd	r2, [sp, #16]
   66408:	strd	r2, [sp, #96]	; 0x60
   6640c:	ldrd	r2, [r0, #24]
   66410:	strd	r2, [r5, #24]
   66414:	b	661c4 <fputs@plt+0x550d4>
   66418:	ldr	r0, [sp, #32]
   6641c:	bl	1d084 <fputs@plt+0xbf94>
   66420:	strd	r0, [r4, #32]
   66424:	b	6632c <fputs@plt+0x5523c>
   66428:	mov	r1, r0
   6642c:	ldr	r0, [sp, #24]
   66430:	bl	2222c <fputs@plt+0x1113c>
   66434:	b	65c08 <fputs@plt+0x54b18>
   66438:	ldrb	r3, [r9, #8]
   6643c:	cmp	r3, #72	; 0x48
   66440:	bne	66298 <fputs@plt+0x551a8>
   66444:	ldr	r8, [pc, #2752]	; 66f0c <fputs@plt+0x55e1c>
   66448:	mov	r4, #83	; 0x53
   6644c:	mov	r1, r6
   66450:	ldr	r7, [sl, #20]
   66454:	ldr	r5, [sp, #24]
   66458:	add	r8, pc, r8
   6645c:	add	r8, r8, #3280	; 0xcd0
   66460:	add	r8, r8, #13
   66464:	mov	r3, #0
   66468:	mov	r0, r5
   6646c:	mov	r2, r3
   66470:	bl	250c4 <fputs@plt+0x13fd4>
   66474:	ldr	r1, [r7, #4]
   66478:	mov	r3, #0
   6647c:	mov	r6, r0
   66480:	mov	r2, r3
   66484:	mov	r0, r5
   66488:	ldr	r1, [r1, fp]
   6648c:	bl	250c4 <fputs@plt+0x13fd4>
   66490:	mov	r1, #0
   66494:	mov	r3, r0
   66498:	ldr	r0, [sp, #36]	; 0x24
   6649c:	mov	r2, r6
   664a0:	str	r1, [sp]
   664a4:	mov	r1, r4
   664a8:	bl	3cb48 <fputs@plt+0x2ba58>
   664ac:	subs	r1, r0, #0
   664b0:	beq	664d0 <fputs@plt+0x553e0>
   664b4:	ldr	r2, [sl, #4]
   664b8:	ldr	r3, [r1, #4]
   664bc:	ldrsh	r0, [sl, #36]	; 0x24
   664c0:	and	r2, r2, #1
   664c4:	orr	r3, r3, r2
   664c8:	str	r3, [r1, #4]
   664cc:	strh	r0, [r1, #36]	; 0x24
   664d0:	mov	r2, #3
   664d4:	mov	r0, r9
   664d8:	bl	237e4 <fputs@plt+0x126f4>
   664dc:	mov	r4, r0
   664e0:	mov	r2, r0
   664e4:	ldr	r0, [sp, #40]	; 0x28
   664e8:	mov	r1, r9
   664ec:	add	fp, fp, #20
   664f0:	bl	65bd0 <fputs@plt+0x54ae0>
   664f4:	ldr	r3, [r9, #20]
   664f8:	add	r2, r4, r4, lsl #1
   664fc:	cmp	fp, #40	; 0x28
   66500:	ldr	r1, [sp, #60]	; 0x3c
   66504:	add	r4, r3, r1
   66508:	add	r3, r3, r2, lsl #4
   6650c:	ldr	r1, [sp, #72]	; 0x48
   66510:	ldrsh	r2, [r4, #16]
   66514:	str	r1, [r3, #4]
   66518:	strh	r2, [r3, #16]
   6651c:	ldrb	r3, [r4, #22]
   66520:	add	r3, r3, #1
   66524:	strb	r3, [r4, #22]
   66528:	beq	660e4 <fputs@plt+0x54ff4>
   6652c:	ldrb	r4, [r8], #1
   66530:	ldr	r1, [sl, #12]
   66534:	b	66464 <fputs@plt+0x55374>
   66538:	mov	r5, sl
   6653c:	mov	r7, r4
   66540:	ldr	r1, [sl, #12]
   66544:	mov	r8, #0
   66548:	b	66024 <fputs@plt+0x54f34>
   6654c:	mov	r0, #0
   66550:	mov	r1, #0
   66554:	b	66328 <fputs@plt+0x55238>
   66558:	cmp	ip, #0
   6655c:	beq	66a6c <fputs@plt+0x5597c>
   66560:	bic	r0, r0, #256	; 0x100
   66564:	str	r0, [r2, #4]
   66568:	b	66040 <fputs@plt+0x54f50>
   6656c:	mov	r2, #416	; 0x1a0
   66570:	mov	r3, #0
   66574:	ldr	r0, [sp, #24]
   66578:	bl	2416c <fputs@plt+0x1307c>
   6657c:	cmp	r0, #0
   66580:	mov	r6, r0
   66584:	str	r0, [r4, #12]
   66588:	str	r0, [sp, #28]
   6658c:	beq	667a8 <fputs@plt+0x556b8>
   66590:	ldrh	ip, [r4, #20]
   66594:	add	r3, r0, #24
   66598:	mov	r2, #384	; 0x180
   6659c:	mov	r0, r3
   665a0:	mov	r1, fp
   665a4:	orr	ip, ip, #16
   665a8:	strh	ip, [r4, #20]
   665ac:	bl	10ebc <memset@plt>
   665b0:	mov	r3, r0
   665b4:	mov	ip, #8
   665b8:	stm	r6, {r5, fp}
   665bc:	mov	r0, r6
   665c0:	mov	r2, r8
   665c4:	str	fp, [r6, #12]
   665c8:	mov	r1, sl
   665cc:	str	ip, [r6, #16]
   665d0:	str	r3, [r6, #20]
   665d4:	bl	239dc <fputs@plt+0x128ec>
   665d8:	ldr	r7, [r6, #12]
   665dc:	mov	r3, r6
   665e0:	subs	r6, r7, #1
   665e4:	bmi	66f2c <fputs@plt+0x55e3c>
   665e8:	ldr	r8, [sp, #40]	; 0x28
   665ec:	mov	r7, r3
   665f0:	mov	r2, r6
   665f4:	mov	r1, r7
   665f8:	sub	r6, r6, #1
   665fc:	mov	r0, r8
   66600:	bl	65bd0 <fputs@plt+0x54ae0>
   66604:	cmn	r6, #1
   66608:	bne	665f0 <fputs@plt+0x55500>
   6660c:	ldr	r3, [sp, #24]
   66610:	ldrb	r3, [r3, #69]	; 0x45
   66614:	cmp	r3, #0
   66618:	bne	667a8 <fputs@plt+0x556b8>
   6661c:	ldr	r3, [sp, #28]
   66620:	ldr	r7, [r3, #12]
   66624:	ldr	fp, [r3, #20]
   66628:	subs	r1, r7, #1
   6662c:	mov	r8, fp
   66630:	bmi	66f44 <fputs@plt+0x55e54>
   66634:	mvn	r2, #0
   66638:	mvn	r3, #0
   6663c:	mov	r8, r5
   66640:	mov	r7, r1
   66644:	mov	r5, r3
   66648:	strd	r2, [sp, #16]
   6664c:	str	r9, [sp, #52]	; 0x34
   66650:	str	r4, [sp, #56]	; 0x38
   66654:	mov	r4, r2
   66658:	str	sl, [sp, #76]	; 0x4c
   6665c:	b	66680 <fputs@plt+0x55590>
   66660:	ldrh	r2, [fp, #20]
   66664:	ands	r3, r2, #8
   66668:	beq	667bc <fputs@plt+0x556cc>
   6666c:	orrs	r3, r4, r5
   66670:	moveq	r6, #0
   66674:	cmp	r6, #0
   66678:	add	fp, fp, #48	; 0x30
   6667c:	beq	66d0c <fputs@plt+0x55c1c>
   66680:	ldrh	ip, [fp, #18]
   66684:	sub	r7, r7, #1
   66688:	mvn	r6, r7
   6668c:	lsr	r6, r6, #31
   66690:	ubfx	r9, ip, #0, #9
   66694:	cmp	r9, #0
   66698:	bne	66660 <fputs@plt+0x55570>
   6669c:	mov	r2, #408	; 0x198
   666a0:	mov	r3, #0
   666a4:	ldr	r0, [sp, #24]
   666a8:	bl	22e00 <fputs@plt+0x11d10>
   666ac:	subs	sl, r0, #0
   666b0:	bne	66994 <fputs@plt+0x558a4>
   666b4:	orrs	r3, r4, r5
   666b8:	mov	r2, #0
   666bc:	mov	r3, #0
   666c0:	moveq	r6, #0
   666c4:	strd	r2, [sp, #16]
   666c8:	b	66674 <fputs@plt+0x55584>
   666cc:	ldr	r3, [sp, #28]
   666d0:	mov	r1, #0
   666d4:	mov	r5, r8
   666d8:	ldr	sl, [sp, #56]	; 0x38
   666dc:	ldr	r9, [sp, #76]	; 0x4c
   666e0:	ldr	r7, [r3, #12]
   666e4:	ldr	r6, [r3, #20]
   666e8:	ldr	r4, [sp, #80]	; 0x50
   666ec:	subs	r7, r7, #1
   666f0:	movmi	r8, r1
   666f4:	bpl	67640 <fputs@plt+0x56550>
   666f8:	mov	r3, #0
   666fc:	ldr	r0, [sp, #24]
   66700:	mov	r2, r3
   66704:	bl	250c4 <fputs@plt+0x13fd4>
   66708:	mov	ip, #0
   6670c:	mov	r2, r0
   66710:	ldr	r0, [sp, #36]	; 0x24
   66714:	mov	r3, ip
   66718:	mov	r1, #75	; 0x4b
   6671c:	str	ip, [sp]
   66720:	bl	3cb48 <fputs@plt+0x2ba58>
   66724:	subs	r3, r0, #0
   66728:	beq	676a4 <fputs@plt+0x565b4>
   6672c:	ldr	r0, [sl, #4]
   66730:	mov	r1, r3
   66734:	mov	r2, #3
   66738:	ldr	ip, [r3, #4]
   6673c:	ldrsh	lr, [sl, #36]	; 0x24
   66740:	and	r0, r0, #1
   66744:	str	r8, [r3, #20]
   66748:	orr	ip, ip, r0
   6674c:	mov	r0, r9
   66750:	str	ip, [r3, #4]
   66754:	strh	lr, [r3, #36]	; 0x24
   66758:	bl	237e4 <fputs@plt+0x126f4>
   6675c:	mov	r4, r0
   66760:	mov	r2, r0
   66764:	ldr	r0, [sp, #40]	; 0x28
   66768:	mov	r1, r9
   6676c:	bl	65bd0 <fputs@plt+0x54ae0>
   66770:	ldr	r3, [r9, #20]
   66774:	add	r2, r4, r4, lsl #1
   66778:	ldr	r1, [sp, #60]	; 0x3c
   6677c:	add	r4, r3, r1
   66780:	add	r3, r3, r2, lsl #4
   66784:	ldr	r1, [sp, #72]	; 0x48
   66788:	ldrsh	r2, [r4, #16]
   6678c:	str	r1, [r3, #4]
   66790:	strh	r2, [r3, #16]
   66794:	ldrb	r3, [r4, #22]
   66798:	add	r3, r3, #1
   6679c:	strb	r3, [r4, #22]
   667a0:	mov	r3, #4096	; 0x1000
   667a4:	strh	r3, [r4, #18]
   667a8:	ldr	r4, [r9, #20]
   667ac:	ldr	r3, [sp, #60]	; 0x3c
   667b0:	ldrb	r7, [sl]
   667b4:	add	r4, r4, r3
   667b8:	b	6617c <fputs@plt+0x5508c>
   667bc:	ldr	lr, [r8, #68]	; 0x44
   667c0:	and	r2, r2, #2
   667c4:	ldr	sl, [fp, #8]
   667c8:	cmp	lr, #0
   667cc:	ble	67544 <fputs@plt+0x56454>
   667d0:	ldr	r9, [r8, #72]	; 0x48
   667d4:	cmp	sl, r9
   667d8:	addne	r1, r8, #72	; 0x48
   667dc:	bne	667f0 <fputs@plt+0x55700>
   667e0:	b	66a90 <fputs@plt+0x559a0>
   667e4:	ldr	r0, [r1, #4]!
   667e8:	cmp	sl, r0
   667ec:	beq	66a90 <fputs@plt+0x559a0>
   667f0:	add	r3, r3, #1
   667f4:	cmp	r3, lr
   667f8:	bne	667e4 <fputs@plt+0x556f4>
   667fc:	mov	r3, #0
   66800:	mov	r1, r3
   66804:	cmp	r2, #0
   66808:	bne	66bb0 <fputs@plt+0x55ac0>
   6680c:	and	r2, r1, r5
   66810:	and	r0, r3, r4
   66814:	mov	r5, r2
   66818:	mov	r4, r0
   6681c:	orrs	r2, r0, r5
   66820:	moveq	r6, #0
   66824:	tst	ip, #2
   66828:	beq	66aac <fputs@plt+0x559bc>
   6682c:	ldr	r2, [sp, #16]
   66830:	and	r3, r3, r2
   66834:	ldr	r2, [sp, #20]
   66838:	str	r3, [sp, #16]
   6683c:	and	r2, r2, r1
   66840:	mov	r1, r2
   66844:	str	r2, [sp, #20]
   66848:	b	66674 <fputs@plt+0x55584>
   6684c:	mov	r3, #0
   66850:	mov	r2, #0
   66854:	str	r3, [sp, #44]	; 0x2c
   66858:	str	r3, [sp, #48]	; 0x30
   6685c:	mov	r3, #1
   66860:	b	663a0 <fputs@plt+0x552b0>
   66864:	ldr	lr, [r5, #12]
   66868:	mov	r8, #2048	; 0x800
   6686c:	mov	r1, lr
   66870:	ldrh	r3, [r4, #18]
   66874:	orr	r3, r3, r8
   66878:	strh	r3, [r4, #18]
   6687c:	b	66024 <fputs@plt+0x54f34>
   66880:	ldr	r3, [sp, #36]	; 0x24
   66884:	mov	r0, #0
   66888:	ldr	r1, [sl, #8]
   6688c:	ldr	ip, [r3]
   66890:	mov	r3, #1
   66894:	str	r0, [sp]
   66898:	mov	r0, ip
   6689c:	str	ip, [sp, #56]	; 0x38
   668a0:	bl	24344 <fputs@plt+0x13254>
   668a4:	cmp	r0, #0
   668a8:	beq	668e8 <fputs@plt+0x557f8>
   668ac:	ldrh	r3, [r0, #2]
   668b0:	tst	r3, #4
   668b4:	str	r3, [sp, #16]
   668b8:	beq	668e8 <fputs@plt+0x557f8>
   668bc:	ldr	r3, [r0, #4]
   668c0:	ldrh	r2, [r3]
   668c4:	strh	r2, [sp, #92]	; 0x5c
   668c8:	ldrb	r3, [r3, #2]
   668cc:	strb	r3, [sp, #94]	; 0x5e
   668d0:	ldr	r1, [sl, #20]
   668d4:	ldr	r3, [r1, #4]
   668d8:	ldr	r5, [r3, #20]
   668dc:	ldrb	r3, [r5]
   668e0:	cmp	r3, #152	; 0x98
   668e4:	beq	668f0 <fputs@plt+0x55800>
   668e8:	ldrb	r7, [sl]
   668ec:	b	66188 <fputs@plt+0x55098>
   668f0:	ldrb	r3, [sp, #94]	; 0x5e
   668f4:	mov	r0, r5
   668f8:	str	r1, [sp, #28]
   668fc:	ldrb	r7, [sp, #92]	; 0x5c
   66900:	ldrb	fp, [sp, #93]	; 0x5d
   66904:	str	r3, [sp, #52]	; 0x34
   66908:	bl	167fc <fputs@plt+0x570c>
   6690c:	cmp	r0, #66	; 0x42
   66910:	ldr	r1, [sp, #28]
   66914:	bne	668e8 <fputs@plt+0x557f8>
   66918:	ldr	r3, [r5, #44]	; 0x2c
   6691c:	ldrb	r3, [r3, #42]	; 0x2a
   66920:	tst	r3, #16
   66924:	bne	668e8 <fputs@plt+0x557f8>
   66928:	ldr	r3, [r1, #4]
   6692c:	ldr	r5, [r3]
   66930:	b	66948 <fputs@plt+0x55858>
   66934:	tst	r3, #262144	; 0x40000
   66938:	ldrne	r3, [r5, #20]
   6693c:	ldreq	r5, [r5, #12]
   66940:	ldrne	r3, [r3, #4]
   66944:	ldrne	r5, [r3]
   66948:	cmp	r5, #0
   6694c:	beq	67858 <fputs@plt+0x56768>
   66950:	ldr	r3, [r5, #4]
   66954:	tst	r3, #4096	; 0x1000
   66958:	bne	66934 <fputs@plt+0x55844>
   6695c:	ldrb	r3, [r5]
   66960:	cmp	r3, #135	; 0x87
   66964:	str	r3, [sp, #28]
   66968:	beq	674c4 <fputs@plt+0x563d4>
   6696c:	ldr	r3, [sp, #28]
   66970:	cmp	r3, #97	; 0x61
   66974:	movne	r8, #0
   66978:	beq	67130 <fputs@plt+0x56040>
   6697c:	mov	r0, r8
   66980:	bl	20ad4 <fputs@plt+0xf9e4>
   66984:	ldrb	r7, [sl]
   66988:	b	66188 <fputs@plt+0x55098>
   6698c:	mov	r8, #0
   66990:	b	66024 <fputs@plt+0x54f34>
   66994:	ldrh	ip, [fp, #20]
   66998:	mov	r1, #1024	; 0x400
   6699c:	add	r3, sl, #24
   669a0:	mov	r0, r3
   669a4:	mov	r2, #384	; 0x180
   669a8:	str	sl, [fp, #12]
   669ac:	strh	r1, [fp, #18]
   669b0:	mov	r1, r9
   669b4:	orr	ip, ip, #32
   669b8:	strh	ip, [fp, #20]
   669bc:	bl	10ebc <memset@plt>
   669c0:	ldr	r2, [sp, #52]	; 0x34
   669c4:	mov	r3, r0
   669c8:	mov	ip, #8
   669cc:	mov	r0, sl
   669d0:	ldr	r1, [r2]
   669d4:	mov	r2, #72	; 0x48
   669d8:	stm	sl, {r1, r9}
   669dc:	str	r9, [sl, #12]
   669e0:	str	ip, [sl, #16]
   669e4:	str	r3, [sl, #20]
   669e8:	ldr	r1, [fp]
   669ec:	bl	239dc <fputs@plt+0x128ec>
   669f0:	ldr	r9, [sl, #12]
   669f4:	subs	r9, r9, #1
   669f8:	bmi	66a2c <fputs@plt+0x5593c>
   669fc:	strd	r4, [sp, #16]
   66a00:	mov	r5, r6
   66a04:	ldr	r6, [sp, #40]	; 0x28
   66a08:	mov	r2, r9
   66a0c:	mov	r1, sl
   66a10:	sub	r9, r9, #1
   66a14:	mov	r0, r6
   66a18:	bl	65bd0 <fputs@plt+0x54ae0>
   66a1c:	cmn	r9, #1
   66a20:	bne	66a08 <fputs@plt+0x55918>
   66a24:	mov	r6, r5
   66a28:	ldrd	r4, [sp, #16]
   66a2c:	ldr	r3, [sp, #24]
   66a30:	ldr	r9, [sp, #52]	; 0x34
   66a34:	str	r9, [sl, #4]
   66a38:	ldrb	lr, [r3, #69]	; 0x45
   66a3c:	cmp	lr, #0
   66a40:	beq	66c10 <fputs@plt+0x55b20>
   66a44:	ldr	r3, [sp, #28]
   66a48:	mov	r0, #0
   66a4c:	mov	r1, #0
   66a50:	ldr	r4, [sp, #56]	; 0x38
   66a54:	ldr	sl, [sp, #76]	; 0x4c
   66a58:	add	r2, r3, #416	; 0x1a0
   66a5c:	mov	r3, #0
   66a60:	strd	r0, [r2, #-8]
   66a64:	strh	r3, [r4, #18]
   66a68:	b	667a8 <fputs@plt+0x556b8>
   66a6c:	ldr	r0, [sp, #36]	; 0x24
   66a70:	bl	40da0 <fputs@plt+0x2fcb0>
   66a74:	ldr	r1, [r5, #12]
   66a78:	cmp	r0, #0
   66a7c:	ldr	r2, [r5, #16]
   66a80:	ldrne	r3, [r1, #4]
   66a84:	orrne	r3, r3, #256	; 0x100
   66a88:	strne	r3, [r1, #4]
   66a8c:	b	66040 <fputs@plt+0x54f50>
   66a90:	mov	sl, #1
   66a94:	sub	r1, r3, #32
   66a98:	lsl	r1, sl, r1
   66a9c:	rsb	r0, r3, #32
   66aa0:	lsl	r3, sl, r3
   66aa4:	orr	r1, r1, sl, lsr r0
   66aa8:	b	66804 <fputs@plt+0x55714>
   66aac:	mov	r2, #0
   66ab0:	mov	r3, #0
   66ab4:	strd	r2, [sp, #16]
   66ab8:	b	66674 <fputs@plt+0x55584>
   66abc:	ldr	r5, [r8]
   66ac0:	add	r3, sp, #128	; 0x80
   66ac4:	ldr	r0, [sp, #32]
   66ac8:	ldr	r2, [sp, #40]	; 0x28
   66acc:	mov	r1, r5
   66ad0:	add	fp, r3, r2, lsl #3
   66ad4:	bl	1d1d0 <fputs@plt+0xc0e0>
   66ad8:	mov	r7, r0
   66adc:	mov	r8, r1
   66ae0:	ldr	r0, [sp, #32]
   66ae4:	mov	r1, r6
   66ae8:	bl	1d1d0 <fputs@plt+0xc0e0>
   66aec:	and	r2, r7, r0
   66af0:	and	r3, r8, r1
   66af4:	ldrb	sl, [fp, #-28]	; 0xffffffe4
   66af8:	orrs	r3, r2, r3
   66afc:	bne	66298 <fputs@plt+0x551a8>
   66b00:	mov	r3, #0
   66b04:	mov	r1, r5
   66b08:	ldr	r0, [sp, #24]
   66b0c:	mov	r2, r3
   66b10:	bl	250c4 <fputs@plt+0x13fd4>
   66b14:	mov	ip, #0
   66b18:	mov	r3, r0
   66b1c:	ldr	r0, [sp, #36]	; 0x24
   66b20:	mov	r2, ip
   66b24:	mov	r1, #51	; 0x33
   66b28:	str	ip, [sp]
   66b2c:	bl	3cb48 <fputs@plt+0x2ba58>
   66b30:	mov	r1, r0
   66b34:	mov	r2, #3
   66b38:	mov	r0, r9
   66b3c:	bl	237e4 <fputs@plt+0x126f4>
   66b40:	ldr	r3, [r9, #20]
   66b44:	add	r0, r0, r0, lsl #1
   66b48:	mov	r2, #64	; 0x40
   66b4c:	ldr	r5, [sp, #60]	; 0x3c
   66b50:	ldrsh	ip, [r6, #32]
   66b54:	add	r1, r3, r0, lsl #4
   66b58:	ldr	lr, [r6, #28]
   66b5c:	add	r3, r3, r5
   66b60:	strb	sl, [r1, #23]
   66b64:	ldrsh	r0, [r3, #16]
   66b68:	str	ip, [r1, #12]
   66b6c:	ldr	r4, [sp, #72]	; 0x48
   66b70:	stmib	r1, {r4, lr}
   66b74:	strh	r0, [r1, #16]
   66b78:	strh	r2, [r1, #18]
   66b7c:	str	r7, [r1, #32]
   66b80:	str	r8, [r1, #36]	; 0x24
   66b84:	ldrb	r2, [r3, #22]
   66b88:	add	r2, r2, #1
   66b8c:	strb	r2, [r3, #22]
   66b90:	ldr	r4, [r9, #20]
   66b94:	add	r4, r4, r5
   66b98:	ldrh	r0, [r4, #20]
   66b9c:	ldrd	r2, [r4, #40]	; 0x28
   66ba0:	orr	r0, r0, #8
   66ba4:	strh	r0, [r4, #20]
   66ba8:	strd	r2, [r1, #40]	; 0x28
   66bac:	b	66298 <fputs@plt+0x551a8>
   66bb0:	ldr	r0, [sp, #28]
   66bb4:	ldr	r2, [fp, #4]
   66bb8:	ldr	r0, [r0, #20]
   66bbc:	add	r2, r2, r2, lsl #1
   66bc0:	add	r2, r0, r2, lsl #4
   66bc4:	ldr	sl, [r2, #8]
   66bc8:	cmp	sl, r9
   66bcc:	addne	r0, r8, #72	; 0x48
   66bd0:	movne	r2, #0
   66bd4:	beq	67638 <fputs@plt+0x56548>
   66bd8:	add	r2, r2, #1
   66bdc:	cmp	r2, lr
   66be0:	beq	6680c <fputs@plt+0x5571c>
   66be4:	ldr	r9, [r0, #4]!
   66be8:	cmp	r9, sl
   66bec:	bne	66bd8 <fputs@plt+0x55ae8>
   66bf0:	mov	lr, #1
   66bf4:	sub	r0, r2, #32
   66bf8:	lsl	r0, lr, r0
   66bfc:	orr	r3, r3, lr, lsl r2
   66c00:	rsb	r2, r2, #32
   66c04:	orr	r0, r0, lr, lsr r2
   66c08:	orr	r1, r0, r1
   66c0c:	b	6680c <fputs@plt+0x5571c>
   66c10:	ldr	r3, [sl, #12]
   66c14:	ldr	r9, [sl, #20]
   66c18:	cmp	r3, #0
   66c1c:	ble	6756c <fputs@plt+0x5647c>
   66c20:	add	r9, r9, #48	; 0x30
   66c24:	mov	sl, lr
   66c28:	str	lr, [sp, #16]
   66c2c:	strd	r4, [sp, #80]	; 0x50
   66c30:	mov	r5, r6
   66c34:	mov	r6, r3
   66c38:	ldr	r3, [r9, #-48]	; 0xffffffd0
   66c3c:	ldrb	r3, [r3]
   66c40:	sub	r1, r3, #79	; 0x4f
   66c44:	sub	r2, r3, #75	; 0x4b
   66c48:	cmp	r2, #1
   66c4c:	cmphi	r1, #4
   66c50:	bls	66c5c <fputs@plt+0x55b6c>
   66c54:	cmp	r3, #73	; 0x49
   66c58:	bne	66c9c <fputs@plt+0x55bac>
   66c5c:	ldr	r0, [r8, #68]	; 0x44
   66c60:	ldr	ip, [r9, #-40]	; 0xffffffd8
   66c64:	cmp	r0, #0
   66c68:	ble	66c9c <fputs@plt+0x55bac>
   66c6c:	ldr	r3, [r8, #72]	; 0x48
   66c70:	cmp	ip, r3
   66c74:	addne	r2, r8, #72	; 0x48
   66c78:	movne	r3, #0
   66c7c:	bne	66c90 <fputs@plt+0x55ba0>
   66c80:	b	66ce0 <fputs@plt+0x55bf0>
   66c84:	ldr	r1, [r2, #4]!
   66c88:	cmp	ip, r1
   66c8c:	beq	66ce4 <fputs@plt+0x55bf4>
   66c90:	add	r3, r3, #1
   66c94:	cmp	r0, r3
   66c98:	bne	66c84 <fputs@plt+0x55b94>
   66c9c:	add	lr, lr, #1
   66ca0:	add	r9, r9, #48	; 0x30
   66ca4:	cmp	lr, r6
   66ca8:	bne	66c38 <fputs@plt+0x55b48>
   66cac:	mov	r6, r5
   66cb0:	ldr	r3, [sp, #16]
   66cb4:	mov	r0, #0
   66cb8:	mov	r1, #0
   66cbc:	ldrd	r4, [sp, #80]	; 0x50
   66cc0:	strd	r0, [sp, #16]
   66cc4:	and	r3, r3, r5
   66cc8:	and	sl, sl, r4
   66ccc:	mov	r5, r3
   66cd0:	mov	r4, sl
   66cd4:	orrs	r3, sl, r5
   66cd8:	moveq	r6, #0
   66cdc:	b	66674 <fputs@plt+0x55584>
   66ce0:	mov	r3, #0
   66ce4:	mov	r1, #1
   66ce8:	sub	r2, r3, #32
   66cec:	lsl	r2, r1, r2
   66cf0:	orr	sl, sl, r1, lsl r3
   66cf4:	rsb	r3, r3, #32
   66cf8:	orr	r2, r2, r1, lsr r3
   66cfc:	ldr	r3, [sp, #16]
   66d00:	orr	r3, r2, r3
   66d04:	str	r3, [sp, #16]
   66d08:	b	66c9c <fputs@plt+0x55bac>
   66d0c:	ldr	r3, [sp, #28]
   66d10:	mov	r0, r4
   66d14:	mov	r1, r5
   66d18:	orrs	r2, r0, r1
   66d1c:	mov	r5, r8
   66d20:	ldr	r9, [sp, #52]	; 0x34
   66d24:	ldr	r4, [sp, #56]	; 0x38
   66d28:	add	r3, r3, #416	; 0x1a0
   66d2c:	ldr	sl, [sp, #76]	; 0x4c
   66d30:	strd	r0, [r3, #-8]
   66d34:	beq	67814 <fputs@plt+0x56724>
   66d38:	ldr	r3, [sp, #28]
   66d3c:	ldr	r7, [r3, #12]
   66d40:	mov	r3, #512	; 0x200
   66d44:	strh	r3, [r4, #18]
   66d48:	cmp	r7, #2
   66d4c:	beq	67518 <fputs@plt+0x56428>
   66d50:	ldrd	r2, [sp, #16]
   66d54:	orrs	r3, r2, r3
   66d58:	beq	667a8 <fputs@plt+0x556b8>
   66d5c:	ldr	r3, [sp, #28]
   66d60:	ldr	r7, [r3, #12]
   66d64:	ldr	r8, [r3, #20]
   66d68:	mov	fp, #2
   66d6c:	mvn	ip, #0
   66d70:	str	sl, [sp, #56]	; 0x38
   66d74:	str	r4, [sp, #80]	; 0x50
   66d78:	mov	r4, r8
   66d7c:	mov	r8, r5
   66d80:	ldr	r5, [sp, #28]
   66d84:	str	r9, [sp, #76]	; 0x4c
   66d88:	mov	r9, fp
   66d8c:	subs	r7, r7, #1
   66d90:	bmi	66df8 <fputs@plt+0x55d08>
   66d94:	ldrh	r3, [r4, #20]
   66d98:	ldr	r6, [r4, #8]
   66d9c:	bic	r3, r3, #64	; 0x40
   66da0:	cmp	r6, ip
   66da4:	strh	r3, [r4, #20]
   66da8:	beq	66de8 <fputs@plt+0x55cf8>
   66dac:	ldr	r0, [r8, #68]	; 0x44
   66db0:	cmp	r0, #0
   66db4:	ble	66de8 <fputs@plt+0x55cf8>
   66db8:	ldr	r3, [r8, #72]	; 0x48
   66dbc:	cmp	r6, r3
   66dc0:	addne	r2, r8, #72	; 0x48
   66dc4:	movne	r3, #0
   66dc8:	bne	66ddc <fputs@plt+0x55cec>
   66dcc:	b	66ee4 <fputs@plt+0x55df4>
   66dd0:	ldr	r1, [r2, #4]!
   66dd4:	cmp	r6, r1
   66dd8:	beq	66e04 <fputs@plt+0x55d14>
   66ddc:	add	r3, r3, #1
   66de0:	cmp	r3, r0
   66de4:	bne	66dd0 <fputs@plt+0x55ce0>
   66de8:	sub	r7, r7, #1
   66dec:	add	r4, r4, #48	; 0x30
   66df0:	cmn	r7, #1
   66df4:	bne	66d94 <fputs@plt+0x55ca4>
   66df8:	ldr	sl, [sp, #56]	; 0x38
   66dfc:	ldr	r9, [sp, #76]	; 0x4c
   66e00:	b	667a8 <fputs@plt+0x556b8>
   66e04:	mov	r0, #1
   66e08:	sub	r2, r3, #32
   66e0c:	lsl	r2, r0, r2
   66e10:	rsb	r1, r3, #32
   66e14:	lsl	r3, r0, r3
   66e18:	orr	r2, r2, r0, lsr r1
   66e1c:	ldrd	r0, [sp, #16]
   66e20:	and	sl, r3, r0
   66e24:	and	fp, r2, r1
   66e28:	orrs	r3, sl, fp
   66e2c:	mov	lr, r0
   66e30:	beq	66de8 <fputs@plt+0x55cf8>
   66e34:	ldr	r3, [r4, #12]
   66e38:	mov	r2, r6
   66e3c:	cmp	r2, r6
   66e40:	strd	sl, [sp, #64]	; 0x40
   66e44:	mov	fp, r5
   66e48:	mov	r5, r3
   66e4c:	beq	66e78 <fputs@plt+0x55d88>
   66e50:	ldrh	r2, [r4, #20]
   66e54:	bic	r2, r2, #64	; 0x40
   66e58:	strh	r2, [r4, #20]
   66e5c:	sub	r7, r7, #1
   66e60:	add	r4, r4, #48	; 0x30
   66e64:	cmn	r7, #1
   66e68:	beq	666cc <fputs@plt+0x555dc>
   66e6c:	ldr	r2, [r4, #8]
   66e70:	cmp	r2, r6
   66e74:	bne	66e50 <fputs@plt+0x55d60>
   66e78:	ldr	r2, [r4, #12]
   66e7c:	cmp	r5, r2
   66e80:	beq	66ea4 <fputs@plt+0x55db4>
   66e84:	cmp	r9, #1
   66e88:	mov	r5, fp
   66e8c:	mov	ip, r6
   66e90:	beq	66df8 <fputs@plt+0x55d08>
   66e94:	mov	r9, #1
   66e98:	ldr	r7, [r5, #12]
   66e9c:	ldr	r4, [r5, #20]
   66ea0:	b	66d8c <fputs@plt+0x55c9c>
   66ea4:	ldr	r2, [r4]
   66ea8:	ldr	r0, [r2, #16]
   66eac:	bl	167fc <fputs@plt+0x570c>
   66eb0:	ldr	r1, [r4]
   66eb4:	mov	r2, r0
   66eb8:	str	r2, [sp, #52]	; 0x34
   66ebc:	ldr	r0, [r1, #12]
   66ec0:	bl	167fc <fputs@plt+0x570c>
   66ec4:	ldr	r2, [sp, #52]	; 0x34
   66ec8:	cmp	r2, #0
   66ecc:	cmpne	r0, r2
   66ed0:	bne	66e84 <fputs@plt+0x55d94>
   66ed4:	ldrh	r2, [r4, #20]
   66ed8:	orr	r2, r2, #64	; 0x40
   66edc:	strh	r2, [r4, #20]
   66ee0:	b	66e5c <fputs@plt+0x55d6c>
   66ee4:	mov	r3, #1
   66ee8:	mov	r2, #0
   66eec:	b	66e1c <fputs@plt+0x55d2c>
   66ef0:	andeq	pc, r2, r0, asr #23
   66ef4:	andeq	r4, r3, ip, lsl #8
   66ef8:	andeq	pc, r2, ip, lsr #22
   66efc:	andeq	r8, r4, r4, ror #31
   66f00:	ldrdeq	pc, [r2], -r8
   66f04:	ldrdeq	pc, [r2], -r0
   66f08:	muleq	r4, r4, sp
   66f0c:	muleq	r2, r0, r6
   66f10:	muleq	r2, r4, r8
   66f14:	strheq	r3, [r3], -ip
   66f18:	andeq	r2, r3, ip, lsr pc
   66f1c:	muleq	r2, r0, r6
   66f20:	strdeq	r2, [r3], -ip
   66f24:			; <UNDEFINED> instruction: 0x00032eb4
   66f28:	andeq	ip, r4, r8, asr r0
   66f2c:	ldr	r3, [sp, #24]
   66f30:	ldrb	r3, [r3, #69]	; 0x45
   66f34:	cmp	r3, #0
   66f38:	bne	667a8 <fputs@plt+0x556b8>
   66f3c:	ldr	r3, [sp, #28]
   66f40:	ldr	r8, [r3, #20]
   66f44:	mvn	r1, #0
   66f48:	mov	r0, #512	; 0x200
   66f4c:	ldr	r3, [sp, #28]
   66f50:	cmp	r7, #2
   66f54:	mov	r2, r1
   66f58:	str	r1, [sp, #16]
   66f5c:	str	r1, [sp, #20]
   66f60:	str	r1, [r3, #408]	; 0x198
   66f64:	str	r1, [r3, #412]	; 0x19c
   66f68:	strh	r0, [r4, #18]
   66f6c:	bne	66d68 <fputs@plt+0x55c78>
   66f70:	mov	fp, #1
   66f74:	strd	r4, [sp, #52]	; 0x34
   66f78:	str	sl, [sp, #76]	; 0x4c
   66f7c:	ldrh	r3, [r8, #18]
   66f80:	cmp	r3, #1024	; 0x400
   66f84:	beq	670f8 <fputs@plt+0x56008>
   66f88:	cmp	fp, #1
   66f8c:	bne	67124 <fputs@plt+0x56034>
   66f90:	mov	r7, r8
   66f94:	ldrh	r6, [r8, #66]	; 0x42
   66f98:	mov	r5, #0
   66f9c:	cmp	r6, #1024	; 0x400
   66fa0:	beq	670d0 <fputs@plt+0x55fe0>
   66fa4:	cmp	r5, #0
   66fa8:	bne	670f0 <fputs@plt+0x56000>
   66fac:	add	r3, r8, #48	; 0x30
   66fb0:	cmp	r3, #0
   66fb4:	beq	670f0 <fputs@plt+0x56000>
   66fb8:	ldrh	r4, [r7, #18]
   66fbc:	tst	r4, #62	; 0x3e
   66fc0:	beq	670c8 <fputs@plt+0x55fd8>
   66fc4:	ldrh	r2, [r3, #18]
   66fc8:	tst	r2, #62	; 0x3e
   66fcc:	beq	670c8 <fputs@plt+0x55fd8>
   66fd0:	orr	r4, r4, r2
   66fd4:	bics	r2, r4, #26
   66fd8:	beq	66fe4 <fputs@plt+0x55ef4>
   66fdc:	bics	r2, r4, #38	; 0x26
   66fe0:	bne	670c8 <fputs@plt+0x55fd8>
   66fe4:	ldr	r3, [r3]
   66fe8:	ldr	sl, [r7]
   66fec:	ldr	r1, [r3, #12]
   66ff0:	ldr	r0, [sl, #12]
   66ff4:	cmp	r1, #0
   66ff8:	cmpne	r0, #0
   66ffc:	beq	67524 <fputs@plt+0x56434>
   67000:	mvn	r2, #0
   67004:	str	r3, [sp, #80]	; 0x50
   67008:	bl	1f60c <fputs@plt+0xe51c>
   6700c:	cmp	r0, #0
   67010:	ldr	r3, [sp, #80]	; 0x50
   67014:	bne	670c8 <fputs@plt+0x55fd8>
   67018:	ldr	r1, [r3, #16]
   6701c:	ldr	r0, [sl, #16]
   67020:	cmp	r1, #0
   67024:	cmpne	r0, #0
   67028:	beq	67538 <fputs@plt+0x56448>
   6702c:	mvn	r2, #0
   67030:	bl	1f60c <fputs@plt+0xe51c>
   67034:	cmp	r0, #0
   67038:	bne	670c8 <fputs@plt+0x55fd8>
   6703c:	ldr	r2, [r9]
   67040:	sub	r3, r4, #1
   67044:	mov	r6, r4
   67048:	ands	r3, r3, r4
   6704c:	ldr	r2, [r2]
   67050:	ldr	r0, [r2]
   67054:	beq	67594 <fputs@plt+0x564a4>
   67058:	mov	r3, #0
   6705c:	tst	r4, #24
   67060:	mov	r1, sl
   67064:	mov	r2, r3
   67068:	moveq	r6, #32
   6706c:	movne	r6, #8
   67070:	bl	250c4 <fputs@plt+0x13fd4>
   67074:	cmp	r0, #0
   67078:	beq	670bc <fputs@plt+0x55fcc>
   6707c:	mov	r2, #79	; 0x4f
   67080:	sub	r1, r2, #78	; 0x4e
   67084:	add	r3, r2, #1
   67088:	mov	r2, #2
   6708c:	cmp	r6, r2, lsl r1
   67090:	mov	r2, r3
   67094:	bne	67080 <fputs@plt+0x55f90>
   67098:	mov	r1, r0
   6709c:	mov	r2, #3
   670a0:	strb	r3, [r0]
   670a4:	mov	r0, r9
   670a8:	bl	237e4 <fputs@plt+0x126f4>
   670ac:	mov	r2, r0
   670b0:	mov	r1, r9
   670b4:	ldr	r0, [sp, #40]	; 0x28
   670b8:	bl	65bd0 <fputs@plt+0x54ae0>
   670bc:	ldr	r3, [sp, #28]
   670c0:	ldr	r8, [r3, #20]
   670c4:	ldrh	r6, [r8, #66]	; 0x42
   670c8:	add	r5, r5, #1
   670cc:	b	66f9c <fputs@plt+0x55eac>
   670d0:	ldr	r3, [r8, #60]	; 0x3c
   670d4:	ldr	r2, [r3, #12]
   670d8:	cmp	r5, r2
   670dc:	bge	670f0 <fputs@plt+0x56000>
   670e0:	ldr	r3, [r3, #20]
   670e4:	add	r2, r5, r5, lsl #1
   670e8:	add	r3, r3, r2, lsl #4
   670ec:	b	66fb0 <fputs@plt+0x55ec0>
   670f0:	add	fp, fp, #1
   670f4:	b	66f7c <fputs@plt+0x55e8c>
   670f8:	ldr	r2, [r8, #12]
   670fc:	sub	r3, fp, #1
   67100:	ldr	r1, [r2, #12]
   67104:	cmp	r1, r3
   67108:	ble	67124 <fputs@plt+0x56034>
   6710c:	add	r3, fp, fp, lsl #1
   67110:	ldr	r7, [r2, #20]
   67114:	lsl	r3, r3, #4
   67118:	sub	r3, r3, #48	; 0x30
   6711c:	adds	r7, r7, r3
   67120:	bne	66f94 <fputs@plt+0x55ea4>
   67124:	ldrd	r4, [sp, #52]	; 0x34
   67128:	ldr	sl, [sp, #76]	; 0x4c
   6712c:	b	66d50 <fputs@plt+0x55c60>
   67130:	ldr	r2, [r5, #8]
   67134:	mov	r8, #0
   67138:	cmp	r2, #0
   6713c:	beq	6697c <fputs@plt+0x5588c>
   67140:	ldrb	r3, [r2]
   67144:	cmp	r3, #0
   67148:	beq	6697c <fputs@plt+0x5588c>
   6714c:	cmp	r7, r3
   67150:	beq	6697c <fputs@plt+0x5588c>
   67154:	cmp	fp, r3
   67158:	beq	6697c <fputs@plt+0x5588c>
   6715c:	ldr	ip, [sp, #52]	; 0x34
   67160:	cmp	r3, ip
   67164:	beq	6697c <fputs@plt+0x5588c>
   67168:	mov	r0, r2
   6716c:	mov	r1, #0
   67170:	b	67190 <fputs@plt+0x560a0>
   67174:	cmp	r3, r7
   67178:	beq	67794 <fputs@plt+0x566a4>
   6717c:	cmp	r3, fp
   67180:	beq	671a4 <fputs@plt+0x560b4>
   67184:	cmp	r3, ip
   67188:	beq	677b4 <fputs@plt+0x566c4>
   6718c:	mov	r1, r6
   67190:	ldrb	r3, [r0, #1]!
   67194:	add	r6, r1, #1
   67198:	cmp	r3, #0
   6719c:	bne	67174 <fputs@plt+0x56084>
   671a0:	mov	fp, r3
   671a4:	ldrb	r3, [r2, r1]
   671a8:	cmp	r3, #255	; 0xff
   671ac:	beq	6697c <fputs@plt+0x5588c>
   671b0:	cmp	fp, r7
   671b4:	movne	fp, #0
   671b8:	beq	677a0 <fputs@plt+0x566b0>
   671bc:	mov	r1, #97	; 0x61
   671c0:	ldr	r0, [sp, #56]	; 0x38
   671c4:	bl	23640 <fputs@plt+0x12550>
   671c8:	subs	r7, r0, #0
   671cc:	beq	671dc <fputs@plt+0x560ec>
   671d0:	ldr	r3, [r7, #8]
   671d4:	mov	r2, #0
   671d8:	strb	r2, [r3, r6]
   671dc:	ldr	r3, [sp, #28]
   671e0:	cmp	r3, #135	; 0x87
   671e4:	beq	676d0 <fputs@plt+0x565e0>
   671e8:	mov	r0, r8
   671ec:	bl	20ad4 <fputs@plt+0xf9e4>
   671f0:	ldr	ip, [sl, #20]
   671f4:	mov	r3, #0
   671f8:	mov	r1, r7
   671fc:	mov	r2, r3
   67200:	ldr	r0, [sp, #24]
   67204:	ldr	ip, [ip, #4]
   67208:	ldr	r8, [ip, #20]
   6720c:	bl	250c4 <fputs@plt+0x13fd4>
   67210:	ldr	r3, [sp, #16]
   67214:	mov	r6, r0
   67218:	tst	r3, #8
   6721c:	bne	67408 <fputs@plt+0x56318>
   67220:	ldr	r3, [sp, #36]	; 0x24
   67224:	ldr	r3, [r3]
   67228:	ldrb	r2, [r3, #69]	; 0x45
   6722c:	cmp	r2, #0
   67230:	bne	67290 <fputs@plt+0x561a0>
   67234:	ldrh	r3, [r4, #20]
   67238:	ldr	r1, [r7, #8]
   6723c:	orr	r3, r3, #1024	; 0x400
   67240:	strh	r3, [r4, #20]
   67244:	ldrb	r3, [r1]
   67248:	cmp	r3, #0
   6724c:	beq	67290 <fputs@plt+0x561a0>
   67250:	ldr	ip, [pc, #-840]	; 66f10 <fputs@plt+0x55e20>
   67254:	add	ip, pc, ip
   67258:	add	lr, ip, r3
   6725c:	ldrb	r0, [lr, #64]	; 0x40
   67260:	ldrb	lr, [lr, #336]	; 0x150
   67264:	and	r0, r0, #32
   67268:	bic	r3, r3, r0
   6726c:	strb	r3, [r1]
   67270:	ldr	r3, [r6, #8]
   67274:	strb	lr, [r3, r2]
   67278:	add	r2, r2, #1
   6727c:	ldr	r1, [r7, #8]
   67280:	ldrb	r3, [r1, r2]
   67284:	add	r1, r1, r2
   67288:	cmp	r3, #0
   6728c:	bne	67258 <fputs@plt+0x56168>
   67290:	ldr	r3, [sp, #24]
   67294:	ldrb	r3, [r3, #69]	; 0x45
   67298:	cmp	r3, #0
   6729c:	beq	67424 <fputs@plt+0x56334>
   672a0:	ldr	r4, [pc, #-916]	; 66f14 <fputs@plt+0x55e24>
   672a4:	add	r4, pc, r4
   672a8:	mov	r3, #0
   672ac:	mov	r1, r8
   672b0:	ldr	r0, [sp, #24]
   672b4:	mov	r2, r3
   672b8:	bl	250c4 <fputs@plt+0x13fd4>
   672bc:	ldr	r5, [sp, #36]	; 0x24
   672c0:	mov	r1, r0
   672c4:	mov	r2, r4
   672c8:	mov	r0, r5
   672cc:	bl	23694 <fputs@plt+0x125a4>
   672d0:	mov	ip, #0
   672d4:	mov	r2, r0
   672d8:	mov	r1, #83	; 0x53
   672dc:	mov	r3, r7
   672e0:	mov	r0, r5
   672e4:	str	ip, [sp]
   672e8:	bl	3cb48 <fputs@plt+0x2ba58>
   672ec:	subs	r1, r0, #0
   672f0:	beq	67310 <fputs@plt+0x56220>
   672f4:	ldr	r2, [sl, #4]
   672f8:	ldr	r3, [r1, #4]
   672fc:	ldrsh	r0, [sl, #36]	; 0x24
   67300:	and	r2, r2, #1
   67304:	orr	r3, r3, r2
   67308:	str	r3, [r1, #4]
   6730c:	strh	r0, [r1, #36]	; 0x24
   67310:	movw	r2, #259	; 0x103
   67314:	mov	r0, r9
   67318:	bl	237e4 <fputs@plt+0x126f4>
   6731c:	mov	r2, r0
   67320:	mov	r1, r9
   67324:	mov	r5, r0
   67328:	ldr	r0, [sp, #40]	; 0x28
   6732c:	bl	65bd0 <fputs@plt+0x54ae0>
   67330:	mov	r3, #0
   67334:	mov	r1, r8
   67338:	ldr	r0, [sp, #24]
   6733c:	mov	r2, r3
   67340:	bl	250c4 <fputs@plt+0x13fd4>
   67344:	mov	r2, r4
   67348:	ldr	r4, [sp, #36]	; 0x24
   6734c:	mov	r1, r0
   67350:	mov	r0, r4
   67354:	bl	23694 <fputs@plt+0x125a4>
   67358:	mov	ip, #0
   6735c:	mov	r2, r0
   67360:	mov	r1, #82	; 0x52
   67364:	mov	r3, r6
   67368:	mov	r0, r4
   6736c:	str	ip, [sp]
   67370:	bl	3cb48 <fputs@plt+0x2ba58>
   67374:	subs	r1, r0, #0
   67378:	beq	67398 <fputs@plt+0x562a8>
   6737c:	ldr	r2, [sl, #4]
   67380:	ldr	r3, [r1, #4]
   67384:	ldrsh	r0, [sl, #36]	; 0x24
   67388:	and	r2, r2, #1
   6738c:	orr	r3, r3, r2
   67390:	str	r3, [r1, #4]
   67394:	strh	r0, [r1, #36]	; 0x24
   67398:	movw	r2, #259	; 0x103
   6739c:	mov	r0, r9
   673a0:	bl	237e4 <fputs@plt+0x126f4>
   673a4:	mov	r2, r0
   673a8:	mov	r6, r0
   673ac:	ldr	r0, [sp, #40]	; 0x28
   673b0:	mov	r1, r9
   673b4:	bl	65bd0 <fputs@plt+0x54ae0>
   673b8:	ldr	r2, [r9, #20]
   673bc:	cmp	fp, #0
   673c0:	ldr	r3, [sp, #60]	; 0x3c
   673c4:	add	r4, r2, r3
   673c8:	beq	668e8 <fputs@plt+0x557f8>
   673cc:	ldrsh	r1, [r4, #16]
   673d0:	add	r5, r5, r5, lsl #1
   673d4:	add	r6, r6, r6, lsl #1
   673d8:	ldr	r0, [sp, #72]	; 0x48
   673dc:	add	r3, r2, r5, lsl #4
   673e0:	add	r2, r2, r6, lsl #4
   673e4:	str	r0, [r3, #4]
   673e8:	strh	r1, [r3, #16]
   673ec:	ldrb	r3, [r4, #22]
   673f0:	ldrsh	r1, [r4, #16]
   673f4:	str	r0, [r2, #4]
   673f8:	add	r3, r3, #2
   673fc:	strh	r1, [r2, #16]
   67400:	strb	r3, [r4, #22]
   67404:	b	668e8 <fputs@plt+0x557f8>
   67408:	ldr	r3, [sp, #24]
   6740c:	ldrb	r3, [r3, #69]	; 0x45
   67410:	cmp	r3, #0
   67414:	beq	67474 <fputs@plt+0x56384>
   67418:	ldr	r4, [pc, #-1288]	; 66f18 <fputs@plt+0x55e28>
   6741c:	add	r4, pc, r4
   67420:	b	672a8 <fputs@plt+0x561b8>
   67424:	ldr	r4, [r6, #8]
   67428:	cmp	r4, #0
   6742c:	beq	674ac <fputs@plt+0x563bc>
   67430:	mov	r0, r4
   67434:	bl	10f34 <strlen@plt>
   67438:	bic	r3, r0, #-1073741824	; 0xc0000000
   6743c:	sub	r3, r3, #1
   67440:	ldrb	r1, [r4, r3]
   67444:	add	r2, r4, r3
   67448:	cmp	r1, #64	; 0x40
   6744c:	ldr	r3, [pc, #-1336]	; 66f1c <fputs@plt+0x55e2c>
   67450:	moveq	fp, #0
   67454:	ldr	r4, [pc, #-1340]	; 66f20 <fputs@plt+0x55e30>
   67458:	add	r3, pc, r3
   6745c:	add	r3, r3, r1
   67460:	ldrb	r3, [r3, #336]	; 0x150
   67464:	add	r4, pc, r4
   67468:	add	r3, r3, #1
   6746c:	strb	r3, [r2]
   67470:	b	672a8 <fputs@plt+0x561b8>
   67474:	ldr	r4, [r6, #8]
   67478:	cmp	r4, #0
   6747c:	beq	674b8 <fputs@plt+0x563c8>
   67480:	mov	r0, r4
   67484:	bl	10f34 <strlen@plt>
   67488:	bic	r3, r0, #-1073741824	; 0xc0000000
   6748c:	sub	r3, r3, #1
   67490:	add	r2, r4, r3
   67494:	ldrb	r3, [r4, r3]
   67498:	add	r3, r3, #1
   6749c:	ldr	r4, [pc, #-1408]	; 66f24 <fputs@plt+0x55e34>
   674a0:	strb	r3, [r2]
   674a4:	add	r4, pc, r4
   674a8:	b	672a8 <fputs@plt+0x561b8>
   674ac:	ldrb	r1, [r4, #-1]
   674b0:	mvn	r2, #0
   674b4:	b	67448 <fputs@plt+0x56358>
   674b8:	mvn	r2, #0
   674bc:	ldrb	r3, [r2]
   674c0:	b	67498 <fputs@plt+0x563a8>
   674c4:	ldr	r3, [sp, #36]	; 0x24
   674c8:	ldrsh	r6, [r5, #32]
   674cc:	ldr	r3, [r3, #480]	; 0x1e0
   674d0:	cmp	r3, #0
   674d4:	beq	674f8 <fputs@plt+0x56408>
   674d8:	mvn	r1, #39	; 0x27
   674dc:	mov	r2, #40	; 0x28
   674e0:	ldr	r0, [r3, #60]	; 0x3c
   674e4:	smlabb	r2, r6, r2, r1
   674e8:	add	r1, r0, r2
   674ec:	ldrh	r2, [r1, #8]
   674f0:	tst	r2, #1
   674f4:	beq	675b8 <fputs@plt+0x564c8>
   674f8:	ldr	r3, [sp, #36]	; 0x24
   674fc:	cmp	r6, #32
   67500:	ldr	r3, [r3, #8]
   67504:	ble	676b4 <fputs@plt+0x565c4>
   67508:	mvn	r2, #0
   6750c:	mov	r8, #0
   67510:	str	r2, [r3, #188]	; 0xbc
   67514:	b	6697c <fputs@plt+0x5588c>
   67518:	ldr	r3, [sp, #28]
   6751c:	ldr	r8, [r3, #20]
   67520:	b	66f70 <fputs@plt+0x55e80>
   67524:	cmp	r0, r1
   67528:	bne	670c8 <fputs@plt+0x55fd8>
   6752c:	b	67018 <fputs@plt+0x55f28>
   67530:	ldr	r1, [r5, #12]
   67534:	b	65f08 <fputs@plt+0x54e18>
   67538:	cmp	r0, r1
   6753c:	bne	670c8 <fputs@plt+0x55fd8>
   67540:	b	6703c <fputs@plt+0x55f4c>
   67544:	cmp	r2, #0
   67548:	bne	677e4 <fputs@plt+0x566f4>
   6754c:	ands	ip, ip, #2
   67550:	beq	677bc <fputs@plt+0x566cc>
   67554:	mov	r6, r2
   67558:	mov	r4, #0
   6755c:	mov	r5, #0
   67560:	mov	r3, r2
   67564:	mov	r1, r2
   67568:	b	6682c <fputs@plt+0x5573c>
   6756c:	ldr	r3, [sp, #28]
   67570:	mov	r2, #0
   67574:	ldr	r9, [sp, #52]	; 0x34
   67578:	ldr	r4, [sp, #56]	; 0x38
   6757c:	add	r1, r3, #416	; 0x1a0
   67580:	mov	r3, #0
   67584:	ldr	sl, [sp, #76]	; 0x4c
   67588:	strd	r2, [r1, #-8]
   6758c:	strh	lr, [r4, #18]
   67590:	b	667a8 <fputs@plt+0x556b8>
   67594:	mov	r1, sl
   67598:	mov	r2, r3
   6759c:	bl	250c4 <fputs@plt+0x13fd4>
   675a0:	cmp	r0, #0
   675a4:	beq	670bc <fputs@plt+0x55fcc>
   675a8:	cmp	r4, #2
   675ac:	moveq	r3, #79	; 0x4f
   675b0:	bne	6707c <fputs@plt+0x55f8c>
   675b4:	b	67098 <fputs@plt+0x55fa8>
   675b8:	ldr	r3, [r3]
   675bc:	mov	r2, #40	; 0x28
   675c0:	str	r1, [sp, #76]	; 0x4c
   675c4:	mov	r1, r3
   675c8:	mov	r3, #0
   675cc:	mov	r0, r1
   675d0:	str	r1, [sp, #64]	; 0x40
   675d4:	bl	2416c <fputs@plt+0x1307c>
   675d8:	subs	r8, r0, #0
   675dc:	beq	674f8 <fputs@plt+0x56408>
   675e0:	ldr	r2, [sp, #64]	; 0x40
   675e4:	mov	r3, #1
   675e8:	strh	r3, [r8, #8]
   675ec:	ldr	r1, [sp, #76]	; 0x4c
   675f0:	str	r2, [r8, #32]
   675f4:	bl	2e084 <fputs@plt+0x1cf94>
   675f8:	mov	r0, r8
   675fc:	bl	29efc <fputs@plt+0x18e0c>
   67600:	cmp	r0, #3
   67604:	mov	r3, #1
   67608:	beq	6781c <fputs@plt+0x5672c>
   6760c:	ldr	r2, [sp, #36]	; 0x24
   67610:	cmp	r6, #32
   67614:	mvngt	r3, #0
   67618:	ldr	r2, [r2, #8]
   6761c:	strgt	r3, [r2, #188]	; 0xbc
   67620:	bgt	6697c <fputs@plt+0x5588c>
   67624:	ldr	r1, [r2, #188]	; 0xbc
   67628:	sub	r6, r6, #1
   6762c:	orr	r3, r1, r3, lsl r6
   67630:	str	r3, [r2, #188]	; 0xbc
   67634:	b	6697c <fputs@plt+0x5588c>
   67638:	mov	r2, #0
   6763c:	b	66bf0 <fputs@plt+0x55b00>
   67640:	ldr	fp, [sp, #24]
   67644:	add	r6, r6, #48	; 0x30
   67648:	mov	r8, r1
   6764c:	ldrh	r3, [r6, #-28]	; 0xffffffe4
   67650:	tst	r3, #64	; 0x40
   67654:	beq	67690 <fputs@plt+0x565a0>
   67658:	ldr	r1, [r6, #-48]	; 0xffffffd0
   6765c:	mov	r3, #0
   67660:	mov	r0, fp
   67664:	mov	r2, r3
   67668:	ldr	r1, [r1, #16]
   6766c:	bl	250c4 <fputs@plt+0x13fd4>
   67670:	ldr	r3, [r5]
   67674:	mov	r1, r8
   67678:	mov	r2, r0
   6767c:	ldr	r0, [r3]
   67680:	bl	30ab8 <fputs@plt+0x1f9c8>
   67684:	ldr	r3, [r6, #-48]	; 0xffffffd0
   67688:	mov	r8, r0
   6768c:	ldr	r1, [r3, #12]
   67690:	sub	r7, r7, #1
   67694:	add	r6, r6, #48	; 0x30
   67698:	cmn	r7, #1
   6769c:	bne	6764c <fputs@plt+0x5655c>
   676a0:	b	666f8 <fputs@plt+0x55608>
   676a4:	mov	r1, r8
   676a8:	ldr	r0, [sp, #24]
   676ac:	bl	222ec <fputs@plt+0x111fc>
   676b0:	b	667a0 <fputs@plt+0x556b0>
   676b4:	ldr	r2, [r3, #188]	; 0xbc
   676b8:	sub	r6, r6, #1
   676bc:	mov	r1, #1
   676c0:	mov	r8, #0
   676c4:	orr	r2, r2, r1, lsl r6
   676c8:	str	r2, [r3, #188]	; 0xbc
   676cc:	b	6697c <fputs@plt+0x5588c>
   676d0:	ldrsh	r2, [r5, #32]
   676d4:	ldr	r3, [sp, #36]	; 0x24
   676d8:	cmp	r2, #32
   676dc:	ldr	r6, [r3, #8]
   676e0:	mvngt	r3, #0
   676e4:	bgt	676f8 <fputs@plt+0x56608>
   676e8:	sub	r2, r2, #1
   676ec:	mov	r1, #1
   676f0:	ldr	r3, [r6, #188]	; 0xbc
   676f4:	orr	r3, r3, r1, lsl r2
   676f8:	cmp	fp, #0
   676fc:	str	r3, [r6, #188]	; 0xbc
   67700:	beq	671e8 <fputs@plt+0x560f8>
   67704:	ldr	r3, [r5, #8]
   67708:	ldrb	r3, [r3, #1]
   6770c:	cmp	r3, #0
   67710:	beq	671e8 <fputs@plt+0x560f8>
   67714:	ldr	r3, [sp, #36]	; 0x24
   67718:	ldrb	r3, [r3, #19]
   6771c:	cmp	r3, #0
   67720:	beq	677fc <fputs@plt+0x5670c>
   67724:	ldr	r1, [sp, #36]	; 0x24
   67728:	sub	r3, r3, #1
   6772c:	uxtb	r3, r3
   67730:	add	r2, r1, r3, lsl #2
   67734:	strb	r3, [r1, #19]
   67738:	ldr	r3, [r2, #28]
   6773c:	str	r3, [sp, #28]
   67740:	mov	r1, r5
   67744:	ldr	r2, [sp, #28]
   67748:	ldr	r0, [sp, #36]	; 0x24
   6774c:	bl	6122c <fputs@plt+0x5013c>
   67750:	ldr	r3, [r6]
   67754:	ldrb	r3, [r3, #69]	; 0x45
   67758:	cmp	r3, #0
   6775c:	bne	677ec <fputs@plt+0x566fc>
   67760:	ldr	r2, [r6, #4]
   67764:	mov	r1, #20
   67768:	ldr	r3, [r6, #32]
   6776c:	sub	r3, r3, #1
   67770:	mla	r3, r1, r3, r2
   67774:	ldr	r1, [sp, #28]
   67778:	mov	r2, #0
   6777c:	str	r2, [r3, #12]
   67780:	cmp	r1, r2
   67784:	beq	671e8 <fputs@plt+0x560f8>
   67788:	ldr	r0, [sp, #36]	; 0x24
   6778c:	bl	1c6d0 <fputs@plt+0xb5e0>
   67790:	b	671e8 <fputs@plt+0x560f8>
   67794:	ldrb	r3, [r2, r1]
   67798:	cmp	r3, #255	; 0xff
   6779c:	beq	6697c <fputs@plt+0x5588c>
   677a0:	add	r1, r2, r1
   677a4:	ldrb	r3, [r1, #2]
   677a8:	clz	fp, r3
   677ac:	lsr	fp, fp, #5
   677b0:	b	671bc <fputs@plt+0x560cc>
   677b4:	ldr	fp, [sp, #52]	; 0x34
   677b8:	b	671a4 <fputs@plt+0x560b4>
   677bc:	ldr	r3, [sp, #28]
   677c0:	mov	r0, #0
   677c4:	mov	r1, #0
   677c8:	ldr	r9, [sp, #52]	; 0x34
   677cc:	ldr	r4, [sp, #56]	; 0x38
   677d0:	add	r3, r3, #416	; 0x1a0
   677d4:	ldr	sl, [sp, #76]	; 0x4c
   677d8:	strd	r0, [r3, #-8]
   677dc:	strh	ip, [r4, #18]
   677e0:	b	667a8 <fputs@plt+0x556b8>
   677e4:	mov	r1, r3
   677e8:	b	6680c <fputs@plt+0x5571c>
   677ec:	ldr	r3, [pc, #-2252]	; 66f28 <fputs@plt+0x55e38>
   677f0:	add	r3, pc, r3
   677f4:	add	r3, r3, #4
   677f8:	b	67774 <fputs@plt+0x56684>
   677fc:	ldr	r2, [sp, #36]	; 0x24
   67800:	ldr	r3, [r2, #76]	; 0x4c
   67804:	add	r3, r3, #1
   67808:	str	r3, [sp, #28]
   6780c:	str	r3, [r2, #76]	; 0x4c
   67810:	b	67740 <fputs@plt+0x56650>
   67814:	strh	r6, [r4, #18]
   67818:	b	66d50 <fputs@plt+0x55c60>
   6781c:	mov	r0, r8
   67820:	bl	32e54 <fputs@plt+0x21d64>
   67824:	ldr	r3, [sp, #36]	; 0x24
   67828:	cmp	r6, #32
   6782c:	mov	r2, r0
   67830:	ldr	r1, [r3, #8]
   67834:	mov	r3, #1
   67838:	mvngt	r3, #0
   6783c:	strgt	r3, [r1, #188]	; 0xbc
   67840:	bgt	67138 <fputs@plt+0x56048>
   67844:	ldr	r0, [r1, #188]	; 0xbc
   67848:	sub	r6, r6, #1
   6784c:	orr	r6, r0, r3, lsl r6
   67850:	str	r6, [r1, #188]	; 0xbc
   67854:	b	67138 <fputs@plt+0x56048>
   67858:	mov	r3, #0
   6785c:	ldrb	r3, [r3]
   67860:	udf	#0
   67864:	ldrb	r3, [r0]
   67868:	udf	#0
   6786c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   67870:	mov	ip, #0
   67874:	cmp	r3, #0
   67878:	strd	r6, [sp, #8]
   6787c:	mov	r6, r2
   67880:	ldr	r2, [r0]
   67884:	strd	r8, [sp, #16]
   67888:	strd	sl, [sp, #24]
   6788c:	str	lr, [sp, #32]
   67890:	sub	sp, sp, #212	; 0xd4
   67894:	ldrh	r4, [sp, #252]	; 0xfc
   67898:	add	lr, sp, #188	; 0xbc
   6789c:	strd	r0, [sp, #16]
   678a0:	str	r2, [sp, #80]	; 0x50
   678a4:	ldr	r2, [r0, #8]
   678a8:	str	r3, [sp, #44]	; 0x2c
   678ac:	str	lr, [sp, #64]	; 0x40
   678b0:	str	r4, [sp, #84]	; 0x54
   678b4:	str	r2, [sp, #96]	; 0x60
   678b8:	str	ip, [sp, #188]	; 0xbc
   678bc:	str	ip, [sp, #192]	; 0xc0
   678c0:	str	ip, [sp, #196]	; 0xc4
   678c4:	str	ip, [sp, #200]	; 0xc8
   678c8:	str	ip, [sp, #204]	; 0xcc
   678cc:	beq	678e8 <fputs@plt+0x567f8>
   678d0:	mov	r2, r3
   678d4:	ldr	r3, [r3]
   678d8:	cmp	r3, #64	; 0x40
   678dc:	movlt	r3, r2
   678e0:	movge	r3, ip
   678e4:	str	r3, [sp, #44]	; 0x2c
   678e8:	ldr	r2, [sp, #44]	; 0x2c
   678ec:	ldr	r3, [sp, #80]	; 0x50
   678f0:	str	r2, [sp, #196]	; 0xc4
   678f4:	ldrh	r3, [r3, #64]	; 0x40
   678f8:	tst	r3, #32
   678fc:	beq	67910 <fputs@plt+0x56820>
   67900:	ldr	r3, [sp, #84]	; 0x54
   67904:	bic	r3, r3, #1024	; 0x400
   67908:	uxth	r3, r3
   6790c:	str	r3, [sp, #84]	; 0x54
   67910:	ldr	r3, [sp, #20]
   67914:	ldr	r3, [r3]
   67918:	cmp	r3, #64	; 0x40
   6791c:	str	r3, [sp, #76]	; 0x4c
   67920:	bgt	6948c <fputs@plt+0x5839c>
   67924:	ldr	r3, [sp, #84]	; 0x54
   67928:	ands	r3, r3, #64	; 0x40
   6792c:	str	r3, [sp, #100]	; 0x64
   67930:	beq	67dac <fputs@plt+0x56cbc>
   67934:	mov	r3, #1
   67938:	mov	r2, #888	; 0x378
   6793c:	mov	r5, #816	; 0x330
   67940:	str	r3, [sp, #76]	; 0x4c
   67944:	ldr	r4, [sp, #80]	; 0x50
   67948:	mov	r3, #0
   6794c:	mov	r0, r4
   67950:	bl	2416c <fputs@plt+0x1307c>
   67954:	ldrb	r4, [r4, #69]	; 0x45
   67958:	str	r0, [sp, #32]
   6795c:	cmp	r4, #0
   67960:	bne	69298 <fputs@plt+0x581a8>
   67964:	mvn	r3, #0
   67968:	ldr	r9, [sp, #16]
   6796c:	ldr	r2, [sp, #20]
   67970:	ldr	r7, [sp, #32]
   67974:	add	r8, r7, #328	; 0x148
   67978:	str	r9, [r7]
   6797c:	add	r5, r7, r5
   67980:	str	r2, [r7, #4]
   67984:	ldr	r2, [sp, #44]	; 0x2c
   67988:	str	r3, [r7, #60]	; 0x3c
   6798c:	str	r3, [r7, #64]	; 0x40
   67990:	ldr	r3, [sp, #96]	; 0x60
   67994:	str	r8, [sp, #40]	; 0x28
   67998:	str	r2, [r7, #8]
   6799c:	ldr	r2, [sp, #248]	; 0xf8
   679a0:	str	r2, [r7, #12]
   679a4:	ldr	r2, [sp, #76]	; 0x4c
   679a8:	strb	r2, [r7, #43]	; 0x2b
   679ac:	ldr	r0, [r3, #24]
   679b0:	bl	2e338 <fputs@plt+0x1d248>
   679b4:	ldr	r2, [sp, #256]	; 0x100
   679b8:	add	ip, r5, #56	; 0x38
   679bc:	mov	lr, #3
   679c0:	mov	r1, r6
   679c4:	str	r7, [sp, #188]	; 0xbc
   679c8:	ldr	r3, [r9, #428]	; 0x1ac
   679cc:	str	r8, [sp, #192]	; 0xc0
   679d0:	str	r5, [sp, #200]	; 0xc8
   679d4:	strh	r2, [r7, #34]	; 0x22
   679d8:	ldr	r2, [sp, #84]	; 0x54
   679dc:	str	r0, [r7, #48]	; 0x30
   679e0:	str	r3, [r7, #56]	; 0x38
   679e4:	add	r3, r7, #352	; 0x160
   679e8:	strh	r2, [r7, #36]	; 0x24
   679ec:	mov	r2, #8
   679f0:	str	r0, [r7, #52]	; 0x34
   679f4:	mov	r0, r8
   679f8:	str	r4, [r5, #36]	; 0x24
   679fc:	strh	r4, [r5, #40]	; 0x28
   67a00:	strh	lr, [r5, #44]	; 0x2c
   67a04:	str	ip, [r5, #48]	; 0x30
   67a08:	str	r4, [r7, #68]	; 0x44
   67a0c:	str	r7, [r7, #328]	; 0x148
   67a10:	str	r4, [r7, #332]	; 0x14c
   67a14:	str	r4, [r7, #340]	; 0x154
   67a18:	str	r2, [r7, #344]	; 0x158
   67a1c:	mov	r2, #72	; 0x48
   67a20:	str	r3, [r7, #348]	; 0x15c
   67a24:	bl	239dc <fputs@plt+0x128ec>
   67a28:	ldr	r3, [sp, #192]	; 0xc0
   67a2c:	ldr	r2, [r3, #12]
   67a30:	cmp	r2, #0
   67a34:	ble	67ab4 <fputs@plt+0x569c4>
   67a38:	ldr	r8, [sp, #16]
   67a3c:	mov	r5, r4
   67a40:	ldr	r7, [sp, #32]
   67a44:	ldr	r6, [sp, #76]	; 0x4c
   67a48:	cmp	r6, #0
   67a4c:	beq	67a70 <fputs@plt+0x56980>
   67a50:	ldr	r3, [r3, #20]
   67a54:	mov	r2, #0
   67a58:	mov	r1, #2
   67a5c:	ldr	r0, [r3, r4]
   67a60:	bl	218a8 <fputs@plt+0x107b8>
   67a64:	cmp	r0, #0
   67a68:	ldr	r3, [sp, #192]	; 0xc0
   67a6c:	beq	67aa0 <fputs@plt+0x569b0>
   67a70:	ldr	r1, [r3, #20]
   67a74:	mov	r0, r8
   67a78:	mov	r3, #16
   67a7c:	ldr	r2, [r7, #52]	; 0x34
   67a80:	ldr	r1, [r1, r4]
   67a84:	bl	64df0 <fputs@plt+0x53d00>
   67a88:	ldr	r3, [sp, #192]	; 0xc0
   67a8c:	ldr	r2, [r3, #20]
   67a90:	add	r2, r2, r4
   67a94:	ldrh	r1, [r2, #20]
   67a98:	orr	r1, r1, #4
   67a9c:	strh	r1, [r2, #20]
   67aa0:	ldr	r2, [r3, #12]
   67aa4:	add	r5, r5, #1
   67aa8:	add	r4, r4, #48	; 0x30
   67aac:	cmp	r2, r5
   67ab0:	bgt	67a48 <fputs@plt+0x56958>
   67ab4:	ldr	r3, [sp, #76]	; 0x4c
   67ab8:	cmp	r3, #0
   67abc:	bne	67ae4 <fputs@plt+0x569f4>
   67ac0:	ldr	r3, [sp, #44]	; 0x2c
   67ac4:	cmp	r3, #0
   67ac8:	beq	67ad8 <fputs@plt+0x569e8>
   67acc:	ldr	r3, [r3]
   67ad0:	ldr	r2, [sp, #32]
   67ad4:	strb	r3, [r2, #38]	; 0x26
   67ad8:	ldr	r3, [sp, #84]	; 0x54
   67adc:	tst	r3, #1024	; 0x400
   67ae0:	bne	68844 <fputs@plt+0x57754>
   67ae4:	ldr	r3, [sp, #20]
   67ae8:	ldr	r0, [r3]
   67aec:	cmp	r0, #0
   67af0:	ble	67bd8 <fputs@plt+0x56ae8>
   67af4:	ldr	r3, [pc, #3560]	; 688e4 <fputs@plt+0x577f4>
   67af8:	mov	r8, #0
   67afc:	ldr	r7, [sp, #20]
   67b00:	ldr	fp, [sp, #32]
   67b04:	add	r3, pc, r3
   67b08:	str	r3, [sp, #48]	; 0x30
   67b0c:	ldr	ip, [sp, #20]
   67b10:	add	r3, r8, r8, lsl #3
   67b14:	ldr	r2, [fp, #68]	; 0x44
   67b18:	ldr	r1, [r7, #52]	; 0x34
   67b1c:	add	r3, ip, r3, lsl #3
   67b20:	add	ip, fp, r2, lsl #2
   67b24:	add	r2, r2, #1
   67b28:	str	r2, [fp, #68]	; 0x44
   67b2c:	str	r1, [ip, #72]	; 0x48
   67b30:	ldrb	r3, [r3, #45]	; 0x2d
   67b34:	tst	r3, #4
   67b38:	beq	67bc8 <fputs@plt+0x56ad8>
   67b3c:	ldr	r9, [r7, #72]	; 0x48
   67b40:	cmp	r9, #0
   67b44:	beq	67bc8 <fputs@plt+0x56ad8>
   67b48:	ldr	r3, [r9]
   67b4c:	cmp	r3, #0
   67b50:	ble	67bc8 <fputs@plt+0x56ad8>
   67b54:	ldr	sl, [r7, #24]
   67b58:	mov	r4, #0
   67b5c:	mov	r5, r4
   67b60:	str	r8, [sp, #36]	; 0x24
   67b64:	mov	r8, r9
   67b68:	ldrsh	r2, [sl, #34]	; 0x22
   67b6c:	cmp	r4, r2
   67b70:	bge	67ba8 <fputs@plt+0x56ab8>
   67b74:	ldr	r3, [sl, #4]
   67b78:	add	r1, r3, r4, lsl #4
   67b7c:	ldrb	r1, [r1, #15]
   67b80:	tst	r1, #2
   67b84:	bne	67dc8 <fputs@plt+0x56cd8>
   67b88:	add	r3, r3, #15
   67b8c:	b	67b9c <fputs@plt+0x56aac>
   67b90:	ldrb	r1, [r3, r4, lsl #4]
   67b94:	tst	r1, #2
   67b98:	bne	67dc8 <fputs@plt+0x56cd8>
   67b9c:	add	r4, r4, #1
   67ba0:	cmp	r4, r2
   67ba4:	bne	67b90 <fputs@plt+0x56aa0>
   67ba8:	mov	r3, r5
   67bac:	ldr	r2, [sl]
   67bb0:	ldr	r0, [sp, #16]
   67bb4:	ldr	r8, [sp, #36]	; 0x24
   67bb8:	ldr	r1, [sp, #48]	; 0x30
   67bbc:	bl	3aac4 <fputs@plt+0x299d4>
   67bc0:	ldr	r3, [sp, #20]
   67bc4:	ldr	r0, [r3]
   67bc8:	add	r8, r8, #1
   67bcc:	add	r7, r7, #72	; 0x48
   67bd0:	cmp	r0, r8
   67bd4:	bgt	67b0c <fputs@plt+0x56a1c>
   67bd8:	ldr	r3, [sp, #32]
   67bdc:	ldr	r4, [r3, #340]	; 0x154
   67be0:	subs	r4, r4, #1
   67be4:	bmi	67c0c <fputs@plt+0x56b1c>
   67be8:	ldr	r6, [sp, #20]
   67bec:	ldr	r5, [sp, #40]	; 0x28
   67bf0:	mov	r2, r4
   67bf4:	mov	r1, r5
   67bf8:	sub	r4, r4, #1
   67bfc:	mov	r0, r6
   67c00:	bl	65bd0 <fputs@plt+0x54ae0>
   67c04:	cmn	r4, #1
   67c08:	bne	67bf0 <fputs@plt+0x56b00>
   67c0c:	ldr	r3, [sp, #80]	; 0x50
   67c10:	ldrb	fp, [r3, #69]	; 0x45
   67c14:	cmp	fp, #0
   67c18:	bne	67d6c <fputs@plt+0x56c7c>
   67c1c:	ldr	r3, [sp, #84]	; 0x54
   67c20:	ands	r3, r3, #1024	; 0x400
   67c24:	str	r3, [sp, #128]	; 0x80
   67c28:	bne	6866c <fputs@plt+0x5757c>
   67c2c:	ldr	r3, [sp, #76]	; 0x4c
   67c30:	ldr	r9, [sp, #188]	; 0xbc
   67c34:	ldr	r6, [sp, #200]	; 0xc8
   67c38:	cmp	r3, #1
   67c3c:	ldr	r4, [r9, #4]
   67c40:	beq	68550 <fputs@plt+0x57460>
   67c44:	mov	r0, #72	; 0x48
   67c48:	mov	r3, #0
   67c4c:	ldrb	r8, [r9, #43]	; 0x2b
   67c50:	add	r7, r4, #8
   67c54:	add	r2, r6, #56	; 0x38
   67c58:	mov	r1, #3
   67c5c:	ldr	ip, [r9]
   67c60:	mla	r8, r0, r8, r4
   67c64:	ldr	r0, [ip]
   67c68:	add	r8, r8, #8
   67c6c:	str	r3, [r6, #36]	; 0x24
   67c70:	cmp	r8, r7
   67c74:	strh	r3, [r6, #40]	; 0x28
   67c78:	strh	r1, [r6, #44]	; 0x2c
   67c7c:	str	r2, [r6, #48]	; 0x30
   67c80:	str	r0, [sp, #72]	; 0x48
   67c84:	bls	67ed0 <fputs@plt+0x56de0>
   67c88:	mov	sl, #1
   67c8c:	str	r3, [sp, #36]	; 0x24
   67c90:	str	r3, [sp, #40]	; 0x28
   67c94:	str	r3, [sp, #44]	; 0x2c
   67c98:	str	r3, [sp, #48]	; 0x30
   67c9c:	str	r3, [sp, #56]	; 0x38
   67ca0:	ldr	r3, [sp, #44]	; 0x2c
   67ca4:	strb	r3, [r6, #16]
   67ca8:	ldr	r1, [r9, #68]	; 0x44
   67cac:	ldr	r0, [r7, #44]	; 0x2c
   67cb0:	cmp	r1, #0
   67cb4:	ble	67ce8 <fputs@plt+0x56bf8>
   67cb8:	ldr	r3, [r9, #72]	; 0x48
   67cbc:	cmp	r0, r3
   67cc0:	addne	r2, r9, #72	; 0x48
   67cc4:	movne	r3, #0
   67cc8:	bne	67cdc <fputs@plt+0x56bec>
   67ccc:	b	68544 <fputs@plt+0x57454>
   67cd0:	ldr	ip, [r2, #4]!
   67cd4:	cmp	r0, ip
   67cd8:	beq	68448 <fputs@plt+0x57358>
   67cdc:	add	r3, r3, #1
   67ce0:	cmp	r3, r1
   67ce4:	bne	67cd0 <fputs@plt+0x56be0>
   67ce8:	mov	r3, #0
   67cec:	mov	r2, r3
   67cf0:	ldr	r0, [r7, #16]
   67cf4:	str	r3, [r6, #8]
   67cf8:	str	r2, [r6, #12]
   67cfc:	ldrb	r2, [r7, #36]	; 0x24
   67d00:	ldrb	r3, [r0, #42]	; 0x2a
   67d04:	ldr	r0, [sp, #40]	; 0x28
   67d08:	orr	fp, r2, fp
   67d0c:	str	r2, [sp, #68]	; 0x44
   67d10:	ldr	r2, [sp, #36]	; 0x24
   67d14:	and	fp, fp, #10
   67d18:	cmp	fp, #0
   67d1c:	ldr	fp, [sp, #56]	; 0x38
   67d20:	movne	fp, r2
   67d24:	ldr	r2, [sp, #48]	; 0x30
   67d28:	movne	r2, r0
   67d2c:	tst	r3, #16
   67d30:	str	r2, [sp, #48]	; 0x30
   67d34:	str	r2, [sp, #52]	; 0x34
   67d38:	str	fp, [sp, #56]	; 0x38
   67d3c:	bne	68460 <fputs@plt+0x57370>
   67d40:	mov	r2, fp
   67d44:	ldr	r3, [sp, #48]	; 0x30
   67d48:	mov	r4, #0
   67d4c:	mov	r5, #0
   67d50:	ldr	r0, [sp, #64]	; 0x40
   67d54:	bl	41de4 <fputs@plt+0x30cf4>
   67d58:	cmp	r0, #0
   67d5c:	beq	67e6c <fputs@plt+0x56d7c>
   67d60:	mov	r1, r6
   67d64:	ldr	r0, [sp, #72]	; 0x48
   67d68:	bl	1d3ec <fputs@plt+0xc2fc>
   67d6c:	ldr	r1, [sp, #32]
   67d70:	mov	r2, #0
   67d74:	str	r2, [sp, #32]
   67d78:	ldr	r2, [sp, #16]
   67d7c:	ldr	r3, [r1, #56]	; 0x38
   67d80:	ldr	r0, [sp, #80]	; 0x50
   67d84:	str	r3, [r2, #428]	; 0x1ac
   67d88:	bl	226e4 <fputs@plt+0x115f4>
   67d8c:	ldr	r0, [sp, #32]
   67d90:	add	sp, sp, #212	; 0xd4
   67d94:	ldrd	r4, [sp]
   67d98:	ldrd	r6, [sp, #8]
   67d9c:	ldrd	r8, [sp, #16]
   67da0:	ldrd	sl, [sp, #24]
   67da4:	add	sp, sp, #32
   67da8:	pop	{pc}		; (ldr pc, [sp], #4)
   67dac:	ldr	r3, [sp, #76]	; 0x4c
   67db0:	sub	r5, r3, #1
   67db4:	add	r5, r5, r5, lsl #2
   67db8:	lsl	r5, r5, #4
   67dbc:	add	r5, r5, #816	; 0x330
   67dc0:	add	r2, r5, #72	; 0x48
   67dc4:	b	67944 <fputs@plt+0x56854>
   67dc8:	mov	r3, #0
   67dcc:	mov	r1, #152	; 0x98
   67dd0:	ldr	r0, [sp, #16]
   67dd4:	mov	r2, r3
   67dd8:	mov	r9, r4
   67ddc:	str	r3, [sp]
   67de0:	bl	3cb48 <fputs@plt+0x2ba58>
   67de4:	subs	r6, r0, #0
   67de8:	beq	67e5c <fputs@plt+0x56d6c>
   67dec:	ldr	r1, [r8, #4]
   67df0:	add	ip, r5, r5, lsl #2
   67df4:	mov	r3, #0
   67df8:	mov	r2, r3
   67dfc:	add	r5, r5, #1
   67e00:	ldr	r0, [r7, #52]	; 0x34
   67e04:	add	r4, r4, #1
   67e08:	ldr	r1, [r1, ip, lsl #2]
   67e0c:	strh	r9, [r6, #32]
   67e10:	ldr	r9, [sp, #16]
   67e14:	str	r0, [r6, #28]
   67e18:	str	sl, [r6, #44]	; 0x2c
   67e1c:	ldr	r0, [r9]
   67e20:	bl	250c4 <fputs@plt+0x13fd4>
   67e24:	mov	r1, #0
   67e28:	mov	r3, r0
   67e2c:	mov	r2, r6
   67e30:	mov	r0, r9
   67e34:	str	r1, [sp]
   67e38:	mov	r1, #79	; 0x4f
   67e3c:	bl	3cb48 <fputs@plt+0x2ba58>
   67e40:	mov	r1, r0
   67e44:	mov	r2, #1
   67e48:	ldr	r0, [sp, #40]	; 0x28
   67e4c:	bl	237e4 <fputs@plt+0x126f4>
   67e50:	ldr	r3, [r8]
   67e54:	cmp	r5, r3
   67e58:	blt	67b68 <fputs@plt+0x56a78>
   67e5c:	ldr	r3, [sp, #20]
   67e60:	ldr	r8, [sp, #36]	; 0x24
   67e64:	ldr	r0, [r3]
   67e68:	b	67bc8 <fputs@plt+0x56ad8>
   67e6c:	mov	r2, fp
   67e70:	strd	r4, [sp]
   67e74:	ldr	r3, [sp, #52]	; 0x34
   67e78:	ldr	r0, [sp, #64]	; 0x40
   67e7c:	bl	42640 <fputs@plt+0x31550>
   67e80:	ldrd	r2, [r6, #8]
   67e84:	cmp	r0, #0
   67e88:	ldr	r1, [sp, #36]	; 0x24
   67e8c:	orr	r2, r1, r2
   67e90:	str	r2, [sp, #36]	; 0x24
   67e94:	ldr	r2, [sp, #40]	; 0x28
   67e98:	orr	r3, r2, r3
   67e9c:	str	r3, [sp, #40]	; 0x28
   67ea0:	bne	67d60 <fputs@plt+0x56c70>
   67ea4:	ldr	r3, [sp, #72]	; 0x48
   67ea8:	ldrb	r3, [r3, #69]	; 0x45
   67eac:	cmp	r3, #0
   67eb0:	bne	67ed0 <fputs@plt+0x56de0>
   67eb4:	ldr	r3, [sp, #44]	; 0x2c
   67eb8:	add	r7, r7, #72	; 0x48
   67ebc:	cmp	r8, r7
   67ec0:	ldr	fp, [sp, #68]	; 0x44
   67ec4:	add	r3, r3, #1
   67ec8:	str	r3, [sp, #44]	; 0x2c
   67ecc:	bhi	67ca0 <fputs@plt+0x56bb0>
   67ed0:	mov	r1, r6
   67ed4:	ldr	r0, [sp, #72]	; 0x48
   67ed8:	bl	1d3ec <fputs@plt+0xc2fc>
   67edc:	mov	r1, #0
   67ee0:	ldr	r0, [sp, #32]
   67ee4:	bl	43b34 <fputs@plt+0x32a44>
   67ee8:	ldr	r3, [sp, #80]	; 0x50
   67eec:	ldrb	r3, [r3, #69]	; 0x45
   67ef0:	cmp	r3, #0
   67ef4:	bne	67d6c <fputs@plt+0x56c7c>
   67ef8:	ldr	r3, [sp, #32]
   67efc:	ldr	r3, [r3, #8]
   67f00:	cmp	r3, #0
   67f04:	beq	68854 <fputs@plt+0x57764>
   67f08:	ldr	r0, [sp, #32]
   67f0c:	ldrh	r1, [r0, #32]
   67f10:	add	r1, r1, #1
   67f14:	sxth	r1, r1
   67f18:	bl	43b34 <fputs@plt+0x32a44>
   67f1c:	ldr	r3, [sp, #80]	; 0x50
   67f20:	ldrb	r3, [r3, #69]	; 0x45
   67f24:	cmp	r3, #0
   67f28:	bne	67d6c <fputs@plt+0x56c7c>
   67f2c:	ldr	r3, [sp, #32]
   67f30:	ldr	r3, [r3, #8]
   67f34:	cmp	r3, #0
   67f38:	beq	68854 <fputs@plt+0x57764>
   67f3c:	ldr	r3, [sp, #16]
   67f40:	ldr	r3, [r3, #68]	; 0x44
   67f44:	cmp	r3, #0
   67f48:	bne	67d6c <fputs@plt+0x56c7c>
   67f4c:	ldr	r2, [sp, #80]	; 0x50
   67f50:	ldrb	r3, [r2, #69]	; 0x45
   67f54:	cmp	r3, #0
   67f58:	str	r3, [sp, #48]	; 0x30
   67f5c:	bne	67d6c <fputs@plt+0x56c7c>
   67f60:	ldr	r3, [sp, #32]
   67f64:	ldrb	r4, [r3, #43]	; 0x2b
   67f68:	ldr	r3, [sp, #248]	; 0xf8
   67f6c:	cmp	r3, #0
   67f70:	cmpne	r4, #1
   67f74:	bhi	69328 <fputs@plt+0x58238>
   67f78:	ldr	r0, [sp, #32]
   67f7c:	ldr	ip, [sp, #84]	; 0x54
   67f80:	ldr	r2, [r0]
   67f84:	ldrsh	r1, [r0, #32]
   67f88:	tst	ip, #4
   67f8c:	ldr	r3, [r2, #428]	; 0x1ac
   67f90:	add	r3, r3, r1
   67f94:	str	r3, [r2, #428]	; 0x1ac
   67f98:	beq	67fb4 <fputs@plt+0x56ec4>
   67f9c:	ldr	r1, [r0, #800]	; 0x320
   67fa0:	ldr	r3, [r1, #36]	; 0x24
   67fa4:	tst	r3, #4096	; 0x1000
   67fa8:	bne	69570 <fputs@plt+0x58480>
   67fac:	tst	ip, #8192	; 0x2000
   67fb0:	bne	695e8 <fputs@plt+0x584f8>
   67fb4:	ldr	r2, [sp, #32]
   67fb8:	ldr	r3, [sp, #76]	; 0x4c
   67fbc:	add	r4, r2, #736	; 0x2e0
   67fc0:	cmp	r3, #0
   67fc4:	ble	69608 <fputs@plt+0x58518>
   67fc8:	add	fp, r3, r3, lsl #2
   67fcc:	movw	r3, #48576	; 0xbdc0
   67fd0:	movt	r3, #65520	; 0xfff0
   67fd4:	add	fp, r2, fp, lsl #4
   67fd8:	str	r3, [sp, #44]	; 0x2c
   67fdc:	ldr	r3, [sp, #84]	; 0x54
   67fe0:	add	fp, fp, #736	; 0x2e0
   67fe4:	str	fp, [sp, #36]	; 0x24
   67fe8:	ldr	fp, [sp, #80]	; 0x50
   67fec:	and	r3, r3, #16
   67ff0:	str	r3, [sp, #40]	; 0x28
   67ff4:	ldrb	r6, [r4, #44]	; 0x2c
   67ff8:	ldr	r2, [sp, #20]
   67ffc:	lsl	r8, r6, #3
   68000:	add	r3, r8, r6
   68004:	add	r3, r2, r3, lsl #3
   68008:	ldr	r5, [r3, #24]
   6800c:	ldr	r1, [r5, #64]	; 0x40
   68010:	cmp	r1, #0
   68014:	beq	69624 <fputs@plt+0x58534>
   68018:	mov	r0, fp
   6801c:	bl	1cac4 <fputs@plt+0xb9d4>
   68020:	mov	r9, r0
   68024:	ldrb	r2, [r5, #42]	; 0x2a
   68028:	ldr	r7, [r4, #64]	; 0x40
   6802c:	tst	r2, #2
   68030:	ldr	r3, [r7, #36]	; 0x24
   68034:	bne	68044 <fputs@plt+0x56f54>
   68038:	ldr	r1, [r5, #12]
   6803c:	cmp	r1, #0
   68040:	beq	6907c <fputs@plt+0x57f8c>
   68044:	tst	r3, #512	; 0x200
   68048:	beq	68108 <fputs@plt+0x57018>
   6804c:	ldrb	r3, [r5, #42]	; 0x2a
   68050:	ldr	r5, [r7, #28]
   68054:	tst	r3, #32
   68058:	beq	68084 <fputs@plt+0x56f94>
   6805c:	ldrb	r3, [r5, #55]	; 0x37
   68060:	ldr	r2, [sp, #100]	; 0x64
   68064:	and	r1, r3, #3
   68068:	sub	r3, r1, #2
   6806c:	clz	r3, r3
   68070:	cmp	r2, #0
   68074:	lsr	r3, r3, #5
   68078:	moveq	r3, #0
   6807c:	cmp	r3, #0
   68080:	bne	694ac <fputs@plt+0x583bc>
   68084:	ldr	r3, [sp, #32]
   68088:	ldrb	r3, [r3, #40]	; 0x28
   6808c:	cmp	r3, #0
   68090:	bne	691a8 <fputs@plt+0x580b8>
   68094:	ldr	r2, [sp, #100]	; 0x64
   68098:	ldr	r3, [sp, #256]	; 0x100
   6809c:	cmp	r3, #0
   680a0:	cmpne	r2, #0
   680a4:	bne	6927c <fputs@plt+0x5818c>
   680a8:	ldr	r0, [sp, #16]
   680ac:	mov	r1, #54	; 0x36
   680b0:	ldr	r2, [r0, #72]	; 0x48
   680b4:	add	r3, r2, #1
   680b8:	str	r3, [r0, #72]	; 0x48
   680bc:	str	r2, [r4, #8]
   680c0:	ldr	r6, [sp, #96]	; 0x60
   680c4:	ldr	r3, [r5, #44]	; 0x2c
   680c8:	str	r9, [sp]
   680cc:	mov	r0, r6
   680d0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   680d4:	mov	r1, r5
   680d8:	ldr	r0, [sp, #16]
   680dc:	bl	3f930 <fputs@plt+0x2e840>
   680e0:	ldr	r3, [r7, #36]	; 0x24
   680e4:	tst	r3, #15
   680e8:	beq	68108 <fputs@plt+0x57018>
   680ec:	movw	r2, #32770	; 0x8002
   680f0:	tst	r3, r2
   680f4:	bne	68108 <fputs@plt+0x57018>
   680f8:	ldr	r3, [sp, #32]
   680fc:	ldrh	r3, [r3, #36]	; 0x24
   68100:	tst	r3, #1
   68104:	beq	695c8 <fputs@plt+0x584d8>
   68108:	cmp	r9, #0
   6810c:	blt	6811c <fputs@plt+0x5702c>
   68110:	mov	r1, r9
   68114:	ldr	r0, [sp, #16]
   68118:	bl	5db64 <fputs@plt+0x4ca74>
   6811c:	ldr	r3, [sp, #36]	; 0x24
   68120:	add	r4, r4, #80	; 0x50
   68124:	cmp	r4, r3
   68128:	bne	67ff4 <fputs@plt+0x56f04>
   6812c:	ldr	r2, [sp, #32]
   68130:	ldr	r3, [sp, #96]	; 0x60
   68134:	ldr	r3, [r3, #32]
   68138:	str	r3, [r2, #44]	; 0x2c
   6813c:	ldr	r3, [sp, #80]	; 0x50
   68140:	ldrb	r3, [r3, #69]	; 0x45
   68144:	cmp	r3, #0
   68148:	bne	67d6c <fputs@plt+0x56c7c>
   6814c:	ldr	r2, [pc, #1940]	; 688e8 <fputs@plt+0x577f8>
   68150:	mvn	r1, #0
   68154:	str	r3, [sp, #52]	; 0x34
   68158:	ldr	r3, [pc, #1932]	; 688ec <fputs@plt+0x577fc>
   6815c:	str	r1, [sp, #36]	; 0x24
   68160:	ldr	r7, [sp, #32]
   68164:	add	r2, pc, r2
   68168:	add	r2, r2, #3024	; 0xbd0
   6816c:	str	r1, [sp, #40]	; 0x28
   68170:	add	r2, r2, #8
   68174:	add	r3, pc, r3
   68178:	add	r3, r3, #3024	; 0xbd0
   6817c:	str	r2, [sp, #128]	; 0x80
   68180:	add	r3, r3, #8
   68184:	mov	r9, r7
   68188:	str	r3, [sp, #180]	; 0xb4
   6818c:	b	68210 <fputs@plt+0x57120>
   68190:	ldr	r3, [sp, #16]
   68194:	ldrb	r3, [r3, #453]	; 0x1c5
   68198:	cmp	r3, #2
   6819c:	bne	681c0 <fputs@plt+0x570d0>
   681a0:	ldrd	r0, [sp, #48]	; 0x30
   681a4:	add	r3, r9, #800	; 0x320
   681a8:	add	r2, r9, #780	; 0x30c
   681ac:	ldr	ip, [sp, #84]	; 0x54
   681b0:	str	r1, [sp]
   681b4:	stmib	sp, {r0, ip}
   681b8:	ldrd	r0, [sp, #16]
   681bc:	bl	468d4 <fputs@plt+0x357e4>
   681c0:	ldr	r5, [sp, #32]
   681c4:	add	r9, r9, #80	; 0x50
   681c8:	ldr	r3, [sp, #96]	; 0x60
   681cc:	ldr	lr, [sp, #52]	; 0x34
   681d0:	mov	r0, r5
   681d4:	ldr	r2, [sp, #40]	; 0x28
   681d8:	ldr	ip, [r3, #32]
   681dc:	add	r4, lr, #1
   681e0:	mov	r1, lr
   681e4:	ldr	r3, [sp, #36]	; 0x24
   681e8:	str	r4, [sp, #52]	; 0x34
   681ec:	str	ip, [r9, #688]	; 0x2b0
   681f0:	bl	69884 <fputs@plt+0x58794>
   681f4:	ldr	r2, [sp, #76]	; 0x4c
   681f8:	str	r1, [sp, #36]	; 0x24
   681fc:	ldr	r3, [r9, #680]	; 0x2a8
   68200:	str	r0, [sp, #40]	; 0x28
   68204:	cmp	r2, r4
   68208:	str	r3, [r5, #48]	; 0x30
   6820c:	beq	67d8c <fputs@plt+0x56c9c>
   68210:	ldr	r3, [r9, #800]	; 0x320
   68214:	ldrb	r2, [r9, #780]	; 0x30c
   68218:	ldr	r3, [r3, #36]	; 0x24
   6821c:	str	r2, [sp, #48]	; 0x30
   68220:	tst	r3, #16384	; 0x4000
   68224:	beq	68190 <fputs@plt+0x570a0>
   68228:	ldr	r3, [sp, #16]
   6822c:	lsl	r5, r2, #3
   68230:	mov	r6, #72	; 0x48
   68234:	mov	r4, r2
   68238:	ldr	r7, [sp, #20]
   6823c:	str	r5, [sp, #104]	; 0x68
   68240:	mov	r0, r3
   68244:	ldr	r3, [r3, #8]
   68248:	mla	r6, r6, r2, r7
   6824c:	str	r3, [sp, #44]	; 0x2c
   68250:	add	r6, r6, #8
   68254:	bl	2eb60 <fputs@plt+0x1da70>
   68258:	ldr	r2, [sp, #32]
   6825c:	add	r3, r5, r4
   68260:	mov	r5, #0
   68264:	add	r3, r7, r3, lsl #3
   68268:	str	r0, [sp, #144]	; 0x90
   6826c:	ldr	r8, [r9, #800]	; 0x320
   68270:	ldr	sl, [r2, #340]	; 0x154
   68274:	ldr	r4, [r2, #348]	; 0x15c
   68278:	ldr	r2, [r3, #24]
   6827c:	add	sl, sl, sl, lsl #1
   68280:	add	sl, r4, sl, lsl #4
   68284:	cmp	r4, sl
   68288:	str	r2, [sp, #100]	; 0x64
   6828c:	bcs	695b4 <fputs@plt+0x584c4>
   68290:	str	r5, [sp, #56]	; 0x38
   68294:	str	r5, [sp, #64]	; 0x40
   68298:	str	r5, [sp, #68]	; 0x44
   6829c:	str	r5, [sp, #72]	; 0x48
   682a0:	str	r3, [sp, #112]	; 0x70
   682a4:	str	r9, [sp, #132]	; 0x84
   682a8:	ldr	r9, [sp, #40]	; 0x28
   682ac:	b	683cc <fputs@plt+0x572dc>
   682b0:	ldr	r3, [r4, #8]
   682b4:	ldr	r2, [r6, #44]	; 0x2c
   682b8:	cmp	r2, r3
   682bc:	bne	683c0 <fputs@plt+0x572d0>
   682c0:	ldrh	r3, [r4, #18]
   682c4:	tst	r3, #130	; 0x82
   682c8:	beq	683c0 <fputs@plt+0x572d0>
   682cc:	ldrd	r2, [r4, #32]
   682d0:	and	r2, r9, r2
   682d4:	str	r2, [sp, #24]
   682d8:	ldr	r2, [sp, #36]	; 0x24
   682dc:	and	r3, r2, r3
   682e0:	str	r3, [sp, #28]
   682e4:	ldrd	r2, [sp, #24]
   682e8:	orrs	r3, r2, r3
   682ec:	bne	683c0 <fputs@plt+0x572d0>
   682f0:	mov	r0, r4
   682f4:	ldr	r1, [r6, #16]
   682f8:	bl	1d2e8 <fputs@plt+0xc1f8>
   682fc:	cmp	r0, #0
   68300:	beq	683c0 <fputs@plt+0x572d0>
   68304:	ldr	r3, [r4, #12]
   68308:	cmp	r3, #63	; 0x3f
   6830c:	movgt	fp, #0
   68310:	movgt	r7, #-2147483648	; 0x80000000
   68314:	bgt	68330 <fputs@plt+0x57240>
   68318:	mov	r1, #1
   6831c:	sub	r7, r3, #32
   68320:	lsl	r7, r1, r7
   68324:	rsb	r2, r3, #32
   68328:	lsl	fp, r1, r3
   6832c:	orr	r7, r7, r1, lsr r2
   68330:	ldr	r2, [sp, #72]	; 0x48
   68334:	cmp	r2, #0
   68338:	beq	68f7c <fputs@plt+0x57e8c>
   6833c:	ldr	r3, [sp, #64]	; 0x40
   68340:	and	r3, fp, r3
   68344:	str	r3, [sp, #88]	; 0x58
   68348:	ldr	r3, [sp, #56]	; 0x38
   6834c:	and	r3, r7, r3
   68350:	str	r3, [sp, #92]	; 0x5c
   68354:	ldrd	r2, [sp, #88]	; 0x58
   68358:	orrs	r3, r2, r3
   6835c:	bne	68f70 <fputs@plt+0x57e80>
   68360:	ldrh	r2, [r8, #44]	; 0x2c
   68364:	add	r3, r5, #1
   68368:	cmp	r3, r2
   6836c:	ble	68394 <fputs@plt+0x572a4>
   68370:	mov	r2, r3
   68374:	str	r3, [sp, #72]	; 0x48
   68378:	mov	r1, r8
   6837c:	ldr	r3, [sp, #16]
   68380:	ldr	r0, [r3]
   68384:	bl	23a8c <fputs@plt+0x1299c>
   68388:	cmp	r0, #0
   6838c:	ldr	r3, [sp, #72]	; 0x48
   68390:	bne	6961c <fputs@plt+0x5852c>
   68394:	ldr	r1, [sp, #64]	; 0x40
   68398:	ldr	r2, [r8, #48]	; 0x30
   6839c:	orr	r1, fp, r1
   683a0:	str	r1, [sp, #64]	; 0x40
   683a4:	ldr	r1, [sp, #56]	; 0x38
   683a8:	str	r4, [r2, r5, lsl #2]
   683ac:	mov	r5, r3
   683b0:	orr	r1, r7, r1
   683b4:	str	r1, [sp, #56]	; 0x38
   683b8:	mov	r1, #1
   683bc:	str	r1, [sp, #72]	; 0x48
   683c0:	add	r4, r4, #48	; 0x30
   683c4:	cmp	sl, r4
   683c8:	bls	6891c <fputs@plt+0x5782c>
   683cc:	ldrd	r2, [r8]
   683d0:	orrs	r3, r2, r3
   683d4:	bne	682b0 <fputs@plt+0x571c0>
   683d8:	ldrh	r3, [r4, #20]
   683dc:	tst	r3, #2
   683e0:	bne	682b0 <fputs@plt+0x571c0>
   683e4:	ldr	fp, [r4]
   683e8:	ldr	r7, [fp, #4]
   683ec:	ands	r7, r7, #1
   683f0:	bne	682b0 <fputs@plt+0x571c0>
   683f4:	ldr	r3, [sp, #112]	; 0x70
   683f8:	mov	r1, #3
   683fc:	mov	r0, fp
   68400:	ldr	r2, [r3, #52]	; 0x34
   68404:	bl	218a8 <fputs@plt+0x107b8>
   68408:	cmp	r0, #0
   6840c:	beq	682b0 <fputs@plt+0x571c0>
   68410:	ldr	r3, [sp, #16]
   68414:	mov	r2, r7
   68418:	mov	r1, fp
   6841c:	ldr	r3, [r3]
   68420:	mov	r0, r3
   68424:	mov	r3, r7
   68428:	mov	r7, r0
   6842c:	bl	250c4 <fputs@plt+0x13fd4>
   68430:	mov	r2, r0
   68434:	mov	r0, r7
   68438:	ldr	r1, [sp, #68]	; 0x44
   6843c:	bl	234a8 <fputs@plt+0x123b8>
   68440:	str	r0, [sp, #68]	; 0x44
   68444:	b	682b0 <fputs@plt+0x571c0>
   68448:	sub	r2, r3, #32
   6844c:	rsb	r0, r3, #32
   68450:	lsl	r3, sl, r3
   68454:	lsl	r2, sl, r2
   68458:	orr	r2, r2, sl, lsr r0
   6845c:	b	67cf0 <fputs@plt+0x56c00>
   68460:	add	r3, r7, #72	; 0x48
   68464:	mov	r4, #0
   68468:	mov	r5, #0
   6846c:	cmp	r8, r3
   68470:	bls	684e8 <fputs@plt+0x573f8>
   68474:	orrs	r2, r4, r5
   68478:	movne	r0, r3
   6847c:	addne	r3, r3, #72	; 0x48
   68480:	beq	68500 <fputs@plt+0x57410>
   68484:	cmp	r1, #0
   68488:	ldr	r0, [r0, #44]	; 0x2c
   6848c:	ble	6846c <fputs@plt+0x5737c>
   68490:	ldr	r2, [r9, #72]	; 0x48
   68494:	cmp	r0, r2
   68498:	addne	ip, r9, #72	; 0x48
   6849c:	movne	r2, #0
   684a0:	beq	68538 <fputs@plt+0x57448>
   684a4:	add	r2, r2, #1
   684a8:	cmp	r2, r1
   684ac:	beq	6846c <fputs@plt+0x5737c>
   684b0:	ldr	lr, [ip, #4]!
   684b4:	cmp	r0, lr
   684b8:	bne	684a4 <fputs@plt+0x573b4>
   684bc:	sub	r0, r2, #32
   684c0:	rsb	ip, r2, #32
   684c4:	lsl	r2, sl, r2
   684c8:	lsl	r0, sl, r0
   684cc:	orr	r0, r0, sl, lsr ip
   684d0:	orr	r2, r4, r2
   684d4:	orr	r0, r5, r0
   684d8:	cmp	r8, r3
   684dc:	mov	r4, r2
   684e0:	mov	r5, r0
   684e4:	bhi	68474 <fputs@plt+0x57384>
   684e8:	mov	r2, fp
   684ec:	strd	r4, [sp]
   684f0:	ldr	r3, [sp, #52]	; 0x34
   684f4:	ldr	r0, [sp, #64]	; 0x40
   684f8:	bl	3e588 <fputs@plt+0x2d498>
   684fc:	b	67d58 <fputs@plt+0x56c68>
   68500:	ldrb	r0, [r3, #36]	; 0x24
   68504:	add	r2, r3, #72	; 0x48
   68508:	tst	r0, #10
   6850c:	bne	6852c <fputs@plt+0x5743c>
   68510:	cmp	r8, r2
   68514:	mov	r3, r2
   68518:	bls	684e8 <fputs@plt+0x573f8>
   6851c:	ldrb	r0, [r3, #36]	; 0x24
   68520:	add	r2, r3, #72	; 0x48
   68524:	tst	r0, #10
   68528:	beq	68510 <fputs@plt+0x57420>
   6852c:	mov	r0, r3
   68530:	mov	r3, r2
   68534:	b	68484 <fputs@plt+0x57394>
   68538:	mov	r2, #1
   6853c:	mov	r0, #0
   68540:	b	684d0 <fputs@plt+0x573e0>
   68544:	mov	r3, #1
   68548:	mov	r2, #0
   6854c:	b	67cf0 <fputs@plt+0x56c00>
   68550:	ldrh	r3, [r9, #36]	; 0x24
   68554:	tst	r3, #32
   68558:	bne	67c44 <fputs@plt+0x56b54>
   6855c:	ldr	r5, [r4, #24]
   68560:	ldrb	r3, [r5, #42]	; 0x2a
   68564:	tst	r3, #16
   68568:	bne	67c44 <fputs@plt+0x56b54>
   6856c:	ldrb	r3, [r4, #45]	; 0x2d
   68570:	ands	ip, r3, #2
   68574:	bne	67c44 <fputs@plt+0x56b54>
   68578:	ldr	sl, [r4, #52]	; 0x34
   6857c:	mov	r7, #0
   68580:	add	r2, r9, #328	; 0x148
   68584:	mov	r1, #130	; 0x82
   68588:	mov	r0, r2
   6858c:	str	ip, [r6, #36]	; 0x24
   68590:	str	r2, [sp, #36]	; 0x24
   68594:	mvn	r2, #0
   68598:	strh	ip, [r6, #42]	; 0x2a
   6859c:	str	r7, [sp]
   685a0:	str	r7, [sp, #4]
   685a4:	str	r1, [sp, #8]
   685a8:	mov	r1, sl
   685ac:	str	ip, [sp, #12]
   685b0:	bl	414b4 <fputs@plt+0x303c4>
   685b4:	cmp	r0, #0
   685b8:	mov	r3, r7
   685bc:	beq	6962c <fputs@plt+0x5853c>
   685c0:	ldr	r1, [r6, #48]	; 0x30
   685c4:	movw	ip, #4353	; 0x1101
   685c8:	mov	r2, #33	; 0x21
   685cc:	ldr	r3, [sp, #76]	; 0x4c
   685d0:	str	ip, [r6, #36]	; 0x24
   685d4:	str	r0, [r1]
   685d8:	strh	r2, [r6, #20]
   685dc:	strh	r3, [r6, #24]
   685e0:	strh	r3, [r6, #40]	; 0x28
   685e4:	ldr	ip, [r9, #68]	; 0x44
   685e8:	mov	r2, #1
   685ec:	strh	r2, [r6, #22]
   685f0:	str	r6, [r9, #800]	; 0x320
   685f4:	cmp	ip, #0
   685f8:	ble	6862c <fputs@plt+0x5753c>
   685fc:	ldr	r2, [r9, #72]	; 0x48
   68600:	cmp	sl, r2
   68604:	addne	r1, r9, #72	; 0x48
   68608:	movne	r2, #0
   6860c:	bne	68620 <fputs@plt+0x57530>
   68610:	b	6976c <fputs@plt+0x5867c>
   68614:	ldr	r3, [r1, #4]!
   68618:	cmp	sl, r3
   6861c:	beq	69770 <fputs@plt+0x58680>
   68620:	add	r2, r2, #1
   68624:	cmp	r2, ip
   68628:	bne	68614 <fputs@plt+0x57524>
   6862c:	mov	r2, #0
   68630:	mov	r1, r2
   68634:	ldr	r0, [r9, #8]
   68638:	mov	ip, #1
   6863c:	str	r2, [r6, #8]
   68640:	str	r1, [r6, #12]
   68644:	strh	ip, [r9, #32]
   68648:	str	sl, [r9, #740]	; 0x2e4
   6864c:	cmp	r0, #0
   68650:	ldrne	r3, [r0]
   68654:	strbne	r3, [r9, #38]	; 0x26
   68658:	ldrh	r3, [r9, #36]	; 0x24
   6865c:	tst	r3, #1024	; 0x400
   68660:	movne	r3, #1
   68664:	strbne	r3, [r9, #42]	; 0x2a
   68668:	b	67f2c <fputs@plt+0x56e3c>
   6866c:	ldr	r3, [sp, #20]
   68670:	ldr	r3, [r3]
   68674:	cmp	r3, #1
   68678:	bne	6887c <fputs@plt+0x5778c>
   6867c:	ldr	r3, [sp, #248]	; 0xf8
   68680:	ldr	ip, [r3]
   68684:	ldr	r3, [sp, #20]
   68688:	cmp	ip, #0
   6868c:	ldr	lr, [r3, #24]
   68690:	ldr	r4, [r3, #52]	; 0x34
   68694:	ble	686f0 <fputs@plt+0x57600>
   68698:	mov	r0, fp
   6869c:	ldr	r3, [sp, #248]	; 0xf8
   686a0:	ldr	r1, [r3, #4]
   686a4:	ldr	r3, [r1]
   686a8:	b	686c0 <fputs@plt+0x575d0>
   686ac:	tst	r2, #262144	; 0x40000
   686b0:	ldrne	r3, [r3, #20]
   686b4:	ldreq	r3, [r3, #12]
   686b8:	ldrne	r3, [r3, #4]
   686bc:	ldrne	r3, [r3]
   686c0:	cmp	r3, #0
   686c4:	beq	69878 <fputs@plt+0x58788>
   686c8:	ldr	r2, [r3, #4]
   686cc:	tst	r2, #4096	; 0x1000
   686d0:	bne	686ac <fputs@plt+0x575bc>
   686d4:	ldrb	r2, [r3]
   686d8:	cmp	r2, #152	; 0x98
   686dc:	beq	68f9c <fputs@plt+0x57eac>
   686e0:	add	r0, r0, #1
   686e4:	add	r1, r1, #20
   686e8:	cmp	r0, ip
   686ec:	bne	686a4 <fputs@plt+0x575b4>
   686f0:	ldr	r7, [lr, #8]
   686f4:	cmp	r7, #0
   686f8:	beq	6887c <fputs@plt+0x5778c>
   686fc:	ldr	r3, [pc, #492]	; 688f0 <fputs@plt+0x57800>
   68700:	ldr	sl, [sp, #40]	; 0x28
   68704:	str	fp, [sp, #40]	; 0x28
   68708:	ldr	r8, [sp, #248]	; 0xf8
   6870c:	add	r3, pc, r3
   68710:	str	r3, [sp, #48]	; 0x30
   68714:	ldr	r3, [pc, #472]	; 688f4 <fputs@plt+0x57804>
   68718:	add	r3, pc, r3
   6871c:	str	r3, [sp, #52]	; 0x34
   68720:	b	68730 <fputs@plt+0x57640>
   68724:	ldr	r7, [r7, #20]
   68728:	cmp	r7, #0
   6872c:	beq	68878 <fputs@plt+0x57788>
   68730:	ldrb	r3, [r7, #54]	; 0x36
   68734:	cmp	r3, #0
   68738:	beq	68724 <fputs@plt+0x57634>
   6873c:	ldrh	r3, [r7, #50]	; 0x32
   68740:	cmp	r3, #0
   68744:	beq	68830 <fputs@plt+0x57740>
   68748:	mov	r6, #0
   6874c:	mov	r9, #2
   68750:	str	r4, [sp, #36]	; 0x24
   68754:	b	68768 <fputs@plt+0x57678>
   68758:	ldrh	r3, [r7, #50]	; 0x32
   6875c:	add	r6, r6, #1
   68760:	cmp	r6, r3
   68764:	bge	69320 <fputs@plt+0x58230>
   68768:	mvn	r5, #0
   6876c:	mvn	r4, #0
   68770:	ldr	r1, [sp, #36]	; 0x24
   68774:	mov	r2, r6
   68778:	mov	r0, sl
   6877c:	strd	r4, [sp]
   68780:	str	r9, [sp, #8]
   68784:	str	r7, [sp, #12]
   68788:	bl	414b4 <fputs@plt+0x303c4>
   6878c:	subs	r5, r0, #0
   68790:	bne	68758 <fputs@plt+0x57668>
   68794:	ldr	lr, [r8]
   68798:	ldr	r3, [r7, #32]
   6879c:	cmp	lr, #0
   687a0:	ldr	r2, [r3, r6, lsl #2]
   687a4:	ble	68fd8 <fputs@plt+0x57ee8>
   687a8:	mov	r3, r2
   687ac:	lsl	fp, r6, #1
   687b0:	mov	r2, r6
   687b4:	ldr	r4, [sp, #36]	; 0x24
   687b8:	mov	r6, r3
   687bc:	add	r1, r5, r5, lsl #2
   687c0:	ldr	r3, [r8, #4]
   687c4:	ldr	r1, [r3, r1, lsl #2]
   687c8:	cmp	r1, #0
   687cc:	beq	69878 <fputs@plt+0x58788>
   687d0:	ldr	r0, [r1, #4]
   687d4:	mov	r3, r1
   687d8:	tst	r0, #4096	; 0x1000
   687dc:	beq	68808 <fputs@plt+0x57718>
   687e0:	tst	r0, #262144	; 0x40000
   687e4:	ldrne	r3, [r3, #20]
   687e8:	ldreq	r3, [r3, #12]
   687ec:	ldrne	r3, [r3, #4]
   687f0:	ldrne	r3, [r3]
   687f4:	cmp	r3, #0
   687f8:	beq	69878 <fputs@plt+0x58788>
   687fc:	ldr	r0, [r3, #4]
   68800:	tst	r0, #4096	; 0x1000
   68804:	bne	687e0 <fputs@plt+0x576f0>
   68808:	ldrb	r0, [r3]
   6880c:	cmp	r0, #152	; 0x98
   68810:	beq	688a4 <fputs@plt+0x577b4>
   68814:	add	r5, r5, #1
   68818:	cmp	r5, lr
   6881c:	blt	687bc <fputs@plt+0x576cc>
   68820:	ldrh	r3, [r7, #50]	; 0x32
   68824:	mov	r6, r2
   68828:	cmp	r6, r3
   6882c:	bne	68724 <fputs@plt+0x57634>
   68830:	ldr	fp, [sp, #40]	; 0x28
   68834:	mov	r3, #1
   68838:	ldr	r2, [sp, #32]
   6883c:	strb	r3, [r2, #42]	; 0x2a
   68840:	b	67c2c <fputs@plt+0x56b3c>
   68844:	ldr	r2, [sp, #32]
   68848:	mov	r3, #1
   6884c:	strb	r3, [r2, #42]	; 0x2a
   68850:	b	67ae4 <fputs@plt+0x569f4>
   68854:	ldr	r3, [sp, #80]	; 0x50
   68858:	ldr	r3, [r3, #24]
   6885c:	tst	r3, #131072	; 0x20000
   68860:	beq	67f3c <fputs@plt+0x56e4c>
   68864:	ldr	r1, [sp, #32]
   68868:	mvn	r2, #0
   6886c:	mvn	r3, #0
   68870:	strd	r2, [r1, #24]
   68874:	b	67f3c <fputs@plt+0x56e4c>
   68878:	ldr	fp, [sp, #40]	; 0x28
   6887c:	ldr	r3, [sp, #44]	; 0x2c
   68880:	cmp	r3, #0
   68884:	bne	67c2c <fputs@plt+0x56b3c>
   68888:	ldr	r2, [sp, #32]
   6888c:	ldr	r1, [sp, #248]	; 0xf8
   68890:	ldrh	r3, [r2, #36]	; 0x24
   68894:	str	r1, [r2, #8]
   68898:	orr	r3, r3, #512	; 0x200
   6889c:	strh	r3, [r2, #36]	; 0x24
   688a0:	b	67c2c <fputs@plt+0x56b3c>
   688a4:	ldr	r0, [r7, #4]
   688a8:	ldrsh	ip, [r3, #32]
   688ac:	ldrsh	r0, [r0, fp]
   688b0:	cmp	ip, r0
   688b4:	bne	68814 <fputs@plt+0x57724>
   688b8:	ldr	r3, [r3, #28]
   688bc:	cmp	r4, r3
   688c0:	bne	68814 <fputs@plt+0x57724>
   688c4:	ldr	r0, [sp, #16]
   688c8:	str	r2, [sp, #36]	; 0x24
   688cc:	bl	40da0 <fputs@plt+0x2fcb0>
   688d0:	cmp	r0, #0
   688d4:	ldr	r2, [sp, #36]	; 0x24
   688d8:	bne	692b0 <fputs@plt+0x581c0>
   688dc:	ldr	lr, [r8]
   688e0:	b	68814 <fputs@plt+0x57724>
   688e4:	andeq	r2, r3, r8, lsr #17
   688e8:	andeq	sp, r2, r4, lsl #19
   688ec:	andeq	sp, r2, r4, ror r9
   688f0:	ldrdeq	sp, [r2], -ip
   688f4:	ldrdeq	sp, [r2], -r0
   688f8:	andeq	r1, r3, r8, asr r9
   688fc:	andeq	ip, r2, r0, ror #29
   68900:	strdeq	r1, [r3], -r8
   68904:	andeq	sl, r4, ip, lsl #16
   68908:	strdeq	sl, [r4], -r0
   6890c:	andeq	ip, r2, r4, ror r9
   68910:	andeq	sl, r4, r0, asr r6
   68914:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   68918:	ldrdeq	r9, [r4], -ip
   6891c:	ldr	r3, [sp, #56]	; 0x38
   68920:	uxth	r2, r5
   68924:	ldr	r9, [sp, #132]	; 0x84
   68928:	mvn	r4, r3
   6892c:	ldr	r3, [sp, #64]	; 0x40
   68930:	orr	r4, r4, #-2147483648	; 0x80000000
   68934:	mvn	r7, r3
   68938:	ldr	r0, [sp, #20]
   6893c:	ldr	r1, [sp, #48]	; 0x30
   68940:	ldr	r3, [sp, #104]	; 0x68
   68944:	add	r3, r3, r1
   68948:	ldr	r1, [sp, #100]	; 0x64
   6894c:	add	r3, r0, r3, lsl #3
   68950:	ldrsh	ip, [r1, #34]	; 0x22
   68954:	movw	r1, #16961	; 0x4241
   68958:	strh	r2, [r8, #24]
   6895c:	str	r1, [r8, #36]	; 0x24
   68960:	ldrd	r0, [r3, #64]	; 0x40
   68964:	strh	r2, [r8, #40]	; 0x28
   68968:	cmp	ip, #63	; 0x3f
   6896c:	movlt	lr, ip
   68970:	movge	lr, #63	; 0x3f
   68974:	cmp	ip, #0
   68978:	and	r7, r7, r0
   6897c:	and	r4, r4, r1
   68980:	strd	r0, [sp, #56]	; 0x38
   68984:	str	ip, [sp, #64]	; 0x40
   68988:	str	lr, [sp, #148]	; 0x94
   6898c:	ble	689dc <fputs@plt+0x578ec>
   68990:	mov	r3, #0
   68994:	mov	fp, r7
   68998:	str	r6, [sp, #72]	; 0x48
   6899c:	mov	ip, r3
   689a0:	lsr	r2, fp, r3
   689a4:	rsb	r0, r3, #32
   689a8:	sub	r1, r3, #32
   689ac:	mov	r7, ip
   689b0:	add	r3, r3, #1
   689b4:	orr	r2, r2, r4, lsl r0
   689b8:	orr	r2, r2, r4, lsr r1
   689bc:	and	r6, r2, #1
   689c0:	orrs	r2, r6, r7
   689c4:	addne	r5, r5, #1
   689c8:	cmp	lr, r3
   689cc:	bne	689a0 <fputs@plt+0x578b0>
   689d0:	strd	r6, [sp, #136]	; 0x88
   689d4:	mov	r7, fp
   689d8:	ldr	r6, [sp, #72]	; 0x48
   689dc:	ldrd	r2, [sp, #56]	; 0x38
   689e0:	cmp	r2, #0
   689e4:	sbcs	r3, r3, #0
   689e8:	bge	689f8 <fputs@plt+0x57908>
   689ec:	ldr	r3, [sp, #64]	; 0x40
   689f0:	sub	r3, r3, #63	; 0x3f
   689f4:	add	r5, r5, r3
   689f8:	ldr	r1, [sp, #16]
   689fc:	add	r3, r5, #1
   68a00:	mov	r2, r3
   68a04:	add	r3, sp, #184	; 0xb8
   68a08:	str	r2, [sp, #132]	; 0x84
   68a0c:	ldr	r0, [r1]
   68a10:	sxth	r1, r2
   68a14:	mov	r2, #0
   68a18:	bl	24a74 <fputs@plt+0x13984>
   68a1c:	subs	r2, r0, #0
   68a20:	str	r2, [sp, #56]	; 0x38
   68a24:	beq	68f44 <fputs@plt+0x57e54>
   68a28:	ldr	r3, [sp, #32]
   68a2c:	mov	r5, #0
   68a30:	ldr	r1, [sp, #100]	; 0x64
   68a34:	ldr	fp, [r3, #348]	; 0x15c
   68a38:	str	r2, [r8, #28]
   68a3c:	ldr	r3, [pc, #-332]	; 688f8 <fputs@plt+0x57808>
   68a40:	str	r1, [r2, #12]
   68a44:	cmp	sl, fp
   68a48:	add	r3, pc, r3
   68a4c:	str	r3, [r2]
   68a50:	bls	69548 <fputs@plt+0x58458>
   68a54:	str	r5, [sp, #72]	; 0x48
   68a58:	strd	r8, [sp, #168]	; 0xa8
   68a5c:	ldrd	r8, [sp, #152]	; 0x98
   68a60:	str	r4, [sp, #176]	; 0xb0
   68a64:	mov	r4, sl
   68a68:	str	r5, [sp, #112]	; 0x70
   68a6c:	ldr	r2, [fp, #8]
   68a70:	lsl	sl, r5, #1
   68a74:	ldr	r1, [r6, #44]	; 0x2c
   68a78:	cmp	r1, r2
   68a7c:	bne	68b10 <fputs@plt+0x57a20>
   68a80:	ldrh	r2, [fp, #18]
   68a84:	tst	r2, #130	; 0x82
   68a88:	beq	68b10 <fputs@plt+0x57a20>
   68a8c:	ldr	r1, [fp, #32]
   68a90:	ldr	r3, [sp, #40]	; 0x28
   68a94:	ldr	r2, [fp, #36]	; 0x24
   68a98:	and	r8, r3, r1
   68a9c:	ldr	r3, [sp, #36]	; 0x24
   68aa0:	and	r9, r3, r2
   68aa4:	orrs	r3, r8, r9
   68aa8:	bne	68b10 <fputs@plt+0x57a20>
   68aac:	mov	r0, fp
   68ab0:	ldr	r1, [r6, #16]
   68ab4:	bl	1d2e8 <fputs@plt+0xc1f8>
   68ab8:	cmp	r0, #0
   68abc:	beq	68b10 <fputs@plt+0x57a20>
   68ac0:	ldr	ip, [fp, #12]
   68ac4:	cmp	ip, #63	; 0x3f
   68ac8:	bgt	6906c <fputs@plt+0x57f7c>
   68acc:	mov	lr, #1
   68ad0:	sub	r2, ip, #32
   68ad4:	lsl	r2, lr, r2
   68ad8:	rsb	r0, ip, #32
   68adc:	lsl	r3, lr, ip
   68ae0:	orr	r2, r2, lr, lsr r0
   68ae4:	str	r3, [sp, #152]	; 0x98
   68ae8:	ldr	r3, [sp, #72]	; 0x48
   68aec:	ldr	r1, [sp, #152]	; 0x98
   68af0:	and	r3, r3, r1
   68af4:	str	r3, [sp, #120]	; 0x78
   68af8:	ldr	r3, [sp, #112]	; 0x70
   68afc:	and	r3, r2, r3
   68b00:	str	r3, [sp, #124]	; 0x7c
   68b04:	ldrd	r0, [sp, #120]	; 0x78
   68b08:	orrs	r3, r0, r1
   68b0c:	beq	6921c <fputs@plt+0x5812c>
   68b10:	add	fp, fp, #48	; 0x30
   68b14:	cmp	r4, fp
   68b18:	bhi	68a6c <fputs@plt+0x5797c>
   68b1c:	strd	r8, [sp, #152]	; 0x98
   68b20:	lsl	ip, r5, #2
   68b24:	mov	r3, sl
   68b28:	ldrd	r8, [sp, #168]	; 0xa8
   68b2c:	ldr	r4, [sp, #176]	; 0xb0
   68b30:	ldr	r2, [sp, #64]	; 0x40
   68b34:	cmp	r2, #0
   68b38:	ldr	r2, [sp, #56]	; 0x38
   68b3c:	ldr	lr, [r2, #4]
   68b40:	ldr	r1, [r2, #32]
   68b44:	ble	6953c <fputs@plt+0x5844c>
   68b48:	mov	r3, #0
   68b4c:	str	r9, [sp, #112]	; 0x70
   68b50:	ldr	r9, [sp, #148]	; 0x94
   68b54:	str	r3, [sp, #64]	; 0x40
   68b58:	str	r8, [sp, #72]	; 0x48
   68b5c:	lsr	r2, r7, r3
   68b60:	rsb	r0, r3, #32
   68b64:	ldr	fp, [sp, #64]	; 0x40
   68b68:	sub	ip, r3, #32
   68b6c:	lsl	r6, r5, #1
   68b70:	orr	r2, r2, r4, lsl r0
   68b74:	lsl	r8, r5, #2
   68b78:	add	r0, lr, r6
   68b7c:	orr	r2, r2, r4, lsr ip
   68b80:	add	ip, r1, r8
   68b84:	and	sl, r2, #1
   68b88:	orrs	r2, sl, fp
   68b8c:	beq	68bb0 <fputs@plt+0x57ac0>
   68b90:	ldr	r2, [sp, #128]	; 0x80
   68b94:	add	r8, r8, #4
   68b98:	add	r0, r6, #2
   68b9c:	add	r0, lr, r0
   68ba0:	add	ip, r1, r8
   68ba4:	strh	r3, [lr, r6]
   68ba8:	str	r2, [r1, r5, lsl #2]
   68bac:	add	r5, r5, #1
   68bb0:	add	r3, r3, #1
   68bb4:	cmp	r9, r3
   68bb8:	bne	68b5c <fputs@plt+0x57a6c>
   68bbc:	ldr	r8, [sp, #72]	; 0x48
   68bc0:	strd	sl, [sp, #160]	; 0xa0
   68bc4:	ldr	r9, [sp, #112]	; 0x70
   68bc8:	ldr	r2, [sp, #48]	; 0x30
   68bcc:	ldr	r3, [sp, #104]	; 0x68
   68bd0:	add	r3, r3, r2
   68bd4:	ldr	r2, [sp, #20]
   68bd8:	add	r3, r2, r3, lsl #3
   68bdc:	ldrd	r2, [r3, #64]	; 0x40
   68be0:	cmp	r2, #0
   68be4:	sbcs	r3, r3, #0
   68be8:	blt	69150 <fputs@plt+0x58060>
   68bec:	ldr	r7, [sp, #16]
   68bf0:	mvn	r6, #0
   68bf4:	mov	r4, #0
   68bf8:	mov	r1, #56	; 0x38
   68bfc:	ldr	r2, [pc, #-776]	; 688fc <fputs@plt+0x5780c>
   68c00:	ldr	r3, [sp, #132]	; 0x84
   68c04:	ldr	lr, [r7, #72]	; 0x48
   68c08:	add	r2, pc, r2
   68c0c:	strh	r6, [r0]
   68c10:	add	r2, r2, #3024	; 0xbd0
   68c14:	ldr	r0, [sp, #44]	; 0x2c
   68c18:	add	r2, r2, #8
   68c1c:	add	r6, lr, #1
   68c20:	str	r2, [ip]
   68c24:	mov	r2, lr
   68c28:	str	r6, [r7, #72]	; 0x48
   68c2c:	str	lr, [r9, #744]	; 0x2e8
   68c30:	str	r4, [sp]
   68c34:	bl	2e4e0 <fputs@plt+0x1d3f0>
   68c38:	mov	r0, r7
   68c3c:	ldr	r1, [sp, #56]	; 0x38
   68c40:	bl	3f930 <fputs@plt+0x2e840>
   68c44:	ldr	r2, [sp, #32]
   68c48:	ldr	r3, [r7, #108]	; 0x6c
   68c4c:	ldr	r2, [r2, #328]	; 0x148
   68c50:	add	r3, r3, #1
   68c54:	str	r3, [r7, #108]	; 0x6c
   68c58:	ldrb	sl, [r9, #780]	; 0x30c
   68c5c:	ldr	r3, [r2, #4]
   68c60:	lsl	fp, sl, #3
   68c64:	add	r6, fp, sl
   68c68:	str	r3, [sp, #48]	; 0x30
   68c6c:	add	r6, r3, r6, lsl #3
   68c70:	ldrb	r3, [r6, #45]	; 0x2d
   68c74:	ands	r3, r3, #16
   68c78:	beq	68fe4 <fputs@plt+0x57ef4>
   68c7c:	mov	r3, r4
   68c80:	mov	r2, r4
   68c84:	ldr	r7, [r6, #36]	; 0x24
   68c88:	mov	r1, #22
   68c8c:	str	r4, [sp]
   68c90:	ldr	r0, [sp, #44]	; 0x2c
   68c94:	bl	2e4e0 <fputs@plt+0x1d3f0>
   68c98:	ldr	ip, [r6, #32]
   68c9c:	mov	r3, r4
   68ca0:	mov	r1, #16
   68ca4:	mov	r2, r7
   68ca8:	ldr	r6, [sp, #44]	; 0x2c
   68cac:	str	ip, [sp]
   68cb0:	str	r0, [sp, #64]	; 0x40
   68cb4:	mov	r0, r6
   68cb8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   68cbc:	mov	r3, r4
   68cc0:	mov	r0, r6
   68cc4:	str	r4, [sp]
   68cc8:	mov	r2, r7
   68ccc:	mov	r1, #18
   68cd0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   68cd4:	ldr	r6, [sp, #68]	; 0x44
   68cd8:	mov	r4, r0
   68cdc:	cmp	r6, #0
   68ce0:	beq	6900c <fputs@plt+0x57f1c>
   68ce4:	ldr	r3, [sp, #44]	; 0x2c
   68ce8:	ldr	r0, [r3, #24]
   68cec:	bl	2e338 <fputs@plt+0x1d248>
   68cf0:	mov	r2, r0
   68cf4:	mov	r3, #16
   68cf8:	ldr	r0, [sp, #16]
   68cfc:	mov	r1, r6
   68d00:	str	r2, [sp, #72]	; 0x48
   68d04:	bl	64df0 <fputs@plt+0x53d00>
   68d08:	ldr	r3, [r8, #36]	; 0x24
   68d0c:	orr	r3, r3, #131072	; 0x20000
   68d10:	str	r3, [r8, #36]	; 0x24
   68d14:	ldr	r3, [sp, #16]
   68d18:	ldrb	r3, [r3, #19]
   68d1c:	cmp	r3, #0
   68d20:	beq	69024 <fputs@plt+0x57f34>
   68d24:	ldr	r1, [sp, #16]
   68d28:	sub	r3, r3, #1
   68d2c:	uxtb	r3, r3
   68d30:	add	r2, r1, r3, lsl #2
   68d34:	strb	r3, [r1, #19]
   68d38:	ldr	r7, [r2, #28]
   68d3c:	mov	r6, #0
   68d40:	mov	r3, r7
   68d44:	ldr	r0, [sp, #16]
   68d48:	ldr	r1, [sp, #56]	; 0x38
   68d4c:	ldr	r2, [r9, #740]	; 0x2e4
   68d50:	str	r6, [sp]
   68d54:	str	r6, [sp, #4]
   68d58:	str	r6, [sp, #8]
   68d5c:	str	r6, [sp, #12]
   68d60:	bl	65174 <fputs@plt+0x54084>
   68d64:	ldr	r2, [r9, #744]	; 0x2e8
   68d68:	mov	r3, r7
   68d6c:	mov	r8, r0
   68d70:	str	r6, [sp]
   68d74:	mov	r1, #110	; 0x6e
   68d78:	ldr	r6, [sp, #44]	; 0x2c
   68d7c:	mov	r0, r6
   68d80:	bl	2e4e0 <fputs@plt+0x1d3f0>
   68d84:	ldr	r3, [r6]
   68d88:	mov	r0, r6
   68d8c:	ldrb	r3, [r3, #69]	; 0x45
   68d90:	cmp	r3, #0
   68d94:	bne	68da0 <fputs@plt+0x57cb0>
   68d98:	mov	r1, #16
   68d9c:	bl	1bc28 <fputs@plt+0xab38>
   68da0:	ldr	r3, [sp, #68]	; 0x44
   68da4:	cmp	r3, #0
   68da8:	beq	68ddc <fputs@plt+0x57cec>
   68dac:	ldr	ip, [sp, #44]	; 0x2c
   68db0:	ldr	r2, [ip, #24]
   68db4:	ldr	r3, [ip, #32]
   68db8:	ldr	r1, [r2, #120]	; 0x78
   68dbc:	cmp	r1, #0
   68dc0:	beq	68dd4 <fputs@plt+0x57ce4>
   68dc4:	ldr	r0, [sp, #72]	; 0x48
   68dc8:	mvn	r0, r0
   68dcc:	str	r3, [r1, r0, lsl #2]
   68dd0:	ldr	r3, [ip, #32]
   68dd4:	sub	r3, r3, #1
   68dd8:	str	r3, [r2, #96]	; 0x60
   68ddc:	ldr	r1, [sp, #48]	; 0x30
   68de0:	add	r3, fp, sl
   68de4:	ldr	r2, [r9, #740]	; 0x2e4
   68de8:	add	r3, r1, r3, lsl #3
   68dec:	ldrb	r3, [r3, #45]	; 0x2d
   68df0:	ands	r1, r3, #16
   68df4:	beq	69204 <fputs@plt+0x58114>
   68df8:	ldr	r3, [sp, #64]	; 0x40
   68dfc:	add	r5, r5, r8
   68e00:	cmp	r3, #0
   68e04:	bge	68e18 <fputs@plt+0x57d28>
   68e08:	ldr	r3, [sp, #44]	; 0x2c
   68e0c:	ldr	r3, [r3, #32]
   68e10:	sub	r3, r3, #1
   68e14:	str	r3, [sp, #64]	; 0x40
   68e18:	ldr	r1, [sp, #44]	; 0x2c
   68e1c:	ldr	r3, [r1]
   68e20:	ldrb	r3, [r3, #69]	; 0x45
   68e24:	cmp	r3, #0
   68e28:	bne	691f4 <fputs@plt+0x58104>
   68e2c:	ldr	r3, [sp, #64]	; 0x40
   68e30:	ldr	r1, [r1, #4]
   68e34:	add	r3, r3, r3, lsl #2
   68e38:	add	r3, r1, r3, lsl #2
   68e3c:	str	r5, [r3, #8]
   68e40:	add	sl, fp, sl
   68e44:	mov	ip, #1
   68e48:	ldr	r6, [sp, #44]	; 0x2c
   68e4c:	mov	r5, #0
   68e50:	mov	r1, r4
   68e54:	ldr	r3, [sp, #48]	; 0x30
   68e58:	mov	r0, r6
   68e5c:	add	sl, r3, sl, lsl #3
   68e60:	ldr	r3, [sl, #40]	; 0x28
   68e64:	str	ip, [sp]
   68e68:	bl	17488 <fputs@plt+0x6398>
   68e6c:	mov	r3, r4
   68e70:	mov	r2, r5
   68e74:	str	r5, [sp]
   68e78:	mov	r1, #13
   68e7c:	mov	r0, r6
   68e80:	bl	2e4e0 <fputs@plt+0x1d3f0>
   68e84:	ldrb	r3, [sl, #45]	; 0x2d
   68e88:	bfi	r3, r5, #4, #1
   68e8c:	strb	r3, [sl, #45]	; 0x2d
   68e90:	ldr	r5, [sp, #44]	; 0x2c
   68e94:	ldr	r3, [r5]
   68e98:	ldrb	r3, [r3, #69]	; 0x45
   68e9c:	cmp	r3, #0
   68ea0:	bne	69048 <fputs@plt+0x57f58>
   68ea4:	mov	r1, #3
   68ea8:	mov	r0, r5
   68eac:	bl	1bc28 <fputs@plt+0xab38>
   68eb0:	ldr	r3, [r5]
   68eb4:	cmp	r4, #0
   68eb8:	ldr	r0, [r5, #24]
   68ebc:	ldr	r2, [r5, #32]
   68ec0:	ldrb	r1, [r3, #69]	; 0x45
   68ec4:	sub	r3, r2, #1
   68ec8:	movlt	r4, r3
   68ecc:	cmp	r1, #0
   68ed0:	str	r3, [r0, #96]	; 0x60
   68ed4:	bne	69868 <fputs@plt+0x58778>
   68ed8:	ldr	r3, [r5, #4]
   68edc:	add	r4, r4, r4, lsl #2
   68ee0:	add	r4, r3, r4, lsl #2
   68ee4:	cmp	r7, #0
   68ee8:	str	r2, [r4, #8]
   68eec:	beq	68efc <fputs@plt+0x57e0c>
   68ef0:	mov	r1, r7
   68ef4:	ldr	r0, [sp, #16]
   68ef8:	bl	1c6d0 <fputs@plt+0xb5e0>
   68efc:	ldr	r0, [sp, #16]
   68f00:	bl	1c4c8 <fputs@plt+0xb3d8>
   68f04:	ldr	ip, [sp, #44]	; 0x2c
   68f08:	ldr	r4, [sp, #144]	; 0x90
   68f0c:	ldr	r1, [ip]
   68f10:	ldr	r2, [ip, #32]
   68f14:	subs	lr, r4, #0
   68f18:	ldr	r0, [ip, #24]
   68f1c:	sub	r3, r2, #1
   68f20:	movlt	lr, r3
   68f24:	str	r3, [r0, #96]	; 0x60
   68f28:	ldrb	r3, [r1, #69]	; 0x45
   68f2c:	cmp	r3, #0
   68f30:	bne	69038 <fputs@plt+0x57f48>
   68f34:	ldr	r3, [ip, #4]
   68f38:	add	r1, lr, lr, lsl #2
   68f3c:	add	r3, r3, r1, lsl #2
   68f40:	str	r2, [r3, #8]
   68f44:	ldr	r3, [sp, #16]
   68f48:	ldr	r1, [sp, #68]	; 0x44
   68f4c:	ldr	r0, [r3]
   68f50:	bl	2222c <fputs@plt+0x1113c>
   68f54:	ldr	r3, [sp, #80]	; 0x50
   68f58:	ldrb	r3, [r3, #69]	; 0x45
   68f5c:	cmp	r3, #0
   68f60:	bne	67d6c <fputs@plt+0x56c7c>
   68f64:	ldrb	r3, [r9, #780]	; 0x30c
   68f68:	str	r3, [sp, #48]	; 0x30
   68f6c:	b	68190 <fputs@plt+0x570a0>
   68f70:	mov	r3, #1
   68f74:	str	r3, [sp, #72]	; 0x48
   68f78:	b	683c0 <fputs@plt+0x572d0>
   68f7c:	ldr	r2, [sp, #100]	; 0x64
   68f80:	mov	r0, #284	; 0x11c
   68f84:	ldr	r1, [pc, #-1676]	; 68900 <fputs@plt+0x57810>
   68f88:	ldm	r2, {r2, ip}
   68f8c:	add	r1, pc, r1
   68f90:	ldr	r3, [ip, r3, lsl #4]
   68f94:	bl	36384 <fputs@plt+0x25294>
   68f98:	b	6833c <fputs@plt+0x5724c>
   68f9c:	ldr	r2, [r3, #28]
   68fa0:	cmp	r4, r2
   68fa4:	bne	686e0 <fputs@plt+0x575f0>
   68fa8:	ldrsh	r3, [r3, #32]
   68fac:	cmp	r3, #0
   68fb0:	bge	686e0 <fputs@plt+0x575f0>
   68fb4:	b	68834 <fputs@plt+0x57744>
   68fb8:	ldr	r3, [r7, #4]
   68fbc:	mov	r6, r2
   68fc0:	str	r4, [sp, #36]	; 0x24
   68fc4:	ldrsh	r2, [r3, fp]
   68fc8:	cmp	r2, #0
   68fcc:	bge	69554 <fputs@plt+0x58464>
   68fd0:	cmn	r2, #1
   68fd4:	beq	68758 <fputs@plt+0x57668>
   68fd8:	ldrh	r3, [r7, #50]	; 0x32
   68fdc:	ldr	r4, [sp, #36]	; 0x24
   68fe0:	b	68828 <fputs@plt+0x57738>
   68fe4:	mov	r1, #108	; 0x6c
   68fe8:	ldr	r0, [sp, #44]	; 0x2c
   68fec:	str	r3, [sp, #64]	; 0x40
   68ff0:	ldr	r2, [r9, #740]	; 0x2e4
   68ff4:	str	r3, [sp]
   68ff8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   68ffc:	ldr	r6, [sp, #68]	; 0x44
   69000:	mov	r4, r0
   69004:	cmp	r6, #0
   69008:	bne	68ce4 <fputs@plt+0x57bf4>
   6900c:	ldr	r3, [sp, #68]	; 0x44
   69010:	str	r3, [sp, #72]	; 0x48
   69014:	ldr	r3, [sp, #16]
   69018:	ldrb	r3, [r3, #19]
   6901c:	cmp	r3, #0
   69020:	bne	68d24 <fputs@plt+0x57c34>
   69024:	ldr	r3, [sp, #16]
   69028:	ldr	r7, [r3, #76]	; 0x4c
   6902c:	add	r7, r7, #1
   69030:	str	r7, [r3, #76]	; 0x4c
   69034:	b	68d3c <fputs@plt+0x57c4c>
   69038:	ldr	r3, [pc, #-1852]	; 68904 <fputs@plt+0x57814>
   6903c:	add	r3, pc, r3
   69040:	add	r3, r3, #4
   69044:	b	68f40 <fputs@plt+0x57e50>
   69048:	ldr	r3, [sp, #44]	; 0x2c
   6904c:	ldr	r4, [pc, #-1868]	; 68908 <fputs@plt+0x57818>
   69050:	ldr	r2, [r3, #32]
   69054:	ldr	r3, [r3, #24]
   69058:	add	r4, pc, r4
   6905c:	add	r4, r4, #4
   69060:	sub	r1, r2, #1
   69064:	str	r1, [r3, #96]	; 0x60
   69068:	b	68ee4 <fputs@plt+0x57df4>
   6906c:	mov	r3, #0
   69070:	mov	r2, #-2147483648	; 0x80000000
   69074:	str	r3, [sp, #152]	; 0x98
   69078:	b	68ae8 <fputs@plt+0x579f8>
   6907c:	tst	r3, #1024	; 0x400
   69080:	bne	694c4 <fputs@plt+0x583d4>
   69084:	tst	r2, #16
   69088:	bne	68044 <fputs@plt+0x56f54>
   6908c:	tst	r3, #64	; 0x40
   69090:	bne	6912c <fputs@plt+0x5803c>
   69094:	ldr	r3, [sp, #40]	; 0x28
   69098:	cmp	r3, #0
   6909c:	bne	6912c <fputs@plt+0x5803c>
   690a0:	ldr	r1, [sp, #20]
   690a4:	add	r3, r8, r6
   690a8:	ldr	r0, [sp, #32]
   690ac:	add	r3, r1, r3, lsl #3
   690b0:	ldrb	r2, [r0, #40]	; 0x28
   690b4:	ldr	r1, [r3, #52]	; 0x34
   690b8:	mov	r3, r5
   690bc:	cmp	r2, #0
   690c0:	movne	r2, #55	; 0x37
   690c4:	moveq	r2, #54	; 0x36
   690c8:	strne	r1, [r0, #60]	; 0x3c
   690cc:	str	r2, [sp]
   690d0:	mov	r2, r9
   690d4:	ldr	r0, [sp, #16]
   690d8:	bl	3f960 <fputs@plt+0x2e870>
   690dc:	ldr	r3, [sp, #32]
   690e0:	ldrb	r3, [r3, #40]	; 0x28
   690e4:	cmp	r3, #0
   690e8:	bne	69104 <fputs@plt+0x58014>
   690ec:	ldrsh	r3, [r5, #34]	; 0x22
   690f0:	cmp	r3, #63	; 0x3f
   690f4:	bgt	69104 <fputs@plt+0x58014>
   690f8:	ldrb	r2, [r5, #42]	; 0x2a
   690fc:	ands	r2, r2, #32
   69100:	beq	69808 <fputs@plt+0x58718>
   69104:	ldr	r3, [sp, #96]	; 0x60
   69108:	ldr	r3, [r3]
   6910c:	ldrb	r3, [r3, #69]	; 0x45
   69110:	cmp	r3, #0
   69114:	bne	69148 <fputs@plt+0x58058>
   69118:	ldr	r1, [sp, #48]	; 0x30
   6911c:	ldr	r0, [sp, #96]	; 0x60
   69120:	bl	1bc28 <fputs@plt+0xab38>
   69124:	ldr	r3, [r7, #36]	; 0x24
   69128:	b	68044 <fputs@plt+0x56f54>
   6912c:	ldr	ip, [r5]
   69130:	mov	r3, #0
   69134:	mov	r1, r9
   69138:	ldr	r0, [sp, #16]
   6913c:	ldr	r2, [r5, #28]
   69140:	str	ip, [sp]
   69144:	bl	2e210 <fputs@plt+0x1d120>
   69148:	ldr	r3, [r7, #36]	; 0x24
   6914c:	b	68044 <fputs@plt+0x56f54>
   69150:	ldr	r7, [sp, #100]	; 0x64
   69154:	ldrsh	r3, [r7, #34]	; 0x22
   69158:	cmp	r3, #63	; 0x3f
   6915c:	ble	68bec <fputs@plt+0x57afc>
   69160:	ldr	r4, [pc, #-2140]	; 6890c <fputs@plt+0x5781c>
   69164:	add	r0, lr, r5, lsl #1
   69168:	sub	r6, r5, #62	; 0x3e
   6916c:	add	r2, r1, r5, lsl #2
   69170:	mov	r3, #63	; 0x3f
   69174:	add	r4, pc, r4
   69178:	add	r4, r4, #3024	; 0xbd0
   6917c:	add	r4, r4, #8
   69180:	strh	r3, [r0], #2
   69184:	add	r5, r6, r3
   69188:	add	r3, r3, #1
   6918c:	ldrsh	ip, [r7, #34]	; 0x22
   69190:	str	r4, [r2], #4
   69194:	cmp	r3, ip
   69198:	blt	69180 <fputs@plt+0x58090>
   6919c:	add	r0, lr, r5, lsl #1
   691a0:	add	ip, r1, r5, lsl #2
   691a4:	b	68bec <fputs@plt+0x57afc>
   691a8:	ldr	r3, [sp, #20]
   691ac:	add	r6, r8, r6
   691b0:	ldr	r2, [sp, #256]	; 0x100
   691b4:	add	r6, r3, r6, lsl #3
   691b8:	ldr	r3, [r6, #24]
   691bc:	ldr	r3, [r3, #8]
   691c0:	cmp	r5, r3
   691c4:	cmpne	r3, #0
   691c8:	beq	691e0 <fputs@plt+0x580f0>
   691cc:	ldr	r3, [r3, #20]
   691d0:	add	r2, r2, #1
   691d4:	cmp	r3, #0
   691d8:	cmpne	r5, r3
   691dc:	bne	691cc <fputs@plt+0x580dc>
   691e0:	ldr	r3, [sp, #32]
   691e4:	mov	r1, #55	; 0x37
   691e8:	str	r2, [r3, #64]	; 0x40
   691ec:	str	r2, [r4, #8]
   691f0:	b	680c0 <fputs@plt+0x56fd0>
   691f4:	ldr	r3, [pc, #-2284]	; 68910 <fputs@plt+0x57820>
   691f8:	add	r3, pc, r3
   691fc:	add	r3, r3, #4
   69200:	b	68e3c <fputs@plt+0x57d4c>
   69204:	add	r3, r4, #1
   69208:	str	r1, [sp]
   6920c:	mov	r1, #7
   69210:	ldr	r0, [sp, #44]	; 0x2c
   69214:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69218:	b	68e90 <fputs@plt+0x57da0>
   6921c:	ldr	lr, [fp]
   69220:	ldr	r3, [sp, #72]	; 0x48
   69224:	ldr	r1, [sp, #152]	; 0x98
   69228:	ldr	r0, [sp, #16]
   6922c:	orr	r3, r1, r3
   69230:	ldr	r1, [lr, #12]
   69234:	str	r3, [sp, #72]	; 0x48
   69238:	ldr	r3, [sp, #112]	; 0x70
   6923c:	orr	r3, r2, r3
   69240:	str	r3, [sp, #112]	; 0x70
   69244:	ldr	r3, [sp, #56]	; 0x38
   69248:	ldr	r2, [r3, #4]
   6924c:	strh	ip, [r2, sl]
   69250:	add	sl, sl, #2
   69254:	ldr	r2, [lr, #16]
   69258:	bl	40f70 <fputs@plt+0x2fe80>
   6925c:	ldr	r3, [sp, #56]	; 0x38
   69260:	cmp	r0, #0
   69264:	ldrne	r1, [r0]
   69268:	ldreq	r1, [sp, #180]	; 0xb4
   6926c:	ldr	r2, [r3, #32]
   69270:	str	r1, [r2, r5, lsl #2]
   69274:	add	r5, r5, #1
   69278:	b	68b10 <fputs@plt+0x57a20>
   6927c:	ldr	r3, [sp, #84]	; 0x54
   69280:	ldr	r2, [sp, #256]	; 0x100
   69284:	tst	r3, #4096	; 0x1000
   69288:	bne	694b8 <fputs@plt+0x583c8>
   6928c:	mov	r1, #54	; 0x36
   69290:	str	r2, [r4, #8]
   69294:	b	680c0 <fputs@plt+0x56fd0>
   69298:	mov	r1, r0
   6929c:	ldr	r0, [sp, #80]	; 0x50
   692a0:	bl	19bf4 <fputs@plt+0x8b04>
   692a4:	mov	r3, #0
   692a8:	str	r3, [sp, #32]
   692ac:	b	67d8c <fputs@plt+0x56c9c>
   692b0:	ldr	r0, [r0]
   692b4:	ldrb	r3, [r6]
   692b8:	ldr	ip, [sp, #48]	; 0x30
   692bc:	ldrb	r1, [r0]
   692c0:	add	r3, ip, r3
   692c4:	ldrb	r3, [r3, #336]	; 0x150
   692c8:	add	ip, ip, r1
   692cc:	ldrb	ip, [ip, #336]	; 0x150
   692d0:	cmp	ip, r3
   692d4:	bne	688dc <fputs@plt+0x577ec>
   692d8:	cmp	r1, #0
   692dc:	beq	68fb8 <fputs@plt+0x57ec8>
   692e0:	mov	ip, r6
   692e4:	str	r6, [sp, #36]	; 0x24
   692e8:	ldr	lr, [sp, #52]	; 0x34
   692ec:	b	692f8 <fputs@plt+0x58208>
   692f0:	cmp	r1, #0
   692f4:	beq	68fb8 <fputs@plt+0x57ec8>
   692f8:	ldrb	r1, [r0, #1]!
   692fc:	ldrb	r3, [ip, #1]!
   69300:	add	r6, lr, r1
   69304:	ldrb	r6, [r6, #336]	; 0x150
   69308:	add	r3, lr, r3
   6930c:	ldrb	r3, [r3, #336]	; 0x150
   69310:	cmp	r6, r3
   69314:	beq	692f0 <fputs@plt+0x58200>
   69318:	ldr	r6, [sp, #36]	; 0x24
   6931c:	b	688dc <fputs@plt+0x577ec>
   69320:	ldr	r4, [sp, #36]	; 0x24
   69324:	b	68828 <fputs@plt+0x57738>
   69328:	ldrh	r3, [r2, #64]	; 0x40
   6932c:	tst	r3, #1024	; 0x400
   69330:	bne	67f78 <fputs@plt+0x56e88>
   69334:	ldr	r3, [sp, #32]
   69338:	ldr	r1, [sp, #248]	; 0xf8
   6933c:	add	r5, r3, #68	; 0x44
   69340:	mov	r0, r5
   69344:	bl	1d00c <fputs@plt+0xbf1c>
   69348:	mov	r8, r1
   6934c:	ldr	r1, [sp, #196]	; 0xc4
   69350:	mov	r9, r0
   69354:	cmp	r1, #0
   69358:	beq	6936c <fputs@plt+0x5827c>
   6935c:	mov	r0, r5
   69360:	bl	1d00c <fputs@plt+0xbf1c>
   69364:	orr	r9, r9, r0
   69368:	orr	r8, r8, r1
   6936c:	ldr	r0, [sp, #32]
   69370:	sub	r2, r4, #1
   69374:	add	r3, r2, r2, lsl #2
   69378:	add	r3, r0, r3, lsl #4
   6937c:	ldr	r7, [r0, #4]
   69380:	ldr	r3, [r3, #800]	; 0x320
   69384:	ldrb	r1, [r3, #16]
   69388:	add	r1, r1, r1, lsl #3
   6938c:	add	r1, r7, r1, lsl #3
   69390:	ldrb	r1, [r1, #44]	; 0x2c
   69394:	tst	r1, #8
   69398:	beq	67f78 <fputs@plt+0x56e88>
   6939c:	uxtb	r2, r2
   693a0:	ldr	fp, [sp, #76]	; 0x4c
   693a4:	mov	ip, r9
   693a8:	add	r2, r2, r2, lsl #2
   693ac:	str	r8, [sp, #40]	; 0x28
   693b0:	ldr	r6, [sp, #192]	; 0xc0
   693b4:	add	r5, r0, r2, lsl #4
   693b8:	str	r7, [sp, #44]	; 0x2c
   693bc:	ldr	r2, [sp, #128]	; 0x80
   693c0:	cmp	r2, #0
   693c4:	bne	693d4 <fputs@plt+0x582e4>
   693c8:	ldr	r2, [r3, #36]	; 0x24
   693cc:	tst	r2, #4096	; 0x1000
   693d0:	beq	69484 <fputs@plt+0x58394>
   693d4:	ldr	r7, [r3, #8]
   693d8:	ldr	sl, [r3, #12]
   693dc:	ldr	r3, [sp, #40]	; 0x28
   693e0:	and	r8, r7, ip
   693e4:	and	r9, sl, r3
   693e8:	orrs	r3, r8, r9
   693ec:	bne	69484 <fputs@plt+0x58394>
   693f0:	ldr	lr, [r6, #12]
   693f4:	ldr	r3, [r6, #20]
   693f8:	add	lr, lr, lr, lsl #1
   693fc:	add	lr, r3, lr, lsl #4
   69400:	cmp	r3, lr
   69404:	bcs	69444 <fputs@plt+0x58354>
   69408:	str	ip, [sp, #36]	; 0x24
   6940c:	ldr	ip, [r3, #40]	; 0x28
   69410:	ldr	r2, [r3, #44]	; 0x2c
   69414:	and	r0, r7, ip
   69418:	and	r1, sl, r2
   6941c:	orrs	r2, r0, r1
   69420:	beq	69434 <fputs@plt+0x58344>
   69424:	ldr	r2, [r3]
   69428:	ldr	r2, [r2, #4]
   6942c:	tst	r2, #1
   69430:	beq	695f8 <fputs@plt+0x58508>
   69434:	add	r3, r3, #48	; 0x30
   69438:	cmp	lr, r3
   6943c:	bhi	6940c <fputs@plt+0x5831c>
   69440:	ldr	ip, [sp, #36]	; 0x24
   69444:	sub	r4, r4, #1
   69448:	sub	fp, fp, #1
   6944c:	ldr	r3, [sp, #32]
   69450:	uxtb	r4, r4
   69454:	cmp	r4, #1
   69458:	strb	r4, [r3, #43]	; 0x2b
   6945c:	beq	69484 <fputs@plt+0x58394>
   69460:	ldr	r3, [r5, #720]	; 0x2d0
   69464:	sub	r5, r5, #80	; 0x50
   69468:	ldr	lr, [sp, #44]	; 0x2c
   6946c:	ldrb	r2, [r3, #16]
   69470:	add	r2, r2, r2, lsl #3
   69474:	add	r2, lr, r2, lsl #3
   69478:	ldrb	r2, [r2, #44]	; 0x2c
   6947c:	tst	r2, #8
   69480:	bne	693bc <fputs@plt+0x582cc>
   69484:	str	fp, [sp, #76]	; 0x4c
   69488:	b	67f78 <fputs@plt+0x56e88>
   6948c:	ldr	r1, [pc, #-2944]	; 68914 <fputs@plt+0x57824>
   69490:	mov	r2, #64	; 0x40
   69494:	ldr	r0, [sp, #16]
   69498:	add	r1, pc, r1
   6949c:	bl	3aac4 <fputs@plt+0x299d4>
   694a0:	mov	r3, #0
   694a4:	str	r3, [sp, #32]
   694a8:	b	67d8c <fputs@plt+0x56c9c>
   694ac:	ldr	r3, [r4, #4]
   694b0:	str	r3, [r4, #8]
   694b4:	b	68108 <fputs@plt+0x57018>
   694b8:	mov	r1, #53	; 0x35
   694bc:	str	r2, [r4, #8]
   694c0:	b	680c0 <fputs@plt+0x56fd0>
   694c4:	ldr	sl, [r5, #56]	; 0x38
   694c8:	cmp	sl, #0
   694cc:	beq	694f8 <fputs@plt+0x58408>
   694d0:	ldr	r3, [sl]
   694d4:	cmp	r3, fp
   694d8:	bne	694ec <fputs@plt+0x583fc>
   694dc:	b	694f8 <fputs@plt+0x58408>
   694e0:	ldr	r3, [sl]
   694e4:	cmp	fp, r3
   694e8:	beq	694f8 <fputs@plt+0x58408>
   694ec:	ldr	sl, [sl, #24]
   694f0:	cmp	sl, #0
   694f4:	bne	694e0 <fputs@plt+0x583f0>
   694f8:	ldr	r3, [sp, #20]
   694fc:	add	r2, r8, r6
   69500:	mov	ip, #0
   69504:	mov	r1, #152	; 0x98
   69508:	ldr	r0, [sp, #96]	; 0x60
   6950c:	add	r2, r3, r2, lsl #3
   69510:	mov	r3, ip
   69514:	ldr	r2, [r2, #52]	; 0x34
   69518:	str	ip, [sp]
   6951c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69520:	mov	r1, r0
   69524:	mvn	r3, #9
   69528:	ldr	r0, [sp, #96]	; 0x60
   6952c:	mov	r2, sl
   69530:	bl	2300c <fputs@plt+0x11f1c>
   69534:	ldr	r3, [r7, #36]	; 0x24
   69538:	b	68044 <fputs@plt+0x56f54>
   6953c:	add	r0, lr, r3
   69540:	add	ip, r1, ip
   69544:	b	68bc8 <fputs@plt+0x57ad8>
   69548:	mov	ip, r5
   6954c:	mov	r3, r5
   69550:	b	68b30 <fputs@plt+0x57a40>
   69554:	ldr	r3, [r7, #12]
   69558:	ldr	r3, [r3, #4]
   6955c:	add	r3, r3, r2, lsl #4
   69560:	ldrb	r3, [r3, #12]
   69564:	cmp	r3, #0
   69568:	bne	68758 <fputs@plt+0x57668>
   6956c:	b	68fd8 <fputs@plt+0x57ee8>
   69570:	mov	r2, #1
   69574:	ldr	r0, [sp, #32]
   69578:	strb	r2, [r0, #40]	; 0x28
   6957c:	ldr	r2, [sp, #20]
   69580:	ldr	r2, [r2, #24]
   69584:	ldrb	r2, [r2, #42]	; 0x2a
   69588:	ands	r2, r2, #32
   6958c:	bne	67fb4 <fputs@plt+0x56ec4>
   69590:	tst	r3, #64	; 0x40
   69594:	beq	67fb4 <fputs@plt+0x56ec4>
   69598:	ldr	r0, [sp, #84]	; 0x54
   6959c:	bic	r3, r3, #64	; 0x40
   695a0:	str	r3, [r1, #36]	; 0x24
   695a4:	tst	r0, #8192	; 0x2000
   695a8:	movne	r2, #8
   695ac:	str	r2, [sp, #48]	; 0x30
   695b0:	b	67fb4 <fputs@plt+0x56ec4>
   695b4:	mvn	r7, #0
   695b8:	mov	r2, r5
   695bc:	str	r5, [sp, #68]	; 0x44
   695c0:	mov	r4, r7
   695c4:	b	68938 <fputs@plt+0x57848>
   695c8:	ldr	r3, [r6]
   695cc:	ldrb	r3, [r3, #69]	; 0x45
   695d0:	cmp	r3, #0
   695d4:	bne	68108 <fputs@plt+0x57018>
   695d8:	mov	r1, #2
   695dc:	mov	r0, r6
   695e0:	bl	1bc28 <fputs@plt+0xab38>
   695e4:	b	68108 <fputs@plt+0x57018>
   695e8:	tst	r3, #1024	; 0x400
   695ec:	moveq	r2, #2
   695f0:	beq	69574 <fputs@plt+0x58484>
   695f4:	b	67fb4 <fputs@plt+0x56ec4>
   695f8:	cmp	lr, r3
   695fc:	ldr	ip, [sp, #36]	; 0x24
   69600:	bls	69444 <fputs@plt+0x58354>
   69604:	b	69484 <fputs@plt+0x58394>
   69608:	ldr	r2, [sp, #32]
   6960c:	ldr	r3, [sp, #96]	; 0x60
   69610:	ldr	r3, [r3, #32]
   69614:	str	r3, [r2, #44]	; 0x2c
   69618:	b	67d8c <fputs@plt+0x56c9c>
   6961c:	ldr	r9, [sp, #132]	; 0x84
   69620:	b	68f44 <fputs@plt+0x57e54>
   69624:	ldr	r9, [sp, #44]	; 0x2c
   69628:	b	68024 <fputs@plt+0x56f34>
   6962c:	ldr	r8, [r5, #8]
   69630:	cmp	r8, #0
   69634:	beq	69860 <fputs@plt+0x58770>
   69638:	str	r9, [sp, #40]	; 0x28
   6963c:	str	fp, [sp, #44]	; 0x2c
   69640:	mov	fp, r7
   69644:	ldr	r9, [sp, #36]	; 0x24
   69648:	str	r4, [sp, #36]	; 0x24
   6964c:	mov	r4, r7
   69650:	b	69660 <fputs@plt+0x58570>
   69654:	ldr	r8, [r8, #20]
   69658:	cmp	r8, #0
   6965c:	beq	697b0 <fputs@plt+0x586c0>
   69660:	ldrb	r2, [r8, #54]	; 0x36
   69664:	cmp	r2, #0
   69668:	beq	69654 <fputs@plt+0x58564>
   6966c:	ldr	r5, [r8, #36]	; 0x24
   69670:	cmp	r5, #0
   69674:	bne	69654 <fputs@plt+0x58564>
   69678:	ldrh	r2, [r8, #50]	; 0x32
   6967c:	cmp	r2, #3
   69680:	bhi	69654 <fputs@plt+0x58564>
   69684:	ldrb	r0, [r8, #55]	; 0x37
   69688:	tst	r0, #8
   6968c:	movne	r7, #130	; 0x82
   69690:	moveq	r7, #2
   69694:	cmp	r2, #0
   69698:	bne	696b8 <fputs@plt+0x585c8>
   6969c:	b	69854 <fputs@plt+0x58764>
   696a0:	ldr	r3, [r6, #48]	; 0x30
   696a4:	ldrh	r2, [r8, #50]	; 0x32
   696a8:	str	r0, [r3, r5, lsl #2]
   696ac:	add	r5, r5, #1
   696b0:	cmp	r5, r2
   696b4:	bge	696dc <fputs@plt+0x585ec>
   696b8:	mov	r2, r5
   696bc:	mov	r1, sl
   696c0:	str	fp, [sp]
   696c4:	mov	r0, r9
   696c8:	stmib	sp, {r4, r7, r8}
   696cc:	bl	414b4 <fputs@plt+0x303c4>
   696d0:	cmp	r0, #0
   696d4:	bne	696a0 <fputs@plt+0x585b0>
   696d8:	ldrh	r2, [r8, #50]	; 0x32
   696dc:	cmp	r5, r2
   696e0:	bne	69654 <fputs@plt+0x58564>
   696e4:	ldrb	r0, [r8, #55]	; 0x37
   696e8:	ldr	r4, [sp, #36]	; 0x24
   696ec:	ldr	r9, [sp, #40]	; 0x28
   696f0:	movw	r1, #4609	; 0x1201
   696f4:	ands	r0, r0, #32
   696f8:	str	r1, [r6, #36]	; 0x24
   696fc:	bne	6978c <fputs@plt+0x5869c>
   69700:	ldrh	r1, [r8, #52]	; 0x34
   69704:	ldr	r3, [r4, #64]	; 0x40
   69708:	ldr	r5, [r8, #4]
   6970c:	sub	r1, r1, #1
   69710:	cmn	r1, #1
   69714:	ldr	fp, [r4, #68]	; 0x44
   69718:	mov	r4, r0
   6971c:	str	r3, [sp, #36]	; 0x24
   69720:	beq	697d4 <fputs@plt+0x586e4>
   69724:	add	r1, r5, r1, lsl #1
   69728:	mov	r3, #1
   6972c:	mov	r7, r0
   69730:	b	69740 <fputs@plt+0x58650>
   69734:	cmp	r5, r1
   69738:	beq	697d8 <fputs@plt+0x586e8>
   6973c:	mov	r1, r0
   69740:	mov	r0, r1
   69744:	ldrsh	ip, [r0], #-2
   69748:	cmp	ip, #62	; 0x3e
   6974c:	bhi	69734 <fputs@plt+0x58644>
   69750:	sub	lr, ip, #32
   69754:	orr	r4, r4, r3, lsl ip
   69758:	rsb	ip, ip, #32
   6975c:	lsl	lr, r3, lr
   69760:	orr	lr, lr, r3, lsr ip
   69764:	orr	r7, lr, r7
   69768:	b	69734 <fputs@plt+0x58644>
   6976c:	mov	r2, #0
   69770:	mov	r0, #1
   69774:	sub	r1, r2, #32
   69778:	lsl	r1, r0, r1
   6977c:	rsb	ip, r2, #32
   69780:	lsl	r2, r0, r2
   69784:	orr	r1, r1, r0, lsr ip
   69788:	b	68634 <fputs@plt+0x57544>
   6978c:	uxth	r2, r2
   69790:	movw	r1, #4673	; 0x1241
   69794:	mov	r0, #39	; 0x27
   69798:	strh	r0, [r6, #20]
   6979c:	strh	r2, [r6, #24]
   697a0:	str	r8, [r6, #28]
   697a4:	str	r1, [r6, #36]	; 0x24
   697a8:	strh	r2, [r6, #40]	; 0x28
   697ac:	b	685e4 <fputs@plt+0x574f4>
   697b0:	ldr	r2, [r6, #36]	; 0x24
   697b4:	ldr	r9, [sp, #40]	; 0x28
   697b8:	ldr	fp, [sp, #44]	; 0x2c
   697bc:	cmp	r2, #0
   697c0:	bne	685e4 <fputs@plt+0x574f4>
   697c4:	ldr	r9, [sp, #188]	; 0xbc
   697c8:	ldr	r6, [sp, #200]	; 0xc8
   697cc:	ldr	r4, [r9, #4]
   697d0:	b	67c44 <fputs@plt+0x56b54>
   697d4:	mov	r7, r0
   697d8:	ldr	r3, [sp, #36]	; 0x24
   697dc:	bic	r1, fp, r7
   697e0:	bic	r0, r3, r4
   697e4:	orrs	r3, r0, r1
   697e8:	beq	6978c <fputs@plt+0x5869c>
   697ec:	uxth	r2, r2
   697f0:	mov	r1, #39	; 0x27
   697f4:	strh	r1, [r6, #20]
   697f8:	strh	r2, [r6, #24]
   697fc:	str	r8, [r6, #28]
   69800:	strh	r2, [r6, #40]	; 0x28
   69804:	b	685e4 <fputs@plt+0x574f4>
   69808:	ldr	r1, [sp, #20]
   6980c:	add	r3, r8, r6
   69810:	add	r3, r1, r3, lsl #3
   69814:	ldrd	r0, [r3, #64]	; 0x40
   69818:	orrs	r3, r0, r1
   6981c:	beq	69840 <fputs@plt+0x58750>
   69820:	lsr	r3, r0, #1
   69824:	add	r2, r2, #1
   69828:	lsr	ip, r1, #1
   6982c:	orr	r3, r3, r1, lsl #31
   69830:	mov	r1, ip
   69834:	mov	r0, r3
   69838:	orrs	r3, r0, r1
   6983c:	bne	69820 <fputs@plt+0x58730>
   69840:	mvn	r3, #13
   69844:	mvn	r1, #0
   69848:	ldr	r0, [sp, #96]	; 0x60
   6984c:	bl	2300c <fputs@plt+0x11f1c>
   69850:	b	69104 <fputs@plt+0x58014>
   69854:	ldr	r4, [sp, #36]	; 0x24
   69858:	ldr	r9, [sp, #40]	; 0x28
   6985c:	b	696f0 <fputs@plt+0x58600>
   69860:	ldr	r2, [r6, #36]	; 0x24
   69864:	b	697bc <fputs@plt+0x586cc>
   69868:	ldr	r4, [pc, #-3928]	; 68918 <fputs@plt+0x57828>
   6986c:	add	r4, pc, r4
   69870:	add	r4, r4, #4
   69874:	b	68ee4 <fputs@plt+0x57df4>
   69878:	mov	r3, #0
   6987c:	ldrb	r3, [r3]
   69880:	udf	#0
   69884:	strd	r4, [sp, #-36]!	; 0xffffffdc
   69888:	strd	r6, [sp, #8]
   6988c:	strd	r8, [sp, #16]
   69890:	strd	sl, [sp, #24]
   69894:	mov	fp, r0
   69898:	lsl	r0, r1, #2
   6989c:	str	lr, [sp, #32]
   698a0:	sub	sp, sp, #180	; 0xb4
   698a4:	mov	ip, fp
   698a8:	ldr	r8, [fp, #4]
   698ac:	str	r1, [sp, #24]
   698b0:	strd	r2, [sp, #44]	; 0x2c
   698b4:	add	r3, r0, r1
   698b8:	add	r3, fp, r3, lsl #4
   698bc:	ldr	r2, [ip], #328	; 0x148
   698c0:	str	r0, [sp, #28]
   698c4:	ldrb	r6, [r3, #780]	; 0x30c
   698c8:	ldr	r5, [r3, #800]	; 0x320
   698cc:	str	r2, [sp, #20]
   698d0:	ldr	r0, [fp, #68]	; 0x44
   698d4:	lsl	r7, r6, #3
   698d8:	str	ip, [sp, #64]	; 0x40
   698dc:	ldr	sl, [r2, #8]
   698e0:	add	r3, r7, r6
   698e4:	add	r3, r8, r3, lsl #3
   698e8:	ldr	r2, [r2]
   698ec:	cmp	r0, #0
   698f0:	ldr	r3, [r3, #52]	; 0x34
   698f4:	str	r3, [sp, #36]	; 0x24
   698f8:	str	r2, [sp, #56]	; 0x38
   698fc:	ble	69938 <fputs@plt+0x58848>
   69900:	mov	r2, r3
   69904:	ldr	r3, [fp, #72]	; 0x48
   69908:	cmp	r2, r3
   6990c:	beq	6a850 <fputs@plt+0x59760>
   69910:	add	r2, fp, #72	; 0x48
   69914:	mov	r3, #0
   69918:	ldr	ip, [sp, #36]	; 0x24
   6991c:	b	6992c <fputs@plt+0x5883c>
   69920:	ldr	r1, [r2, #4]!
   69924:	cmp	ip, r1
   69928:	beq	6a248 <fputs@plt+0x59158>
   6992c:	add	r3, r3, #1
   69930:	cmp	r3, r0
   69934:	bne	69920 <fputs@plt+0x58830>
   69938:	ldr	r3, [sp, #44]	; 0x2c
   6993c:	ldr	r2, [sp, #48]	; 0x30
   69940:	ldr	ip, [sp, #24]
   69944:	ldr	r1, [sp, #28]
   69948:	ldr	r0, [r5, #36]	; 0x24
   6994c:	add	r1, r1, ip
   69950:	add	r1, fp, r1, lsl #4
   69954:	ands	r0, r0, #64	; 0x40
   69958:	str	r3, [r1, #808]	; 0x328
   6995c:	str	r2, [r1, #812]	; 0x32c
   69960:	ldr	r3, [fp, #24]
   69964:	streq	r0, [sp, #60]	; 0x3c
   69968:	str	r3, [sp, #40]	; 0x28
   6996c:	ldr	r3, [fp, #28]
   69970:	str	r3, [sp, #52]	; 0x34
   69974:	beq	69988 <fputs@plt+0x58898>
   69978:	ldrh	r3, [fp, #36]	; 0x24
   6997c:	eor	r3, r3, #32
   69980:	ubfx	r3, r3, #5, #1
   69984:	str	r3, [sp, #60]	; 0x3c
   69988:	ldr	r0, [sl, #24]
   6998c:	bl	2e338 <fputs@plt+0x1d248>
   69990:	ldrd	r2, [sp, #24]
   69994:	mov	r9, r0
   69998:	ldr	r0, [sl, #24]
   6999c:	add	r3, r3, r2
   699a0:	add	r4, fp, r3, lsl #4
   699a4:	str	r9, [r4, #748]	; 0x2ec
   699a8:	str	r9, [r4, #752]	; 0x2f0
   699ac:	bl	2e338 <fputs@plt+0x1d248>
   699b0:	ldrb	r3, [r4, #780]	; 0x30c
   699b4:	str	r0, [sp, #32]
   699b8:	str	r0, [r4, #760]	; 0x2f8
   699bc:	cmp	r3, #0
   699c0:	beq	699d8 <fputs@plt+0x588e8>
   699c4:	add	r3, r7, r6
   699c8:	add	r3, r8, r3, lsl #3
   699cc:	ldrb	r3, [r3, #44]	; 0x2c
   699d0:	tst	r3, #8
   699d4:	bne	6a658 <fputs@plt+0x59568>
   699d8:	add	r2, r7, r6
   699dc:	add	r2, r8, r2, lsl #3
   699e0:	ldrb	r1, [r2, #45]	; 0x2d
   699e4:	ands	r3, r1, #16
   699e8:	str	r3, [sp, #68]	; 0x44
   699ec:	bne	6a278 <fputs@plt+0x59188>
   699f0:	ldr	ip, [sp, #24]
   699f4:	ldr	r3, [sp, #40]	; 0x28
   699f8:	ldr	lr, [sp, #52]	; 0x34
   699fc:	rsb	r0, ip, #32
   69a00:	ldr	r2, [r5, #36]	; 0x24
   69a04:	lsr	r4, r3, ip
   69a08:	sub	r3, ip, #32
   69a0c:	orr	r4, r4, lr, lsl r0
   69a10:	ldr	r0, [sp, #28]
   69a14:	orr	r4, r4, lr, lsr r3
   69a18:	ands	r3, r2, #1024	; 0x400
   69a1c:	add	r0, r0, ip
   69a20:	add	r0, fp, r0, lsl #4
   69a24:	add	r0, r0, #736	; 0x2e0
   69a28:	str	r0, [sp, #40]	; 0x28
   69a2c:	and	r0, r4, #1
   69a30:	str	r0, [sp, #52]	; 0x34
   69a34:	beq	69d88 <fputs@plt+0x58c98>
   69a38:	ldr	r1, [sp, #20]
   69a3c:	ldrh	r6, [r5, #40]	; 0x28
   69a40:	ldr	r2, [r1, #60]	; 0x3c
   69a44:	ldr	r3, [r1, #108]	; 0x6c
   69a48:	add	r0, r6, #2
   69a4c:	str	r0, [sp, #68]	; 0x44
   69a50:	cmp	r0, r2
   69a54:	add	r3, r3, #1
   69a58:	str	r3, [r1, #108]	; 0x6c
   69a5c:	ble	6a640 <fputs@plt+0x59550>
   69a60:	ldr	r1, [sp, #20]
   69a64:	ldr	r3, [sp, #68]	; 0x44
   69a68:	ldr	r2, [r1, #76]	; 0x4c
   69a6c:	add	r3, r3, r2
   69a70:	add	r2, r2, #1
   69a74:	str	r2, [sp, #60]	; 0x3c
   69a78:	str	r3, [r1, #76]	; 0x4c
   69a7c:	ldrd	r2, [sp, #24]
   69a80:	cmp	r6, #0
   69a84:	add	r7, r3, r2
   69a88:	add	r7, fp, r7, lsl #4
   69a8c:	ldr	r8, [r7, #748]	; 0x2ec
   69a90:	beq	69b1c <fputs@plt+0x58a2c>
   69a94:	mov	r4, #0
   69a98:	strd	sl, [sp, #80]	; 0x50
   69a9c:	ldr	sl, [sp, #20]
   69aa0:	ldr	r3, [sp, #60]	; 0x3c
   69aa4:	ldr	fp, [sp, #52]	; 0x34
   69aa8:	add	r9, r3, #2
   69aac:	b	69ad8 <fputs@plt+0x589e8>
   69ab0:	mov	r3, r4
   69ab4:	str	fp, [sp]
   69ab8:	str	r0, [sp, #4]
   69abc:	mov	r0, sl
   69ac0:	ldr	r2, [sp, #40]	; 0x28
   69ac4:	bl	62410 <fputs@plt+0x51320>
   69ac8:	ldr	r8, [r7, #752]	; 0x2f0
   69acc:	add	r4, r4, #1
   69ad0:	cmp	r6, r4
   69ad4:	beq	69b18 <fputs@plt+0x58a28>
   69ad8:	ldr	r3, [r5, #48]	; 0x30
   69adc:	add	r0, r9, r4
   69ae0:	ldr	r1, [r3, r4, lsl #2]
   69ae4:	cmp	r1, #0
   69ae8:	beq	69acc <fputs@plt+0x589dc>
   69aec:	ldrh	r3, [r1, #18]
   69af0:	tst	r3, #1
   69af4:	bne	69ab0 <fputs@plt+0x589c0>
   69af8:	ldr	r3, [r1]
   69afc:	mov	r2, r0
   69b00:	add	r4, r4, #1
   69b04:	mov	r0, sl
   69b08:	ldr	r1, [r3, #16]
   69b0c:	bl	62638 <fputs@plt+0x51548>
   69b10:	cmp	r6, r4
   69b14:	bne	69ad8 <fputs@plt+0x589e8>
   69b18:	ldrd	sl, [sp, #80]	; 0x50
   69b1c:	mov	r7, #0
   69b20:	mov	r1, #22
   69b24:	ldr	r9, [sp, #60]	; 0x3c
   69b28:	mov	r0, sl
   69b2c:	sub	r4, r6, #1
   69b30:	ldr	r2, [r5, #24]
   69b34:	str	r7, [sp]
   69b38:	mov	r3, r9
   69b3c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69b40:	mov	r2, r6
   69b44:	add	r3, r9, #1
   69b48:	str	r7, [sp]
   69b4c:	mov	r1, #22
   69b50:	mov	r0, sl
   69b54:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69b58:	ldrb	ip, [r5, #28]
   69b5c:	mov	r3, r8
   69b60:	mov	r1, #11
   69b64:	mov	r0, sl
   69b68:	ldr	r6, [r5, #32]
   69b6c:	str	r9, [sp]
   69b70:	ldr	r2, [sp, #36]	; 0x24
   69b74:	cmp	ip, r7
   69b78:	mvnne	r8, #10
   69b7c:	mvneq	r8, #1
   69b80:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69b84:	mov	r1, r0
   69b88:	mov	r3, r8
   69b8c:	mov	r2, r6
   69b90:	mov	r0, sl
   69b94:	bl	2300c <fputs@plt+0x11f1c>
   69b98:	ldr	r1, [sp, #24]
   69b9c:	ldr	r2, [sp, #28]
   69ba0:	ldr	r3, [sp, #36]	; 0x24
   69ba4:	add	r8, r2, r1
   69ba8:	add	r8, fp, r8, lsl #4
   69bac:	ldr	r2, [r8, #792]	; 0x318
   69bb0:	strb	r7, [r5, #28]
   69bb4:	str	r3, [r8, #784]	; 0x310
   69bb8:	ldrb	r3, [fp, #40]	; 0x28
   69bbc:	cmp	r3, r7
   69bc0:	movne	r3, #160	; 0xa0
   69bc4:	moveq	r3, #154	; 0x9a
   69bc8:	cmn	r4, #1
   69bcc:	strb	r3, [r8, #781]	; 0x30d
   69bd0:	ldr	r3, [sl, #32]
   69bd4:	str	r3, [r8, #788]	; 0x314
   69bd8:	beq	69d44 <fputs@plt+0x58c54>
   69bdc:	ldr	r3, [pc, #3372]	; 6a910 <fputs@plt+0x59820>
   69be0:	str	r8, [sp, #52]	; 0x34
   69be4:	str	fp, [sp, #84]	; 0x54
   69be8:	mov	fp, r2
   69bec:	ldr	r8, [sp, #56]	; 0x38
   69bf0:	add	r3, pc, r3
   69bf4:	add	r3, r3, #4
   69bf8:	str	r3, [sp, #80]	; 0x50
   69bfc:	b	69d04 <fputs@plt+0x58c14>
   69c00:	ldrh	r3, [r6, #18]
   69c04:	tst	r3, #1
   69c08:	beq	69cfc <fputs@plt+0x58c0c>
   69c0c:	ldrb	r3, [r8, #69]	; 0x45
   69c10:	cmp	r3, #0
   69c14:	bne	69c70 <fputs@plt+0x58b80>
   69c18:	ldr	r3, [sp, #52]	; 0x34
   69c1c:	sub	fp, fp, #1
   69c20:	mov	r0, sl
   69c24:	add	r2, fp, fp, lsl #1
   69c28:	ldr	r3, [r3, #796]	; 0x31c
   69c2c:	add	r3, r3, r2, lsl #2
   69c30:	ldr	r2, [sl]
   69c34:	ldr	r3, [r3, #4]
   69c38:	ldrb	r2, [r2, #69]	; 0x45
   69c3c:	cmp	r3, #0
   69c40:	ldrlt	r3, [sl, #32]
   69c44:	sublt	r3, r3, #1
   69c48:	cmp	r2, #0
   69c4c:	ldreq	ip, [sl, #4]
   69c50:	addeq	r3, r3, r3, lsl #2
   69c54:	ldrne	ip, [sp, #80]	; 0x50
   69c58:	addeq	ip, ip, r3, lsl #2
   69c5c:	ldrb	r1, [ip]
   69c60:	ldrd	r2, [ip, #4]
   69c64:	ldr	ip, [ip, #12]
   69c68:	str	ip, [sp]
   69c6c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69c70:	mov	r3, #0
   69c74:	mov	r1, #79	; 0x4f
   69c78:	str	r7, [sp]
   69c7c:	mov	r2, r3
   69c80:	ldr	r0, [sp, #20]
   69c84:	bl	3cb48 <fputs@plt+0x2ba58>
   69c88:	subs	r9, r0, #0
   69c8c:	beq	69cfc <fputs@plt+0x58c0c>
   69c90:	ldr	ip, [r6]
   69c94:	mov	r3, #0
   69c98:	add	r2, sp, #168	; 0xa8
   69c9c:	mov	r1, #157	; 0x9d
   69ca0:	mov	r0, r8
   69ca4:	ldr	ip, [ip, #12]
   69ca8:	str	ip, [r9, #12]
   69cac:	str	r7, [sp, #168]	; 0xa8
   69cb0:	str	r7, [sp, #172]	; 0xac
   69cb4:	bl	232cc <fputs@plt+0x121dc>
   69cb8:	cmp	r0, #0
   69cbc:	str	r0, [r9, #16]
   69cc0:	beq	69cec <fputs@plt+0x58bfc>
   69cc4:	ldr	r2, [sp, #52]	; 0x34
   69cc8:	mov	r1, r9
   69ccc:	ldr	r3, [sp, #60]	; 0x3c
   69cd0:	ldr	r2, [r2, #760]	; 0x2f8
   69cd4:	add	ip, r3, #2
   69cd8:	mov	r3, #0
   69cdc:	add	ip, ip, r4
   69ce0:	str	ip, [r0, #28]
   69ce4:	ldr	r0, [sp, #20]
   69ce8:	bl	64df0 <fputs@plt+0x53d00>
   69cec:	mov	r1, r9
   69cf0:	mov	r0, r8
   69cf4:	str	r7, [r9, #12]
   69cf8:	bl	2222c <fputs@plt+0x1113c>
   69cfc:	subs	r4, r4, #1
   69d00:	bcc	69d40 <fputs@plt+0x58c50>
   69d04:	ldr	r3, [r5, #48]	; 0x30
   69d08:	cmp	r4, #15
   69d0c:	ldr	r6, [r3, r4, lsl #2]
   69d10:	bgt	69c00 <fputs@plt+0x58b10>
   69d14:	ldrh	r3, [r5, #30]
   69d18:	asr	r3, r3, r4
   69d1c:	tst	r3, #1
   69d20:	beq	69c00 <fputs@plt+0x58b10>
   69d24:	ldr	r3, [sp, #40]	; 0x28
   69d28:	mov	r2, r6
   69d2c:	add	r1, r3, #72	; 0x48
   69d30:	mov	r0, r3
   69d34:	bl	1cf38 <fputs@plt+0xbe48>
   69d38:	subs	r4, r4, #1
   69d3c:	bcs	69d04 <fputs@plt+0x58c14>
   69d40:	ldr	fp, [sp, #84]	; 0x54
   69d44:	ldr	r4, [sp, #20]
   69d48:	ldr	r1, [sp, #60]	; 0x3c
   69d4c:	ldr	r5, [sp, #68]	; 0x44
   69d50:	mov	r0, r4
   69d54:	mov	r2, r5
   69d58:	bl	20560 <fputs@plt+0xf470>
   69d5c:	ldr	r3, [r4, #60]	; 0x3c
   69d60:	cmp	r5, r3
   69d64:	ble	69d7c <fputs@plt+0x58c8c>
   69d68:	ldr	r3, [sp, #20]
   69d6c:	ldr	r2, [sp, #68]	; 0x44
   69d70:	str	r2, [r3, #60]	; 0x3c
   69d74:	ldr	r2, [sp, #60]	; 0x3c
   69d78:	str	r2, [r3, #64]	; 0x40
   69d7c:	ldr	r0, [sp, #20]
   69d80:	bl	1c4c8 <fputs@plt+0xb3d8>
   69d84:	b	6a2cc <fputs@plt+0x591dc>
   69d88:	tst	r2, #256	; 0x100
   69d8c:	beq	69e6c <fputs@plt+0x58d7c>
   69d90:	tst	r2, #5
   69d94:	beq	69e6c <fputs@plt+0x58d7c>
   69d98:	ldr	ip, [sp, #20]
   69d9c:	ldr	r1, [r5, #48]	; 0x30
   69da0:	ldr	r2, [sp, #40]	; 0x28
   69da4:	mov	r0, ip
   69da8:	ldr	r4, [ip, #76]	; 0x4c
   69dac:	ldr	r1, [r1]
   69db0:	add	r4, r4, #1
   69db4:	str	r4, [ip, #76]	; 0x4c
   69db8:	ldr	ip, [sp, #52]	; 0x34
   69dbc:	str	ip, [sp]
   69dc0:	str	r4, [sp, #4]
   69dc4:	bl	62410 <fputs@plt+0x51320>
   69dc8:	cmp	r4, r0
   69dcc:	cmpne	r4, #0
   69dd0:	mov	r5, r0
   69dd4:	bne	6a8d0 <fputs@plt+0x597e0>
   69dd8:	ldrd	r2, [sp, #24]
   69ddc:	mov	ip, #0
   69de0:	mov	r1, #38	; 0x26
   69de4:	mov	r0, sl
   69de8:	add	r3, r3, r2
   69dec:	mov	r2, r5
   69df0:	add	r3, fp, r3, lsl #4
   69df4:	ldr	r4, [r3, #752]	; 0x2f0
   69df8:	str	ip, [sp]
   69dfc:	mov	r3, r4
   69e00:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69e04:	ldr	r6, [sp, #36]	; 0x24
   69e08:	mov	r3, r4
   69e0c:	mov	r1, #70	; 0x46
   69e10:	mov	r0, sl
   69e14:	str	r5, [sp]
   69e18:	mov	r2, r6
   69e1c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   69e20:	ldr	r4, [sp, #20]
   69e24:	mov	r2, #1
   69e28:	mov	r1, r5
   69e2c:	mov	r0, r4
   69e30:	bl	20560 <fputs@plt+0xf470>
   69e34:	ldr	r3, [r4]
   69e38:	ldrh	r3, [r3, #64]	; 0x40
   69e3c:	tst	r3, #2
   69e40:	bne	69e54 <fputs@plt+0x58d64>
   69e44:	mov	r3, r5
   69e48:	mvn	r2, #0
   69e4c:	mov	r1, r6
   69e50:	bl	1c550 <fputs@plt+0xb460>
   69e54:	ldrd	r2, [sp, #24]
   69e58:	add	r3, r3, r2
   69e5c:	mvn	r2, #95	; 0x5f
   69e60:	add	r3, fp, r3, lsl #4
   69e64:	strb	r2, [r3, #781]	; 0x30d
   69e68:	b	6a2cc <fputs@plt+0x591dc>
   69e6c:	movw	r3, #258	; 0x102
   69e70:	bics	r3, r3, r2
   69e74:	beq	6a688 <fputs@plt+0x59598>
   69e78:	ands	r4, r2, #512	; 0x200
   69e7c:	beq	6a7e8 <fputs@plt+0x596f8>
   69e80:	ldr	r0, [sp, #24]
   69e84:	ldr	r3, [sp, #28]
   69e88:	ldrh	r1, [fp, #36]	; 0x24
   69e8c:	ldrh	ip, [r5, #24]
   69e90:	add	r3, r3, r0
   69e94:	mov	r0, #0
   69e98:	add	r3, fp, r3, lsl #4
   69e9c:	ands	r1, r1, #1
   69ea0:	ldr	r3, [r3, #744]	; 0x2e8
   69ea4:	strb	r0, [sp, #168]	; 0xa8
   69ea8:	ldr	lr, [r5, #28]
   69eac:	streq	r1, [sp, #120]	; 0x78
   69eb0:	str	ip, [sp, #80]	; 0x50
   69eb4:	moveq	ip, r1
   69eb8:	str	r3, [sp, #112]	; 0x70
   69ebc:	str	lr, [sp, #116]	; 0x74
   69ec0:	beq	69ee8 <fputs@plt+0x58df8>
   69ec4:	ldrsb	r3, [fp, #38]	; 0x26
   69ec8:	cmp	r3, r0
   69ecc:	ble	6ae70 <fputs@plt+0x59d80>
   69ed0:	ldrh	r3, [lr, #50]	; 0x32
   69ed4:	cmp	r3, ip
   69ed8:	bls	6ae70 <fputs@plt+0x59d80>
   69edc:	mov	r3, #1
   69ee0:	mov	ip, r3
   69ee4:	str	r3, [sp, #120]	; 0x78
   69ee8:	ldr	r0, [sp, #80]	; 0x50
   69eec:	ands	r3, r2, #32
   69ef0:	str	r0, [sp, #124]	; 0x7c
   69ef4:	bne	6a8b8 <fputs@plt+0x597c8>
   69ef8:	ldr	r1, [sp, #80]	; 0x50
   69efc:	str	r3, [sp, #92]	; 0x5c
   69f00:	ldr	r3, [sp, #20]
   69f04:	ands	r2, r2, #16
   69f08:	streq	r2, [sp, #100]	; 0x64
   69f0c:	ldr	r3, [r3, #76]	; 0x4c
   69f10:	add	r9, r3, #1
   69f14:	beq	69f40 <fputs@plt+0x58e50>
   69f18:	ldr	r2, [r5, #48]	; 0x30
   69f1c:	ldr	r2, [r2, r1, lsl #2]
   69f20:	str	r2, [sp, #100]	; 0x64
   69f24:	ldrh	r2, [r2, #20]
   69f28:	tst	r2, #256	; 0x100
   69f2c:	bne	6b7f4 <fputs@plt+0x5a704>
   69f30:	ldr	r2, [sp, #92]	; 0x5c
   69f34:	cmp	r2, #0
   69f38:	beq	6b85c <fputs@plt+0x5a76c>
   69f3c:	mov	ip, #1
   69f40:	ldr	r0, [sp, #80]	; 0x50
   69f44:	ldr	r1, [sp, #116]	; 0x74
   69f48:	ldrh	r2, [r1, #50]	; 0x32
   69f4c:	cmp	r2, r0
   69f50:	bls	6ad4c <fputs@plt+0x59c5c>
   69f54:	ldr	r2, [r1, #28]
   69f58:	ldr	r1, [sp, #52]	; 0x34
   69f5c:	ldrb	r2, [r2, r0]
   69f60:	clz	r2, r2
   69f64:	lsr	r2, r2, #5
   69f68:	cmp	r2, r1
   69f6c:	beq	6ad18 <fputs@plt+0x59c28>
   69f70:	ldr	r1, [sp, #52]	; 0x34
   69f74:	ldr	r0, [sp, #120]	; 0x78
   69f78:	cmp	r1, #0
   69f7c:	str	r0, [sp, #132]	; 0x84
   69f80:	bne	6ad64 <fputs@plt+0x59c74>
   69f84:	str	r0, [sp, #68]	; 0x44
   69f88:	ldr	r0, [sp, #92]	; 0x5c
   69f8c:	str	r1, [sp, #120]	; 0x78
   69f90:	ldr	r2, [sp, #100]	; 0x64
   69f94:	str	r2, [sp, #92]	; 0x5c
   69f98:	str	r0, [sp, #100]	; 0x64
   69f9c:	ldr	r1, [sp, #24]
   69fa0:	ldr	r2, [sp, #28]
   69fa4:	add	r6, r2, r1
   69fa8:	ldr	r2, [sp, #20]
   69fac:	add	r6, fp, r6, lsl #4
   69fb0:	ldr	r8, [r6, #800]	; 0x320
   69fb4:	ldr	r4, [r2]
   69fb8:	ldr	r1, [r2, #8]
   69fbc:	ldrh	r7, [r8, #42]	; 0x2a
   69fc0:	mov	r0, r4
   69fc4:	str	r1, [sp, #88]	; 0x58
   69fc8:	ldrh	r1, [r8, #24]
   69fcc:	add	ip, ip, r1
   69fd0:	mov	lr, r1
   69fd4:	ldr	r1, [r8, #28]
   69fd8:	add	r3, ip, r3
   69fdc:	str	ip, [sp, #84]	; 0x54
   69fe0:	str	r3, [r2, #76]	; 0x4c
   69fe4:	str	lr, [sp, #128]	; 0x80
   69fe8:	bl	25eec <fputs@plt+0x14dfc>
   69fec:	mov	r1, r0
   69ff0:	mov	r0, r4
   69ff4:	bl	24d24 <fputs@plt+0x13c34>
   69ff8:	cmp	r7, #0
   69ffc:	mov	r4, r7
   6a000:	str	r0, [sp, #96]	; 0x60
   6a004:	beq	6a124 <fputs@plt+0x59034>
   6a008:	ldr	r3, [sp, #52]	; 0x34
   6a00c:	cmp	r3, #0
   6a010:	ldr	r3, [r6, #744]	; 0x2e8
   6a014:	str	r3, [sp, #136]	; 0x88
   6a018:	beq	6b5bc <fputs@plt+0x5a4cc>
   6a01c:	mov	r6, #0
   6a020:	mov	r1, #105	; 0x69
   6a024:	ldr	r0, [sp, #88]	; 0x58
   6a028:	mov	r3, r6
   6a02c:	str	r6, [sp]
   6a030:	ldr	r2, [sp, #136]	; 0x88
   6a034:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a038:	mov	r1, #13
   6a03c:	mov	r3, r6
   6a040:	str	r6, [sp]
   6a044:	mov	r2, r6
   6a048:	ldr	r0, [sp, #88]	; 0x58
   6a04c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a050:	mov	r1, #63	; 0x3f
   6a054:	str	r0, [sp, #144]	; 0x90
   6a058:	ldr	r6, [sp, #88]	; 0x58
   6a05c:	mov	r3, #0
   6a060:	str	r9, [sp]
   6a064:	ldr	r2, [sp, #136]	; 0x88
   6a068:	mov	r0, r6
   6a06c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a070:	mov	r1, r0
   6a074:	mvn	r3, #13
   6a078:	str	r0, [sp, #140]	; 0x8c
   6a07c:	mov	r2, r7
   6a080:	mov	r0, r6
   6a084:	bl	2300c <fputs@plt+0x11f1c>
   6a088:	ldr	r1, [sp, #24]
   6a08c:	mov	lr, r6
   6a090:	ldr	r3, [sp, #28]
   6a094:	ldr	r6, [sp, #140]	; 0x8c
   6a098:	ldr	r0, [lr]
   6a09c:	add	r3, r3, r1
   6a0a0:	add	r3, fp, r3, lsl #4
   6a0a4:	ldr	r2, [lr, #32]
   6a0a8:	ldr	ip, [lr, #24]
   6a0ac:	str	r6, [r3, #756]	; 0x2f4
   6a0b0:	ldr	r3, [sp, #144]	; 0x90
   6a0b4:	sub	r1, r2, #1
   6a0b8:	str	r1, [ip, #96]	; 0x60
   6a0bc:	subs	r6, r3, #0
   6a0c0:	ldrb	r3, [r0, #69]	; 0x45
   6a0c4:	movlt	r6, r1
   6a0c8:	cmp	r3, #0
   6a0cc:	bne	6b5ac <fputs@plt+0x5a4bc>
   6a0d0:	ldr	r3, [lr, #4]
   6a0d4:	add	r1, r6, r6, lsl #2
   6a0d8:	add	r3, r3, r1, lsl #2
   6a0dc:	str	sl, [sp, #140]	; 0x8c
   6a0e0:	mov	r6, #0
   6a0e4:	str	r5, [sp, #144]	; 0x90
   6a0e8:	ldr	r5, [sp, #88]	; 0x58
   6a0ec:	str	r2, [r3, #8]
   6a0f0:	ldr	sl, [sp, #136]	; 0x88
   6a0f4:	add	r0, r6, r9
   6a0f8:	mov	r3, r6
   6a0fc:	mov	r2, sl
   6a100:	add	r6, r6, #1
   6a104:	mov	r1, #47	; 0x2f
   6a108:	str	r0, [sp]
   6a10c:	mov	r0, r5
   6a110:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a114:	cmp	r7, r6
   6a118:	bne	6a0f4 <fputs@plt+0x59004>
   6a11c:	ldr	sl, [sp, #140]	; 0x8c
   6a120:	ldr	r5, [sp, #144]	; 0x90
   6a124:	ldr	r2, [sp, #128]	; 0x80
   6a128:	cmp	r7, r2
   6a12c:	bge	6a93c <fputs@plt+0x5984c>
   6a130:	str	sl, [sp, #128]	; 0x80
   6a134:	ldr	r1, [sp, #24]
   6a138:	str	r5, [sp, #136]	; 0x88
   6a13c:	ldr	r3, [sp, #28]
   6a140:	str	fp, [sp, #140]	; 0x8c
   6a144:	ldr	r7, [sp, #20]
   6a148:	ldr	sl, [sp, #96]	; 0x60
   6a14c:	add	r3, r3, r1
   6a150:	add	r3, fp, r3, lsl #4
   6a154:	mov	fp, r2
   6a158:	str	r3, [sp, #144]	; 0x90
   6a15c:	b	6a1ec <fputs@plt+0x590fc>
   6a160:	cmp	r9, #0
   6a164:	moveq	r9, r0
   6a168:	beq	6a17c <fputs@plt+0x5908c>
   6a16c:	mov	r1, r9
   6a170:	mov	r0, r7
   6a174:	mov	r9, r2
   6a178:	bl	1c6d0 <fputs@plt+0xb5e0>
   6a17c:	ldrh	r3, [r5, #18]
   6a180:	movw	r2, #257	; 0x101
   6a184:	tst	r2, r3
   6a188:	bne	6a1e0 <fputs@plt+0x590f0>
   6a18c:	ldrh	r3, [r5, #20]
   6a190:	ldr	r2, [r5]
   6a194:	ands	r6, r3, #2048	; 0x800
   6a198:	ldr	r5, [r2, #16]
   6a19c:	beq	6a8e0 <fputs@plt+0x597f0>
   6a1a0:	cmp	sl, #0
   6a1a4:	beq	6a1e0 <fputs@plt+0x590f0>
   6a1a8:	ldrb	r1, [sl, r4]
   6a1ac:	mov	r0, r5
   6a1b0:	bl	168c0 <fputs@plt+0x57d0>
   6a1b4:	cmp	r0, #65	; 0x41
   6a1b8:	beq	6a1d8 <fputs@plt+0x590e8>
   6a1bc:	ldrb	r1, [sl, r4]
   6a1c0:	cmp	r1, #65	; 0x41
   6a1c4:	beq	6a1d8 <fputs@plt+0x590e8>
   6a1c8:	mov	r0, r5
   6a1cc:	bl	1c300 <fputs@plt+0xb210>
   6a1d0:	cmp	r0, #0
   6a1d4:	beq	6a1e0 <fputs@plt+0x590f0>
   6a1d8:	mov	r3, #65	; 0x41
   6a1dc:	strb	r3, [sl, r4]
   6a1e0:	add	r4, r4, #1
   6a1e4:	cmp	fp, r4
   6a1e8:	beq	6a930 <fputs@plt+0x59840>
   6a1ec:	ldr	r1, [r8, #48]	; 0x30
   6a1f0:	add	r6, r9, r4
   6a1f4:	mov	r3, r4
   6a1f8:	mov	r0, r7
   6a1fc:	ldr	r2, [sp, #40]	; 0x28
   6a200:	ldr	r5, [r1, r4, lsl #2]
   6a204:	ldr	r1, [sp, #52]	; 0x34
   6a208:	stm	sp, {r1, r6}
   6a20c:	mov	r1, r5
   6a210:	bl	62410 <fputs@plt+0x51320>
   6a214:	cmp	r6, r0
   6a218:	mov	r2, r0
   6a21c:	beq	6a17c <fputs@plt+0x5908c>
   6a220:	ldr	r3, [sp, #84]	; 0x54
   6a224:	cmp	r3, #1
   6a228:	beq	6a160 <fputs@plt+0x59070>
   6a22c:	mov	r0, #0
   6a230:	mov	r3, r6
   6a234:	mov	r1, #31
   6a238:	str	r0, [sp]
   6a23c:	ldr	r0, [sp, #88]	; 0x58
   6a240:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a244:	b	6a17c <fputs@plt+0x5908c>
   6a248:	mov	r1, #1
   6a24c:	sub	r2, r3, #32
   6a250:	lsl	r2, r1, r2
   6a254:	rsb	r0, r3, #32
   6a258:	mvn	r3, r1, lsl r3
   6a25c:	orr	r2, r2, r1, lsr r0
   6a260:	mvn	r2, r2
   6a264:	ldr	r1, [sp, #44]	; 0x2c
   6a268:	and	r3, r3, r1
   6a26c:	ldr	r1, [sp, #48]	; 0x30
   6a270:	and	r2, r2, r1
   6a274:	b	69940 <fputs@plt+0x58850>
   6a278:	ldr	ip, [r2, #32]
   6a27c:	mov	r3, #0
   6a280:	mov	r1, #16
   6a284:	mov	r0, sl
   6a288:	ldr	r4, [r2, #36]	; 0x24
   6a28c:	str	ip, [sp]
   6a290:	mov	r2, r4
   6a294:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a298:	mov	ip, #0
   6a29c:	mov	r2, r4
   6a2a0:	mov	r3, r9
   6a2a4:	mov	r1, #18
   6a2a8:	mov	r0, sl
   6a2ac:	str	ip, [sp]
   6a2b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a2b4:	ldrd	r2, [sp, #24]
   6a2b8:	add	r3, r3, r2
   6a2bc:	mov	r2, #13
   6a2c0:	add	r3, fp, r3, lsl #4
   6a2c4:	strb	r2, [r3, #781]	; 0x30d
   6a2c8:	str	r0, [r3, #788]	; 0x314
   6a2cc:	ldrd	r2, [sp, #24]
   6a2d0:	ldr	r5, [fp, #340]	; 0x154
   6a2d4:	ldr	r4, [fp, #348]	; 0x15c
   6a2d8:	add	r6, r3, r2
   6a2dc:	add	r6, fp, r6, lsl #4
   6a2e0:	cmp	r5, #0
   6a2e4:	ldr	ip, [r6, #736]	; 0x2e0
   6a2e8:	ble	6a4d4 <fputs@plt+0x593e4>
   6a2ec:	add	r4, r4, #48	; 0x30
   6a2f0:	str	fp, [sp, #40]	; 0x28
   6a2f4:	ldr	r9, [pc, #1560]	; 6a914 <fputs@plt+0x59824>
   6a2f8:	add	r9, pc, r9
   6a2fc:	add	r9, r9, #4
   6a300:	str	r9, [sp, #52]	; 0x34
   6a304:	b	6a358 <fputs@plt+0x59268>
   6a308:	cmp	ip, #0
   6a30c:	ldr	r7, [r4, #-48]	; 0xffffffd0
   6a310:	beq	6a320 <fputs@plt+0x59230>
   6a314:	ldr	r2, [r7, #4]
   6a318:	tst	r2, #1
   6a31c:	beq	6a34c <fputs@plt+0x5925c>
   6a320:	tst	r3, #512	; 0x200
   6a324:	bne	6a50c <fputs@plt+0x5941c>
   6a328:	mov	r1, r7
   6a32c:	mov	r3, #16
   6a330:	ldr	r0, [sp, #20]
   6a334:	ldr	r2, [sp, #32]
   6a338:	bl	64df0 <fputs@plt+0x53d00>
   6a33c:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   6a340:	ldr	ip, [r6, #736]	; 0x2e0
   6a344:	orr	r3, r3, #4
   6a348:	strh	r3, [r4, #-28]	; 0xffffffe4
   6a34c:	subs	r5, r5, #1
   6a350:	add	r4, r4, #48	; 0x30
   6a354:	beq	6a39c <fputs@plt+0x592ac>
   6a358:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   6a35c:	tst	r3, #6
   6a360:	bne	6a34c <fputs@plt+0x5925c>
   6a364:	ldr	lr, [r4, #-8]
   6a368:	ldr	r1, [r4, #-4]
   6a36c:	ldr	r0, [r6, #808]	; 0x328
   6a370:	ldr	r2, [r6, #812]	; 0x32c
   6a374:	and	r8, lr, r0
   6a378:	and	r9, r1, r2
   6a37c:	orrs	r2, r8, r9
   6a380:	beq	6a308 <fputs@plt+0x59218>
   6a384:	ldr	r2, [sp, #40]	; 0x28
   6a388:	mov	r3, #1
   6a38c:	subs	r5, r5, #1
   6a390:	add	r4, r4, #48	; 0x30
   6a394:	strb	r3, [r2, #41]	; 0x29
   6a398:	bne	6a358 <fputs@plt+0x59268>
   6a39c:	ldr	fp, [sp, #40]	; 0x28
   6a3a0:	ldr	r5, [fp, #340]	; 0x154
   6a3a4:	ldr	r4, [fp, #348]	; 0x15c
   6a3a8:	cmp	r5, #0
   6a3ac:	ble	6a4d4 <fputs@plt+0x593e4>
   6a3b0:	ldrd	r2, [sp, #24]
   6a3b4:	str	sl, [sp, #40]	; 0x28
   6a3b8:	ldr	r7, [sp, #36]	; 0x24
   6a3bc:	str	fp, [sp, #36]	; 0x24
   6a3c0:	add	r6, r3, r2
   6a3c4:	add	r6, fp, r6, lsl #4
   6a3c8:	ldrh	r3, [r4, #20]
   6a3cc:	tst	r3, #6
   6a3d0:	bne	6a4c0 <fputs@plt+0x593d0>
   6a3d4:	ldrh	r3, [r4, #18]
   6a3d8:	tst	r3, #130	; 0x82
   6a3dc:	beq	6a4c0 <fputs@plt+0x593d0>
   6a3e0:	tst	r3, #2048	; 0x800
   6a3e4:	beq	6a4c0 <fputs@plt+0x593d0>
   6a3e8:	ldr	r3, [r4, #8]
   6a3ec:	cmp	r3, r7
   6a3f0:	bne	6a4c0 <fputs@plt+0x593d0>
   6a3f4:	cmp	ip, #0
   6a3f8:	bne	6a4c0 <fputs@plt+0x593d0>
   6a3fc:	ldr	lr, [sp, #44]	; 0x2c
   6a400:	mov	r3, #131	; 0x83
   6a404:	mov	r1, r7
   6a408:	ldr	r9, [r4]
   6a40c:	ldr	r2, [r4, #12]
   6a410:	str	lr, [sp]
   6a414:	ldr	lr, [sp, #48]	; 0x30
   6a418:	ldr	r0, [sp, #64]	; 0x40
   6a41c:	str	lr, [sp, #4]
   6a420:	str	r3, [sp, #8]
   6a424:	str	ip, [sp, #12]
   6a428:	bl	414b4 <fputs@plt+0x303c4>
   6a42c:	subs	r1, r0, #0
   6a430:	beq	6a4bc <fputs@plt+0x593cc>
   6a434:	ldrh	r3, [r1, #20]
   6a438:	str	r1, [sp, #52]	; 0x34
   6a43c:	tst	r3, #4
   6a440:	bne	6a4bc <fputs@plt+0x593cc>
   6a444:	mov	r2, #48	; 0x30
   6a448:	mov	r3, #0
   6a44c:	ldr	r0, [sp, #56]	; 0x38
   6a450:	bl	240a0 <fputs@plt+0x12fb0>
   6a454:	subs	r8, r0, #0
   6a458:	ldr	r1, [sp, #52]	; 0x34
   6a45c:	beq	6a4bc <fputs@plt+0x593cc>
   6a460:	ldr	ip, [r1]
   6a464:	mov	r3, #16
   6a468:	mov	r1, r8
   6a46c:	ldr	r0, [sp, #20]
   6a470:	ldr	r2, [sp, #32]
   6a474:	ldrd	sl, [ip]
   6a478:	strd	sl, [r8]
   6a47c:	ldrd	sl, [ip, #8]
   6a480:	strd	sl, [r8, #8]
   6a484:	ldrd	sl, [ip, #16]
   6a488:	ldr	lr, [r9, #12]
   6a48c:	strd	sl, [r8, #16]
   6a490:	ldrd	sl, [ip, #24]
   6a494:	strd	sl, [r8, #24]
   6a498:	ldrd	sl, [ip, #32]
   6a49c:	strd	sl, [r8, #32]
   6a4a0:	ldrd	sl, [ip, #40]	; 0x28
   6a4a4:	str	lr, [r8, #12]
   6a4a8:	strd	sl, [r8, #40]	; 0x28
   6a4ac:	bl	64df0 <fputs@plt+0x53d00>
   6a4b0:	mov	r1, r8
   6a4b4:	ldr	r0, [sp, #56]	; 0x38
   6a4b8:	bl	19bf4 <fputs@plt+0x8b04>
   6a4bc:	ldr	ip, [r6, #736]	; 0x2e0
   6a4c0:	subs	r5, r5, #1
   6a4c4:	add	r4, r4, #48	; 0x30
   6a4c8:	bne	6a3c8 <fputs@plt+0x592d8>
   6a4cc:	ldr	fp, [sp, #36]	; 0x24
   6a4d0:	ldr	sl, [sp, #40]	; 0x28
   6a4d4:	cmp	ip, #0
   6a4d8:	ldrd	r2, [sp, #24]
   6a4dc:	bne	6a57c <fputs@plt+0x5948c>
   6a4e0:	add	r3, r3, r2
   6a4e4:	add	r3, fp, r3, lsl #4
   6a4e8:	ldr	r0, [r3, #808]	; 0x328
   6a4ec:	ldr	r1, [r3, #812]	; 0x32c
   6a4f0:	add	sp, sp, #180	; 0xb4
   6a4f4:	ldrd	r4, [sp]
   6a4f8:	ldrd	r6, [sp, #8]
   6a4fc:	ldrd	r8, [sp, #16]
   6a500:	ldrd	sl, [sp, #24]
   6a504:	add	sp, sp, #32
   6a508:	pop	{pc}		; (ldr pc, [sp], #4)
   6a50c:	mov	r3, #0
   6a510:	mov	r1, #46	; 0x2e
   6a514:	ldr	r2, [r6, #772]	; 0x304
   6a518:	mov	r0, sl
   6a51c:	str	r3, [sp]
   6a520:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a524:	mov	fp, r0
   6a528:	mov	r1, r7
   6a52c:	ldr	r0, [sp, #20]
   6a530:	mov	r3, #16
   6a534:	ldr	r2, [sp, #32]
   6a538:	bl	64df0 <fputs@plt+0x53d00>
   6a53c:	cmp	fp, #0
   6a540:	beq	6a33c <fputs@plt+0x5924c>
   6a544:	ldr	r1, [sl, #24]
   6a548:	ldr	r3, [sl, #32]
   6a54c:	sub	r2, r3, #1
   6a550:	movlt	fp, r2
   6a554:	str	r2, [r1, #96]	; 0x60
   6a558:	ldr	r2, [sl]
   6a55c:	ldrb	r2, [r2, #69]	; 0x45
   6a560:	cmp	r2, #0
   6a564:	ldreq	r1, [sl, #4]
   6a568:	addeq	r2, fp, fp, lsl #2
   6a56c:	ldrne	r2, [sp, #52]	; 0x34
   6a570:	addeq	r2, r1, r2, lsl #2
   6a574:	str	r3, [r2, #8]
   6a578:	b	6a33c <fputs@plt+0x5924c>
   6a57c:	ldr	ip, [sl, #32]
   6a580:	add	r6, r3, r2
   6a584:	mov	r5, #0
   6a588:	add	r6, fp, r6, lsl #4
   6a58c:	mov	r2, #1
   6a590:	mov	r1, #22
   6a594:	mov	r0, sl
   6a598:	ldr	r3, [r6, #736]	; 0x2e0
   6a59c:	str	ip, [r6, #764]	; 0x2fc
   6a5a0:	str	r5, [sp]
   6a5a4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a5a8:	ldr	r0, [sp, #20]
   6a5ac:	bl	204c4 <fputs@plt+0xf3d4>
   6a5b0:	ldr	r2, [fp, #340]	; 0x154
   6a5b4:	ldr	r4, [fp, #348]	; 0x15c
   6a5b8:	ldr	r0, [r6, #808]	; 0x328
   6a5bc:	cmp	r2, r5
   6a5c0:	ldrle	r1, [r6, #812]	; 0x32c
   6a5c4:	ble	6a4f0 <fputs@plt+0x59400>
   6a5c8:	add	r4, r4, #48	; 0x30
   6a5cc:	mov	r8, r6
   6a5d0:	ldr	sl, [sp, #20]
   6a5d4:	ldr	r9, [sp, #32]
   6a5d8:	ldr	r1, [r6, #812]	; 0x32c
   6a5dc:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   6a5e0:	tst	r3, #6
   6a5e4:	bne	6a62c <fputs@plt+0x5953c>
   6a5e8:	ldr	ip, [r4, #-8]
   6a5ec:	ldr	r3, [r4, #-4]
   6a5f0:	and	r6, r0, ip
   6a5f4:	and	r7, r1, r3
   6a5f8:	orrs	r3, r6, r7
   6a5fc:	bne	6a62c <fputs@plt+0x5953c>
   6a600:	mov	r3, #16
   6a604:	mov	r2, r9
   6a608:	ldr	r1, [r4, #-48]	; 0xffffffd0
   6a60c:	mov	r0, sl
   6a610:	bl	64df0 <fputs@plt+0x53d00>
   6a614:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   6a618:	ldr	r2, [fp, #340]	; 0x154
   6a61c:	ldr	r0, [r8, #808]	; 0x328
   6a620:	orr	r3, r3, #4
   6a624:	ldr	r1, [r8, #812]	; 0x32c
   6a628:	strh	r3, [r4, #-28]	; 0xffffffe4
   6a62c:	add	r5, r5, #1
   6a630:	add	r4, r4, #48	; 0x30
   6a634:	cmp	r2, r5
   6a638:	bgt	6a5dc <fputs@plt+0x594ec>
   6a63c:	b	6a4f0 <fputs@plt+0x59400>
   6a640:	ldr	ip, [r1, #64]	; 0x40
   6a644:	sub	r2, r2, r0
   6a648:	add	r3, r0, ip
   6a64c:	str	ip, [sp, #60]	; 0x3c
   6a650:	strd	r2, [r1, #60]	; 0x3c
   6a654:	b	69a7c <fputs@plt+0x5898c>
   6a658:	ldr	lr, [sp, #20]
   6a65c:	mov	ip, #0
   6a660:	mov	r1, #22
   6a664:	mov	r2, ip
   6a668:	mov	r0, sl
   6a66c:	ldr	r3, [lr, #76]	; 0x4c
   6a670:	add	r3, r3, #1
   6a674:	str	r3, [lr, #76]	; 0x4c
   6a678:	str	r3, [r4, #736]	; 0x2e0
   6a67c:	str	ip, [sp]
   6a680:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a684:	b	699d8 <fputs@plt+0x588e8>
   6a688:	ands	r6, r2, #32
   6a68c:	and	r1, r2, #16
   6a690:	beq	6a85c <fputs@plt+0x5976c>
   6a694:	ldr	r3, [r5, #48]	; 0x30
   6a698:	cmp	r1, #0
   6a69c:	ldr	r5, [r3]
   6a6a0:	bne	6adc8 <fputs@plt+0x59cd8>
   6a6a4:	ldr	r3, [sp, #52]	; 0x34
   6a6a8:	cmp	r3, #0
   6a6ac:	beq	6ade0 <fputs@plt+0x59cf0>
   6a6b0:	mov	r1, #105	; 0x69
   6a6b4:	mov	r0, #0
   6a6b8:	mov	r3, r9
   6a6bc:	ldr	r2, [sp, #36]	; 0x24
   6a6c0:	mov	r6, r5
   6a6c4:	str	r0, [sp]
   6a6c8:	mov	r0, sl
   6a6cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a6d0:	cmp	r6, #0
   6a6d4:	beq	6b744 <fputs@plt+0x5a654>
   6a6d8:	ldr	r3, [sp, #20]
   6a6dc:	ldr	r4, [r6]
   6a6e0:	ldr	r5, [r3, #76]	; 0x4c
   6a6e4:	mov	r0, r3
   6a6e8:	ldr	r1, [r4, #16]
   6a6ec:	add	r5, r5, #1
   6a6f0:	mov	r2, r5
   6a6f4:	str	r5, [r3, #76]	; 0x4c
   6a6f8:	bl	62638 <fputs@plt+0x51548>
   6a6fc:	ldrb	r3, [r4]
   6a700:	and	r3, r3, #253	; 0xfd
   6a704:	cmp	r3, #80	; 0x50
   6a708:	ldr	r3, [sp, #52]	; 0x34
   6a70c:	bne	6b35c <fputs@plt+0x5a26c>
   6a710:	cmp	r3, #0
   6a714:	moveq	r7, #83	; 0x53
   6a718:	beq	6b330 <fputs@plt+0x5a240>
   6a71c:	mov	r7, #81	; 0x51
   6a720:	ldr	r3, [sp, #40]	; 0x28
   6a724:	mov	r2, r6
   6a728:	add	r1, r3, #72	; 0x48
   6a72c:	mov	r0, r3
   6a730:	bl	1cf38 <fputs@plt+0xbe48>
   6a734:	ldr	r1, [sp, #24]
   6a738:	ldr	r3, [sp, #28]
   6a73c:	ldr	r2, [sl, #32]
   6a740:	add	r3, r3, r1
   6a744:	mov	r1, #6
   6a748:	ldr	r6, [sp, #20]
   6a74c:	add	r3, fp, r3, lsl #4
   6a750:	mov	ip, #0
   6a754:	mov	r0, sl
   6a758:	ldr	r8, [sp, #36]	; 0x24
   6a75c:	strb	r1, [r3, #781]	; 0x30d
   6a760:	ldr	r1, [sp, #36]	; 0x24
   6a764:	ldr	r4, [r6, #76]	; 0x4c
   6a768:	str	r1, [r3, #784]	; 0x310
   6a76c:	mov	r1, #103	; 0x67
   6a770:	str	r2, [r3, #788]	; 0x314
   6a774:	mov	r2, r8
   6a778:	add	r4, r4, #1
   6a77c:	mov	r3, r4
   6a780:	str	r4, [r6, #76]	; 0x4c
   6a784:	str	ip, [sp]
   6a788:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a78c:	ldr	r3, [r6]
   6a790:	mov	r0, r6
   6a794:	ldrh	r3, [r3, #64]	; 0x40
   6a798:	tst	r3, #2
   6a79c:	bne	6a7b0 <fputs@plt+0x596c0>
   6a7a0:	mov	r3, r4
   6a7a4:	mvn	r2, #0
   6a7a8:	mov	r1, r8
   6a7ac:	bl	1c550 <fputs@plt+0xb460>
   6a7b0:	mov	r3, r9
   6a7b4:	mov	r2, r5
   6a7b8:	str	r4, [sp]
   6a7bc:	mov	r1, r7
   6a7c0:	mov	r0, sl
   6a7c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a7c8:	ldr	r3, [sl]
   6a7cc:	ldrb	r3, [r3, #69]	; 0x45
   6a7d0:	cmp	r3, #0
   6a7d4:	bne	6a2cc <fputs@plt+0x591dc>
   6a7d8:	mov	r1, #83	; 0x53
   6a7dc:	mov	r0, sl
   6a7e0:	bl	1bc28 <fputs@plt+0xab38>
   6a7e4:	b	6a2cc <fputs@plt+0x591dc>
   6a7e8:	tst	r2, #8192	; 0x2000
   6a7ec:	bne	6ae7c <fputs@plt+0x59d8c>
   6a7f0:	ands	ip, r1, #32
   6a7f4:	bne	69e54 <fputs@plt+0x58d64>
   6a7f8:	ldrd	r2, [sp, #24]
   6a7fc:	mov	r0, sl
   6a800:	ldr	lr, [sp, #36]	; 0x24
   6a804:	ldr	r1, [pc, #268]	; 6a918 <fputs@plt+0x59828>
   6a808:	add	r4, r3, r2
   6a80c:	mov	r3, r9
   6a810:	add	r4, fp, r4, lsl #4
   6a814:	mov	r2, lr
   6a818:	str	lr, [r4, #784]	; 0x310
   6a81c:	add	r1, pc, r1
   6a820:	ldr	lr, [sp, #52]	; 0x34
   6a824:	add	r1, r1, lr
   6a828:	ldrb	lr, [r1, #3308]	; 0xcec
   6a82c:	ldrb	r1, [r1, #3312]	; 0xcf0
   6a830:	strb	lr, [r4, #781]	; 0x30d
   6a834:	str	ip, [sp]
   6a838:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a83c:	add	r0, r0, #1
   6a840:	mov	r3, #1
   6a844:	strb	r3, [r4, #783]	; 0x30f
   6a848:	str	r0, [r4, #788]	; 0x314
   6a84c:	b	6a2cc <fputs@plt+0x591dc>
   6a850:	mvn	r3, #1
   6a854:	mvn	r2, #0
   6a858:	b	6a264 <fputs@plt+0x59174>
   6a85c:	cmp	r1, #0
   6a860:	bne	6b590 <fputs@plt+0x5a4a0>
   6a864:	mov	r3, r9
   6a868:	ldr	r2, [sp, #36]	; 0x24
   6a86c:	ldr	r0, [sp, #52]	; 0x34
   6a870:	cmp	r0, #0
   6a874:	bne	6b9d4 <fputs@plt+0x5a8e4>
   6a878:	mov	r1, r0
   6a87c:	mov	r0, sl
   6a880:	str	r1, [sp]
   6a884:	mov	r1, #108	; 0x6c
   6a888:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a88c:	ldr	r2, [sl, #32]
   6a890:	ldr	r1, [sp, #24]
   6a894:	ldr	r3, [sp, #28]
   6a898:	add	r3, r3, r1
   6a89c:	mov	r1, #7
   6a8a0:	add	r3, fp, r3, lsl #4
   6a8a4:	strb	r1, [r3, #781]	; 0x30d
   6a8a8:	ldr	r1, [sp, #36]	; 0x24
   6a8ac:	str	r1, [r3, #784]	; 0x310
   6a8b0:	str	r2, [r3, #788]	; 0x314
   6a8b4:	b	6a2cc <fputs@plt+0x591dc>
   6a8b8:	ldr	r3, [r5, #48]	; 0x30
   6a8bc:	add	r1, r0, #1
   6a8c0:	mov	ip, #1
   6a8c4:	ldr	r3, [r3, r0, lsl #2]
   6a8c8:	str	r3, [sp, #92]	; 0x5c
   6a8cc:	b	69f00 <fputs@plt+0x58e10>
   6a8d0:	mov	r1, r4
   6a8d4:	ldr	r0, [sp, #20]
   6a8d8:	bl	1c6d0 <fputs@plt+0xb5e0>
   6a8dc:	b	69dd8 <fputs@plt+0x58ce8>
   6a8e0:	mov	r0, r5
   6a8e4:	bl	161d8 <fputs@plt+0x50e8>
   6a8e8:	cmp	r0, #0
   6a8ec:	beq	6a1a0 <fputs@plt+0x590b0>
   6a8f0:	add	r2, r9, r4
   6a8f4:	mov	r1, #76	; 0x4c
   6a8f8:	ldr	r0, [sp, #88]	; 0x58
   6a8fc:	ldr	r3, [sp, #144]	; 0x90
   6a900:	ldr	r3, [r3, #748]	; 0x2ec
   6a904:	str	r6, [sp]
   6a908:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6a90c:	b	6a1a0 <fputs@plt+0x590b0>
   6a910:	andeq	r9, r4, r8, asr ip
   6a914:	andeq	r9, r4, r0, asr r5
   6a918:	andeq	fp, r2, ip, asr #5
   6a91c:	andeq	fp, r2, r4, lsl r0
   6a920:	strdeq	sl, [r2], -r8
   6a924:			; <UNDEFINED> instruction: 0x000487b4
   6a928:	muleq	r4, r8, r2
   6a92c:	andeq	r7, r4, r8, asr #30
   6a930:	ldr	sl, [sp, #128]	; 0x80
   6a934:	ldr	r5, [sp, #136]	; 0x88
   6a938:	ldr	fp, [sp, #140]	; 0x8c
   6a93c:	ldr	r3, [sp, #96]	; 0x60
   6a940:	cmp	r3, #0
   6a944:	beq	6a954 <fputs@plt+0x59864>
   6a948:	ldr	r2, [sp, #80]	; 0x50
   6a94c:	ldrb	r3, [r3, r2]
   6a950:	strb	r3, [sp, #168]	; 0xa8
   6a954:	ldrd	r2, [sp, #24]
   6a958:	add	r3, r3, r2
   6a95c:	ldr	r2, [sp, #80]	; 0x50
   6a960:	add	r3, fp, r3, lsl #4
   6a964:	ldr	r7, [r3, #752]	; 0x2f0
   6a968:	adds	r6, r2, #0
   6a96c:	ldr	r2, [sp, #100]	; 0x64
   6a970:	movne	r6, #1
   6a974:	cmp	r2, #0
   6a978:	beq	6b2f4 <fputs@plt+0x5a204>
   6a97c:	ldrh	r3, [r2, #18]
   6a980:	tst	r3, #40	; 0x28
   6a984:	ldr	r3, [sp, #92]	; 0x5c
   6a988:	movne	r8, #1
   6a98c:	moveq	r8, #0
   6a990:	cmp	r3, #0
   6a994:	beq	6b768 <fputs@plt+0x5a678>
   6a998:	ldr	r3, [sp, #92]	; 0x5c
   6a99c:	ldrh	r3, [r3, #18]
   6a9a0:	tst	r3, #40	; 0x28
   6a9a4:	movne	r3, #1
   6a9a8:	moveq	r3, #0
   6a9ac:	str	r3, [sp, #84]	; 0x54
   6a9b0:	ldr	r0, [sp, #20]
   6a9b4:	ldr	r3, [sp, #100]	; 0x64
   6a9b8:	ldr	r2, [sp, #80]	; 0x50
   6a9bc:	ldr	r3, [r3]
   6a9c0:	add	r6, r2, r9
   6a9c4:	mov	r2, r6
   6a9c8:	ldr	r4, [r3, #16]
   6a9cc:	mov	r1, r4
   6a9d0:	bl	62638 <fputs@plt+0x51548>
   6a9d4:	ldr	r3, [sp, #100]	; 0x64
   6a9d8:	ldrh	r3, [r3, #20]
   6a9dc:	tst	r3, #256	; 0x100
   6a9e0:	beq	6aa1c <fputs@plt+0x5992c>
   6a9e4:	ldr	r3, [sl]
   6a9e8:	ldrb	r3, [r3, #69]	; 0x45
   6a9ec:	cmp	r3, #0
   6a9f0:	bne	6b9ec <fputs@plt+0x5a8fc>
   6a9f4:	ldr	r3, [sl, #4]
   6a9f8:	ldr	r2, [sl, #32]
   6a9fc:	sub	r2, r2, #1
   6aa00:	add	r2, r2, r2, lsl #2
   6aa04:	add	r3, r3, r2, lsl #2
   6aa08:	ldr	r2, [sp, #40]	; 0x28
   6aa0c:	mov	r1, #1
   6aa10:	ldr	r2, [r2, #36]	; 0x24
   6aa14:	strb	r1, [r3, #3]
   6aa18:	str	r2, [r3, #12]
   6aa1c:	mov	r0, r4
   6aa20:	bl	161d8 <fputs@plt+0x50e8>
   6aa24:	cmp	r0, #0
   6aa28:	bne	6b7d4 <fputs@plt+0x5a6e4>
   6aa2c:	ldr	r6, [sp, #96]	; 0x60
   6aa30:	cmp	r6, #0
   6aa34:	beq	6aa80 <fputs@plt+0x59990>
   6aa38:	ldr	r2, [sp, #80]	; 0x50
   6aa3c:	mov	r0, r4
   6aa40:	ldrb	r1, [r6, r2]
   6aa44:	bl	168c0 <fputs@plt+0x57d0>
   6aa48:	cmp	r0, #65	; 0x41
   6aa4c:	beq	6aa70 <fputs@plt+0x59980>
   6aa50:	ldr	r2, [sp, #80]	; 0x50
   6aa54:	ldrb	r1, [r6, r2]
   6aa58:	cmp	r1, #65	; 0x41
   6aa5c:	beq	6aa70 <fputs@plt+0x59980>
   6aa60:	mov	r0, r4
   6aa64:	bl	1c300 <fputs@plt+0xb210>
   6aa68:	cmp	r0, #0
   6aa6c:	beq	6aa80 <fputs@plt+0x59990>
   6aa70:	ldr	r1, [sp, #80]	; 0x50
   6aa74:	mov	r3, #65	; 0x41
   6aa78:	ldr	r2, [sp, #96]	; 0x60
   6aa7c:	strb	r3, [r2, r1]
   6aa80:	ldr	r3, [sp, #80]	; 0x50
   6aa84:	mov	r6, #1
   6aa88:	add	r4, r3, #1
   6aa8c:	mov	r1, r9
   6aa90:	ldr	r0, [sp, #20]
   6aa94:	ldr	r3, [sp, #132]	; 0x84
   6aa98:	sub	r2, r4, r3
   6aa9c:	ldr	r3, [sp, #96]	; 0x60
   6aaa0:	bl	2e9a4 <fputs@plt+0x1d8b4>
   6aaa4:	ldrh	r3, [r5, #42]	; 0x2a
   6aaa8:	cmp	r3, #0
   6aaac:	beq	6aab8 <fputs@plt+0x599c8>
   6aab0:	cmp	r3, r4
   6aab4:	beq	6aaec <fputs@plt+0x599fc>
   6aab8:	ldr	r1, [pc, #-420]	; 6a91c <fputs@plt+0x5982c>
   6aabc:	mov	r3, r7
   6aac0:	mov	r0, sl
   6aac4:	str	r9, [sp]
   6aac8:	ldr	ip, [sp, #52]	; 0x34
   6aacc:	str	r4, [sp, #4]
   6aad0:	ldr	r2, [sp, #112]	; 0x70
   6aad4:	add	r1, pc, r1
   6aad8:	add	r1, r1, ip
   6aadc:	add	r6, r1, r6, lsl #2
   6aae0:	add	r8, r6, r8, lsl #1
   6aae4:	ldrb	r1, [r8, #3296]	; 0xce0
   6aae8:	bl	2e5f0 <fputs@plt+0x1d500>
   6aaec:	ldr	r8, [sp, #92]	; 0x5c
   6aaf0:	cmp	r8, #0
   6aaf4:	beq	6ad88 <fputs@plt+0x59c98>
   6aaf8:	ldr	r3, [r8]
   6aafc:	ldr	r0, [sp, #20]
   6ab00:	ldr	r2, [sp, #80]	; 0x50
   6ab04:	ldr	r4, [r3, #16]
   6ab08:	add	r6, r2, r9
   6ab0c:	mov	r2, #1
   6ab10:	mov	r1, r6
   6ab14:	bl	20560 <fputs@plt+0xf470>
   6ab18:	mov	r2, r6
   6ab1c:	mov	r1, r4
   6ab20:	ldr	r0, [sp, #20]
   6ab24:	bl	62638 <fputs@plt+0x51548>
   6ab28:	ldrh	r3, [r8, #20]
   6ab2c:	tst	r3, #256	; 0x100
   6ab30:	beq	6ab6c <fputs@plt+0x59a7c>
   6ab34:	ldr	r3, [sl]
   6ab38:	ldrb	r3, [r3, #69]	; 0x45
   6ab3c:	cmp	r3, #0
   6ab40:	bne	6b9c4 <fputs@plt+0x5a8d4>
   6ab44:	ldr	r3, [sl, #4]
   6ab48:	ldr	r2, [sl, #32]
   6ab4c:	sub	r2, r2, #1
   6ab50:	add	r2, r2, r2, lsl #2
   6ab54:	add	r3, r3, r2, lsl #2
   6ab58:	ldr	r2, [sp, #40]	; 0x28
   6ab5c:	mov	r1, #1
   6ab60:	ldr	r2, [r2, #36]	; 0x24
   6ab64:	strb	r1, [r3, #3]
   6ab68:	str	r2, [r3, #12]
   6ab6c:	mov	r0, r4
   6ab70:	bl	161d8 <fputs@plt+0x50e8>
   6ab74:	cmp	r0, #0
   6ab78:	bne	6b7b4 <fputs@plt+0x5a6c4>
   6ab7c:	ldrb	r1, [sp, #168]	; 0xa8
   6ab80:	mov	r0, r4
   6ab84:	bl	168c0 <fputs@plt+0x57d0>
   6ab88:	cmp	r0, #65	; 0x41
   6ab8c:	beq	6abac <fputs@plt+0x59abc>
   6ab90:	ldrb	r1, [sp, #168]	; 0xa8
   6ab94:	cmp	r1, #65	; 0x41
   6ab98:	beq	6abac <fputs@plt+0x59abc>
   6ab9c:	mov	r0, r4
   6aba0:	bl	1c300 <fputs@plt+0xb210>
   6aba4:	cmp	r0, #0
   6aba8:	beq	6bae0 <fputs@plt+0x5a9f0>
   6abac:	ldr	r3, [sp, #80]	; 0x50
   6abb0:	add	r3, r3, #1
   6abb4:	str	r3, [sp, #124]	; 0x7c
   6abb8:	ldr	r0, [sp, #56]	; 0x38
   6abbc:	ldr	r1, [sp, #96]	; 0x60
   6abc0:	bl	19bf4 <fputs@plt+0x8b04>
   6abc4:	ldr	r1, [sp, #24]
   6abc8:	ldr	r3, [sp, #28]
   6abcc:	ldr	r2, [sl, #32]
   6abd0:	add	r3, r3, r1
   6abd4:	add	r3, fp, r3, lsl #4
   6abd8:	str	r2, [r3, #788]	; 0x314
   6abdc:	ldr	r1, [pc, #-708]	; 6a920 <fputs@plt+0x59830>
   6abe0:	mov	r3, r7
   6abe4:	str	r9, [sp]
   6abe8:	ldr	ip, [sp, #52]	; 0x34
   6abec:	ldr	r2, [sp, #112]	; 0x70
   6abf0:	add	r1, pc, r1
   6abf4:	ldr	r0, [sp, #124]	; 0x7c
   6abf8:	add	r1, r1, ip, lsl #1
   6abfc:	ldr	ip, [sp, #84]	; 0x54
   6ac00:	str	r0, [sp, #4]
   6ac04:	mov	r0, sl
   6ac08:	add	r9, r1, ip
   6ac0c:	ldrb	r1, [r9, #3304]	; 0xce8
   6ac10:	bl	2e5f0 <fputs@plt+0x1d500>
   6ac14:	ldr	r6, [sp, #40]	; 0x28
   6ac18:	ldr	r2, [sp, #100]	; 0x64
   6ac1c:	add	r4, r6, #72	; 0x48
   6ac20:	mov	r0, r6
   6ac24:	mov	r1, r4
   6ac28:	bl	1cf38 <fputs@plt+0xbe48>
   6ac2c:	ldr	r2, [sp, #92]	; 0x5c
   6ac30:	bl	1cf38 <fputs@plt+0xbe48>
   6ac34:	ldr	ip, [sp, #60]	; 0x3c
   6ac38:	cmp	ip, #0
   6ac3c:	bne	6acc4 <fputs@plt+0x59bd4>
   6ac40:	ldr	r3, [sp, #116]	; 0x74
   6ac44:	ldr	r3, [r3, #12]
   6ac48:	ldrb	r2, [r3, #42]	; 0x2a
   6ac4c:	tst	r2, #32
   6ac50:	bne	6b47c <fputs@plt+0x5a38c>
   6ac54:	ldrb	r3, [fp, #40]	; 0x28
   6ac58:	cmp	r3, #0
   6ac5c:	beq	6b9fc <fputs@plt+0x5a90c>
   6ac60:	ldr	r6, [sp, #20]
   6ac64:	mov	r1, #113	; 0x71
   6ac68:	mov	r0, sl
   6ac6c:	ldr	r2, [sp, #112]	; 0x70
   6ac70:	ldr	r4, [r6, #76]	; 0x4c
   6ac74:	add	r4, r4, #1
   6ac78:	mov	r3, r4
   6ac7c:	str	r4, [r6, #76]	; 0x4c
   6ac80:	str	ip, [sp]
   6ac84:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6ac88:	ldr	r3, [r6]
   6ac8c:	mov	r0, r6
   6ac90:	ldrh	r3, [r3, #64]	; 0x40
   6ac94:	tst	r3, #2
   6ac98:	bne	6acac <fputs@plt+0x59bbc>
   6ac9c:	mov	r3, r4
   6aca0:	mvn	r2, #0
   6aca4:	ldr	r1, [sp, #36]	; 0x24
   6aca8:	bl	1c550 <fputs@plt+0xb460>
   6acac:	mov	r3, #0
   6acb0:	mov	r1, #70	; 0x46
   6acb4:	str	r4, [sp]
   6acb8:	mov	r0, sl
   6acbc:	ldr	r2, [sp, #36]	; 0x24
   6acc0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6acc4:	ldr	r2, [r5, #36]	; 0x24
   6acc8:	tst	r2, #4096	; 0x1000
   6accc:	beq	6ad24 <fputs@plt+0x59c34>
   6acd0:	ldr	r1, [sp, #24]
   6acd4:	ldr	r3, [sp, #28]
   6acd8:	add	r3, r3, r1
   6acdc:	mvn	r1, #95	; 0x5f
   6ace0:	add	r3, fp, r3, lsl #4
   6ace4:	strb	r1, [r3, #781]	; 0x30d
   6ace8:	ldr	r1, [sp, #24]
   6acec:	tst	r2, #15
   6acf0:	ldr	r3, [sp, #28]
   6acf4:	add	r3, r3, r1
   6acf8:	ubfx	r1, r2, #16, #1
   6acfc:	ldr	r2, [sp, #112]	; 0x70
   6ad00:	add	r3, fp, r3, lsl #4
   6ad04:	strb	r1, [r3, #782]	; 0x30e
   6ad08:	str	r2, [r3, #784]	; 0x310
   6ad0c:	moveq	r2, #1
   6ad10:	strbeq	r2, [r3, #783]	; 0x30f
   6ad14:	b	6a2cc <fputs@plt+0x591dc>
   6ad18:	mov	r2, #0
   6ad1c:	str	r2, [sp, #132]	; 0x84
   6ad20:	b	69f9c <fputs@plt+0x58eac>
   6ad24:	ldr	r1, [sp, #24]
   6ad28:	ldr	r3, [sp, #52]	; 0x34
   6ad2c:	cmp	r3, #0
   6ad30:	ldr	r3, [sp, #28]
   6ad34:	add	r3, r3, r1
   6ad38:	movne	r1, #6
   6ad3c:	add	r3, fp, r3, lsl #4
   6ad40:	moveq	r1, #7
   6ad44:	strb	r1, [r3, #781]	; 0x30d
   6ad48:	b	6ace8 <fputs@plt+0x59bf8>
   6ad4c:	ldr	r2, [sp, #52]	; 0x34
   6ad50:	movne	r2, #0
   6ad54:	cmp	r2, #0
   6ad58:	bne	6ad18 <fputs@plt+0x59c28>
   6ad5c:	ldr	r2, [sp, #120]	; 0x78
   6ad60:	str	r2, [sp, #132]	; 0x84
   6ad64:	ldr	r2, [sp, #100]	; 0x64
   6ad68:	ldr	r1, [sp, #120]	; 0x78
   6ad6c:	str	r1, [sp, #68]	; 0x44
   6ad70:	ldr	r1, [sp, #92]	; 0x5c
   6ad74:	str	r2, [sp, #92]	; 0x5c
   6ad78:	str	r1, [sp, #100]	; 0x64
   6ad7c:	mov	r1, #0
   6ad80:	str	r1, [sp, #120]	; 0x78
   6ad84:	b	69f9c <fputs@plt+0x58eac>
   6ad88:	ldr	r3, [sp, #120]	; 0x78
   6ad8c:	cmp	r3, #0
   6ad90:	bne	6b8cc <fputs@plt+0x5a7dc>
   6ad94:	ldr	r0, [sp, #56]	; 0x38
   6ad98:	ldr	r1, [sp, #96]	; 0x60
   6ad9c:	bl	19bf4 <fputs@plt+0x8b04>
   6ada0:	ldr	r1, [sp, #24]
   6ada4:	ldr	r3, [sp, #28]
   6ada8:	ldr	r2, [sl, #32]
   6adac:	add	r3, r3, r1
   6adb0:	ldr	r1, [sp, #80]	; 0x50
   6adb4:	add	r3, fp, r3, lsl #4
   6adb8:	str	r2, [r3, #788]	; 0x314
   6adbc:	cmp	r1, #0
   6adc0:	beq	6ac14 <fputs@plt+0x59b24>
   6adc4:	b	6abdc <fputs@plt+0x59aec>
   6adc8:	ldr	r6, [r3, #4]
   6adcc:	ldr	r3, [sp, #52]	; 0x34
   6add0:	cmp	r3, #0
   6add4:	movne	r3, r5
   6add8:	moveq	r3, r6
   6addc:	movne	r5, r6
   6ade0:	mov	r6, r3
   6ade4:	cmp	r5, #0
   6ade8:	beq	6bb88 <fputs@plt+0x5aa98>
   6adec:	movw	r3, #16450	; 0x4042
   6adf0:	movt	r3, #16703	; 0x413f
   6adf4:	ldr	r8, [sp, #20]
   6adf8:	add	r2, sp, #164	; 0xa4
   6adfc:	str	r3, [sp, #168]	; 0xa8
   6ae00:	ldr	r7, [r5]
   6ae04:	mov	r0, r8
   6ae08:	ldr	r1, [r7, #16]
   6ae0c:	bl	6425c <fputs@plt+0x5316c>
   6ae10:	ldrb	r1, [r7]
   6ae14:	mov	r4, r0
   6ae18:	add	ip, sp, #176	; 0xb0
   6ae1c:	mov	r3, r9
   6ae20:	mov	r0, sl
   6ae24:	str	r4, [sp]
   6ae28:	ldr	r2, [sp, #36]	; 0x24
   6ae2c:	add	r1, ip, r1
   6ae30:	ldrb	r1, [r1, #-88]	; 0xffffffa8
   6ae34:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6ae38:	mov	r1, r4
   6ae3c:	mov	r2, #1
   6ae40:	mov	r0, r8
   6ae44:	bl	20560 <fputs@plt+0xf470>
   6ae48:	ldr	r1, [sp, #164]	; 0xa4
   6ae4c:	cmp	r1, #0
   6ae50:	beq	6ae58 <fputs@plt+0x59d68>
   6ae54:	bl	1c6d0 <fputs@plt+0xb5e0>
   6ae58:	ldr	r3, [sp, #40]	; 0x28
   6ae5c:	mov	r2, r5
   6ae60:	add	r1, r3, #72	; 0x48
   6ae64:	mov	r0, r3
   6ae68:	bl	1cf38 <fputs@plt+0xbe48>
   6ae6c:	b	6a6d0 <fputs@plt+0x595e0>
   6ae70:	mov	ip, r0
   6ae74:	str	r0, [sp, #120]	; 0x78
   6ae78:	b	69ee8 <fputs@plt+0x58df8>
   6ae7c:	ldr	r1, [sp, #20]
   6ae80:	ldr	r0, [sl, #24]
   6ae84:	ldr	r3, [r1, #72]	; 0x48
   6ae88:	ldr	r2, [r1, #76]	; 0x4c
   6ae8c:	str	r3, [sp, #68]	; 0x44
   6ae90:	add	r3, r3, #1
   6ae94:	add	r2, r2, #1
   6ae98:	str	r3, [r1, #72]	; 0x48
   6ae9c:	str	r2, [r1, #76]	; 0x4c
   6aea0:	str	r2, [sp, #88]	; 0x58
   6aea4:	bl	2e338 <fputs@plt+0x1d248>
   6aea8:	ldr	r1, [r5, #48]	; 0x30
   6aeac:	add	r2, r7, r6
   6aeb0:	add	r2, r8, r2, lsl #3
   6aeb4:	str	r0, [sp, #100]	; 0x64
   6aeb8:	mov	r0, #15
   6aebc:	ldr	ip, [sp, #24]
   6aec0:	ldr	r3, [sp, #28]
   6aec4:	ldr	r1, [r1]
   6aec8:	ldr	lr, [r2, #24]
   6aecc:	add	r3, r3, ip
   6aed0:	ldr	r2, [sp, #88]	; 0x58
   6aed4:	add	r3, fp, r3, lsl #4
   6aed8:	ldr	r9, [r1, #12]
   6aedc:	strb	r0, [r3, #781]	; 0x30d
   6aee0:	str	lr, [sp, #92]	; 0x5c
   6aee4:	str	r2, [r3, #784]	; 0x310
   6aee8:	ldrb	r3, [fp, #43]	; 0x2b
   6aeec:	str	r1, [sp, #140]	; 0x8c
   6aef0:	cmp	r3, #1
   6aef4:	bhi	6b91c <fputs@plt+0x5a82c>
   6aef8:	ldr	r3, [fp, #4]
   6aefc:	str	r3, [sp, #60]	; 0x3c
   6af00:	ldrh	r3, [fp, #36]	; 0x24
   6af04:	tst	r3, #8
   6af08:	bne	6b90c <fputs@plt+0x5a81c>
   6af0c:	ldr	r3, [sp, #92]	; 0x5c
   6af10:	ldrb	ip, [r3, #42]	; 0x2a
   6af14:	ands	ip, ip, #32
   6af18:	beq	6bba0 <fputs@plt+0x5aab0>
   6af1c:	ldr	r3, [sp, #92]	; 0x5c
   6af20:	ldr	r4, [r3, #8]
   6af24:	cmp	r4, #0
   6af28:	bne	6af3c <fputs@plt+0x59e4c>
   6af2c:	b	6bc68 <fputs@plt+0x5ab78>
   6af30:	ldr	r4, [r4, #20]
   6af34:	cmp	r4, #0
   6af38:	beq	6bc68 <fputs@plt+0x5ab78>
   6af3c:	ldrb	r3, [r4, #55]	; 0x37
   6af40:	and	r3, r3, #3
   6af44:	cmp	r3, #2
   6af48:	bne	6af30 <fputs@plt+0x59e40>
   6af4c:	ldr	r5, [sp, #20]
   6af50:	mov	ip, #0
   6af54:	mov	r1, #57	; 0x39
   6af58:	mov	r0, sl
   6af5c:	ldrh	r3, [r4, #50]	; 0x32
   6af60:	ldr	r2, [r5, #72]	; 0x48
   6af64:	add	lr, r2, #1
   6af68:	str	r2, [sp, #124]	; 0x7c
   6af6c:	str	lr, [r5, #72]	; 0x48
   6af70:	str	ip, [sp]
   6af74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6af78:	mov	r1, r4
   6af7c:	mov	r0, r5
   6af80:	bl	3f930 <fputs@plt+0x2e840>
   6af84:	ldr	r2, [sp, #20]
   6af88:	ldr	r3, [r2, #76]	; 0x4c
   6af8c:	add	r3, r3, #1
   6af90:	str	r3, [r2, #76]	; 0x4c
   6af94:	str	r3, [sp, #132]	; 0x84
   6af98:	mov	r4, #0
   6af9c:	mov	r1, #22
   6afa0:	ldr	r3, [sp, #88]	; 0x58
   6afa4:	mov	r2, r4
   6afa8:	mov	r0, sl
   6afac:	str	r4, [sp]
   6afb0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6afb4:	ldr	r2, [fp, #340]	; 0x154
   6afb8:	str	r0, [sp, #136]	; 0x88
   6afbc:	cmp	r2, #1
   6afc0:	ble	6b784 <fputs@plt+0x5a694>
   6afc4:	ldr	r8, [sp, #56]	; 0x38
   6afc8:	mov	r5, r4
   6afcc:	mov	r6, r4
   6afd0:	ldr	r7, [sp, #140]	; 0x8c
   6afd4:	ldr	r3, [fp, #348]	; 0x15c
   6afd8:	add	r0, r3, r4
   6afdc:	ldr	r1, [r3, r4]
   6afe0:	cmp	r0, r7
   6afe4:	beq	6b034 <fputs@plt+0x59f44>
   6afe8:	ldr	r3, [r1, #4]
   6afec:	tst	r3, #1
   6aff0:	bne	6b034 <fputs@plt+0x59f44>
   6aff4:	ldrh	r3, [r0, #20]
   6aff8:	ands	r3, r3, #6
   6affc:	bne	6b034 <fputs@plt+0x59f44>
   6b000:	ldrh	r0, [r0, #18]
   6b004:	ubfx	r0, r0, #0, #13
   6b008:	cmp	r0, #0
   6b00c:	beq	6b034 <fputs@plt+0x59f44>
   6b010:	mov	r2, r3
   6b014:	mov	r0, r8
   6b018:	bl	250c4 <fputs@plt+0x13fd4>
   6b01c:	mov	r2, r0
   6b020:	mov	r1, r6
   6b024:	mov	r0, r8
   6b028:	bl	234a8 <fputs@plt+0x123b8>
   6b02c:	ldr	r2, [fp, #340]	; 0x154
   6b030:	mov	r6, r0
   6b034:	add	r5, r5, #1
   6b038:	add	r4, r4, #48	; 0x30
   6b03c:	cmp	r2, r5
   6b040:	bgt	6afd4 <fputs@plt+0x59ee4>
   6b044:	cmp	r6, #0
   6b048:	beq	6b784 <fputs@plt+0x5a694>
   6b04c:	mov	r4, #0
   6b050:	mov	r3, r6
   6b054:	ldr	r0, [sp, #20]
   6b058:	mov	r2, r4
   6b05c:	mov	r1, #328	; 0x148
   6b060:	str	r4, [sp]
   6b064:	bl	3cb48 <fputs@plt+0x2ba58>
   6b068:	ldr	ip, [r9, #12]
   6b06c:	str	r0, [sp, #84]	; 0x54
   6b070:	cmp	ip, r4
   6b074:	ble	6bc50 <fputs@plt+0x5ab60>
   6b078:	ldr	r3, [pc, #-1884]	; 6a924 <fputs@plt+0x59834>
   6b07c:	mov	r8, #0
   6b080:	mov	r2, #240	; 0xf0
   6b084:	str	r8, [sp, #52]	; 0x34
   6b088:	str	r2, [sp, #80]	; 0x50
   6b08c:	str	fp, [sp, #96]	; 0x60
   6b090:	mov	fp, r9
   6b094:	add	r3, pc, r3
   6b098:	str	r8, [sp, #112]	; 0x70
   6b09c:	add	r3, r3, #4
   6b0a0:	ldr	r6, [sp, #20]
   6b0a4:	str	r3, [sp, #144]	; 0x90
   6b0a8:	b	6b124 <fputs@plt+0x5a034>
   6b0ac:	mov	r1, #0
   6b0b0:	mov	r0, sl
   6b0b4:	ldr	r2, [sp, #88]	; 0x58
   6b0b8:	str	r1, [sp]
   6b0bc:	mov	r1, #14
   6b0c0:	ldr	r3, [sp, #100]	; 0x64
   6b0c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b0c8:	ldr	r2, [r9, #800]	; 0x320
   6b0cc:	ldrb	r1, [r9, #41]	; 0x29
   6b0d0:	ldr	r3, [r2, #36]	; 0x24
   6b0d4:	cmp	r1, #0
   6b0d8:	ldr	r1, [sp, #52]	; 0x34
   6b0dc:	movne	r1, #1
   6b0e0:	ands	r3, r3, #512	; 0x200
   6b0e4:	str	r1, [sp, #52]	; 0x34
   6b0e8:	beq	6b108 <fputs@plt+0x5a018>
   6b0ec:	cmp	r8, #0
   6b0f0:	ldr	r3, [r2, #28]
   6b0f4:	beq	6b2bc <fputs@plt+0x5a1cc>
   6b0f8:	ldr	r2, [sp, #112]	; 0x70
   6b0fc:	cmp	r2, r3
   6b100:	movne	r3, #0
   6b104:	beq	6b2bc <fputs@plt+0x5a1cc>
   6b108:	str	r3, [sp, #112]	; 0x70
   6b10c:	mov	r0, r9
   6b110:	bl	2f4f4 <fputs@plt+0x1e404>
   6b114:	ldr	ip, [fp, #12]
   6b118:	add	r8, r8, #1
   6b11c:	cmp	ip, r8
   6b120:	ble	6b370 <fputs@plt+0x5a280>
   6b124:	ldr	r3, [fp, #20]
   6b128:	add	r2, r8, r8, lsl #1
   6b12c:	ldr	lr, [sp, #36]	; 0x24
   6b130:	add	r1, r3, r2, lsl #4
   6b134:	ldr	r0, [r1, #8]
   6b138:	cmp	r0, lr
   6b13c:	beq	6b14c <fputs@plt+0x5a05c>
   6b140:	ldrh	r1, [r1, #18]
   6b144:	tst	r1, #1024	; 0x400
   6b148:	beq	6b118 <fputs@plt+0x5a028>
   6b14c:	ldr	r1, [sp, #84]	; 0x54
   6b150:	ldr	r2, [r3, r2, lsl #4]
   6b154:	cmp	r1, #0
   6b158:	beq	6b16c <fputs@plt+0x5a07c>
   6b15c:	ldr	r3, [r2, #4]
   6b160:	tst	r3, #1
   6b164:	streq	r2, [r1, #12]
   6b168:	moveq	r2, r1
   6b16c:	ldr	ip, [sp, #80]	; 0x50
   6b170:	mov	r3, #0
   6b174:	mov	r0, r6
   6b178:	mov	r1, r3
   6b17c:	stm	sp, {r1, ip}
   6b180:	ldr	r1, [sp, #60]	; 0x3c
   6b184:	ldr	ip, [sp, #68]	; 0x44
   6b188:	str	ip, [sp, #8]
   6b18c:	bl	6786c <fputs@plt+0x5677c>
   6b190:	subs	r9, r0, #0
   6b194:	beq	6b114 <fputs@plt+0x5a024>
   6b198:	ldrb	r3, [r6, #453]	; 0x1c5
   6b19c:	cmp	r3, #2
   6b1a0:	bne	6b1e0 <fputs@plt+0x5a0f0>
   6b1a4:	ldr	lr, [sp, #24]
   6b1a8:	mov	r0, r6
   6b1ac:	ldr	r3, [sp, #28]
   6b1b0:	ldr	r1, [sp, #60]	; 0x3c
   6b1b4:	ldr	r2, [sp, #96]	; 0x60
   6b1b8:	add	ip, r3, lr
   6b1bc:	mov	r3, #0
   6b1c0:	str	r3, [sp, #8]
   6b1c4:	add	r3, r9, #800	; 0x320
   6b1c8:	add	ip, r2, ip, lsl #4
   6b1cc:	add	r2, r9, #780	; 0x30c
   6b1d0:	ldrb	ip, [ip, #780]	; 0x30c
   6b1d4:	str	lr, [sp]
   6b1d8:	str	ip, [sp, #4]
   6b1dc:	bl	468d4 <fputs@plt+0x357e4>
   6b1e0:	ldr	r3, [sp, #96]	; 0x60
   6b1e4:	ldrh	r3, [r3, #36]	; 0x24
   6b1e8:	tst	r3, #8
   6b1ec:	bne	6b0ac <fputs@plt+0x59fbc>
   6b1f0:	ldr	r1, [sp, #92]	; 0x5c
   6b1f4:	ldr	r3, [fp, #12]
   6b1f8:	ldrb	r4, [r1, #42]	; 0x2a
   6b1fc:	sub	r3, r3, #1
   6b200:	cmp	r3, r8
   6b204:	movne	r5, r8
   6b208:	mvneq	r5, #0
   6b20c:	ands	r4, r4, #32
   6b210:	str	r5, [sp, #120]	; 0x78
   6b214:	bne	6b5fc <fputs@plt+0x5a50c>
   6b218:	mvn	r2, #0
   6b21c:	ldr	r3, [sp, #36]	; 0x24
   6b220:	ldr	r0, [sp, #132]	; 0x84
   6b224:	stm	sp, {r0, r4}
   6b228:	mov	r0, r6
   6b22c:	bl	46500 <fputs@plt+0x35410>
   6b230:	mov	r3, r4
   6b234:	mov	r1, #131	; 0x83
   6b238:	str	r0, [sp]
   6b23c:	mov	r0, sl
   6b240:	ldr	r2, [sp, #124]	; 0x7c
   6b244:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b248:	mov	r4, r0
   6b24c:	mov	r1, r0
   6b250:	mov	r2, r5
   6b254:	mvn	r3, #13
   6b258:	mov	r0, sl
   6b25c:	bl	2300c <fputs@plt+0x11f1c>
   6b260:	mov	r1, #0
   6b264:	mov	r0, sl
   6b268:	ldr	r2, [sp, #88]	; 0x58
   6b26c:	str	r1, [sp]
   6b270:	mov	r1, #14
   6b274:	ldr	r3, [sp, #100]	; 0x64
   6b278:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b27c:	cmp	r4, #0
   6b280:	beq	6b0c8 <fputs@plt+0x59fd8>
   6b284:	ldr	r1, [sl, #24]
   6b288:	ldr	r3, [sl, #32]
   6b28c:	sub	r2, r3, #1
   6b290:	movlt	r4, r2
   6b294:	str	r2, [r1, #96]	; 0x60
   6b298:	ldr	r2, [sl]
   6b29c:	ldrb	r2, [r2, #69]	; 0x45
   6b2a0:	cmp	r2, #0
   6b2a4:	ldreq	r2, [sl, #4]
   6b2a8:	addeq	r4, r4, r4, lsl #2
   6b2ac:	ldrne	r2, [sp, #144]	; 0x90
   6b2b0:	addeq	r2, r2, r4, lsl #2
   6b2b4:	str	r3, [r2, #8]
   6b2b8:	b	6b0c8 <fputs@plt+0x59fd8>
   6b2bc:	ldr	r2, [sp, #92]	; 0x5c
   6b2c0:	ldrb	r2, [r2, #42]	; 0x2a
   6b2c4:	tst	r2, #32
   6b2c8:	beq	6b774 <fputs@plt+0x5a684>
   6b2cc:	ldrb	r2, [r3, #55]	; 0x37
   6b2d0:	movw	r1, #4336	; 0x10f0
   6b2d4:	and	r2, r2, #3
   6b2d8:	cmp	r2, #2
   6b2dc:	moveq	r3, #0
   6b2e0:	str	r3, [sp, #112]	; 0x70
   6b2e4:	ldr	r3, [sp, #80]	; 0x50
   6b2e8:	movne	r3, r1
   6b2ec:	str	r3, [sp, #80]	; 0x50
   6b2f0:	b	6b10c <fputs@plt+0x5a01c>
   6b2f4:	ldr	r3, [sp, #92]	; 0x5c
   6b2f8:	cmp	r3, #0
   6b2fc:	beq	6baf8 <fputs@plt+0x5aa08>
   6b300:	ldr	r3, [sp, #92]	; 0x5c
   6b304:	ldrh	r3, [r3, #18]
   6b308:	tst	r3, #40	; 0x28
   6b30c:	movne	r3, #1
   6b310:	moveq	r3, #0
   6b314:	str	r3, [sp, #84]	; 0x54
   6b318:	ldr	r3, [sp, #68]	; 0x44
   6b31c:	cmp	r3, #0
   6b320:	bne	6b8a0 <fputs@plt+0x5a7b0>
   6b324:	mov	r8, #1
   6b328:	ldr	r4, [sp, #80]	; 0x50
   6b32c:	b	6aa8c <fputs@plt+0x5999c>
   6b330:	ldr	r3, [sp, #40]	; 0x28
   6b334:	mov	r2, r6
   6b338:	add	r1, r3, #72	; 0x48
   6b33c:	mov	r0, r3
   6b340:	bl	1cf38 <fputs@plt+0xbe48>
   6b344:	ldr	r1, [sp, #24]
   6b348:	ldr	r3, [sp, #28]
   6b34c:	ldr	r2, [sl, #32]
   6b350:	add	r3, r3, r1
   6b354:	mov	r1, #7
   6b358:	b	6a748 <fputs@plt+0x59658>
   6b35c:	cmp	r3, #0
   6b360:	moveq	r7, #80	; 0x50
   6b364:	beq	6b330 <fputs@plt+0x5a240>
   6b368:	mov	r7, #82	; 0x52
   6b36c:	b	6a720 <fputs@plt+0x59630>
   6b370:	ldrd	r2, [sp, #24]
   6b374:	ldr	fp, [sp, #96]	; 0x60
   6b378:	add	r3, r3, r2
   6b37c:	ldr	r2, [sp, #112]	; 0x70
   6b380:	add	r3, fp, r3, lsl #4
   6b384:	cmp	r2, #0
   6b388:	str	r2, [r3, #792]	; 0x318
   6b38c:	ldrne	r2, [sp, #68]	; 0x44
   6b390:	strne	r2, [r3, #744]	; 0x2e8
   6b394:	ldr	r2, [sp, #84]	; 0x54
   6b398:	cmp	r2, #0
   6b39c:	beq	6b3b4 <fputs@plt+0x5a2c4>
   6b3a0:	mov	r3, #0
   6b3a4:	mov	r1, r2
   6b3a8:	ldr	r0, [sp, #56]	; 0x38
   6b3ac:	str	r3, [r2, #12]
   6b3b0:	bl	2222c <fputs@plt+0x1113c>
   6b3b4:	ldr	r3, [sp, #136]	; 0x88
   6b3b8:	ldr	r1, [sl, #32]
   6b3bc:	cmp	r3, #0
   6b3c0:	sublt	r3, r1, #1
   6b3c4:	strlt	r3, [sp, #136]	; 0x88
   6b3c8:	ldr	r3, [sl]
   6b3cc:	ldrb	r3, [r3, #69]	; 0x45
   6b3d0:	cmp	r3, #0
   6b3d4:	bne	6b8fc <fputs@plt+0x5a80c>
   6b3d8:	ldr	r3, [sp, #136]	; 0x88
   6b3dc:	ldr	r2, [sl, #4]
   6b3e0:	add	r3, r3, r3, lsl #2
   6b3e4:	add	r2, r2, r3, lsl #2
   6b3e8:	ldr	r0, [sp, #24]
   6b3ec:	mov	ip, #0
   6b3f0:	ldr	r3, [sp, #28]
   6b3f4:	add	r3, r3, r0
   6b3f8:	mov	r0, sl
   6b3fc:	add	r3, fp, r3, lsl #4
   6b400:	ldr	r3, [r3, #748]	; 0x2ec
   6b404:	str	r1, [r2, #4]
   6b408:	mov	r2, ip
   6b40c:	mov	r1, #13
   6b410:	str	ip, [sp]
   6b414:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b418:	ldr	r2, [sl, #24]
   6b41c:	ldr	r1, [r2, #120]	; 0x78
   6b420:	cmp	r1, #0
   6b424:	beq	6b438 <fputs@plt+0x5a348>
   6b428:	ldr	r3, [sp, #100]	; 0x64
   6b42c:	ldr	r0, [sl, #32]
   6b430:	mvn	r3, r3
   6b434:	str	r0, [r1, r3, lsl #2]
   6b438:	ldr	r3, [sl, #32]
   6b43c:	sub	r3, r3, #1
   6b440:	str	r3, [r2, #96]	; 0x60
   6b444:	ldrb	r3, [fp, #43]	; 0x2b
   6b448:	cmp	r3, #1
   6b44c:	bls	6b458 <fputs@plt+0x5a368>
   6b450:	ldrd	r0, [sp, #56]	; 0x38
   6b454:	bl	19bf4 <fputs@plt+0x8b04>
   6b458:	ldr	r3, [sp, #52]	; 0x34
   6b45c:	cmp	r3, #0
   6b460:	bne	6a2cc <fputs@plt+0x591dc>
   6b464:	ldr	r3, [sp, #40]	; 0x28
   6b468:	ldr	r2, [sp, #140]	; 0x8c
   6b46c:	add	r1, r3, #72	; 0x48
   6b470:	mov	r0, r3
   6b474:	bl	1cf38 <fputs@plt+0xbe48>
   6b478:	b	6a2cc <fputs@plt+0x591dc>
   6b47c:	ldr	r2, [sp, #36]	; 0x24
   6b480:	ldr	r1, [sp, #112]	; 0x70
   6b484:	cmp	r2, r1
   6b488:	beq	6acc4 <fputs@plt+0x59bd4>
   6b48c:	ldr	r4, [r3, #8]
   6b490:	cmp	r4, #0
   6b494:	bne	6b4a8 <fputs@plt+0x5a3b8>
   6b498:	b	6bc84 <fputs@plt+0x5ab94>
   6b49c:	ldr	r4, [r4, #20]
   6b4a0:	cmp	r4, #0
   6b4a4:	beq	6bc84 <fputs@plt+0x5ab94>
   6b4a8:	ldrb	r3, [r4, #55]	; 0x37
   6b4ac:	and	r3, r3, #3
   6b4b0:	cmp	r3, #2
   6b4b4:	bne	6b49c <fputs@plt+0x5a3ac>
   6b4b8:	ldr	r1, [sp, #20]
   6b4bc:	ldrh	r0, [r4, #50]	; 0x32
   6b4c0:	ldr	r3, [r1, #60]	; 0x3c
   6b4c4:	ldr	r7, [r1, #64]	; 0x40
   6b4c8:	cmp	r0, r3
   6b4cc:	bgt	6bb04 <fputs@plt+0x5aa14>
   6b4d0:	sub	r3, r3, r0
   6b4d4:	add	r2, r0, r7
   6b4d8:	str	r3, [r1, #60]	; 0x3c
   6b4dc:	str	r2, [r1, #64]	; 0x40
   6b4e0:	cmp	r0, #0
   6b4e4:	beq	6b568 <fputs@plt+0x5a478>
   6b4e8:	ldr	r9, [sp, #112]	; 0x70
   6b4ec:	mov	r6, #0
   6b4f0:	ldr	r8, [sp, #116]	; 0x74
   6b4f4:	lsl	r3, r6, #1
   6b4f8:	ldrh	r0, [r8, #52]	; 0x34
   6b4fc:	ldr	r1, [r4, #4]
   6b500:	ldr	r2, [r8, #4]
   6b504:	cmp	r0, #0
   6b508:	ldrsh	ip, [r1, r3]
   6b50c:	beq	6b53c <fputs@plt+0x5a44c>
   6b510:	ldrsh	r3, [r2]
   6b514:	cmp	r3, ip
   6b518:	movne	r3, #0
   6b51c:	bne	6b530 <fputs@plt+0x5a440>
   6b520:	b	6bb80 <fputs@plt+0x5aa90>
   6b524:	ldrsh	r1, [r2, #2]!
   6b528:	cmp	r1, ip
   6b52c:	beq	6b588 <fputs@plt+0x5a498>
   6b530:	add	r3, r3, #1
   6b534:	cmp	r3, r0
   6b538:	bne	6b524 <fputs@plt+0x5a434>
   6b53c:	mvn	r3, #0
   6b540:	add	r0, r7, r6
   6b544:	mov	r2, r9
   6b548:	mov	r1, #47	; 0x2f
   6b54c:	add	r6, r6, #1
   6b550:	str	r0, [sp]
   6b554:	mov	r0, sl
   6b558:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b55c:	ldrh	r0, [r4, #50]	; 0x32
   6b560:	cmp	r0, r6
   6b564:	bgt	6b4f4 <fputs@plt+0x5a404>
   6b568:	mov	r1, #68	; 0x44
   6b56c:	str	r7, [sp]
   6b570:	str	r0, [sp, #4]
   6b574:	mov	r0, sl
   6b578:	ldr	r3, [sp, #32]
   6b57c:	ldr	r2, [sp, #36]	; 0x24
   6b580:	bl	2e5f0 <fputs@plt+0x1d500>
   6b584:	b	6acc4 <fputs@plt+0x59bd4>
   6b588:	sxth	r3, r3
   6b58c:	b	6b540 <fputs@plt+0x5a450>
   6b590:	ldr	r2, [sp, #52]	; 0x34
   6b594:	ldr	r3, [r5, #48]	; 0x30
   6b598:	cmp	r2, #0
   6b59c:	moveq	r1, #108	; 0x6c
   6b5a0:	ldr	r5, [r3]
   6b5a4:	bne	6ade4 <fputs@plt+0x59cf4>
   6b5a8:	b	6a6b4 <fputs@plt+0x595c4>
   6b5ac:	ldr	r3, [pc, #-3212]	; 6a928 <fputs@plt+0x59838>
   6b5b0:	add	r3, pc, r3
   6b5b4:	add	r3, r3, #4
   6b5b8:	b	6a0dc <fputs@plt+0x58fec>
   6b5bc:	ldr	r6, [sp, #52]	; 0x34
   6b5c0:	mov	r1, #108	; 0x6c
   6b5c4:	ldr	r0, [sp, #88]	; 0x58
   6b5c8:	ldr	r2, [sp, #136]	; 0x88
   6b5cc:	mov	r3, r6
   6b5d0:	str	r6, [sp]
   6b5d4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b5d8:	mov	r1, #13
   6b5dc:	mov	r3, r6
   6b5e0:	str	r6, [sp]
   6b5e4:	mov	r2, r6
   6b5e8:	ldr	r0, [sp, #88]	; 0x58
   6b5ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b5f0:	mov	r1, #66	; 0x42
   6b5f4:	str	r0, [sp, #144]	; 0x90
   6b5f8:	b	6a058 <fputs@plt+0x58f68>
   6b5fc:	ldr	r3, [sp, #92]	; 0x5c
   6b600:	ldr	r4, [r3, #8]
   6b604:	cmp	r4, #0
   6b608:	bne	6b61c <fputs@plt+0x5a52c>
   6b60c:	b	6bc84 <fputs@plt+0x5ab94>
   6b610:	ldr	r4, [r4, #20]
   6b614:	cmp	r4, #0
   6b618:	beq	6bc84 <fputs@plt+0x5ab94>
   6b61c:	ldrb	r3, [r4, #55]	; 0x37
   6b620:	and	r3, r3, #3
   6b624:	cmp	r3, #2
   6b628:	bne	6b610 <fputs@plt+0x5a520>
   6b62c:	ldrh	r2, [r4, #50]	; 0x32
   6b630:	ldr	r3, [r6, #60]	; 0x3c
   6b634:	ldr	r1, [r6, #64]	; 0x40
   6b638:	str	r2, [sp, #116]	; 0x74
   6b63c:	cmp	r2, r3
   6b640:	str	r1, [sp, #128]	; 0x80
   6b644:	bgt	6bac4 <fputs@plt+0x5a9d4>
   6b648:	sub	r3, r3, r2
   6b64c:	add	r2, r2, r1
   6b650:	str	r3, [r6, #60]	; 0x3c
   6b654:	str	r2, [r6, #64]	; 0x40
   6b658:	ldr	r3, [sp, #116]	; 0x74
   6b65c:	cmp	r3, #0
   6b660:	beq	6b6c4 <fputs@plt+0x5a5d4>
   6b664:	ldr	r3, [sp, #116]	; 0x74
   6b668:	mov	r5, #0
   6b66c:	str	fp, [sp, #148]	; 0x94
   6b670:	str	sl, [sp, #152]	; 0x98
   6b674:	str	r9, [sp, #156]	; 0x9c
   6b678:	ldr	r9, [sp, #36]	; 0x24
   6b67c:	lsl	r3, r3, #1
   6b680:	ldr	sl, [sp, #92]	; 0x5c
   6b684:	mov	fp, r3
   6b688:	ldr	r7, [sp, #128]	; 0x80
   6b68c:	mov	r3, r9
   6b690:	mov	r1, sl
   6b694:	ldr	r2, [r4, #4]
   6b698:	mov	r0, r6
   6b69c:	ldrsh	r2, [r2, r5]
   6b6a0:	add	r5, r5, #2
   6b6a4:	str	r7, [sp]
   6b6a8:	add	r7, r7, #1
   6b6ac:	bl	4661c <fputs@plt+0x3552c>
   6b6b0:	cmp	fp, r5
   6b6b4:	bne	6b68c <fputs@plt+0x5a59c>
   6b6b8:	ldr	fp, [sp, #148]	; 0x94
   6b6bc:	ldr	sl, [sp, #152]	; 0x98
   6b6c0:	ldr	r9, [sp, #156]	; 0x9c
   6b6c4:	ldr	r3, [sp, #120]	; 0x78
   6b6c8:	cmp	r3, #0
   6b6cc:	bne	6bb1c <fputs@plt+0x5aa2c>
   6b6d0:	ldr	r4, [sp, #116]	; 0x74
   6b6d4:	mov	r1, #49	; 0x31
   6b6d8:	mov	r0, sl
   6b6dc:	ldr	r7, [sp, #128]	; 0x80
   6b6e0:	ldr	r5, [sp, #132]	; 0x84
   6b6e4:	mov	r3, r4
   6b6e8:	mov	r2, r7
   6b6ec:	str	r5, [sp]
   6b6f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b6f4:	ldr	r1, [sp, #120]	; 0x78
   6b6f8:	mov	r3, r5
   6b6fc:	mov	r0, sl
   6b700:	ldr	r2, [sp, #124]	; 0x7c
   6b704:	str	r1, [sp]
   6b708:	mov	r1, #110	; 0x6e
   6b70c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b710:	mov	r2, r4
   6b714:	mov	r1, r7
   6b718:	mov	r0, r6
   6b71c:	bl	20560 <fputs@plt+0xf470>
   6b720:	ldr	r3, [r6, #60]	; 0x3c
   6b724:	cmp	r4, r3
   6b728:	ble	6bbd0 <fputs@plt+0x5aae0>
   6b72c:	ldr	r4, [sp, #120]	; 0x78
   6b730:	ldr	r3, [sp, #116]	; 0x74
   6b734:	str	r3, [r6, #60]	; 0x3c
   6b738:	ldr	r3, [sp, #128]	; 0x80
   6b73c:	str	r3, [r6, #64]	; 0x40
   6b740:	b	6b260 <fputs@plt+0x5a170>
   6b744:	ldr	r3, [sp, #52]	; 0x34
   6b748:	ldr	r2, [sl, #32]
   6b74c:	cmp	r3, #0
   6b750:	beq	6a890 <fputs@plt+0x597a0>
   6b754:	ldr	r1, [sp, #24]
   6b758:	ldr	r3, [sp, #28]
   6b75c:	add	r3, r3, r1
   6b760:	mov	r1, #6
   6b764:	b	6a8a0 <fputs@plt+0x597b0>
   6b768:	mov	r3, #1
   6b76c:	str	r3, [sp, #84]	; 0x54
   6b770:	b	6a9b0 <fputs@plt+0x598c0>
   6b774:	str	r3, [sp, #112]	; 0x70
   6b778:	movw	r3, #4336	; 0x10f0
   6b77c:	str	r3, [sp, #80]	; 0x50
   6b780:	b	6b10c <fputs@plt+0x5a01c>
   6b784:	ldr	ip, [r9, #12]
   6b788:	cmp	ip, #0
   6b78c:	movgt	r3, #0
   6b790:	strgt	r3, [sp, #84]	; 0x54
   6b794:	bgt	6b078 <fputs@plt+0x59f88>
   6b798:	ldrd	r2, [sp, #24]
   6b79c:	add	r3, r3, r2
   6b7a0:	mov	r2, #0
   6b7a4:	add	r3, fp, r3, lsl #4
   6b7a8:	str	r2, [sp, #52]	; 0x34
   6b7ac:	str	r2, [r3, #792]	; 0x318
   6b7b0:	b	6b3b4 <fputs@plt+0x5a2c4>
   6b7b4:	mov	r0, #0
   6b7b8:	mov	r3, r7
   6b7bc:	mov	r2, r6
   6b7c0:	mov	r1, #76	; 0x4c
   6b7c4:	str	r0, [sp]
   6b7c8:	mov	r0, sl
   6b7cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b7d0:	b	6ab7c <fputs@plt+0x59a8c>
   6b7d4:	mov	r0, #0
   6b7d8:	mov	r2, r6
   6b7dc:	mov	r3, r7
   6b7e0:	mov	r1, #76	; 0x4c
   6b7e4:	str	r0, [sp]
   6b7e8:	mov	r0, sl
   6b7ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b7f0:	b	6aa2c <fputs@plt+0x5993c>
   6b7f4:	ldr	r6, [sp, #20]
   6b7f8:	mov	ip, #0
   6b7fc:	mov	r0, sl
   6b800:	ldr	r3, [sp, #116]	; 0x74
   6b804:	ldr	r1, [sp, #24]
   6b808:	ldr	lr, [sp, #80]	; 0x50
   6b80c:	ldr	r2, [r3, #28]
   6b810:	str	r9, [r6, #76]	; 0x4c
   6b814:	ldr	r3, [sp, #28]
   6b818:	add	r4, r3, r1
   6b81c:	mov	r3, r9
   6b820:	add	r4, fp, r4, lsl #4
   6b824:	mov	r1, #22
   6b828:	str	r9, [r4, #772]	; 0x304
   6b82c:	ldrb	r2, [r2, lr]
   6b830:	str	ip, [sp]
   6b834:	ldr	ip, [sp, #52]	; 0x34
   6b838:	cmp	r2, #1
   6b83c:	eoreq	ip, ip, #1
   6b840:	mov	r2, ip
   6b844:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b848:	ldr	r2, [sl, #32]
   6b84c:	ldr	r3, [r6, #76]	; 0x4c
   6b850:	str	r2, [r4, #776]	; 0x308
   6b854:	add	r9, r3, #1
   6b858:	b	69f30 <fputs@plt+0x58e40>
   6b85c:	ldr	r2, [sp, #80]	; 0x50
   6b860:	ldr	r0, [sp, #116]	; 0x74
   6b864:	lsl	r2, r2, #1
   6b868:	ldr	r1, [r0, #4]
   6b86c:	ldrsh	r1, [r1, r2]
   6b870:	cmp	r1, #0
   6b874:	blt	69f3c <fputs@plt+0x58e4c>
   6b878:	ldr	r2, [r0, #12]
   6b87c:	ldr	r2, [r2, #4]
   6b880:	add	r2, r2, r1, lsl #4
   6b884:	ldrb	r2, [r2, #12]
   6b888:	cmp	r2, #0
   6b88c:	bne	69f3c <fputs@plt+0x58e4c>
   6b890:	mov	r2, #1
   6b894:	mov	ip, r2
   6b898:	str	r2, [sp, #120]	; 0x78
   6b89c:	b	69f40 <fputs@plt+0x58e50>
   6b8a0:	ldr	r4, [sp, #80]	; 0x50
   6b8a4:	mov	r2, #0
   6b8a8:	mov	r1, #25
   6b8ac:	mov	r0, sl
   6b8b0:	mov	r8, r2
   6b8b4:	str	r2, [sp]
   6b8b8:	mov	r6, #1
   6b8bc:	add	r3, r4, r9
   6b8c0:	add	r4, r4, #1
   6b8c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b8c8:	b	6aa8c <fputs@plt+0x5999c>
   6b8cc:	ldr	lr, [sp, #80]	; 0x50
   6b8d0:	mov	r1, #25
   6b8d4:	mov	r0, sl
   6b8d8:	ldr	ip, [sp, #92]	; 0x5c
   6b8dc:	add	r3, lr, r9
   6b8e0:	add	lr, lr, #1
   6b8e4:	mov	r2, ip
   6b8e8:	str	ip, [sp]
   6b8ec:	str	ip, [sp, #84]	; 0x54
   6b8f0:	str	lr, [sp, #124]	; 0x7c
   6b8f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b8f8:	b	6abb8 <fputs@plt+0x59ac8>
   6b8fc:	ldr	r3, [pc, #-4056]	; 6a92c <fputs@plt+0x5983c>
   6b900:	add	r3, pc, r3
   6b904:	add	r2, r3, #4
   6b908:	b	6b3e8 <fputs@plt+0x5a2f8>
   6b90c:	mov	r3, #0
   6b910:	str	r3, [sp, #124]	; 0x7c
   6b914:	str	r3, [sp, #132]	; 0x84
   6b918:	b	6af98 <fputs@plt+0x59ea8>
   6b91c:	sub	r7, r3, ip
   6b920:	mov	r3, r4
   6b924:	ldr	r0, [sp, #56]	; 0x38
   6b928:	sub	r5, r7, #1
   6b92c:	add	r2, r5, r5, lsl #3
   6b930:	lsl	r2, r2, #3
   6b934:	add	r2, r2, #80	; 0x50
   6b938:	bl	240a0 <fputs@plt+0x12fb0>
   6b93c:	subs	r4, r0, #0
   6b940:	str	r4, [sp, #60]	; 0x3c
   6b944:	beq	6bc48 <fputs@plt+0x5ab58>
   6b948:	mov	r2, #72	; 0x48
   6b94c:	str	r7, [sp, #52]	; 0x34
   6b950:	mov	r0, r4
   6b954:	ldrb	r3, [sp, #52]	; 0x34
   6b958:	mla	r1, r2, r6, r8
   6b95c:	add	r1, r1, #8
   6b960:	str	r3, [r4, #4]
   6b964:	str	r3, [r0], #8
   6b968:	bl	10f58 <memcpy@plt>
   6b96c:	ldr	r7, [fp, #4]
   6b970:	cmp	r5, #0
   6b974:	add	r7, r7, #8
   6b978:	ble	6af00 <fputs@plt+0x59e10>
   6b97c:	ldr	r6, [sp, #40]	; 0x28
   6b980:	ldr	r3, [sp, #52]	; 0x34
   6b984:	add	r5, r3, r3, lsl #3
   6b988:	mov	r3, r4
   6b98c:	add	r4, r4, #80	; 0x50
   6b990:	add	r5, r3, r5, lsl #3
   6b994:	add	r5, r5, #8
   6b998:	ldrb	r1, [r6, #124]	; 0x7c
   6b99c:	mov	r2, #72	; 0x48
   6b9a0:	mov	r0, r4
   6b9a4:	add	r4, r4, r2
   6b9a8:	add	r6, r6, #80	; 0x50
   6b9ac:	add	r1, r1, r1, lsl #3
   6b9b0:	add	r1, r7, r1, lsl #3
   6b9b4:	bl	10f58 <memcpy@plt>
   6b9b8:	cmp	r5, r4
   6b9bc:	bne	6b998 <fputs@plt+0x5a8a8>
   6b9c0:	b	6af00 <fputs@plt+0x59e10>
   6b9c4:	ldr	r3, [pc, #708]	; 6bc90 <fputs@plt+0x5aba0>
   6b9c8:	add	r3, pc, r3
   6b9cc:	add	r3, r3, #4
   6b9d0:	b	6ab58 <fputs@plt+0x59a68>
   6b9d4:	mov	r0, sl
   6b9d8:	str	r1, [sp]
   6b9dc:	mov	r1, #105	; 0x69
   6b9e0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6b9e4:	ldr	r2, [sl, #32]
   6b9e8:	b	6b754 <fputs@plt+0x5a664>
   6b9ec:	ldr	r3, [pc, #672]	; 6bc94 <fputs@plt+0x5aba4>
   6b9f0:	add	r3, pc, r3
   6b9f4:	add	r3, r3, #4
   6b9f8:	b	6aa08 <fputs@plt+0x59918>
   6b9fc:	ldr	r4, [fp]
   6ba00:	mov	r1, #112	; 0x70
   6ba04:	ldr	r0, [sp, #36]	; 0x24
   6ba08:	ldr	r3, [sp, #60]	; 0x3c
   6ba0c:	ldr	r6, [r4, #8]
   6ba10:	str	r0, [sp]
   6ba14:	ldr	r2, [sp, #112]	; 0x70
   6ba18:	mov	r0, r6
   6ba1c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6ba20:	ldrh	r3, [fp, #36]	; 0x24
   6ba24:	tst	r3, #32
   6ba28:	beq	6acc4 <fputs@plt+0x59bd4>
   6ba2c:	ldr	r3, [r4, #416]	; 0x1a0
   6ba30:	cmp	r3, #0
   6ba34:	moveq	r3, r4
   6ba38:	ldr	r3, [r3, #336]	; 0x150
   6ba3c:	cmp	r3, #0
   6ba40:	bne	6acc4 <fputs@plt+0x59bd4>
   6ba44:	ldr	r0, [r4]
   6ba48:	ldr	r8, [sp, #116]	; 0x74
   6ba4c:	ldr	r3, [sp, #60]	; 0x3c
   6ba50:	ldr	r7, [r8, #12]
   6ba54:	ldrsh	r2, [r7, #34]	; 0x22
   6ba58:	add	r2, r2, #1
   6ba5c:	lsl	r2, r2, #2
   6ba60:	bl	2416c <fputs@plt+0x1307c>
   6ba64:	subs	r2, r0, #0
   6ba68:	beq	6acc4 <fputs@plt+0x59bd4>
   6ba6c:	ldrh	r1, [r8, #52]	; 0x34
   6ba70:	ldrsh	r3, [r7, #34]	; 0x22
   6ba74:	cmp	r1, #1
   6ba78:	str	r3, [r2]
   6ba7c:	bls	6bab0 <fputs@plt+0x5a9c0>
   6ba80:	ldr	ip, [sp, #60]	; 0x3c
   6ba84:	sub	r1, r1, #1
   6ba88:	ldr	r3, [sp, #116]	; 0x74
   6ba8c:	ldr	r3, [r3, #4]
   6ba90:	sub	r3, r3, #2
   6ba94:	ldrsh	r0, [r3, #2]!
   6ba98:	add	ip, ip, #1
   6ba9c:	cmp	r0, #0
   6baa0:	addge	r0, r0, #1
   6baa4:	strge	ip, [r2, r0, lsl #2]
   6baa8:	cmp	ip, r1
   6baac:	bne	6ba94 <fputs@plt+0x5a9a4>
   6bab0:	mov	r0, r6
   6bab4:	mvn	r3, #14
   6bab8:	mvn	r1, #0
   6babc:	bl	2300c <fputs@plt+0x11f1c>
   6bac0:	b	6acc4 <fputs@plt+0x59bd4>
   6bac4:	ldr	r3, [r6, #76]	; 0x4c
   6bac8:	ldr	r2, [sp, #116]	; 0x74
   6bacc:	add	r2, r2, r3
   6bad0:	add	r3, r3, #1
   6bad4:	str	r2, [r6, #76]	; 0x4c
   6bad8:	str	r3, [sp, #128]	; 0x80
   6badc:	b	6b658 <fputs@plt+0x5a568>
   6bae0:	mov	r1, r6
   6bae4:	add	r3, sp, #168	; 0xa8
   6bae8:	ldr	r0, [sp, #20]
   6baec:	mov	r2, #1
   6baf0:	bl	2e9a4 <fputs@plt+0x1d8b4>
   6baf4:	b	6abac <fputs@plt+0x59abc>
   6baf8:	mov	r3, #1
   6bafc:	str	r3, [sp, #84]	; 0x54
   6bb00:	b	6b318 <fputs@plt+0x5a228>
   6bb04:	ldr	r2, [sp, #20]
   6bb08:	ldr	r7, [r2, #76]	; 0x4c
   6bb0c:	add	r3, r0, r7
   6bb10:	add	r7, r7, #1
   6bb14:	str	r3, [r2, #76]	; 0x4c
   6bb18:	b	6b4e0 <fputs@plt+0x5a3f0>
   6bb1c:	mov	r3, #0
   6bb20:	mov	r0, sl
   6bb24:	ldr	r2, [sp, #124]	; 0x7c
   6bb28:	ldr	r1, [sp, #128]	; 0x80
   6bb2c:	str	r1, [sp]
   6bb30:	mov	r1, #69	; 0x45
   6bb34:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6bb38:	mov	r1, r0
   6bb3c:	mvn	r3, #13
   6bb40:	ldr	r2, [sp, #116]	; 0x74
   6bb44:	mov	r4, r0
   6bb48:	mov	r0, sl
   6bb4c:	bl	2300c <fputs@plt+0x11f1c>
   6bb50:	ldr	r3, [sp, #120]	; 0x78
   6bb54:	cmp	r3, #0
   6bb58:	bge	6bbf0 <fputs@plt+0x5ab00>
   6bb5c:	ldr	r5, [sp, #116]	; 0x74
   6bb60:	mov	r0, r6
   6bb64:	ldr	r1, [sp, #128]	; 0x80
   6bb68:	mov	r2, r5
   6bb6c:	bl	20560 <fputs@plt+0xf470>
   6bb70:	ldr	r3, [r6, #60]	; 0x3c
   6bb74:	cmp	r5, r3
   6bb78:	ble	6b260 <fputs@plt+0x5a170>
   6bb7c:	b	6b730 <fputs@plt+0x5a640>
   6bb80:	mov	r3, #0
   6bb84:	b	6b540 <fputs@plt+0x5a450>
   6bb88:	ldr	r3, [sp, #52]	; 0x34
   6bb8c:	mov	r5, r6
   6bb90:	cmp	r3, #0
   6bb94:	movne	r1, #105	; 0x69
   6bb98:	moveq	r1, #108	; 0x6c
   6bb9c:	b	6a6b4 <fputs@plt+0x595c4>
   6bba0:	ldr	r4, [sp, #20]
   6bba4:	mov	r2, ip
   6bba8:	mov	r1, #25
   6bbac:	mov	r0, sl
   6bbb0:	ldr	r3, [r4, #76]	; 0x4c
   6bbb4:	add	lr, r3, #1
   6bbb8:	mov	r3, lr
   6bbbc:	str	lr, [r4, #76]	; 0x4c
   6bbc0:	str	ip, [sp]
   6bbc4:	str	lr, [sp, #124]	; 0x7c
   6bbc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6bbcc:	b	6af84 <fputs@plt+0x59e94>
   6bbd0:	mov	r0, sl
   6bbd4:	ldr	r2, [sp, #88]	; 0x58
   6bbd8:	ldr	r1, [sp, #120]	; 0x78
   6bbdc:	ldr	r3, [sp, #100]	; 0x64
   6bbe0:	str	r1, [sp]
   6bbe4:	mov	r1, #14
   6bbe8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6bbec:	b	6b0c8 <fputs@plt+0x59fd8>
   6bbf0:	mov	r1, #49	; 0x31
   6bbf4:	mov	r0, sl
   6bbf8:	ldr	r3, [sp, #116]	; 0x74
   6bbfc:	ldr	r5, [sp, #132]	; 0x84
   6bc00:	ldr	r2, [sp, #128]	; 0x80
   6bc04:	str	r5, [sp]
   6bc08:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6bc0c:	mov	r1, #0
   6bc10:	mov	r3, r5
   6bc14:	ldr	r2, [sp, #124]	; 0x7c
   6bc18:	mov	r0, sl
   6bc1c:	str	r1, [sp]
   6bc20:	mov	r1, #110	; 0x6e
   6bc24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6bc28:	ldr	r3, [sl]
   6bc2c:	ldrb	r3, [r3, #69]	; 0x45
   6bc30:	cmp	r3, #0
   6bc34:	bne	6bb5c <fputs@plt+0x5aa6c>
   6bc38:	mov	r1, #16
   6bc3c:	mov	r0, sl
   6bc40:	bl	1bc28 <fputs@plt+0xab38>
   6bc44:	b	6bb5c <fputs@plt+0x5aa6c>
   6bc48:	ldrd	r0, [sp, #44]	; 0x2c
   6bc4c:	b	6a4f0 <fputs@plt+0x59400>
   6bc50:	ldrd	r2, [sp, #24]
   6bc54:	str	r4, [sp, #52]	; 0x34
   6bc58:	add	r3, r3, r2
   6bc5c:	add	r3, fp, r3, lsl #4
   6bc60:	str	r4, [r3, #792]	; 0x318
   6bc64:	b	6b394 <fputs@plt+0x5a2a4>
   6bc68:	ldr	r1, [sp, #20]
   6bc6c:	mov	r2, #0
   6bc70:	ldrh	r2, [r2, #50]	; 0x32
   6bc74:	ldr	r3, [r1, #72]	; 0x48
   6bc78:	add	r3, r3, #1
   6bc7c:	str	r3, [r1, #72]	; 0x48
   6bc80:	udf	#0
   6bc84:	mov	r3, #0
   6bc88:	ldrh	r3, [r3, #50]	; 0x32
   6bc8c:	udf	#0
   6bc90:	andeq	r7, r4, r0, lsl #29
   6bc94:	andeq	r7, r4, r8, asr lr
   6bc98:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6bc9c:	mov	r5, r0
   6bca0:	strd	r6, [sp, #8]
   6bca4:	strd	sl, [sp, #24]
   6bca8:	mov	sl, r3
   6bcac:	ldr	r3, [r0, #8]
   6bcb0:	strd	r8, [sp, #16]
   6bcb4:	str	lr, [sp, #32]
   6bcb8:	sub	sp, sp, #92	; 0x5c
   6bcbc:	ldr	r8, [r0]
   6bcc0:	cmp	r3, #0
   6bcc4:	strd	r2, [sp, #28]
   6bcc8:	str	r1, [sp, #36]	; 0x24
   6bccc:	ldr	r7, [sp, #128]	; 0x80
   6bcd0:	ldr	fp, [sp, #132]	; 0x84
   6bcd4:	beq	6c060 <fputs@plt+0x5af70>
   6bcd8:	ldr	r3, [sp, #140]	; 0x8c
   6bcdc:	cmn	r3, #1
   6bce0:	beq	6bec4 <fputs@plt+0x5add4>
   6bce4:	ldr	r3, [r7, #20]
   6bce8:	cmp	r3, #0
   6bcec:	mov	r3, #0
   6bcf0:	str	r3, [sp, #40]	; 0x28
   6bcf4:	ble	6c06c <fputs@plt+0x5af7c>
   6bcf8:	ldr	r3, [sp, #28]
   6bcfc:	mov	r6, #0
   6bd00:	mov	r4, r6
   6bd04:	add	r2, r3, #4
   6bd08:	add	r3, r3, #32
   6bd0c:	strd	r2, [sp, #20]
   6bd10:	cmp	sl, #0
   6bd14:	mov	r0, r5
   6bd18:	ldrne	r2, [sl, #4]
   6bd1c:	lslne	r3, r4, #1
   6bd20:	mvneq	r1, #0
   6bd24:	ldrshne	r1, [r2, r3]
   6bd28:	ldr	r2, [sp, #24]
   6bd2c:	ldr	r3, [sp, #136]	; 0x88
   6bd30:	str	r1, [sp]
   6bd34:	ldr	r1, [sp, #20]
   6bd38:	bl	2371c <fputs@plt+0x1262c>
   6bd3c:	ldr	r2, [r7]
   6bd40:	cmp	fp, #0
   6bd44:	mov	r9, r0
   6bd48:	mov	r1, #27
   6bd4c:	mov	r0, r8
   6bd50:	ldrne	r3, [fp, r4, lsl #2]
   6bd54:	add	r4, r4, #1
   6bd58:	ldrsheq	r3, [r7, #36]	; 0x24
   6bd5c:	ldr	r2, [r2, #4]
   6bd60:	sxthne	r3, r3
   6bd64:	ldr	r2, [r2, r3, lsl #4]
   6bd68:	bl	23640 <fputs@plt+0x12550>
   6bd6c:	mov	r1, #0
   6bd70:	mov	r3, r0
   6bd74:	mov	r2, r9
   6bd78:	mov	r0, r5
   6bd7c:	str	r1, [sp]
   6bd80:	mov	r1, #79	; 0x4f
   6bd84:	bl	3cb48 <fputs@plt+0x2ba58>
   6bd88:	mov	r2, r0
   6bd8c:	mov	r1, r6
   6bd90:	mov	r0, r8
   6bd94:	bl	234a8 <fputs@plt+0x123b8>
   6bd98:	ldr	r3, [r7, #20]
   6bd9c:	mov	r6, r0
   6bda0:	cmp	r3, r4
   6bda4:	bgt	6bd10 <fputs@plt+0x5ac20>
   6bda8:	ldr	r3, [r7]
   6bdac:	ldr	r2, [sp, #28]
   6bdb0:	ldr	r1, [sp, #140]	; 0x8c
   6bdb4:	cmp	r3, r2
   6bdb8:	cmpeq	r1, #1
   6bdbc:	beq	6bef4 <fputs@plt+0x5ae04>
   6bdc0:	add	fp, sp, #56	; 0x38
   6bdc4:	ldr	r9, [sp, #36]	; 0x24
   6bdc8:	mov	r4, #0
   6bdcc:	mov	r2, #0
   6bdd0:	mov	r3, #0
   6bdd4:	mov	r1, r6
   6bdd8:	str	r5, [sp, #56]	; 0x38
   6bddc:	mov	r0, fp
   6bde0:	str	r9, [sp, #60]	; 0x3c
   6bde4:	strd	r2, [sp, #64]	; 0x40
   6bde8:	strd	r2, [sp, #72]	; 0x48
   6bdec:	strd	r2, [sp, #80]	; 0x50
   6bdf0:	bl	3c5a4 <fputs@plt+0x2b4b4>
   6bdf4:	mov	r1, r9
   6bdf8:	mov	r0, r5
   6bdfc:	str	r4, [sp]
   6be00:	mov	r3, r4
   6be04:	mov	r2, r6
   6be08:	str	r4, [sp, #4]
   6be0c:	str	r4, [sp, #8]
   6be10:	bl	6786c <fputs@plt+0x5677c>
   6be14:	mov	r5, r0
   6be18:	ldrb	r2, [r7, #24]
   6be1c:	mov	r1, #135	; 0x87
   6be20:	str	r4, [sp]
   6be24:	ldr	r0, [sp, #32]
   6be28:	ldr	r3, [sp, #140]	; 0x8c
   6be2c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6be30:	cmp	r5, r4
   6be34:	beq	6be40 <fputs@plt+0x5ad50>
   6be38:	mov	r0, r5
   6be3c:	bl	2f4f4 <fputs@plt+0x1e404>
   6be40:	mov	r1, r6
   6be44:	mov	r0, r8
   6be48:	bl	2222c <fputs@plt+0x1113c>
   6be4c:	ldr	r3, [sp, #40]	; 0x28
   6be50:	cmp	r3, #0
   6be54:	beq	6be98 <fputs@plt+0x5ada8>
   6be58:	ldr	r3, [sp, #32]
   6be5c:	ldr	r2, [r3, #24]
   6be60:	ldr	r1, [r3, #32]
   6be64:	sub	r3, r1, #1
   6be68:	str	r3, [r2, #96]	; 0x60
   6be6c:	ldr	r2, [sp, #32]
   6be70:	strlt	r3, [sp, #40]	; 0x28
   6be74:	ldr	r3, [r2]
   6be78:	ldrb	r3, [r3, #69]	; 0x45
   6be7c:	cmp	r3, #0
   6be80:	bne	6beb4 <fputs@plt+0x5adc4>
   6be84:	ldr	r3, [sp, #40]	; 0x28
   6be88:	ldr	r2, [r2, #4]
   6be8c:	add	r3, r3, r3, lsl #2
   6be90:	add	r3, r2, r3, lsl #2
   6be94:	str	r1, [r3, #8]
   6be98:	add	sp, sp, #92	; 0x5c
   6be9c:	ldrd	r4, [sp]
   6bea0:	ldrd	r6, [sp, #8]
   6bea4:	ldrd	r8, [sp, #16]
   6bea8:	ldrd	sl, [sp, #24]
   6beac:	add	sp, sp, #32
   6beb0:	pop	{pc}		; (ldr pc, [sp], #4)
   6beb4:	ldr	r3, [pc, #584]	; 6c104 <fputs@plt+0x5b014>
   6beb8:	add	r3, pc, r3
   6bebc:	add	r3, r3, #4
   6bec0:	b	6be94 <fputs@plt+0x5ada4>
   6bec4:	mov	r6, #0
   6bec8:	ldrb	r2, [r7, #24]
   6becc:	mov	r1, #136	; 0x88
   6bed0:	mov	r3, r6
   6bed4:	str	r6, [sp]
   6bed8:	ldr	r0, [sp, #32]
   6bedc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6bee0:	ldr	r3, [r7, #20]
   6bee4:	str	r0, [sp, #40]	; 0x28
   6bee8:	cmp	r3, r6
   6beec:	bgt	6bcf8 <fputs@plt+0x5ac08>
   6bef0:	b	6bdc0 <fputs@plt+0x5acd0>
   6bef4:	ldr	r3, [sp, #28]
   6bef8:	ldrb	r4, [r3, #42]	; 0x2a
   6befc:	ands	r4, r4, #32
   6bf00:	beq	6c074 <fputs@plt+0x5af84>
   6bf04:	ldr	r3, [sp, #28]
   6bf08:	ldr	r9, [r3, #8]
   6bf0c:	cmp	r9, #0
   6bf10:	bne	6bf24 <fputs@plt+0x5ae34>
   6bf14:	b	6c0f8 <fputs@plt+0x5b008>
   6bf18:	ldr	r9, [r9, #20]
   6bf1c:	cmp	r9, #0
   6bf20:	beq	6c0f8 <fputs@plt+0x5b008>
   6bf24:	ldrb	r3, [r9, #55]	; 0x37
   6bf28:	and	r3, r3, #3
   6bf2c:	cmp	r3, #2
   6bf30:	bne	6bf18 <fputs@plt+0x5ae28>
   6bf34:	ldrh	r3, [r9, #50]	; 0x32
   6bf38:	cmp	r3, #0
   6bf3c:	addeq	fp, sp, #56	; 0x38
   6bf40:	beq	6c02c <fputs@plt+0x5af3c>
   6bf44:	ldr	r2, [sp, #28]
   6bf48:	mov	r3, #0
   6bf4c:	add	fp, sp, #56	; 0x38
   6bf50:	mov	r4, r3
   6bf54:	str	fp, [sp, #20]
   6bf58:	str	r7, [sp, #128]	; 0x80
   6bf5c:	mov	r7, r3
   6bf60:	str	r9, [sp, #48]	; 0x30
   6bf64:	add	r1, r2, #4
   6bf68:	add	r2, r2, #32
   6bf6c:	str	r1, [sp, #24]
   6bf70:	str	r2, [sp, #44]	; 0x2c
   6bf74:	str	r6, [sp, #52]	; 0x34
   6bf78:	ldr	lr, [sl, #4]
   6bf7c:	lsl	ip, r4, #1
   6bf80:	mov	r0, r5
   6bf84:	ldr	r1, [sp, #24]
   6bf88:	ldr	r2, [sp, #44]	; 0x2c
   6bf8c:	ldrsh	r6, [lr, ip]
   6bf90:	ldr	r3, [sp, #136]	; 0x88
   6bf94:	str	r6, [sp]
   6bf98:	bl	2371c <fputs@plt+0x1262c>
   6bf9c:	mov	r3, #0
   6bfa0:	mov	r9, r0
   6bfa4:	ldr	r2, [sp, #20]
   6bfa8:	mov	r1, #152	; 0x98
   6bfac:	mov	r0, r8
   6bfb0:	ldr	ip, [sp, #36]	; 0x24
   6bfb4:	str	r3, [sp, #56]	; 0x38
   6bfb8:	str	r3, [sp, #60]	; 0x3c
   6bfbc:	ldr	fp, [ip, #52]	; 0x34
   6bfc0:	bl	232cc <fputs@plt+0x121dc>
   6bfc4:	subs	r3, r0, #0
   6bfc8:	beq	6bfdc <fputs@plt+0x5aeec>
   6bfcc:	ldr	r2, [sp, #28]
   6bfd0:	str	fp, [r3, #28]
   6bfd4:	strh	r6, [r3, #32]
   6bfd8:	str	r2, [r3, #44]	; 0x2c
   6bfdc:	mov	r1, #0
   6bfe0:	mov	r2, r9
   6bfe4:	mov	r0, r5
   6bfe8:	add	r4, r4, #1
   6bfec:	str	r1, [sp]
   6bff0:	mov	r1, #79	; 0x4f
   6bff4:	bl	3cb48 <fputs@plt+0x2ba58>
   6bff8:	mov	r2, r0
   6bffc:	mov	r1, r7
   6c000:	mov	r0, r8
   6c004:	bl	234a8 <fputs@plt+0x123b8>
   6c008:	ldr	r3, [sp, #48]	; 0x30
   6c00c:	mov	r7, r0
   6c010:	ldrh	r3, [r3, #50]	; 0x32
   6c014:	cmp	r3, r4
   6c018:	bgt	6bf78 <fputs@plt+0x5ae88>
   6c01c:	ldr	fp, [sp, #20]
   6c020:	mov	r3, r0
   6c024:	ldr	r6, [sp, #52]	; 0x34
   6c028:	ldr	r7, [sp, #128]	; 0x80
   6c02c:	mov	r0, #0
   6c030:	mov	r2, r3
   6c034:	mov	r1, #19
   6c038:	mov	r3, r0
   6c03c:	str	r0, [sp]
   6c040:	mov	r0, r5
   6c044:	bl	3cb48 <fputs@plt+0x2ba58>
   6c048:	mov	r2, r0
   6c04c:	mov	r1, r6
   6c050:	mov	r0, r8
   6c054:	bl	234a8 <fputs@plt+0x123b8>
   6c058:	mov	r6, r0
   6c05c:	b	6bdc4 <fputs@plt+0x5acd4>
   6c060:	bl	2e580 <fputs@plt+0x1d490>
   6c064:	str	r0, [sp, #32]
   6c068:	b	6bcd8 <fputs@plt+0x5abe8>
   6c06c:	mov	r6, r3
   6c070:	b	6bda8 <fputs@plt+0x5acb8>
   6c074:	ldr	r1, [sp, #28]
   6c078:	mvn	sl, #0
   6c07c:	mov	r0, r5
   6c080:	add	fp, sp, #56	; 0x38
   6c084:	str	sl, [sp]
   6c088:	ldr	r3, [sp, #136]	; 0x88
   6c08c:	add	r2, r1, #32
   6c090:	add	r1, r1, #4
   6c094:	bl	2371c <fputs@plt+0x1262c>
   6c098:	ldr	ip, [sp, #36]	; 0x24
   6c09c:	mov	r3, r4
   6c0a0:	mov	r9, r0
   6c0a4:	mov	r2, fp
   6c0a8:	mov	r1, #152	; 0x98
   6c0ac:	str	r4, [sp, #56]	; 0x38
   6c0b0:	mov	r0, r8
   6c0b4:	str	r4, [sp, #60]	; 0x3c
   6c0b8:	ldr	r4, [ip, #52]	; 0x34
   6c0bc:	bl	232cc <fputs@plt+0x121dc>
   6c0c0:	subs	r3, r0, #0
   6c0c4:	beq	6c0d8 <fputs@plt+0x5afe8>
   6c0c8:	ldr	r1, [sp, #28]
   6c0cc:	str	r4, [r3, #28]
   6c0d0:	strh	sl, [r3, #32]
   6c0d4:	str	r1, [r3, #44]	; 0x2c
   6c0d8:	mov	r0, #0
   6c0dc:	mov	r2, r9
   6c0e0:	mov	r1, #78	; 0x4e
   6c0e4:	str	r0, [sp]
   6c0e8:	mov	r0, r5
   6c0ec:	bl	3cb48 <fputs@plt+0x2ba58>
   6c0f0:	mov	r2, r0
   6c0f4:	b	6c04c <fputs@plt+0x5af5c>
   6c0f8:	mov	r3, #0
   6c0fc:	ldrh	r3, [r3, #50]	; 0x32
   6c100:	udf	#0
   6c104:	muleq	r4, r0, r9
   6c108:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6c10c:	mov	r5, r2
   6c110:	ldrd	r2, [r2]
   6c114:	strd	r6, [sp, #8]
   6c118:	strd	r8, [sp, #16]
   6c11c:	mov	r9, r1
   6c120:	strd	sl, [sp, #24]
   6c124:	mov	fp, r0
   6c128:	str	lr, [sp, #32]
   6c12c:	sub	sp, sp, #172	; 0xac
   6c130:	ldr	r8, [r1, #48]	; 0x30
   6c134:	add	r7, sp, #108	; 0x6c
   6c138:	strd	r2, [sp, #108]	; 0x6c
   6c13c:	ldrd	r2, [r5, #8]
   6c140:	ldr	r1, [r5, #16]
   6c144:	ldr	r4, [r8, #44]	; 0x2c
   6c148:	strd	r2, [r7, #8]
   6c14c:	ldr	r3, [r0]
   6c150:	str	r1, [r7, #16]
   6c154:	cmp	r4, #0
   6c158:	str	r3, [sp, #28]
   6c15c:	beq	6c1dc <fputs@plt+0x5b0ec>
   6c160:	ldrb	r3, [r9, #4]
   6c164:	cmp	r3, #117	; 0x75
   6c168:	beq	6c2c0 <fputs@plt+0x5b1d0>
   6c16c:	cmp	r3, #118	; 0x76
   6c170:	beq	6c2b4 <fputs@plt+0x5b1c4>
   6c174:	cmp	r3, #116	; 0x74
   6c178:	beq	6c2a8 <fputs@plt+0x5b1b8>
   6c17c:	ldr	r2, [pc, #3004]	; 6cd40 <fputs@plt+0x5bc50>
   6c180:	add	r2, pc, r2
   6c184:	ldr	r1, [pc, #3000]	; 6cd44 <fputs@plt+0x5bc54>
   6c188:	mov	r0, fp
   6c18c:	mov	r4, #0
   6c190:	mov	r6, #1
   6c194:	add	r1, pc, r1
   6c198:	bl	3aac4 <fputs@plt+0x299d4>
   6c19c:	mov	r1, r4
   6c1a0:	mov	r2, #1
   6c1a4:	ldr	r0, [sp, #28]
   6c1a8:	ldr	ip, [sp, #116]	; 0x74
   6c1ac:	ldr	r3, [sp, #120]	; 0x78
   6c1b0:	str	ip, [r5, #8]
   6c1b4:	str	r3, [r5, #12]
   6c1b8:	bl	22154 <fputs@plt+0x11064>
   6c1bc:	mov	r0, r6
   6c1c0:	add	sp, sp, #172	; 0xac
   6c1c4:	ldrd	r4, [sp]
   6c1c8:	ldrd	r6, [sp, #8]
   6c1cc:	ldrd	r8, [sp, #16]
   6c1d0:	ldrd	sl, [sp, #24]
   6c1d4:	add	sp, sp, #32
   6c1d8:	pop	{pc}		; (ldr pc, [sp], #4)
   6c1dc:	ldr	r6, [r8, #56]	; 0x38
   6c1e0:	cmp	r6, #0
   6c1e4:	beq	6c224 <fputs@plt+0x5b134>
   6c1e8:	ldrb	r3, [r9, #4]
   6c1ec:	cmp	r3, #117	; 0x75
   6c1f0:	beq	6c2e4 <fputs@plt+0x5b1f4>
   6c1f4:	cmp	r3, #118	; 0x76
   6c1f8:	beq	6c2cc <fputs@plt+0x5b1dc>
   6c1fc:	cmp	r3, #116	; 0x74
   6c200:	beq	6c2d8 <fputs@plt+0x5b1e8>
   6c204:	ldr	r2, [pc, #2876]	; 6cd48 <fputs@plt+0x5bc58>
   6c208:	add	r2, pc, r2
   6c20c:	ldr	r1, [pc, #2872]	; 6cd4c <fputs@plt+0x5bc5c>
   6c210:	mov	r0, fp
   6c214:	mov	r6, #1
   6c218:	add	r1, pc, r1
   6c21c:	bl	3aac4 <fputs@plt+0x299d4>
   6c220:	b	6c19c <fputs@plt+0x5b0ac>
   6c224:	ldr	sl, [r0, #8]
   6c228:	cmp	sl, #0
   6c22c:	beq	6c7e8 <fputs@plt+0x5b6f8>
   6c230:	ldrb	r3, [sp, #108]	; 0x6c
   6c234:	cmp	r3, #12
   6c238:	beq	6c74c <fputs@plt+0x5b65c>
   6c23c:	ldr	r3, [r9, #8]
   6c240:	ands	ip, r3, #512	; 0x200
   6c244:	bne	6c778 <fputs@plt+0x5b688>
   6c248:	ands	r3, r3, #8192	; 0x2000
   6c24c:	bne	6c588 <fputs@plt+0x5b498>
   6c250:	ldr	r4, [r9, #44]	; 0x2c
   6c254:	cmp	r4, #0
   6c258:	bne	6cca4 <fputs@plt+0x5bbb4>
   6c25c:	ldrb	r3, [r9, #4]
   6c260:	cmp	r3, #116	; 0x74
   6c264:	beq	6cb7c <fputs@plt+0x5ba8c>
   6c268:	cmp	r3, #117	; 0x75
   6c26c:	beq	6d3e8 <fputs@plt+0x5c2f8>
   6c270:	cmp	r3, #115	; 0x73
   6c274:	beq	6d3e8 <fputs@plt+0x5c2f8>
   6c278:	ldr	r2, [fp, #72]	; 0x48
   6c27c:	mov	r3, r4
   6c280:	mov	r1, #57	; 0x39
   6c284:	mov	r0, sl
   6c288:	str	r4, [sp]
   6c28c:	add	ip, r2, #2
   6c290:	str	r2, [sp, #40]	; 0x28
   6c294:	str	ip, [fp, #72]	; 0x48
   6c298:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c29c:	mov	r3, r9
   6c2a0:	str	r0, [r9, #20]
   6c2a4:	b	6c2f4 <fputs@plt+0x5b204>
   6c2a8:	ldr	r2, [pc, #2720]	; 6cd50 <fputs@plt+0x5bc60>
   6c2ac:	add	r2, pc, r2
   6c2b0:	b	6c184 <fputs@plt+0x5b094>
   6c2b4:	ldr	r2, [pc, #2712]	; 6cd54 <fputs@plt+0x5bc64>
   6c2b8:	add	r2, pc, r2
   6c2bc:	b	6c184 <fputs@plt+0x5b094>
   6c2c0:	ldr	r2, [pc, #2704]	; 6cd58 <fputs@plt+0x5bc68>
   6c2c4:	add	r2, pc, r2
   6c2c8:	b	6c184 <fputs@plt+0x5b094>
   6c2cc:	ldr	r2, [pc, #2696]	; 6cd5c <fputs@plt+0x5bc6c>
   6c2d0:	add	r2, pc, r2
   6c2d4:	b	6c20c <fputs@plt+0x5b11c>
   6c2d8:	ldr	r2, [pc, #2688]	; 6cd60 <fputs@plt+0x5bc70>
   6c2dc:	add	r2, pc, r2
   6c2e0:	b	6c20c <fputs@plt+0x5b11c>
   6c2e4:	ldr	r2, [pc, #2680]	; 6cd64 <fputs@plt+0x5bc74>
   6c2e8:	add	r2, pc, r2
   6c2ec:	b	6c20c <fputs@plt+0x5b11c>
   6c2f0:	mov	r3, r4
   6c2f4:	ldr	r4, [r3, #52]	; 0x34
   6c2f8:	cmp	r4, #0
   6c2fc:	bne	6c2f0 <fputs@plt+0x5b200>
   6c300:	ldr	ip, [r3, #8]
   6c304:	mov	lr, #1
   6c308:	add	r2, sp, #148	; 0x94
   6c30c:	mov	r1, r8
   6c310:	mov	r0, fp
   6c314:	ldr	r6, [fp, #472]	; 0x1d8
   6c318:	str	r2, [sp, #32]
   6c31c:	orr	ip, ip, #16
   6c320:	str	ip, [r3, #8]
   6c324:	ldr	r3, [sp, #40]	; 0x28
   6c328:	str	r6, [sp, #36]	; 0x24
   6c32c:	strh	lr, [sp, #148]	; 0x94
   6c330:	str	r3, [sp, #152]	; 0x98
   6c334:	str	r4, [sp, #156]	; 0x9c
   6c338:	str	r4, [sp, #160]	; 0xa0
   6c33c:	bl	5dd18 <fputs@plt+0x4cc28>
   6c340:	subs	r6, r0, #0
   6c344:	bne	6c19c <fputs@plt+0x5b0ac>
   6c348:	ldr	r3, [sp, #40]	; 0x28
   6c34c:	mov	r1, #57	; 0x39
   6c350:	mov	r0, sl
   6c354:	str	r6, [sp]
   6c358:	add	r4, r3, #1
   6c35c:	mov	r3, r6
   6c360:	mov	r2, r4
   6c364:	str	r4, [sp, #48]	; 0x30
   6c368:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c36c:	ldr	r3, [r9, #56]	; 0x38
   6c370:	mov	r1, r9
   6c374:	str	r0, [r9, #24]
   6c378:	mov	r0, fp
   6c37c:	str	r6, [r9, #48]	; 0x30
   6c380:	str	r6, [r9, #56]	; 0x38
   6c384:	ldr	r2, [sp, #32]
   6c388:	str	r3, [sp, #44]	; 0x2c
   6c38c:	ldr	r3, [r9, #60]	; 0x3c
   6c390:	str	r6, [r9, #60]	; 0x3c
   6c394:	str	r3, [sp, #52]	; 0x34
   6c398:	ldr	r3, [fp, #472]	; 0x1d8
   6c39c:	str	r3, [sp, #32]
   6c3a0:	str	r4, [sp, #152]	; 0x98
   6c3a4:	bl	5dd18 <fputs@plt+0x4cc28>
   6c3a8:	ldrsh	r3, [r8, #6]
   6c3ac:	mov	r6, r0
   6c3b0:	ldrsh	r2, [r9, #6]
   6c3b4:	ldr	r0, [sp, #28]
   6c3b8:	ldr	r4, [r9, #48]	; 0x30
   6c3bc:	cmp	r2, r3
   6c3c0:	str	r8, [r9, #48]	; 0x30
   6c3c4:	ldr	r1, [r9, #56]	; 0x38
   6c3c8:	strhgt	r3, [r9, #6]
   6c3cc:	bl	2222c <fputs@plt+0x1113c>
   6c3d0:	ldr	r2, [sp, #44]	; 0x2c
   6c3d4:	ldrb	r3, [sp, #108]	; 0x6c
   6c3d8:	str	r2, [r9, #56]	; 0x38
   6c3dc:	ldr	r2, [sp, #52]	; 0x34
   6c3e0:	cmp	r3, #9
   6c3e4:	moveq	r1, r9
   6c3e8:	str	r2, [r9, #60]	; 0x3c
   6c3ec:	beq	6cb5c <fputs@plt+0x5ba6c>
   6c3f0:	ldr	r0, [sl, #24]
   6c3f4:	bl	2e338 <fputs@plt+0x1d248>
   6c3f8:	mov	r8, r0
   6c3fc:	ldr	r0, [sl, #24]
   6c400:	str	r8, [sp, #44]	; 0x2c
   6c404:	bl	2e338 <fputs@plt+0x1d248>
   6c408:	ldr	r3, [r9, #12]
   6c40c:	str	r0, [sp, #52]	; 0x34
   6c410:	cmp	r3, #0
   6c414:	bne	6c428 <fputs@plt+0x5b338>
   6c418:	mov	r2, r8
   6c41c:	mov	r1, r9
   6c420:	mov	r0, fp
   6c424:	bl	626dc <fputs@plt+0x515ec>
   6c428:	mov	r0, #0
   6c42c:	mov	r1, #108	; 0x6c
   6c430:	ldrd	r2, [sp, #40]	; 0x28
   6c434:	str	r0, [sp]
   6c438:	mov	r0, sl
   6c43c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c440:	ldrb	r3, [fp, #19]
   6c444:	cmp	r3, #0
   6c448:	beq	6dc6c <fputs@plt+0x5cb7c>
   6c44c:	sub	r3, r3, #1
   6c450:	uxtb	r3, r3
   6c454:	add	r2, fp, r3, lsl #2
   6c458:	strb	r3, [fp, #19]
   6c45c:	ldr	r8, [r2, #28]
   6c460:	mov	ip, #0
   6c464:	mov	r3, r8
   6c468:	mov	r1, #101	; 0x65
   6c46c:	mov	r0, sl
   6c470:	ldr	r2, [sp, #40]	; 0x28
   6c474:	str	ip, [sp]
   6c478:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c47c:	mov	ip, #0
   6c480:	mov	r1, #68	; 0x44
   6c484:	ldrd	r2, [sp, #48]	; 0x30
   6c488:	stm	sp, {r8, ip}
   6c48c:	str	r0, [sp, #56]	; 0x38
   6c490:	mov	r0, sl
   6c494:	bl	2e5f0 <fputs@plt+0x1d500>
   6c498:	cmp	r8, #0
   6c49c:	beq	6c4ac <fputs@plt+0x5b3bc>
   6c4a0:	mov	r1, r8
   6c4a4:	mov	r0, fp
   6c4a8:	bl	1c6d0 <fputs@plt+0xb5e0>
   6c4ac:	mov	ip, #0
   6c4b0:	ldr	r2, [r9]
   6c4b4:	mov	r1, r9
   6c4b8:	mov	r0, fp
   6c4bc:	str	ip, [sp]
   6c4c0:	str	ip, [sp, #4]
   6c4c4:	str	r7, [sp, #8]
   6c4c8:	ldr	r3, [sp, #40]	; 0x28
   6c4cc:	ldr	ip, [sp, #44]	; 0x2c
   6c4d0:	ldr	r7, [sp, #52]	; 0x34
   6c4d4:	str	r7, [sp, #12]
   6c4d8:	str	ip, [sp, #16]
   6c4dc:	bl	635d4 <fputs@plt+0x524e4>
   6c4e0:	ldr	lr, [sl, #24]
   6c4e4:	ldr	r2, [lr, #120]	; 0x78
   6c4e8:	cmp	r2, #0
   6c4ec:	beq	6c4fc <fputs@plt+0x5b40c>
   6c4f0:	ldr	r1, [sl, #32]
   6c4f4:	mvn	r3, r7
   6c4f8:	str	r1, [r2, r3, lsl #2]
   6c4fc:	ldr	ip, [sl, #32]
   6c500:	mov	r7, #0
   6c504:	mov	r1, #7
   6c508:	mov	r0, sl
   6c50c:	ldr	r2, [sp, #40]	; 0x28
   6c510:	ldr	r3, [sp, #56]	; 0x38
   6c514:	sub	ip, ip, #1
   6c518:	str	ip, [lr, #96]	; 0x60
   6c51c:	str	r7, [sp]
   6c520:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c524:	ldr	ip, [sl, #24]
   6c528:	ldr	r2, [ip, #120]	; 0x78
   6c52c:	cmp	r2, r7
   6c530:	beq	6c544 <fputs@plt+0x5b454>
   6c534:	ldr	r3, [sp, #44]	; 0x2c
   6c538:	ldr	r1, [sl, #32]
   6c53c:	mvn	r3, r3
   6c540:	str	r1, [r2, r3, lsl #2]
   6c544:	ldr	lr, [sl, #32]
   6c548:	mov	r7, #0
   6c54c:	mov	r1, #61	; 0x3d
   6c550:	mov	r3, r7
   6c554:	mov	r0, sl
   6c558:	ldr	r2, [sp, #48]	; 0x30
   6c55c:	sub	lr, lr, #1
   6c560:	str	lr, [ip, #96]	; 0x60
   6c564:	str	r7, [sp]
   6c568:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c56c:	mov	r3, r7
   6c570:	mov	r1, #61	; 0x3d
   6c574:	str	r7, [sp]
   6c578:	mov	r0, sl
   6c57c:	ldr	r2, [sp, #40]	; 0x28
   6c580:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c584:	b	6c5d8 <fputs@plt+0x5b4e8>
   6c588:	ldr	lr, [r9]
   6c58c:	mov	r3, ip
   6c590:	mov	r2, ip
   6c594:	mov	r1, #33	; 0x21
   6c598:	mov	r0, fp
   6c59c:	ldr	r4, [r9, #28]
   6c5a0:	ldr	r6, [r9, #48]	; 0x30
   6c5a4:	ldr	lr, [lr]
   6c5a8:	str	ip, [sp]
   6c5ac:	ldr	r8, [fp, #8]
   6c5b0:	str	r6, [sp, #40]	; 0x28
   6c5b4:	str	lr, [sp, #44]	; 0x2c
   6c5b8:	bl	3abe0 <fputs@plt+0x29af0>
   6c5bc:	subs	r3, r0, #0
   6c5c0:	str	r3, [sp, #32]
   6c5c4:	beq	6c7f4 <fputs@plt+0x5b704>
   6c5c8:	mov	r4, #0
   6c5cc:	mov	r6, r4
   6c5d0:	str	r4, [sp, #32]
   6c5d4:	str	r4, [sp, #36]	; 0x24
   6c5d8:	ldrb	r3, [fp, #453]	; 0x1c5
   6c5dc:	cmp	r3, #2
   6c5e0:	bne	6c604 <fputs@plt+0x5b514>
   6c5e4:	ldrb	r1, [r9, #4]
   6c5e8:	mov	r0, fp
   6c5ec:	ldr	r3, [sp, #32]
   6c5f0:	ldr	r2, [sp, #36]	; 0x24
   6c5f4:	subs	ip, r1, #116	; 0x74
   6c5f8:	movne	ip, #1
   6c5fc:	str	ip, [sp]
   6c600:	bl	45b50 <fputs@plt+0x34a60>
   6c604:	ldr	r3, [r9, #8]
   6c608:	tst	r3, #16
   6c60c:	beq	6c19c <fputs@plt+0x5b0ac>
   6c610:	ldr	r3, [r9]
   6c614:	mov	r2, #1
   6c618:	ldr	r0, [sp, #28]
   6c61c:	ldr	r3, [r3]
   6c620:	mov	r1, r3
   6c624:	mov	r7, r3
   6c628:	str	r3, [sp, #32]
   6c62c:	bl	277a4 <fputs@plt+0x166b4>
   6c630:	subs	r8, r0, #0
   6c634:	moveq	r6, #7
   6c638:	beq	6c19c <fputs@plt+0x5b0ac>
   6c63c:	cmp	r7, #0
   6c640:	ble	6c6a0 <fputs@plt+0x5b5b0>
   6c644:	add	r3, r8, #16
   6c648:	mov	r7, #0
   6c64c:	str	r4, [sp, #36]	; 0x24
   6c650:	str	sl, [sp, #40]	; 0x28
   6c654:	mov	r4, r3
   6c658:	str	r5, [sp, #44]	; 0x2c
   6c65c:	ldr	r5, [sp, #28]
   6c660:	ldr	sl, [sp, #32]
   6c664:	mov	r3, r7
   6c668:	mov	r1, r9
   6c66c:	mov	r0, fp
   6c670:	ldr	r2, [r9, #48]	; 0x30
   6c674:	add	r7, r7, #1
   6c678:	bl	42da0 <fputs@plt+0x31cb0>
   6c67c:	cmp	r0, #0
   6c680:	str	r0, [r4, #4]!
   6c684:	ldreq	r3, [r5, #8]
   6c688:	streq	r3, [r4]
   6c68c:	cmp	sl, r7
   6c690:	bne	6c664 <fputs@plt+0x5b574>
   6c694:	ldr	r4, [sp, #36]	; 0x24
   6c698:	ldr	sl, [sp, #40]	; 0x28
   6c69c:	ldr	r5, [sp, #44]	; 0x2c
   6c6a0:	str	r4, [sp, #36]	; 0x24
   6c6a4:	ldr	fp, [pc, #1724]	; 6cd68 <fputs@plt+0x5bc78>
   6c6a8:	add	fp, pc, fp
   6c6ac:	add	r7, fp, #4
   6c6b0:	ldr	fp, [sp, #32]
   6c6b4:	str	r6, [sp, #32]
   6c6b8:	add	r4, r9, #20
   6c6bc:	add	r6, r9, #28
   6c6c0:	ldr	r1, [r4], #4
   6c6c4:	mov	r2, r7
   6c6c8:	cmp	r1, #0
   6c6cc:	add	r0, r1, r1, lsl #2
   6c6d0:	blt	6c718 <fputs@plt+0x5b628>
   6c6d4:	ldr	r3, [sl]
   6c6d8:	ldr	ip, [r8]
   6c6dc:	ldrb	r3, [r3, #69]	; 0x45
   6c6e0:	add	ip, ip, #1
   6c6e4:	cmp	r3, #0
   6c6e8:	mvn	r3, #5
   6c6ec:	ldreq	r2, [sl, #4]
   6c6f0:	addeq	r2, r2, r0, lsl #2
   6c6f4:	mov	r0, sl
   6c6f8:	str	fp, [r2, #8]
   6c6fc:	mov	r2, r8
   6c700:	str	ip, [r8]
   6c704:	bl	2300c <fputs@plt+0x11f1c>
   6c708:	mvn	r3, #0
   6c70c:	cmp	r6, r4
   6c710:	str	r3, [r4, #-4]
   6c714:	bne	6c6c0 <fputs@plt+0x5b5d0>
   6c718:	ldr	r9, [r9, #48]	; 0x30
   6c71c:	cmp	r9, #0
   6c720:	bne	6c6b8 <fputs@plt+0x5b5c8>
   6c724:	ldr	r3, [r8]
   6c728:	ldr	r6, [sp, #32]
   6c72c:	ldr	r4, [sp, #36]	; 0x24
   6c730:	sub	r3, r3, #1
   6c734:	cmp	r3, #0
   6c738:	str	r3, [r8]
   6c73c:	bne	6c19c <fputs@plt+0x5b0ac>
   6c740:	mov	r0, r8
   6c744:	bl	19898 <fputs@plt+0x87a8>
   6c748:	b	6c19c <fputs@plt+0x5b0ac>
   6c74c:	ldr	r3, [r9]
   6c750:	mov	ip, #0
   6c754:	mov	r1, #57	; 0x39
   6c758:	mov	r0, sl
   6c75c:	ldr	r2, [sp, #112]	; 0x70
   6c760:	ldr	r3, [r3]
   6c764:	str	ip, [sp]
   6c768:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c76c:	mov	r3, #14
   6c770:	strb	r3, [sp, #108]	; 0x6c
   6c774:	b	6c23c <fputs@plt+0x5b14c>
   6c778:	ldr	r4, [r9, #48]	; 0x30
   6c77c:	cmp	r4, #0
   6c780:	beq	6dc34 <fputs@plt+0x5cb44>
   6c784:	mov	r8, #1
   6c788:	b	6c790 <fputs@plt+0x5b6a0>
   6c78c:	mov	r4, r3
   6c790:	ldr	r3, [r4, #48]	; 0x30
   6c794:	add	r8, r8, #1
   6c798:	cmp	r3, #0
   6c79c:	bne	6c78c <fputs@plt+0x5b69c>
   6c7a0:	mov	sl, #0
   6c7a4:	mov	r9, sl
   6c7a8:	b	6c7b0 <fputs@plt+0x5b6c0>
   6c7ac:	ldr	sl, [r4, #48]	; 0x30
   6c7b0:	mov	r2, r7
   6c7b4:	mov	r1, r4
   6c7b8:	str	r9, [r4, #48]	; 0x30
   6c7bc:	mov	r0, fp
   6c7c0:	bl	5dd18 <fputs@plt+0x4cc28>
   6c7c4:	cmp	r0, #0
   6c7c8:	str	sl, [r4, #48]	; 0x30
   6c7cc:	bne	6d634 <fputs@plt+0x5c544>
   6c7d0:	strh	r8, [r4, #6]
   6c7d4:	ldr	r4, [r4, #52]	; 0x34
   6c7d8:	cmp	r4, #0
   6c7dc:	bne	6c7ac <fputs@plt+0x5b6bc>
   6c7e0:	mov	r6, r0
   6c7e4:	b	6c19c <fputs@plt+0x5b0ac>
   6c7e8:	bl	2e580 <fputs@plt+0x1d490>
   6c7ec:	mov	sl, r0
   6c7f0:	b	6c230 <fputs@plt+0x5b140>
   6c7f4:	ldr	r0, [r8, #24]
   6c7f8:	bl	2e338 <fputs@plt+0x1d248>
   6c7fc:	ldr	r3, [r9, #12]
   6c800:	str	r0, [sp, #52]	; 0x34
   6c804:	cmp	r3, #0
   6c808:	str	r3, [sp, #56]	; 0x38
   6c80c:	bne	6c828 <fputs@plt+0x5b738>
   6c810:	mov	r2, r0
   6c814:	mov	r1, r9
   6c818:	mov	r0, fp
   6c81c:	bl	626dc <fputs@plt+0x515ec>
   6c820:	ldr	r3, [r9, #12]
   6c824:	str	r3, [sp, #56]	; 0x38
   6c828:	ldr	r3, [r9, #16]
   6c82c:	mov	r2, #0
   6c830:	ldr	r1, [r4]
   6c834:	str	r2, [r9, #12]
   6c838:	str	r2, [r9, #16]
   6c83c:	str	r3, [sp, #68]	; 0x44
   6c840:	ldr	r3, [r9, #44]	; 0x2c
   6c844:	cmp	r1, r2
   6c848:	str	r3, [sp, #36]	; 0x24
   6c84c:	ldr	r3, [r9, #56]	; 0x38
   6c850:	str	r2, [r9, #56]	; 0x38
   6c854:	str	r3, [sp, #60]	; 0x3c
   6c858:	ldr	r3, [r9, #60]	; 0x3c
   6c85c:	str	r2, [r9, #60]	; 0x3c
   6c860:	str	r3, [sp, #64]	; 0x40
   6c864:	ble	6dd44 <fputs@plt+0x5cc54>
   6c868:	ldrb	r3, [r4, #45]	; 0x2d
   6c86c:	ubfx	r3, r3, #5, #1
   6c870:	cmp	r3, r2
   6c874:	beq	6c890 <fputs@plt+0x5b7a0>
   6c878:	b	6d870 <fputs@plt+0x5c780>
   6c87c:	add	r2, r0, r3
   6c880:	add	r2, r4, r2, lsl #3
   6c884:	ldrb	r2, [r2, #45]	; 0x2d
   6c888:	tst	r2, #32
   6c88c:	bne	6d878 <fputs@plt+0x5c788>
   6c890:	add	r3, r3, #1
   6c894:	cmp	r3, r1
   6c898:	lsl	r0, r3, #3
   6c89c:	bne	6c87c <fputs@plt+0x5b78c>
   6c8a0:	mov	r3, #0
   6c8a4:	str	r3, [sp, #48]	; 0x30
   6c8a8:	ldr	r6, [fp, #72]	; 0x48
   6c8ac:	ldr	r3, [fp, #76]	; 0x4c
   6c8b0:	add	ip, r6, #1
   6c8b4:	add	r4, r3, #1
   6c8b8:	str	ip, [fp, #72]	; 0x48
   6c8bc:	ldrb	r3, [r9, #4]
   6c8c0:	cmp	r3, #115	; 0x73
   6c8c4:	ldr	r3, [sp, #36]	; 0x24
   6c8c8:	beq	6d99c <fputs@plt+0x5c8ac>
   6c8cc:	cmp	r3, #0
   6c8d0:	beq	6dab4 <fputs@plt+0x5c9c4>
   6c8d4:	ldr	r3, [sp, #44]	; 0x2c
   6c8d8:	mov	r0, #7
   6c8dc:	mov	ip, #0
   6c8e0:	mov	r1, #60	; 0x3c
   6c8e4:	ldr	r2, [sp, #48]	; 0x30
   6c8e8:	str	r3, [sp]
   6c8ec:	mov	r3, r4
   6c8f0:	str	r4, [fp, #76]	; 0x4c
   6c8f4:	strh	r0, [sp, #148]	; 0x94
   6c8f8:	mov	r0, r8
   6c8fc:	str	r6, [sp, #152]	; 0x98
   6c900:	str	ip, [sp, #156]	; 0x9c
   6c904:	str	ip, [sp, #160]	; 0xa0
   6c908:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c90c:	mov	r1, r9
   6c910:	mov	r0, fp
   6c914:	bl	43a14 <fputs@plt+0x32924>
   6c918:	ldr	r3, [sp, #36]	; 0x24
   6c91c:	mov	r2, r6
   6c920:	mov	r1, #57	; 0x39
   6c924:	str	r0, [sp, #44]	; 0x2c
   6c928:	mov	r0, #0
   6c92c:	ldr	r3, [r3]
   6c930:	str	r0, [sp]
   6c934:	mov	r0, r8
   6c938:	add	r3, r3, #2
   6c93c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c940:	mov	r1, r0
   6c944:	mvn	r3, #5
   6c948:	ldr	r2, [sp, #44]	; 0x2c
   6c94c:	mov	r0, r8
   6c950:	bl	2300c <fputs@plt+0x11f1c>
   6c954:	ldr	r3, [sp, #36]	; 0x24
   6c958:	str	r3, [sp, #164]	; 0xa4
   6c95c:	ldr	r2, [sp, #32]
   6c960:	cmp	r2, #0
   6c964:	beq	6c990 <fputs@plt+0x5b8a0>
   6c968:	mov	r0, #0
   6c96c:	mov	r1, #57	; 0x39
   6c970:	mov	r3, r0
   6c974:	str	r0, [sp]
   6c978:	mov	r0, r8
   6c97c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c980:	ldr	r3, [r9, #8]
   6c984:	str	r0, [r9, #20]
   6c988:	orr	r3, r3, #16
   6c98c:	str	r3, [r9, #8]
   6c990:	ldr	ip, [sp, #40]	; 0x28
   6c994:	mov	r3, #0
   6c998:	add	r2, sp, #148	; 0x94
   6c99c:	mov	r0, fp
   6c9a0:	str	r3, [r9, #44]	; 0x2c
   6c9a4:	str	r2, [sp, #32]
   6c9a8:	mov	r1, ip
   6c9ac:	str	r3, [ip, #52]	; 0x34
   6c9b0:	bl	5dd18 <fputs@plt+0x4cc28>
   6c9b4:	ldr	ip, [sp, #40]	; 0x28
   6c9b8:	subs	r1, r0, #0
   6c9bc:	str	r9, [ip, #52]	; 0x34
   6c9c0:	bne	6cb30 <fputs@plt+0x5ba40>
   6c9c4:	mov	r2, r6
   6c9c8:	mov	r0, r8
   6c9cc:	str	r1, [sp]
   6c9d0:	str	r1, [sp, #72]	; 0x48
   6c9d4:	mov	r1, #108	; 0x6c
   6c9d8:	ldr	r3, [sp, #52]	; 0x34
   6c9dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6c9e0:	str	r0, [sp, #44]	; 0x2c
   6c9e4:	mov	r0, r8
   6c9e8:	ldr	r1, [sp, #72]	; 0x48
   6c9ec:	ldr	r2, [sp, #48]	; 0x30
   6c9f0:	mov	r3, r1
   6c9f4:	str	r1, [sp]
   6c9f8:	mov	r1, #104	; 0x68
   6c9fc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6ca00:	ldr	r3, [sp, #36]	; 0x24
   6ca04:	cmp	r3, #0
   6ca08:	beq	6db78 <fputs@plt+0x5ca88>
   6ca0c:	ldr	r3, [r3]
   6ca10:	mov	r2, r6
   6ca14:	mov	r1, #47	; 0x2f
   6ca18:	mov	r0, r8
   6ca1c:	str	r4, [sp]
   6ca20:	add	r3, r3, #1
   6ca24:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6ca28:	mov	r0, #0
   6ca2c:	mov	r2, r6
   6ca30:	mov	r3, r0
   6ca34:	mov	r1, #95	; 0x5f
   6ca38:	str	r0, [sp]
   6ca3c:	mov	r0, r8
   6ca40:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6ca44:	ldr	r0, [r8, #24]
   6ca48:	bl	2e338 <fputs@plt+0x1d248>
   6ca4c:	ldr	r3, [sp, #68]	; 0x44
   6ca50:	mov	r4, r0
   6ca54:	cmp	r3, #0
   6ca58:	ble	6ca6c <fputs@plt+0x5b97c>
   6ca5c:	mov	r2, r0
   6ca60:	mov	r1, r3
   6ca64:	mov	r0, r8
   6ca68:	bl	2ee9c <fputs@plt+0x1ddac>
   6ca6c:	mov	r6, #0
   6ca70:	mov	r1, r9
   6ca74:	ldr	r2, [r9]
   6ca78:	mov	r0, fp
   6ca7c:	ldr	ip, [sp, #52]	; 0x34
   6ca80:	str	r6, [sp]
   6ca84:	strd	r6, [sp, #4]
   6ca88:	str	r4, [sp, #12]
   6ca8c:	ldr	r3, [sp, #48]	; 0x30
   6ca90:	str	ip, [sp, #16]
   6ca94:	bl	635d4 <fputs@plt+0x524e4>
   6ca98:	ldr	r3, [sp, #56]	; 0x38
   6ca9c:	cmp	r3, r6
   6caa0:	bne	6dc40 <fputs@plt+0x5cb50>
   6caa4:	ldr	r1, [r8, #24]
   6caa8:	ldr	r3, [r8, #32]
   6caac:	ldr	r2, [r1, #120]	; 0x78
   6cab0:	cmp	r2, #0
   6cab4:	beq	6cac4 <fputs@plt+0x5b9d4>
   6cab8:	mvn	r4, r4
   6cabc:	str	r3, [r2, r4, lsl #2]
   6cac0:	ldr	r3, [r8, #32]
   6cac4:	sub	r3, r3, #1
   6cac8:	ldr	r2, [r9, #8]
   6cacc:	str	r3, [r1, #96]	; 0x60
   6cad0:	ands	r3, r2, #8
   6cad4:	beq	6da38 <fputs@plt+0x5c948>
   6cad8:	ldr	r1, [pc, #652]	; 6cd6c <fputs@plt+0x5bc7c>
   6cadc:	mov	r0, fp
   6cae0:	add	r1, pc, r1
   6cae4:	bl	3aac4 <fputs@plt+0x299d4>
   6cae8:	mov	r0, #0
   6caec:	mov	r1, #13
   6caf0:	ldr	r3, [sp, #44]	; 0x2c
   6caf4:	mov	r2, r0
   6caf8:	str	r0, [sp]
   6cafc:	mov	r0, r8
   6cb00:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6cb04:	ldr	r2, [r8, #24]
   6cb08:	ldr	r3, [r2, #120]	; 0x78
   6cb0c:	cmp	r3, #0
   6cb10:	beq	6cb24 <fputs@plt+0x5ba34>
   6cb14:	ldr	r1, [sp, #52]	; 0x34
   6cb18:	ldr	r0, [r8, #32]
   6cb1c:	mvn	r1, r1
   6cb20:	str	r0, [r3, r1, lsl #2]
   6cb24:	ldr	r3, [r8, #32]
   6cb28:	sub	r3, r3, #1
   6cb2c:	str	r3, [r2, #96]	; 0x60
   6cb30:	ldr	r0, [fp]
   6cb34:	ldr	r1, [r9, #44]	; 0x2c
   6cb38:	bl	222ec <fputs@plt+0x111fc>
   6cb3c:	ldr	r3, [sp, #36]	; 0x24
   6cb40:	str	r3, [r9, #44]	; 0x2c
   6cb44:	ldr	r3, [sp, #60]	; 0x3c
   6cb48:	str	r3, [r9, #56]	; 0x38
   6cb4c:	ldr	r3, [sp, #64]	; 0x40
   6cb50:	str	r3, [r9, #60]	; 0x3c
   6cb54:	b	6c5c8 <fputs@plt+0x5b4d8>
   6cb58:	mov	r1, r3
   6cb5c:	ldr	r3, [r1, #48]	; 0x30
   6cb60:	cmp	r3, #0
   6cb64:	bne	6cb58 <fputs@plt+0x5ba68>
   6cb68:	mov	r0, fp
   6cb6c:	ldr	r2, [r1]
   6cb70:	ldr	r1, [r1, #28]
   6cb74:	bl	45124 <fputs@plt+0x34034>
   6cb78:	b	6c3f0 <fputs@plt+0x5b300>
   6cb7c:	ldr	r3, [r9, #12]
   6cb80:	mov	r2, r7
   6cb84:	mov	r1, r8
   6cb88:	mov	r0, fp
   6cb8c:	ldr	lr, [r9, #16]
   6cb90:	ldr	ip, [r9, #56]	; 0x38
   6cb94:	str	r3, [r8, #12]
   6cb98:	ldr	r3, [r9, #60]	; 0x3c
   6cb9c:	str	lr, [r8, #16]
   6cba0:	str	ip, [r8, #56]	; 0x38
   6cba4:	ldr	ip, [fp, #472]	; 0x1d8
   6cba8:	str	r3, [r8, #60]	; 0x3c
   6cbac:	str	ip, [sp, #36]	; 0x24
   6cbb0:	bl	5dd18 <fputs@plt+0x4cc28>
   6cbb4:	subs	r6, r0, #0
   6cbb8:	str	r4, [r9, #56]	; 0x38
   6cbbc:	str	r4, [r9, #60]	; 0x3c
   6cbc0:	bne	6c19c <fputs@plt+0x5b0ac>
   6cbc4:	ldr	r3, [r8, #12]
   6cbc8:	mov	r2, r3
   6cbcc:	cmp	r3, #0
   6cbd0:	ldr	r3, [r8, #16]
   6cbd4:	str	r2, [sp, #40]	; 0x28
   6cbd8:	strd	r2, [r9, #12]
   6cbdc:	str	r6, [r9, #48]	; 0x30
   6cbe0:	bne	6db98 <fputs@plt+0x5caa8>
   6cbe4:	ldr	r3, [fp, #472]	; 0x1d8
   6cbe8:	mov	r2, r7
   6cbec:	mov	r1, r9
   6cbf0:	mov	r0, fp
   6cbf4:	str	r3, [sp, #32]
   6cbf8:	bl	5dd18 <fputs@plt+0x4cc28>
   6cbfc:	mov	r6, r0
   6cc00:	ldrsh	r1, [r8, #6]
   6cc04:	ldrsh	r0, [r9, #6]
   6cc08:	ldr	r4, [r9, #48]	; 0x30
   6cc0c:	str	r8, [r9, #48]	; 0x30
   6cc10:	bl	1a334 <fputs@plt+0x9244>
   6cc14:	ldr	r3, [r8, #56]	; 0x38
   6cc18:	strh	r0, [r9, #6]
   6cc1c:	cmp	r3, #0
   6cc20:	beq	6c5d8 <fputs@plt+0x5b4e8>
   6cc24:	mov	r0, r3
   6cc28:	add	r1, sp, #148	; 0x94
   6cc2c:	bl	1c1bc <fputs@plt+0xb0cc>
   6cc30:	cmp	r0, #0
   6cc34:	beq	6c5d8 <fputs@plt+0x5b4e8>
   6cc38:	ldr	r0, [sp, #148]	; 0x94
   6cc3c:	cmp	r0, #0
   6cc40:	ble	6c5d8 <fputs@plt+0x5b4e8>
   6cc44:	asr	r1, r0, #31
   6cc48:	bl	148bc <fputs@plt+0x37cc>
   6cc4c:	ldrsh	r3, [r9, #6]
   6cc50:	cmp	r3, r0
   6cc54:	ble	6c5d8 <fputs@plt+0x5b4e8>
   6cc58:	strh	r0, [r9, #6]
   6cc5c:	ldr	r3, [sp, #40]	; 0x28
   6cc60:	cmp	r3, #0
   6cc64:	beq	6c5d8 <fputs@plt+0x5b4e8>
   6cc68:	ldr	r1, [sl, #24]
   6cc6c:	ldr	r2, [sl, #32]
   6cc70:	sub	r3, r2, #1
   6cc74:	strlt	r3, [sp, #40]	; 0x28
   6cc78:	str	r3, [r1, #96]	; 0x60
   6cc7c:	ldr	r3, [sl]
   6cc80:	ldrb	r3, [r3, #69]	; 0x45
   6cc84:	cmp	r3, #0
   6cc88:	bne	6dc5c <fputs@plt+0x5cb6c>
   6cc8c:	ldr	r3, [sp, #40]	; 0x28
   6cc90:	ldr	r1, [sl, #4]
   6cc94:	add	r3, r3, r3, lsl #2
   6cc98:	add	r3, r1, r3, lsl #2
   6cc9c:	str	r2, [r3, #8]
   6cca0:	b	6c5d8 <fputs@plt+0x5b4e8>
   6cca4:	ldr	r4, [fp]
   6cca8:	str	r3, [sp, #32]
   6ccac:	ldr	sl, [fp, #8]
   6ccb0:	str	r4, [sp, #48]	; 0x30
   6ccb4:	ldr	r0, [sl, #24]
   6ccb8:	bl	2e338 <fputs@plt+0x1d248>
   6ccbc:	str	r0, [sp, #44]	; 0x2c
   6ccc0:	ldr	r0, [sl, #24]
   6ccc4:	bl	2e338 <fputs@plt+0x1d248>
   6ccc8:	ldrb	r3, [r9, #4]
   6cccc:	ldr	r7, [r9, #44]	; 0x2c
   6ccd0:	ldr	r2, [r9, #48]	; 0x30
   6ccd4:	cmp	r3, #116	; 0x74
   6ccd8:	ldr	r8, [r7]
   6ccdc:	str	r2, [sp, #28]
   6cce0:	str	r3, [sp, #36]	; 0x24
   6cce4:	str	r0, [sp, #56]	; 0x38
   6cce8:	ldr	r3, [sp, #32]
   6ccec:	beq	6d9ec <fputs@plt+0x5c8fc>
   6ccf0:	ldrb	r0, [r4, #69]	; 0x45
   6ccf4:	cmp	r0, #0
   6ccf8:	bne	6dd1c <fputs@plt+0x5cc2c>
   6ccfc:	ldr	r3, [r9]
   6cd00:	ldr	r3, [r3]
   6cd04:	cmp	r3, #0
   6cd08:	ble	6dd1c <fputs@plt+0x5cc2c>
   6cd0c:	str	r5, [sp, #40]	; 0x28
   6cd10:	add	r3, sp, #148	; 0x94
   6cd14:	mov	r4, #1
   6cd18:	ldr	r5, [sp, #48]	; 0x30
   6cd1c:	str	r3, [sp, #32]
   6cd20:	cmp	r8, #0
   6cd24:	ldr	r3, [r7, #4]
   6cd28:	ble	6d3e0 <fputs@plt+0x5c2f0>
   6cd2c:	ldrh	r2, [r3, #16]
   6cd30:	cmp	r2, r4
   6cd34:	beq	6ce00 <fputs@plt+0x5bd10>
   6cd38:	mov	r2, #0
   6cd3c:	b	6cd8c <fputs@plt+0x5bc9c>
   6cd40:	strdeq	sp, [r2], -r8
   6cd44:	andeq	lr, r2, ip, lsr r2
   6cd48:	andeq	sp, r2, r0, ror r1
   6cd4c:	andeq	lr, r2, r8, ror #3
   6cd50:	ldrdeq	sp, [r2], -r4
   6cd54:	ldrdeq	sp, [r2], -ip
   6cd58:	andeq	sp, r2, r8, asr #1
   6cd5c:	andeq	sp, r2, r4, asr #1
   6cd60:	andeq	sp, r2, r4, lsr #1
   6cd64:	andeq	sp, r2, r4, lsr #1
   6cd68:	andeq	r7, r4, r0, lsr #3
   6cd6c:	andeq	sp, r2, r0, asr r9
   6cd70:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   6cd74:	andeq	r6, r4, r4, lsl #4
   6cd78:	strdeq	r6, [r4], -r4
   6cd7c:	andeq	r5, r4, r8, ror #23
   6cd80:	ldrh	r1, [r3, #16]
   6cd84:	cmp	r1, r4
   6cd88:	beq	6ce00 <fputs@plt+0x5bd10>
   6cd8c:	add	r2, r2, #1
   6cd90:	add	r3, r3, #20
   6cd94:	cmp	r2, r8
   6cd98:	bne	6cd80 <fputs@plt+0x5bc90>
   6cd9c:	mov	r3, #0
   6cda0:	mov	r0, r5
   6cda4:	ldr	r2, [sp, #32]
   6cda8:	mov	r1, #132	; 0x84
   6cdac:	str	r3, [sp, #148]	; 0x94
   6cdb0:	str	r3, [sp, #152]	; 0x98
   6cdb4:	bl	232cc <fputs@plt+0x121dc>
   6cdb8:	subs	r3, r0, #0
   6cdbc:	beq	6dc7c <fputs@plt+0x5cb8c>
   6cdc0:	ldr	ip, [r3, #4]
   6cdc4:	mov	r1, r7
   6cdc8:	mov	r2, r3
   6cdcc:	ldr	r0, [fp]
   6cdd0:	str	r4, [r3, #8]
   6cdd4:	orr	ip, ip, #1024	; 0x400
   6cdd8:	str	ip, [r3, #4]
   6cddc:	bl	30ab8 <fputs@plt+0x1f9c8>
   6cde0:	subs	r7, r0, #0
   6cde4:	beq	6cdfc <fputs@plt+0x5bd0c>
   6cde8:	ldr	r3, [r7, #4]
   6cdec:	add	r2, r8, r8, lsl #2
   6cdf0:	add	r8, r8, #1
   6cdf4:	add	r3, r3, r2, lsl #2
   6cdf8:	strh	r4, [r3, #16]
   6cdfc:	ldrb	r0, [r5, #69]	; 0x45
   6ce00:	cmp	r0, #0
   6ce04:	add	r4, r4, #1
   6ce08:	bne	6ce1c <fputs@plt+0x5bd2c>
   6ce0c:	ldr	r3, [r9]
   6ce10:	ldr	r3, [r3]
   6ce14:	cmp	r4, r3
   6ce18:	ble	6cd20 <fputs@plt+0x5bc30>
   6ce1c:	ldr	r5, [sp, #40]	; 0x28
   6ce20:	add	r2, r8, #1
   6ce24:	mov	r3, #0
   6ce28:	lsl	r2, r2, #2
   6ce2c:	ldr	r0, [sp, #48]	; 0x30
   6ce30:	bl	22e00 <fputs@plt+0x11d10>
   6ce34:	subs	r3, r0, #0
   6ce38:	str	r3, [sp, #60]	; 0x3c
   6ce3c:	beq	6d660 <fputs@plt+0x5c570>
   6ce40:	ldr	r3, [sp, #60]	; 0x3c
   6ce44:	cmp	r8, #0
   6ce48:	ldr	r2, [r7, #4]
   6ce4c:	str	r8, [r3]
   6ce50:	ble	6ce74 <fputs@plt+0x5bd84>
   6ce54:	ldr	r1, [sp, #60]	; 0x3c
   6ce58:	add	r0, r1, r8, lsl #2
   6ce5c:	ldrh	r3, [r2, #16]
   6ce60:	add	r2, r2, #20
   6ce64:	sub	r3, r3, #1
   6ce68:	str	r3, [r1, #4]!
   6ce6c:	cmp	r0, r1
   6ce70:	bne	6ce5c <fputs@plt+0x5bd6c>
   6ce74:	mov	r1, r9
   6ce78:	mov	r0, fp
   6ce7c:	bl	43a14 <fputs@plt+0x32924>
   6ce80:	mov	r1, r7
   6ce84:	mov	r2, #0
   6ce88:	str	r7, [r9, #44]	; 0x2c
   6ce8c:	str	r0, [sp, #88]	; 0x58
   6ce90:	ldr	r0, [fp]
   6ce94:	bl	253e4 <fputs@plt+0x142f4>
   6ce98:	ldr	r3, [sp, #36]	; 0x24
   6ce9c:	cmp	r3, #116	; 0x74
   6cea0:	ldr	r3, [sp, #28]
   6cea4:	str	r0, [r3, #44]	; 0x2c
   6cea8:	moveq	r3, #0
   6ceac:	streq	r3, [sp, #72]	; 0x48
   6ceb0:	bne	6d684 <fputs@plt+0x5c594>
   6ceb4:	ldr	r4, [pc, #-332]	; 6cd70 <fputs@plt+0x5bc80>
   6ceb8:	mov	r3, #0
   6cebc:	mov	r1, r9
   6cec0:	mov	r0, fp
   6cec4:	ldr	r7, [sp, #28]
   6cec8:	str	r3, [r9, #48]	; 0x30
   6cecc:	ldr	r2, [r9, #44]	; 0x2c
   6ced0:	add	r4, pc, r4
   6ced4:	str	r3, [r7, #52]	; 0x34
   6ced8:	mov	r3, r4
   6cedc:	bl	3b004 <fputs@plt+0x29f14>
   6cee0:	ldr	r3, [r7, #48]	; 0x30
   6cee4:	cmp	r3, #0
   6cee8:	beq	6da14 <fputs@plt+0x5c924>
   6ceec:	ldr	r2, [r9, #12]
   6cef0:	cmp	r2, #0
   6cef4:	bne	6cf0c <fputs@plt+0x5be1c>
   6cef8:	mov	r1, r9
   6cefc:	mov	r0, fp
   6cf00:	ldr	r2, [sp, #44]	; 0x2c
   6cf04:	bl	626dc <fputs@plt+0x515ec>
   6cf08:	ldr	r2, [r9, #12]
   6cf0c:	cmp	r2, #0
   6cf10:	ldr	r3, [sp, #36]	; 0x24
   6cf14:	sub	r3, r3, #116	; 0x74
   6cf18:	clz	r3, r3
   6cf1c:	lsr	r3, r3, #5
   6cf20:	moveq	r3, #0
   6cf24:	cmp	r3, #0
   6cf28:	streq	r3, [sp, #68]	; 0x44
   6cf2c:	streq	r3, [sp, #76]	; 0x4c
   6cf30:	bne	6da58 <fputs@plt+0x5c968>
   6cf34:	ldr	r7, [sp, #48]	; 0x30
   6cf38:	mov	r4, #0
   6cf3c:	ldr	r1, [r9, #56]	; 0x38
   6cf40:	mov	r0, r7
   6cf44:	bl	2222c <fputs@plt+0x1113c>
   6cf48:	mov	r0, r7
   6cf4c:	str	r4, [r9, #56]	; 0x38
   6cf50:	ldr	r1, [r9, #60]	; 0x3c
   6cf54:	bl	2222c <fputs@plt+0x1113c>
   6cf58:	ldr	r2, [fp, #76]	; 0x4c
   6cf5c:	mov	ip, #13
   6cf60:	mov	r3, r4
   6cf64:	str	r4, [r9, #60]	; 0x3c
   6cf68:	mov	r1, #16
   6cf6c:	mov	r0, sl
   6cf70:	strh	ip, [sp, #128]	; 0x80
   6cf74:	str	r4, [sp, #136]	; 0x88
   6cf78:	strh	ip, [sp, #148]	; 0x94
   6cf7c:	add	lr, r2, #2
   6cf80:	add	r7, r2, #4
   6cf84:	add	ip, r2, #1
   6cf88:	add	r2, r2, #3
   6cf8c:	str	lr, [sp, #40]	; 0x28
   6cf90:	str	r7, [fp, #76]	; 0x4c
   6cf94:	str	r4, [sp, #156]	; 0x9c
   6cf98:	str	lr, [sp, #152]	; 0x98
   6cf9c:	mov	lr, ip
   6cfa0:	str	r4, [sp, #160]	; 0xa0
   6cfa4:	ldr	ip, [sl, #32]
   6cfa8:	str	lr, [sp, #52]	; 0x34
   6cfac:	str	r2, [sp, #64]	; 0x40
   6cfb0:	mov	r2, lr
   6cfb4:	str	r7, [sp, #92]	; 0x5c
   6cfb8:	str	lr, [sp, #132]	; 0x84
   6cfbc:	add	ip, ip, #1
   6cfc0:	str	ip, [sp]
   6cfc4:	str	r4, [sp, #140]	; 0x8c
   6cfc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6cfcc:	ldr	r3, [sp, #28]
   6cfd0:	mov	r7, r0
   6cfd4:	add	r2, sp, #128	; 0x80
   6cfd8:	mov	r0, fp
   6cfdc:	ldr	r1, [sp, #68]	; 0x44
   6cfe0:	str	r1, [r3, #12]
   6cfe4:	mov	r1, r3
   6cfe8:	ldr	r3, [fp, #472]	; 0x1d8
   6cfec:	str	r3, [sp, #96]	; 0x60
   6cff0:	bl	5dd18 <fputs@plt+0x4cc28>
   6cff4:	mov	r3, r4
   6cff8:	mov	r1, #17
   6cffc:	str	r4, [sp]
   6d000:	mov	r0, sl
   6d004:	ldr	r2, [sp, #52]	; 0x34
   6d008:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d00c:	ldr	r3, [sl, #24]
   6d010:	cmp	r7, r4
   6d014:	strb	r4, [r3, #19]
   6d018:	ldr	r0, [sl]
   6d01c:	ldr	r2, [sl, #32]
   6d020:	str	r4, [r3, #60]	; 0x3c
   6d024:	sub	r1, r2, #1
   6d028:	movlt	r7, r1
   6d02c:	str	r1, [r3, #96]	; 0x60
   6d030:	ldrb	r3, [r0, #69]	; 0x45
   6d034:	cmp	r3, r4
   6d038:	bne	6d650 <fputs@plt+0x5c560>
   6d03c:	ldr	r3, [sl, #4]
   6d040:	add	r7, r7, r7, lsl #2
   6d044:	add	r7, r3, r7, lsl #2
   6d048:	str	r2, [r7, #8]
   6d04c:	mov	r3, #0
   6d050:	mov	r1, #16
   6d054:	ldr	ip, [sl, #32]
   6d058:	mov	r0, sl
   6d05c:	mov	r4, r3
   6d060:	ldr	lr, [sp, #36]	; 0x24
   6d064:	ldr	r2, [sp, #40]	; 0x28
   6d068:	add	ip, ip, #1
   6d06c:	sub	lr, lr, #115	; 0x73
   6d070:	str	ip, [sp]
   6d074:	str	lr, [sp, #68]	; 0x44
   6d078:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d07c:	ldr	r3, [r9, #12]
   6d080:	mov	r1, r9
   6d084:	str	r0, [sp, #80]	; 0x50
   6d088:	mov	r0, fp
   6d08c:	ldr	ip, [sp, #76]	; 0x4c
   6d090:	ldr	r7, [r9, #16]
   6d094:	str	r3, [sp, #84]	; 0x54
   6d098:	ldr	r2, [sp, #32]
   6d09c:	str	ip, [r9, #12]
   6d0a0:	ldr	ip, [fp, #472]	; 0x1d8
   6d0a4:	str	r4, [r9, #16]
   6d0a8:	str	ip, [sp, #100]	; 0x64
   6d0ac:	bl	5dd18 <fputs@plt+0x4cc28>
   6d0b0:	mov	r3, r4
   6d0b4:	mov	r0, sl
   6d0b8:	str	r7, [r9, #16]
   6d0bc:	ldr	r1, [sp, #84]	; 0x54
   6d0c0:	ldr	r2, [sp, #40]	; 0x28
   6d0c4:	str	r1, [r9, #12]
   6d0c8:	mov	r1, #17
   6d0cc:	str	r4, [sp]
   6d0d0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d0d4:	ldr	ip, [sl, #24]
   6d0d8:	add	r3, sp, #140	; 0x8c
   6d0dc:	add	r2, sp, #136	; 0x88
   6d0e0:	mov	r1, r9
   6d0e4:	mov	r0, fp
   6d0e8:	strb	r4, [ip, #19]
   6d0ec:	str	r4, [ip, #60]	; 0x3c
   6d0f0:	ldr	ip, [sp, #64]	; 0x40
   6d0f4:	str	r5, [sp]
   6d0f8:	str	ip, [sp, #4]
   6d0fc:	ldr	ip, [sp, #72]	; 0x48
   6d100:	str	r6, [sp, #12]
   6d104:	str	ip, [sp, #8]
   6d108:	ldr	ip, [sp, #44]	; 0x2c
   6d10c:	str	ip, [sp, #16]
   6d110:	bl	2ef1c <fputs@plt+0x1de2c>
   6d114:	ldr	lr, [sp, #68]	; 0x44
   6d118:	str	r0, [sp, #32]
   6d11c:	cmp	lr, #1
   6d120:	bls	6d940 <fputs@plt+0x5c850>
   6d124:	cmp	r6, #0
   6d128:	streq	r6, [sp, #76]	; 0x4c
   6d12c:	beq	6d148 <fputs@plt+0x5c058>
   6d130:	ldr	r3, [r6]
   6d134:	sub	r3, r3, #1
   6d138:	cmp	r3, #0
   6d13c:	str	r3, [r6]
   6d140:	strne	r4, [sp, #76]	; 0x4c
   6d144:	beq	6da30 <fputs@plt+0x5c940>
   6d148:	ldr	r3, [sp, #36]	; 0x24
   6d14c:	sub	r3, r3, #117	; 0x75
   6d150:	cmp	r3, #1
   6d154:	bhi	6d7dc <fputs@plt+0x5c6ec>
   6d158:	ldr	r7, [sp, #44]	; 0x2c
   6d15c:	str	r7, [sp, #72]	; 0x48
   6d160:	ldr	r3, [sp, #36]	; 0x24
   6d164:	cmp	r3, #118	; 0x76
   6d168:	bne	6d728 <fputs@plt+0x5c638>
   6d16c:	ldr	r3, [sp, #28]
   6d170:	mov	r4, #0
   6d174:	mov	r1, #14
   6d178:	mov	r0, sl
   6d17c:	mov	r6, r7
   6d180:	ldrsh	r2, [r9, #6]
   6d184:	ldrsh	r3, [r3, #6]
   6d188:	cmp	r2, r3
   6d18c:	ldr	r2, [sp, #64]	; 0x40
   6d190:	strhgt	r3, [r9, #6]
   6d194:	str	r4, [sp]
   6d198:	ldr	r3, [sp, #32]
   6d19c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d1a0:	mov	ip, r0
   6d1a4:	mov	r3, r7
   6d1a8:	str	r4, [sp]
   6d1ac:	mov	r1, #18
   6d1b0:	mov	r0, sl
   6d1b4:	ldr	r2, [sp, #52]	; 0x34
   6d1b8:	str	ip, [sp, #36]	; 0x24
   6d1bc:	add	ip, ip, #1
   6d1c0:	str	ip, [sp, #32]
   6d1c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d1c8:	mov	r2, r4
   6d1cc:	mov	r1, #13
   6d1d0:	str	r4, [sp]
   6d1d4:	mov	r0, sl
   6d1d8:	ldr	r3, [sp, #56]	; 0x38
   6d1dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d1e0:	ldr	r3, [sp, #68]	; 0x44
   6d1e4:	ldr	r7, [sl, #32]
   6d1e8:	cmp	r3, #1
   6d1ec:	bls	6d920 <fputs@plt+0x5c830>
   6d1f0:	mov	r4, #0
   6d1f4:	mov	r3, r6
   6d1f8:	ldr	r2, [sp, #40]	; 0x28
   6d1fc:	mov	r1, #18
   6d200:	mov	r0, sl
   6d204:	str	r4, [sp]
   6d208:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d20c:	mov	r2, r4
   6d210:	mov	r1, #13
   6d214:	str	r4, [sp]
   6d218:	mov	r0, sl
   6d21c:	ldr	r3, [sp, #56]	; 0x38
   6d220:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d224:	ldr	lr, [sp, #80]	; 0x50
   6d228:	ldr	r1, [sl, #32]
   6d22c:	ldr	r2, [sl]
   6d230:	cmp	lr, r4
   6d234:	mov	ip, lr
   6d238:	ldr	r0, [sl, #24]
   6d23c:	sub	r3, r1, #1
   6d240:	movlt	ip, r3
   6d244:	str	r3, [r0, #96]	; 0x60
   6d248:	ldrb	r3, [r2, #69]	; 0x45
   6d24c:	cmp	r3, r4
   6d250:	bne	6d640 <fputs@plt+0x5c550>
   6d254:	ldr	r2, [sl, #4]
   6d258:	add	r3, ip, ip, lsl #2
   6d25c:	add	r2, r2, r3, lsl #2
   6d260:	mov	r4, #0
   6d264:	mov	r0, sl
   6d268:	str	r1, [r2, #8]
   6d26c:	mov	r1, #18
   6d270:	ldr	r2, [sp, #52]	; 0x34
   6d274:	str	r4, [sp]
   6d278:	ldr	r3, [sp, #72]	; 0x48
   6d27c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d280:	mov	r3, r6
   6d284:	mov	r1, #18
   6d288:	str	r4, [sp]
   6d28c:	mov	r0, sl
   6d290:	ldr	r2, [sp, #40]	; 0x28
   6d294:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d298:	ldr	r4, [sl, #24]
   6d29c:	ldr	r3, [r4, #120]	; 0x78
   6d2a0:	cmp	r3, #0
   6d2a4:	beq	6d2b8 <fputs@plt+0x5c1c8>
   6d2a8:	ldr	r2, [sp, #56]	; 0x38
   6d2ac:	ldr	r1, [sl, #32]
   6d2b0:	mvn	r2, r2
   6d2b4:	str	r1, [r3, r2, lsl #2]
   6d2b8:	ldr	ip, [sl, #32]
   6d2bc:	mov	lr, #0
   6d2c0:	mov	r1, #41	; 0x29
   6d2c4:	mov	r3, lr
   6d2c8:	mov	r2, lr
   6d2cc:	mov	r0, sl
   6d2d0:	sub	ip, ip, #1
   6d2d4:	str	ip, [r4, #96]	; 0x60
   6d2d8:	str	lr, [sp]
   6d2dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d2e0:	mov	r1, r0
   6d2e4:	mvn	r3, #14
   6d2e8:	ldr	r2, [sp, #60]	; 0x3c
   6d2ec:	mov	r0, sl
   6d2f0:	bl	2300c <fputs@plt+0x11f1c>
   6d2f4:	mov	r1, #42	; 0x2a
   6d2f8:	mov	r0, sl
   6d2fc:	str	r8, [sp]
   6d300:	ldr	r2, [sp, #136]	; 0x88
   6d304:	ldr	r3, [sp, #156]	; 0x9c
   6d308:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d30c:	mov	r1, r0
   6d310:	mvn	r3, #5
   6d314:	ldr	r2, [sp, #88]	; 0x58
   6d318:	mov	r0, sl
   6d31c:	bl	2300c <fputs@plt+0x11f1c>
   6d320:	ldr	r3, [sl]
   6d324:	ldrb	r3, [r3, #69]	; 0x45
   6d328:	cmp	r3, #0
   6d32c:	bne	6d33c <fputs@plt+0x5c24c>
   6d330:	mov	r1, #1
   6d334:	mov	r0, sl
   6d338:	bl	1bc28 <fputs@plt+0xab38>
   6d33c:	mov	r1, #43	; 0x2b
   6d340:	mov	r0, sl
   6d344:	str	r7, [sp]
   6d348:	ldrd	r2, [sp, #32]
   6d34c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d350:	ldr	r2, [sl, #24]
   6d354:	ldr	r3, [r2, #120]	; 0x78
   6d358:	cmp	r3, #0
   6d35c:	beq	6d370 <fputs@plt+0x5c280>
   6d360:	ldr	r1, [sp, #44]	; 0x2c
   6d364:	ldr	r0, [sl, #32]
   6d368:	mvn	r1, r1
   6d36c:	str	r0, [r3, r1, lsl #2]
   6d370:	ldr	r3, [sl, #32]
   6d374:	sub	r3, r3, #1
   6d378:	str	r3, [r2, #96]	; 0x60
   6d37c:	ldrb	r3, [r5]
   6d380:	cmp	r3, #9
   6d384:	beq	6d844 <fputs@plt+0x5c754>
   6d388:	ldr	r1, [r9, #48]	; 0x30
   6d38c:	cmp	r1, #0
   6d390:	beq	6d3a0 <fputs@plt+0x5c2b0>
   6d394:	mov	r2, #1
   6d398:	ldr	r0, [sp, #48]	; 0x30
   6d39c:	bl	22154 <fputs@plt+0x11064>
   6d3a0:	ldr	r3, [sp, #28]
   6d3a4:	str	r3, [r9, #48]	; 0x30
   6d3a8:	str	r9, [r3, #52]	; 0x34
   6d3ac:	ldrb	r3, [fp, #453]	; 0x1c5
   6d3b0:	cmp	r3, #2
   6d3b4:	bne	6d3d0 <fputs@plt+0x5c2e0>
   6d3b8:	mov	ip, #0
   6d3bc:	ldrb	r1, [r9, #4]
   6d3c0:	mov	r0, fp
   6d3c4:	str	ip, [sp]
   6d3c8:	ldrd	r2, [sp, #96]	; 0x60
   6d3cc:	bl	45b50 <fputs@plt+0x34a60>
   6d3d0:	ldr	r6, [fp, #68]	; 0x44
   6d3d4:	adds	r6, r6, #0
   6d3d8:	movne	r6, #1
   6d3dc:	b	6c1bc <fputs@plt+0x5b0cc>
   6d3e0:	bne	6ce00 <fputs@plt+0x5bd10>
   6d3e4:	b	6cd9c <fputs@plt+0x5bcac>
   6d3e8:	ldrb	r3, [sp, #108]	; 0x6c
   6d3ec:	cmp	r3, #1
   6d3f0:	bne	6d8c4 <fputs@plt+0x5c7d4>
   6d3f4:	ldr	r3, [sp, #112]	; 0x70
   6d3f8:	str	r3, [sp, #40]	; 0x28
   6d3fc:	ldr	r2, [sp, #40]	; 0x28
   6d400:	mov	r3, #0
   6d404:	mov	ip, #1
   6d408:	mov	r1, r8
   6d40c:	ldr	r0, [fp, #472]	; 0x1d8
   6d410:	str	r3, [sp, #160]	; 0xa0
   6d414:	strd	r2, [sp, #152]	; 0x98
   6d418:	add	r2, sp, #148	; 0x94
   6d41c:	strh	ip, [sp, #148]	; 0x94
   6d420:	str	r0, [sp, #36]	; 0x24
   6d424:	mov	r0, fp
   6d428:	str	r2, [sp, #32]
   6d42c:	bl	5dd18 <fputs@plt+0x4cc28>
   6d430:	subs	r6, r0, #0
   6d434:	bne	6c19c <fputs@plt+0x5b0ac>
   6d438:	ldr	r3, [r9, #56]	; 0x38
   6d43c:	mov	r1, r9
   6d440:	mov	r0, fp
   6d444:	str	r6, [r9, #48]	; 0x30
   6d448:	ldrb	ip, [r9, #4]
   6d44c:	str	r6, [r9, #56]	; 0x38
   6d450:	ldr	r2, [sp, #32]
   6d454:	str	r3, [sp, #44]	; 0x2c
   6d458:	ldr	r3, [r9, #60]	; 0x3c
   6d45c:	cmp	ip, #117	; 0x75
   6d460:	str	r6, [r9, #60]	; 0x3c
   6d464:	moveq	ip, #2
   6d468:	movne	ip, #1
   6d46c:	str	r3, [sp, #48]	; 0x30
   6d470:	ldr	r3, [fp, #472]	; 0x1d8
   6d474:	strb	ip, [sp, #148]	; 0x94
   6d478:	str	r3, [sp, #32]
   6d47c:	bl	5dd18 <fputs@plt+0x4cc28>
   6d480:	mov	r6, r0
   6d484:	ldr	r0, [sp, #28]
   6d488:	ldr	r1, [r9, #44]	; 0x2c
   6d48c:	bl	222ec <fputs@plt+0x111fc>
   6d490:	ldrb	r2, [r9, #4]
   6d494:	mov	r3, #0
   6d498:	str	r3, [r9, #44]	; 0x2c
   6d49c:	ldr	r4, [r9, #48]	; 0x30
   6d4a0:	str	r8, [r9, #48]	; 0x30
   6d4a4:	cmp	r2, #115	; 0x73
   6d4a8:	bne	6d4bc <fputs@plt+0x5c3cc>
   6d4ac:	ldrsh	r1, [r8, #6]
   6d4b0:	ldrsh	r0, [r9, #6]
   6d4b4:	bl	1a334 <fputs@plt+0x9244>
   6d4b8:	strh	r0, [r9, #6]
   6d4bc:	ldr	r0, [sp, #28]
   6d4c0:	ldr	r1, [r9, #56]	; 0x38
   6d4c4:	bl	2222c <fputs@plt+0x1113c>
   6d4c8:	mov	r3, #0
   6d4cc:	ldrb	r2, [sp, #108]	; 0x6c
   6d4d0:	str	r3, [r9, #12]
   6d4d4:	str	r3, [r9, #16]
   6d4d8:	ldr	r1, [sp, #44]	; 0x2c
   6d4dc:	cmp	r2, #1
   6d4e0:	ldr	r3, [sp, #48]	; 0x30
   6d4e4:	str	r1, [r9, #56]	; 0x38
   6d4e8:	str	r3, [r9, #60]	; 0x3c
   6d4ec:	beq	6c5d8 <fputs@plt+0x5b4e8>
   6d4f0:	cmp	r2, #9
   6d4f4:	moveq	r1, r9
   6d4f8:	beq	6d614 <fputs@plt+0x5c524>
   6d4fc:	ldr	r0, [sl, #24]
   6d500:	bl	2e338 <fputs@plt+0x1d248>
   6d504:	mov	r8, r0
   6d508:	ldr	r0, [sl, #24]
   6d50c:	bl	2e338 <fputs@plt+0x1d248>
   6d510:	ldr	r3, [r9, #12]
   6d514:	str	r0, [sp, #44]	; 0x2c
   6d518:	cmp	r3, #0
   6d51c:	bne	6d530 <fputs@plt+0x5c440>
   6d520:	mov	r2, r8
   6d524:	mov	r1, r9
   6d528:	mov	r0, fp
   6d52c:	bl	626dc <fputs@plt+0x515ec>
   6d530:	mov	ip, #0
   6d534:	mov	r3, r8
   6d538:	ldr	r2, [sp, #40]	; 0x28
   6d53c:	mov	r1, #108	; 0x6c
   6d540:	mov	r0, sl
   6d544:	str	ip, [sp]
   6d548:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d54c:	ldr	r2, [r9]
   6d550:	mov	ip, #0
   6d554:	mov	r1, r9
   6d558:	mov	r0, fp
   6d55c:	ldr	lr, [sl, #32]
   6d560:	str	ip, [sp]
   6d564:	str	r7, [sp, #8]
   6d568:	str	ip, [sp, #4]
   6d56c:	ldr	r7, [sp, #44]	; 0x2c
   6d570:	ldr	r3, [sp, #40]	; 0x28
   6d574:	str	r7, [sp, #12]
   6d578:	str	r8, [sp, #16]
   6d57c:	str	lr, [sp, #48]	; 0x30
   6d580:	bl	635d4 <fputs@plt+0x524e4>
   6d584:	ldr	lr, [sl, #24]
   6d588:	ldr	r2, [lr, #120]	; 0x78
   6d58c:	cmp	r2, #0
   6d590:	beq	6d5a0 <fputs@plt+0x5c4b0>
   6d594:	ldr	r1, [sl, #32]
   6d598:	mvn	r3, r7
   6d59c:	str	r1, [r2, r3, lsl #2]
   6d5a0:	ldr	ip, [sl, #32]
   6d5a4:	mov	r7, #0
   6d5a8:	mov	r1, #7
   6d5ac:	mov	r0, sl
   6d5b0:	ldr	r2, [sp, #40]	; 0x28
   6d5b4:	ldr	r3, [sp, #48]	; 0x30
   6d5b8:	sub	ip, ip, #1
   6d5bc:	str	ip, [lr, #96]	; 0x60
   6d5c0:	str	r7, [sp]
   6d5c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d5c8:	ldr	r7, [sl, #24]
   6d5cc:	ldr	r2, [r7, #120]	; 0x78
   6d5d0:	cmp	r2, #0
   6d5d4:	beq	6d5e4 <fputs@plt+0x5c4f4>
   6d5d8:	ldr	r1, [sl, #32]
   6d5dc:	mvn	r3, r8
   6d5e0:	str	r1, [r2, r3, lsl #2]
   6d5e4:	ldr	ip, [sl, #32]
   6d5e8:	mov	lr, #0
   6d5ec:	mov	r1, #61	; 0x3d
   6d5f0:	mov	r3, lr
   6d5f4:	mov	r0, sl
   6d5f8:	ldr	r2, [sp, #40]	; 0x28
   6d5fc:	sub	ip, ip, #1
   6d600:	str	ip, [r7, #96]	; 0x60
   6d604:	str	lr, [sp]
   6d608:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d60c:	b	6c5d8 <fputs@plt+0x5b4e8>
   6d610:	mov	r1, r3
   6d614:	ldr	r3, [r1, #48]	; 0x30
   6d618:	cmp	r3, #0
   6d61c:	bne	6d610 <fputs@plt+0x5c520>
   6d620:	mov	r0, fp
   6d624:	ldr	r2, [r1]
   6d628:	ldr	r1, [r1, #28]
   6d62c:	bl	45124 <fputs@plt+0x34034>
   6d630:	b	6d4fc <fputs@plt+0x5c40c>
   6d634:	mov	r6, r0
   6d638:	mov	r4, #0
   6d63c:	b	6c19c <fputs@plt+0x5b0ac>
   6d640:	ldr	r2, [pc, #-2260]	; 6cd74 <fputs@plt+0x5bc84>
   6d644:	add	r2, pc, r2
   6d648:	add	r2, r2, #4
   6d64c:	b	6d260 <fputs@plt+0x5c170>
   6d650:	ldr	r7, [pc, #-2272]	; 6cd78 <fputs@plt+0x5bc88>
   6d654:	add	r7, pc, r7
   6d658:	add	r7, r7, #4
   6d65c:	b	6d048 <fputs@plt+0x5bf58>
   6d660:	ldr	r3, [sp, #60]	; 0x3c
   6d664:	mov	r1, r7
   6d668:	ldr	r0, [fp]
   6d66c:	str	r7, [r9, #44]	; 0x2c
   6d670:	mov	r2, r3
   6d674:	str	r3, [sp, #88]	; 0x58
   6d678:	bl	253e4 <fputs@plt+0x142f4>
   6d67c:	ldr	r3, [sp, #28]
   6d680:	str	r0, [r3, #44]	; 0x2c
   6d684:	ldr	r3, [r9]
   6d688:	mov	r4, #0
   6d68c:	mov	r1, #22
   6d690:	mov	r2, r4
   6d694:	mov	r0, sl
   6d698:	ldr	lr, [fp, #76]	; 0x4c
   6d69c:	ldr	r6, [r3]
   6d6a0:	str	r4, [sp]
   6d6a4:	add	r3, lr, #1
   6d6a8:	str	r3, [sp, #72]	; 0x48
   6d6ac:	add	ip, r6, #1
   6d6b0:	mov	r7, r6
   6d6b4:	add	ip, ip, lr
   6d6b8:	str	ip, [fp, #76]	; 0x4c
   6d6bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d6c0:	mov	r1, r6
   6d6c4:	mov	r2, #1
   6d6c8:	ldr	r0, [sp, #48]	; 0x30
   6d6cc:	bl	277a4 <fputs@plt+0x166b4>
   6d6d0:	subs	r6, r0, #0
   6d6d4:	beq	6ceb4 <fputs@plt+0x5bdc4>
   6d6d8:	cmp	r7, r4
   6d6dc:	mov	r3, r7
   6d6e0:	ble	6ceb4 <fputs@plt+0x5bdc4>
   6d6e4:	add	r7, r6, #16
   6d6e8:	str	sl, [sp, #40]	; 0x28
   6d6ec:	mov	sl, r3
   6d6f0:	mov	r3, r4
   6d6f4:	mov	r1, r9
   6d6f8:	ldr	r2, [r9, #48]	; 0x30
   6d6fc:	mov	r0, fp
   6d700:	bl	42da0 <fputs@plt+0x31cb0>
   6d704:	ldr	r3, [r6, #16]
   6d708:	mov	r2, #0
   6d70c:	str	r0, [r7, #4]!
   6d710:	strb	r2, [r3, r4]
   6d714:	add	r4, r4, #1
   6d718:	cmp	sl, r4
   6d71c:	bne	6d6f0 <fputs@plt+0x5c600>
   6d720:	ldr	sl, [sp, #40]	; 0x28
   6d724:	b	6ceb4 <fputs@plt+0x5bdc4>
   6d728:	mov	r4, #0
   6d72c:	mov	r1, #14
   6d730:	ldr	r3, [sp, #32]
   6d734:	mov	r0, sl
   6d738:	str	r4, [sp]
   6d73c:	ldr	r2, [sp, #64]	; 0x40
   6d740:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d744:	mov	r6, r0
   6d748:	mov	r1, #18
   6d74c:	str	r4, [sp]
   6d750:	mov	r0, sl
   6d754:	ldr	r3, [sp, #44]	; 0x2c
   6d758:	ldr	r2, [sp, #52]	; 0x34
   6d75c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d760:	mov	r3, r6
   6d764:	mov	r2, r4
   6d768:	str	r4, [sp]
   6d76c:	mov	r1, #13
   6d770:	mov	r0, sl
   6d774:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d778:	mov	r1, #14
   6d77c:	mov	r0, sl
   6d780:	str	r4, [sp]
   6d784:	ldr	r3, [sp, #32]
   6d788:	ldr	r2, [sp, #64]	; 0x40
   6d78c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d790:	mov	r3, r7
   6d794:	mov	r1, #18
   6d798:	str	r4, [sp]
   6d79c:	str	r0, [sp, #32]
   6d7a0:	mov	r0, sl
   6d7a4:	ldr	r2, [sp, #52]	; 0x34
   6d7a8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d7ac:	mov	r2, r4
   6d7b0:	mov	r1, #13
   6d7b4:	str	r4, [sp]
   6d7b8:	mov	r0, sl
   6d7bc:	ldr	r3, [sp, #56]	; 0x38
   6d7c0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d7c4:	ldr	r3, [sp, #36]	; 0x24
   6d7c8:	cmp	r3, #116	; 0x74
   6d7cc:	bne	6d88c <fputs@plt+0x5c79c>
   6d7d0:	ldr	r3, [sp, #32]
   6d7d4:	str	r3, [sp, #36]	; 0x24
   6d7d8:	b	6d1e0 <fputs@plt+0x5c0f0>
   6d7dc:	mov	r4, #0
   6d7e0:	mov	r1, #14
   6d7e4:	ldr	r3, [sp, #76]	; 0x4c
   6d7e8:	mov	r0, sl
   6d7ec:	str	r4, [sp]
   6d7f0:	ldr	r2, [sp, #92]	; 0x5c
   6d7f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d7f8:	mov	r7, r0
   6d7fc:	mov	r1, #18
   6d800:	str	r4, [sp]
   6d804:	mov	r0, sl
   6d808:	ldrd	r2, [sp, #40]	; 0x28
   6d80c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d810:	mov	r2, r4
   6d814:	mov	r3, r7
   6d818:	str	r4, [sp]
   6d81c:	mov	r1, #13
   6d820:	str	r0, [sp, #72]	; 0x48
   6d824:	mov	r0, sl
   6d828:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d82c:	ldr	r3, [sp, #28]
   6d830:	ldrsh	r0, [r9, #6]
   6d834:	ldrsh	r1, [r3, #6]
   6d838:	bl	1a334 <fputs@plt+0x9244>
   6d83c:	strh	r0, [r9, #6]
   6d840:	b	6d160 <fputs@plt+0x5c070>
   6d844:	ldr	r1, [sp, #28]
   6d848:	b	6d850 <fputs@plt+0x5c760>
   6d84c:	mov	r1, r3
   6d850:	ldr	r3, [r1, #48]	; 0x30
   6d854:	cmp	r3, #0
   6d858:	bne	6d84c <fputs@plt+0x5c75c>
   6d85c:	mov	r0, fp
   6d860:	ldr	r2, [r1]
   6d864:	ldr	r1, [r1, #28]
   6d868:	bl	45124 <fputs@plt+0x34034>
   6d86c:	b	6d388 <fputs@plt+0x5c298>
   6d870:	mov	r3, r2
   6d874:	mov	r0, r2
   6d878:	add	r3, r0, r3
   6d87c:	add	r3, r4, r3, lsl #3
   6d880:	ldr	r3, [r3, #52]	; 0x34
   6d884:	str	r3, [sp, #48]	; 0x30
   6d888:	b	6c8a8 <fputs@plt+0x5b7b8>
   6d88c:	mov	r3, r7
   6d890:	mov	r1, #18
   6d894:	str	r4, [sp]
   6d898:	mov	r0, sl
   6d89c:	ldr	r2, [sp, #52]	; 0x34
   6d8a0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d8a4:	mov	r2, r4
   6d8a8:	mov	r1, #13
   6d8ac:	str	r4, [sp]
   6d8b0:	str	r0, [sp, #36]	; 0x24
   6d8b4:	mov	r0, sl
   6d8b8:	ldr	r3, [sp, #56]	; 0x38
   6d8bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d8c0:	b	6d1e0 <fputs@plt+0x5c0f0>
   6d8c4:	ldr	r2, [fp, #72]	; 0x48
   6d8c8:	mov	r1, #57	; 0x39
   6d8cc:	mov	r0, sl
   6d8d0:	mov	ip, r2
   6d8d4:	mov	r2, #0
   6d8d8:	mov	r3, r2
   6d8dc:	str	r2, [sp]
   6d8e0:	mov	r2, ip
   6d8e4:	str	ip, [sp, #40]	; 0x28
   6d8e8:	add	ip, ip, #1
   6d8ec:	str	ip, [fp, #72]	; 0x48
   6d8f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d8f4:	mov	r2, r9
   6d8f8:	str	r0, [r9, #20]
   6d8fc:	b	6d904 <fputs@plt+0x5c814>
   6d900:	mov	r2, r3
   6d904:	ldr	r3, [r2, #52]	; 0x34
   6d908:	cmp	r3, #0
   6d90c:	bne	6d900 <fputs@plt+0x5c810>
   6d910:	ldr	r3, [r2, #8]
   6d914:	orr	r3, r3, #16
   6d918:	str	r3, [r2, #8]
   6d91c:	b	6d3fc <fputs@plt+0x5c30c>
   6d920:	mov	r0, #0
   6d924:	mov	r1, #14
   6d928:	ldr	r3, [sp, #76]	; 0x4c
   6d92c:	str	r0, [sp]
   6d930:	mov	r0, sl
   6d934:	ldr	r2, [sp, #92]	; 0x5c
   6d938:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d93c:	b	6d1f0 <fputs@plt+0x5c100>
   6d940:	ldr	ip, [sp, #72]	; 0x48
   6d944:	add	r3, sp, #160	; 0xa0
   6d948:	add	r2, sp, #156	; 0x9c
   6d94c:	mov	r1, r9
   6d950:	str	r5, [sp]
   6d954:	ldr	r0, [sp, #92]	; 0x5c
   6d958:	stmib	sp, {r0, ip}
   6d95c:	mov	r0, fp
   6d960:	ldr	ip, [sp, #44]	; 0x2c
   6d964:	str	r6, [sp, #12]
   6d968:	str	ip, [sp, #16]
   6d96c:	bl	2ef1c <fputs@plt+0x1de2c>
   6d970:	cmp	r6, r4
   6d974:	str	r0, [sp, #76]	; 0x4c
   6d978:	beq	6d7dc <fputs@plt+0x5c6ec>
   6d97c:	ldr	r3, [r6]
   6d980:	sub	r3, r3, #1
   6d984:	cmp	r3, #0
   6d988:	str	r3, [r6]
   6d98c:	bne	6d7dc <fputs@plt+0x5c6ec>
   6d990:	mov	r0, r6
   6d994:	bl	19898 <fputs@plt+0x87a8>
   6d998:	b	6d148 <fputs@plt+0x5c058>
   6d99c:	cmp	r3, #0
   6d9a0:	add	r1, r6, #2
   6d9a4:	beq	6dc84 <fputs@plt+0x5cb94>
   6d9a8:	ldr	r3, [sp, #44]	; 0x2c
   6d9ac:	mov	r0, #8
   6d9b0:	mov	lr, #0
   6d9b4:	ldr	r2, [sp, #48]	; 0x30
   6d9b8:	str	r3, [sp]
   6d9bc:	mov	r3, r4
   6d9c0:	str	r1, [fp, #72]	; 0x48
   6d9c4:	mov	r1, #60	; 0x3c
   6d9c8:	str	r4, [fp, #76]	; 0x4c
   6d9cc:	strh	r0, [sp, #148]	; 0x94
   6d9d0:	mov	r0, r8
   6d9d4:	str	ip, [sp, #32]
   6d9d8:	str	r6, [sp, #152]	; 0x98
   6d9dc:	str	lr, [sp, #156]	; 0x9c
   6d9e0:	str	lr, [sp, #160]	; 0xa0
   6d9e4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6d9e8:	b	6c90c <fputs@plt+0x5b81c>
   6d9ec:	add	r2, r8, #1
   6d9f0:	ldr	r0, [sp, #48]	; 0x30
   6d9f4:	lsl	r2, r2, #2
   6d9f8:	bl	22e00 <fputs@plt+0x11d10>
   6d9fc:	subs	r3, r0, #0
   6da00:	str	r3, [sp, #60]	; 0x3c
   6da04:	beq	6dce4 <fputs@plt+0x5cbf4>
   6da08:	add	r3, sp, #148	; 0x94
   6da0c:	str	r3, [sp, #32]
   6da10:	b	6ce40 <fputs@plt+0x5bd50>
   6da14:	ldr	r2, [sp, #28]
   6da18:	mov	r3, r4
   6da1c:	mov	r0, fp
   6da20:	mov	r1, r2
   6da24:	ldr	r2, [r2, #44]	; 0x2c
   6da28:	bl	3b004 <fputs@plt+0x29f14>
   6da2c:	b	6ceec <fputs@plt+0x5bdfc>
   6da30:	str	r3, [sp, #76]	; 0x4c
   6da34:	b	6d990 <fputs@plt+0x5c8a0>
   6da38:	mov	r1, r9
   6da3c:	mov	r0, fp
   6da40:	str	r3, [r9, #48]	; 0x30
   6da44:	ldr	r2, [sp, #32]
   6da48:	bl	5dd18 <fputs@plt+0x4cc28>
   6da4c:	ldr	r3, [sp, #40]	; 0x28
   6da50:	str	r3, [r9, #48]	; 0x30
   6da54:	b	6cae8 <fputs@plt+0x5b9f8>
   6da58:	ldr	r1, [fp, #76]	; 0x4c
   6da5c:	mov	r4, #0
   6da60:	ldr	r3, [r9, #16]
   6da64:	add	r0, r1, #2
   6da68:	add	r1, r1, #1
   6da6c:	str	r1, [sp, #68]	; 0x44
   6da70:	cmp	r3, #0
   6da74:	mov	r1, #30
   6da78:	ldr	r7, [sp, #68]	; 0x44
   6da7c:	addne	r2, r3, #1
   6da80:	str	r0, [fp, #76]	; 0x4c
   6da84:	str	r4, [sp]
   6da88:	str	r0, [sp, #76]	; 0x4c
   6da8c:	mov	r0, sl
   6da90:	mov	r3, r7
   6da94:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6da98:	mov	r2, r7
   6da9c:	mov	r1, #30
   6daa0:	str	r4, [sp]
   6daa4:	mov	r0, sl
   6daa8:	ldr	r3, [sp, #76]	; 0x4c
   6daac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6dab0:	b	6cf34 <fputs@plt+0x5be44>
   6dab4:	mov	ip, #5
   6dab8:	ldr	r2, [sp, #44]	; 0x2c
   6dabc:	mov	r3, r4
   6dac0:	mov	r1, #60	; 0x3c
   6dac4:	mov	r0, r8
   6dac8:	strh	ip, [sp, #148]	; 0x94
   6dacc:	add	ip, sp, #148	; 0x94
   6dad0:	str	r2, [sp]
   6dad4:	str	ip, [sp, #32]
   6dad8:	ldr	ip, [sp, #36]	; 0x24
   6dadc:	str	r4, [fp, #76]	; 0x4c
   6dae0:	ldr	r2, [sp, #48]	; 0x30
   6dae4:	str	r6, [sp, #152]	; 0x98
   6dae8:	str	ip, [sp, #156]	; 0x9c
   6daec:	str	ip, [sp, #160]	; 0xa0
   6daf0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6daf4:	ldr	ip, [sp, #36]	; 0x24
   6daf8:	mov	r2, r6
   6dafc:	mov	r1, #57	; 0x39
   6db00:	mov	r0, r8
   6db04:	ldr	r3, [sp, #44]	; 0x2c
   6db08:	str	ip, [sp]
   6db0c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6db10:	ldrd	r2, [sp, #32]
   6db14:	mov	r0, fp
   6db18:	ldr	lr, [sp, #40]	; 0x28
   6db1c:	str	r3, [r9, #44]	; 0x2c
   6db20:	mov	r1, lr
   6db24:	str	r3, [lr, #52]	; 0x34
   6db28:	bl	5dd18 <fputs@plt+0x4cc28>
   6db2c:	ldr	ip, [sp, #40]	; 0x28
   6db30:	cmp	r0, #0
   6db34:	str	r9, [ip, #52]	; 0x34
   6db38:	bne	6cb30 <fputs@plt+0x5ba40>
   6db3c:	ldr	r1, [sp, #36]	; 0x24
   6db40:	mov	r2, r6
   6db44:	mov	r0, r8
   6db48:	ldr	r3, [sp, #52]	; 0x34
   6db4c:	str	r1, [sp]
   6db50:	mov	r1, #108	; 0x6c
   6db54:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6db58:	ldr	r1, [sp, #36]	; 0x24
   6db5c:	ldr	r2, [sp, #48]	; 0x30
   6db60:	mov	r3, r1
   6db64:	str	r1, [sp]
   6db68:	mov	r1, #104	; 0x68
   6db6c:	str	r0, [sp, #44]	; 0x2c
   6db70:	mov	r0, r8
   6db74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6db78:	mov	r0, #0
   6db7c:	mov	r3, r4
   6db80:	mov	r2, r6
   6db84:	mov	r1, #102	; 0x66
   6db88:	str	r0, [sp]
   6db8c:	mov	r0, r8
   6db90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6db94:	b	6ca28 <fputs@plt+0x5b938>
   6db98:	mov	r3, r6
   6db9c:	mov	r1, #46	; 0x2e
   6dba0:	str	r6, [sp]
   6dba4:	mov	r0, sl
   6dba8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6dbac:	str	r0, [sp, #40]	; 0x28
   6dbb0:	ldr	r0, [r9, #16]
   6dbb4:	cmp	r0, #0
   6dbb8:	bne	6dd28 <fputs@plt+0x5cc38>
   6dbbc:	ldr	r3, [fp, #472]	; 0x1d8
   6dbc0:	mov	r2, r7
   6dbc4:	mov	r1, r9
   6dbc8:	mov	r0, fp
   6dbcc:	str	r3, [sp, #32]
   6dbd0:	bl	5dd18 <fputs@plt+0x4cc28>
   6dbd4:	mov	r6, r0
   6dbd8:	ldrsh	r1, [r8, #6]
   6dbdc:	ldrsh	r0, [r9, #6]
   6dbe0:	ldr	r4, [r9, #48]	; 0x30
   6dbe4:	str	r8, [r9, #48]	; 0x30
   6dbe8:	bl	1a334 <fputs@plt+0x9244>
   6dbec:	ldr	r3, [r8, #56]	; 0x38
   6dbf0:	strh	r0, [r9, #6]
   6dbf4:	cmp	r3, #0
   6dbf8:	beq	6cc5c <fputs@plt+0x5bb6c>
   6dbfc:	mov	r0, r3
   6dc00:	add	r1, sp, #148	; 0x94
   6dc04:	bl	1c1bc <fputs@plt+0xb0cc>
   6dc08:	cmp	r0, #0
   6dc0c:	beq	6cc5c <fputs@plt+0x5bb6c>
   6dc10:	ldr	r0, [sp, #148]	; 0x94
   6dc14:	cmp	r0, #0
   6dc18:	ble	6cc5c <fputs@plt+0x5bb6c>
   6dc1c:	asr	r1, r0, #31
   6dc20:	bl	148bc <fputs@plt+0x37cc>
   6dc24:	ldrsh	r3, [r9, #6]
   6dc28:	cmp	r3, r0
   6dc2c:	ble	6cc5c <fputs@plt+0x5bb6c>
   6dc30:	b	6cc58 <fputs@plt+0x5bb68>
   6dc34:	mov	r4, r9
   6dc38:	mov	r8, #1
   6dc3c:	b	6c7a0 <fputs@plt+0x5b6b0>
   6dc40:	mov	r2, r3
   6dc44:	mov	r1, #141	; 0x8d
   6dc48:	str	r6, [sp]
   6dc4c:	mov	r0, r8
   6dc50:	ldr	r3, [sp, #52]	; 0x34
   6dc54:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6dc58:	b	6caa4 <fputs@plt+0x5b9b4>
   6dc5c:	ldr	r3, [pc, #-3816]	; 6cd7c <fputs@plt+0x5bc8c>
   6dc60:	add	r3, pc, r3
   6dc64:	add	r3, r3, #4
   6dc68:	b	6cc9c <fputs@plt+0x5bbac>
   6dc6c:	ldr	r8, [fp, #76]	; 0x4c
   6dc70:	add	r8, r8, #1
   6dc74:	str	r8, [fp, #76]	; 0x4c
   6dc78:	b	6c460 <fputs@plt+0x5b370>
   6dc7c:	mov	r6, #7
   6dc80:	b	6c1bc <fputs@plt+0x5b0cc>
   6dc84:	ldr	r2, [sp, #44]	; 0x2c
   6dc88:	mov	lr, #6
   6dc8c:	mov	r3, r4
   6dc90:	mov	r0, r8
   6dc94:	str	ip, [sp, #32]
   6dc98:	ldr	ip, [sp, #36]	; 0x24
   6dc9c:	str	r2, [sp]
   6dca0:	str	r1, [fp, #72]	; 0x48
   6dca4:	mov	r1, #60	; 0x3c
   6dca8:	str	r4, [fp, #76]	; 0x4c
   6dcac:	ldr	r2, [sp, #48]	; 0x30
   6dcb0:	strh	lr, [sp, #148]	; 0x94
   6dcb4:	str	r6, [sp, #152]	; 0x98
   6dcb8:	str	ip, [sp, #156]	; 0x9c
   6dcbc:	str	ip, [sp, #160]	; 0xa0
   6dcc0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6dcc4:	ldr	ip, [sp, #36]	; 0x24
   6dcc8:	mov	r2, r6
   6dccc:	mov	r1, #57	; 0x39
   6dcd0:	mov	r0, r8
   6dcd4:	ldr	r3, [sp, #44]	; 0x2c
   6dcd8:	str	ip, [sp]
   6dcdc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6dce0:	b	6c95c <fputs@plt+0x5b86c>
   6dce4:	ldr	r3, [sp, #60]	; 0x3c
   6dce8:	mov	r1, r7
   6dcec:	ldr	r0, [fp]
   6dcf0:	str	r7, [r9, #44]	; 0x2c
   6dcf4:	mov	r2, r3
   6dcf8:	mov	r6, r3
   6dcfc:	str	r3, [sp, #88]	; 0x58
   6dd00:	bl	253e4 <fputs@plt+0x142f4>
   6dd04:	ldr	r3, [sp, #28]
   6dd08:	str	r6, [sp, #72]	; 0x48
   6dd0c:	str	r0, [r3, #44]	; 0x2c
   6dd10:	add	r3, sp, #148	; 0x94
   6dd14:	str	r3, [sp, #32]
   6dd18:	b	6ceb4 <fputs@plt+0x5bdc4>
   6dd1c:	add	r3, sp, #148	; 0x94
   6dd20:	str	r3, [sp, #32]
   6dd24:	b	6ce20 <fputs@plt+0x5bd30>
   6dd28:	add	r3, r0, #1
   6dd2c:	mov	r1, #139	; 0x8b
   6dd30:	ldr	r2, [r9, #12]
   6dd34:	str	r0, [sp]
   6dd38:	mov	r0, sl
   6dd3c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   6dd40:	b	6dbbc <fputs@plt+0x5cacc>
   6dd44:	str	r2, [sp, #48]	; 0x30
   6dd48:	b	6c8a8 <fputs@plt+0x5b7b8>
   6dd4c:	cmp	r2, #0
   6dd50:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6dd54:	mov	r4, r3
   6dd58:	ldr	r5, [r0]
   6dd5c:	strd	r6, [sp, #8]
   6dd60:	mov	r6, r0
   6dd64:	strd	r8, [sp, #16]
   6dd68:	strd	sl, [sp, #24]
   6dd6c:	mov	sl, r1
   6dd70:	str	lr, [sp, #32]
   6dd74:	sub	sp, sp, #52	; 0x34
   6dd78:	ldr	r8, [sp, #88]	; 0x58
   6dd7c:	beq	6de70 <fputs@plt+0x5cd80>
   6dd80:	mov	r1, r2
   6dd84:	mov	r0, r5
   6dd88:	bl	1cac4 <fputs@plt+0xb9d4>
   6dd8c:	mov	fp, r0
   6dd90:	mov	r3, #0
   6dd94:	mov	r1, r4
   6dd98:	mov	r2, r3
   6dd9c:	mov	r0, r5
   6dda0:	bl	250c4 <fputs@plt+0x13fd4>
   6dda4:	mov	r3, #0
   6dda8:	mov	r9, r0
   6ddac:	mov	r2, r3
   6ddb0:	mov	r1, r3
   6ddb4:	mov	r0, r5
   6ddb8:	bl	304c0 <fputs@plt+0x1f3d0>
   6ddbc:	subs	r7, r0, #0
   6ddc0:	beq	6dde8 <fputs@plt+0x5ccf8>
   6ddc4:	mov	r0, r5
   6ddc8:	ldr	r1, [sl]
   6ddcc:	bl	24d24 <fputs@plt+0x13c34>
   6ddd0:	ldr	r3, [r5, #16]
   6ddd4:	ldr	r1, [r3, fp, lsl #4]
   6ddd8:	str	r0, [r7, #16]
   6dddc:	mov	r0, r5
   6dde0:	bl	24d24 <fputs@plt+0x13c34>
   6dde4:	str	r0, [r7, #12]
   6dde8:	mov	r4, #0
   6ddec:	mov	ip, #65536	; 0x10000
   6ddf0:	mov	r3, r9
   6ddf4:	mov	r2, r7
   6ddf8:	mov	r1, r4
   6ddfc:	mov	r0, r6
   6de00:	str	r4, [sp]
   6de04:	str	r4, [sp, #4]
   6de08:	str	r4, [sp, #8]
   6de0c:	str	ip, [sp, #12]
   6de10:	str	r4, [sp, #16]
   6de14:	str	r4, [sp, #20]
   6de18:	bl	30cec <fputs@plt+0x1fbfc>
   6de1c:	mov	r7, r0
   6de20:	mov	r3, #12
   6de24:	mov	r1, r7
   6de28:	add	r2, sp, #28
   6de2c:	mov	r0, r6
   6de30:	strh	r3, [sp, #28]
   6de34:	str	r8, [sp, #32]
   6de38:	str	r4, [sp, #36]	; 0x24
   6de3c:	str	r4, [sp, #40]	; 0x28
   6de40:	bl	5dd18 <fputs@plt+0x4cc28>
   6de44:	mov	r1, r7
   6de48:	mov	r0, r5
   6de4c:	mov	r2, #1
   6de50:	bl	22154 <fputs@plt+0x11064>
   6de54:	add	sp, sp, #52	; 0x34
   6de58:	ldrd	r4, [sp]
   6de5c:	ldrd	r6, [sp, #8]
   6de60:	ldrd	r8, [sp, #16]
   6de64:	ldrd	sl, [sp, #24]
   6de68:	add	sp, sp, #32
   6de6c:	pop	{pc}		; (ldr pc, [sp], #4)
   6de70:	movw	fp, #48576	; 0xbdc0
   6de74:	movt	fp, #65520	; 0xfff0
   6de78:	b	6dd90 <fputs@plt+0x5cca0>
   6de7c:	ldr	r3, [pc, #1140]	; 6e2f8 <fputs@plt+0x5d208>
   6de80:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6de84:	ldr	r1, [r0, #100]	; 0x64
   6de88:	strd	r6, [sp, #8]
   6de8c:	mov	r7, r0
   6de90:	strd	r8, [sp, #16]
   6de94:	add	r3, pc, r3
   6de98:	strd	sl, [sp, #24]
   6de9c:	str	lr, [sp, #32]
   6dea0:	vpush	{d8-d12}
   6dea4:	sub	sp, sp, #628	; 0x274
   6dea8:	ldr	sl, [r0]
   6deac:	str	r3, [sp, #76]	; 0x4c
   6deb0:	ldr	r3, [r0, #4]
   6deb4:	mov	r0, sl
   6deb8:	str	r3, [sp, #40]	; 0x28
   6debc:	ldrb	r3, [sl, #66]	; 0x42
   6dec0:	str	r3, [sp, #52]	; 0x34
   6dec4:	ldr	r3, [r7, #8]
   6dec8:	str	r3, [sp, #36]	; 0x24
   6decc:	ldr	r3, [sl, #32]
   6ded0:	str	r3, [sp, #44]	; 0x2c
   6ded4:	ldr	r3, [sl, #36]	; 0x24
   6ded8:	str	r3, [sp, #48]	; 0x30
   6dedc:	bl	1bc40 <fputs@plt+0xab50>
   6dee0:	ldr	r3, [r7, #80]	; 0x50
   6dee4:	cmp	r3, #7
   6dee8:	beq	6e760 <fputs@plt+0x5d670>
   6deec:	ldr	r3, [sl, #248]	; 0xf8
   6def0:	mov	r5, #0
   6def4:	mov	r2, #0
   6def8:	str	r5, [r7, #20]
   6defc:	str	r5, [r7, #80]	; 0x50
   6df00:	mov	r1, r3
   6df04:	mov	r3, #0
   6df08:	cmp	r1, r5
   6df0c:	str	r1, [sp, #80]	; 0x50
   6df10:	strd	r2, [r7, #136]	; 0x88
   6df14:	str	r5, [sl, #388]	; 0x184
   6df18:	bne	6e63c <fputs@plt+0x5d54c>
   6df1c:	ldr	r3, [sl, #304]	; 0x130
   6df20:	cmp	r3, r5
   6df24:	beq	6e7a8 <fputs@plt+0x5d6b8>
   6df28:	ldr	r1, [r7, #124]	; 0x7c
   6df2c:	ldr	r2, [sl, #312]	; 0x138
   6df30:	udiv	r3, r1, r2
   6df34:	mls	r3, r2, r3, r1
   6df38:	sub	r3, r2, r3
   6df3c:	str	r3, [sp, #60]	; 0x3c
   6df40:	mov	r2, #0
   6df44:	ldr	r3, [r7, #76]	; 0x4c
   6df48:	movw	r1, #52429	; 0xcccd
   6df4c:	movt	r1, #52428	; 0xcccc
   6df50:	mov	r9, r2
   6df54:	str	r2, [sp, #24]
   6df58:	mov	fp, sl
   6df5c:	str	r2, [sp, #56]	; 0x38
   6df60:	vldr	d9, [pc, #896]	; 6e2e8 <fputs@plt+0x5d1f8>
   6df64:	str	r2, [sp, #84]	; 0x54
   6df68:	add	r3, r3, r3, lsl #2
   6df6c:	str	r2, [sp, #128]	; 0x80
   6df70:	ldr	r2, [sp, #40]	; 0x28
   6df74:	str	r1, [sp, #72]	; 0x48
   6df78:	vldr	d8, [pc, #880]	; 6e2f0 <fputs@plt+0x5d200>
   6df7c:	add	r8, r2, r3, lsl #2
   6df80:	ldrb	sl, [r8]
   6df84:	add	r9, r9, #1
   6df88:	cmp	sl, #158	; 0x9e
   6df8c:	addls	pc, pc, sl, lsl #2
   6df90:	b	7290c <fputs@plt+0x6181c>
   6df94:	b	70ddc <fputs@plt+0x5fcec>
   6df98:	b	70324 <fputs@plt+0x5f234>
   6df9c:	b	7020c <fputs@plt+0x5f11c>
   6dfa0:	b	70d7c <fputs@plt+0x5fc8c>
   6dfa4:	b	70d60 <fputs@plt+0x5fc70>
   6dfa8:	b	70d60 <fputs@plt+0x5fc70>
   6dfac:	b	6e210 <fputs@plt+0x5d120>
   6dfb0:	b	6e210 <fputs@plt+0x5d120>
   6dfb4:	b	6f08c <fputs@plt+0x5df9c>
   6dfb8:	b	6ef54 <fputs@plt+0x5de64>
   6dfbc:	b	6ee20 <fputs@plt+0x5dd30>
   6dfc0:	b	6ed58 <fputs@plt+0x5dc68>
   6dfc4:	b	6ed28 <fputs@plt+0x5dc38>
   6dfc8:	b	6e278 <fputs@plt+0x5d188>
   6dfcc:	b	6ece4 <fputs@plt+0x5dbf4>
   6dfd0:	b	6ecb4 <fputs@plt+0x5dbc4>
   6dfd4:	b	6ec74 <fputs@plt+0x5db84>
   6dfd8:	b	6ec3c <fputs@plt+0x5db4c>
   6dfdc:	b	70c34 <fputs@plt+0x5fb44>
   6dfe0:	b	70bcc <fputs@plt+0x5fadc>
   6dfe4:	b	6e7b4 <fputs@plt+0x5d6c4>
   6dfe8:	b	6e7d4 <fputs@plt+0x5d6e4>
   6dfec:	b	70b90 <fputs@plt+0x5faa0>
   6dff0:	b	70b54 <fputs@plt+0x5fa64>
   6dff4:	b	6e490 <fputs@plt+0x5d3a0>
   6dff8:	b	70ad4 <fputs@plt+0x5f9e4>
   6dffc:	b	70aac <fputs@plt+0x5f9bc>
   6e000:	b	7108c <fputs@plt+0x5ff9c>
   6e004:	b	7102c <fputs@plt+0x5ff3c>
   6e008:	b	70d04 <fputs@plt+0x5fc14>
   6e00c:	b	70c7c <fputs@plt+0x5fb8c>
   6e010:	b	70f0c <fputs@plt+0x5fe1c>
   6e014:	b	70ec4 <fputs@plt+0x5fdd4>
   6e018:	b	70f38 <fputs@plt+0x5fe48>
   6e01c:	b	6fb58 <fputs@plt+0x5ea68>
   6e020:	b	7057c <fputs@plt+0x5f48c>
   6e024:	b	70438 <fputs@plt+0x5f348>
   6e028:	b	703e4 <fputs@plt+0x5f2f4>
   6e02c:	b	703b4 <fputs@plt+0x5f2c4>
   6e030:	b	7061c <fputs@plt+0x5f52c>
   6e034:	b	705e4 <fputs@plt+0x5f4f4>
   6e038:	b	7065c <fputs@plt+0x5f56c>
   6e03c:	b	6f964 <fputs@plt+0x5e874>
   6e040:	b	6f940 <fputs@plt+0x5e850>
   6e044:	b	6f91c <fputs@plt+0x5e82c>
   6e048:	b	6f8ec <fputs@plt+0x5e7fc>
   6e04c:	b	6f8ec <fputs@plt+0x5e7fc>
   6e050:	b	6f6c0 <fputs@plt+0x5e5d0>
   6e054:	b	6f678 <fputs@plt+0x5e588>
   6e058:	b	6f33c <fputs@plt+0x5e24c>
   6e05c:	b	6f22c <fputs@plt+0x5e13c>
   6e060:	b	6f1bc <fputs@plt+0x5e0cc>
   6e064:	b	7007c <fputs@plt+0x5ef8c>
   6e068:	b	6e51c <fputs@plt+0x5d42c>
   6e06c:	b	6e540 <fputs@plt+0x5d450>
   6e070:	b	6e540 <fputs@plt+0x5d450>
   6e074:	b	6ffec <fputs@plt+0x5eefc>
   6e078:	b	6ffec <fputs@plt+0x5eefc>
   6e07c:	b	6febc <fputs@plt+0x5edcc>
   6e080:	b	6fe8c <fputs@plt+0x5ed9c>
   6e084:	b	6fe4c <fputs@plt+0x5ed5c>
   6e088:	b	6fe20 <fputs@plt+0x5ed30>
   6e08c:	b	7290c <fputs@plt+0x6181c>
   6e090:	b	6fd04 <fputs@plt+0x5ec14>
   6e094:	b	6fd04 <fputs@plt+0x5ec14>
   6e098:	b	6fd04 <fputs@plt+0x5ec14>
   6e09c:	b	6fd04 <fputs@plt+0x5ec14>
   6e0a0:	b	7094c <fputs@plt+0x5f85c>
   6e0a4:	b	7094c <fputs@plt+0x5f85c>
   6e0a8:	b	7094c <fputs@plt+0x5f85c>
   6e0ac:	b	708b4 <fputs@plt+0x5f7c4>
   6e0b0:	b	709e0 <fputs@plt+0x5f8f0>
   6e0b4:	b	709e0 <fputs@plt+0x5f8f0>
   6e0b8:	b	700dc <fputs@plt+0x5efec>
   6e0bc:	b	7079c <fputs@plt+0x5f6ac>
   6e0c0:	b	70670 <fputs@plt+0x5f580>
   6e0c4:	b	70a88 <fputs@plt+0x5f998>
   6e0c8:	b	6ebf8 <fputs@plt+0x5db08>
   6e0cc:	b	72518 <fputs@plt+0x61428>
   6e0d0:	b	72518 <fputs@plt+0x61428>
   6e0d4:	b	72518 <fputs@plt+0x61428>
   6e0d8:	b	72518 <fputs@plt+0x61428>
   6e0dc:	b	72518 <fputs@plt+0x61428>
   6e0e0:	b	72518 <fputs@plt+0x61428>
   6e0e4:	b	70670 <fputs@plt+0x5f580>
   6e0e8:	b	724b4 <fputs@plt+0x613c4>
   6e0ec:	b	724b4 <fputs@plt+0x613c4>
   6e0f0:	b	724b4 <fputs@plt+0x613c4>
   6e0f4:	b	724b4 <fputs@plt+0x613c4>
   6e0f8:	b	7240c <fputs@plt+0x6131c>
   6e0fc:	b	7240c <fputs@plt+0x6131c>
   6e100:	b	7240c <fputs@plt+0x6131c>
   6e104:	b	7240c <fputs@plt+0x6131c>
   6e108:	b	7240c <fputs@plt+0x6131c>
   6e10c:	b	723b0 <fputs@plt+0x612c0>
   6e110:	b	72778 <fputs@plt+0x61688>
   6e114:	b	7258c <fputs@plt+0x6149c>
   6e118:	b	6e398 <fputs@plt+0x5d2a8>
   6e11c:	b	70394 <fputs@plt+0x5f2a4>
   6e120:	b	71c48 <fputs@plt+0x60b58>
   6e124:	b	71bb0 <fputs@plt+0x60ac0>
   6e128:	b	71af8 <fputs@plt+0x60a08>
   6e12c:	b	71af8 <fputs@plt+0x60a08>
   6e130:	b	71a74 <fputs@plt+0x60984>
   6e134:	b	72734 <fputs@plt+0x61644>
   6e138:	b	71d18 <fputs@plt+0x60c28>
   6e13c:	b	6e31c <fputs@plt+0x5d22c>
   6e140:	b	6e31c <fputs@plt+0x5d22c>
   6e144:	b	6e328 <fputs@plt+0x5d238>
   6e148:	b	6f114 <fputs@plt+0x5e024>
   6e14c:	b	6f114 <fputs@plt+0x5e024>
   6e150:	b	726b0 <fputs@plt+0x615c0>
   6e154:	b	72348 <fputs@plt+0x61258>
   6e158:	b	72348 <fputs@plt+0x61258>
   6e15c:	b	72260 <fputs@plt+0x61170>
   6e160:	b	72260 <fputs@plt+0x61170>
   6e164:	b	72260 <fputs@plt+0x61170>
   6e168:	b	72260 <fputs@plt+0x61170>
   6e16c:	b	72168 <fputs@plt+0x61078>
   6e170:	b	72630 <fputs@plt+0x61540>
   6e174:	b	725f0 <fputs@plt+0x61500>
   6e178:	b	6fc84 <fputs@plt+0x5eb94>
   6e17c:	b	6fc84 <fputs@plt+0x5eb94>
   6e180:	b	6fba4 <fputs@plt+0x5eab4>
   6e184:	b	719b8 <fputs@plt+0x608c8>
   6e188:	b	71978 <fputs@plt+0x60888>
   6e18c:	b	718f0 <fputs@plt+0x60800>
   6e190:	b	71894 <fputs@plt+0x607a4>
   6e194:	b	6e9c4 <fputs@plt+0x5d8d4>
   6e198:	b	6e974 <fputs@plt+0x5d884>
   6e19c:	b	6e8e0 <fputs@plt+0x5d7f0>
   6e1a0:	b	6e870 <fputs@plt+0x5d780>
   6e1a4:	b	72070 <fputs@plt+0x60f80>
   6e1a8:	b	7202c <fputs@plt+0x60f3c>
   6e1ac:	b	71a10 <fputs@plt+0x60920>
   6e1b0:	b	719d8 <fputs@plt+0x608e8>
   6e1b4:	b	71ff8 <fputs@plt+0x60f08>
   6e1b8:	b	71f58 <fputs@plt+0x60e68>
   6e1bc:	b	701cc <fputs@plt+0x5f0dc>
   6e1c0:	b	70138 <fputs@plt+0x5f048>
   6e1c4:	b	71f34 <fputs@plt+0x60e44>
   6e1c8:	b	71ef0 <fputs@plt+0x60e00>
   6e1cc:	b	7185c <fputs@plt+0x6076c>
   6e1d0:	b	71704 <fputs@plt+0x60614>
   6e1d4:	b	71edc <fputs@plt+0x60dec>
   6e1d8:	b	71d74 <fputs@plt+0x60c84>
   6e1dc:	b	71df8 <fputs@plt+0x60d08>
   6e1e0:	b	6ec1c <fputs@plt+0x5db2c>
   6e1e4:	b	71568 <fputs@plt+0x60478>
   6e1e8:	b	71448 <fputs@plt+0x60358>
   6e1ec:	b	715ac <fputs@plt+0x604bc>
   6e1f0:	b	71274 <fputs@plt+0x60184>
   6e1f4:	b	713a4 <fputs@plt+0x602b4>
   6e1f8:	b	7135c <fputs@plt+0x6026c>
   6e1fc:	b	6fae0 <fputs@plt+0x5e9f0>
   6e200:	b	6fa44 <fputs@plt+0x5e954>
   6e204:	b	71148 <fputs@plt+0x60058>
   6e208:	b	710e0 <fputs@plt+0x5fff0>
   6e20c:	b	7119c <fputs@plt+0x600ac>
   6e210:	ldr	r2, [r8, #4]
   6e214:	ldr	r3, [r7, #56]	; 0x38
   6e218:	ldr	r5, [r3, r2, lsl #2]
   6e21c:	add	r1, sp, #440	; 0x1b8
   6e220:	ldr	r3, [r8, #12]
   6e224:	str	r3, [sp, #440]	; 0x1b8
   6e228:	ldr	r0, [r5, #16]
   6e22c:	ldr	r3, [r8, #16]
   6e230:	blx	r3
   6e234:	str	r0, [sp, #24]
   6e238:	ldr	r2, [sp, #24]
   6e23c:	mov	r3, #0
   6e240:	str	r3, [r5, #56]	; 0x38
   6e244:	cmp	r2, r3
   6e248:	bne	76db4 <fputs@plt+0x65cc4>
   6e24c:	ldr	r3, [sp, #440]	; 0x1b8
   6e250:	str	r3, [sp, #24]
   6e254:	ldr	r3, [sp, #24]
   6e258:	cmp	r3, #0
   6e25c:	bne	72c30 <fputs@plt+0x61b40>
   6e260:	strb	r3, [r5, #2]
   6e264:	ldrb	r3, [r8, #3]
   6e268:	add	r3, r7, r3, lsl #2
   6e26c:	ldr	r2, [r3, #108]	; 0x6c
   6e270:	add	r2, r2, #1
   6e274:	str	r2, [r3, #108]	; 0x6c
   6e278:	ldr	r3, [r8, #8]
   6e27c:	ldr	r2, [sp, #40]	; 0x28
   6e280:	add	r3, r3, r3, lsl #2
   6e284:	add	r3, r2, r3, lsl #2
   6e288:	sub	r8, r3, #20
   6e28c:	ldr	r3, [fp, #248]	; 0xf8
   6e290:	cmp	r3, #0
   6e294:	bne	766b8 <fputs@plt+0x655c8>
   6e298:	ldr	r3, [sp, #60]	; 0x3c
   6e29c:	ldr	r2, [fp, #304]	; 0x130
   6e2a0:	cmp	r3, r9
   6e2a4:	movhi	r3, #0
   6e2a8:	movls	r3, #1
   6e2ac:	cmp	r2, #0
   6e2b0:	moveq	r3, #0
   6e2b4:	cmp	r3, #0
   6e2b8:	addeq	r8, r8, #20
   6e2bc:	beq	6df80 <fputs@plt+0x5ce90>
   6e2c0:	ldr	r0, [fp, #308]	; 0x134
   6e2c4:	ldr	r3, [fp, #312]	; 0x138
   6e2c8:	udiv	r1, r9, r3
   6e2cc:	mla	r3, r3, r1, r3
   6e2d0:	str	r3, [sp, #60]	; 0x3c
   6e2d4:	blx	r2
   6e2d8:	cmp	r0, #0
   6e2dc:	bne	77100 <fputs@plt+0x66010>
   6e2e0:	add	r8, r8, #20
   6e2e4:	b	6df80 <fputs@plt+0x5ce90>
   6e2e8:	andeq	r0, r0, r0
   6e2ec:	mvngt	r0, #0
   6e2f0:	andeq	r0, r0, r0
   6e2f4:	mvnmi	r0, #0
   6e2f8:	andeq	r1, r4, r4, ror #2
   6e2fc:	strdeq	sl, [r2], -ip
   6e300:	andeq	ip, r2, r0, asr r5
   6e304:	andeq	sl, r2, ip, asr #29
   6e308:	andeq	r0, r4, r0, lsr #13
   6e30c:	andeq	fp, r2, ip, ror fp
   6e310:	muleq	r2, ip, r6
   6e314:	andeq	pc, r3, r4, lsl #12
   6e318:	andeq	r5, r2, r0, lsl #8
   6e31c:	ldr	r3, [r7, #116]	; 0x74
   6e320:	add	r3, r3, #1
   6e324:	str	r3, [r7, #116]	; 0x74
   6e328:	ldr	r2, [r8, #4]
   6e32c:	ldr	r3, [r7, #56]	; 0x38
   6e330:	ldr	r2, [r3, r2, lsl #2]
   6e334:	ldrb	r3, [r2]
   6e338:	str	r2, [sp, #104]	; 0x68
   6e33c:	ldr	r2, [r2, #16]
   6e340:	cmp	r3, #1
   6e344:	str	r2, [sp, #64]	; 0x40
   6e348:	beq	7283c <fputs@plt+0x6174c>
   6e34c:	ldr	r4, [sp, #64]	; 0x40
   6e350:	mov	r0, r4
   6e354:	bl	4e3c4 <fputs@plt+0x3d2d4>
   6e358:	subs	r3, r0, #0
   6e35c:	str	r3, [sp, #24]
   6e360:	bne	72fb8 <fputs@plt+0x61ec8>
   6e364:	ldrb	r3, [r4, #66]	; 0x42
   6e368:	cmp	r3, #0
   6e36c:	bne	758d0 <fputs@plt+0x647e0>
   6e370:	ldr	r1, [sp, #24]
   6e374:	mov	r3, #1
   6e378:	ldr	r2, [sp, #104]	; 0x68
   6e37c:	strh	r3, [r2, #2]
   6e380:	str	r1, [r2, #56]	; 0x38
   6e384:	ldr	r3, [r8, #8]
   6e388:	add	r3, r3, r3, lsl #2
   6e38c:	ldr	r2, [sp, #40]	; 0x28
   6e390:	add	r8, r2, r3, lsl #2
   6e394:	b	6df80 <fputs@plt+0x5ce90>
   6e398:	ldr	r3, [r8, #8]
   6e39c:	movw	r2, #9312	; 0x2460
   6e3a0:	ldr	r5, [r7, #8]
   6e3a4:	add	r3, r3, r3, lsl #2
   6e3a8:	add	r5, r5, r3, lsl #3
   6e3ac:	ldrh	r3, [r5, #8]
   6e3b0:	tst	r2, r3
   6e3b4:	moveq	r3, #4
   6e3b8:	strheq	r3, [r5, #8]
   6e3bc:	bne	74784 <fputs@plt+0x63694>
   6e3c0:	ldr	r4, [r8, #16]
   6e3c4:	mov	r3, #24
   6e3c8:	strb	r3, [r8]
   6e3cc:	subs	r0, r4, #0
   6e3d0:	beq	6e3dc <fputs@plt+0x5d2ec>
   6e3d4:	bl	10f34 <strlen@plt>
   6e3d8:	bic	r0, r0, #-1073741824	; 0xc0000000
   6e3dc:	ldr	r6, [sp, #52]	; 0x34
   6e3e0:	str	r0, [r8, #4]
   6e3e4:	cmp	r6, #1
   6e3e8:	beq	6e484 <fputs@plt+0x5d394>
   6e3ec:	mov	r0, #0
   6e3f0:	mov	r3, #1
   6e3f4:	mov	r1, r4
   6e3f8:	mvn	r2, #0
   6e3fc:	str	r0, [sp]
   6e400:	mov	r0, r5
   6e404:	bl	2c78c <fputs@plt+0x1b69c>
   6e408:	subs	r3, r0, #0
   6e40c:	str	r3, [sp, #24]
   6e410:	bne	73340 <fputs@plt+0x62250>
   6e414:	ldrh	r3, [r5, #8]
   6e418:	tst	r3, #2
   6e41c:	beq	6e444 <fputs@plt+0x5d354>
   6e420:	ldrb	r2, [r5, #10]
   6e424:	cmp	r2, r6
   6e428:	beq	6e444 <fputs@plt+0x5d354>
   6e42c:	mov	r1, r6
   6e430:	mov	r0, r5
   6e434:	bl	2d870 <fputs@plt+0x1c780>
   6e438:	cmp	r0, #0
   6e43c:	bne	70ce0 <fputs@plt+0x5fbf0>
   6e440:	ldrh	r3, [r5, #8]
   6e444:	orr	r3, r3, #2048	; 0x800
   6e448:	mov	r2, #0
   6e44c:	strh	r3, [r5, #8]
   6e450:	str	r2, [r5, #24]
   6e454:	ldrsb	r3, [r8, #1]
   6e458:	cmn	r3, #1
   6e45c:	bne	6e46c <fputs@plt+0x5d37c>
   6e460:	mov	r0, fp
   6e464:	ldr	r1, [r8, #16]
   6e468:	bl	19bf4 <fputs@plt+0x8b04>
   6e46c:	mvn	r3, #0
   6e470:	strb	r3, [r8, #1]
   6e474:	ldr	r0, [r5, #12]
   6e478:	ldr	r3, [r5, #16]
   6e47c:	str	r0, [r8, #4]
   6e480:	str	r3, [r8, #16]
   6e484:	ldr	r3, [fp, #92]	; 0x5c
   6e488:	cmp	r3, r0
   6e48c:	blt	73340 <fputs@plt+0x62250>
   6e490:	ldr	r3, [r8, #8]
   6e494:	movw	r2, #9312	; 0x2460
   6e498:	ldr	r0, [r7, #8]
   6e49c:	add	r3, r3, r3, lsl #2
   6e4a0:	add	r0, r0, r3, lsl #3
   6e4a4:	ldrh	r3, [r0, #8]
   6e4a8:	tst	r2, r3
   6e4ac:	moveq	r3, #4
   6e4b0:	strheq	r3, [r0, #8]
   6e4b4:	bne	7288c <fputs@plt+0x6179c>
   6e4b8:	movw	r1, #2562	; 0xa02
   6e4bc:	ldr	r3, [r8, #4]
   6e4c0:	ldr	r2, [r8, #16]
   6e4c4:	strh	r1, [r0, #8]
   6e4c8:	ldr	r1, [sp, #52]	; 0x34
   6e4cc:	strb	r1, [r0, #10]
   6e4d0:	str	r3, [r0, #12]
   6e4d4:	str	r2, [r0, #16]
   6e4d8:	add	r2, r8, #20
   6e4dc:	ldrb	r3, [r8, #3]
   6e4e0:	cmp	r3, #0
   6e4e4:	moveq	r8, r2
   6e4e8:	beq	6df80 <fputs@plt+0x5ce90>
   6e4ec:	ldr	r3, [r8, #12]
   6e4f0:	ldr	r1, [sp, #36]	; 0x24
   6e4f4:	add	r3, r3, r3, lsl #2
   6e4f8:	lsl	r3, r3, #3
   6e4fc:	ldrd	r4, [r1, r3]
   6e500:	orrs	r3, r4, r5
   6e504:	moveq	r8, r2
   6e508:	beq	6df80 <fputs@plt+0x5ce90>
   6e50c:	mov	r3, #2576	; 0xa10
   6e510:	mov	r8, r2
   6e514:	strh	r3, [r0, #8]
   6e518:	b	6df80 <fputs@plt+0x5ce90>
   6e51c:	ldr	r2, [r8, #4]
   6e520:	ldr	r3, [r7, #56]	; 0x38
   6e524:	ldr	r4, [r3, r2, lsl #2]
   6e528:	cmp	r4, #0
   6e52c:	beq	6e540 <fputs@plt+0x5d450>
   6e530:	ldr	r2, [r4, #8]
   6e534:	ldr	r3, [r8, #8]
   6e538:	cmp	r2, r3
   6e53c:	beq	6e618 <fputs@plt+0x5d528>
   6e540:	ldrb	r3, [r7, #87]	; 0x57
   6e544:	ands	r1, r3, #1
   6e548:	bne	77150 <fputs@plt+0x66060>
   6e54c:	ldr	r3, [fp, #16]
   6e550:	cmp	sl, #55	; 0x37
   6e554:	ldr	r4, [r8, #12]
   6e558:	strne	r1, [sp, #24]
   6e55c:	ldrb	r2, [r8, #3]
   6e560:	ldr	r5, [r8, #8]
   6e564:	add	r3, r3, r4, lsl #4
   6e568:	ldr	sl, [r3, #4]
   6e56c:	beq	72894 <fputs@plt+0x617a4>
   6e570:	tst	r2, #16
   6e574:	bne	728cc <fputs@plt+0x617dc>
   6e578:	ldrsb	r3, [r8, #1]
   6e57c:	cmn	r3, #6
   6e580:	beq	728b8 <fputs@plt+0x617c8>
   6e584:	cmn	r3, #14
   6e588:	ldreq	r2, [r8, #16]
   6e58c:	movne	r2, #0
   6e590:	moveq	r6, #0
   6e594:	movne	r6, r2
   6e598:	mov	ip, #0
   6e59c:	mov	r3, r4
   6e5a0:	ldr	r1, [r8, #4]
   6e5a4:	mov	r0, r7
   6e5a8:	str	ip, [sp]
   6e5ac:	bl	583cc <fputs@plt+0x472dc>
   6e5b0:	subs	r4, r0, #0
   6e5b4:	beq	70ce0 <fputs@plt+0x5fbf0>
   6e5b8:	ldrb	r3, [r4, #5]
   6e5bc:	mov	r2, #1
   6e5c0:	cmp	r5, #0
   6e5c4:	strb	r2, [r4, #2]
   6e5c8:	str	r5, [r4, #8]
   6e5cc:	orr	r3, r3, #4
   6e5d0:	strb	r3, [r4, #5]
   6e5d4:	ble	72f8c <fputs@plt+0x61e9c>
   6e5d8:	mov	r1, r5
   6e5dc:	ldr	lr, [sl]
   6e5e0:	mov	r0, sl
   6e5e4:	mov	r3, r6
   6e5e8:	ldr	r5, [sl, #4]
   6e5ec:	ldr	ip, [r4, #16]
   6e5f0:	ldr	r2, [sp, #24]
   6e5f4:	str	lr, [r5, #4]
   6e5f8:	str	ip, [sp]
   6e5fc:	bl	2760c <fputs@plt+0x1651c>
   6e600:	str	r0, [sp, #24]
   6e604:	str	r6, [r4, #24]
   6e608:	ldrsb	r3, [r8, #1]
   6e60c:	adds	r3, r3, #6
   6e610:	movne	r3, #1
   6e614:	strb	r3, [r4, #4]
   6e618:	ldr	r2, [sp, #24]
   6e61c:	ldrb	r3, [r8, #3]
   6e620:	cmp	r2, #0
   6e624:	ldr	r2, [r4, #16]
   6e628:	and	r3, r3, #3
   6e62c:	strb	r3, [r2, #67]	; 0x43
   6e630:	bne	76fbc <fputs@plt+0x65ecc>
   6e634:	add	r8, r8, #20
   6e638:	b	6df80 <fputs@plt+0x5ce90>
   6e63c:	mov	fp, r5
   6e640:	str	r5, [sp, #56]	; 0x38
   6e644:	ldrb	r3, [sl, #69]	; 0x45
   6e648:	cmp	r3, #0
   6e64c:	movne	r3, #7
   6e650:	moveq	r3, #9
   6e654:	mov	r0, r3
   6e658:	str	r3, [r7, #80]	; 0x50
   6e65c:	str	r3, [sp, #24]
   6e660:	bl	1e31c <fputs@plt+0xd22c>
   6e664:	ldr	r1, [pc, #-880]	; 6e2fc <fputs@plt+0x5d20c>
   6e668:	mov	r2, r0
   6e66c:	mov	r0, r7
   6e670:	add	r1, pc, r1
   6e674:	bl	44bb8 <fputs@plt+0x33ac8>
   6e678:	ldr	r3, [r7, #44]	; 0x2c
   6e67c:	ldrb	r2, [sl, #69]	; 0x45
   6e680:	cmp	r2, #0
   6e684:	beq	6e710 <fputs@plt+0x5d620>
   6e688:	cmp	r3, #0
   6e68c:	movne	r2, #7
   6e690:	strne	r2, [r7, #80]	; 0x50
   6e694:	strne	r2, [sp, #24]
   6e698:	beq	72d2c <fputs@plt+0x61c3c>
   6e69c:	ldr	r1, [pc, #-932]	; 6e300 <fputs@plt+0x5d210>
   6e6a0:	mov	r2, r5
   6e6a4:	str	r3, [sp]
   6e6a8:	ldr	r0, [sp, #24]
   6e6ac:	ldr	r3, [r7, #168]	; 0xa8
   6e6b0:	add	r1, pc, r1
   6e6b4:	bl	36384 <fputs@plt+0x25294>
   6e6b8:	mov	r0, r7
   6e6bc:	bl	5890c <fputs@plt+0x4781c>
   6e6c0:	ldr	r3, [sp, #56]	; 0x38
   6e6c4:	cmp	r3, #0
   6e6c8:	moveq	r4, #1
   6e6cc:	bne	6e74c <fputs@plt+0x5d65c>
   6e6d0:	ldr	r2, [sp, #44]	; 0x2c
   6e6d4:	mov	r0, r4
   6e6d8:	ldr	r3, [r7, #124]	; 0x7c
   6e6dc:	str	r2, [sl, #32]
   6e6e0:	ldr	r2, [sp, #48]	; 0x30
   6e6e4:	add	r3, r3, fp
   6e6e8:	str	r2, [sl, #36]	; 0x24
   6e6ec:	str	r3, [r7, #124]	; 0x7c
   6e6f0:	add	sp, sp, #628	; 0x274
   6e6f4:	vpop	{d8-d12}
   6e6f8:	ldrd	r4, [sp]
   6e6fc:	ldrd	r6, [sp, #8]
   6e700:	ldrd	r8, [sp, #16]
   6e704:	ldrd	sl, [sp, #24]
   6e708:	add	sp, sp, #32
   6e70c:	pop	{pc}		; (ldr pc, [sp], #4)
   6e710:	cmp	r3, #0
   6e714:	beq	72d54 <fputs@plt+0x61c64>
   6e718:	ldr	r2, [sp, #24]
   6e71c:	movw	r3, #3082	; 0xc0a
   6e720:	cmp	r2, r3
   6e724:	str	r2, [r7, #80]	; 0x50
   6e728:	beq	72cc8 <fputs@plt+0x61bd8>
   6e72c:	ldr	r3, [sp, #24]
   6e730:	and	r3, r3, #251	; 0xfb
   6e734:	cmp	r3, #10
   6e738:	bne	78658 <fputs@plt+0x67568>
   6e73c:	mov	r0, sl
   6e740:	bl	1a19c <fputs@plt+0x90ac>
   6e744:	ldr	r3, [r7, #44]	; 0x2c
   6e748:	b	6e69c <fputs@plt+0x5d5ac>
   6e74c:	sub	r1, r3, #1
   6e750:	mov	r0, sl
   6e754:	bl	22d4c <fputs@plt+0x11c5c>
   6e758:	mov	r4, #1
   6e75c:	b	6e6d0 <fputs@plt+0x5d5e0>
   6e760:	mov	r5, #0
   6e764:	mov	fp, r5
   6e768:	str	r5, [sp, #56]	; 0x38
   6e76c:	ldr	r3, [sl, #68]	; 0x44
   6e770:	bic	r3, r3, #-16777216	; 0xff000000
   6e774:	bic	r3, r3, #255	; 0xff
   6e778:	cmp	r3, #0
   6e77c:	bne	6e788 <fputs@plt+0x5d698>
   6e780:	mov	r0, sl
   6e784:	bl	1a178 <fputs@plt+0x9088>
   6e788:	ldr	r1, [pc, #-1164]	; 6e304 <fputs@plt+0x5d214>
   6e78c:	mov	r3, #7
   6e790:	mov	r0, r7
   6e794:	str	r3, [sp, #24]
   6e798:	add	r1, pc, r1
   6e79c:	bl	44bb8 <fputs@plt+0x33ac8>
   6e7a0:	ldr	r3, [r7, #44]	; 0x2c
   6e7a4:	b	6e67c <fputs@plt+0x5d58c>
   6e7a8:	ldr	r3, [sp, #80]	; 0x50
   6e7ac:	str	r3, [sp, #60]	; 0x3c
   6e7b0:	b	6df40 <fputs@plt+0x5ce50>
   6e7b4:	ldr	r3, [r8, #12]
   6e7b8:	ldr	r2, [sp, #36]	; 0x24
   6e7bc:	add	r3, r3, r3, lsl #2
   6e7c0:	add	r3, r2, r3, lsl #3
   6e7c4:	ldrh	r3, [r3, #8]
   6e7c8:	tst	r3, #1
   6e7cc:	addeq	r8, r8, #20
   6e7d0:	beq	6df80 <fputs@plt+0x5ce90>
   6e7d4:	ldr	r2, [sp, #40]	; 0x28
   6e7d8:	ldr	r3, [r8, #4]
   6e7dc:	ldr	r1, [sp, #72]	; 0x48
   6e7e0:	sub	r2, r8, r2
   6e7e4:	asr	r2, r2, #2
   6e7e8:	cmp	r3, #0
   6e7ec:	mul	r4, r1, r2
   6e7f0:	bne	77b30 <fputs@plt+0x66a40>
   6e7f4:	ldr	r3, [r7, #176]	; 0xb0
   6e7f8:	cmp	r3, #0
   6e7fc:	beq	77af0 <fputs@plt+0x66a00>
   6e800:	ldr	r2, [fp, #88]	; 0x58
   6e804:	mov	r0, r3
   6e808:	ldr	ip, [r7, #92]	; 0x5c
   6e80c:	ldr	r1, [r7, #184]	; 0xb8
   6e810:	ldr	lr, [r3, #4]
   6e814:	add	r3, r2, ip
   6e818:	sub	r1, r1, #1
   6e81c:	str	lr, [r7, #176]	; 0xb0
   6e820:	str	r1, [r7, #184]	; 0xb8
   6e824:	str	ip, [fp, #84]	; 0x54
   6e828:	str	r3, [fp, #88]	; 0x58
   6e82c:	bl	58300 <fputs@plt+0x47210>
   6e830:	ldr	r2, [fp, #32]
   6e834:	ldr	r3, [r8, #8]
   6e838:	str	r2, [sp, #44]	; 0x2c
   6e83c:	ldr	r2, [fp, #36]	; 0x24
   6e840:	cmp	r3, #4
   6e844:	str	r2, [sp, #48]	; 0x30
   6e848:	beq	73380 <fputs@plt+0x62290>
   6e84c:	ldr	r3, [r7, #4]
   6e850:	str	r3, [sp, #40]	; 0x28
   6e854:	ldr	r2, [r7, #8]
   6e858:	add	r3, r0, #1
   6e85c:	add	r3, r3, r3, lsl #2
   6e860:	str	r2, [sp, #36]	; 0x24
   6e864:	ldr	r2, [sp, #40]	; 0x28
   6e868:	add	r8, r2, r3, lsl #2
   6e86c:	b	6df80 <fputs@plt+0x5ce90>
   6e870:	ldr	r2, [r8, #4]
   6e874:	ldr	r1, [r8, #16]
   6e878:	ldr	r3, [r8, #12]
   6e87c:	add	r2, r2, r2, lsl #2
   6e880:	str	r1, [sp, #64]	; 0x40
   6e884:	ldr	r1, [sp, #36]	; 0x24
   6e888:	add	r3, r3, r3, lsl #2
   6e88c:	add	r2, r1, r2, lsl #3
   6e890:	add	r3, r1, r3, lsl #3
   6e894:	strd	r2, [sp, #132]	; 0x84
   6e898:	ldrh	r2, [r2, #8]
   6e89c:	tst	r2, #32
   6e8a0:	beq	74964 <fputs@plt+0x63874>
   6e8a4:	ldr	r3, [sp, #64]	; 0x40
   6e8a8:	cmp	r3, #0
   6e8ac:	ldr	r3, [sp, #132]	; 0x84
   6e8b0:	addeq	r6, r8, #20
   6e8b4:	ldr	r3, [r3]
   6e8b8:	str	r3, [sp, #104]	; 0x68
   6e8bc:	ldr	r3, [sp, #136]	; 0x88
   6e8c0:	ldrd	r4, [r3]
   6e8c4:	bne	747a0 <fputs@plt+0x636b0>
   6e8c8:	mov	r2, r4
   6e8cc:	mov	r3, r5
   6e8d0:	ldr	r0, [sp, #104]	; 0x68
   6e8d4:	mov	r8, r6
   6e8d8:	bl	2401c <fputs@plt+0x12f2c>
   6e8dc:	b	6df80 <fputs@plt+0x5ce90>
   6e8e0:	ldr	r3, [r8, #4]
   6e8e4:	ldr	r1, [sp, #36]	; 0x24
   6e8e8:	add	r3, r3, r3, lsl #2
   6e8ec:	add	r4, r1, r3, lsl #3
   6e8f0:	ldrh	r2, [r4, #8]
   6e8f4:	tst	r2, #32
   6e8f8:	beq	72f5c <fputs@plt+0x61e6c>
   6e8fc:	ldr	r6, [r1, r3, lsl #3]
   6e900:	ldrh	r3, [r6, #26]
   6e904:	ldr	r0, [r6, #8]
   6e908:	tst	r3, #2
   6e90c:	bne	6e920 <fputs@plt+0x5d830>
   6e910:	tst	r3, #1
   6e914:	beq	76a6c <fputs@plt+0x6597c>
   6e918:	orr	r3, r3, #2
   6e91c:	strh	r3, [r6, #26]
   6e920:	cmp	r0, #0
   6e924:	beq	72f58 <fputs@plt+0x61e68>
   6e928:	ldrd	r4, [r0]
   6e92c:	ldr	r3, [r0, #8]
   6e930:	cmp	r3, #0
   6e934:	str	r3, [r6, #8]
   6e938:	beq	76bdc <fputs@plt+0x65aec>
   6e93c:	ldr	r3, [r8, #12]
   6e940:	movw	r1, #9312	; 0x2460
   6e944:	ldr	r2, [sp, #36]	; 0x24
   6e948:	add	r3, r3, r3, lsl #2
   6e94c:	lsl	r3, r3, #3
   6e950:	add	r0, r2, r3
   6e954:	ldrh	r2, [r0, #8]
   6e958:	tst	r1, r2
   6e95c:	bne	769c4 <fputs@plt+0x658d4>
   6e960:	ldr	r1, [sp, #36]	; 0x24
   6e964:	mov	r2, #4
   6e968:	strd	r4, [r1, r3]
   6e96c:	strh	r2, [r0, #8]
   6e970:	b	6e28c <fputs@plt+0x5d19c>
   6e974:	ldr	r4, [r8, #4]
   6e978:	ldr	r1, [sp, #36]	; 0x24
   6e97c:	ldr	r3, [r8, #8]
   6e980:	add	r4, r4, r4, lsl #2
   6e984:	add	r4, r1, r4, lsl #3
   6e988:	ldrh	r2, [r4, #8]
   6e98c:	add	r3, r3, r3, lsl #2
   6e990:	add	r5, r1, r3, lsl #3
   6e994:	tst	r2, #32
   6e998:	bne	6e9b0 <fputs@plt+0x5d8c0>
   6e99c:	mov	r0, r4
   6e9a0:	bl	23e9c <fputs@plt+0x12dac>
   6e9a4:	ldrh	r3, [r4, #8]
   6e9a8:	tst	r3, #32
   6e9ac:	beq	70ce0 <fputs@plt+0x5fbf0>
   6e9b0:	ldr	r0, [r4]
   6e9b4:	add	r8, r8, #20
   6e9b8:	ldrd	r2, [r5]
   6e9bc:	bl	2401c <fputs@plt+0x12f2c>
   6e9c0:	b	6df80 <fputs@plt+0x5ce90>
   6e9c4:	ldrb	r0, [r8, #3]
   6e9c8:	mov	r1, #0
   6e9cc:	add	r6, sp, #440	; 0x1b8
   6e9d0:	mov	r3, #51712	; 0xca00
   6e9d4:	movt	r3, #15258	; 0x3b9a
   6e9d8:	ldr	r2, [fp, #16]
   6e9dc:	ldr	lr, [sp, #36]	; 0x24
   6e9e0:	ldr	ip, [r8, #12]
   6e9e4:	add	r2, r2, r0, lsl #4
   6e9e8:	ldr	sl, [r8, #4]
   6e9ec:	ldr	r2, [r2, #4]
   6e9f0:	ldr	r0, [r8, #8]
   6e9f4:	add	sl, sl, sl, lsl #2
   6e9f8:	ldr	r5, [r2]
   6e9fc:	add	sl, lr, sl, lsl #3
   6ea00:	ldr	r4, [r2, #4]
   6ea04:	str	r0, [sp, #104]	; 0x68
   6ea08:	add	r0, ip, ip, lsl #2
   6ea0c:	ldr	ip, [lr, r0, lsl #3]
   6ea10:	add	r0, lr, r0, lsl #3
   6ea14:	ldr	lr, [r4]
   6ea18:	str	r0, [sp, #132]	; 0x84
   6ea1c:	ldr	r2, [r4, #4]
   6ea20:	ldr	r0, [r8, #16]
   6ea24:	ldr	r2, [r2, #24]
   6ea28:	str	r5, [r4, #4]
   6ea2c:	str	r0, [sp, #136]	; 0x88
   6ea30:	ldr	r0, [r4, #44]	; 0x2c
   6ea34:	str	r2, [sp, #160]	; 0xa0
   6ea38:	mov	r2, #100	; 0x64
   6ea3c:	str	lr, [sp, #372]	; 0x174
   6ea40:	add	lr, sp, #368	; 0x170
   6ea44:	str	ip, [sp, #384]	; 0x180
   6ea48:	mov	ip, #256	; 0x100
   6ea4c:	cmp	r0, r1
   6ea50:	str	lr, [sp, #64]	; 0x40
   6ea54:	str	r4, [sp, #368]	; 0x170
   6ea58:	str	r1, [sp, #376]	; 0x178
   6ea5c:	str	r0, [sp, #380]	; 0x17c
   6ea60:	str	r1, [sp, #388]	; 0x184
   6ea64:	str	r1, [sp, #392]	; 0x188
   6ea68:	str	r1, [sp, #396]	; 0x18c
   6ea6c:	str	r1, [sp, #400]	; 0x190
   6ea70:	str	r1, [sp, #404]	; 0x194
   6ea74:	str	r1, [sp, #408]	; 0x198
   6ea78:	str	r6, [sp, #412]	; 0x19c
   6ea7c:	str	r6, [sp, #416]	; 0x1a0
   6ea80:	str	r1, [sp, #420]	; 0x1a4
   6ea84:	str	r2, [sp, #424]	; 0x1a8
   6ea88:	str	r3, [sp, #428]	; 0x1ac
   6ea8c:	str	r1, [sp, #436]	; 0x1b4
   6ea90:	strh	ip, [lr, #64]	; 0x40
   6ea94:	beq	72d9c <fputs@plt+0x61cac>
   6ea98:	lsr	r0, r0, #3
   6ea9c:	add	r0, r0, #1
   6eaa0:	bl	2601c <fputs@plt+0x14f2c>
   6eaa4:	cmp	r0, #0
   6eaa8:	str	r0, [sp, #376]	; 0x178
   6eaac:	beq	72d90 <fputs@plt+0x61ca0>
   6eab0:	ldr	r0, [r4, #32]
   6eab4:	bl	27004 <fputs@plt+0x15f14>
   6eab8:	cmp	r0, #0
   6eabc:	str	r0, [sp, #436]	; 0x1b4
   6eac0:	moveq	r3, #1
   6eac4:	streq	r3, [sp, #392]	; 0x188
   6eac8:	beq	72d9c <fputs@plt+0x61cac>
   6eacc:	ldr	r3, [pc, #-1996]	; 6e308 <fputs@plt+0x5d218>
   6ead0:	ldr	r1, [r4, #32]
   6ead4:	ldr	r2, [sp, #380]	; 0x17c
   6ead8:	add	r3, pc, r3
   6eadc:	ldr	r3, [r3, #272]	; 0x110
   6eae0:	udiv	r3, r3, r1
   6eae4:	add	r3, r3, #1
   6eae8:	cmp	r3, r2
   6eaec:	bhi	6eb08 <fputs@plt+0x5da18>
   6eaf0:	ldr	r1, [sp, #376]	; 0x178
   6eaf4:	and	r0, r3, #7
   6eaf8:	mov	ip, #1
   6eafc:	ldrb	r2, [r1, r3, lsr #3]
   6eb00:	orr	r2, r2, ip, lsl r0
   6eb04:	strb	r2, [r1, r3, lsr #3]
   6eb08:	ldr	r2, [r4, #12]
   6eb0c:	mov	r1, #1
   6eb10:	mov	r5, #0
   6eb14:	ldr	r3, [pc, #-2064]	; 6e30c <fputs@plt+0x5d21c>
   6eb18:	ldr	r0, [sp, #64]	; 0x40
   6eb1c:	ldr	ip, [r2, #56]	; 0x38
   6eb20:	add	r3, pc, r3
   6eb24:	str	r3, [sp, #396]	; 0x18c
   6eb28:	ldr	r2, [ip, #32]
   6eb2c:	ldr	r3, [ip, #36]	; 0x24
   6eb30:	rev	r2, r2
   6eb34:	rev	r3, r3
   6eb38:	bl	4d07c <fputs@plt+0x3bf8c>
   6eb3c:	ldr	r3, [r4, #4]
   6eb40:	ldr	r1, [sp, #104]	; 0x68
   6eb44:	ldr	r2, [r3, #24]
   6eb48:	str	r5, [sp, #396]	; 0x18c
   6eb4c:	cmp	r1, r5
   6eb50:	bic	r2, r2, #268435456	; 0x10000000
   6eb54:	str	r2, [r3, #24]
   6eb58:	ble	75354 <fputs@plt+0x64264>
   6eb5c:	ldr	r2, [sp, #384]	; 0x180
   6eb60:	cmp	r2, r5
   6eb64:	beq	75354 <fputs@plt+0x64264>
   6eb68:	ldr	r3, [sp, #136]	; 0x88
   6eb6c:	str	r9, [sp, #136]	; 0x88
   6eb70:	str	fp, [sp, #168]	; 0xa8
   6eb74:	str	r8, [sp, #176]	; 0xb0
   6eb78:	str	sl, [sp, #192]	; 0xc0
   6eb7c:	sub	r6, r3, #4
   6eb80:	add	r3, sp, #336	; 0x150
   6eb84:	ldr	sl, [sp, #64]	; 0x40
   6eb88:	mov	fp, r3
   6eb8c:	b	6ebc4 <fputs@plt+0x5dad4>
   6eb90:	mvn	r8, #0
   6eb94:	mvn	r9, #-2147483648	; 0x80000000
   6eb98:	mov	r2, fp
   6eb9c:	mov	r0, sl
   6eba0:	strd	r8, [sp]
   6eba4:	bl	4d88c <fputs@plt+0x3c79c>
   6eba8:	ldr	r3, [sp, #104]	; 0x68
   6ebac:	add	r5, r5, #1
   6ebb0:	cmp	r3, r5
   6ebb4:	beq	75340 <fputs@plt+0x64250>
   6ebb8:	ldr	r3, [sp, #384]	; 0x180
   6ebbc:	cmp	r3, #0
   6ebc0:	beq	75340 <fputs@plt+0x64250>
   6ebc4:	ldr	r1, [r6, #4]!
   6ebc8:	cmp	r1, #0
   6ebcc:	beq	6eba8 <fputs@plt+0x5dab8>
   6ebd0:	ldrb	r3, [r4, #17]
   6ebd4:	cmp	r3, #0
   6ebd8:	cmpne	r1, #1
   6ebdc:	ble	6eb90 <fputs@plt+0x5daa0>
   6ebe0:	mov	r3, #0
   6ebe4:	mov	r2, #1
   6ebe8:	mov	r0, sl
   6ebec:	bl	4cfc8 <fputs@plt+0x3bed8>
   6ebf0:	ldr	r1, [r6]
   6ebf4:	b	6eb90 <fputs@plt+0x5daa0>
   6ebf8:	ldr	r3, [r8, #4]
   6ebfc:	ldr	r2, [sp, #36]	; 0x24
   6ec00:	add	r3, r3, r3, lsl #2
   6ec04:	add	r3, r2, r3, lsl #3
   6ec08:	ldrh	r3, [r3, #8]
   6ec0c:	tst	r3, #1
   6ec10:	addne	r8, r8, #20
   6ec14:	bne	6df80 <fputs@plt+0x5ce90>
   6ec18:	b	6ed20 <fputs@plt+0x5dc30>
   6ec1c:	ldr	r3, [r8, #4]
   6ec20:	add	r8, r8, #20
   6ec24:	cmp	r3, #0
   6ec28:	beq	75770 <fputs@plt+0x64680>
   6ec2c:	ldrb	r3, [r7, #87]	; 0x57
   6ec30:	orr	r3, r3, #1
   6ec34:	strb	r3, [r7, #87]	; 0x57
   6ec38:	b	6df80 <fputs@plt+0x5ce90>
   6ec3c:	ldr	r3, [r8, #4]
   6ec40:	mov	r1, #128	; 0x80
   6ec44:	ldr	r0, [sp, #36]	; 0x24
   6ec48:	add	r3, r3, r3, lsl #2
   6ec4c:	ldr	r2, [r0, r3, lsl #3]
   6ec50:	add	r3, r0, r3, lsl #3
   6ec54:	ldr	r0, [sp, #40]	; 0x28
   6ec58:	add	r2, r2, r2, lsl #2
   6ec5c:	add	r2, r0, r2, lsl #2
   6ec60:	ldr	r2, [r2, #8]
   6ec64:	strh	r1, [r3, #8]
   6ec68:	add	r2, r2, r2, lsl #2
   6ec6c:	add	r8, r0, r2, lsl #2
   6ec70:	b	6df80 <fputs@plt+0x5ce90>
   6ec74:	ldrd	r2, [r8, #4]
   6ec78:	mov	ip, #4
   6ec7c:	ldr	r1, [r8, #12]
   6ec80:	ldr	lr, [sp, #36]	; 0x24
   6ec84:	add	r2, r2, r2, lsl #2
   6ec88:	cmp	r3, #0
   6ec8c:	addeq	r8, r8, #20
   6ec90:	sub	r1, r1, #1
   6ec94:	lsl	r2, r2, #3
   6ec98:	mov	r0, r1
   6ec9c:	asr	r1, r1, #31
   6eca0:	strd	r0, [lr, r2]
   6eca4:	add	r2, lr, r2
   6eca8:	strh	ip, [r2, #8]
   6ecac:	beq	6df80 <fputs@plt+0x5ce90>
   6ecb0:	b	6e388 <fputs@plt+0x5d298>
   6ecb4:	ldr	r3, [r8, #4]
   6ecb8:	mov	r1, #128	; 0x80
   6ecbc:	ldr	r0, [sp, #36]	; 0x24
   6ecc0:	add	r3, r3, r3, lsl #2
   6ecc4:	ldr	r2, [r0, r3, lsl #3]
   6ecc8:	add	r3, r0, r3, lsl #3
   6eccc:	strh	r1, [r3, #8]
   6ecd0:	add	r3, r2, #1
   6ecd4:	ldr	r2, [sp, #40]	; 0x28
   6ecd8:	add	r3, r3, r3, lsl #2
   6ecdc:	add	r8, r2, r3, lsl #2
   6ece0:	b	6df80 <fputs@plt+0x5ce90>
   6ece4:	ldr	r3, [r8, #4]
   6ece8:	mov	ip, #4
   6ecec:	ldr	r2, [sp, #40]	; 0x28
   6ecf0:	ldr	lr, [sp, #36]	; 0x24
   6ecf4:	add	r3, r3, r3, lsl #2
   6ecf8:	ldr	r1, [sp, #72]	; 0x48
   6ecfc:	sub	r2, r8, r2
   6ed00:	lsl	r3, r3, #3
   6ed04:	asr	r2, r2, #2
   6ed08:	mul	r2, r1, r2
   6ed0c:	asr	r1, r2, #31
   6ed10:	mov	r0, r2
   6ed14:	add	r2, lr, r3
   6ed18:	strh	ip, [r2, #8]
   6ed1c:	strd	r0, [lr, r3]
   6ed20:	ldr	r3, [r8, #8]
   6ed24:	b	6e388 <fputs@plt+0x5d298>
   6ed28:	ldr	r3, [r8, #16]
   6ed2c:	ldr	r4, [r3, #8]
   6ed30:	cmp	r4, #0
   6ed34:	beq	7713c <fputs@plt+0x6604c>
   6ed38:	ldr	r3, [r4]
   6ed3c:	cmp	r3, #0
   6ed40:	beq	7713c <fputs@plt+0x6604c>
   6ed44:	ldr	r5, [r3, #52]	; 0x34
   6ed48:	cmp	r5, #0
   6ed4c:	bne	73648 <fputs@plt+0x62558>
   6ed50:	add	r8, r8, #20
   6ed54:	b	6df80 <fputs@plt+0x5ce90>
   6ed58:	ldr	r1, [r8, #4]
   6ed5c:	ldr	r3, [r8, #12]
   6ed60:	ldr	r2, [r7, #56]	; 0x38
   6ed64:	ldr	ip, [r7, #12]
   6ed68:	add	r3, r3, r3, lsl #2
   6ed6c:	ldr	r0, [r2, r1, lsl #2]
   6ed70:	ldr	r1, [sp, #36]	; 0x24
   6ed74:	ldr	r4, [r0, #16]
   6ed78:	str	r0, [sp, #64]	; 0x40
   6ed7c:	add	r2, r1, r3, lsl #3
   6ed80:	ldr	r1, [r1, r3, lsl #3]
   6ed84:	ldr	r3, [r2, #40]	; 0x28
   6ed88:	ldr	r5, [r4]
   6ed8c:	cmp	r3, #0
   6ed90:	addgt	r0, ip, r3, lsl #2
   6ed94:	addgt	r2, r2, #80	; 0x50
   6ed98:	movgt	lr, ip
   6ed9c:	ldr	r6, [r5]
   6eda0:	ble	6edb4 <fputs@plt+0x5dcc4>
   6eda4:	str	r2, [lr], #4
   6eda8:	cmp	r0, lr
   6edac:	add	r2, r2, #40	; 0x28
   6edb0:	bne	6eda4 <fputs@plt+0x5dcb4>
   6edb4:	mov	r0, r4
   6edb8:	ldr	r2, [r8, #16]
   6edbc:	str	ip, [sp]
   6edc0:	ldr	sl, [r6, #32]
   6edc4:	blx	sl
   6edc8:	ldr	r3, [r5, #8]
   6edcc:	mov	sl, r0
   6edd0:	cmp	r3, #0
   6edd4:	beq	6ede8 <fputs@plt+0x5dcf8>
   6edd8:	add	r2, r5, #8
   6eddc:	add	r1, r7, #44	; 0x2c
   6ede0:	mov	r0, r7
   6ede4:	bl	24d88 <fputs@plt+0x13c98>
   6ede8:	cmp	sl, #0
   6edec:	bne	77918 <fputs@plt+0x66828>
   6edf0:	mov	r0, r4
   6edf4:	ldr	r3, [r6, #40]	; 0x28
   6edf8:	blx	r3
   6edfc:	subs	r3, r0, #0
   6ee00:	addeq	r8, r8, #20
   6ee04:	str	r3, [sp, #24]
   6ee08:	ldr	r3, [sp, #64]	; 0x40
   6ee0c:	strb	sl, [r3, #2]
   6ee10:	beq	6df80 <fputs@plt+0x5ce90>
   6ee14:	ldr	r3, [r8, #8]
   6ee18:	str	sl, [sp, #24]
   6ee1c:	b	6e388 <fputs@plt+0x5d298>
   6ee20:	ldrb	r3, [fp, #67]	; 0x43
   6ee24:	cmp	r3, #0
   6ee28:	beq	75db8 <fputs@plt+0x64cc8>
   6ee2c:	ldr	r3, [fp, #152]	; 0x98
   6ee30:	cmp	r3, #1
   6ee34:	bgt	75880 <fputs@plt+0x64790>
   6ee38:	ldr	r3, [fp, #16]
   6ee3c:	mov	r2, #0
   6ee40:	ldrb	r1, [fp, #68]	; 0x44
   6ee44:	ldr	r0, [fp, #24]
   6ee48:	ldr	ip, [r3, #4]
   6ee4c:	cmp	r1, #2
   6ee50:	ldr	r6, [fp, #20]
   6ee54:	bic	r3, r0, #655360	; 0xa0000
   6ee58:	orr	r3, r3, #2097152	; 0x200000
   6ee5c:	ldr	r1, [fp, #84]	; 0x54
   6ee60:	orr	r3, r3, #10240	; 0x2800
   6ee64:	str	ip, [sp, #64]	; 0x40
   6ee68:	str	r3, [fp, #24]
   6ee6c:	ldr	r3, [ip, #4]
   6ee70:	strd	r0, [sp, #132]	; 0x84
   6ee74:	ldr	r1, [fp, #180]	; 0xb4
   6ee78:	ldr	r3, [r3]
   6ee7c:	str	r2, [fp, #180]	; 0xb4
   6ee80:	ldr	r2, [fp, #88]	; 0x58
   6ee84:	ldrb	r3, [r3, #16]
   6ee88:	str	r2, [sp, #160]	; 0xa0
   6ee8c:	str	r1, [sp, #168]	; 0xa8
   6ee90:	mov	r5, r3
   6ee94:	beq	73cb8 <fputs@plt+0x62bc8>
   6ee98:	ldr	r2, [pc, #-2960]	; 6e310 <fputs@plt+0x5d220>
   6ee9c:	add	r2, pc, r2
   6eea0:	add	r4, r7, #44	; 0x2c
   6eea4:	mov	r0, fp
   6eea8:	mov	r1, r4
   6eeac:	bl	926c0 <fputs@plt+0x815d0>
   6eeb0:	ldr	r3, [fp, #20]
   6eeb4:	str	r0, [sp, #24]
   6eeb8:	cmp	r6, r3
   6eebc:	bge	74f00 <fputs@plt+0x63e10>
   6eec0:	ldr	r2, [fp, #16]
   6eec4:	sub	r3, r3, #-268435455	; 0xf0000001
   6eec8:	cmp	r0, #0
   6eecc:	add	r1, r2, r3, lsl #4
   6eed0:	str	r1, [sp, #104]	; 0x68
   6eed4:	beq	74f18 <fputs@plt+0x63e28>
   6eed8:	mvn	r2, #0
   6eedc:	ldr	r0, [sp, #64]	; 0x40
   6eee0:	mov	r1, r2
   6eee4:	ldr	r3, [sp, #132]	; 0x84
   6eee8:	ldr	ip, [sp, #160]	; 0xa0
   6eeec:	str	r3, [fp, #24]
   6eef0:	ldr	r3, [sp, #136]	; 0x88
   6eef4:	str	ip, [fp, #88]	; 0x58
   6eef8:	ldr	ip, [sp, #168]	; 0xa8
   6eefc:	str	r3, [fp, #84]	; 0x54
   6ef00:	mov	r3, #1
   6ef04:	str	ip, [fp, #180]	; 0xb4
   6ef08:	bl	27530 <fputs@plt+0x16440>
   6ef0c:	ldr	r2, [sp, #104]	; 0x68
   6ef10:	mov	r3, #1
   6ef14:	strb	r3, [fp, #67]	; 0x43
   6ef18:	cmp	r2, #0
   6ef1c:	beq	78520 <fputs@plt+0x67430>
   6ef20:	ldr	r4, [sp, #104]	; 0x68
   6ef24:	ldr	r0, [r4, #4]
   6ef28:	bl	57a3c <fputs@plt+0x4694c>
   6ef2c:	mov	r3, #0
   6ef30:	str	r3, [r4, #4]
   6ef34:	str	r3, [r4, #12]
   6ef38:	mov	r0, fp
   6ef3c:	bl	22cac <fputs@plt+0x11bbc>
   6ef40:	ldr	r3, [sp, #24]
   6ef44:	cmp	r3, #0
   6ef48:	bne	784f8 <fputs@plt+0x67408>
   6ef4c:	add	r8, r8, #20
   6ef50:	b	6df80 <fputs@plt+0x5ce90>
   6ef54:	ldr	r1, [r8, #8]
   6ef58:	movw	r2, #9312	; 0x2460
   6ef5c:	ldr	r3, [r7, #8]
   6ef60:	add	r1, r1, r1, lsl #2
   6ef64:	add	r6, r3, r1, lsl #3
   6ef68:	ldrh	r3, [r6, #8]
   6ef6c:	tst	r2, r3
   6ef70:	moveq	r3, #4
   6ef74:	strheq	r3, [r6, #8]
   6ef78:	bne	74994 <fputs@plt+0x638a4>
   6ef7c:	ldr	r2, [r8, #4]
   6ef80:	ldr	r3, [fp, #16]
   6ef84:	ldr	sl, [r8, #12]
   6ef88:	add	r3, r3, r2, lsl #4
   6ef8c:	ldr	r3, [r3, #4]
   6ef90:	cmn	sl, #1
   6ef94:	str	r3, [sp, #64]	; 0x40
   6ef98:	ldr	r3, [r3, #4]
   6ef9c:	ldr	r4, [r3]
   6efa0:	ldrb	r5, [r4, #5]
   6efa4:	ldrb	r3, [r4, #17]
   6efa8:	moveq	sl, r5
   6efac:	cmp	r3, #2
   6efb0:	movhi	sl, r5
   6efb4:	bhi	6efd8 <fputs@plt+0x5dee8>
   6efb8:	ldr	r3, [r4, #68]	; 0x44
   6efbc:	ldr	r3, [r3]
   6efc0:	cmp	r3, #0
   6efc4:	beq	6efd8 <fputs@plt+0x5dee8>
   6efc8:	ldrd	r2, [r4, #80]	; 0x50
   6efcc:	cmp	r2, #1
   6efd0:	sbcs	r3, r3, #0
   6efd4:	movge	sl, r5
   6efd8:	ldrb	r3, [r4, #16]
   6efdc:	cmp	r3, #0
   6efe0:	bne	7329c <fputs@plt+0x621ac>
   6efe4:	cmp	sl, #5
   6efe8:	beq	73848 <fputs@plt+0x62758>
   6efec:	cmp	sl, r5
   6eff0:	beq	6effc <fputs@plt+0x5df0c>
   6eff4:	cmp	r5, #5
   6eff8:	beq	738a0 <fputs@plt+0x627b0>
   6effc:	ldr	r3, [sp, #24]
   6f000:	cmp	r3, #0
   6f004:	moveq	r5, sl
   6f008:	mov	r1, r5
   6f00c:	mov	r0, r4
   6f010:	bl	4bd20 <fputs@plt+0x3ac30>
   6f014:	movw	r3, #2562	; 0xa02
   6f018:	cmp	r0, #6
   6f01c:	strh	r3, [r6, #8]
   6f020:	moveq	r3, #0
   6f024:	moveq	r0, r3
   6f028:	streq	r3, [r6, #16]
   6f02c:	beq	6f054 <fputs@plt+0x5df64>
   6f030:	ldr	r3, [pc, #-3364]	; 6e314 <fputs@plt+0x5d224>
   6f034:	add	r3, pc, r3
   6f038:	add	r3, r3, r0, lsl #2
   6f03c:	ldr	r0, [r3, #640]	; 0x280
   6f040:	cmp	r0, #0
   6f044:	str	r0, [r6, #16]
   6f048:	beq	6f054 <fputs@plt+0x5df64>
   6f04c:	bl	10f34 <strlen@plt>
   6f050:	bic	r0, r0, #-1073741824	; 0xc0000000
   6f054:	ldr	r2, [sp, #52]	; 0x34
   6f058:	mov	r3, #1
   6f05c:	strb	r3, [r6, #10]
   6f060:	str	r0, [r6, #12]
   6f064:	cmp	r2, r3
   6f068:	beq	6f078 <fputs@plt+0x5df88>
   6f06c:	mov	r0, r6
   6f070:	mov	r1, r2
   6f074:	bl	2d870 <fputs@plt+0x1c780>
   6f078:	ldr	r3, [sp, #24]
   6f07c:	cmp	r3, #0
   6f080:	bne	775e8 <fputs@plt+0x664f8>
   6f084:	add	r8, r8, #20
   6f088:	b	6df80 <fputs@plt+0x5ce90>
   6f08c:	mvn	r2, #0
   6f090:	mov	r3, #0
   6f094:	add	ip, sp, #448	; 0x1c0
   6f098:	add	r5, sp, #444	; 0x1bc
   6f09c:	mov	r0, fp
   6f0a0:	str	r3, [sp, #440]	; 0x1b8
   6f0a4:	mov	r3, r5
   6f0a8:	str	r2, [sp, #444]	; 0x1bc
   6f0ac:	str	r2, [sp, #448]	; 0x1c0
   6f0b0:	ldmib	r8, {r1, r2}
   6f0b4:	str	ip, [sp]
   6f0b8:	bl	5877c <fputs@plt+0x4768c>
   6f0bc:	subs	r3, r0, #0
   6f0c0:	str	r3, [sp, #24]
   6f0c4:	bne	73420 <fputs@plt+0x62330>
   6f0c8:	ldr	r2, [sp, #440]	; 0x1b8
   6f0cc:	add	sl, sp, #452	; 0x1c4
   6f0d0:	movw	r6, #9312	; 0x2460
   6f0d4:	ldr	r4, [r8, #12]
   6f0d8:	ldr	r3, [sp, #36]	; 0x24
   6f0dc:	add	r4, r4, r4, lsl #2
   6f0e0:	add	r4, r3, r4, lsl #3
   6f0e4:	ldrh	r1, [r4, #8]
   6f0e8:	asr	r3, r2, #31
   6f0ec:	tst	r6, r1
   6f0f0:	strdeq	r2, [r4]
   6f0f4:	moveq	r3, #4
   6f0f8:	strheq	r3, [r4, #8]
   6f0fc:	bne	72e6c <fputs@plt+0x61d7c>
   6f100:	cmp	sl, r5
   6f104:	beq	72e5c <fputs@plt+0x61d6c>
   6f108:	add	r4, r4, #40	; 0x28
   6f10c:	ldr	r2, [r5], #4
   6f110:	b	6f0e4 <fputs@plt+0x5dff4>
   6f114:	ldrb	r1, [r8, #3]
   6f118:	ldmib	r8, {r2, r4}
   6f11c:	ldr	r3, [r7, #56]	; 0x38
   6f120:	tst	r1, #1
   6f124:	ldr	r1, [sp, #36]	; 0x24
   6f128:	add	r4, r4, r4, lsl #2
   6f12c:	ldr	r5, [r3, r2, lsl #2]
   6f130:	add	r4, r1, r4, lsl #3
   6f134:	beq	6f144 <fputs@plt+0x5e054>
   6f138:	ldr	r3, [r7, #92]	; 0x5c
   6f13c:	add	r3, r3, #1
   6f140:	str	r3, [r7, #92]	; 0x5c
   6f144:	ldrh	r3, [r4, #8]
   6f148:	tst	r3, #16384	; 0x4000
   6f14c:	bne	74768 <fputs@plt+0x63678>
   6f150:	cmp	sl, #109	; 0x6d
   6f154:	ldr	r1, [r4, #16]
   6f158:	ldr	sl, [r5, #16]
   6f15c:	beq	75c28 <fputs@plt+0x64b38>
   6f160:	mov	r0, sl
   6f164:	ldrb	r3, [r8, #3]
   6f168:	ldr	lr, [pc, #-3672]	; 6e318 <fputs@plt+0x5d228>
   6f16c:	ldr	r2, [r4, #12]
   6f170:	mov	r4, #0
   6f174:	ands	ip, r3, #16
   6f178:	ldrne	ip, [r5, #28]
   6f17c:	add	lr, pc, lr
   6f180:	ldr	r6, [r8, #12]
   6f184:	asr	r3, r2, #31
   6f188:	str	lr, [sp]
   6f18c:	str	r4, [sp, #4]
   6f190:	str	r4, [sp, #8]
   6f194:	str	r6, [sp, #12]
   6f198:	str	ip, [sp, #16]
   6f19c:	bl	54db0 <fputs@plt+0x43cc0>
   6f1a0:	str	r0, [sp, #24]
   6f1a4:	str	r4, [r5, #56]	; 0x38
   6f1a8:	ldr	r3, [sp, #24]
   6f1ac:	cmp	r3, #0
   6f1b0:	bne	77d2c <fputs@plt+0x66c3c>
   6f1b4:	add	r8, r8, #20
   6f1b8:	b	6df80 <fputs@plt+0x5ce90>
   6f1bc:	ldr	r1, [r8, #4]
   6f1c0:	ldr	r2, [fp, #16]
   6f1c4:	ldr	r3, [r8, #12]
   6f1c8:	add	r2, r2, r1, lsl #4
   6f1cc:	ldr	r2, [r2, #4]
   6f1d0:	cmp	r3, #15
   6f1d4:	ldrd	r0, [r2]
   6f1d8:	str	r0, [r1, #4]
   6f1dc:	beq	7439c <fputs@plt+0x632ac>
   6f1e0:	ldr	r2, [r1, #12]
   6f1e4:	add	r3, r3, #9
   6f1e8:	ldr	r2, [r2, #56]	; 0x38
   6f1ec:	ldr	r2, [r2, r3, lsl #2]
   6f1f0:	rev	r4, r2
   6f1f4:	ldr	r3, [r8, #8]
   6f1f8:	movw	r2, #9312	; 0x2460
   6f1fc:	ldr	r0, [r7, #8]
   6f200:	add	r3, r3, r3, lsl #2
   6f204:	add	r0, r0, r3, lsl #3
   6f208:	ldrh	r3, [r0, #8]
   6f20c:	tst	r2, r3
   6f210:	moveq	r3, #4
   6f214:	strheq	r3, [r0, #8]
   6f218:	bne	74760 <fputs@plt+0x63670>
   6f21c:	asr	r5, r4, #31
   6f220:	add	r8, r8, #20
   6f224:	strd	r4, [r0]
   6f228:	b	6df80 <fputs@plt+0x5ce90>
   6f22c:	ldr	r2, [r8, #4]
   6f230:	ldr	r3, [r7, #56]	; 0x38
   6f234:	ldr	r3, [r3, r2, lsl #2]
   6f238:	ldr	r6, [r3, #16]
   6f23c:	ldr	r3, [r6, #52]	; 0x34
   6f240:	cmp	r3, #0
   6f244:	moveq	r4, #0
   6f248:	moveq	r5, #0
   6f24c:	beq	6f300 <fputs@plt+0x5e210>
   6f250:	mov	r0, r6
   6f254:	bl	4e3c4 <fputs@plt+0x3d2d4>
   6f258:	subs	r3, r0, #0
   6f25c:	str	r3, [sp, #24]
   6f260:	bne	777ac <fputs@plt+0x666bc>
   6f264:	ldr	sl, [sp, #24]
   6f268:	mov	r4, #0
   6f26c:	mov	r5, #0
   6f270:	ldrsb	r3, [r6, #68]	; 0x44
   6f274:	add	r0, r3, #30
   6f278:	ldr	r1, [r6, r0, lsl #2]
   6f27c:	ldrb	r2, [r1, #4]
   6f280:	ldrh	lr, [r1, #18]
   6f284:	cmp	r2, #0
   6f288:	beq	72c44 <fputs@plt+0x61b54>
   6f28c:	adds	r4, r4, lr
   6f290:	adc	r5, r5, #0
   6f294:	b	6f2e4 <fputs@plt+0x5e1f4>
   6f298:	ldrb	r2, [r6, #64]	; 0x40
   6f29c:	sub	r3, r3, #1
   6f2a0:	strh	sl, [r6, #34]	; 0x22
   6f2a4:	strb	r3, [r6, #68]	; 0x44
   6f2a8:	bic	r3, r2, #6
   6f2ac:	strb	r3, [r6, #64]	; 0x40
   6f2b0:	ldr	r3, [r6, r0, lsl #2]
   6f2b4:	ldr	r0, [r3, #72]	; 0x48
   6f2b8:	bl	4cd10 <fputs@plt+0x3bc20>
   6f2bc:	ldrsb	r3, [r6, #68]	; 0x44
   6f2c0:	add	r0, r3, #30
   6f2c4:	add	r2, r3, #40	; 0x28
   6f2c8:	ldr	r1, [r6, r0, lsl #2]
   6f2cc:	lsl	r2, r2, #1
   6f2d0:	ldrh	ip, [r6, r2]
   6f2d4:	add	r2, r6, r2
   6f2d8:	ldrh	lr, [r1, #18]
   6f2dc:	cmp	ip, lr
   6f2e0:	bcc	74cf4 <fputs@plt+0x63c04>
   6f2e4:	cmp	r3, #0
   6f2e8:	bne	6f298 <fputs@plt+0x5e1a8>
   6f2ec:	mov	r0, r6
   6f2f0:	bl	4e3c4 <fputs@plt+0x3d2d4>
   6f2f4:	subs	r3, r0, #0
   6f2f8:	str	r3, [sp, #24]
   6f2fc:	bne	7869c <fputs@plt+0x675ac>
   6f300:	ldr	r3, [r8, #8]
   6f304:	movw	r2, #9312	; 0x2460
   6f308:	ldr	r0, [r7, #8]
   6f30c:	add	r3, r3, r3, lsl #2
   6f310:	add	r0, r0, r3, lsl #3
   6f314:	ldrh	r3, [r0, #8]
   6f318:	tst	r2, r3
   6f31c:	moveq	r3, #4
   6f320:	strheq	r3, [r0, #8]
   6f324:	bne	74e24 <fputs@plt+0x63d34>
   6f328:	mov	r3, #0
   6f32c:	add	r8, r8, #20
   6f330:	strd	r4, [r0]
   6f334:	str	r3, [sp, #24]
   6f338:	b	6df80 <fputs@plt+0x5ce90>
   6f33c:	ldr	r5, [r8, #4]
   6f340:	ldr	r3, [r8, #8]
   6f344:	ldr	r1, [sp, #36]	; 0x24
   6f348:	add	r5, r5, r5, lsl #2
   6f34c:	ldr	r2, [r8, #12]
   6f350:	add	r3, r3, r3, lsl #2
   6f354:	ldr	r6, [r8, #16]
   6f358:	add	r5, r1, r5, lsl #3
   6f35c:	ldrb	r0, [r7, #88]	; 0x58
   6f360:	add	r2, r2, r2, lsl #2
   6f364:	add	r3, r5, r3, lsl #3
   6f368:	add	r2, r1, r2, lsl #3
   6f36c:	cmp	r6, #0
   6f370:	sub	r3, r3, #40	; 0x28
   6f374:	str	r2, [sp, #104]	; 0x68
   6f378:	str	r3, [sp, #132]	; 0x84
   6f37c:	str	r0, [sp, #136]	; 0x88
   6f380:	bne	735ec <fputs@plt+0x624fc>
   6f384:	mov	r0, #0
   6f388:	mov	r1, #0
   6f38c:	str	r9, [sp, #160]	; 0xa0
   6f390:	mov	r6, #0
   6f394:	mov	sl, r0
   6f398:	str	fp, [sp, #168]	; 0xa8
   6f39c:	mov	r9, r1
   6f3a0:	mov	fp, r1
   6f3a4:	str	r7, [sp, #176]	; 0xb0
   6f3a8:	str	r8, [sp, #192]	; 0xc0
   6f3ac:	mov	r8, r0
   6f3b0:	ldr	r4, [sp, #132]	; 0x84
   6f3b4:	b	6f3d4 <fputs@plt+0x5e2e4>
   6f3b8:	adds	r8, r8, r3
   6f3bc:	adc	r9, r9, #0
   6f3c0:	mov	r0, #1
   6f3c4:	sub	r4, r4, #40	; 0x28
   6f3c8:	add	r6, r6, r0
   6f3cc:	cmp	r5, r4
   6f3d0:	bhi	6f4c0 <fputs@plt+0x5e3d0>
   6f3d4:	ldrh	r2, [r4, #8]
   6f3d8:	ands	lr, r2, #1
   6f3dc:	and	ip, r2, #16384	; 0x4000
   6f3e0:	bne	72b2c <fputs@plt+0x61a3c>
   6f3e4:	tst	r2, #4
   6f3e8:	beq	72b38 <fputs@plt+0x61a48>
   6f3ec:	ldrd	r2, [r4]
   6f3f0:	cmp	r2, #0
   6f3f4:	sbcs	r1, r3, #0
   6f3f8:	blt	72b98 <fputs@plt+0x61aa8>
   6f3fc:	cmp	r2, #128	; 0x80
   6f400:	mov	r0, r2
   6f404:	sbcs	r1, r3, #0
   6f408:	mov	r1, r3
   6f40c:	bge	72bb8 <fputs@plt+0x61ac8>
   6f410:	and	r1, r2, #1
   6f414:	str	r1, [sp, #96]	; 0x60
   6f418:	str	lr, [sp, #100]	; 0x64
   6f41c:	ldrd	r0, [sp, #96]	; 0x60
   6f420:	cmp	r1, r3
   6f424:	cmpeq	r0, r2
   6f428:	ldr	r0, [sp, #136]	; 0x88
   6f42c:	moveq	r1, #1
   6f430:	movne	r1, #0
   6f434:	cmp	r0, #3
   6f438:	movls	r1, #0
   6f43c:	andhi	r1, r1, #1
   6f440:	cmp	r1, #0
   6f444:	bne	72ff0 <fputs@plt+0x61f00>
   6f448:	mov	r3, #1
   6f44c:	mov	r7, r3
   6f450:	cmp	ip, #0
   6f454:	str	r7, [r4, #28]
   6f458:	beq	6f3b8 <fputs@plt+0x5e2c8>
   6f45c:	orrs	r2, r8, r9
   6f460:	bne	72b6c <fputs@plt+0x61a7c>
   6f464:	ldr	r2, [r4]
   6f468:	adds	sl, sl, r2
   6f46c:	sub	r3, r3, r2
   6f470:	adc	fp, fp, r2, asr #31
   6f474:	adds	r8, r8, r3
   6f478:	mov	r0, #1
   6f47c:	adc	r9, r9, #0
   6f480:	cmp	r7, #127	; 0x7f
   6f484:	bls	6f3c4 <fputs@plt+0x5e2d4>
   6f488:	lsr	r2, r7, #7
   6f48c:	mov	r3, #0
   6f490:	lsr	r1, r2, #7
   6f494:	add	r0, r0, #1
   6f498:	lsr	ip, r3, #7
   6f49c:	orr	r1, r1, r3, lsl #25
   6f4a0:	mov	r3, ip
   6f4a4:	mov	r2, r1
   6f4a8:	orrs	r1, r2, r3
   6f4ac:	bne	6f490 <fputs@plt+0x5e3a0>
   6f4b0:	sub	r4, r4, #40	; 0x28
   6f4b4:	add	r6, r6, r0
   6f4b8:	cmp	r5, r4
   6f4bc:	bls	6f3d4 <fputs@plt+0x5e2e4>
   6f4c0:	cmp	r6, #126	; 0x7e
   6f4c4:	strd	r8, [sp, #64]	; 0x40
   6f4c8:	addle	r3, r6, #1
   6f4cc:	strd	sl, [sp, #136]	; 0x88
   6f4d0:	ldr	r9, [sp, #160]	; 0xa0
   6f4d4:	ldr	fp, [sp, #168]	; 0xa8
   6f4d8:	ldr	r7, [sp, #176]	; 0xb0
   6f4dc:	ldr	r8, [sp, #192]	; 0xc0
   6f4e0:	bgt	757c4 <fputs@plt+0x646d4>
   6f4e4:	mov	r2, r3
   6f4e8:	mov	r6, r3
   6f4ec:	asr	r3, r3, #31
   6f4f0:	strd	r2, [sp, #160]	; 0xa0
   6f4f4:	ldr	r3, [sp, #64]	; 0x40
   6f4f8:	ldrd	r0, [sp, #160]	; 0xa0
   6f4fc:	ldr	r2, [fp, #92]	; 0x5c
   6f500:	adds	ip, r3, r0
   6f504:	ldr	r3, [sp, #68]	; 0x44
   6f508:	str	ip, [sp, #168]	; 0xa8
   6f50c:	adc	r3, r3, r1
   6f510:	ldrd	r0, [sp, #136]	; 0x88
   6f514:	adds	lr, ip, r0
   6f518:	adc	r3, r3, r1
   6f51c:	str	lr, [sp, #144]	; 0x90
   6f520:	str	r3, [sp, #148]	; 0x94
   6f524:	asr	r3, r2, #31
   6f528:	ldrd	r0, [sp, #144]	; 0x90
   6f52c:	cmp	r2, r0
   6f530:	sbcs	r3, r3, r1
   6f534:	blt	73340 <fputs@plt+0x62250>
   6f538:	ldr	r3, [sp, #104]	; 0x68
   6f53c:	ldr	r3, [r3, #24]
   6f540:	cmp	ip, r3
   6f544:	bgt	75f24 <fputs@plt+0x64e34>
   6f548:	ldr	r2, [sp, #104]	; 0x68
   6f54c:	ldrh	r3, [r2, #8]
   6f550:	ldr	sl, [r2, #20]
   6f554:	and	r3, r3, #13
   6f558:	strh	r3, [r2, #8]
   6f55c:	str	sl, [r2, #16]
   6f560:	cmp	r6, #127	; 0x7f
   6f564:	movle	r4, #1
   6f568:	strble	r6, [sl]
   6f56c:	ble	6f580 <fputs@plt+0x5e490>
   6f570:	mov	r0, sl
   6f574:	ldrd	r2, [sp, #160]	; 0xa0
   6f578:	bl	1a1d8 <fputs@plt+0x90e8>
   6f57c:	uxtb	r4, r0
   6f580:	ldr	r3, [pc, #4044]	; 70554 <fputs@plt+0x5f464>
   6f584:	str	r9, [sp, #64]	; 0x40
   6f588:	str	r7, [sp, #160]	; 0xa0
   6f58c:	ldr	r9, [sp, #132]	; 0x84
   6f590:	str	r8, [sp, #132]	; 0x84
   6f594:	add	r3, pc, r3
   6f598:	mov	r7, r3
   6f59c:	b	6f5b4 <fputs@plt+0x5e4c4>
   6f5a0:	cmp	r2, #11
   6f5a4:	bhi	72f38 <fputs@plt+0x61e48>
   6f5a8:	add	r5, r5, #40	; 0x28
   6f5ac:	cmp	r9, r5
   6f5b0:	bcc	6f62c <fputs@plt+0x5e53c>
   6f5b4:	ldr	r2, [r5, #28]
   6f5b8:	add	r0, sl, r4
   6f5bc:	add	r8, sl, r6
   6f5c0:	cmp	r2, #127	; 0x7f
   6f5c4:	bhi	72f2c <fputs@plt+0x61e3c>
   6f5c8:	sub	r3, r2, #1
   6f5cc:	strb	r2, [sl, r4]
   6f5d0:	add	r4, r4, #1
   6f5d4:	cmp	r3, #6
   6f5d8:	bhi	6f5a0 <fputs@plt+0x5e4b0>
   6f5dc:	cmp	r2, #7
   6f5e0:	add	r2, r7, r2
   6f5e4:	ldrb	lr, [r2, #2836]	; 0xb14
   6f5e8:	ldreq	r3, [r5]
   6f5ec:	ldreq	r0, [r5, #4]
   6f5f0:	add	r2, r8, lr
   6f5f4:	ldrne	r3, [r5]
   6f5f8:	ldrne	r0, [r5, #4]
   6f5fc:	str	r3, [sp, #440]	; 0x1b8
   6f600:	str	r0, [sp, #444]	; 0x1bc
   6f604:	lsr	r1, r3, #8
   6f608:	strb	r3, [r2, #-1]!
   6f60c:	cmp	r8, r2
   6f610:	orr	r3, r1, r0, lsl #24
   6f614:	lsr	r0, r0, #8
   6f618:	bne	6f604 <fputs@plt+0x5e514>
   6f61c:	add	r5, r5, #40	; 0x28
   6f620:	add	r6, lr, r6
   6f624:	cmp	r9, r5
   6f628:	bcs	6f5b4 <fputs@plt+0x5e4c4>
   6f62c:	mov	r3, #16
   6f630:	ldr	r9, [sp, #64]	; 0x40
   6f634:	ldrd	r0, [sp, #136]	; 0x88
   6f638:	ldr	ip, [sp, #168]	; 0xa8
   6f63c:	ldr	r8, [sp, #132]	; 0x84
   6f640:	orrs	r2, r0, r1
   6f644:	ldr	r2, [sp, #104]	; 0x68
   6f648:	ldr	r7, [sp, #160]	; 0xa0
   6f64c:	strh	r3, [r2, #8]
   6f650:	str	ip, [r2, #12]
   6f654:	beq	6f664 <fputs@plt+0x5e574>
   6f658:	movw	r3, #16400	; 0x4010
   6f65c:	str	r0, [r2]
   6f660:	strh	r3, [r2, #8]
   6f664:	ldr	r2, [sp, #104]	; 0x68
   6f668:	mov	r3, #1
   6f66c:	add	r8, r8, #20
   6f670:	strb	r3, [r2, #10]
   6f674:	b	6df80 <fputs@plt+0x5ce90>
   6f678:	ldr	r4, [r8, #4]
   6f67c:	add	r8, r8, #20
   6f680:	ldr	r5, [r8, #-4]
   6f684:	ldr	r3, [sp, #36]	; 0x24
   6f688:	add	r4, r4, r4, lsl #2
   6f68c:	ldrb	r1, [r5], #1
   6f690:	add	r4, r3, r4, lsl #3
   6f694:	cmp	r1, #0
   6f698:	beq	6df80 <fputs@plt+0x5ce90>
   6f69c:	ldr	r6, [sp, #52]	; 0x34
   6f6a0:	mov	r0, r4
   6f6a4:	mov	r2, r6
   6f6a8:	bl	35394 <fputs@plt+0x242a4>
   6f6ac:	ldrb	r1, [r5], #1
   6f6b0:	add	r4, r4, #40	; 0x28
   6f6b4:	cmp	r1, #0
   6f6b8:	bne	6f6a0 <fputs@plt+0x5e5b0>
   6f6bc:	b	6df80 <fputs@plt+0x5ce90>
   6f6c0:	ldr	r2, [r8, #4]
   6f6c4:	ldr	r3, [r7, #56]	; 0x38
   6f6c8:	ldr	r1, [r8, #8]
   6f6cc:	ldr	sl, [r3, r2, lsl #2]
   6f6d0:	str	r1, [sp, #104]	; 0x68
   6f6d4:	ldrb	r3, [sl]
   6f6d8:	cmp	r3, #0
   6f6dc:	beq	732ac <fputs@plt+0x621bc>
   6f6e0:	ldr	r3, [r8, #12]
   6f6e4:	ldr	r2, [sl, #16]
   6f6e8:	str	r2, [sp, #136]	; 0x88
   6f6ec:	ldr	r2, [sl, #76]	; 0x4c
   6f6f0:	add	r3, r3, r3, lsl #2
   6f6f4:	str	r2, [sp, #132]	; 0x84
   6f6f8:	ldr	r2, [sp, #36]	; 0x24
   6f6fc:	add	r3, r2, r3, lsl #3
   6f700:	str	r3, [sp, #64]	; 0x40
   6f704:	ldr	r3, [sl, #56]	; 0x38
   6f708:	ldr	r2, [r7, #72]	; 0x48
   6f70c:	cmp	r3, r2
   6f710:	beq	7461c <fputs@plt+0x6352c>
   6f714:	ldrb	r3, [sl, #2]
   6f718:	cmp	r3, #0
   6f71c:	bne	737d4 <fputs@plt+0x626e4>
   6f720:	ldrb	r3, [sl, #4]
   6f724:	ldr	r4, [sp, #136]	; 0x88
   6f728:	cmp	r3, #0
   6f72c:	mov	r0, r4
   6f730:	bne	7605c <fputs@plt+0x64f6c>
   6f734:	bl	1902c <fputs@plt+0x7f3c>
   6f738:	ldrsb	r3, [r4, #68]	; 0x44
   6f73c:	mov	r0, r4
   6f740:	ldr	r2, [r0, #16]
   6f744:	ldr	r1, [r0, #24]
   6f748:	add	r3, r3, #30
   6f74c:	ldr	r3, [r4, r3, lsl #2]
   6f750:	ldrh	r4, [r4, #32]
   6f754:	ldr	r3, [r3, #60]	; 0x3c
   6f758:	str	r2, [sl, #60]	; 0x3c
   6f75c:	str	r1, [sl, #72]	; 0x48
   6f760:	sub	r3, r3, r1
   6f764:	cmp	r4, r3
   6f768:	movcs	r4, r3
   6f76c:	cmp	r4, r2
   6f770:	bcc	76040 <fputs@plt+0x64f50>
   6f774:	str	r2, [sl, #64]	; 0x40
   6f778:	ldr	r0, [sl, #72]	; 0x48
   6f77c:	ldr	r2, [r7, #72]	; 0x48
   6f780:	str	r2, [sl, #56]	; 0x38
   6f784:	ldrb	r3, [r0]
   6f788:	tst	r3, #128	; 0x80
   6f78c:	bne	761fc <fputs@plt+0x6510c>
   6f790:	mov	r1, r3
   6f794:	mov	r0, #1
   6f798:	str	r3, [sp, #336]	; 0x150
   6f79c:	ldr	r2, [sp, #132]	; 0x84
   6f7a0:	mov	r3, #0
   6f7a4:	strh	r3, [sl, #14]
   6f7a8:	str	r0, [sl, #68]	; 0x44
   6f7ac:	str	r1, [r2]
   6f7b0:	ldr	r2, [sp, #336]	; 0x150
   6f7b4:	cmp	r2, r4
   6f7b8:	bls	74634 <fputs@plt+0x63544>
   6f7bc:	movw	r1, #32771	; 0x8003
   6f7c0:	movt	r1, #1
   6f7c4:	str	r3, [sl, #64]	; 0x40
   6f7c8:	cmp	r2, r1
   6f7cc:	str	r3, [sl, #72]	; 0x48
   6f7d0:	bhi	78128 <fputs@plt+0x67038>
   6f7d4:	ldr	r1, [sl, #60]	; 0x3c
   6f7d8:	cmp	r2, r1
   6f7dc:	bhi	78128 <fputs@plt+0x67038>
   6f7e0:	ldr	r2, [sp, #132]	; 0x84
   6f7e4:	ldr	r1, [sl, #68]	; 0x44
   6f7e8:	ldr	r2, [r2]
   6f7ec:	cmp	r1, r2
   6f7f0:	bcc	76e88 <fputs@plt+0x65d98>
   6f7f4:	mov	r2, #0
   6f7f8:	str	r2, [sp, #368]	; 0x170
   6f7fc:	ldr	r2, [sp, #104]	; 0x68
   6f800:	cmp	r2, r3
   6f804:	bge	75908 <fputs@plt+0x64818>
   6f808:	ldr	r3, [sp, #64]	; 0x40
   6f80c:	movw	r2, #9312	; 0x2460
   6f810:	ldrh	r3, [r3, #8]
   6f814:	tst	r2, r3
   6f818:	bne	75e94 <fputs@plt+0x64da4>
   6f81c:	ldr	r1, [sp, #52]	; 0x34
   6f820:	ldr	r3, [sp, #104]	; 0x68
   6f824:	ldr	r2, [sp, #64]	; 0x40
   6f828:	ldr	ip, [sp, #132]	; 0x84
   6f82c:	add	r3, r3, #1
   6f830:	strb	r1, [r2, #10]
   6f834:	ldr	r0, [sl, #64]	; 0x40
   6f838:	ldr	r2, [ip, r3, lsl #2]
   6f83c:	lsl	r3, r3, #2
   6f840:	ldr	r1, [sp, #368]	; 0x170
   6f844:	cmp	r0, r2
   6f848:	bcc	752b8 <fputs@plt+0x641c8>
   6f84c:	add	r3, ip, r3
   6f850:	ldr	r6, [sl, #72]	; 0x48
   6f854:	cmp	r1, #11
   6f858:	ldr	r3, [r3, #-4]
   6f85c:	add	r6, r6, r3
   6f860:	bls	76648 <fputs@plt+0x65558>
   6f864:	ldr	r0, [sp, #64]	; 0x40
   6f868:	sub	r5, r1, #12
   6f86c:	lsr	r4, r5, #1
   6f870:	add	r2, r4, #1
   6f874:	ldr	r3, [r0, #24]
   6f878:	str	r4, [r0, #12]
   6f87c:	cmp	r2, r3
   6f880:	bge	76ca0 <fputs@plt+0x65bb0>
   6f884:	ldr	r3, [sp, #64]	; 0x40
   6f888:	ldr	r0, [r3, #20]
   6f88c:	str	r0, [r3, #16]
   6f890:	mov	r2, r4
   6f894:	mov	r1, r6
   6f898:	bl	10f58 <memcpy@plt>
   6f89c:	ldr	r0, [sp, #64]	; 0x40
   6f8a0:	mov	r1, #0
   6f8a4:	ldr	r3, [pc, #3244]	; 70558 <fputs@plt+0x5f468>
   6f8a8:	ldr	r2, [r0, #16]
   6f8ac:	add	r3, pc, r3
   6f8b0:	add	r3, r3, #3328	; 0xd00
   6f8b4:	add	r3, r3, #12
   6f8b8:	strb	r1, [r2, r5, lsr #1]
   6f8bc:	ldr	r2, [r0, #16]
   6f8c0:	add	r4, r2, r4
   6f8c4:	strb	r1, [r4, #1]
   6f8c8:	ldr	r2, [sp, #368]	; 0x170
   6f8cc:	and	r2, r2, #1
   6f8d0:	lsl	r2, r2, #1
   6f8d4:	ldrh	r3, [r3, r2]
   6f8d8:	strh	r3, [r0, #8]
   6f8dc:	mov	r3, #0
   6f8e0:	add	r8, r8, #20
   6f8e4:	str	r3, [sp, #24]
   6f8e8:	b	6df80 <fputs@plt+0x5ce90>
   6f8ec:	ldr	r3, [r8, #4]
   6f8f0:	ldr	r2, [sp, #36]	; 0x24
   6f8f4:	add	r3, r3, r3, lsl #2
   6f8f8:	add	r0, r2, r3, lsl #3
   6f8fc:	ldrh	r3, [r0, #8]
   6f900:	tst	r3, #1
   6f904:	beq	74b48 <fputs@plt+0x63a58>
   6f908:	ldr	r3, [r8, #12]
   6f90c:	cmp	r3, #0
   6f910:	addeq	r8, r8, #20
   6f914:	beq	6df80 <fputs@plt+0x5ce90>
   6f918:	b	6ed20 <fputs@plt+0x5dc30>
   6f91c:	ldr	r3, [r8, #4]
   6f920:	ldr	r2, [r7, #200]	; 0xc8
   6f924:	ldrb	r1, [r2, r3]
   6f928:	cmp	r1, #0
   6f92c:	moveq	r1, #1
   6f930:	addeq	r8, r8, #20
   6f934:	strbeq	r1, [r2, r3]
   6f938:	beq	6df80 <fputs@plt+0x5ce90>
   6f93c:	b	6ed20 <fputs@plt+0x5dc30>
   6f940:	ldr	r3, [sp, #128]	; 0x80
   6f944:	cmp	r3, #0
   6f948:	blt	73718 <fputs@plt+0x62628>
   6f94c:	ldreq	r3, [r8, #8]
   6f950:	ldrne	r3, [r8, #12]
   6f954:	ldr	r2, [sp, #40]	; 0x28
   6f958:	add	r3, r3, r3, lsl #2
   6f95c:	add	r8, r2, r3, lsl #2
   6f960:	b	6df80 <fputs@plt+0x5ce90>
   6f964:	ldrb	r3, [r8, #3]
   6f968:	add	r8, r8, #20
   6f96c:	ldr	r2, [r8, #-16]
   6f970:	ldr	r6, [r8, #-8]
   6f974:	tst	r3, #1
   6f978:	ldr	r3, [sp, #84]	; 0x54
   6f97c:	moveq	r3, #0
   6f980:	str	r2, [sp, #64]	; 0x40
   6f984:	ldr	r2, [r8, #-12]
   6f988:	cmp	r6, #0
   6f98c:	ldr	sl, [r8, #-4]
   6f990:	ble	76dec <fputs@plt+0x65cfc>
   6f994:	add	r5, sl, #16
   6f998:	mov	r4, #0
   6f99c:	str	r9, [sp, #84]	; 0x54
   6f9a0:	mov	r9, sl
   6f9a4:	mov	sl, r6
   6f9a8:	str	fp, [sp, #104]	; 0x68
   6f9ac:	mov	fp, r2
   6f9b0:	str	r8, [sp, #132]	; 0x84
   6f9b4:	mov	r8, r3
   6f9b8:	str	r7, [sp, #136]	; 0x88
   6f9bc:	ldr	r7, [sp, #36]	; 0x24
   6f9c0:	b	6f9d0 <fputs@plt+0x5e8e0>
   6f9c4:	add	r4, r4, #1
   6f9c8:	cmp	sl, r4
   6f9cc:	beq	73618 <fputs@plt+0x62528>
   6f9d0:	cmp	r8, #0
   6f9d4:	ldr	r3, [sp, #64]	; 0x40
   6f9d8:	moveq	r0, r4
   6f9dc:	ldrne	r0, [r8, r4, lsl #2]
   6f9e0:	ldr	ip, [r9, #16]
   6f9e4:	ldr	r2, [r5, #4]!
   6f9e8:	add	r1, r0, fp
   6f9ec:	add	r0, r0, r3
   6f9f0:	add	r1, r1, r1, lsl #2
   6f9f4:	add	r0, r0, r0, lsl #2
   6f9f8:	ldrb	r6, [ip, r4]
   6f9fc:	add	r1, r7, r1, lsl #3
   6fa00:	add	r0, r7, r0, lsl #3
   6fa04:	bl	34f94 <fputs@plt+0x23ea4>
   6fa08:	cmp	r0, #0
   6fa0c:	beq	6f9c4 <fputs@plt+0x5e8d4>
   6fa10:	subs	r3, r6, #0
   6fa14:	str	r0, [sp, #128]	; 0x80
   6fa18:	ldr	r9, [sp, #84]	; 0x54
   6fa1c:	streq	r3, [sp, #84]	; 0x54
   6fa20:	ldr	fp, [sp, #104]	; 0x68
   6fa24:	ldr	r8, [sp, #132]	; 0x84
   6fa28:	ldr	r7, [sp, #136]	; 0x88
   6fa2c:	beq	6df80 <fputs@plt+0x5ce90>
   6fa30:	rsb	r3, r0, #0
   6fa34:	str	r3, [sp, #128]	; 0x80
   6fa38:	mov	r3, #0
   6fa3c:	str	r3, [sp, #84]	; 0x54
   6fa40:	b	6df80 <fputs@plt+0x5ce90>
   6fa44:	ldr	r4, [r8, #4]
   6fa48:	ldr	r2, [sp, #36]	; 0x24
   6fa4c:	ldr	r3, [r8, #16]
   6fa50:	add	r4, r4, r4, lsl #2
   6fa54:	add	r4, r2, r4, lsl #3
   6fa58:	ldr	r5, [r3, #8]
   6fa5c:	ldrh	r3, [r4, #8]
   6fa60:	tst	r3, #2
   6fa64:	beq	6fa8c <fputs@plt+0x5e99c>
   6fa68:	ldrb	r3, [r4, #10]
   6fa6c:	cmp	r3, #1
   6fa70:	beq	6fa8c <fputs@plt+0x5e99c>
   6fa74:	mov	r1, #1
   6fa78:	mov	r0, r4
   6fa7c:	bl	2d870 <fputs@plt+0x1c780>
   6fa80:	subs	r3, r0, #0
   6fa84:	str	r3, [sp, #24]
   6fa88:	bne	77ef8 <fputs@plt+0x66e08>
   6fa8c:	ldr	r3, [r5]
   6fa90:	mov	r0, r5
   6fa94:	ldr	r1, [r4, #16]
   6fa98:	ldr	r3, [r3, #76]	; 0x4c
   6fa9c:	blx	r3
   6faa0:	ldr	r3, [r5, #8]
   6faa4:	str	r0, [sp, #24]
   6faa8:	cmp	r3, #0
   6faac:	beq	6fac0 <fputs@plt+0x5e9d0>
   6fab0:	add	r2, r5, #8
   6fab4:	add	r1, r7, #44	; 0x2c
   6fab8:	mov	r0, r7
   6fabc:	bl	24d88 <fputs@plt+0x13c98>
   6fac0:	ldrb	r3, [r7, #87]	; 0x57
   6fac4:	ldr	r2, [sp, #24]
   6fac8:	bfc	r3, #0, #1
   6facc:	cmp	r2, #0
   6fad0:	strb	r3, [r7, #87]	; 0x57
   6fad4:	bne	7768c <fputs@plt+0x6659c>
   6fad8:	add	r8, r8, #20
   6fadc:	b	6df80 <fputs@plt+0x5ce90>
   6fae0:	ldr	r2, [r8, #4]
   6fae4:	ldr	r3, [r7, #56]	; 0x38
   6fae8:	ldr	r6, [r3, r2, lsl #2]
   6faec:	ldrb	r3, [r6, #2]
   6faf0:	cmp	r3, #0
   6faf4:	addne	r8, r8, #20
   6faf8:	bne	6df80 <fputs@plt+0x5ce90>
   6fafc:	ldr	r0, [r6, #16]
   6fb00:	ldr	r5, [r0]
   6fb04:	ldr	sl, [r5]
   6fb08:	ldr	r3, [sl, #36]	; 0x24
   6fb0c:	blx	r3
   6fb10:	ldr	r3, [r5, #8]
   6fb14:	mov	r4, r0
   6fb18:	cmp	r3, #0
   6fb1c:	beq	6fb30 <fputs@plt+0x5ea40>
   6fb20:	add	r2, r5, #8
   6fb24:	add	r1, r7, #44	; 0x2c
   6fb28:	mov	r0, r7
   6fb2c:	bl	24d88 <fputs@plt+0x13c98>
   6fb30:	cmp	r4, #0
   6fb34:	bne	77f8c <fputs@plt+0x66e9c>
   6fb38:	ldr	r0, [r6, #16]
   6fb3c:	ldr	r3, [sl, #40]	; 0x28
   6fb40:	blx	r3
   6fb44:	subs	r3, r0, #0
   6fb48:	str	r3, [sp, #24]
   6fb4c:	strne	r4, [sp, #24]
   6fb50:	bne	6e28c <fputs@plt+0x5d19c>
   6fb54:	b	6e278 <fputs@plt+0x5d188>
   6fb58:	ldr	r3, [r8, #4]
   6fb5c:	add	r8, r8, #20
   6fb60:	cmp	r3, #0
   6fb64:	beq	6df80 <fputs@plt+0x5ce90>
   6fb68:	ldr	r2, [sp, #36]	; 0x24
   6fb6c:	add	r3, r3, r3, lsl #2
   6fb70:	movw	r1, #9312	; 0x2460
   6fb74:	lsl	r3, r3, #3
   6fb78:	add	r0, r2, r3
   6fb7c:	ldrh	r2, [r0, #8]
   6fb80:	tst	r1, r2
   6fb84:	bne	73cec <fputs@plt+0x62bfc>
   6fb88:	ldr	r1, [sp, #36]	; 0x24
   6fb8c:	mov	r4, #0
   6fb90:	mov	r5, #0
   6fb94:	mov	r2, #4
   6fb98:	strd	r4, [r1, r3]
   6fb9c:	strh	r2, [r0, #8]
   6fba0:	b	6df80 <fputs@plt+0x5ce90>
   6fba4:	ldr	r2, [r8, #4]
   6fba8:	cmp	r2, #1
   6fbac:	beq	743cc <fputs@plt+0x632dc>
   6fbb0:	ldr	r3, [pc, #2468]	; 7055c <fputs@plt+0x5f46c>
   6fbb4:	add	r3, pc, r3
   6fbb8:	add	r1, r7, #44	; 0x2c
   6fbbc:	ldr	ip, [fp, #16]
   6fbc0:	mov	r0, fp
   6fbc4:	str	fp, [sp, #440]	; 0x1b8
   6fbc8:	str	r1, [sp, #444]	; 0x1bc
   6fbcc:	ldr	r1, [r8, #16]
   6fbd0:	str	r2, [sp, #448]	; 0x1c0
   6fbd4:	ldr	r2, [ip, r2, lsl #4]
   6fbd8:	str	r1, [sp]
   6fbdc:	ldr	r1, [pc, #2428]	; 70560 <fputs@plt+0x5f470>
   6fbe0:	add	r1, pc, r1
   6fbe4:	bl	44c0c <fputs@plt+0x33b1c>
   6fbe8:	subs	r5, r0, #0
   6fbec:	beq	77c70 <fputs@plt+0x66b80>
   6fbf0:	ldr	r2, [pc, #2412]	; 70564 <fputs@plt+0x5f474>
   6fbf4:	mov	r0, #1
   6fbf8:	mov	r4, #0
   6fbfc:	add	r3, sp, #440	; 0x1b8
   6fc00:	mov	r1, r5
   6fc04:	strb	r0, [fp, #149]	; 0x95
   6fc08:	mov	r0, fp
   6fc0c:	str	r4, [sp]
   6fc10:	str	r4, [sp, #452]	; 0x1c4
   6fc14:	add	r2, pc, r2
   6fc18:	bl	79af8 <fputs@plt+0x68a08>
   6fc1c:	subs	r3, r0, #0
   6fc20:	str	r3, [sp, #24]
   6fc24:	beq	72e78 <fputs@plt+0x61d88>
   6fc28:	mov	sl, fp
   6fc2c:	mov	fp, r9
   6fc30:	mov	r1, r5
   6fc34:	mov	r0, sl
   6fc38:	bl	19bf4 <fputs@plt+0x8b04>
   6fc3c:	strb	r4, [sl, #149]	; 0x95
   6fc40:	mov	r0, sl
   6fc44:	movw	r5, #52429	; 0xcccd
   6fc48:	movt	r5, #52428	; 0xcccc
   6fc4c:	bl	22cac <fputs@plt+0x11bbc>
   6fc50:	ldr	r1, [sp, #24]
   6fc54:	ldr	r3, [sp, #40]	; 0x28
   6fc58:	cmp	r1, #7
   6fc5c:	sub	r3, r8, r3
   6fc60:	asr	r2, r3, #2
   6fc64:	ldrne	r3, [r7, #44]	; 0x2c
   6fc68:	mul	r5, r5, r2
   6fc6c:	bne	6e67c <fputs@plt+0x5d58c>
   6fc70:	asr	r3, r3, #2
   6fc74:	movw	r5, #52429	; 0xcccd
   6fc78:	movt	r5, #52428	; 0xcccc
   6fc7c:	mul	r5, r5, r3
   6fc80:	b	6e76c <fputs@plt+0x5d67c>
   6fc84:	ldr	r3, [r8, #8]
   6fc88:	movw	r2, #9312	; 0x2460
   6fc8c:	ldr	r4, [r7, #8]
   6fc90:	add	r3, r3, r3, lsl #2
   6fc94:	add	r4, r4, r3, lsl #3
   6fc98:	ldrh	r3, [r4, #8]
   6fc9c:	tst	r2, r3
   6fca0:	moveq	r3, #4
   6fca4:	strheq	r3, [r4, #8]
   6fca8:	bne	74bfc <fputs@plt+0x63b0c>
   6fcac:	mov	r1, #0
   6fcb0:	ldr	r3, [fp, #16]
   6fcb4:	cmp	sl, #122	; 0x7a
   6fcb8:	moveq	r2, #1
   6fcbc:	movne	r2, #2
   6fcc0:	str	r1, [sp, #440]	; 0x1b8
   6fcc4:	add	r1, sp, #440	; 0x1b8
   6fcc8:	ldr	r0, [r8, #4]
   6fccc:	add	r3, r3, r0, lsl #4
   6fcd0:	ldr	r0, [r3, #4]
   6fcd4:	ldr	ip, [r0]
   6fcd8:	ldr	r3, [r0, #4]
   6fcdc:	str	ip, [r3, #4]
   6fce0:	bl	53654 <fputs@plt+0x42564>
   6fce4:	subs	r3, r0, #0
   6fce8:	str	r3, [sp, #24]
   6fcec:	bne	77718 <fputs@plt+0x66628>
   6fcf0:	ldr	r2, [sp, #440]	; 0x1b8
   6fcf4:	add	r8, r8, #20
   6fcf8:	asr	r3, r2, #31
   6fcfc:	strd	r2, [r4]
   6fd00:	b	6df80 <fputs@plt+0x5ce90>
   6fd04:	ldr	r2, [r8, #4]
   6fd08:	mov	r1, #0
   6fd0c:	mov	r5, sl
   6fd10:	ldr	r3, [r7, #56]	; 0x38
   6fd14:	ldr	r0, [sp, #36]	; 0x24
   6fd18:	ldr	r4, [r3, r2, lsl #2]
   6fd1c:	strb	r1, [r4, #2]
   6fd20:	ldr	r3, [r8, #12]
   6fd24:	ldrb	r2, [r4, #4]
   6fd28:	add	r3, r3, r3, lsl #2
   6fd2c:	add	r6, r0, r3, lsl #3
   6fd30:	cmp	r2, r1
   6fd34:	ldrh	r3, [r6, #8]
   6fd38:	beq	731fc <fputs@plt+0x6210c>
   6fd3c:	and	r3, r3, #14
   6fd40:	cmp	r3, #2
   6fd44:	beq	7661c <fputs@plt+0x6552c>
   6fd48:	mov	r0, r6
   6fd4c:	bl	1b990 <fputs@plt+0xa8a0>
   6fd50:	ldrh	r3, [r6, #8]
   6fd54:	strd	r0, [sp, #104]	; 0x68
   6fd58:	tst	r3, #4
   6fd5c:	bne	6fd88 <fputs@plt+0x5ec98>
   6fd60:	tst	r3, #8
   6fd64:	beq	6ed20 <fputs@plt+0x5dc30>
   6fd68:	bl	939e0 <fputs@plt+0x828f0>
   6fd6c:	vmov	d7, r0, r1
   6fd70:	vldr	d10, [r6]
   6fd74:	vcmpe.f64	d10, d7
   6fd78:	vmrs	APSR_nzcv, fpscr
   6fd7c:	bpl	765b4 <fputs@plt+0x654c4>
   6fd80:	tst	sl, #1
   6fd84:	subeq	r5, sl, #1
   6fd88:	add	lr, sp, #368	; 0x170
   6fd8c:	mov	ip, #0
   6fd90:	ldr	r0, [r4, #16]
   6fd94:	mov	r1, ip
   6fd98:	stm	sp, {ip, lr}
   6fd9c:	ldrd	r2, [sp, #104]	; 0x68
   6fda0:	str	lr, [sp, #64]	; 0x40
   6fda4:	bl	53da4 <fputs@plt+0x42cb4>
   6fda8:	subs	r3, r0, #0
   6fdac:	str	r3, [sp, #24]
   6fdb0:	ldrd	r2, [sp, #104]	; 0x68
   6fdb4:	strd	r2, [r4, #40]	; 0x28
   6fdb8:	bne	77f80 <fputs@plt+0x66e90>
   6fdbc:	ldr	r3, [sp, #368]	; 0x170
   6fdc0:	mov	r2, #0
   6fdc4:	cmp	r5, #64	; 0x40
   6fdc8:	strb	r2, [r4, #3]
   6fdcc:	str	r2, [r4, #56]	; 0x38
   6fdd0:	bgt	7372c <fputs@plt+0x6263c>
   6fdd4:	cmp	r3, #0
   6fdd8:	ldr	r0, [r4, #16]
   6fddc:	bgt	75c08 <fputs@plt+0x64b18>
   6fde0:	moveq	r3, #1
   6fde4:	movne	r3, #0
   6fde8:	cmp	r5, #63	; 0x3f
   6fdec:	movne	r5, #0
   6fdf0:	andeq	r5, r3, #1
   6fdf4:	cmp	r5, #0
   6fdf8:	bne	75c08 <fputs@plt+0x64b18>
   6fdfc:	ldrb	r3, [r0, #66]	; 0x42
   6fe00:	subs	r3, r3, #1
   6fe04:	movne	r3, #1
   6fe08:	str	r3, [sp, #368]	; 0x170
   6fe0c:	cmp	r3, #0
   6fe10:	beq	7374c <fputs@plt+0x6265c>
   6fe14:	mov	r3, #0
   6fe18:	str	r3, [sp, #24]
   6fe1c:	b	6ed20 <fputs@plt+0x5dc30>
   6fe20:	ldr	r2, [r8, #4]
   6fe24:	mov	r0, r7
   6fe28:	add	r8, r8, #20
   6fe2c:	ldr	r3, [r7, #56]	; 0x38
   6fe30:	ldr	r1, [r3, r2, lsl #2]
   6fe34:	bl	581ec <fputs@plt+0x470fc>
   6fe38:	ldr	r2, [r8, #-16]
   6fe3c:	mov	r1, #0
   6fe40:	ldr	r3, [r7, #56]	; 0x38
   6fe44:	str	r1, [r3, r2, lsl #2]
   6fe48:	b	6df80 <fputs@plt+0x5ce90>
   6fe4c:	mov	ip, #3
   6fe50:	mvn	r3, #0
   6fe54:	ldr	r1, [r8, #4]
   6fe58:	mov	r0, r7
   6fe5c:	ldr	r2, [r8, #12]
   6fe60:	str	ip, [sp]
   6fe64:	bl	583cc <fputs@plt+0x472dc>
   6fe68:	cmp	r0, #0
   6fe6c:	beq	70ce0 <fputs@plt+0x5fbf0>
   6fe70:	mov	r3, #1
   6fe74:	add	r8, r8, #20
   6fe78:	strb	r3, [r0, #2]
   6fe7c:	ldr	r2, [r8, #-12]
   6fe80:	strb	r3, [r0, #4]
   6fe84:	str	r2, [r0, #16]
   6fe88:	b	6df80 <fputs@plt+0x5ce90>
   6fe8c:	ldr	r2, [r8, #4]
   6fe90:	ldr	r3, [r7, #56]	; 0x38
   6fe94:	ldr	r3, [r3, r2, lsl #2]
   6fe98:	ldrd	r0, [r3, #32]
   6fe9c:	adds	ip, r0, #1
   6fea0:	adc	r2, r1, #0
   6fea4:	orrs	r1, r0, r1
   6fea8:	addne	r8, r8, #20
   6feac:	str	ip, [r3, #32]
   6feb0:	str	r2, [r3, #36]	; 0x24
   6feb4:	bne	6df80 <fputs@plt+0x5ce90>
   6feb8:	b	6ed20 <fputs@plt+0x5dc30>
   6febc:	mov	ip, #1
   6fec0:	mvn	r3, #0
   6fec4:	ldmib	r8, {r1, r2}
   6fec8:	mov	r0, r7
   6fecc:	str	ip, [sp]
   6fed0:	bl	583cc <fputs@plt+0x472dc>
   6fed4:	subs	r6, r0, #0
   6fed8:	beq	70ce0 <fputs@plt+0x5fbf0>
   6fedc:	ldr	r4, [r8, #12]
   6fee0:	mov	r0, fp
   6fee4:	ldr	r2, [r8, #16]
   6fee8:	ldrh	r3, [r2, #6]
   6feec:	str	r2, [r6, #24]
   6fef0:	add	r3, r3, #5
   6fef4:	lsl	sl, r3, #2
   6fef8:	add	r2, sl, #136	; 0x88
   6fefc:	asr	r3, r2, #31
   6ff00:	bl	2416c <fputs@plt+0x1307c>
   6ff04:	cmp	r0, #0
   6ff08:	mov	r5, r0
   6ff0c:	str	r0, [r6, #16]
   6ff10:	beq	74e68 <fputs@plt+0x63d78>
   6ff14:	add	r3, r0, #136	; 0x88
   6ff18:	mov	r2, sl
   6ff1c:	mov	r0, r3
   6ff20:	str	r3, [r5, #28]
   6ff24:	ldr	r1, [r6, #24]
   6ff28:	bl	10f58 <memcpy@plt>
   6ff2c:	mov	r3, #0
   6ff30:	cmp	r4, r3
   6ff34:	str	r3, [r5, #148]	; 0x94
   6ff38:	bne	737b4 <fputs@plt+0x626c4>
   6ff3c:	ldr	r2, [fp, #16]
   6ff40:	mvn	r1, #65024	; 0xfe00
   6ff44:	mov	r3, #0
   6ff48:	ldr	r0, [r2, #4]
   6ff4c:	ldr	r0, [r0, #4]
   6ff50:	ldr	r0, [r0, #32]
   6ff54:	str	r0, [r5, #12]
   6ff58:	str	fp, [r5, #24]
   6ff5c:	strb	r3, [r5, #57]	; 0x39
   6ff60:	strh	r1, [r5, #58]	; 0x3a
   6ff64:	str	r5, [r5, #72]	; 0x48
   6ff68:	ldrb	r1, [fp, #68]	; 0x44
   6ff6c:	cmp	r1, #2
   6ff70:	beq	74e98 <fputs@plt+0x63da8>
   6ff74:	ldr	r3, [pc, #1516]	; 70568 <fputs@plt+0x5f478>
   6ff78:	ldr	r2, [r2, #12]
   6ff7c:	add	r3, pc, r3
   6ff80:	ldr	r3, [r3, #224]	; 0xe0
   6ff84:	ldr	r2, [r2, #80]	; 0x50
   6ff88:	mul	r1, r3, r0
   6ff8c:	cmp	r3, r2
   6ff90:	movlt	r3, r2
   6ff94:	str	r1, [r5]
   6ff98:	smull	r2, r3, r3, r0
   6ff9c:	cmp	r2, #536870913	; 0x20000001
   6ffa0:	strd	r2, [sp, #24]
   6ffa4:	sbcs	r3, r3, #0
   6ffa8:	bge	73c88 <fputs@plt+0x62b98>
   6ffac:	ldr	r3, [pc, #1464]	; 7056c <fputs@plt+0x5f47c>
   6ffb0:	ldr	r2, [sp, #24]
   6ffb4:	add	r3, pc, r3
   6ffb8:	ldr	r4, [r3, #192]	; 0xc0
   6ffbc:	str	r2, [r5, #4]
   6ffc0:	cmp	r4, #0
   6ffc4:	beq	74174 <fputs@plt+0x63084>
   6ffc8:	ldrh	r3, [r5, #144]	; 0x90
   6ffcc:	ldrh	r2, [r5, #142]	; 0x8e
   6ffd0:	add	r3, r3, r2
   6ffd4:	cmp	r3, #12
   6ffd8:	ble	74eb4 <fputs@plt+0x63dc4>
   6ffdc:	mov	r3, #0
   6ffe0:	add	r8, r8, #20
   6ffe4:	str	r3, [sp, #24]
   6ffe8:	b	6df80 <fputs@plt+0x5ce90>
   6ffec:	mov	r6, #0
   6fff0:	mvn	r3, #0
   6fff4:	ldmib	r8, {r1, r2}
   6fff8:	mov	r0, r7
   6fffc:	str	r6, [sp]
   70000:	bl	583cc <fputs@plt+0x472dc>
   70004:	subs	r4, r0, #0
   70008:	beq	70ce0 <fputs@plt+0x5fbf0>
   7000c:	ldrb	ip, [r4, #5]
   70010:	mov	r5, #1
   70014:	movw	lr, #1054	; 0x41e
   70018:	add	r3, r4, #20
   7001c:	mov	r1, r6
   70020:	strb	r5, [r4, #2]
   70024:	mov	r2, fp
   70028:	ldr	r0, [fp]
   7002c:	orr	ip, ip, r5
   70030:	strb	ip, [r4, #5]
   70034:	str	lr, [sp, #4]
   70038:	ldrb	ip, [r8, #3]
   7003c:	orr	ip, ip, #5
   70040:	str	ip, [sp]
   70044:	bl	5cb50 <fputs@plt+0x4ba60>
   70048:	subs	r3, r0, #0
   7004c:	str	r3, [sp, #24]
   70050:	beq	7339c <fputs@plt+0x622ac>
   70054:	ldr	r3, [sp, #40]	; 0x28
   70058:	movw	r5, #52429	; 0xcccd
   7005c:	movt	r5, #52428	; 0xcccc
   70060:	mov	sl, fp
   70064:	mov	fp, r9
   70068:	sub	r2, r8, r3
   7006c:	ldr	r3, [r7, #44]	; 0x2c
   70070:	asr	r2, r2, #2
   70074:	mul	r5, r5, r2
   70078:	b	6e67c <fputs@plt+0x5d58c>
   7007c:	ldr	r3, [r8, #4]
   70080:	ldr	r4, [fp, #16]
   70084:	ldr	r1, [r8, #8]
   70088:	ldr	r2, [r8, #12]
   7008c:	add	r4, r4, r3, lsl #4
   70090:	ldr	r0, [r4, #4]
   70094:	bl	4f3d4 <fputs@plt+0x3e2e4>
   70098:	ldr	r3, [r8, #8]
   7009c:	str	r0, [sp, #24]
   700a0:	cmp	r3, #1
   700a4:	beq	743b0 <fputs@plt+0x632c0>
   700a8:	cmp	r3, #2
   700ac:	bne	700bc <fputs@plt+0x5efcc>
   700b0:	ldr	r3, [r4, #12]
   700b4:	ldr	r2, [r8, #12]
   700b8:	strb	r2, [r3, #76]	; 0x4c
   700bc:	ldr	r3, [r8, #4]
   700c0:	cmp	r3, #1
   700c4:	beq	75f44 <fputs@plt+0x64e54>
   700c8:	ldr	r3, [sp, #24]
   700cc:	cmp	r3, #0
   700d0:	bne	778a0 <fputs@plt+0x667b0>
   700d4:	add	r8, r8, #20
   700d8:	b	6df80 <fputs@plt+0x5ce90>
   700dc:	ldr	r3, [r8, #8]
   700e0:	movw	r2, #9312	; 0x2460
   700e4:	ldr	r0, [r7, #8]
   700e8:	add	r3, r3, r3, lsl #2
   700ec:	add	r0, r0, r3, lsl #3
   700f0:	ldrh	r3, [r0, #8]
   700f4:	tst	r2, r3
   700f8:	moveq	r3, #4
   700fc:	strheq	r3, [r0, #8]
   70100:	bne	74c18 <fputs@plt+0x63b28>
   70104:	ldr	r2, [r8, #4]
   70108:	add	r8, r8, #20
   7010c:	ldr	r3, [r7, #56]	; 0x38
   70110:	ldr	r2, [r3, r2, lsl #2]
   70114:	ldr	r3, [r2, #32]
   70118:	ldr	r1, [r2, #36]	; 0x24
   7011c:	adds	lr, r3, #1
   70120:	adc	ip, r1, #0
   70124:	str	lr, [r2, #32]
   70128:	str	ip, [r2, #36]	; 0x24
   7012c:	str	r3, [r0]
   70130:	str	r1, [r0, #4]
   70134:	b	6df80 <fputs@plt+0x5ce90>
   70138:	ldr	r0, [r7, #8]
   7013c:	movw	r1, #9312	; 0x2460
   70140:	ldr	r2, [r8, #8]
   70144:	ldr	r3, [r8, #4]
   70148:	ldr	ip, [sp, #36]	; 0x24
   7014c:	add	r2, r2, r2, lsl #2
   70150:	ldr	r6, [r8, #12]
   70154:	add	r0, r0, r2, lsl #3
   70158:	add	r3, r3, r3, lsl #2
   7015c:	ldrh	r2, [r0, #8]
   70160:	add	r4, ip, r3, lsl #3
   70164:	tst	r1, r2
   70168:	moveq	r3, #4
   7016c:	strheq	r3, [r0, #8]
   70170:	bne	74c10 <fputs@plt+0x63b20>
   70174:	ldrd	r4, [r4]
   70178:	cmp	r4, #1
   7017c:	sbcs	r3, r5, #0
   70180:	mvnlt	r2, #0
   70184:	movlt	r3, r2
   70188:	blt	701c0 <fputs@plt+0x5f0d0>
   7018c:	ldr	r2, [sp, #36]	; 0x24
   70190:	add	r3, r6, r6, lsl #2
   70194:	lsl	r3, r3, #3
   70198:	add	r2, r2, r3
   7019c:	ldrd	r2, [r2]
   701a0:	cmp	r2, #0
   701a4:	strd	r2, [sp, #64]	; 0x40
   701a8:	sbcs	r3, r3, #0
   701ac:	blt	73954 <fputs@plt+0x62864>
   701b0:	ldr	r3, [sp, #64]	; 0x40
   701b4:	adds	r2, r3, r4
   701b8:	ldr	r3, [sp, #68]	; 0x44
   701bc:	adc	r3, r3, r5
   701c0:	add	r8, r8, #20
   701c4:	strd	r2, [r0]
   701c8:	b	6df80 <fputs@plt+0x5ce90>
   701cc:	ldr	r3, [r8, #4]
   701d0:	ldr	r2, [sp, #36]	; 0x24
   701d4:	add	r3, r3, r3, lsl #2
   701d8:	lsl	r3, r3, #3
   701dc:	ldrd	r4, [r2, r3]
   701e0:	cmp	r4, #1
   701e4:	sbcs	r2, r5, #0
   701e8:	addlt	r8, r8, #20
   701ec:	blt	6df80 <fputs@plt+0x5ce90>
   701f0:	ldr	r2, [r8, #12]
   701f4:	subs	r0, r4, r2
   701f8:	sbc	r1, r5, r2, asr #31
   701fc:	ldr	r2, [sp, #36]	; 0x24
   70200:	strd	r0, [r2, r3]
   70204:	ldr	r3, [r8, #8]
   70208:	b	6e388 <fputs@plt+0x5d298>
   7020c:	ldr	r1, [r8, #8]
   70210:	cmp	r1, #0
   70214:	beq	70224 <fputs@plt+0x5f134>
   70218:	ldr	r3, [fp, #24]
   7021c:	tst	r3, #33554432	; 0x2000000
   70220:	bne	780b4 <fputs@plt+0x66fc4>
   70224:	ldr	r2, [r8, #4]
   70228:	ldr	r3, [fp, #16]
   7022c:	add	r3, r3, r2, lsl #4
   70230:	ldr	r4, [r3, #4]
   70234:	cmp	r4, #0
   70238:	beq	73634 <fputs@plt+0x62544>
   7023c:	mov	r0, r4
   70240:	bl	4eb74 <fputs@plt+0x3da84>
   70244:	uxtb	r3, r0
   70248:	str	r0, [sp, #64]	; 0x40
   7024c:	cmp	r3, #5
   70250:	beq	77f50 <fputs@plt+0x66e60>
   70254:	ldr	r3, [sp, #64]	; 0x40
   70258:	cmp	r3, #0
   7025c:	bne	77f20 <fputs@plt+0x66e30>
   70260:	ldr	r3, [r8, #8]
   70264:	cmp	r3, #0
   70268:	str	r3, [sp, #24]
   7026c:	beq	72a18 <fputs@plt+0x61928>
   70270:	ldrb	r3, [r7, #89]	; 0x59
   70274:	ands	r3, r3, #16
   70278:	beq	72a14 <fputs@plt+0x61924>
   7027c:	ldrb	r3, [fp, #67]	; 0x43
   70280:	cmp	r3, #0
   70284:	beq	70294 <fputs@plt+0x5f1a4>
   70288:	ldr	r3, [fp, #156]	; 0x9c
   7028c:	cmp	r3, #1
   70290:	ble	72a10 <fputs@plt+0x61920>
   70294:	ldr	r1, [r7, #104]	; 0x68
   70298:	cmp	r1, #0
   7029c:	bne	702b8 <fputs@plt+0x5f1c8>
   702a0:	ldr	r1, [fp, #432]	; 0x1b0
   702a4:	ldr	r3, [fp, #436]	; 0x1b4
   702a8:	add	r3, r3, #1
   702ac:	add	r1, r3, r1
   702b0:	str	r3, [fp, #436]	; 0x1b4
   702b4:	str	r1, [r7, #104]	; 0x68
   702b8:	ldr	r3, [fp, #340]	; 0x154
   702bc:	cmp	r3, #0
   702c0:	beq	702e4 <fputs@plt+0x5f1f4>
   702c4:	sub	r2, r1, #1
   702c8:	mov	r0, fp
   702cc:	mov	r1, #0
   702d0:	bl	1ce74 <fputs@plt+0xbd84>
   702d4:	subs	r3, r0, #0
   702d8:	str	r3, [sp, #24]
   702dc:	bne	76d98 <fputs@plt+0x65ca8>
   702e0:	ldr	r1, [r7, #104]	; 0x68
   702e4:	ldm	r4, {r3, ip}
   702e8:	ldr	r0, [ip]
   702ec:	str	r3, [ip, #4]
   702f0:	ldr	r3, [r0, #104]	; 0x68
   702f4:	cmp	r3, r1
   702f8:	bge	77740 <fputs@plt+0x66650>
   702fc:	ldrb	r3, [r0, #6]
   70300:	cmp	r3, #0
   70304:	streq	r3, [sp, #24]
   70308:	bne	76d90 <fputs@plt+0x65ca0>
   7030c:	add	r1, fp, #448	; 0x1c0
   70310:	ldrd	r2, [r1, #-8]
   70314:	ldrd	r0, [r1]
   70318:	strd	r2, [r7, #152]	; 0x98
   7031c:	strd	r0, [r7, #160]	; 0xa0
   70320:	b	72a1c <fputs@plt+0x6192c>
   70324:	mov	sl, fp
   70328:	ldr	r5, [r8, #4]
   7032c:	mov	fp, r9
   70330:	ldrb	r3, [sl, #67]	; 0x43
   70334:	ldr	r2, [r8, #8]
   70338:	cmp	r3, r5
   7033c:	beq	75b64 <fputs@plt+0x64a74>
   70340:	cmp	r2, #0
   70344:	bne	75798 <fputs@plt+0x646a8>
   70348:	cmp	r5, #0
   7034c:	beq	72980 <fputs@plt+0x61890>
   70350:	ldr	r3, [sl, #160]	; 0xa0
   70354:	cmp	r3, #0
   70358:	ble	72980 <fputs@plt+0x61890>
   7035c:	ldr	r1, [pc, #524]	; 70570 <fputs@plt+0x5f480>
   70360:	mov	r3, #5
   70364:	mov	r0, r7
   70368:	movw	r5, #52429	; 0xcccd
   7036c:	movt	r5, #52428	; 0xcccc
   70370:	str	r3, [sp, #24]
   70374:	add	r1, pc, r1
   70378:	bl	44bb8 <fputs@plt+0x33ac8>
   7037c:	ldr	r3, [sp, #40]	; 0x28
   70380:	sub	r2, r8, r3
   70384:	ldr	r3, [r7, #44]	; 0x2c
   70388:	asr	r2, r2, #2
   7038c:	mul	r5, r5, r2
   70390:	b	6e67c <fputs@plt+0x5d58c>
   70394:	ldr	r3, [fp, #88]	; 0x58
   70398:	mov	r1, #0
   7039c:	add	r8, r8, #20
   703a0:	ldr	r2, [r7, #92]	; 0x5c
   703a4:	add	r3, r3, r2
   703a8:	strd	r2, [fp, #84]	; 0x54
   703ac:	str	r1, [r7, #92]	; 0x5c
   703b0:	b	6df80 <fputs@plt+0x5ce90>
   703b4:	ldr	r4, [r8, #4]
   703b8:	ldr	r3, [sp, #36]	; 0x24
   703bc:	add	r4, r4, r4, lsl #2
   703c0:	add	r4, r3, r4, lsl #3
   703c4:	ldrh	r3, [r4, #8]
   703c8:	tst	r3, #4
   703cc:	beq	744e4 <fputs@plt+0x633f4>
   703d0:	and	r3, r3, #15872	; 0x3e00
   703d4:	add	r8, r8, #20
   703d8:	orr	r3, r3, #4
   703dc:	strh	r3, [r4, #8]
   703e0:	b	6df80 <fputs@plt+0x5ce90>
   703e4:	ldr	r4, [r8, #4]
   703e8:	add	r8, r8, #20
   703ec:	ldr	r6, [sp, #36]	; 0x24
   703f0:	add	r4, r4, r4, lsl #2
   703f4:	lsl	r3, r4, #3
   703f8:	add	sl, r6, r3
   703fc:	mov	r0, sl
   70400:	str	r3, [sp, #64]	; 0x40
   70404:	bl	1b990 <fputs@plt+0xa8a0>
   70408:	ldrh	r3, [sl, #8]
   7040c:	ldr	r2, [r8, #-12]
   70410:	and	r3, r3, #15872	; 0x3e00
   70414:	orr	r3, r3, #4
   70418:	adds	r4, r0, r2
   7041c:	strh	r3, [sl, #8]
   70420:	adc	r5, r1, r2, asr #31
   70424:	mov	r0, r4
   70428:	ldr	r3, [sp, #64]	; 0x40
   7042c:	mov	r1, r5
   70430:	strd	r0, [r6, r3]
   70434:	b	6df80 <fputs@plt+0x5ce90>
   70438:	ldr	r4, [r8, #16]
   7043c:	ldrb	r6, [r4, #26]
   70440:	ldr	lr, [r4]
   70444:	ldr	ip, [r4, #4]
   70448:	ldr	r5, [r8, #12]
   7044c:	ldr	sl, [sp, #36]	; 0x24
   70450:	add	r5, r5, r5, lsl #2
   70454:	add	r5, sl, r5, lsl #3
   70458:	cmp	r5, lr
   7045c:	bne	72ee8 <fputs@plt+0x61df8>
   70460:	ldrh	r3, [lr, #8]
   70464:	mov	sl, #0
   70468:	add	r2, r4, #28
   7046c:	mov	r1, r6
   70470:	mov	r0, r4
   70474:	and	r3, r3, #15872	; 0x3e00
   70478:	orr	r3, r3, #1
   7047c:	strh	r3, [lr, #8]
   70480:	ldr	r3, [sp, #44]	; 0x2c
   70484:	strb	sl, [r4, #25]
   70488:	str	r3, [fp, #32]
   7048c:	ldr	r3, [sp, #48]	; 0x30
   70490:	str	r3, [fp, #36]	; 0x24
   70494:	ldr	r3, [ip, #12]
   70498:	blx	r3
   7049c:	ldr	r2, [fp, #32]
   704a0:	ldrb	r3, [r4, #25]
   704a4:	str	r2, [sp, #44]	; 0x2c
   704a8:	ldr	r2, [fp, #36]	; 0x24
   704ac:	cmp	r3, sl
   704b0:	str	r2, [sp, #48]	; 0x30
   704b4:	beq	704e4 <fputs@plt+0x5f3f4>
   704b8:	ldr	r3, [r4, #20]
   704bc:	cmp	r3, sl
   704c0:	bne	744bc <fputs@plt+0x633cc>
   704c4:	add	r1, r7, #204	; 0xcc
   704c8:	mov	r0, fp
   704cc:	ldr	r3, [r8, #4]
   704d0:	ldr	r2, [r4, #16]
   704d4:	bl	19e38 <fputs@plt+0x8d48>
   704d8:	ldr	r3, [sp, #24]
   704dc:	cmp	r3, #0
   704e0:	bne	77648 <fputs@plt+0x66558>
   704e4:	ldrh	r3, [r5, #8]
   704e8:	tst	r3, #18
   704ec:	addeq	r8, r8, #20
   704f0:	beq	6df80 <fputs@plt+0x5ce90>
   704f4:	ldr	r0, [r4]
   704f8:	ldrh	r3, [r0, #8]
   704fc:	tst	r3, #2
   70500:	beq	70520 <fputs@plt+0x5f430>
   70504:	ldrb	r2, [r0, #10]
   70508:	ldr	r1, [sp, #52]	; 0x34
   7050c:	cmp	r2, r1
   70510:	beq	70520 <fputs@plt+0x5f430>
   70514:	bl	2d870 <fputs@plt+0x1c780>
   70518:	ldr	r0, [r4]
   7051c:	ldrh	r3, [r0, #8]
   70520:	tst	r3, #18
   70524:	addeq	r8, r8, #20
   70528:	beq	6df80 <fputs@plt+0x5ce90>
   7052c:	tst	r3, #16384	; 0x4000
   70530:	ldr	r3, [r0, #12]
   70534:	ldrne	r2, [r0]
   70538:	addne	r3, r3, r2
   7053c:	ldr	r2, [r0, #32]
   70540:	ldr	r2, [r2, #92]	; 0x5c
   70544:	cmp	r2, r3
   70548:	blt	73340 <fputs@plt+0x62250>
   7054c:	add	r8, r8, #20
   70550:	b	6df80 <fputs@plt+0x5ce90>
   70554:	andeq	r6, r2, r4, asr r5
   70558:	andeq	r6, r2, ip, lsr r2
   7055c:	andeq	sl, r2, r4, asr #18
   70560:	andeq	sl, r2, ip, ror sl
   70564:	strdeq	lr, [r1], -ip
   70568:	strdeq	pc, [r3], -ip
   7056c:	andeq	pc, r3, r4, asr #3
   70570:	muleq	r2, r4, r2
   70574:	strheq	r5, [r2], -r4
   70578:	andeq	r9, r2, r8, asr #19
   7057c:	ldrb	r6, [r8, #3]
   70580:	mov	sl, #0
   70584:	mov	r0, fp
   70588:	mov	r3, sl
   7058c:	add	r2, r6, #7
   70590:	lsl	r2, r2, #2
   70594:	bl	22e00 <fputs@plt+0x11d10>
   70598:	ldr	r3, [sp, #40]	; 0x28
   7059c:	subs	r4, r0, #0
   705a0:	ldr	r2, [sp, #72]	; 0x48
   705a4:	sub	r3, r8, r3
   705a8:	asr	r3, r3, #2
   705ac:	mul	r3, r2, r3
   705b0:	mov	r5, r3
   705b4:	beq	77130 <fputs@plt+0x66040>
   705b8:	ldr	ip, [r8, #16]
   705bc:	movw	r2, #60452	; 0xec24
   705c0:	movt	r2, #65535	; 0xffff
   705c4:	mov	lr, sl
   705c8:	stm	r4, {sl, ip}
   705cc:	str	r7, [r4, #12]
   705d0:	str	r3, [r4, #16]
   705d4:	strb	r6, [r4, #26]
   705d8:	strh	r2, [r8]
   705dc:	str	r4, [r8, #16]
   705e0:	b	70448 <fputs@plt+0x5f358>
   705e4:	ldr	r4, [r8, #4]
   705e8:	ldr	r3, [sp, #36]	; 0x24
   705ec:	add	r4, r4, r4, lsl #2
   705f0:	add	r4, r3, r4, lsl #3
   705f4:	ldrh	r3, [r4, #8]
   705f8:	mov	r0, r4
   705fc:	ands	r3, r3, #16384	; 0x4000
   70600:	bne	74490 <fputs@plt+0x633a0>
   70604:	ldrb	r1, [r8, #8]
   70608:	add	r8, r8, #20
   7060c:	str	r3, [sp, #24]
   70610:	ldr	r2, [sp, #52]	; 0x34
   70614:	bl	353ec <fputs@plt+0x242fc>
   70618:	b	6df80 <fputs@plt+0x5ce90>
   7061c:	ldr	r4, [r8, #4]
   70620:	add	r8, r8, #20
   70624:	ldr	r3, [sp, #36]	; 0x24
   70628:	add	r4, r4, r4, lsl #2
   7062c:	add	r4, r3, r4, lsl #3
   70630:	ldrh	r3, [r4, #8]
   70634:	tst	r3, #4
   70638:	beq	6df80 <fputs@plt+0x5ce90>
   7063c:	mov	r0, r4
   70640:	bl	1ba70 <fputs@plt+0xa980>
   70644:	ldrh	r3, [r4, #8]
   70648:	vstr	d0, [r4]
   7064c:	and	r3, r3, #15872	; 0x3e00
   70650:	orr	r3, r3, #8
   70654:	strh	r3, [r4, #8]
   70658:	b	6df80 <fputs@plt+0x5ce90>
   7065c:	ldr	r3, [r8, #16]
   70660:	add	r8, r8, #20
   70664:	add	r3, r3, #4
   70668:	str	r3, [sp, #84]	; 0x54
   7066c:	b	6df80 <fputs@plt+0x5ce90>
   70670:	ldmib	r8, {r0, r3}
   70674:	cmp	sl, #75	; 0x4b
   70678:	ldr	r1, [r8, #12]
   7067c:	ldr	r2, [sp, #36]	; 0x24
   70680:	add	r3, r3, r3, lsl #2
   70684:	ldr	ip, [r7, #56]	; 0x38
   70688:	add	sl, r2, r3, lsl #3
   7068c:	movne	r2, r1
   70690:	asrne	r3, r2, #31
   70694:	ldr	r4, [ip, r0, lsl #2]
   70698:	strdne	r2, [sp, #64]	; 0x40
   7069c:	bne	706b4 <fputs@plt+0x5f5c4>
   706a0:	add	r3, r1, r1, lsl #2
   706a4:	lsl	r3, r3, #3
   706a8:	add	r2, r2, r3
   706ac:	ldrd	r2, [r2]
   706b0:	strd	r2, [sp, #64]	; 0x40
   706b4:	ldrb	ip, [r8, #3]
   706b8:	tst	ip, #1
   706bc:	beq	706cc <fputs@plt+0x5f5dc>
   706c0:	ldr	r3, [r7, #92]	; 0x5c
   706c4:	add	r3, r3, #1
   706c8:	str	r3, [r7, #92]	; 0x5c
   706cc:	tst	ip, #2
   706d0:	beq	706e4 <fputs@plt+0x5f5f4>
   706d4:	ldrd	r2, [sp, #64]	; 0x40
   706d8:	strd	r2, [fp, #32]
   706dc:	str	r2, [sp, #44]	; 0x2c
   706e0:	str	r3, [sp, #48]	; 0x30
   706e4:	ldrh	lr, [sl, #8]
   706e8:	tst	lr, #1
   706ec:	bne	73080 <fputs@plt+0x61f90>
   706f0:	ldr	r6, [sl, #12]
   706f4:	ldr	r3, [sl, #16]
   706f8:	ands	r5, ip, #16
   706fc:	ubfx	ip, ip, #3, #1
   70700:	mov	r1, #0
   70704:	ldrne	r5, [r4, #28]
   70708:	ands	lr, lr, #16384	; 0x4000
   7070c:	ldrne	lr, [sl]
   70710:	ldr	r0, [r4, #16]
   70714:	stm	sp, {r3, r6, lr}
   70718:	str	ip, [sp, #12]
   7071c:	str	r5, [sp, #16]
   70720:	ldrd	r2, [sp, #64]	; 0x40
   70724:	bl	54db0 <fputs@plt+0x43cc0>
   70728:	subs	r2, r0, #0
   7072c:	mov	r3, #0
   70730:	strb	r3, [r4, #3]
   70734:	str	r2, [sp, #24]
   70738:	str	r3, [r4, #56]	; 0x38
   7073c:	bne	774ec <fputs@plt+0x663fc>
   70740:	ldr	r5, [fp, #216]	; 0xd8
   70744:	add	r2, r8, #20
   70748:	cmp	r5, #0
   7074c:	moveq	r8, r2
   70750:	beq	6df80 <fputs@plt+0x5ce90>
   70754:	ldr	r3, [r8, #16]
   70758:	cmp	r3, #0
   7075c:	moveq	r8, r2
   70760:	beq	6df80 <fputs@plt+0x5ce90>
   70764:	ldrb	r1, [r8, #3]
   70768:	mov	r8, r2
   7076c:	ldrsb	lr, [r4, #1]
   70770:	ldr	ip, [fp, #16]
   70774:	tst	r1, #4
   70778:	ldrd	r0, [sp, #64]	; 0x40
   7077c:	ldr	r4, [fp, #212]	; 0xd4
   70780:	ldr	r2, [ip, lr, lsl #4]
   70784:	strd	r0, [sp]
   70788:	movne	r1, #23
   7078c:	moveq	r1, #18
   70790:	mov	r0, r4
   70794:	blx	r5
   70798:	b	6df80 <fputs@plt+0x5ce90>
   7079c:	mov	r1, #0
   707a0:	ldr	r3, [r7, #8]
   707a4:	mov	r0, #0
   707a8:	add	lr, sp, #440	; 0x1b8
   707ac:	movw	r2, #9312	; 0x2460
   707b0:	str	r1, [sp, #368]	; 0x170
   707b4:	mov	r1, #0
   707b8:	ldr	ip, [r8, #8]
   707bc:	strd	r0, [lr]
   707c0:	add	r1, ip, ip, lsl #2
   707c4:	add	sl, r3, r1, lsl #3
   707c8:	ldrh	r3, [sl, #8]
   707cc:	tst	r2, r3
   707d0:	moveq	r3, #4
   707d4:	strheq	r3, [sl, #8]
   707d8:	bne	74d64 <fputs@plt+0x63c74>
   707dc:	ldr	r2, [r8, #4]
   707e0:	ldr	r3, [r7, #56]	; 0x38
   707e4:	ldr	r5, [r3, r2, lsl #2]
   707e8:	ldrb	r3, [r5, #5]
   707ec:	tst	r3, #2
   707f0:	beq	74d04 <fputs@plt+0x63c14>
   707f4:	ldr	r3, [r8, #12]
   707f8:	cmp	r3, #0
   707fc:	addeq	r3, sp, #368	; 0x170
   70800:	streq	r3, [sp, #64]	; 0x40
   70804:	beq	75690 <fputs@plt+0x645a0>
   70808:	ldr	r2, [r7, #176]	; 0xb0
   7080c:	add	r3, r3, r3, lsl #2
   70810:	lsl	r4, r3, #3
   70814:	cmp	r2, #0
   70818:	bne	7089c <fputs@plt+0x5f7ac>
   7081c:	ldr	r3, [sp, #36]	; 0x24
   70820:	add	r4, r3, r4
   70824:	mov	r0, r4
   70828:	bl	1b990 <fputs@plt+0xa8a0>
   7082c:	ldrh	ip, [r4, #8]
   70830:	mvn	r3, #-2147483648	; 0x80000000
   70834:	mvn	r2, #0
   70838:	cmp	r1, r3
   7083c:	strd	r0, [r4]
   70840:	cmpeq	r0, r2
   70844:	and	r3, ip, #15872	; 0x3e00
   70848:	orr	r3, r3, #4
   7084c:	strh	r3, [r4, #8]
   70850:	beq	76da0 <fputs@plt+0x65cb0>
   70854:	ldrb	r3, [r5, #5]
   70858:	tst	r3, #2
   7085c:	bne	76da0 <fputs@plt+0x65cb0>
   70860:	add	r3, sp, #440	; 0x1b8
   70864:	ldrd	r2, [r3]
   70868:	cmp	r0, r2
   7086c:	sbcs	ip, r1, r3
   70870:	blt	7087c <fputs@plt+0x5f78c>
   70874:	adds	r2, r0, #1
   70878:	adc	r3, r1, #0
   7087c:	strd	r2, [r4]
   70880:	mov	r1, #0
   70884:	add	r8, r8, #20
   70888:	strb	r1, [r5, #3]
   7088c:	str	r1, [r5, #56]	; 0x38
   70890:	strd	r2, [sl]
   70894:	b	6df80 <fputs@plt+0x5ce90>
   70898:	mov	r2, r3
   7089c:	ldr	r3, [r2, #4]
   708a0:	cmp	r3, #0
   708a4:	bne	70898 <fputs@plt+0x5f7a8>
   708a8:	ldr	r3, [r2, #16]
   708ac:	add	r4, r3, r4
   708b0:	b	70824 <fputs@plt+0x5f734>
   708b4:	ldr	r0, [r8, #4]
   708b8:	mov	r4, #0
   708bc:	add	r6, sp, #440	; 0x1b8
   708c0:	mov	r1, r4
   708c4:	ldr	r2, [r7, #56]	; 0x38
   708c8:	ldr	r3, [r8, #12]
   708cc:	ldr	r5, [r2, r0, lsl #2]
   708d0:	ldr	r2, [sp, #36]	; 0x24
   708d4:	add	r3, r3, r3, lsl #2
   708d8:	lsl	r3, r3, #3
   708dc:	ldr	r0, [r5, #16]
   708e0:	str	r4, [sp, #440]	; 0x1b8
   708e4:	add	r2, r2, r3
   708e8:	ldrd	r2, [r2]
   708ec:	stm	sp, {r4, r6}
   708f0:	strd	r2, [sp, #64]	; 0x40
   708f4:	bl	53da4 <fputs@plt+0x42cb4>
   708f8:	strh	r4, [r5, #2]
   708fc:	str	r4, [r5, #56]	; 0x38
   70900:	ldr	r3, [sp, #440]	; 0x1b8
   70904:	str	r0, [sp, #24]
   70908:	ldrd	r0, [sp, #64]	; 0x40
   7090c:	cmp	r3, r4
   70910:	str	r3, [r5, #28]
   70914:	strd	r0, [r5, #40]	; 0x28
   70918:	beq	70938 <fputs@plt+0x5f848>
   7091c:	ldr	r3, [r8, #8]
   70920:	cmp	r3, r4
   70924:	bne	6e388 <fputs@plt+0x5d298>
   70928:	movw	r0, #12999	; 0x32c7
   7092c:	movt	r0, #1
   70930:	bl	36834 <fputs@plt+0x25744>
   70934:	str	r0, [sp, #24]
   70938:	ldr	r3, [sp, #24]
   7093c:	cmp	r3, #0
   70940:	bne	78064 <fputs@plt+0x66f74>
   70944:	add	r8, r8, #20
   70948:	b	6df80 <fputs@plt+0x5ce90>
   7094c:	ldr	r2, [r8, #4]
   70950:	mov	r6, #0
   70954:	ldr	r3, [r7, #56]	; 0x38
   70958:	ldr	r4, [r8, #12]
   7095c:	ldr	r5, [r3, r2, lsl #2]
   70960:	ldr	r2, [sp, #36]	; 0x24
   70964:	add	r4, r4, r4, lsl #2
   70968:	ldr	r0, [r5, #24]
   7096c:	str	r6, [sp, #336]	; 0x150
   70970:	ldr	r3, [r8, #16]
   70974:	add	r4, r2, r4, lsl #3
   70978:	cmp	r3, r6
   7097c:	ble	7349c <fputs@plt+0x623ac>
   70980:	add	r1, sp, #368	; 0x170
   70984:	uxth	r2, r3
   70988:	cmp	r2, r6
   7098c:	strh	r3, [r1, #8]
   70990:	str	r1, [sp, #64]	; 0x40
   70994:	str	r0, [sp, #368]	; 0x170
   70998:	str	r4, [sp, #372]	; 0x174
   7099c:	beq	76c1c <fputs@plt+0x65b2c>
   709a0:	mov	r0, r4
   709a4:	mov	sl, r6
   709a8:	mov	r4, r1
   709ac:	b	709c8 <fputs@plt+0x5f8d8>
   709b0:	ldrh	r3, [r4, #8]
   709b4:	add	r6, r6, #1
   709b8:	add	sl, sl, #40	; 0x28
   709bc:	cmp	r3, r6
   709c0:	ble	73568 <fputs@plt+0x62478>
   709c4:	ldr	r0, [sp, #372]	; 0x174
   709c8:	add	r0, r0, sl
   709cc:	ldrh	r3, [r0, #8]
   709d0:	tst	r3, #16384	; 0x4000
   709d4:	beq	709b0 <fputs@plt+0x5f8c0>
   709d8:	bl	2c660 <fputs@plt+0x1b570>
   709dc:	b	709b0 <fputs@plt+0x5f8c0>
   709e0:	ldr	r3, [r8, #4]
   709e4:	ldr	r2, [sp, #36]	; 0x24
   709e8:	add	r3, r3, r3, lsl #2
   709ec:	add	r0, r2, r3, lsl #3
   709f0:	ldrh	r3, [r0, #8]
   709f4:	tst	r3, #1
   709f8:	movne	r4, #6
   709fc:	beq	74ba0 <fputs@plt+0x63ab0>
   70a00:	ldr	r3, [r8, #8]
   70a04:	ldr	r2, [sp, #36]	; 0x24
   70a08:	add	r3, r3, r3, lsl #2
   70a0c:	add	r0, r2, r3, lsl #3
   70a10:	ldrh	r3, [r0, #8]
   70a14:	tst	r3, #1
   70a18:	movne	r3, #2
   70a1c:	beq	74b8c <fputs@plt+0x63a9c>
   70a20:	ldrb	r2, [r8]
   70a24:	add	r3, r3, r4
   70a28:	cmp	r2, #72	; 0x48
   70a2c:	beq	74408 <fputs@plt+0x63318>
   70a30:	ldr	r2, [pc, #-1220]	; 70574 <fputs@plt+0x5f484>
   70a34:	add	r2, pc, r2
   70a38:	add	r3, r2, r3
   70a3c:	ldrb	r0, [r3, #3328]	; 0xd00
   70a40:	cmp	r0, #2
   70a44:	add	r8, r8, #20
   70a48:	ldr	r3, [r8, #-8]
   70a4c:	ldr	r2, [sp, #36]	; 0x24
   70a50:	add	r3, r3, r3, lsl #2
   70a54:	lsl	r3, r3, #3
   70a58:	add	ip, r2, r3
   70a5c:	ldrh	r2, [ip, #8]
   70a60:	and	r2, r2, #15872	; 0x3e00
   70a64:	orreq	r2, r2, #1
   70a68:	strheq	r2, [ip, #8]
   70a6c:	beq	6df80 <fputs@plt+0x5ce90>
   70a70:	ldr	lr, [sp, #36]	; 0x24
   70a74:	asr	r1, r0, #31
   70a78:	orr	r2, r2, #4
   70a7c:	strd	r0, [lr, r3]
   70a80:	strh	r2, [ip, #8]
   70a84:	b	6df80 <fputs@plt+0x5ce90>
   70a88:	ldr	r3, [r8, #4]
   70a8c:	ldr	r2, [sp, #36]	; 0x24
   70a90:	add	r3, r3, r3, lsl #2
   70a94:	add	r3, r2, r3, lsl #3
   70a98:	ldrh	r3, [r3, #8]
   70a9c:	tst	r3, #1
   70aa0:	addeq	r8, r8, #20
   70aa4:	beq	6df80 <fputs@plt+0x5ce90>
   70aa8:	b	6ed20 <fputs@plt+0x5dc30>
   70aac:	ldr	r3, [r8, #4]
   70ab0:	add	r8, r8, #20
   70ab4:	ldr	r2, [sp, #36]	; 0x24
   70ab8:	add	r3, r3, r3, lsl #2
   70abc:	add	r3, r2, r3, lsl #3
   70ac0:	ldrh	r2, [r3, #8]
   70ac4:	bic	r2, r2, #128	; 0x80
   70ac8:	orr	r2, r2, #1
   70acc:	strh	r2, [r3, #8]
   70ad0:	b	6df80 <fputs@plt+0x5ce90>
   70ad4:	ldr	r3, [r8, #8]
   70ad8:	movw	r1, #9312	; 0x2460
   70adc:	ldr	r5, [r7, #8]
   70ae0:	add	r2, r3, r3, lsl #2
   70ae4:	add	r5, r5, r2, lsl #3
   70ae8:	ldrh	r2, [r5, #8]
   70aec:	tst	r1, r2
   70af0:	moveq	r2, #4
   70af4:	strheq	r2, [r5, #8]
   70af8:	bne	74b78 <fputs@plt+0x63a88>
   70afc:	ldr	r2, [r8, #4]
   70b00:	movw	r6, #257	; 0x101
   70b04:	add	r8, r8, #20
   70b08:	ldr	r4, [r8, #-8]
   70b0c:	cmp	r2, #0
   70b10:	moveq	r6, #1
   70b14:	sub	r4, r4, r3
   70b18:	cmp	r4, #0
   70b1c:	strh	r6, [r5, #8]
   70b20:	ble	6df80 <fputs@plt+0x5ce90>
   70b24:	movw	sl, #9312	; 0x2460
   70b28:	b	70b38 <fputs@plt+0x5fa48>
   70b2c:	subs	r4, r4, #1
   70b30:	strh	r6, [r5, #8]
   70b34:	beq	6df80 <fputs@plt+0x5ce90>
   70b38:	add	r5, r5, #40	; 0x28
   70b3c:	ldrh	r3, [r5, #8]
   70b40:	tst	sl, r3
   70b44:	beq	70b2c <fputs@plt+0x5fa3c>
   70b48:	mov	r0, r5
   70b4c:	bl	208e0 <fputs@plt+0xf7f0>
   70b50:	b	70b2c <fputs@plt+0x5fa3c>
   70b54:	ldr	r3, [r8, #8]
   70b58:	movw	r2, #9312	; 0x2460
   70b5c:	ldr	r0, [r7, #8]
   70b60:	add	r3, r3, r3, lsl #2
   70b64:	add	r0, r0, r3, lsl #3
   70b68:	ldrh	r3, [r0, #8]
   70b6c:	tst	r2, r3
   70b70:	moveq	r3, #4
   70b74:	strheq	r3, [r0, #8]
   70b78:	bne	74e50 <fputs@plt+0x63d60>
   70b7c:	ldr	r3, [r8, #16]
   70b80:	add	r8, r8, #20
   70b84:	ldrd	r2, [r3]
   70b88:	strd	r2, [r0]
   70b8c:	b	6df80 <fputs@plt+0x5ce90>
   70b90:	ldr	r3, [r8, #8]
   70b94:	movw	r2, #9312	; 0x2460
   70b98:	ldr	r0, [r7, #8]
   70b9c:	add	r3, r3, r3, lsl #2
   70ba0:	add	r0, r0, r3, lsl #3
   70ba4:	ldrh	r3, [r0, #8]
   70ba8:	tst	r2, r3
   70bac:	moveq	r3, #4
   70bb0:	strheq	r3, [r0, #8]
   70bb4:	bne	74da4 <fputs@plt+0x63cb4>
   70bb8:	ldr	r2, [r8, #4]
   70bbc:	add	r8, r8, #20
   70bc0:	asr	r3, r2, #31
   70bc4:	strd	r2, [r0]
   70bc8:	b	6df80 <fputs@plt+0x5ce90>
   70bcc:	ldr	r0, [sp, #36]	; 0x24
   70bd0:	movw	r1, #9312	; 0x2460
   70bd4:	ldr	r2, [r8, #8]
   70bd8:	ldr	r3, [r8, #4]
   70bdc:	add	r2, r2, r2, lsl #2
   70be0:	add	r5, r0, r2, lsl #3
   70be4:	add	r3, r3, r3, lsl #2
   70be8:	ldrh	r2, [r5, #8]
   70bec:	add	r6, r0, r3, lsl #3
   70bf0:	tst	r1, r2
   70bf4:	moveq	r2, #1
   70bf8:	strheq	r2, [r5, #8]
   70bfc:	bne	74b6c <fputs@plt+0x63a7c>
   70c00:	ldrh	r1, [r6, #8]
   70c04:	add	r8, r8, #20
   70c08:	ands	r4, r1, #1
   70c0c:	bne	6df80 <fputs@plt+0x5ce90>
   70c10:	mov	r3, #4
   70c14:	mov	r0, r6
   70c18:	strh	r3, [r5, #8]
   70c1c:	bl	1b990 <fputs@plt+0xa8a0>
   70c20:	orrs	r3, r0, r1
   70c24:	moveq	r3, #1
   70c28:	movne	r3, #0
   70c2c:	stm	r5, {r3, r4}
   70c30:	b	6df80 <fputs@plt+0x5ce90>
   70c34:	ldrd	r4, [sp, #36]	; 0x24
   70c38:	mov	lr, #4
   70c3c:	ldr	r3, [r8, #4]
   70c40:	ldr	r2, [sp, #72]	; 0x48
   70c44:	sub	r0, r8, r5
   70c48:	asr	r0, r0, #2
   70c4c:	add	r3, r3, r3, lsl #2
   70c50:	mul	r0, r2, r0
   70c54:	ldr	r2, [r4, r3, lsl #3]
   70c58:	lsl	r3, r3, #3
   70c5c:	asr	r1, r0, #31
   70c60:	add	ip, r4, r3
   70c64:	add	r2, r2, #1
   70c68:	strh	lr, [ip, #8]
   70c6c:	add	r2, r2, r2, lsl #2
   70c70:	strd	r0, [r4, r3]
   70c74:	add	r8, r5, r2, lsl #2
   70c78:	b	6df80 <fputs@plt+0x5ce90>
   70c7c:	ldr	r5, [r8, #4]
   70c80:	ldr	r4, [r8, #8]
   70c84:	ldr	r3, [sp, #36]	; 0x24
   70c88:	add	r5, r5, r5, lsl #2
   70c8c:	ldr	r6, [r8, #12]
   70c90:	add	r4, r4, r4, lsl #2
   70c94:	add	r5, r3, r5, lsl #3
   70c98:	add	r4, r3, r4, lsl #3
   70c9c:	b	70cb4 <fputs@plt+0x5fbc4>
   70ca0:	cmp	r6, #0
   70ca4:	beq	72f7c <fputs@plt+0x61e8c>
   70ca8:	add	r4, r4, #40	; 0x28
   70cac:	add	r5, r5, #40	; 0x28
   70cb0:	sub	r6, r6, #1
   70cb4:	mov	r2, #4096	; 0x1000
   70cb8:	mov	r1, r5
   70cbc:	mov	r0, r4
   70cc0:	bl	21368 <fputs@plt+0x10278>
   70cc4:	ldrh	r3, [r4, #8]
   70cc8:	tst	r3, #4096	; 0x1000
   70ccc:	beq	70ca0 <fputs@plt+0x5fbb0>
   70cd0:	mov	r0, r4
   70cd4:	bl	2c6ec <fputs@plt+0x1b5fc>
   70cd8:	cmp	r0, #0
   70cdc:	beq	70ca0 <fputs@plt+0x5fbb0>
   70ce0:	mov	sl, fp
   70ce4:	mov	fp, r9
   70ce8:	ldr	r3, [sp, #40]	; 0x28
   70cec:	movw	r5, #52429	; 0xcccd
   70cf0:	movt	r5, #52428	; 0xcccc
   70cf4:	sub	r3, r8, r3
   70cf8:	asr	r3, r3, #2
   70cfc:	mul	r5, r5, r3
   70d00:	b	6e76c <fputs@plt+0x5d67c>
   70d04:	ldr	r6, [r8, #4]
   70d08:	ldrd	r4, [r8, #8]
   70d0c:	ldr	r3, [sp, #36]	; 0x24
   70d10:	add	r6, r6, r6, lsl #2
   70d14:	add	r4, r4, r4, lsl #2
   70d18:	add	r6, r3, r6, lsl #3
   70d1c:	add	r4, r3, r4, lsl #3
   70d20:	b	70d34 <fputs@plt+0x5fc44>
   70d24:	subs	r5, r5, #1
   70d28:	add	r6, r6, #40	; 0x28
   70d2c:	add	r4, r4, #40	; 0x28
   70d30:	beq	72f84 <fputs@plt+0x61e94>
   70d34:	mov	r1, r6
   70d38:	mov	r0, r4
   70d3c:	bl	20fb4 <fputs@plt+0xfec4>
   70d40:	ldrh	r3, [r4, #8]
   70d44:	tst	r3, #4096	; 0x1000
   70d48:	beq	70d24 <fputs@plt+0x5fc34>
   70d4c:	mov	r0, r4
   70d50:	bl	2c6ec <fputs@plt+0x1b5fc>
   70d54:	cmp	r0, #0
   70d58:	beq	70d24 <fputs@plt+0x5fc34>
   70d5c:	b	70ce0 <fputs@plt+0x5fbf0>
   70d60:	ldr	r2, [r8, #4]
   70d64:	ldr	r3, [r7, #56]	; 0x38
   70d68:	ldr	r5, [r3, r2, lsl #2]
   70d6c:	cmp	r5, #0
   70d70:	bne	6e21c <fputs@plt+0x5d12c>
   70d74:	add	r8, r8, #20
   70d78:	b	6df80 <fputs@plt+0x5ce90>
   70d7c:	ldr	r1, [r8, #4]
   70d80:	mov	r3, #0
   70d84:	ldr	r2, [r7, #56]	; 0x38
   70d88:	ldr	r5, [r2, r1, lsl #2]
   70d8c:	str	r3, [sp, #440]	; 0x1b8
   70d90:	ldr	r4, [r5, #16]
   70d94:	ldrb	r3, [r4, #56]	; 0x38
   70d98:	cmp	r3, #0
   70d9c:	bne	74980 <fputs@plt+0x63890>
   70da0:	ldr	r1, [r4, #36]	; 0x24
   70da4:	ldr	r0, [r4, #40]	; 0x28
   70da8:	ldr	r2, [r1, #4]
   70dac:	cmp	r0, #0
   70db0:	str	r2, [r4, #36]	; 0x24
   70db4:	str	r3, [r1, #4]
   70db8:	beq	75da8 <fputs@plt+0x64cb8>
   70dbc:	clz	r3, r2
   70dc0:	mov	r2, r3
   70dc4:	mov	r3, #0
   70dc8:	lsr	r2, r2, #5
   70dcc:	str	r2, [sp, #24]
   70dd0:	str	r2, [sp, #440]	; 0x1b8
   70dd4:	str	r3, [r5, #56]	; 0x38
   70dd8:	b	6e254 <fputs@plt+0x5d164>
   70ddc:	ldr	r3, [r8, #4]
   70de0:	ldr	r6, [r8, #16]
   70de4:	cmp	r3, #0
   70de8:	str	r3, [sp, #64]	; 0x40
   70dec:	bne	754f0 <fputs@plt+0x64400>
   70df0:	ldr	r3, [fp, #160]	; 0xa0
   70df4:	cmp	r3, #0
   70df8:	bgt	78234 <fputs@plt+0x67144>
   70dfc:	cmp	r6, #0
   70e00:	moveq	r5, r6
   70e04:	beq	70e14 <fputs@plt+0x5fd24>
   70e08:	mov	r0, r6
   70e0c:	bl	10f34 <strlen@plt>
   70e10:	bic	r5, r0, #-1073741824	; 0xc0000000
   70e14:	ldr	r3, [fp, #340]	; 0x154
   70e18:	cmp	r3, #0
   70e1c:	beq	70e44 <fputs@plt+0x5fd54>
   70e20:	ldr	r3, [fp, #432]	; 0x1b0
   70e24:	mov	r1, #0
   70e28:	mov	r0, fp
   70e2c:	ldr	r2, [fp, #436]	; 0x1b4
   70e30:	add	r2, r2, r3
   70e34:	bl	1ce74 <fputs@plt+0xbd84>
   70e38:	subs	r3, r0, #0
   70e3c:	str	r3, [sp, #24]
   70e40:	bne	7820c <fputs@plt+0x6711c>
   70e44:	mov	sl, #0
   70e48:	add	r2, r5, #33	; 0x21
   70e4c:	mov	r3, sl
   70e50:	mov	r0, fp
   70e54:	bl	22e00 <fputs@plt+0x11d10>
   70e58:	subs	r4, r0, #0
   70e5c:	add	r8, r8, #20
   70e60:	streq	r4, [sp, #24]
   70e64:	beq	6df80 <fputs@plt+0x5ce90>
   70e68:	add	r3, r4, #32
   70e6c:	add	r2, r5, #1
   70e70:	mov	r0, r3
   70e74:	mov	r1, r6
   70e78:	str	r3, [r4]
   70e7c:	bl	10f58 <memcpy@plt>
   70e80:	ldrb	r3, [fp, #67]	; 0x43
   70e84:	cmp	r3, sl
   70e88:	beq	75e38 <fputs@plt+0x64d48>
   70e8c:	mov	r3, #1
   70e90:	strb	sl, [fp, #67]	; 0x43
   70e94:	strb	r3, [fp, #75]	; 0x4b
   70e98:	mov	r2, #0
   70e9c:	add	r3, fp, #448	; 0x1c0
   70ea0:	ldr	ip, [fp, #424]	; 0x1a8
   70ea4:	str	r2, [sp, #24]
   70ea8:	ldrd	r0, [r3, #-8]
   70eac:	ldrd	r2, [r3]
   70eb0:	str	ip, [r4, #24]
   70eb4:	str	r4, [fp, #424]	; 0x1a8
   70eb8:	strd	r0, [r4, #8]
   70ebc:	strd	r2, [r4, #16]
   70ec0:	b	6df80 <fputs@plt+0x5ce90>
   70ec4:	ldrd	r2, [r8, #4]
   70ec8:	movw	ip, #9312	; 0x2460
   70ecc:	add	r8, r8, #20
   70ed0:	ldr	lr, [sp, #36]	; 0x24
   70ed4:	add	r3, r3, r3, lsl #2
   70ed8:	add	r2, r2, r2, lsl #2
   70edc:	lsl	r3, r3, #3
   70ee0:	lsl	r2, r2, #3
   70ee4:	add	r0, lr, r3
   70ee8:	ldrh	r1, [r0, #8]
   70eec:	ldrd	r4, [lr, r2]
   70ef0:	tst	ip, r1
   70ef4:	bne	74bb4 <fputs@plt+0x63ac4>
   70ef8:	ldr	r1, [sp, #36]	; 0x24
   70efc:	mov	r2, #4
   70f00:	strd	r4, [r1, r3]
   70f04:	strh	r2, [r0, #8]
   70f08:	b	6df80 <fputs@plt+0x5ce90>
   70f0c:	ldr	r1, [r8, #4]
   70f10:	mov	r2, #4096	; 0x1000
   70f14:	add	r8, r8, #20
   70f18:	ldr	r0, [r8, #-12]
   70f1c:	ldr	r3, [sp, #36]	; 0x24
   70f20:	add	r1, r1, r1, lsl #2
   70f24:	add	r0, r0, r0, lsl #2
   70f28:	add	r1, r3, r1, lsl #3
   70f2c:	add	r0, r3, r0, lsl #3
   70f30:	bl	21368 <fputs@plt+0x10278>
   70f34:	b	6df80 <fputs@plt+0x5ce90>
   70f38:	ldr	r3, [sp, #40]	; 0x28
   70f3c:	movw	r5, #52429	; 0xcccd
   70f40:	movt	r5, #52428	; 0xcccc
   70f44:	mov	sl, fp
   70f48:	mov	fp, r9
   70f4c:	ldr	r2, [sl, #304]	; 0x130
   70f50:	sub	r3, r8, r3
   70f54:	asr	r3, r3, #2
   70f58:	mul	r5, r5, r3
   70f5c:	ldr	r3, [sp, #60]	; 0x3c
   70f60:	cmp	r3, r9
   70f64:	movhi	r3, #0
   70f68:	movls	r3, #1
   70f6c:	cmp	r2, #0
   70f70:	moveq	r3, #0
   70f74:	cmp	r3, #0
   70f78:	bne	74364 <fputs@plt+0x63274>
   70f7c:	ldrd	r2, [r7, #144]	; 0x90
   70f80:	cmp	r2, #1
   70f84:	sbcs	r3, r3, #0
   70f88:	bge	742cc <fputs@plt+0x631dc>
   70f8c:	mov	r1, #1
   70f90:	mov	r0, r7
   70f94:	bl	4e9d0 <fputs@plt+0x3d8e0>
   70f98:	ldr	r4, [r8, #4]
   70f9c:	ldr	r1, [sp, #36]	; 0x24
   70fa0:	ldr	r3, [r7, #72]	; 0x48
   70fa4:	add	r4, r4, r4, lsl #2
   70fa8:	ldr	r2, [r8, #8]
   70fac:	add	r4, r1, r4, lsl #3
   70fb0:	add	r3, r3, #2
   70fb4:	orr	r3, r3, #1
   70fb8:	str	r4, [r7, #20]
   70fbc:	cmp	r2, #0
   70fc0:	str	r3, [r7, #72]	; 0x48
   70fc4:	ble	73064 <fputs@plt+0x61f74>
   70fc8:	movw	r6, #514	; 0x202
   70fcc:	ldr	r9, [sp, #80]	; 0x50
   70fd0:	b	70ff4 <fputs@plt+0x5ff04>
   70fd4:	and	r3, r3, r6
   70fd8:	cmp	r3, #2
   70fdc:	beq	71020 <fputs@plt+0x5ff30>
   70fe0:	ldr	r3, [r8, #8]
   70fe4:	add	r9, r9, #1
   70fe8:	add	r4, r4, #40	; 0x28
   70fec:	cmp	r3, r9
   70ff0:	ble	73064 <fputs@plt+0x61f74>
   70ff4:	ldrh	r3, [r4, #8]
   70ff8:	tst	r3, #4096	; 0x1000
   70ffc:	beq	70fd4 <fputs@plt+0x5fee4>
   71000:	mov	r0, r4
   71004:	bl	2c6ec <fputs@plt+0x1b5fc>
   71008:	cmp	r0, #0
   7100c:	bne	6e76c <fputs@plt+0x5d67c>
   71010:	ldrh	r3, [r4, #8]
   71014:	and	r3, r3, r6
   71018:	cmp	r3, #2
   7101c:	bne	70fe0 <fputs@plt+0x5fef0>
   71020:	mov	r0, r4
   71024:	bl	2e1b8 <fputs@plt+0x1d0c8>
   71028:	b	70fe0 <fputs@plt+0x5fef0>
   7102c:	ldr	r3, [r8, #4]
   71030:	ldr	r1, [r7, #60]	; 0x3c
   71034:	add	r3, r3, r3, lsl #2
   71038:	lsl	r3, r3, #3
   7103c:	sub	r3, r3, #40	; 0x28
   71040:	add	r4, r1, r3
   71044:	ldrh	r2, [r4, #8]
   71048:	tst	r2, #18
   7104c:	bne	743d8 <fputs@plt+0x632e8>
   71050:	ldr	r3, [r8, #8]
   71054:	movw	r2, #9312	; 0x2460
   71058:	ldr	r0, [r7, #8]
   7105c:	add	r3, r3, r3, lsl #2
   71060:	add	r0, r0, r3, lsl #3
   71064:	ldrh	r3, [r0, #8]
   71068:	tst	r2, r3
   7106c:	moveq	r3, #4
   71070:	strheq	r3, [r0, #8]
   71074:	bne	74d74 <fputs@plt+0x63c84>
   71078:	mov	r1, r4
   7107c:	mov	r2, #2048	; 0x800
   71080:	add	r8, r8, #20
   71084:	bl	21368 <fputs@plt+0x10278>
   71088:	b	6df80 <fputs@plt+0x5ce90>
   7108c:	ldr	r3, [r8, #8]
   71090:	movw	r2, #9312	; 0x2460
   71094:	ldr	r4, [r7, #8]
   71098:	add	r3, r3, r3, lsl #2
   7109c:	add	r4, r4, r3, lsl #3
   710a0:	ldrh	r3, [r4, #8]
   710a4:	tst	r2, r3
   710a8:	moveq	r3, #4
   710ac:	strheq	r3, [r4, #8]
   710b0:	bne	74bcc <fputs@plt+0x63adc>
   710b4:	mov	ip, #0
   710b8:	mov	r0, r4
   710bc:	ldr	r2, [r8, #4]
   710c0:	mov	r3, ip
   710c4:	add	r8, r8, #20
   710c8:	ldr	r1, [r8, #-4]
   710cc:	str	ip, [sp]
   710d0:	bl	2c78c <fputs@plt+0x1b69c>
   710d4:	ldr	r3, [sp, #52]	; 0x34
   710d8:	strb	r3, [r4, #10]
   710dc:	b	6df80 <fputs@plt+0x5ce90>
   710e0:	ldr	r3, [r8, #8]
   710e4:	movw	r2, #9312	; 0x2460
   710e8:	ldr	r0, [r7, #8]
   710ec:	add	r3, r3, r3, lsl #2
   710f0:	add	r0, r0, r3, lsl #3
   710f4:	ldrh	r3, [r0, #8]
   710f8:	tst	r2, r3
   710fc:	moveq	r3, #4
   71100:	strheq	r3, [r0, #8]
   71104:	bne	74bc4 <fputs@plt+0x63ad4>
   71108:	ldr	r1, [r8, #4]
   7110c:	ldr	r3, [fp, #16]
   71110:	ldr	r2, [r8, #12]
   71114:	add	r3, r3, r1, lsl #4
   71118:	ldr	r1, [r3, #4]
   7111c:	cmp	r2, #0
   71120:	ldr	ip, [r1]
   71124:	ldr	r3, [r1, #4]
   71128:	str	ip, [r3, #4]
   7112c:	ldr	r1, [r3]
   71130:	bne	7303c <fputs@plt+0x61f4c>
   71134:	ldr	r2, [r1, #164]	; 0xa4
   71138:	asr	r3, r2, #31
   7113c:	add	r8, r8, #20
   71140:	strd	r2, [r0]
   71144:	b	6df80 <fputs@plt+0x5ce90>
   71148:	ldr	r3, [r8, #8]
   7114c:	movw	r2, #9312	; 0x2460
   71150:	ldr	r0, [r7, #8]
   71154:	add	r3, r3, r3, lsl #2
   71158:	add	r0, r0, r3, lsl #3
   7115c:	ldrh	r3, [r0, #8]
   71160:	tst	r2, r3
   71164:	moveq	r3, #4
   71168:	strheq	r3, [r0, #8]
   7116c:	bne	74bdc <fputs@plt+0x63aec>
   71170:	ldr	r1, [r8, #4]
   71174:	mov	r2, #0
   71178:	add	r8, r8, #20
   7117c:	ldr	r3, [fp, #16]
   71180:	add	r3, r3, r1, lsl #4
   71184:	ldr	r3, [r3, #4]
   71188:	ldr	r3, [r3, #4]
   7118c:	ldr	r3, [r3, #44]	; 0x2c
   71190:	str	r3, [r0]
   71194:	str	r2, [r0, #4]
   71198:	b	6df80 <fputs@plt+0x5ce90>
   7119c:	ldr	r3, [fp, #180]	; 0xb4
   711a0:	cmp	r3, #0
   711a4:	beq	72960 <fputs@plt+0x61870>
   711a8:	ldrb	r3, [r7, #87]	; 0x57
   711ac:	tst	r3, #2
   711b0:	bne	72960 <fputs@plt+0x61870>
   711b4:	ldr	r5, [r8, #16]
   711b8:	cmp	r5, #0
   711bc:	beq	75eec <fputs@plt+0x64dfc>
   711c0:	ldr	r0, [r7]
   711c4:	mov	r3, #0
   711c8:	add	r6, sp, #440	; 0x1b8
   711cc:	add	sl, sp, #336	; 0x150
   711d0:	mov	r1, #100	; 0x64
   711d4:	str	r3, [sp, #316]	; 0x13c
   711d8:	str	sl, [sp, #64]	; 0x40
   711dc:	ldr	r2, [r0, #92]	; 0x5c
   711e0:	str	r0, [sp, #160]	; 0xa0
   711e4:	str	r0, [sp, #336]	; 0x150
   711e8:	str	r6, [sp, #340]	; 0x154
   711ec:	str	r6, [sp, #344]	; 0x158
   711f0:	str	r3, [sp, #348]	; 0x15c
   711f4:	str	r1, [sp, #352]	; 0x160
   711f8:	str	r2, [sp, #356]	; 0x164
   711fc:	strh	r3, [sl, #24]
   71200:	ldr	r3, [r0, #164]	; 0xa4
   71204:	cmp	r3, #1
   71208:	ble	72914 <fputs@plt+0x61824>
   7120c:	ldrb	r3, [r5]
   71210:	cmp	r3, #0
   71214:	beq	72938 <fputs@plt+0x61848>
   71218:	ldr	r4, [pc, #-3240]	; 70578 <fputs@plt+0x5f488>
   7121c:	add	r4, pc, r4
   71220:	add	r2, r5, #1
   71224:	b	71234 <fputs@plt+0x60144>
   71228:	ldrb	r3, [r2], #1
   7122c:	cmp	r3, #0
   71230:	beq	71240 <fputs@plt+0x60150>
   71234:	cmp	r3, #10
   71238:	mov	r6, r2
   7123c:	bne	71228 <fputs@plt+0x60138>
   71240:	mov	r2, #3
   71244:	mov	r1, r4
   71248:	mov	r0, sl
   7124c:	bl	310f8 <fputs@plt+0x20008>
   71250:	sub	r2, r6, r5
   71254:	mov	r1, r5
   71258:	mov	r0, sl
   7125c:	bl	310f8 <fputs@plt+0x20008>
   71260:	ldrb	r3, [r6]
   71264:	cmp	r3, #0
   71268:	beq	72938 <fputs@plt+0x61848>
   7126c:	mov	r5, r6
   71270:	b	71220 <fputs@plt+0x60130>
   71274:	ldr	ip, [r8, #4]
   71278:	mov	r0, fp
   7127c:	ldr	r3, [fp, #168]	; 0xa8
   71280:	ldr	r2, [fp, #16]
   71284:	ldr	r1, [r8, #16]
   71288:	add	r3, r3, #1
   7128c:	ldr	r2, [r2, ip, lsl #4]
   71290:	str	r3, [fp, #168]	; 0xa8
   71294:	bl	16264 <fputs@plt+0x5174>
   71298:	subs	r6, r0, #0
   7129c:	beq	74ee8 <fputs@plt+0x63df8>
   712a0:	ldr	r3, [r6, #56]	; 0x38
   712a4:	cmp	r3, #0
   712a8:	beq	75928 <fputs@plt+0x64838>
   712ac:	mov	r5, r3
   712b0:	ldr	r2, [r5, #8]
   712b4:	ldr	r2, [r2, #4]
   712b8:	cmp	r2, #0
   712bc:	bgt	757b0 <fputs@plt+0x646c0>
   712c0:	ldr	r5, [r5, #24]
   712c4:	cmp	r5, #0
   712c8:	bne	712b0 <fputs@plt+0x601c0>
   712cc:	mov	r0, r5
   712d0:	str	r5, [r6, #56]	; 0x38
   712d4:	ldr	r2, [r3]
   712d8:	ldr	r4, [r3, #24]
   712dc:	cmp	fp, r2
   712e0:	moveq	r5, r3
   712e4:	streq	r3, [r6, #56]	; 0x38
   712e8:	streq	r0, [r3, #24]
   712ec:	beq	712fc <fputs@plt+0x6020c>
   712f0:	ldr	r1, [r2, #344]	; 0x158
   712f4:	str	r1, [r3, #24]
   712f8:	str	r3, [r2, #344]	; 0x158
   712fc:	cmp	r4, #0
   71300:	mov	r3, r4
   71304:	bne	712d4 <fputs@plt+0x601e4>
   71308:	ldr	r3, [r5, #4]
   7130c:	ldr	r0, [r5, #8]
   71310:	ldr	r3, [r3]
   71314:	ldr	r3, [r3, #20]
   71318:	blx	r3
   7131c:	subs	r3, r0, #0
   71320:	str	r3, [sp, #24]
   71324:	beq	76874 <fputs@plt+0x65784>
   71328:	mov	sl, fp
   7132c:	mov	fp, r9
   71330:	ldr	r3, [sp, #40]	; 0x28
   71334:	movw	r5, #52429	; 0xcccd
   71338:	movt	r5, #52428	; 0xcccc
   7133c:	ldr	r2, [sl, #168]	; 0xa8
   71340:	sub	r1, r8, r3
   71344:	ldr	r3, [r7, #44]	; 0x2c
   71348:	asr	r1, r1, #2
   7134c:	sub	r2, r2, #1
   71350:	mul	r5, r5, r1
   71354:	str	r2, [sl, #168]	; 0xa8
   71358:	b	6e67c <fputs@plt+0x5d58c>
   7135c:	ldr	r1, [r8, #4]
   71360:	ldr	r2, [r7, #56]	; 0x38
   71364:	ldr	r3, [r8, #12]
   71368:	ldr	r0, [r2, r1, lsl #2]
   7136c:	ldr	r2, [sp, #36]	; 0x24
   71370:	add	r3, r3, r3, lsl #2
   71374:	add	r4, r2, r3, lsl #3
   71378:	ldrb	r2, [r0, #2]
   7137c:	cmp	r2, #0
   71380:	beq	74534 <fputs@plt+0x63444>
   71384:	ldrh	r3, [r4, #8]
   71388:	movw	r2, #9312	; 0x2460
   7138c:	tst	r2, r3
   71390:	moveq	r3, #1
   71394:	strheq	r3, [r4, #8]
   71398:	bne	75874 <fputs@plt+0x64784>
   7139c:	add	r8, r8, #20
   713a0:	b	6df80 <fputs@plt+0x5ce90>
   713a4:	mov	r3, #0
   713a8:	str	r3, [sp, #440]	; 0x1b8
   713ac:	ldr	r3, [r8, #16]
   713b0:	ldr	r4, [r3, #8]
   713b4:	cmp	r4, #0
   713b8:	beq	77180 <fputs@plt+0x66090>
   713bc:	ldr	r5, [r4]
   713c0:	cmp	r5, #0
   713c4:	beq	77180 <fputs@plt+0x66090>
   713c8:	add	r1, sp, #440	; 0x1b8
   713cc:	mov	r0, r4
   713d0:	ldr	r3, [r5, #24]
   713d4:	blx	r3
   713d8:	ldr	r3, [r4, #8]
   713dc:	str	r0, [sp, #24]
   713e0:	cmp	r3, #0
   713e4:	beq	713f8 <fputs@plt+0x60308>
   713e8:	add	r2, r4, #8
   713ec:	add	r1, r7, #44	; 0x2c
   713f0:	mov	r0, r7
   713f4:	bl	24d88 <fputs@plt+0x13c98>
   713f8:	ldr	r2, [sp, #24]
   713fc:	cmp	r2, #0
   71400:	bne	7770c <fputs@plt+0x6661c>
   71404:	ldr	lr, [sp, #440]	; 0x1b8
   71408:	mov	ip, #2
   7140c:	mvn	r3, #0
   71410:	mov	r0, r7
   71414:	ldr	r1, [r8, #4]
   71418:	str	r4, [lr]
   7141c:	str	ip, [sp]
   71420:	bl	583cc <fputs@plt+0x472dc>
   71424:	cmp	r0, #0
   71428:	beq	78144 <fputs@plt+0x67054>
   7142c:	ldr	r3, [r4, #4]
   71430:	add	r8, r8, #20
   71434:	ldr	r2, [sp, #440]	; 0x1b8
   71438:	add	r3, r3, #1
   7143c:	str	r2, [r0, #16]
   71440:	str	r3, [r4, #4]
   71444:	b	6df80 <fputs@plt+0x5ce90>
   71448:	ldr	ip, [fp, #316]	; 0x13c
   7144c:	ldr	r4, [r8, #16]
   71450:	cmp	ip, #0
   71454:	ble	71464 <fputs@plt+0x60374>
   71458:	ldr	r3, [fp, #340]	; 0x154
   7145c:	cmp	r3, #0
   71460:	beq	76c24 <fputs@plt+0x65b34>
   71464:	cmp	r4, #0
   71468:	addeq	r8, r8, #20
   7146c:	streq	r4, [sp, #24]
   71470:	beq	6df80 <fputs@plt+0x5ce90>
   71474:	ldr	r2, [r4, #8]
   71478:	add	r5, r7, #44	; 0x2c
   7147c:	ldr	r6, [r2]
   71480:	ldr	r3, [r6, #56]	; 0x38
   71484:	cmp	r3, #0
   71488:	beq	730d0 <fputs@plt+0x61fe0>
   7148c:	cmp	ip, #0
   71490:	ble	714c4 <fputs@plt+0x603d4>
   71494:	ldr	r1, [fp, #340]	; 0x154
   71498:	ldr	r3, [r1]
   7149c:	cmp	r3, r4
   714a0:	beq	730d0 <fputs@plt+0x61fe0>
   714a4:	mov	r3, #0
   714a8:	b	714b8 <fputs@plt+0x603c8>
   714ac:	ldr	r0, [r1, #4]!
   714b0:	cmp	r4, r0
   714b4:	beq	730d0 <fputs@plt+0x61fe0>
   714b8:	add	r3, r3, #1
   714bc:	cmp	ip, r3
   714c0:	bne	714ac <fputs@plt+0x603bc>
   714c4:	mov	r0, fp
   714c8:	bl	30e48 <fputs@plt+0x1fd58>
   714cc:	subs	r3, r0, #0
   714d0:	str	r3, [sp, #24]
   714d4:	bne	75e14 <fputs@plt+0x64d24>
   714d8:	ldr	r0, [r4, #8]
   714dc:	ldr	r3, [r6, #56]	; 0x38
   714e0:	blx	r3
   714e4:	subs	r3, r0, #0
   714e8:	str	r3, [sp, #24]
   714ec:	bne	75e14 <fputs@plt+0x64d24>
   714f0:	ldr	r0, [fp, #316]	; 0x13c
   714f4:	ldr	r1, [fp, #432]	; 0x1b0
   714f8:	ldr	r3, [fp, #436]	; 0x1b4
   714fc:	add	r2, r0, #1
   71500:	str	r2, [fp, #316]	; 0x13c
   71504:	ldr	r2, [r4, #12]
   71508:	adds	r3, r3, r1
   7150c:	ldr	r1, [fp, #340]	; 0x154
   71510:	add	r2, r2, #1
   71514:	str	r4, [r1, r0, lsl #2]
   71518:	str	r2, [r4, #12]
   7151c:	beq	730cc <fputs@plt+0x61fdc>
   71520:	cmp	r1, #0
   71524:	beq	730cc <fputs@plt+0x61fdc>
   71528:	sub	r2, r3, #1
   7152c:	mov	r0, fp
   71530:	ldr	r1, [sp, #24]
   71534:	bl	1ce74 <fputs@plt+0xbd84>
   71538:	ldr	r2, [r4, #8]
   7153c:	str	r0, [sp, #24]
   71540:	ldr	r3, [r2, #8]
   71544:	cmp	r3, #0
   71548:	bne	77c8c <fputs@plt+0x66b9c>
   7154c:	ldr	r3, [sp, #24]
   71550:	cmp	r3, #0
   71554:	bne	78754 <fputs@plt+0x67664>
   71558:	mov	r3, #0
   7155c:	add	r8, r8, #20
   71560:	str	r3, [sp, #24]
   71564:	b	6df80 <fputs@plt+0x5ce90>
   71568:	ldrb	r2, [r8, #12]
   7156c:	cmp	r2, #0
   71570:	bne	71584 <fputs@plt+0x60494>
   71574:	ldr	r3, [fp, #24]
   71578:	tst	r3, #16384	; 0x4000
   7157c:	addne	r8, r8, #20
   71580:	bne	6df80 <fputs@plt+0x5ce90>
   71584:	ldr	r1, [r8, #4]
   71588:	ldr	r3, [fp, #16]
   7158c:	add	r3, r3, r1, lsl #4
   71590:	ldr	r4, [r3, #4]
   71594:	ldrb	r3, [r4, #9]
   71598:	cmp	r3, #0
   7159c:	bne	75940 <fputs@plt+0x64850>
   715a0:	add	r8, r8, #20
   715a4:	str	r3, [sp, #24]
   715a8:	b	6df80 <fputs@plt+0x5ce90>
   715ac:	mov	r2, #0
   715b0:	add	r6, sp, #440	; 0x1b8
   715b4:	mov	r3, #0
   715b8:	mov	r0, r6
   715bc:	strd	r2, [r6]
   715c0:	strd	r2, [r6, #8]
   715c4:	strd	r2, [r6, #16]
   715c8:	strd	r2, [r6, #24]
   715cc:	strd	r2, [r6, #32]
   715d0:	ldr	r1, [r8, #8]
   715d4:	str	fp, [sp, #472]	; 0x1d8
   715d8:	ldr	r3, [sp, #36]	; 0x24
   715dc:	add	r1, r1, r1, lsl #2
   715e0:	add	r1, r3, r1, lsl #3
   715e4:	bl	2e084 <fputs@plt+0x1cf94>
   715e8:	str	r0, [sp, #24]
   715ec:	mov	r0, r6
   715f0:	bl	32e54 <fputs@plt+0x21d64>
   715f4:	subs	r1, r0, #0
   715f8:	beq	72aec <fputs@plt+0x619fc>
   715fc:	ldr	r2, [r8, #4]
   71600:	mov	r0, fp
   71604:	ldr	r3, [fp, #16]
   71608:	ldr	r2, [r3, r2, lsl #4]
   7160c:	bl	16264 <fputs@plt+0x5174>
   71610:	mov	r4, r0
   71614:	add	r2, sp, #368	; 0x170
   71618:	ldr	r3, [r4, #52]	; 0x34
   7161c:	add	r0, fp, #320	; 0x140
   71620:	ldr	r5, [r3]
   71624:	mov	r1, r5
   71628:	bl	149a8 <fputs@plt+0x38b8>
   7162c:	cmp	r0, #0
   71630:	beq	72acc <fputs@plt+0x619dc>
   71634:	ldr	r2, [r0, #8]
   71638:	cmp	r2, #0
   7163c:	beq	72acc <fputs@plt+0x619dc>
   71640:	ldr	r1, [r2]
   71644:	ldr	r3, [r1, #4]
   71648:	cmp	r3, #0
   7164c:	beq	72acc <fputs@plt+0x619dc>
   71650:	ldr	r1, [r1, #20]
   71654:	cmp	r1, #0
   71658:	beq	72acc <fputs@plt+0x619dc>
   7165c:	add	r0, r7, #44	; 0x2c
   71660:	mov	r1, r4
   71664:	str	r0, [sp]
   71668:	mov	r0, fp
   7166c:	bl	44d1c <fputs@plt+0x33c2c>
   71670:	subs	r3, r0, #0
   71674:	str	r3, [sp, #24]
   71678:	bne	72aec <fputs@plt+0x619fc>
   7167c:	ldr	r3, [r4, #56]	; 0x38
   71680:	cmp	r3, #0
   71684:	bne	71698 <fputs@plt+0x605a8>
   71688:	b	72aec <fputs@plt+0x619fc>
   7168c:	ldr	r3, [r3, #24]
   71690:	cmp	r3, #0
   71694:	beq	72aec <fputs@plt+0x619fc>
   71698:	ldr	r2, [r3]
   7169c:	cmp	fp, r2
   716a0:	bne	7168c <fputs@plt+0x6059c>
   716a4:	mov	r0, fp
   716a8:	bl	30e48 <fputs@plt+0x1fd58>
   716ac:	subs	r3, r0, #0
   716b0:	str	r3, [sp, #24]
   716b4:	bne	72aec <fputs@plt+0x619fc>
   716b8:	ldr	r3, [r4, #56]	; 0x38
   716bc:	cmp	r3, #0
   716c0:	bne	716d4 <fputs@plt+0x605e4>
   716c4:	b	78a08 <fputs@plt+0x67918>
   716c8:	ldr	r3, [r3, #24]
   716cc:	cmp	r3, #0
   716d0:	beq	78a08 <fputs@plt+0x67918>
   716d4:	ldr	r2, [r3]
   716d8:	cmp	fp, r2
   716dc:	bne	716c8 <fputs@plt+0x605d8>
   716e0:	ldr	r1, [fp, #316]	; 0x13c
   716e4:	ldr	r0, [fp, #340]	; 0x154
   716e8:	add	r2, r1, #1
   716ec:	str	r2, [fp, #316]	; 0x13c
   716f0:	ldr	r2, [r3, #12]
   716f4:	str	r3, [r0, r1, lsl #2]
   716f8:	add	r2, r2, #1
   716fc:	str	r2, [r3, #12]
   71700:	b	72aec <fputs@plt+0x619fc>
   71704:	ldrb	sl, [r8, #3]
   71708:	mov	r6, #0
   7170c:	mov	r0, fp
   71710:	mov	r3, r6
   71714:	add	r2, sl, #7
   71718:	lsl	r2, r2, #2
   7171c:	bl	22e00 <fputs@plt+0x11d10>
   71720:	ldr	r3, [sp, #40]	; 0x28
   71724:	subs	r4, r0, #0
   71728:	ldr	r2, [sp, #72]	; 0x48
   7172c:	sub	r3, r8, r3
   71730:	asr	r3, r3, #2
   71734:	mul	r3, r2, r3
   71738:	mov	r5, r3
   7173c:	beq	77130 <fputs@plt+0x66040>
   71740:	ldr	r5, [r8, #16]
   71744:	movw	r1, #60560	; 0xec90
   71748:	movt	r1, #65535	; 0xffff
   7174c:	mov	r2, r6
   71750:	stmib	r4, {r5, r6, r7}
   71754:	str	r3, [r4, #16]
   71758:	strb	sl, [r4, #26]
   7175c:	strh	r1, [r8]
   71760:	str	r4, [r8, #16]
   71764:	ldr	r3, [r8, #12]
   71768:	ldr	r1, [sp, #36]	; 0x24
   7176c:	add	r3, r3, r3, lsl #2
   71770:	add	r3, r1, r3, lsl #3
   71774:	cmp	r3, r2
   71778:	bne	72ea4 <fputs@plt+0x61db4>
   7177c:	ldr	ip, [r3, #12]
   71780:	mov	lr, #0
   71784:	add	r6, sp, #440	; 0x1b8
   71788:	mov	r1, sl
   7178c:	add	r2, r4, #28
   71790:	mov	r0, r4
   71794:	add	ip, ip, #1
   71798:	str	ip, [r3, #12]
   7179c:	mov	r3, #1
   717a0:	add	ip, sp, #448	; 0x1c0
   717a4:	str	lr, [sp, #464]	; 0x1d0
   717a8:	strh	r3, [ip]
   717ac:	str	fp, [sp, #472]	; 0x1d8
   717b0:	str	r6, [r4]
   717b4:	strh	lr, [r4, #24]
   717b8:	ldr	r3, [r5, #12]
   717bc:	blx	r3
   717c0:	ldrb	r3, [r4, #25]
   717c4:	cmp	r3, #0
   717c8:	beq	71804 <fputs@plt+0x60714>
   717cc:	ldr	r3, [r4, #20]
   717d0:	cmp	r3, #0
   717d4:	bne	74db4 <fputs@plt+0x63cc4>
   717d8:	add	r3, sp, #448	; 0x1c0
   717dc:	movw	r2, #9312	; 0x2460
   717e0:	ldrh	r3, [r3]
   717e4:	tst	r2, r3
   717e8:	bne	72974 <fputs@plt+0x61884>
   717ec:	ldr	r3, [sp, #464]	; 0x1d0
   717f0:	cmp	r3, #0
   717f4:	bne	72974 <fputs@plt+0x61884>
   717f8:	ldr	r3, [sp, #24]
   717fc:	cmp	r3, #0
   71800:	bne	774c4 <fputs@plt+0x663d4>
   71804:	ldrb	r3, [r4, #24]
   71808:	cmp	r3, #0
   7180c:	beq	71854 <fputs@plt+0x60764>
   71810:	ldr	r3, [r8, #-16]
   71814:	cmp	r3, #0
   71818:	beq	71854 <fputs@plt+0x60764>
   7181c:	ldr	r2, [sp, #36]	; 0x24
   71820:	add	r3, r3, r3, lsl #2
   71824:	movw	r1, #9312	; 0x2460
   71828:	lsl	r3, r3, #3
   7182c:	add	r0, r2, r3
   71830:	ldrh	r2, [r0, #8]
   71834:	tst	r1, r2
   71838:	bne	73d58 <fputs@plt+0x62c68>
   7183c:	ldr	r1, [sp, #36]	; 0x24
   71840:	mov	r4, #1
   71844:	mov	r5, #0
   71848:	mov	r2, #4
   7184c:	strd	r4, [r1, r3]
   71850:	strh	r2, [r0, #8]
   71854:	add	r8, r8, #20
   71858:	b	6df80 <fputs@plt+0x5ce90>
   7185c:	ldr	r3, [r8, #4]
   71860:	ldr	r4, [sp, #36]	; 0x24
   71864:	add	r3, r3, r3, lsl #2
   71868:	lsl	r3, r3, #3
   7186c:	ldrd	r0, [r4, r3]
   71870:	add	r2, r4, r3
   71874:	adds	lr, r0, #1
   71878:	adc	ip, r1, #0
   7187c:	orrs	r1, r0, r1
   71880:	addne	r8, r8, #20
   71884:	str	lr, [r4, r3]
   71888:	str	ip, [r2, #4]
   7188c:	bne	6df80 <fputs@plt+0x5ce90>
   71890:	b	6ed20 <fputs@plt+0x5dc30>
   71894:	ldr	r0, [r8, #4]
   71898:	mov	r2, #0
   7189c:	ldr	r3, [fp, #16]
   718a0:	ldr	r1, [r8, #16]
   718a4:	add	r3, r3, r0, lsl #4
   718a8:	ldr	r0, [r3, #12]
   718ac:	add	r0, r0, #40	; 0x28
   718b0:	bl	21bb8 <fputs@plt+0x10ac8>
   718b4:	subs	r4, r0, #0
   718b8:	addeq	r8, r8, #20
   718bc:	beq	6df80 <fputs@plt+0x5ce90>
   718c0:	ldr	r0, [r4, #20]
   718c4:	ldr	r3, [r4, #24]
   718c8:	cmp	r0, r3
   718cc:	beq	761b0 <fputs@plt+0x650c0>
   718d0:	mov	r1, r4
   718d4:	mov	r0, fp
   718d8:	bl	2284c <fputs@plt+0x1175c>
   718dc:	ldr	r3, [fp, #24]
   718e0:	add	r8, r8, #20
   718e4:	orr	r3, r3, #2
   718e8:	str	r3, [fp, #24]
   718ec:	b	6df80 <fputs@plt+0x5ce90>
   718f0:	ldr	r0, [r8, #4]
   718f4:	mov	r2, #0
   718f8:	ldr	r3, [fp, #16]
   718fc:	ldr	r1, [r8, #16]
   71900:	add	r3, r3, r0, lsl #4
   71904:	ldr	r0, [r3, #12]
   71908:	add	r0, r0, #24
   7190c:	bl	21bb8 <fputs@plt+0x10ac8>
   71910:	subs	r1, r0, #0
   71914:	beq	71964 <fputs@plt+0x60874>
   71918:	ldr	r3, [r1, #12]
   7191c:	ldr	r2, [r3, #8]
   71920:	cmp	r1, r2
   71924:	beq	759a4 <fputs@plt+0x648b4>
   71928:	cmp	r2, #0
   7192c:	beq	7195c <fputs@plt+0x6086c>
   71930:	ldr	r3, [r2, #20]
   71934:	cmp	r3, r1
   71938:	moveq	r3, r2
   7193c:	bne	71954 <fputs@plt+0x60864>
   71940:	b	766a0 <fputs@plt+0x655b0>
   71944:	ldr	r2, [r3, #20]
   71948:	cmp	r1, r2
   7194c:	beq	766a0 <fputs@plt+0x655b0>
   71950:	mov	r3, r2
   71954:	cmp	r3, #0
   71958:	bne	71944 <fputs@plt+0x60854>
   7195c:	mov	r0, fp
   71960:	bl	223f4 <fputs@plt+0x11304>
   71964:	ldr	r3, [fp, #24]
   71968:	add	r8, r8, #20
   7196c:	orr	r3, r3, #2
   71970:	str	r3, [fp, #24]
   71974:	b	6df80 <fputs@plt+0x5ce90>
   71978:	ldr	r0, [r8, #4]
   7197c:	mov	r2, #0
   71980:	add	r8, r8, #20
   71984:	ldr	r3, [fp, #16]
   71988:	ldr	r1, [r8, #-4]
   7198c:	add	r3, r3, r0, lsl #4
   71990:	ldr	r0, [r3, #12]
   71994:	add	r0, r0, #8
   71998:	bl	21bb8 <fputs@plt+0x10ac8>
   7199c:	mov	r1, r0
   719a0:	mov	r0, fp
   719a4:	bl	21e78 <fputs@plt+0x10d88>
   719a8:	ldr	r3, [fp, #24]
   719ac:	orr	r3, r3, #2
   719b0:	str	r3, [fp, #24]
   719b4:	b	6df80 <fputs@plt+0x5ce90>
   719b8:	mov	r0, fp
   719bc:	ldr	r1, [r8, #4]
   719c0:	bl	79f88 <fputs@plt+0x68e98>
   719c4:	subs	r3, r0, #0
   719c8:	str	r3, [sp, #24]
   719cc:	bne	77514 <fputs@plt+0x66424>
   719d0:	add	r8, r8, #20
   719d4:	b	6df80 <fputs@plt+0x5ce90>
   719d8:	ldr	r2, [fp, #24]
   719dc:	add	r3, r8, #20
   719e0:	ldr	r0, [r8, #8]
   719e4:	tst	r2, #16777216	; 0x1000000
   719e8:	asr	r1, r0, #31
   719ec:	beq	730f8 <fputs@plt+0x62008>
   719f0:	mov	r8, r3
   719f4:	ldr	r3, [fp, #448]	; 0x1c0
   719f8:	ldr	ip, [fp, #452]	; 0x1c4
   719fc:	adds	r3, r3, r0
   71a00:	adc	r1, ip, r1
   71a04:	str	r3, [fp, #448]	; 0x1c0
   71a08:	str	r1, [fp, #452]	; 0x1c4
   71a0c:	b	6df80 <fputs@plt+0x5ce90>
   71a10:	ldr	r3, [r8, #8]
   71a14:	movw	r2, #9312	; 0x2460
   71a18:	ldr	r0, [r7, #8]
   71a1c:	add	r3, r3, r3, lsl #2
   71a20:	add	r0, r0, r3, lsl #3
   71a24:	ldrh	r3, [r0, #8]
   71a28:	tst	r2, r3
   71a2c:	moveq	r3, #4
   71a30:	strheq	r3, [r0, #8]
   71a34:	bne	74dac <fputs@plt+0x63cbc>
   71a38:	ldr	r1, [r7, #176]	; 0xb0
   71a3c:	mov	r2, #4096	; 0x1000
   71a40:	add	r8, r8, #20
   71a44:	ldr	lr, [r8, #-16]
   71a48:	ldr	ip, [r1, #8]
   71a4c:	ldr	r3, [r1, #48]	; 0x30
   71a50:	ldr	r1, [r1, #16]
   71a54:	add	r3, r3, r3, lsl #2
   71a58:	add	r3, ip, r3, lsl #2
   71a5c:	ldr	r3, [r3, #4]
   71a60:	add	r3, r3, lr
   71a64:	add	r3, r3, r3, lsl #2
   71a68:	add	r1, r1, r3, lsl #3
   71a6c:	bl	21368 <fputs@plt+0x10278>
   71a70:	b	6df80 <fputs@plt+0x5ce90>
   71a74:	ldr	r3, [r8, #8]
   71a78:	movw	r2, #9312	; 0x2460
   71a7c:	ldr	r5, [r7, #8]
   71a80:	add	r3, r3, r3, lsl #2
   71a84:	add	r5, r5, r3, lsl #3
   71a88:	ldrh	r3, [r5, #8]
   71a8c:	tst	r2, r3
   71a90:	moveq	r3, #4
   71a94:	strheq	r3, [r5, #8]
   71a98:	bne	74bec <fputs@plt+0x63afc>
   71a9c:	ldr	r2, [r8, #4]
   71aa0:	ldr	r3, [r7, #56]	; 0x38
   71aa4:	ldr	r4, [r3, r2, lsl #2]
   71aa8:	ldrb	r3, [r4, #2]
   71aac:	cmp	r3, #0
   71ab0:	bne	7302c <fputs@plt+0x61f3c>
   71ab4:	ldrb	r3, [r4, #3]
   71ab8:	cmp	r3, #0
   71abc:	bne	738f0 <fputs@plt+0x62800>
   71ac0:	ldrb	r3, [r4]
   71ac4:	ldr	r6, [r4, #16]
   71ac8:	cmp	r3, #2
   71acc:	beq	76738 <fputs@plt+0x65648>
   71ad0:	ldrb	r3, [r6, #66]	; 0x42
   71ad4:	cmp	r3, #1
   71ad8:	bne	73008 <fputs@plt+0x61f18>
   71adc:	mov	r3, #0
   71ae0:	mov	r0, r6
   71ae4:	str	r3, [sp, #24]
   71ae8:	bl	1902c <fputs@plt+0x7f3c>
   71aec:	ldrd	r2, [r6, #16]
   71af0:	strd	r2, [r5]
   71af4:	b	73034 <fputs@plt+0x61f44>
   71af8:	ldmib	r8, {r2, r4}
   71afc:	ldr	r3, [r7, #56]	; 0x38
   71b00:	add	r4, r4, r4, lsl #2
   71b04:	ldr	r6, [r3, r2, lsl #2]
   71b08:	ldr	r3, [sp, #36]	; 0x24
   71b0c:	ldr	r5, [r6, #16]
   71b10:	add	r4, r3, r4, lsl #3
   71b14:	ldrb	r3, [r6, #4]
   71b18:	mov	r0, r5
   71b1c:	cmp	r3, #0
   71b20:	bne	7332c <fputs@plt+0x6223c>
   71b24:	bl	1902c <fputs@plt+0x7f3c>
   71b28:	ldr	r0, [fp, #92]	; 0x5c
   71b2c:	ldrd	r2, [r5, #16]
   71b30:	asr	r1, r0, #31
   71b34:	cmp	r0, r2
   71b38:	sbcs	r1, r1, r3
   71b3c:	blt	73340 <fputs@plt+0x62250>
   71b40:	ldr	r3, [r4, #24]
   71b44:	cmp	r2, #32
   71b48:	movcs	r1, r2
   71b4c:	movcc	r1, #32
   71b50:	cmp	r1, r3
   71b54:	bgt	75bbc <fputs@plt+0x64acc>
   71b58:	ldrh	r1, [r4, #8]
   71b5c:	ldr	r3, [r4, #20]
   71b60:	and	r1, r1, #13
   71b64:	str	r3, [r4, #16]
   71b68:	and	r1, r1, #15872	; 0x3e00
   71b6c:	str	r2, [r4, #12]
   71b70:	orr	r1, r1, #16
   71b74:	strh	r1, [r4, #8]
   71b78:	ldrb	r1, [r6, #4]
   71b7c:	cmp	r1, #0
   71b80:	bne	73318 <fputs@plt+0x62228>
   71b84:	mov	r0, r5
   71b88:	str	r1, [sp]
   71b8c:	bl	52fe8 <fputs@plt+0x41ef8>
   71b90:	str	r0, [sp, #24]
   71b94:	ldr	r3, [sp, #24]
   71b98:	cmp	r3, #0
   71b9c:	bne	77594 <fputs@plt+0x664a4>
   71ba0:	mov	r3, #1
   71ba4:	add	r8, r8, #20
   71ba8:	strb	r3, [r4, #10]
   71bac:	b	6df80 <fputs@plt+0x5ce90>
   71bb0:	ldmib	r8, {r1, r3}
   71bb4:	ldr	r2, [r7, #56]	; 0x38
   71bb8:	add	r3, r3, r3, lsl #2
   71bbc:	ldr	r2, [r2, r1, lsl #2]
   71bc0:	ldr	r1, [sp, #36]	; 0x24
   71bc4:	add	r4, r1, r3, lsl #3
   71bc8:	ldr	r3, [r2, #16]
   71bcc:	ldrb	r2, [r3, #56]	; 0x38
   71bd0:	cmp	r2, #0
   71bd4:	beq	7330c <fputs@plt+0x6221c>
   71bd8:	ldr	r3, [r3, #20]
   71bdc:	ldrd	r2, [r3, #8]
   71be0:	ldr	r2, [r2, #4]
   71be4:	rsb	r2, r2, r2, lsl #3
   71be8:	add	r3, r3, r2, lsl #3
   71bec:	ldr	r2, [r3, #20]
   71bf0:	ldr	r5, [r3, #32]
   71bf4:	ldr	r3, [r4, #24]
   71bf8:	cmp	r3, r2
   71bfc:	blt	75be0 <fputs@plt+0x64af0>
   71c00:	ldrh	r3, [r4, #8]
   71c04:	ldr	r0, [r4, #20]
   71c08:	and	r3, r3, #13
   71c0c:	str	r0, [r4, #16]
   71c10:	and	r3, r3, #15872	; 0x3e00
   71c14:	mov	r1, r5
   71c18:	str	r2, [r4, #12]
   71c1c:	orr	r3, r3, #16
   71c20:	add	r8, r8, #20
   71c24:	strh	r3, [r4, #8]
   71c28:	bl	10f58 <memcpy@plt>
   71c2c:	ldr	r1, [r8, #-8]
   71c30:	mov	r3, #0
   71c34:	ldr	r2, [r7, #56]	; 0x38
   71c38:	str	r3, [sp, #24]
   71c3c:	ldr	r2, [r2, r1, lsl #2]
   71c40:	str	r3, [r2, #56]	; 0x38
   71c44:	b	6df80 <fputs@plt+0x5ce90>
   71c48:	ldr	r2, [r8, #4]
   71c4c:	ldr	r3, [r7, #56]	; 0x38
   71c50:	ldr	r1, [r8, #12]
   71c54:	ldr	r4, [r8, #16]
   71c58:	ldr	r3, [r3, r2, lsl #2]
   71c5c:	str	r1, [sp, #24]
   71c60:	ldr	r6, [r3, #16]
   71c64:	ldr	sl, [r3, #24]
   71c68:	ldr	r5, [r6, #32]
   71c6c:	cmp	r5, #0
   71c70:	beq	75ea0 <fputs@plt+0x64db0>
   71c74:	ldrb	r3, [r6, #56]	; 0x38
   71c78:	cmp	r3, #0
   71c7c:	beq	730c0 <fputs@plt+0x61fd0>
   71c80:	ldr	r3, [r6, #20]
   71c84:	ldrd	r2, [r3, #8]
   71c88:	ldr	r2, [r2, #4]
   71c8c:	rsb	r2, r2, r2, lsl #3
   71c90:	add	r3, r3, r2, lsl #3
   71c94:	ldr	r2, [r3, #20]
   71c98:	ldr	r3, [r3, #32]
   71c9c:	add	r1, sl, #12
   71ca0:	add	r0, sl, #4
   71ca4:	str	r5, [sp]
   71ca8:	bl	1f2c0 <fputs@plt+0xe1d0>
   71cac:	cmp	r4, #0
   71cb0:	ble	71ce4 <fputs@plt+0x60bf4>
   71cb4:	ldr	r2, [r5, #4]
   71cb8:	ldrh	r3, [r2, #8]
   71cbc:	ands	r3, r3, #1
   71cc0:	beq	71cd8 <fputs@plt+0x60be8>
   71cc4:	b	72d10 <fputs@plt+0x61c20>
   71cc8:	ldrh	r1, [r2, #48]	; 0x30
   71ccc:	add	r2, r2, #40	; 0x28
   71cd0:	tst	r1, #1
   71cd4:	bne	72d10 <fputs@plt+0x61c20>
   71cd8:	add	r3, r3, #1
   71cdc:	cmp	r4, r3
   71ce0:	bne	71cc8 <fputs@plt+0x60bd8>
   71ce4:	ldr	r3, [sp, #24]
   71ce8:	mov	r2, r5
   71cec:	ldr	r0, [sp, #36]	; 0x24
   71cf0:	add	r1, r3, r3, lsl #2
   71cf4:	mov	r3, #0
   71cf8:	add	r1, r0, r1, lsl #3
   71cfc:	ldrd	r0, [r1, #12]
   71d00:	bl	37904 <fputs@plt+0x26814>
   71d04:	subs	r3, r0, #0
   71d08:	str	r3, [sp, #24]
   71d0c:	bne	72d10 <fputs@plt+0x61c20>
   71d10:	add	r8, r8, #20
   71d14:	b	6df80 <fputs@plt+0x5ce90>
   71d18:	ldr	r2, [r8, #4]
   71d1c:	mov	r5, #0
   71d20:	add	r1, sp, #440	; 0x1b8
   71d24:	ldr	r3, [r7, #56]	; 0x38
   71d28:	ldr	r4, [r3, r2, lsl #2]
   71d2c:	ldr	r0, [r4, #16]
   71d30:	str	r5, [sp, #440]	; 0x1b8
   71d34:	bl	4e568 <fputs@plt+0x3d478>
   71d38:	ldr	r2, [sp, #440]	; 0x1b8
   71d3c:	subs	r3, r0, #0
   71d40:	str	r3, [sp, #24]
   71d44:	strb	r2, [r4, #2]
   71d48:	strb	r5, [r4, #3]
   71d4c:	ldr	r3, [r8, #12]
   71d50:	str	r5, [r4, #56]	; 0x38
   71d54:	str	r3, [r4, #28]
   71d58:	bne	779b4 <fputs@plt+0x668c4>
   71d5c:	ldr	r3, [r8, #8]
   71d60:	cmp	r2, #0
   71d64:	cmpne	r3, #0
   71d68:	addle	r8, r8, #20
   71d6c:	ble	6df80 <fputs@plt+0x5ce90>
   71d70:	b	6e388 <fputs@plt+0x5d298>
   71d74:	ldr	r4, [r8, #4]
   71d78:	ldr	r3, [sp, #36]	; 0x24
   71d7c:	ldr	r1, [r8, #16]
   71d80:	add	r4, r4, r4, lsl #2
   71d84:	add	r4, r3, r4, lsl #3
   71d88:	mov	r0, r4
   71d8c:	bl	1a068 <fputs@plt+0x8f78>
   71d90:	subs	r3, r0, #0
   71d94:	str	r3, [sp, #24]
   71d98:	bne	77970 <fputs@plt+0x66880>
   71d9c:	ldrh	r3, [r4, #8]
   71da0:	tst	r3, #2
   71da4:	beq	71dc4 <fputs@plt+0x60cd4>
   71da8:	ldrb	r2, [r4, #10]
   71dac:	ldr	r1, [sp, #52]	; 0x34
   71db0:	cmp	r2, r1
   71db4:	beq	71dc4 <fputs@plt+0x60cd4>
   71db8:	mov	r0, r4
   71dbc:	bl	2d870 <fputs@plt+0x1c780>
   71dc0:	ldrh	r3, [r4, #8]
   71dc4:	tst	r3, #18
   71dc8:	addeq	r8, r8, #20
   71dcc:	beq	6df80 <fputs@plt+0x5ce90>
   71dd0:	tst	r3, #16384	; 0x4000
   71dd4:	ldr	r3, [r4, #12]
   71dd8:	ldrne	r2, [r4]
   71ddc:	addne	r3, r3, r2
   71de0:	ldr	r2, [r4, #32]
   71de4:	ldr	r2, [r2, #92]	; 0x5c
   71de8:	cmp	r2, r3
   71dec:	blt	73340 <fputs@plt+0x62250>
   71df0:	add	r8, r8, #20
   71df4:	b	6df80 <fputs@plt+0x5ce90>
   71df8:	ldr	r2, [r8, #4]
   71dfc:	ldr	r3, [fp, #16]
   71e00:	add	r3, r3, r2, lsl #4
   71e04:	ldr	r3, [r3, #4]
   71e08:	ldm	r3, {r2, r4}
   71e0c:	ldrb	r3, [r4, #17]
   71e10:	str	r2, [r4, #4]
   71e14:	cmp	r3, #0
   71e18:	beq	72d14 <fputs@plt+0x61c24>
   71e1c:	ldr	r3, [r4, #12]
   71e20:	mov	r0, r4
   71e24:	ldr	r5, [r4, #44]	; 0x2c
   71e28:	ldr	r3, [r3, #56]	; 0x38
   71e2c:	mov	r1, r5
   71e30:	ldr	r3, [r3, #36]	; 0x24
   71e34:	rev	sl, r3
   71e38:	mov	r2, sl
   71e3c:	bl	15be4 <fputs@plt+0x4af4>
   71e40:	cmp	r5, r0
   71e44:	mov	r6, r0
   71e48:	bcc	73da0 <fputs@plt+0x62cb0>
   71e4c:	cmp	sl, #0
   71e50:	beq	6ee14 <fputs@plt+0x5dd24>
   71e54:	mov	r2, #0
   71e58:	ldr	r0, [r4, #8]
   71e5c:	mov	r1, r2
   71e60:	bl	53550 <fputs@plt+0x42460>
   71e64:	subs	r3, r0, #0
   71e68:	str	r3, [sp, #24]
   71e6c:	bne	73dbc <fputs@plt+0x62ccc>
   71e70:	ldr	r3, [r4, #8]
   71e74:	cmp	r3, #0
   71e78:	beq	71e94 <fputs@plt+0x60da4>
   71e7c:	ldrb	r2, [r3, #64]	; 0x40
   71e80:	bic	r2, r2, #4
   71e84:	strb	r2, [r3, #64]	; 0x40
   71e88:	ldr	r3, [r3, #8]
   71e8c:	cmp	r3, #0
   71e90:	bne	71e7c <fputs@plt+0x60d8c>
   71e94:	mov	r3, #0
   71e98:	mov	r2, r5
   71e9c:	mov	r1, r6
   71ea0:	mov	r0, r4
   71ea4:	bl	50574 <fputs@plt+0x3f484>
   71ea8:	subs	r3, r0, #0
   71eac:	str	r3, [sp, #24]
   71eb0:	bne	73dbc <fputs@plt+0x62ccc>
   71eb4:	ldr	r3, [r4, #12]
   71eb8:	ldr	r0, [r3, #72]	; 0x48
   71ebc:	bl	49d14 <fputs@plt+0x38c24>
   71ec0:	ldr	r2, [r4, #12]
   71ec4:	str	r0, [sp, #24]
   71ec8:	ldr	r3, [r4, #44]	; 0x2c
   71ecc:	ldr	r2, [r2, #56]	; 0x38
   71ed0:	rev	r3, r3
   71ed4:	str	r3, [r2, #28]
   71ed8:	b	73dac <fputs@plt+0x62cbc>
   71edc:	ldr	r4, [r8, #16]
   71ee0:	ldrb	sl, [r4, #26]
   71ee4:	ldr	r5, [r4, #4]
   71ee8:	ldr	r2, [r4, #8]
   71eec:	b	71764 <fputs@plt+0x60674>
   71ef0:	ldr	r3, [r8, #4]
   71ef4:	ldr	ip, [sp, #36]	; 0x24
   71ef8:	add	r3, r3, r3, lsl #2
   71efc:	lsl	r3, r3, #3
   71f00:	ldr	r2, [ip, r3]
   71f04:	add	r1, ip, r3
   71f08:	ldr	r1, [r1, #4]
   71f0c:	subs	r2, r2, #1
   71f10:	str	r2, [sp, #112]	; 0x70
   71f14:	sbc	r2, r1, #0
   71f18:	str	r2, [sp, #116]	; 0x74
   71f1c:	ldrd	r0, [sp, #112]	; 0x70
   71f20:	orrs	r2, r0, r1
   71f24:	strd	r0, [ip, r3]
   71f28:	addne	r8, r8, #20
   71f2c:	bne	6df80 <fputs@plt+0x5ce90>
   71f30:	b	6ed20 <fputs@plt+0x5dc30>
   71f34:	ldr	r3, [r8, #4]
   71f38:	ldr	r2, [sp, #36]	; 0x24
   71f3c:	add	r3, r3, r3, lsl #2
   71f40:	lsl	r3, r3, #3
   71f44:	ldrd	r4, [r2, r3]
   71f48:	orrs	r2, r4, r5
   71f4c:	addeq	r8, r8, #20
   71f50:	beq	6df80 <fputs@plt+0x5ce90>
   71f54:	b	701f0 <fputs@plt+0x5f100>
   71f58:	ldr	r3, [r8, #4]
   71f5c:	ldr	r2, [r7, #176]	; 0xb0
   71f60:	add	r3, r3, r3, lsl #2
   71f64:	cmp	r2, #0
   71f68:	lsl	r4, r3, #3
   71f6c:	bne	71fe0 <fputs@plt+0x60ef0>
   71f70:	ldr	r3, [sp, #36]	; 0x24
   71f74:	add	r4, r3, r4
   71f78:	mov	r0, r4
   71f7c:	add	r8, r8, #20
   71f80:	bl	1b990 <fputs@plt+0xa8a0>
   71f84:	ldr	r6, [r8, #-12]
   71f88:	strd	r0, [r4]
   71f8c:	ldrh	r3, [r4, #8]
   71f90:	ldr	sl, [sp, #36]	; 0x24
   71f94:	add	r6, r6, r6, lsl #2
   71f98:	and	r3, r3, #15872	; 0x3e00
   71f9c:	lsl	r6, r6, #3
   71fa0:	orr	r3, r3, #4
   71fa4:	add	r5, sl, r6
   71fa8:	mov	r0, r5
   71fac:	strh	r3, [r4, #8]
   71fb0:	bl	1b990 <fputs@plt+0xa8a0>
   71fb4:	ldrh	ip, [r5, #8]
   71fb8:	strd	r0, [sl, r6]
   71fbc:	ldrd	r2, [r4]
   71fc0:	and	ip, ip, #15872	; 0x3e00
   71fc4:	orr	ip, ip, #4
   71fc8:	cmp	r2, r0
   71fcc:	sbcs	r3, r3, r1
   71fd0:	strh	ip, [r5, #8]
   71fd4:	strdlt	r0, [r4]
   71fd8:	b	6df80 <fputs@plt+0x5ce90>
   71fdc:	mov	r2, r3
   71fe0:	ldr	r3, [r2, #4]
   71fe4:	cmp	r3, #0
   71fe8:	bne	71fdc <fputs@plt+0x60eec>
   71fec:	ldr	r3, [r2, #16]
   71ff0:	add	r4, r3, r4
   71ff4:	b	71f78 <fputs@plt+0x60e88>
   71ff8:	ldr	r3, [r8, #4]
   71ffc:	cmp	r3, #0
   72000:	beq	73098 <fputs@plt+0x61fa8>
   72004:	add	r3, fp, #448	; 0x1c0
   72008:	ldrd	r0, [r3, #-8]
   7200c:	orrs	r2, r0, r1
   72010:	addne	r8, r8, #20
   72014:	bne	6df80 <fputs@plt+0x5ce90>
   72018:	ldrd	r2, [r3]
   7201c:	orrs	r3, r2, r3
   72020:	addne	r8, r8, #20
   72024:	bne	6df80 <fputs@plt+0x5ce90>
   72028:	b	6ed20 <fputs@plt+0x5dc30>
   7202c:	ldr	r3, [r8, #8]
   72030:	movw	r2, #9312	; 0x2460
   72034:	ldr	r0, [r7, #8]
   72038:	add	r3, r3, r3, lsl #2
   7203c:	add	r0, r0, r3, lsl #3
   72040:	ldrh	r3, [r0, #8]
   72044:	tst	r2, r3
   72048:	moveq	r3, #4
   7204c:	strheq	r3, [r0, #8]
   72050:	bne	74be4 <fputs@plt+0x63af4>
   72054:	ldr	r3, [r8, #16]
   72058:	mov	r2, #8
   7205c:	add	r8, r8, #20
   72060:	strh	r2, [r0, #8]
   72064:	ldrd	r2, [r3]
   72068:	strd	r2, [r0]
   7206c:	b	6df80 <fputs@plt+0x5ce90>
   72070:	ldrb	r2, [r8, #3]
   72074:	ldr	r3, [r8, #12]
   72078:	ldr	r5, [r8, #16]
   7207c:	cmp	r2, #0
   72080:	ldr	r2, [sp, #36]	; 0x24
   72084:	add	r3, r3, r3, lsl #2
   72088:	add	r6, r2, r3, lsl #3
   7208c:	bne	75730 <fputs@plt+0x64640>
   72090:	ldr	r2, [fp, #132]	; 0x84
   72094:	ldr	r3, [r7, #184]	; 0xb8
   72098:	cmp	r3, r2
   7209c:	bge	77dd8 <fputs@plt+0x66ce8>
   720a0:	ldrh	r2, [r6, #8]
   720a4:	tst	r2, #64	; 0x40
   720a8:	beq	75a44 <fputs@plt+0x64954>
   720ac:	ldr	r4, [r6]
   720b0:	ldr	sl, [r4, #64]	; 0x40
   720b4:	add	r2, r4, #80	; 0x50
   720b8:	str	r2, [sp, #36]	; 0x24
   720bc:	ldr	r2, [r4, #68]	; 0x44
   720c0:	add	r1, sl, sl, lsl #2
   720c4:	add	r1, r4, r1, lsl #3
   720c8:	add	r1, r1, #80	; 0x50
   720cc:	ldr	r0, [r7]
   720d0:	add	r3, r3, #1
   720d4:	uxth	r2, r2
   720d8:	add	lr, r1, r2, lsl #2
   720dc:	mov	ip, #0
   720e0:	ldr	r6, [sp, #44]	; 0x2c
   720e4:	ldr	r8, [r5]
   720e8:	str	r3, [r7, #184]	; 0xb8
   720ec:	ldr	r3, [r7, #176]	; 0xb0
   720f0:	str	r6, [r4, #32]
   720f4:	ldr	r6, [r0, #84]	; 0x54
   720f8:	str	r8, [sp, #40]	; 0x28
   720fc:	ldr	r0, [sp, #48]	; 0x30
   72100:	str	r0, [r4, #36]	; 0x24
   72104:	ldr	r0, [r5, #4]
   72108:	str	r3, [r4, #4]
   7210c:	ldr	r3, [r5, #16]
   72110:	ldr	r5, [r7, #92]	; 0x5c
   72114:	str	r6, [r4, #76]	; 0x4c
   72118:	ldr	r6, [r7, #204]	; 0xcc
   7211c:	str	r5, [r4, #72]	; 0x48
   72120:	ldr	r5, [sp, #36]	; 0x24
   72124:	str	r6, [r4, #40]	; 0x28
   72128:	str	r8, [r7, #4]
   7212c:	str	r5, [r7, #8]
   72130:	str	sl, [r7, #28]
   72134:	str	r0, [r7, #32]
   72138:	mov	r0, lr
   7213c:	str	r2, [r7, #36]	; 0x24
   72140:	mov	r2, r3
   72144:	str	r1, [r7, #56]	; 0x38
   72148:	mov	r1, ip
   7214c:	str	ip, [r7, #92]	; 0x5c
   72150:	str	r4, [r7, #176]	; 0xb0
   72154:	str	r3, [r7, #196]	; 0xc4
   72158:	str	lr, [r7, #200]	; 0xc8
   7215c:	str	ip, [r7, #204]	; 0xcc
   72160:	bl	10ebc <memset@plt>
   72164:	b	6df80 <fputs@plt+0x5ce90>
   72168:	ldr	r3, [r8, #8]
   7216c:	movw	r2, #9312	; 0x2460
   72170:	ldr	r1, [r7, #8]
   72174:	add	r3, r3, r3, lsl #2
   72178:	add	sl, r1, r3, lsl #3
   7217c:	ldrh	r3, [sl, #8]
   72180:	tst	r2, r3
   72184:	moveq	r3, #4
   72188:	strheq	r3, [sl, #8]
   7218c:	bne	74750 <fputs@plt+0x63660>
   72190:	ldr	r2, [fp, #156]	; 0x9c
   72194:	mov	r1, #1
   72198:	ldr	r3, [fp, #168]	; 0xa8
   7219c:	strh	r1, [sl, #8]
   721a0:	add	r3, r3, r1
   721a4:	cmp	r2, r3
   721a8:	bgt	77774 <fputs@plt+0x66684>
   721ac:	mov	r2, #0
   721b0:	ldr	r5, [r8, #4]
   721b4:	ldr	r3, [r8, #12]
   721b8:	mov	r1, r3
   721bc:	ldr	r3, [fp, #16]
   721c0:	str	r1, [sp, #132]	; 0x84
   721c4:	lsl	r1, r1, #4
   721c8:	add	r3, r3, r1
   721cc:	str	r1, [sp, #104]	; 0x68
   721d0:	ldr	r4, [r3, #4]
   721d4:	ldr	r1, [r4]
   721d8:	ldr	r0, [r4, #4]
   721dc:	ldr	r3, [r0, #8]
   721e0:	str	r1, [r0, #4]
   721e4:	str	r0, [sp, #64]	; 0x40
   721e8:	str	r2, [sp, #368]	; 0x170
   721ec:	cmp	r3, r2
   721f0:	bne	742fc <fputs@plt+0x6320c>
   721f4:	cmp	r5, #1
   721f8:	bls	760fc <fputs@plt+0x6500c>
   721fc:	add	r2, sp, #368	; 0x170
   72200:	mov	r1, r5
   72204:	ldr	r0, [sp, #64]	; 0x40
   72208:	bl	4cc90 <fputs@plt+0x3bba0>
   7220c:	cmp	r0, #0
   72210:	str	r0, [sp, #24]
   72214:	str	r0, [sp, #336]	; 0x150
   72218:	beq	739d8 <fputs@plt+0x628e8>
   7221c:	mov	r3, sl
   72220:	mov	sl, fp
   72224:	mov	fp, r9
   72228:	mov	r9, r3
   7222c:	ldr	r3, [sp, #40]	; 0x28
   72230:	movw	r5, #52429	; 0xcccd
   72234:	movt	r5, #52428	; 0xcccc
   72238:	mov	r2, #4
   7223c:	mov	r0, #0
   72240:	mov	r1, #0
   72244:	sub	r3, r8, r3
   72248:	asr	r3, r3, #2
   7224c:	mul	r5, r5, r3
   72250:	ldr	r3, [r7, #44]	; 0x2c
   72254:	strd	r0, [r9]
   72258:	strh	r2, [r9, #8]
   7225c:	b	6e67c <fputs@plt+0x5d58c>
   72260:	ldr	r2, [r8, #4]
   72264:	cmp	sl, #115	; 0x73
   72268:	add	ip, sp, #368	; 0x170
   7226c:	movhi	sl, #0
   72270:	mvnls	sl, #0
   72274:	ldr	r3, [r7, #56]	; 0x38
   72278:	str	ip, [sp, #64]	; 0x40
   7227c:	ldr	r0, [r8, #16]
   72280:	ldr	r2, [r3, r2, lsl #2]
   72284:	ldr	r1, [r2, #24]
   72288:	strb	sl, [sp, #378]	; 0x17a
   7228c:	ldr	r3, [r8, #12]
   72290:	ldr	r5, [r2, #16]
   72294:	strh	r0, [ip, #8]
   72298:	ldr	r2, [sp, #36]	; 0x24
   7229c:	add	r3, r3, r3, lsl #2
   722a0:	str	r1, [sp, #368]	; 0x170
   722a4:	mov	r0, r5
   722a8:	add	r3, r2, r3, lsl #3
   722ac:	str	r3, [sp, #372]	; 0x174
   722b0:	bl	1902c <fputs@plt+0x7f3c>
   722b4:	ldr	ip, [r5, #16]
   722b8:	mov	r1, #0
   722bc:	mvn	r0, #-2147483647	; 0x80000001
   722c0:	ldr	r3, [r5, #20]
   722c4:	subs	r2, ip, #1
   722c8:	sbc	r3, r3, #0
   722cc:	strd	r2, [sp, #120]	; 0x78
   722d0:	ldrd	r2, [sp, #120]	; 0x78
   722d4:	cmp	r3, r1
   722d8:	cmpeq	r2, r0
   722dc:	bhi	74384 <fputs@plt+0x63294>
   722e0:	mov	r4, #0
   722e4:	mov	r2, ip
   722e8:	add	r6, sp, #440	; 0x1b8
   722ec:	add	ip, sp, #448	; 0x1c0
   722f0:	mov	r3, #1
   722f4:	mov	r0, r5
   722f8:	mov	r1, r4
   722fc:	str	r6, [sp]
   72300:	strh	r4, [ip]
   72304:	str	r4, [sp, #464]	; 0x1d0
   72308:	str	fp, [sp, #472]	; 0x1d8
   7230c:	bl	555b8 <fputs@plt+0x444c8>
   72310:	subs	r3, r0, #0
   72314:	str	r3, [sp, #24]
   72318:	beq	73808 <fputs@plt+0x62718>
   7231c:	ldrb	r3, [r8]
   72320:	ldr	r2, [sp, #24]
   72324:	tst	r3, #1
   72328:	rsbeq	r3, r4, #0
   7232c:	addne	r3, r4, #1
   72330:	cmp	r2, #0
   72334:	bne	778f0 <fputs@plt+0x66800>
   72338:	cmp	r3, #0
   7233c:	addle	r8, r8, #20
   72340:	ble	6df80 <fputs@plt+0x5ce90>
   72344:	b	6ed20 <fputs@plt+0x5dc30>
   72348:	ldr	r2, [r8, #4]
   7234c:	ldr	r3, [r7, #56]	; 0x38
   72350:	ldr	r5, [r3, r2, lsl #2]
   72354:	ldr	r3, [r5, #16]
   72358:	ldrb	r3, [r3, #66]	; 0x42
   7235c:	cmp	r3, #1
   72360:	bne	74b0c <fputs@plt+0x63a1c>
   72364:	ldrb	r4, [r5, #2]
   72368:	cmp	r4, #0
   7236c:	beq	749a4 <fputs@plt+0x638b4>
   72370:	ldr	r3, [r8, #8]
   72374:	movw	r2, #9312	; 0x2460
   72378:	add	r8, r8, #20
   7237c:	ldr	r1, [sp, #36]	; 0x24
   72380:	add	r3, r3, r3, lsl #2
   72384:	add	r0, r1, r3, lsl #3
   72388:	ldrh	r3, [r0, #8]
   7238c:	ands	r2, r2, r3
   72390:	moveq	r3, #1
   72394:	streq	r2, [sp, #24]
   72398:	strheq	r3, [r0, #8]
   7239c:	beq	6df80 <fputs@plt+0x5ce90>
   723a0:	mov	r3, #0
   723a4:	str	r3, [sp, #24]
   723a8:	bl	208e0 <fputs@plt+0xf7f0>
   723ac:	b	6df80 <fputs@plt+0x5ce90>
   723b0:	ldmib	r8, {r1, r2, r3}
   723b4:	ldr	r0, [sp, #36]	; 0x24
   723b8:	add	r1, r1, r1, lsl #2
   723bc:	add	r2, r2, r2, lsl #2
   723c0:	add	r3, r3, r3, lsl #2
   723c4:	add	r5, r0, r1, lsl #3
   723c8:	add	r6, r0, r2, lsl #3
   723cc:	ldrh	r1, [r5, #8]
   723d0:	add	r4, r0, r3, lsl #3
   723d4:	ldrh	r2, [r6, #8]
   723d8:	orr	r3, r1, r2
   723dc:	tst	r3, #1
   723e0:	beq	73124 <fputs@plt+0x62034>
   723e4:	ldrh	r3, [r4, #8]
   723e8:	movw	r2, #9312	; 0x2460
   723ec:	add	r8, r8, #20
   723f0:	tst	r2, r3
   723f4:	moveq	r3, #1
   723f8:	strheq	r3, [r4, #8]
   723fc:	beq	6df80 <fputs@plt+0x5ce90>
   72400:	mov	r0, r4
   72404:	bl	208e0 <fputs@plt+0xf7f0>
   72408:	b	6df80 <fputs@plt+0x5ce90>
   7240c:	ldr	r5, [r8, #4]
   72410:	ldr	r3, [sp, #36]	; 0x24
   72414:	add	r5, r5, r5, lsl #2
   72418:	add	r5, r3, r5, lsl #3
   7241c:	ldrh	r3, [r5, #8]
   72420:	ands	r2, r3, #12
   72424:	str	r2, [sp, #132]	; 0x84
   72428:	bne	72438 <fputs@plt+0x61348>
   7242c:	ands	r3, r3, #18
   72430:	str	r3, [sp, #132]	; 0x84
   72434:	bne	761a0 <fputs@plt+0x650b0>
   72438:	ldr	r3, [r8, #8]
   7243c:	add	sl, r8, #20
   72440:	ldr	r2, [sp, #36]	; 0x24
   72444:	add	r3, r3, r3, lsl #2
   72448:	add	r6, r2, r3, lsl #3
   7244c:	ldrh	r3, [r6, #8]
   72450:	ands	r2, r3, #12
   72454:	str	r2, [sp, #104]	; 0x68
   72458:	bne	73584 <fputs@plt+0x62494>
   7245c:	tst	r3, #18
   72460:	bne	73574 <fputs@plt+0x62484>
   72464:	ldrh	r2, [r5, #8]
   72468:	ldr	r4, [r8, #12]
   7246c:	orr	r3, r3, r2
   72470:	ands	r3, r3, #1
   72474:	add	r4, r4, r4, lsl #2
   72478:	str	r3, [sp, #104]	; 0x68
   7247c:	ldr	r3, [sp, #36]	; 0x24
   72480:	add	r4, r3, r4, lsl #3
   72484:	beq	73c44 <fputs@plt+0x62b54>
   72488:	ldrh	r5, [r4, #8]
   7248c:	movw	r3, #9312	; 0x2460
   72490:	tst	r5, r3
   72494:	moveq	r3, #1
   72498:	moveq	r8, sl
   7249c:	strheq	r3, [r4, #8]
   724a0:	beq	6df80 <fputs@plt+0x5ce90>
   724a4:	mov	r0, r4
   724a8:	mov	r8, sl
   724ac:	bl	208e0 <fputs@plt+0xf7f0>
   724b0:	b	6df80 <fputs@plt+0x5ce90>
   724b4:	add	r3, r8, #20
   724b8:	ldr	r2, [r8, #4]
   724bc:	str	r3, [sp, #104]	; 0x68
   724c0:	ldr	r3, [r8, #8]
   724c4:	ldr	r1, [sp, #36]	; 0x24
   724c8:	add	r2, r2, r2, lsl #2
   724cc:	ldr	r6, [r8, #12]
   724d0:	add	r3, r3, r3, lsl #2
   724d4:	add	sl, r1, r2, lsl #3
   724d8:	add	r0, r1, r3, lsl #3
   724dc:	ldrh	r3, [sl, #8]
   724e0:	add	r6, r6, r6, lsl #2
   724e4:	ldrh	r2, [r0, #8]
   724e8:	add	r6, r1, r6, lsl #3
   724ec:	orr	r3, r3, r2
   724f0:	tst	r3, #1
   724f4:	beq	74c20 <fputs@plt+0x63b30>
   724f8:	ldrh	r3, [r6, #8]
   724fc:	movw	r2, #9312	; 0x2460
   72500:	tst	r2, r3
   72504:	bne	75bac <fputs@plt+0x64abc>
   72508:	mov	r3, #1
   7250c:	ldr	r8, [sp, #104]	; 0x68
   72510:	strh	r3, [r6, #8]
   72514:	b	6df80 <fputs@plt+0x5ce90>
   72518:	ldr	r2, [r8, #4]
   7251c:	ldr	r3, [r8, #12]
   72520:	ldr	r1, [sp, #36]	; 0x24
   72524:	add	r2, r2, r2, lsl #2
   72528:	ldrb	r0, [r8, #3]
   7252c:	add	r3, r3, r3, lsl #2
   72530:	add	r5, r1, r2, lsl #3
   72534:	add	r3, r1, r3, lsl #3
   72538:	ldrh	r4, [r5, #8]
   7253c:	ldrh	r6, [r3, #8]
   72540:	str	r3, [sp, #64]	; 0x40
   72544:	orr	r3, r4, r6
   72548:	ands	r1, r3, #1
   7254c:	beq	7343c <fputs@plt+0x6234c>
   72550:	tst	r0, #128	; 0x80
   72554:	and	r3, r0, #32
   72558:	bne	73c98 <fputs@plt+0x62ba8>
   7255c:	cmp	r3, #0
   72560:	beq	760ec <fputs@plt+0x64ffc>
   72564:	ldr	r3, [r8, #8]
   72568:	add	r8, r8, #20
   7256c:	ldr	r2, [sp, #36]	; 0x24
   72570:	add	r3, r3, r3, lsl #2
   72574:	add	r3, r2, r3, lsl #3
   72578:	ldrh	r2, [r3, #8]
   7257c:	and	r2, r2, #15872	; 0x3e00
   72580:	orr	r2, r2, #1
   72584:	strh	r2, [r3, #8]
   72588:	b	6df80 <fputs@plt+0x5ce90>
   7258c:	ldr	r0, [sp, #36]	; 0x24
   72590:	movw	r1, #9312	; 0x2460
   72594:	ldr	r2, [r8, #8]
   72598:	ldr	r3, [r8, #4]
   7259c:	add	r2, r2, r2, lsl #2
   725a0:	add	r5, r0, r2, lsl #3
   725a4:	add	r3, r3, r3, lsl #2
   725a8:	ldrh	r2, [r5, #8]
   725ac:	add	r4, r0, r3, lsl #3
   725b0:	tst	r1, r2
   725b4:	moveq	r3, #1
   725b8:	strheq	r3, [r5, #8]
   725bc:	bne	7446c <fputs@plt+0x6337c>
   725c0:	ldrh	r3, [r4, #8]
   725c4:	add	r8, r8, #20
   725c8:	tst	r3, #1
   725cc:	bne	6df80 <fputs@plt+0x5ce90>
   725d0:	mov	r3, #4
   725d4:	mov	r0, r4
   725d8:	strh	r3, [r5, #8]
   725dc:	bl	1b990 <fputs@plt+0xa8a0>
   725e0:	mvn	r0, r0
   725e4:	mvn	r1, r1
   725e8:	strd	r0, [r5]
   725ec:	b	6df80 <fputs@plt+0x5ce90>
   725f0:	ldr	r2, [r8, #4]
   725f4:	ldr	r3, [r7, #56]	; 0x38
   725f8:	ldr	r3, [r3, r2, lsl #2]
   725fc:	ldrb	r2, [r3]
   72600:	ldr	r1, [r3, #16]
   72604:	cmp	r2, #1
   72608:	beq	7441c <fputs@plt+0x6332c>
   7260c:	mov	r2, #0
   72610:	ldr	r0, [r1]
   72614:	ldr	r1, [r1, #52]	; 0x34
   72618:	bl	535a0 <fputs@plt+0x424b0>
   7261c:	subs	r3, r0, #0
   72620:	str	r3, [sp, #24]
   72624:	bne	77fb8 <fputs@plt+0x66ec8>
   72628:	add	r8, r8, #20
   7262c:	b	6df80 <fputs@plt+0x5ce90>
   72630:	mov	r2, #0
   72634:	ldr	r3, [fp, #16]
   72638:	str	r2, [sp, #440]	; 0x1b8
   7263c:	ldr	r1, [r8, #4]
   72640:	ldr	r0, [r8, #8]
   72644:	ldr	r2, [r8, #12]
   72648:	add	r3, r3, r0, lsl #4
   7264c:	cmp	r2, #0
   72650:	ldr	r0, [r3, #4]
   72654:	addne	r2, sp, #440	; 0x1b8
   72658:	bl	535a0 <fputs@plt+0x424b0>
   7265c:	ldr	r3, [r8, #12]
   72660:	str	r0, [sp, #24]
   72664:	cmp	r3, #0
   72668:	beq	7269c <fputs@plt+0x615ac>
   7266c:	ldr	r2, [r7, #92]	; 0x5c
   72670:	ldr	ip, [sp, #440]	; 0x1b8
   72674:	add	r2, r2, ip
   72678:	str	r2, [r7, #92]	; 0x5c
   7267c:	ble	7269c <fputs@plt+0x615ac>
   72680:	ldr	r2, [sp, #36]	; 0x24
   72684:	add	r3, r3, r3, lsl #2
   72688:	lsl	r3, r3, #3
   7268c:	ldrd	r0, [r2, r3]
   72690:	adds	r4, r0, ip
   72694:	adc	r5, r1, ip, asr #31
   72698:	strd	r4, [r2, r3]
   7269c:	ldr	r3, [sp, #24]
   726a0:	cmp	r3, #0
   726a4:	bne	7774c <fputs@plt+0x6665c>
   726a8:	add	r8, r8, #20
   726ac:	b	6df80 <fputs@plt+0x5ce90>
   726b0:	ldr	r4, [r8, #4]
   726b4:	mov	r0, #0
   726b8:	add	sl, sp, #368	; 0x170
   726bc:	mov	r3, #0
   726c0:	mov	r2, #0
   726c4:	ldr	ip, [r7, #56]	; 0x38
   726c8:	add	r1, sp, #440	; 0x1b8
   726cc:	ldr	lr, [r8, #12]
   726d0:	ldr	r4, [ip, r4, lsl #2]
   726d4:	ldr	r5, [r4, #16]
   726d8:	ldr	r6, [r4, #24]
   726dc:	strb	r0, [sp, #450]	; 0x1c2
   726e0:	ldr	ip, [r8, #8]
   726e4:	stm	sp, {r0, sl}
   726e8:	add	r0, sp, #448	; 0x1c0
   726ec:	strh	lr, [r0]
   726f0:	mov	r0, r5
   726f4:	ldr	lr, [sp, #36]	; 0x24
   726f8:	add	ip, ip, ip, lsl #2
   726fc:	str	r6, [sp, #440]	; 0x1b8
   72700:	add	ip, lr, ip, lsl #3
   72704:	str	ip, [sp, #444]	; 0x1bc
   72708:	bl	53da4 <fputs@plt+0x42cb4>
   7270c:	subs	r3, r0, #0
   72710:	str	r3, [sp, #24]
   72714:	bne	77670 <fputs@plt+0x66580>
   72718:	ldr	r3, [sp, #368]	; 0x170
   7271c:	cmp	r3, #0
   72720:	beq	7442c <fputs@plt+0x6333c>
   72724:	mov	r3, #0
   72728:	add	r8, r8, #20
   7272c:	str	r3, [r4, #56]	; 0x38
   72730:	b	6df80 <fputs@plt+0x5ce90>
   72734:	ldr	r0, [r8, #4]
   72738:	mov	r2, #0
   7273c:	mov	r1, #1
   72740:	add	r8, r8, #20
   72744:	ldr	r3, [r7, #56]	; 0x38
   72748:	ldr	r3, [r3, r0, lsl #2]
   7274c:	ldrb	r4, [r3]
   72750:	strb	r1, [r3, #2]
   72754:	str	r2, [r3, #56]	; 0x38
   72758:	cmp	r4, r2
   7275c:	bne	6df80 <fputs@plt+0x5ce90>
   72760:	ldr	r5, [r3, #16]
   72764:	ldr	r0, [r5, #48]	; 0x30
   72768:	bl	19898 <fputs@plt+0x87a8>
   7276c:	str	r4, [r5, #48]	; 0x30
   72770:	strb	r4, [r5, #66]	; 0x42
   72774:	b	6df80 <fputs@plt+0x5ce90>
   72778:	ldr	r1, [r8, #4]
   7277c:	ldr	r2, [r7, #56]	; 0x38
   72780:	ldr	r3, [fp, #216]	; 0xd8
   72784:	ldrb	r6, [r8, #3]
   72788:	ldr	r5, [r2, r1, lsl #2]
   7278c:	cmp	r3, #0
   72790:	ldr	r4, [r5, #16]
   72794:	beq	72a80 <fputs@plt+0x61990>
   72798:	ldr	r3, [r8, #16]
   7279c:	cmp	r3, #0
   727a0:	beq	72a80 <fputs@plt+0x61990>
   727a4:	ldrb	r3, [r5, #4]
   727a8:	cmp	r3, #0
   727ac:	beq	72a80 <fputs@plt+0x61990>
   727b0:	cmp	r6, #0
   727b4:	beq	76a28 <fputs@plt+0x65938>
   727b8:	mov	r0, r4
   727bc:	bl	1902c <fputs@plt+0x7f3c>
   727c0:	ldrd	r2, [r4, #16]
   727c4:	ldr	r0, [r5, #16]
   727c8:	strd	r2, [r5, #40]	; 0x28
   727cc:	ldrb	r1, [r8, #3]
   727d0:	bl	54658 <fputs@plt+0x43568>
   727d4:	subs	r2, r0, #0
   727d8:	mov	r3, #0
   727dc:	str	r2, [sp, #24]
   727e0:	str	r3, [r5, #56]	; 0x38
   727e4:	bne	783d4 <fputs@plt+0x672e4>
   727e8:	ldrsb	r0, [r5, #1]
   727ec:	mov	r1, #9
   727f0:	ldr	r2, [fp, #16]
   727f4:	ldrd	r4, [r5, #40]	; 0x28
   727f8:	ldr	r3, [r8, #16]
   727fc:	ldr	r2, [r2, r0, lsl #4]
   72800:	ldr	r0, [fp, #212]	; 0xd4
   72804:	strd	r4, [sp]
   72808:	ldr	r4, [fp, #216]	; 0xd8
   7280c:	blx	r4
   72810:	ldr	r3, [r8, #8]
   72814:	add	r8, r8, #20
   72818:	ands	r3, r3, #1
   7281c:	str	r3, [sp, #24]
   72820:	beq	6df80 <fputs@plt+0x5ce90>
   72824:	ldr	r3, [r7, #92]	; 0x5c
   72828:	mov	r2, #0
   7282c:	str	r2, [sp, #24]
   72830:	add	r3, r3, #1
   72834:	str	r3, [r7, #92]	; 0x5c
   72838:	b	6df80 <fputs@plt+0x5ce90>
   7283c:	mov	r1, r2
   72840:	ldrb	r2, [r2, #56]	; 0x38
   72844:	cmp	r2, #0
   72848:	bne	73768 <fputs@plt+0x62678>
   7284c:	ldr	r2, [r1, #36]	; 0x24
   72850:	cmp	r2, #0
   72854:	beq	76020 <fputs@plt+0x64f30>
   72858:	ldr	r3, [sp, #64]	; 0x40
   7285c:	add	r2, r3, #40	; 0x28
   72860:	add	r1, r3, #36	; 0x24
   72864:	add	r0, r3, #64	; 0x40
   72868:	bl	2641c <fputs@plt+0x1532c>
   7286c:	subs	r3, r0, #0
   72870:	str	r3, [sp, #24]
   72874:	bne	784d0 <fputs@plt+0x673e0>
   72878:	ldr	r2, [sp, #24]
   7287c:	add	r8, r8, #20
   72880:	ldr	r3, [sp, #104]	; 0x68
   72884:	strb	r2, [r3, #2]
   72888:	b	6df80 <fputs@plt+0x5ce90>
   7288c:	bl	212f0 <fputs@plt+0x10200>
   72890:	b	6e4b8 <fputs@plt+0x5d3c8>
   72894:	ldr	r3, [r3, #12]
   72898:	and	r1, r2, #8
   7289c:	orr	r1, r1, #4
   728a0:	str	r1, [sp, #24]
   728a4:	ldrb	r1, [r7, #88]	; 0x58
   728a8:	ldrb	r3, [r3, #76]	; 0x4c
   728ac:	cmp	r1, r3
   728b0:	strbhi	r3, [r7, #88]	; 0x58
   728b4:	b	6e570 <fputs@plt+0x5d480>
   728b8:	ldr	r6, [r8, #16]
   728bc:	ldrh	r2, [r6, #6]
   728c0:	ldrh	r3, [r6, #8]
   728c4:	add	r2, r2, r3
   728c8:	b	6e598 <fputs@plt+0x5d4a8>
   728cc:	ldr	ip, [sp, #36]	; 0x24
   728d0:	add	r2, r5, r5, lsl #2
   728d4:	str	r2, [sp, #64]	; 0x40
   728d8:	add	r6, ip, r2, lsl #3
   728dc:	mov	r0, r6
   728e0:	bl	1b990 <fputs@plt+0xa8a0>
   728e4:	ldrh	r3, [r6, #8]
   728e8:	mov	r5, r0
   728ec:	ldr	ip, [sp, #36]	; 0x24
   728f0:	ldr	r2, [sp, #64]	; 0x40
   728f4:	and	r3, r3, #15872	; 0x3e00
   728f8:	orr	r3, r3, #4
   728fc:	str	r0, [ip, r2, lsl #3]
   72900:	str	r1, [r6, #4]
   72904:	strh	r3, [r6, #8]
   72908:	b	6e578 <fputs@plt+0x5d488>
   7290c:	add	r8, r8, #20
   72910:	b	6df80 <fputs@plt+0x5ce90>
   72914:	ldrsh	r3, [r7, #68]	; 0x44
   72918:	cmp	r3, #0
   7291c:	bne	771b0 <fputs@plt+0x660c0>
   72920:	mov	r0, r5
   72924:	bl	10f34 <strlen@plt>
   72928:	bic	r2, r0, #-1073741824	; 0xc0000000
   7292c:	mov	r1, r5
   72930:	ldr	r0, [sp, #64]	; 0x40
   72934:	bl	310f8 <fputs@plt+0x20008>
   72938:	ldr	r0, [sp, #64]	; 0x40
   7293c:	bl	240c4 <fputs@plt+0x12fd4>
   72940:	mov	r1, r0
   72944:	mov	r4, r0
   72948:	ldr	r3, [fp, #180]	; 0xb4
   7294c:	ldr	r0, [fp, #184]	; 0xb8
   72950:	blx	r3
   72954:	mov	r1, r4
   72958:	mov	r0, fp
   7295c:	bl	19bf4 <fputs@plt+0x8b04>
   72960:	ldr	r3, [r8, #8]
   72964:	cmp	r3, #0
   72968:	addeq	r8, r8, #20
   7296c:	beq	6df80 <fputs@plt+0x5ce90>
   72970:	b	6e388 <fputs@plt+0x5d298>
   72974:	mov	r0, r6
   72978:	bl	209a4 <fputs@plt+0xf8b4>
   7297c:	b	717f8 <fputs@plt+0x60708>
   72980:	ldr	r3, [r7]
   72984:	add	r3, r3, #448	; 0x1c0
   72988:	ldr	r2, [r3, #-8]
   7298c:	ldr	r0, [r3, #-4]
   72990:	ldr	r1, [r3]
   72994:	ldr	r3, [r3, #4]
   72998:	adds	r2, r2, r1
   7299c:	adc	r3, r0, r3
   729a0:	strd	r2, [sp, #184]	; 0xb8
   729a4:	ldrd	r2, [sp, #184]	; 0xb8
   729a8:	cmp	r2, #1
   729ac:	sbcs	r3, r3, #0
   729b0:	strblt	r5, [sl, #67]	; 0x43
   729b4:	bge	73cc4 <fputs@plt+0x62bd4>
   729b8:	mov	r0, r7
   729bc:	bl	5890c <fputs@plt+0x4781c>
   729c0:	cmp	r0, #5
   729c4:	mov	r4, r0
   729c8:	bne	729e0 <fputs@plt+0x618f0>
   729cc:	b	76174 <fputs@plt+0x65084>
   729d0:	ldr	r3, [r1, #24]
   729d4:	mov	r0, sl
   729d8:	str	r3, [sl, #424]	; 0x1a8
   729dc:	bl	19bf4 <fputs@plt+0x8b04>
   729e0:	ldr	r1, [sl, #424]	; 0x1a8
   729e4:	cmp	r1, #0
   729e8:	bne	729d0 <fputs@plt+0x618e0>
   729ec:	mov	r3, #0
   729f0:	strb	r3, [sl, #75]	; 0x4b
   729f4:	ldr	r2, [r7, #80]	; 0x50
   729f8:	str	r3, [sl, #432]	; 0x1b0
   729fc:	str	r3, [sl, #436]	; 0x1b4
   72a00:	cmp	r2, r3
   72a04:	moveq	r4, #101	; 0x65
   72a08:	movne	r4, #1
   72a0c:	b	6e6d0 <fputs@plt+0x5d5e0>
   72a10:	ldr	r3, [sp, #64]	; 0x40
   72a14:	str	r3, [sp, #24]
   72a18:	ldr	ip, [r4, #4]
   72a1c:	ldr	r0, [r8, #4]
   72a20:	ldr	r2, [ip, #12]
   72a24:	ldr	r3, [fp, #16]
   72a28:	ldr	r1, [r4]
   72a2c:	ldr	r2, [r2, #56]	; 0x38
   72a30:	add	r3, r3, r0, lsl #4
   72a34:	ldr	r3, [r3, #12]
   72a38:	str	r1, [ip, #4]
   72a3c:	ldr	r4, [r2, #40]	; 0x28
   72a40:	ldr	r2, [r3, #4]
   72a44:	rev	r4, r4
   72a48:	ldrb	r3, [r8, #3]
   72a4c:	cmp	r3, #0
   72a50:	beq	72a6c <fputs@plt+0x6197c>
   72a54:	ldr	r3, [r8, #12]
   72a58:	cmp	r3, r4
   72a5c:	bne	7781c <fputs@plt+0x6672c>
   72a60:	ldr	r3, [r8, #16]
   72a64:	cmp	r3, r2
   72a68:	bne	7781c <fputs@plt+0x6672c>
   72a6c:	ldr	r3, [sp, #24]
   72a70:	cmp	r3, #0
   72a74:	bne	7749c <fputs@plt+0x663ac>
   72a78:	add	r8, r8, #20
   72a7c:	b	6df80 <fputs@plt+0x5ce90>
   72a80:	cmp	r6, #0
   72a84:	bne	74ddc <fputs@plt+0x63cec>
   72a88:	mov	r0, r4
   72a8c:	mov	r1, r6
   72a90:	bl	54658 <fputs@plt+0x43568>
   72a94:	subs	r3, r0, #0
   72a98:	str	r6, [r5, #56]	; 0x38
   72a9c:	str	r3, [sp, #24]
   72aa0:	beq	72810 <fputs@plt+0x61720>
   72aa4:	ldr	r3, [sp, #40]	; 0x28
   72aa8:	movw	r5, #52429	; 0xcccd
   72aac:	movt	r5, #52428	; 0xcccc
   72ab0:	mov	sl, fp
   72ab4:	mov	fp, r9
   72ab8:	sub	r2, r8, r3
   72abc:	ldr	r3, [r7, #44]	; 0x2c
   72ac0:	asr	r2, r2, #2
   72ac4:	mul	r5, r5, r2
   72ac8:	b	6e67c <fputs@plt+0x5d58c>
   72acc:	ldr	r1, [pc, #3780]	; 73998 <fputs@plt+0x628a8>
   72ad0:	mov	r2, r5
   72ad4:	mov	r0, fp
   72ad8:	add	r1, pc, r1
   72adc:	bl	44c0c <fputs@plt+0x33b1c>
   72ae0:	mov	r3, #1
   72ae4:	str	r0, [r7, #44]	; 0x2c
   72ae8:	str	r3, [sp, #24]
   72aec:	add	r3, sp, #448	; 0x1c0
   72af0:	movw	r2, #9312	; 0x2460
   72af4:	ldrh	r3, [r3]
   72af8:	tst	r2, r3
   72afc:	bne	72b20 <fputs@plt+0x61a30>
   72b00:	ldr	r3, [sp, #464]	; 0x1d0
   72b04:	cmp	r3, #0
   72b08:	bne	72b20 <fputs@plt+0x61a30>
   72b0c:	ldr	r3, [sp, #24]
   72b10:	cmp	r3, #0
   72b14:	bne	778c8 <fputs@plt+0x667d8>
   72b18:	add	r8, r8, #20
   72b1c:	b	6df80 <fputs@plt+0x5ce90>
   72b20:	mov	r0, r6
   72b24:	bl	209a4 <fputs@plt+0xf8b4>
   72b28:	b	72b0c <fputs@plt+0x61a1c>
   72b2c:	mov	r3, #0
   72b30:	mov	r7, r3
   72b34:	b	6f450 <fputs@plt+0x5e360>
   72b38:	tst	r2, #8
   72b3c:	bne	72d20 <fputs@plt+0x61c30>
   72b40:	cmp	ip, #0
   72b44:	ldr	r3, [r4, #12]
   72b48:	beq	72c1c <fputs@plt+0x61b2c>
   72b4c:	ldr	r1, [r4]
   72b50:	ubfx	r2, r2, #1, #1
   72b54:	add	r3, r3, r1
   72b58:	add	r7, r3, #6
   72b5c:	add	r7, r2, r7, lsl #1
   72b60:	orrs	r2, r8, r9
   72b64:	str	r7, [r4, #28]
   72b68:	beq	6f464 <fputs@plt+0x5e374>
   72b6c:	mov	r0, r4
   72b70:	str	r3, [sp, #64]	; 0x40
   72b74:	bl	2c660 <fputs@plt+0x1b570>
   72b78:	cmp	r0, #0
   72b7c:	ldr	r3, [sp, #64]	; 0x40
   72b80:	beq	6f474 <fputs@plt+0x5e384>
   72b84:	ldr	fp, [sp, #160]	; 0xa0
   72b88:	ldr	sl, [sp, #168]	; 0xa8
   72b8c:	ldr	r7, [sp, #176]	; 0xb0
   72b90:	ldr	r8, [sp, #192]	; 0xc0
   72b94:	b	70ce8 <fputs@plt+0x5fbf8>
   72b98:	mvn	r1, r2
   72b9c:	mvn	r3, r3
   72ba0:	str	r1, [sp, #88]	; 0x58
   72ba4:	str	r3, [sp, #92]	; 0x5c
   72ba8:	ldrd	r0, [sp, #88]	; 0x58
   72bac:	cmp	r0, #128	; 0x80
   72bb0:	sbcs	r3, r1, #0
   72bb4:	blt	6f448 <fputs@plt+0x5e358>
   72bb8:	mov	r3, #0
   72bbc:	movw	r2, #32767	; 0x7fff
   72bc0:	cmp	r1, r3
   72bc4:	cmpeq	r0, r2
   72bc8:	bls	73058 <fputs@plt+0x61f68>
   72bcc:	mov	r3, #0
   72bd0:	movw	r2, #65535	; 0xffff
   72bd4:	movt	r2, #127	; 0x7f
   72bd8:	cmp	r1, r3
   72bdc:	cmpeq	r0, r2
   72be0:	bls	7363c <fputs@plt+0x6254c>
   72be4:	mov	r3, #0
   72be8:	mvn	r2, #-2147483648	; 0x80000000
   72bec:	cmp	r1, r3
   72bf0:	cmpeq	r0, r2
   72bf4:	bls	743fc <fputs@plt+0x6330c>
   72bf8:	movw	r3, #32767	; 0x7fff
   72bfc:	mvn	r2, #0
   72c00:	cmp	r1, r3
   72c04:	cmpeq	r0, r2
   72c08:	movls	r3, #6
   72c0c:	movhi	r3, #8
   72c10:	movls	r7, #5
   72c14:	movhi	r7, #6
   72c18:	b	6f450 <fputs@plt+0x5e360>
   72c1c:	ubfx	r2, r2, #1, #1
   72c20:	add	r7, r3, #6
   72c24:	add	r7, r2, r7, lsl #1
   72c28:	str	r7, [r4, #28]
   72c2c:	b	6f474 <fputs@plt+0x5e384>
   72c30:	mov	r3, #1
   72c34:	mov	r2, #0
   72c38:	strb	r3, [r5, #2]
   72c3c:	str	r2, [sp, #24]
   72c40:	b	6e28c <fputs@plt+0x5d19c>
   72c44:	ldrb	r2, [r1, #2]
   72c48:	add	r3, r6, r3, lsl #1
   72c4c:	ldrh	r3, [r3, #80]	; 0x50
   72c50:	cmp	r2, #0
   72c54:	bne	72c60 <fputs@plt+0x61b70>
   72c58:	adds	r4, r4, lr
   72c5c:	adc	r5, r5, #0
   72c60:	cmp	r3, lr
   72c64:	ldr	ip, [r1, #56]	; 0x38
   72c68:	beq	72f9c <fputs@plt+0x61eac>
   72c6c:	ldr	lr, [r1, #64]	; 0x40
   72c70:	lsl	r3, r3, #1
   72c74:	mov	r0, r6
   72c78:	ldrh	r2, [r1, #20]
   72c7c:	ldrh	r3, [lr, r3]
   72c80:	rev16	r3, r3
   72c84:	and	r3, r3, r2
   72c88:	ldr	r1, [ip, r3]
   72c8c:	rev	r1, r1
   72c90:	bl	4d724 <fputs@plt+0x3c634>
   72c94:	cmp	r0, #0
   72c98:	beq	6f270 <fputs@plt+0x5e180>
   72c9c:	ldr	r3, [sp, #40]	; 0x28
   72ca0:	movw	r5, #52429	; 0xcccd
   72ca4:	movt	r5, #52428	; 0xcccc
   72ca8:	mov	sl, fp
   72cac:	mov	fp, r9
   72cb0:	str	r0, [sp, #24]
   72cb4:	sub	r2, r8, r3
   72cb8:	ldr	r3, [r7, #44]	; 0x2c
   72cbc:	asr	r2, r2, #2
   72cc0:	mul	r5, r5, r2
   72cc4:	b	6e67c <fputs@plt+0x5d58c>
   72cc8:	ldr	r3, [r7, #44]	; 0x2c
   72ccc:	mov	r2, r5
   72cd0:	movw	r0, #3082	; 0xc0a
   72cd4:	str	r3, [sp]
   72cd8:	ldr	r1, [pc, #3260]	; 7399c <fputs@plt+0x628ac>
   72cdc:	ldr	r3, [r7, #168]	; 0xa8
   72ce0:	add	r1, pc, r1
   72ce4:	bl	36384 <fputs@plt+0x25294>
   72ce8:	mov	r0, r7
   72cec:	bl	5890c <fputs@plt+0x4781c>
   72cf0:	ldr	r3, [sl, #68]	; 0x44
   72cf4:	bic	r3, r3, #-16777216	; 0xff000000
   72cf8:	bic	r3, r3, #255	; 0xff
   72cfc:	cmp	r3, #0
   72d00:	bne	6e6c0 <fputs@plt+0x5d5d0>
   72d04:	mov	r0, sl
   72d08:	bl	1a178 <fputs@plt+0x9088>
   72d0c:	b	6e6c0 <fputs@plt+0x5d5d0>
   72d10:	mov	r3, #0
   72d14:	str	r3, [sp, #24]
   72d18:	ldr	r3, [r8, #8]
   72d1c:	b	6e388 <fputs@plt+0x5d298>
   72d20:	mov	r3, #8
   72d24:	mov	r7, #7
   72d28:	b	6f450 <fputs@plt+0x5e360>
   72d2c:	mov	r3, #7
   72d30:	str	r3, [sp, #24]
   72d34:	ldr	r0, [sp, #24]
   72d38:	bl	1e31c <fputs@plt+0xd22c>
   72d3c:	ldr	r1, [pc, #3164]	; 739a0 <fputs@plt+0x628b0>
   72d40:	mov	r2, r0
   72d44:	mov	r0, r7
   72d48:	add	r1, pc, r1
   72d4c:	bl	44bb8 <fputs@plt+0x33ac8>
   72d50:	b	6e718 <fputs@plt+0x5d628>
   72d54:	ldr	r4, [sp, #24]
   72d58:	movw	r2, #3082	; 0xc0a
   72d5c:	cmp	r4, r2
   72d60:	beq	74348 <fputs@plt+0x63258>
   72d64:	cmp	r4, #516	; 0x204
   72d68:	bne	72d34 <fputs@plt+0x61c44>
   72d6c:	ldr	r2, [pc, #3120]	; 739a4 <fputs@plt+0x628b4>
   72d70:	mov	r0, r7
   72d74:	ldr	r1, [pc, #3116]	; 739a8 <fputs@plt+0x628b8>
   72d78:	add	r2, pc, r2
   72d7c:	add	r1, pc, r1
   72d80:	bl	44bb8 <fputs@plt+0x33ac8>
   72d84:	str	r4, [r7, #80]	; 0x50
   72d88:	ldr	r3, [r7, #44]	; 0x2c
   72d8c:	b	6e69c <fputs@plt+0x5d5ac>
   72d90:	ldr	r0, [sp, #436]	; 0x1b4
   72d94:	mov	r3, #1
   72d98:	str	r3, [sp, #392]	; 0x188
   72d9c:	bl	1ac90 <fputs@plt+0x9ba0>
   72da0:	ldr	r0, [sp, #376]	; 0x178
   72da4:	add	r4, sp, #408	; 0x198
   72da8:	bl	19898 <fputs@plt+0x87a8>
   72dac:	ldr	r3, [sp, #392]	; 0x188
   72db0:	cmp	r3, #0
   72db4:	bne	74478 <fputs@plt+0x63388>
   72db8:	ldr	r5, [sp, #388]	; 0x184
   72dbc:	cmp	r5, #0
   72dc0:	mov	r0, r4
   72dc4:	beq	74d7c <fputs@plt+0x63c8c>
   72dc8:	bl	240c4 <fputs@plt+0x12fd4>
   72dcc:	ldr	ip, [sp, #132]	; 0x84
   72dd0:	mov	r4, r0
   72dd4:	movw	lr, #9312	; 0x2460
   72dd8:	ldrh	r6, [sl, #8]
   72ddc:	ldrd	r2, [ip]
   72de0:	subs	r0, r2, r5
   72de4:	sbc	r1, r3, r5, asr #31
   72de8:	mov	r2, r0
   72dec:	tst	lr, r6
   72df0:	mov	r3, r1
   72df4:	strd	r2, [ip]
   72df8:	moveq	r3, #1
   72dfc:	strheq	r3, [sl, #8]
   72e00:	bne	75ecc <fputs@plt+0x64ddc>
   72e04:	cmp	r4, #0
   72e08:	beq	70ce0 <fputs@plt+0x5fbf0>
   72e0c:	ldr	ip, [pc, #2968]	; 739ac <fputs@plt+0x628bc>
   72e10:	mov	r1, r4
   72e14:	mov	r3, #1
   72e18:	mvn	r2, #0
   72e1c:	mov	r0, sl
   72e20:	ldr	lr, [sp, #76]	; 0x4c
   72e24:	ldr	ip, [lr, ip]
   72e28:	str	ip, [sp]
   72e2c:	bl	2c78c <fputs@plt+0x1b69c>
   72e30:	ldrh	r3, [sl, #8]
   72e34:	add	r8, r8, #20
   72e38:	tst	r3, #2
   72e3c:	beq	6df80 <fputs@plt+0x5ce90>
   72e40:	ldrb	r3, [sl, #10]
   72e44:	ldr	r1, [sp, #52]	; 0x34
   72e48:	cmp	r3, r1
   72e4c:	beq	6df80 <fputs@plt+0x5ce90>
   72e50:	mov	r0, sl
   72e54:	bl	2d870 <fputs@plt+0x1c780>
   72e58:	b	6df80 <fputs@plt+0x5ce90>
   72e5c:	mov	r3, #0
   72e60:	add	r8, r8, #20
   72e64:	str	r3, [sp, #24]
   72e68:	b	6df80 <fputs@plt+0x5ce90>
   72e6c:	mov	r0, r4
   72e70:	bl	212a4 <fputs@plt+0x101b4>
   72e74:	b	6f100 <fputs@plt+0x5e010>
   72e78:	ldr	r3, [sp, #452]	; 0x1c4
   72e7c:	mov	r1, r5
   72e80:	mov	r0, fp
   72e84:	mov	r6, r3
   72e88:	str	r3, [sp, #24]
   72e8c:	bl	19bf4 <fputs@plt+0x8b04>
   72e90:	cmp	r6, r4
   72e94:	strb	r4, [fp, #149]	; 0x95
   72e98:	bne	782cc <fputs@plt+0x671dc>
   72e9c:	add	r8, r8, #20
   72ea0:	b	6df80 <fputs@plt+0x5ce90>
   72ea4:	sub	r2, sl, #1
   72ea8:	str	r3, [r4, #8]
   72eac:	cmn	r2, #1
   72eb0:	beq	7177c <fputs@plt+0x6068c>
   72eb4:	ldr	ip, [r8, #8]
   72eb8:	add	r1, sl, #6
   72ebc:	add	r0, r4, #24
   72ec0:	add	r1, r4, r1, lsl #2
   72ec4:	add	r2, r2, ip
   72ec8:	ldr	ip, [sp, #36]	; 0x24
   72ecc:	add	r2, r2, r2, lsl #2
   72ed0:	add	r2, ip, r2, lsl #3
   72ed4:	str	r2, [r1], #-4
   72ed8:	cmp	r0, r1
   72edc:	sub	r2, r2, #40	; 0x28
   72ee0:	bne	72ed4 <fputs@plt+0x61de4>
   72ee4:	b	7177c <fputs@plt+0x6068c>
   72ee8:	sub	r3, r6, #1
   72eec:	str	r5, [r4]
   72ef0:	cmn	r3, #1
   72ef4:	beq	72f24 <fputs@plt+0x61e34>
   72ef8:	ldr	r0, [r8, #8]
   72efc:	add	r2, r6, #6
   72f00:	add	r1, r4, #24
   72f04:	add	r2, r4, r2, lsl #2
   72f08:	add	r3, r3, r0
   72f0c:	add	r3, r3, r3, lsl #2
   72f10:	add	r3, sl, r3, lsl #3
   72f14:	str	r3, [r2], #-4
   72f18:	cmp	r1, r2
   72f1c:	sub	r3, r3, #40	; 0x28
   72f20:	bne	72f14 <fputs@plt+0x61e24>
   72f24:	mov	lr, r5
   72f28:	b	70460 <fputs@plt+0x5f370>
   72f2c:	mov	r3, #0
   72f30:	bl	1a1d8 <fputs@plt+0x90e8>
   72f34:	uxtab	r4, r4, r0
   72f38:	ldr	r2, [r5, #12]
   72f3c:	cmp	r2, #0
   72f40:	add	r6, r2, r6
   72f44:	beq	6f5a8 <fputs@plt+0x5e4b8>
   72f48:	mov	r0, r8
   72f4c:	ldr	r1, [r5, #16]
   72f50:	bl	10f58 <memcpy@plt>
   72f54:	b	6f5a8 <fputs@plt+0x5e4b8>
   72f58:	ldrh	r2, [r4, #8]
   72f5c:	movw	r3, #9312	; 0x2460
   72f60:	tst	r2, r3
   72f64:	moveq	r3, #1
   72f68:	strheq	r3, [r4, #8]
   72f6c:	beq	6e278 <fputs@plt+0x5d188>
   72f70:	mov	r0, r4
   72f74:	bl	208e0 <fputs@plt+0xf7f0>
   72f78:	b	6e278 <fputs@plt+0x5d188>
   72f7c:	add	r8, r8, #20
   72f80:	b	6df80 <fputs@plt+0x5ce90>
   72f84:	add	r8, r8, #20
   72f88:	b	6df80 <fputs@plt+0x5ce90>
   72f8c:	movw	r0, #59956	; 0xea34
   72f90:	bl	36834 <fputs@plt+0x25744>
   72f94:	str	r0, [sp, #24]
   72f98:	b	6e604 <fputs@plt+0x5d514>
   72f9c:	ldrb	r3, [r1, #5]
   72fa0:	mov	r0, r6
   72fa4:	add	ip, ip, r3
   72fa8:	ldr	r1, [ip, #8]
   72fac:	rev	r1, r1
   72fb0:	bl	4d724 <fputs@plt+0x3c634>
   72fb4:	b	72c94 <fputs@plt+0x61ba4>
   72fb8:	ldr	r3, [sp, #40]	; 0x28
   72fbc:	mov	r2, #0
   72fc0:	movw	r5, #52429	; 0xcccd
   72fc4:	movt	r5, #52428	; 0xcccc
   72fc8:	mov	sl, fp
   72fcc:	ldr	r1, [sp, #104]	; 0x68
   72fd0:	mov	fp, r9
   72fd4:	sub	r3, r8, r3
   72fd8:	asr	r3, r3, #2
   72fdc:	strb	r2, [r1, #3]
   72fe0:	str	r2, [r1, #56]	; 0x38
   72fe4:	mul	r5, r5, r3
   72fe8:	ldr	r3, [r7, #44]	; 0x2c
   72fec:	b	6e67c <fputs@plt+0x5d58c>
   72ff0:	add	r7, r2, #8
   72ff4:	cmp	ip, #0
   72ff8:	str	r7, [r4, #28]
   72ffc:	beq	6f3c0 <fputs@plt+0x5e2d0>
   73000:	mov	r3, lr
   73004:	b	6f45c <fputs@plt+0x5e36c>
   73008:	mov	r0, r4
   7300c:	bl	54c9c <fputs@plt+0x43bac>
   73010:	subs	r3, r0, #0
   73014:	str	r3, [sp, #24]
   73018:	bne	7866c <fputs@plt+0x6757c>
   7301c:	ldrb	r3, [r4, #2]
   73020:	cmp	r3, #0
   73024:	ldreq	r6, [r4, #16]
   73028:	beq	71adc <fputs@plt+0x609ec>
   7302c:	mov	r3, #1
   73030:	strh	r3, [r5, #8]
   73034:	add	r8, r8, #20
   73038:	b	6df80 <fputs@plt+0x5ce90>
   7303c:	ldr	r3, [r3, #44]	; 0x2c
   73040:	cmp	r2, r3
   73044:	movcc	r2, r3
   73048:	cmp	r2, #0
   7304c:	strgt	r2, [r1, #164]	; 0xa4
   73050:	bgt	71138 <fputs@plt+0x60048>
   73054:	b	71134 <fputs@plt+0x60044>
   73058:	mov	r3, #2
   7305c:	mov	r7, r3
   73060:	b	6f450 <fputs@plt+0x5e360>
   73064:	ldrb	r3, [sl, #69]	; 0x45
   73068:	cmp	r3, #0
   7306c:	bne	6e76c <fputs@plt+0x5d67c>
   73070:	add	r5, r5, #1
   73074:	mov	r4, #100	; 0x64
   73078:	str	r5, [r7, #76]	; 0x4c
   7307c:	b	6e6d0 <fputs@plt+0x5d5e0>
   73080:	mov	r1, #0
   73084:	mov	r6, r1
   73088:	mov	r3, r1
   7308c:	str	r1, [sl, #12]
   73090:	str	r1, [sl, #16]
   73094:	b	706f8 <fputs@plt+0x5f608>
   73098:	ldrd	r2, [r7, #144]	; 0x90
   7309c:	orrs	r3, r2, r3
   730a0:	addne	r8, r8, #20
   730a4:	bne	6df80 <fputs@plt+0x5ce90>
   730a8:	add	r3, fp, #448	; 0x1c0
   730ac:	ldrd	r2, [r3]
   730b0:	orrs	r3, r2, r3
   730b4:	addne	r8, r8, #20
   730b8:	bne	6df80 <fputs@plt+0x5ce90>
   730bc:	b	6ed20 <fputs@plt+0x5dc30>
   730c0:	ldr	r3, [r6, #36]	; 0x24
   730c4:	ldr	r2, [r3], #8
   730c8:	b	71c9c <fputs@plt+0x60bac>
   730cc:	ldr	r2, [r4, #8]
   730d0:	ldr	r3, [r2, #8]
   730d4:	cmp	r3, #0
   730d8:	addeq	r8, r8, #20
   730dc:	streq	r3, [sp, #24]
   730e0:	beq	6df80 <fputs@plt+0x5ce90>
   730e4:	add	r2, r2, #8
   730e8:	mov	r1, r5
   730ec:	mov	r0, r7
   730f0:	bl	24d88 <fputs@plt+0x13c98>
   730f4:	b	71558 <fputs@plt+0x60468>
   730f8:	ldr	r2, [r8, #4]
   730fc:	cmp	r2, #0
   73100:	beq	738f8 <fputs@plt+0x62808>
   73104:	mov	r8, r3
   73108:	ldr	r3, [fp, #440]	; 0x1b8
   7310c:	ldr	ip, [fp, #444]	; 0x1bc
   73110:	adds	r3, r3, r0
   73114:	adc	r1, ip, r1
   73118:	str	r3, [fp, #440]	; 0x1b8
   7311c:	str	r1, [fp, #444]	; 0x1bc
   73120:	b	6df80 <fputs@plt+0x5ce90>
   73124:	tst	r1, #16384	; 0x4000
   73128:	bne	73d28 <fputs@plt+0x62c38>
   7312c:	tst	r2, #16384	; 0x4000
   73130:	bne	73d14 <fputs@plt+0x62c24>
   73134:	ldrh	r3, [r5, #8]
   73138:	ands	r2, r3, #18
   7313c:	beq	73cfc <fputs@plt+0x62c0c>
   73140:	ldrh	r3, [r6, #8]
   73144:	ands	r2, r3, #18
   73148:	beq	73d40 <fputs@plt+0x62c50>
   7314c:	ldr	r1, [r5, #12]
   73150:	ldr	r2, [r6, #12]
   73154:	ldr	r3, [fp, #92]	; 0x5c
   73158:	add	sl, r1, r2
   7315c:	cmp	sl, r3
   73160:	bgt	73340 <fputs@plt+0x62250>
   73164:	sub	r2, r6, r4
   73168:	add	r1, sl, #2
   7316c:	clz	r2, r2
   73170:	mov	r0, r4
   73174:	lsr	r2, r2, #5
   73178:	bl	2c11c <fputs@plt+0x1b02c>
   7317c:	cmp	r0, #0
   73180:	bne	70ce0 <fputs@plt+0x5fbf0>
   73184:	ldrh	r3, [r4, #8]
   73188:	cmp	r6, r4
   7318c:	ldr	r2, [r6, #12]
   73190:	ldr	r0, [r4, #16]
   73194:	and	r3, r3, #15872	; 0x3e00
   73198:	orr	r3, r3, #2
   7319c:	strh	r3, [r4, #8]
   731a0:	beq	731b4 <fputs@plt+0x620c4>
   731a4:	ldr	r1, [r6, #16]
   731a8:	bl	10f58 <memcpy@plt>
   731ac:	ldr	r2, [r6, #12]
   731b0:	ldr	r0, [r4, #16]
   731b4:	add	r0, r0, r2
   731b8:	add	r8, r8, #20
   731bc:	ldr	r2, [r5, #12]
   731c0:	ldr	r1, [r5, #16]
   731c4:	bl	10f58 <memcpy@plt>
   731c8:	ldr	r3, [r4, #16]
   731cc:	mov	r2, #0
   731d0:	strb	r2, [r3, sl]
   731d4:	ldr	r3, [r4, #16]
   731d8:	add	r3, r3, sl
   731dc:	strb	r2, [r3, #1]
   731e0:	ldrh	r3, [r4, #8]
   731e4:	str	sl, [r4, #12]
   731e8:	ldr	r2, [sp, #52]	; 0x34
   731ec:	orr	r3, r3, #512	; 0x200
   731f0:	strh	r3, [r4, #8]
   731f4:	strb	r2, [r4, #10]
   731f8:	b	6df80 <fputs@plt+0x5ce90>
   731fc:	ldr	r0, [r4, #16]
   73200:	tst	sl, #1
   73204:	add	lr, sp, #448	; 0x1c0
   73208:	mvneq	r2, #0
   7320c:	movne	r2, #1
   73210:	tst	r3, #16384	; 0x4000
   73214:	ldr	r1, [r8, #16]
   73218:	ldr	r3, [r4, #24]
   7321c:	ldrb	ip, [r0, #67]	; 0x43
   73220:	strh	r1, [lr]
   73224:	str	r3, [sp, #440]	; 0x1b8
   73228:	str	r6, [sp, #444]	; 0x1bc
   7322c:	and	sl, ip, #2
   73230:	strb	r2, [sp, #450]	; 0x1c2
   73234:	bne	73d68 <fputs@plt+0x62c78>
   73238:	add	r3, sp, #368	; 0x170
   7323c:	mov	ip, #0
   73240:	mov	lr, r3
   73244:	mov	r2, #0
   73248:	mov	r3, #0
   7324c:	add	r1, sp, #440	; 0x1b8
   73250:	stm	sp, {ip, lr}
   73254:	str	lr, [sp, #64]	; 0x40
   73258:	strb	ip, [sp, #454]	; 0x1c6
   7325c:	bl	53da4 <fputs@plt+0x42cb4>
   73260:	subs	r3, r0, #0
   73264:	str	r3, [sp, #24]
   73268:	bne	77f80 <fputs@plt+0x66e90>
   7326c:	cmp	sl, #0
   73270:	ldr	r3, [sp, #368]	; 0x170
   73274:	beq	6fdc0 <fputs@plt+0x5ecd0>
   73278:	ldrb	r2, [sp, #454]	; 0x1c6
   7327c:	cmp	r2, #0
   73280:	movne	r2, #1
   73284:	strne	r2, [sp, #24]
   73288:	bne	6fdc0 <fputs@plt+0x5ecd0>
   7328c:	cmp	r3, #0
   73290:	bne	6fe14 <fputs@plt+0x5ed24>
   73294:	add	r8, r8, #20
   73298:	b	73758 <fputs@plt+0x62668>
   7329c:	cmp	sl, #5
   732a0:	bne	6efec <fputs@plt+0x5defc>
   732a4:	mov	sl, r5
   732a8:	b	6effc <fputs@plt+0x5df0c>
   732ac:	ldrb	r3, [sl, #3]
   732b0:	cmp	r3, #0
   732b4:	beq	73910 <fputs@plt+0x62820>
   732b8:	ldr	r3, [sl, #52]	; 0x34
   732bc:	cmp	r3, #0
   732c0:	beq	7620c <fputs@plt+0x6511c>
   732c4:	ldr	r2, [sp, #104]	; 0x68
   732c8:	add	r2, r2, #1
   732cc:	ldr	r2, [r3, r2, lsl #2]
   732d0:	cmp	r2, #0
   732d4:	ble	7620c <fputs@plt+0x6511c>
   732d8:	sub	r2, r2, #1
   732dc:	ldr	r3, [r8, #12]
   732e0:	str	r2, [sp, #104]	; 0x68
   732e4:	ldr	r2, [sp, #36]	; 0x24
   732e8:	add	r3, r3, r3, lsl #2
   732ec:	ldr	sl, [sl, #48]	; 0x30
   732f0:	add	r3, r2, r3, lsl #3
   732f4:	str	r3, [sp, #64]	; 0x40
   732f8:	ldr	r3, [sl, #16]
   732fc:	str	r3, [sp, #136]	; 0x88
   73300:	ldr	r3, [sl, #76]	; 0x4c
   73304:	str	r3, [sp, #132]	; 0x84
   73308:	b	6f704 <fputs@plt+0x5e614>
   7330c:	ldr	r5, [r3, #36]	; 0x24
   73310:	ldr	r2, [r5], #8
   73314:	b	71bf4 <fputs@plt+0x60b04>
   73318:	mov	r0, r5
   7331c:	mov	r1, #0
   73320:	bl	55424 <fputs@plt+0x44334>
   73324:	str	r0, [sp, #24]
   73328:	b	71b94 <fputs@plt+0x60aa4>
   7332c:	bl	1902c <fputs@plt+0x7f3c>
   73330:	ldr	r2, [r5, #28]
   73334:	ldr	r3, [fp, #92]	; 0x5c
   73338:	cmp	r3, r2
   7333c:	bcs	71b40 <fputs@plt+0x60a50>
   73340:	ldr	r1, [pc, #1640]	; 739b0 <fputs@plt+0x628c0>
   73344:	mov	r3, #18
   73348:	mov	r0, r7
   7334c:	movw	r5, #52429	; 0xcccd
   73350:	movt	r5, #52428	; 0xcccc
   73354:	str	r3, [sp, #24]
   73358:	mov	sl, fp
   7335c:	mov	fp, r9
   73360:	add	r1, pc, r1
   73364:	bl	44bb8 <fputs@plt+0x33ac8>
   73368:	ldr	r3, [sp, #40]	; 0x28
   7336c:	sub	r2, r8, r3
   73370:	ldr	r3, [r7, #44]	; 0x2c
   73374:	asr	r2, r2, #2
   73378:	mul	r5, r5, r2
   7337c:	b	6e67c <fputs@plt+0x5d58c>
   73380:	ldr	r2, [r7, #4]
   73384:	add	r3, r0, r0, lsl #2
   73388:	add	r3, r2, r3, lsl #2
   7338c:	str	r2, [sp, #40]	; 0x28
   73390:	ldr	r3, [r3, #8]
   73394:	sub	r0, r3, #1
   73398:	b	6e854 <fputs@plt+0x5d764>
   7339c:	mov	r1, r5
   733a0:	ldr	r0, [r4, #20]
   733a4:	bl	4eb74 <fputs@plt+0x3da84>
   733a8:	subs	r3, r0, #0
   733ac:	str	r3, [sp, #24]
   733b0:	bne	78340 <fputs@plt+0x67250>
   733b4:	ldr	r6, [r8, #16]
   733b8:	ldr	r0, [r4, #20]
   733bc:	cmp	r6, #0
   733c0:	ldr	lr, [r0]
   733c4:	ldr	ip, [r0, #4]
   733c8:	beq	73d78 <fputs@plt+0x62c88>
   733cc:	add	r1, sp, #440	; 0x1b8
   733d0:	ldrb	r2, [r8, #3]
   733d4:	str	lr, [ip, #4]
   733d8:	orr	r2, r2, #2
   733dc:	bl	53654 <fputs@plt+0x42564>
   733e0:	subs	r3, r0, #0
   733e4:	str	r3, [sp, #24]
   733e8:	beq	76294 <fputs@plt+0x651a4>
   733ec:	mov	r3, #0
   733f0:	strb	r3, [r4, #4]
   733f4:	ldr	r3, [sp, #24]
   733f8:	cmp	r3, #0
   733fc:	bne	782d8 <fputs@plt+0x671e8>
   73400:	ldrb	r3, [r8, #3]
   73404:	add	r8, r8, #20
   73408:	ldrb	r2, [r4, #5]
   7340c:	subs	r3, r3, #8
   73410:	movne	r3, #1
   73414:	bfi	r2, r3, #2, #1
   73418:	strb	r2, [r4, #5]
   7341c:	b	6df80 <fputs@plt+0x5ce90>
   73420:	ldr	r3, [sp, #24]
   73424:	cmp	r3, #5
   73428:	bne	78274 <fputs@plt+0x67184>
   7342c:	mov	r3, #1
   73430:	mov	r2, r3
   73434:	str	r3, [sp, #440]	; 0x1b8
   73438:	b	6f0cc <fputs@plt+0x5dfdc>
   7343c:	and	r0, r0, #71	; 0x47
   73440:	cmp	r0, #66	; 0x42
   73444:	bhi	7392c <fputs@plt+0x6283c>
   73448:	beq	768e0 <fputs@plt+0x657f0>
   7344c:	tst	r4, #16384	; 0x4000
   73450:	bne	75f10 <fputs@plt+0x64e20>
   73454:	tst	r6, #16384	; 0x4000
   73458:	bne	75efc <fputs@plt+0x64e0c>
   7345c:	mov	r1, r5
   73460:	ldr	r2, [r8, #16]
   73464:	ldr	r0, [sp, #64]	; 0x40
   73468:	bl	34f94 <fputs@plt+0x23ea4>
   7346c:	ldrb	r3, [r8, #3]
   73470:	ldrb	sl, [r8]
   73474:	and	r3, r3, #32
   73478:	sub	sl, sl, #78	; 0x4e
   7347c:	cmp	sl, #4
   73480:	addls	pc, pc, sl, lsl #2
   73484:	b	73e60 <fputs@plt+0x62d70>
   73488:	b	73e78 <fputs@plt+0x62d88>
   7348c:	b	73e6c <fputs@plt+0x62d7c>
   73490:	b	73e50 <fputs@plt+0x62d60>
   73494:	b	73dfc <fputs@plt+0x62d0c>
   73498:	b	73e64 <fputs@plt+0x62d74>
   7349c:	add	r3, sp, #336	; 0x150
   734a0:	mov	r2, #183	; 0xb7
   734a4:	add	r1, sp, #440	; 0x1b8
   734a8:	bl	25e5c <fputs@plt+0x14d6c>
   734ac:	subs	r6, r0, #0
   734b0:	beq	70ce0 <fputs@plt+0x5fbf0>
   734b4:	ldrh	r3, [r4, #8]
   734b8:	tst	r3, #16384	; 0x4000
   734bc:	bne	73df0 <fputs@plt+0x62d00>
   734c0:	ldr	r0, [r5, #24]
   734c4:	ldrd	r2, [r4, #12]
   734c8:	str	r6, [sp]
   734cc:	add	r1, r0, #12
   734d0:	add	r0, r0, #4
   734d4:	bl	1f2c0 <fputs@plt+0xe1d0>
   734d8:	ldrb	sl, [r8]
   734dc:	mov	r4, #0
   734e0:	cmp	sl, #67	; 0x43
   734e4:	strb	r4, [r6, #10]
   734e8:	beq	75f78 <fputs@plt+0x64e88>
   734ec:	mov	ip, #0
   734f0:	ldr	r0, [r5, #16]
   734f4:	mov	r1, r6
   734f8:	mov	r2, #0
   734fc:	mov	r3, #0
   73500:	str	ip, [sp]
   73504:	add	ip, sp, #316	; 0x13c
   73508:	str	ip, [sp, #4]
   7350c:	bl	53da4 <fputs@plt+0x42cb4>
   73510:	mov	r6, r0
   73514:	mov	r0, fp
   73518:	ldr	r1, [sp, #336]	; 0x150
   7351c:	str	r6, [sp, #24]
   73520:	bl	19bf4 <fputs@plt+0x8b04>
   73524:	cmp	r6, #0
   73528:	bne	776e4 <fputs@plt+0x665f4>
   7352c:	ldr	r2, [sp, #24]
   73530:	ldr	r3, [sp, #316]	; 0x13c
   73534:	strb	r2, [r5, #3]
   73538:	str	r2, [r5, #56]	; 0x38
   7353c:	adds	r2, r3, #0
   73540:	movne	r2, #1
   73544:	strb	r2, [r5, #2]
   73548:	str	r3, [r5, #28]
   7354c:	ldrb	r2, [r8]
   73550:	cmp	r2, #69	; 0x45
   73554:	beq	74794 <fputs@plt+0x636a4>
   73558:	orrs	r3, r3, r4
   7355c:	bne	6ed20 <fputs@plt+0x5dc30>
   73560:	add	r8, r8, #20
   73564:	b	6df80 <fputs@plt+0x5ce90>
   73568:	ldrb	sl, [r8]
   7356c:	ldr	r6, [sp, #64]	; 0x40
   73570:	b	734dc <fputs@plt+0x623ec>
   73574:	mov	r0, r6
   73578:	bl	15ec0 <fputs@plt+0x4dd0>
   7357c:	ldrh	r3, [r6, #8]
   73580:	str	r0, [sp, #104]	; 0x68
   73584:	ldrh	r2, [r5, #8]
   73588:	ldr	r4, [r8, #12]
   7358c:	orr	r3, r3, r2
   73590:	tst	r3, #1
   73594:	ldr	r3, [sp, #36]	; 0x24
   73598:	add	r4, r4, r4, lsl #2
   7359c:	add	r4, r3, r4, lsl #3
   735a0:	bne	72488 <fputs@plt+0x61398>
   735a4:	ldr	r3, [sp, #104]	; 0x68
   735a8:	ldr	r2, [sp, #132]	; 0x84
   735ac:	and	r3, r3, r2
   735b0:	ands	r3, r3, #4
   735b4:	beq	73c48 <fputs@plt+0x62b58>
   735b8:	ldrd	r0, [r5]
   735bc:	ldrb	r3, [r8]
   735c0:	strd	r0, [sp, #136]	; 0x88
   735c4:	ldrd	r0, [r6]
   735c8:	sub	r3, r3, #89	; 0x59
   735cc:	strd	r0, [sp, #64]	; 0x40
   735d0:	cmp	r3, #3
   735d4:	addls	pc, pc, r3, lsl #2
   735d8:	b	78964 <fputs@plt+0x67874>
   735dc:	b	74100 <fputs@plt+0x63010>
   735e0:	b	74080 <fputs@plt+0x62f90>
   735e4:	b	73e84 <fputs@plt+0x62d94>
   735e8:	b	740ac <fputs@plt+0x62fbc>
   735ec:	ldrb	r1, [r6]
   735f0:	mov	r4, r5
   735f4:	ldr	sl, [sp, #52]	; 0x34
   735f8:	mov	r0, r4
   735fc:	mov	r2, sl
   73600:	bl	35394 <fputs@plt+0x242a4>
   73604:	ldrb	r1, [r6, #1]!
   73608:	add	r4, r4, #40	; 0x28
   7360c:	cmp	r1, #0
   73610:	bne	735f8 <fputs@plt+0x62508>
   73614:	b	6f384 <fputs@plt+0x5e294>
   73618:	str	r0, [sp, #128]	; 0x80
   7361c:	ldr	r9, [sp, #84]	; 0x54
   73620:	str	r0, [sp, #84]	; 0x54
   73624:	ldr	fp, [sp, #104]	; 0x68
   73628:	ldr	r8, [sp, #132]	; 0x84
   7362c:	ldr	r7, [sp, #136]	; 0x88
   73630:	b	6df80 <fputs@plt+0x5ce90>
   73634:	mov	r2, r4
   73638:	b	72a48 <fputs@plt+0x61958>
   7363c:	mov	r3, #3
   73640:	mov	r7, r3
   73644:	b	6f450 <fputs@plt+0x5e360>
   73648:	ldr	r1, [r8, #8]
   7364c:	ldr	r3, [r8, #12]
   73650:	ldr	r2, [r7, #12]
   73654:	cmp	r1, #0
   73658:	ldr	r0, [sp, #36]	; 0x24
   7365c:	add	r3, r3, r3, lsl #2
   73660:	ldrb	r6, [fp, #74]	; 0x4a
   73664:	addgt	ip, r2, r1, lsl #2
   73668:	add	r3, r0, r3, lsl #3
   7366c:	movgt	r0, r2
   73670:	ble	73684 <fputs@plt+0x62594>
   73674:	str	r3, [r0], #4
   73678:	cmp	ip, r0
   7367c:	add	r3, r3, #40	; 0x28
   73680:	bne	73674 <fputs@plt+0x62584>
   73684:	ldrb	ip, [r8, #3]
   73688:	add	r3, sp, #440	; 0x1b8
   7368c:	mov	r0, r4
   73690:	strb	ip, [fp, #74]	; 0x4a
   73694:	blx	r5
   73698:	strb	r6, [fp, #74]	; 0x4a
   7369c:	ldr	r3, [r4, #8]
   736a0:	str	r0, [sp, #24]
   736a4:	cmp	r3, #0
   736a8:	beq	736bc <fputs@plt+0x625cc>
   736ac:	add	r2, r4, #8
   736b0:	add	r1, r7, #44	; 0x2c
   736b4:	mov	r0, r7
   736b8:	bl	24d88 <fputs@plt+0x13c98>
   736bc:	ldr	r3, [sp, #24]
   736c0:	cmp	r3, #0
   736c4:	beq	73964 <fputs@plt+0x62874>
   736c8:	ldrb	r3, [sp, #24]
   736cc:	cmp	r3, #19
   736d0:	bne	736e4 <fputs@plt+0x625f4>
   736d4:	ldr	r3, [r8, #16]
   736d8:	ldrb	r3, [r3, #16]
   736dc:	cmp	r3, #0
   736e0:	bne	769dc <fputs@plt+0x658ec>
   736e4:	ldr	r3, [r7, #92]	; 0x5c
   736e8:	mov	sl, fp
   736ec:	mov	fp, r9
   736f0:	add	r3, r3, #1
   736f4:	str	r3, [r7, #92]	; 0x5c
   736f8:	ldr	r3, [sp, #40]	; 0x28
   736fc:	movw	r5, #52429	; 0xcccd
   73700:	movt	r5, #52428	; 0xcccc
   73704:	sub	r2, r8, r3
   73708:	ldr	r3, [r7, #44]	; 0x2c
   7370c:	asr	r2, r2, #2
   73710:	mul	r5, r5, r2
   73714:	b	6e67c <fputs@plt+0x5d58c>
   73718:	ldr	r3, [r8, #4]
   7371c:	ldr	r2, [sp, #40]	; 0x28
   73720:	add	r3, r3, r3, lsl #2
   73724:	add	r8, r2, r3, lsl #2
   73728:	b	6df80 <fputs@plt+0x5ce90>
   7372c:	cmp	r3, r2
   73730:	blt	7612c <fputs@plt+0x6503c>
   73734:	cmp	r5, #66	; 0x42
   73738:	cmpeq	r3, r2
   7373c:	movne	r3, #0
   73740:	moveq	r3, #1
   73744:	strne	r3, [sp, #368]	; 0x170
   73748:	beq	7612c <fputs@plt+0x6503c>
   7374c:	ldr	r3, [sp, #24]
   73750:	cmp	r3, #0
   73754:	bne	73294 <fputs@plt+0x621a4>
   73758:	mov	r3, #0
   7375c:	add	r8, r8, #20
   73760:	str	r3, [sp, #24]
   73764:	b	6df80 <fputs@plt+0x5ce90>
   73768:	ldr	r2, [sp, #64]	; 0x40
   7376c:	add	r0, r2, #64	; 0x40
   73770:	add	r1, r2, #36	; 0x24
   73774:	strb	r3, [r2, #56]	; 0x38
   73778:	str	r0, [sp, #204]	; 0xcc
   7377c:	bl	27840 <fputs@plt+0x16750>
   73780:	subs	r3, r0, #0
   73784:	str	r3, [sp, #24]
   73788:	beq	762d4 <fputs@plt+0x651e4>
   7378c:	ldr	r3, [sp, #40]	; 0x28
   73790:	movw	r5, #52429	; 0xcccd
   73794:	movt	r5, #52428	; 0xcccc
   73798:	mov	sl, fp
   7379c:	mov	fp, r9
   737a0:	sub	r2, r8, r3
   737a4:	ldr	r3, [r7, #44]	; 0x2c
   737a8:	asr	r2, r2, #2
   737ac:	mul	r5, r5, r2
   737b0:	b	6e67c <fputs@plt+0x5d58c>
   737b4:	ldrh	r3, [r5, #144]	; 0x90
   737b8:	uxth	r4, r4
   737bc:	ldrh	r2, [r5, #142]	; 0x8e
   737c0:	strh	r4, [r5, #142]	; 0x8e
   737c4:	add	r3, r3, r2
   737c8:	sub	r4, r3, r4
   737cc:	strh	r4, [r5, #144]	; 0x90
   737d0:	b	6ff3c <fputs@plt+0x5ee4c>
   737d4:	ldrb	r3, [sl]
   737d8:	cmp	r3, #3
   737dc:	bne	74e2c <fputs@plt+0x63d3c>
   737e0:	ldr	r1, [sp, #36]	; 0x24
   737e4:	ldr	r3, [sp, #136]	; 0x88
   737e8:	add	r3, r3, r3, lsl #2
   737ec:	add	r3, r1, r3, lsl #3
   737f0:	ldr	r4, [r3, #12]
   737f4:	ldr	r0, [r3, #16]
   737f8:	str	r4, [sl, #60]	; 0x3c
   737fc:	str	r4, [sl, #64]	; 0x40
   73800:	str	r0, [sl, #72]	; 0x48
   73804:	b	6f780 <fputs@plt+0x5e690>
   73808:	ldr	r2, [sp, #64]	; 0x40
   7380c:	ldr	r0, [sp, #452]	; 0x1c4
   73810:	ldr	r1, [sp, #456]	; 0x1c8
   73814:	bl	37904 <fputs@plt+0x26814>
   73818:	add	r3, sp, #448	; 0x1c0
   7381c:	movw	r2, #9312	; 0x2460
   73820:	ldrh	r3, [r3]
   73824:	mov	r4, r0
   73828:	tst	r2, r3
   7382c:	bne	7383c <fputs@plt+0x6274c>
   73830:	ldr	r3, [sp, #464]	; 0x1d0
   73834:	cmp	r3, #0
   73838:	beq	7231c <fputs@plt+0x6122c>
   7383c:	mov	r0, r6
   73840:	bl	209a4 <fputs@plt+0xf8b4>
   73844:	b	7231c <fputs@plt+0x6122c>
   73848:	ldr	r0, [r4, #176]	; 0xb0
   7384c:	cmp	r0, #0
   73850:	beq	732a4 <fputs@plt+0x621b4>
   73854:	bl	10f34 <strlen@plt>
   73858:	bics	r3, r0, #-1073741824	; 0xc0000000
   7385c:	beq	732a4 <fputs@plt+0x621b4>
   73860:	ldrb	r3, [r4, #14]
   73864:	cmp	r3, #0
   73868:	bne	732a4 <fputs@plt+0x621b4>
   7386c:	ldrb	r3, [r4, #4]
   73870:	cmp	r3, #0
   73874:	bne	73898 <fputs@plt+0x627a8>
   73878:	ldr	r3, [r4, #64]	; 0x40
   7387c:	ldr	r3, [r3]
   73880:	ldr	r2, [r3]
   73884:	cmp	r2, #1
   73888:	ble	732a4 <fputs@plt+0x621b4>
   7388c:	ldr	r3, [r3, #52]	; 0x34
   73890:	cmp	r3, #0
   73894:	beq	732a4 <fputs@plt+0x621b4>
   73898:	cmp	r5, #5
   7389c:	beq	732a4 <fputs@plt+0x621b4>
   738a0:	ldrb	r3, [fp, #67]	; 0x43
   738a4:	cmp	r3, #0
   738a8:	beq	77ea0 <fputs@plt+0x66db0>
   738ac:	ldr	r3, [fp, #156]	; 0x9c
   738b0:	cmp	r3, #1
   738b4:	bgt	77ea0 <fputs@plt+0x66db0>
   738b8:	cmp	r5, #5
   738bc:	beq	76b58 <fputs@plt+0x65a68>
   738c0:	cmp	r5, #4
   738c4:	beq	76ddc <fputs@plt+0x65cec>
   738c8:	ldr	r3, [sp, #24]
   738cc:	cmp	r3, #0
   738d0:	bne	6f008 <fputs@plt+0x5df18>
   738d4:	cmp	sl, #5
   738d8:	ldr	r0, [sp, #64]	; 0x40
   738dc:	moveq	r1, #2
   738e0:	movne	r1, #1
   738e4:	bl	4f434 <fputs@plt+0x3e344>
   738e8:	str	r0, [sp, #24]
   738ec:	b	6effc <fputs@plt+0x5df0c>
   738f0:	ldrd	r2, [r4, #40]	; 0x28
   738f4:	b	71af0 <fputs@plt+0x60a00>
   738f8:	mov	r8, r3
   738fc:	ldrd	r2, [r7, #144]	; 0x90
   73900:	adds	r2, r2, r0
   73904:	adc	r3, r3, r1
   73908:	strd	r2, [r7, #144]	; 0x90
   7390c:	b	6df80 <fputs@plt+0x5ce90>
   73910:	ldr	r3, [sl, #16]
   73914:	str	r3, [sp, #136]	; 0x88
   73918:	ldrb	r3, [r3, #66]	; 0x42
   7391c:	cmp	r3, #1
   73920:	bne	76898 <fputs@plt+0x657a8>
   73924:	ldr	r3, [r8, #12]
   73928:	b	6f6ec <fputs@plt+0x5e5fc>
   7392c:	and	r3, r4, #14
   73930:	cmp	r3, #2
   73934:	beq	76e7c <fputs@plt+0x65d8c>
   73938:	and	r3, r6, #14
   7393c:	cmp	r3, #2
   73940:	bne	7344c <fputs@plt+0x6235c>
   73944:	mov	r1, #0
   73948:	ldr	r0, [sp, #64]	; 0x40
   7394c:	bl	15d90 <fputs@plt+0x4ca0>
   73950:	b	7344c <fputs@plt+0x6235c>
   73954:	mov	r2, #0
   73958:	mov	r3, #0
   7395c:	strd	r2, [sp, #64]	; 0x40
   73960:	b	701b0 <fputs@plt+0x5f0c0>
   73964:	ldr	r3, [r8, #4]
   73968:	cmp	r3, #0
   7396c:	beq	73988 <fputs@plt+0x62898>
   73970:	ldr	r3, [sp, #440]	; 0x1b8
   73974:	ldr	r2, [sp, #444]	; 0x1bc
   73978:	str	r3, [fp, #32]
   7397c:	str	r3, [sp, #44]	; 0x2c
   73980:	str	r2, [fp, #36]	; 0x24
   73984:	str	r2, [sp, #48]	; 0x30
   73988:	ldr	r3, [r7, #92]	; 0x5c
   7398c:	add	r3, r3, #1
   73990:	str	r3, [r7, #92]	; 0x5c
   73994:	b	6ed50 <fputs@plt+0x5dc60>
   73998:	andeq	r7, r2, ip, lsr #11
   7399c:	andeq	r7, r2, r0, lsr #30
   739a0:	andeq	r6, r2, r4, lsr #32
   739a4:	andeq	r5, r2, ip, lsl #27
   739a8:	strdeq	r5, [r2], -r0
   739ac:	andeq	r0, r0, r4, lsr #2
   739b0:			; <UNDEFINED> instruction: 0x000257bc
   739b4:	andeq	fp, r3, r0, asr r6
   739b8:	andeq	r6, r2, ip, asr r8
   739bc:	andeq	r6, r2, ip, lsr r3
   739c0:	andeq	r5, r2, r4, lsr sp
   739c4:	andeq	r6, r2, r4, lsl r1
   739c8:	ldrdeq	r1, [r2], -ip
   739cc:	muleq	r2, ip, r8
   739d0:	andeq	r1, r2, r8, asr #8
   739d4:	andeq	r1, r2, ip, lsr r4
   739d8:	mov	r1, r5
   739dc:	mov	r0, r4
   739e0:	ldr	r2, [sp, #24]
   739e4:	bl	535a0 <fputs@plt+0x424b0>
   739e8:	cmp	r0, #0
   739ec:	str	r0, [sp, #24]
   739f0:	str	r0, [sp, #336]	; 0x150
   739f4:	bne	76928 <fputs@plt+0x65838>
   739f8:	ldr	r3, [sp, #64]	; 0x40
   739fc:	ldr	r0, [sp, #368]	; 0x170
   73a00:	ldrb	r3, [r3, #17]
   73a04:	cmp	r3, #0
   73a08:	beq	76cf4 <fputs@plt+0x65c04>
   73a0c:	ldm	r4, {r1, r3}
   73a10:	ldr	r2, [r3, #12]
   73a14:	str	r1, [r3, #4]
   73a18:	ldr	r3, [r2, #56]	; 0x38
   73a1c:	ldr	r3, [r3, #52]	; 0x34
   73a20:	rev	r3, r3
   73a24:	cmp	r5, r3
   73a28:	str	r3, [sp, #136]	; 0x88
   73a2c:	beq	777d4 <fputs@plt+0x666e4>
   73a30:	cmp	r0, #0
   73a34:	beq	73a40 <fputs@plt+0x62950>
   73a38:	ldr	r0, [r0, #72]	; 0x48
   73a3c:	bl	4cd10 <fputs@plt+0x3bc20>
   73a40:	add	r6, sp, #440	; 0x1b8
   73a44:	mov	r3, #0
   73a48:	ldr	r0, [sp, #64]	; 0x40
   73a4c:	mov	r2, r6
   73a50:	ldr	r1, [sp, #136]	; 0x88
   73a54:	bl	4cc90 <fputs@plt+0x3bba0>
   73a58:	cmp	r0, #0
   73a5c:	mov	r1, r0
   73a60:	str	r0, [sp, #24]
   73a64:	mov	r3, r0
   73a68:	str	r0, [sp, #336]	; 0x150
   73a6c:	bne	76c5c <fputs@plt+0x65b6c>
   73a70:	mov	r2, #1
   73a74:	str	r5, [sp]
   73a78:	str	r1, [sp, #4]
   73a7c:	ldr	r0, [sp, #64]	; 0x40
   73a80:	ldr	r1, [sp, #440]	; 0x1b8
   73a84:	bl	500e8 <fputs@plt+0x3eff8>
   73a88:	ldr	r3, [sp, #440]	; 0x1b8
   73a8c:	str	r0, [sp, #24]
   73a90:	str	r0, [sp, #336]	; 0x150
   73a94:	cmp	r3, #0
   73a98:	beq	73aac <fputs@plt+0x629bc>
   73a9c:	ldr	r0, [r3, #72]	; 0x48
   73aa0:	bl	4cd10 <fputs@plt+0x3bc20>
   73aa4:	ldr	r3, [sp, #336]	; 0x150
   73aa8:	str	r3, [sp, #24]
   73aac:	ldr	r1, [sp, #24]
   73ab0:	cmp	r1, #0
   73ab4:	mov	r3, r1
   73ab8:	bne	76c5c <fputs@plt+0x65b6c>
   73abc:	mov	r2, r6
   73ac0:	str	r1, [sp, #440]	; 0x1b8
   73ac4:	ldr	r0, [sp, #64]	; 0x40
   73ac8:	ldr	r1, [sp, #136]	; 0x88
   73acc:	bl	4cc90 <fputs@plt+0x3bba0>
   73ad0:	mov	r3, r0
   73ad4:	cmp	r0, #0
   73ad8:	ldr	r0, [sp, #440]	; 0x1b8
   73adc:	str	r3, [sp, #24]
   73ae0:	str	r3, [sp, #336]	; 0x150
   73ae4:	beq	78444 <fputs@plt+0x67354>
   73ae8:	cmp	r0, #0
   73aec:	beq	76c5c <fputs@plt+0x65b6c>
   73af0:	ldr	r0, [r0, #72]	; 0x48
   73af4:	bl	4cd10 <fputs@plt+0x3bc20>
   73af8:	ldr	r3, [sp, #336]	; 0x150
   73afc:	cmp	r3, #0
   73b00:	str	r3, [sp, #24]
   73b04:	bne	76c5c <fputs@plt+0x65b6c>
   73b08:	ldr	r1, [sp, #136]	; 0x88
   73b0c:	asr	r3, r1, #31
   73b10:	mov	r2, r1
   73b14:	mov	r5, r1
   73b18:	strd	r2, [sp, #160]	; 0xa0
   73b1c:	ldr	r3, [pc, #-368]	; 739b4 <fputs@plt+0x628c4>
   73b20:	ldr	ip, [sp, #64]	; 0x40
   73b24:	ldr	r2, [sp, #136]	; 0x88
   73b28:	add	r3, pc, r3
   73b2c:	ldr	r1, [r3, #272]	; 0x110
   73b30:	ldr	r0, [ip, #32]
   73b34:	sub	r2, r2, #1
   73b38:	udiv	r1, r1, r0
   73b3c:	mov	r0, ip
   73b40:	add	r1, r1, #1
   73b44:	b	73b4c <fputs@plt+0x62a5c>
   73b48:	sub	r2, r2, #1
   73b4c:	cmp	r2, r1
   73b50:	beq	73b48 <fputs@plt+0x62a58>
   73b54:	cmp	r2, #1
   73b58:	movls	ip, #0
   73b5c:	bls	73b8c <fputs@plt+0x62a9c>
   73b60:	ldr	r3, [r0, #36]	; 0x24
   73b64:	sub	ip, r2, #2
   73b68:	ldr	lr, [sp, #72]	; 0x48
   73b6c:	umull	lr, r3, lr, r3
   73b70:	lsr	r3, r3, #2
   73b74:	add	r3, r3, #1
   73b78:	udiv	ip, ip, r3
   73b7c:	mul	r3, r3, ip
   73b80:	add	ip, r3, #2
   73b84:	cmp	r1, ip
   73b88:	addeq	ip, r3, #3
   73b8c:	cmp	r2, ip
   73b90:	beq	73b48 <fputs@plt+0x62a58>
   73b94:	mov	r1, #4
   73b98:	mov	r0, r4
   73b9c:	bl	4f3d4 <fputs@plt+0x3e2e4>
   73ba0:	subs	r2, r0, #0
   73ba4:	ldrd	r0, [sp, #160]	; 0xa0
   73ba8:	mov	r3, #4
   73bac:	str	r2, [sp, #24]
   73bb0:	strd	r0, [sl]
   73bb4:	strh	r3, [sl, #8]
   73bb8:	bne	7841c <fputs@plt+0x6732c>
   73bbc:	cmp	r5, #0
   73bc0:	add	r0, r8, #20
   73bc4:	beq	78414 <fputs@plt+0x67324>
   73bc8:	ldr	r3, [fp, #16]
   73bcc:	ldr	r2, [sp, #104]	; 0x68
   73bd0:	ldr	ip, [r8, #4]
   73bd4:	add	sl, r3, r2
   73bd8:	ldr	lr, [sl, #12]
   73bdc:	ldr	r3, [lr, #16]
   73be0:	cmp	r3, #0
   73be4:	beq	73c04 <fputs@plt+0x62b14>
   73be8:	ldr	r2, [r3, #8]
   73bec:	ldr	r3, [r3]
   73bf0:	ldr	r1, [r2, #28]
   73bf4:	cmp	r1, r5
   73bf8:	streq	ip, [r2, #28]
   73bfc:	cmp	r3, #0
   73c00:	bne	73be8 <fputs@plt+0x62af8>
   73c04:	ldr	r3, [lr, #32]
   73c08:	cmp	r3, #0
   73c0c:	beq	73c2c <fputs@plt+0x62b3c>
   73c10:	ldr	r2, [r3, #8]
   73c14:	ldr	r3, [r3]
   73c18:	ldr	r1, [r2, #44]	; 0x2c
   73c1c:	cmp	r1, r5
   73c20:	streq	ip, [r2, #44]	; 0x2c
   73c24:	cmp	r3, #0
   73c28:	bne	73c10 <fputs@plt+0x62b20>
   73c2c:	ldr	r3, [sp, #132]	; 0x84
   73c30:	mov	r8, r0
   73c34:	add	r3, r3, #1
   73c38:	uxtb	r3, r3
   73c3c:	str	r3, [sp, #56]	; 0x38
   73c40:	b	6df80 <fputs@plt+0x5ce90>
   73c44:	ldr	r3, [sp, #104]	; 0x68
   73c48:	str	r3, [sp, #64]	; 0x40
   73c4c:	mov	r0, r5
   73c50:	bl	1ba70 <fputs@plt+0xa980>
   73c54:	mov	r0, r6
   73c58:	vmov.f64	d11, d0
   73c5c:	bl	1ba70 <fputs@plt+0xa980>
   73c60:	ldrb	r3, [r8]
   73c64:	vmov.f64	d12, d0
   73c68:	sub	r3, r3, #89	; 0x59
   73c6c:	cmp	r3, #3
   73c70:	addls	pc, pc, r3, lsl #2
   73c74:	b	789a0 <fputs@plt+0x678b0>
   73c78:	b	742b4 <fputs@plt+0x631c4>
   73c7c:	b	742c0 <fputs@plt+0x631d0>
   73c80:	b	742a8 <fputs@plt+0x631b8>
   73c84:	b	741ac <fputs@plt+0x630bc>
   73c88:	mov	r2, #536870912	; 0x20000000
   73c8c:	mov	r3, #0
   73c90:	strd	r2, [sp, #24]
   73c94:	b	6ffac <fputs@plt+0x5eebc>
   73c98:	tst	r4, #1
   73c9c:	moveq	r0, #1
   73ca0:	beq	73478 <fputs@plt+0x62388>
   73ca4:	movw	r0, #257	; 0x101
   73ca8:	and	r0, r0, r6
   73cac:	subs	r0, r0, #1
   73cb0:	movne	r0, #1
   73cb4:	b	73478 <fputs@plt+0x62388>
   73cb8:	ldr	r2, [pc, #-776]	; 739b8 <fputs@plt+0x628c8>
   73cbc:	add	r2, pc, r2
   73cc0:	b	6eea0 <fputs@plt+0x5ddb0>
   73cc4:	ldr	r1, [pc, #-784]	; 739bc <fputs@plt+0x628cc>
   73cc8:	movw	r2, #787	; 0x313
   73ccc:	mov	r3, #2
   73cd0:	mov	r0, r7
   73cd4:	mov	r4, #1
   73cd8:	str	r2, [r7, #80]	; 0x50
   73cdc:	strb	r3, [r7, #86]	; 0x56
   73ce0:	add	r1, pc, r1
   73ce4:	bl	44bb8 <fputs@plt+0x33ac8>
   73ce8:	b	6e6d0 <fputs@plt+0x5d5e0>
   73cec:	mov	r2, #0
   73cf0:	mov	r3, #0
   73cf4:	bl	212a4 <fputs@plt+0x101b4>
   73cf8:	b	6df80 <fputs@plt+0x5ce90>
   73cfc:	mov	r0, r5
   73d00:	ldr	r1, [sp, #52]	; 0x34
   73d04:	bl	32b14 <fputs@plt+0x21a24>
   73d08:	cmp	r0, #0
   73d0c:	beq	73140 <fputs@plt+0x62050>
   73d10:	b	70ce0 <fputs@plt+0x5fbf0>
   73d14:	mov	r0, r6
   73d18:	bl	2c660 <fputs@plt+0x1b570>
   73d1c:	cmp	r0, #0
   73d20:	beq	73134 <fputs@plt+0x62044>
   73d24:	b	70ce0 <fputs@plt+0x5fbf0>
   73d28:	mov	r0, r5
   73d2c:	bl	2c660 <fputs@plt+0x1b570>
   73d30:	cmp	r0, #0
   73d34:	bne	70ce0 <fputs@plt+0x5fbf0>
   73d38:	ldrh	r2, [r6, #8]
   73d3c:	b	7312c <fputs@plt+0x6203c>
   73d40:	mov	r0, r6
   73d44:	ldr	r1, [sp, #52]	; 0x34
   73d48:	bl	32b14 <fputs@plt+0x21a24>
   73d4c:	cmp	r0, #0
   73d50:	beq	7314c <fputs@plt+0x6205c>
   73d54:	b	70ce0 <fputs@plt+0x5fbf0>
   73d58:	mov	r2, #1
   73d5c:	mov	r3, #0
   73d60:	bl	212a4 <fputs@plt+0x101b4>
   73d64:	b	71854 <fputs@plt+0x60764>
   73d68:	mov	r0, r6
   73d6c:	bl	2c660 <fputs@plt+0x1b570>
   73d70:	ldr	r0, [r4, #16]
   73d74:	b	73238 <fputs@plt+0x62148>
   73d78:	ldr	r6, [r4, #16]
   73d7c:	mov	r2, #4
   73d80:	mov	r1, r5
   73d84:	str	lr, [ip, #4]
   73d88:	ldr	r3, [sp, #24]
   73d8c:	str	r6, [sp]
   73d90:	bl	2760c <fputs@plt+0x1651c>
   73d94:	strb	r5, [r4, #4]
   73d98:	str	r0, [sp, #24]
   73d9c:	b	733f4 <fputs@plt+0x62304>
   73da0:	movw	r0, #59412	; 0xe814
   73da4:	bl	36834 <fputs@plt+0x25744>
   73da8:	str	r0, [sp, #24]
   73dac:	ldr	r3, [sp, #24]
   73db0:	cmp	r3, #0
   73db4:	addeq	r8, r8, #20
   73db8:	beq	6df80 <fputs@plt+0x5ce90>
   73dbc:	ldr	r3, [sp, #24]
   73dc0:	cmp	r3, #101	; 0x65
   73dc4:	beq	72d10 <fputs@plt+0x61c20>
   73dc8:	ldr	r3, [sp, #40]	; 0x28
   73dcc:	movw	r5, #52429	; 0xcccd
   73dd0:	movt	r5, #52428	; 0xcccc
   73dd4:	mov	sl, fp
   73dd8:	mov	fp, r9
   73ddc:	sub	r2, r8, r3
   73de0:	ldr	r3, [r7, #44]	; 0x2c
   73de4:	asr	r2, r2, #2
   73de8:	mul	r5, r5, r2
   73dec:	b	6e67c <fputs@plt+0x5d58c>
   73df0:	mov	r0, r4
   73df4:	bl	2c660 <fputs@plt+0x1b570>
   73df8:	b	734c0 <fputs@plt+0x623d0>
   73dfc:	cmp	r0, #0
   73e00:	movgt	r0, #0
   73e04:	movle	r0, #1
   73e08:	cmp	r3, #0
   73e0c:	ldr	r3, [sp, #64]	; 0x40
   73e10:	strh	r4, [r5, #8]
   73e14:	strh	r6, [r3, #8]
   73e18:	beq	74354 <fputs@plt+0x63264>
   73e1c:	ldr	r3, [r8, #8]
   73e20:	asr	r1, r0, #31
   73e24:	add	r8, r8, #20
   73e28:	ldr	lr, [sp, #36]	; 0x24
   73e2c:	add	r3, r3, r3, lsl #2
   73e30:	lsl	r3, r3, #3
   73e34:	add	ip, lr, r3
   73e38:	ldrh	r2, [ip, #8]
   73e3c:	and	r2, r2, #15872	; 0x3e00
   73e40:	orr	r2, r2, #4
   73e44:	strh	r2, [ip, #8]
   73e48:	strd	r0, [lr, r3]
   73e4c:	b	6df80 <fputs@plt+0x5ce90>
   73e50:	cmp	r0, #0
   73e54:	movle	r0, #0
   73e58:	movgt	r0, #1
   73e5c:	b	73e08 <fputs@plt+0x62d18>
   73e60:	mvn	r0, r0
   73e64:	lsr	r0, r0, #31
   73e68:	b	73e08 <fputs@plt+0x62d18>
   73e6c:	clz	r0, r0
   73e70:	lsr	r0, r0, #5
   73e74:	b	73e08 <fputs@plt+0x62d18>
   73e78:	adds	r0, r0, #0
   73e7c:	movne	r0, #1
   73e80:	b	73e08 <fputs@plt+0x62d18>
   73e84:	ldr	r3, [sp, #68]	; 0x44
   73e88:	mov	r2, #0
   73e8c:	mov	lr, r2
   73e90:	ldr	r1, [sp, #140]	; 0x8c
   73e94:	asr	r3, r3, #31
   73e98:	asr	ip, r1, #31
   73e9c:	mov	r0, r3
   73ea0:	asr	r1, r3, #31
   73ea4:	strd	r0, [sp, #160]	; 0xa0
   73ea8:	ldrd	r0, [sp, #64]	; 0x40
   73eac:	mov	r2, r0
   73eb0:	adds	r2, r3, r2
   73eb4:	eor	r2, r3, r0
   73eb8:	adc	r1, lr, r1
   73ebc:	str	r1, [sp, #192]	; 0xc0
   73ec0:	ldr	r1, [sp, #160]	; 0xa0
   73ec4:	subs	r2, r2, r1
   73ec8:	ldrd	r0, [sp, #160]	; 0xa0
   73ecc:	eor	r3, r3, r2
   73ed0:	subs	lr, r3, r0
   73ed4:	ldr	r0, [sp, #164]	; 0xa4
   73ed8:	mov	r2, r1
   73edc:	mov	r3, ip
   73ee0:	sbc	r0, r2, r0
   73ee4:	str	r0, [sp, #176]	; 0xb0
   73ee8:	ldrd	r0, [sp, #136]	; 0x88
   73eec:	adds	r2, r3, r0
   73ef0:	ldr	r2, [sp, #192]	; 0xc0
   73ef4:	eor	ip, r3, r0
   73ef8:	mov	r0, r3
   73efc:	str	r2, [sp, #168]	; 0xa8
   73f00:	mov	r2, #0
   73f04:	adc	r2, r2, r1
   73f08:	subs	ip, ip, r3
   73f0c:	asr	r1, r3, #31
   73f10:	eor	r3, r3, ip
   73f14:	str	r2, [sp, #196]	; 0xc4
   73f18:	subs	r3, r3, r0
   73f1c:	ldr	r2, [sp, #192]	; 0xc0
   73f20:	sbc	ip, r1, r1
   73f24:	str	r3, [sp, #192]	; 0xc0
   73f28:	asr	r2, r2, #31
   73f2c:	str	r2, [sp, #172]	; 0xac
   73f30:	ldrd	r0, [sp, #168]	; 0xa8
   73f34:	ldr	r2, [sp, #196]	; 0xc4
   73f38:	orrs	r3, r0, r1
   73f3c:	str	r2, [sp, #160]	; 0xa0
   73f40:	asr	r2, r2, #31
   73f44:	str	r2, [sp, #164]	; 0xa4
   73f48:	ldrd	r0, [sp, #160]	; 0xa0
   73f4c:	bne	77090 <fputs@plt+0x65fa0>
   73f50:	orrs	r3, r0, r1
   73f54:	beq	77c40 <fputs@plt+0x66b50>
   73f58:	ldrd	r0, [sp, #160]	; 0xa0
   73f5c:	mul	r3, lr, r1
   73f60:	mov	r2, r0
   73f64:	str	r3, [sp, #64]	; 0x40
   73f68:	umull	r2, r3, lr, r2
   73f6c:	strd	r2, [sp, #136]	; 0x88
   73f70:	ldr	r3, [sp, #64]	; 0x40
   73f74:	ldr	r2, [sp, #176]	; 0xb0
   73f78:	mla	r3, r0, r2, r3
   73f7c:	ldr	r2, [sp, #140]	; 0x8c
   73f80:	add	r3, r3, r2
   73f84:	str	r3, [sp, #140]	; 0x8c
   73f88:	ldrd	r0, [sp, #136]	; 0x88
   73f8c:	mvn	r2, #0
   73f90:	adds	r3, r0, #-2147483648	; 0x80000000
   73f94:	str	r3, [sp, #264]	; 0x108
   73f98:	adc	r3, r1, #0
   73f9c:	str	r3, [sp, #268]	; 0x10c
   73fa0:	add	r3, sp, #264	; 0x108
   73fa4:	ldrd	r0, [r3]
   73fa8:	mov	r3, #0
   73fac:	cmp	r1, r3
   73fb0:	cmpeq	r0, r2
   73fb4:	bhi	740a0 <fputs@plt+0x62fb0>
   73fb8:	mul	r3, ip, lr
   73fbc:	ldr	r2, [sp, #176]	; 0xb0
   73fc0:	ldr	ip, [sp, #192]	; 0xc0
   73fc4:	umull	r0, r1, lr, ip
   73fc8:	strd	r0, [sp, #160]	; 0xa0
   73fcc:	mla	r1, ip, r2, r3
   73fd0:	ldr	r3, [sp, #136]	; 0x88
   73fd4:	str	r3, [sp, #68]	; 0x44
   73fd8:	mov	r3, #0
   73fdc:	str	r3, [sp, #64]	; 0x40
   73fe0:	ldr	r3, [sp, #164]	; 0xa4
   73fe4:	add	r3, r1, r3
   73fe8:	str	r3, [sp, #164]	; 0xa4
   73fec:	ldrd	r0, [sp, #160]	; 0xa0
   73ff0:	cmp	r0, #0
   73ff4:	sbcs	r3, r1, #0
   73ff8:	ldrd	r2, [sp, #64]	; 0x40
   73ffc:	blt	77d78 <fputs@plt+0x66c88>
   74000:	cmp	r2, #1
   74004:	sbcs	r3, r3, #0
   74008:	blt	74044 <fputs@plt+0x62f54>
   7400c:	mvn	r1, #0
   74010:	mov	r3, #0
   74014:	subs	r3, r1, r3
   74018:	mvn	r0, #-2147483648	; 0x80000000
   7401c:	str	r3, [sp, #272]	; 0x110
   74020:	ldr	r3, [sp, #68]	; 0x44
   74024:	sbc	r3, r0, r3
   74028:	ldrd	r0, [sp, #160]	; 0xa0
   7402c:	str	r3, [sp, #276]	; 0x114
   74030:	add	r3, sp, #272	; 0x110
   74034:	ldrd	r2, [r3]
   74038:	cmp	r2, r0
   7403c:	sbcs	r3, r3, r1
   74040:	blt	740a0 <fputs@plt+0x62fb0>
   74044:	ldr	r2, [sp, #64]	; 0x40
   74048:	ldrd	r0, [sp, #160]	; 0xa0
   7404c:	ldrh	r5, [r4, #8]
   74050:	adds	r3, r2, r0
   74054:	ldr	r2, [sp, #68]	; 0x44
   74058:	str	r3, [sp, #152]	; 0x98
   7405c:	adc	r3, r2, r1
   74060:	str	r3, [sp, #156]	; 0x9c
   74064:	ldrd	r0, [sp, #152]	; 0x98
   74068:	and	r3, r5, #15872	; 0x3e00
   7406c:	mov	r8, sl
   74070:	orr	r3, r3, #4
   74074:	strd	r0, [r4]
   74078:	strh	r3, [r4, #8]
   7407c:	b	6df80 <fputs@plt+0x5ce90>
   74080:	ldrd	r2, [sp, #136]	; 0x88
   74084:	cmp	r3, #-2147483648	; 0x80000000
   74088:	cmpeq	r2, #0
   7408c:	bne	77014 <fputs@plt+0x65f24>
   74090:	ldrd	r0, [sp, #64]	; 0x40
   74094:	cmp	r0, #0
   74098:	sbcs	r3, r1, #0
   7409c:	blt	77fe0 <fputs@plt+0x66ef0>
   740a0:	mov	r3, #1
   740a4:	str	r3, [sp, #64]	; 0x40
   740a8:	b	73c4c <fputs@plt+0x62b5c>
   740ac:	ldrd	r2, [sp, #136]	; 0x88
   740b0:	orrs	r3, r2, r3
   740b4:	beq	72488 <fputs@plt+0x61398>
   740b8:	ldrd	r0, [sp, #136]	; 0x88
   740bc:	ldr	r2, [sp, #140]	; 0x8c
   740c0:	mov	r3, r0
   740c4:	ldrd	r0, [sp, #64]	; 0x40
   740c8:	and	r3, r3, r2
   740cc:	cmn	r3, #1
   740d0:	movne	r3, #0
   740d4:	moveq	r3, #1
   740d8:	cmp	r1, #-2147483648	; 0x80000000
   740dc:	cmpeq	r0, #0
   740e0:	movne	r3, #0
   740e4:	cmp	r3, #0
   740e8:	bne	740a0 <fputs@plt+0x62fb0>
   740ec:	ldrd	r2, [sp, #136]	; 0x88
   740f0:	bl	93a40 <fputs@plt+0x82950>
   740f4:	ldrh	r5, [r4, #8]
   740f8:	strd	r0, [sp, #152]	; 0x98
   740fc:	b	74064 <fputs@plt+0x62f74>
   74100:	ldrd	r0, [sp, #136]	; 0x88
   74104:	cmp	r0, #0
   74108:	sbcs	r3, r1, #0
   7410c:	blt	76f64 <fputs@plt+0x65e74>
   74110:	ldrd	r2, [sp, #64]	; 0x40
   74114:	cmp	r2, #1
   74118:	sbcs	r3, r3, #0
   7411c:	blt	74150 <fputs@plt+0x63060>
   74120:	ldr	ip, [sp, #64]	; 0x40
   74124:	mvn	r3, #0
   74128:	mvn	r2, #-2147483648	; 0x80000000
   7412c:	subs	r3, r3, ip
   74130:	str	r3, [sp, #216]	; 0xd8
   74134:	ldr	r3, [sp, #68]	; 0x44
   74138:	sbc	r3, r2, r3
   7413c:	str	r3, [sp, #220]	; 0xdc
   74140:	ldrd	r2, [sp, #216]	; 0xd8
   74144:	cmp	r2, r0
   74148:	sbcs	r3, r3, r1
   7414c:	blt	740a0 <fputs@plt+0x62fb0>
   74150:	ldr	r0, [sp, #64]	; 0x40
   74154:	ldrd	r2, [sp, #136]	; 0x88
   74158:	ldrh	r5, [r4, #8]
   7415c:	adds	r1, r0, r2
   74160:	ldr	r2, [sp, #68]	; 0x44
   74164:	str	r1, [sp, #152]	; 0x98
   74168:	adc	r3, r2, r3
   7416c:	str	r3, [sp, #156]	; 0x9c
   74170:	b	74064 <fputs@plt+0x62f74>
   74174:	asr	r1, r0, #31
   74178:	str	r0, [r5, #52]	; 0x34
   7417c:	bl	21a40 <fputs@plt+0x10950>
   74180:	cmp	r0, #0
   74184:	str	r0, [r5, #40]	; 0x28
   74188:	beq	779dc <fputs@plt+0x668ec>
   7418c:	ldrh	r3, [r5, #142]	; 0x8e
   74190:	ldrh	r2, [r5, #144]	; 0x90
   74194:	add	r3, r3, r2
   74198:	cmp	r3, #12
   7419c:	ble	74eb4 <fputs@plt+0x63dc4>
   741a0:	add	r8, r8, #20
   741a4:	str	r4, [sp, #24]
   741a8:	b	6df80 <fputs@plt+0x5ce90>
   741ac:	vcmp.f64	d11, #0.0
   741b0:	ldrh	r5, [r4, #8]
   741b4:	vmrs	APSR_nzcv, fpscr
   741b8:	beq	7248c <fputs@plt+0x6139c>
   741bc:	vdiv.f64	d10, d0, d11
   741c0:	vstr	d10, [sp, #320]	; 0x140
   741c4:	add	r3, sp, #320	; 0x140
   741c8:	ldrd	r2, [r3]
   741cc:	str	r2, [sp, #328]	; 0x148
   741d0:	str	r3, [sp, #332]	; 0x14c
   741d4:	vldr	d6, [sp, #320]	; 0x140
   741d8:	vldr	d7, [sp, #328]	; 0x148
   741dc:	vcmp.f64	d6, d7
   741e0:	vmrs	APSR_nzcv, fpscr
   741e4:	bne	7248c <fputs@plt+0x6139c>
   741e8:	ldr	r2, [sp, #104]	; 0x68
   741ec:	and	r5, r5, #15872	; 0x3e00
   741f0:	vstr	d10, [r4]
   741f4:	ldr	r3, [sp, #132]	; 0x84
   741f8:	orr	r3, r3, r2
   741fc:	ldr	r2, [sp, #64]	; 0x40
   74200:	eor	r3, r3, #8
   74204:	eor	r6, r2, #1
   74208:	orr	r2, r5, #8
   7420c:	ands	r3, r6, r3, lsr #3
   74210:	strh	r2, [r4, #8]
   74214:	moveq	r8, sl
   74218:	beq	6df80 <fputs@plt+0x5ce90>
   7421c:	vcmpe.f64	d10, d9
   74220:	vmrs	APSR_nzcv, fpscr
   74224:	bls	78694 <fputs@plt+0x675a4>
   74228:	vcmpe.f64	d10, d8
   7422c:	vmrs	APSR_nzcv, fpscr
   74230:	movge	r8, sl
   74234:	bge	6df80 <fputs@plt+0x5ce90>
   74238:	vmov	r0, r1, d10
   7423c:	bl	93b60 <fputs@plt+0x82a70>
   74240:	mov	r8, r1
   74244:	mov	r6, r0
   74248:	bl	939e0 <fputs@plt+0x828f0>
   7424c:	vmov	d7, r0, r1
   74250:	vcmp.f64	d10, d7
   74254:	vmrs	APSR_nzcv, fpscr
   74258:	movne	r8, sl
   7425c:	bne	6df80 <fputs@plt+0x5ce90>
   74260:	subs	r3, r6, #1
   74264:	mvn	r2, #2
   74268:	sbc	r1, r8, #-2147483648	; 0x80000000
   7426c:	mov	ip, r8
   74270:	str	r3, [sp, #296]	; 0x128
   74274:	mvn	r3, #0
   74278:	str	r1, [sp, #300]	; 0x12c
   7427c:	add	r1, sp, #296	; 0x128
   74280:	ldrd	r0, [r1]
   74284:	cmp	r1, r3
   74288:	cmpeq	r0, r2
   7428c:	movhi	r8, sl
   74290:	bhi	6df80 <fputs@plt+0x5ce90>
   74294:	orr	r5, r5, #4
   74298:	mov	r8, sl
   7429c:	stm	r4, {r6, ip}
   742a0:	strh	r5, [r4, #8]
   742a4:	b	6df80 <fputs@plt+0x5ce90>
   742a8:	vmul.f64	d10, d11, d0
   742ac:	ldrh	r5, [r4, #8]
   742b0:	b	741c0 <fputs@plt+0x630d0>
   742b4:	vadd.f64	d10, d11, d0
   742b8:	ldrh	r5, [r4, #8]
   742bc:	b	741c0 <fputs@plt+0x630d0>
   742c0:	vsub.f64	d10, d0, d11
   742c4:	ldrh	r5, [r4, #8]
   742c8:	b	741c0 <fputs@plt+0x630d0>
   742cc:	ldr	r1, [pc, #-2324]	; 739c0 <fputs@plt+0x628d0>
   742d0:	mov	r3, #2
   742d4:	movw	r2, #787	; 0x313
   742d8:	mov	r0, r7
   742dc:	str	r2, [r7, #80]	; 0x50
   742e0:	strb	r3, [r7, #86]	; 0x56
   742e4:	mov	r3, #1
   742e8:	add	r1, pc, r1
   742ec:	str	r3, [sp, #24]
   742f0:	bl	44bb8 <fputs@plt+0x33ac8>
   742f4:	ldr	r3, [r7, #44]	; 0x2c
   742f8:	b	6e67c <fputs@plt+0x5d58c>
   742fc:	mov	r3, sl
   74300:	mov	sl, fp
   74304:	mov	fp, r9
   74308:	mov	r9, r3
   7430c:	ldr	r3, [sp, #40]	; 0x28
   74310:	movw	r5, #52429	; 0xcccd
   74314:	movt	r5, #52428	; 0xcccc
   74318:	mov	r2, #4
   7431c:	mov	r0, #0
   74320:	mov	r1, #0
   74324:	sub	r3, r8, r3
   74328:	strd	r0, [r9]
   7432c:	asr	r3, r3, #2
   74330:	strh	r2, [r9, #8]
   74334:	mul	r5, r5, r3
   74338:	movw	r3, #262	; 0x106
   7433c:	str	r3, [sp, #24]
   74340:	ldr	r3, [r7, #44]	; 0x2c
   74344:	b	6e67c <fputs@plt+0x5d58c>
   74348:	ldr	r2, [sp, #24]
   7434c:	str	r2, [r7, #80]	; 0x50
   74350:	b	72ccc <fputs@plt+0x61bdc>
   74354:	cmp	r0, #0
   74358:	addeq	r8, r8, #20
   7435c:	beq	6df80 <fputs@plt+0x5ce90>
   74360:	b	6ed20 <fputs@plt+0x5dc30>
   74364:	ldr	r0, [sl, #308]	; 0x134
   74368:	blx	r2
   7436c:	cmp	r0, #0
   74370:	beq	70f7c <fputs@plt+0x5fe8c>
   74374:	mov	r3, #9
   74378:	str	r3, [sp, #24]
   7437c:	ldr	r3, [r7, #44]	; 0x2c
   74380:	b	6e67c <fputs@plt+0x5d58c>
   74384:	movw	r0, #6870	; 0x1ad6
   74388:	movt	r0, #1
   7438c:	bl	36834 <fputs@plt+0x25744>
   74390:	mov	r4, #0
   74394:	str	r0, [sp, #24]
   74398:	b	7231c <fputs@plt+0x6122c>
   7439c:	ldr	r1, [r1]
   743a0:	ldr	r3, [r2, #20]
   743a4:	ldr	r2, [r1, #108]	; 0x6c
   743a8:	add	r4, r2, r3
   743ac:	b	6f1f4 <fputs@plt+0x5e104>
   743b0:	ldr	r3, [fp, #24]
   743b4:	ldr	r2, [r4, #12]
   743b8:	ldr	r1, [r8, #12]
   743bc:	orr	r3, r3, #2
   743c0:	str	r1, [r2]
   743c4:	str	r3, [fp, #24]
   743c8:	b	700bc <fputs@plt+0x5efcc>
   743cc:	ldr	r3, [pc, #-2576]	; 739c4 <fputs@plt+0x628d4>
   743d0:	add	r3, pc, r3
   743d4:	b	6fbb8 <fputs@plt+0x5eac8>
   743d8:	tst	r2, #16384	; 0x4000
   743dc:	ldr	r2, [r4, #12]
   743e0:	ldrne	r3, [r1, r3]
   743e4:	addne	r2, r2, r3
   743e8:	ldr	r3, [r4, #32]
   743ec:	ldr	r3, [r3, #92]	; 0x5c
   743f0:	cmp	r3, r2
   743f4:	bge	71050 <fputs@plt+0x5ff60>
   743f8:	b	73340 <fputs@plt+0x62250>
   743fc:	mov	r3, #4
   74400:	mov	r7, r3
   74404:	b	6f450 <fputs@plt+0x5e360>
   74408:	ldr	r2, [pc, #-2632]	; 739c8 <fputs@plt+0x628d8>
   7440c:	add	r2, pc, r2
   74410:	add	r3, r2, r3
   74414:	ldrb	r0, [r3, #3316]	; 0xcf4
   74418:	b	70a40 <fputs@plt+0x5f950>
   7441c:	mov	r0, fp
   74420:	add	r8, r8, #20
   74424:	bl	207c8 <fputs@plt+0xf6d8>
   74428:	b	6df80 <fputs@plt+0x5ce90>
   7442c:	mov	r0, r5
   74430:	mov	r1, #4
   74434:	bl	54658 <fputs@plt+0x43568>
   74438:	cmp	r0, #0
   7443c:	beq	72724 <fputs@plt+0x61634>
   74440:	mov	sl, fp
   74444:	mov	fp, r9
   74448:	str	r0, [sp, #24]
   7444c:	ldr	r3, [sp, #40]	; 0x28
   74450:	movw	r5, #52429	; 0xcccd
   74454:	movt	r5, #52428	; 0xcccc
   74458:	sub	r2, r8, r3
   7445c:	ldr	r3, [r7, #44]	; 0x2c
   74460:	asr	r2, r2, #2
   74464:	mul	r5, r5, r2
   74468:	b	6e67c <fputs@plt+0x5d58c>
   7446c:	mov	r0, r5
   74470:	bl	208e0 <fputs@plt+0xf7f0>
   74474:	b	725c0 <fputs@plt+0x614d0>
   74478:	mov	r0, r4
   7447c:	bl	19c58 <fputs@plt+0x8b68>
   74480:	ldr	r5, [sp, #388]	; 0x184
   74484:	add	r5, r5, #1
   74488:	str	r5, [sp, #388]	; 0x184
   7448c:	b	72dbc <fputs@plt+0x61ccc>
   74490:	bl	2c660 <fputs@plt+0x1b570>
   74494:	mov	r5, r0
   74498:	ldrb	r1, [r8, #8]
   7449c:	mov	r0, r4
   744a0:	ldr	r2, [sp, #52]	; 0x34
   744a4:	str	r5, [sp, #24]
   744a8:	bl	353ec <fputs@plt+0x242fc>
   744ac:	cmp	r5, #0
   744b0:	bne	7756c <fputs@plt+0x6647c>
   744b4:	add	r8, r8, #20
   744b8:	b	6df80 <fputs@plt+0x5ce90>
   744bc:	ldr	r0, [r4]
   744c0:	bl	32e54 <fputs@plt+0x21d64>
   744c4:	ldr	r1, [pc, #-2816]	; 739cc <fputs@plt+0x628dc>
   744c8:	mov	r2, r0
   744cc:	mov	r0, r7
   744d0:	add	r1, pc, r1
   744d4:	bl	44bb8 <fputs@plt+0x33ac8>
   744d8:	ldr	r3, [r4, #20]
   744dc:	str	r3, [sp, #24]
   744e0:	b	704c4 <fputs@plt+0x5f3d4>
   744e4:	mov	r0, r4
   744e8:	bl	203ac <fputs@plt+0xf2bc>
   744ec:	ldrh	r3, [r4, #8]
   744f0:	tst	r3, #4
   744f4:	bne	703d0 <fputs@plt+0x5f2e0>
   744f8:	ldr	r3, [r8, #8]
   744fc:	cmp	r3, #0
   74500:	bne	6e388 <fputs@plt+0x5d298>
   74504:	ldr	r3, [sp, #40]	; 0x28
   74508:	movw	r5, #52429	; 0xcccd
   7450c:	movt	r5, #52428	; 0xcccc
   74510:	mov	sl, fp
   74514:	mov	fp, r9
   74518:	sub	r2, r8, r3
   7451c:	mov	r3, #20
   74520:	asr	r2, r2, #2
   74524:	str	r3, [sp, #24]
   74528:	ldr	r3, [r7, #44]	; 0x2c
   7452c:	mul	r5, r5, r2
   74530:	b	6e67c <fputs@plt+0x5d58c>
   74534:	ldr	r3, [r0, #16]
   74538:	add	r1, sp, #440	; 0x1b8
   7453c:	ldr	r5, [r3]
   74540:	ldr	ip, [r5]
   74544:	str	r2, [sp, #444]	; 0x1bc
   74548:	str	r2, [sp, #448]	; 0x1c0
   7454c:	str	r2, [sp, #452]	; 0x1c4
   74550:	str	r2, [sp, #456]	; 0x1c8
   74554:	str	r2, [sp, #460]	; 0x1cc
   74558:	str	r2, [sp, #464]	; 0x1d0
   7455c:	str	r2, [sp, #468]	; 0x1d4
   74560:	ldrh	r3, [r4, #8]
   74564:	ldr	r2, [r8, #8]
   74568:	ldr	r0, [r0, #16]
   7456c:	and	r3, r3, #15872	; 0x3e00
   74570:	orr	r3, r3, #1
   74574:	ldr	r6, [ip, #44]	; 0x2c
   74578:	str	r4, [sp, #440]	; 0x1b8
   7457c:	strh	r3, [r4, #8]
   74580:	blx	r6
   74584:	ldr	r3, [r5, #8]
   74588:	str	r0, [sp, #24]
   7458c:	cmp	r3, #0
   74590:	beq	745a4 <fputs@plt+0x634b4>
   74594:	add	r2, r5, #8
   74598:	add	r1, r7, #44	; 0x2c
   7459c:	mov	r0, r7
   745a0:	bl	24d88 <fputs@plt+0x13c98>
   745a4:	ldrh	r3, [r4, #8]
   745a8:	ldr	r2, [sp, #460]	; 0x1cc
   745ac:	ldr	r1, [sp, #24]
   745b0:	cmp	r2, #0
   745b4:	movne	r1, r2
   745b8:	tst	r3, #2
   745bc:	str	r1, [sp, #24]
   745c0:	beq	745e0 <fputs@plt+0x634f0>
   745c4:	ldrb	r2, [r4, #10]
   745c8:	ldr	r1, [sp, #52]	; 0x34
   745cc:	cmp	r2, r1
   745d0:	beq	745e0 <fputs@plt+0x634f0>
   745d4:	mov	r0, r4
   745d8:	bl	2d870 <fputs@plt+0x1c780>
   745dc:	ldrh	r3, [r4, #8]
   745e0:	tst	r3, #18
   745e4:	bne	76270 <fputs@plt+0x65180>
   745e8:	ldr	r3, [sp, #24]
   745ec:	cmp	r3, #0
   745f0:	beq	7139c <fputs@plt+0x602ac>
   745f4:	ldr	r3, [sp, #40]	; 0x28
   745f8:	movw	r5, #52429	; 0xcccd
   745fc:	movt	r5, #52428	; 0xcccc
   74600:	mov	sl, fp
   74604:	mov	fp, r9
   74608:	sub	r2, r8, r3
   7460c:	ldr	r3, [r7, #44]	; 0x2c
   74610:	asr	r2, r2, #2
   74614:	mul	r5, r5, r2
   74618:	b	6e67c <fputs@plt+0x5d58c>
   7461c:	ldrh	r3, [sl, #14]
   74620:	ldr	r2, [sp, #104]	; 0x68
   74624:	cmp	r3, r2
   74628:	bgt	75ed8 <fputs@plt+0x64de8>
   7462c:	ldr	r3, [sp, #132]	; 0x84
   74630:	ldr	r1, [r3]
   74634:	ldr	r4, [sl, #68]	; 0x44
   74638:	cmp	r4, r1
   7463c:	bcs	76b50 <fputs@plt+0x65a60>
   74640:	ldr	r3, [sl, #72]	; 0x48
   74644:	cmp	r3, #0
   74648:	str	r3, [sp, #168]	; 0xa8
   7464c:	beq	76e88 <fputs@plt+0x65d98>
   74650:	ldr	r3, [sp, #168]	; 0xa8
   74654:	str	sl, [sp, #196]	; 0xc4
   74658:	ldrh	r2, [sl, #14]
   7465c:	str	r9, [sp, #200]	; 0xc8
   74660:	str	fp, [sp, #204]	; 0xcc
   74664:	add	ip, r3, r1
   74668:	add	r4, r3, r4
   7466c:	add	r3, sp, #368	; 0x170
   74670:	mov	r1, #0
   74674:	add	r6, r2, #20
   74678:	add	r5, r2, #1
   7467c:	str	r3, [sp, #160]	; 0xa0
   74680:	add	r6, sl, r6, lsl #2
   74684:	mov	fp, ip
   74688:	ldr	r3, [pc, #-3264]	; 739d0 <fputs@plt+0x628e0>
   7468c:	mov	r9, r1
   74690:	str	ip, [sp, #176]	; 0xb0
   74694:	str	r8, [sp, #208]	; 0xd0
   74698:	str	r7, [sp, #212]	; 0xd4
   7469c:	ldr	r7, [sp, #104]	; 0x68
   746a0:	add	r3, pc, r3
   746a4:	str	r3, [sp, #192]	; 0xc0
   746a8:	ldr	r3, [pc, #-3292]	; 739d4 <fputs@plt+0x628e4>
   746ac:	add	r3, pc, r3
   746b0:	str	r3, [sp, #24]
   746b4:	ldr	r3, [sp, #132]	; 0x84
   746b8:	ldr	r2, [r3, r2, lsl #2]
   746bc:	add	r3, r3, r5, lsl #2
   746c0:	mov	sl, r3
   746c4:	mov	r8, r2
   746c8:	b	74704 <fputs@plt+0x63614>
   746cc:	ldr	r3, [sp, #24]
   746d0:	add	r4, r4, #1
   746d4:	add	r1, r3, ip
   746d8:	ldrb	r0, [r1, #2836]	; 0xb14
   746dc:	mov	r1, #0
   746e0:	adds	r8, r8, r0
   746e4:	adc	r9, r9, r1
   746e8:	cmp	r5, r7
   746ec:	str	ip, [r6], #4
   746f0:	str	r8, [sl], #4
   746f4:	bgt	75fbc <fputs@plt+0x64ecc>
   746f8:	cmp	r4, fp
   746fc:	bcs	76098 <fputs@plt+0x64fa8>
   74700:	add	r5, r5, #1
   74704:	ldrb	ip, [r4]
   74708:	cmp	ip, #127	; 0x7f
   7470c:	str	ip, [sp, #368]	; 0x170
   74710:	bls	746cc <fputs@plt+0x635dc>
   74714:	mov	r0, r4
   74718:	ldr	r1, [sp, #160]	; 0xa0
   7471c:	bl	1a298 <fputs@plt+0x91a8>
   74720:	ldr	ip, [sp, #368]	; 0x170
   74724:	add	r4, r4, r0
   74728:	cmp	ip, #127	; 0x7f
   7472c:	subhi	r1, ip, #12
   74730:	lsrhi	r1, r1, #1
   74734:	bhi	74744 <fputs@plt+0x63654>
   74738:	ldr	r3, [sp, #192]	; 0xc0
   7473c:	add	r1, r3, ip
   74740:	ldrb	r1, [r1, #2836]	; 0xb14
   74744:	adds	r8, r8, r1
   74748:	adc	r9, r9, #0
   7474c:	b	746e8 <fputs@plt+0x635f8>
   74750:	mov	r0, sl
   74754:	bl	212f0 <fputs@plt+0x10200>
   74758:	mov	sl, r0
   7475c:	b	72190 <fputs@plt+0x610a0>
   74760:	bl	212f0 <fputs@plt+0x10200>
   74764:	b	6f21c <fputs@plt+0x5e12c>
   74768:	mov	r0, r4
   7476c:	bl	2c660 <fputs@plt+0x1b570>
   74770:	subs	r3, r0, #0
   74774:	str	r3, [sp, #24]
   74778:	bne	781bc <fputs@plt+0x670cc>
   7477c:	ldrb	sl, [r8]
   74780:	b	6f150 <fputs@plt+0x5e060>
   74784:	mov	r0, r5
   74788:	bl	212f0 <fputs@plt+0x10200>
   7478c:	mov	r5, r0
   74790:	b	6e3c0 <fputs@plt+0x5d2d0>
   74794:	cmp	r3, #0
   74798:	bne	73560 <fputs@plt+0x62470>
   7479c:	b	6ed20 <fputs@plt+0x5dc30>
   747a0:	ldr	r1, [sp, #64]	; 0x40
   747a4:	ldr	r2, [sp, #104]	; 0x68
   747a8:	ldr	r3, [r2, #28]
   747ac:	cmp	r1, r3
   747b0:	beq	748e0 <fputs@plt+0x637f0>
   747b4:	mov	r3, r2
   747b8:	ldr	r2, [r2, #8]
   747bc:	cmp	r2, #0
   747c0:	str	r2, [sp, #160]	; 0xa0
   747c4:	beq	748d4 <fputs@plt+0x637e4>
   747c8:	ldrh	r3, [r3, #26]
   747cc:	tst	r3, #1
   747d0:	beq	76ce4 <fputs@plt+0x65bf4>
   747d4:	ldr	r3, [sp, #104]	; 0x68
   747d8:	ldr	sl, [r3, #20]
   747dc:	cmp	sl, #0
   747e0:	beq	7818c <fputs@plt+0x6709c>
   747e4:	ldr	r0, [sl, #12]
   747e8:	add	r3, sl, #8
   747ec:	cmp	r0, #0
   747f0:	beq	76a18 <fputs@plt+0x65928>
   747f4:	add	r6, sp, #440	; 0x1b8
   747f8:	add	r2, sp, #368	; 0x170
   747fc:	strd	r4, [sp, #176]	; 0xb0
   74800:	mov	r5, sl
   74804:	mov	sl, r8
   74808:	str	r9, [sp, #192]	; 0xc0
   7480c:	mov	r8, r3
   74810:	str	r7, [sp, #196]	; 0xc4
   74814:	mov	r7, r6
   74818:	mov	r6, r2
   7481c:	ldr	r9, [sp, #160]	; 0xa0
   74820:	b	74834 <fputs@plt+0x63744>
   74824:	ldr	r0, [r5, #12]
   74828:	add	r8, r5, #8
   7482c:	cmp	r0, #0
   74830:	beq	76a00 <fputs@plt+0x65910>
   74834:	mov	r2, r7
   74838:	mov	r1, r6
   7483c:	bl	1514c <fputs@plt+0x405c>
   74840:	mov	r3, #0
   74844:	mov	r1, r9
   74848:	str	r3, [r5, #12]
   7484c:	ldr	r0, [sp, #368]	; 0x170
   74850:	bl	150c8 <fputs@plt+0x3fd8>
   74854:	ldr	r5, [r5, #8]
   74858:	mov	r9, r0
   7485c:	cmp	r5, #0
   74860:	bne	74824 <fputs@plt+0x63734>
   74864:	ldrd	r4, [sp, #176]	; 0xb0
   74868:	str	r0, [sp, #160]	; 0xa0
   7486c:	ldr	r9, [sp, #192]	; 0xc0
   74870:	str	r8, [sp, #168]	; 0xa8
   74874:	mov	r8, sl
   74878:	ldr	r7, [sp, #196]	; 0xc4
   7487c:	ldr	r0, [sp, #104]	; 0x68
   74880:	bl	23fb0 <fputs@plt+0x12ec0>
   74884:	ldr	r3, [sp, #168]	; 0xa8
   74888:	cmp	r0, #0
   7488c:	mov	r6, r0
   74890:	str	r0, [r3]
   74894:	beq	748b8 <fputs@plt+0x637c8>
   74898:	mov	r2, #0
   7489c:	mov	r3, #0
   748a0:	ldr	r0, [sp, #160]	; 0xa0
   748a4:	mov	r1, #0
   748a8:	strd	r2, [r6]
   748ac:	str	r1, [r6, #8]
   748b0:	bl	1523c <fputs@plt+0x414c>
   748b4:	str	r0, [r6, #12]
   748b8:	ldr	r1, [sp, #104]	; 0x68
   748bc:	mov	r2, #0
   748c0:	ldrh	r3, [r1, #26]
   748c4:	str	r2, [r1, #8]
   748c8:	str	r2, [r1, #12]
   748cc:	orr	r3, r3, #1
   748d0:	strh	r3, [r1, #26]
   748d4:	ldr	r2, [sp, #64]	; 0x40
   748d8:	ldr	r3, [sp, #104]	; 0x68
   748dc:	str	r2, [r3, #28]
   748e0:	ldr	r3, [sp, #104]	; 0x68
   748e4:	ldr	r2, [r3, #20]
   748e8:	cmp	r2, #0
   748ec:	beq	74924 <fputs@plt+0x63834>
   748f0:	ldr	r3, [r2, #12]
   748f4:	cmp	r3, #0
   748f8:	beq	74918 <fputs@plt+0x63828>
   748fc:	ldrd	r0, [r3]
   74900:	cmp	r0, r4
   74904:	sbcs	ip, r1, r5
   74908:	bge	74950 <fputs@plt+0x63860>
   7490c:	ldr	r3, [r3, #8]
   74910:	cmp	r3, #0
   74914:	bne	748fc <fputs@plt+0x6380c>
   74918:	ldr	r2, [r2, #8]
   7491c:	cmp	r2, #0
   74920:	bne	748f0 <fputs@plt+0x63800>
   74924:	ldr	r3, [sp, #64]	; 0x40
   74928:	add	r6, r8, #20
   7492c:	cmp	r3, #0
   74930:	movlt	r8, r6
   74934:	blt	6df80 <fputs@plt+0x5ce90>
   74938:	ldr	r3, [sp, #132]	; 0x84
   7493c:	ldr	r3, [r3]
   74940:	str	r3, [sp, #104]	; 0x68
   74944:	ldr	r3, [sp, #136]	; 0x88
   74948:	ldrd	r4, [r3]
   7494c:	b	6e8c8 <fputs@plt+0x5d7d8>
   74950:	cmp	r4, r0
   74954:	sbcs	r1, r5, r1
   74958:	bge	6ed20 <fputs@plt+0x5dc30>
   7495c:	ldr	r3, [r3, #12]
   74960:	b	748f4 <fputs@plt+0x63804>
   74964:	ldr	r4, [sp, #132]	; 0x84
   74968:	mov	r0, r4
   7496c:	bl	23e9c <fputs@plt+0x12dac>
   74970:	ldrh	r3, [r4, #8]
   74974:	tst	r3, #32
   74978:	bne	6e8a4 <fputs@plt+0x5d7b4>
   7497c:	b	70ce0 <fputs@plt+0x5fbf0>
   74980:	add	r1, sp, #440	; 0x1b8
   74984:	ldr	r0, [r4, #20]
   74988:	bl	28da8 <fputs@plt+0x17cb8>
   7498c:	str	r0, [sp, #24]
   74990:	b	6e238 <fputs@plt+0x5d148>
   74994:	mov	r0, r6
   74998:	bl	212f0 <fputs@plt+0x10200>
   7499c:	mov	r6, r0
   749a0:	b	6ef7c <fputs@plt+0x5de8c>
   749a4:	ldr	r6, [r5, #16]
   749a8:	add	r3, sp, #368	; 0x170
   749ac:	mov	sl, r3
   749b0:	str	r3, [sp, #64]	; 0x40
   749b4:	mov	r0, r6
   749b8:	bl	1902c <fputs@plt+0x7f3c>
   749bc:	mov	r3, #1
   749c0:	mov	r0, r6
   749c4:	ldr	r2, [r6, #16]
   749c8:	mov	r1, r4
   749cc:	str	sl, [sp]
   749d0:	strh	r4, [sl, #8]
   749d4:	str	r4, [sp, #392]	; 0x188
   749d8:	str	fp, [sp, #400]	; 0x190
   749dc:	bl	555b8 <fputs@plt+0x444c8>
   749e0:	subs	r3, r0, #0
   749e4:	str	r3, [sp, #24]
   749e8:	bne	780f4 <fputs@plt+0x67004>
   749ec:	ldr	r0, [sp, #384]	; 0x180
   749f0:	ldrb	r3, [r0]
   749f4:	tst	r3, #128	; 0x80
   749f8:	streq	r3, [sp, #316]	; 0x13c
   749fc:	bne	76d80 <fputs@plt+0x65c90>
   74a00:	cmp	r3, #2
   74a04:	bls	75e48 <fputs@plt+0x64d58>
   74a08:	ldr	r2, [sp, #380]	; 0x17c
   74a0c:	cmp	r2, r3
   74a10:	blt	75e48 <fputs@plt+0x64d58>
   74a14:	ldr	r2, [sp, #384]	; 0x180
   74a18:	sub	r3, r3, #1
   74a1c:	ldrb	r1, [r2, r3]
   74a20:	add	r0, r2, r3
   74a24:	tst	r1, #128	; 0x80
   74a28:	streq	r1, [sp, #336]	; 0x150
   74a2c:	bne	7780c <fputs@plt+0x6671c>
   74a30:	sub	r3, r1, #7
   74a34:	sub	r2, r1, #1
   74a38:	clz	r3, r3
   74a3c:	lsr	r3, r3, #5
   74a40:	cmp	r2, #8
   74a44:	orrhi	r3, r3, #1
   74a48:	cmp	r3, #0
   74a4c:	bne	75e48 <fputs@plt+0x64d58>
   74a50:	ldr	r3, [pc, #3976]	; 759e0 <fputs@plt+0x648f0>
   74a54:	ldr	r0, [sp, #316]	; 0x13c
   74a58:	ldr	r2, [sp, #380]	; 0x17c
   74a5c:	add	r3, pc, r3
   74a60:	add	r3, r3, r1
   74a64:	ldrb	ip, [r3, #2836]	; 0xb14
   74a68:	add	r3, ip, r0
   74a6c:	cmp	r2, r3
   74a70:	bcc	75e48 <fputs@plt+0x64d58>
   74a74:	ldr	r0, [sp, #384]	; 0x180
   74a78:	sub	ip, r2, ip
   74a7c:	add	r2, sp, #440	; 0x1b8
   74a80:	add	r0, r0, ip
   74a84:	bl	18454 <fputs@plt+0x7364>
   74a88:	ldr	r3, [sp, #64]	; 0x40
   74a8c:	add	r1, sp, #440	; 0x1b8
   74a90:	movw	r2, #9312	; 0x2460
   74a94:	ldrd	r0, [r1]
   74a98:	ldrh	r3, [r3, #8]
   74a9c:	strd	r0, [sp, #104]	; 0x68
   74aa0:	tst	r2, r3
   74aa4:	bne	74ab4 <fputs@plt+0x639c4>
   74aa8:	ldr	r3, [sp, #392]	; 0x188
   74aac:	cmp	r3, #0
   74ab0:	beq	74abc <fputs@plt+0x639cc>
   74ab4:	ldr	r0, [sp, #64]	; 0x40
   74ab8:	bl	209a4 <fputs@plt+0xf8b4>
   74abc:	mov	r4, r8
   74ac0:	ldrb	r3, [r4], #20
   74ac4:	cmp	r3, #112	; 0x70
   74ac8:	beq	765ec <fputs@plt+0x654fc>
   74acc:	ldr	r3, [r8, #8]
   74ad0:	movw	r2, #9312	; 0x2460
   74ad4:	ldr	r0, [r7, #8]
   74ad8:	add	r3, r3, r3, lsl #2
   74adc:	add	r0, r0, r3, lsl #3
   74ae0:	ldrh	r3, [r0, #8]
   74ae4:	tst	r2, r3
   74ae8:	moveq	r3, #4
   74aec:	strheq	r3, [r0, #8]
   74af0:	bne	769d4 <fputs@plt+0x658e4>
   74af4:	mov	r8, r4
   74af8:	ldrd	r4, [sp, #104]	; 0x68
   74afc:	mov	r3, #4
   74b00:	strd	r4, [r0]
   74b04:	strh	r3, [r0, #8]
   74b08:	b	6df80 <fputs@plt+0x5ce90>
   74b0c:	mov	r0, r5
   74b10:	bl	54c9c <fputs@plt+0x43bac>
   74b14:	subs	r3, r0, #0
   74b18:	str	r3, [sp, #24]
   74b1c:	beq	72364 <fputs@plt+0x61274>
   74b20:	ldr	r3, [sp, #40]	; 0x28
   74b24:	movw	r5, #52429	; 0xcccd
   74b28:	movt	r5, #52428	; 0xcccc
   74b2c:	mov	sl, fp
   74b30:	mov	fp, r9
   74b34:	sub	r2, r8, r3
   74b38:	ldr	r3, [r7, #44]	; 0x2c
   74b3c:	asr	r2, r2, #2
   74b40:	mul	r5, r5, r2
   74b44:	b	6e67c <fputs@plt+0x5d58c>
   74b48:	bl	1ba70 <fputs@plt+0xa980>
   74b4c:	ldrb	r3, [r8]
   74b50:	vcmp.f64	d0, #0.0
   74b54:	cmp	r3, #46	; 0x2e
   74b58:	beq	765dc <fputs@plt+0x654ec>
   74b5c:	vmrs	APSR_nzcv, fpscr
   74b60:	movne	r3, #1
   74b64:	moveq	r3, #0
   74b68:	b	6f90c <fputs@plt+0x5e81c>
   74b6c:	mov	r0, r5
   74b70:	bl	208e0 <fputs@plt+0xf7f0>
   74b74:	b	70c00 <fputs@plt+0x5fb10>
   74b78:	mov	r0, r5
   74b7c:	bl	212f0 <fputs@plt+0x10200>
   74b80:	mov	r5, r0
   74b84:	ldr	r3, [r8, #8]
   74b88:	b	70afc <fputs@plt+0x5fa0c>
   74b8c:	bl	1b990 <fputs@plt+0xa8a0>
   74b90:	orrs	r3, r0, r1
   74b94:	movne	r3, #1
   74b98:	moveq	r3, #0
   74b9c:	b	70a20 <fputs@plt+0x5f930>
   74ba0:	bl	1b990 <fputs@plt+0xa8a0>
   74ba4:	orrs	r3, r0, r1
   74ba8:	movne	r4, #3
   74bac:	moveq	r4, #0
   74bb0:	b	70a00 <fputs@plt+0x5f910>
   74bb4:	mov	r2, r4
   74bb8:	mov	r3, r5
   74bbc:	bl	212a4 <fputs@plt+0x101b4>
   74bc0:	b	6df80 <fputs@plt+0x5ce90>
   74bc4:	bl	212f0 <fputs@plt+0x10200>
   74bc8:	b	71108 <fputs@plt+0x60018>
   74bcc:	mov	r0, r4
   74bd0:	bl	212f0 <fputs@plt+0x10200>
   74bd4:	mov	r4, r0
   74bd8:	b	710b4 <fputs@plt+0x5ffc4>
   74bdc:	bl	212f0 <fputs@plt+0x10200>
   74be0:	b	71170 <fputs@plt+0x60080>
   74be4:	bl	212f0 <fputs@plt+0x10200>
   74be8:	b	72054 <fputs@plt+0x60f64>
   74bec:	mov	r0, r5
   74bf0:	bl	212f0 <fputs@plt+0x10200>
   74bf4:	mov	r5, r0
   74bf8:	b	71a9c <fputs@plt+0x609ac>
   74bfc:	mov	r0, r4
   74c00:	bl	212f0 <fputs@plt+0x10200>
   74c04:	mov	r4, r0
   74c08:	ldrb	sl, [r8]
   74c0c:	b	6fcac <fputs@plt+0x5ebbc>
   74c10:	bl	212f0 <fputs@plt+0x10200>
   74c14:	b	70174 <fputs@plt+0x5f084>
   74c18:	bl	212f0 <fputs@plt+0x10200>
   74c1c:	b	70104 <fputs@plt+0x5f014>
   74c20:	bl	1b990 <fputs@plt+0xa8a0>
   74c24:	mov	r4, r0
   74c28:	mov	r0, sl
   74c2c:	mov	r5, r1
   74c30:	bl	1b990 <fputs@plt+0xa8a0>
   74c34:	ldrb	ip, [r8]
   74c38:	strd	r0, [sp, #64]	; 0x40
   74c3c:	cmp	ip, #85	; 0x55
   74c40:	beq	765c4 <fputs@plt+0x654d4>
   74c44:	cmp	ip, #86	; 0x56
   74c48:	ldrd	r0, [sp, #64]	; 0x40
   74c4c:	beq	76b3c <fputs@plt+0x65a4c>
   74c50:	orrs	r3, r0, r1
   74c54:	beq	74cd8 <fputs@plt+0x63be8>
   74c58:	cmp	r0, #0
   74c5c:	sbcs	r3, r1, #0
   74c60:	blt	77618 <fputs@plt+0x66528>
   74c64:	ldrd	r2, [sp, #64]	; 0x40
   74c68:	cmp	r2, #64	; 0x40
   74c6c:	sbcs	r3, r3, #0
   74c70:	bge	770e0 <fputs@plt+0x65ff0>
   74c74:	cmp	ip, #87	; 0x57
   74c78:	ldrd	r0, [sp, #64]	; 0x40
   74c7c:	ldr	ip, [sp, #64]	; 0x40
   74c80:	beq	7819c <fputs@plt+0x670ac>
   74c84:	cmp	r4, #0
   74c88:	lsr	r2, r4, r0
   74c8c:	rsb	lr, r0, #32
   74c90:	sbcs	r3, r5, #0
   74c94:	ldr	r3, [sp, #64]	; 0x40
   74c98:	sub	r1, r0, #32
   74c9c:	orr	r2, r2, r5, lsl lr
   74ca0:	orr	r2, r2, r5, lsr r1
   74ca4:	lsr	r3, r5, r3
   74ca8:	bge	74cd0 <fputs@plt+0x63be0>
   74cac:	rsb	r1, ip, #64	; 0x40
   74cb0:	mvn	ip, #0
   74cb4:	lsl	r0, ip, r1
   74cb8:	sub	r4, r1, #32
   74cbc:	rsb	lr, r1, #32
   74cc0:	orr	r2, r2, ip, lsl r1
   74cc4:	orr	r0, r0, ip, lsl r4
   74cc8:	orr	r0, r0, ip, lsr lr
   74ccc:	orr	r3, r0, r3
   74cd0:	mov	r4, r2
   74cd4:	mov	r5, r3
   74cd8:	ldrh	r3, [r6, #8]
   74cdc:	strd	r4, [r6]
   74ce0:	ldr	r8, [sp, #104]	; 0x68
   74ce4:	and	r3, r3, #15872	; 0x3e00
   74ce8:	orr	r3, r3, #4
   74cec:	strh	r3, [r6, #8]
   74cf0:	b	6df80 <fputs@plt+0x5ce90>
   74cf4:	add	r3, ip, #1
   74cf8:	uxth	r3, r3
   74cfc:	strh	r3, [r2]
   74d00:	b	72c60 <fputs@plt+0x61b70>
   74d04:	add	r3, sp, #368	; 0x170
   74d08:	ldr	r0, [r5, #16]
   74d0c:	mov	r1, r3
   74d10:	str	r3, [sp, #64]	; 0x40
   74d14:	bl	4e568 <fputs@plt+0x3d478>
   74d18:	cmp	r0, #0
   74d1c:	bne	780e4 <fputs@plt+0x66ff4>
   74d20:	ldr	r3, [sp, #368]	; 0x170
   74d24:	cmp	r3, #0
   74d28:	beq	76658 <fputs@plt+0x65568>
   74d2c:	mov	r2, #1
   74d30:	mov	r3, #0
   74d34:	add	r1, sp, #440	; 0x1b8
   74d38:	strd	r2, [r1]
   74d3c:	ldr	r3, [r8, #12]
   74d40:	cmp	r3, #0
   74d44:	str	r3, [sp, #24]
   74d48:	bne	768a8 <fputs@plt+0x657b8>
   74d4c:	ldrb	r3, [r5, #5]
   74d50:	tst	r3, #2
   74d54:	bne	75690 <fputs@plt+0x645a0>
   74d58:	add	r3, sp, #440	; 0x1b8
   74d5c:	ldrd	r2, [r3]
   74d60:	b	70880 <fputs@plt+0x5f790>
   74d64:	mov	r0, sl
   74d68:	bl	212f0 <fputs@plt+0x10200>
   74d6c:	mov	sl, r0
   74d70:	b	707dc <fputs@plt+0x5f6ec>
   74d74:	bl	212f0 <fputs@plt+0x10200>
   74d78:	b	71078 <fputs@plt+0x5ff88>
   74d7c:	bl	19c58 <fputs@plt+0x8b68>
   74d80:	mov	r0, r4
   74d84:	bl	240c4 <fputs@plt+0x12fd4>
   74d88:	ldrh	r3, [sl, #8]
   74d8c:	movw	r2, #9312	; 0x2460
   74d90:	tst	r2, r3
   74d94:	beq	74e58 <fputs@plt+0x63d68>
   74d98:	mov	r0, sl
   74d9c:	bl	208e0 <fputs@plt+0xf7f0>
   74da0:	b	72e30 <fputs@plt+0x61d40>
   74da4:	bl	212f0 <fputs@plt+0x10200>
   74da8:	b	70bb8 <fputs@plt+0x5fac8>
   74dac:	bl	212f0 <fputs@plt+0x10200>
   74db0:	b	71a38 <fputs@plt+0x60948>
   74db4:	mov	r0, r6
   74db8:	bl	32e54 <fputs@plt+0x21d64>
   74dbc:	ldr	r1, [pc, #3104]	; 759e4 <fputs@plt+0x648f4>
   74dc0:	mov	r2, r0
   74dc4:	mov	r0, r7
   74dc8:	add	r1, pc, r1
   74dcc:	bl	44bb8 <fputs@plt+0x33ac8>
   74dd0:	ldr	r3, [r4, #20]
   74dd4:	str	r3, [sp, #24]
   74dd8:	b	717d8 <fputs@plt+0x606e8>
   74ddc:	mov	r1, r6
   74de0:	mov	r0, r4
   74de4:	bl	54658 <fputs@plt+0x43568>
   74de8:	subs	r2, r0, #0
   74dec:	mov	r3, #0
   74df0:	str	r2, [sp, #24]
   74df4:	str	r3, [r5, #56]	; 0x38
   74df8:	beq	72810 <fputs@plt+0x61720>
   74dfc:	ldr	r3, [sp, #40]	; 0x28
   74e00:	movw	r5, #52429	; 0xcccd
   74e04:	movt	r5, #52428	; 0xcccc
   74e08:	mov	sl, fp
   74e0c:	mov	fp, r9
   74e10:	sub	r2, r8, r3
   74e14:	ldr	r3, [r7, #44]	; 0x2c
   74e18:	asr	r2, r2, #2
   74e1c:	mul	r5, r5, r2
   74e20:	b	6e67c <fputs@plt+0x5d58c>
   74e24:	bl	212f0 <fputs@plt+0x10200>
   74e28:	b	6f328 <fputs@plt+0x5e238>
   74e2c:	ldr	r3, [sp, #64]	; 0x40
   74e30:	movw	r2, #9312	; 0x2460
   74e34:	ldrh	r3, [r3, #8]
   74e38:	tst	r2, r3
   74e3c:	bne	76594 <fputs@plt+0x654a4>
   74e40:	ldr	r2, [sp, #64]	; 0x40
   74e44:	mov	r3, #1
   74e48:	strh	r3, [r2, #8]
   74e4c:	b	6f8dc <fputs@plt+0x5e7ec>
   74e50:	bl	212f0 <fputs@plt+0x10200>
   74e54:	b	70b7c <fputs@plt+0x5fa8c>
   74e58:	mov	r3, #1
   74e5c:	add	r8, r8, #20
   74e60:	strh	r3, [sl, #8]
   74e64:	b	6df80 <fputs@plt+0x5ce90>
   74e68:	ldr	r3, [sp, #40]	; 0x28
   74e6c:	movw	r5, #52429	; 0xcccd
   74e70:	movt	r5, #52428	; 0xcccc
   74e74:	mov	sl, fp
   74e78:	mov	fp, r9
   74e7c:	sub	r2, r8, r3
   74e80:	mov	r3, #7
   74e84:	asr	r2, r2, #2
   74e88:	str	r3, [sp, #24]
   74e8c:	ldr	r3, [r7, #44]	; 0x2c
   74e90:	mul	r5, r5, r2
   74e94:	b	6e67c <fputs@plt+0x5d58c>
   74e98:	ldrh	r2, [r5, #142]	; 0x8e
   74e9c:	ldrh	r1, [r5, #144]	; 0x90
   74ea0:	add	r2, r2, r1
   74ea4:	cmp	r2, #12
   74ea8:	addgt	r8, r8, #20
   74eac:	strgt	r3, [sp, #24]
   74eb0:	bgt	6df80 <fputs@plt+0x5ce90>
   74eb4:	mov	r3, #0
   74eb8:	str	r3, [sp, #24]
   74ebc:	ldr	r3, [r5, #156]	; 0x9c
   74ec0:	cmp	r3, #0
   74ec4:	beq	76034 <fputs@plt+0x64f44>
   74ec8:	ldr	r2, [fp, #8]
   74ecc:	cmp	r3, r2
   74ed0:	beq	76034 <fputs@plt+0x64f44>
   74ed4:	ldr	r3, [sp, #24]
   74ed8:	cmp	r3, #0
   74edc:	bne	7877c <fputs@plt+0x6768c>
   74ee0:	add	r8, r8, #20
   74ee4:	b	6df80 <fputs@plt+0x5ce90>
   74ee8:	ldr	r3, [fp, #168]	; 0xa8
   74eec:	add	r8, r8, #20
   74ef0:	str	r6, [sp, #24]
   74ef4:	sub	r3, r3, #1
   74ef8:	str	r3, [fp, #168]	; 0xa8
   74efc:	b	6df80 <fputs@plt+0x5ce90>
   74f00:	ldr	r2, [sp, #24]
   74f04:	cmp	r2, #0
   74f08:	bne	786c4 <fputs@plt+0x675d4>
   74f0c:	str	r2, [sp, #104]	; 0x68
   74f10:	sub	r3, r3, #-268435455	; 0xf0000001
   74f14:	ldr	r2, [fp, #16]
   74f18:	add	r3, r2, r3, lsl #4
   74f1c:	ldr	sl, [r3, #4]
   74f20:	mov	r0, sl
   74f24:	bl	562ec <fputs@plt+0x451fc>
   74f28:	ldr	r3, [sp, #64]	; 0x40
   74f2c:	mov	r1, r4
   74f30:	mov	r0, fp
   74f34:	ldr	r2, [pc, #2732]	; 759e8 <fputs@plt+0x648f8>
   74f38:	ldr	ip, [r3]
   74f3c:	ldr	r3, [r3, #4]
   74f40:	add	r2, pc, r2
   74f44:	str	ip, [r3, #4]
   74f48:	ldr	r6, [r3, #32]
   74f4c:	ldr	r3, [r3, #36]	; 0x24
   74f50:	str	r3, [sp, #192]	; 0xc0
   74f54:	bl	926c0 <fputs@plt+0x815d0>
   74f58:	subs	r3, r0, #0
   74f5c:	str	r3, [sp, #24]
   74f60:	bne	6eed8 <fputs@plt+0x5dde8>
   74f64:	ldr	r2, [pc, #2688]	; 759ec <fputs@plt+0x648fc>
   74f68:	mov	r1, r4
   74f6c:	mov	r0, fp
   74f70:	add	r2, pc, r2
   74f74:	bl	926c0 <fputs@plt+0x815d0>
   74f78:	subs	r3, r0, #0
   74f7c:	str	r3, [sp, #24]
   74f80:	bne	6eed8 <fputs@plt+0x5dde8>
   74f84:	mov	r1, #2
   74f88:	ldr	r0, [sp, #64]	; 0x40
   74f8c:	bl	4eb74 <fputs@plt+0x3da84>
   74f90:	subs	r3, r0, #0
   74f94:	str	r3, [sp, #24]
   74f98:	bne	6eed8 <fputs@plt+0x5dde8>
   74f9c:	ldr	r3, [sp, #64]	; 0x40
   74fa0:	ldr	r2, [r3, #4]
   74fa4:	ldr	r3, [r2]
   74fa8:	ldr	r1, [r2, #32]
   74fac:	ldrb	r3, [r3, #5]
   74fb0:	cmp	r3, #5
   74fb4:	moveq	r3, r0
   74fb8:	streq	r3, [fp, #76]	; 0x4c
   74fbc:	ldr	r3, [sp, #192]	; 0xc0
   74fc0:	sub	r3, r6, r3
   74fc4:	mov	r0, r3
   74fc8:	mov	r3, #0
   74fcc:	mov	r2, r0
   74fd0:	str	r0, [sp, #192]	; 0xc0
   74fd4:	mov	r0, sl
   74fd8:	bl	27530 <fputs@plt+0x16440>
   74fdc:	subs	r6, r0, #0
   74fe0:	bne	77964 <fputs@plt+0x66874>
   74fe4:	cmp	r5, #0
   74fe8:	mov	r3, r5
   74fec:	beq	7794c <fputs@plt+0x6685c>
   74ff0:	ldrb	r3, [fp, #69]	; 0x45
   74ff4:	cmp	r3, #0
   74ff8:	bne	77964 <fputs@plt+0x66874>
   74ffc:	ldrsb	r3, [fp, #72]	; 0x48
   75000:	cmp	r3, #0
   75004:	movge	r6, r3
   75008:	blt	77e24 <fputs@plt+0x66d34>
   7500c:	ldr	ip, [sl]
   75010:	ands	r3, r6, #255	; 0xff
   75014:	movne	r1, #1
   75018:	moveq	r1, #0
   7501c:	ldr	r2, [sl, #4]
   75020:	ldrh	r0, [r2, #22]
   75024:	str	ip, [r2, #4]
   75028:	tst	r0, #2
   7502c:	beq	7503c <fputs@plt+0x63f4c>
   75030:	ldrb	r0, [r2, #17]
   75034:	cmp	r1, r0
   75038:	bne	75050 <fputs@plt+0x63f60>
   7503c:	sub	r3, r3, #2
   75040:	strb	r1, [r2, #17]
   75044:	clz	r3, r3
   75048:	lsr	r3, r3, #5
   7504c:	strb	r3, [r2, #18]
   75050:	ldr	r2, [pc, #2456]	; 759f0 <fputs@plt+0x64900>
   75054:	mov	r1, r4
   75058:	mov	r0, fp
   7505c:	add	r2, pc, r2
   75060:	bl	9277c <fputs@plt+0x8168c>
   75064:	subs	r3, r0, #0
   75068:	str	r3, [sp, #24]
   7506c:	bne	6eed8 <fputs@plt+0x5dde8>
   75070:	ldr	r2, [pc, #2428]	; 759f4 <fputs@plt+0x64904>
   75074:	mov	r1, r4
   75078:	mov	r0, fp
   7507c:	add	r2, pc, r2
   75080:	bl	9277c <fputs@plt+0x8168c>
   75084:	subs	r3, r0, #0
   75088:	str	r3, [sp, #24]
   7508c:	bne	6eed8 <fputs@plt+0x5dde8>
   75090:	ldr	r2, [pc, #2400]	; 759f8 <fputs@plt+0x64908>
   75094:	mov	r1, r4
   75098:	mov	r0, fp
   7509c:	add	r2, pc, r2
   750a0:	bl	9277c <fputs@plt+0x8168c>
   750a4:	subs	r3, r0, #0
   750a8:	str	r3, [sp, #24]
   750ac:	bne	6eed8 <fputs@plt+0x5dde8>
   750b0:	ldr	r3, [fp, #24]
   750b4:	mov	r1, r4
   750b8:	mov	r0, fp
   750bc:	ldr	r2, [pc, #2360]	; 759fc <fputs@plt+0x6490c>
   750c0:	orr	r3, r3, #134217728	; 0x8000000
   750c4:	add	r2, pc, r2
   750c8:	str	r3, [fp, #24]
   750cc:	bl	9277c <fputs@plt+0x8168c>
   750d0:	ldr	r3, [fp, #24]
   750d4:	subs	r2, r0, #0
   750d8:	str	r2, [sp, #24]
   750dc:	bic	r3, r3, #134217728	; 0x8000000
   750e0:	str	r3, [fp, #24]
   750e4:	bne	6eed8 <fputs@plt+0x5dde8>
   750e8:	ldr	r2, [pc, #2320]	; 75a00 <fputs@plt+0x64910>
   750ec:	mov	r1, r4
   750f0:	mov	r0, fp
   750f4:	add	r2, pc, r2
   750f8:	bl	9277c <fputs@plt+0x8168c>
   750fc:	subs	r3, r0, #0
   75100:	str	r3, [sp, #24]
   75104:	bne	6eed8 <fputs@plt+0x5dde8>
   75108:	ldr	r2, [pc, #2292]	; 75a04 <fputs@plt+0x64914>
   7510c:	mov	r1, r4
   75110:	mov	r0, fp
   75114:	add	r2, pc, r2
   75118:	bl	9277c <fputs@plt+0x8168c>
   7511c:	subs	r3, r0, #0
   75120:	str	r3, [sp, #24]
   75124:	bne	6eed8 <fputs@plt+0x5dde8>
   75128:	ldr	r2, [pc, #2264]	; 75a08 <fputs@plt+0x64918>
   7512c:	mov	r1, r4
   75130:	mov	r0, fp
   75134:	add	r2, pc, r2
   75138:	bl	926c0 <fputs@plt+0x815d0>
   7513c:	subs	r3, r0, #0
   75140:	str	r3, [sp, #24]
   75144:	bne	6eed8 <fputs@plt+0x5dde8>
   75148:	ldr	r4, [pc, #2236]	; 75a0c <fputs@plt+0x6491c>
   7514c:	ldr	r5, [sp, #64]	; 0x40
   75150:	add	r4, pc, r4
   75154:	add	r4, r4, #3344	; 0xd10
   75158:	add	r6, r4, #10
   7515c:	ldrb	r1, [r4]
   75160:	ldrd	r2, [r5]
   75164:	cmp	r1, #15
   75168:	str	r2, [r3, #4]
   7516c:	beq	78850 <fputs@plt+0x67760>
   75170:	ldr	r2, [r3, #12]
   75174:	add	r3, r1, #9
   75178:	ldr	r2, [r2, #56]	; 0x38
   7517c:	ldr	r3, [r2, r3, lsl #2]
   75180:	rev	r3, r3
   75184:	ldrb	r2, [r4, #1]
   75188:	mov	r0, sl
   7518c:	add	r2, r2, r3
   75190:	bl	4f3d4 <fputs@plt+0x3e2e4>
   75194:	subs	r3, r0, #0
   75198:	str	r3, [sp, #24]
   7519c:	bne	78848 <fputs@plt+0x67758>
   751a0:	add	r4, r4, #2
   751a4:	cmp	r6, r4
   751a8:	bne	7515c <fputs@plt+0x6406c>
   751ac:	ldm	r5, {r0, r2}
   751b0:	str	r5, [sp, #64]	; 0x40
   751b4:	ldr	r3, [sl, #4]
   751b8:	ldr	r1, [r2]
   751bc:	str	r0, [r2, #4]
   751c0:	ldr	r2, [sl]
   751c4:	ldr	r0, [r1, #64]	; 0x40
   751c8:	str	r2, [r3, #4]
   751cc:	ldr	r2, [r0]
   751d0:	cmp	r2, #0
   751d4:	addeq	r6, sp, #440	; 0x1b8
   751d8:	beq	75230 <fputs@plt+0x64140>
   751dc:	ldr	r4, [r3, #32]
   751e0:	add	r6, sp, #440	; 0x1b8
   751e4:	mov	r1, #11
   751e8:	ldr	ip, [r3, #44]	; 0x2c
   751ec:	ldr	r3, [r2, #40]	; 0x28
   751f0:	mov	r2, r4
   751f4:	umull	r4, r5, r4, ip
   751f8:	str	r3, [sp, #176]	; 0xb0
   751fc:	asr	r3, r2, #31
   75200:	strd	r2, [sp, #24]
   75204:	mov	r2, r6
   75208:	ldr	r3, [sp, #28]
   7520c:	mla	r3, ip, r3, r5
   75210:	mov	r5, r3
   75214:	ldr	r3, [sp, #176]	; 0xb0
   75218:	strd	r4, [r6]
   7521c:	blx	r3
   75220:	cmp	r0, #12
   75224:	cmpne	r0, #0
   75228:	str	r0, [sp, #24]
   7522c:	bne	6eed8 <fputs@plt+0x5dde8>
   75230:	mov	r2, #0
   75234:	mov	r3, #0
   75238:	ldr	r4, [sp, #64]	; 0x40
   7523c:	mov	ip, #1
   75240:	mvn	r1, #-2147483648	; 0x80000000
   75244:	strd	r2, [r6]
   75248:	mov	r0, r6
   7524c:	strd	r2, [r6, #8]
   75250:	strd	r2, [r6, #16]
   75254:	strd	r2, [r6, #24]
   75258:	strd	r2, [r6, #32]
   7525c:	strd	r2, [r6, #40]	; 0x28
   75260:	ldr	r3, [sl]
   75264:	str	r4, [sp, #444]	; 0x1bc
   75268:	str	ip, [sp, #456]	; 0x1c8
   7526c:	str	r3, [sp, #460]	; 0x1cc
   75270:	str	sl, [sp, #464]	; 0x1d0
   75274:	bl	56340 <fputs@plt+0x45250>
   75278:	mov	r0, r6
   7527c:	bl	57e28 <fputs@plt+0x46d38>
   75280:	subs	r3, r0, #0
   75284:	str	r3, [sp, #24]
   75288:	beq	78550 <fputs@plt+0x67460>
   7528c:	ldr	r3, [sp, #444]	; 0x1bc
   75290:	ldr	r3, [r3, #4]
   75294:	ldr	r0, [r3]
   75298:	ldrb	r3, [r0, #16]
   7529c:	cmp	r3, #0
   752a0:	bne	6eed8 <fputs@plt+0x5dde8>
   752a4:	ldrb	r3, [r0, #13]
   752a8:	cmp	r3, #0
   752ac:	bne	6eed8 <fputs@plt+0x5dde8>
   752b0:	bl	1e9c0 <fputs@plt+0xd8d0>
   752b4:	b	6eed8 <fputs@plt+0x5dde8>
   752b8:	ldrb	r2, [r8, #3]
   752bc:	tst	r2, #192	; 0xc0
   752c0:	beq	752dc <fputs@plt+0x641ec>
   752c4:	cmp	r1, #11
   752c8:	bls	752d4 <fputs@plt+0x641e4>
   752cc:	tst	r1, #1
   752d0:	beq	759c8 <fputs@plt+0x648d8>
   752d4:	tst	r2, #128	; 0x80
   752d8:	bne	759c8 <fputs@plt+0x648d8>
   752dc:	cmp	r1, #127	; 0x7f
   752e0:	subhi	r2, r1, #12
   752e4:	lsrhi	r2, r2, #1
   752e8:	bls	759b0 <fputs@plt+0x648c0>
   752ec:	ldrb	ip, [sl, #4]
   752f0:	ldr	r1, [sp, #132]	; 0x84
   752f4:	ldr	r4, [sp, #64]	; 0x40
   752f8:	ldr	r0, [sp, #136]	; 0x88
   752fc:	add	r3, r1, r3
   75300:	ldr	r1, [r3, #-4]
   75304:	clz	r3, ip
   75308:	lsr	r3, r3, #5
   7530c:	str	r4, [sp]
   75310:	bl	555b8 <fputs@plt+0x444c8>
   75314:	subs	r3, r0, #0
   75318:	str	r3, [sp, #24]
   7531c:	bne	76248 <fputs@plt+0x65158>
   75320:	mov	r2, r4
   75324:	ldr	r0, [r4, #16]
   75328:	ldr	r1, [sp, #368]	; 0x170
   7532c:	bl	18454 <fputs@plt+0x7364>
   75330:	ldrh	r3, [r4, #8]
   75334:	bic	r3, r3, #4096	; 0x1000
   75338:	strh	r3, [r4, #8]
   7533c:	b	6f8dc <fputs@plt+0x5e7ec>
   75340:	ldr	r3, [r4, #4]
   75344:	ldr	r9, [sp, #136]	; 0x88
   75348:	ldr	fp, [sp, #168]	; 0xa8
   7534c:	ldr	r8, [sp, #176]	; 0xb0
   75350:	ldr	sl, [sp, #192]	; 0xc0
   75354:	ldr	r2, [sp, #160]	; 0xa0
   75358:	str	r2, [r3, #24]
   7535c:	ldr	r2, [sp, #380]	; 0x17c
   75360:	cmp	r2, #0
   75364:	beq	754e8 <fputs@plt+0x643f8>
   75368:	ldr	r3, [sp, #384]	; 0x180
   7536c:	cmp	r3, #0
   75370:	beq	754e8 <fputs@plt+0x643f8>
   75374:	ldr	r3, [pc, #1684]	; 75a10 <fputs@plt+0x64920>
   75378:	mov	r5, #1
   7537c:	str	r9, [sp, #136]	; 0x88
   75380:	str	fp, [sp, #160]	; 0xa0
   75384:	str	r8, [sp, #168]	; 0xa8
   75388:	str	r7, [sp, #192]	; 0xc0
   7538c:	add	r3, pc, r3
   75390:	ldr	r7, [sp, #64]	; 0x40
   75394:	str	r3, [sp, #104]	; 0x68
   75398:	ldr	r3, [pc, #1652]	; 75a14 <fputs@plt+0x64924>
   7539c:	ldr	r9, [sp, #72]	; 0x48
   753a0:	add	r3, pc, r3
   753a4:	mov	fp, r3
   753a8:	b	75418 <fputs@plt+0x64328>
   753ac:	cmp	r5, #1
   753b0:	bls	754d0 <fputs@plt+0x643e0>
   753b4:	ldr	r2, [pc, #1628]	; 75a18 <fputs@plt+0x64928>
   753b8:	sub	r1, r5, #2
   753bc:	ldr	r3, [r4, #36]	; 0x24
   753c0:	ldr	r0, [r4, #32]
   753c4:	add	r2, pc, r2
   753c8:	ldr	r2, [r2, #272]	; 0x110
   753cc:	umull	ip, r3, r9, r3
   753d0:	lsr	r3, r3, #2
   753d4:	udiv	r2, r2, r0
   753d8:	add	r3, r3, #1
   753dc:	udiv	r1, r1, r3
   753e0:	add	r2, r2, #1
   753e4:	mul	r3, r3, r1
   753e8:	add	r1, r3, #2
   753ec:	cmp	r1, r2
   753f0:	addeq	r1, r3, #3
   753f4:	cmp	r1, r5
   753f8:	beq	754ac <fputs@plt+0x643bc>
   753fc:	ldr	r2, [sp, #380]	; 0x17c
   75400:	add	r5, r5, #1
   75404:	cmp	r5, r2
   75408:	bhi	754d8 <fputs@plt+0x643e8>
   7540c:	ldr	r3, [sp, #384]	; 0x180
   75410:	cmp	r3, #0
   75414:	beq	754d8 <fputs@plt+0x643e8>
   75418:	ldr	r1, [sp, #376]	; 0x178
   7541c:	and	r0, r5, #7
   75420:	mov	r6, #1
   75424:	lsl	r6, r6, r0
   75428:	lsr	r8, r5, #3
   7542c:	ldrb	r1, [r1, r5, lsr #3]
   75430:	ands	r1, r1, r6
   75434:	bne	753ac <fputs@plt+0x642bc>
   75438:	cmp	r5, #1
   7543c:	bls	75474 <fputs@plt+0x64384>
   75440:	ldrd	r0, [r4, #32]
   75444:	sub	ip, r5, #2
   75448:	ldr	lr, [fp, #272]	; 0x110
   7544c:	umull	r3, r1, r9, r1
   75450:	udiv	r0, lr, r0
   75454:	lsr	r1, r1, #2
   75458:	add	r1, r1, #1
   7545c:	udiv	ip, ip, r1
   75460:	add	r0, r0, #1
   75464:	mul	ip, r1, ip
   75468:	add	r1, ip, #2
   7546c:	cmp	r1, r0
   75470:	addeq	r1, ip, #3
   75474:	cmp	r1, r5
   75478:	bne	75488 <fputs@plt+0x64398>
   7547c:	ldrb	r1, [r4, #17]
   75480:	cmp	r1, #0
   75484:	bne	75400 <fputs@plt+0x64310>
   75488:	mov	r2, r5
   7548c:	mov	r0, r7
   75490:	ldr	r1, [sp, #104]	; 0x68
   75494:	bl	46e54 <fputs@plt+0x35d64>
   75498:	ldr	r2, [sp, #376]	; 0x178
   7549c:	ldrb	r3, [r2, r8]
   754a0:	tst	r3, r6
   754a4:	beq	753fc <fputs@plt+0x6430c>
   754a8:	b	753ac <fputs@plt+0x642bc>
   754ac:	ldrb	r3, [r4, #17]
   754b0:	cmp	r3, #0
   754b4:	beq	753fc <fputs@plt+0x6430c>
   754b8:	ldr	r1, [pc, #1372]	; 75a1c <fputs@plt+0x6492c>
   754bc:	mov	r2, r5
   754c0:	mov	r0, r7
   754c4:	add	r1, pc, r1
   754c8:	bl	46e54 <fputs@plt+0x35d64>
   754cc:	b	753fc <fputs@plt+0x6430c>
   754d0:	mov	r1, #0
   754d4:	b	753f4 <fputs@plt+0x64304>
   754d8:	ldr	r9, [sp, #136]	; 0x88
   754dc:	ldr	fp, [sp, #160]	; 0xa0
   754e0:	ldr	r8, [sp, #168]	; 0xa8
   754e4:	ldr	r7, [sp, #192]	; 0xc0
   754e8:	ldr	r0, [sp, #436]	; 0x1b4
   754ec:	b	72d9c <fputs@plt+0x61cac>
   754f0:	ldr	r3, [fp, #424]	; 0x1a8
   754f4:	cmp	r3, #0
   754f8:	mov	r4, r3
   754fc:	str	r3, [sp, #132]	; 0x84
   75500:	beq	77e18 <fputs@plt+0x66d28>
   75504:	ldr	r3, [pc, #1300]	; 75a20 <fputs@plt+0x64930>
   75508:	mov	sl, #0
   7550c:	str	r7, [sp, #104]	; 0x68
   75510:	ldrb	r2, [r6]
   75514:	ldr	ip, [pc, #1288]	; 75a24 <fputs@plt+0x64934>
   75518:	add	r3, pc, r3
   7551c:	mov	r1, r3
   75520:	add	r3, r3, r2
   75524:	mov	r7, r1
   75528:	ldrb	r5, [r3, #336]	; 0x150
   7552c:	add	ip, pc, ip
   75530:	ldr	r1, [r4]
   75534:	ldrb	r3, [r1]
   75538:	add	r2, r7, r3
   7553c:	ldrb	r2, [r2, #336]	; 0x150
   75540:	cmp	r2, r5
   75544:	bne	75580 <fputs@plt+0x64490>
   75548:	cmp	r3, #0
   7554c:	beq	755d8 <fputs@plt+0x644e8>
   75550:	mov	r0, r6
   75554:	b	75560 <fputs@plt+0x64470>
   75558:	cmp	r2, #0
   7555c:	beq	755d8 <fputs@plt+0x644e8>
   75560:	ldrb	r2, [r1, #1]!
   75564:	ldrb	r3, [r0, #1]!
   75568:	add	lr, ip, r2
   7556c:	ldrb	lr, [lr, #336]	; 0x150
   75570:	add	r3, ip, r3
   75574:	ldrb	r3, [r3, #336]	; 0x150
   75578:	cmp	lr, r3
   7557c:	beq	75558 <fputs@plt+0x64468>
   75580:	ldr	r4, [r4, #24]
   75584:	add	sl, sl, #1
   75588:	cmp	r4, #0
   7558c:	bne	75530 <fputs@plt+0x64440>
   75590:	ldr	r7, [sp, #104]	; 0x68
   75594:	mov	sl, fp
   75598:	mov	fp, r9
   7559c:	mov	r2, r6
   755a0:	mov	r0, r7
   755a4:	ldr	r1, [pc, #1148]	; 75a28 <fputs@plt+0x64938>
   755a8:	movw	r5, #52429	; 0xcccd
   755ac:	movt	r5, #52428	; 0xcccc
   755b0:	add	r1, pc, r1
   755b4:	bl	44bb8 <fputs@plt+0x33ac8>
   755b8:	ldr	r3, [sp, #40]	; 0x28
   755bc:	sub	r2, r8, r3
   755c0:	mov	r3, #1
   755c4:	asr	r2, r2, #2
   755c8:	str	r3, [sp, #24]
   755cc:	ldr	r3, [r7, #44]	; 0x2c
   755d0:	mul	r5, r5, r2
   755d4:	b	6e67c <fputs@plt+0x5d58c>
   755d8:	ldr	r3, [fp, #160]	; 0xa0
   755dc:	ldr	r2, [sp, #64]	; 0x40
   755e0:	ldr	r7, [sp, #104]	; 0x68
   755e4:	cmp	r3, #0
   755e8:	movle	r1, #0
   755ec:	movgt	r1, #1
   755f0:	cmp	r2, #1
   755f4:	movne	r1, #0
   755f8:	cmp	r1, #0
   755fc:	bne	78300 <fputs@plt+0x67210>
   75600:	ldr	r5, [r4, #24]
   75604:	cmp	r5, #0
   75608:	strne	r1, [sp, #104]	; 0x68
   7560c:	beq	76a84 <fputs@plt+0x65994>
   75610:	ldr	r2, [sp, #64]	; 0x40
   75614:	ldr	r3, [fp, #432]	; 0x1b0
   75618:	cmp	r2, #2
   7561c:	ldr	r2, [fp, #20]
   75620:	sub	r3, r3, sl
   75624:	sub	sl, r3, #1
   75628:	beq	76df8 <fputs@plt+0x65d08>
   7562c:	cmp	r2, #0
   75630:	movgt	r3, #0
   75634:	strgt	r3, [sp, #132]	; 0x84
   75638:	ble	767a4 <fputs@plt+0x656b4>
   7563c:	mov	r5, #0
   75640:	ldr	r6, [sp, #64]	; 0x40
   75644:	b	75654 <fputs@plt+0x64564>
   75648:	add	r5, r5, #1
   7564c:	cmp	r2, r5
   75650:	ble	76788 <fputs@plt+0x65698>
   75654:	ldr	r3, [fp, #16]
   75658:	add	r3, r3, r5, lsl #4
   7565c:	ldr	r0, [r3, #4]
   75660:	cmp	r0, #0
   75664:	beq	75648 <fputs@plt+0x64558>
   75668:	ldrb	r3, [r0, #8]
   7566c:	cmp	r3, #2
   75670:	bne	75648 <fputs@plt+0x64558>
   75674:	mov	r2, sl
   75678:	mov	r1, r6
   7567c:	bl	4e92c <fputs@plt+0x3d83c>
   75680:	cmp	r0, #0
   75684:	bne	775bc <fputs@plt+0x664cc>
   75688:	ldr	r2, [fp, #20]
   7568c:	b	75648 <fputs@plt+0x64558>
   75690:	mov	r4, #100	; 0x64
   75694:	add	r6, sp, #440	; 0x1b8
   75698:	str	sl, [sp, #104]	; 0x68
   7569c:	ldr	sl, [sp, #64]	; 0x40
   756a0:	b	756b8 <fputs@plt+0x645c8>
   756a4:	ldr	r3, [sp, #368]	; 0x170
   756a8:	cmp	r3, #0
   756ac:	bne	765a0 <fputs@plt+0x654b0>
   756b0:	subs	r4, r4, #1
   756b4:	beq	76da0 <fputs@plt+0x65cb0>
   756b8:	mov	r1, r6
   756bc:	mov	r0, #8
   756c0:	bl	48f20 <fputs@plt+0x37e30>
   756c4:	ldr	r3, [sp, #440]	; 0x1b8
   756c8:	mov	r1, #0
   756cc:	mov	r2, r1
   756d0:	ldr	ip, [sp, #444]	; 0x1bc
   756d4:	ldr	r0, [r5, #16]
   756d8:	adds	r3, r3, #1
   756dc:	stm	sp, {r2, sl}
   756e0:	mov	r2, r3
   756e4:	bic	ip, ip, #-1073741824	; 0xc0000000
   756e8:	str	r3, [sp, #440]	; 0x1b8
   756ec:	adc	ip, ip, r1
   756f0:	mov	r3, ip
   756f4:	str	ip, [sp, #444]	; 0x1bc
   756f8:	bl	53da4 <fputs@plt+0x42cb4>
   756fc:	cmp	r0, #0
   75700:	beq	756a4 <fputs@plt+0x645b4>
   75704:	mov	sl, fp
   75708:	mov	fp, r9
   7570c:	str	r0, [sp, #24]
   75710:	ldr	r3, [sp, #40]	; 0x28
   75714:	movw	r5, #52429	; 0xcccd
   75718:	movt	r5, #52428	; 0xcccc
   7571c:	sub	r2, r8, r3
   75720:	ldr	r3, [r7, #44]	; 0x2c
   75724:	asr	r2, r2, #2
   75728:	mul	r5, r5, r2
   7572c:	b	6e67c <fputs@plt+0x5d58c>
   75730:	ldr	r3, [r7, #176]	; 0xb0
   75734:	ldr	r1, [r5, #20]
   75738:	cmp	r3, #0
   7573c:	beq	72090 <fputs@plt+0x60fa0>
   75740:	ldr	r2, [r3, #28]
   75744:	cmp	r1, r2
   75748:	addeq	r8, r8, #20
   7574c:	beq	6df80 <fputs@plt+0x5ce90>
   75750:	ldr	r3, [r3, #4]
   75754:	cmp	r3, #0
   75758:	beq	72090 <fputs@plt+0x60fa0>
   7575c:	ldr	r2, [r3, #28]
   75760:	cmp	r2, r1
   75764:	bne	75750 <fputs@plt+0x64660>
   75768:	add	r8, r8, #20
   7576c:	b	6df80 <fputs@plt+0x5ce90>
   75770:	ldr	r3, [fp, #4]
   75774:	cmp	r3, #0
   75778:	beq	6df80 <fputs@plt+0x5ce90>
   7577c:	ldrb	r2, [r3, #87]	; 0x57
   75780:	orr	r2, r2, #1
   75784:	strb	r2, [r3, #87]	; 0x57
   75788:	ldr	r3, [r3, #52]	; 0x34
   7578c:	cmp	r3, #0
   75790:	bne	7577c <fputs@plt+0x6468c>
   75794:	b	6df80 <fputs@plt+0x5ce90>
   75798:	mov	r1, #516	; 0x204
   7579c:	mov	r0, sl
   757a0:	bl	53bd8 <fputs@plt+0x42ae8>
   757a4:	mov	r3, #1
   757a8:	strb	r3, [sl, #67]	; 0x43
   757ac:	b	729b8 <fputs@plt+0x618c8>
   757b0:	mov	r3, #6
   757b4:	mov	sl, fp
   757b8:	mov	fp, r9
   757bc:	str	r3, [sp, #24]
   757c0:	b	71330 <fputs@plt+0x60240>
   757c4:	asr	r1, r6, #31
   757c8:	lsr	r2, r6, #7
   757cc:	lsr	r3, r1, #7
   757d0:	orr	r2, r2, r1, lsl #25
   757d4:	orrs	r1, r2, r3
   757d8:	mov	r1, #1
   757dc:	beq	75800 <fputs@plt+0x64710>
   757e0:	lsr	r0, r2, #7
   757e4:	add	r1, r1, #1
   757e8:	lsr	ip, r3, #7
   757ec:	orr	r0, r0, r3, lsl #25
   757f0:	mov	r3, ip
   757f4:	mov	r2, r0
   757f8:	orrs	r0, r2, r3
   757fc:	bne	757e0 <fputs@plt+0x646f0>
   75800:	mov	r2, #0
   75804:	mov	r3, #0
   75808:	add	r0, r6, r1
   7580c:	mov	ip, #1
   75810:	strd	r2, [sp, #168]	; 0xa8
   75814:	lsr	r3, r0, #7
   75818:	mov	r2, r0
   7581c:	mov	r6, r0
   75820:	str	r3, [sp, #168]	; 0xa8
   75824:	asr	r3, r0, #31
   75828:	ldr	lr, [sp, #168]	; 0xa8
   7582c:	strd	r2, [sp, #160]	; 0xa0
   75830:	orr	r0, lr, r3, lsl #25
   75834:	lsr	r3, r3, #7
   75838:	str	r0, [sp, #168]	; 0xa8
   7583c:	str	r3, [sp, #172]	; 0xac
   75840:	ldrd	r2, [sp, #168]	; 0xa8
   75844:	lsr	r0, r2, #7
   75848:	add	ip, ip, #1
   7584c:	lsr	lr, r3, #7
   75850:	orr	r0, r0, r3, lsl #25
   75854:	mov	r3, lr
   75858:	mov	r2, r0
   7585c:	orrs	r0, r2, r3
   75860:	bne	75844 <fputs@plt+0x64754>
   75864:	cmp	r1, ip
   75868:	bge	6f4f4 <fputs@plt+0x5e404>
   7586c:	add	r3, r6, #1
   75870:	b	6f4e4 <fputs@plt+0x5e3f4>
   75874:	mov	r0, r4
   75878:	bl	208e0 <fputs@plt+0xf7f0>
   7587c:	b	7139c <fputs@plt+0x602ac>
   75880:	mov	r3, #1
   75884:	mov	sl, fp
   75888:	ldr	r1, [r7, #44]	; 0x2c
   7588c:	mov	r0, sl
   75890:	movw	r5, #52429	; 0xcccd
   75894:	movt	r5, #52428	; 0xcccc
   75898:	str	r3, [sp, #24]
   7589c:	mov	fp, r9
   758a0:	bl	19bf4 <fputs@plt+0x8b04>
   758a4:	ldr	r1, [pc, #384]	; 75a2c <fputs@plt+0x6493c>
   758a8:	mov	r0, sl
   758ac:	add	r1, pc, r1
   758b0:	bl	24d24 <fputs@plt+0x13c34>
   758b4:	ldr	r2, [sp, #40]	; 0x28
   758b8:	mov	r3, r0
   758bc:	str	r0, [r7, #44]	; 0x2c
   758c0:	sub	r2, r8, r2
   758c4:	asr	r2, r2, #2
   758c8:	mul	r5, r5, r2
   758cc:	b	6e67c <fputs@plt+0x5d58c>
   758d0:	ldr	r0, [sp, #64]	; 0x40
   758d4:	bl	4d810 <fputs@plt+0x3c720>
   758d8:	subs	r2, r0, #0
   758dc:	mov	r3, #0
   758e0:	str	r2, [sp, #24]
   758e4:	ldr	r2, [sp, #104]	; 0x68
   758e8:	strb	r3, [r2, #3]
   758ec:	str	r3, [r2, #56]	; 0x38
   758f0:	bne	78864 <fputs@plt+0x67774>
   758f4:	ldr	r2, [sp, #24]
   758f8:	add	r8, r8, #20
   758fc:	ldr	r3, [sp, #104]	; 0x68
   75900:	strb	r2, [r3, #2]
   75904:	b	6df80 <fputs@plt+0x5ce90>
   75908:	ldrsb	r3, [r8, #1]
   7590c:	cmn	r3, #8
   75910:	bne	74e2c <fputs@plt+0x63d3c>
   75914:	mov	r2, #2048	; 0x800
   75918:	ldr	r1, [r8, #16]
   7591c:	ldr	r0, [sp, #64]	; 0x40
   75920:	bl	21368 <fputs@plt+0x10278>
   75924:	b	6f8dc <fputs@plt+0x5e7ec>
   75928:	ldr	r2, [fp, #168]	; 0xa8
   7592c:	add	r8, r8, #20
   75930:	str	r3, [sp, #24]
   75934:	sub	r3, r2, #1
   75938:	str	r3, [fp, #168]	; 0xa8
   7593c:	b	6df80 <fputs@plt+0x5ce90>
   75940:	ldm	r4, {r1, r3}
   75944:	add	r2, r2, #1
   75948:	mov	r0, r4
   7594c:	uxtb	r5, r2
   75950:	ldr	r6, [r8, #8]
   75954:	mov	r2, r5
   75958:	str	r1, [r3, #4]
   7595c:	mov	r1, r6
   75960:	bl	15738 <fputs@plt+0x4648>
   75964:	subs	r3, r0, #0
   75968:	str	r3, [sp, #24]
   7596c:	beq	76978 <fputs@plt+0x65888>
   75970:	ldr	r3, [sp, #40]	; 0x28
   75974:	movw	r5, #52429	; 0xcccd
   75978:	movt	r5, #52428	; 0xcccc
   7597c:	mov	sl, fp
   75980:	mov	fp, r9
   75984:	ldrb	r2, [sp, #24]
   75988:	sub	r3, r8, r3
   7598c:	asr	r3, r3, #2
   75990:	cmp	r2, #6
   75994:	mul	r5, r5, r3
   75998:	beq	78710 <fputs@plt+0x67620>
   7599c:	ldr	r3, [r7, #44]	; 0x2c
   759a0:	b	6e67c <fputs@plt+0x5d58c>
   759a4:	ldr	r2, [r1, #20]
   759a8:	str	r2, [r3, #8]
   759ac:	b	7195c <fputs@plt+0x6086c>
   759b0:	ldr	r2, [pc, #120]	; 75a30 <fputs@plt+0x64940>
   759b4:	add	r2, pc, r2
   759b8:	add	r2, r2, r1
   759bc:	ldrb	r2, [r2, #2836]	; 0xb14
   759c0:	cmp	r2, #0
   759c4:	bne	752ec <fputs@plt+0x641fc>
   759c8:	ldr	r3, [pc, #100]	; 75a34 <fputs@plt+0x64944>
   759cc:	ldr	r2, [sp, #64]	; 0x40
   759d0:	add	r3, pc, r3
   759d4:	add	r0, r3, #876	; 0x36c
   759d8:	bl	18454 <fputs@plt+0x7364>
   759dc:	b	6f8dc <fputs@plt+0x5e7ec>
   759e0:	andeq	r1, r2, ip, lsl #1
   759e4:	andeq	r3, r2, r4, lsr #31
   759e8:	andeq	r5, r2, r8, asr r8
   759ec:	andeq	r5, r2, ip, asr #16
   759f0:	andeq	r5, r2, r8, ror #14
   759f4:	ldrdeq	r5, [r2], -ip
   759f8:	andeq	r5, r2, r4, lsr #16
   759fc:	andeq	r5, r2, r4, ror r8
   75a00:	andeq	r5, r2, r8, lsl #18
   75a04:	andeq	r5, r2, ip, asr r9
   75a08:	ldrdeq	r5, [r2], -r8
   75a0c:	muleq	r2, r8, r9
   75a10:	andeq	r5, r2, r0, lsr #6
   75a14:	ldrdeq	r9, [r3], -r8
   75a18:			; <UNDEFINED> instruction: 0x00039db4
   75a1c:	andeq	r5, r2, r0, lsl #4
   75a20:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   75a24:			; <UNDEFINED> instruction: 0x000205bc
   75a28:	andeq	r5, r2, r0, ror r6
   75a2c:	andeq	r4, r2, r0, asr #29
   75a30:	andeq	r0, r2, r4, lsr r1
   75a34:	andeq	sp, r3, r8, ror lr
   75a38:	andeq	r4, r2, r0, asr #18
   75a3c:	andeq	r4, r2, r0, ror #18
   75a40:	andeq	r3, r2, ip, lsr #27
   75a44:	ldrd	r2, [r5, #8]
   75a48:	mov	r0, fp
   75a4c:	add	sl, r3, r2
   75a50:	cmp	r3, #0
   75a54:	ldr	r2, [r5, #16]
   75a58:	addeq	sl, sl, #1
   75a5c:	add	r3, r3, #20
   75a60:	lsl	r1, sl, #2
   75a64:	str	r1, [sp, #36]	; 0x24
   75a68:	add	r1, r1, sl
   75a6c:	add	r3, r3, r1, lsl #1
   75a70:	add	r2, r2, r3, lsl #2
   75a74:	asr	r3, r2, #31
   75a78:	bl	2416c <fputs@plt+0x1307c>
   75a7c:	subs	r4, r0, #0
   75a80:	beq	70ce0 <fputs@plt+0x5fbf0>
   75a84:	ldrh	r3, [r6, #8]
   75a88:	movw	r2, #9312	; 0x2460
   75a8c:	tst	r2, r3
   75a90:	bne	75aa0 <fputs@plt+0x649b0>
   75a94:	ldr	r3, [r6, #24]
   75a98:	cmp	r3, #0
   75a9c:	beq	75aa8 <fputs@plt+0x649b8>
   75aa0:	mov	r0, r6
   75aa4:	bl	209a4 <fputs@plt+0xf8b4>
   75aa8:	ldr	r3, [sp, #40]	; 0x28
   75aac:	mov	r2, #64	; 0x40
   75ab0:	ldr	ip, [sp, #72]	; 0x48
   75ab4:	ldmib	r7, {r0, lr}
   75ab8:	sub	r1, r8, r3
   75abc:	add	r8, r4, #80	; 0x50
   75ac0:	ldr	r3, [sp, #36]	; 0x24
   75ac4:	asr	r1, r1, #2
   75ac8:	str	r8, [sp, #36]	; 0x24
   75acc:	mul	r1, ip, r1
   75ad0:	add	r3, r3, sl
   75ad4:	add	r3, r4, r3, lsl #3
   75ad8:	add	ip, r3, #80	; 0x50
   75adc:	ldr	r3, [r5, #20]
   75ae0:	str	r4, [r6]
   75ae4:	cmp	ip, r8
   75ae8:	strh	r2, [r6, #8]
   75aec:	ldr	r6, [r7, #28]
   75af0:	ldr	r2, [r5, #12]
   75af4:	str	r7, [r4]
   75af8:	str	lr, [r4, #16]
   75afc:	str	r1, [r4, #48]	; 0x30
   75b00:	ldr	r1, [r7, #32]
   75b04:	ldr	lr, [r7, #36]	; 0x24
   75b08:	str	r6, [r4, #56]	; 0x38
   75b0c:	ldr	r6, [r7, #56]	; 0x38
   75b10:	str	r0, [r4, #8]
   75b14:	ldr	r0, [r7, #196]	; 0xc4
   75b18:	str	r3, [r4, #28]
   75b1c:	ldr	r3, [r7, #200]	; 0xc8
   75b20:	str	sl, [r4, #64]	; 0x40
   75b24:	str	r2, [r4, #68]	; 0x44
   75b28:	str	r3, [r4, #20]
   75b2c:	str	r6, [r4, #24]
   75b30:	str	lr, [r4, #44]	; 0x2c
   75b34:	str	r1, [r4, #52]	; 0x34
   75b38:	str	r0, [r4, #60]	; 0x3c
   75b3c:	ldr	r3, [r7, #184]	; 0xb8
   75b40:	beq	77610 <fputs@plt+0x66520>
   75b44:	mov	r1, r8
   75b48:	mov	r0, #128	; 0x80
   75b4c:	add	r1, r1, #40	; 0x28
   75b50:	strh	r0, [r1, #-32]	; 0xffffffe0
   75b54:	str	fp, [r1, #-8]
   75b58:	cmp	ip, r1
   75b5c:	bne	75b4c <fputs@plt+0x64a5c>
   75b60:	b	720cc <fputs@plt+0x60fdc>
   75b64:	cmp	r3, #0
   75b68:	beq	766ac <fputs@plt+0x655bc>
   75b6c:	cmp	r2, #0
   75b70:	bne	76cc8 <fputs@plt+0x65bd8>
   75b74:	ldr	r1, [pc, #-324]	; 75a38 <fputs@plt+0x64948>
   75b78:	add	r1, pc, r1
   75b7c:	mov	r0, r7
   75b80:	movw	r5, #52429	; 0xcccd
   75b84:	movt	r5, #52428	; 0xcccc
   75b88:	bl	44bb8 <fputs@plt+0x33ac8>
   75b8c:	ldr	r3, [sp, #40]	; 0x28
   75b90:	sub	r2, r8, r3
   75b94:	mov	r3, #1
   75b98:	asr	r2, r2, #2
   75b9c:	str	r3, [sp, #24]
   75ba0:	ldr	r3, [r7, #44]	; 0x2c
   75ba4:	mul	r5, r5, r2
   75ba8:	b	6e67c <fputs@plt+0x5d58c>
   75bac:	mov	r0, r6
   75bb0:	ldr	r8, [sp, #104]	; 0x68
   75bb4:	bl	208e0 <fputs@plt+0xf7f0>
   75bb8:	b	6df80 <fputs@plt+0x5ce90>
   75bbc:	mov	r0, r4
   75bc0:	str	r2, [sp, #24]
   75bc4:	bl	2c2bc <fputs@plt+0x1b1cc>
   75bc8:	cmp	r0, #0
   75bcc:	bne	70ce0 <fputs@plt+0x5fbf0>
   75bd0:	ldrh	r1, [r4, #8]
   75bd4:	ldr	r3, [r4, #16]
   75bd8:	ldr	r2, [sp, #24]
   75bdc:	b	71b68 <fputs@plt+0x60a78>
   75be0:	mov	r1, r2
   75be4:	mov	r0, r4
   75be8:	str	r2, [sp, #24]
   75bec:	bl	2c2bc <fputs@plt+0x1b1cc>
   75bf0:	cmp	r0, #0
   75bf4:	bne	76fe4 <fputs@plt+0x65ef4>
   75bf8:	ldrh	r3, [r4, #8]
   75bfc:	ldr	r0, [r4, #16]
   75c00:	ldr	r2, [sp, #24]
   75c04:	b	71c10 <fputs@plt+0x60b20>
   75c08:	mov	r3, #0
   75c0c:	ldr	r1, [sp, #64]	; 0x40
   75c10:	str	r3, [sp, #368]	; 0x170
   75c14:	bl	545ec <fputs@plt+0x434fc>
   75c18:	cmp	r0, #0
   75c1c:	bne	76148 <fputs@plt+0x65058>
   75c20:	ldr	r3, [sp, #368]	; 0x170
   75c24:	b	6fe0c <fputs@plt+0x5ed1c>
   75c28:	ldrb	r3, [r1, #1]
   75c2c:	tst	r3, #128	; 0x80
   75c30:	streq	r3, [sp, #440]	; 0x1b8
   75c34:	bne	76d6c <fputs@plt+0x65c7c>
   75c38:	sub	r1, r3, #1
   75c3c:	cmp	r1, #8
   75c40:	movhi	r2, #0
   75c44:	movls	r2, #1
   75c48:	cmp	r3, #7
   75c4c:	moveq	r2, #0
   75c50:	cmp	r2, #0
   75c54:	beq	76628 <fputs@plt+0x65538>
   75c58:	ldrb	r3, [sl, #60]	; 0x3c
   75c5c:	and	r3, r3, #1
   75c60:	strb	r3, [sl, #60]	; 0x3c
   75c64:	ldr	r5, [r4, #12]
   75c68:	mov	r0, #1
   75c6c:	asr	r1, r5, #31
   75c70:	add	ip, r5, #8
   75c74:	lsr	r2, r5, #7
   75c78:	lsr	r3, r1, #7
   75c7c:	str	ip, [sp, #64]	; 0x40
   75c80:	orr	r2, r2, r1, lsl #25
   75c84:	orrs	r1, r2, r3
   75c88:	beq	75cac <fputs@plt+0x64bbc>
   75c8c:	lsr	r1, r2, #7
   75c90:	add	r0, r0, #1
   75c94:	lsr	ip, r3, #7
   75c98:	orr	r1, r1, r3, lsl #25
   75c9c:	mov	r3, ip
   75ca0:	mov	r2, r1
   75ca4:	orrs	r1, r2, r3
   75ca8:	bne	75c8c <fputs@plt+0x64b9c>
   75cac:	ldr	r3, [sl, #4]
   75cb0:	add	r6, r5, r0
   75cb4:	ldr	r0, [sl, #40]	; 0x28
   75cb8:	cmp	r3, #0
   75cbc:	str	r3, [sp, #24]
   75cc0:	bne	766e4 <fputs@plt+0x655f4>
   75cc4:	ldr	r3, [sl, #44]	; 0x2c
   75cc8:	add	r3, r6, r3
   75ccc:	ldr	r2, [sl, #8]
   75cd0:	str	r3, [sl, #44]	; 0x2c
   75cd4:	cmp	r6, r2
   75cd8:	ble	75ce0 <fputs@plt+0x64bf0>
   75cdc:	str	r6, [sl, #8]
   75ce0:	cmp	r0, #0
   75ce4:	beq	773d8 <fputs@plt+0x662e8>
   75ce8:	ldr	r2, [sl, #48]	; 0x30
   75cec:	ldr	r3, [sp, #64]	; 0x40
   75cf0:	ldr	r6, [sl, #36]	; 0x24
   75cf4:	add	r1, r3, r2
   75cf8:	ldr	r3, [sl, #52]	; 0x34
   75cfc:	cmp	r1, r3
   75d00:	ble	75d64 <fputs@plt+0x64c74>
   75d04:	lsl	r3, r3, #1
   75d08:	sub	r6, r6, r0
   75d0c:	cmp	r1, r3
   75d10:	ble	75d20 <fputs@plt+0x64c30>
   75d14:	lsl	r3, r3, #1
   75d18:	cmp	r1, r3
   75d1c:	bgt	75d14 <fputs@plt+0x64c24>
   75d20:	ldr	r2, [sl, #4]
   75d24:	cmp	r3, r2
   75d28:	movge	r3, r2
   75d2c:	cmp	r1, r3
   75d30:	movlt	r1, r3
   75d34:	mov	r2, r1
   75d38:	asr	r3, r1, #31
   75d3c:	str	r1, [sp, #64]	; 0x40
   75d40:	bl	283c8 <fputs@plt+0x172d8>
   75d44:	cmp	r0, #0
   75d48:	ldr	r1, [sp, #64]	; 0x40
   75d4c:	beq	77cfc <fputs@plt+0x66c0c>
   75d50:	ldr	r2, [sl, #48]	; 0x30
   75d54:	add	r6, r0, r6
   75d58:	str	r6, [sl, #36]	; 0x24
   75d5c:	str	r0, [sl, #40]	; 0x28
   75d60:	str	r1, [sl, #52]	; 0x34
   75d64:	add	r3, r5, #15
   75d68:	add	r5, r0, r2
   75d6c:	bic	r3, r3, #7
   75d70:	cmp	r6, #0
   75d74:	add	r2, r3, r2
   75d78:	str	r2, [sl, #48]	; 0x30
   75d7c:	beq	75d88 <fputs@plt+0x64c98>
   75d80:	sub	r6, r6, r0
   75d84:	str	r6, [r5, #4]
   75d88:	add	r0, r5, #8
   75d8c:	ldr	r2, [r4, #12]
   75d90:	ldr	r1, [r4, #16]
   75d94:	bl	10f58 <memcpy@plt>
   75d98:	ldr	r3, [r4, #12]
   75d9c:	str	r3, [r5]
   75da0:	str	r5, [sl, #36]	; 0x24
   75da4:	b	6f1a8 <fputs@plt+0x5e0b8>
   75da8:	mov	r0, fp
   75dac:	bl	19bf4 <fputs@plt+0x8b04>
   75db0:	ldr	r2, [r4, #36]	; 0x24
   75db4:	b	70dbc <fputs@plt+0x5fccc>
   75db8:	mov	r3, #1
   75dbc:	mov	sl, fp
   75dc0:	ldr	r1, [r7, #44]	; 0x2c
   75dc4:	mov	r0, sl
   75dc8:	movw	r5, #52429	; 0xcccd
   75dcc:	movt	r5, #52428	; 0xcccc
   75dd0:	str	r3, [sp, #24]
   75dd4:	mov	fp, r9
   75dd8:	bl	19bf4 <fputs@plt+0x8b04>
   75ddc:	ldr	r1, [pc, #-936]	; 75a3c <fputs@plt+0x6494c>
   75de0:	mov	r0, sl
   75de4:	add	r1, pc, r1
   75de8:	bl	24d24 <fputs@plt+0x13c34>
   75dec:	ldr	r2, [sp, #40]	; 0x28
   75df0:	mov	r3, r0
   75df4:	str	r0, [r7, #44]	; 0x2c
   75df8:	sub	r2, r8, r2
   75dfc:	asr	r2, r2, #2
   75e00:	mul	r5, r5, r2
   75e04:	b	6e67c <fputs@plt+0x5d58c>
   75e08:	mov	r3, #6
   75e0c:	add	r5, r7, #44	; 0x2c
   75e10:	str	r3, [sp, #24]
   75e14:	ldr	r2, [r4, #8]
   75e18:	ldr	r3, [r2, #8]
   75e1c:	add	r2, r2, #8
   75e20:	cmp	r3, #0
   75e24:	beq	787c8 <fputs@plt+0x676d8>
   75e28:	mov	r1, r5
   75e2c:	mov	r0, r7
   75e30:	bl	24d88 <fputs@plt+0x13c98>
   75e34:	b	7154c <fputs@plt+0x6045c>
   75e38:	ldr	r3, [fp, #432]	; 0x1b0
   75e3c:	add	r3, r3, #1
   75e40:	str	r3, [fp, #432]	; 0x1b0
   75e44:	b	70e98 <fputs@plt+0x5fda8>
   75e48:	ldr	r3, [sp, #64]	; 0x40
   75e4c:	movw	r2, #9312	; 0x2460
   75e50:	ldrh	r3, [r3, #8]
   75e54:	tst	r2, r3
   75e58:	bne	75e68 <fputs@plt+0x64d78>
   75e5c:	ldr	r3, [sp, #392]	; 0x188
   75e60:	cmp	r3, #0
   75e64:	beq	75e70 <fputs@plt+0x64d80>
   75e68:	ldr	r0, [sp, #64]	; 0x40
   75e6c:	bl	209a4 <fputs@plt+0xf8b4>
   75e70:	movw	r0, #6836	; 0x1ab4
   75e74:	movt	r0, #1
   75e78:	bl	36834 <fputs@plt+0x25744>
   75e7c:	cmp	r0, #0
   75e80:	bne	7888c <fputs@plt+0x6779c>
   75e84:	mov	r2, #0
   75e88:	mov	r3, #0
   75e8c:	strd	r2, [sp, #104]	; 0x68
   75e90:	b	74abc <fputs@plt+0x639cc>
   75e94:	ldr	r0, [sp, #64]	; 0x40
   75e98:	bl	208e0 <fputs@plt+0xf7f0>
   75e9c:	b	6f81c <fputs@plt+0x5e72c>
   75ea0:	mov	r2, r5
   75ea4:	mov	r1, r5
   75ea8:	add	r3, sp, #440	; 0x1b8
   75eac:	mov	r0, sl
   75eb0:	bl	25e5c <fputs@plt+0x14d6c>
   75eb4:	cmp	r0, #0
   75eb8:	mov	r5, r0
   75ebc:	str	r0, [r6, #32]
   75ec0:	beq	7815c <fputs@plt+0x6706c>
   75ec4:	strh	r4, [r0, #8]
   75ec8:	b	71c74 <fputs@plt+0x60b84>
   75ecc:	mov	r0, sl
   75ed0:	bl	208e0 <fputs@plt+0xf7f0>
   75ed4:	b	72e04 <fputs@plt+0x61d14>
   75ed8:	ldr	r3, [sp, #104]	; 0x68
   75edc:	add	r3, r3, #20
   75ee0:	ldr	r3, [sl, r3, lsl #2]
   75ee4:	str	r3, [sp, #368]	; 0x170
   75ee8:	b	6f808 <fputs@plt+0x5e718>
   75eec:	ldr	r5, [r7, #168]	; 0xa8
   75ef0:	cmp	r5, #0
   75ef4:	beq	72960 <fputs@plt+0x61870>
   75ef8:	b	711c0 <fputs@plt+0x600d0>
   75efc:	bic	r6, r6, #16384	; 0x4000
   75f00:	ldr	r0, [sp, #64]	; 0x40
   75f04:	uxth	r6, r6
   75f08:	bl	2c660 <fputs@plt+0x1b570>
   75f0c:	b	7345c <fputs@plt+0x6236c>
   75f10:	mov	r0, r5
   75f14:	bl	2c660 <fputs@plt+0x1b570>
   75f18:	bic	r3, r4, #16384	; 0x4000
   75f1c:	uxth	r4, r3
   75f20:	b	73454 <fputs@plt+0x62364>
   75f24:	ldr	r4, [sp, #104]	; 0x68
   75f28:	mov	r1, ip
   75f2c:	mov	r0, r4
   75f30:	bl	2c2bc <fputs@plt+0x1b1cc>
   75f34:	cmp	r0, #0
   75f38:	bne	70ce0 <fputs@plt+0x5fbf0>
   75f3c:	ldr	sl, [r4, #16]
   75f40:	b	6f560 <fputs@plt+0x5e470>
   75f44:	ldr	r3, [fp, #4]
   75f48:	cmp	r3, #0
   75f4c:	beq	75f68 <fputs@plt+0x64e78>
   75f50:	ldrb	r2, [r3, #87]	; 0x57
   75f54:	orr	r2, r2, #1
   75f58:	strb	r2, [r3, #87]	; 0x57
   75f5c:	ldr	r3, [r3, #52]	; 0x34
   75f60:	cmp	r3, #0
   75f64:	bne	75f50 <fputs@plt+0x64e60>
   75f68:	ldrb	r3, [r7, #87]	; 0x57
   75f6c:	bfc	r3, #0, #1
   75f70:	strb	r3, [r7, #87]	; 0x57
   75f74:	b	700c8 <fputs@plt+0x5efd8>
   75f78:	ldrh	r4, [r6, #8]
   75f7c:	cmp	r4, #0
   75f80:	beq	734ec <fputs@plt+0x623fc>
   75f84:	ldr	r2, [r6, #4]
   75f88:	ldrh	r3, [r2, #8]
   75f8c:	ands	r3, r3, #1
   75f90:	beq	75fa8 <fputs@plt+0x64eb8>
   75f94:	b	76a7c <fputs@plt+0x6598c>
   75f98:	ldrh	r1, [r2, #48]	; 0x30
   75f9c:	add	r2, r2, #40	; 0x28
   75fa0:	tst	r1, #1
   75fa4:	bne	76a7c <fputs@plt+0x6598c>
   75fa8:	add	r3, r3, #1
   75fac:	cmp	r3, r4
   75fb0:	bne	75f98 <fputs@plt+0x64ea8>
   75fb4:	mov	r4, #0
   75fb8:	b	734ec <fputs@plt+0x623fc>
   75fbc:	ldr	r3, [sp, #168]	; 0xa8
   75fc0:	strd	r8, [sp, #24]
   75fc4:	ldr	r2, [sp, #176]	; 0xb0
   75fc8:	ldr	sl, [sp, #196]	; 0xc4
   75fcc:	sub	r3, r4, r3
   75fd0:	ldr	r9, [sp, #200]	; 0xc8
   75fd4:	cmp	r4, r2
   75fd8:	ldr	fp, [sp, #204]	; 0xcc
   75fdc:	strh	r5, [sl, #14]
   75fe0:	str	r3, [sl, #68]	; 0x44
   75fe4:	ldr	r8, [sp, #208]	; 0xd0
   75fe8:	ldr	r7, [sp, #212]	; 0xd4
   75fec:	bcs	760c0 <fputs@plt+0x64fd0>
   75ff0:	mov	r3, #0
   75ff4:	ldrd	r4, [sp, #24]
   75ff8:	ldr	r2, [sl, #60]	; 0x3c
   75ffc:	ldr	r1, [sl, #72]	; 0x48
   76000:	cmp	r5, r3
   76004:	cmpeq	r4, r2
   76008:	mov	r3, r1
   7600c:	bhi	787a4 <fputs@plt+0x676b4>
   76010:	cmp	r3, #0
   76014:	beq	768b4 <fputs@plt+0x657c4>
   76018:	ldrh	r3, [sl, #14]
   7601c:	b	6f7fc <fputs@plt+0x5e70c>
   76020:	str	r2, [sp, #24]
   76024:	ldr	r2, [sp, #104]	; 0x68
   76028:	strb	r3, [r2, #2]
   7602c:	ldr	r3, [r8, #8]
   76030:	b	6e388 <fputs@plt+0x5d298>
   76034:	mov	r3, #3
   76038:	strb	r3, [r5, #60]	; 0x3c
   7603c:	b	74ed4 <fputs@plt+0x63de4>
   76040:	ldr	r3, [fp, #92]	; 0x5c
   76044:	cmp	r3, r2
   76048:	bcc	73340 <fputs@plt+0x62250>
   7604c:	ldr	r2, [r7, #72]	; 0x48
   76050:	str	r4, [sl, #64]	; 0x40
   76054:	ldr	r0, [sl, #72]	; 0x48
   76058:	b	6f780 <fputs@plt+0x5e690>
   7605c:	bl	1902c <fputs@plt+0x7f3c>
   76060:	mov	r0, r4
   76064:	ldrh	r4, [r4, #32]
   76068:	ldr	r1, [r0, #24]
   7606c:	ldr	r2, [r0, #28]
   76070:	str	r2, [sl, #60]	; 0x3c
   76074:	ldrsb	r3, [r0, #68]	; 0x44
   76078:	add	r3, r3, #30
   7607c:	ldr	r3, [r0, r3, lsl #2]
   76080:	ldr	r3, [r3, #60]	; 0x3c
   76084:	str	r1, [sl, #72]	; 0x48
   76088:	sub	r3, r3, r1
   7608c:	cmp	r4, r3
   76090:	movcs	r4, r3
   76094:	b	6f76c <fputs@plt+0x5e67c>
   76098:	ldr	r3, [sp, #168]	; 0xa8
   7609c:	strd	r8, [sp, #24]
   760a0:	ldr	sl, [sp, #196]	; 0xc4
   760a4:	ldr	r9, [sp, #200]	; 0xc8
   760a8:	sub	r3, r4, r3
   760ac:	ldr	fp, [sp, #204]	; 0xcc
   760b0:	strh	r5, [sl, #14]
   760b4:	ldr	r8, [sp, #208]	; 0xd0
   760b8:	str	r3, [sl, #68]	; 0x44
   760bc:	ldr	r7, [sp, #212]	; 0xd4
   760c0:	ldr	r3, [sp, #176]	; 0xb0
   760c4:	cmp	r4, r3
   760c8:	bhi	788e0 <fputs@plt+0x677f0>
   760cc:	ldrd	r0, [sp, #24]
   760d0:	mov	r3, #0
   760d4:	ldr	r2, [sl, #60]	; 0x3c
   760d8:	cmp	r3, r1
   760dc:	cmpeq	r2, r0
   760e0:	bne	788e0 <fputs@plt+0x677f0>
   760e4:	ldr	r3, [sl, #72]	; 0x48
   760e8:	b	76010 <fputs@plt+0x64f20>
   760ec:	tst	r0, #16
   760f0:	addeq	r8, r8, #20
   760f4:	beq	6df80 <fputs@plt+0x5ce90>
   760f8:	b	6ed20 <fputs@plt+0x5dc30>
   760fc:	movw	r0, #64375	; 0xfb77
   76100:	mov	r4, #0
   76104:	bl	36834 <fputs@plt+0x25744>
   76108:	mov	r5, #0
   7610c:	mov	r3, #4
   76110:	subs	r2, r0, #0
   76114:	strd	r4, [sl]
   76118:	strh	r3, [sl, #8]
   7611c:	str	r2, [sp, #24]
   76120:	bne	78910 <fputs@plt+0x67820>
   76124:	add	r8, r8, #20
   76128:	b	6df80 <fputs@plt+0x5ce90>
   7612c:	mov	r3, #0
   76130:	ldr	r1, [sp, #64]	; 0x40
   76134:	str	r3, [sp, #368]	; 0x170
   76138:	ldr	r0, [r4, #16]
   7613c:	bl	54c04 <fputs@plt+0x43b14>
   76140:	cmp	r0, #0
   76144:	beq	75c20 <fputs@plt+0x64b30>
   76148:	mov	sl, fp
   7614c:	mov	fp, r9
   76150:	str	r0, [sp, #24]
   76154:	ldr	r3, [sp, #40]	; 0x28
   76158:	movw	r5, #52429	; 0xcccd
   7615c:	movt	r5, #52428	; 0xcccc
   76160:	sub	r2, r8, r3
   76164:	ldr	r3, [r7, #44]	; 0x2c
   76168:	asr	r2, r2, #2
   7616c:	mul	r5, r5, r2
   76170:	b	6e67c <fputs@plt+0x5d58c>
   76174:	ldr	r3, [sp, #40]	; 0x28
   76178:	movw	r2, #52429	; 0xcccd
   7617c:	movt	r2, #52428	; 0xcccc
   76180:	sub	r1, r8, r3
   76184:	rsb	r3, r5, #1
   76188:	asr	r1, r1, #2
   7618c:	mul	r2, r2, r1
   76190:	str	r2, [r7, #76]	; 0x4c
   76194:	strb	r3, [sl, #67]	; 0x43
   76198:	str	r4, [r7, #80]	; 0x50
   7619c:	b	6e6d0 <fputs@plt+0x5d5e0>
   761a0:	mov	r0, r5
   761a4:	bl	15ec0 <fputs@plt+0x4dd0>
   761a8:	str	r0, [sp, #132]	; 0x84
   761ac:	b	72438 <fputs@plt+0x61348>
   761b0:	add	r0, r0, #8
   761b4:	add	r2, sp, #440	; 0x1b8
   761b8:	ldr	r1, [r4, #4]
   761bc:	bl	149a8 <fputs@plt+0x38b8>
   761c0:	cmp	r0, #0
   761c4:	beq	78a28 <fputs@plt+0x67938>
   761c8:	ldr	r3, [r0, #8]
   761cc:	ldr	r2, [r3, #60]	; 0x3c
   761d0:	cmp	r4, r2
   761d4:	bne	761e0 <fputs@plt+0x650f0>
   761d8:	b	7811c <fputs@plt+0x6702c>
   761dc:	mov	r2, r3
   761e0:	ldr	r3, [r2, #32]
   761e4:	cmp	r4, r3
   761e8:	bne	761dc <fputs@plt+0x650ec>
   761ec:	add	r2, r2, #32
   761f0:	ldr	r3, [r3, #32]
   761f4:	str	r3, [r2]
   761f8:	b	718d0 <fputs@plt+0x607e0>
   761fc:	add	r1, sp, #336	; 0x150
   76200:	bl	1a298 <fputs@plt+0x91a8>
   76204:	ldr	r1, [sp, #336]	; 0x150
   76208:	b	6f79c <fputs@plt+0x5e6ac>
   7620c:	mov	r0, sl
   76210:	bl	54d38 <fputs@plt+0x43c48>
   76214:	str	r0, [sp, #24]
   76218:	ldr	r2, [sp, #24]
   7621c:	ldr	r3, [r8, #12]
   76220:	cmp	r2, #0
   76224:	ldr	r2, [sl, #16]
   76228:	add	r3, r3, r3, lsl #2
   7622c:	str	r2, [sp, #136]	; 0x88
   76230:	ldr	r2, [sl, #76]	; 0x4c
   76234:	str	r2, [sp, #132]	; 0x84
   76238:	ldr	r2, [sp, #36]	; 0x24
   7623c:	add	r3, r2, r3, lsl #3
   76240:	str	r3, [sp, #64]	; 0x40
   76244:	beq	6f704 <fputs@plt+0x5e614>
   76248:	mov	sl, fp
   7624c:	mov	fp, r9
   76250:	ldr	r3, [sp, #40]	; 0x28
   76254:	movw	r5, #52429	; 0xcccd
   76258:	movt	r5, #52428	; 0xcccc
   7625c:	sub	r2, r8, r3
   76260:	ldr	r3, [r7, #44]	; 0x2c
   76264:	asr	r2, r2, #2
   76268:	mul	r5, r5, r2
   7626c:	b	6e67c <fputs@plt+0x5d58c>
   76270:	tst	r3, #16384	; 0x4000
   76274:	ldr	r3, [r4, #12]
   76278:	ldrne	r2, [r4]
   7627c:	addne	r3, r3, r2
   76280:	ldr	r2, [r4, #32]
   76284:	ldr	r2, [r2, #92]	; 0x5c
   76288:	cmp	r2, r3
   7628c:	bge	745e8 <fputs@plt+0x634f8>
   76290:	b	73340 <fputs@plt+0x62250>
   76294:	ldr	r1, [sp, #440]	; 0x1b8
   76298:	str	r6, [r4, #24]
   7629c:	cmp	r1, #0
   762a0:	ble	76cd4 <fputs@plt+0x65be4>
   762a4:	ldr	lr, [r4, #16]
   762a8:	mov	r3, r6
   762ac:	mov	r2, #4
   762b0:	ldr	ip, [r4, #20]
   762b4:	mov	r0, ip
   762b8:	ldr	r5, [ip]
   762bc:	ldr	ip, [ip, #4]
   762c0:	str	r5, [ip, #4]
   762c4:	str	lr, [sp]
   762c8:	bl	2760c <fputs@plt+0x1651c>
   762cc:	str	r0, [sp, #24]
   762d0:	b	733ec <fputs@plt+0x622fc>
   762d4:	ldr	r2, [sp, #204]	; 0xcc
   762d8:	str	r9, [sp, #136]	; 0x88
   762dc:	str	r8, [sp, #168]	; 0xa8
   762e0:	str	r3, [sp, #176]	; 0xb0
   762e4:	add	r3, sp, #368	; 0x170
   762e8:	str	fp, [sp, #160]	; 0xa0
   762ec:	mov	r8, r2
   762f0:	str	r7, [sp, #192]	; 0xc0
   762f4:	str	r3, [sp, #200]	; 0xc8
   762f8:	ldr	r2, [sp, #24]
   762fc:	ldr	r3, [sp, #64]	; 0x40
   76300:	ldrb	r3, [r3, #59]	; 0x3b
   76304:	cmp	r2, r3
   76308:	bge	76eec <fputs@plt+0x65dfc>
   7630c:	ldr	r5, [r8, #28]
   76310:	mov	r4, #0
   76314:	str	r4, [sp, #316]	; 0x13c
   76318:	asr	r1, r5, #31
   7631c:	cmp	r5, #17
   76320:	mov	r0, r5
   76324:	sbcs	r3, r1, #0
   76328:	blt	76358 <fputs@plt+0x65268>
   7632c:	mov	r2, #16
   76330:	mov	r3, #0
   76334:	lsl	ip, r3, #4
   76338:	add	r4, r4, #1
   7633c:	lsl	lr, r2, #4
   76340:	orr	ip, ip, r2, lsr #28
   76344:	cmp	lr, r0
   76348:	mov	r2, lr
   7634c:	mov	r3, ip
   76350:	sbcs	ip, r3, r1
   76354:	blt	76334 <fputs@plt+0x65244>
   76358:	mov	r2, #0
   7635c:	mov	r3, #0
   76360:	add	r1, sp, #440	; 0x1b8
   76364:	cmp	r5, #16
   76368:	strd	r2, [r1]
   7636c:	bgt	763a8 <fputs@plt+0x652b8>
   76370:	add	r3, sp, #316	; 0x13c
   76374:	mov	r1, r5
   76378:	add	r2, sp, #440	; 0x1b8
   7637c:	mov	r0, r8
   76380:	bl	28f5c <fputs@plt+0x17e6c>
   76384:	ldr	r3, [sp, #316]	; 0x13c
   76388:	cmp	r0, #0
   7638c:	bne	788f8 <fputs@plt+0x67808>
   76390:	ldr	r2, [sp, #24]
   76394:	add	r8, r8, #72	; 0x48
   76398:	str	r3, [sp, #176]	; 0xb0
   7639c:	add	r2, r2, #1
   763a0:	str	r2, [sp, #24]
   763a4:	b	762f8 <fputs@plt+0x65208>
   763a8:	mov	r0, #16
   763ac:	bl	26620 <fputs@plt+0x15530>
   763b0:	cmp	r0, #0
   763b4:	mov	r3, r0
   763b8:	str	r0, [sp, #316]	; 0x13c
   763bc:	beq	76b1c <fputs@plt+0x65a2c>
   763c0:	ldr	r1, [r8, #28]
   763c4:	cmp	r1, #0
   763c8:	addgt	r3, sp, #336	; 0x150
   763cc:	movgt	r7, #0
   763d0:	addgt	fp, sp, #440	; 0x1b8
   763d4:	strgt	r3, [sp, #132]	; 0x84
   763d8:	ble	76390 <fputs@plt+0x652a0>
   763dc:	lsl	r9, r7, #4
   763e0:	mov	ip, #0
   763e4:	mov	r2, fp
   763e8:	mov	r0, r8
   763ec:	ldr	r3, [sp, #132]	; 0x84
   763f0:	sub	r1, r1, r9
   763f4:	str	ip, [sp, #336]	; 0x150
   763f8:	cmp	r1, #16
   763fc:	movge	r1, #16
   76400:	bl	28f5c <fputs@plt+0x17e6c>
   76404:	cmp	r0, #0
   76408:	beq	76460 <fputs@plt+0x65370>
   7640c:	ldr	fp, [sp, #136]	; 0x88
   76410:	mov	r2, r0
   76414:	ldr	sl, [sp, #160]	; 0xa0
   76418:	ldr	r8, [sp, #168]	; 0xa8
   7641c:	ldr	r7, [sp, #192]	; 0xc0
   76420:	ldr	r3, [sp, #316]	; 0x13c
   76424:	mov	r0, r3
   76428:	str	r2, [sp, #24]
   7642c:	bl	20768 <fputs@plt+0xf678>
   76430:	ldr	r0, [sp, #176]	; 0xb0
   76434:	movw	r5, #52429	; 0xcccd
   76438:	movt	r5, #52428	; 0xcccc
   7643c:	bl	20768 <fputs@plt+0xf678>
   76440:	mov	r0, #0
   76444:	bl	20768 <fputs@plt+0xf678>
   76448:	ldr	r3, [sp, #40]	; 0x28
   7644c:	sub	r2, r8, r3
   76450:	ldr	r3, [r7, #44]	; 0x2c
   76454:	asr	r2, r2, #2
   76458:	mul	r5, r5, r2
   7645c:	b	6e67c <fputs@plt+0x5d58c>
   76460:	add	r3, r7, #1
   76464:	mov	r0, r8
   76468:	ldr	r2, [sp, #200]	; 0xc8
   7646c:	str	r3, [sp, #196]	; 0xc4
   76470:	ldr	r1, [sp, #336]	; 0x150
   76474:	ldr	r6, [sp, #316]	; 0x13c
   76478:	bl	266d0 <fputs@plt+0x155e0>
   7647c:	cmp	r4, #1
   76480:	ble	7655c <fputs@plt+0x6546c>
   76484:	mov	r3, #1
   76488:	mov	r5, r3
   7648c:	add	r3, r3, #1
   76490:	lsl	r5, r5, #4
   76494:	cmp	r3, r4
   76498:	bne	7648c <fputs@plt+0x6539c>
   7649c:	cmp	r0, #0
   764a0:	bne	76504 <fputs@plt+0x65414>
   764a4:	mov	sl, #1
   764a8:	b	764c0 <fputs@plt+0x653d0>
   764ac:	add	sl, sl, #1
   764b0:	asr	r5, r5, #4
   764b4:	ldr	r6, [r3, #4]
   764b8:	cmp	sl, r4
   764bc:	beq	783fc <fputs@plt+0x6730c>
   764c0:	udiv	r3, r7, r5
   764c4:	ldr	r6, [r6, #12]
   764c8:	and	r3, r3, #15
   764cc:	rsb	r3, r3, r3, lsl #3
   764d0:	add	r6, r6, r3, lsl #3
   764d4:	ldr	r3, [r6, #48]	; 0x30
   764d8:	cmp	r3, #0
   764dc:	bne	764ac <fputs@plt+0x653bc>
   764e0:	mov	r0, #16
   764e4:	bl	26620 <fputs@plt+0x15530>
   764e8:	subs	r1, r0, #0
   764ec:	beq	76554 <fputs@plt+0x65464>
   764f0:	add	r2, r6, #48	; 0x30
   764f4:	mov	r0, r8
   764f8:	bl	266d0 <fputs@plt+0x155e0>
   764fc:	cmp	r0, #0
   76500:	beq	766dc <fputs@plt+0x655ec>
   76504:	mov	r2, r0
   76508:	ldr	r5, [sp, #368]	; 0x170
   7650c:	cmp	r5, #0
   76510:	beq	7652c <fputs@plt+0x6543c>
   76514:	ldr	r0, [r5, #4]
   76518:	str	r2, [sp, #132]	; 0x84
   7651c:	bl	20768 <fputs@plt+0xf678>
   76520:	mov	r0, r5
   76524:	bl	19898 <fputs@plt+0x87a8>
   76528:	ldr	r2, [sp, #132]	; 0x84
   7652c:	add	r9, r9, #16
   76530:	ldr	r3, [r8, #28]
   76534:	cmp	r9, r3
   76538:	bge	78408 <fputs@plt+0x67318>
   7653c:	ldr	fp, [sp, #136]	; 0x88
   76540:	ldr	sl, [sp, #160]	; 0xa0
   76544:	ldr	r8, [sp, #168]	; 0xa8
   76548:	ldr	r7, [sp, #192]	; 0xc0
   7654c:	ldr	r3, [sp, #316]	; 0x13c
   76550:	b	76424 <fputs@plt+0x65334>
   76554:	mov	r2, #7
   76558:	b	76508 <fputs@plt+0x65418>
   7655c:	cmp	r0, #0
   76560:	ldr	r5, [sp, #368]	; 0x170
   76564:	bne	7845c <fputs@plt+0x6736c>
   76568:	ldr	r3, [r6, #12]
   7656c:	and	r7, r7, #15
   76570:	add	r9, r9, #16
   76574:	rsb	r7, r7, r7, lsl #3
   76578:	ldr	r1, [r8, #28]
   7657c:	add	r7, r3, r7, lsl #3
   76580:	cmp	r1, r9
   76584:	str	r5, [r7, #48]	; 0x30
   76588:	ble	78404 <fputs@plt+0x67314>
   7658c:	ldr	r7, [sp, #196]	; 0xc4
   76590:	b	763dc <fputs@plt+0x652ec>
   76594:	ldr	r0, [sp, #64]	; 0x40
   76598:	bl	208e0 <fputs@plt+0xf7f0>
   7659c:	b	6f8dc <fputs@plt+0x5e7ec>
   765a0:	add	r3, sp, #440	; 0x1b8
   765a4:	str	r0, [sp, #24]
   765a8:	ldrd	r2, [r3]
   765ac:	ldr	sl, [sp, #104]	; 0x68
   765b0:	b	70880 <fputs@plt+0x5f790>
   765b4:	ble	6fd88 <fputs@plt+0x5ec98>
   765b8:	tst	sl, #1
   765bc:	addne	r5, sl, #1
   765c0:	b	6fd88 <fputs@plt+0x5ec98>
   765c4:	mov	r3, r1
   765c8:	and	r2, r4, r0
   765cc:	and	r3, r3, r5
   765d0:	mov	r4, r2
   765d4:	mov	r5, r3
   765d8:	b	74cd8 <fputs@plt+0x63be8>
   765dc:	vmrs	APSR_nzcv, fpscr
   765e0:	moveq	r3, #1
   765e4:	movne	r3, #0
   765e8:	b	6f90c <fputs@plt+0x5e81c>
   765ec:	ldr	r1, [r8, #12]
   765f0:	mov	r2, #256	; 0x100
   765f4:	ldr	r3, [r7, #56]	; 0x38
   765f8:	ldr	r3, [r3, r1, lsl #2]
   765fc:	ldrd	r0, [sp, #104]	; 0x68
   76600:	strh	r2, [r3, #2]
   76604:	ldr	r2, [r8, #16]
   76608:	mov	r8, r4
   7660c:	strd	r0, [r3, #40]	; 0x28
   76610:	str	r5, [r3, #48]	; 0x30
   76614:	str	r2, [r3, #52]	; 0x34
   76618:	b	6df80 <fputs@plt+0x5ce90>
   7661c:	mov	r0, r6
   76620:	bl	15d90 <fputs@plt+0x4ca0>
   76624:	b	6fd48 <fputs@plt+0x5ec58>
   76628:	cmp	r3, #10
   7662c:	ble	7696c <fputs@plt+0x6587c>
   76630:	tst	r3, #1
   76634:	beq	7696c <fputs@plt+0x6587c>
   76638:	ldrb	r3, [sl, #60]	; 0x3c
   7663c:	and	r3, r3, #2
   76640:	strb	r3, [sl, #60]	; 0x3c
   76644:	b	75c64 <fputs@plt+0x64b74>
   76648:	mov	r0, r6
   7664c:	ldr	r2, [sp, #64]	; 0x40
   76650:	bl	18454 <fputs@plt+0x7364>
   76654:	b	6f8dc <fputs@plt+0x5e7ec>
   76658:	ldr	r4, [r5, #16]
   7665c:	mov	r0, r4
   76660:	bl	1902c <fputs@plt+0x7f3c>
   76664:	ldrd	r2, [r4, #16]
   76668:	mvn	r1, #-2147483648	; 0x80000000
   7666c:	mvn	r0, #0
   76670:	cmp	r3, r1
   76674:	add	r1, sp, #440	; 0x1b8
   76678:	cmpeq	r2, r0
   7667c:	strd	r2, [r1]
   76680:	beq	770d0 <fputs@plt+0x65fe0>
   76684:	mov	r0, r2
   76688:	mov	r1, r3
   7668c:	adds	r2, r2, #1
   76690:	adc	r3, r1, #0
   76694:	str	r2, [sp, #440]	; 0x1b8
   76698:	str	r3, [sp, #444]	; 0x1bc
   7669c:	b	74d3c <fputs@plt+0x63c4c>
   766a0:	ldr	r2, [r1, #20]
   766a4:	str	r2, [r3, #20]
   766a8:	b	7195c <fputs@plt+0x6086c>
   766ac:	ldr	r1, [pc, #-3188]	; 75a40 <fputs@plt+0x64950>
   766b0:	add	r1, pc, r1
   766b4:	b	75b7c <fputs@plt+0x64a8c>
   766b8:	ldr	r3, [sp, #40]	; 0x28
   766bc:	movw	r5, #52429	; 0xcccd
   766c0:	movt	r5, #52428	; 0xcccc
   766c4:	mov	sl, fp
   766c8:	mov	fp, r9
   766cc:	sub	r3, r8, r3
   766d0:	asr	r3, r3, #2
   766d4:	mul	r5, r5, r3
   766d8:	b	6e644 <fputs@plt+0x5d554>
   766dc:	ldr	r3, [r6, #48]	; 0x30
   766e0:	b	764ac <fputs@plt+0x653bc>
   766e4:	cmp	r0, #0
   766e8:	beq	7738c <fputs@plt+0x6629c>
   766ec:	ldr	r2, [sl, #48]	; 0x30
   766f0:	cmp	r2, #0
   766f4:	beq	76d40 <fputs@plt+0x65c50>
   766f8:	ldr	r1, [sp, #24]
   766fc:	ldr	r3, [sp, #64]	; 0x40
   76700:	add	r3, r3, r2
   76704:	cmp	r1, r3
   76708:	bge	76d40 <fputs@plt+0x65c50>
   7670c:	mov	r3, #1
   76710:	add	r1, sl, #36	; 0x24
   76714:	add	r0, sl, #64	; 0x40
   76718:	strb	r3, [sl, #56]	; 0x38
   7671c:	bl	27840 <fputs@plt+0x16750>
   76720:	mov	r2, #0
   76724:	mov	r3, r6
   76728:	str	r0, [sp, #24]
   7672c:	ldr	r0, [sl, #40]	; 0x28
   76730:	str	r2, [sl, #48]	; 0x30
   76734:	b	75ccc <fputs@plt+0x64bdc>
   76738:	ldr	r4, [r6]
   7673c:	mov	r0, r6
   76740:	add	r1, sp, #440	; 0x1b8
   76744:	ldr	r3, [r4]
   76748:	ldr	r3, [r3, #48]	; 0x30
   7674c:	blx	r3
   76750:	ldr	r3, [r4, #8]
   76754:	str	r0, [sp, #24]
   76758:	cmp	r3, #0
   7675c:	beq	76770 <fputs@plt+0x65680>
   76760:	add	r2, r4, #8
   76764:	add	r1, r7, #44	; 0x2c
   76768:	mov	r0, r7
   7676c:	bl	24d88 <fputs@plt+0x13c98>
   76770:	ldr	r3, [sp, #24]
   76774:	cmp	r3, #0
   76778:	bne	7866c <fputs@plt+0x6757c>
   7677c:	add	r3, sp, #440	; 0x1b8
   76780:	ldrd	r2, [r3]
   76784:	b	71af0 <fputs@plt+0x60a00>
   76788:	mov	r3, #0
   7678c:	str	r3, [sp, #24]
   76790:	ldr	r3, [sp, #132]	; 0x84
   76794:	cmp	r3, #0
   76798:	bne	77aac <fputs@plt+0x669bc>
   7679c:	ldr	r3, [fp, #424]	; 0x1a8
   767a0:	str	r3, [sp, #132]	; 0x84
   767a4:	ldr	r1, [sp, #132]	; 0x84
   767a8:	cmp	r4, r1
   767ac:	beq	767d8 <fputs@plt+0x656e8>
   767b0:	ldr	r3, [r1, #24]
   767b4:	mov	r0, fp
   767b8:	str	r3, [fp, #424]	; 0x1a8
   767bc:	bl	19bf4 <fputs@plt+0x8b04>
   767c0:	ldr	r1, [fp, #424]	; 0x1a8
   767c4:	ldr	r3, [fp, #432]	; 0x1b0
   767c8:	cmp	r1, r4
   767cc:	sub	r3, r3, #1
   767d0:	str	r3, [fp, #432]	; 0x1b0
   767d4:	bne	767b0 <fputs@plt+0x656c0>
   767d8:	ldr	r3, [sp, #64]	; 0x40
   767dc:	cmp	r3, #1
   767e0:	beq	776b4 <fputs@plt+0x665c4>
   767e4:	ldr	r1, [sp, #104]	; 0x68
   767e8:	add	lr, fp, #448	; 0x1c0
   767ec:	ldrd	r2, [r4, #8]
   767f0:	eor	ip, r1, #1
   767f4:	ldr	r1, [sp, #64]	; 0x40
   767f8:	cmp	r1, #2
   767fc:	orreq	ip, ip, #1
   76800:	ldrd	r0, [r4, #16]
   76804:	cmp	ip, #0
   76808:	strd	r2, [lr, #-8]
   7680c:	strd	r0, [lr]
   76810:	beq	76860 <fputs@plt+0x65770>
   76814:	ldr	r3, [fp, #340]	; 0x154
   76818:	cmp	r3, #0
   7681c:	addeq	r8, r8, #20
   76820:	streq	r3, [sp, #24]
   76824:	beq	6df80 <fputs@plt+0x5ce90>
   76828:	mov	r2, sl
   7682c:	mov	r0, fp
   76830:	ldr	r1, [sp, #64]	; 0x40
   76834:	bl	1ce74 <fputs@plt+0xbd84>
   76838:	subs	r3, r0, #0
   7683c:	str	r3, [sp, #24]
   76840:	bne	7872c <fputs@plt+0x6763c>
   76844:	add	r8, r8, #20
   76848:	b	6df80 <fputs@plt+0x5ce90>
   7684c:	ldr	r3, [r4, #24]
   76850:	mov	r1, r4
   76854:	mov	r0, fp
   76858:	str	r3, [fp, #424]	; 0x1a8
   7685c:	bl	19bf4 <fputs@plt+0x8b04>
   76860:	ldr	r3, [sp, #24]
   76864:	cmp	r3, #0
   76868:	bne	781e4 <fputs@plt+0x670f4>
   7686c:	add	r8, r8, #20
   76870:	b	6df80 <fputs@plt+0x5ce90>
   76874:	mov	r0, r5
   76878:	str	r4, [r5, #8]
   7687c:	add	r8, r8, #20
   76880:	str	r4, [r6, #56]	; 0x38
   76884:	bl	19eec <fputs@plt+0x8dfc>
   76888:	ldr	r3, [fp, #168]	; 0xa8
   7688c:	sub	r3, r3, #1
   76890:	str	r3, [fp, #168]	; 0xa8
   76894:	b	6df80 <fputs@plt+0x5ce90>
   76898:	mov	r0, sl
   7689c:	bl	54c9c <fputs@plt+0x43bac>
   768a0:	str	r0, [sp, #24]
   768a4:	b	76218 <fputs@plt+0x65128>
   768a8:	mov	r2, #0
   768ac:	str	r2, [sp, #24]
   768b0:	b	70808 <fputs@plt+0x5f718>
   768b4:	add	r3, sp, #448	; 0x1c0
   768b8:	movw	r2, #9312	; 0x2460
   768bc:	ldrh	r3, [r3]
   768c0:	tst	r2, r3
   768c4:	bne	768d4 <fputs@plt+0x657e4>
   768c8:	ldr	r3, [sp, #464]	; 0x1d0
   768cc:	cmp	r3, #0
   768d0:	beq	76018 <fputs@plt+0x64f28>
   768d4:	add	r0, sp, #440	; 0x1b8
   768d8:	bl	209a4 <fputs@plt+0xf8b4>
   768dc:	b	76018 <fputs@plt+0x64f28>
   768e0:	tst	r4, #2
   768e4:	bne	768f0 <fputs@plt+0x65800>
   768e8:	tst	r4, #12
   768ec:	bne	77ff8 <fputs@plt+0x66f08>
   768f0:	tst	r6, #2
   768f4:	bne	7344c <fputs@plt+0x6235c>
   768f8:	tst	r6, #12
   768fc:	beq	7344c <fputs@plt+0x6235c>
   76900:	mov	r2, #1
   76904:	ldr	r1, [sp, #52]	; 0x34
   76908:	bic	r6, r6, #32256	; 0x7e00
   7690c:	ldr	sl, [sp, #64]	; 0x40
   76910:	mov	r0, sl
   76914:	bl	32b14 <fputs@plt+0x21a24>
   76918:	ldrh	r3, [sl, #8]
   7691c:	and	r3, r3, #32256	; 0x7e00
   76920:	orr	r6, r3, r6
   76924:	b	7344c <fputs@plt+0x6235c>
   76928:	ldr	r3, [sp, #368]	; 0x170
   7692c:	cmp	r3, #0
   76930:	beq	78390 <fputs@plt+0x672a0>
   76934:	ldr	r0, [r3, #72]	; 0x48
   76938:	bl	4cd10 <fputs@plt+0x3bc20>
   7693c:	ldr	r3, [sp, #336]	; 0x150
   76940:	mov	r0, #0
   76944:	mov	r1, #0
   76948:	strd	r0, [sl]
   7694c:	mov	r2, r3
   76950:	mov	r3, #4
   76954:	cmp	r2, #0
   76958:	strh	r3, [sl, #8]
   7695c:	str	r2, [sp, #24]
   76960:	bne	78368 <fputs@plt+0x67278>
   76964:	add	r8, r8, #20
   76968:	b	6df80 <fputs@plt+0x5ce90>
   7696c:	mov	r3, #0
   76970:	strb	r3, [sl, #60]	; 0x3c
   76974:	b	75c64 <fputs@plt+0x64b74>
   76978:	ldr	sl, [r4, #4]
   7697c:	ldr	r0, [sl, #72]	; 0x48
   76980:	cmp	r0, #0
   76984:	bne	76998 <fputs@plt+0x658a8>
   76988:	b	7808c <fputs@plt+0x66f9c>
   7698c:	ldr	r0, [r0, #12]
   76990:	cmp	r0, #0
   76994:	beq	7808c <fputs@plt+0x66f9c>
   76998:	ldr	r3, [r0, #4]
   7699c:	cmp	r6, r3
   769a0:	bne	7698c <fputs@plt+0x6589c>
   769a4:	ldr	r3, [r0]
   769a8:	cmp	r4, r3
   769ac:	bne	7698c <fputs@plt+0x6589c>
   769b0:	ldrb	r3, [r0, #8]
   769b4:	add	r8, r8, #20
   769b8:	cmp	r3, r5
   769bc:	strbcc	r5, [r0, #8]
   769c0:	b	6df80 <fputs@plt+0x5ce90>
   769c4:	mov	r2, r4
   769c8:	mov	r3, r5
   769cc:	bl	212a4 <fputs@plt+0x101b4>
   769d0:	b	6e28c <fputs@plt+0x5d19c>
   769d4:	bl	212f0 <fputs@plt+0x10200>
   769d8:	b	74af4 <fputs@plt+0x63a04>
   769dc:	ldrb	r3, [r8, #3]
   769e0:	cmp	r3, #4
   769e4:	beq	77aa0 <fputs@plt+0x669b0>
   769e8:	cmp	r3, #5
   769ec:	mov	sl, fp
   769f0:	moveq	r3, #2
   769f4:	mov	fp, r9
   769f8:	strb	r3, [r7, #86]	; 0x56
   769fc:	b	736f8 <fputs@plt+0x62608>
   76a00:	mov	r8, sl
   76a04:	mov	sl, r5
   76a08:	str	r9, [sp, #160]	; 0xa0
   76a0c:	ldrd	r4, [sp, #176]	; 0xb0
   76a10:	ldr	r9, [sp, #192]	; 0xc0
   76a14:	ldr	r7, [sp, #196]	; 0xc4
   76a18:	ldr	r0, [sp, #160]	; 0xa0
   76a1c:	bl	1523c <fputs@plt+0x414c>
   76a20:	str	r0, [sl, #12]
   76a24:	b	748b8 <fputs@plt+0x637c8>
   76a28:	mov	r0, r4
   76a2c:	mov	r1, r6
   76a30:	bl	54658 <fputs@plt+0x43568>
   76a34:	subs	r3, r0, #0
   76a38:	str	r6, [r5, #56]	; 0x38
   76a3c:	str	r3, [sp, #24]
   76a40:	beq	727e8 <fputs@plt+0x616f8>
   76a44:	ldr	r3, [sp, #40]	; 0x28
   76a48:	movw	r5, #52429	; 0xcccd
   76a4c:	movt	r5, #52428	; 0xcccc
   76a50:	mov	sl, fp
   76a54:	mov	fp, r9
   76a58:	sub	r2, r8, r3
   76a5c:	ldr	r3, [r7, #44]	; 0x2c
   76a60:	asr	r2, r2, #2
   76a64:	mul	r5, r5, r2
   76a68:	b	6e67c <fputs@plt+0x5d58c>
   76a6c:	bl	17d8c <fputs@plt+0x6c9c>
   76a70:	ldrh	r3, [r6, #26]
   76a74:	str	r0, [r6, #8]
   76a78:	b	6e918 <fputs@plt+0x5d828>
   76a7c:	mov	r4, #1
   76a80:	b	734ec <fputs@plt+0x623fc>
   76a84:	ldrb	r3, [fp, #75]	; 0x4b
   76a88:	cmp	r3, #0
   76a8c:	bne	76a98 <fputs@plt+0x659a8>
   76a90:	str	r3, [sp, #104]	; 0x68
   76a94:	b	75610 <fputs@plt+0x64520>
   76a98:	ldr	ip, [sp, #64]	; 0x40
   76a9c:	cmp	ip, #1
   76aa0:	bne	78498 <fputs@plt+0x673a8>
   76aa4:	ldr	r3, [r7]
   76aa8:	add	r3, r3, #448	; 0x1c0
   76aac:	ldr	r2, [r3, #-8]
   76ab0:	ldr	r0, [r3, #-4]
   76ab4:	ldr	r1, [r3]
   76ab8:	ldr	r3, [r3, #4]
   76abc:	adds	r2, r2, r1
   76ac0:	adc	r3, r0, r3
   76ac4:	str	r2, [sp, #304]	; 0x130
   76ac8:	str	r3, [sp, #308]	; 0x134
   76acc:	add	r3, sp, #304	; 0x130
   76ad0:	ldrd	r2, [r3]
   76ad4:	cmp	r2, #1
   76ad8:	sbcs	r3, r3, #0
   76adc:	bge	76f34 <fputs@plt+0x65e44>
   76ae0:	ldr	r3, [sp, #64]	; 0x40
   76ae4:	mov	r0, r7
   76ae8:	strb	r3, [fp, #67]	; 0x43
   76aec:	bl	5890c <fputs@plt+0x4781c>
   76af0:	cmp	r0, #5
   76af4:	beq	78464 <fputs@plt+0x67374>
   76af8:	ldr	r1, [fp, #424]	; 0x1a8
   76afc:	strb	r5, [fp, #75]	; 0x4b
   76b00:	ldr	r3, [r7, #80]	; 0x50
   76b04:	cmp	r1, r4
   76b08:	str	r3, [sp, #24]
   76b0c:	beq	7684c <fputs@plt+0x6575c>
   76b10:	ldr	r3, [sp, #64]	; 0x40
   76b14:	str	r3, [sp, #104]	; 0x68
   76b18:	b	767b0 <fputs@plt+0x656c0>
   76b1c:	ldr	fp, [sp, #136]	; 0x88
   76b20:	ldr	sl, [sp, #160]	; 0xa0
   76b24:	ldr	r8, [sp, #168]	; 0xa8
   76b28:	ldr	r7, [sp, #192]	; 0xc0
   76b2c:	bl	20768 <fputs@plt+0xf678>
   76b30:	mov	r3, #7
   76b34:	str	r3, [sp, #24]
   76b38:	b	76430 <fputs@plt+0x65340>
   76b3c:	orr	r2, r4, r0
   76b40:	orr	r3, r5, r1
   76b44:	mov	r4, r2
   76b48:	mov	r5, r3
   76b4c:	b	74cd8 <fputs@plt+0x63be8>
   76b50:	ldrh	r3, [sl, #14]
   76b54:	b	6f7f4 <fputs@plt+0x5e704>
   76b58:	ldrb	r2, [r4, #18]
   76b5c:	ldr	r0, [r4, #216]	; 0xd8
   76b60:	sub	r3, r2, #5
   76b64:	clz	r3, r3
   76b68:	cmp	r0, #0
   76b6c:	lsr	r3, r3, #5
   76b70:	beq	77a20 <fputs@plt+0x66930>
   76b74:	cmp	r2, #3
   76b78:	orrls	r3, r3, #1
   76b7c:	cmp	r3, #0
   76b80:	beq	76b9c <fputs@plt+0x65aac>
   76b84:	mov	r0, r4
   76b88:	bl	1b364 <fputs@plt+0xa274>
   76b8c:	subs	r3, r0, #0
   76b90:	str	r3, [sp, #24]
   76b94:	bne	6f008 <fputs@plt+0x5df18>
   76b98:	ldr	r0, [r4, #216]	; 0xd8
   76b9c:	ldrb	r1, [r4, #10]
   76ba0:	ldr	r2, [r4, #160]	; 0xa0
   76ba4:	ldr	r3, [r4, #208]	; 0xd0
   76ba8:	bl	57718 <fputs@plt+0x46628>
   76bac:	mov	r3, #0
   76bb0:	str	r0, [sp, #24]
   76bb4:	mov	r0, r4
   76bb8:	str	r3, [r4, #216]	; 0xd8
   76bbc:	bl	15398 <fputs@plt+0x42a8>
   76bc0:	ldr	r3, [sp, #24]
   76bc4:	cmp	r3, #0
   76bc8:	bne	6f008 <fputs@plt+0x5df18>
   76bcc:	mov	r1, sl
   76bd0:	mov	r0, r4
   76bd4:	bl	4bd20 <fputs@plt+0x3ac30>
   76bd8:	b	738d4 <fputs@plt+0x627e4>
   76bdc:	ldr	r1, [r6]
   76be0:	cmp	r1, #0
   76be4:	beq	76bfc <fputs@plt+0x65b0c>
   76be8:	ldr	sl, [r1]
   76bec:	ldr	r0, [r6, #4]
   76bf0:	bl	19bf4 <fputs@plt+0x8b04>
   76bf4:	subs	r1, sl, #0
   76bf8:	bne	76be8 <fputs@plt+0x65af8>
   76bfc:	mov	r3, #0
   76c00:	mov	r2, #65536	; 0x10000
   76c04:	str	r3, [r6]
   76c08:	str	r3, [r6, #8]
   76c0c:	str	r3, [r6, #12]
   76c10:	str	r3, [r6, #20]
   76c14:	str	r2, [r6, #24]
   76c18:	b	6e93c <fputs@plt+0x5d84c>
   76c1c:	ldr	r6, [sp, #64]	; 0x40
   76c20:	b	734dc <fputs@plt+0x623ec>
   76c24:	cmp	r4, #0
   76c28:	bne	75e08 <fputs@plt+0x64d18>
   76c2c:	ldr	r3, [sp, #40]	; 0x28
   76c30:	movw	r5, #52429	; 0xcccd
   76c34:	movt	r5, #52428	; 0xcccc
   76c38:	mov	sl, fp
   76c3c:	mov	fp, r9
   76c40:	sub	r2, r8, r3
   76c44:	mov	r3, #6
   76c48:	asr	r2, r2, #2
   76c4c:	str	r3, [sp, #24]
   76c50:	ldr	r3, [r7, #44]	; 0x2c
   76c54:	mul	r5, r5, r2
   76c58:	b	6e67c <fputs@plt+0x5d58c>
   76c5c:	mov	r3, sl
   76c60:	mov	sl, fp
   76c64:	mov	fp, r9
   76c68:	mov	r9, r3
   76c6c:	ldr	r3, [sp, #40]	; 0x28
   76c70:	movw	r5, #52429	; 0xcccd
   76c74:	movt	r5, #52428	; 0xcccc
   76c78:	mov	r2, #4
   76c7c:	mov	r0, #0
   76c80:	mov	r1, #0
   76c84:	sub	r3, r8, r3
   76c88:	asr	r3, r3, #2
   76c8c:	mul	r5, r5, r3
   76c90:	ldr	r3, [r7, #44]	; 0x2c
   76c94:	strd	r0, [r9]
   76c98:	strh	r2, [r9, #8]
   76c9c:	b	6e67c <fputs@plt+0x5d58c>
   76ca0:	mov	r3, #1
   76ca4:	mov	r2, #0
   76ca8:	add	r1, r4, #2
   76cac:	mov	sl, r0
   76cb0:	strh	r3, [r0, #8]
   76cb4:	bl	2c11c <fputs@plt+0x1b02c>
   76cb8:	cmp	r0, #0
   76cbc:	bne	70ce0 <fputs@plt+0x5fbf0>
   76cc0:	ldr	r0, [sl, #16]
   76cc4:	b	6f890 <fputs@plt+0x5e7a0>
   76cc8:	ldr	r1, [pc, #4036]	; 77c94 <fputs@plt+0x66ba4>
   76ccc:	add	r1, pc, r1
   76cd0:	b	75b7c <fputs@plt+0x64a8c>
   76cd4:	movw	r0, #59956	; 0xea34
   76cd8:	bl	36834 <fputs@plt+0x25744>
   76cdc:	str	r0, [sp, #24]
   76ce0:	b	733ec <fputs@plt+0x622fc>
   76ce4:	mov	r0, r2
   76ce8:	bl	17d8c <fputs@plt+0x6c9c>
   76cec:	str	r0, [sp, #160]	; 0xa0
   76cf0:	b	747d4 <fputs@plt+0x636e4>
   76cf4:	add	r1, sp, #336	; 0x150
   76cf8:	bl	50d90 <fputs@plt+0x3fca0>
   76cfc:	ldr	r3, [sp, #368]	; 0x170
   76d00:	cmp	r3, #0
   76d04:	beq	7753c <fputs@plt+0x6644c>
   76d08:	ldr	r0, [r3, #72]	; 0x48
   76d0c:	bl	4cd10 <fputs@plt+0x3bc20>
   76d10:	ldr	r3, [sp, #336]	; 0x150
   76d14:	mov	r0, #0
   76d18:	mov	r1, #0
   76d1c:	strd	r0, [sl]
   76d20:	mov	r2, r3
   76d24:	mov	r3, #4
   76d28:	cmp	r2, #0
   76d2c:	strh	r3, [sl, #8]
   76d30:	str	r2, [sp, #24]
   76d34:	bne	788b8 <fputs@plt+0x677c8>
   76d38:	add	r8, r8, #20
   76d3c:	b	6df80 <fputs@plt+0x5ce90>
   76d40:	ldr	r1, [sl, #8]
   76d44:	ldr	r3, [sl, #44]	; 0x2c
   76d48:	cmp	r1, r6
   76d4c:	add	r3, r6, r3
   76d50:	str	r3, [sl, #44]	; 0x2c
   76d54:	movge	r3, #0
   76d58:	strge	r3, [sp, #24]
   76d5c:	bge	75cec <fputs@plt+0x64bfc>
   76d60:	mov	r3, #0
   76d64:	str	r3, [sp, #24]
   76d68:	b	75cdc <fputs@plt+0x64bec>
   76d6c:	add	r0, r1, #1
   76d70:	add	r1, sp, #440	; 0x1b8
   76d74:	bl	1a298 <fputs@plt+0x91a8>
   76d78:	ldr	r3, [sp, #440]	; 0x1b8
   76d7c:	b	75c38 <fputs@plt+0x64b48>
   76d80:	add	r1, sp, #316	; 0x13c
   76d84:	bl	1a298 <fputs@plt+0x91a8>
   76d88:	ldr	r3, [sp, #316]	; 0x13c
   76d8c:	b	74a00 <fputs@plt+0x63910>
   76d90:	bl	285d8 <fputs@plt+0x174e8>
   76d94:	str	r0, [sp, #24]
   76d98:	ldr	ip, [r4, #4]
   76d9c:	b	7030c <fputs@plt+0x5f21c>
   76da0:	mov	r3, #13
   76da4:	mov	sl, fp
   76da8:	mov	fp, r9
   76dac:	str	r3, [sp, #24]
   76db0:	b	75710 <fputs@plt+0x64620>
   76db4:	ldr	r3, [sp, #40]	; 0x28
   76db8:	movw	r5, #52429	; 0xcccd
   76dbc:	movt	r5, #52428	; 0xcccc
   76dc0:	mov	sl, fp
   76dc4:	mov	fp, r9
   76dc8:	sub	r2, r8, r3
   76dcc:	ldr	r3, [r7, #44]	; 0x2c
   76dd0:	asr	r2, r2, #2
   76dd4:	mul	r5, r5, r2
   76dd8:	b	6e67c <fputs@plt+0x5d58c>
   76ddc:	mov	r1, #2
   76de0:	mov	r0, r4
   76de4:	bl	4bd20 <fputs@plt+0x3ac30>
   76de8:	b	738c8 <fputs@plt+0x627d8>
   76dec:	mov	r3, #0
   76df0:	str	r3, [sp, #84]	; 0x54
   76df4:	b	6df80 <fputs@plt+0x5ce90>
   76df8:	ldr	r3, [fp, #24]
   76dfc:	cmp	r2, #0
   76e00:	and	r6, r3, #2
   76e04:	ubfx	r3, r3, #1, #1
   76e08:	str	r3, [sp, #132]	; 0x84
   76e0c:	ble	76790 <fputs@plt+0x656a0>
   76e10:	clz	r6, r6
   76e14:	mov	r5, #0
   76e18:	lsr	r6, r6, #5
   76e1c:	b	76e30 <fputs@plt+0x65d40>
   76e20:	ldr	r2, [fp, #20]
   76e24:	add	r5, r5, #1
   76e28:	cmp	r2, r5
   76e2c:	ble	7767c <fputs@plt+0x6658c>
   76e30:	ldr	r3, [fp, #16]
   76e34:	mov	r2, r6
   76e38:	mov	r1, #516	; 0x204
   76e3c:	add	r3, r3, r5, lsl #4
   76e40:	ldr	r0, [r3, #4]
   76e44:	bl	539d0 <fputs@plt+0x428e0>
   76e48:	cmp	r0, #0
   76e4c:	beq	76e20 <fputs@plt+0x65d30>
   76e50:	ldr	r3, [sp, #40]	; 0x28
   76e54:	movw	r5, #52429	; 0xcccd
   76e58:	movt	r5, #52428	; 0xcccc
   76e5c:	mov	sl, fp
   76e60:	mov	fp, r9
   76e64:	str	r0, [sp, #24]
   76e68:	sub	r2, r8, r3
   76e6c:	ldr	r3, [r7, #44]	; 0x2c
   76e70:	asr	r2, r2, #2
   76e74:	mul	r5, r5, r2
   76e78:	b	6e67c <fputs@plt+0x5d58c>
   76e7c:	mov	r0, r5
   76e80:	bl	15d90 <fputs@plt+0x4ca0>
   76e84:	b	73938 <fputs@plt+0x62848>
   76e88:	mov	r2, #0
   76e8c:	mov	r3, #0
   76e90:	ldr	r4, [sp, #132]	; 0x84
   76e94:	add	r6, sp, #440	; 0x1b8
   76e98:	mov	r1, #0
   76e9c:	ldr	r0, [sp, #136]	; 0x88
   76ea0:	strd	r2, [r6]
   76ea4:	strd	r2, [r6, #8]
   76ea8:	strd	r2, [r6, #16]
   76eac:	strd	r2, [r6, #24]
   76eb0:	strd	r2, [r6, #32]
   76eb4:	ldrb	r3, [sl, #4]
   76eb8:	ldr	r2, [r4]
   76ebc:	str	r6, [sp]
   76ec0:	clz	r3, r3
   76ec4:	lsr	r3, r3, #5
   76ec8:	bl	555b8 <fputs@plt+0x444c8>
   76ecc:	subs	r3, r0, #0
   76ed0:	str	r3, [sp, #24]
   76ed4:	bne	76248 <fputs@plt+0x65158>
   76ed8:	ldr	r3, [sp, #456]	; 0x1c8
   76edc:	ldr	r1, [r4]
   76ee0:	ldr	r4, [sl, #68]	; 0x44
   76ee4:	str	r3, [sp, #168]	; 0xa8
   76ee8:	b	74650 <fputs@plt+0x63560>
   76eec:	ldr	r9, [sp, #136]	; 0x88
   76ef0:	ldr	r4, [sp, #176]	; 0xb0
   76ef4:	ldr	r0, [sp, #204]	; 0xcc
   76ef8:	ldr	fp, [sp, #160]	; 0xa0
   76efc:	mov	r1, r4
   76f00:	ldr	r8, [sp, #168]	; 0xa8
   76f04:	ldr	r7, [sp, #192]	; 0xc0
   76f08:	bl	290cc <fputs@plt+0x17fdc>
   76f0c:	subs	r3, r0, #0
   76f10:	str	r3, [sp, #24]
   76f14:	ldr	r3, [sp, #64]	; 0x40
   76f18:	str	r4, [r3, #20]
   76f1c:	bne	784a0 <fputs@plt+0x673b0>
   76f20:	ldr	r2, [sp, #24]
   76f24:	add	r8, r8, #20
   76f28:	ldr	r3, [sp, #104]	; 0x68
   76f2c:	strb	r2, [r3, #2]
   76f30:	b	6df80 <fputs@plt+0x5ce90>
   76f34:	ldr	r1, [pc, #3420]	; 77c98 <fputs@plt+0x66ba8>
   76f38:	movw	r2, #787	; 0x313
   76f3c:	mov	r3, #2
   76f40:	mov	r0, r7
   76f44:	mov	sl, fp
   76f48:	str	r2, [r7, #80]	; 0x50
   76f4c:	mov	fp, r9
   76f50:	mov	r4, ip
   76f54:	strb	r3, [r7, #86]	; 0x56
   76f58:	add	r1, pc, r1
   76f5c:	bl	44bb8 <fputs@plt+0x33ac8>
   76f60:	b	6e6d0 <fputs@plt+0x5d5e0>
   76f64:	ldrd	r0, [sp, #64]	; 0x40
   76f68:	cmp	r0, #0
   76f6c:	sbcs	r3, r1, #0
   76f70:	bge	74150 <fputs@plt+0x63060>
   76f74:	mov	r3, #1
   76f78:	mov	r2, #-2147483648	; 0x80000000
   76f7c:	subs	r3, r3, r0
   76f80:	mov	ip, r0
   76f84:	str	r3, [sp, #224]	; 0xe0
   76f88:	sbc	r3, r2, r1
   76f8c:	str	r3, [sp, #228]	; 0xe4
   76f90:	ldrd	r2, [sp, #136]	; 0x88
   76f94:	adds	r1, r2, #1
   76f98:	adc	r3, r3, #0
   76f9c:	str	r1, [sp, #232]	; 0xe8
   76fa0:	str	r3, [sp, #236]	; 0xec
   76fa4:	ldrd	r0, [sp, #224]	; 0xe0
   76fa8:	ldrd	r2, [sp, #232]	; 0xe8
   76fac:	cmp	r2, r0
   76fb0:	sbcs	r3, r3, r1
   76fb4:	bge	74150 <fputs@plt+0x63060>
   76fb8:	b	740a0 <fputs@plt+0x62fb0>
   76fbc:	ldr	r3, [sp, #40]	; 0x28
   76fc0:	movw	r5, #52429	; 0xcccd
   76fc4:	movt	r5, #52428	; 0xcccc
   76fc8:	mov	sl, fp
   76fcc:	mov	fp, r9
   76fd0:	sub	r2, r8, r3
   76fd4:	ldr	r3, [r7, #44]	; 0x2c
   76fd8:	asr	r2, r2, #2
   76fdc:	mul	r5, r5, r2
   76fe0:	b	6e67c <fputs@plt+0x5d58c>
   76fe4:	ldr	r3, [sp, #40]	; 0x28
   76fe8:	movw	r5, #52429	; 0xcccd
   76fec:	movt	r5, #52428	; 0xcccc
   76ff0:	mov	sl, fp
   76ff4:	mov	fp, r9
   76ff8:	sub	r2, r8, r3
   76ffc:	mov	r3, #7
   77000:	asr	r2, r2, #2
   77004:	str	r3, [sp, #24]
   77008:	ldr	r3, [r7, #44]	; 0x2c
   7700c:	mul	r5, r5, r2
   77010:	b	6e67c <fputs@plt+0x5d58c>
   77014:	ldrd	r2, [sp, #136]	; 0x88
   77018:	cmp	r2, #1
   7701c:	sbcs	r1, r3, #0
   77020:	ldrd	r0, [sp, #64]	; 0x40
   77024:	bge	77bdc <fputs@plt+0x66aec>
   77028:	cmp	r0, #1
   7702c:	sbcs	r1, r1, #0
   77030:	blt	7706c <fputs@plt+0x65f7c>
   77034:	ldr	r1, [sp, #64]	; 0x40
   77038:	rsbs	r2, r2, #0
   7703c:	mvn	ip, #0
   77040:	rsc	r3, r3, #0
   77044:	subs	r1, ip, r1
   77048:	mvn	ip, #-2147483648	; 0x80000000
   7704c:	str	r1, [sp, #240]	; 0xf0
   77050:	ldr	r1, [sp, #68]	; 0x44
   77054:	sbc	r1, ip, r1
   77058:	str	r1, [sp, #244]	; 0xf4
   7705c:	ldrd	r0, [sp, #240]	; 0xf0
   77060:	cmp	r0, r2
   77064:	sbcs	r3, r1, r3
   77068:	blt	740a0 <fputs@plt+0x62fb0>
   7706c:	ldr	r0, [sp, #64]	; 0x40
   77070:	ldrd	r2, [sp, #136]	; 0x88
   77074:	ldrh	r5, [r4, #8]
   77078:	subs	r1, r0, r2
   7707c:	ldr	r2, [sp, #68]	; 0x44
   77080:	str	r1, [sp, #152]	; 0x98
   77084:	sbc	r3, r2, r3
   77088:	str	r3, [sp, #156]	; 0x9c
   7708c:	b	74064 <fputs@plt+0x62f74>
   77090:	orrs	r3, r0, r1
   77094:	bne	740a0 <fputs@plt+0x62fb0>
   77098:	ldrd	r0, [sp, #168]	; 0xa8
   7709c:	mul	r3, r0, ip
   770a0:	str	r3, [sp, #64]	; 0x40
   770a4:	ldr	r3, [sp, #192]	; 0xc0
   770a8:	umull	r2, r3, r0, r3
   770ac:	strd	r2, [sp, #136]	; 0x88
   770b0:	mov	r2, r1
   770b4:	ldr	r1, [sp, #64]	; 0x40
   770b8:	ldr	r3, [sp, #192]	; 0xc0
   770bc:	mla	r3, r3, r2, r1
   770c0:	ldr	r2, [sp, #140]	; 0x8c
   770c4:	add	r3, r3, r2
   770c8:	str	r3, [sp, #140]	; 0x8c
   770cc:	b	73f88 <fputs@plt+0x62e98>
   770d0:	ldrb	r3, [r5, #5]
   770d4:	orr	r3, r3, #2
   770d8:	strb	r3, [r5, #5]
   770dc:	b	74d3c <fputs@plt+0x63c4c>
   770e0:	cmp	ip, #87	; 0x57
   770e4:	cmpne	r5, #0
   770e8:	movge	r4, #1
   770ec:	movlt	r4, #0
   770f0:	eor	r4, r4, #1
   770f4:	rsbs	r4, r4, #0
   770f8:	sbc	r5, r5, r5
   770fc:	b	74cd8 <fputs@plt+0x63be8>
   77100:	ldr	r3, [sp, #40]	; 0x28
   77104:	movw	r5, #52429	; 0xcccd
   77108:	movt	r5, #52428	; 0xcccc
   7710c:	mov	r1, #9
   77110:	mov	sl, fp
   77114:	mov	fp, r9
   77118:	str	r1, [sp, #24]
   7711c:	sub	r2, r8, r3
   77120:	ldr	r3, [r7, #44]	; 0x2c
   77124:	asr	r2, r2, #2
   77128:	mul	r5, r5, r2
   7712c:	b	6e67c <fputs@plt+0x5d58c>
   77130:	mov	sl, fp
   77134:	mov	fp, r9
   77138:	b	6e76c <fputs@plt+0x5d67c>
   7713c:	mov	r3, #6
   77140:	mov	sl, fp
   77144:	mov	fp, r9
   77148:	str	r3, [sp, #24]
   7714c:	b	736f8 <fputs@plt+0x62608>
   77150:	ldr	r3, [sp, #40]	; 0x28
   77154:	movw	r5, #52429	; 0xcccd
   77158:	movt	r5, #52428	; 0xcccc
   7715c:	mov	sl, fp
   77160:	mov	fp, r9
   77164:	sub	r2, r8, r3
   77168:	mov	r3, #516	; 0x204
   7716c:	asr	r2, r2, #2
   77170:	str	r3, [sp, #24]
   77174:	ldr	r3, [r7, #44]	; 0x2c
   77178:	mul	r5, r5, r2
   7717c:	b	6e67c <fputs@plt+0x5d58c>
   77180:	mov	sl, fp
   77184:	mov	r3, #6
   77188:	mov	fp, r9
   7718c:	str	r3, [sp, #24]
   77190:	ldr	r3, [sp, #40]	; 0x28
   77194:	movw	r5, #52429	; 0xcccd
   77198:	movt	r5, #52428	; 0xcccc
   7719c:	sub	r2, r8, r3
   771a0:	ldr	r3, [r7, #44]	; 0x2c
   771a4:	asr	r2, r2, #2
   771a8:	mul	r5, r5, r2
   771ac:	b	6e67c <fputs@plt+0x5d58c>
   771b0:	ldr	r3, [pc, #2788]	; 77c9c <fputs@plt+0x66bac>
   771b4:	str	fp, [sp, #132]	; 0x84
   771b8:	str	r8, [sp, #136]	; 0x88
   771bc:	ldr	r8, [sp, #64]	; 0x40
   771c0:	add	r3, pc, r3
   771c4:	str	r3, [sp, #168]	; 0xa8
   771c8:	mov	r3, #1
   771cc:	str	r3, [sp, #104]	; 0x68
   771d0:	ldr	r3, [pc, #2760]	; 77ca0 <fputs@plt+0x66bb0>
   771d4:	add	r3, pc, r3
   771d8:	str	r3, [sp, #192]	; 0xc0
   771dc:	ldr	r3, [pc, #2752]	; 77ca4 <fputs@plt+0x66bb4>
   771e0:	add	r3, pc, r3
   771e4:	str	r3, [sp, #176]	; 0xb0
   771e8:	ldrb	r3, [r5]
   771ec:	cmp	r3, #0
   771f0:	beq	77490 <fputs@plt+0x663a0>
   771f4:	mov	r4, #0
   771f8:	mov	sl, r5
   771fc:	add	r6, sp, #368	; 0x170
   77200:	b	77214 <fputs@plt+0x66124>
   77204:	ldrb	r3, [sl, r0]!
   77208:	add	r4, r4, r0
   7720c:	cmp	r3, #0
   77210:	beq	772d8 <fputs@plt+0x661e8>
   77214:	mov	r1, r6
   77218:	mov	r0, sl
   7721c:	bl	1d918 <fputs@plt+0xc828>
   77220:	ldr	r3, [sp, #368]	; 0x170
   77224:	cmp	r3, #135	; 0x87
   77228:	bne	77204 <fputs@plt+0x66114>
   7722c:	mov	fp, r0
   77230:	mov	r2, r4
   77234:	mov	r1, r5
   77238:	mov	r0, r8
   7723c:	bl	310f8 <fputs@plt+0x20008>
   77240:	cmp	fp, #0
   77244:	add	sl, r5, r4
   77248:	beq	77490 <fputs@plt+0x663a0>
   7724c:	ldrb	r2, [r5, r4]
   77250:	cmp	r2, #63	; 0x3f
   77254:	beq	772f4 <fputs@plt+0x66204>
   77258:	mov	r2, fp
   7725c:	mov	r1, sl
   77260:	mov	r0, r7
   77264:	bl	20300 <fputs@plt+0xf210>
   77268:	str	r0, [sp, #316]	; 0x13c
   7726c:	add	r1, r0, r0, lsl #2
   77270:	add	r3, r0, #1
   77274:	ldr	r2, [r7, #60]	; 0x3c
   77278:	add	r5, sl, fp
   7727c:	str	r3, [sp, #104]	; 0x68
   77280:	lsl	r3, r1, #3
   77284:	sub	r3, r3, #40	; 0x28
   77288:	add	r4, r2, r3
   7728c:	ldrh	r1, [r4, #8]
   77290:	tst	r1, #1
   77294:	bne	7730c <fputs@plt+0x6621c>
   77298:	tst	r1, #4
   7729c:	bne	77324 <fputs@plt+0x66234>
   772a0:	ands	ip, r1, #8
   772a4:	bne	77354 <fputs@plt+0x66264>
   772a8:	tst	r1, #2
   772ac:	beq	7736c <fputs@plt+0x6627c>
   772b0:	ldr	r1, [sp, #160]	; 0xa0
   772b4:	ldrb	r3, [r1, #66]	; 0x42
   772b8:	cmp	r3, #1
   772bc:	bne	773f8 <fputs@plt+0x66308>
   772c0:	ldr	r1, [pc, #2528]	; 77ca8 <fputs@plt+0x66bb8>
   772c4:	mov	r0, r8
   772c8:	ldrd	r2, [r4, #12]
   772cc:	add	r1, pc, r1
   772d0:	bl	46688 <fputs@plt+0x35598>
   772d4:	b	771e8 <fputs@plt+0x660f8>
   772d8:	mov	r2, r4
   772dc:	mov	r1, r5
   772e0:	ldr	r0, [sp, #64]	; 0x40
   772e4:	ldr	fp, [sp, #132]	; 0x84
   772e8:	ldr	r8, [sp, #136]	; 0x88
   772ec:	bl	310f8 <fputs@plt+0x20008>
   772f0:	b	72938 <fputs@plt+0x61848>
   772f4:	cmp	fp, #1
   772f8:	bgt	77340 <fputs@plt+0x66250>
   772fc:	ldr	r3, [sp, #104]	; 0x68
   77300:	mov	r0, r3
   77304:	str	r3, [sp, #316]	; 0x13c
   77308:	b	7726c <fputs@plt+0x6617c>
   7730c:	ldr	r1, [pc, #2456]	; 77cac <fputs@plt+0x66bbc>
   77310:	mov	r2, #4
   77314:	mov	r0, r8
   77318:	add	r1, pc, r1
   7731c:	bl	310f8 <fputs@plt+0x20008>
   77320:	b	771e8 <fputs@plt+0x660f8>
   77324:	ldr	r1, [pc, #2436]	; 77cb0 <fputs@plt+0x66bc0>
   77328:	add	r2, r2, r3
   7732c:	mov	r0, r8
   77330:	ldrd	r2, [r2]
   77334:	add	r1, pc, r1
   77338:	bl	46688 <fputs@plt+0x35598>
   7733c:	b	771e8 <fputs@plt+0x660f8>
   77340:	add	r1, sp, #316	; 0x13c
   77344:	add	r0, sl, #1
   77348:	bl	14450 <fputs@plt+0x3360>
   7734c:	ldr	r0, [sp, #316]	; 0x13c
   77350:	b	7726c <fputs@plt+0x6617c>
   77354:	ldr	r1, [pc, #2392]	; 77cb4 <fputs@plt+0x66bc4>
   77358:	mov	r0, r8
   7735c:	ldrd	r2, [r4]
   77360:	add	r1, pc, r1
   77364:	bl	46688 <fputs@plt+0x35598>
   77368:	b	771e8 <fputs@plt+0x660f8>
   7736c:	ands	r6, r1, #16384	; 0x4000
   77370:	beq	77e50 <fputs@plt+0x66d60>
   77374:	ldr	r1, [pc, #2364]	; 77cb8 <fputs@plt+0x66bc8>
   77378:	mov	r0, r8
   7737c:	ldr	r2, [r2, r3]
   77380:	add	r1, pc, r1
   77384:	bl	46688 <fputs@plt+0x35598>
   77388:	b	771e8 <fputs@plt+0x660f8>
   7738c:	ldr	r2, [sp, #24]
   77390:	ldr	r3, [sl, #44]	; 0x2c
   77394:	cmp	r2, r3
   77398:	blt	7670c <fputs@plt+0x6561c>
   7739c:	ldr	r2, [sl]
   773a0:	cmp	r3, r2
   773a4:	ble	773bc <fputs@plt+0x662cc>
   773a8:	ldr	r2, [pc, #2316]	; 77cbc <fputs@plt+0x66bcc>
   773ac:	add	r2, pc, r2
   773b0:	ldr	r2, [r2, #244]	; 0xf4
   773b4:	cmp	r2, #0
   773b8:	bne	7670c <fputs@plt+0x6561c>
   773bc:	ldr	r2, [sl, #8]
   773c0:	add	r3, r6, r3
   773c4:	str	r3, [sl, #44]	; 0x2c
   773c8:	cmp	r2, r6
   773cc:	movge	r3, #0
   773d0:	strge	r3, [sp, #24]
   773d4:	blt	76d60 <fputs@plt+0x65c70>
   773d8:	ldr	r0, [sp, #64]	; 0x40
   773dc:	asr	r1, r0, #31
   773e0:	bl	21a40 <fputs@plt+0x10950>
   773e4:	subs	r5, r0, #0
   773e8:	beq	7829c <fputs@plt+0x671ac>
   773ec:	ldr	r3, [sl, #36]	; 0x24
   773f0:	str	r3, [r5, #4]
   773f4:	b	75d88 <fputs@plt+0x64c98>
   773f8:	mov	sl, #0
   773fc:	mov	fp, #0
   77400:	mov	r0, r6
   77404:	strd	sl, [r6]
   77408:	strd	sl, [r6, #8]
   7740c:	strd	sl, [r6, #16]
   77410:	strd	sl, [r6, #24]
   77414:	strd	sl, [r6, #32]
   77418:	ldr	r2, [r4, #12]
   7741c:	str	r1, [sp, #400]	; 0x190
   77420:	ldr	r1, [r4, #16]
   77424:	str	ip, [sp]
   77428:	bl	2c78c <fputs@plt+0x1b69c>
   7742c:	ldrh	r3, [r6, #8]
   77430:	tst	r3, #2
   77434:	beq	77450 <fputs@plt+0x66360>
   77438:	ldrb	r3, [sp, #378]	; 0x17a
   7743c:	cmp	r3, #1
   77440:	beq	77450 <fputs@plt+0x66360>
   77444:	mov	r1, #1
   77448:	mov	r0, r6
   7744c:	bl	2d870 <fputs@plt+0x1c780>
   77450:	ldr	r1, [pc, #2152]	; 77cc0 <fputs@plt+0x66bd0>
   77454:	mov	r0, r8
   77458:	ldr	r2, [sp, #380]	; 0x17c
   7745c:	ldr	r3, [sp, #384]	; 0x180
   77460:	add	r1, pc, r1
   77464:	bl	46688 <fputs@plt+0x35598>
   77468:	ldrh	r3, [r6, #8]
   7746c:	movw	r2, #9312	; 0x2460
   77470:	tst	r2, r3
   77474:	bne	77484 <fputs@plt+0x66394>
   77478:	ldr	r3, [sp, #392]	; 0x188
   7747c:	cmp	r3, #0
   77480:	beq	771e8 <fputs@plt+0x660f8>
   77484:	mov	r0, r6
   77488:	bl	209a4 <fputs@plt+0xf8b4>
   7748c:	b	771e8 <fputs@plt+0x660f8>
   77490:	ldr	fp, [sp, #132]	; 0x84
   77494:	ldr	r8, [sp, #136]	; 0x88
   77498:	b	72938 <fputs@plt+0x61848>
   7749c:	ldr	r3, [sp, #40]	; 0x28
   774a0:	movw	r5, #52429	; 0xcccd
   774a4:	movt	r5, #52428	; 0xcccc
   774a8:	mov	sl, fp
   774ac:	mov	fp, r9
   774b0:	sub	r2, r8, r3
   774b4:	ldr	r3, [r7, #44]	; 0x2c
   774b8:	asr	r2, r2, #2
   774bc:	mul	r5, r5, r2
   774c0:	b	6e67c <fputs@plt+0x5d58c>
   774c4:	ldr	r3, [sp, #40]	; 0x28
   774c8:	movw	r5, #52429	; 0xcccd
   774cc:	movt	r5, #52428	; 0xcccc
   774d0:	mov	sl, fp
   774d4:	mov	fp, r9
   774d8:	sub	r2, r8, r3
   774dc:	ldr	r3, [r7, #44]	; 0x2c
   774e0:	asr	r2, r2, #2
   774e4:	mul	r5, r5, r2
   774e8:	b	6e67c <fputs@plt+0x5d58c>
   774ec:	ldr	r3, [sp, #40]	; 0x28
   774f0:	movw	r5, #52429	; 0xcccd
   774f4:	movt	r5, #52428	; 0xcccc
   774f8:	mov	sl, fp
   774fc:	mov	fp, r9
   77500:	sub	r2, r8, r3
   77504:	ldr	r3, [r7, #44]	; 0x2c
   77508:	asr	r2, r2, #2
   7750c:	mul	r5, r5, r2
   77510:	b	6e67c <fputs@plt+0x5d58c>
   77514:	ldr	r3, [sp, #40]	; 0x28
   77518:	movw	r5, #52429	; 0xcccd
   7751c:	movt	r5, #52428	; 0xcccc
   77520:	mov	sl, fp
   77524:	mov	fp, r9
   77528:	sub	r2, r8, r3
   7752c:	ldr	r3, [r7, #44]	; 0x2c
   77530:	asr	r2, r2, #2
   77534:	mul	r5, r5, r2
   77538:	b	6e67c <fputs@plt+0x5d58c>
   7753c:	ldr	r3, [sp, #336]	; 0x150
   77540:	mov	r0, #0
   77544:	mov	r1, #0
   77548:	strd	r0, [sl]
   7754c:	mov	r2, r3
   77550:	mov	r3, #4
   77554:	cmp	r2, #0
   77558:	strh	r3, [sl, #8]
   7755c:	str	r2, [sp, #24]
   77560:	bne	78820 <fputs@plt+0x67730>
   77564:	add	r8, r8, #20
   77568:	b	6df80 <fputs@plt+0x5ce90>
   7756c:	ldr	r3, [sp, #40]	; 0x28
   77570:	movw	r5, #52429	; 0xcccd
   77574:	movt	r5, #52428	; 0xcccc
   77578:	mov	sl, fp
   7757c:	mov	fp, r9
   77580:	sub	r2, r8, r3
   77584:	ldr	r3, [r7, #44]	; 0x2c
   77588:	asr	r2, r2, #2
   7758c:	mul	r5, r5, r2
   77590:	b	6e67c <fputs@plt+0x5d58c>
   77594:	ldr	r3, [sp, #40]	; 0x28
   77598:	movw	r5, #52429	; 0xcccd
   7759c:	movt	r5, #52428	; 0xcccc
   775a0:	mov	sl, fp
   775a4:	mov	fp, r9
   775a8:	sub	r2, r8, r3
   775ac:	ldr	r3, [r7, #44]	; 0x2c
   775b0:	asr	r2, r2, #2
   775b4:	mul	r5, r5, r2
   775b8:	b	6e67c <fputs@plt+0x5d58c>
   775bc:	ldr	r3, [sp, #40]	; 0x28
   775c0:	movw	r5, #52429	; 0xcccd
   775c4:	movt	r5, #52428	; 0xcccc
   775c8:	mov	sl, fp
   775cc:	mov	fp, r9
   775d0:	str	r0, [sp, #24]
   775d4:	sub	r2, r8, r3
   775d8:	ldr	r3, [r7, #44]	; 0x2c
   775dc:	asr	r2, r2, #2
   775e0:	mul	r5, r5, r2
   775e4:	b	6e67c <fputs@plt+0x5d58c>
   775e8:	ldr	r3, [sp, #40]	; 0x28
   775ec:	movw	r5, #52429	; 0xcccd
   775f0:	movt	r5, #52428	; 0xcccc
   775f4:	mov	sl, fp
   775f8:	mov	fp, r9
   775fc:	sub	r2, r8, r3
   77600:	ldr	r3, [r7, #44]	; 0x2c
   77604:	asr	r2, r2, #2
   77608:	mul	r5, r5, r2
   7760c:	b	6e67c <fputs@plt+0x5d58c>
   77610:	ldr	r1, [sp, #36]	; 0x24
   77614:	b	720cc <fputs@plt+0x60fdc>
   77618:	mvn	r2, #62	; 0x3e
   7761c:	mvn	lr, #80	; 0x50
   77620:	mvn	r3, #0
   77624:	cmp	r0, r2
   77628:	sub	ip, lr, ip
   7762c:	sbcs	r3, r1, r3
   77630:	uxtb	ip, ip
   77634:	blt	770e0 <fputs@plt+0x65ff0>
   77638:	rsbs	r0, r0, #0
   7763c:	rsc	r1, r1, #0
   77640:	strd	r0, [sp, #64]	; 0x40
   77644:	b	74c74 <fputs@plt+0x63b84>
   77648:	ldr	r3, [sp, #40]	; 0x28
   7764c:	movw	r5, #52429	; 0xcccd
   77650:	movt	r5, #52428	; 0xcccc
   77654:	mov	sl, fp
   77658:	mov	fp, r9
   7765c:	sub	r2, r8, r3
   77660:	ldr	r3, [r7, #44]	; 0x2c
   77664:	asr	r2, r2, #2
   77668:	mul	r5, r5, r2
   7766c:	b	6e67c <fputs@plt+0x5d58c>
   77670:	mov	sl, fp
   77674:	mov	fp, r9
   77678:	b	7444c <fputs@plt+0x6335c>
   7767c:	cmp	r2, #0
   77680:	str	r0, [sp, #24]
   77684:	bgt	7563c <fputs@plt+0x6454c>
   77688:	b	76790 <fputs@plt+0x656a0>
   7768c:	ldr	r3, [sp, #40]	; 0x28
   77690:	movw	r5, #52429	; 0xcccd
   77694:	movt	r5, #52428	; 0xcccc
   77698:	mov	sl, fp
   7769c:	mov	fp, r9
   776a0:	sub	r2, r8, r3
   776a4:	ldr	r3, [r7, #44]	; 0x2c
   776a8:	asr	r2, r2, #2
   776ac:	mul	r5, r5, r2
   776b0:	b	6e67c <fputs@plt+0x5d58c>
   776b4:	ldr	r3, [r4, #24]
   776b8:	mov	r1, r4
   776bc:	mov	r0, fp
   776c0:	str	r3, [fp, #424]	; 0x1a8
   776c4:	bl	19bf4 <fputs@plt+0x8b04>
   776c8:	ldr	r3, [sp, #104]	; 0x68
   776cc:	cmp	r3, #0
   776d0:	bne	76860 <fputs@plt+0x65770>
   776d4:	ldr	r3, [fp, #432]	; 0x1b0
   776d8:	sub	r3, r3, #1
   776dc:	str	r3, [fp, #432]	; 0x1b0
   776e0:	b	76814 <fputs@plt+0x65724>
   776e4:	ldr	r3, [sp, #40]	; 0x28
   776e8:	movw	r5, #52429	; 0xcccd
   776ec:	movt	r5, #52428	; 0xcccc
   776f0:	mov	sl, fp
   776f4:	mov	fp, r9
   776f8:	sub	r2, r8, r3
   776fc:	ldr	r3, [r7, #44]	; 0x2c
   77700:	asr	r2, r2, #2
   77704:	mul	r5, r5, r2
   77708:	b	6e67c <fputs@plt+0x5d58c>
   7770c:	mov	sl, fp
   77710:	mov	fp, r9
   77714:	b	77190 <fputs@plt+0x660a0>
   77718:	ldr	r3, [sp, #40]	; 0x28
   7771c:	movw	r5, #52429	; 0xcccd
   77720:	movt	r5, #52428	; 0xcccc
   77724:	mov	sl, fp
   77728:	mov	fp, r9
   7772c:	sub	r2, r8, r3
   77730:	ldr	r3, [r7, #44]	; 0x2c
   77734:	asr	r2, r2, #2
   77738:	mul	r5, r5, r2
   7773c:	b	6e67c <fputs@plt+0x5d58c>
   77740:	mov	r3, #0
   77744:	str	r3, [sp, #24]
   77748:	b	7030c <fputs@plt+0x5f21c>
   7774c:	ldr	r3, [sp, #40]	; 0x28
   77750:	movw	r5, #52429	; 0xcccd
   77754:	movt	r5, #52428	; 0xcccc
   77758:	mov	sl, fp
   7775c:	mov	fp, r9
   77760:	sub	r2, r8, r3
   77764:	ldr	r3, [r7, #44]	; 0x2c
   77768:	asr	r2, r2, #2
   7776c:	mul	r5, r5, r2
   77770:	b	6e67c <fputs@plt+0x5d58c>
   77774:	ldr	r3, [sp, #40]	; 0x28
   77778:	movw	r5, #52429	; 0xcccd
   7777c:	movt	r5, #52428	; 0xcccc
   77780:	mov	r2, #2
   77784:	mov	r1, #6
   77788:	mov	sl, fp
   7778c:	mov	fp, r9
   77790:	str	r1, [sp, #24]
   77794:	strb	r2, [r7, #86]	; 0x56
   77798:	sub	r3, r8, r3
   7779c:	asr	r3, r3, #2
   777a0:	mul	r5, r5, r3
   777a4:	ldr	r3, [r7, #44]	; 0x2c
   777a8:	b	6e67c <fputs@plt+0x5d58c>
   777ac:	ldr	r3, [sp, #40]	; 0x28
   777b0:	movw	r5, #52429	; 0xcccd
   777b4:	movt	r5, #52428	; 0xcccc
   777b8:	mov	sl, fp
   777bc:	mov	fp, r9
   777c0:	sub	r2, r8, r3
   777c4:	ldr	r3, [r7, #44]	; 0x2c
   777c8:	asr	r2, r2, #2
   777cc:	mul	r5, r5, r2
   777d0:	b	6e67c <fputs@plt+0x5d58c>
   777d4:	add	r1, sp, #336	; 0x150
   777d8:	bl	50d90 <fputs@plt+0x3fca0>
   777dc:	ldr	r3, [sp, #368]	; 0x170
   777e0:	cmp	r3, #0
   777e4:	beq	777f0 <fputs@plt+0x66700>
   777e8:	ldr	r0, [r3, #72]	; 0x48
   777ec:	bl	4cd10 <fputs@plt+0x3bc20>
   777f0:	ldr	r5, [sp, #336]	; 0x150
   777f4:	cmp	r5, #0
   777f8:	bne	7801c <fputs@plt+0x66f2c>
   777fc:	mov	r2, #0
   77800:	mov	r3, #0
   77804:	strd	r2, [sp, #160]	; 0xa0
   77808:	b	73b1c <fputs@plt+0x62a2c>
   7780c:	add	r1, sp, #336	; 0x150
   77810:	bl	1a298 <fputs@plt+0x91a8>
   77814:	ldr	r1, [sp, #336]	; 0x150
   77818:	b	74a30 <fputs@plt+0x63940>
   7781c:	mov	sl, fp
   77820:	ldr	r1, [r7, #44]	; 0x2c
   77824:	mov	fp, r9
   77828:	mov	r0, sl
   7782c:	bl	19bf4 <fputs@plt+0x8b04>
   77830:	ldr	r1, [pc, #1164]	; 77cc4 <fputs@plt+0x66bd4>
   77834:	mov	r0, sl
   77838:	add	r1, pc, r1
   7783c:	bl	24d24 <fputs@plt+0x13c34>
   77840:	ldr	r1, [r8, #4]
   77844:	mov	r3, r0
   77848:	ldr	r2, [sl, #16]
   7784c:	add	r2, r2, r1, lsl #4
   77850:	ldr	r2, [r2, #12]
   77854:	ldr	r2, [r2]
   77858:	str	r0, [r7, #44]	; 0x2c
   7785c:	cmp	r2, r4
   77860:	beq	77870 <fputs@plt+0x66780>
   77864:	mov	r0, sl
   77868:	bl	22d4c <fputs@plt+0x11c5c>
   7786c:	ldr	r3, [r7, #44]	; 0x2c
   77870:	movw	r5, #52429	; 0xcccd
   77874:	movt	r5, #52428	; 0xcccc
   77878:	ldr	r2, [sp, #40]	; 0x28
   7787c:	mov	r0, #17
   77880:	str	r0, [sp, #24]
   77884:	sub	r1, r8, r2
   77888:	ldrb	r2, [r7, #87]	; 0x57
   7788c:	asr	r1, r1, #2
   77890:	mul	r5, r5, r1
   77894:	orr	r2, r2, #1
   77898:	strb	r2, [r7, #87]	; 0x57
   7789c:	b	6e67c <fputs@plt+0x5d58c>
   778a0:	ldr	r3, [sp, #40]	; 0x28
   778a4:	movw	r5, #52429	; 0xcccd
   778a8:	movt	r5, #52428	; 0xcccc
   778ac:	mov	sl, fp
   778b0:	mov	fp, r9
   778b4:	sub	r2, r8, r3
   778b8:	ldr	r3, [r7, #44]	; 0x2c
   778bc:	asr	r2, r2, #2
   778c0:	mul	r5, r5, r2
   778c4:	b	6e67c <fputs@plt+0x5d58c>
   778c8:	ldr	r3, [sp, #40]	; 0x28
   778cc:	movw	r5, #52429	; 0xcccd
   778d0:	movt	r5, #52428	; 0xcccc
   778d4:	mov	sl, fp
   778d8:	mov	fp, r9
   778dc:	sub	r2, r8, r3
   778e0:	ldr	r3, [r7, #44]	; 0x2c
   778e4:	asr	r2, r2, #2
   778e8:	mul	r5, r5, r2
   778ec:	b	6e67c <fputs@plt+0x5d58c>
   778f0:	ldr	r3, [sp, #40]	; 0x28
   778f4:	movw	r5, #52429	; 0xcccd
   778f8:	movt	r5, #52428	; 0xcccc
   778fc:	mov	sl, fp
   77900:	mov	fp, r9
   77904:	sub	r2, r8, r3
   77908:	ldr	r3, [r7, #44]	; 0x2c
   7790c:	asr	r2, r2, #2
   77910:	mul	r5, r5, r2
   77914:	b	6e67c <fputs@plt+0x5d58c>
   77918:	mov	r3, sl
   7791c:	mov	sl, fp
   77920:	mov	fp, r9
   77924:	mov	r9, r3
   77928:	ldr	r3, [sp, #40]	; 0x28
   7792c:	movw	r5, #52429	; 0xcccd
   77930:	movt	r5, #52428	; 0xcccc
   77934:	str	r9, [sp, #24]
   77938:	sub	r2, r8, r3
   7793c:	ldr	r3, [r7, #44]	; 0x2c
   77940:	asr	r2, r2, #2
   77944:	mul	r5, r5, r2
   77948:	b	6e67c <fputs@plt+0x5d58c>
   7794c:	mov	r0, sl
   77950:	ldr	r1, [fp, #76]	; 0x4c
   77954:	ldr	r2, [sp, #192]	; 0xc0
   77958:	bl	27530 <fputs@plt+0x16440>
   7795c:	cmp	r0, #0
   77960:	beq	74ff0 <fputs@plt+0x63f00>
   77964:	mov	r3, #7
   77968:	str	r3, [sp, #24]
   7796c:	b	6eed8 <fputs@plt+0x5dde8>
   77970:	mov	r0, r4
   77974:	movw	r5, #52429	; 0xcccd
   77978:	movt	r5, #52428	; 0xcccc
   7797c:	mov	sl, fp
   77980:	bl	32e54 <fputs@plt+0x21d64>
   77984:	ldr	r1, [pc, #828]	; 77cc8 <fputs@plt+0x66bd8>
   77988:	mov	r2, r0
   7798c:	mov	r0, r7
   77990:	mov	fp, r9
   77994:	add	r1, pc, r1
   77998:	bl	44bb8 <fputs@plt+0x33ac8>
   7799c:	ldr	r3, [sp, #40]	; 0x28
   779a0:	sub	r2, r8, r3
   779a4:	ldr	r3, [r7, #44]	; 0x2c
   779a8:	asr	r2, r2, #2
   779ac:	mul	r5, r5, r2
   779b0:	b	6e67c <fputs@plt+0x5d58c>
   779b4:	ldr	r3, [sp, #40]	; 0x28
   779b8:	movw	r5, #52429	; 0xcccd
   779bc:	movt	r5, #52428	; 0xcccc
   779c0:	mov	sl, fp
   779c4:	mov	fp, r9
   779c8:	sub	r2, r8, r3
   779cc:	ldr	r3, [r7, #44]	; 0x2c
   779d0:	asr	r2, r2, #2
   779d4:	mul	r5, r5, r2
   779d8:	b	6e67c <fputs@plt+0x5d58c>
   779dc:	ldrh	r3, [r5, #144]	; 0x90
   779e0:	ldrh	r2, [r5, #142]	; 0x8e
   779e4:	add	r3, r3, r2
   779e8:	cmp	r3, #12
   779ec:	ble	77d54 <fputs@plt+0x66c64>
   779f0:	ldr	r3, [sp, #40]	; 0x28
   779f4:	movw	r5, #52429	; 0xcccd
   779f8:	movt	r5, #52428	; 0xcccc
   779fc:	mov	sl, fp
   77a00:	mov	fp, r9
   77a04:	sub	r2, r8, r3
   77a08:	mov	r3, #7
   77a0c:	asr	r2, r2, #2
   77a10:	str	r3, [sp, #24]
   77a14:	ldr	r3, [r7, #44]	; 0x2c
   77a18:	mul	r5, r5, r2
   77a1c:	b	6e67c <fputs@plt+0x5d58c>
   77a20:	cmp	r2, #0
   77a24:	str	r0, [sp, #440]	; 0x1b8
   77a28:	moveq	r3, #1
   77a2c:	cmp	r3, #0
   77a30:	beq	77a4c <fputs@plt+0x6695c>
   77a34:	mov	r1, #1
   77a38:	mov	r0, r4
   77a3c:	bl	1b184 <fputs@plt+0xa094>
   77a40:	subs	r3, r0, #0
   77a44:	str	r3, [sp, #24]
   77a48:	bne	6f008 <fputs@plt+0x5df18>
   77a4c:	ldr	ip, [r4]
   77a50:	add	r3, sp, #440	; 0x1b8
   77a54:	mov	r2, #0
   77a58:	ldr	r1, [r4, #220]	; 0xdc
   77a5c:	mov	r0, ip
   77a60:	ldr	ip, [ip, #32]
   77a64:	blx	ip
   77a68:	subs	r3, r0, #0
   77a6c:	str	r3, [sp, #24]
   77a70:	bne	6f008 <fputs@plt+0x5df18>
   77a74:	ldr	r3, [sp, #440]	; 0x1b8
   77a78:	cmp	r3, #0
   77a7c:	bne	77d60 <fputs@plt+0x66c70>
   77a80:	ldr	r0, [r4, #216]	; 0xd8
   77a84:	cmp	r0, #0
   77a88:	beq	76bcc <fputs@plt+0x65adc>
   77a8c:	ldrb	r2, [r4, #18]
   77a90:	sub	r3, r2, #5
   77a94:	clz	r3, r3
   77a98:	lsr	r3, r3, #5
   77a9c:	b	76b74 <fputs@plt+0x65a84>
   77aa0:	mov	r3, #0
   77aa4:	str	r3, [sp, #24]
   77aa8:	b	6ed50 <fputs@plt+0x5dc60>
   77aac:	ldr	r3, [fp, #4]
   77ab0:	cmp	r3, #0
   77ab4:	beq	77ad0 <fputs@plt+0x669e0>
   77ab8:	ldrb	r2, [r3, #87]	; 0x57
   77abc:	orr	r2, r2, #1
   77ac0:	strb	r2, [r3, #87]	; 0x57
   77ac4:	ldr	r3, [r3, #52]	; 0x34
   77ac8:	cmp	r3, #0
   77acc:	bne	77ab8 <fputs@plt+0x669c8>
   77ad0:	mov	r0, fp
   77ad4:	bl	22cac <fputs@plt+0x11bbc>
   77ad8:	ldr	r3, [fp, #24]
   77adc:	ldr	r2, [fp, #424]	; 0x1a8
   77ae0:	orr	r3, r3, #2
   77ae4:	str	r3, [fp, #24]
   77ae8:	str	r2, [sp, #132]	; 0x84
   77aec:	b	767a4 <fputs@plt+0x656b4>
   77af0:	ldr	r2, [r8, #8]
   77af4:	mov	sl, fp
   77af8:	mov	fp, r9
   77afc:	str	r4, [r7, #76]	; 0x4c
   77b00:	str	r3, [r7, #80]	; 0x50
   77b04:	strb	r2, [r7, #86]	; 0x56
   77b08:	mov	r0, r7
   77b0c:	bl	5890c <fputs@plt+0x4781c>
   77b10:	cmp	r0, #5
   77b14:	mov	r4, r0
   77b18:	beq	76198 <fputs@plt+0x650a8>
   77b1c:	ldr	r3, [r7, #80]	; 0x50
   77b20:	cmp	r3, #0
   77b24:	movne	r4, #1
   77b28:	moveq	r4, #101	; 0x65
   77b2c:	b	6e6d0 <fputs@plt+0x5d5e0>
   77b30:	ldr	r2, [r8, #8]
   77b34:	mov	sl, fp
   77b38:	mov	fp, r9
   77b3c:	str	r4, [r7, #76]	; 0x4c
   77b40:	str	r3, [r7, #80]	; 0x50
   77b44:	strb	r2, [r7, #86]	; 0x56
   77b48:	ldrb	r1, [r8, #3]
   77b4c:	ldr	r3, [r8, #16]
   77b50:	cmp	r1, #0
   77b54:	beq	77bac <fputs@plt+0x66abc>
   77b58:	ldr	r2, [pc, #364]	; 77ccc <fputs@plt+0x66bdc>
   77b5c:	add	r2, pc, r2
   77b60:	add	r2, r2, r1, lsl #2
   77b64:	ldr	r2, [r2, #620]	; 0x26c
   77b68:	cmp	r2, #0
   77b6c:	beq	77bac <fputs@plt+0x66abc>
   77b70:	cmp	r3, #0
   77b74:	beq	77bc8 <fputs@plt+0x66ad8>
   77b78:	ldr	r1, [pc, #336]	; 77cd0 <fputs@plt+0x66be0>
   77b7c:	mov	r0, r7
   77b80:	add	r1, pc, r1
   77b84:	bl	44bb8 <fputs@plt+0x33ac8>
   77b88:	ldr	r1, [pc, #324]	; 77cd4 <fputs@plt+0x66be4>
   77b8c:	mov	r2, r4
   77b90:	ldr	ip, [r7, #44]	; 0x2c
   77b94:	ldr	r0, [r8, #4]
   77b98:	add	r1, pc, r1
   77b9c:	ldr	r3, [r7, #168]	; 0xa8
   77ba0:	str	ip, [sp]
   77ba4:	bl	36384 <fputs@plt+0x25294>
   77ba8:	b	77b08 <fputs@plt+0x66a18>
   77bac:	subs	r2, r3, #0
   77bb0:	beq	77bc8 <fputs@plt+0x66ad8>
   77bb4:	ldr	r1, [pc, #284]	; 77cd8 <fputs@plt+0x66be8>
   77bb8:	mov	r0, r7
   77bbc:	add	r1, pc, r1
   77bc0:	bl	44bb8 <fputs@plt+0x33ac8>
   77bc4:	b	77b88 <fputs@plt+0x66a98>
   77bc8:	ldr	r1, [pc, #268]	; 77cdc <fputs@plt+0x66bec>
   77bcc:	mov	r0, r7
   77bd0:	add	r1, pc, r1
   77bd4:	bl	44bb8 <fputs@plt+0x33ac8>
   77bd8:	b	77b88 <fputs@plt+0x66a98>
   77bdc:	cmp	r0, #0
   77be0:	sbcs	r3, r1, #0
   77be4:	bge	7706c <fputs@plt+0x65f7c>
   77be8:	mov	r3, #1
   77bec:	mov	r2, #-2147483648	; 0x80000000
   77bf0:	subs	r3, r3, r0
   77bf4:	mov	ip, r0
   77bf8:	sbc	r2, r2, r1
   77bfc:	ldrd	r0, [sp, #136]	; 0x88
   77c00:	str	r3, [sp, #248]	; 0xf8
   77c04:	mov	r3, #1
   77c08:	str	r2, [sp, #252]	; 0xfc
   77c0c:	subs	r3, r3, r0
   77c10:	mov	r2, r1
   77c14:	ldrd	r0, [sp, #248]	; 0xf8
   77c18:	str	r3, [sp, #256]	; 0x100
   77c1c:	mov	r3, #0
   77c20:	sbc	r3, r3, r2
   77c24:	str	r3, [sp, #260]	; 0x104
   77c28:	add	r3, sp, #256	; 0x100
   77c2c:	ldrd	r2, [r3]
   77c30:	cmp	r2, r0
   77c34:	sbcs	r3, r3, r1
   77c38:	bge	7706c <fputs@plt+0x65f7c>
   77c3c:	b	740a0 <fputs@plt+0x62fb0>
   77c40:	ldr	r2, [sp, #64]	; 0x40
   77c44:	ldrd	r0, [sp, #136]	; 0x88
   77c48:	ldrh	r5, [r4, #8]
   77c4c:	mul	ip, r2, r1
   77c50:	umull	r2, r3, r2, r0
   77c54:	strd	r2, [sp, #152]	; 0x98
   77c58:	ldr	r2, [sp, #68]	; 0x44
   77c5c:	mla	r3, r0, r2, ip
   77c60:	ldr	r2, [sp, #156]	; 0x9c
   77c64:	add	r3, r3, r2
   77c68:	str	r3, [sp, #156]	; 0x9c
   77c6c:	b	74064 <fputs@plt+0x62f74>
   77c70:	mov	sl, fp
   77c74:	mov	fp, r9
   77c78:	mov	r0, sl
   77c7c:	bl	22cac <fputs@plt+0x11bbc>
   77c80:	ldr	r3, [sp, #40]	; 0x28
   77c84:	sub	r3, r8, r3
   77c88:	b	6fc70 <fputs@plt+0x5eb80>
   77c8c:	add	r2, r2, #8
   77c90:	b	75e28 <fputs@plt+0x64d38>
   77c94:	andeq	r3, r2, r0, asr #15
   77c98:	andeq	r3, r2, r4, asr #1
   77c9c:	andeq	r4, r2, r0, lsr #31
   77ca0:	andeq	r3, r2, r4, lsr #20
   77ca4:	andeq	r3, r2, r4, asr r7
   77ca8:	andeq	r3, r2, ip, ror #18
   77cac:	strdeq	r3, [r2], -r4
   77cb0:	andeq	r1, r2, r0, asr #16
   77cb4:	andeq	r1, r2, ip, lsl r8
   77cb8:	andeq	r3, r2, r8, ror #16
   77cbc:	muleq	r3, ip, r4
   77cc0:	ldrdeq	r3, [r2], -r8
   77cc4:	andeq	r2, r2, r8, lsl #28
   77cc8:	ldrdeq	r1, [r2], -r8
   77ccc:	ldrdeq	r6, [r3], -ip
   77cd0:	ldrdeq	r2, [r2], -r0
   77cd4:	andeq	r2, r2, ip, ror #19
   77cd8:			; <UNDEFINED> instruction: 0x000211b0
   77cdc:	muleq	r2, ip, r9
   77ce0:	strdeq	r2, [r2], -r0
   77ce4:	andeq	r2, r2, r4, asr r6
   77ce8:	andeq	r2, r2, r8, lsr r8
   77cec:	andeq	r2, r2, r8, asr #6
   77cf0:			; <UNDEFINED> instruction: 0x000222b0
   77cf4:	andeq	r1, r2, r4, lsr #29
   77cf8:	andeq	r2, r2, r8, lsr #9
   77cfc:	ldr	r3, [sp, #40]	; 0x28
   77d00:	movw	r5, #52429	; 0xcccd
   77d04:	movt	r5, #52428	; 0xcccc
   77d08:	mov	sl, fp
   77d0c:	mov	fp, r9
   77d10:	sub	r2, r8, r3
   77d14:	mov	r3, #7
   77d18:	asr	r2, r2, #2
   77d1c:	str	r3, [sp, #24]
   77d20:	ldr	r3, [r7, #44]	; 0x2c
   77d24:	mul	r5, r5, r2
   77d28:	b	6e67c <fputs@plt+0x5d58c>
   77d2c:	ldr	r3, [sp, #40]	; 0x28
   77d30:	movw	r5, #52429	; 0xcccd
   77d34:	movt	r5, #52428	; 0xcccc
   77d38:	mov	sl, fp
   77d3c:	mov	fp, r9
   77d40:	sub	r2, r8, r3
   77d44:	ldr	r3, [r7, #44]	; 0x2c
   77d48:	asr	r2, r2, #2
   77d4c:	mul	r5, r5, r2
   77d50:	b	6e67c <fputs@plt+0x5d58c>
   77d54:	mov	r3, #7
   77d58:	str	r3, [sp, #24]
   77d5c:	b	74ebc <fputs@plt+0x63dcc>
   77d60:	mov	r0, r4
   77d64:	bl	26058 <fputs@plt+0x14f68>
   77d68:	subs	r3, r0, #0
   77d6c:	str	r3, [sp, #24]
   77d70:	beq	77a80 <fputs@plt+0x66990>
   77d74:	b	6f008 <fputs@plt+0x5df18>
   77d78:	cmp	r2, #0
   77d7c:	sbcs	r3, r3, #0
   77d80:	bge	74044 <fputs@plt+0x62f54>
   77d84:	ldr	r3, [sp, #64]	; 0x40
   77d88:	mov	r1, #1
   77d8c:	mov	r0, #-2147483648	; 0x80000000
   77d90:	subs	r3, r1, r3
   77d94:	str	r3, [sp, #280]	; 0x118
   77d98:	ldr	r3, [sp, #68]	; 0x44
   77d9c:	sbc	r3, r0, r3
   77da0:	ldrd	r0, [sp, #160]	; 0xa0
   77da4:	str	r3, [sp, #284]	; 0x11c
   77da8:	adds	r3, r0, #1
   77dac:	str	r3, [sp, #288]	; 0x120
   77db0:	adc	r3, r1, #0
   77db4:	add	r1, sp, #280	; 0x118
   77db8:	ldrd	r0, [r1]
   77dbc:	str	r3, [sp, #292]	; 0x124
   77dc0:	add	r3, sp, #288	; 0x120
   77dc4:	ldrd	r2, [r3]
   77dc8:	cmp	r2, r0
   77dcc:	sbcs	r3, r3, r1
   77dd0:	bge	74044 <fputs@plt+0x62f54>
   77dd4:	b	740a0 <fputs@plt+0x62fb0>
   77dd8:	ldr	r1, [pc, #-256]	; 77ce0 <fputs@plt+0x66bf0>
   77ddc:	mov	r3, #1
   77de0:	mov	r0, r7
   77de4:	movw	r5, #52429	; 0xcccd
   77de8:	movt	r5, #52428	; 0xcccc
   77dec:	str	r3, [sp, #24]
   77df0:	mov	sl, fp
   77df4:	mov	fp, r9
   77df8:	add	r1, pc, r1
   77dfc:	bl	44bb8 <fputs@plt+0x33ac8>
   77e00:	ldr	r3, [sp, #40]	; 0x28
   77e04:	sub	r2, r8, r3
   77e08:	ldr	r3, [r7, #44]	; 0x2c
   77e0c:	asr	r2, r2, #2
   77e10:	mul	r5, r5, r2
   77e14:	b	6e67c <fputs@plt+0x5d58c>
   77e18:	mov	sl, fp
   77e1c:	mov	fp, r9
   77e20:	b	7559c <fputs@plt+0x644ac>
   77e24:	ldr	r2, [sp, #64]	; 0x40
   77e28:	ldm	r2, {r1, r3}
   77e2c:	ldrb	r2, [r3, #17]
   77e30:	str	r1, [r3, #4]
   77e34:	cmp	r2, #0
   77e38:	beq	7500c <fputs@plt+0x63f1c>
   77e3c:	ldrb	r3, [r3, #18]
   77e40:	cmp	r3, #0
   77e44:	moveq	r6, #1
   77e48:	movne	r6, #2
   77e4c:	b	7500c <fputs@plt+0x63f1c>
   77e50:	mov	r2, #2
   77e54:	mov	r0, r8
   77e58:	ldr	r1, [sp, #168]	; 0xa8
   77e5c:	bl	310f8 <fputs@plt+0x20008>
   77e60:	ldr	sl, [r4, #12]
   77e64:	cmp	sl, #0
   77e68:	ble	77e8c <fputs@plt+0x66d9c>
   77e6c:	ldr	r3, [r4, #16]
   77e70:	mov	r0, r8
   77e74:	ldr	r1, [sp, #192]	; 0xc0
   77e78:	ldrb	r2, [r3, r6]
   77e7c:	add	r6, r6, #1
   77e80:	bl	46688 <fputs@plt+0x35598>
   77e84:	cmp	sl, r6
   77e88:	bne	77e6c <fputs@plt+0x66d7c>
   77e8c:	mov	r2, #1
   77e90:	mov	r0, r8
   77e94:	ldr	r1, [sp, #176]	; 0xb0
   77e98:	bl	310f8 <fputs@plt+0x20008>
   77e9c:	b	771e8 <fputs@plt+0x660f8>
   77ea0:	mov	r3, fp
   77ea4:	mov	fp, r9
   77ea8:	mov	r9, sl
   77eac:	mov	sl, r3
   77eb0:	cmp	r9, #5
   77eb4:	beq	78660 <fputs@plt+0x67570>
   77eb8:	ldr	r2, [pc, #-476]	; 77ce4 <fputs@plt+0x66bf4>
   77ebc:	add	r2, pc, r2
   77ec0:	ldr	r1, [pc, #-480]	; 77ce8 <fputs@plt+0x66bf8>
   77ec4:	mov	r3, #1
   77ec8:	mov	r0, r7
   77ecc:	movw	r5, #52429	; 0xcccd
   77ed0:	movt	r5, #52428	; 0xcccc
   77ed4:	str	r3, [sp, #24]
   77ed8:	add	r1, pc, r1
   77edc:	bl	44bb8 <fputs@plt+0x33ac8>
   77ee0:	ldr	r3, [sp, #40]	; 0x28
   77ee4:	sub	r2, r8, r3
   77ee8:	ldr	r3, [r7, #44]	; 0x2c
   77eec:	asr	r2, r2, #2
   77ef0:	mul	r5, r5, r2
   77ef4:	b	6e67c <fputs@plt+0x5d58c>
   77ef8:	ldr	r3, [sp, #40]	; 0x28
   77efc:	movw	r5, #52429	; 0xcccd
   77f00:	movt	r5, #52428	; 0xcccc
   77f04:	mov	sl, fp
   77f08:	mov	fp, r9
   77f0c:	sub	r2, r8, r3
   77f10:	ldr	r3, [r7, #44]	; 0x2c
   77f14:	asr	r2, r2, #2
   77f18:	mul	r5, r5, r2
   77f1c:	b	6e67c <fputs@plt+0x5d58c>
   77f20:	mov	r4, r3
   77f24:	ldr	r3, [sp, #40]	; 0x28
   77f28:	movw	r5, #52429	; 0xcccd
   77f2c:	movt	r5, #52428	; 0xcccc
   77f30:	mov	sl, fp
   77f34:	mov	fp, r9
   77f38:	str	r4, [sp, #24]
   77f3c:	sub	r2, r8, r3
   77f40:	ldr	r3, [r7, #44]	; 0x2c
   77f44:	asr	r2, r2, #2
   77f48:	mul	r5, r5, r2
   77f4c:	b	6e67c <fputs@plt+0x5d58c>
   77f50:	ldr	r3, [sp, #40]	; 0x28
   77f54:	mov	sl, fp
   77f58:	mov	r4, r0
   77f5c:	mov	fp, r9
   77f60:	str	r0, [r7, #80]	; 0x50
   77f64:	sub	r2, r8, r3
   77f68:	movw	r3, #52429	; 0xcccd
   77f6c:	movt	r3, #52428	; 0xcccc
   77f70:	asr	r2, r2, #2
   77f74:	mul	r3, r3, r2
   77f78:	str	r3, [r7, #76]	; 0x4c
   77f7c:	b	6e6d0 <fputs@plt+0x5d5e0>
   77f80:	mov	sl, fp
   77f84:	mov	fp, r9
   77f88:	b	76154 <fputs@plt+0x65064>
   77f8c:	ldr	r3, [sp, #40]	; 0x28
   77f90:	movw	r5, #52429	; 0xcccd
   77f94:	movt	r5, #52428	; 0xcccc
   77f98:	mov	sl, fp
   77f9c:	mov	fp, r9
   77fa0:	str	r4, [sp, #24]
   77fa4:	sub	r2, r8, r3
   77fa8:	ldr	r3, [r7, #44]	; 0x2c
   77fac:	asr	r2, r2, #2
   77fb0:	mul	r5, r5, r2
   77fb4:	b	6e67c <fputs@plt+0x5d58c>
   77fb8:	ldr	r3, [sp, #40]	; 0x28
   77fbc:	movw	r5, #52429	; 0xcccd
   77fc0:	movt	r5, #52428	; 0xcccc
   77fc4:	mov	sl, fp
   77fc8:	mov	fp, r9
   77fcc:	sub	r2, r8, r3
   77fd0:	ldr	r3, [r7, #44]	; 0x2c
   77fd4:	asr	r2, r2, #2
   77fd8:	mul	r5, r5, r2
   77fdc:	b	6e67c <fputs@plt+0x5d58c>
   77fe0:	adds	r3, r0, #0
   77fe4:	ldrh	r5, [r4, #8]
   77fe8:	str	r3, [sp, #152]	; 0x98
   77fec:	adc	r3, r1, #-2147483648	; 0x80000000
   77ff0:	str	r3, [sp, #156]	; 0x9c
   77ff4:	b	74064 <fputs@plt+0x62f74>
   77ff8:	mov	r2, #1
   77ffc:	mov	r0, r5
   78000:	ldr	r1, [sp, #52]	; 0x34
   78004:	bl	32b14 <fputs@plt+0x21a24>
   78008:	ldrh	r3, [r5, #8]
   7800c:	bic	r2, r4, #32256	; 0x7e00
   78010:	and	r3, r3, #32256	; 0x7e00
   78014:	orr	r4, r3, r2
   78018:	b	768f0 <fputs@plt+0x65800>
   7801c:	mov	r3, sl
   78020:	mov	sl, fp
   78024:	str	r5, [sp, #24]
   78028:	mov	fp, r9
   7802c:	mov	r9, r3
   78030:	ldr	r3, [sp, #40]	; 0x28
   78034:	movw	r2, #52429	; 0xcccd
   78038:	movt	r2, #52428	; 0xcccc
   7803c:	mov	ip, #4
   78040:	mov	r0, #0
   78044:	mov	r1, #0
   78048:	sub	r3, r8, r3
   7804c:	strd	r0, [r9]
   78050:	asr	r3, r3, #2
   78054:	strh	ip, [r9, #8]
   78058:	mul	r5, r2, r3
   7805c:	ldr	r3, [r7, #44]	; 0x2c
   78060:	b	6e67c <fputs@plt+0x5d58c>
   78064:	ldr	r3, [sp, #40]	; 0x28
   78068:	movw	r5, #52429	; 0xcccd
   7806c:	movt	r5, #52428	; 0xcccc
   78070:	mov	sl, fp
   78074:	mov	fp, r9
   78078:	sub	r2, r8, r3
   7807c:	ldr	r3, [r7, #44]	; 0x2c
   78080:	asr	r2, r2, #2
   78084:	mul	r5, r5, r2
   78088:	b	6e67c <fputs@plt+0x5d58c>
   7808c:	mov	r0, #16
   78090:	mov	r1, #0
   78094:	bl	2601c <fputs@plt+0x14f2c>
   78098:	cmp	r0, #0
   7809c:	beq	787f0 <fputs@plt+0x67700>
   780a0:	ldr	r3, [sl, #72]	; 0x48
   780a4:	stm	r0, {r4, r6}
   780a8:	str	r3, [r0, #12]
   780ac:	str	r0, [sl, #72]	; 0x48
   780b0:	b	769b0 <fputs@plt+0x658c0>
   780b4:	ldr	r3, [sp, #40]	; 0x28
   780b8:	movw	r5, #52429	; 0xcccd
   780bc:	movt	r5, #52428	; 0xcccc
   780c0:	mov	sl, fp
   780c4:	mov	fp, r9
   780c8:	sub	r2, r8, r3
   780cc:	mov	r3, #8
   780d0:	asr	r2, r2, #2
   780d4:	str	r3, [sp, #24]
   780d8:	ldr	r3, [r7, #44]	; 0x2c
   780dc:	mul	r5, r5, r2
   780e0:	b	6e67c <fputs@plt+0x5d58c>
   780e4:	mov	sl, fp
   780e8:	mov	fp, r9
   780ec:	str	r0, [sp, #24]
   780f0:	b	75710 <fputs@plt+0x64620>
   780f4:	ldr	r3, [sp, #40]	; 0x28
   780f8:	movw	r5, #52429	; 0xcccd
   780fc:	movt	r5, #52428	; 0xcccc
   78100:	mov	sl, fp
   78104:	mov	fp, r9
   78108:	sub	r2, r8, r3
   7810c:	ldr	r3, [r7, #44]	; 0x2c
   78110:	asr	r2, r2, #2
   78114:	mul	r5, r5, r2
   78118:	b	6e67c <fputs@plt+0x5d58c>
   7811c:	add	r2, r3, #60	; 0x3c
   78120:	mov	r3, r4
   78124:	b	761f0 <fputs@plt+0x65100>
   78128:	movw	r0, #11413	; 0x2c95
   7812c:	movt	r0, #1
   78130:	bl	36834 <fputs@plt+0x25744>
   78134:	mov	sl, fp
   78138:	mov	fp, r9
   7813c:	str	r0, [sp, #24]
   78140:	b	76250 <fputs@plt+0x65160>
   78144:	ldr	r3, [r5, #28]
   78148:	mov	sl, fp
   7814c:	mov	fp, r9
   78150:	ldr	r0, [sp, #440]	; 0x1b8
   78154:	blx	r3
   78158:	b	70ce8 <fputs@plt+0x5fbf8>
   7815c:	ldr	r3, [sp, #40]	; 0x28
   78160:	movw	r5, #52429	; 0xcccd
   78164:	movt	r5, #52428	; 0xcccc
   78168:	mov	sl, fp
   7816c:	mov	fp, r9
   78170:	sub	r2, r8, r3
   78174:	mov	r3, #7
   78178:	asr	r2, r2, #2
   7817c:	str	r3, [sp, #24]
   78180:	ldr	r3, [r7, #44]	; 0x2c
   78184:	mul	r5, r5, r2
   78188:	b	6e67c <fputs@plt+0x5d58c>
   7818c:	ldr	r3, [sp, #104]	; 0x68
   78190:	add	r3, r3, #20
   78194:	str	r3, [sp, #168]	; 0xa8
   78198:	b	7487c <fputs@plt+0x6378c>
   7819c:	ldr	r2, [sp, #64]	; 0x40
   781a0:	lsl	r3, r5, r0
   781a4:	sub	ip, r0, #32
   781a8:	rsb	r1, r0, #32
   781ac:	orr	r3, r3, r4, lsl ip
   781b0:	orr	r3, r3, r4, lsr r1
   781b4:	lsl	r2, r4, r2
   781b8:	b	74cd0 <fputs@plt+0x63be0>
   781bc:	ldr	r3, [sp, #40]	; 0x28
   781c0:	movw	r5, #52429	; 0xcccd
   781c4:	movt	r5, #52428	; 0xcccc
   781c8:	mov	sl, fp
   781cc:	mov	fp, r9
   781d0:	sub	r2, r8, r3
   781d4:	ldr	r3, [r7, #44]	; 0x2c
   781d8:	asr	r2, r2, #2
   781dc:	mul	r5, r5, r2
   781e0:	b	6e67c <fputs@plt+0x5d58c>
   781e4:	ldr	r3, [sp, #40]	; 0x28
   781e8:	movw	r5, #52429	; 0xcccd
   781ec:	movt	r5, #52428	; 0xcccc
   781f0:	mov	sl, fp
   781f4:	mov	fp, r9
   781f8:	sub	r2, r8, r3
   781fc:	ldr	r3, [r7, #44]	; 0x2c
   78200:	asr	r2, r2, #2
   78204:	mul	r5, r5, r2
   78208:	b	6e67c <fputs@plt+0x5d58c>
   7820c:	ldr	r3, [sp, #40]	; 0x28
   78210:	movw	r5, #52429	; 0xcccd
   78214:	movt	r5, #52428	; 0xcccc
   78218:	mov	sl, fp
   7821c:	mov	fp, r9
   78220:	sub	r2, r8, r3
   78224:	ldr	r3, [r7, #44]	; 0x2c
   78228:	asr	r2, r2, #2
   7822c:	mul	r5, r5, r2
   78230:	b	6e67c <fputs@plt+0x5d58c>
   78234:	ldr	r1, [pc, #-1360]	; 77cec <fputs@plt+0x66bfc>
   78238:	mov	r3, #5
   7823c:	mov	r0, r7
   78240:	movw	r5, #52429	; 0xcccd
   78244:	movt	r5, #52428	; 0xcccc
   78248:	str	r3, [sp, #24]
   7824c:	mov	sl, fp
   78250:	mov	fp, r9
   78254:	add	r1, pc, r1
   78258:	bl	44bb8 <fputs@plt+0x33ac8>
   7825c:	ldr	r3, [sp, #40]	; 0x28
   78260:	sub	r2, r8, r3
   78264:	ldr	r3, [r7, #44]	; 0x2c
   78268:	asr	r2, r2, #2
   7826c:	mul	r5, r5, r2
   78270:	b	6e67c <fputs@plt+0x5d58c>
   78274:	ldr	r3, [sp, #40]	; 0x28
   78278:	movw	r5, #52429	; 0xcccd
   7827c:	movt	r5, #52428	; 0xcccc
   78280:	mov	sl, fp
   78284:	mov	fp, r9
   78288:	sub	r2, r8, r3
   7828c:	ldr	r3, [r7, #44]	; 0x2c
   78290:	asr	r2, r2, #2
   78294:	mul	r5, r5, r2
   78298:	b	6e67c <fputs@plt+0x5d58c>
   7829c:	ldr	r3, [sp, #40]	; 0x28
   782a0:	movw	r5, #52429	; 0xcccd
   782a4:	movt	r5, #52428	; 0xcccc
   782a8:	mov	sl, fp
   782ac:	mov	fp, r9
   782b0:	sub	r2, r8, r3
   782b4:	mov	r3, #7
   782b8:	asr	r2, r2, #2
   782bc:	str	r3, [sp, #24]
   782c0:	ldr	r3, [r7, #44]	; 0x2c
   782c4:	mul	r5, r5, r2
   782c8:	b	6e67c <fputs@plt+0x5d58c>
   782cc:	mov	sl, fp
   782d0:	mov	fp, r9
   782d4:	b	6fc40 <fputs@plt+0x5eb50>
   782d8:	ldr	r3, [sp, #40]	; 0x28
   782dc:	movw	r5, #52429	; 0xcccd
   782e0:	movt	r5, #52428	; 0xcccc
   782e4:	mov	sl, fp
   782e8:	mov	fp, r9
   782ec:	sub	r2, r8, r3
   782f0:	ldr	r3, [r7, #44]	; 0x2c
   782f4:	asr	r2, r2, #2
   782f8:	mul	r5, r5, r2
   782fc:	b	6e67c <fputs@plt+0x5d58c>
   78300:	ldr	r1, [pc, #-1560]	; 77cf0 <fputs@plt+0x66c00>
   78304:	mov	r3, #5
   78308:	mov	r0, r7
   7830c:	movw	r5, #52429	; 0xcccd
   78310:	movt	r5, #52428	; 0xcccc
   78314:	str	r3, [sp, #24]
   78318:	mov	sl, fp
   7831c:	mov	fp, r9
   78320:	add	r1, pc, r1
   78324:	bl	44bb8 <fputs@plt+0x33ac8>
   78328:	ldr	r3, [sp, #40]	; 0x28
   7832c:	sub	r2, r8, r3
   78330:	ldr	r3, [r7, #44]	; 0x2c
   78334:	asr	r2, r2, #2
   78338:	mul	r5, r5, r2
   7833c:	b	6e67c <fputs@plt+0x5d58c>
   78340:	ldr	r3, [sp, #40]	; 0x28
   78344:	movw	r5, #52429	; 0xcccd
   78348:	movt	r5, #52428	; 0xcccc
   7834c:	mov	sl, fp
   78350:	mov	fp, r9
   78354:	sub	r2, r8, r3
   78358:	ldr	r3, [r7, #44]	; 0x2c
   7835c:	asr	r2, r2, #2
   78360:	mul	r5, r5, r2
   78364:	b	6e67c <fputs@plt+0x5d58c>
   78368:	ldr	r3, [sp, #40]	; 0x28
   7836c:	movw	r5, #52429	; 0xcccd
   78370:	movt	r5, #52428	; 0xcccc
   78374:	mov	sl, fp
   78378:	mov	fp, r9
   7837c:	sub	r2, r8, r3
   78380:	ldr	r3, [r7, #44]	; 0x2c
   78384:	asr	r2, r2, #2
   78388:	mul	r5, r5, r2
   7838c:	b	6e67c <fputs@plt+0x5d58c>
   78390:	mov	r3, sl
   78394:	mov	sl, fp
   78398:	mov	fp, r9
   7839c:	mov	r9, r3
   783a0:	ldr	r3, [sp, #40]	; 0x28
   783a4:	movw	r5, #52429	; 0xcccd
   783a8:	movt	r5, #52428	; 0xcccc
   783ac:	mov	r2, #4
   783b0:	mov	r0, #0
   783b4:	mov	r1, #0
   783b8:	sub	r3, r8, r3
   783bc:	asr	r3, r3, #2
   783c0:	mul	r5, r5, r3
   783c4:	ldr	r3, [r7, #44]	; 0x2c
   783c8:	strd	r0, [r9]
   783cc:	strh	r2, [r9, #8]
   783d0:	b	6e67c <fputs@plt+0x5d58c>
   783d4:	ldr	r3, [sp, #40]	; 0x28
   783d8:	movw	r5, #52429	; 0xcccd
   783dc:	movt	r5, #52428	; 0xcccc
   783e0:	mov	sl, fp
   783e4:	mov	fp, r9
   783e8:	sub	r2, r8, r3
   783ec:	ldr	r3, [r7, #44]	; 0x2c
   783f0:	asr	r2, r2, #2
   783f4:	mul	r5, r5, r2
   783f8:	b	6e67c <fputs@plt+0x5d58c>
   783fc:	ldr	r5, [sp, #368]	; 0x170
   78400:	b	76568 <fputs@plt+0x65478>
   78404:	mov	r2, #0
   78408:	mov	r0, r2
   7840c:	ldr	r3, [sp, #316]	; 0x13c
   78410:	b	76388 <fputs@plt+0x65298>
   78414:	mov	r8, r0
   78418:	b	6df80 <fputs@plt+0x5ce90>
   7841c:	ldr	r3, [sp, #40]	; 0x28
   78420:	movw	r5, #52429	; 0xcccd
   78424:	movt	r5, #52428	; 0xcccc
   78428:	mov	sl, fp
   7842c:	mov	fp, r9
   78430:	sub	r2, r8, r3
   78434:	ldr	r3, [r7, #44]	; 0x2c
   78438:	asr	r2, r2, #2
   7843c:	mul	r5, r5, r2
   78440:	b	6e67c <fputs@plt+0x5d58c>
   78444:	add	r1, sp, #336	; 0x150
   78448:	bl	50d90 <fputs@plt+0x3fca0>
   7844c:	ldr	r0, [sp, #440]	; 0x1b8
   78450:	cmp	r0, #0
   78454:	bne	73af0 <fputs@plt+0x62a00>
   78458:	b	73af8 <fputs@plt+0x62a08>
   7845c:	mov	r2, r0
   78460:	b	7650c <fputs@plt+0x6541c>
   78464:	ldr	r3, [sp, #40]	; 0x28
   78468:	mov	sl, fp
   7846c:	mov	r4, r0
   78470:	mov	fp, r9
   78474:	sub	r2, r8, r3
   78478:	movw	r3, #52429	; 0xcccd
   7847c:	movt	r3, #52428	; 0xcccc
   78480:	asr	r2, r2, #2
   78484:	mul	r3, r3, r2
   78488:	str	r3, [r7, #76]	; 0x4c
   7848c:	strb	r5, [sl, #67]	; 0x43
   78490:	str	r0, [r7, #80]	; 0x50
   78494:	b	6e6d0 <fputs@plt+0x5d5e0>
   78498:	mov	r3, #1
   7849c:	b	76a90 <fputs@plt+0x659a0>
   784a0:	mov	r0, #0
   784a4:	movw	r5, #52429	; 0xcccd
   784a8:	movt	r5, #52428	; 0xcccc
   784ac:	mov	sl, fp
   784b0:	bl	20768 <fputs@plt+0xf678>
   784b4:	ldr	r3, [sp, #40]	; 0x28
   784b8:	mov	fp, r9
   784bc:	sub	r2, r8, r3
   784c0:	ldr	r3, [r7, #44]	; 0x2c
   784c4:	asr	r2, r2, #2
   784c8:	mul	r5, r5, r2
   784cc:	b	6e67c <fputs@plt+0x5d58c>
   784d0:	ldr	r3, [sp, #40]	; 0x28
   784d4:	movw	r5, #52429	; 0xcccd
   784d8:	movt	r5, #52428	; 0xcccc
   784dc:	mov	sl, fp
   784e0:	mov	fp, r9
   784e4:	sub	r2, r8, r3
   784e8:	ldr	r3, [r7, #44]	; 0x2c
   784ec:	asr	r2, r2, #2
   784f0:	mul	r5, r5, r2
   784f4:	b	6e67c <fputs@plt+0x5d58c>
   784f8:	ldr	r3, [sp, #40]	; 0x28
   784fc:	movw	r5, #52429	; 0xcccd
   78500:	movt	r5, #52428	; 0xcccc
   78504:	mov	sl, fp
   78508:	mov	fp, r9
   7850c:	sub	r2, r8, r3
   78510:	ldr	r3, [r7, #44]	; 0x2c
   78514:	asr	r2, r2, #2
   78518:	mul	r5, r5, r2
   7851c:	b	6e67c <fputs@plt+0x5d58c>
   78520:	mov	sl, fp
   78524:	mov	fp, r9
   78528:	mov	r0, sl
   7852c:	movw	r5, #52429	; 0xcccd
   78530:	movt	r5, #52428	; 0xcccc
   78534:	bl	22cac <fputs@plt+0x11bbc>
   78538:	ldr	r3, [sp, #40]	; 0x28
   7853c:	sub	r2, r8, r3
   78540:	ldr	r3, [r7, #44]	; 0x2c
   78544:	asr	r2, r2, #2
   78548:	mul	r5, r5, r2
   7854c:	b	6e67c <fputs@plt+0x5d58c>
   78550:	ldr	r2, [r4, #4]
   78554:	mov	r0, sl
   78558:	ldrh	r3, [r2, #22]
   7855c:	bic	r3, r3, #2
   78560:	strh	r3, [r2, #22]
   78564:	bl	562ec <fputs@plt+0x451fc>
   78568:	subs	r3, r0, #0
   7856c:	str	r3, [sp, #24]
   78570:	bne	6eed8 <fputs@plt+0x5dde8>
   78574:	ldr	r2, [sl]
   78578:	ldr	r1, [sl, #4]
   7857c:	ldrb	r3, [r1, #17]
   78580:	str	r2, [r1, #4]
   78584:	cmp	r3, #0
   78588:	beq	785a0 <fputs@plt+0x674b0>
   7858c:	ldrb	r3, [r1, #18]
   78590:	cmp	r3, #0
   78594:	moveq	r3, #1
   78598:	movne	r3, #2
   7859c:	str	r3, [sp, #24]
   785a0:	ldr	r3, [sp, #24]
   785a4:	ldr	ip, [sp, #64]	; 0x40
   785a8:	ands	r3, r3, #255	; 0xff
   785ac:	movne	r0, #1
   785b0:	moveq	r0, #0
   785b4:	ldr	lr, [ip]
   785b8:	ldr	r2, [ip, #4]
   785bc:	ldrh	ip, [r2, #22]
   785c0:	str	lr, [r2, #4]
   785c4:	tst	ip, #2
   785c8:	beq	785d8 <fputs@plt+0x674e8>
   785cc:	ldrb	ip, [r2, #17]
   785d0:	cmp	r0, ip
   785d4:	bne	785f0 <fputs@plt+0x67500>
   785d8:	sub	r3, r3, #2
   785dc:	strb	r0, [r2, #17]
   785e0:	clz	r3, r3
   785e4:	lsr	r3, r3, #5
   785e8:	strb	r3, [r2, #18]
   785ec:	ldr	r1, [sl, #4]
   785f0:	mov	r3, #1
   785f4:	ldr	r4, [sp, #64]	; 0x40
   785f8:	ldr	r1, [r1, #32]
   785fc:	ldr	r2, [sp, #192]	; 0xc0
   78600:	mov	r0, r4
   78604:	bl	27530 <fputs@plt+0x16440>
   78608:	ldr	r3, [sp, #132]	; 0x84
   7860c:	mvn	r2, #0
   78610:	mov	r1, r2
   78614:	str	r0, [sp, #24]
   78618:	mov	r0, r4
   7861c:	ldr	ip, [sp, #160]	; 0xa0
   78620:	str	r3, [fp, #24]
   78624:	ldr	r3, [sp, #136]	; 0x88
   78628:	str	ip, [fp, #88]	; 0x58
   7862c:	ldr	ip, [sp, #168]	; 0xa8
   78630:	str	r3, [fp, #84]	; 0x54
   78634:	mov	r3, #1
   78638:	str	ip, [fp, #180]	; 0xb4
   7863c:	bl	27530 <fputs@plt+0x16440>
   78640:	ldr	r2, [sp, #104]	; 0x68
   78644:	mov	r3, #1
   78648:	strb	r3, [fp, #67]	; 0x43
   7864c:	cmp	r2, #0
   78650:	beq	6ef38 <fputs@plt+0x5de48>
   78654:	b	6ef20 <fputs@plt+0x5de30>
   78658:	ldr	r3, [r7, #44]	; 0x2c
   7865c:	b	6e69c <fputs@plt+0x5d5ac>
   78660:	ldr	r2, [pc, #-2420]	; 77cf4 <fputs@plt+0x66c04>
   78664:	add	r2, pc, r2
   78668:	b	77ec0 <fputs@plt+0x66dd0>
   7866c:	ldr	r3, [sp, #40]	; 0x28
   78670:	movw	r5, #52429	; 0xcccd
   78674:	movt	r5, #52428	; 0xcccc
   78678:	mov	sl, fp
   7867c:	mov	fp, r9
   78680:	sub	r2, r8, r3
   78684:	ldr	r3, [r7, #44]	; 0x2c
   78688:	asr	r2, r2, #2
   7868c:	mul	r5, r5, r2
   78690:	b	6e67c <fputs@plt+0x5d58c>
   78694:	mov	r8, sl
   78698:	b	6df80 <fputs@plt+0x5ce90>
   7869c:	ldr	r3, [sp, #40]	; 0x28
   786a0:	movw	r5, #52429	; 0xcccd
   786a4:	movt	r5, #52428	; 0xcccc
   786a8:	mov	sl, fp
   786ac:	mov	fp, r9
   786b0:	sub	r2, r8, r3
   786b4:	ldr	r3, [r7, #44]	; 0x2c
   786b8:	asr	r2, r2, #2
   786bc:	mul	r5, r5, r2
   786c0:	b	6e67c <fputs@plt+0x5d58c>
   786c4:	ldr	r3, [sp, #132]	; 0x84
   786c8:	mov	sl, fp
   786cc:	mov	fp, r9
   786d0:	mvn	r2, #0
   786d4:	ldr	r9, [sp, #64]	; 0x40
   786d8:	mov	r1, r2
   786dc:	ldr	ip, [sp, #160]	; 0xa0
   786e0:	str	r3, [sl, #24]
   786e4:	ldr	r3, [sp, #136]	; 0x88
   786e8:	mov	r0, r9
   786ec:	str	ip, [sl, #88]	; 0x58
   786f0:	ldr	ip, [sp, #168]	; 0xa8
   786f4:	str	r3, [sl, #84]	; 0x54
   786f8:	mov	r3, #1
   786fc:	str	ip, [sl, #180]	; 0xb4
   78700:	bl	27530 <fputs@plt+0x16440>
   78704:	mov	r3, #1
   78708:	strb	r3, [sl, #67]	; 0x43
   7870c:	b	78528 <fputs@plt+0x67438>
   78710:	ldr	r1, [pc, #-2592]	; 77cf8 <fputs@plt+0x66c08>
   78714:	mov	r0, r7
   78718:	ldr	r2, [r8, #16]
   7871c:	add	r1, pc, r1
   78720:	bl	44bb8 <fputs@plt+0x33ac8>
   78724:	ldr	r3, [r7, #44]	; 0x2c
   78728:	b	6e67c <fputs@plt+0x5d58c>
   7872c:	ldr	r3, [sp, #40]	; 0x28
   78730:	movw	r5, #52429	; 0xcccd
   78734:	movt	r5, #52428	; 0xcccc
   78738:	mov	sl, fp
   7873c:	mov	fp, r9
   78740:	sub	r2, r8, r3
   78744:	ldr	r3, [r7, #44]	; 0x2c
   78748:	asr	r2, r2, #2
   7874c:	mul	r5, r5, r2
   78750:	b	6e67c <fputs@plt+0x5d58c>
   78754:	ldr	r3, [sp, #40]	; 0x28
   78758:	movw	r5, #52429	; 0xcccd
   7875c:	movt	r5, #52428	; 0xcccc
   78760:	mov	sl, fp
   78764:	mov	fp, r9
   78768:	sub	r2, r8, r3
   7876c:	ldr	r3, [r7, #44]	; 0x2c
   78770:	asr	r2, r2, #2
   78774:	mul	r5, r5, r2
   78778:	b	6e67c <fputs@plt+0x5d58c>
   7877c:	ldr	r3, [sp, #40]	; 0x28
   78780:	movw	r5, #52429	; 0xcccd
   78784:	movt	r5, #52428	; 0xcccc
   78788:	mov	sl, fp
   7878c:	mov	fp, r9
   78790:	sub	r2, r8, r3
   78794:	ldr	r3, [r7, #44]	; 0x2c
   78798:	asr	r2, r2, #2
   7879c:	mul	r5, r5, r2
   787a0:	b	6e67c <fputs@plt+0x5d58c>
   787a4:	mov	sl, fp
   787a8:	mov	fp, r9
   787ac:	cmp	r1, #0
   787b0:	beq	78938 <fputs@plt+0x67848>
   787b4:	movw	r0, #11474	; 0x2cd2
   787b8:	movt	r0, #1
   787bc:	bl	36834 <fputs@plt+0x25744>
   787c0:	str	r0, [sp, #24]
   787c4:	b	76250 <fputs@plt+0x65160>
   787c8:	ldr	r3, [sp, #40]	; 0x28
   787cc:	movw	r5, #52429	; 0xcccd
   787d0:	movt	r5, #52428	; 0xcccc
   787d4:	mov	sl, fp
   787d8:	mov	fp, r9
   787dc:	sub	r2, r8, r3
   787e0:	ldr	r3, [r7, #44]	; 0x2c
   787e4:	asr	r2, r2, #2
   787e8:	mul	r5, r5, r2
   787ec:	b	6e67c <fputs@plt+0x5d58c>
   787f0:	ldr	r3, [sp, #40]	; 0x28
   787f4:	movw	r5, #52429	; 0xcccd
   787f8:	movt	r5, #52428	; 0xcccc
   787fc:	mov	sl, fp
   78800:	mov	fp, r9
   78804:	sub	r2, r8, r3
   78808:	mov	r3, #7
   7880c:	asr	r2, r2, #2
   78810:	str	r3, [sp, #24]
   78814:	ldr	r3, [r7, #44]	; 0x2c
   78818:	mul	r5, r5, r2
   7881c:	b	6e67c <fputs@plt+0x5d58c>
   78820:	ldr	r3, [sp, #40]	; 0x28
   78824:	movw	r5, #52429	; 0xcccd
   78828:	movt	r5, #52428	; 0xcccc
   7882c:	mov	sl, fp
   78830:	mov	fp, r9
   78834:	sub	r2, r8, r3
   78838:	ldr	r3, [r7, #44]	; 0x2c
   7883c:	asr	r2, r2, #2
   78840:	mul	r5, r5, r2
   78844:	b	6e67c <fputs@plt+0x5d58c>
   78848:	str	r5, [sp, #64]	; 0x40
   7884c:	b	6eed8 <fputs@plt+0x5dde8>
   78850:	ldr	r3, [r3]
   78854:	ldr	r2, [r5, #20]
   78858:	ldr	r3, [r3, #108]	; 0x6c
   7885c:	add	r3, r3, r2
   78860:	b	75184 <fputs@plt+0x64094>
   78864:	ldr	r3, [sp, #40]	; 0x28
   78868:	movw	r5, #52429	; 0xcccd
   7886c:	movt	r5, #52428	; 0xcccc
   78870:	mov	sl, fp
   78874:	mov	fp, r9
   78878:	sub	r2, r8, r3
   7887c:	ldr	r3, [r7, #44]	; 0x2c
   78880:	asr	r2, r2, #2
   78884:	mul	r5, r5, r2
   78888:	b	6e67c <fputs@plt+0x5d58c>
   7888c:	ldr	r3, [sp, #40]	; 0x28
   78890:	movw	r5, #52429	; 0xcccd
   78894:	movt	r5, #52428	; 0xcccc
   78898:	mov	sl, fp
   7889c:	mov	fp, r9
   788a0:	str	r0, [sp, #24]
   788a4:	sub	r2, r8, r3
   788a8:	ldr	r3, [r7, #44]	; 0x2c
   788ac:	asr	r2, r2, #2
   788b0:	mul	r5, r5, r2
   788b4:	b	6e67c <fputs@plt+0x5d58c>
   788b8:	ldr	r3, [sp, #40]	; 0x28
   788bc:	movw	r5, #52429	; 0xcccd
   788c0:	movt	r5, #52428	; 0xcccc
   788c4:	mov	sl, fp
   788c8:	mov	fp, r9
   788cc:	sub	r2, r8, r3
   788d0:	ldr	r3, [r7, #44]	; 0x2c
   788d4:	asr	r2, r2, #2
   788d8:	mul	r5, r5, r2
   788dc:	b	6e67c <fputs@plt+0x5d58c>
   788e0:	mov	r3, fp
   788e4:	mov	fp, r9
   788e8:	mov	r9, sl
   788ec:	mov	sl, r3
   788f0:	ldr	r1, [r9, #72]	; 0x48
   788f4:	b	787ac <fputs@plt+0x676bc>
   788f8:	mov	r2, r0
   788fc:	ldr	fp, [sp, #136]	; 0x88
   78900:	ldr	sl, [sp, #160]	; 0xa0
   78904:	ldr	r8, [sp, #168]	; 0xa8
   78908:	ldr	r7, [sp, #192]	; 0xc0
   7890c:	b	76424 <fputs@plt+0x65334>
   78910:	ldr	r3, [sp, #40]	; 0x28
   78914:	movw	r5, #52429	; 0xcccd
   78918:	movt	r5, #52428	; 0xcccc
   7891c:	mov	sl, fp
   78920:	mov	fp, r9
   78924:	sub	r2, r8, r3
   78928:	ldr	r3, [r7, #44]	; 0x2c
   7892c:	asr	r2, r2, #2
   78930:	mul	r5, r5, r2
   78934:	b	6e67c <fputs@plt+0x5d58c>
   78938:	add	r3, sp, #448	; 0x1c0
   7893c:	movw	r2, #9312	; 0x2460
   78940:	ldrh	r3, [r3]
   78944:	tst	r2, r3
   78948:	bne	78958 <fputs@plt+0x67868>
   7894c:	ldr	r3, [sp, #464]	; 0x1d0
   78950:	cmp	r3, #0
   78954:	beq	787b4 <fputs@plt+0x676c4>
   78958:	add	r0, sp, #440	; 0x1b8
   7895c:	bl	209a4 <fputs@plt+0xf8b4>
   78960:	b	787b4 <fputs@plt+0x676c4>
   78964:	ldrd	r0, [sp, #136]	; 0x88
   78968:	ldrh	r5, [r4, #8]
   7896c:	orrs	r3, r0, r1
   78970:	beq	7248c <fputs@plt+0x6139c>
   78974:	mvn	r3, #0
   78978:	mvn	r2, #0
   7897c:	cmp	r1, r3
   78980:	cmpeq	r0, r2
   78984:	beq	789f8 <fputs@plt+0x67908>
   78988:	mov	r2, r0
   7898c:	mov	r3, r1
   78990:	ldrd	r0, [sp, #64]	; 0x40
   78994:	bl	93a40 <fputs@plt+0x82950>
   78998:	strd	r2, [sp, #152]	; 0x98
   7899c:	b	74064 <fputs@plt+0x62f74>
   789a0:	vmov	r0, r1, d11
   789a4:	bl	93b60 <fputs@plt+0x82a70>
   789a8:	mov	r2, r0
   789ac:	mov	r3, r1
   789b0:	ldrh	r5, [r4, #8]
   789b4:	orrs	r1, r2, r3
   789b8:	beq	7248c <fputs@plt+0x6139c>
   789bc:	mvn	r1, #0
   789c0:	mvn	r0, #0
   789c4:	strd	r2, [sp, #136]	; 0x88
   789c8:	cmp	r3, r1
   789cc:	cmpeq	r2, r0
   789d0:	beq	78a30 <fputs@plt+0x67940>
   789d4:	vmov	r0, r1, d12
   789d8:	bl	93b60 <fputs@plt+0x82a70>
   789dc:	ldrd	r2, [sp, #136]	; 0x88
   789e0:	bl	93a40 <fputs@plt+0x82950>
   789e4:	mov	r0, r2
   789e8:	mov	r1, r3
   789ec:	bl	939e0 <fputs@plt+0x828f0>
   789f0:	vmov	d10, r0, r1
   789f4:	b	741c0 <fputs@plt+0x630d0>
   789f8:	mov	r2, #0
   789fc:	mov	r3, #0
   78a00:	strd	r2, [sp, #152]	; 0x98
   78a04:	b	74064 <fputs@plt+0x62f74>
   78a08:	ldr	r2, [fp, #316]	; 0x13c
   78a0c:	mov	r3, #0
   78a10:	ldr	r1, [fp, #340]	; 0x154
   78a14:	add	r0, r2, #1
   78a18:	str	r0, [fp, #316]	; 0x13c
   78a1c:	str	r3, [r1, r2, lsl #2]
   78a20:	ldr	r3, [r3, #12]
   78a24:	udf	#0
   78a28:	ldr	r3, [r0, #60]	; 0x3c
   78a2c:	udf	#0
   78a30:	vldr	d10, [pc]	; 78a38 <fputs@plt+0x67948>
   78a34:	b	741c0 <fputs@plt+0x630d0>
	...
   78a40:	strd	r4, [sp, #-36]!	; 0xffffffdc
   78a44:	strd	r6, [sp, #8]
   78a48:	strd	r8, [sp, #16]
   78a4c:	strd	sl, [sp, #24]
   78a50:	mov	sl, r0
   78a54:	str	lr, [sp, #32]
   78a58:	sub	sp, sp, #284	; 0x11c
   78a5c:	bl	39c14 <fputs@plt+0x28b24>
   78a60:	cmp	r0, #0
   78a64:	bne	79340 <fputs@plt+0x68250>
   78a68:	ldr	r2, [pc, #3456]	; 797f0 <fputs@plt+0x68700>
   78a6c:	movw	r8, #3491	; 0xda3
   78a70:	movt	r8, #48626	; 0xbdf2
   78a74:	mov	r9, #51	; 0x33
   78a78:	ldrb	r3, [sl, #87]	; 0x57
   78a7c:	add	r2, pc, r2
   78a80:	str	r2, [sp, #36]	; 0x24
   78a84:	bfi	r3, r0, #1, #1
   78a88:	ldr	r2, [pc, #3428]	; 797f4 <fputs@plt+0x68704>
   78a8c:	strb	r3, [sl, #87]	; 0x57
   78a90:	ldr	r3, [sl]
   78a94:	add	r2, pc, r2
   78a98:	str	r2, [sp, #40]	; 0x28
   78a9c:	ldr	r2, [pc, #3412]	; 797f8 <fputs@plt+0x68708>
   78aa0:	str	r3, [sp, #16]
   78aa4:	add	r2, pc, r2
   78aa8:	str	r2, [sp, #44]	; 0x2c
   78aac:	ldr	r3, [sl, #40]	; 0x28
   78ab0:	cmp	r3, r8
   78ab4:	beq	78ac0 <fputs@plt+0x679d0>
   78ab8:	mov	r0, sl
   78abc:	bl	599e8 <fputs@plt+0x488f8>
   78ac0:	ldr	fp, [sl]
   78ac4:	ldrb	r3, [fp, #69]	; 0x45
   78ac8:	cmp	r3, #0
   78acc:	bne	78f3c <fputs@plt+0x67e4c>
   78ad0:	ldr	r2, [sl, #76]	; 0x4c
   78ad4:	cmp	r2, #0
   78ad8:	ble	78e84 <fputs@plt+0x67d94>
   78adc:	ldrb	r3, [sl, #89]	; 0x59
   78ae0:	tst	r3, #3
   78ae4:	beq	78e18 <fputs@plt+0x67d28>
   78ae8:	ldr	r5, [sl]
   78aec:	ldr	r6, [sl, #8]
   78af0:	adds	r4, r6, #40	; 0x28
   78af4:	beq	78b04 <fputs@plt+0x67a14>
   78af8:	mov	r1, #8
   78afc:	mov	r0, r4
   78b00:	bl	20a08 <fputs@plt+0xf918>
   78b04:	ldr	r3, [sl, #80]	; 0x50
   78b08:	mov	r2, #0
   78b0c:	str	r2, [sl, #20]
   78b10:	cmp	r3, #7
   78b14:	beq	79120 <fputs@plt+0x68030>
   78b18:	ldrb	ip, [sl, #89]	; 0x59
   78b1c:	ldr	lr, [sl, #32]
   78b20:	and	ip, ip, #3
   78b24:	cmp	ip, #1
   78b28:	beq	790d0 <fputs@plt+0x67fe0>
   78b2c:	mov	r1, lr
   78b30:	str	r2, [sp, #24]
   78b34:	str	r2, [sp, #28]
   78b38:	str	r2, [sp, #32]
   78b3c:	ldr	r3, [sl, #76]	; 0x4c
   78b40:	add	r2, r3, r3, lsl #2
   78b44:	lsl	r2, r2, #2
   78b48:	b	78b6c <fputs@plt+0x67a7c>
   78b4c:	cmp	ip, #2
   78b50:	bne	78f8c <fputs@plt+0x67e9c>
   78b54:	ldr	r7, [sl, #4]
   78b58:	ldrb	r7, [r7, r2]
   78b5c:	add	r2, r2, #20
   78b60:	cmp	r7, #161	; 0xa1
   78b64:	beq	78f8c <fputs@plt+0x67e9c>
   78b68:	mov	r3, r0
   78b6c:	cmp	r1, r3
   78b70:	add	r0, r3, #1
   78b74:	bgt	78b4c <fputs@plt+0x67a5c>
   78b78:	ldrd	r2, [sl, #128]	; 0x80
   78b7c:	mov	r1, #0
   78b80:	strd	r0, [sl, #76]	; 0x4c
   78b84:	cmp	r2, #1
   78b88:	sbcs	r3, r3, #0
   78b8c:	bge	792e8 <fputs@plt+0x681f8>
   78b90:	ldr	ip, [fp, #20]
   78b94:	cmp	ip, #0
   78b98:	ble	79304 <fputs@plt+0x68214>
   78b9c:	mov	r5, #0
   78ba0:	mov	r4, r5
   78ba4:	mov	r6, r5
   78ba8:	mov	r0, r5
   78bac:	ldr	lr, [fp, #16]
   78bb0:	lsl	r2, r4, #4
   78bb4:	add	r4, r4, #1
   78bb8:	add	r3, lr, r2
   78bbc:	ldr	r3, [r3, #4]
   78bc0:	cmp	r3, #0
   78bc4:	beq	78c28 <fputs@plt+0x67b38>
   78bc8:	ldr	r5, [r3]
   78bcc:	ldr	r1, [r3, #4]
   78bd0:	ldr	r3, [r1]
   78bd4:	ldr	r3, [r3, #216]	; 0xd8
   78bd8:	str	r5, [r1, #4]
   78bdc:	cmp	r3, #0
   78be0:	beq	78c28 <fputs@plt+0x67b38>
   78be4:	ldr	r7, [fp, #220]	; 0xdc
   78be8:	mov	r1, fp
   78bec:	ldr	r5, [r3, #12]
   78bf0:	str	r6, [r3, #12]
   78bf4:	cmp	r7, #0
   78bf8:	beq	78c28 <fputs@plt+0x67b38>
   78bfc:	subs	r3, r5, #0
   78c00:	movle	r5, #0
   78c04:	movgt	r5, #1
   78c08:	cmp	r0, #0
   78c0c:	movne	r5, #0
   78c10:	cmp	r5, #0
   78c14:	beq	78c28 <fputs@plt+0x67b38>
   78c18:	ldr	r2, [lr, r2]
   78c1c:	ldr	r0, [fp, #224]	; 0xe0
   78c20:	blx	r7
   78c24:	ldr	ip, [fp, #20]
   78c28:	cmp	r4, ip
   78c2c:	blt	78bac <fputs@plt+0x67abc>
   78c30:	movw	r3, #3082	; 0xc0a
   78c34:	cmp	r0, #0
   78c38:	str	r0, [sl, #80]	; 0x50
   78c3c:	sub	r3, r0, r3
   78c40:	mov	r5, r0
   78c44:	clz	r3, r3
   78c48:	movne	r4, #1
   78c4c:	lsr	r3, r3, #5
   78c50:	moveq	r4, #101	; 0x65
   78c54:	moveq	r3, #0
   78c58:	ldr	r0, [sl]
   78c5c:	str	r4, [fp, #52]	; 0x34
   78c60:	ldrb	r2, [r0, #69]	; 0x45
   78c64:	cmp	r2, #0
   78c68:	movne	r3, #1
   78c6c:	cmp	r3, #0
   78c70:	bne	78f34 <fputs@plt+0x67e44>
   78c74:	ldr	r0, [r0, #56]	; 0x38
   78c78:	and	r0, r0, r5
   78c7c:	ldrsb	r3, [sl, #89]	; 0x59
   78c80:	cmp	r0, #7
   78c84:	streq	r0, [sl, #80]	; 0x50
   78c88:	cmp	r3, #0
   78c8c:	blt	78f18 <fputs@plt+0x67e28>
   78c90:	ldr	r3, [fp, #56]	; 0x38
   78c94:	and	r4, r4, r3
   78c98:	cmp	r4, #17
   78c9c:	bne	797dc <fputs@plt+0x686ec>
   78ca0:	subs	r9, r9, #1
   78ca4:	beq	79700 <fputs@plt+0x68610>
   78ca8:	mov	r0, sl
   78cac:	ldr	r7, [sl, #76]	; 0x4c
   78cb0:	bl	29dc4 <fputs@plt+0x18cd4>
   78cb4:	ldr	r6, [sl]
   78cb8:	mov	ip, #0
   78cbc:	add	r2, sp, #68	; 0x44
   78cc0:	mov	r1, r0
   78cc4:	mov	r3, ip
   78cc8:	str	sl, [sp]
   78ccc:	stmib	sp, {r2, ip}
   78cd0:	mvn	r2, #0
   78cd4:	mov	r0, r6
   78cd8:	bl	8e0c8 <fputs@plt+0x7cfd8>
   78cdc:	subs	r4, r0, #0
   78ce0:	beq	78d30 <fputs@plt+0x67c40>
   78ce4:	cmp	r4, #7
   78ce8:	beq	79090 <fputs@plt+0x67fa0>
   78cec:	ldr	r6, [sp, #16]
   78cf0:	ldr	r0, [r6, #240]	; 0xf0
   78cf4:	bl	32e54 <fputs@plt+0x21d64>
   78cf8:	mov	r5, r0
   78cfc:	mov	r0, r6
   78d00:	ldr	r1, [sl, #44]	; 0x2c
   78d04:	bl	19bf4 <fputs@plt+0x8b04>
   78d08:	ldrb	r3, [r6, #69]	; 0x45
   78d0c:	cmp	r3, #0
   78d10:	beq	79724 <fputs@plt+0x68634>
   78d14:	mov	r2, #0
   78d18:	mov	r3, #7
   78d1c:	str	r2, [sl, #44]	; 0x2c
   78d20:	str	r3, [sl, #80]	; 0x50
   78d24:	ldr	r0, [sp, #16]
   78d28:	bl	210dc <fputs@plt+0xffec>
   78d2c:	b	78f70 <fputs@plt+0x67e80>
   78d30:	ldr	r5, [sp, #68]	; 0x44
   78d34:	add	r6, sp, #72	; 0x48
   78d38:	mov	r2, #208	; 0xd0
   78d3c:	mov	r0, r6
   78d40:	mov	r1, r5
   78d44:	bl	10f58 <memcpy@plt>
   78d48:	mov	r2, #208	; 0xd0
   78d4c:	mov	r1, sl
   78d50:	mov	r0, r5
   78d54:	bl	10f58 <memcpy@plt>
   78d58:	mov	r1, r6
   78d5c:	mov	r2, #208	; 0xd0
   78d60:	mov	r0, sl
   78d64:	bl	10f58 <memcpy@plt>
   78d68:	ldr	r1, [r5, #48]	; 0x30
   78d6c:	ldr	r0, [sl, #48]	; 0x30
   78d70:	ldr	ip, [r5, #52]	; 0x34
   78d74:	ldr	lr, [sl, #52]	; 0x34
   78d78:	ldr	r3, [r5, #168]	; 0xa8
   78d7c:	ldr	r2, [sl, #168]	; 0xa8
   78d80:	str	lr, [r5, #52]	; 0x34
   78d84:	str	ip, [sl, #52]	; 0x34
   78d88:	str	r0, [r5, #48]	; 0x30
   78d8c:	str	r1, [sl, #48]	; 0x30
   78d90:	str	r2, [r5, #168]	; 0xa8
   78d94:	str	r3, [sl, #168]	; 0xa8
   78d98:	ldrb	r3, [r5, #89]	; 0x59
   78d9c:	ldrb	r2, [sl, #89]	; 0x59
   78da0:	lsr	r3, r3, #7
   78da4:	bfi	r2, r3, #7, #1
   78da8:	strb	r2, [sl, #89]	; 0x59
   78dac:	ldrsh	r3, [r5, #68]	; 0x44
   78db0:	cmp	r3, #0
   78db4:	ble	78de8 <fputs@plt+0x67cf8>
   78db8:	mov	r6, r4
   78dbc:	ldr	r1, [r5, #60]	; 0x3c
   78dc0:	add	r4, r4, #1
   78dc4:	ldr	r0, [sl, #60]	; 0x3c
   78dc8:	add	r1, r1, r6
   78dcc:	add	r0, r0, r6
   78dd0:	add	r6, r6, #40	; 0x28
   78dd4:	bl	20fb4 <fputs@plt+0xfec4>
   78dd8:	ldrsh	r3, [r5, #68]	; 0x44
   78ddc:	cmp	r4, r3
   78de0:	blt	78dbc <fputs@plt+0x67ccc>
   78de4:	ldr	r5, [sp, #68]	; 0x44
   78de8:	mov	r3, #0
   78dec:	mov	r0, r5
   78df0:	str	r3, [r5, #80]	; 0x50
   78df4:	bl	5964c <fputs@plt+0x4855c>
   78df8:	mov	r0, sl
   78dfc:	bl	599e8 <fputs@plt+0x488f8>
   78e00:	cmp	r7, #0
   78e04:	blt	78aac <fputs@plt+0x679bc>
   78e08:	ldrb	r3, [sl, #87]	; 0x57
   78e0c:	orr	r3, r3, #2
   78e10:	strb	r3, [sl, #87]	; 0x57
   78e14:	b	78aac <fputs@plt+0x679bc>
   78e18:	ldr	r3, [fp, #164]	; 0xa4
   78e1c:	mov	r0, sl
   78e20:	add	r3, r3, #1
   78e24:	str	r3, [fp, #164]	; 0xa4
   78e28:	bl	6de7c <fputs@plt+0x5cd8c>
   78e2c:	ldr	r3, [fp, #164]	; 0xa4
   78e30:	cmp	r0, #100	; 0x64
   78e34:	mov	r4, r0
   78e38:	sub	r3, r3, #1
   78e3c:	str	r3, [fp, #164]	; 0xa4
   78e40:	beq	78e6c <fputs@plt+0x67d7c>
   78e44:	ldrd	r2, [sl, #128]	; 0x80
   78e48:	cmp	r2, #1
   78e4c:	sbcs	r3, r3, #0
   78e50:	blt	78e64 <fputs@plt+0x67d74>
   78e54:	add	r2, sl, #168	; 0xa8
   78e58:	add	r1, sl, #128	; 0x80
   78e5c:	mov	r0, fp
   78e60:	bl	1bd8c <fputs@plt+0xac9c>
   78e64:	cmp	r4, #101	; 0x65
   78e68:	beq	78b90 <fputs@plt+0x67aa0>
   78e6c:	ldr	r5, [sl, #80]	; 0x50
   78e70:	movw	r3, #3082	; 0xc0a
   78e74:	sub	r3, r5, r3
   78e78:	clz	r3, r3
   78e7c:	lsr	r3, r3, #5
   78e80:	b	78c58 <fputs@plt+0x67b68>
   78e84:	ldrb	r1, [sl, #87]	; 0x57
   78e88:	tst	r1, #1
   78e8c:	bne	790b0 <fputs@plt+0x67fc0>
   78e90:	cmp	r2, #0
   78e94:	beq	78adc <fputs@plt+0x679ec>
   78e98:	ldr	r3, [fp, #152]	; 0x98
   78e9c:	ldr	r2, [fp, #188]	; 0xbc
   78ea0:	cmp	r3, #0
   78ea4:	streq	r3, [fp, #248]	; 0xf8
   78ea8:	cmp	r2, #0
   78eac:	beq	78ed8 <fputs@plt+0x67de8>
   78eb0:	ldrb	r2, [fp, #149]	; 0x95
   78eb4:	cmp	r2, #0
   78eb8:	bne	78ed8 <fputs@plt+0x67de8>
   78ebc:	ldr	r2, [sl, #168]	; 0xa8
   78ec0:	cmp	r2, #0
   78ec4:	beq	78ed8 <fputs@plt+0x67de8>
   78ec8:	add	r1, sl, #128	; 0x80
   78ecc:	ldr	r0, [fp]
   78ed0:	bl	19730 <fputs@plt+0x8640>
   78ed4:	ldr	r3, [fp, #152]	; 0x98
   78ed8:	add	r2, r3, #1
   78edc:	ldrb	r3, [sl, #89]	; 0x59
   78ee0:	str	r2, [fp, #152]	; 0x98
   78ee4:	tst	r3, #32
   78ee8:	bne	78ef8 <fputs@plt+0x67e08>
   78eec:	ldr	r2, [fp, #160]	; 0xa0
   78ef0:	add	r2, r2, #1
   78ef4:	str	r2, [fp, #160]	; 0xa0
   78ef8:	tst	r3, #64	; 0x40
   78efc:	beq	78f0c <fputs@plt+0x67e1c>
   78f00:	ldr	r2, [fp, #156]	; 0x9c
   78f04:	add	r2, r2, #1
   78f08:	str	r2, [fp, #156]	; 0x9c
   78f0c:	mov	r2, #0
   78f10:	str	r2, [sl, #76]	; 0x4c
   78f14:	b	78ae0 <fputs@plt+0x679f0>
   78f18:	sub	r3, r4, #100	; 0x64
   78f1c:	cmp	r3, #1
   78f20:	bls	78c90 <fputs@plt+0x67ba0>
   78f24:	mov	r0, sl
   78f28:	bl	2cad0 <fputs@plt+0x1b9e0>
   78f2c:	mov	r4, r0
   78f30:	b	78c90 <fputs@plt+0x67ba0>
   78f34:	bl	210dc <fputs@plt+0xffec>
   78f38:	b	78c7c <fputs@plt+0x67b8c>
   78f3c:	mov	r2, #7
   78f40:	mov	r3, #0
   78f44:	mov	r4, r2
   78f48:	str	r2, [sl, #80]	; 0x50
   78f4c:	ldr	r2, [sp, #16]
   78f50:	ldrb	r2, [r2, #69]	; 0x45
   78f54:	cmp	r2, #0
   78f58:	movne	r3, #1
   78f5c:	cmp	r3, #0
   78f60:	bne	78d24 <fputs@plt+0x67c34>
   78f64:	ldr	r3, [sp, #16]
   78f68:	ldr	r0, [r3, #56]	; 0x38
   78f6c:	and	r0, r0, r4
   78f70:	add	sp, sp, #284	; 0x11c
   78f74:	ldrd	r4, [sp]
   78f78:	ldrd	r6, [sp, #8]
   78f7c:	ldrd	r8, [sp, #16]
   78f80:	ldrd	sl, [sp, #24]
   78f84:	add	sp, sp, #32
   78f88:	pop	{pc}		; (ldr pc, [sp], #4)
   78f8c:	ldr	r5, [r5, #248]	; 0xf8
   78f90:	str	r0, [sl, #76]	; 0x4c
   78f94:	cmp	r5, #0
   78f98:	bne	792bc <fputs@plt+0x681cc>
   78f9c:	cmp	lr, r3
   78fa0:	ble	79178 <fputs@plt+0x68088>
   78fa4:	ldr	r2, [sl, #4]
   78fa8:	add	r1, r3, r3, lsl #2
   78fac:	cmp	ip, #1
   78fb0:	add	r2, r2, r1, lsl #2
   78fb4:	str	r2, [sp, #20]
   78fb8:	beq	791bc <fputs@plt+0x680cc>
   78fbc:	ldr	r3, [sp, #20]
   78fc0:	mov	ip, #4
   78fc4:	ldr	r1, [r4, #144]	; 0x90
   78fc8:	ldmib	r3, {r2, r6}
   78fcc:	ldr	r0, [r3, #12]
   78fd0:	cmp	r1, #99	; 0x63
   78fd4:	strh	ip, [r4, #8]
   78fd8:	strh	ip, [r4, #48]	; 0x30
   78fdc:	asr	r3, r2, #31
   78fe0:	asr	r7, r6, #31
   78fe4:	strd	r2, [r4]
   78fe8:	asr	r3, r0, #31
   78fec:	mov	r2, r0
   78ff0:	add	r0, r4, #120	; 0x78
   78ff4:	strd	r6, [r4, #40]	; 0x28
   78ff8:	strh	ip, [r4, #88]	; 0x58
   78ffc:	str	r0, [sp, #24]
   79000:	strd	r2, [r4, #80]	; 0x50
   79004:	ble	79324 <fputs@plt+0x68234>
   79008:	ldr	r7, [r4, #140]	; 0x8c
   7900c:	str	r7, [r4, #136]	; 0x88
   79010:	movw	r3, #514	; 0x202
   79014:	mov	r2, #0
   79018:	strh	r3, [r4, #128]	; 0x80
   7901c:	ldr	r3, [sp, #20]
   79020:	ldrsb	r3, [r3, #1]
   79024:	str	r2, [sp, #72]	; 0x48
   79028:	str	r7, [sp, #76]	; 0x4c
   7902c:	str	r7, [sp, #80]	; 0x50
   79030:	str	r2, [sp, #84]	; 0x54
   79034:	add	r3, r3, #19
   79038:	str	r1, [sp, #88]	; 0x58
   7903c:	str	r2, [sp, #92]	; 0x5c
   79040:	strh	r2, [sp, #96]	; 0x60
   79044:	cmp	r3, #15
   79048:	addls	pc, pc, r3, lsl #2
   7904c:	b	796dc <fputs@plt+0x685ec>
   79050:	b	79350 <fputs@plt+0x68260>
   79054:	b	79410 <fputs@plt+0x68320>
   79058:	b	796dc <fputs@plt+0x685ec>
   7905c:	b	796dc <fputs@plt+0x685ec>
   79060:	b	7945c <fputs@plt+0x6836c>
   79064:	b	794e0 <fputs@plt+0x683f0>
   79068:	b	79500 <fputs@plt+0x68410>
   7906c:	b	79570 <fputs@plt+0x68480>
   79070:	b	796dc <fputs@plt+0x685ec>
   79074:	b	79594 <fputs@plt+0x684a4>
   79078:	b	796dc <fputs@plt+0x685ec>
   7907c:	b	795b8 <fputs@plt+0x684c8>
   79080:	b	796dc <fputs@plt+0x685ec>
   79084:	b	795f4 <fputs@plt+0x68504>
   79088:	b	79524 <fputs@plt+0x68434>
   7908c:	b	7954c <fputs@plt+0x6845c>
   79090:	ldr	r3, [r6, #68]	; 0x44
   79094:	bic	r3, r3, #-16777216	; 0xff000000
   79098:	bic	r3, r3, #255	; 0xff
   7909c:	cmp	r3, #0
   790a0:	bne	78cec <fputs@plt+0x67bfc>
   790a4:	mov	r0, r6
   790a8:	bl	1a178 <fputs@plt+0x9088>
   790ac:	b	78cec <fputs@plt+0x67bfc>
   790b0:	ldrsb	r2, [sl, #89]	; 0x59
   790b4:	mov	r1, #17
   790b8:	str	r1, [sl, #80]	; 0x50
   790bc:	cmp	r2, #0
   790c0:	blt	78f24 <fputs@plt+0x67e34>
   790c4:	ldr	r4, [fp, #56]	; 0x38
   790c8:	and	r4, r4, #1
   790cc:	b	78f4c <fputs@plt+0x67e5c>
   790d0:	ldr	r3, [sl, #8]
   790d4:	add	r2, r3, #360	; 0x168
   790d8:	str	r2, [sp, #32]
   790dc:	ldrh	r2, [r2, #8]
   790e0:	ands	r2, r2, #16
   790e4:	beq	792d8 <fputs@plt+0x681e8>
   790e8:	ldr	r2, [r3, #372]	; 0x174
   790ec:	ldr	r3, [r3, #376]	; 0x178
   790f0:	lsrs	r2, r2, #2
   790f4:	str	r3, [sp, #24]
   790f8:	str	r2, [sp, #28]
   790fc:	beq	79784 <fputs@plt+0x68694>
   79100:	add	r0, r3, r2, lsl #2
   79104:	mov	r1, lr
   79108:	ldr	r2, [r3], #4
   7910c:	ldr	r2, [r2, #4]
   79110:	cmp	r0, r3
   79114:	add	r1, r1, r2
   79118:	bne	79108 <fputs@plt+0x68018>
   7911c:	b	78b3c <fputs@plt+0x67a4c>
   79120:	ldr	r3, [r5, #68]	; 0x44
   79124:	bic	r3, r3, #-16777216	; 0xff000000
   79128:	bic	r3, r3, #255	; 0xff
   7912c:	cmp	r3, r2
   79130:	beq	79318 <fputs@plt+0x68228>
   79134:	ldrd	r2, [sl, #128]	; 0x80
   79138:	cmp	r2, #1
   7913c:	sbcs	r3, r3, #0
   79140:	bge	79160 <fputs@plt+0x68070>
   79144:	ldr	r5, [sl, #80]	; 0x50
   79148:	movw	r3, #3082	; 0xc0a
   7914c:	mov	r4, #1
   79150:	sub	r3, r5, r3
   79154:	clz	r3, r3
   79158:	lsr	r3, r3, #5
   7915c:	b	78c58 <fputs@plt+0x67b68>
   79160:	add	r2, sl, #168	; 0xa8
   79164:	add	r1, sl, #128	; 0x80
   79168:	mov	r0, fp
   7916c:	mov	r4, #1
   79170:	bl	1bd8c <fputs@plt+0xac9c>
   79174:	b	78e6c <fputs@plt+0x67d7c>
   79178:	ldr	r0, [sp, #24]
   7917c:	sub	r3, r3, lr
   79180:	ldr	r1, [r0]
   79184:	ldr	r2, [r1, #4]
   79188:	cmp	r3, r2
   7918c:	blt	791a4 <fputs@plt+0x680b4>
   79190:	ldr	r1, [r0, #4]!
   79194:	sub	r3, r3, r2
   79198:	ldr	r2, [r1, #4]
   7919c:	cmp	r2, r3
   791a0:	ble	79190 <fputs@plt+0x680a0>
   791a4:	ldr	r2, [r1]
   791a8:	add	r1, r3, r3, lsl #2
   791ac:	cmp	ip, #1
   791b0:	add	r2, r2, r1, lsl #2
   791b4:	str	r2, [sp, #20]
   791b8:	bne	78fbc <fputs@plt+0x67ecc>
   791bc:	mov	r2, r3
   791c0:	asr	r3, r3, #31
   791c4:	mov	r1, #4
   791c8:	ldr	r0, [pc, #1580]	; 797fc <fputs@plt+0x6870c>
   791cc:	strd	r2, [r6, #40]	; 0x28
   791d0:	movw	r3, #2562	; 0xa02
   791d4:	strh	r1, [r6, #48]	; 0x30
   791d8:	strh	r3, [r6, #88]	; 0x58
   791dc:	ldr	r3, [sp, #20]
   791e0:	add	r0, pc, r0
   791e4:	ldrb	r2, [r3]
   791e8:	add	r3, r0, r2, lsl #2
   791ec:	ldr	r0, [r3, #664]	; 0x298
   791f0:	cmp	r0, #0
   791f4:	str	r0, [r6, #96]	; 0x60
   791f8:	beq	79204 <fputs@plt+0x68114>
   791fc:	bl	10f34 <strlen@plt>
   79200:	bic	r0, r0, #-1073741824	; 0xc0000000
   79204:	mov	r3, #1
   79208:	add	r4, r6, #120	; 0x78
   7920c:	strb	r3, [r6, #90]	; 0x5a
   79210:	ldr	r3, [sp, #20]
   79214:	str	r0, [r6, #92]	; 0x5c
   79218:	ldrsb	r3, [r3, #1]
   7921c:	cmn	r3, #18
   79220:	bne	78fbc <fputs@plt+0x67ecc>
   79224:	ldr	ip, [sp, #28]
   79228:	cmp	ip, #0
   7922c:	beq	79268 <fputs@plt+0x68178>
   79230:	ldr	r1, [sp, #20]
   79234:	ldr	r2, [sp, #24]
   79238:	ldr	r0, [r1, #16]
   7923c:	ldr	r3, [r2]
   79240:	cmp	r0, r3
   79244:	beq	78fbc <fputs@plt+0x67ecc>
   79248:	mov	r3, #0
   7924c:	b	7925c <fputs@plt+0x6816c>
   79250:	ldr	r1, [r2, #4]!
   79254:	cmp	r1, r0
   79258:	beq	78fbc <fputs@plt+0x67ecc>
   7925c:	add	r3, r3, #1
   79260:	cmp	ip, r3
   79264:	bne	79250 <fputs@plt+0x68160>
   79268:	ldr	r3, [sp, #28]
   7926c:	ldr	r7, [sp, #32]
   79270:	add	r6, r3, #1
   79274:	adds	r2, r3, #0
   79278:	lsl	r6, r6, #2
   7927c:	movne	r2, #1
   79280:	mov	r0, r7
   79284:	mov	r1, r6
   79288:	bl	2c11c <fputs@plt+0x1b02c>
   7928c:	cmp	r0, #0
   79290:	bne	78fbc <fputs@plt+0x67ecc>
   79294:	ldr	r1, [sp, #20]
   79298:	ldrh	r3, [r7, #8]
   7929c:	ldr	r2, [r7, #16]
   792a0:	ldr	r1, [r1, #16]
   792a4:	orr	r3, r3, #16
   792a8:	add	r2, r2, r6
   792ac:	str	r1, [r2, #-4]
   792b0:	strh	r3, [r7, #8]
   792b4:	str	r6, [r7, #12]
   792b8:	b	78fbc <fputs@plt+0x67ecc>
   792bc:	ldr	r1, [pc, #1340]	; 79800 <fputs@plt+0x68710>
   792c0:	mov	r3, #9
   792c4:	mov	r0, sl
   792c8:	str	r3, [sl, #80]	; 0x50
   792cc:	add	r1, pc, r1
   792d0:	bl	44bb8 <fputs@plt+0x33ac8>
   792d4:	b	79134 <fputs@plt+0x68044>
   792d8:	mov	r1, lr
   792dc:	str	r2, [sp, #24]
   792e0:	str	r2, [sp, #28]
   792e4:	b	78b3c <fputs@plt+0x67a4c>
   792e8:	add	r2, sl, #168	; 0xa8
   792ec:	add	r1, sl, #128	; 0x80
   792f0:	mov	r0, fp
   792f4:	bl	1bd8c <fputs@plt+0xac9c>
   792f8:	ldr	ip, [fp, #20]
   792fc:	cmp	ip, #0
   79300:	bgt	78b9c <fputs@plt+0x67aac>
   79304:	mov	r3, #0
   79308:	mov	r4, #101	; 0x65
   7930c:	mov	r5, r3
   79310:	str	r3, [sl, #80]	; 0x50
   79314:	b	78c58 <fputs@plt+0x67b68>
   79318:	mov	r0, r5
   7931c:	bl	1a178 <fputs@plt+0x9088>
   79320:	b	79134 <fputs@plt+0x68044>
   79324:	mov	r1, #100	; 0x64
   79328:	bl	2c2bc <fputs@plt+0x1b1cc>
   7932c:	cmp	r0, #0
   79330:	bne	79134 <fputs@plt+0x68044>
   79334:	ldr	r7, [r4, #136]	; 0x88
   79338:	ldr	r1, [r4, #144]	; 0x90
   7933c:	b	79010 <fputs@plt+0x67f20>
   79340:	movw	r0, #7630	; 0x1dce
   79344:	movt	r0, #1
   79348:	bl	3642c <fputs@plt+0x2533c>
   7934c:	b	78f70 <fputs@plt+0x67e80>
   79350:	mov	r3, #0
   79354:	add	r6, sp, #72	; 0x48
   79358:	strb	r3, [r7]
   7935c:	mov	r0, r6
   79360:	bl	240c4 <fputs@plt+0x12fd4>
   79364:	ldr	r3, [r4, #136]	; 0x88
   79368:	cmp	r3, r7
   7936c:	beq	79440 <fputs@plt+0x68350>
   79370:	mov	r2, #0
   79374:	mov	r1, r7
   79378:	ldr	r0, [sp, #24]
   7937c:	mov	r3, #1
   79380:	str	r2, [sp]
   79384:	mvn	r2, #0
   79388:	bl	2c78c <fputs@plt+0x1b69c>
   7938c:	ldrb	r3, [sl, #89]	; 0x59
   79390:	and	r2, r3, #3
   79394:	cmp	r2, #1
   79398:	bne	793e4 <fputs@plt+0x682f4>
   7939c:	ldr	r3, [r4, #184]	; 0xb8
   793a0:	cmp	r3, #3
   793a4:	ble	79708 <fputs@plt+0x68618>
   793a8:	ldr	r1, [r4, #180]	; 0xb4
   793ac:	str	r1, [r4, #176]	; 0xb0
   793b0:	mov	r3, #2
   793b4:	movw	r0, #514	; 0x202
   793b8:	ldr	r2, [sp, #36]	; 0x24
   793bc:	strh	r0, [r4, #168]	; 0xa8
   793c0:	mov	r0, #3
   793c4:	str	r3, [r4, #172]	; 0xac
   793c8:	ldr	r3, [sp, #20]
   793cc:	ldrb	r3, [r3, #3]
   793d0:	bl	32ae4 <fputs@plt+0x219f4>
   793d4:	mov	r2, #1
   793d8:	strb	r2, [r4, #170]	; 0xaa
   793dc:	ldrb	r3, [sl, #89]	; 0x59
   793e0:	strh	r2, [r4, #208]	; 0xd0
   793e4:	ldr	r1, [sl, #8]
   793e8:	and	r2, r3, #3
   793ec:	mov	r3, #0
   793f0:	rsb	r2, r2, #3
   793f4:	mov	r4, #100	; 0x64
   793f8:	lsl	r2, r2, #2
   793fc:	str	r3, [sl, #80]	; 0x50
   79400:	add	r1, r1, #40	; 0x28
   79404:	str	r1, [sl, #20]
   79408:	strh	r2, [sl, #84]	; 0x54
   7940c:	b	78c58 <fputs@plt+0x67b68>
   79410:	ldr	r1, [pc, #1004]	; 79804 <fputs@plt+0x68714>
   79414:	add	r6, sp, #72	; 0x48
   79418:	mov	r0, r6
   7941c:	add	r1, pc, r1
   79420:	bl	46688 <fputs@plt+0x35598>
   79424:	mov	r0, r6
   79428:	bl	240c4 <fputs@plt+0x12fd4>
   7942c:	ldr	r3, [r4, #136]	; 0x88
   79430:	cmp	r3, r7
   79434:	bne	79370 <fputs@plt+0x68280>
   79438:	cmp	r7, #0
   7943c:	beq	7944c <fputs@plt+0x6835c>
   79440:	mov	r0, r7
   79444:	bl	10f34 <strlen@plt>
   79448:	bic	r7, r0, #-1073741824	; 0xc0000000
   7944c:	mov	r3, #1
   79450:	strb	r3, [r4, #130]	; 0x82
   79454:	str	r7, [r4, #132]	; 0x84
   79458:	b	7938c <fputs@plt+0x6829c>
   7945c:	ldr	r3, [sp, #20]
   79460:	ldr	r3, [r3, #16]
   79464:	ldr	r2, [r3]
   79468:	cmp	r2, #1
   7946c:	ble	797c4 <fputs@plt+0x686d4>
   79470:	ldr	r1, [pc, #912]	; 79808 <fputs@plt+0x68718>
   79474:	add	r2, r3, r2, lsl #2
   79478:	add	r3, r3, #4
   7947c:	add	r6, sp, #72	; 0x48
   79480:	str	fp, [sp, #28]
   79484:	str	r4, [sp, #32]
   79488:	mov	r4, r2
   7948c:	str	r5, [sp, #48]	; 0x30
   79490:	mov	r5, r3
   79494:	add	r1, pc, r1
   79498:	mov	fp, r1
   7949c:	ldr	r2, [r5], #4
   794a0:	mov	r1, fp
   794a4:	mov	r0, r6
   794a8:	bl	46688 <fputs@plt+0x35598>
   794ac:	cmp	r4, r5
   794b0:	bne	7949c <fputs@plt+0x683ac>
   794b4:	ldr	fp, [sp, #28]
   794b8:	ldr	r4, [sp, #32]
   794bc:	ldr	r5, [sp, #48]	; 0x30
   794c0:	mov	r3, #91	; 0x5b
   794c4:	mov	r2, #1
   794c8:	ldr	r1, [pc, #828]	; 7980c <fputs@plt+0x6871c>
   794cc:	mov	r0, r6
   794d0:	strb	r3, [r7]
   794d4:	add	r1, pc, r1
   794d8:	bl	310f8 <fputs@plt+0x20008>
   794dc:	b	7935c <fputs@plt+0x6826c>
   794e0:	ldr	r1, [pc, #808]	; 79810 <fputs@plt+0x68720>
   794e4:	add	r6, sp, #72	; 0x48
   794e8:	mov	r0, r6
   794ec:	ldr	r3, [sp, #20]
   794f0:	add	r1, pc, r1
   794f4:	ldr	r2, [r3, #16]
   794f8:	bl	46688 <fputs@plt+0x35598>
   794fc:	b	79424 <fputs@plt+0x68334>
   79500:	ldr	r3, [sp, #20]
   79504:	add	r6, sp, #72	; 0x48
   79508:	mov	r0, r6
   7950c:	ldr	r1, [pc, #768]	; 79814 <fputs@plt+0x68724>
   79510:	ldr	r3, [r3, #16]
   79514:	add	r1, pc, r1
   79518:	ldrd	r2, [r3]
   7951c:	bl	46688 <fputs@plt+0x35598>
   79520:	b	79424 <fputs@plt+0x68334>
   79524:	ldr	r3, [sp, #20]
   79528:	add	r6, sp, #72	; 0x48
   7952c:	mov	r0, r6
   79530:	ldr	r1, [pc, #736]	; 79818 <fputs@plt+0x68728>
   79534:	ldr	r2, [r3, #16]
   79538:	add	r1, pc, r1
   7953c:	ldrsb	r3, [r2]
   79540:	ldr	r2, [r2, #20]
   79544:	bl	46688 <fputs@plt+0x35598>
   79548:	b	79424 <fputs@plt+0x68334>
   7954c:	ldr	r3, [sp, #20]
   79550:	add	r6, sp, #72	; 0x48
   79554:	mov	r0, r6
   79558:	ldr	r1, [pc, #700]	; 7981c <fputs@plt+0x6872c>
   7955c:	ldr	r3, [r3, #16]
   79560:	add	r1, pc, r1
   79564:	ldr	r2, [r3]
   79568:	bl	46688 <fputs@plt+0x35598>
   7956c:	b	79424 <fputs@plt+0x68334>
   79570:	ldr	r3, [sp, #20]
   79574:	add	r6, sp, #72	; 0x48
   79578:	mov	r0, r6
   7957c:	ldr	r1, [pc, #668]	; 79820 <fputs@plt+0x68730>
   79580:	ldr	r3, [r3, #16]
   79584:	add	r1, pc, r1
   79588:	ldrd	r2, [r3]
   7958c:	bl	46688 <fputs@plt+0x35598>
   79590:	b	79424 <fputs@plt+0x68334>
   79594:	ldr	r3, [sp, #20]
   79598:	add	r6, sp, #72	; 0x48
   7959c:	mov	r0, r6
   795a0:	ldr	r1, [pc, #636]	; 79824 <fputs@plt+0x68734>
   795a4:	ldr	r3, [r3, #16]
   795a8:	add	r1, pc, r1
   795ac:	ldr	r2, [r3, #8]
   795b0:	bl	46688 <fputs@plt+0x35598>
   795b4:	b	79424 <fputs@plt+0x68334>
   795b8:	ldr	r3, [sp, #20]
   795bc:	ldr	r2, [r3, #16]
   795c0:	ldrh	r3, [r2, #8]
   795c4:	tst	r3, #2
   795c8:	bne	79778 <fputs@plt+0x68688>
   795cc:	tst	r3, #4
   795d0:	bne	7978c <fputs@plt+0x6869c>
   795d4:	tst	r3, #8
   795d8:	bne	797a8 <fputs@plt+0x686b8>
   795dc:	tst	r3, #1
   795e0:	bne	797cc <fputs@plt+0x686dc>
   795e4:	ldr	r7, [pc, #572]	; 79828 <fputs@plt+0x68738>
   795e8:	add	r6, sp, #72	; 0x48
   795ec:	add	r7, pc, r7
   795f0:	b	7935c <fputs@plt+0x6826c>
   795f4:	ldr	r3, [sp, #20]
   795f8:	add	r6, sp, #72	; 0x48
   795fc:	mov	r0, r6
   79600:	ldr	r1, [pc, #548]	; 7982c <fputs@plt+0x6873c>
   79604:	ldr	r3, [r3, #16]
   79608:	add	r1, pc, r1
   7960c:	ldrh	r2, [r3, #6]
   79610:	str	r3, [sp, #28]
   79614:	bl	46688 <fputs@plt+0x35598>
   79618:	ldr	r3, [sp, #28]
   7961c:	ldrh	r3, [r3, #6]
   79620:	cmp	r3, #0
   79624:	beq	79760 <fputs@plt+0x68670>
   79628:	ldr	r2, [pc, #512]	; 79830 <fputs@plt+0x68740>
   7962c:	mov	r0, #0
   79630:	str	r4, [sp, #32]
   79634:	mov	r4, r0
   79638:	ldr	r3, [sp, #28]
   7963c:	str	fp, [sp, #28]
   79640:	str	r5, [sp, #48]	; 0x30
   79644:	add	r2, pc, r2
   79648:	str	r7, [sp, #52]	; 0x34
   7964c:	mov	fp, r2
   79650:	str	r9, [sp, #56]	; 0x38
   79654:	add	r1, r3, #16
   79658:	mov	r5, r3
   7965c:	str	r8, [sp, #60]	; 0x3c
   79660:	mov	r7, r1
   79664:	ldr	r9, [sp, #44]	; 0x2c
   79668:	b	796c4 <fputs@plt+0x685d4>
   7966c:	ldr	r8, [r3]
   79670:	mov	r0, r8
   79674:	bl	110cc <strcmp@plt>
   79678:	cmp	r0, #0
   7967c:	moveq	r8, fp
   79680:	ldr	r1, [r5, #16]
   79684:	ldr	r2, [pc, #424]	; 79834 <fputs@plt+0x68744>
   79688:	ldrb	r1, [r1, r4]
   7968c:	add	r2, pc, r2
   79690:	cmp	r1, #0
   79694:	bne	796a0 <fputs@plt+0x685b0>
   79698:	ldr	r2, [pc, #408]	; 79838 <fputs@plt+0x68748>
   7969c:	add	r2, pc, r2
   796a0:	ldr	r1, [pc, #404]	; 7983c <fputs@plt+0x6874c>
   796a4:	mov	r3, r8
   796a8:	mov	r0, r6
   796ac:	add	r4, r4, #1
   796b0:	add	r1, pc, r1
   796b4:	bl	46688 <fputs@plt+0x35598>
   796b8:	ldrh	r3, [r5, #6]
   796bc:	cmp	r4, r3
   796c0:	bge	7974c <fputs@plt+0x6865c>
   796c4:	ldr	r3, [r7, #4]!
   796c8:	mov	r1, r9
   796cc:	cmp	r3, #0
   796d0:	bne	7966c <fputs@plt+0x6857c>
   796d4:	ldr	r8, [sp, #40]	; 0x28
   796d8:	b	79680 <fputs@plt+0x68590>
   796dc:	ldr	r3, [sp, #20]
   796e0:	ldr	r3, [r3, #16]
   796e4:	cmp	r3, #0
   796e8:	addeq	r6, sp, #72	; 0x48
   796ec:	strbeq	r3, [r7]
   796f0:	beq	7935c <fputs@plt+0x6826c>
   796f4:	mov	r7, r3
   796f8:	add	r6, sp, #72	; 0x48
   796fc:	b	79424 <fputs@plt+0x68334>
   79700:	mov	r3, r9
   79704:	b	78f4c <fputs@plt+0x67e5c>
   79708:	mov	r1, #4
   7970c:	add	r0, r4, #160	; 0xa0
   79710:	bl	2c2bc <fputs@plt+0x1b1cc>
   79714:	cmp	r0, #0
   79718:	bne	79134 <fputs@plt+0x68044>
   7971c:	ldr	r1, [r4, #176]	; 0xb0
   79720:	b	793b0 <fputs@plt+0x682c0>
   79724:	mov	r1, r5
   79728:	ldr	r0, [sp, #16]
   7972c:	bl	24d24 <fputs@plt+0x13c34>
   79730:	movw	r3, #3082	; 0xc0a
   79734:	str	r0, [sl, #44]	; 0x2c
   79738:	sub	r3, r4, r3
   7973c:	str	r4, [sl, #80]	; 0x50
   79740:	clz	r3, r3
   79744:	lsr	r3, r3, #5
   79748:	b	78f4c <fputs@plt+0x67e5c>
   7974c:	add	r5, sp, #48	; 0x30
   79750:	ldr	fp, [sp, #28]
   79754:	ldm	r5, {r5, r7, r9}
   79758:	ldr	r4, [sp, #32]
   7975c:	ldr	r8, [sp, #60]	; 0x3c
   79760:	mov	r2, #1
   79764:	mov	r0, r6
   79768:	ldr	r1, [pc, #208]	; 79840 <fputs@plt+0x68750>
   7976c:	add	r1, pc, r1
   79770:	bl	310f8 <fputs@plt+0x20008>
   79774:	b	79424 <fputs@plt+0x68334>
   79778:	add	r6, sp, #72	; 0x48
   7977c:	ldr	r7, [r2, #16]
   79780:	b	79424 <fputs@plt+0x68334>
   79784:	mov	r1, lr
   79788:	b	78b3c <fputs@plt+0x67a4c>
   7978c:	ldr	r1, [pc, #176]	; 79844 <fputs@plt+0x68754>
   79790:	add	r6, sp, #72	; 0x48
   79794:	mov	r0, r6
   79798:	ldrd	r2, [r2]
   7979c:	add	r1, pc, r1
   797a0:	bl	46688 <fputs@plt+0x35598>
   797a4:	b	79424 <fputs@plt+0x68334>
   797a8:	ldr	r1, [pc, #152]	; 79848 <fputs@plt+0x68758>
   797ac:	add	r6, sp, #72	; 0x48
   797b0:	mov	r0, r6
   797b4:	ldrd	r2, [r2]
   797b8:	add	r1, pc, r1
   797bc:	bl	46688 <fputs@plt+0x35598>
   797c0:	b	79424 <fputs@plt+0x68334>
   797c4:	add	r6, sp, #72	; 0x48
   797c8:	b	794c0 <fputs@plt+0x683d0>
   797cc:	ldr	r7, [pc, #120]	; 7984c <fputs@plt+0x6875c>
   797d0:	add	r6, sp, #72	; 0x48
   797d4:	add	r7, pc, r7
   797d8:	b	7935c <fputs@plt+0x6826c>
   797dc:	movw	r3, #3082	; 0xc0a
   797e0:	sub	r3, r4, r3
   797e4:	clz	r3, r3
   797e8:	lsr	r3, r3, #5
   797ec:	b	78f4c <fputs@plt+0x67e5c>
   797f0:	andeq	r2, r2, r4, lsl r2
   797f4:	andeq	fp, r1, r8, ror #21
   797f8:			; <UNDEFINED> instruction: 0x000218b4
   797fc:	andeq	r5, r3, r8, asr r4
   79800:	andeq	r1, r2, r0, lsl #19
   79804:	andeq	r1, r2, ip, ror #16
   79808:	strdeq	r1, [r2], -r0
   7980c:	andeq	r1, r2, ip, lsr #15
   79810:	muleq	r2, r4, r8
   79814:	andeq	pc, r1, r0, ror #12
   79818:	andeq	r1, r2, r8, lsr r7
   7981c:	andeq	r1, r2, r8, lsl #14
   79820:	strdeq	pc, [r1], -r0
   79824:	ldrdeq	r1, [r2], -r0
   79828:	andeq	r1, r2, r8, asr r6
   7982c:	andeq	r1, r2, r0, asr r6
   79830:	strdeq	r1, [r2], -ip
   79834:	andeq	r0, r2, r8, ror r3
   79838:	andeq	sl, r1, r0, ror #29
   7983c:			; <UNDEFINED> instruction: 0x000215b0
   79840:	ldrdeq	sl, [r1], -r4
   79844:	ldrdeq	pc, [r1], -r8
   79848:			; <UNDEFINED> instruction: 0x0001f4bc
   7984c:	andeq	r1, r2, r8, lsr sl
   79850:	strd	r4, [sp, #-32]!	; 0xffffffe0
   79854:	mov	r4, r0
   79858:	strd	r6, [sp, #8]
   7985c:	ldr	r6, [r0, #20]
   79860:	strd	r8, [sp, #16]
   79864:	mov	r9, r3
   79868:	mov	r8, r2
   7986c:	str	sl, [sp, #24]
   79870:	str	lr, [sp, #28]
   79874:	ldr	r7, [sp, #32]
   79878:	mov	r0, r6
   7987c:	ldr	r3, [r6, #60]	; 0x3c
   79880:	strd	r8, [r3]
   79884:	bl	78a40 <fputs@plt+0x67950>
   79888:	cmp	r0, #100	; 0x64
   7988c:	beq	798f8 <fputs@plt+0x68808>
   79890:	ldr	r6, [r4, #20]
   79894:	mov	r5, r0
   79898:	cmp	r6, #0
   7989c:	beq	798d8 <fputs@plt+0x687e8>
   798a0:	mov	r0, r6
   798a4:	bl	596ac <fputs@plt+0x485bc>
   798a8:	mov	r3, #0
   798ac:	subs	r5, r0, #0
   798b0:	str	r3, [r4, #20]
   798b4:	bne	79958 <fputs@plt+0x68868>
   798b8:	ldr	r1, [pc, #316]	; 799fc <fputs@plt+0x6890c>
   798bc:	mov	r2, r8
   798c0:	mov	r3, r9
   798c4:	mov	r5, #1
   798c8:	ldr	r0, [r4, #24]
   798cc:	add	r1, pc, r1
   798d0:	bl	44c0c <fputs@plt+0x33b1c>
   798d4:	mov	r6, r0
   798d8:	mov	r0, r5
   798dc:	ldrd	r4, [sp]
   798e0:	ldrd	r8, [sp, #16]
   798e4:	ldr	sl, [sp, #24]
   798e8:	str	r6, [r7]
   798ec:	ldrd	r6, [sp, #8]
   798f0:	add	sp, sp, #28
   798f4:	pop	{pc}		; (ldr pc, [sp], #4)
   798f8:	ldr	r3, [r6, #56]	; 0x38
   798fc:	ldr	r2, [r4, #12]
   79900:	ldr	r1, [r3]
   79904:	add	r3, r2, #20
   79908:	ldr	r3, [r1, r3, lsl #2]
   7990c:	cmp	r3, #11
   79910:	bhi	79980 <fputs@plt+0x68890>
   79914:	cmp	r3, #0
   79918:	ldr	r0, [r4, #24]
   7991c:	beq	799e4 <fputs@plt+0x688f4>
   79920:	cmp	r3, #7
   79924:	beq	799f0 <fputs@plt+0x68900>
   79928:	ldr	r2, [pc, #208]	; 79a00 <fputs@plt+0x68910>
   7992c:	add	r2, pc, r2
   79930:	ldr	r1, [pc, #204]	; 79a04 <fputs@plt+0x68914>
   79934:	mov	r5, #1
   79938:	add	r1, pc, r1
   7993c:	bl	44c0c <fputs@plt+0x33b1c>
   79940:	mov	r6, r0
   79944:	ldr	r0, [r4, #20]
   79948:	bl	596ac <fputs@plt+0x485bc>
   7994c:	mov	r3, #0
   79950:	str	r3, [r4, #20]
   79954:	b	798d8 <fputs@plt+0x687e8>
   79958:	ldr	r4, [r4, #24]
   7995c:	mov	r0, r4
   79960:	bl	5b038 <fputs@plt+0x49f48>
   79964:	ldr	r1, [pc, #156]	; 79a08 <fputs@plt+0x68918>
   79968:	mov	r2, r0
   7996c:	mov	r0, r4
   79970:	add	r1, pc, r1
   79974:	bl	44c0c <fputs@plt+0x33b1c>
   79978:	mov	r6, r0
   7997c:	b	798d8 <fputs@plt+0x687e8>
   79980:	ldrsh	r0, [r1, #12]
   79984:	cmp	r3, #127	; 0x7f
   79988:	subhi	r3, r3, #12
   7998c:	lsrhi	r3, r3, #1
   79990:	add	r2, r2, r0
   79994:	add	r2, r2, #20
   79998:	ldr	r2, [r1, r2, lsl #2]
   7999c:	str	r2, [r4, #8]
   799a0:	bhi	799b4 <fputs@plt+0x688c4>
   799a4:	ldr	r2, [pc, #96]	; 79a0c <fputs@plt+0x6891c>
   799a8:	add	r2, pc, r2
   799ac:	add	r3, r2, r3
   799b0:	ldrb	r3, [r3, #2836]	; 0xb14
   799b4:	str	r3, [r4, #4]
   799b8:	mov	r0, #1
   799bc:	mov	r6, #0
   799c0:	ldr	r3, [r1, #16]
   799c4:	mov	r5, r6
   799c8:	ldr	r1, [r3]
   799cc:	str	r3, [r4, #16]
   799d0:	ldrb	r2, [r3, #64]	; 0x40
   799d4:	orr	r2, r2, #16
   799d8:	strb	r2, [r3, #64]	; 0x40
   799dc:	strb	r0, [r1, #11]
   799e0:	b	798d8 <fputs@plt+0x687e8>
   799e4:	ldr	r2, [pc, #36]	; 79a10 <fputs@plt+0x68920>
   799e8:	add	r2, pc, r2
   799ec:	b	79930 <fputs@plt+0x68840>
   799f0:	ldr	r2, [pc, #28]	; 79a14 <fputs@plt+0x68924>
   799f4:	add	r2, pc, r2
   799f8:	b	79930 <fputs@plt+0x68840>
   799fc:	andeq	r1, r2, ip, ror #7
   79a00:	andeq	pc, r1, r0, lsl r2	; <UNPREDICTABLE>
   79a04:	andeq	r1, r2, r0, ror #6
   79a08:	strdeq	pc, [r1], -ip
   79a0c:	andeq	ip, r1, r0, asr #2
   79a10:	andeq	pc, r1, ip, asr #2
   79a14:	andeq	pc, r1, r0, asr r1	; <UNPREDICTABLE>
   79a18:	subs	r1, r0, #0
   79a1c:	strd	r4, [sp, #-12]!
   79a20:	str	lr, [sp, #8]
   79a24:	sub	sp, sp, #20
   79a28:	beq	79ae4 <fputs@plt+0x689f4>
   79a2c:	ldr	ip, [r1, #20]
   79a30:	ldr	r5, [r1, #24]
   79a34:	cmp	ip, #0
   79a38:	beq	79abc <fputs@plt+0x689cc>
   79a3c:	add	r1, sp, #12
   79a40:	str	r1, [sp]
   79a44:	bl	79850 <fputs@plt+0x68760>
   79a48:	subs	r4, r0, #0
   79a4c:	beq	79a80 <fputs@plt+0x68990>
   79a50:	ldr	r3, [sp, #12]
   79a54:	cmp	r3, #0
   79a58:	moveq	r2, r3
   79a5c:	beq	79a68 <fputs@plt+0x68978>
   79a60:	ldr	r2, [pc, #140]	; 79af4 <fputs@plt+0x68a04>
   79a64:	add	r2, pc, r2
   79a68:	mov	r1, r4
   79a6c:	mov	r0, r5
   79a70:	bl	3a4a8 <fputs@plt+0x293b8>
   79a74:	mov	r0, r5
   79a78:	ldr	r1, [sp, #12]
   79a7c:	bl	19bf4 <fputs@plt+0x8b04>
   79a80:	ldrb	r2, [r5, #69]	; 0x45
   79a84:	movw	r3, #3082	; 0xc0a
   79a88:	sub	r3, r4, r3
   79a8c:	clz	r3, r3
   79a90:	lsr	r3, r3, #5
   79a94:	cmp	r2, #0
   79a98:	movne	r3, #1
   79a9c:	cmp	r3, #0
   79aa0:	beq	79acc <fputs@plt+0x689dc>
   79aa4:	mov	r0, r5
   79aa8:	bl	210dc <fputs@plt+0xffec>
   79aac:	add	sp, sp, #20
   79ab0:	ldrd	r4, [sp]
   79ab4:	add	sp, sp, #8
   79ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   79abc:	ldrb	r3, [r5, #69]	; 0x45
   79ac0:	cmp	r3, #0
   79ac4:	moveq	r4, #4
   79ac8:	bne	79aa4 <fputs@plt+0x689b4>
   79acc:	ldr	r0, [r5, #56]	; 0x38
   79ad0:	and	r0, r0, r4
   79ad4:	add	sp, sp, #20
   79ad8:	ldrd	r4, [sp]
   79adc:	add	sp, sp, #8
   79ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   79ae4:	movw	r0, #16273	; 0x3f91
   79ae8:	movt	r0, #1
   79aec:	bl	3642c <fputs@plt+0x2533c>
   79af0:	b	79ad4 <fputs@plt+0x689e4>
   79af4:	andeq	pc, r1, r8, lsl #6
   79af8:	mov	ip, #0
   79afc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   79b00:	strd	r6, [sp, #8]
   79b04:	mov	r6, r1
   79b08:	mov	r7, r2
   79b0c:	strd	r8, [sp, #16]
   79b10:	strd	sl, [sp, #24]
   79b14:	mov	sl, r0
   79b18:	str	lr, [sp, #32]
   79b1c:	sub	sp, sp, #36	; 0x24
   79b20:	str	r3, [sp, #8]
   79b24:	str	ip, [sp, #28]
   79b28:	bl	39a54 <fputs@plt+0x28964>
   79b2c:	cmp	r0, #0
   79b30:	beq	79f0c <fputs@plt+0x68e1c>
   79b34:	cmp	r6, #0
   79b38:	beq	79f00 <fputs@plt+0x68e10>
   79b3c:	ldr	r3, [sl, #240]	; 0xf0
   79b40:	mov	r1, #0
   79b44:	str	r1, [sl, #52]	; 0x34
   79b48:	cmp	r3, r1
   79b4c:	beq	79b58 <fputs@plt+0x68a68>
   79b50:	mov	r0, sl
   79b54:	bl	2105c <fputs@plt+0xff6c>
   79b58:	ldr	r3, [pc, #1052]	; 79f7c <fputs@plt+0x68e8c>
   79b5c:	mov	r5, r6
   79b60:	add	r3, pc, r3
   79b64:	str	r3, [sp, #20]
   79b68:	ldrb	r4, [r5]
   79b6c:	cmp	r4, #0
   79b70:	beq	79f20 <fputs@plt+0x68e30>
   79b74:	add	r6, sp, #28
   79b78:	add	r8, sp, #24
   79b7c:	mov	r4, #0
   79b80:	mov	r1, r5
   79b84:	mov	r3, r6
   79b88:	mvn	r2, #0
   79b8c:	str	r8, [sp]
   79b90:	mov	r0, sl
   79b94:	str	r4, [sp, #28]
   79b98:	bl	8e42c <fputs@plt+0x7d33c>
   79b9c:	cmp	r0, #0
   79ba0:	bne	79c38 <fputs@plt+0x68b48>
   79ba4:	ldr	r9, [sp, #28]
   79ba8:	cmp	r9, #0
   79bac:	bne	79c64 <fputs@plt+0x68b74>
   79bb0:	ldr	r1, [sp, #24]
   79bb4:	ldrb	r2, [r1]
   79bb8:	cmp	r2, #0
   79bbc:	bne	79b84 <fputs@plt+0x68a94>
   79bc0:	mov	r5, r0
   79bc4:	mov	r4, r9
   79bc8:	mov	r1, r9
   79bcc:	mov	r0, sl
   79bd0:	bl	19bf4 <fputs@plt+0x8b04>
   79bd4:	ldrb	r3, [sl, #69]	; 0x45
   79bd8:	cmp	r3, #0
   79bdc:	movne	r4, #1
   79be0:	cmp	r4, #0
   79be4:	bne	79e98 <fputs@plt+0x68da8>
   79be8:	ldr	r3, [sl, #56]	; 0x38
   79bec:	and	r5, r5, r3
   79bf0:	ldr	r3, [sp, #72]	; 0x48
   79bf4:	adds	r3, r3, #0
   79bf8:	movne	r3, #1
   79bfc:	cmp	r5, #0
   79c00:	moveq	r3, #0
   79c04:	cmp	r3, #0
   79c08:	bne	79ea8 <fputs@plt+0x68db8>
   79c0c:	ldr	r2, [sp, #72]	; 0x48
   79c10:	cmp	r2, #0
   79c14:	strne	r3, [r2]
   79c18:	mov	r0, r5
   79c1c:	add	sp, sp, #36	; 0x24
   79c20:	ldrd	r4, [sp]
   79c24:	ldrd	r6, [sp, #8]
   79c28:	ldrd	r8, [sp, #16]
   79c2c:	ldrd	sl, [sp, #24]
   79c30:	add	sp, sp, #32
   79c34:	pop	{pc}		; (ldr pc, [sp], #4)
   79c38:	mov	r5, r0
   79c3c:	movw	r4, #3082	; 0xc0a
   79c40:	mov	r9, #0
   79c44:	sub	r4, r5, r4
   79c48:	clz	r4, r4
   79c4c:	lsr	r4, r4, #5
   79c50:	ldr	r0, [sp, #28]
   79c54:	cmp	r0, #0
   79c58:	beq	79bc8 <fputs@plt+0x68ad8>
   79c5c:	bl	5964c <fputs@plt+0x4855c>
   79c60:	b	79bc8 <fputs@plt+0x68ad8>
   79c64:	mov	r3, r0
   79c68:	mov	r0, r9
   79c6c:	mov	r5, r3
   79c70:	bl	2a214 <fputs@plt+0x19124>
   79c74:	lsl	r3, r0, #3
   79c78:	mov	r6, r0
   79c7c:	mov	r8, r5
   79c80:	lsl	r2, r0, #2
   79c84:	mov	r9, r5
   79c88:	add	r3, r3, #1
   79c8c:	strd	r2, [sp, #12]
   79c90:	ldr	r0, [sp, #28]
   79c94:	bl	78a40 <fputs@plt+0x67950>
   79c98:	cmp	r7, #0
   79c9c:	mov	r4, r0
   79ca0:	beq	79d34 <fputs@plt+0x68c44>
   79ca4:	cmp	r0, #100	; 0x64
   79ca8:	beq	79d40 <fputs@plt+0x68c50>
   79cac:	eor	r5, r5, #1
   79cb0:	cmp	r0, #101	; 0x65
   79cb4:	movne	r5, #0
   79cb8:	andeq	r5, r5, #1
   79cbc:	cmp	r5, #0
   79cc0:	bne	79dc8 <fputs@plt+0x68cd8>
   79cc4:	ldr	r0, [sp, #28]
   79cc8:	bl	5964c <fputs@plt+0x4855c>
   79ccc:	mov	r2, #0
   79cd0:	ldr	r1, [sp, #20]
   79cd4:	mov	r3, r0
   79cd8:	ldr	r5, [sp, #24]
   79cdc:	str	r2, [sp, #28]
   79ce0:	ldrb	r2, [r5]
   79ce4:	add	r2, r1, r2
   79ce8:	ldrb	r2, [r2, #64]	; 0x40
   79cec:	tst	r2, #1
   79cf0:	beq	79d10 <fputs@plt+0x68c20>
   79cf4:	ldr	r1, [pc, #644]	; 79f80 <fputs@plt+0x68e90>
   79cf8:	add	r1, pc, r1
   79cfc:	ldrb	r2, [r5, #1]!
   79d00:	add	r2, r1, r2
   79d04:	ldrb	r2, [r2, #64]	; 0x40
   79d08:	tst	r2, #1
   79d0c:	bne	79cfc <fputs@plt+0x68c0c>
   79d10:	mov	r1, r9
   79d14:	mov	r0, sl
   79d18:	str	r3, [sp, #12]
   79d1c:	bl	19bf4 <fputs@plt+0x8b04>
   79d20:	ldr	r3, [sp, #12]
   79d24:	cmp	r3, #0
   79d28:	beq	79b68 <fputs@plt+0x68a78>
   79d2c:	mov	r5, r3
   79d30:	b	79c3c <fputs@plt+0x68b4c>
   79d34:	cmp	r0, #100	; 0x64
   79d38:	beq	79c90 <fputs@plt+0x68ba0>
   79d3c:	b	79cc4 <fputs@plt+0x68bd4>
   79d40:	cmp	r5, #0
   79d44:	beq	79dd4 <fputs@plt+0x68ce4>
   79d48:	ldr	r3, [sp, #12]
   79d4c:	cmp	r6, #0
   79d50:	add	r8, r9, r3
   79d54:	ble	79e74 <fputs@plt+0x68d84>
   79d58:	mov	r5, #0
   79d5c:	b	79d6c <fputs@plt+0x68c7c>
   79d60:	add	r5, r5, #1
   79d64:	cmp	r6, r5
   79d68:	ble	79e74 <fputs@plt+0x68d84>
   79d6c:	mov	r1, r5
   79d70:	ldr	r0, [sp, #28]
   79d74:	bl	33290 <fputs@plt+0x221a0>
   79d78:	cmp	r0, #0
   79d7c:	mov	r4, r0
   79d80:	str	r0, [r8, r5, lsl #2]
   79d84:	bne	79d60 <fputs@plt+0x68c70>
   79d88:	mov	r1, r5
   79d8c:	ldr	r0, [sp, #28]
   79d90:	bl	2a3d4 <fputs@plt+0x192e4>
   79d94:	cmp	r0, #5
   79d98:	beq	79d60 <fputs@plt+0x68c70>
   79d9c:	ldr	r3, [sl, #68]	; 0x44
   79da0:	bic	r3, r3, #-16777216	; 0xff000000
   79da4:	bic	r3, r3, #255	; 0xff
   79da8:	cmp	r3, #0
   79dac:	movne	r5, #100	; 0x64
   79db0:	bne	79c50 <fputs@plt+0x68b60>
   79db4:	mov	r0, sl
   79db8:	mov	r4, r3
   79dbc:	mov	r5, #100	; 0x64
   79dc0:	bl	1a178 <fputs@plt+0x9088>
   79dc4:	b	79c50 <fputs@plt+0x68b60>
   79dc8:	ldr	r3, [sl, #24]
   79dcc:	tst	r3, #256	; 0x100
   79dd0:	beq	79cc4 <fputs@plt+0x68bd4>
   79dd4:	mov	r3, #0
   79dd8:	mov	r0, sl
   79ddc:	ldr	r2, [sp, #16]
   79de0:	bl	2416c <fputs@plt+0x1307c>
   79de4:	subs	r9, r0, #0
   79de8:	beq	79f58 <fputs@plt+0x68e68>
   79dec:	cmp	r6, #0
   79df0:	ble	79e64 <fputs@plt+0x68d74>
   79df4:	sub	fp, r9, #4
   79df8:	mov	r5, #0
   79dfc:	mov	r1, r5
   79e00:	add	r5, r5, #1
   79e04:	ldr	r0, [sp, #28]
   79e08:	bl	2a40c <fputs@plt+0x1931c>
   79e0c:	cmp	r6, r5
   79e10:	str	r0, [fp, #4]!
   79e14:	bne	79dfc <fputs@plt+0x68d0c>
   79e18:	cmp	r4, #100	; 0x64
   79e1c:	beq	79f70 <fputs@plt+0x68e80>
   79e20:	mov	r2, r8
   79e24:	mov	r1, r6
   79e28:	ldr	r0, [sp, #8]
   79e2c:	mov	r3, r9
   79e30:	blx	r7
   79e34:	cmp	r0, #0
   79e38:	beq	79cc4 <fputs@plt+0x68bd4>
   79e3c:	mov	r5, #4
   79e40:	mov	r4, #0
   79e44:	ldr	r0, [sp, #28]
   79e48:	bl	5964c <fputs@plt+0x4855c>
   79e4c:	mov	r1, r5
   79e50:	mov	r0, sl
   79e54:	str	r5, [sl, #52]	; 0x34
   79e58:	str	r4, [sp, #28]
   79e5c:	bl	2105c <fputs@plt+0xff6c>
   79e60:	b	79c50 <fputs@plt+0x68b60>
   79e64:	cmp	r4, #100	; 0x64
   79e68:	bne	79e20 <fputs@plt+0x68d30>
   79e6c:	ldr	r3, [sp, #12]
   79e70:	add	r8, r9, r3
   79e74:	mov	r3, r9
   79e78:	mov	r2, r8
   79e7c:	ldr	r0, [sp, #8]
   79e80:	mov	r1, r6
   79e84:	blx	r7
   79e88:	cmp	r0, #0
   79e8c:	bne	79e3c <fputs@plt+0x68d4c>
   79e90:	mov	r5, #1
   79e94:	b	79c90 <fputs@plt+0x68ba0>
   79e98:	mov	r0, sl
   79e9c:	bl	210dc <fputs@plt+0xffec>
   79ea0:	mov	r5, r0
   79ea4:	b	79bf0 <fputs@plt+0x68b00>
   79ea8:	mov	r0, sl
   79eac:	bl	5b038 <fputs@plt+0x49f48>
   79eb0:	cmp	r0, #0
   79eb4:	beq	79f48 <fputs@plt+0x68e58>
   79eb8:	bl	10f34 <strlen@plt>
   79ebc:	bic	r0, r0, #-1073741824	; 0xc0000000
   79ec0:	add	r4, r0, #1
   79ec4:	asr	r1, r4, #31
   79ec8:	mov	r0, r4
   79ecc:	bl	21a40 <fputs@plt+0x10950>
   79ed0:	ldr	r3, [sp, #72]	; 0x48
   79ed4:	cmp	r0, #0
   79ed8:	mov	r6, r0
   79edc:	str	r0, [r3]
   79ee0:	beq	79f2c <fputs@plt+0x68e3c>
   79ee4:	mov	r0, sl
   79ee8:	bl	5b038 <fputs@plt+0x49f48>
   79eec:	mov	r1, r0
   79ef0:	mov	r2, r4
   79ef4:	mov	r0, r6
   79ef8:	bl	10f58 <memcpy@plt>
   79efc:	b	79c18 <fputs@plt+0x68b28>
   79f00:	ldr	r6, [pc, #124]	; 79f84 <fputs@plt+0x68e94>
   79f04:	add	r6, pc, r6
   79f08:	b	79b3c <fputs@plt+0x68a4c>
   79f0c:	movw	r0, #40190	; 0x9cfe
   79f10:	movt	r0, #1
   79f14:	bl	3642c <fputs@plt+0x2533c>
   79f18:	mov	r5, r0
   79f1c:	b	79c18 <fputs@plt+0x68b28>
   79f20:	mov	r9, r4
   79f24:	mov	r5, r4
   79f28:	b	79c50 <fputs@plt+0x68b60>
   79f2c:	mov	r3, #7
   79f30:	mov	r0, sl
   79f34:	mov	r1, r3
   79f38:	mov	r5, r3
   79f3c:	str	r3, [sl, #52]	; 0x34
   79f40:	bl	2105c <fputs@plt+0xff6c>
   79f44:	b	79c18 <fputs@plt+0x68b28>
   79f48:	mov	r4, #1
   79f4c:	mov	r0, #1
   79f50:	mov	r1, #0
   79f54:	b	79ecc <fputs@plt+0x68ddc>
   79f58:	movw	r3, #3082	; 0xc0a
   79f5c:	mov	r5, r4
   79f60:	sub	r4, r4, r3
   79f64:	clz	r4, r4
   79f68:	lsr	r4, r4, #5
   79f6c:	b	79c50 <fputs@plt+0x68b60>
   79f70:	ldr	r3, [sp, #12]
   79f74:	add	r8, r9, r3
   79f78:	b	79d58 <fputs@plt+0x68c68>
   79f7c:	andeq	fp, r1, r8, lsl #31
   79f80:	strdeq	fp, [r1], -r0
   79f84:	andeq	sl, r1, r8, ror r6
   79f88:	ldr	r3, [r0, #16]
   79f8c:	strd	r4, [sp, #-16]!
   79f90:	mov	r5, r0
   79f94:	str	r6, [sp, #8]
   79f98:	lsl	r6, r1, #4
   79f9c:	str	lr, [sp, #12]
   79fa0:	sub	sp, sp, #16
   79fa4:	add	r3, r3, r6
   79fa8:	ldr	r2, [r3, #12]
   79fac:	ldr	r4, [r2, #32]
   79fb0:	cmp	r4, #0
   79fb4:	beq	79fd4 <fputs@plt+0x68ee4>
   79fb8:	ldr	r0, [r4, #8]
   79fbc:	bl	185e8 <fputs@plt+0x74f8>
   79fc0:	ldr	r4, [r4]
   79fc4:	cmp	r4, #0
   79fc8:	bne	79fb8 <fputs@plt+0x68ec8>
   79fcc:	ldr	r3, [r5, #16]
   79fd0:	add	r3, r3, r6
   79fd4:	ldr	r1, [pc, #184]	; 7a094 <fputs@plt+0x68fa4>
   79fd8:	mov	r0, r5
   79fdc:	ldr	r3, [r3]
   79fe0:	str	r5, [sp, #8]
   79fe4:	add	r1, pc, r1
   79fe8:	mov	r2, r3
   79fec:	str	r3, [sp, #12]
   79ff0:	bl	16264 <fputs@plt+0x5174>
   79ff4:	cmp	r0, #0
   79ff8:	moveq	r4, #1
   79ffc:	beq	7a054 <fputs@plt+0x68f64>
   7a000:	ldr	r1, [pc, #144]	; 7a098 <fputs@plt+0x68fa8>
   7a004:	mov	r0, r5
   7a008:	ldr	r2, [sp, #12]
   7a00c:	add	r1, pc, r1
   7a010:	bl	44c0c <fputs@plt+0x33b1c>
   7a014:	subs	r6, r0, #0
   7a018:	beq	7a06c <fputs@plt+0x68f7c>
   7a01c:	ldr	r2, [pc, #120]	; 7a09c <fputs@plt+0x68fac>
   7a020:	mov	ip, #0
   7a024:	add	r3, sp, #8
   7a028:	mov	r1, r6
   7a02c:	mov	r0, r5
   7a030:	str	ip, [sp]
   7a034:	add	r2, pc, r2
   7a038:	bl	79af8 <fputs@plt+0x68a08>
   7a03c:	mov	r4, r0
   7a040:	mov	r1, r6
   7a044:	mov	r0, r5
   7a048:	bl	19bf4 <fputs@plt+0x8b04>
   7a04c:	cmp	r4, #7
   7a050:	beq	7a06c <fputs@plt+0x68f7c>
   7a054:	mov	r0, r4
   7a058:	add	sp, sp, #16
   7a05c:	ldrd	r4, [sp]
   7a060:	ldr	r6, [sp, #8]
   7a064:	add	sp, sp, #12
   7a068:	pop	{pc}		; (ldr pc, [sp], #4)
   7a06c:	ldr	r3, [r5, #68]	; 0x44
   7a070:	bic	r3, r3, #-16777216	; 0xff000000
   7a074:	bic	r3, r3, #255	; 0xff
   7a078:	cmp	r3, #0
   7a07c:	movne	r4, #7
   7a080:	bne	7a054 <fputs@plt+0x68f64>
   7a084:	mov	r0, r5
   7a088:	mov	r4, #7
   7a08c:	bl	1a178 <fputs@plt+0x9088>
   7a090:	b	7a054 <fputs@plt+0x68f64>
   7a094:	andeq	r0, r2, r4, lsl #26
   7a098:	andeq	r0, r2, r0, asr #25
   7a09c:			; <UNDEFINED> instruction: 0xfffb08d4
   7a0a0:	cmp	r1, #1
   7a0a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7a0a8:	mov	r5, r1
   7a0ac:	mov	r4, r0
   7a0b0:	strd	r6, [sp, #8]
   7a0b4:	strd	r8, [sp, #16]
   7a0b8:	mov	r8, r2
   7a0bc:	strd	sl, [sp, #24]
   7a0c0:	str	lr, [sp, #32]
   7a0c4:	sub	sp, sp, #76	; 0x4c
   7a0c8:	beq	7a318 <fputs@plt+0x69228>
   7a0cc:	ldr	sl, [pc, #1076]	; 7a508 <fputs@plt+0x69418>
   7a0d0:	add	sl, pc, sl
   7a0d4:	ldr	r6, [pc, #1072]	; 7a50c <fputs@plt+0x6941c>
   7a0d8:	mov	ip, #0
   7a0dc:	add	r9, sp, #36	; 0x24
   7a0e0:	mov	r3, ip
   7a0e4:	mov	r0, r9
   7a0e8:	str	sl, [sp, #20]
   7a0ec:	ldr	lr, [pc, #1052]	; 7a510 <fputs@plt+0x69420>
   7a0f0:	add	r2, sp, #20
   7a0f4:	mov	r1, #3
   7a0f8:	str	ip, [sp, #32]
   7a0fc:	str	r4, [sp, #36]	; 0x24
   7a100:	add	r6, pc, r6
   7a104:	add	lr, pc, lr
   7a108:	str	r6, [sp, #24]
   7a10c:	str	r8, [sp, #40]	; 0x28
   7a110:	str	lr, [sp, #28]
   7a114:	str	r5, [sp, #44]	; 0x2c
   7a118:	str	ip, [sp, #48]	; 0x30
   7a11c:	bl	8e218 <fputs@plt+0x7d128>
   7a120:	ldr	r6, [sp, #48]	; 0x30
   7a124:	cmp	r6, #0
   7a128:	bne	7a2c0 <fputs@plt+0x691d0>
   7a12c:	ldr	r3, [r4, #16]
   7a130:	lsl	fp, r5, #4
   7a134:	add	r7, r3, fp
   7a138:	ldr	r0, [r7, #4]
   7a13c:	cmp	r0, #0
   7a140:	beq	7a470 <fputs@plt+0x69380>
   7a144:	ldm	r0, {r3, lr}
   7a148:	str	r3, [lr, #4]
   7a14c:	ldrb	r3, [r0, #8]
   7a150:	cmp	r3, #0
   7a154:	strne	r6, [sp, #12]
   7a158:	beq	7a37c <fputs@plt+0x6928c>
   7a15c:	ldr	r3, [lr, #12]
   7a160:	add	r1, sp, #52	; 0x34
   7a164:	ldr	ip, [r3, #56]	; 0x38
   7a168:	add	r2, ip, #40	; 0x28
   7a16c:	add	ip, ip, #60	; 0x3c
   7a170:	ldr	r3, [r0]
   7a174:	str	r3, [lr, #4]
   7a178:	ldr	r3, [r2], #4
   7a17c:	rev	r3, r3
   7a180:	cmp	ip, r2
   7a184:	str	r3, [r1], #4
   7a188:	bne	7a170 <fputs@plt+0x69080>
   7a18c:	ldr	r3, [r7, #12]
   7a190:	ldr	r1, [sp, #68]	; 0x44
   7a194:	ldr	r2, [sp, #52]	; 0x34
   7a198:	cmp	r1, #0
   7a19c:	str	r2, [r3]
   7a1a0:	beq	7a324 <fputs@plt+0x69234>
   7a1a4:	cmp	r5, #0
   7a1a8:	bne	7a404 <fputs@plt+0x69314>
   7a1ac:	ands	r2, r1, #3
   7a1b0:	moveq	r2, #1
   7a1b4:	strb	r2, [r4, #66]	; 0x42
   7a1b8:	ldr	r3, [r7, #12]
   7a1bc:	strb	r2, [r3, #77]	; 0x4d
   7a1c0:	ldr	r2, [r3, #80]	; 0x50
   7a1c4:	cmp	r2, #0
   7a1c8:	beq	7a350 <fputs@plt+0x69260>
   7a1cc:	ldr	r0, [sp, #56]	; 0x38
   7a1d0:	uxtb	r1, r0
   7a1d4:	cmp	r1, #0
   7a1d8:	strb	r1, [r3, #76]	; 0x4c
   7a1dc:	moveq	r1, #1
   7a1e0:	strbeq	r1, [r3, #76]	; 0x4c
   7a1e4:	beq	7a1f0 <fputs@plt+0x69100>
   7a1e8:	cmp	r1, #4
   7a1ec:	bhi	7a448 <fputs@plt+0x69358>
   7a1f0:	cmp	r0, #3
   7a1f4:	movle	r2, #0
   7a1f8:	movgt	r2, #1
   7a1fc:	cmp	r5, #0
   7a200:	movne	r2, #0
   7a204:	cmp	r2, #0
   7a208:	bne	7a48c <fputs@plt+0x6939c>
   7a20c:	ldr	r1, [pc, #768]	; 7a514 <fputs@plt+0x69424>
   7a210:	mov	r3, sl
   7a214:	mov	r0, r4
   7a218:	ldr	r2, [r4, #16]
   7a21c:	add	r1, pc, r1
   7a220:	ldr	r2, [r2, r5, lsl #4]
   7a224:	bl	44c0c <fputs@plt+0x33b1c>
   7a228:	ldr	r2, [pc, #744]	; 7a518 <fputs@plt+0x69428>
   7a22c:	mov	ip, #0
   7a230:	mov	r3, r9
   7a234:	mov	r1, r0
   7a238:	mov	r8, r0
   7a23c:	ldr	sl, [r4, #296]	; 0x128
   7a240:	mov	r0, r4
   7a244:	str	ip, [sp]
   7a248:	str	ip, [r4, #296]	; 0x128
   7a24c:	add	r2, pc, r2
   7a250:	bl	79af8 <fputs@plt+0x68a08>
   7a254:	subs	r9, r0, #0
   7a258:	str	sl, [r4, #296]	; 0x128
   7a25c:	bne	7a3a0 <fputs@plt+0x692b0>
   7a260:	ldr	r9, [sp, #48]	; 0x30
   7a264:	mov	r1, r8
   7a268:	mov	r0, r4
   7a26c:	bl	19bf4 <fputs@plt+0x8b04>
   7a270:	cmp	r9, #0
   7a274:	bne	7a3ac <fputs@plt+0x692bc>
   7a278:	mov	r1, r5
   7a27c:	mov	r0, r4
   7a280:	bl	79f88 <fputs@plt+0x68e98>
   7a284:	ldrb	r3, [r4, #69]	; 0x45
   7a288:	cmp	r3, #0
   7a28c:	bne	7a3b8 <fputs@plt+0x692c8>
   7a290:	ldr	r3, [r4, #16]
   7a294:	add	fp, r3, fp
   7a298:	ldr	r2, [fp, #12]
   7a29c:	ldrh	r3, [r2, #78]	; 0x4e
   7a2a0:	orr	r3, r3, #1
   7a2a4:	strh	r3, [r2, #78]	; 0x4e
   7a2a8:	ldr	r3, [sp, #12]
   7a2ac:	cmp	r3, #0
   7a2b0:	beq	7a2f8 <fputs@plt+0x69208>
   7a2b4:	ldr	r0, [r7, #4]
   7a2b8:	bl	562ec <fputs@plt+0x451fc>
   7a2bc:	b	7a2f8 <fputs@plt+0x69208>
   7a2c0:	movw	r5, #3082	; 0xc0a
   7a2c4:	cmp	r6, #7
   7a2c8:	cmpne	r6, r5
   7a2cc:	moveq	r5, #1
   7a2d0:	movne	r5, #0
   7a2d4:	cmp	r5, #0
   7a2d8:	beq	7a2f8 <fputs@plt+0x69208>
   7a2dc:	ldr	r3, [r4, #68]	; 0x44
   7a2e0:	bic	r3, r3, #-16777216	; 0xff000000
   7a2e4:	bic	r3, r3, #255	; 0xff
   7a2e8:	cmp	r3, #0
   7a2ec:	bne	7a2f8 <fputs@plt+0x69208>
   7a2f0:	mov	r0, r4
   7a2f4:	bl	1a178 <fputs@plt+0x9088>
   7a2f8:	mov	r0, r6
   7a2fc:	add	sp, sp, #76	; 0x4c
   7a300:	ldrd	r4, [sp]
   7a304:	ldrd	r6, [sp, #8]
   7a308:	ldrd	r8, [sp, #16]
   7a30c:	ldrd	sl, [sp, #24]
   7a310:	add	sp, sp, #32
   7a314:	pop	{pc}		; (ldr pc, [sp], #4)
   7a318:	ldr	sl, [pc, #508]	; 7a51c <fputs@plt+0x6942c>
   7a31c:	add	sl, pc, sl
   7a320:	b	7a0d4 <fputs@plt+0x68fe4>
   7a324:	ldr	r2, [r4, #16]
   7a328:	add	r2, r2, fp
   7a32c:	ldr	r1, [r2, #12]
   7a330:	ldrh	r2, [r1, #78]	; 0x4e
   7a334:	orr	r2, r2, #4
   7a338:	strh	r2, [r1, #78]	; 0x4e
   7a33c:	ldrb	r2, [r4, #66]	; 0x42
   7a340:	strb	r2, [r3, #77]	; 0x4d
   7a344:	ldr	r2, [r3, #80]	; 0x50
   7a348:	cmp	r2, #0
   7a34c:	bne	7a1cc <fputs@plt+0x690dc>
   7a350:	ldr	r1, [sp, #60]	; 0x3c
   7a354:	cmp	r1, #0
   7a358:	bge	7a438 <fputs@plt+0x69348>
   7a35c:	cmp	r1, #-2147483648	; 0x80000000
   7a360:	beq	7a500 <fputs@plt+0x69410>
   7a364:	rsb	r1, r1, #0
   7a368:	ldr	r0, [r7, #4]
   7a36c:	str	r1, [r3, #80]	; 0x50
   7a370:	bl	15b6c <fputs@plt+0x4a7c>
   7a374:	ldr	r3, [r7, #12]
   7a378:	b	7a1cc <fputs@plt+0x690dc>
   7a37c:	mov	r1, r6
   7a380:	bl	4eb74 <fputs@plt+0x3da84>
   7a384:	subs	r3, r0, #0
   7a388:	bne	7a49c <fputs@plt+0x693ac>
   7a38c:	ldr	r0, [r7, #4]
   7a390:	mov	r3, #1
   7a394:	str	r3, [sp, #12]
   7a398:	ldr	lr, [r0, #4]
   7a39c:	b	7a15c <fputs@plt+0x6906c>
   7a3a0:	mov	r1, r8
   7a3a4:	mov	r0, r4
   7a3a8:	bl	19bf4 <fputs@plt+0x8b04>
   7a3ac:	ldrb	r3, [r4, #69]	; 0x45
   7a3b0:	cmp	r3, #0
   7a3b4:	beq	7a3c4 <fputs@plt+0x692d4>
   7a3b8:	mov	r0, r4
   7a3bc:	mov	r9, #7
   7a3c0:	bl	22cac <fputs@plt+0x11bbc>
   7a3c4:	ldr	r3, [r4, #24]
   7a3c8:	tst	r3, #65536	; 0x10000
   7a3cc:	bne	7a290 <fputs@plt+0x691a0>
   7a3d0:	ldr	r3, [sp, #12]
   7a3d4:	movw	r5, #3082	; 0xc0a
   7a3d8:	cmp	r9, r5
   7a3dc:	cmpne	r9, #7
   7a3e0:	moveq	r5, #1
   7a3e4:	movne	r5, #0
   7a3e8:	cmp	r3, #0
   7a3ec:	moveq	r6, r9
   7a3f0:	beq	7a2d4 <fputs@plt+0x691e4>
   7a3f4:	ldr	r0, [r7, #4]
   7a3f8:	mov	r6, r9
   7a3fc:	bl	562ec <fputs@plt+0x451fc>
   7a400:	b	7a2d4 <fputs@plt+0x691e4>
   7a404:	ldrb	r2, [r4, #66]	; 0x42
   7a408:	cmp	r1, r2
   7a40c:	beq	7a340 <fputs@plt+0x69250>
   7a410:	mov	r0, r4
   7a414:	ldr	r1, [r8]
   7a418:	mov	r6, #1
   7a41c:	bl	19bf4 <fputs@plt+0x8b04>
   7a420:	ldr	r1, [pc, #248]	; 7a520 <fputs@plt+0x69430>
   7a424:	mov	r0, r4
   7a428:	add	r1, pc, r1
   7a42c:	bl	24d24 <fputs@plt+0x13c34>
   7a430:	str	r0, [r8]
   7a434:	b	7a2a8 <fputs@plt+0x691b8>
   7a438:	bne	7a368 <fputs@plt+0x69278>
   7a43c:	movw	r1, #63536	; 0xf830
   7a440:	movt	r1, #65535	; 0xffff
   7a444:	b	7a368 <fputs@plt+0x69278>
   7a448:	mov	r0, r4
   7a44c:	ldr	r1, [r8]
   7a450:	mov	r6, #1
   7a454:	bl	19bf4 <fputs@plt+0x8b04>
   7a458:	ldr	r1, [pc, #196]	; 7a524 <fputs@plt+0x69434>
   7a45c:	mov	r0, r4
   7a460:	add	r1, pc, r1
   7a464:	bl	24d24 <fputs@plt+0x13c34>
   7a468:	str	r0, [r8]
   7a46c:	b	7a2a8 <fputs@plt+0x691b8>
   7a470:	cmp	r5, #1
   7a474:	bne	7a2f8 <fputs@plt+0x69208>
   7a478:	ldr	r2, [r3, #28]
   7a47c:	ldrh	r3, [r2, #78]	; 0x4e
   7a480:	orr	r3, r3, #1
   7a484:	strh	r3, [r2, #78]	; 0x4e
   7a488:	b	7a2f8 <fputs@plt+0x69208>
   7a48c:	ldr	r3, [r4, #24]
   7a490:	bic	r3, r3, #32768	; 0x8000
   7a494:	str	r3, [r4, #24]
   7a498:	b	7a20c <fputs@plt+0x6911c>
   7a49c:	cmp	r3, #516	; 0x204
   7a4a0:	beq	7a4f4 <fputs@plt+0x69404>
   7a4a4:	str	r3, [sp, #12]
   7a4a8:	bl	1e31c <fputs@plt+0xd22c>
   7a4ac:	ldr	r3, [sp, #12]
   7a4b0:	mov	r5, r0
   7a4b4:	mov	r0, r4
   7a4b8:	mov	r6, r3
   7a4bc:	str	r3, [sp, #12]
   7a4c0:	ldr	r1, [r8]
   7a4c4:	bl	19bf4 <fputs@plt+0x8b04>
   7a4c8:	mov	r1, r5
   7a4cc:	mov	r0, r4
   7a4d0:	bl	24d24 <fputs@plt+0x13c34>
   7a4d4:	ldr	r3, [sp, #12]
   7a4d8:	movw	r5, #3082	; 0xc0a
   7a4dc:	str	r0, [r8]
   7a4e0:	cmp	r3, #7
   7a4e4:	cmpne	r3, r5
   7a4e8:	moveq	r5, #1
   7a4ec:	movne	r5, #0
   7a4f0:	b	7a2d4 <fputs@plt+0x691e4>
   7a4f4:	ldr	r5, [pc, #44]	; 7a528 <fputs@plt+0x69438>
   7a4f8:	add	r5, pc, r5
   7a4fc:	b	7a4b4 <fputs@plt+0x693c4>
   7a500:	mvn	r1, #-2147483648	; 0x80000000
   7a504:	b	7a368 <fputs@plt+0x69278>
   7a508:	andeq	r0, r2, r8, lsr #8
   7a50c:	andeq	r9, r1, r0, lsr #25
   7a510:	strdeq	r0, [r2], -r4
   7a514:	andeq	r0, r2, r4, lsl #23
   7a518:	andeq	r3, r1, r4, asr #31
   7a51c:	andeq	r0, r2, r8, asr #3
   7a520:	andeq	r0, r2, ip, lsl r9
   7a524:	andeq	r0, r2, r8, lsr #18
   7a528:	andeq	lr, r1, ip, lsl #12
   7a52c:	ldr	r2, [r0, #16]
   7a530:	mov	r3, #1
   7a534:	strd	r4, [sp, #-32]!	; 0xffffffe0
   7a538:	mov	r4, #0
   7a53c:	strd	r6, [sp, #8]
   7a540:	mov	r6, r0
   7a544:	mov	r7, r1
   7a548:	strd	r8, [sp, #16]
   7a54c:	str	sl, [sp, #24]
   7a550:	str	lr, [sp, #28]
   7a554:	strb	r3, [r0, #149]	; 0x95
   7a558:	ldr	r3, [r2, #12]
   7a55c:	ldr	r8, [r0, #24]
   7a560:	ldrb	r3, [r3, #77]	; 0x4d
   7a564:	and	r8, r8, #2
   7a568:	strb	r3, [r0, #66]	; 0x42
   7a56c:	ldr	r1, [r6, #20]
   7a570:	cmp	r1, r4
   7a574:	add	r3, r2, r4, lsl #4
   7a578:	ble	7a5c8 <fputs@plt+0x694d8>
   7a57c:	ldr	r3, [r3, #12]
   7a580:	ldrh	r3, [r3, #78]	; 0x4e
   7a584:	ands	r5, r3, #1
   7a588:	addne	r4, r4, #1
   7a58c:	bne	7a570 <fputs@plt+0x69480>
   7a590:	cmp	r4, #1
   7a594:	beq	7a5fc <fputs@plt+0x6950c>
   7a598:	mov	r2, r7
   7a59c:	mov	r1, r4
   7a5a0:	mov	r0, r6
   7a5a4:	bl	7a0a0 <fputs@plt+0x68fb0>
   7a5a8:	subs	r9, r0, #0
   7a5ac:	bne	7a604 <fputs@plt+0x69514>
   7a5b0:	ldr	r2, [r6, #16]
   7a5b4:	add	r4, r4, #1
   7a5b8:	ldr	r1, [r6, #20]
   7a5bc:	add	r3, r2, r4, lsl #4
   7a5c0:	cmp	r1, r4
   7a5c4:	bgt	7a57c <fputs@plt+0x6948c>
   7a5c8:	ldr	r3, [r2, #28]
   7a5cc:	ldrh	r3, [r3, #78]	; 0x4e
   7a5d0:	ands	r4, r3, #1
   7a5d4:	beq	7a630 <fputs@plt+0x69540>
   7a5d8:	mov	r9, #0
   7a5dc:	cmp	r8, r9
   7a5e0:	strb	r9, [r6, #149]	; 0x95
   7a5e4:	bne	7a614 <fputs@plt+0x69524>
   7a5e8:	ldr	r3, [r6, #24]
   7a5ec:	mov	r9, r8
   7a5f0:	bic	r3, r3, #2
   7a5f4:	str	r3, [r6, #24]
   7a5f8:	b	7a614 <fputs@plt+0x69524>
   7a5fc:	mov	r4, #2
   7a600:	b	7a570 <fputs@plt+0x69480>
   7a604:	mov	r1, r4
   7a608:	mov	r0, r6
   7a60c:	bl	22d4c <fputs@plt+0x11c5c>
   7a610:	strb	r5, [r6, #149]	; 0x95
   7a614:	mov	r0, r9
   7a618:	ldrd	r4, [sp]
   7a61c:	ldrd	r6, [sp, #8]
   7a620:	ldrd	r8, [sp, #16]
   7a624:	ldr	sl, [sp, #24]
   7a628:	add	sp, sp, #28
   7a62c:	pop	{pc}		; (ldr pc, [sp], #4)
   7a630:	mov	r2, r7
   7a634:	mov	r1, #1
   7a638:	mov	r0, r6
   7a63c:	bl	7a0a0 <fputs@plt+0x68fb0>
   7a640:	subs	r9, r0, #0
   7a644:	beq	7a5d8 <fputs@plt+0x694e8>
   7a648:	ldr	r3, [r6, #16]
   7a64c:	ldr	r0, [r3, #28]
   7a650:	bl	22b90 <fputs@plt+0x11aa0>
   7a654:	strb	r4, [r6, #149]	; 0x95
   7a658:	b	7a614 <fputs@plt+0x69524>
   7a65c:	ldr	r3, [r0]
   7a660:	ldrb	r2, [r3, #149]	; 0x95
   7a664:	cmp	r2, #0
   7a668:	beq	7a674 <fputs@plt+0x69584>
   7a66c:	mov	r0, #0
   7a670:	bx	lr
   7a674:	str	r4, [sp, #-8]!
   7a678:	mov	r4, r0
   7a67c:	mov	r0, r3
   7a680:	add	r1, r4, #4
   7a684:	str	lr, [sp, #4]
   7a688:	bl	7a52c <fputs@plt+0x6943c>
   7a68c:	cmp	r0, #0
   7a690:	beq	7a6a4 <fputs@plt+0x695b4>
   7a694:	ldr	r3, [r4, #68]	; 0x44
   7a698:	str	r0, [r4, #12]
   7a69c:	add	r3, r3, #1
   7a6a0:	str	r3, [r4, #68]	; 0x44
   7a6a4:	ldr	r4, [sp]
   7a6a8:	add	sp, sp, #4
   7a6ac:	pop	{pc}		; (ldr pc, [sp], #4)
   7a6b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7a6b4:	mov	r4, r0
   7a6b8:	ldr	r5, [r0]
   7a6bc:	strd	r6, [sp, #8]
   7a6c0:	mov	r6, r1
   7a6c4:	mov	r7, r2
   7a6c8:	strd	r8, [sp, #16]
   7a6cc:	mov	r9, r3
   7a6d0:	strd	sl, [sp, #24]
   7a6d4:	str	lr, [sp, #32]
   7a6d8:	sub	sp, sp, #20
   7a6dc:	ldrb	r3, [r5, #149]	; 0x95
   7a6e0:	cmp	r3, #0
   7a6e4:	beq	7a6f4 <fputs@plt+0x69604>
   7a6e8:	ldr	r3, [r5, #144]	; 0x90
   7a6ec:	cmp	r3, #1
   7a6f0:	beq	7a818 <fputs@plt+0x69728>
   7a6f4:	mov	r1, r6
   7a6f8:	add	r3, sp, #12
   7a6fc:	mov	r2, r7
   7a700:	mov	r0, r4
   7a704:	bl	3ad90 <fputs@plt+0x29ca0>
   7a708:	subs	r8, r0, #0
   7a70c:	blt	7a7d4 <fputs@plt+0x696e4>
   7a710:	cmp	r9, #0
   7a714:	bne	7a7f0 <fputs@plt+0x69700>
   7a718:	mov	r0, r5
   7a71c:	ldr	r1, [sp, #12]
   7a720:	bl	230c8 <fputs@plt+0x11fd8>
   7a724:	ldr	r6, [sp, #12]
   7a728:	mov	r7, r0
   7a72c:	add	r1, r4, #500	; 0x1f4
   7a730:	cmp	r7, #0
   7a734:	ldrd	r2, [r6]
   7a738:	strd	r2, [r1]
   7a73c:	beq	7a7d4 <fputs@plt+0x696e4>
   7a740:	mov	r1, r7
   7a744:	mov	r0, r4
   7a748:	bl	3ae54 <fputs@plt+0x29d64>
   7a74c:	cmp	r0, #0
   7a750:	bne	7a7c8 <fputs@plt+0x696d8>
   7a754:	ldrb	r3, [r5, #148]	; 0x94
   7a758:	lsl	r6, r8, #4
   7a75c:	ldr	r2, [r5, #16]
   7a760:	cmp	r3, #1
   7a764:	ldr	sl, [r2, r8, lsl #4]
   7a768:	beq	7a84c <fputs@plt+0x6975c>
   7a76c:	cmp	r9, #1
   7a770:	beq	7abb4 <fputs@plt+0x69ac4>
   7a774:	ldr	r2, [pc, #1308]	; 7ac98 <fputs@plt+0x69ba8>
   7a778:	add	r2, pc, r2
   7a77c:	mov	r3, #0
   7a780:	mov	r1, #18
   7a784:	str	sl, [sp]
   7a788:	mov	r0, r4
   7a78c:	bl	3abe0 <fputs@plt+0x29af0>
   7a790:	cmp	r0, #0
   7a794:	bne	7a7c8 <fputs@plt+0x696d8>
   7a798:	ldr	r3, [sp, #60]	; 0x3c
   7a79c:	cmp	r3, #0
   7a7a0:	beq	7ab40 <fputs@plt+0x69a50>
   7a7a4:	ldrb	r3, [r4, #454]	; 0x1c6
   7a7a8:	cmp	r3, #0
   7a7ac:	bne	7a85c <fputs@plt+0x6976c>
   7a7b0:	ldr	r3, [r5, #16]
   7a7b4:	mov	r0, r4
   7a7b8:	ldr	r9, [r3, r6]
   7a7bc:	bl	7a65c <fputs@plt+0x6956c>
   7a7c0:	cmp	r0, #0
   7a7c4:	beq	7ab78 <fputs@plt+0x69a88>
   7a7c8:	mov	r1, r7
   7a7cc:	mov	r0, r5
   7a7d0:	bl	19bf4 <fputs@plt+0x8b04>
   7a7d4:	add	sp, sp, #20
   7a7d8:	ldrd	r4, [sp]
   7a7dc:	ldrd	r6, [sp, #8]
   7a7e0:	ldrd	r8, [sp, #16]
   7a7e4:	ldrd	sl, [sp, #24]
   7a7e8:	add	sp, sp, #32
   7a7ec:	pop	{pc}		; (ldr pc, [sp], #4)
   7a7f0:	ldr	r3, [r7, #4]
   7a7f4:	cmp	r3, #0
   7a7f8:	cmpne	r8, #1
   7a7fc:	moveq	r8, #1
   7a800:	beq	7a718 <fputs@plt+0x69628>
   7a804:	ldr	r1, [pc, #1168]	; 7ac9c <fputs@plt+0x69bac>
   7a808:	mov	r0, r4
   7a80c:	add	r1, pc, r1
   7a810:	bl	3aac4 <fputs@plt+0x299d4>
   7a814:	b	7a7d4 <fputs@plt+0x696e4>
   7a818:	ldrb	r8, [r5, #148]	; 0x94
   7a81c:	cmp	r8, #1
   7a820:	beq	7a840 <fputs@plt+0x69750>
   7a824:	ldr	r1, [pc, #1140]	; 7aca0 <fputs@plt+0x69bb0>
   7a828:	add	r1, pc, r1
   7a82c:	mov	r0, r5
   7a830:	bl	24d24 <fputs@plt+0x13c34>
   7a834:	mov	r7, r0
   7a838:	str	r6, [sp, #12]
   7a83c:	b	7a72c <fputs@plt+0x6963c>
   7a840:	ldr	r1, [pc, #1116]	; 7aca4 <fputs@plt+0x69bb4>
   7a844:	add	r1, pc, r1
   7a848:	b	7a82c <fputs@plt+0x6973c>
   7a84c:	ldr	r2, [pc, #1108]	; 7aca8 <fputs@plt+0x69bb8>
   7a850:	mov	r9, r3
   7a854:	add	r2, pc, r2
   7a858:	b	7a77c <fputs@plt+0x6968c>
   7a85c:	mov	r2, #72	; 0x48
   7a860:	mov	r3, #0
   7a864:	mov	r0, r5
   7a868:	bl	2416c <fputs@plt+0x1307c>
   7a86c:	subs	r9, r0, #0
   7a870:	beq	7abd4 <fputs@plt+0x69ae4>
   7a874:	ldr	r3, [r5, #16]
   7a878:	mov	r2, #1
   7a87c:	movt	r2, #200	; 0xc8
   7a880:	mvn	r1, #0
   7a884:	add	r3, r3, r6
   7a888:	ldr	sl, [r3, #12]
   7a88c:	str	r7, [r9]
   7a890:	strh	r1, [r9, #32]
   7a894:	str	r2, [r9, #36]	; 0x24
   7a898:	str	sl, [r9, #64]	; 0x40
   7a89c:	ldrb	r3, [r4, #18]
   7a8a0:	str	r9, [r4, #488]	; 0x1e8
   7a8a4:	cmp	r3, #0
   7a8a8:	bne	7a8c4 <fputs@plt+0x697d4>
   7a8ac:	ldr	r1, [pc, #1016]	; 7acac <fputs@plt+0x69bbc>
   7a8b0:	mov	r0, r7
   7a8b4:	add	r1, pc, r1
   7a8b8:	bl	110cc <strcmp@plt>
   7a8bc:	cmp	r0, #0
   7a8c0:	streq	r9, [sl, #72]	; 0x48
   7a8c4:	ldrb	r3, [r5, #149]	; 0x95
   7a8c8:	cmp	r3, #0
   7a8cc:	bne	7a7d4 <fputs@plt+0x696e4>
   7a8d0:	ldr	r7, [r4, #8]
   7a8d4:	cmp	r7, #0
   7a8d8:	beq	7abc0 <fputs@plt+0x69ad0>
   7a8dc:	mov	r2, r8
   7a8e0:	mov	r1, #1
   7a8e4:	mov	r0, r4
   7a8e8:	bl	5dbbc <fputs@plt+0x4cacc>
   7a8ec:	ldr	r3, [sp, #60]	; 0x3c
   7a8f0:	cmp	r3, #0
   7a8f4:	bne	7ac68 <fputs@plt+0x69b78>
   7a8f8:	ldr	r9, [r4, #76]	; 0x4c
   7a8fc:	mov	r3, #2
   7a900:	mov	r2, r8
   7a904:	mov	r1, #51	; 0x33
   7a908:	mov	r0, r7
   7a90c:	str	r3, [sp]
   7a910:	add	fp, r9, r3
   7a914:	add	sl, r9, #1
   7a918:	add	r9, r9, #3
   7a91c:	mov	r3, r9
   7a920:	str	r9, [r4, #76]	; 0x4c
   7a924:	str	sl, [r4, #392]	; 0x188
   7a928:	str	fp, [r4, #396]	; 0x18c
   7a92c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7a930:	ldr	r2, [r7, #96]	; 0x60
   7a934:	mov	r3, #1
   7a938:	cmp	r8, r3
   7a93c:	lsl	r3, r3, r8
   7a940:	orr	r2, r2, r3
   7a944:	str	r2, [r7, #96]	; 0x60
   7a948:	beq	7a974 <fputs@plt+0x69884>
   7a94c:	ldr	r2, [r7]
   7a950:	ldr	r2, [r2, #16]
   7a954:	add	r6, r2, r6
   7a958:	ldr	r2, [r6, #4]
   7a95c:	ldrb	r2, [r2, #9]
   7a960:	cmp	r2, #0
   7a964:	beq	7a974 <fputs@plt+0x69884>
   7a968:	ldr	r2, [r7, #100]	; 0x64
   7a96c:	orr	r3, r2, r3
   7a970:	str	r3, [r7, #100]	; 0x64
   7a974:	mov	ip, #0
   7a978:	mov	r2, r9
   7a97c:	mov	r3, ip
   7a980:	mov	r1, #45	; 0x2d
   7a984:	mov	r0, r7
   7a988:	str	ip, [sp]
   7a98c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7a990:	ldr	ip, [r5, #24]
   7a994:	mov	r6, r0
   7a998:	mov	r3, #2
   7a99c:	mov	r2, r8
   7a9a0:	mov	r1, #52	; 0x34
   7a9a4:	mov	r0, r7
   7a9a8:	tst	ip, #32768	; 0x8000
   7a9ac:	movne	ip, #1
   7a9b0:	moveq	ip, #4
   7a9b4:	str	ip, [sp]
   7a9b8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7a9bc:	ldrb	ip, [r5, #66]	; 0x42
   7a9c0:	mov	r3, #5
   7a9c4:	mov	r2, r8
   7a9c8:	mov	r1, #52	; 0x34
   7a9cc:	mov	r0, r7
   7a9d0:	str	ip, [sp]
   7a9d4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7a9d8:	ldr	r1, [r7]
   7a9dc:	cmp	r6, #0
   7a9e0:	ldr	r2, [r7, #32]
   7a9e4:	ldr	r0, [r7, #24]
   7a9e8:	sub	r3, r2, #1
   7a9ec:	movlt	r6, r3
   7a9f0:	str	r3, [r0, #96]	; 0x60
   7a9f4:	ldrb	r3, [r1, #69]	; 0x45
   7a9f8:	cmp	r3, #0
   7a9fc:	bne	7ac4c <fputs@plt+0x69b5c>
   7aa00:	ldr	r3, [r7, #4]
   7aa04:	add	r6, r6, r6, lsl #2
   7aa08:	add	r6, r3, r6, lsl #2
   7aa0c:	ldr	r1, [sp, #56]	; 0x38
   7aa10:	str	r2, [r6, #8]
   7aa14:	ldr	r3, [sp, #60]	; 0x3c
   7aa18:	orrs	r1, r3, r1
   7aa1c:	beq	7ac2c <fputs@plt+0x69b3c>
   7aa20:	mov	r0, #0
   7aa24:	mov	r3, fp
   7aa28:	mov	r2, r0
   7aa2c:	mov	r1, #22
   7aa30:	str	r0, [sp]
   7aa34:	mov	r0, r7
   7aa38:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7aa3c:	ldr	r5, [r4, #8]
   7aa40:	cmp	r5, #0
   7aa44:	beq	7ac88 <fputs@plt+0x69b98>
   7aa48:	cmp	r8, #1
   7aa4c:	beq	7ac5c <fputs@plt+0x69b6c>
   7aa50:	ldr	r2, [pc, #600]	; 7acb0 <fputs@plt+0x69bc0>
   7aa54:	add	r2, pc, r2
   7aa58:	mov	r3, #1
   7aa5c:	mov	r0, r4
   7aa60:	str	r2, [sp]
   7aa64:	mov	r1, r8
   7aa68:	mov	r2, r3
   7aa6c:	bl	2e210 <fputs@plt+0x1d120>
   7aa70:	mov	ip, #5
   7aa74:	mov	r3, #1
   7aa78:	mov	r2, #0
   7aa7c:	mov	r1, #55	; 0x37
   7aa80:	mov	r0, r5
   7aa84:	stm	sp, {r8, ip}
   7aa88:	bl	2e5f0 <fputs@plt+0x1d500>
   7aa8c:	ldr	r3, [r4, #72]	; 0x48
   7aa90:	mov	r1, #74	; 0x4a
   7aa94:	mov	r0, r7
   7aa98:	cmp	r3, #0
   7aa9c:	moveq	r3, #1
   7aaa0:	streq	r3, [r4, #72]	; 0x48
   7aaa4:	mov	r4, #0
   7aaa8:	mov	r3, sl
   7aaac:	mov	r2, r4
   7aab0:	str	r4, [sp]
   7aab4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7aab8:	mov	r3, r9
   7aabc:	mov	r2, #6
   7aac0:	str	r4, [sp]
   7aac4:	mov	r1, #27
   7aac8:	mov	r0, r7
   7aacc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7aad0:	ldr	r2, [pc, #476]	; 7acb4 <fputs@plt+0x69bc4>
   7aad4:	mov	r1, r0
   7aad8:	mvn	r3, #1
   7aadc:	mov	r0, r7
   7aae0:	add	r2, pc, r2
   7aae4:	add	r2, r2, #3360	; 0xd20
   7aae8:	bl	2300c <fputs@plt+0x11f1c>
   7aaec:	mov	r3, r9
   7aaf0:	mov	r2, r4
   7aaf4:	str	sl, [sp]
   7aaf8:	mov	r1, #75	; 0x4b
   7aafc:	mov	r0, r7
   7ab00:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ab04:	ldr	r3, [r7]
   7ab08:	ldrb	r3, [r3, #69]	; 0x45
   7ab0c:	cmp	r3, r4
   7ab10:	bne	7ab20 <fputs@plt+0x69a30>
   7ab14:	mov	r1, #8
   7ab18:	mov	r0, r7
   7ab1c:	bl	1bc28 <fputs@plt+0xab38>
   7ab20:	mov	ip, #0
   7ab24:	mov	r0, r7
   7ab28:	mov	r3, ip
   7ab2c:	mov	r2, ip
   7ab30:	mov	r1, #61	; 0x3d
   7ab34:	str	ip, [sp]
   7ab38:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ab3c:	b	7a7d4 <fputs@plt+0x696e4>
   7ab40:	ldr	r1, [pc, #368]	; 7acb8 <fputs@plt+0x69bc8>
   7ab44:	mov	r2, r7
   7ab48:	mov	r0, r4
   7ab4c:	str	sl, [sp]
   7ab50:	ldr	ip, [sp, #56]	; 0x38
   7ab54:	ldr	r3, [sp, #60]	; 0x3c
   7ab58:	add	r1, pc, r1
   7ab5c:	add	r1, r1, ip, lsl #1
   7ab60:	add	r9, r1, r9
   7ab64:	ldrb	r1, [r9, #3356]	; 0xd1c
   7ab68:	bl	3abe0 <fputs@plt+0x29af0>
   7ab6c:	cmp	r0, #0
   7ab70:	beq	7a7a4 <fputs@plt+0x696b4>
   7ab74:	b	7a7c8 <fputs@plt+0x696d8>
   7ab78:	mov	r2, r9
   7ab7c:	mov	r1, r7
   7ab80:	mov	r0, r5
   7ab84:	bl	16264 <fputs@plt+0x5174>
   7ab88:	cmp	r0, #0
   7ab8c:	beq	7abfc <fputs@plt+0x69b0c>
   7ab90:	ldr	r3, [sp, #64]	; 0x40
   7ab94:	cmp	r3, #0
   7ab98:	bne	7abec <fputs@plt+0x69afc>
   7ab9c:	ldr	r1, [pc, #280]	; 7acbc <fputs@plt+0x69bcc>
   7aba0:	mov	r0, r4
   7aba4:	ldr	r2, [sp, #12]
   7aba8:	add	r1, pc, r1
   7abac:	bl	3aac4 <fputs@plt+0x299d4>
   7abb0:	b	7a7c8 <fputs@plt+0x696d8>
   7abb4:	ldr	r2, [pc, #260]	; 7acc0 <fputs@plt+0x69bd0>
   7abb8:	add	r2, pc, r2
   7abbc:	b	7a77c <fputs@plt+0x6968c>
   7abc0:	mov	r0, r4
   7abc4:	bl	2e580 <fputs@plt+0x1d490>
   7abc8:	subs	r7, r0, #0
   7abcc:	beq	7a7d4 <fputs@plt+0x696e4>
   7abd0:	b	7a8dc <fputs@plt+0x697ec>
   7abd4:	ldr	r3, [r4, #68]	; 0x44
   7abd8:	mov	r2, #7
   7abdc:	str	r2, [r4, #12]
   7abe0:	add	r3, r3, #1
   7abe4:	str	r3, [r4, #68]	; 0x44
   7abe8:	b	7a7c8 <fputs@plt+0x696d8>
   7abec:	mov	r1, r8
   7abf0:	mov	r0, r4
   7abf4:	bl	5db64 <fputs@plt+0x4ca74>
   7abf8:	b	7a7c8 <fputs@plt+0x696d8>
   7abfc:	mov	r2, r9
   7ac00:	mov	r1, r7
   7ac04:	mov	r0, r5
   7ac08:	bl	16394 <fputs@plt+0x52a4>
   7ac0c:	cmp	r0, #0
   7ac10:	beq	7a85c <fputs@plt+0x6976c>
   7ac14:	ldr	r1, [pc, #168]	; 7acc4 <fputs@plt+0x69bd4>
   7ac18:	mov	r0, r4
   7ac1c:	mov	r2, r7
   7ac20:	add	r1, pc, r1
   7ac24:	bl	3aac4 <fputs@plt+0x299d4>
   7ac28:	b	7a7c8 <fputs@plt+0x696d8>
   7ac2c:	mov	r3, fp
   7ac30:	mov	r2, r8
   7ac34:	str	r1, [sp]
   7ac38:	mov	r0, r7
   7ac3c:	mov	r1, #122	; 0x7a
   7ac40:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ac44:	str	r0, [r4, #424]	; 0x1a8
   7ac48:	b	7aa3c <fputs@plt+0x6994c>
   7ac4c:	ldr	r6, [pc, #116]	; 7acc8 <fputs@plt+0x69bd8>
   7ac50:	add	r6, pc, r6
   7ac54:	add	r6, r6, #4
   7ac58:	b	7aa0c <fputs@plt+0x6991c>
   7ac5c:	ldr	r2, [pc, #104]	; 7accc <fputs@plt+0x69bdc>
   7ac60:	add	r2, pc, r2
   7ac64:	b	7aa58 <fputs@plt+0x69968>
   7ac68:	mov	r0, #0
   7ac6c:	mov	r1, #149	; 0x95
   7ac70:	mov	r3, r0
   7ac74:	mov	r2, r0
   7ac78:	str	r0, [sp]
   7ac7c:	mov	r0, r7
   7ac80:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ac84:	b	7a8f8 <fputs@plt+0x69808>
   7ac88:	mov	r0, r4
   7ac8c:	bl	2e580 <fputs@plt+0x1d490>
   7ac90:	mov	r5, r0
   7ac94:	b	7aa48 <fputs@plt+0x69958>
   7ac98:	andeq	pc, r1, r0, lsl #27
   7ac9c:	andeq	r0, r2, ip, asr #11
   7aca0:	ldrdeq	pc, [r1], -r0
   7aca4:	andeq	pc, r1, r0, lsr #25
   7aca8:	muleq	r1, r0, ip
   7acac:	andeq	r0, r2, ip, lsl #11
   7acb0:	andeq	pc, r1, r4, lsr #21
   7acb4:	andeq	fp, r1, r8
   7acb8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   7acbc:	andeq	r0, r2, ip, asr r2
   7acc0:	andeq	pc, r1, ip, lsr #18
   7acc4:	strdeq	r0, [r2], -ip
   7acc8:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   7accc:	andeq	pc, r1, r4, lsl #17
   7acd0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7acd4:	mov	r5, r3
   7acd8:	mov	r4, r0
   7acdc:	strd	r6, [sp, #8]
   7ace0:	mov	r7, r2
   7ace4:	strd	r8, [sp, #16]
   7ace8:	mov	r8, r1
   7acec:	strd	sl, [sp, #24]
   7acf0:	str	lr, [sp, #32]
   7acf4:	sub	sp, sp, #36	; 0x24
   7acf8:	bl	7a65c <fputs@plt+0x6956c>
   7acfc:	cmp	r0, #0
   7ad00:	movne	r6, #0
   7ad04:	bne	7ad20 <fputs@plt+0x69c30>
   7ad08:	mov	r2, r5
   7ad0c:	mov	r1, r7
   7ad10:	ldr	r0, [r4]
   7ad14:	bl	16264 <fputs@plt+0x5174>
   7ad18:	subs	r6, r0, #0
   7ad1c:	beq	7ad40 <fputs@plt+0x69c50>
   7ad20:	mov	r0, r6
   7ad24:	add	sp, sp, #36	; 0x24
   7ad28:	ldrd	r4, [sp]
   7ad2c:	ldrd	r6, [sp, #8]
   7ad30:	ldrd	r8, [sp, #16]
   7ad34:	ldrd	sl, [sp, #24]
   7ad38:	add	sp, sp, #32
   7ad3c:	pop	{pc}		; (ldr pc, [sp], #4)
   7ad40:	cmp	r8, #0
   7ad44:	bne	7ad98 <fputs@plt+0x69ca8>
   7ad48:	ldr	r8, [pc, #540]	; 7af6c <fputs@plt+0x69e7c>
   7ad4c:	add	r8, pc, r8
   7ad50:	ldr	r9, [r4]
   7ad54:	mov	r1, r5
   7ad58:	mov	r0, r9
   7ad5c:	bl	164c4 <fputs@plt+0x53d4>
   7ad60:	cmp	r0, #0
   7ad64:	ble	7adc0 <fputs@plt+0x69cd0>
   7ad68:	cmp	r5, #0
   7ad6c:	beq	7ada4 <fputs@plt+0x69cb4>
   7ad70:	ldr	r1, [pc, #504]	; 7af70 <fputs@plt+0x69e80>
   7ad74:	mov	r3, r5
   7ad78:	mov	r2, r8
   7ad7c:	mov	r0, r4
   7ad80:	str	r7, [sp]
   7ad84:	add	r1, pc, r1
   7ad88:	bl	3aac4 <fputs@plt+0x299d4>
   7ad8c:	mov	r3, #1
   7ad90:	strb	r3, [r4, #17]
   7ad94:	b	7ad20 <fputs@plt+0x69c30>
   7ad98:	ldr	r8, [pc, #468]	; 7af74 <fputs@plt+0x69e84>
   7ad9c:	add	r8, pc, r8
   7ada0:	b	7ad50 <fputs@plt+0x69c60>
   7ada4:	ldr	r1, [pc, #460]	; 7af78 <fputs@plt+0x69e88>
   7ada8:	mov	r3, r7
   7adac:	mov	r2, r8
   7adb0:	mov	r0, r4
   7adb4:	add	r1, pc, r1
   7adb8:	bl	3aac4 <fputs@plt+0x299d4>
   7adbc:	b	7ad8c <fputs@plt+0x69c9c>
   7adc0:	add	sl, sp, #28
   7adc4:	add	r0, r9, #320	; 0x140
   7adc8:	mov	r2, sl
   7adcc:	mov	r1, r7
   7add0:	bl	149a8 <fputs@plt+0x38b8>
   7add4:	cmp	r0, #0
   7add8:	beq	7ad68 <fputs@plt+0x69c78>
   7addc:	ldr	r9, [r0, #8]
   7ade0:	cmp	r9, #0
   7ade4:	beq	7ad68 <fputs@plt+0x69c78>
   7ade8:	ldr	r1, [r9]
   7adec:	mov	r2, #0
   7adf0:	ldr	r3, [r9, #16]
   7adf4:	str	r1, [sp, #16]
   7adf8:	str	r2, [sp, #28]
   7adfc:	cmp	r3, r2
   7ae00:	beq	7ae0c <fputs@plt+0x69d1c>
   7ae04:	mov	r6, r3
   7ae08:	b	7ad20 <fputs@plt+0x69c30>
   7ae0c:	ldr	r3, [r1, #4]
   7ae10:	cmp	r3, #0
   7ae14:	beq	7ae24 <fputs@plt+0x69d34>
   7ae18:	ldr	r2, [r1, #8]
   7ae1c:	cmp	r3, r2
   7ae20:	bne	7ad68 <fputs@plt+0x69c78>
   7ae24:	ldr	r0, [r9, #4]
   7ae28:	cmp	r0, #0
   7ae2c:	beq	7af28 <fputs@plt+0x69e38>
   7ae30:	bl	10f34 <strlen@plt>
   7ae34:	bic	r0, r0, #-1073741824	; 0xc0000000
   7ae38:	add	r3, r0, #1
   7ae3c:	add	r2, r0, #73	; 0x49
   7ae40:	str	r3, [sp, #20]
   7ae44:	ldr	r0, [r4]
   7ae48:	mov	r3, #0
   7ae4c:	str	r0, [sp, #12]
   7ae50:	bl	2416c <fputs@plt+0x1307c>
   7ae54:	subs	fp, r0, #0
   7ae58:	beq	7ad68 <fputs@plt+0x69c78>
   7ae5c:	add	r3, fp, #72	; 0x48
   7ae60:	str	fp, [r9, #16]
   7ae64:	mov	r0, r3
   7ae68:	ldr	r1, [r9, #4]
   7ae6c:	str	r3, [fp]
   7ae70:	ldr	r2, [sp, #20]
   7ae74:	bl	10f58 <memcpy@plt>
   7ae78:	mov	r1, r0
   7ae7c:	ldr	r0, [sp, #12]
   7ae80:	mvn	r2, #0
   7ae84:	mov	lr, #1
   7ae88:	ldrb	r3, [fp, #42]	; 0x2a
   7ae8c:	ldr	ip, [r0, #16]
   7ae90:	orr	r3, r3, #16
   7ae94:	ldr	ip, [ip, #12]
   7ae98:	strh	r2, [fp, #32]
   7ae9c:	mov	r2, #0
   7aea0:	strh	lr, [fp, #36]	; 0x24
   7aea4:	strb	r3, [fp, #42]	; 0x2a
   7aea8:	str	r2, [fp, #48]	; 0x30
   7aeac:	str	ip, [fp, #64]	; 0x40
   7aeb0:	bl	24d24 <fputs@plt+0x13c34>
   7aeb4:	mov	r3, r0
   7aeb8:	add	r1, fp, #48	; 0x30
   7aebc:	ldr	r0, [sp, #12]
   7aec0:	add	r2, fp, #52	; 0x34
   7aec4:	bl	30238 <fputs@plt+0x1f148>
   7aec8:	mov	r3, #0
   7aecc:	add	r2, fp, #52	; 0x34
   7aed0:	ldr	r0, [sp, #12]
   7aed4:	add	r1, fp, #48	; 0x30
   7aed8:	bl	30238 <fputs@plt+0x1f148>
   7aedc:	ldr	r1, [fp]
   7aee0:	ldr	r0, [sp, #12]
   7aee4:	bl	24d24 <fputs@plt+0x13c34>
   7aee8:	mov	r3, r0
   7aeec:	add	r2, fp, #52	; 0x34
   7aef0:	ldr	r0, [sp, #12]
   7aef4:	add	r1, fp, #48	; 0x30
   7aef8:	bl	30238 <fputs@plt+0x1f148>
   7aefc:	mov	r1, fp
   7af00:	mov	r2, r9
   7af04:	ldr	r0, [sp, #12]
   7af08:	ldr	r3, [sp, #16]
   7af0c:	ldr	r3, [r3, #8]
   7af10:	str	sl, [sp]
   7af14:	bl	44d1c <fputs@plt+0x33c2c>
   7af18:	cmp	r0, #0
   7af1c:	bne	7af38 <fputs@plt+0x69e48>
   7af20:	ldr	r3, [r9, #16]
   7af24:	b	7ae04 <fputs@plt+0x69d14>
   7af28:	mov	r3, #1
   7af2c:	mov	r2, #73	; 0x49
   7af30:	str	r3, [sp, #20]
   7af34:	b	7ae44 <fputs@plt+0x69d54>
   7af38:	ldr	r1, [pc, #60]	; 7af7c <fputs@plt+0x69e8c>
   7af3c:	mov	r0, r4
   7af40:	ldr	r2, [sp, #28]
   7af44:	add	r1, pc, r1
   7af48:	bl	3aac4 <fputs@plt+0x299d4>
   7af4c:	ldr	sl, [sp, #12]
   7af50:	ldr	r1, [sp, #28]
   7af54:	mov	r0, sl
   7af58:	bl	19bf4 <fputs@plt+0x8b04>
   7af5c:	add	r1, r9, #16
   7af60:	mov	r0, sl
   7af64:	bl	2250c <fputs@plt+0x1141c>
   7af68:	b	7ad68 <fputs@plt+0x69c78>
   7af6c:	andeq	r0, r2, r4, lsl r1
   7af70:	andeq	lr, r1, ip, lsr #8
   7af74:	strheq	r0, [r2], -r4
   7af78:	andeq	lr, r1, r8, lsl #8
   7af7c:	andeq	sp, r1, r8, lsr #28
   7af80:	ldr	r3, [r2]
   7af84:	strd	r4, [sp, #-24]!	; 0xffffffe8
   7af88:	mov	r4, r2
   7af8c:	mov	r5, r0
   7af90:	strd	r6, [sp, #8]
   7af94:	mov	r7, r1
   7af98:	str	r8, [sp, #16]
   7af9c:	str	lr, [sp, #20]
   7afa0:	cmp	r3, #0
   7afa4:	beq	7afe4 <fputs@plt+0x69ef4>
   7afa8:	ldr	r6, [r0]
   7afac:	mov	r1, r3
   7afb0:	mov	r0, r6
   7afb4:	bl	1cac4 <fputs@plt+0xb9d4>
   7afb8:	ldr	r3, [r6, #16]
   7afbc:	ldr	r3, [r3, r0, lsl #4]
   7afc0:	mov	r1, r7
   7afc4:	mov	r0, r5
   7afc8:	ldr	r2, [r4, #8]
   7afcc:	ldrd	r4, [sp]
   7afd0:	ldrd	r6, [sp, #8]
   7afd4:	ldr	r8, [sp, #16]
   7afd8:	ldr	lr, [sp, #20]
   7afdc:	add	sp, sp, #24
   7afe0:	b	7acd0 <fputs@plt+0x69be0>
   7afe4:	ldr	r3, [r2, #4]
   7afe8:	b	7afc0 <fputs@plt+0x69ed0>
   7afec:	ldr	r3, [r0]
   7aff0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7aff4:	ldr	r2, [r3]
   7aff8:	strd	r6, [sp, #8]
   7affc:	strd	r8, [sp, #16]
   7b000:	strd	sl, [sp, #24]
   7b004:	str	lr, [sp, #32]
   7b008:	sub	sp, sp, #116	; 0x74
   7b00c:	mov	ip, r2
   7b010:	str	r3, [sp, #20]
   7b014:	ldr	r3, [r1, #8]
   7b018:	str	r2, [sp, #60]	; 0x3c
   7b01c:	orr	r2, r3, #32
   7b020:	str	r2, [r1, #8]
   7b024:	ldrb	r2, [ip, #69]	; 0x45
   7b028:	cmp	r2, #0
   7b02c:	bne	7b5ac <fputs@plt+0x6a4bc>
   7b030:	ldr	r2, [r1, #28]
   7b034:	cmp	r2, #0
   7b038:	str	r2, [sp, #40]	; 0x28
   7b03c:	beq	7b604 <fputs@plt+0x6a514>
   7b040:	ands	r3, r3, #32
   7b044:	str	r3, [sp, #48]	; 0x30
   7b048:	bne	7b604 <fputs@plt+0x6a514>
   7b04c:	ldr	r3, [pc, #3988]	; 7bfe8 <fputs@plt+0x6aef8>
   7b050:	ldr	r2, [r0, #12]
   7b054:	ldr	ip, [r1]
   7b058:	add	r3, pc, r3
   7b05c:	cmp	r2, r3
   7b060:	moveq	r2, r1
   7b064:	str	ip, [sp, #76]	; 0x4c
   7b068:	beq	7b5d8 <fputs@plt+0x6a4e8>
   7b06c:	ldr	r3, [sp, #40]	; 0x28
   7b070:	str	r0, [sp, #52]	; 0x34
   7b074:	str	r1, [sp, #64]	; 0x40
   7b078:	ldr	r0, [sp, #20]
   7b07c:	mov	r4, r3
   7b080:	mov	r1, r3
   7b084:	bl	16a10 <fputs@plt+0x5920>
   7b088:	mov	r2, r4
   7b08c:	ldr	r3, [r2], #8
   7b090:	cmp	r3, #0
   7b094:	str	r2, [sp, #68]	; 0x44
   7b098:	ble	7b204 <fputs@plt+0x6a114>
   7b09c:	ldr	r2, [pc, #3912]	; 7bfec <fputs@plt+0x6aefc>
   7b0a0:	mov	fp, #0
   7b0a4:	ldr	sl, [sp, #68]	; 0x44
   7b0a8:	add	r2, pc, r2
   7b0ac:	str	r2, [sp, #80]	; 0x50
   7b0b0:	mov	r9, sl
   7b0b4:	ldr	r2, [pc, #3892]	; 7bff0 <fputs@plt+0x6af00>
   7b0b8:	add	r2, pc, r2
   7b0bc:	str	r2, [sp, #56]	; 0x38
   7b0c0:	ldr	r2, [pc, #3884]	; 7bff4 <fputs@plt+0x6af04>
   7b0c4:	add	r2, pc, r2
   7b0c8:	str	r2, [sp, #36]	; 0x24
   7b0cc:	ldrb	r4, [r9, #37]	; 0x25
   7b0d0:	tst	r4, #32
   7b0d4:	bne	7b1f4 <fputs@plt+0x6a104>
   7b0d8:	ldr	r3, [r9, #4]
   7b0dc:	cmp	r3, #0
   7b0e0:	bne	7b1cc <fputs@plt+0x6a0dc>
   7b0e4:	ldr	r6, [r9, #8]
   7b0e8:	cmp	r6, #0
   7b0ec:	beq	7b1cc <fputs@plt+0x6a0dc>
   7b0f0:	ldr	r3, [sp, #52]	; 0x34
   7b0f4:	ldr	r3, [r3]
   7b0f8:	str	r3, [sp, #44]	; 0x2c
   7b0fc:	ldr	r3, [r3, #536]	; 0x218
   7b100:	cmp	r3, #0
   7b104:	str	r3, [sp, #24]
   7b108:	beq	7b1cc <fputs@plt+0x6a0dc>
   7b10c:	ldr	r3, [pc, #3812]	; 7bff8 <fputs@plt+0x6af08>
   7b110:	add	r3, pc, r3
   7b114:	str	r3, [sp, #32]
   7b118:	ldr	r3, [sp, #24]
   7b11c:	ldr	r7, [r3]
   7b120:	cmp	r7, #0
   7b124:	ble	7b1b8 <fputs@plt+0x6a0c8>
   7b128:	ldr	r2, [sp, #24]
   7b12c:	mov	r3, #0
   7b130:	ldrb	r8, [r6]
   7b134:	add	r2, r2, #8
   7b138:	str	r2, [sp, #28]
   7b13c:	ldr	r2, [sp, #56]	; 0x38
   7b140:	add	r2, r2, r8
   7b144:	ldrb	sl, [r2, #336]	; 0x150
   7b148:	ldr	r2, [sp, #28]
   7b14c:	ldr	r0, [sp, #32]
   7b150:	ldr	r2, [r2, r3, lsl #4]
   7b154:	ldrb	r1, [r2]
   7b158:	add	r1, r0, r1
   7b15c:	ldrb	r1, [r1, #336]	; 0x150
   7b160:	cmp	r1, sl
   7b164:	bne	7b1ac <fputs@plt+0x6a0bc>
   7b168:	cmp	r8, #0
   7b16c:	beq	7b614 <fputs@plt+0x6a524>
   7b170:	mov	ip, r2
   7b174:	mov	r0, r6
   7b178:	str	r2, [sp, #16]
   7b17c:	b	7b188 <fputs@plt+0x6a098>
   7b180:	cmp	lr, #0
   7b184:	beq	7b610 <fputs@plt+0x6a520>
   7b188:	ldrb	lr, [r0, #1]!
   7b18c:	ldrb	r1, [ip, #1]!
   7b190:	ldr	r2, [sp, #36]	; 0x24
   7b194:	add	r5, r2, lr
   7b198:	add	r1, r2, r1
   7b19c:	ldrb	r5, [r5, #336]	; 0x150
   7b1a0:	ldrb	r1, [r1, #336]	; 0x150
   7b1a4:	cmp	r5, r1
   7b1a8:	beq	7b180 <fputs@plt+0x6a090>
   7b1ac:	add	r3, r3, #1
   7b1b0:	cmp	r3, r7
   7b1b4:	bne	7b148 <fputs@plt+0x6a058>
   7b1b8:	ldr	r3, [sp, #24]
   7b1bc:	ldr	r3, [r3, #4]
   7b1c0:	cmp	r3, #0
   7b1c4:	str	r3, [sp, #24]
   7b1c8:	bne	7b118 <fputs@plt+0x6a028>
   7b1cc:	ldr	r5, [r9, #16]
   7b1d0:	cmp	r5, #0
   7b1d4:	beq	7b7a0 <fputs@plt+0x6a6b0>
   7b1d8:	mov	r1, r9
   7b1dc:	ldr	r0, [sp, #20]
   7b1e0:	bl	3aeec <fputs@plt+0x29dfc>
   7b1e4:	cmp	r0, #0
   7b1e8:	bne	7b5ac <fputs@plt+0x6a4bc>
   7b1ec:	ldr	r3, [sp, #40]	; 0x28
   7b1f0:	ldr	r3, [r3]
   7b1f4:	add	fp, fp, #1
   7b1f8:	add	r9, r9, #72	; 0x48
   7b1fc:	cmp	r3, fp
   7b200:	bgt	7b0cc <fputs@plt+0x69fdc>
   7b204:	ldr	r3, [sp, #60]	; 0x3c
   7b208:	ldrb	r3, [r3, #69]	; 0x45
   7b20c:	cmp	r3, #0
   7b210:	bne	7b5ac <fputs@plt+0x6a4bc>
   7b214:	ldr	r3, [sp, #64]	; 0x40
   7b218:	ldr	r3, [r3, #28]
   7b21c:	str	r3, [sp, #24]
   7b220:	ldr	r1, [r3], #80	; 0x50
   7b224:	cmp	r1, #1
   7b228:	str	r3, [sp, #28]
   7b22c:	ble	7b30c <fputs@plt+0x6a21c>
   7b230:	ldr	r3, [pc, #3524]	; 7bffc <fputs@plt+0x6af0c>
   7b234:	ldr	r7, [pc, #3524]	; 7c000 <fputs@plt+0x6af10>
   7b238:	ldr	r9, [pc, #3524]	; 7c004 <fputs@plt+0x6af14>
   7b23c:	add	r3, pc, r3
   7b240:	add	r7, pc, r7
   7b244:	str	r3, [sp, #44]	; 0x2c
   7b248:	mov	r3, #1
   7b24c:	add	r9, pc, r9
   7b250:	str	r3, [sp, #16]
   7b254:	ldr	r2, [sp, #28]
   7b258:	ldr	r3, [r2, #-56]	; 0xffffffc8
   7b25c:	ldr	r0, [r2, #16]
   7b260:	cmp	r0, #0
   7b264:	cmpne	r3, #0
   7b268:	str	r0, [sp, #32]
   7b26c:	beq	7b2e4 <fputs@plt+0x6a1f4>
   7b270:	ldrb	r3, [r2, #36]	; 0x24
   7b274:	ldr	r2, [r2, #48]	; 0x30
   7b278:	tst	r3, #4
   7b27c:	and	sl, r3, #32
   7b280:	ubfx	r3, r3, #5, #1
   7b284:	str	r3, [sp, #36]	; 0x24
   7b288:	bne	7bc18 <fputs@plt+0x6ab28>
   7b28c:	ldr	r3, [sp, #28]
   7b290:	cmp	r2, #0
   7b294:	ldr	r8, [r3, #52]	; 0x34
   7b298:	beq	7b2d4 <fputs@plt+0x6a1e4>
   7b29c:	cmp	r8, #0
   7b2a0:	bne	7c1ec <fputs@plt+0x6b0fc>
   7b2a4:	cmp	sl, #0
   7b2a8:	bne	7bcd8 <fputs@plt+0x6abe8>
   7b2ac:	ldr	r3, [sp, #20]
   7b2b0:	ldr	r4, [sp, #64]	; 0x40
   7b2b4:	ldr	r0, [r3]
   7b2b8:	ldr	r1, [r4, #32]
   7b2bc:	bl	234a8 <fputs@plt+0x123b8>
   7b2c0:	ldr	r2, [sp, #28]
   7b2c4:	mov	r3, #0
   7b2c8:	ldr	r8, [r2, #52]	; 0x34
   7b2cc:	str	r0, [r4, #32]
   7b2d0:	str	r3, [r2, #48]	; 0x30
   7b2d4:	cmp	r8, #0
   7b2d8:	bne	7bad8 <fputs@plt+0x6a9e8>
   7b2dc:	ldr	r3, [sp, #24]
   7b2e0:	ldr	r1, [r3]
   7b2e4:	ldr	sl, [sp, #16]
   7b2e8:	sub	r3, r1, #1
   7b2ec:	cmp	r3, sl
   7b2f0:	ldr	r3, [sp, #16]
   7b2f4:	ldr	r2, [sp, #28]
   7b2f8:	add	r3, r3, #1
   7b2fc:	add	r2, r2, #72	; 0x48
   7b300:	str	r3, [sp, #16]
   7b304:	str	r2, [sp, #28]
   7b308:	bgt	7b254 <fputs@plt+0x6a164>
   7b30c:	ldr	r3, [sp, #76]	; 0x4c
   7b310:	ldr	r5, [r3]
   7b314:	cmp	r5, #0
   7b318:	ble	7c17c <fputs@plt+0x6b08c>
   7b31c:	ldr	r3, [sp, #76]	; 0x4c
   7b320:	ldr	r4, [r3, #4]
   7b324:	ldr	r2, [r4]
   7b328:	ldrb	lr, [r2]
   7b32c:	cmp	lr, #158	; 0x9e
   7b330:	beq	7b37c <fputs@plt+0x6a28c>
   7b334:	mov	ip, r4
   7b338:	mov	r0, r2
   7b33c:	mov	r3, #0
   7b340:	mov	r1, lr
   7b344:	b	7b360 <fputs@plt+0x6a270>
   7b348:	cmp	r3, r5
   7b34c:	beq	7c17c <fputs@plt+0x6b08c>
   7b350:	ldr	r0, [ip, #20]!
   7b354:	ldrb	r1, [r0]
   7b358:	cmp	r1, #158	; 0x9e
   7b35c:	beq	7b37c <fputs@plt+0x6a28c>
   7b360:	cmp	r1, #122	; 0x7a
   7b364:	add	r3, r3, #1
   7b368:	bne	7b348 <fputs@plt+0x6a258>
   7b36c:	ldr	r1, [r0, #16]
   7b370:	ldrb	r1, [r1]
   7b374:	cmp	r1, #158	; 0x9e
   7b378:	bne	7b348 <fputs@plt+0x6a258>
   7b37c:	ldr	r1, [pc, #3204]	; 7c008 <fputs@plt+0x6af18>
   7b380:	mov	fp, #0
   7b384:	mov	sl, fp
   7b388:	str	r4, [sp, #72]	; 0x48
   7b38c:	ldr	r3, [sp, #20]
   7b390:	str	fp, [sp, #80]	; 0x50
   7b394:	ldr	r9, [sp, #60]	; 0x3c
   7b398:	add	r1, pc, r1
   7b39c:	ldr	fp, [sp, #64]	; 0x40
   7b3a0:	str	r1, [sp, #92]	; 0x5c
   7b3a4:	ldr	r1, [pc, #3168]	; 7c00c <fputs@plt+0x6af1c>
   7b3a8:	ldr	r3, [r3]
   7b3ac:	add	r1, pc, r1
   7b3b0:	str	r1, [sp, #84]	; 0x54
   7b3b4:	ldr	r1, [pc, #3156]	; 7c010 <fputs@plt+0x6af20>
   7b3b8:	ldr	r3, [r3, #24]
   7b3bc:	add	r1, pc, r1
   7b3c0:	and	r3, r3, #68	; 0x44
   7b3c4:	str	r3, [sp, #56]	; 0x38
   7b3c8:	str	r1, [sp, #88]	; 0x58
   7b3cc:	b	7b470 <fputs@plt+0x6a380>
   7b3d0:	cmp	lr, #122	; 0x7a
   7b3d4:	bne	7b3e8 <fputs@plt+0x6a2f8>
   7b3d8:	ldr	r3, [r2, #16]
   7b3dc:	ldrb	r3, [r3]
   7b3e0:	cmp	r3, #158	; 0x9e
   7b3e4:	beq	7c1ac <fputs@plt+0x6b0bc>
   7b3e8:	ldr	r3, [sp, #20]
   7b3ec:	mov	r1, sl
   7b3f0:	ldr	r0, [r3]
   7b3f4:	bl	30ab8 <fputs@plt+0x1f9c8>
   7b3f8:	subs	sl, r0, #0
   7b3fc:	beq	7b438 <fputs@plt+0x6a348>
   7b400:	ldr	r3, [sl]
   7b404:	mov	r1, #0
   7b408:	ldr	ip, [sp, #72]	; 0x48
   7b40c:	ldr	r2, [sl, #4]
   7b410:	add	r3, r3, r3, lsl #2
   7b414:	lsl	r3, r3, #2
   7b418:	ldr	r0, [ip, #4]
   7b41c:	sub	r3, r3, #20
   7b420:	add	r3, r2, r3
   7b424:	str	r0, [r3, #4]
   7b428:	ldr	r2, [ip, #8]
   7b42c:	str	r2, [r3, #8]
   7b430:	str	r1, [ip, #4]
   7b434:	str	r1, [ip, #8]
   7b438:	ldr	r2, [sp, #72]	; 0x48
   7b43c:	mov	r3, #0
   7b440:	str	r3, [r2]
   7b444:	ldr	r3, [sp, #76]	; 0x4c
   7b448:	ldr	r2, [sp, #80]	; 0x50
   7b44c:	ldr	r3, [r3]
   7b450:	add	r2, r2, #1
   7b454:	str	r2, [sp, #80]	; 0x50
   7b458:	cmp	r3, r2
   7b45c:	ble	7c12c <fputs@plt+0x6b03c>
   7b460:	ldr	r3, [sp, #72]	; 0x48
   7b464:	ldr	r2, [r3, #20]!
   7b468:	ldrb	lr, [r2]
   7b46c:	str	r3, [sp, #72]	; 0x48
   7b470:	cmp	lr, #158	; 0x9e
   7b474:	bne	7b3d0 <fputs@plt+0x6a2e0>
   7b478:	ldr	r3, [sp, #40]	; 0x28
   7b47c:	ldr	r4, [r3]
   7b480:	cmp	r4, #0
   7b484:	movgt	r3, #0
   7b488:	strgt	r3, [sp, #24]
   7b48c:	ble	7c1cc <fputs@plt+0x6b0dc>
   7b490:	ldr	r2, [sp, #68]	; 0x44
   7b494:	mov	r3, #0
   7b498:	mov	r5, r3
   7b49c:	str	r2, [sp, #16]
   7b4a0:	str	r3, [sp, #32]
   7b4a4:	ldr	r3, [sp, #16]
   7b4a8:	add	r2, r3, #12
   7b4ac:	ldm	r2, {r2, r6, r8}
   7b4b0:	cmp	r2, #0
   7b4b4:	str	r2, [sp, #36]	; 0x24
   7b4b8:	ldreq	r3, [r6]
   7b4bc:	streq	r3, [sp, #36]	; 0x24
   7b4c0:	ldrb	r3, [r9, #69]	; 0x45
   7b4c4:	cmp	r3, #0
   7b4c8:	bne	7b570 <fputs@plt+0x6a480>
   7b4cc:	cmp	r8, #0
   7b4d0:	beq	7b4e0 <fputs@plt+0x6a3f0>
   7b4d4:	ldr	r2, [r8, #8]
   7b4d8:	tst	r2, #1024	; 0x400
   7b4dc:	bne	7c124 <fputs@plt+0x6b034>
   7b4e0:	ldr	lr, [sp, #24]
   7b4e4:	cmp	lr, #0
   7b4e8:	beq	7bcf0 <fputs@plt+0x6ac00>
   7b4ec:	ldr	ip, [sp, #36]	; 0x24
   7b4f0:	ldr	r1, [pc, #2844]	; 7c014 <fputs@plt+0x6af24>
   7b4f4:	ldrb	r2, [lr]
   7b4f8:	ldrb	r3, [ip]
   7b4fc:	add	r1, pc, r1
   7b500:	add	r0, r1, r2
   7b504:	ldrb	r0, [r0, #336]	; 0x150
   7b508:	add	r3, r1, r3
   7b50c:	ldrb	r3, [r3, #336]	; 0x150
   7b510:	cmp	r0, r3
   7b514:	bne	7b550 <fputs@plt+0x6a460>
   7b518:	cmp	r2, #0
   7b51c:	beq	7bcf0 <fputs@plt+0x6ac00>
   7b520:	mov	r0, lr
   7b524:	b	7b530 <fputs@plt+0x6a440>
   7b528:	cmp	r2, #0
   7b52c:	beq	7bcf0 <fputs@plt+0x6ac00>
   7b530:	ldrb	r2, [r0, #1]!
   7b534:	ldrb	r3, [ip, #1]!
   7b538:	add	lr, r1, r2
   7b53c:	ldrb	lr, [lr, #336]	; 0x150
   7b540:	add	r3, r1, r3
   7b544:	ldrb	r3, [r3, #336]	; 0x150
   7b548:	cmp	lr, r3
   7b54c:	beq	7b528 <fputs@plt+0x6a438>
   7b550:	ldr	r2, [sp, #16]
   7b554:	ldr	r3, [sp, #32]
   7b558:	add	r2, r2, #72	; 0x48
   7b55c:	add	r3, r3, #1
   7b560:	str	r2, [sp, #16]
   7b564:	cmp	r4, r3
   7b568:	str	r3, [sp, #32]
   7b56c:	bgt	7b4a4 <fputs@plt+0x6a3b4>
   7b570:	cmp	r5, #0
   7b574:	bne	7b444 <fputs@plt+0x6a354>
   7b578:	ldr	r2, [sp, #24]
   7b57c:	cmp	r2, #0
   7b580:	beq	7c1cc <fputs@plt+0x6b0dc>
   7b584:	ldr	r1, [pc, #2700]	; 7c018 <fputs@plt+0x6af28>
   7b588:	ldr	r0, [sp, #20]
   7b58c:	add	r1, pc, r1
   7b590:	bl	3aac4 <fputs@plt+0x299d4>
   7b594:	b	7b444 <fputs@plt+0x6a354>
   7b598:	ldr	r1, [pc, #2684]	; 7c01c <fputs@plt+0x6af2c>
   7b59c:	mov	r2, r6
   7b5a0:	ldr	r0, [sp, #44]	; 0x2c
   7b5a4:	add	r1, pc, r1
   7b5a8:	bl	3aac4 <fputs@plt+0x299d4>
   7b5ac:	mov	r3, #2
   7b5b0:	str	r3, [sp, #48]	; 0x30
   7b5b4:	ldr	r0, [sp, #48]	; 0x30
   7b5b8:	add	sp, sp, #116	; 0x74
   7b5bc:	ldrd	r4, [sp]
   7b5c0:	ldrd	r6, [sp, #8]
   7b5c4:	ldrd	r8, [sp, #16]
   7b5c8:	ldrd	sl, [sp, #24]
   7b5cc:	add	sp, sp, #32
   7b5d0:	pop	{pc}		; (ldr pc, [sp], #4)
   7b5d4:	mov	r2, r3
   7b5d8:	ldr	r3, [r2, #52]	; 0x34
   7b5dc:	cmp	r3, #0
   7b5e0:	bne	7b5d4 <fputs@plt+0x6a4e4>
   7b5e4:	ldr	r3, [r2, #64]	; 0x40
   7b5e8:	cmp	r3, #0
   7b5ec:	beq	7b06c <fputs@plt+0x69f7c>
   7b5f0:	ldr	ip, [sp, #20]
   7b5f4:	ldr	r2, [ip, #536]	; 0x218
   7b5f8:	str	r2, [r3, #4]
   7b5fc:	str	r3, [ip, #536]	; 0x218
   7b600:	b	7b06c <fputs@plt+0x69f7c>
   7b604:	mov	r3, #1
   7b608:	str	r3, [sp, #48]	; 0x30
   7b60c:	b	7b5b4 <fputs@plt+0x6a4c4>
   7b610:	ldr	r2, [sp, #16]
   7b614:	lsl	r3, r3, #4
   7b618:	ldr	r1, [sp, #24]
   7b61c:	str	r3, [sp, #16]
   7b620:	add	sl, r1, r3
   7b624:	ldr	r1, [sl, #20]
   7b628:	cmp	r1, #0
   7b62c:	bne	7b850 <fputs@plt+0x6a760>
   7b630:	ands	r4, r4, #4
   7b634:	bne	7b598 <fputs@plt+0x6a4a8>
   7b638:	ldr	r3, [sp, #44]	; 0x2c
   7b63c:	mov	r2, #72	; 0x48
   7b640:	ldr	r6, [r3]
   7b644:	mov	r3, #0
   7b648:	mov	r0, r6
   7b64c:	bl	2416c <fputs@plt+0x1307c>
   7b650:	cmp	r0, #0
   7b654:	mov	r5, r0
   7b658:	str	r0, [r9, #16]
   7b65c:	beq	7b5ac <fputs@plt+0x6a4bc>
   7b660:	mov	r3, #1
   7b664:	mov	r0, r6
   7b668:	ldr	r1, [sl, #8]
   7b66c:	strh	r3, [r5, #36]	; 0x24
   7b670:	bl	24d24 <fputs@plt+0x13c34>
   7b674:	ldrb	r3, [r5, #42]	; 0x2a
   7b678:	mvn	ip, #0
   7b67c:	mov	r1, #200	; 0xc8
   7b680:	mov	r2, r4
   7b684:	str	r0, [r5]
   7b688:	mov	r0, r6
   7b68c:	strh	ip, [r5, #32]
   7b690:	strh	r1, [r5, #38]	; 0x26
   7b694:	orr	r3, r3, #66	; 0x42
   7b698:	strb	r3, [r5, #42]	; 0x2a
   7b69c:	ldr	r1, [sl, #16]
   7b6a0:	bl	24ec0 <fputs@plt+0x13dd0>
   7b6a4:	str	r0, [r9, #20]
   7b6a8:	mov	r7, r0
   7b6ac:	ldrb	r2, [r6, #69]	; 0x45
   7b6b0:	cmp	r2, #0
   7b6b4:	bne	7b5ac <fputs@plt+0x6a4bc>
   7b6b8:	ldrb	r3, [r0, #4]
   7b6bc:	ldrh	r1, [r5, #36]	; 0x24
   7b6c0:	sub	r3, r3, #115	; 0x73
   7b6c4:	uxtb	r3, r3
   7b6c8:	cmp	r3, #1
   7b6cc:	str	r1, [sp, #28]
   7b6d0:	str	r3, [sp, #32]
   7b6d4:	bls	7b864 <fputs@plt+0x6a774>
   7b6d8:	ldr	r3, [sp, #28]
   7b6dc:	cmp	r3, #2
   7b6e0:	bhi	7ba64 <fputs@plt+0x6a974>
   7b6e4:	ldr	r3, [pc, #2356]	; 7c020 <fputs@plt+0x6af30>
   7b6e8:	mov	r1, r7
   7b6ec:	add	r3, pc, r3
   7b6f0:	ldr	r2, [sp, #44]	; 0x2c
   7b6f4:	ldr	r0, [sp, #52]	; 0x34
   7b6f8:	ldr	r8, [r2, #536]	; 0x218
   7b6fc:	str	r3, [sl, #20]
   7b700:	ldr	r3, [sp, #24]
   7b704:	str	r3, [r2, #536]	; 0x218
   7b708:	bl	21538 <fputs@plt+0x10448>
   7b70c:	ldr	r1, [sp, #24]
   7b710:	mov	r2, r7
   7b714:	ldr	r3, [sp, #44]	; 0x2c
   7b718:	str	r1, [r3, #536]	; 0x218
   7b71c:	b	7b724 <fputs@plt+0x6a634>
   7b720:	mov	r2, r3
   7b724:	ldr	r3, [r2, #48]	; 0x30
   7b728:	cmp	r3, #0
   7b72c:	bne	7b720 <fputs@plt+0x6a630>
   7b730:	ldr	r1, [sp, #16]
   7b734:	ldr	r3, [sp, #24]
   7b738:	ldr	r2, [r2]
   7b73c:	add	r0, r3, r1
   7b740:	ldr	r1, [r0, #12]
   7b744:	cmp	r1, #0
   7b748:	beq	7bc04 <fputs@plt+0x6ab14>
   7b74c:	cmp	r2, #0
   7b750:	beq	7b764 <fputs@plt+0x6a674>
   7b754:	ldr	ip, [r1]
   7b758:	ldr	r3, [r2]
   7b75c:	cmp	r3, ip
   7b760:	bne	7baac <fputs@plt+0x6a9bc>
   7b764:	ldr	r2, [sp, #44]	; 0x2c
   7b768:	add	r3, r5, #4
   7b76c:	ldr	r0, [r2]
   7b770:	add	r2, r5, #34	; 0x22
   7b774:	bl	59ad4 <fputs@plt+0x489e4>
   7b778:	ldr	r3, [sp, #32]
   7b77c:	cmp	r3, #1
   7b780:	bls	7b9f8 <fputs@plt+0x6a908>
   7b784:	mov	r3, #0
   7b788:	ldr	r5, [r9, #16]
   7b78c:	str	r3, [sl, #20]
   7b790:	ldr	r3, [sp, #44]	; 0x2c
   7b794:	cmp	r5, #0
   7b798:	str	r8, [r3, #536]	; 0x218
   7b79c:	bne	7b1d8 <fputs@plt+0x6a0e8>
   7b7a0:	ldr	r3, [r9, #8]
   7b7a4:	cmp	r3, #0
   7b7a8:	beq	7b954 <fputs@plt+0x6a864>
   7b7ac:	mov	r2, r9
   7b7b0:	mov	r1, r5
   7b7b4:	ldr	r0, [sp, #20]
   7b7b8:	bl	7af80 <fputs@plt+0x69e90>
   7b7bc:	cmp	r0, #0
   7b7c0:	mov	r4, r0
   7b7c4:	str	r0, [r9, #16]
   7b7c8:	beq	7b5ac <fputs@plt+0x6a4bc>
   7b7cc:	ldrh	r3, [r0, #36]	; 0x24
   7b7d0:	movw	r2, #65535	; 0xffff
   7b7d4:	cmp	r3, r2
   7b7d8:	beq	7c188 <fputs@plt+0x6b098>
   7b7dc:	ldrb	r2, [r0, #42]	; 0x2a
   7b7e0:	add	r3, r3, #1
   7b7e4:	strh	r3, [r0, #36]	; 0x24
   7b7e8:	tst	r2, #16
   7b7ec:	bne	7b80c <fputs@plt+0x6a71c>
   7b7f0:	ldrb	r3, [r9, #37]	; 0x25
   7b7f4:	ldr	r2, [r9, #8]
   7b7f8:	tst	r3, #4
   7b7fc:	bne	7ba90 <fputs@plt+0x6a9a0>
   7b800:	ldr	r3, [r0, #12]
   7b804:	cmp	r3, #0
   7b808:	beq	7b1d8 <fputs@plt+0x6a0e8>
   7b80c:	mov	r1, r4
   7b810:	ldr	r0, [sp, #20]
   7b814:	bl	59f44 <fputs@plt+0x48e54>
   7b818:	subs	r2, r0, #0
   7b81c:	bne	7b5ac <fputs@plt+0x6a4bc>
   7b820:	ldr	r1, [r4, #12]
   7b824:	ldr	r0, [sp, #60]	; 0x3c
   7b828:	bl	24ec0 <fputs@plt+0x13dd0>
   7b82c:	ldrsh	r5, [r4, #34]	; 0x22
   7b830:	mvn	r3, #0
   7b834:	mov	r1, r0
   7b838:	str	r0, [r9, #20]
   7b83c:	strh	r3, [r4, #34]	; 0x22
   7b840:	ldr	r0, [sp, #52]	; 0x34
   7b844:	bl	21538 <fputs@plt+0x10448>
   7b848:	strh	r5, [r4, #34]	; 0x22
   7b84c:	b	7b1d8 <fputs@plt+0x6a0e8>
   7b850:	mov	r3, #2
   7b854:	ldr	r0, [sp, #44]	; 0x2c
   7b858:	str	r3, [sp, #48]	; 0x30
   7b85c:	bl	3aac4 <fputs@plt+0x299d4>
   7b860:	b	7b5b4 <fputs@plt+0x6a4c4>
   7b864:	ldr	r1, [r0, #28]
   7b868:	ldr	r8, [r1]
   7b86c:	str	r1, [sp, #92]	; 0x5c
   7b870:	cmp	r8, #0
   7b874:	ble	7b938 <fputs@plt+0x6a848>
   7b878:	ldr	r3, [pc, #1956]	; 7c024 <fputs@plt+0x6af34>
   7b87c:	str	sl, [sp, #84]	; 0x54
   7b880:	ldr	r4, [pc, #1952]	; 7c028 <fputs@plt+0x6af38>
   7b884:	add	r3, pc, r3
   7b888:	add	r4, pc, r4
   7b88c:	str	r4, [sp, #72]	; 0x48
   7b890:	str	r3, [sp, #88]	; 0x58
   7b894:	b	7b8a8 <fputs@plt+0x6a7b8>
   7b898:	add	r2, r2, #1
   7b89c:	add	r1, r1, #72	; 0x48
   7b8a0:	cmp	r2, r8
   7b8a4:	beq	7b938 <fputs@plt+0x6a848>
   7b8a8:	ldr	r3, [r1, #12]
   7b8ac:	cmp	r3, #0
   7b8b0:	bne	7b898 <fputs@plt+0x6a7a8>
   7b8b4:	ldr	ip, [r1, #16]
   7b8b8:	cmp	ip, #0
   7b8bc:	beq	7b898 <fputs@plt+0x6a7a8>
   7b8c0:	ldr	r3, [sp, #84]	; 0x54
   7b8c4:	ldrb	r0, [ip]
   7b8c8:	ldr	r4, [sp, #88]	; 0x58
   7b8cc:	ldr	lr, [r3, #8]
   7b8d0:	add	r6, r4, r0
   7b8d4:	ldrb	r6, [r6, #336]	; 0x150
   7b8d8:	ldrb	r3, [lr]
   7b8dc:	add	r3, r4, r3
   7b8e0:	ldrb	r3, [r3, #336]	; 0x150
   7b8e4:	cmp	r3, r6
   7b8e8:	bne	7b898 <fputs@plt+0x6a7a8>
   7b8ec:	cmp	r0, #0
   7b8f0:	beq	7ba24 <fputs@plt+0x6a934>
   7b8f4:	ldr	r4, [sp, #72]	; 0x48
   7b8f8:	b	7b904 <fputs@plt+0x6a814>
   7b8fc:	cmp	r0, #0
   7b900:	beq	7ba20 <fputs@plt+0x6a930>
   7b904:	ldrb	r0, [ip, #1]!
   7b908:	ldrb	r3, [lr, #1]!
   7b90c:	add	r6, r4, r0
   7b910:	ldrb	r6, [r6, #336]	; 0x150
   7b914:	add	r3, r4, r3
   7b918:	ldrb	r3, [r3, #336]	; 0x150
   7b91c:	cmp	r6, r3
   7b920:	beq	7b8fc <fputs@plt+0x6a80c>
   7b924:	add	r2, r2, #1
   7b928:	add	r1, r1, #72	; 0x48
   7b92c:	str	r4, [sp, #72]	; 0x48
   7b930:	cmp	r2, r8
   7b934:	bne	7b8a8 <fputs@plt+0x6a7b8>
   7b938:	ldr	r3, [sp, #28]
   7b93c:	cmp	r3, #2
   7b940:	bhi	7ba64 <fputs@plt+0x6a974>
   7b944:	ldr	r3, [pc, #1760]	; 7c02c <fputs@plt+0x6af3c>
   7b948:	ldr	r1, [r7, #48]	; 0x30
   7b94c:	add	r3, pc, r3
   7b950:	b	7b6f0 <fputs@plt+0x6a600>
   7b954:	ldr	r4, [r9, #20]
   7b958:	ldr	r0, [sp, #52]	; 0x34
   7b95c:	mov	r1, r4
   7b960:	bl	21538 <fputs@plt+0x10448>
   7b964:	cmp	r0, #0
   7b968:	bne	7b5ac <fputs@plt+0x6a4bc>
   7b96c:	ldr	r6, [sp, #60]	; 0x3c
   7b970:	mov	r2, #72	; 0x48
   7b974:	mov	r3, #0
   7b978:	mov	r0, r6
   7b97c:	bl	2416c <fputs@plt+0x1307c>
   7b980:	cmp	r0, #0
   7b984:	mov	r5, r0
   7b988:	str	r0, [r9, #16]
   7b98c:	beq	7b5ac <fputs@plt+0x6a4bc>
   7b990:	mov	r3, #1
   7b994:	mov	r2, r0
   7b998:	ldr	r1, [sp, #80]	; 0x50
   7b99c:	mov	r0, r6
   7b9a0:	strh	r3, [r5, #36]	; 0x24
   7b9a4:	bl	44c0c <fputs@plt+0x33b1c>
   7b9a8:	str	r0, [r5]
   7b9ac:	b	7b9b4 <fputs@plt+0x6a8c4>
   7b9b0:	mov	r4, r3
   7b9b4:	ldr	r3, [r4, #48]	; 0x30
   7b9b8:	cmp	r3, #0
   7b9bc:	bne	7b9b0 <fputs@plt+0x6a8c0>
   7b9c0:	ldr	r0, [sp, #20]
   7b9c4:	add	r3, r5, #4
   7b9c8:	add	r2, r5, #34	; 0x22
   7b9cc:	ldr	r1, [r4]
   7b9d0:	ldr	r0, [r0]
   7b9d4:	bl	59ad4 <fputs@plt+0x489e4>
   7b9d8:	ldrb	r3, [r5, #42]	; 0x2a
   7b9dc:	mvn	r1, #0
   7b9e0:	mov	r2, #200	; 0xc8
   7b9e4:	strh	r1, [r5, #32]
   7b9e8:	strh	r2, [r5, #38]	; 0x26
   7b9ec:	orr	r3, r3, #2
   7b9f0:	strb	r3, [r5, #42]	; 0x2a
   7b9f4:	b	7b1d8 <fputs@plt+0x6a0e8>
   7b9f8:	ldr	r3, [r7, #8]
   7b9fc:	tst	r3, #8192	; 0x2000
   7ba00:	bne	7bc0c <fputs@plt+0x6ab1c>
   7ba04:	ldr	r3, [pc, #1572]	; 7c030 <fputs@plt+0x6af40>
   7ba08:	add	r3, pc, r3
   7ba0c:	mov	r1, r7
   7ba10:	str	r3, [sl, #20]
   7ba14:	ldr	r0, [sp, #52]	; 0x34
   7ba18:	bl	21538 <fputs@plt+0x10448>
   7ba1c:	b	7b784 <fputs@plt+0x6a694>
   7ba20:	str	r4, [sp, #72]	; 0x48
   7ba24:	ldr	r0, [sp, #28]
   7ba28:	add	r3, r2, r2, lsl #3
   7ba2c:	ldr	ip, [sp, #92]	; 0x5c
   7ba30:	add	r0, r0, #1
   7ba34:	uxth	lr, r0
   7ba38:	ldr	r0, [r7, #8]
   7ba3c:	add	r3, ip, r3, lsl #3
   7ba40:	str	r5, [r1, #24]
   7ba44:	str	lr, [sp, #28]
   7ba48:	ldrb	ip, [r3, #45]	; 0x2d
   7ba4c:	orr	r0, r0, #8192	; 0x2000
   7ba50:	orr	ip, ip, #32
   7ba54:	strb	ip, [r3, #45]	; 0x2d
   7ba58:	strh	lr, [r5, #36]	; 0x24
   7ba5c:	str	r0, [r7, #8]
   7ba60:	b	7b898 <fputs@plt+0x6a7a8>
   7ba64:	ldr	r2, [sp, #16]
   7ba68:	ldr	r3, [sp, #24]
   7ba6c:	ldr	r1, [pc, #1472]	; 7c034 <fputs@plt+0x6af44>
   7ba70:	ldr	r0, [sp, #44]	; 0x2c
   7ba74:	add	r3, r3, r2
   7ba78:	mov	r2, #2
   7ba7c:	add	r1, pc, r1
   7ba80:	str	r2, [sp, #48]	; 0x30
   7ba84:	ldr	r2, [r3, #8]
   7ba88:	bl	3aac4 <fputs@plt+0x299d4>
   7ba8c:	b	7b5b4 <fputs@plt+0x6a4c4>
   7ba90:	ldr	r1, [pc, #1440]	; 7c038 <fputs@plt+0x6af48>
   7ba94:	ldr	r0, [sp, #20]
   7ba98:	add	r1, pc, r1
   7ba9c:	bl	3aac4 <fputs@plt+0x299d4>
   7baa0:	mov	r3, #2
   7baa4:	str	r3, [sp, #48]	; 0x30
   7baa8:	b	7b5b4 <fputs@plt+0x6a4c4>
   7baac:	mov	r1, #2
   7bab0:	ldr	r4, [sp, #44]	; 0x2c
   7bab4:	str	r1, [sp, #48]	; 0x30
   7bab8:	ldr	r1, [pc, #1404]	; 7c03c <fputs@plt+0x6af4c>
   7babc:	ldr	r2, [r0, #8]
   7bac0:	mov	r0, r4
   7bac4:	str	ip, [sp]
   7bac8:	add	r1, pc, r1
   7bacc:	bl	3aac4 <fputs@plt+0x299d4>
   7bad0:	str	r8, [r4, #536]	; 0x218
   7bad4:	b	7b5b4 <fputs@plt+0x6a4c4>
   7bad8:	ldr	r3, [r8, #4]
   7badc:	cmp	r3, #0
   7bae0:	movgt	r6, #0
   7bae4:	ble	7c1dc <fputs@plt+0x6b0ec>
   7bae8:	ldr	r2, [sp, #32]
   7baec:	ldr	r3, [r8]
   7baf0:	ldrsh	lr, [r2, #34]	; 0x22
   7baf4:	ldr	r5, [r3, r6, lsl #3]
   7baf8:	ldr	sl, [r2, #4]
   7bafc:	cmp	lr, #0
   7bb00:	ble	7bb74 <fputs@plt+0x6aa84>
   7bb04:	ldrb	r3, [r5]
   7bb08:	mov	r4, #0
   7bb0c:	ldr	r2, [sp, #44]	; 0x2c
   7bb10:	add	r3, r2, r3
   7bb14:	ldrb	fp, [r3, #336]	; 0x150
   7bb18:	ldr	r3, [sl, r4, lsl #4]
   7bb1c:	ldrb	r2, [r3]
   7bb20:	add	r1, r9, r2
   7bb24:	ldrb	r1, [r1, #336]	; 0x150
   7bb28:	cmp	r1, fp
   7bb2c:	bne	7bb68 <fputs@plt+0x6aa78>
   7bb30:	cmp	r2, #0
   7bb34:	beq	7bb94 <fputs@plt+0x6aaa4>
   7bb38:	mov	r1, r5
   7bb3c:	b	7bb48 <fputs@plt+0x6aa58>
   7bb40:	cmp	r0, #0
   7bb44:	beq	7bb94 <fputs@plt+0x6aaa4>
   7bb48:	ldrb	r0, [r3, #1]!
   7bb4c:	ldrb	r2, [r1, #1]!
   7bb50:	add	ip, r7, r0
   7bb54:	ldrb	ip, [ip, #336]	; 0x150
   7bb58:	add	r2, r7, r2
   7bb5c:	ldrb	r2, [r2, #336]	; 0x150
   7bb60:	cmp	ip, r2
   7bb64:	beq	7bb40 <fputs@plt+0x6aa50>
   7bb68:	add	r4, r4, #1
   7bb6c:	cmp	r4, lr
   7bb70:	bne	7bb18 <fputs@plt+0x6aa28>
   7bb74:	ldr	r1, [pc, #1220]	; 7c040 <fputs@plt+0x6af50>
   7bb78:	mov	r2, r5
   7bb7c:	ldr	r0, [sp, #20]
   7bb80:	add	r1, pc, r1
   7bb84:	bl	3aac4 <fputs@plt+0x299d4>
   7bb88:	mov	r3, #2
   7bb8c:	str	r3, [sp, #48]	; 0x30
   7bb90:	b	7b5b4 <fputs@plt+0x6a4c4>
   7bb94:	ldr	sl, [sp, #16]
   7bb98:	add	r0, sp, #104	; 0x68
   7bb9c:	add	r3, sp, #100	; 0x64
   7bba0:	mov	r2, r5
   7bba4:	str	r0, [sp]
   7bba8:	ldr	r0, [sp, #24]
   7bbac:	mov	r1, sl
   7bbb0:	bl	17138 <fputs@plt+0x6048>
   7bbb4:	cmp	r0, #0
   7bbb8:	beq	7bb74 <fputs@plt+0x6aa84>
   7bbbc:	ldr	r2, [sp, #16]
   7bbc0:	add	r6, r6, #1
   7bbc4:	ldrd	r0, [sp, #20]
   7bbc8:	ldr	r3, [sp, #64]	; 0x40
   7bbcc:	stm	sp, {r2, r4}
   7bbd0:	ldr	r2, [sp, #36]	; 0x24
   7bbd4:	add	r3, r3, #32
   7bbd8:	str	r2, [sp, #8]
   7bbdc:	str	r3, [sp, #12]
   7bbe0:	ldr	r2, [sp, #100]	; 0x64
   7bbe4:	ldr	r3, [sp, #104]	; 0x68
   7bbe8:	bl	3cc04 <fputs@plt+0x2bb14>
   7bbec:	ldr	r3, [r8, #4]
   7bbf0:	cmp	r6, r3
   7bbf4:	blt	7bae8 <fputs@plt+0x6a9f8>
   7bbf8:	ldr	r3, [sp, #24]
   7bbfc:	ldr	r1, [r3]
   7bc00:	b	7b2e8 <fputs@plt+0x6a1f8>
   7bc04:	mov	r1, r2
   7bc08:	b	7b764 <fputs@plt+0x6a674>
   7bc0c:	ldr	r3, [pc, #1072]	; 7c044 <fputs@plt+0x6af54>
   7bc10:	add	r3, pc, r3
   7bc14:	b	7ba0c <fputs@plt+0x6a91c>
   7bc18:	cmp	r2, #0
   7bc1c:	bne	7c208 <fputs@plt+0x6b118>
   7bc20:	ldr	r3, [sp, #28]
   7bc24:	ldr	r4, [r3, #52]	; 0x34
   7bc28:	cmp	r4, #0
   7bc2c:	bne	7c208 <fputs@plt+0x6b118>
   7bc30:	ldrsh	r3, [r0, #34]	; 0x22
   7bc34:	cmp	r3, #0
   7bc38:	ble	7b2e4 <fputs@plt+0x6a1f4>
   7bc3c:	add	r6, sp, #100	; 0x64
   7bc40:	add	r5, sp, #104	; 0x68
   7bc44:	str	sl, [sp, #52]	; 0x34
   7bc48:	ldr	r3, [sp, #64]	; 0x40
   7bc4c:	str	r7, [sp, #56]	; 0x38
   7bc50:	ldr	fp, [sp, #16]
   7bc54:	ldr	sl, [sp, #24]
   7bc58:	add	r8, r3, #32
   7bc5c:	ldr	r7, [sp, #32]
   7bc60:	b	7bc74 <fputs@plt+0x6ab84>
   7bc64:	ldrsh	r3, [r7, #34]	; 0x22
   7bc68:	add	r4, r4, #1
   7bc6c:	cmp	r4, r3
   7bc70:	bge	7bcc4 <fputs@plt+0x6abd4>
   7bc74:	ldr	r2, [r7, #4]
   7bc78:	mov	r3, r6
   7bc7c:	mov	r1, fp
   7bc80:	mov	r0, sl
   7bc84:	ldr	r2, [r2, r4, lsl #4]
   7bc88:	str	r5, [sp]
   7bc8c:	bl	17138 <fputs@plt+0x6048>
   7bc90:	cmp	r0, #0
   7bc94:	beq	7bc64 <fputs@plt+0x6ab74>
   7bc98:	mov	r1, sl
   7bc9c:	str	fp, [sp]
   7bca0:	ldr	r3, [sp, #36]	; 0x24
   7bca4:	str	r4, [sp, #4]
   7bca8:	ldr	r0, [sp, #20]
   7bcac:	ldr	r2, [sp, #100]	; 0x64
   7bcb0:	str	r3, [sp, #8]
   7bcb4:	str	r8, [sp, #12]
   7bcb8:	ldr	r3, [sp, #104]	; 0x68
   7bcbc:	bl	3cc04 <fputs@plt+0x2bb14>
   7bcc0:	b	7bc64 <fputs@plt+0x6ab74>
   7bcc4:	ldr	r3, [sp, #28]
   7bcc8:	ldr	sl, [sp, #52]	; 0x34
   7bccc:	ldr	r7, [sp, #56]	; 0x38
   7bcd0:	ldr	r2, [r3, #48]	; 0x30
   7bcd4:	b	7b28c <fputs@plt+0x6a19c>
   7bcd8:	ldr	r4, [sp, #28]
   7bcdc:	mov	r0, r2
   7bce0:	ldr	r1, [r4, #44]	; 0x2c
   7bce4:	bl	17270 <fputs@plt+0x6180>
   7bce8:	ldr	r2, [r4, #48]	; 0x30
   7bcec:	b	7b2ac <fputs@plt+0x6a1bc>
   7bcf0:	ldr	r8, [r6, #64]	; 0x40
   7bcf4:	cmp	r8, #0
   7bcf8:	beq	7c11c <fputs@plt+0x6b02c>
   7bcfc:	mov	r1, r8
   7bd00:	mov	r0, r9
   7bd04:	bl	1cac4 <fputs@plt+0xb9d4>
   7bd08:	cmp	r0, #0
   7bd0c:	blt	7c108 <fputs@plt+0x6b018>
   7bd10:	ldr	r3, [r9, #16]
   7bd14:	mov	r8, #0
   7bd18:	ldr	r3, [r3, r0, lsl #4]
   7bd1c:	str	r3, [sp, #44]	; 0x2c
   7bd20:	ldrsh	r2, [r6, #34]	; 0x22
   7bd24:	cmp	r2, #0
   7bd28:	ble	7b550 <fputs@plt+0x6a460>
   7bd2c:	ldr	r1, [sp, #24]
   7bd30:	adds	r3, r8, #0
   7bd34:	mov	r4, #0
   7bd38:	movne	r3, #1
   7bd3c:	str	r8, [sp, #52]	; 0x34
   7bd40:	mov	r8, r5
   7bd44:	cmp	r1, r4
   7bd48:	moveq	r3, r4
   7bd4c:	str	r3, [sp, #28]
   7bd50:	b	7bf28 <fputs@plt+0x6ae38>
   7bd54:	ldr	r3, [fp, #8]
   7bd58:	tst	r3, #65536	; 0x10000
   7bd5c:	bne	7bd6c <fputs@plt+0x6ac7c>
   7bd60:	ldrb	r3, [r1, #15]
   7bd64:	tst	r3, #2
   7bd68:	bne	7bf1c <fputs@plt+0x6ae2c>
   7bd6c:	ldr	r2, [sp, #24]
   7bd70:	ldr	r3, [sp, #32]
   7bd74:	cmp	r3, #0
   7bd78:	movle	r3, #0
   7bd7c:	movgt	r3, #1
   7bd80:	cmp	r2, #0
   7bd84:	movne	r3, #0
   7bd88:	cmp	r3, #0
   7bd8c:	beq	7bdc0 <fputs@plt+0x6acd0>
   7bd90:	ldr	r3, [sp, #16]
   7bd94:	ldrb	r3, [r3, #36]	; 0x24
   7bd98:	tst	r3, #4
   7bd9c:	bne	7bfbc <fputs@plt+0x6aecc>
   7bda0:	ldr	r3, [sp, #16]
   7bda4:	ldr	r0, [r3, #52]	; 0x34
   7bda8:	cmp	r0, #0
   7bdac:	beq	7bdc0 <fputs@plt+0x6acd0>
   7bdb0:	mov	r1, r5
   7bdb4:	bl	1c78c <fputs@plt+0xb69c>
   7bdb8:	cmp	r0, #0
   7bdbc:	bge	7bfe0 <fputs@plt+0x6aef0>
   7bdc0:	mov	r2, r5
   7bdc4:	mov	r1, #27
   7bdc8:	mov	r0, r9
   7bdcc:	bl	23640 <fputs@plt+0x12550>
   7bdd0:	ldr	r3, [sp, #56]	; 0x38
   7bdd4:	mov	r7, r0
   7bdd8:	cmp	r3, #4
   7bddc:	beq	7c060 <fputs@plt+0x6af70>
   7bde0:	ldr	r3, [sp, #40]	; 0x28
   7bde4:	ldr	r3, [r3]
   7bde8:	cmp	r3, #1
   7bdec:	ble	7bfb4 <fputs@plt+0x6aec4>
   7bdf0:	mov	r1, #27
   7bdf4:	mov	r0, r9
   7bdf8:	ldr	r2, [sp, #36]	; 0x24
   7bdfc:	bl	23640 <fputs@plt+0x12550>
   7be00:	mov	r1, #0
   7be04:	mov	r3, r7
   7be08:	mov	r2, r0
   7be0c:	ldr	r0, [sp, #20]
   7be10:	str	r1, [sp]
   7be14:	mov	r1, #122	; 0x7a
   7be18:	bl	3cb48 <fputs@plt+0x2ba58>
   7be1c:	ldr	r3, [sp, #44]	; 0x2c
   7be20:	mov	r7, r0
   7be24:	cmp	r3, #0
   7be28:	beq	7bfb4 <fputs@plt+0x6aec4>
   7be2c:	mov	r1, #27
   7be30:	mov	r0, r9
   7be34:	ldr	r2, [sp, #44]	; 0x2c
   7be38:	mov	r8, #0
   7be3c:	bl	23640 <fputs@plt+0x12550>
   7be40:	mov	r2, r0
   7be44:	mov	r3, r7
   7be48:	str	r8, [sp]
   7be4c:	mov	r1, #122	; 0x7a
   7be50:	ldr	r0, [sp, #20]
   7be54:	bl	3cb48 <fputs@plt+0x2ba58>
   7be58:	mov	r7, r0
   7be5c:	ldr	r3, [sp, #20]
   7be60:	mov	r1, sl
   7be64:	mov	r2, r7
   7be68:	ldr	r0, [r3]
   7be6c:	bl	30ab8 <fputs@plt+0x1f9c8>
   7be70:	mov	sl, r0
   7be74:	subs	r0, r5, #0
   7be78:	str	r5, [sp, #104]	; 0x68
   7be7c:	beq	7be88 <fputs@plt+0x6ad98>
   7be80:	bl	10f34 <strlen@plt>
   7be84:	bic	r0, r0, #-1073741824	; 0xc0000000
   7be88:	cmp	sl, #0
   7be8c:	str	r0, [sp, #108]	; 0x6c
   7be90:	beq	7bf08 <fputs@plt+0x6ae18>
   7be94:	mov	r0, #0
   7be98:	add	r3, sp, #108	; 0x6c
   7be9c:	add	r2, sp, #104	; 0x68
   7bea0:	mov	r1, sl
   7bea4:	str	r0, [sp]
   7bea8:	ldr	r0, [sp, #20]
   7beac:	bl	23198 <fputs@plt+0x120a8>
   7beb0:	ldr	r3, [fp, #8]
   7beb4:	tst	r3, #1024	; 0x400
   7beb8:	beq	7bf08 <fputs@plt+0x6ae18>
   7bebc:	ldm	sl, {r3, r7}
   7bec0:	ldr	r2, [sp, #52]	; 0x34
   7bec4:	add	r3, r3, r3, lsl #2
   7bec8:	lsl	r3, r3, #2
   7becc:	cmp	r2, #0
   7bed0:	sub	r3, r3, #20
   7bed4:	add	r7, r7, r3
   7bed8:	beq	7c0e8 <fputs@plt+0x6aff8>
   7bedc:	ldr	r2, [r2]
   7bee0:	add	r3, r4, r4, lsl #2
   7bee4:	mov	r0, r9
   7bee8:	ldr	r2, [r2, #4]
   7beec:	add	r3, r2, r3, lsl #2
   7bef0:	ldr	r1, [r3, #8]
   7bef4:	bl	24d24 <fputs@plt+0x13c34>
   7bef8:	str	r0, [r7, #8]
   7befc:	ldrb	r3, [r7, #13]
   7bf00:	orr	r3, r3, #2
   7bf04:	strb	r3, [r7, #13]
   7bf08:	mov	r1, r8
   7bf0c:	mov	r0, r9
   7bf10:	bl	19bf4 <fputs@plt+0x8b04>
   7bf14:	ldrsh	r2, [r6, #34]	; 0x22
   7bf18:	mov	r8, #1
   7bf1c:	add	r4, r4, #1
   7bf20:	cmp	r2, r4
   7bf24:	ble	7bfa4 <fputs@plt+0x6aeb4>
   7bf28:	ldr	r1, [sp, #28]
   7bf2c:	lsl	r7, r4, #4
   7bf30:	ldr	r3, [r6, #4]
   7bf34:	cmp	r1, #0
   7bf38:	add	r1, r3, r7
   7bf3c:	ldr	r5, [r3, r4, lsl #4]
   7bf40:	beq	7bd54 <fputs@plt+0x6ac64>
   7bf44:	add	r0, r4, r4, lsl #2
   7bf48:	mov	r3, #0
   7bf4c:	ldr	r2, [sp, #24]
   7bf50:	ldr	r1, [sp, #52]	; 0x34
   7bf54:	ldr	ip, [r1]
   7bf58:	mov	r1, r3
   7bf5c:	ldr	ip, [ip, #4]
   7bf60:	add	r0, ip, r0, lsl #2
   7bf64:	ldr	r0, [r0, #8]
   7bf68:	bl	29ad0 <fputs@plt+0x189e0>
   7bf6c:	cmp	r0, #0
   7bf70:	beq	7bf94 <fputs@plt+0x6aea4>
   7bf74:	ldr	r3, [fp, #8]
   7bf78:	tst	r3, #65536	; 0x10000
   7bf7c:	bne	7bdc0 <fputs@plt+0x6acd0>
   7bf80:	ldr	r3, [r6, #4]
   7bf84:	add	r7, r3, r7
   7bf88:	ldrb	r3, [r7, #15]
   7bf8c:	tst	r3, #2
   7bf90:	beq	7bdc0 <fputs@plt+0x6acd0>
   7bf94:	ldrsh	r2, [r6, #34]	; 0x22
   7bf98:	add	r4, r4, #1
   7bf9c:	cmp	r2, r4
   7bfa0:	bgt	7bf28 <fputs@plt+0x6ae38>
   7bfa4:	ldr	r3, [sp, #40]	; 0x28
   7bfa8:	mov	r5, r8
   7bfac:	ldr	r4, [r3]
   7bfb0:	b	7b550 <fputs@plt+0x6a460>
   7bfb4:	mov	r8, #0
   7bfb8:	b	7be5c <fputs@plt+0x6ad6c>
   7bfbc:	mov	r0, #0
   7bfc0:	mov	r2, r5
   7bfc4:	ldr	r1, [sp, #32]
   7bfc8:	mov	r3, r0
   7bfcc:	str	r0, [sp]
   7bfd0:	ldr	r0, [sp, #40]	; 0x28
   7bfd4:	bl	17138 <fputs@plt+0x6048>
   7bfd8:	cmp	r0, #0
   7bfdc:	beq	7bda0 <fputs@plt+0x6acb0>
   7bfe0:	mov	r8, #1
   7bfe4:	b	7bf94 <fputs@plt+0x6aea4>
   7bfe8:			; <UNDEFINED> instruction: 0xfff9c2c4
   7bfec:	andeq	pc, r1, r0, lsl #29
   7bff0:	andeq	sl, r1, r0, lsr sl
   7bff4:	andeq	sl, r1, r4, lsr #20
   7bff8:	ldrdeq	sl, [r1], -r8
   7bffc:	andeq	sl, r1, ip, lsr #17
   7c000:	andeq	sl, r1, r8, lsr #17
   7c004:	muleq	r1, ip, r8
   7c008:	andeq	pc, r1, r8, lsl #25
   7c00c:	andeq	sp, r1, r8, lsl #28
   7c010:	andeq	sp, r1, r8, ror #27
   7c014:	andeq	sl, r1, ip, ror #11
   7c018:	andeq	pc, r1, r0, lsl #21
   7c01c:	andeq	pc, r1, r8, lsl r9	; <UNPREDICTABLE>
   7c020:	andeq	pc, r1, r8, ror #18
   7c024:	andeq	sl, r1, r4, ror #4
   7c028:	andeq	sl, r1, r0, ror #4
   7c02c:	andeq	pc, r1, r8, lsl #14
   7c030:	andeq	pc, r1, ip, lsl #9
   7c034:	andeq	pc, r1, r8, asr r4	; <UNPREDICTABLE>
   7c038:	andeq	pc, r1, r4, lsr #8
   7c03c:	andeq	pc, r1, r8, lsr r4	; <UNPREDICTABLE>
   7c040:	andeq	pc, r1, ip, asr #8
   7c044:	andeq	pc, r1, r0, ror #4
   7c048:	andeq	ip, r1, r8, asr #18
   7c04c:	andeq	ip, r1, r8, lsr r9
   7c050:	andeq	lr, r1, r4, asr #29
   7c054:	muleq	r1, ip, sp
   7c058:	muleq	r1, r8, sp
   7c05c:	andeq	lr, r1, ip, asr #26
   7c060:	mov	r1, #27
   7c064:	mov	r8, #0
   7c068:	ldr	r2, [sp, #36]	; 0x24
   7c06c:	mov	r0, r9
   7c070:	bl	23640 <fputs@plt+0x12550>
   7c074:	mov	r2, r0
   7c078:	mov	r3, r7
   7c07c:	str	r8, [sp]
   7c080:	mov	r1, #122	; 0x7a
   7c084:	ldr	r0, [sp, #20]
   7c088:	bl	3cb48 <fputs@plt+0x2ba58>
   7c08c:	ldr	r3, [sp, #44]	; 0x2c
   7c090:	mov	r7, r0
   7c094:	cmp	r3, r8
   7c098:	beq	7c0c8 <fputs@plt+0x6afd8>
   7c09c:	mov	r1, #27
   7c0a0:	mov	r0, r9
   7c0a4:	ldr	r2, [sp, #44]	; 0x2c
   7c0a8:	bl	23640 <fputs@plt+0x12550>
   7c0ac:	mov	r2, r0
   7c0b0:	mov	r3, r7
   7c0b4:	str	r8, [sp]
   7c0b8:	mov	r1, #122	; 0x7a
   7c0bc:	ldr	r0, [sp, #20]
   7c0c0:	bl	3cb48 <fputs@plt+0x2ba58>
   7c0c4:	mov	r7, r0
   7c0c8:	mov	r3, r5
   7c0cc:	mov	r0, r9
   7c0d0:	ldr	r2, [sp, #36]	; 0x24
   7c0d4:	ldr	r1, [sp, #84]	; 0x54
   7c0d8:	bl	44c0c <fputs@plt+0x33b1c>
   7c0dc:	mov	r5, r0
   7c0e0:	mov	r8, r0
   7c0e4:	b	7be5c <fputs@plt+0x6ad6c>
   7c0e8:	mov	r0, r9
   7c0ec:	str	r5, [sp]
   7c0f0:	ldr	r3, [sp, #36]	; 0x24
   7c0f4:	ldr	r2, [sp, #44]	; 0x2c
   7c0f8:	ldr	r1, [sp, #88]	; 0x58
   7c0fc:	bl	44c0c <fputs@plt+0x33b1c>
   7c100:	str	r0, [r7, #8]
   7c104:	b	7befc <fputs@plt+0x6ae0c>
   7c108:	ldr	r3, [pc, #-200]	; 7c048 <fputs@plt+0x6af58>
   7c10c:	mov	r8, #0
   7c110:	add	r3, pc, r3
   7c114:	str	r3, [sp, #44]	; 0x2c
   7c118:	b	7bd20 <fputs@plt+0x6ac30>
   7c11c:	ldr	r3, [pc, #-216]	; 7c04c <fputs@plt+0x6af5c>
   7c120:	add	r3, pc, r3
   7c124:	str	r3, [sp, #44]	; 0x2c
   7c128:	b	7bd20 <fputs@plt+0x6ac30>
   7c12c:	ldr	r0, [sp, #60]	; 0x3c
   7c130:	mov	fp, sl
   7c134:	ldr	r1, [sp, #76]	; 0x4c
   7c138:	bl	222ec <fputs@plt+0x111fc>
   7c13c:	ldr	r3, [sp, #64]	; 0x40
   7c140:	str	sl, [r3]
   7c144:	cmp	fp, #0
   7c148:	beq	7b5b4 <fputs@plt+0x6a4c4>
   7c14c:	ldr	r3, [sp, #60]	; 0x3c
   7c150:	ldr	r2, [fp]
   7c154:	ldr	r3, [r3, #100]	; 0x64
   7c158:	cmp	r2, r3
   7c15c:	ble	7b5b4 <fputs@plt+0x6a4c4>
   7c160:	ldr	r1, [pc, #-280]	; 7c050 <fputs@plt+0x6af60>
   7c164:	mov	r3, #2
   7c168:	ldr	r0, [sp, #20]
   7c16c:	str	r3, [sp, #48]	; 0x30
   7c170:	add	r1, pc, r1
   7c174:	bl	3aac4 <fputs@plt+0x299d4>
   7c178:	b	7b5b4 <fputs@plt+0x6a4c4>
   7c17c:	ldr	r3, [sp, #64]	; 0x40
   7c180:	ldr	fp, [r3]
   7c184:	b	7c144 <fputs@plt+0x6b054>
   7c188:	ldr	r1, [pc, #-316]	; 7c054 <fputs@plt+0x6af64>
   7c18c:	mov	r3, #2
   7c190:	ldr	r2, [r0]
   7c194:	str	r3, [sp, #48]	; 0x30
   7c198:	ldr	r0, [sp, #20]
   7c19c:	add	r1, pc, r1
   7c1a0:	bl	3aac4 <fputs@plt+0x299d4>
   7c1a4:	str	r5, [r9, #16]
   7c1a8:	b	7b5b4 <fputs@plt+0x6a4c4>
   7c1ac:	ldr	r3, [sp, #40]	; 0x28
   7c1b0:	ldr	r4, [r3]
   7c1b4:	ldr	r3, [r2, #12]
   7c1b8:	cmp	r4, #0
   7c1bc:	ldr	r3, [r3, #8]
   7c1c0:	str	r3, [sp, #24]
   7c1c4:	bgt	7b490 <fputs@plt+0x6a3a0>
   7c1c8:	b	7b578 <fputs@plt+0x6a488>
   7c1cc:	ldr	r0, [sp, #20]
   7c1d0:	ldr	r1, [sp, #92]	; 0x5c
   7c1d4:	bl	3aac4 <fputs@plt+0x299d4>
   7c1d8:	b	7b444 <fputs@plt+0x6a354>
   7c1dc:	ldr	sl, [sp, #16]
   7c1e0:	ldr	r3, [sp, #24]
   7c1e4:	ldr	r1, [r3]
   7c1e8:	b	7b2e8 <fputs@plt+0x6a1f8>
   7c1ec:	ldr	r1, [pc, #-412]	; 7c058 <fputs@plt+0x6af68>
   7c1f0:	mov	r3, #2
   7c1f4:	ldr	r0, [sp, #20]
   7c1f8:	str	r3, [sp, #48]	; 0x30
   7c1fc:	add	r1, pc, r1
   7c200:	bl	3aac4 <fputs@plt+0x299d4>
   7c204:	b	7b5b4 <fputs@plt+0x6a4c4>
   7c208:	ldr	r1, [pc, #-436]	; 7c05c <fputs@plt+0x6af6c>
   7c20c:	mov	r2, #0
   7c210:	ldr	r0, [sp, #20]
   7c214:	add	r1, pc, r1
   7c218:	bl	3aac4 <fputs@plt+0x299d4>
   7c21c:	mov	r3, #2
   7c220:	str	r3, [sp, #48]	; 0x30
   7c224:	b	7b5b4 <fputs@plt+0x6a4c4>
   7c228:	strd	r4, [sp, #-24]!	; 0xffffffe8
   7c22c:	mov	r5, r1
   7c230:	strd	r6, [sp, #8]
   7c234:	add	r7, r1, #8
   7c238:	mov	r1, #0
   7c23c:	mov	r2, r7
   7c240:	mov	r6, r0
   7c244:	str	r8, [sp, #16]
   7c248:	str	lr, [sp, #20]
   7c24c:	bl	7af80 <fputs@plt+0x69e90>
   7c250:	mov	r4, r0
   7c254:	ldr	r0, [r6]
   7c258:	ldr	r1, [r5, #24]
   7c25c:	bl	21e78 <fputs@plt+0x10d88>
   7c260:	cmp	r4, #0
   7c264:	str	r4, [r5, #24]
   7c268:	beq	7c278 <fputs@plt+0x6b188>
   7c26c:	ldrh	r3, [r4, #36]	; 0x24
   7c270:	add	r3, r3, #1
   7c274:	strh	r3, [r4, #36]	; 0x24
   7c278:	mov	r1, r7
   7c27c:	mov	r0, r6
   7c280:	bl	3aeec <fputs@plt+0x29dfc>
   7c284:	cmp	r0, #0
   7c288:	ldrd	r6, [sp, #8]
   7c28c:	moveq	r0, r4
   7c290:	movne	r0, #0
   7c294:	ldrd	r4, [sp]
   7c298:	ldr	r8, [sp, #16]
   7c29c:	add	sp, sp, #20
   7c2a0:	pop	{pc}		; (ldr pc, [sp], #4)
   7c2a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7c2a8:	ldr	r5, [r0]
   7c2ac:	ldr	ip, [r5, #24]
   7c2b0:	strd	r6, [sp, #8]
   7c2b4:	strd	r8, [sp, #16]
   7c2b8:	strd	sl, [sp, #24]
   7c2bc:	str	lr, [sp, #32]
   7c2c0:	sub	sp, sp, #84	; 0x54
   7c2c4:	tst	ip, #524288	; 0x80000
   7c2c8:	ldr	sl, [sp, #120]	; 0x78
   7c2cc:	beq	7c49c <fputs@plt+0x6b3ac>
   7c2d0:	ldr	r6, [r1, #64]	; 0x40
   7c2d4:	mov	r9, r1
   7c2d8:	mov	fp, r0
   7c2dc:	strd	r2, [sp, #52]	; 0x34
   7c2e0:	cmp	r6, #0
   7c2e4:	beq	7c904 <fputs@plt+0x6b814>
   7c2e8:	mov	r1, r6
   7c2ec:	mov	r0, r5
   7c2f0:	bl	1cac4 <fputs@plt+0xb9d4>
   7c2f4:	lsl	r3, r0, #4
   7c2f8:	str	r0, [sp, #48]	; 0x30
   7c2fc:	ldr	r2, [r5, #16]
   7c300:	ldr	r4, [r9, #16]
   7c304:	ldrb	r1, [fp, #442]	; 0x1ba
   7c308:	ldr	r3, [r2, r3]
   7c30c:	cmp	r4, #0
   7c310:	str	r3, [sp, #28]
   7c314:	str	r1, [sp, #32]
   7c318:	beq	7c3d4 <fputs@plt+0x6b2e4>
   7c31c:	add	r3, sp, #68	; 0x44
   7c320:	str	r3, [sp, #36]	; 0x24
   7c324:	add	r3, sp, #72	; 0x48
   7c328:	str	r3, [sp, #40]	; 0x28
   7c32c:	mov	r3, #0
   7c330:	cmp	sl, #0
   7c334:	ldr	r1, [r4, #8]
   7c338:	str	r3, [sp, #68]	; 0x44
   7c33c:	str	r3, [sp, #72]	; 0x48
   7c340:	beq	7c358 <fputs@plt+0x6b268>
   7c344:	ldr	r0, [r9]
   7c348:	bl	29738 <fputs@plt+0x18648>
   7c34c:	cmp	r0, #0
   7c350:	bne	7c4d4 <fputs@plt+0x6b3e4>
   7c354:	ldr	r1, [r4, #8]
   7c358:	ldrb	r3, [fp, #442]	; 0x1ba
   7c35c:	cmp	r3, #0
   7c360:	beq	7c4b8 <fputs@plt+0x6b3c8>
   7c364:	mov	r0, r5
   7c368:	ldr	r2, [sp, #28]
   7c36c:	bl	16264 <fputs@plt+0x5174>
   7c370:	mov	r6, r0
   7c374:	cmp	r6, #0
   7c378:	beq	7c3a4 <fputs@plt+0x6b2b4>
   7c37c:	mov	r2, r4
   7c380:	mov	r0, fp
   7c384:	ldr	r3, [sp, #36]	; 0x24
   7c388:	ldr	r1, [sp, #40]	; 0x28
   7c38c:	str	r1, [sp]
   7c390:	mov	r1, r6
   7c394:	bl	3ef04 <fputs@plt+0x2de14>
   7c398:	subs	r3, r0, #0
   7c39c:	str	r3, [sp, #44]	; 0x2c
   7c3a0:	beq	7c5e8 <fputs@plt+0x6b4f8>
   7c3a4:	ldr	r3, [sp, #32]
   7c3a8:	cmp	r3, #0
   7c3ac:	beq	7c49c <fputs@plt+0x6b3ac>
   7c3b0:	ldrb	r3, [r5, #69]	; 0x45
   7c3b4:	cmp	r3, #0
   7c3b8:	bne	7c49c <fputs@plt+0x6b3ac>
   7c3bc:	cmp	r6, #0
   7c3c0:	beq	7c550 <fputs@plt+0x6b460>
   7c3c4:	ldr	r4, [r4, #4]
   7c3c8:	cmp	r4, #0
   7c3cc:	bne	7c32c <fputs@plt+0x6b23c>
   7c3d0:	ldr	r6, [r9, #64]	; 0x40
   7c3d4:	add	r8, sp, #76	; 0x4c
   7c3d8:	add	r0, r6, #56	; 0x38
   7c3dc:	mov	r2, r8
   7c3e0:	ldr	r1, [r9]
   7c3e4:	bl	149a8 <fputs@plt+0x38b8>
   7c3e8:	cmp	r0, #0
   7c3ec:	beq	7c49c <fputs@plt+0x6b3ac>
   7c3f0:	ldr	r4, [r0, #8]
   7c3f4:	cmp	r4, #0
   7c3f8:	beq	7c49c <fputs@plt+0x6b3ac>
   7c3fc:	add	r3, sp, #72	; 0x48
   7c400:	mov	r6, #0
   7c404:	str	r3, [sp, #28]
   7c408:	cmp	sl, #0
   7c40c:	str	r6, [sp, #72]	; 0x48
   7c410:	str	r6, [sp, #76]	; 0x4c
   7c414:	beq	7c434 <fputs@plt+0x6b344>
   7c418:	mov	r2, sl
   7c41c:	mov	r1, r4
   7c420:	ldr	r3, [sp, #124]	; 0x7c
   7c424:	mov	r0, r9
   7c428:	bl	16fd4 <fputs@plt+0x5ee4>
   7c42c:	cmp	r0, #0
   7c430:	beq	7c490 <fputs@plt+0x6b3a0>
   7c434:	ldrb	r3, [r4, #24]
   7c438:	cmp	r3, #0
   7c43c:	bne	7c458 <fputs@plt+0x6b368>
   7c440:	ldr	r3, [r5, #24]
   7c444:	tst	r3, #16777216	; 0x1000000
   7c448:	bne	7c458 <fputs@plt+0x6b368>
   7c44c:	ldr	r3, [fp, #416]	; 0x1a0
   7c450:	cmp	r3, #0
   7c454:	beq	7c840 <fputs@plt+0x6b750>
   7c458:	mov	r2, r4
   7c45c:	mov	r1, r9
   7c460:	str	r8, [sp]
   7c464:	mov	r0, fp
   7c468:	ldr	r3, [sp, #28]
   7c46c:	bl	3ef04 <fputs@plt+0x2de14>
   7c470:	subs	r3, r0, #0
   7c474:	beq	7c7c4 <fputs@plt+0x6b6d4>
   7c478:	ldr	r3, [sp, #32]
   7c47c:	cmp	r3, #0
   7c480:	beq	7c49c <fputs@plt+0x6b3ac>
   7c484:	ldrb	r3, [r5, #69]	; 0x45
   7c488:	cmp	r3, #0
   7c48c:	bne	7c49c <fputs@plt+0x6b3ac>
   7c490:	ldr	r4, [r4, #12]
   7c494:	cmp	r4, #0
   7c498:	bne	7c408 <fputs@plt+0x6b318>
   7c49c:	add	sp, sp, #84	; 0x54
   7c4a0:	ldrd	r4, [sp]
   7c4a4:	ldrd	r6, [sp, #8]
   7c4a8:	ldrd	r8, [sp, #16]
   7c4ac:	ldrd	sl, [sp, #24]
   7c4b0:	add	sp, sp, #32
   7c4b4:	pop	{pc}		; (ldr pc, [sp], #4)
   7c4b8:	mov	r2, r1
   7c4bc:	mov	r0, fp
   7c4c0:	mov	r1, r3
   7c4c4:	ldr	r3, [sp, #28]
   7c4c8:	bl	7acd0 <fputs@plt+0x69be0>
   7c4cc:	mov	r6, r0
   7c4d0:	b	7c374 <fputs@plt+0x6b284>
   7c4d4:	ldr	r0, [r4, #20]
   7c4d8:	cmp	r0, #0
   7c4dc:	ble	7c3c4 <fputs@plt+0x6b2d4>
   7c4e0:	ldr	r2, [r4, #36]	; 0x24
   7c4e4:	ldr	r3, [sl, r2, lsl #2]
   7c4e8:	cmp	r3, #0
   7c4ec:	bge	7c354 <fputs@plt+0x6b264>
   7c4f0:	ldr	r3, [sp, #124]	; 0x7c
   7c4f4:	ldrsh	lr, [r9, #32]
   7c4f8:	adds	ip, r3, #0
   7c4fc:	movne	ip, #1
   7c500:	cmp	r2, lr
   7c504:	movne	r2, #0
   7c508:	andeq	r2, ip, #1
   7c50c:	cmp	r2, #0
   7c510:	addeq	r6, r4, #36	; 0x24
   7c514:	beq	7c540 <fputs@plt+0x6b450>
   7c518:	b	7c354 <fputs@plt+0x6b264>
   7c51c:	ldr	r3, [r6, r2, lsl #3]
   7c520:	ldr	r1, [sl, r3, lsl #2]
   7c524:	cmp	r1, #0
   7c528:	bge	7c354 <fputs@plt+0x6b264>
   7c52c:	cmp	r3, lr
   7c530:	movne	r3, #0
   7c534:	andeq	r3, ip, #1
   7c538:	cmp	r3, #0
   7c53c:	bne	7c354 <fputs@plt+0x6b264>
   7c540:	add	r2, r2, #1
   7c544:	cmp	r2, r0
   7c548:	bne	7c51c <fputs@plt+0x6b42c>
   7c54c:	b	7c3c4 <fputs@plt+0x6b2d4>
   7c550:	ldr	r8, [fp, #8]
   7c554:	cmp	r8, #0
   7c558:	beq	7c850 <fputs@plt+0x6b760>
   7c55c:	ldr	r7, [r4, #20]
   7c560:	ldr	r3, [r8, #32]
   7c564:	cmp	r7, #0
   7c568:	add	r7, r7, r3
   7c56c:	add	r7, r7, #1
   7c570:	ble	7c5c8 <fputs@plt+0x6b4d8>
   7c574:	add	r3, r4, #36	; 0x24
   7c578:	mov	r6, #0
   7c57c:	str	r5, [sp, #44]	; 0x2c
   7c580:	str	sl, [sp, #120]	; 0x78
   7c584:	mov	r5, r3
   7c588:	ldr	sl, [sp, #52]	; 0x34
   7c58c:	mov	ip, #0
   7c590:	mov	r3, r7
   7c594:	ldr	r2, [r5, r6, lsl #3]
   7c598:	mov	r1, #76	; 0x4c
   7c59c:	mov	r0, r8
   7c5a0:	str	ip, [sp]
   7c5a4:	add	r6, r6, #1
   7c5a8:	add	r2, sl, r2
   7c5ac:	add	r2, r2, #1
   7c5b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7c5b4:	ldr	r3, [r4, #20]
   7c5b8:	cmp	r3, r6
   7c5bc:	bgt	7c58c <fputs@plt+0x6b49c>
   7c5c0:	ldr	r5, [sp, #44]	; 0x2c
   7c5c4:	ldr	sl, [sp, #120]	; 0x78
   7c5c8:	mov	ip, #0
   7c5cc:	mov	r0, r8
   7c5d0:	ldrb	r2, [r4, #24]
   7c5d4:	mvn	r3, #0
   7c5d8:	mov	r1, #135	; 0x87
   7c5dc:	str	ip, [sp]
   7c5e0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7c5e4:	b	7c3c4 <fputs@plt+0x6b2d4>
   7c5e8:	ldr	r3, [sp, #72]	; 0x48
   7c5ec:	cmp	r3, #0
   7c5f0:	str	r3, [sp, #60]	; 0x3c
   7c5f4:	beq	7c790 <fputs@plt+0x6b6a0>
   7c5f8:	ldr	r3, [r4, #20]
   7c5fc:	cmp	r3, #0
   7c600:	ble	7c694 <fputs@plt+0x6b5a4>
   7c604:	str	sl, [sp, #120]	; 0x78
   7c608:	mov	r7, #0
   7c60c:	ldr	r3, [sp, #60]	; 0x3c
   7c610:	ldr	r0, [sp, #44]	; 0x2c
   7c614:	ldr	sl, [sp, #48]	; 0x30
   7c618:	sub	r8, r3, #4
   7c61c:	ldrsh	r3, [r9, #32]
   7c620:	lsl	r1, r7, #1
   7c624:	ldr	r2, [r8, #4]!
   7c628:	cmp	r2, r3
   7c62c:	mvneq	r3, #0
   7c630:	streq	r3, [r8]
   7c634:	ldr	r3, [r5, #296]	; 0x128
   7c638:	cmp	r3, #0
   7c63c:	beq	7c67c <fputs@plt+0x6b58c>
   7c640:	ldr	r3, [sp, #68]	; 0x44
   7c644:	mov	r0, fp
   7c648:	ldr	ip, [r6, #4]
   7c64c:	cmp	r3, #0
   7c650:	ldrne	r3, [r3, #4]
   7c654:	ldrsheq	r2, [r6, #32]
   7c658:	ldrshne	r2, [r3, r1]
   7c65c:	mov	r3, sl
   7c660:	ldr	r1, [r6]
   7c664:	lsl	r2, r2, #4
   7c668:	ldr	r2, [ip, r2]
   7c66c:	bl	3b108 <fputs@plt+0x2a018>
   7c670:	sub	r0, r0, #2
   7c674:	clz	r0, r0
   7c678:	lsr	r0, r0, #5
   7c67c:	ldr	r3, [r4, #20]
   7c680:	add	r7, r7, #1
   7c684:	cmp	r3, r7
   7c688:	bgt	7c61c <fputs@plt+0x6b52c>
   7c68c:	ldr	sl, [sp, #120]	; 0x78
   7c690:	str	r0, [sp, #44]	; 0x2c
   7c694:	ldr	ip, [r6]
   7c698:	mov	r3, #0
   7c69c:	mov	r0, fp
   7c6a0:	ldr	r2, [r6, #28]
   7c6a4:	ldr	r1, [sp, #48]	; 0x30
   7c6a8:	str	ip, [sp]
   7c6ac:	bl	2e210 <fputs@plt+0x1d120>
   7c6b0:	ldr	r3, [fp, #72]	; 0x48
   7c6b4:	ldr	r2, [sp, #52]	; 0x34
   7c6b8:	add	r3, r3, #1
   7c6bc:	cmp	r2, #0
   7c6c0:	str	r3, [fp, #72]	; 0x48
   7c6c4:	bne	7c758 <fputs@plt+0x6b668>
   7c6c8:	ldr	r3, [sp, #56]	; 0x38
   7c6cc:	cmp	r3, #0
   7c6d0:	beq	7c73c <fputs@plt+0x6b64c>
   7c6d4:	ldr	r3, [fp, #416]	; 0x1a0
   7c6d8:	cmp	r3, #0
   7c6dc:	moveq	r3, fp
   7c6e0:	ldr	r3, [r3, #532]	; 0x214
   7c6e4:	cmp	r3, #0
   7c6e8:	beq	7c708 <fputs@plt+0x6b618>
   7c6ec:	ldr	r3, [r3]
   7c6f0:	ldr	r2, [r4, #28]
   7c6f4:	cmp	r3, r2
   7c6f8:	beq	7c7a4 <fputs@plt+0x6b6b4>
   7c6fc:	ldr	r2, [r4, #32]
   7c700:	cmp	r3, r2
   7c704:	beq	7c7b4 <fputs@plt+0x6b6c4>
   7c708:	mov	r3, #1
   7c70c:	ldr	ip, [sp, #56]	; 0x38
   7c710:	mov	r2, r6
   7c714:	mov	r0, fp
   7c718:	str	r4, [sp]
   7c71c:	str	r3, [sp, #12]
   7c720:	ldr	r3, [sp, #44]	; 0x2c
   7c724:	ldr	r1, [sp, #60]	; 0x3c
   7c728:	stmib	sp, {r1, ip}
   7c72c:	str	r3, [sp, #16]
   7c730:	ldr	r1, [sp, #48]	; 0x30
   7c734:	ldr	r3, [sp, #68]	; 0x44
   7c738:	bl	3fd94 <fputs@plt+0x2eca4>
   7c73c:	mov	r0, r5
   7c740:	ldr	r1, [sp, #72]	; 0x48
   7c744:	bl	19bf4 <fputs@plt+0x8b04>
   7c748:	ldr	r4, [r4, #4]
   7c74c:	cmp	r4, #0
   7c750:	bne	7c32c <fputs@plt+0x6b23c>
   7c754:	b	7c3d0 <fputs@plt+0x6b2e0>
   7c758:	mvn	r3, #0
   7c75c:	mov	r2, r6
   7c760:	ldr	r1, [sp, #48]	; 0x30
   7c764:	mov	r0, fp
   7c768:	ldr	ip, [sp, #60]	; 0x3c
   7c76c:	stm	sp, {r4, ip}
   7c770:	str	r3, [sp, #12]
   7c774:	ldr	r3, [sp, #44]	; 0x2c
   7c778:	ldr	ip, [sp, #52]	; 0x34
   7c77c:	str	ip, [sp, #8]
   7c780:	str	r3, [sp, #16]
   7c784:	ldr	r3, [sp, #68]	; 0x44
   7c788:	bl	3fd94 <fputs@plt+0x2eca4>
   7c78c:	b	7c6c8 <fputs@plt+0x6b5d8>
   7c790:	ldr	r3, [r4, #36]	; 0x24
   7c794:	add	r2, sp, #76	; 0x4c
   7c798:	str	r2, [sp, #60]	; 0x3c
   7c79c:	str	r3, [sp, #76]	; 0x4c
   7c7a0:	b	7c5f8 <fputs@plt+0x6b508>
   7c7a4:	ldrb	r2, [r4, #25]
   7c7a8:	cmp	r2, #7
   7c7ac:	bne	7c6fc <fputs@plt+0x6b60c>
   7c7b0:	b	7c73c <fputs@plt+0x6b64c>
   7c7b4:	ldrb	r3, [r4, #26]
   7c7b8:	cmp	r3, #7
   7c7bc:	bne	7c708 <fputs@plt+0x6b618>
   7c7c0:	b	7c73c <fputs@plt+0x6b64c>
   7c7c4:	mov	r2, r3
   7c7c8:	mov	r1, r3
   7c7cc:	mov	r0, r5
   7c7d0:	bl	304c0 <fputs@plt+0x1f3d0>
   7c7d4:	subs	r7, r0, #0
   7c7d8:	beq	7c830 <fputs@plt+0x6b740>
   7c7dc:	ldr	r3, [r4]
   7c7e0:	ldr	r2, [sp, #56]	; 0x38
   7c7e4:	ldr	r1, [fp, #72]	; 0x48
   7c7e8:	ldr	ip, [r3]
   7c7ec:	cmp	r2, #0
   7c7f0:	ldrh	r2, [r3, #36]	; 0x24
   7c7f4:	add	r0, r1, #1
   7c7f8:	str	ip, [r7, #16]
   7c7fc:	str	r3, [r7, #24]
   7c800:	add	r2, r2, #1
   7c804:	strh	r2, [r3, #36]	; 0x24
   7c808:	str	r0, [fp, #72]	; 0x48
   7c80c:	str	r1, [r7, #52]	; 0x34
   7c810:	bne	7c8d8 <fputs@plt+0x6b7e8>
   7c814:	ldr	r3, [sp, #52]	; 0x34
   7c818:	cmp	r3, #0
   7c81c:	bne	7c860 <fputs@plt+0x6b770>
   7c820:	mov	r1, r7
   7c824:	mov	r0, r5
   7c828:	str	r6, [r7, #16]
   7c82c:	bl	2203c <fputs@plt+0x10f4c>
   7c830:	mov	r0, r5
   7c834:	ldr	r1, [sp, #76]	; 0x4c
   7c838:	bl	19bf4 <fputs@plt+0x8b04>
   7c83c:	b	7c490 <fputs@plt+0x6b3a0>
   7c840:	ldrb	r3, [fp, #20]
   7c844:	cmp	r3, #0
   7c848:	bne	7c458 <fputs@plt+0x6b368>
   7c84c:	b	7c490 <fputs@plt+0x6b3a0>
   7c850:	mov	r0, fp
   7c854:	bl	2e580 <fputs@plt+0x1d490>
   7c858:	mov	r8, r0
   7c85c:	b	7c55c <fputs@plt+0x6b46c>
   7c860:	cmp	sl, #0
   7c864:	moveq	ip, r4
   7c868:	addne	ip, r4, #1
   7c86c:	ldr	r3, [sp, #76]	; 0x4c
   7c870:	mov	r2, r9
   7c874:	mov	r1, r7
   7c878:	mov	r0, fp
   7c87c:	ldrb	ip, [ip, #25]
   7c880:	str	r4, [sp]
   7c884:	str	r3, [sp, #4]
   7c888:	mov	r3, #1
   7c88c:	str	r3, [sp, #12]
   7c890:	str	ip, [sp, #36]	; 0x24
   7c894:	ldr	ip, [sp, #52]	; 0x34
   7c898:	ldr	r3, [sp, #72]	; 0x48
   7c89c:	str	ip, [sp, #8]
   7c8a0:	bl	6bc98 <fputs@plt+0x5aba8>
   7c8a4:	ldrb	r3, [r4, #24]
   7c8a8:	cmp	r3, #0
   7c8ac:	bne	7c820 <fputs@plt+0x6b730>
   7c8b0:	ldr	ip, [sp, #36]	; 0x24
   7c8b4:	sub	r3, ip, #7
   7c8b8:	tst	r3, #253	; 0xfd
   7c8bc:	beq	7c820 <fputs@plt+0x6b730>
   7c8c0:	ldr	r3, [fp, #416]	; 0x1a0
   7c8c4:	mov	r2, #1
   7c8c8:	cmp	r3, #0
   7c8cc:	moveq	r3, fp
   7c8d0:	strb	r2, [r3, #21]
   7c8d4:	b	7c820 <fputs@plt+0x6b730>
   7c8d8:	ldr	lr, [sp, #56]	; 0x38
   7c8dc:	mvn	r3, #0
   7c8e0:	mov	r2, r9
   7c8e4:	mov	r1, r7
   7c8e8:	mov	r0, fp
   7c8ec:	ldr	ip, [sp, #76]	; 0x4c
   7c8f0:	stm	sp, {r4, ip, lr}
   7c8f4:	str	r3, [sp, #12]
   7c8f8:	ldr	r3, [sp, #72]	; 0x48
   7c8fc:	bl	6bc98 <fputs@plt+0x5aba8>
   7c900:	b	7c814 <fputs@plt+0x6b724>
   7c904:	movw	r2, #48576	; 0xbdc0
   7c908:	movt	r2, #65520	; 0xfff0
   7c90c:	mov	r3, #56320	; 0xdc00
   7c910:	movt	r3, #65291	; 0xff0b
   7c914:	str	r2, [sp, #48]	; 0x30
   7c918:	b	7c2fc <fputs@plt+0x6b20c>
   7c91c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7c920:	strd	r6, [sp, #8]
   7c924:	strd	r8, [sp, #16]
   7c928:	mov	r9, r0
   7c92c:	mov	r0, #0
   7c930:	strd	sl, [sp, #24]
   7c934:	mov	sl, r2
   7c938:	str	lr, [sp, #32]
   7c93c:	sub	sp, sp, #204	; 0xcc
   7c940:	add	fp, sp, #148	; 0x94
   7c944:	ldr	r8, [r9]
   7c948:	str	r3, [sp, #32]
   7c94c:	str	r1, [sp, #36]	; 0x24
   7c950:	ldr	r1, [r9, #68]	; 0x44
   7c954:	str	r0, [sp, #136]	; 0x88
   7c958:	str	r0, [sp, #140]	; 0x8c
   7c95c:	str	r0, [sp, #148]	; 0x94
   7c960:	str	r0, [fp, #4]
   7c964:	cmp	r1, r0
   7c968:	str	r0, [fp, #8]
   7c96c:	str	r0, [fp, #12]
   7c970:	str	r0, [fp, #16]
   7c974:	bne	7ca84 <fputs@plt+0x6b994>
   7c978:	ldrb	r3, [r8, #69]	; 0x45
   7c97c:	cmp	r3, r0
   7c980:	str	r3, [sp, #52]	; 0x34
   7c984:	bne	7ca14 <fputs@plt+0x6b924>
   7c988:	cmp	r2, r0
   7c98c:	streq	r2, [sp, #40]	; 0x28
   7c990:	beq	7c9a8 <fputs@plt+0x6b8b8>
   7c994:	ldr	r3, [r2, #8]
   7c998:	tst	r3, #256	; 0x100
   7c99c:	bne	7ca90 <fputs@plt+0x6b9a0>
   7c9a0:	ldr	r3, [sp, #52]	; 0x34
   7c9a4:	str	r3, [sp, #40]	; 0x28
   7c9a8:	ldr	r1, [sp, #36]	; 0x24
   7c9ac:	ldr	r7, [r1, #16]
   7c9b0:	cmp	r7, #0
   7c9b4:	beq	7ca1c <fputs@plt+0x6b92c>
   7c9b8:	mov	r0, r9
   7c9bc:	bl	7c228 <fputs@plt+0x6b138>
   7c9c0:	subs	r7, r0, #0
   7c9c4:	beq	7ca1c <fputs@plt+0x6b92c>
   7c9c8:	ldr	r1, [r7, #64]	; 0x40
   7c9cc:	cmp	r1, #0
   7c9d0:	beq	7dea0 <fputs@plt+0x6cdb0>
   7c9d4:	mov	r0, r8
   7c9d8:	bl	1cac4 <fputs@plt+0xb9d4>
   7c9dc:	lsl	ip, r0, #4
   7c9e0:	str	r0, [sp, #68]	; 0x44
   7c9e4:	ldr	lr, [r8, #16]
   7c9e8:	mov	r3, #0
   7c9ec:	mov	r1, #18
   7c9f0:	mov	r0, r9
   7c9f4:	ldr	r2, [r7]
   7c9f8:	ldr	ip, [lr, ip]
   7c9fc:	str	ip, [sp]
   7ca00:	bl	3abe0 <fputs@plt+0x29af0>
   7ca04:	subs	r4, r0, #0
   7ca08:	beq	7cac4 <fputs@plt+0x6b9d4>
   7ca0c:	mov	r7, #0
   7ca10:	b	7ca1c <fputs@plt+0x6b92c>
   7ca14:	mov	r7, r1
   7ca18:	str	r1, [sp, #40]	; 0x28
   7ca1c:	mov	r0, r8
   7ca20:	ldr	r1, [sp, #36]	; 0x24
   7ca24:	bl	2203c <fputs@plt+0x10f4c>
   7ca28:	mov	r0, r8
   7ca2c:	ldr	r1, [sp, #40]	; 0x28
   7ca30:	bl	222ec <fputs@plt+0x111fc>
   7ca34:	mov	r1, sl
   7ca38:	mov	r2, #1
   7ca3c:	mov	r0, r8
   7ca40:	bl	22154 <fputs@plt+0x11064>
   7ca44:	ldr	r3, [sp, #32]
   7ca48:	cmp	r3, #0
   7ca4c:	beq	7ca5c <fputs@plt+0x6b96c>
   7ca50:	mov	r0, r8
   7ca54:	ldr	r1, [sp, #32]
   7ca58:	bl	1c720 <fputs@plt+0xb630>
   7ca5c:	mov	r1, r7
   7ca60:	mov	r0, r8
   7ca64:	bl	19bf4 <fputs@plt+0x8b04>
   7ca68:	add	sp, sp, #204	; 0xcc
   7ca6c:	ldrd	r4, [sp]
   7ca70:	ldrd	r6, [sp, #8]
   7ca74:	ldrd	r8, [sp, #16]
   7ca78:	ldrd	sl, [sp, #24]
   7ca7c:	add	sp, sp, #32
   7ca80:	pop	{pc}		; (ldr pc, [sp], #4)
   7ca84:	mov	r7, r0
   7ca88:	str	r0, [sp, #40]	; 0x28
   7ca8c:	b	7ca1c <fputs@plt+0x6b92c>
   7ca90:	ldr	r3, [r2, #48]	; 0x30
   7ca94:	cmp	r3, r0
   7ca98:	bne	7c9a0 <fputs@plt+0x6b8b0>
   7ca9c:	ldr	r3, [sl]
   7caa0:	mov	r1, r2
   7caa4:	mov	r0, r8
   7caa8:	mov	r2, #1
   7caac:	str	r3, [sp, #40]	; 0x28
   7cab0:	ldr	r3, [sp, #52]	; 0x34
   7cab4:	str	r3, [sl]
   7cab8:	mov	sl, r3
   7cabc:	bl	22154 <fputs@plt+0x11064>
   7cac0:	b	7c9a8 <fputs@plt+0x6b8b8>
   7cac4:	ldrb	r3, [r7, #42]	; 0x2a
   7cac8:	add	r0, sp, #144	; 0x90
   7cacc:	mov	r2, #108	; 0x6c
   7cad0:	mov	r1, r7
   7cad4:	str	r0, [sp]
   7cad8:	mov	r0, r9
   7cadc:	str	r3, [sp, #92]	; 0x5c
   7cae0:	mov	r3, r4
   7cae4:	bl	1ccac <fputs@plt+0xbbbc>
   7cae8:	ldr	r3, [r7, #12]
   7caec:	mov	r1, r7
   7caf0:	str	r0, [sp, #88]	; 0x58
   7caf4:	mov	r0, r9
   7caf8:	str	r3, [sp, #76]	; 0x4c
   7cafc:	bl	59f44 <fputs@plt+0x48e54>
   7cb00:	subs	r5, r0, #0
   7cb04:	bne	7ca0c <fputs@plt+0x6b91c>
   7cb08:	mov	r1, r7
   7cb0c:	mov	r0, r9
   7cb10:	ldr	r2, [sp, #144]	; 0x90
   7cb14:	bl	3ee10 <fputs@plt+0x2dd20>
   7cb18:	cmp	r0, #0
   7cb1c:	bne	7ca0c <fputs@plt+0x6b91c>
   7cb20:	ldr	r3, [r9, #8]
   7cb24:	cmp	r3, #0
   7cb28:	str	r3, [sp, #44]	; 0x2c
   7cb2c:	beq	7d2e4 <fputs@plt+0x6c1f4>
   7cb30:	ldrb	r3, [r9, #18]
   7cb34:	cmp	r3, #0
   7cb38:	bne	7cb4c <fputs@plt+0x6ba5c>
   7cb3c:	ldr	r2, [sp, #44]	; 0x2c
   7cb40:	ldrb	r3, [r2, #89]	; 0x59
   7cb44:	orr	r3, r3, #4
   7cb48:	strb	r3, [r2, #89]	; 0x59
   7cb4c:	mov	r0, r9
   7cb50:	ldr	r2, [sp, #68]	; 0x44
   7cb54:	ldr	r3, [sp, #88]	; 0x58
   7cb58:	orrs	r3, sl, r3
   7cb5c:	movne	r1, #1
   7cb60:	moveq	r1, #0
   7cb64:	bl	5dbbc <fputs@plt+0x4cacc>
   7cb68:	ldr	r3, [sp, #32]
   7cb6c:	cmp	r3, #0
   7cb70:	beq	7d354 <fputs@plt+0x6c264>
   7cb74:	ldrb	r3, [r7, #42]	; 0x2a
   7cb78:	ands	r2, r3, #8
   7cb7c:	streq	r2, [sp, #96]	; 0x60
   7cb80:	beq	7cb9c <fputs@plt+0x6baac>
   7cb84:	mov	r2, r7
   7cb88:	mov	r0, r9
   7cb8c:	ldr	r1, [sp, #68]	; 0x44
   7cb90:	bl	23de0 <fputs@plt+0x12cf0>
   7cb94:	ldrb	r3, [r7, #42]	; 0x2a
   7cb98:	str	r0, [sp, #96]	; 0x60
   7cb9c:	ldrsh	r2, [r7, #34]	; 0x22
   7cba0:	tst	r3, #16
   7cba4:	ldr	r1, [r9, #76]	; 0x4c
   7cba8:	mov	ip, r2
   7cbac:	add	r2, r2, #1
   7cbb0:	add	r0, r1, #1
   7cbb4:	add	r2, r2, r1
   7cbb8:	streq	r0, [sp, #72]	; 0x48
   7cbbc:	streq	r2, [r9, #76]	; 0x4c
   7cbc0:	str	r0, [sp, #108]	; 0x6c
   7cbc4:	beq	7cbd8 <fputs@plt+0x6bae8>
   7cbc8:	add	r2, r2, #1
   7cbcc:	add	r1, r1, #2
   7cbd0:	str	r1, [sp, #72]	; 0x48
   7cbd4:	str	r2, [r9, #76]	; 0x4c
   7cbd8:	mvn	r3, r3
   7cbdc:	ldr	r2, [sp, #32]
   7cbe0:	ubfx	r3, r3, #7, #1
   7cbe4:	str	r3, [sp, #64]	; 0x40
   7cbe8:	ldr	r3, [sp, #92]	; 0x5c
   7cbec:	cmp	r2, #0
   7cbf0:	and	r3, r3, #32
   7cbf4:	str	r3, [sp, #92]	; 0x5c
   7cbf8:	beq	7d2d8 <fputs@plt+0x6c1e8>
   7cbfc:	ldr	r3, [r2, #4]
   7cc00:	cmp	r3, #0
   7cc04:	str	r3, [sp, #80]	; 0x50
   7cc08:	ble	7d2d8 <fputs@plt+0x6c1e8>
   7cc0c:	ldr	r0, [r2]
   7cc10:	mvn	r1, #0
   7cc14:	add	r2, r0, r3, lsl #3
   7cc18:	mov	r3, r0
   7cc1c:	add	r3, r3, #8
   7cc20:	str	r1, [r3, #-4]
   7cc24:	cmp	r2, r3
   7cc28:	bne	7cc1c <fputs@plt+0x6bb2c>
   7cc2c:	ldr	r2, [pc, #4068]	; 7dc18 <fputs@plt+0x6cb28>
   7cc30:	add	r3, r0, #4
   7cc34:	ldr	r4, [pc, #4064]	; 7dc1c <fputs@plt+0x6cb2c>
   7cc38:	str	r3, [sp, #48]	; 0x30
   7cc3c:	mov	r3, #0
   7cc40:	str	r7, [sp, #60]	; 0x3c
   7cc44:	mov	r7, ip
   7cc48:	add	r2, pc, r2
   7cc4c:	strd	r8, [sp, #100]	; 0x64
   7cc50:	mov	r8, r3
   7cc54:	strd	sl, [sp, #112]	; 0x70
   7cc58:	add	r4, pc, r4
   7cc5c:	str	r2, [sp, #84]	; 0x54
   7cc60:	mvn	r2, #0
   7cc64:	str	r2, [sp, #56]	; 0x38
   7cc68:	ldr	r3, [sp, #48]	; 0x30
   7cc6c:	cmp	r7, #0
   7cc70:	ldr	r5, [r3, #-4]
   7cc74:	ble	7ccf8 <fputs@plt+0x6bc08>
   7cc78:	mov	lr, #0
   7cc7c:	ldr	r3, [sp, #60]	; 0x3c
   7cc80:	ldrb	r6, [r5]
   7cc84:	ldr	fp, [pc, #3988]	; 7dc20 <fputs@plt+0x6cb30>
   7cc88:	ldr	sl, [r3, #4]
   7cc8c:	ldr	r3, [sp, #84]	; 0x54
   7cc90:	add	fp, pc, fp
   7cc94:	add	r3, r3, r6
   7cc98:	ldrb	r9, [r3, #336]	; 0x150
   7cc9c:	ldr	r1, [sl, lr, lsl #4]
   7cca0:	ldrb	r3, [r1]
   7cca4:	add	r3, fp, r3
   7cca8:	ldrb	r3, [r3, #336]	; 0x150
   7ccac:	cmp	r3, r9
   7ccb0:	bne	7ccec <fputs@plt+0x6bbfc>
   7ccb4:	cmp	r6, #0
   7ccb8:	beq	7d29c <fputs@plt+0x6c1ac>
   7ccbc:	mov	r0, r5
   7ccc0:	b	7cccc <fputs@plt+0x6bbdc>
   7ccc4:	cmp	r2, #0
   7ccc8:	beq	7d29c <fputs@plt+0x6c1ac>
   7cccc:	ldrb	r2, [r0, #1]!
   7ccd0:	ldrb	r3, [r1, #1]!
   7ccd4:	add	ip, r4, r2
   7ccd8:	ldrb	ip, [ip, #336]	; 0x150
   7ccdc:	add	r3, r4, r3
   7cce0:	ldrb	r3, [r3, #336]	; 0x150
   7cce4:	cmp	ip, r3
   7cce8:	beq	7ccc4 <fputs@plt+0x6bbd4>
   7ccec:	add	lr, lr, #1
   7ccf0:	cmp	r7, lr
   7ccf4:	bne	7cc9c <fputs@plt+0x6bbac>
   7ccf8:	mov	r0, r5
   7ccfc:	bl	1c3a4 <fputs@plt+0xb2b4>
   7cd00:	ldr	r2, [sp, #92]	; 0x5c
   7cd04:	adds	r3, r0, #0
   7cd08:	movne	r3, #1
   7cd0c:	cmp	r2, #0
   7cd10:	movne	r3, #0
   7cd14:	cmp	r3, #0
   7cd18:	beq	7d2fc <fputs@plt+0x6c20c>
   7cd1c:	mov	r3, #0
   7cd20:	str	r8, [sp, #56]	; 0x38
   7cd24:	str	r3, [sp, #64]	; 0x40
   7cd28:	ldr	r3, [sp, #48]	; 0x30
   7cd2c:	add	r8, r8, #1
   7cd30:	add	r3, r3, #8
   7cd34:	str	r3, [sp, #48]	; 0x30
   7cd38:	ldr	r3, [sp, #80]	; 0x50
   7cd3c:	cmp	r8, r3
   7cd40:	bne	7cc68 <fputs@plt+0x6bb78>
   7cd44:	ldr	r7, [sp, #60]	; 0x3c
   7cd48:	ldrd	r8, [sp, #100]	; 0x64
   7cd4c:	ldrd	sl, [sp, #112]	; 0x70
   7cd50:	cmp	sl, #0
   7cd54:	ldr	r3, [sp, #72]	; 0x48
   7cd58:	add	r6, r3, #1
   7cd5c:	str	r6, [sp, #116]	; 0x74
   7cd60:	beq	7d5d4 <fputs@plt+0x6c4e4>
   7cd64:	ldr	r5, [r9, #76]	; 0x4c
   7cd68:	mov	r3, #0
   7cd6c:	mov	r1, #16
   7cd70:	ldr	ip, [sp, #44]	; 0x2c
   7cd74:	add	r5, r5, #1
   7cd78:	mov	r2, r5
   7cd7c:	str	r5, [r9, #76]	; 0x4c
   7cd80:	mov	r0, ip
   7cd84:	ldr	r4, [ip, #32]
   7cd88:	add	ip, r4, #1
   7cd8c:	str	ip, [sp]
   7cd90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7cd94:	ldr	r2, [sp, #64]	; 0x40
   7cd98:	mov	lr, #13
   7cd9c:	mov	r1, sl
   7cda0:	mov	r0, r9
   7cda4:	ldrsh	r3, [r7, #34]	; 0x22
   7cda8:	strh	lr, [sp, #148]	; 0x94
   7cdac:	str	r5, [sp, #152]	; 0x98
   7cdb0:	cmp	r2, #0
   7cdb4:	mov	r2, fp
   7cdb8:	movne	ip, r6
   7cdbc:	moveq	ip, #0
   7cdc0:	str	ip, [sp, #156]	; 0x9c
   7cdc4:	str	r3, [sp, #160]	; 0xa0
   7cdc8:	bl	5dd18 <fputs@plt+0x4cc28>
   7cdcc:	cmp	r0, #0
   7cdd0:	bne	7ca0c <fputs@plt+0x6b91c>
   7cdd4:	ldrb	r6, [r8, #69]	; 0x45
   7cdd8:	cmp	r6, #0
   7cddc:	bne	7ca0c <fputs@plt+0x6b91c>
   7cde0:	ldr	fp, [r9, #68]	; 0x44
   7cde4:	cmp	fp, #0
   7cde8:	str	fp, [sp, #48]	; 0x30
   7cdec:	bne	7ca0c <fputs@plt+0x6b91c>
   7cdf0:	mov	r2, r5
   7cdf4:	ldr	r5, [sp, #44]	; 0x2c
   7cdf8:	mov	r3, fp
   7cdfc:	mov	r1, #17
   7ce00:	str	fp, [sp]
   7ce04:	ldr	ip, [sp, #156]	; 0x9c
   7ce08:	mov	r0, r5
   7ce0c:	str	ip, [sp, #80]	; 0x50
   7ce10:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ce14:	ldr	r3, [r5, #24]
   7ce18:	cmp	r4, #0
   7ce1c:	strb	fp, [r3, #19]
   7ce20:	ldr	r0, [r5]
   7ce24:	ldr	r2, [r5, #32]
   7ce28:	str	fp, [r3, #60]	; 0x3c
   7ce2c:	sub	r1, r2, #1
   7ce30:	movlt	r4, r1
   7ce34:	str	r1, [r3, #96]	; 0x60
   7ce38:	ldrb	r3, [r0, #69]	; 0x45
   7ce3c:	cmp	r3, #0
   7ce40:	bne	7d694 <fputs@plt+0x6c5a4>
   7ce44:	ldr	r3, [r5, #4]
   7ce48:	add	r4, r4, r4, lsl #2
   7ce4c:	add	r4, r3, r4, lsl #2
   7ce50:	ldr	r3, [sl]
   7ce54:	ldr	r1, [sp, #88]	; 0x58
   7ce58:	ldr	r3, [r3]
   7ce5c:	str	r2, [r4, #8]
   7ce60:	cmp	r1, #0
   7ce64:	str	r3, [sp, #60]	; 0x3c
   7ce68:	beq	7dfd8 <fputs@plt+0x6cee8>
   7ce6c:	ldr	r3, [r9, #72]	; 0x48
   7ce70:	mov	r2, r3
   7ce74:	ldrb	r3, [r9, #19]
   7ce78:	str	r2, [sp, #48]	; 0x30
   7ce7c:	add	r2, r2, #1
   7ce80:	str	r2, [r9, #72]	; 0x48
   7ce84:	cmp	r3, #0
   7ce88:	beq	7dfc8 <fputs@plt+0x6ced8>
   7ce8c:	sub	r2, r3, #1
   7ce90:	uxtb	r2, r2
   7ce94:	add	r1, r9, r2, lsl #2
   7ce98:	cmp	r2, #0
   7ce9c:	strb	r2, [r9, #19]
   7cea0:	ldr	r6, [r1, #28]
   7cea4:	beq	7df78 <fputs@plt+0x6ce88>
   7cea8:	sub	r3, r3, #2
   7ceac:	uxtb	r3, r3
   7ceb0:	add	r2, r9, r3, lsl #2
   7ceb4:	strb	r3, [r9, #19]
   7ceb8:	ldr	fp, [r2, #28]
   7cebc:	mov	r4, #0
   7cec0:	mov	r1, #57	; 0x39
   7cec4:	ldr	r5, [sp, #44]	; 0x2c
   7cec8:	str	r4, [sp]
   7cecc:	ldr	r2, [sp, #48]	; 0x30
   7ced0:	ldr	r3, [sp, #60]	; 0x3c
   7ced4:	mov	r0, r5
   7ced8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7cedc:	mov	r3, r4
   7cee0:	mov	r1, #18
   7cee4:	str	r4, [sp]
   7cee8:	mov	r0, r5
   7ceec:	ldr	r2, [sp, #152]	; 0x98
   7cef0:	str	r5, [sp, #44]	; 0x2c
   7cef4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7cef8:	mov	r5, r0
   7cefc:	mov	r1, #49	; 0x31
   7cf00:	str	r6, [sp]
   7cf04:	ldr	r0, [sp, #44]	; 0x2c
   7cf08:	ldr	r3, [sp, #60]	; 0x3c
   7cf0c:	ldr	r2, [sp, #80]	; 0x50
   7cf10:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7cf14:	mov	r3, fp
   7cf18:	mov	r1, #74	; 0x4a
   7cf1c:	str	r4, [sp]
   7cf20:	ldr	r0, [sp, #44]	; 0x2c
   7cf24:	ldr	r2, [sp, #48]	; 0x30
   7cf28:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7cf2c:	mov	r3, r6
   7cf30:	mov	r1, #75	; 0x4b
   7cf34:	str	fp, [sp]
   7cf38:	ldr	r0, [sp, #44]	; 0x2c
   7cf3c:	ldr	r2, [sp, #48]	; 0x30
   7cf40:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7cf44:	mov	r2, r4
   7cf48:	str	r4, [sp]
   7cf4c:	mov	r3, r5
   7cf50:	ldr	r4, [sp, #44]	; 0x2c
   7cf54:	mov	r1, #13
   7cf58:	mov	r0, r4
   7cf5c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7cf60:	ldr	r1, [r4]
   7cf64:	cmp	r5, #0
   7cf68:	ldr	r2, [r4, #32]
   7cf6c:	ldr	r0, [r4, #24]
   7cf70:	sub	r3, r2, #1
   7cf74:	movlt	r5, r3
   7cf78:	str	r3, [r0, #96]	; 0x60
   7cf7c:	ldrb	r3, [r1, #69]	; 0x45
   7cf80:	cmp	r3, #0
   7cf84:	bne	7deb8 <fputs@plt+0x6cdc8>
   7cf88:	ldr	r3, [r4, #4]
   7cf8c:	add	r5, r5, r5, lsl #2
   7cf90:	add	r5, r3, r5, lsl #2
   7cf94:	cmp	r6, #0
   7cf98:	str	r2, [r5, #8]
   7cf9c:	beq	7cfac <fputs@plt+0x6bebc>
   7cfa0:	mov	r1, r6
   7cfa4:	mov	r0, r9
   7cfa8:	bl	1c6d0 <fputs@plt+0xb5e0>
   7cfac:	ldr	r3, [sp, #32]
   7cfb0:	clz	r4, r3
   7cfb4:	ldr	r3, [sp, #60]	; 0x3c
   7cfb8:	lsr	r4, r4, #5
   7cfbc:	cmp	r3, #0
   7cfc0:	andgt	r5, r4, #1
   7cfc4:	movle	r5, #0
   7cfc8:	moveq	r4, #0
   7cfcc:	cmp	fp, #0
   7cfd0:	moveq	r6, #1
   7cfd4:	beq	7cfe8 <fputs@plt+0x6bef8>
   7cfd8:	mov	r1, fp
   7cfdc:	mov	r0, r9
   7cfe0:	mov	r6, #1
   7cfe4:	bl	1c6d0 <fputs@plt+0xb5e0>
   7cfe8:	cmp	r5, #0
   7cfec:	ldrsh	r2, [r7, #34]	; 0x22
   7cff0:	ldrshne	r3, [r7, #32]
   7cff4:	mov	r1, r2
   7cff8:	strne	r3, [sp, #56]	; 0x38
   7cffc:	cmp	r2, #0
   7d000:	ble	7df88 <fputs@plt+0x6ce98>
   7d004:	ldr	r3, [r7, #4]
   7d008:	mov	ip, #0
   7d00c:	add	r1, r3, r1, lsl #4
   7d010:	ldrb	r0, [r3, #15]
   7d014:	add	r3, r3, #16
   7d018:	cmp	r1, r3
   7d01c:	ubfx	r0, r0, #1, #1
   7d020:	add	ip, ip, r0
   7d024:	bne	7d010 <fputs@plt+0x6bf20>
   7d028:	cmp	r4, #0
   7d02c:	beq	7d664 <fputs@plt+0x6c574>
   7d030:	ldr	r3, [sp, #60]	; 0x3c
   7d034:	sub	r2, r2, ip
   7d038:	cmp	r2, r3
   7d03c:	bne	7def4 <fputs@plt+0x6ce04>
   7d040:	ldr	r3, [r8, #24]
   7d044:	ands	r3, r3, #128	; 0x80
   7d048:	str	r3, [sp, #64]	; 0x40
   7d04c:	bne	7dec8 <fputs@plt+0x6cdd8>
   7d050:	ldr	r3, [sp, #76]	; 0x4c
   7d054:	cmp	r3, #0
   7d058:	movne	r3, #0
   7d05c:	strne	r3, [sp, #68]	; 0x44
   7d060:	beq	7d6d4 <fputs@plt+0x6c5e4>
   7d064:	cmp	r6, #0
   7d068:	bne	7d6a4 <fputs@plt+0x6c5b4>
   7d06c:	cmp	sl, #0
   7d070:	streq	sl, [sp, #100]	; 0x64
   7d074:	streq	sl, [sp, #104]	; 0x68
   7d078:	beq	7d09c <fputs@plt+0x6bfac>
   7d07c:	mov	r3, r6
   7d080:	mov	r1, #18
   7d084:	str	r6, [sp]
   7d088:	ldr	r0, [sp, #44]	; 0x2c
   7d08c:	ldr	r2, [sp, #152]	; 0x98
   7d090:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d094:	str	r0, [sp, #100]	; 0x64
   7d098:	str	r0, [sp, #104]	; 0x68
   7d09c:	ldr	r3, [sp, #44]	; 0x2c
   7d0a0:	ldr	r0, [r3, #24]
   7d0a4:	bl	2e338 <fputs@plt+0x1d248>
   7d0a8:	ldr	r3, [sp, #144]	; 0x90
   7d0ac:	str	r0, [sp, #84]	; 0x54
   7d0b0:	tst	r3, #1
   7d0b4:	beq	7d7e0 <fputs@plt+0x6c6f0>
   7d0b8:	ldrsh	r3, [r7, #34]	; 0x22
   7d0bc:	ldr	r2, [r9, #60]	; 0x3c
   7d0c0:	add	r3, r3, #1
   7d0c4:	cmp	r3, r2
   7d0c8:	bgt	7e0fc <fputs@plt+0x6d00c>
   7d0cc:	ldr	fp, [r9, #64]	; 0x40
   7d0d0:	sub	r2, r2, r3
   7d0d4:	add	r3, r3, fp
   7d0d8:	strd	r2, [r9, #60]	; 0x3c
   7d0dc:	ldr	r3, [sp, #56]	; 0x38
   7d0e0:	cmp	r3, #0
   7d0e4:	blt	7e838 <fputs@plt+0x6d748>
   7d0e8:	cmp	r6, #0
   7d0ec:	beq	7e810 <fputs@plt+0x6d720>
   7d0f0:	mov	r1, #47	; 0x2f
   7d0f4:	str	fp, [sp]
   7d0f8:	ldr	r0, [sp, #44]	; 0x2c
   7d0fc:	ldr	r2, [sp, #48]	; 0x30
   7d100:	ldr	r3, [sp, #56]	; 0x38
   7d104:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d108:	mov	r5, #0
   7d10c:	mov	r2, fp
   7d110:	ldr	r0, [sp, #44]	; 0x2c
   7d114:	mov	r3, r5
   7d118:	mov	r1, #77	; 0x4d
   7d11c:	str	r5, [sp]
   7d120:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d124:	str	r5, [sp]
   7d128:	mov	r4, r0
   7d12c:	mov	r3, fp
   7d130:	ldr	r5, [sp, #44]	; 0x2c
   7d134:	mvn	r2, #0
   7d138:	mov	r1, #22
   7d13c:	mov	r0, r5
   7d140:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d144:	ldr	r1, [r5]
   7d148:	cmp	r4, #0
   7d14c:	ldr	r3, [r5, #32]
   7d150:	ldr	r0, [r5, #24]
   7d154:	sub	r2, r3, #1
   7d158:	movlt	r4, r2
   7d15c:	str	r2, [r0, #96]	; 0x60
   7d160:	ldrb	r2, [r1, #69]	; 0x45
   7d164:	cmp	r2, #0
   7d168:	bne	7dfb8 <fputs@plt+0x6cec8>
   7d16c:	ldr	r2, [r5, #4]
   7d170:	mov	r1, #20
   7d174:	mla	r4, r1, r4, r2
   7d178:	mov	r0, #0
   7d17c:	mov	r2, fp
   7d180:	str	r3, [r4, #8]
   7d184:	mov	r1, #38	; 0x26
   7d188:	mov	r3, r0
   7d18c:	str	r0, [sp]
   7d190:	ldr	r0, [sp, #44]	; 0x2c
   7d194:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d198:	ldrsh	r3, [r7, #34]	; 0x22
   7d19c:	cmp	r3, #0
   7d1a0:	ble	7d770 <fputs@plt+0x6c680>
   7d1a4:	ldr	r2, [sp, #40]	; 0x28
   7d1a8:	mov	r4, #0
   7d1ac:	eor	r3, r6, #1
   7d1b0:	mov	r5, r4
   7d1b4:	str	r8, [sp, #124]	; 0x7c
   7d1b8:	str	fp, [sp, #128]	; 0x80
   7d1bc:	cmp	r2, r4
   7d1c0:	movne	r3, #0
   7d1c4:	andeq	r3, r3, #1
   7d1c8:	str	r3, [sp, #112]	; 0x70
   7d1cc:	add	r3, fp, #1
   7d1d0:	str	r3, [sp, #120]	; 0x78
   7d1d4:	b	7d21c <fputs@plt+0x6c12c>
   7d1d8:	ldr	r3, [sp, #112]	; 0x70
   7d1dc:	cmp	r3, #0
   7d1e0:	beq	7d270 <fputs@plt+0x6c180>
   7d1e4:	ldr	r3, [r7, #4]
   7d1e8:	mov	r0, r9
   7d1ec:	ldr	r2, [sp, #120]	; 0x78
   7d1f0:	add	r3, r3, r5, lsl #4
   7d1f4:	add	r2, r2, r5
   7d1f8:	ldr	r1, [r3, #4]
   7d1fc:	bl	62638 <fputs@plt+0x51548>
   7d200:	ldr	r3, [sp, #32]
   7d204:	add	r5, r5, #1
   7d208:	cmp	r3, #0
   7d20c:	ldrsh	r3, [r7, #34]	; 0x22
   7d210:	addeq	r4, r4, #1
   7d214:	cmp	r3, r5
   7d218:	ble	7d768 <fputs@plt+0x6c678>
   7d21c:	ldr	r3, [sp, #32]
   7d220:	cmp	r3, #0
   7d224:	beq	7d1d8 <fputs@plt+0x6c0e8>
   7d228:	ldr	r2, [r3, #4]
   7d22c:	cmp	r2, #0
   7d230:	ble	7e75c <fputs@plt+0x6d66c>
   7d234:	ldr	r3, [r3]
   7d238:	ldr	r1, [r3, #4]
   7d23c:	cmp	r1, r5
   7d240:	beq	7e754 <fputs@plt+0x6d664>
   7d244:	add	r3, r3, #4
   7d248:	mov	r4, #0
   7d24c:	add	r4, r4, #1
   7d250:	cmp	r4, r2
   7d254:	beq	7d1e4 <fputs@plt+0x6c0f4>
   7d258:	ldr	r1, [r3, r4, lsl #3]
   7d25c:	cmp	r1, r5
   7d260:	bne	7d24c <fputs@plt+0x6c15c>
   7d264:	ldr	r3, [sp, #112]	; 0x70
   7d268:	cmp	r3, #0
   7d26c:	bne	7d1e4 <fputs@plt+0x6c0f4>
   7d270:	ldr	r3, [sp, #120]	; 0x78
   7d274:	cmp	r6, #0
   7d278:	add	fp, r3, r5
   7d27c:	beq	7d560 <fputs@plt+0x6c470>
   7d280:	mov	r3, r4
   7d284:	mov	r1, #47	; 0x2f
   7d288:	str	fp, [sp]
   7d28c:	ldr	r0, [sp, #44]	; 0x2c
   7d290:	ldr	r2, [sp, #48]	; 0x30
   7d294:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d298:	b	7d200 <fputs@plt+0x6c110>
   7d29c:	cmp	lr, r8
   7d2a0:	ldr	r3, [sp, #60]	; 0x3c
   7d2a4:	ldr	r2, [sp, #64]	; 0x40
   7d2a8:	movne	r2, #0
   7d2ac:	ldrsh	r3, [r3, #32]
   7d2b0:	str	r2, [sp, #64]	; 0x40
   7d2b4:	ldr	r2, [sp, #48]	; 0x30
   7d2b8:	cmp	r3, lr
   7d2bc:	str	lr, [r2]
   7d2c0:	ldr	r2, [sp, #56]	; 0x38
   7d2c4:	moveq	r2, r8
   7d2c8:	cmp	r7, lr
   7d2cc:	str	r2, [sp, #56]	; 0x38
   7d2d0:	bgt	7cd28 <fputs@plt+0x6bc38>
   7d2d4:	b	7ccf8 <fputs@plt+0x6bc08>
   7d2d8:	mvn	r3, #0
   7d2dc:	str	r3, [sp, #56]	; 0x38
   7d2e0:	b	7cd50 <fputs@plt+0x6bc60>
   7d2e4:	mov	r0, r9
   7d2e8:	bl	2e580 <fputs@plt+0x1d490>
   7d2ec:	subs	r3, r0, #0
   7d2f0:	str	r3, [sp, #44]	; 0x2c
   7d2f4:	beq	7ca0c <fputs@plt+0x6b91c>
   7d2f8:	b	7cb30 <fputs@plt+0x6ba40>
   7d2fc:	ldr	r1, [pc, #2336]	; 7dc24 <fputs@plt+0x6cb34>
   7d300:	str	r5, [sp]
   7d304:	ldr	r2, [sp, #36]	; 0x24
   7d308:	ldrd	r8, [sp, #100]	; 0x64
   7d30c:	add	r1, pc, r1
   7d310:	ldr	sl, [sp, #112]	; 0x70
   7d314:	mov	r0, r9
   7d318:	bl	3aac4 <fputs@plt+0x299d4>
   7d31c:	mov	r3, #1
   7d320:	strb	r3, [r9, #17]
   7d324:	mov	r0, r8
   7d328:	ldr	r1, [sp, #36]	; 0x24
   7d32c:	mov	r7, #0
   7d330:	bl	2203c <fputs@plt+0x10f4c>
   7d334:	mov	r0, r8
   7d338:	ldr	r1, [sp, #40]	; 0x28
   7d33c:	bl	222ec <fputs@plt+0x111fc>
   7d340:	mov	r1, sl
   7d344:	mov	r2, #1
   7d348:	mov	r0, r8
   7d34c:	bl	22154 <fputs@plt+0x11064>
   7d350:	b	7ca50 <fputs@plt+0x6b960>
   7d354:	cmp	sl, #0
   7d358:	beq	7cb74 <fputs@plt+0x6ba84>
   7d35c:	ldr	r3, [r9, #536]	; 0x218
   7d360:	cmp	r3, #0
   7d364:	bne	7cb74 <fputs@plt+0x6ba84>
   7d368:	ldr	r3, [sl, #64]	; 0x40
   7d36c:	cmp	r3, #0
   7d370:	bne	7cb74 <fputs@plt+0x6ba84>
   7d374:	ldr	r3, [r9]
   7d378:	mov	r2, r7
   7d37c:	ldrb	r1, [r9, #442]	; 0x1ba
   7d380:	mov	r0, r3
   7d384:	str	r3, [sp, #96]	; 0x60
   7d388:	bl	1cb1c <fputs@plt+0xba2c>
   7d38c:	cmp	r0, #0
   7d390:	ldrb	r3, [r7, #42]	; 0x2a
   7d394:	bne	7cb78 <fputs@plt+0x6ba88>
   7d398:	tst	r3, #16
   7d39c:	bne	7cb78 <fputs@plt+0x6ba88>
   7d3a0:	ldr	r2, [sp, #240]	; 0xf0
   7d3a4:	cmp	r2, #10
   7d3a8:	ldrne	r2, [sp, #240]	; 0xf0
   7d3ac:	strne	r2, [sp, #100]	; 0x64
   7d3b0:	beq	7e888 <fputs@plt+0x6d798>
   7d3b4:	ldr	r2, [sl, #28]
   7d3b8:	ldr	r1, [r2]
   7d3bc:	cmp	r1, #1
   7d3c0:	bne	7cb78 <fputs@plt+0x6ba88>
   7d3c4:	ldr	r1, [r2, #28]
   7d3c8:	cmp	r1, #0
   7d3cc:	bne	7cb78 <fputs@plt+0x6ba88>
   7d3d0:	ldr	r1, [sl, #32]
   7d3d4:	cmp	r1, #0
   7d3d8:	bne	7cb78 <fputs@plt+0x6ba88>
   7d3dc:	ldr	r1, [sl, #44]	; 0x2c
   7d3e0:	cmp	r1, #0
   7d3e4:	bne	7cb78 <fputs@plt+0x6ba88>
   7d3e8:	ldr	r1, [sl, #36]	; 0x24
   7d3ec:	cmp	r1, #0
   7d3f0:	bne	7cb78 <fputs@plt+0x6ba88>
   7d3f4:	ldr	r1, [sl, #56]	; 0x38
   7d3f8:	cmp	r1, #0
   7d3fc:	bne	7cb78 <fputs@plt+0x6ba88>
   7d400:	ldr	r1, [sl, #48]	; 0x30
   7d404:	cmp	r1, #0
   7d408:	bne	7cb78 <fputs@plt+0x6ba88>
   7d40c:	ldr	r1, [sl, #8]
   7d410:	tst	r1, #1
   7d414:	bne	7cb78 <fputs@plt+0x6ba88>
   7d418:	ldr	r1, [sl]
   7d41c:	ldr	r0, [r1]
   7d420:	cmp	r0, #1
   7d424:	bne	7cb78 <fputs@plt+0x6ba88>
   7d428:	ldr	r1, [r1, #4]
   7d42c:	ldr	r1, [r1]
   7d430:	ldrb	r1, [r1]
   7d434:	cmp	r1, #158	; 0x9e
   7d438:	bne	7cb78 <fputs@plt+0x6ba88>
   7d43c:	add	r2, r2, #8
   7d440:	mov	r1, #0
   7d444:	mov	r0, r9
   7d448:	bl	7af80 <fputs@plt+0x69e90>
   7d44c:	cmp	r7, r0
   7d450:	cmpne	r0, #0
   7d454:	str	r0, [sp, #56]	; 0x38
   7d458:	beq	7cb74 <fputs@plt+0x6ba84>
   7d45c:	ldr	ip, [sp, #56]	; 0x38
   7d460:	ldrb	r3, [r7, #42]	; 0x2a
   7d464:	ldrb	r0, [ip, #42]	; 0x2a
   7d468:	eor	r1, r3, #32
   7d46c:	ubfx	r1, r1, #5, #1
   7d470:	eor	r2, r0, #32
   7d474:	ubfx	r2, r2, #5, #1
   7d478:	cmp	r1, r2
   7d47c:	bne	7cb78 <fputs@plt+0x6ba88>
   7d480:	tst	r0, #16
   7d484:	bne	7cb78 <fputs@plt+0x6ba88>
   7d488:	ldr	r6, [ip, #12]
   7d48c:	cmp	r6, #0
   7d490:	bne	7cb78 <fputs@plt+0x6ba88>
   7d494:	ldrsh	r1, [r7, #34]	; 0x22
   7d498:	ldrsh	r2, [ip, #34]	; 0x22
   7d49c:	cmp	r1, r2
   7d4a0:	bne	7cb78 <fputs@plt+0x6ba88>
   7d4a4:	ldrsh	r0, [r7, #32]
   7d4a8:	ldrsh	r2, [ip, #32]
   7d4ac:	cmp	r0, r2
   7d4b0:	bne	7cb78 <fputs@plt+0x6ba88>
   7d4b4:	cmp	r6, r1
   7d4b8:	bge	7e110 <fputs@plt+0x6d020>
   7d4bc:	ldr	r2, [sp, #56]	; 0x38
   7d4c0:	lsl	r3, r6, #4
   7d4c4:	ldr	r5, [r7, #4]
   7d4c8:	ldr	r4, [r2, #4]
   7d4cc:	add	r5, r5, r3
   7d4d0:	ldrb	r2, [r5, #13]
   7d4d4:	add	r4, r4, r3
   7d4d8:	ldrb	r3, [r4, #13]
   7d4dc:	cmp	r2, r3
   7d4e0:	bne	7cb74 <fputs@plt+0x6ba84>
   7d4e4:	ldr	r1, [r4, #8]
   7d4e8:	ldr	r0, [r5, #8]
   7d4ec:	bl	29738 <fputs@plt+0x18648>
   7d4f0:	cmp	r0, #0
   7d4f4:	bne	7cb74 <fputs@plt+0x6ba84>
   7d4f8:	ldrb	r3, [r5, #12]
   7d4fc:	cmp	r3, #0
   7d500:	beq	7d510 <fputs@plt+0x6c420>
   7d504:	ldrb	r3, [r4, #12]
   7d508:	cmp	r3, #0
   7d50c:	beq	7cb74 <fputs@plt+0x6ba84>
   7d510:	cmp	r6, #0
   7d514:	beq	7d554 <fputs@plt+0x6c464>
   7d518:	ldr	r0, [r4, #4]
   7d51c:	ldr	r3, [r5, #4]
   7d520:	clz	r2, r0
   7d524:	lsr	r2, r2, #5
   7d528:	clz	r1, r3
   7d52c:	lsr	r1, r1, #5
   7d530:	cmp	r1, r2
   7d534:	bne	7cb74 <fputs@plt+0x6ba84>
   7d538:	cmp	r3, #0
   7d53c:	beq	7d554 <fputs@plt+0x6c464>
   7d540:	ldr	r1, [r0, #8]
   7d544:	ldr	r0, [r3, #8]
   7d548:	bl	110cc <strcmp@plt>
   7d54c:	cmp	r0, #0
   7d550:	bne	7cb74 <fputs@plt+0x6ba84>
   7d554:	ldrsh	r1, [r7, #34]	; 0x22
   7d558:	add	r6, r6, #1
   7d55c:	b	7d4b4 <fputs@plt+0x6c3c4>
   7d560:	ldr	r3, [sp, #40]	; 0x28
   7d564:	add	r1, r4, r4, lsl #2
   7d568:	mov	r2, fp
   7d56c:	mov	r0, r9
   7d570:	ldr	ip, [r3, #4]
   7d574:	ldr	r3, [r9, #8]
   7d578:	ldr	r8, [ip, r1, lsl #2]
   7d57c:	str	r3, [sp, #132]	; 0x84
   7d580:	mov	r1, r8
   7d584:	bl	62638 <fputs@plt+0x51548>
   7d588:	ldr	ip, [r9, #76]	; 0x4c
   7d58c:	mov	r2, fp
   7d590:	mov	r1, #30
   7d594:	str	r6, [sp]
   7d598:	ldr	r3, [sp, #132]	; 0x84
   7d59c:	add	fp, ip, #1
   7d5a0:	mov	r0, r3
   7d5a4:	mov	r3, fp
   7d5a8:	str	fp, [r9, #76]	; 0x4c
   7d5ac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d5b0:	ldr	r3, [r8, #4]
   7d5b4:	mvn	r1, #98	; 0x62
   7d5b8:	str	fp, [r8, #28]
   7d5bc:	ldrb	r2, [r8]
   7d5c0:	strb	r1, [r8]
   7d5c4:	bic	r3, r3, #4096	; 0x1000
   7d5c8:	str	r3, [r8, #4]
   7d5cc:	strb	r2, [r8, #38]	; 0x26
   7d5d0:	b	7d200 <fputs@plt+0x6c110>
   7d5d4:	ldr	r2, [sp, #40]	; 0x28
   7d5d8:	add	r0, sp, #168	; 0xa8
   7d5dc:	str	r9, [sp, #168]	; 0xa8
   7d5e0:	str	sl, [sp, #172]	; 0xac
   7d5e4:	str	sl, [sp, #176]	; 0xb0
   7d5e8:	str	sl, [sp, #180]	; 0xb4
   7d5ec:	cmp	r2, #0
   7d5f0:	str	sl, [sp, #184]	; 0xb8
   7d5f4:	str	sl, [sp, #188]	; 0xbc
   7d5f8:	str	sl, [sp, #192]	; 0xc0
   7d5fc:	str	sl, [sp, #196]	; 0xc4
   7d600:	beq	7df4c <fputs@plt+0x6ce5c>
   7d604:	ldr	r5, [r2]
   7d608:	mov	r1, r2
   7d60c:	str	r5, [sp, #60]	; 0x3c
   7d610:	bl	3c6cc <fputs@plt+0x2b5dc>
   7d614:	subs	r3, r0, #0
   7d618:	str	r3, [sp, #80]	; 0x50
   7d61c:	bne	7ca0c <fputs@plt+0x6b91c>
   7d620:	ldr	r3, [sp, #32]
   7d624:	cmp	r5, #0
   7d628:	mov	r6, sl
   7d62c:	movle	r5, #0
   7d630:	clz	r4, r3
   7d634:	mvn	r3, #0
   7d638:	lsr	r4, r4, #5
   7d63c:	str	r3, [sp, #48]	; 0x30
   7d640:	andgt	r5, r4, #1
   7d644:	moveq	r4, #0
   7d648:	b	7cfe8 <fputs@plt+0x6bef8>
   7d64c:	ldr	r3, [sp, #40]	; 0x28
   7d650:	mov	r6, r3
   7d654:	str	r3, [sp, #60]	; 0x3c
   7d658:	str	r3, [sp, #80]	; 0x50
   7d65c:	mvn	r3, #0
   7d660:	str	r3, [sp, #48]	; 0x30
   7d664:	ldr	r3, [sp, #32]
   7d668:	cmp	r3, #0
   7d66c:	beq	7d040 <fputs@plt+0x6bf50>
   7d670:	ldr	r3, [r3, #4]
   7d674:	ldr	r2, [sp, #60]	; 0x3c
   7d678:	cmp	r3, r2
   7d67c:	beq	7d040 <fputs@plt+0x6bf50>
   7d680:	ldr	r1, [pc, #1440]	; 7dc28 <fputs@plt+0x6cb38>
   7d684:	mov	r0, r9
   7d688:	add	r1, pc, r1
   7d68c:	bl	3aac4 <fputs@plt+0x299d4>
   7d690:	b	7d324 <fputs@plt+0x6c234>
   7d694:	ldr	r4, [pc, #1424]	; 7dc2c <fputs@plt+0x6cb3c>
   7d698:	add	r4, pc, r4
   7d69c:	add	r4, r4, #4
   7d6a0:	b	7ce50 <fputs@plt+0x6bd60>
   7d6a4:	ldr	r4, [sp, #44]	; 0x2c
   7d6a8:	mov	r0, #0
   7d6ac:	mov	r1, #108	; 0x6c
   7d6b0:	mov	r3, r0
   7d6b4:	str	r0, [sp]
   7d6b8:	ldr	r2, [sp, #48]	; 0x30
   7d6bc:	mov	r0, r4
   7d6c0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d6c4:	ldr	r3, [r4, #32]
   7d6c8:	str	r0, [sp, #100]	; 0x64
   7d6cc:	str	r3, [sp, #104]	; 0x68
   7d6d0:	b	7d09c <fputs@plt+0x6bfac>
   7d6d4:	ldrb	r3, [r7, #42]	; 0x2a
   7d6d8:	tst	r3, #16
   7d6dc:	bne	7e864 <fputs@plt+0x6d774>
   7d6e0:	ldr	r4, [sp, #76]	; 0x4c
   7d6e4:	add	ip, sp, #140	; 0x8c
   7d6e8:	mvn	r0, #0
   7d6ec:	add	r1, sp, #136	; 0x88
   7d6f0:	mov	r2, #55	; 0x37
   7d6f4:	str	ip, [sp, #12]
   7d6f8:	mov	r3, r4
   7d6fc:	stm	sp, {r0, r4}
   7d700:	mov	r0, r9
   7d704:	str	r1, [sp, #8]
   7d708:	mov	r1, r7
   7d70c:	bl	3fb9c <fputs@plt+0x2eaac>
   7d710:	mov	r3, r4
   7d714:	add	r4, r0, #1
   7d718:	lsl	r4, r4, #2
   7d71c:	mov	r5, r0
   7d720:	mov	r0, r8
   7d724:	mov	r2, r4
   7d728:	bl	22e00 <fputs@plt+0x11d10>
   7d72c:	subs	r2, r0, #0
   7d730:	str	r2, [sp, #68]	; 0x44
   7d734:	beq	7e880 <fputs@plt+0x6d790>
   7d738:	cmp	r5, #0
   7d73c:	ble	7d064 <fputs@plt+0x6bf74>
   7d740:	sub	r3, r4, #4
   7d744:	mov	r1, r2
   7d748:	add	r3, r3, r2
   7d74c:	ldr	r2, [r9, #76]	; 0x4c
   7d750:	add	r2, r2, #1
   7d754:	str	r2, [r9, #76]	; 0x4c
   7d758:	str	r2, [r1], #4
   7d75c:	cmp	r3, r1
   7d760:	bne	7d74c <fputs@plt+0x6c65c>
   7d764:	b	7d064 <fputs@plt+0x6bf74>
   7d768:	ldr	r8, [sp, #124]	; 0x7c
   7d76c:	ldr	fp, [sp, #128]	; 0x80
   7d770:	ldr	r3, [sp, #76]	; 0x4c
   7d774:	cmp	r3, #0
   7d778:	beq	7da88 <fputs@plt+0x6c998>
   7d77c:	ldr	r2, [sp, #84]	; 0x54
   7d780:	mov	r0, #1
   7d784:	ldr	r1, [sp, #88]	; 0x58
   7d788:	ldr	r3, [sp, #240]	; 0xf0
   7d78c:	str	r3, [sp, #12]
   7d790:	mov	r3, #0
   7d794:	str	r2, [sp, #16]
   7d798:	mov	r2, #108	; 0x6c
   7d79c:	ldrsh	ip, [r7, #34]	; 0x22
   7d7a0:	sub	ip, fp, ip
   7d7a4:	sub	ip, ip, #1
   7d7a8:	stm	sp, {r0, r7, ip}
   7d7ac:	mov	r0, r9
   7d7b0:	bl	7fc68 <fputs@plt+0x6eb78>
   7d7b4:	ldrsh	r4, [r7, #34]	; 0x22
   7d7b8:	mov	r1, fp
   7d7bc:	mov	r0, r9
   7d7c0:	add	r4, r4, #1
   7d7c4:	mov	r2, r4
   7d7c8:	bl	20560 <fputs@plt+0xf470>
   7d7cc:	ldr	r3, [r9, #60]	; 0x3c
   7d7d0:	cmp	r4, r3
   7d7d4:	ble	7d7ec <fputs@plt+0x6c6fc>
   7d7d8:	str	r4, [r9, #60]	; 0x3c
   7d7dc:	str	fp, [r9, #64]	; 0x40
   7d7e0:	ldr	r3, [sp, #76]	; 0x4c
   7d7e4:	cmp	r3, #0
   7d7e8:	beq	7daf4 <fputs@plt+0x6ca04>
   7d7ec:	ldr	r3, [r8, #24]
   7d7f0:	tst	r3, #128	; 0x80
   7d7f4:	bne	7da68 <fputs@plt+0x6c978>
   7d7f8:	ldr	r1, [sp, #88]	; 0x58
   7d7fc:	cmp	r1, #0
   7d800:	beq	7d83c <fputs@plt+0x6c74c>
   7d804:	ldr	r3, [sp, #240]	; 0xf0
   7d808:	mov	r2, #2
   7d80c:	mov	r0, r9
   7d810:	str	r3, [sp, #12]
   7d814:	ldr	r3, [sp, #72]	; 0x48
   7d818:	sub	ip, r3, #1
   7d81c:	ldr	r3, [sp, #84]	; 0x54
   7d820:	str	r3, [sp, #16]
   7d824:	mov	r3, #0
   7d828:	ldrsh	lr, [r7, #34]	; 0x22
   7d82c:	sub	ip, ip, lr
   7d830:	stm	sp, {r2, r7, ip}
   7d834:	mov	r2, #108	; 0x6c
   7d838:	bl	7fc68 <fputs@plt+0x6eb78>
   7d83c:	ldr	ip, [sp, #44]	; 0x2c
   7d840:	ldr	r2, [ip, #24]
   7d844:	ldr	r3, [ip, #32]
   7d848:	ldr	r1, [r2, #120]	; 0x78
   7d84c:	cmp	r1, #0
   7d850:	beq	7d864 <fputs@plt+0x6c774>
   7d854:	ldr	r0, [sp, #84]	; 0x54
   7d858:	mvn	r0, r0
   7d85c:	str	r3, [r1, r0, lsl #2]
   7d860:	ldr	r3, [ip, #32]
   7d864:	sub	r3, r3, #1
   7d868:	cmp	r6, #0
   7d86c:	str	r3, [r2, #96]	; 0x60
   7d870:	bne	7d9e8 <fputs@plt+0x6c8f8>
   7d874:	cmp	sl, #0
   7d878:	beq	7d8d8 <fputs@plt+0x6c7e8>
   7d87c:	ldr	r4, [sp, #44]	; 0x2c
   7d880:	mov	r2, r6
   7d884:	mov	r1, #13
   7d888:	str	r6, [sp]
   7d88c:	ldr	r3, [sp, #104]	; 0x68
   7d890:	mov	r0, r4
   7d894:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d898:	ldr	lr, [sp, #100]	; 0x64
   7d89c:	mov	ip, r4
   7d8a0:	ldr	r2, [r4, #32]
   7d8a4:	ldr	r1, [r4]
   7d8a8:	ldr	r0, [r4, #24]
   7d8ac:	subs	r4, lr, #0
   7d8b0:	sub	r3, r2, #1
   7d8b4:	movlt	r4, r3
   7d8b8:	str	r3, [r0, #96]	; 0x60
   7d8bc:	ldrb	r3, [r1, #69]	; 0x45
   7d8c0:	cmp	r3, #0
   7d8c4:	bne	7e6e4 <fputs@plt+0x6d5f4>
   7d8c8:	ldr	r1, [ip, #4]
   7d8cc:	mov	r3, #20
   7d8d0:	mla	r3, r3, r4, r1
   7d8d4:	str	r2, [r3, #8]
   7d8d8:	ldrb	r4, [r7, #42]	; 0x2a
   7d8dc:	ldr	r3, [sp, #76]	; 0x4c
   7d8e0:	and	r4, r4, #16
   7d8e4:	cmp	r3, #0
   7d8e8:	orrne	r4, r4, #1
   7d8ec:	cmp	r4, #0
   7d8f0:	bne	7d93c <fputs@plt+0x6c84c>
   7d8f4:	ldrd	r2, [sp, #136]	; 0x88
   7d8f8:	cmp	r2, r3
   7d8fc:	blt	7e6bc <fputs@plt+0x6d5cc>
   7d900:	ldr	r5, [r7, #8]
   7d904:	cmp	r5, #0
   7d908:	beq	7d93c <fputs@plt+0x6c84c>
   7d90c:	mov	r6, #0
   7d910:	mov	r3, #0
   7d914:	mov	r1, #61	; 0x3d
   7d918:	str	r6, [sp]
   7d91c:	ldr	r2, [sp, #140]	; 0x8c
   7d920:	ldr	r0, [sp, #44]	; 0x2c
   7d924:	add	r2, r4, r2
   7d928:	add	r4, r4, #1
   7d92c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d930:	ldr	r5, [r5, #20]
   7d934:	cmp	r5, #0
   7d938:	bne	7d910 <fputs@plt+0x6c820>
   7d93c:	ldrb	r3, [r9, #18]
   7d940:	ldr	r7, [sp, #68]	; 0x44
   7d944:	cmp	r3, #0
   7d948:	bne	7ca1c <fputs@plt+0x6b92c>
   7d94c:	ldr	r3, [r9, #420]	; 0x1a4
   7d950:	cmp	r3, #0
   7d954:	bne	7ca1c <fputs@plt+0x6b92c>
   7d958:	ldr	r3, [r9, #412]	; 0x19c
   7d95c:	cmp	r3, #0
   7d960:	beq	7e6f4 <fputs@plt+0x6d604>
   7d964:	mov	r0, r9
   7d968:	bl	3fa7c <fputs@plt+0x2e98c>
   7d96c:	ldr	r3, [r8, #24]
   7d970:	tst	r3, #128	; 0x80
   7d974:	beq	7ca1c <fputs@plt+0x6b92c>
   7d978:	ldrb	r3, [r9, #18]
   7d97c:	cmp	r3, #0
   7d980:	bne	7ca1c <fputs@plt+0x6b92c>
   7d984:	ldr	r3, [r9, #420]	; 0x1a4
   7d988:	cmp	r3, #0
   7d98c:	bne	7ca1c <fputs@plt+0x6b92c>
   7d990:	ldr	r4, [sp, #44]	; 0x2c
   7d994:	mov	r0, #0
   7d998:	mov	r3, #1
   7d99c:	mov	r1, #33	; 0x21
   7d9a0:	str	r0, [sp]
   7d9a4:	ldr	r2, [sp, #64]	; 0x40
   7d9a8:	mov	r0, r4
   7d9ac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7d9b0:	mov	r0, r4
   7d9b4:	mov	r1, #1
   7d9b8:	bl	24b8c <fputs@plt+0x13a9c>
   7d9bc:	ldr	r3, [r4]
   7d9c0:	mov	r0, r4
   7d9c4:	ldrb	r2, [r3, #69]	; 0x45
   7d9c8:	cmp	r2, #0
   7d9cc:	bne	7ca1c <fputs@plt+0x6b92c>
   7d9d0:	ldr	r3, [pc, #600]	; 7dc30 <fputs@plt+0x6cb40>
   7d9d4:	mov	r1, r2
   7d9d8:	str	r2, [sp]
   7d9dc:	add	r3, pc, r3
   7d9e0:	bl	2d7d0 <fputs@plt+0x1c6e0>
   7d9e4:	b	7ca1c <fputs@plt+0x6b92c>
   7d9e8:	ldr	r4, [sp, #44]	; 0x2c
   7d9ec:	mov	r0, #0
   7d9f0:	mov	r1, #7
   7d9f4:	str	r0, [sp]
   7d9f8:	ldr	r2, [sp, #48]	; 0x30
   7d9fc:	mov	r0, r4
   7da00:	ldr	r3, [sp, #104]	; 0x68
   7da04:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7da08:	ldr	lr, [sp, #100]	; 0x64
   7da0c:	mov	ip, r4
   7da10:	ldr	r1, [r4, #32]
   7da14:	ldr	r2, [r4]
   7da18:	ldr	r0, [r4, #24]
   7da1c:	subs	r4, lr, #0
   7da20:	sub	r3, r1, #1
   7da24:	movlt	r4, r3
   7da28:	str	r3, [r0, #96]	; 0x60
   7da2c:	ldrb	r3, [r2, #69]	; 0x45
   7da30:	cmp	r3, #0
   7da34:	bne	7e6d4 <fputs@plt+0x6d5e4>
   7da38:	ldr	r2, [ip, #4]
   7da3c:	mov	r3, #20
   7da40:	mla	r3, r3, r4, r2
   7da44:	mov	r0, #0
   7da48:	str	r1, [r3, #8]
   7da4c:	mov	r1, #61	; 0x3d
   7da50:	mov	r3, r0
   7da54:	ldr	r2, [sp, #48]	; 0x30
   7da58:	str	r0, [sp]
   7da5c:	ldr	r0, [sp, #44]	; 0x2c
   7da60:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7da64:	b	7d8d8 <fputs@plt+0x6c7e8>
   7da68:	mov	r0, #0
   7da6c:	mov	r3, #1
   7da70:	ldr	r2, [sp, #64]	; 0x40
   7da74:	mov	r1, #37	; 0x25
   7da78:	str	r0, [sp]
   7da7c:	ldr	r0, [sp, #44]	; 0x2c
   7da80:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7da84:	b	7d7f8 <fputs@plt+0x6c708>
   7da88:	add	r2, fp, #1
   7da8c:	mov	r1, r7
   7da90:	ldr	r0, [sp, #44]	; 0x2c
   7da94:	bl	2e77c <fputs@plt+0x1d68c>
   7da98:	ldr	r2, [sp, #84]	; 0x54
   7da9c:	mov	r0, #1
   7daa0:	ldr	r1, [sp, #88]	; 0x58
   7daa4:	ldr	r3, [sp, #240]	; 0xf0
   7daa8:	str	r3, [sp, #12]
   7daac:	str	r2, [sp, #16]
   7dab0:	mov	r2, #108	; 0x6c
   7dab4:	ldrsh	ip, [r7, #34]	; 0x22
   7dab8:	ldr	r3, [sp, #76]	; 0x4c
   7dabc:	sub	ip, fp, ip
   7dac0:	sub	ip, ip, #1
   7dac4:	stm	sp, {r0, r7, ip}
   7dac8:	mov	r0, r9
   7dacc:	bl	7fc68 <fputs@plt+0x6eb78>
   7dad0:	ldrsh	r4, [r7, #34]	; 0x22
   7dad4:	mov	r1, fp
   7dad8:	mov	r0, r9
   7dadc:	add	r4, r4, #1
   7dae0:	mov	r2, r4
   7dae4:	bl	20560 <fputs@plt+0xf470>
   7dae8:	ldr	r3, [r9, #60]	; 0x3c
   7daec:	cmp	r4, r3
   7daf0:	bgt	7d7d8 <fputs@plt+0x6c6e8>
   7daf4:	ldrb	r3, [r7, #42]	; 0x2a
   7daf8:	tst	r3, #16
   7dafc:	bne	7e634 <fputs@plt+0x6d544>
   7db00:	ldr	r3, [sp, #56]	; 0x38
   7db04:	cmp	r3, #0
   7db08:	blt	7e668 <fputs@plt+0x6d578>
   7db0c:	cmp	r6, #0
   7db10:	bne	7e604 <fputs@plt+0x6d514>
   7db14:	cmp	sl, #0
   7db18:	beq	7e574 <fputs@plt+0x6d484>
   7db1c:	str	r6, [sp]
   7db20:	ldr	r1, [sp, #56]	; 0x38
   7db24:	ldr	r2, [sp, #80]	; 0x50
   7db28:	ldr	r0, [sp, #44]	; 0x2c
   7db2c:	ldr	r3, [sp, #72]	; 0x48
   7db30:	add	r2, r2, r1
   7db34:	mov	r1, #30
   7db38:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7db3c:	ldrb	r1, [r7, #42]	; 0x2a
   7db40:	ands	r1, r1, #16
   7db44:	bne	7e730 <fputs@plt+0x6d640>
   7db48:	ldr	r5, [sp, #44]	; 0x2c
   7db4c:	mov	r3, r1
   7db50:	str	r1, [sp]
   7db54:	mov	r1, #77	; 0x4d
   7db58:	ldr	fp, [sp, #72]	; 0x48
   7db5c:	mov	r0, r5
   7db60:	mov	r2, fp
   7db64:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7db68:	ldr	r2, [sp, #96]	; 0x60
   7db6c:	mov	r4, r0
   7db70:	mov	r3, fp
   7db74:	mov	r1, #74	; 0x4a
   7db78:	mov	r0, r5
   7db7c:	str	r2, [sp]
   7db80:	ldr	r2, [sp, #136]	; 0x88
   7db84:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7db88:	ldr	r1, [r5]
   7db8c:	cmp	r4, #0
   7db90:	ldr	r3, [r5, #32]
   7db94:	ldr	r0, [r5, #24]
   7db98:	sub	r2, r3, #1
   7db9c:	movlt	r4, r2
   7dba0:	str	r2, [r0, #96]	; 0x60
   7dba4:	ldrb	r2, [r1, #69]	; 0x45
   7dba8:	cmp	r2, #0
   7dbac:	bne	7e720 <fputs@plt+0x6d630>
   7dbb0:	ldr	r2, [r5, #4]
   7dbb4:	mov	r1, #20
   7dbb8:	mla	r4, r1, r4, r2
   7dbbc:	str	r3, [r4, #8]
   7dbc0:	mov	r0, #0
   7dbc4:	mov	r1, #38	; 0x26
   7dbc8:	ldr	r2, [sp, #72]	; 0x48
   7dbcc:	mov	r3, r0
   7dbd0:	str	r0, [sp]
   7dbd4:	ldr	r0, [sp, #44]	; 0x2c
   7dbd8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7dbdc:	ldr	r2, [sp, #96]	; 0x60
   7dbe0:	cmp	r2, #0
   7dbe4:	ble	7dc00 <fputs@plt+0x6cb10>
   7dbe8:	mov	ip, #0
   7dbec:	mov	r1, #137	; 0x89
   7dbf0:	ldr	r0, [r9, #8]
   7dbf4:	str	ip, [sp]
   7dbf8:	ldr	r3, [sp, #72]	; 0x48
   7dbfc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7dc00:	ldrsh	r1, [r7, #34]	; 0x22
   7dc04:	cmp	r1, #0
   7dc08:	movgt	fp, #0
   7dc0c:	movgt	r5, fp
   7dc10:	bgt	7dcdc <fputs@plt+0x6cbec>
   7dc14:	b	7dde4 <fputs@plt+0x6ccf4>
   7dc18:	andeq	r8, r1, r0, lsr #29
   7dc1c:	muleq	r1, r0, lr
   7dc20:	andeq	r8, r1, r8, asr lr
   7dc24:	andeq	sp, r1, r0, ror #26
   7dc28:	andeq	sp, r1, r8, lsr sl
   7dc2c:			; <UNDEFINED> instruction: 0x000361b0
   7dc30:	andeq	sp, r1, r0, lsl #14
   7dc34:	andeq	r5, r3, ip, lsl #19
   7dc38:	andeq	sp, r1, r4, ror r1
   7dc3c:	andeq	r5, r3, ip, lsl #17
   7dc40:	strdeq	r5, [r3], -r0
   7dc44:	andeq	r7, r1, ip, lsr r6
   7dc48:	andeq	r5, r3, ip, lsl #7
   7dc4c:	andeq	r5, r3, r0, lsr #4
   7dc50:	andeq	r5, r3, r0, ror r1
   7dc54:	andeq	r5, r3, r0, ror #2
   7dc58:	andeq	r5, r3, r4, lsr #2
   7dc5c:	andeq	r4, r3, ip, asr pc
   7dc60:			; <UNDEFINED> instruction: 0x00034cb0
   7dc64:	ldr	r3, [r7, #4]
   7dc68:	add	r3, r3, r5, lsl #4
   7dc6c:	ldrb	r2, [r3, #15]
   7dc70:	tst	r2, #2
   7dc74:	addne	fp, fp, #1
   7dc78:	bne	7dd44 <fputs@plt+0x6cc54>
   7dc7c:	ldr	r2, [sp, #60]	; 0x3c
   7dc80:	clz	r0, r2
   7dc84:	sub	r2, r5, fp
   7dc88:	lsr	r0, r0, #5
   7dc8c:	orrs	r0, r0, r2, lsr #31
   7dc90:	bne	7dd44 <fputs@plt+0x6cc54>
   7dc94:	cmp	r6, #0
   7dc98:	bne	7dda0 <fputs@plt+0x6ccb0>
   7dc9c:	cmp	sl, #0
   7dca0:	beq	7df90 <fputs@plt+0x6cea0>
   7dca4:	ldr	r0, [sp, #80]	; 0x50
   7dca8:	ldr	r3, [sp, #116]	; 0x74
   7dcac:	cmp	r3, r0
   7dcb0:	beq	7dcd0 <fputs@plt+0x6cbe0>
   7dcb4:	add	r2, r0, r2
   7dcb8:	mov	r1, #31
   7dcbc:	str	r6, [sp]
   7dcc0:	mov	r3, r4
   7dcc4:	ldr	r0, [sp, #44]	; 0x2c
   7dcc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7dccc:	ldrsh	r1, [r7, #34]	; 0x22
   7dcd0:	add	r5, r5, #1
   7dcd4:	cmp	r1, r5
   7dcd8:	ble	7dde4 <fputs@plt+0x6ccf4>
   7dcdc:	ldrsh	r3, [r7, #32]
   7dce0:	ldr	r2, [sp, #116]	; 0x74
   7dce4:	cmp	r3, r5
   7dce8:	add	r4, r2, r5
   7dcec:	beq	7ddc0 <fputs@plt+0x6ccd0>
   7dcf0:	ldr	r3, [sp, #32]
   7dcf4:	cmp	r3, #0
   7dcf8:	beq	7dc64 <fputs@plt+0x6cb74>
   7dcfc:	ldr	r0, [r3, #4]
   7dd00:	cmp	r0, #0
   7dd04:	ble	7dd3c <fputs@plt+0x6cc4c>
   7dd08:	ldr	r3, [r3]
   7dd0c:	ldr	r2, [r3, #4]
   7dd10:	cmp	r5, r2
   7dd14:	beq	7dd8c <fputs@plt+0x6cc9c>
   7dd18:	add	r3, r3, #4
   7dd1c:	mov	r2, #0
   7dd20:	b	7dd30 <fputs@plt+0x6cc40>
   7dd24:	ldr	ip, [r3, r2, lsl #3]
   7dd28:	cmp	ip, r5
   7dd2c:	beq	7dd90 <fputs@plt+0x6cca0>
   7dd30:	add	r2, r2, #1
   7dd34:	cmp	r2, r0
   7dd38:	bne	7dd24 <fputs@plt+0x6cc34>
   7dd3c:	ldr	r3, [r7, #4]
   7dd40:	add	r3, r3, r5, lsl #4
   7dd44:	ldrb	r2, [r9, #23]
   7dd48:	ldr	r3, [r3, #4]
   7dd4c:	cmp	r2, #0
   7dd50:	beq	7dd74 <fputs@plt+0x6cc84>
   7dd54:	mov	r0, r3
   7dd58:	mov	r2, #0
   7dd5c:	str	r3, [sp, #92]	; 0x5c
   7dd60:	mov	r1, #1
   7dd64:	bl	218a8 <fputs@plt+0x107b8>
   7dd68:	cmp	r0, #0
   7dd6c:	ldr	r3, [sp, #92]	; 0x5c
   7dd70:	bne	7e704 <fputs@plt+0x6d614>
   7dd74:	mov	r1, r3
   7dd78:	mov	r2, r4
   7dd7c:	mov	r0, r9
   7dd80:	bl	62638 <fputs@plt+0x51548>
   7dd84:	ldrsh	r1, [r7, #34]	; 0x22
   7dd88:	b	7dcd0 <fputs@plt+0x6cbe0>
   7dd8c:	mov	r2, #0
   7dd90:	ldr	r3, [sp, #60]	; 0x3c
   7dd94:	cmp	r3, #0
   7dd98:	bne	7dc94 <fputs@plt+0x6cba4>
   7dd9c:	b	7dd3c <fputs@plt+0x6cc4c>
   7dda0:	mov	r3, r2
   7dda4:	mov	r1, #47	; 0x2f
   7dda8:	str	r4, [sp]
   7ddac:	ldr	r0, [sp, #44]	; 0x2c
   7ddb0:	ldr	r2, [sp, #48]	; 0x30
   7ddb4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ddb8:	ldrsh	r1, [r7, #34]	; 0x22
   7ddbc:	b	7dcd0 <fputs@plt+0x6cbe0>
   7ddc0:	mov	r0, #0
   7ddc4:	mov	r1, #26
   7ddc8:	mov	r3, r0
   7ddcc:	mov	r2, r4
   7ddd0:	str	r0, [sp]
   7ddd4:	ldr	r0, [sp, #44]	; 0x2c
   7ddd8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7dddc:	ldrsh	r1, [r7, #34]	; 0x22
   7dde0:	b	7dcd0 <fputs@plt+0x6cbe0>
   7dde4:	ldrb	r4, [r7, #42]	; 0x2a
   7dde8:	ands	r4, r4, #16
   7ddec:	beq	7e764 <fputs@plt+0x6d674>
   7ddf0:	ldr	r4, [r7, #56]	; 0x38
   7ddf4:	cmp	r4, #0
   7ddf8:	bne	7de0c <fputs@plt+0x6cd1c>
   7ddfc:	b	7de18 <fputs@plt+0x6cd28>
   7de00:	ldr	r4, [r4, #24]
   7de04:	cmp	r4, #0
   7de08:	beq	7de18 <fputs@plt+0x6cd28>
   7de0c:	ldr	r3, [r4]
   7de10:	cmp	r8, r3
   7de14:	bne	7de00 <fputs@plt+0x6cd10>
   7de18:	mov	r1, r7
   7de1c:	mov	r0, r9
   7de20:	bl	47e74 <fputs@plt+0x36d84>
   7de24:	ldrsh	r3, [r7, #34]	; 0x22
   7de28:	mov	r2, #1
   7de2c:	mov	r1, #12
   7de30:	ldr	r5, [sp, #44]	; 0x2c
   7de34:	ldr	r0, [sp, #108]	; 0x6c
   7de38:	add	r3, r3, #2
   7de3c:	str	r0, [sp]
   7de40:	mov	r0, r5
   7de44:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7de48:	mov	r1, r0
   7de4c:	mov	r2, r4
   7de50:	mvn	r3, #9
   7de54:	mov	r0, r5
   7de58:	bl	2300c <fputs@plt+0x11f1c>
   7de5c:	ldr	r3, [r5]
   7de60:	mov	r0, r5
   7de64:	ldr	r2, [sp, #240]	; 0xf0
   7de68:	ldrb	r3, [r3, #69]	; 0x45
   7de6c:	cmp	r2, #10
   7de70:	movne	r1, r2
   7de74:	moveq	r1, #2
   7de78:	cmp	r3, #0
   7de7c:	bne	7de88 <fputs@plt+0x6cd98>
   7de80:	uxtb	r1, r1
   7de84:	bl	1bc28 <fputs@plt+0xab38>
   7de88:	ldr	r3, [r9, #416]	; 0x1a0
   7de8c:	mov	r2, #1
   7de90:	cmp	r3, #0
   7de94:	moveq	r3, r9
   7de98:	strb	r2, [r3, #21]
   7de9c:	b	7d7ec <fputs@plt+0x6c6fc>
   7dea0:	movw	r3, #48576	; 0xbdc0
   7dea4:	movt	r3, #65520	; 0xfff0
   7dea8:	mov	ip, #56320	; 0xdc00
   7deac:	movt	ip, #65291	; 0xff0b
   7deb0:	str	r3, [sp, #68]	; 0x44
   7deb4:	b	7c9e4 <fputs@plt+0x6b8f4>
   7deb8:	ldr	r5, [pc, #-652]	; 7dc34 <fputs@plt+0x6cb44>
   7debc:	add	r5, pc, r5
   7dec0:	add	r5, r5, #4
   7dec4:	b	7cf94 <fputs@plt+0x6bea4>
   7dec8:	ldr	ip, [r9, #76]	; 0x4c
   7decc:	mov	r3, #0
   7ded0:	mov	r1, #22
   7ded4:	mov	r2, r3
   7ded8:	str	r3, [sp]
   7dedc:	ldr	r0, [sp, #44]	; 0x2c
   7dee0:	add	r3, ip, #1
   7dee4:	str	r3, [r9, #76]	; 0x4c
   7dee8:	str	r3, [sp, #64]	; 0x40
   7deec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7def0:	b	7d050 <fputs@plt+0x6bf60>
   7def4:	ldr	r4, [sp, #36]	; 0x24
   7def8:	mov	r3, #0
   7defc:	mov	r0, r9
   7df00:	str	r2, [sp]
   7df04:	mov	r7, r3
   7df08:	ldr	r1, [sp, #60]	; 0x3c
   7df0c:	mov	r2, r4
   7df10:	str	r1, [sp, #4]
   7df14:	ldr	r1, [pc, #-740]	; 7dc38 <fputs@plt+0x6cb48>
   7df18:	add	r1, pc, r1
   7df1c:	bl	3aac4 <fputs@plt+0x299d4>
   7df20:	mov	r1, r4
   7df24:	mov	r0, r8
   7df28:	bl	2203c <fputs@plt+0x10f4c>
   7df2c:	mov	r0, r8
   7df30:	ldr	r1, [sp, #40]	; 0x28
   7df34:	bl	222ec <fputs@plt+0x111fc>
   7df38:	mov	r1, sl
   7df3c:	mov	r2, #1
   7df40:	mov	r0, r8
   7df44:	bl	22154 <fputs@plt+0x11064>
   7df48:	b	7ca5c <fputs@plt+0x6b96c>
   7df4c:	ldrsh	r1, [r7, #34]	; 0x22
   7df50:	cmp	r1, #0
   7df54:	mov	r2, r1
   7df58:	ble	7d64c <fputs@plt+0x6c55c>
   7df5c:	ldr	r4, [sp, #40]	; 0x28
   7df60:	mvn	r3, #0
   7df64:	str	r3, [sp, #48]	; 0x30
   7df68:	mov	r6, r4
   7df6c:	str	r4, [sp, #60]	; 0x3c
   7df70:	str	r4, [sp, #80]	; 0x50
   7df74:	b	7d004 <fputs@plt+0x6bf14>
   7df78:	ldr	r3, [r9, #76]	; 0x4c
   7df7c:	add	fp, r3, #1
   7df80:	str	fp, [r9, #76]	; 0x4c
   7df84:	b	7cebc <fputs@plt+0x6bdcc>
   7df88:	mov	ip, #0
   7df8c:	b	7d028 <fputs@plt+0x6bf38>
   7df90:	ldr	r3, [sp, #40]	; 0x28
   7df94:	mov	r0, r9
   7df98:	ldr	r1, [r3, #4]
   7df9c:	mov	r3, #20
   7dfa0:	mul	r3, r3, r2
   7dfa4:	mov	r2, r4
   7dfa8:	ldr	r1, [r1, r3]
   7dfac:	bl	62638 <fputs@plt+0x51548>
   7dfb0:	ldrsh	r1, [r7, #34]	; 0x22
   7dfb4:	b	7dcd0 <fputs@plt+0x6cbe0>
   7dfb8:	ldr	r4, [pc, #-900]	; 7dc3c <fputs@plt+0x6cb4c>
   7dfbc:	add	r4, pc, r4
   7dfc0:	add	r4, r4, #4
   7dfc4:	b	7d178 <fputs@plt+0x6c088>
   7dfc8:	ldr	r6, [r9, #76]	; 0x4c
   7dfcc:	add	r6, r6, #1
   7dfd0:	mov	r3, r6
   7dfd4:	b	7df7c <fputs@plt+0x6ce8c>
   7dfd8:	ldr	r0, [r9, #8]
   7dfdc:	cmp	r0, #0
   7dfe0:	beq	7e858 <fputs@plt+0x6d768>
   7dfe4:	ldrb	r3, [r7, #42]	; 0x2a
   7dfe8:	ldr	lr, [r0, #32]
   7dfec:	ands	r3, r3, #16
   7dff0:	beq	7e020 <fputs@plt+0x6cf30>
   7dff4:	ldr	r3, [r7, #56]	; 0x38
   7dff8:	ldr	r2, [r9]
   7dffc:	cmp	r3, #0
   7e000:	bne	7e014 <fputs@plt+0x6cf24>
   7e004:	b	7e020 <fputs@plt+0x6cf30>
   7e008:	ldr	r3, [r3, #24]
   7e00c:	cmp	r3, #0
   7e010:	beq	7e020 <fputs@plt+0x6cf30>
   7e014:	ldr	r1, [r3]
   7e018:	cmp	r2, r1
   7e01c:	bne	7e008 <fputs@plt+0x6cf18>
   7e020:	ldr	r2, [sp, #32]
   7e024:	clz	r4, r2
   7e028:	ldr	r2, [sp, #60]	; 0x3c
   7e02c:	lsr	r4, r4, #5
   7e030:	cmp	r2, #0
   7e034:	andgt	r5, r4, #1
   7e038:	movle	r5, #0
   7e03c:	moveq	r4, #0
   7e040:	cmp	lr, #1
   7e044:	ble	7cfe8 <fputs@plt+0x6bef8>
   7e048:	ldr	r2, [pc, #-1040]	; 7dc40 <fputs@plt+0x6cb50>
   7e04c:	mov	r1, #1
   7e050:	str	r3, [sp, #84]	; 0x54
   7e054:	ldr	ip, [r0]
   7e058:	add	r2, pc, r2
   7e05c:	add	r2, r2, #4
   7e060:	ldrb	fp, [ip, #69]	; 0x45
   7e064:	str	r2, [sp, #64]	; 0x40
   7e068:	b	7e090 <fputs@plt+0x6cfa0>
   7e06c:	cmp	ip, #152	; 0x98
   7e070:	bne	7e084 <fputs@plt+0x6cf94>
   7e074:	ldr	r2, [r2, #16]
   7e078:	ldr	r3, [sp, #84]	; 0x54
   7e07c:	cmp	r2, r3
   7e080:	beq	7ce6c <fputs@plt+0x6bd7c>
   7e084:	add	r1, r1, #1
   7e088:	cmp	lr, r1
   7e08c:	beq	7cfe8 <fputs@plt+0x6bef8>
   7e090:	cmp	fp, #0
   7e094:	ldreq	r2, [r0, #4]
   7e098:	addeq	ip, r1, r1, lsl #2
   7e09c:	ldrne	r2, [sp, #64]	; 0x40
   7e0a0:	addeq	r2, r2, ip, lsl #2
   7e0a4:	ldrb	ip, [r2]
   7e0a8:	cmp	ip, #54	; 0x36
   7e0ac:	bne	7e06c <fputs@plt+0x6cf7c>
   7e0b0:	ldr	ip, [r2, #12]
   7e0b4:	ldr	r3, [sp, #68]	; 0x44
   7e0b8:	cmp	r3, ip
   7e0bc:	bne	7e084 <fputs@plt+0x6cf94>
   7e0c0:	ldr	ip, [r2, #8]
   7e0c4:	ldr	r2, [r7, #28]
   7e0c8:	cmp	ip, r2
   7e0cc:	beq	7ce6c <fputs@plt+0x6bd7c>
   7e0d0:	ldr	r2, [r7, #8]
   7e0d4:	cmp	r2, #0
   7e0d8:	bne	7e0ec <fputs@plt+0x6cffc>
   7e0dc:	b	7e084 <fputs@plt+0x6cf94>
   7e0e0:	ldr	r2, [r2, #20]
   7e0e4:	cmp	r2, #0
   7e0e8:	beq	7e084 <fputs@plt+0x6cf94>
   7e0ec:	ldr	r3, [r2, #44]	; 0x2c
   7e0f0:	cmp	ip, r3
   7e0f4:	bne	7e0e0 <fputs@plt+0x6cff0>
   7e0f8:	b	7ce6c <fputs@plt+0x6bd7c>
   7e0fc:	ldr	fp, [r9, #76]	; 0x4c
   7e100:	add	r3, r3, fp
   7e104:	add	fp, fp, #1
   7e108:	str	r3, [r9, #76]	; 0x4c
   7e10c:	b	7d0dc <fputs@plt+0x6bfec>
   7e110:	ldr	r4, [r7, #8]
   7e114:	mov	r6, #0
   7e118:	cmp	r4, #0
   7e11c:	beq	7e180 <fputs@plt+0x6d090>
   7e120:	ldrb	r3, [r4, #54]	; 0x36
   7e124:	ldr	r2, [sp, #56]	; 0x38
   7e128:	cmp	r3, #0
   7e12c:	movne	r6, #1
   7e130:	ldr	r5, [r2, #8]
   7e134:	b	7e13c <fputs@plt+0x6d04c>
   7e138:	ldr	r5, [r5, #20]
   7e13c:	cmp	r5, #0
   7e140:	beq	7cb74 <fputs@plt+0x6ba84>
   7e144:	ldrh	r2, [r4, #50]	; 0x32
   7e148:	ldrh	r3, [r5, #50]	; 0x32
   7e14c:	cmp	r2, r3
   7e150:	bne	7e138 <fputs@plt+0x6d048>
   7e154:	ldrb	r2, [r4, #54]	; 0x36
   7e158:	ldrb	r3, [r5, #54]	; 0x36
   7e15c:	cmp	r2, r3
   7e160:	bne	7e138 <fputs@plt+0x6d048>
   7e164:	mov	r1, r5
   7e168:	mov	r0, r4
   7e16c:	bl	297a4 <fputs@plt+0x186b4>
   7e170:	cmp	r0, #0
   7e174:	beq	7e138 <fputs@plt+0x6d048>
   7e178:	ldr	r4, [r4, #20]
   7e17c:	b	7e118 <fputs@plt+0x6d028>
   7e180:	ldr	r1, [r7, #24]
   7e184:	str	r6, [sp, #64]	; 0x40
   7e188:	cmp	r1, #0
   7e18c:	beq	7e1a8 <fputs@plt+0x6d0b8>
   7e190:	ldr	r3, [sp, #56]	; 0x38
   7e194:	mvn	r2, #0
   7e198:	ldr	r0, [r3, #24]
   7e19c:	bl	1f518 <fputs@plt+0xe428>
   7e1a0:	cmp	r0, #0
   7e1a4:	bne	7cb74 <fputs@plt+0x6ba84>
   7e1a8:	ldr	r3, [sp, #96]	; 0x60
   7e1ac:	ldr	r3, [r3, #24]
   7e1b0:	tst	r3, #524288	; 0x80000
   7e1b4:	beq	7e1c4 <fputs@plt+0x6d0d4>
   7e1b8:	ldr	r2, [r7, #16]
   7e1bc:	cmp	r2, #0
   7e1c0:	bne	7cb74 <fputs@plt+0x6ba84>
   7e1c4:	tst	r3, #128	; 0x80
   7e1c8:	bne	7cb74 <fputs@plt+0x6ba84>
   7e1cc:	ldr	r3, [sp, #56]	; 0x38
   7e1d0:	ldr	r1, [r3, #64]	; 0x40
   7e1d4:	cmp	r1, #0
   7e1d8:	beq	7e8d0 <fputs@plt+0x6d7e0>
   7e1dc:	ldr	r0, [sp, #96]	; 0x60
   7e1e0:	bl	1cac4 <fputs@plt+0xb9d4>
   7e1e4:	str	r0, [sp, #84]	; 0x54
   7e1e8:	ldr	r6, [r9, #8]
   7e1ec:	cmp	r6, #0
   7e1f0:	bne	7e200 <fputs@plt+0x6d110>
   7e1f4:	mov	r0, r9
   7e1f8:	bl	2e580 <fputs@plt+0x1d490>
   7e1fc:	mov	r6, r0
   7e200:	mov	r0, r9
   7e204:	ldr	r1, [sp, #84]	; 0x54
   7e208:	bl	5db64 <fputs@plt+0x4ca74>
   7e20c:	ldr	r3, [r9, #72]	; 0x48
   7e210:	str	r3, [sp, #72]	; 0x48
   7e214:	add	r3, r3, #2
   7e218:	str	r3, [r9, #72]	; 0x48
   7e21c:	ldrb	r3, [r7, #42]	; 0x2a
   7e220:	ands	r3, r3, #8
   7e224:	streq	r3, [sp, #108]	; 0x6c
   7e228:	beq	7e240 <fputs@plt+0x6d150>
   7e22c:	mov	r2, r7
   7e230:	mov	r0, r9
   7e234:	ldr	r1, [sp, #68]	; 0x44
   7e238:	bl	23de0 <fputs@plt+0x12cf0>
   7e23c:	str	r0, [sp, #108]	; 0x6c
   7e240:	ldrb	r3, [r9, #19]
   7e244:	cmp	r3, #0
   7e248:	beq	7e8b0 <fputs@plt+0x6d7c0>
   7e24c:	sub	r2, r3, #1
   7e250:	uxtb	r2, r2
   7e254:	add	r1, r9, r2, lsl #2
   7e258:	cmp	r2, #0
   7e25c:	strb	r2, [r9, #19]
   7e260:	ldr	r2, [r1, #28]
   7e264:	str	r2, [sp, #80]	; 0x50
   7e268:	beq	7e8e0 <fputs@plt+0x6d7f0>
   7e26c:	sub	r3, r3, #2
   7e270:	uxtb	r3, r3
   7e274:	add	r2, r9, r3, lsl #2
   7e278:	strb	r3, [r9, #19]
   7e27c:	ldr	r3, [r2, #28]
   7e280:	str	r3, [sp, #60]	; 0x3c
   7e284:	ldrd	r2, [sp, #68]	; 0x44
   7e288:	mov	r0, #55	; 0x37
   7e28c:	str	r0, [sp]
   7e290:	mov	r0, r9
   7e294:	add	r3, r3, #1
   7e298:	mov	r1, r3
   7e29c:	str	r3, [sp, #48]	; 0x30
   7e2a0:	mov	r3, r7
   7e2a4:	bl	3f960 <fputs@plt+0x2e870>
   7e2a8:	ldr	r3, [sp, #96]	; 0x60
   7e2ac:	ldr	r3, [r3, #24]
   7e2b0:	tst	r3, #134217728	; 0x8000000
   7e2b4:	movne	r3, #0
   7e2b8:	strne	r3, [sp, #64]	; 0x40
   7e2bc:	bne	7e35c <fputs@plt+0x6d26c>
   7e2c0:	ldrsh	r3, [r7, #32]
   7e2c4:	cmp	r3, #0
   7e2c8:	blt	7e564 <fputs@plt+0x6d474>
   7e2cc:	ldr	r3, [sp, #64]	; 0x40
   7e2d0:	cmp	r3, #0
   7e2d4:	bne	7e2e8 <fputs@plt+0x6d1f8>
   7e2d8:	ldr	r3, [sp, #100]	; 0x64
   7e2dc:	sub	r3, r3, #1
   7e2e0:	cmp	r3, #1
   7e2e4:	bls	7e35c <fputs@plt+0x6d26c>
   7e2e8:	mov	r5, #0
   7e2ec:	mov	r1, #108	; 0x6c
   7e2f0:	ldr	r2, [sp, #48]	; 0x30
   7e2f4:	mov	r3, r5
   7e2f8:	mov	r0, r6
   7e2fc:	str	r5, [sp]
   7e300:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e304:	mov	r4, r0
   7e308:	mov	r3, r5
   7e30c:	str	r5, [sp]
   7e310:	mov	r2, r5
   7e314:	mov	r1, #13
   7e318:	mov	r0, r6
   7e31c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e320:	str	r0, [sp, #64]	; 0x40
   7e324:	cmp	r4, r5
   7e328:	ldr	r3, [r6, #32]
   7e32c:	ldr	r1, [r6]
   7e330:	ldr	r0, [r6, #24]
   7e334:	sub	r2, r3, #1
   7e338:	movlt	r4, r2
   7e33c:	str	r2, [r0, #96]	; 0x60
   7e340:	ldrb	r2, [r1, #69]	; 0x45
   7e344:	cmp	r2, r5
   7e348:	bne	7e8e8 <fputs@plt+0x6d7f8>
   7e34c:	ldr	r2, [r6, #4]
   7e350:	mov	r1, #20
   7e354:	mla	r4, r1, r4, r2
   7e358:	str	r3, [r4, #8]
   7e35c:	ldr	r3, [sp, #56]	; 0x38
   7e360:	ldrb	r4, [r3, #42]	; 0x2a
   7e364:	ands	r4, r4, #32
   7e368:	bne	7e51c <fputs@plt+0x6d42c>
   7e36c:	ldr	r5, [sp, #72]	; 0x48
   7e370:	mov	r0, #54	; 0x36
   7e374:	str	r0, [sp]
   7e378:	mov	r0, r9
   7e37c:	ldr	r2, [sp, #84]	; 0x54
   7e380:	mov	r1, r5
   7e384:	bl	3f960 <fputs@plt+0x2e870>
   7e388:	mov	r3, r4
   7e38c:	mov	r2, r5
   7e390:	str	r4, [sp]
   7e394:	mov	r1, #108	; 0x6c
   7e398:	mov	r0, r6
   7e39c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e3a0:	ldrsh	r3, [r7, #32]
   7e3a4:	str	r0, [sp, #104]	; 0x68
   7e3a8:	cmp	r3, #0
   7e3ac:	bge	7e8f8 <fputs@plt+0x6d808>
   7e3b0:	ldr	r1, [r7, #8]
   7e3b4:	ldr	r3, [sp, #60]	; 0x3c
   7e3b8:	cmp	r1, #0
   7e3bc:	beq	7e500 <fputs@plt+0x6d410>
   7e3c0:	mov	r1, #103	; 0x67
   7e3c4:	mov	r0, r6
   7e3c8:	str	r4, [sp]
   7e3cc:	ldr	r2, [sp, #72]	; 0x48
   7e3d0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e3d4:	mov	r5, r0
   7e3d8:	mov	r4, #0
   7e3dc:	mov	r1, #102	; 0x66
   7e3e0:	ldr	r2, [sp, #72]	; 0x48
   7e3e4:	mov	r0, r6
   7e3e8:	str	r4, [sp]
   7e3ec:	ldr	r3, [sp, #80]	; 0x50
   7e3f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e3f4:	ldr	r1, [r7]
   7e3f8:	mov	r0, r6
   7e3fc:	ldr	r2, [sp, #48]	; 0x30
   7e400:	ldr	ip, [sp, #60]	; 0x3c
   7e404:	ldr	r3, [sp, #80]	; 0x50
   7e408:	str	ip, [sp]
   7e40c:	str	r1, [sp, #100]	; 0x64
   7e410:	mov	r1, #75	; 0x4b
   7e414:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e418:	mov	r1, r0
   7e41c:	mov	r3, r4
   7e420:	ldr	r2, [sp, #100]	; 0x64
   7e424:	mov	r0, r6
   7e428:	bl	2300c <fputs@plt+0x11f1c>
   7e42c:	ldr	r3, [r6]
   7e430:	ldrb	r3, [r3, #69]	; 0x45
   7e434:	cmp	r3, r4
   7e438:	bne	7e448 <fputs@plt+0x6d358>
   7e43c:	mov	r1, #11
   7e440:	mov	r0, r6
   7e444:	bl	1bc28 <fputs@plt+0xab38>
   7e448:	mov	r3, r5
   7e44c:	ldr	r5, [sp, #72]	; 0x48
   7e450:	mov	r4, #0
   7e454:	mov	r1, #7
   7e458:	mov	r0, r6
   7e45c:	str	r4, [sp]
   7e460:	mov	r2, r5
   7e464:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e468:	mov	r3, r4
   7e46c:	mov	r2, r5
   7e470:	str	r4, [sp]
   7e474:	mov	r1, #61	; 0x3d
   7e478:	mov	r0, r6
   7e47c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e480:	mov	r3, r4
   7e484:	mov	r1, #61	; 0x3d
   7e488:	str	r4, [sp]
   7e48c:	mov	r0, r6
   7e490:	ldr	r2, [sp, #48]	; 0x30
   7e494:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e498:	ldr	r2, [pc, #-2140]	; 7dc44 <fputs@plt+0x6cb54>
   7e49c:	str	r7, [sp, #112]	; 0x70
   7e4a0:	ldr	r3, [pc, #-2144]	; 7dc48 <fputs@plt+0x6cb58>
   7e4a4:	str	sl, [sp, #120]	; 0x78
   7e4a8:	ldr	r5, [r7, #8]
   7e4ac:	add	r2, pc, r2
   7e4b0:	str	r8, [sp, #116]	; 0x74
   7e4b4:	ldr	sl, [sp, #72]	; 0x48
   7e4b8:	add	r2, r2, #3024	; 0xbd0
   7e4bc:	add	r3, pc, r3
   7e4c0:	add	r2, r2, #8
   7e4c4:	add	r3, r3, #4
   7e4c8:	str	r2, [sp, #100]	; 0x64
   7e4cc:	str	r3, [sp, #108]	; 0x6c
   7e4d0:	cmp	r5, #0
   7e4d4:	beq	7ebd4 <fputs@plt+0x6dae4>
   7e4d8:	ldr	r3, [sp, #56]	; 0x38
   7e4dc:	ldr	r4, [r3, #8]
   7e4e0:	cmp	r4, #0
   7e4e4:	beq	7ed38 <fputs@plt+0x6dc48>
   7e4e8:	ldrh	r2, [r5, #50]	; 0x32
   7e4ec:	ldrh	r3, [r4, #50]	; 0x32
   7e4f0:	cmp	r2, r3
   7e4f4:	beq	7e9a4 <fputs@plt+0x6d8b4>
   7e4f8:	ldr	r4, [r4, #20]
   7e4fc:	b	7e4e0 <fputs@plt+0x6d3f0>
   7e500:	mov	r0, r6
   7e504:	str	r1, [sp]
   7e508:	mov	r1, #74	; 0x4a
   7e50c:	ldr	r2, [sp, #48]	; 0x30
   7e510:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e514:	mov	r5, r0
   7e518:	b	7e3d8 <fputs@plt+0x6d2e8>
   7e51c:	ldr	r2, [r7]
   7e520:	mov	ip, #0
   7e524:	mov	r0, r9
   7e528:	mov	r3, #1
   7e52c:	ldr	r1, [sp, #68]	; 0x44
   7e530:	str	r2, [sp]
   7e534:	ldr	r2, [r7, #28]
   7e538:	str	ip, [sp, #104]	; 0x68
   7e53c:	bl	2e210 <fputs@plt+0x1d120>
   7e540:	ldr	ip, [sp, #56]	; 0x38
   7e544:	mov	r3, #0
   7e548:	mov	r0, r9
   7e54c:	ldr	r1, [sp, #84]	; 0x54
   7e550:	ldr	r2, [ip]
   7e554:	str	r2, [sp]
   7e558:	ldr	r2, [ip, #28]
   7e55c:	bl	2e210 <fputs@plt+0x1d120>
   7e560:	b	7e498 <fputs@plt+0x6d3a8>
   7e564:	ldr	r3, [r7, #8]
   7e568:	cmp	r3, #0
   7e56c:	bne	7e2e8 <fputs@plt+0x6d1f8>
   7e570:	b	7e2cc <fputs@plt+0x6d1dc>
   7e574:	ldr	r3, [sp, #40]	; 0x28
   7e578:	mov	r4, #20
   7e57c:	mov	r0, r9
   7e580:	ldr	r2, [sp, #72]	; 0x48
   7e584:	ldr	r1, [r3, #4]
   7e588:	ldr	r3, [sp, #56]	; 0x38
   7e58c:	mul	r3, r4, r3
   7e590:	ldr	r1, [r1, r3]
   7e594:	bl	62638 <fputs@plt+0x51548>
   7e598:	ldr	r2, [sp, #44]	; 0x2c
   7e59c:	ldr	r3, [r2]
   7e5a0:	ldrb	r3, [r3, #69]	; 0x45
   7e5a4:	cmp	r3, #0
   7e5a8:	bne	7e624 <fputs@plt+0x6d534>
   7e5ac:	ldr	r3, [r2, #32]
   7e5b0:	ldr	r2, [r2, #4]
   7e5b4:	sub	r3, r3, #1
   7e5b8:	mlas	r1, r4, r3, r2
   7e5bc:	beq	7db3c <fputs@plt+0x6ca4c>
   7e5c0:	ldrb	r2, [r1]
   7e5c4:	cmp	r2, #25
   7e5c8:	bne	7db3c <fputs@plt+0x6ca4c>
   7e5cc:	ldrb	r2, [r7, #42]	; 0x2a
   7e5d0:	tst	r2, #16
   7e5d4:	bne	7e730 <fputs@plt+0x6d640>
   7e5d8:	ldr	r3, [sp, #72]	; 0x48
   7e5dc:	mov	r2, #74	; 0x4a
   7e5e0:	strb	r2, [r1]
   7e5e4:	ldr	r2, [sp, #136]	; 0x88
   7e5e8:	str	r3, [r1, #8]
   7e5ec:	mov	r3, #1
   7e5f0:	str	r2, [r1, #4]
   7e5f4:	str	r3, [sp, #52]	; 0x34
   7e5f8:	ldr	r3, [sp, #96]	; 0x60
   7e5fc:	str	r3, [r1, #12]
   7e600:	b	7dbdc <fputs@plt+0x6caec>
   7e604:	ldr	r0, [sp, #44]	; 0x2c
   7e608:	ldr	r1, [sp, #72]	; 0x48
   7e60c:	ldr	r2, [sp, #48]	; 0x30
   7e610:	ldr	r3, [sp, #56]	; 0x38
   7e614:	str	r1, [sp]
   7e618:	mov	r1, #47	; 0x2f
   7e61c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e620:	b	7db3c <fputs@plt+0x6ca4c>
   7e624:	ldr	r3, [pc, #-2528]	; 7dc4c <fputs@plt+0x6cb5c>
   7e628:	add	r3, pc, r3
   7e62c:	add	r1, r3, #4
   7e630:	b	7e5c0 <fputs@plt+0x6d4d0>
   7e634:	mov	r0, #0
   7e638:	mov	r1, #25
   7e63c:	ldr	r3, [sp, #108]	; 0x6c
   7e640:	mov	r2, r0
   7e644:	str	r0, [sp]
   7e648:	ldr	r0, [sp, #44]	; 0x2c
   7e64c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e650:	ldr	r3, [sp, #56]	; 0x38
   7e654:	cmp	r3, #0
   7e658:	bge	7db0c <fputs@plt+0x6ca1c>
   7e65c:	ldrb	r3, [r7, #42]	; 0x2a
   7e660:	tst	r3, #16
   7e664:	bne	7e674 <fputs@plt+0x6d584>
   7e668:	ldr	r3, [sp, #92]	; 0x5c
   7e66c:	cmp	r3, #0
   7e670:	beq	7e694 <fputs@plt+0x6d5a4>
   7e674:	mov	r0, #0
   7e678:	mov	r1, #25
   7e67c:	ldr	r3, [sp, #72]	; 0x48
   7e680:	mov	r2, r0
   7e684:	str	r0, [sp]
   7e688:	ldr	r0, [sp, #44]	; 0x2c
   7e68c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e690:	b	7dbdc <fputs@plt+0x6caec>
   7e694:	mov	ip, #1
   7e698:	mov	r1, #74	; 0x4a
   7e69c:	ldr	r0, [sp, #44]	; 0x2c
   7e6a0:	ldr	r2, [sp, #96]	; 0x60
   7e6a4:	ldr	r3, [sp, #72]	; 0x48
   7e6a8:	str	r2, [sp]
   7e6ac:	ldr	r2, [sp, #136]	; 0x88
   7e6b0:	str	ip, [sp, #52]	; 0x34
   7e6b4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e6b8:	b	7dbdc <fputs@plt+0x6caec>
   7e6bc:	mov	r3, r4
   7e6c0:	mov	r1, #61	; 0x3d
   7e6c4:	str	r4, [sp]
   7e6c8:	ldr	r0, [sp, #44]	; 0x2c
   7e6cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e6d0:	b	7d900 <fputs@plt+0x6c810>
   7e6d4:	ldr	r3, [pc, #-2700]	; 7dc50 <fputs@plt+0x6cb60>
   7e6d8:	add	r3, pc, r3
   7e6dc:	add	r3, r3, #4
   7e6e0:	b	7da44 <fputs@plt+0x6c954>
   7e6e4:	ldr	r3, [pc, #-2712]	; 7dc54 <fputs@plt+0x6cb64>
   7e6e8:	add	r3, pc, r3
   7e6ec:	add	r3, r3, #4
   7e6f0:	b	7d8d4 <fputs@plt+0x6c7e4>
   7e6f4:	ldr	r3, [r8, #24]
   7e6f8:	tst	r3, #128	; 0x80
   7e6fc:	bne	7d990 <fputs@plt+0x6c8a0>
   7e700:	b	7ca1c <fputs@plt+0x6b92c>
   7e704:	mov	r1, r3
   7e708:	mov	r2, r4
   7e70c:	mov	r3, #0
   7e710:	mov	r0, r9
   7e714:	bl	30bac <fputs@plt+0x1fabc>
   7e718:	ldrsh	r1, [r7, #34]	; 0x22
   7e71c:	b	7dcd0 <fputs@plt+0x6cbe0>
   7e720:	ldr	r4, [pc, #-2768]	; 7dc58 <fputs@plt+0x6cb68>
   7e724:	add	r4, pc, r4
   7e728:	add	r4, r4, #4
   7e72c:	b	7dbbc <fputs@plt+0x6cacc>
   7e730:	ldr	r0, [sp, #44]	; 0x2c
   7e734:	mov	ip, #0
   7e738:	mov	r1, #76	; 0x4c
   7e73c:	ldr	r2, [sp, #72]	; 0x48
   7e740:	ldr	r3, [r0, #32]
   7e744:	str	ip, [sp]
   7e748:	add	r3, r3, #2
   7e74c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e750:	b	7dbc0 <fputs@plt+0x6cad0>
   7e754:	mov	r4, #0
   7e758:	b	7d264 <fputs@plt+0x6c174>
   7e75c:	mov	r4, #0
   7e760:	b	7d1e4 <fputs@plt+0x6c0f4>
   7e764:	ldr	r2, [sp, #56]	; 0x38
   7e768:	str	r4, [sp, #8]
   7e76c:	ldr	fp, [sp, #68]	; 0x44
   7e770:	str	r4, [sp, #28]
   7e774:	ldr	r5, [sp, #108]	; 0x6c
   7e778:	mvn	r1, r2
   7e77c:	ldr	r3, [sp, #140]	; 0x8c
   7e780:	lsr	r1, r1, #31
   7e784:	ldr	r2, [sp, #240]	; 0xf0
   7e788:	stm	sp, {r3, r5}
   7e78c:	ldr	r3, [sp, #84]	; 0x54
   7e790:	uxtb	r0, r2
   7e794:	mov	r2, fp
   7e798:	str	r1, [sp, #12]
   7e79c:	mov	r1, r7
   7e7a0:	str	r0, [sp, #16]
   7e7a4:	mov	r0, r9
   7e7a8:	str	r3, [sp, #20]
   7e7ac:	add	r3, sp, #168	; 0xa8
   7e7b0:	str	r3, [sp, #24]
   7e7b4:	ldr	r3, [sp, #136]	; 0x88
   7e7b8:	bl	80dc4 <fputs@plt+0x6fcd4>
   7e7bc:	mov	r3, r5
   7e7c0:	mov	r2, r4
   7e7c4:	str	r4, [sp]
   7e7c8:	mov	r1, r7
   7e7cc:	mov	r0, r9
   7e7d0:	str	r4, [sp, #4]
   7e7d4:	bl	7c2a4 <fputs@plt+0x6b1b4>
   7e7d8:	ldr	r3, [sp, #52]	; 0x34
   7e7dc:	mov	r1, r7
   7e7e0:	mov	r0, r9
   7e7e4:	stm	sp, {r5, fp}
   7e7e8:	ldr	ip, [sp, #168]	; 0xa8
   7e7ec:	str	r4, [sp, #8]
   7e7f0:	ldr	r2, [sp, #136]	; 0x88
   7e7f4:	str	r3, [sp, #12]
   7e7f8:	ldr	r3, [sp, #140]	; 0x8c
   7e7fc:	clz	ip, ip
   7e800:	lsr	ip, ip, #5
   7e804:	str	ip, [sp, #16]
   7e808:	bl	2fd08 <fputs@plt+0x1ec18>
   7e80c:	b	7d7ec <fputs@plt+0x6c6fc>
   7e810:	ldr	r2, [sp, #40]	; 0x28
   7e814:	mov	r3, #20
   7e818:	mov	r0, r9
   7e81c:	ldr	ip, [sp, #56]	; 0x38
   7e820:	ldr	r1, [r2, #4]
   7e824:	mov	r2, fp
   7e828:	mul	r3, r3, ip
   7e82c:	ldr	r1, [r1, r3]
   7e830:	bl	62638 <fputs@plt+0x51548>
   7e834:	b	7d108 <fputs@plt+0x6c018>
   7e838:	mov	r0, #0
   7e83c:	mov	r3, fp
   7e840:	mvn	r2, #0
   7e844:	mov	r1, #22
   7e848:	str	r0, [sp]
   7e84c:	ldr	r0, [sp, #44]	; 0x2c
   7e850:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e854:	b	7d198 <fputs@plt+0x6c0a8>
   7e858:	mov	r0, r9
   7e85c:	bl	2e580 <fputs@plt+0x1d490>
   7e860:	b	7dfe4 <fputs@plt+0x6cef4>
   7e864:	mov	r3, #0
   7e868:	mov	r2, #4
   7e86c:	mov	r0, r8
   7e870:	bl	22e00 <fputs@plt+0x11d10>
   7e874:	subs	r3, r0, #0
   7e878:	str	r3, [sp, #68]	; 0x44
   7e87c:	bne	7d064 <fputs@plt+0x6bf74>
   7e880:	ldr	r7, [sp, #76]	; 0x4c
   7e884:	b	7ca1c <fputs@plt+0x6b92c>
   7e888:	ldrsh	r2, [r7, #32]
   7e88c:	cmp	r2, #0
   7e890:	movlt	r2, #2
   7e894:	strlt	r2, [sp, #100]	; 0x64
   7e898:	blt	7d3b4 <fputs@plt+0x6c2c4>
   7e89c:	ldrb	r2, [r7, #43]	; 0x2b
   7e8a0:	cmp	r2, #10
   7e8a4:	moveq	r2, #2
   7e8a8:	str	r2, [sp, #100]	; 0x64
   7e8ac:	b	7d3b4 <fputs@plt+0x6c2c4>
   7e8b0:	ldr	r3, [r9, #76]	; 0x4c
   7e8b4:	add	r3, r3, #1
   7e8b8:	str	r3, [r9, #76]	; 0x4c
   7e8bc:	str	r3, [sp, #80]	; 0x50
   7e8c0:	add	r3, r3, #1
   7e8c4:	str	r3, [sp, #60]	; 0x3c
   7e8c8:	str	r3, [r9, #76]	; 0x4c
   7e8cc:	b	7e284 <fputs@plt+0x6d194>
   7e8d0:	movw	r3, #48576	; 0xbdc0
   7e8d4:	movt	r3, #65520	; 0xfff0
   7e8d8:	str	r3, [sp, #84]	; 0x54
   7e8dc:	b	7e1e8 <fputs@plt+0x6d0f8>
   7e8e0:	ldr	r3, [r9, #76]	; 0x4c
   7e8e4:	b	7e8c0 <fputs@plt+0x6d7d0>
   7e8e8:	ldr	r4, [pc, #-3220]	; 7dc5c <fputs@plt+0x6cb6c>
   7e8ec:	add	r4, pc, r4
   7e8f0:	add	r4, r4, #4
   7e8f4:	b	7e358 <fputs@plt+0x6d268>
   7e8f8:	mov	r2, r5
   7e8fc:	mov	r1, #103	; 0x67
   7e900:	str	r4, [sp]
   7e904:	mov	r0, r6
   7e908:	ldr	r3, [sp, #60]	; 0x3c
   7e90c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e910:	ldr	r2, [sp, #60]	; 0x3c
   7e914:	mov	r3, r4
   7e918:	mov	r1, #70	; 0x46
   7e91c:	mov	r5, r0
   7e920:	mov	r0, r6
   7e924:	str	r2, [sp]
   7e928:	ldr	r2, [sp, #48]	; 0x30
   7e92c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e930:	mov	r4, r0
   7e934:	mov	r2, r7
   7e938:	ldr	r1, [sp, #100]	; 0x64
   7e93c:	mov	r0, r9
   7e940:	bl	45abc <fputs@plt+0x349cc>
   7e944:	ldr	r1, [r6]
   7e948:	cmp	r4, #0
   7e94c:	ldr	r3, [r6, #32]
   7e950:	ldr	r0, [r6, #24]
   7e954:	sub	r2, r3, #1
   7e958:	movlt	r4, r2
   7e95c:	str	r2, [r0, #96]	; 0x60
   7e960:	ldrb	r2, [r1, #69]	; 0x45
   7e964:	cmp	r2, #0
   7e968:	bne	7eb94 <fputs@plt+0x6daa4>
   7e96c:	ldr	r2, [r6, #4]
   7e970:	mov	r1, #20
   7e974:	mla	r4, r1, r4, r2
   7e978:	ldr	r2, [sp, #108]	; 0x6c
   7e97c:	str	r3, [r4, #8]
   7e980:	cmp	r2, #0
   7e984:	ble	7e3d8 <fputs@plt+0x6d2e8>
   7e988:	mov	ip, #0
   7e98c:	mov	r1, #137	; 0x89
   7e990:	ldr	r0, [r9, #8]
   7e994:	str	ip, [sp]
   7e998:	ldr	r3, [sp, #60]	; 0x3c
   7e99c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e9a0:	b	7e3d8 <fputs@plt+0x6d2e8>
   7e9a4:	ldrb	r2, [r5, #54]	; 0x36
   7e9a8:	ldrb	r3, [r4, #54]	; 0x36
   7e9ac:	cmp	r2, r3
   7e9b0:	bne	7e4f8 <fputs@plt+0x6d408>
   7e9b4:	mov	r1, r4
   7e9b8:	mov	r0, r5
   7e9bc:	bl	297a4 <fputs@plt+0x186b4>
   7e9c0:	cmp	r0, #0
   7e9c4:	beq	7e4f8 <fputs@plt+0x6d408>
   7e9c8:	ldr	r3, [sp, #84]	; 0x54
   7e9cc:	mov	r2, sl
   7e9d0:	mov	r1, #54	; 0x36
   7e9d4:	mov	r0, r6
   7e9d8:	str	r3, [sp]
   7e9dc:	ldr	r3, [r4, #44]	; 0x2c
   7e9e0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7e9e4:	mov	r1, r4
   7e9e8:	mov	r0, r9
   7e9ec:	bl	3f930 <fputs@plt+0x2e840>
   7e9f0:	mov	r1, #55	; 0x37
   7e9f4:	mov	r0, r6
   7e9f8:	ldr	r2, [sp, #48]	; 0x30
   7e9fc:	ldr	r3, [sp, #68]	; 0x44
   7ea00:	str	r3, [sp]
   7ea04:	ldr	r3, [r5, #44]	; 0x2c
   7ea08:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ea0c:	mov	r1, r5
   7ea10:	mov	r0, r9
   7ea14:	bl	3f930 <fputs@plt+0x2e840>
   7ea18:	ldr	r3, [r6]
   7ea1c:	ldrb	r3, [r3, #69]	; 0x45
   7ea20:	cmp	r3, #0
   7ea24:	bne	7ea34 <fputs@plt+0x6d944>
   7ea28:	mov	r1, #1
   7ea2c:	mov	r0, r6
   7ea30:	bl	1bc28 <fputs@plt+0xab38>
   7ea34:	mov	r7, #0
   7ea38:	mov	r2, sl
   7ea3c:	mov	r3, r7
   7ea40:	mov	r1, #108	; 0x6c
   7ea44:	mov	r0, r6
   7ea48:	str	r7, [sp]
   7ea4c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ea50:	mov	r8, r0
   7ea54:	mov	r2, sl
   7ea58:	str	r7, [sp]
   7ea5c:	mov	r1, #101	; 0x65
   7ea60:	mov	r0, r6
   7ea64:	ldr	r3, [sp, #80]	; 0x50
   7ea68:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ea6c:	ldr	r3, [sp, #96]	; 0x60
   7ea70:	ldr	r3, [r3, #24]
   7ea74:	tst	r3, #134217728	; 0x8000000
   7ea78:	bne	7eb68 <fputs@plt+0x6da78>
   7ea7c:	mov	r4, #0
   7ea80:	ldr	r3, [sp, #56]	; 0x38
   7ea84:	ldrb	r3, [r3, #42]	; 0x2a
   7ea88:	tst	r3, #32
   7ea8c:	beq	7eaa0 <fputs@plt+0x6d9b0>
   7ea90:	ldrb	r3, [r5, #55]	; 0x37
   7ea94:	and	r3, r3, #3
   7ea98:	cmp	r3, #2
   7ea9c:	orreq	r4, r4, #1
   7eaa0:	mov	r0, #1
   7eaa4:	mov	r1, #110	; 0x6e
   7eaa8:	ldr	r2, [sp, #48]	; 0x30
   7eaac:	str	r0, [sp]
   7eab0:	mov	r0, r6
   7eab4:	ldr	r3, [sp, #80]	; 0x50
   7eab8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7eabc:	ldr	r3, [r6]
   7eac0:	ldrb	r3, [r3, #69]	; 0x45
   7eac4:	cmp	r3, #0
   7eac8:	bne	7ead8 <fputs@plt+0x6d9e8>
   7eacc:	mov	r1, r4
   7ead0:	mov	r0, r6
   7ead4:	bl	1bc28 <fputs@plt+0xab38>
   7ead8:	mov	r0, #0
   7eadc:	add	r3, r8, #1
   7eae0:	mov	r2, sl
   7eae4:	mov	r1, #7
   7eae8:	str	r0, [sp]
   7eaec:	mov	r0, r6
   7eaf0:	mov	r4, #0
   7eaf4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7eaf8:	ldr	r1, [r6]
   7eafc:	cmp	r8, #0
   7eb00:	ldr	r3, [r6, #32]
   7eb04:	ldr	r0, [r6, #24]
   7eb08:	sub	r2, r3, #1
   7eb0c:	movlt	r8, r2
   7eb10:	str	r2, [r0, #96]	; 0x60
   7eb14:	mov	r0, r6
   7eb18:	ldrb	r2, [r1, #69]	; 0x45
   7eb1c:	cmp	r2, #0
   7eb20:	ldreq	r2, [r6, #4]
   7eb24:	moveq	r1, #20
   7eb28:	ldrne	r8, [sp, #108]	; 0x6c
   7eb2c:	mlaeq	r8, r1, r8, r2
   7eb30:	mov	r2, sl
   7eb34:	mov	r1, #61	; 0x3d
   7eb38:	str	r3, [r8, #8]
   7eb3c:	mov	r3, r4
   7eb40:	str	r4, [sp]
   7eb44:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7eb48:	mov	r3, r4
   7eb4c:	mov	r1, #61	; 0x3d
   7eb50:	str	r4, [sp]
   7eb54:	mov	r0, r6
   7eb58:	ldr	r2, [sp, #48]	; 0x30
   7eb5c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7eb60:	ldr	r5, [r5, #20]
   7eb64:	b	7e4d0 <fputs@plt+0x6d3e0>
   7eb68:	ldrh	r3, [r4, #52]	; 0x34
   7eb6c:	cmp	r7, r3
   7eb70:	bge	7eba8 <fputs@plt+0x6dab8>
   7eb74:	ldr	r3, [r4, #32]
   7eb78:	ldr	r0, [sp, #100]	; 0x64
   7eb7c:	ldr	r1, [r3, r7, lsl #2]
   7eb80:	bl	29738 <fputs@plt+0x18648>
   7eb84:	cmp	r0, #0
   7eb88:	bne	7eba4 <fputs@plt+0x6dab4>
   7eb8c:	add	r7, r7, #1
   7eb90:	b	7eb68 <fputs@plt+0x6da78>
   7eb94:	ldr	r4, [pc, #-3900]	; 7dc60 <fputs@plt+0x6cb70>
   7eb98:	add	r4, pc, r4
   7eb9c:	add	r4, r4, #4
   7eba0:	b	7e978 <fputs@plt+0x6d888>
   7eba4:	ldrh	r3, [r4, #52]	; 0x34
   7eba8:	cmp	r7, r3
   7ebac:	bne	7ea7c <fputs@plt+0x6d98c>
   7ebb0:	mvn	r0, #0
   7ebb4:	mov	r3, #0
   7ebb8:	ldr	r2, [sp, #48]	; 0x30
   7ebbc:	mov	r1, #105	; 0x69
   7ebc0:	mov	r4, #16
   7ebc4:	str	r0, [sp]
   7ebc8:	mov	r0, r6
   7ebcc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ebd0:	b	7ea80 <fputs@plt+0x6d990>
   7ebd4:	ldr	r3, [sp, #104]	; 0x68
   7ebd8:	add	r7, sp, #112	; 0x70
   7ebdc:	ldm	r7, {r7, r8, sl}
   7ebe0:	cmp	r3, #0
   7ebe4:	beq	7ec20 <fputs@plt+0x6db30>
   7ebe8:	ldr	r1, [r6, #24]
   7ebec:	ldr	r2, [r6, #32]
   7ebf0:	sub	r3, r2, #1
   7ebf4:	strlt	r3, [sp, #104]	; 0x68
   7ebf8:	str	r3, [r1, #96]	; 0x60
   7ebfc:	ldr	r3, [r6]
   7ec00:	ldrb	r3, [r3, #69]	; 0x45
   7ec04:	cmp	r3, #0
   7ec08:	bne	7ec70 <fputs@plt+0x6db80>
   7ec0c:	ldr	r3, [r6, #4]
   7ec10:	mov	r1, #20
   7ec14:	ldr	r0, [sp, #104]	; 0x68
   7ec18:	mla	r3, r1, r0, r3
   7ec1c:	str	r2, [r3, #8]
   7ec20:	ldr	r3, [sp, #60]	; 0x3c
   7ec24:	cmp	r3, #0
   7ec28:	beq	7ec38 <fputs@plt+0x6db48>
   7ec2c:	mov	r1, r3
   7ec30:	mov	r0, r9
   7ec34:	bl	1c6d0 <fputs@plt+0xb5e0>
   7ec38:	ldr	r3, [sp, #80]	; 0x50
   7ec3c:	cmp	r3, #0
   7ec40:	beq	7ec50 <fputs@plt+0x6db60>
   7ec44:	mov	r1, r3
   7ec48:	mov	r0, r9
   7ec4c:	bl	1c6d0 <fputs@plt+0xb5e0>
   7ec50:	ldr	r3, [sp, #64]	; 0x40
   7ec54:	cmp	r3, #0
   7ec58:	bne	7ecb0 <fputs@plt+0x6dbc0>
   7ec5c:	ldrb	r3, [r9, #18]
   7ec60:	cmp	r3, #0
   7ec64:	bne	7ec80 <fputs@plt+0x6db90>
   7ec68:	ldr	r7, [sp, #64]	; 0x40
   7ec6c:	b	7d94c <fputs@plt+0x6c85c>
   7ec70:	ldr	r3, [pc, #204]	; 7ed44 <fputs@plt+0x6dc54>
   7ec74:	add	r3, pc, r3
   7ec78:	add	r3, r3, #4
   7ec7c:	b	7ec1c <fputs@plt+0x6db2c>
   7ec80:	mov	r0, r8
   7ec84:	ldr	r1, [sp, #36]	; 0x24
   7ec88:	bl	2203c <fputs@plt+0x10f4c>
   7ec8c:	mov	r0, r8
   7ec90:	ldr	r1, [sp, #40]	; 0x28
   7ec94:	bl	222ec <fputs@plt+0x111fc>
   7ec98:	mov	r1, sl
   7ec9c:	mov	r2, #1
   7eca0:	ldr	r7, [sp, #64]	; 0x40
   7eca4:	mov	r0, r8
   7eca8:	bl	22154 <fputs@plt+0x11064>
   7ecac:	b	7ca5c <fputs@plt+0x6b96c>
   7ecb0:	mov	r0, #0
   7ecb4:	mov	r1, #21
   7ecb8:	mov	r3, r0
   7ecbc:	mov	r2, r0
   7ecc0:	str	r0, [sp]
   7ecc4:	mov	r0, r6
   7ecc8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7eccc:	ldr	ip, [sp, #64]	; 0x40
   7ecd0:	ldr	r0, [r6, #32]
   7ecd4:	ldr	r2, [r6]
   7ecd8:	subs	lr, ip, #0
   7ecdc:	ldr	r1, [r6, #24]
   7ece0:	sub	r3, r0, #1
   7ece4:	movlt	lr, r3
   7ece8:	str	r3, [r1, #96]	; 0x60
   7ecec:	ldrb	r3, [r2, #69]	; 0x45
   7ecf0:	cmp	r3, #0
   7ecf4:	bne	7ed28 <fputs@plt+0x6dc38>
   7ecf8:	ldr	r2, [r6, #4]
   7ecfc:	mov	r3, #20
   7ed00:	mla	r3, r3, lr, r2
   7ed04:	mov	r1, #0
   7ed08:	str	r0, [r3, #8]
   7ed0c:	mov	r0, r6
   7ed10:	mov	r3, r1
   7ed14:	ldr	r2, [sp, #48]	; 0x30
   7ed18:	str	r1, [sp]
   7ed1c:	mov	r1, #61	; 0x3d
   7ed20:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7ed24:	b	7cb74 <fputs@plt+0x6ba84>
   7ed28:	ldr	r3, [pc, #24]	; 7ed48 <fputs@plt+0x6dc58>
   7ed2c:	add	r3, pc, r3
   7ed30:	add	r3, r3, #4
   7ed34:	b	7ed04 <fputs@plt+0x6dc14>
   7ed38:	mov	r3, r4
   7ed3c:	ldr	r3, [r3, #44]	; 0x2c
   7ed40:	udf	#0
   7ed44:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   7ed48:	andeq	r4, r3, ip, lsl fp
   7ed4c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7ed50:	strd	r6, [sp, #8]
   7ed54:	ldr	r6, [r0, #416]	; 0x1a0
   7ed58:	strd	r8, [sp, #16]
   7ed5c:	strd	sl, [sp, #24]
   7ed60:	str	lr, [sp, #32]
   7ed64:	sub	sp, sp, #100	; 0x64
   7ed68:	cmp	r6, #0
   7ed6c:	beq	7edc4 <fputs@plt+0x6dcd4>
   7ed70:	ldr	r4, [r6, #532]	; 0x214
   7ed74:	cmp	r4, #0
   7ed78:	bne	7ed8c <fputs@plt+0x6dc9c>
   7ed7c:	b	7edd4 <fputs@plt+0x6dce4>
   7ed80:	ldr	r4, [r4, #4]
   7ed84:	cmp	r4, #0
   7ed88:	beq	7f090 <fputs@plt+0x6dfa0>
   7ed8c:	ldr	ip, [r4]
   7ed90:	cmp	ip, r1
   7ed94:	bne	7ed80 <fputs@plt+0x6dc90>
   7ed98:	ldr	ip, [r4, #12]
   7ed9c:	cmp	ip, r3
   7eda0:	bne	7ed80 <fputs@plt+0x6dc90>
   7eda4:	mov	r0, r4
   7eda8:	add	sp, sp, #100	; 0x64
   7edac:	ldrd	r4, [sp]
   7edb0:	ldrd	r6, [sp, #8]
   7edb4:	ldrd	r8, [sp, #16]
   7edb8:	ldrd	sl, [sp, #24]
   7edbc:	add	sp, sp, #32
   7edc0:	pop	{pc}		; (ldr pc, [sp], #4)
   7edc4:	ldr	r4, [r0, #532]	; 0x214
   7edc8:	cmp	r4, #0
   7edcc:	moveq	r6, r0
   7edd0:	bne	7ed8c <fputs@plt+0x6dc9c>
   7edd4:	ldr	r8, [r0]
   7edd8:	mov	r5, r2
   7eddc:	mov	r2, #24
   7ede0:	str	r1, [sp, #8]
   7ede4:	str	r3, [sp, #20]
   7ede8:	mov	r3, r0
   7edec:	str	r3, [sp, #16]
   7edf0:	mov	r3, #0
   7edf4:	mov	r0, r8
   7edf8:	bl	2416c <fputs@plt+0x1307c>
   7edfc:	subs	r4, r0, #0
   7ee00:	beq	7f09c <fputs@plt+0x6dfac>
   7ee04:	ldr	r1, [r6, #532]	; 0x214
   7ee08:	mov	r2, #28
   7ee0c:	mov	r3, #0
   7ee10:	mov	r0, r8
   7ee14:	str	r1, [r4, #4]
   7ee18:	str	r4, [r6, #532]	; 0x214
   7ee1c:	bl	2416c <fputs@plt+0x1307c>
   7ee20:	cmp	r0, #0
   7ee24:	mov	r9, r0
   7ee28:	str	r0, [r4, #8]
   7ee2c:	beq	7f09c <fputs@plt+0x6dfac>
   7ee30:	ldr	ip, [r6, #8]
   7ee34:	mvn	r1, #0
   7ee38:	mov	r0, r8
   7ee3c:	mov	r2, #544	; 0x220
   7ee40:	mov	r3, #0
   7ee44:	ldr	sl, [sp, #8]
   7ee48:	ldr	lr, [ip, #192]	; 0xc0
   7ee4c:	str	lr, [r9, #24]
   7ee50:	str	r9, [ip, #192]	; 0xc0
   7ee54:	ldr	ip, [sp, #20]
   7ee58:	str	sl, [r4]
   7ee5c:	str	ip, [r4, #12]
   7ee60:	str	r1, [r4, #16]
   7ee64:	str	r1, [r4, #20]
   7ee68:	bl	2416c <fputs@plt+0x1307c>
   7ee6c:	subs	r7, r0, #0
   7ee70:	beq	7f09c <fputs@plt+0x6dfac>
   7ee74:	ldr	r2, [sl]
   7ee78:	mov	r1, #0
   7ee7c:	str	r7, [sp, #64]	; 0x40
   7ee80:	str	r1, [sp, #68]	; 0x44
   7ee84:	str	r1, [sp, #72]	; 0x48
   7ee88:	str	r1, [sp, #76]	; 0x4c
   7ee8c:	str	r1, [sp, #80]	; 0x50
   7ee90:	str	r1, [sp, #84]	; 0x54
   7ee94:	str	r1, [sp, #88]	; 0x58
   7ee98:	str	r1, [sp, #92]	; 0x5c
   7ee9c:	str	r8, [r7]
   7eea0:	str	r6, [r7, #416]	; 0x1a0
   7eea4:	str	r5, [r7, #420]	; 0x1a4
   7eea8:	str	r2, [r7, #496]	; 0x1f0
   7eeac:	ldrb	r3, [sl, #8]
   7eeb0:	ldr	r1, [r7, #8]
   7eeb4:	strb	r3, [r7, #440]	; 0x1b8
   7eeb8:	ldr	r3, [sp, #16]
   7eebc:	cmp	r1, #0
   7eec0:	str	r1, [sp, #12]
   7eec4:	ldr	r3, [r3, #428]	; 0x1ac
   7eec8:	str	r3, [r7, #428]	; 0x1ac
   7eecc:	beq	7f234 <fputs@plt+0x6e144>
   7eed0:	ldr	r1, [pc, #1020]	; 7f2d4 <fputs@plt+0x6e1e4>
   7eed4:	mov	r0, r8
   7eed8:	add	r1, pc, r1
   7eedc:	bl	44c0c <fputs@plt+0x33b1c>
   7eee0:	mvn	r3, #0
   7eee4:	mov	r2, r0
   7eee8:	ldr	r0, [sp, #12]
   7eeec:	mov	r1, r3
   7eef0:	bl	2300c <fputs@plt+0x11f1c>
   7eef4:	ldr	r3, [sp, #8]
   7eef8:	ldr	r1, [r3, #12]
   7eefc:	cmp	r1, #0
   7ef00:	beq	7f0a4 <fputs@plt+0x6dfb4>
   7ef04:	mov	r3, #0
   7ef08:	mov	r0, r8
   7ef0c:	mov	r2, r3
   7ef10:	bl	250c4 <fputs@plt+0x13fd4>
   7ef14:	mov	r1, r0
   7ef18:	mov	r5, r0
   7ef1c:	add	r0, sp, #64	; 0x40
   7ef20:	bl	3c5a4 <fputs@plt+0x2b4b4>
   7ef24:	cmp	r0, #0
   7ef28:	bne	7ef38 <fputs@plt+0x6de48>
   7ef2c:	ldrb	r3, [r8, #69]	; 0x45
   7ef30:	cmp	r3, #0
   7ef34:	beq	7f284 <fputs@plt+0x6e194>
   7ef38:	mov	r1, r5
   7ef3c:	mov	r0, r8
   7ef40:	bl	2222c <fputs@plt+0x1113c>
   7ef44:	ldr	r3, [sp, #8]
   7ef48:	ldr	fp, [r7]
   7ef4c:	ldr	r5, [r3, #28]
   7ef50:	ldr	r3, [r7, #8]
   7ef54:	cmp	r5, #0
   7ef58:	mov	r0, r3
   7ef5c:	movne	r3, #0
   7ef60:	strne	r3, [sp, #24]
   7ef64:	beq	7f0c0 <fputs@plt+0x6dfd0>
   7ef68:	ldr	r3, [sp, #20]
   7ef6c:	str	r6, [sp, #20]
   7ef70:	strd	r8, [sp, #28]
   7ef74:	str	r4, [sp, #36]	; 0x24
   7ef78:	mov	r4, r0
   7ef7c:	uxtb	r2, r3
   7ef80:	mov	r6, r3
   7ef84:	mov	r8, r2
   7ef88:	b	7f010 <fputs@plt+0x6df20>
   7ef8c:	cmp	r3, #108	; 0x6c
   7ef90:	beq	7f15c <fputs@plt+0x6e06c>
   7ef94:	mov	r2, #0
   7ef98:	mov	r0, fp
   7ef9c:	ldr	r1, [r5, #8]
   7efa0:	bl	24ec0 <fputs@plt+0x13dd0>
   7efa4:	mov	r3, #4
   7efa8:	mov	r1, r0
   7efac:	mov	r9, r0
   7efb0:	add	r2, sp, #44	; 0x2c
   7efb4:	strh	r3, [sp, #44]	; 0x2c
   7efb8:	mov	r3, #0
   7efbc:	mov	r0, r7
   7efc0:	str	r3, [sp, #48]	; 0x30
   7efc4:	str	r3, [sp, #52]	; 0x34
   7efc8:	str	r3, [sp, #56]	; 0x38
   7efcc:	bl	5dd18 <fputs@plt+0x4cc28>
   7efd0:	mov	r1, r9
   7efd4:	mov	r2, #1
   7efd8:	mov	r0, fp
   7efdc:	bl	22154 <fputs@plt+0x11064>
   7efe0:	ldrb	r3, [r5]
   7efe4:	cmp	r3, #119	; 0x77
   7efe8:	beq	7f004 <fputs@plt+0x6df14>
   7efec:	mov	r3, #0
   7eff0:	mov	r1, #98	; 0x62
   7eff4:	mov	r2, r3
   7eff8:	mov	r0, r4
   7effc:	str	r3, [sp]
   7f000:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7f004:	ldr	r5, [r5, #28]
   7f008:	cmp	r5, #0
   7f00c:	beq	7f1ec <fputs@plt+0x6e0fc>
   7f010:	cmp	r6, #10
   7f014:	ldrbeq	r3, [r5, #1]
   7f018:	movne	r3, r8
   7f01c:	strb	r3, [r7, #441]	; 0x1b9
   7f020:	ldrb	r3, [r5]
   7f024:	cmp	r3, #109	; 0x6d
   7f028:	beq	7f1b0 <fputs@plt+0x6e0c0>
   7f02c:	cmp	r3, #110	; 0x6e
   7f030:	bne	7ef8c <fputs@plt+0x6de9c>
   7f034:	add	r2, r5, #12
   7f038:	add	r1, r5, #4
   7f03c:	ldr	r0, [r7]
   7f040:	bl	305b0 <fputs@plt+0x1f4c0>
   7f044:	mov	r9, r0
   7f048:	mov	r2, #0
   7f04c:	ldr	r1, [r5, #20]
   7f050:	mov	r0, fp
   7f054:	bl	253e4 <fputs@plt+0x142f4>
   7f058:	mov	r3, #0
   7f05c:	mov	sl, r0
   7f060:	ldr	r1, [r5, #16]
   7f064:	mov	r2, r3
   7f068:	mov	r0, fp
   7f06c:	bl	250c4 <fputs@plt+0x13fd4>
   7f070:	ldrb	ip, [r7, #441]	; 0x1b9
   7f074:	mov	r3, r0
   7f078:	mov	r2, sl
   7f07c:	mov	r1, r9
   7f080:	mov	r0, r7
   7f084:	str	ip, [sp]
   7f088:	bl	81e14 <fputs@plt+0x70d24>
   7f08c:	b	7efe0 <fputs@plt+0x6def0>
   7f090:	cmp	r6, #0
   7f094:	moveq	r6, r0
   7f098:	b	7edd4 <fputs@plt+0x6dce4>
   7f09c:	mov	r4, #0
   7f0a0:	b	7eda4 <fputs@plt+0x6dcb4>
   7f0a4:	ldr	r5, [r3, #28]
   7f0a8:	ldr	fp, [r7]
   7f0ac:	ldr	r3, [r7, #8]
   7f0b0:	cmp	r5, #0
   7f0b4:	strne	r1, [sp, #24]
   7f0b8:	mov	r0, r3
   7f0bc:	bne	7ef68 <fputs@plt+0x6de78>
   7f0c0:	mov	r0, #0
   7f0c4:	mov	r1, #21
   7f0c8:	mov	r3, r0
   7f0cc:	mov	r2, r0
   7f0d0:	str	r0, [sp]
   7f0d4:	ldr	r0, [sp, #12]
   7f0d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7f0dc:	ldr	r0, [sp, #16]
   7f0e0:	ldr	r3, [r0, #68]	; 0x44
   7f0e4:	cmp	r3, #0
   7f0e8:	bne	7f278 <fputs@plt+0x6e188>
   7f0ec:	ldr	r1, [r7, #4]
   7f0f0:	ldr	r2, [r7, #12]
   7f0f4:	ldr	r3, [r7, #68]	; 0x44
   7f0f8:	str	r1, [r0, #4]
   7f0fc:	str	r2, [r0, #12]
   7f100:	str	r3, [r0, #68]	; 0x44
   7f104:	ldrb	r5, [r8, #69]	; 0x45
   7f108:	cmp	r5, #0
   7f10c:	beq	7f250 <fputs@plt+0x6e160>
   7f110:	ldr	r3, [r7, #72]	; 0x48
   7f114:	ldr	r2, [r7, #76]	; 0x4c
   7f118:	ldr	r1, [r7, #84]	; 0x54
   7f11c:	ldr	r0, [sp, #12]
   7f120:	str	r2, [r9, #8]
   7f124:	ldr	r2, [r7, #432]	; 0x1b0
   7f128:	str	r3, [r9, #12]
   7f12c:	ldr	r3, [r7, #436]	; 0x1b4
   7f130:	str	r1, [r9, #16]
   7f134:	ldr	r1, [sp, #8]
   7f138:	str	r1, [r9, #20]
   7f13c:	strd	r2, [r4, #16]
   7f140:	bl	20e34 <fputs@plt+0xfd44>
   7f144:	mov	r0, r7
   7f148:	bl	22398 <fputs@plt+0x112a8>
   7f14c:	mov	r1, r7
   7f150:	mov	r0, r8
   7f154:	bl	19bf4 <fputs@plt+0x8b04>
   7f158:	b	7eda4 <fputs@plt+0x6dcb4>
   7f15c:	add	r2, r5, #12
   7f160:	add	r1, r5, #4
   7f164:	ldr	r0, [r7]
   7f168:	bl	305b0 <fputs@plt+0x1f4c0>
   7f16c:	mov	r9, r0
   7f170:	mov	r2, #0
   7f174:	ldr	r1, [r5, #8]
   7f178:	mov	r0, fp
   7f17c:	bl	24ec0 <fputs@plt+0x13dd0>
   7f180:	mov	sl, r0
   7f184:	mov	r0, fp
   7f188:	ldr	r1, [r5, #24]
   7f18c:	bl	24ddc <fputs@plt+0x13cec>
   7f190:	ldrb	ip, [r7, #441]	; 0x1b9
   7f194:	mov	r3, r0
   7f198:	mov	r2, sl
   7f19c:	mov	r1, r9
   7f1a0:	mov	r0, r7
   7f1a4:	str	ip, [sp]
   7f1a8:	bl	7c91c <fputs@plt+0x6b82c>
   7f1ac:	b	7efe0 <fputs@plt+0x6def0>
   7f1b0:	add	r2, r5, #12
   7f1b4:	add	r1, r5, #4
   7f1b8:	ldr	r0, [r7]
   7f1bc:	bl	305b0 <fputs@plt+0x1f4c0>
   7f1c0:	mov	r3, #0
   7f1c4:	mov	r9, r0
   7f1c8:	ldr	r1, [r5, #16]
   7f1cc:	mov	r2, r3
   7f1d0:	mov	r0, fp
   7f1d4:	bl	250c4 <fputs@plt+0x13fd4>
   7f1d8:	mov	r2, r0
   7f1dc:	mov	r1, r9
   7f1e0:	mov	r0, r7
   7f1e4:	bl	800cc <fputs@plt+0x6efdc>
   7f1e8:	b	7efe0 <fputs@plt+0x6def0>
   7f1ec:	ldr	r6, [sp, #20]
   7f1f0:	ldrd	r8, [sp, #28]
   7f1f4:	ldr	r4, [sp, #36]	; 0x24
   7f1f8:	ldr	r2, [sp, #24]
   7f1fc:	cmp	r2, #0
   7f200:	beq	7f0c0 <fputs@plt+0x6dfd0>
   7f204:	ldr	ip, [sp, #12]
   7f208:	ldr	r1, [ip, #24]
   7f20c:	ldr	r3, [ip, #32]
   7f210:	ldr	r0, [r1, #120]	; 0x78
   7f214:	cmp	r0, #0
   7f218:	beq	7f228 <fputs@plt+0x6e138>
   7f21c:	mvn	r2, r2
   7f220:	str	r3, [r0, r2, lsl #2]
   7f224:	ldr	r3, [ip, #32]
   7f228:	sub	r3, r3, #1
   7f22c:	str	r3, [r1, #96]	; 0x60
   7f230:	b	7f0c0 <fputs@plt+0x6dfd0>
   7f234:	bl	2e580 <fputs@plt+0x1d490>
   7f238:	subs	r3, r0, #0
   7f23c:	str	r3, [sp, #12]
   7f240:	beq	7f144 <fputs@plt+0x6e054>
   7f244:	ldr	r3, [sp, #8]
   7f248:	ldr	r2, [r3]
   7f24c:	b	7eed0 <fputs@plt+0x6dde0>
   7f250:	ldr	sl, [sp, #12]
   7f254:	add	r1, r6, #400	; 0x190
   7f258:	mov	r0, sl
   7f25c:	ldr	r6, [sl, #4]
   7f260:	bl	19ca0 <fputs@plt+0x8bb0>
   7f264:	ldr	r3, [sl, #32]
   7f268:	str	r3, [r9, #4]
   7f26c:	str	r5, [sl, #4]
   7f270:	str	r6, [r9]
   7f274:	b	7f110 <fputs@plt+0x6e020>
   7f278:	ldrd	r0, [r7]
   7f27c:	bl	19bf4 <fputs@plt+0x8b04>
   7f280:	b	7f104 <fputs@plt+0x6e014>
   7f284:	ldr	r3, [sp, #12]
   7f288:	ldr	r0, [r3, #24]
   7f28c:	bl	2e338 <fputs@plt+0x1d248>
   7f290:	mov	r2, r0
   7f294:	mov	r3, #16
   7f298:	mov	r1, r5
   7f29c:	mov	r0, r7
   7f2a0:	str	r2, [sp, #24]
   7f2a4:	bl	64df0 <fputs@plt+0x53d00>
   7f2a8:	mov	r1, r5
   7f2ac:	mov	r0, r8
   7f2b0:	bl	2222c <fputs@plt+0x1113c>
   7f2b4:	ldr	r3, [sp, #8]
   7f2b8:	ldr	fp, [r7]
   7f2bc:	ldr	r5, [r3, #28]
   7f2c0:	ldr	r3, [r7, #8]
   7f2c4:	cmp	r5, #0
   7f2c8:	mov	r0, r3
   7f2cc:	bne	7ef68 <fputs@plt+0x6de78>
   7f2d0:	b	7f1f8 <fputs@plt+0x6e108>
   7f2d4:	andeq	ip, r1, r4, lsl r2
   7f2d8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   7f2dc:	strd	r6, [sp, #8]
   7f2e0:	subs	r6, r2, #0
   7f2e4:	movne	r5, #110	; 0x6e
   7f2e8:	moveq	r5, #109	; 0x6d
   7f2ec:	strd	r8, [sp, #16]
   7f2f0:	subs	r4, r1, #0
   7f2f4:	str	sl, [sp, #24]
   7f2f8:	str	lr, [sp, #28]
   7f2fc:	ldr	r7, [sp, #32]
   7f300:	beq	7f3a0 <fputs@plt+0x6e2b0>
   7f304:	mov	sl, r0
   7f308:	add	r8, r3, #4
   7f30c:	mov	r9, #0
   7f310:	b	7f320 <fputs@plt+0x6e230>
   7f314:	ldr	r4, [r4, #32]
   7f318:	cmp	r4, #0
   7f31c:	beq	7f384 <fputs@plt+0x6e294>
   7f320:	ldrb	r2, [r4, #8]
   7f324:	cmp	r2, r5
   7f328:	bne	7f314 <fputs@plt+0x6e224>
   7f32c:	ldrb	r3, [r4, #9]
   7f330:	tst	r3, r7
   7f334:	beq	7f314 <fputs@plt+0x6e224>
   7f338:	ldr	r3, [r4, #16]
   7f33c:	mov	r1, r6
   7f340:	cmp	r6, #0
   7f344:	cmpne	r3, #0
   7f348:	mov	r0, r3
   7f34c:	beq	7f35c <fputs@plt+0x6e26c>
   7f350:	bl	1cc3c <fputs@plt+0xbb4c>
   7f354:	cmp	r0, #0
   7f358:	beq	7f314 <fputs@plt+0x6e224>
   7f35c:	mov	r1, r4
   7f360:	mov	r0, sl
   7f364:	ldrd	r2, [sp, #36]	; 0x24
   7f368:	bl	7ed4c <fputs@plt+0x6dc5c>
   7f36c:	cmp	r0, #0
   7f370:	ldr	r4, [r4, #32]
   7f374:	ldrne	r3, [r0, r8, lsl #2]
   7f378:	orrne	r9, r9, r3
   7f37c:	cmp	r4, #0
   7f380:	bne	7f320 <fputs@plt+0x6e230>
   7f384:	mov	r0, r9
   7f388:	ldrd	r4, [sp]
   7f38c:	ldrd	r6, [sp, #8]
   7f390:	ldrd	r8, [sp, #16]
   7f394:	ldr	sl, [sp, #24]
   7f398:	add	sp, sp, #28
   7f39c:	pop	{pc}		; (ldr pc, [sp], #4)
   7f3a0:	mov	r9, r4
   7f3a4:	b	7f384 <fputs@plt+0x6e294>
   7f3a8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   7f3ac:	mov	r4, r0
   7f3b0:	ldr	r5, [r0, #8]
   7f3b4:	strd	r6, [sp, #8]
   7f3b8:	mov	r6, r1
   7f3bc:	strd	r8, [sp, #16]
   7f3c0:	mov	r8, r3
   7f3c4:	str	lr, [sp, #24]
   7f3c8:	sub	sp, sp, #20
   7f3cc:	ldr	r7, [sp, #48]	; 0x30
   7f3d0:	cmp	r5, #0
   7f3d4:	ldr	r9, [sp, #52]	; 0x34
   7f3d8:	beq	7f49c <fputs@plt+0x6e3ac>
   7f3dc:	mov	r3, r7
   7f3e0:	mov	r1, r6
   7f3e4:	mov	r0, r4
   7f3e8:	bl	7ed4c <fputs@plt+0x6dc5c>
   7f3ec:	cmp	r0, #0
   7f3f0:	beq	7f484 <fputs@plt+0x6e394>
   7f3f4:	ldr	r1, [r6]
   7f3f8:	cmp	r1, #0
   7f3fc:	moveq	r6, r1
   7f400:	beq	7f414 <fputs@plt+0x6e324>
   7f404:	ldr	r3, [r4]
   7f408:	ldr	r1, [r3, #24]
   7f40c:	eor	r1, r1, #262144	; 0x40000
   7f410:	ubfx	r6, r1, #18, #1
   7f414:	ldr	ip, [r4, #76]	; 0x4c
   7f418:	mov	r3, r9
   7f41c:	mov	r2, r8
   7f420:	mov	r1, #132	; 0x84
   7f424:	ldr	r7, [r0, #8]
   7f428:	mov	r0, r5
   7f42c:	add	ip, ip, #1
   7f430:	str	ip, [sp]
   7f434:	str	ip, [r4, #76]	; 0x4c
   7f438:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7f43c:	mov	r1, r0
   7f440:	mvn	r3, #17
   7f444:	mov	r2, r7
   7f448:	mov	r0, r5
   7f44c:	bl	2300c <fputs@plt+0x11f1c>
   7f450:	ldr	r3, [r5]
   7f454:	ldrb	r3, [r3, #69]	; 0x45
   7f458:	cmp	r3, #0
   7f45c:	bne	7f484 <fputs@plt+0x6e394>
   7f460:	mov	r1, r6
   7f464:	mov	r0, r5
   7f468:	add	sp, sp, #20
   7f46c:	ldrd	r4, [sp]
   7f470:	ldrd	r6, [sp, #8]
   7f474:	ldrd	r8, [sp, #16]
   7f478:	ldr	lr, [sp, #24]
   7f47c:	add	sp, sp, #28
   7f480:	b	1bc28 <fputs@plt+0xab38>
   7f484:	add	sp, sp, #20
   7f488:	ldrd	r4, [sp]
   7f48c:	ldrd	r6, [sp, #8]
   7f490:	ldrd	r8, [sp, #16]
   7f494:	add	sp, sp, #24
   7f498:	pop	{pc}		; (ldr pc, [sp], #4)
   7f49c:	str	r2, [sp, #12]
   7f4a0:	bl	2e580 <fputs@plt+0x1d490>
   7f4a4:	mov	r5, r0
   7f4a8:	ldr	r2, [sp, #12]
   7f4ac:	b	7f3dc <fputs@plt+0x6e2ec>
   7f4b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7f4b4:	strd	r6, [sp, #8]
   7f4b8:	strd	r8, [sp, #16]
   7f4bc:	mov	r9, r0
   7f4c0:	ldr	r0, [r1, #64]	; 0x40
   7f4c4:	strd	sl, [sp, #24]
   7f4c8:	str	lr, [sp, #32]
   7f4cc:	sub	sp, sp, #148	; 0x94
   7f4d0:	add	ip, sp, #136	; 0x88
   7f4d4:	str	r1, [sp, #28]
   7f4d8:	add	r0, r0, #56	; 0x38
   7f4dc:	ldr	r1, [r1]
   7f4e0:	str	r2, [sp, #44]	; 0x2c
   7f4e4:	mov	r2, ip
   7f4e8:	str	ip, [sp, #32]
   7f4ec:	str	r3, [sp, #88]	; 0x58
   7f4f0:	bl	149a8 <fputs@plt+0x38b8>
   7f4f4:	cmp	r0, #0
   7f4f8:	beq	7fab4 <fputs@plt+0x6e9c4>
   7f4fc:	ldr	fp, [r0, #8]
   7f500:	cmp	fp, #0
   7f504:	beq	7fab4 <fputs@plt+0x6e9c4>
   7f508:	ldr	r3, [pc, #1872]	; 7fc60 <fputs@plt+0x6eb70>
   7f50c:	ldr	r2, [pc, #1872]	; 7fc64 <fputs@plt+0x6eb74>
   7f510:	add	r3, pc, r3
   7f514:	add	r2, pc, r2
   7f518:	str	r3, [sp, #92]	; 0x5c
   7f51c:	add	r3, r3, #308	; 0x134
   7f520:	str	r3, [sp, #96]	; 0x60
   7f524:	str	r2, [sp, #100]	; 0x64
   7f528:	b	7f584 <fputs@plt+0x6e494>
   7f52c:	add	r3, fp, r3, lsl #2
   7f530:	cmp	sl, #0
   7f534:	ldr	r6, [r3, #28]
   7f538:	str	r3, [sp, #84]	; 0x54
   7f53c:	clz	r3, r6
   7f540:	lsr	r3, r3, #5
   7f544:	moveq	r3, #0
   7f548:	cmp	r3, #0
   7f54c:	bne	7f5d8 <fputs@plt+0x6e4e8>
   7f550:	cmp	r6, #0
   7f554:	beq	7f578 <fputs@plt+0x6e488>
   7f558:	mov	r2, #2
   7f55c:	mov	ip, #0
   7f560:	ldr	r3, [sp, #88]	; 0x58
   7f564:	mov	r1, r6
   7f568:	mov	r0, r9
   7f56c:	stm	sp, {r2, ip}
   7f570:	ldr	r2, [sp, #28]
   7f574:	bl	7f3a8 <fputs@plt+0x6e2b8>
   7f578:	ldr	fp, [fp, #12]
   7f57c:	cmp	fp, #0
   7f580:	beq	7fab4 <fputs@plt+0x6e9c4>
   7f584:	ldr	r3, [sp, #184]	; 0xb8
   7f588:	cmp	r3, #0
   7f58c:	beq	7f5a8 <fputs@plt+0x6e4b8>
   7f590:	mov	r1, fp
   7f594:	ldr	r0, [sp, #28]
   7f598:	ldrd	r2, [sp, #184]	; 0xb8
   7f59c:	bl	16fd4 <fputs@plt+0x5ee4>
   7f5a0:	cmp	r0, #0
   7f5a4:	beq	7f578 <fputs@plt+0x6e488>
   7f5a8:	ldr	r3, [sp, #44]	; 0x2c
   7f5ac:	ldr	r4, [r9]
   7f5b0:	adds	r3, r3, #0
   7f5b4:	movne	r3, #1
   7f5b8:	add	r2, fp, r3
   7f5bc:	ldrb	sl, [r2, #25]
   7f5c0:	cmp	sl, #6
   7f5c4:	bne	7f52c <fputs@plt+0x6e43c>
   7f5c8:	ldr	r2, [r4, #24]
   7f5cc:	tst	r2, #16777216	; 0x1000000
   7f5d0:	beq	7f52c <fputs@plt+0x6e43c>
   7f5d4:	b	7f578 <fputs@plt+0x6e488>
   7f5d8:	add	r1, sp, #108	; 0x6c
   7f5dc:	mov	ip, #0
   7f5e0:	add	r3, sp, #104	; 0x68
   7f5e4:	mov	r2, fp
   7f5e8:	mov	r0, r9
   7f5ec:	str	r1, [sp]
   7f5f0:	ldr	r1, [sp, #28]
   7f5f4:	str	ip, [sp, #104]	; 0x68
   7f5f8:	str	ip, [sp, #108]	; 0x6c
   7f5fc:	bl	3ef04 <fputs@plt+0x2de14>
   7f600:	subs	r5, r0, #0
   7f604:	bne	7f578 <fputs@plt+0x6e488>
   7f608:	ldr	r3, [fp, #20]
   7f60c:	cmp	r3, #0
   7f610:	ble	7fc40 <fputs@plt+0x6eb50>
   7f614:	ldr	r3, [sp, #92]	; 0x5c
   7f618:	add	r8, sp, #112	; 0x70
   7f61c:	mov	r6, r5
   7f620:	str	r5, [sp, #36]	; 0x24
   7f624:	ldr	r2, [sp, #96]	; 0x60
   7f628:	str	r5, [sp, #48]	; 0x30
   7f62c:	str	r5, [sp, #60]	; 0x3c
   7f630:	add	r3, r3, #316	; 0x13c
   7f634:	ldrd	r0, [r2]
   7f638:	ldrd	r2, [r3]
   7f63c:	strd	r0, [sp, #64]	; 0x40
   7f640:	strd	r2, [sp, #72]	; 0x48
   7f644:	add	r3, sp, #120	; 0x78
   7f648:	str	r3, [sp, #40]	; 0x28
   7f64c:	add	r3, sp, #128	; 0x80
   7f650:	str	r3, [sp, #52]	; 0x34
   7f654:	b	7f798 <fputs@plt+0x6e6a8>
   7f658:	mov	r3, #0
   7f65c:	mov	r2, r8
   7f660:	mov	r1, #27
   7f664:	mov	r0, r4
   7f668:	bl	232cc <fputs@plt+0x121dc>
   7f66c:	mov	r7, r0
   7f670:	mov	r3, #0
   7f674:	ldr	r2, [sp, #32]
   7f678:	mov	r1, #27
   7f67c:	mov	r0, r4
   7f680:	bl	232cc <fputs@plt+0x121dc>
   7f684:	mov	r3, r0
   7f688:	mov	r2, r7
   7f68c:	str	r6, [sp]
   7f690:	mov	r1, #122	; 0x7a
   7f694:	mov	r0, r9
   7f698:	bl	3cb48 <fputs@plt+0x2ba58>
   7f69c:	mov	r7, r0
   7f6a0:	mov	r3, #0
   7f6a4:	ldr	r2, [sp, #40]	; 0x28
   7f6a8:	mov	r1, #27
   7f6ac:	mov	r0, r4
   7f6b0:	bl	232cc <fputs@plt+0x121dc>
   7f6b4:	mov	r3, #0
   7f6b8:	mov	r1, #27
   7f6bc:	str	r0, [sp, #56]	; 0x38
   7f6c0:	mov	r0, r4
   7f6c4:	ldr	r2, [sp, #32]
   7f6c8:	bl	232cc <fputs@plt+0x121dc>
   7f6cc:	mov	r3, r0
   7f6d0:	mov	r1, #122	; 0x7a
   7f6d4:	str	r6, [sp]
   7f6d8:	mov	r0, r9
   7f6dc:	ldr	r2, [sp, #56]	; 0x38
   7f6e0:	bl	3cb48 <fputs@plt+0x2ba58>
   7f6e4:	mov	r3, r0
   7f6e8:	mov	r2, r7
   7f6ec:	str	r6, [sp]
   7f6f0:	mov	r1, #73	; 0x49
   7f6f4:	mov	r0, r9
   7f6f8:	bl	3cb48 <fputs@plt+0x2ba58>
   7f6fc:	mov	r2, r0
   7f700:	mov	r0, r4
   7f704:	ldr	r1, [sp, #48]	; 0x30
   7f708:	bl	234a8 <fputs@plt+0x123b8>
   7f70c:	cmp	sl, #6
   7f710:	str	r0, [sp, #48]	; 0x30
   7f714:	beq	7f788 <fputs@plt+0x6e698>
   7f718:	cmp	sl, #9
   7f71c:	beq	7fad0 <fputs@plt+0x6e9e0>
   7f720:	cmp	sl, #8
   7f724:	bne	7fa94 <fputs@plt+0x6e9a4>
   7f728:	ldr	r3, [fp]
   7f72c:	ldr	r2, [sp, #80]	; 0x50
   7f730:	ldr	r3, [r3, #4]
   7f734:	add	r3, r3, r2
   7f738:	ldr	r1, [r3, #4]
   7f73c:	cmp	r1, #0
   7f740:	beq	7fa94 <fputs@plt+0x6e9a4>
   7f744:	mov	r3, #0
   7f748:	mov	r0, r4
   7f74c:	mov	r2, r3
   7f750:	bl	250c4 <fputs@plt+0x13fd4>
   7f754:	mov	r2, r0
   7f758:	ldr	r0, [r9]
   7f75c:	ldr	r1, [sp, #60]	; 0x3c
   7f760:	bl	30ab8 <fputs@plt+0x1f9c8>
   7f764:	subs	r3, r0, #0
   7f768:	mov	r1, r3
   7f76c:	str	r3, [sp, #60]	; 0x3c
   7f770:	beq	7f788 <fputs@plt+0x6e698>
   7f774:	add	r3, sp, #132	; 0x84
   7f778:	mov	r0, r9
   7f77c:	str	r6, [sp]
   7f780:	ldr	r2, [sp, #52]	; 0x34
   7f784:	bl	23198 <fputs@plt+0x120a8>
   7f788:	ldr	r3, [fp, #20]
   7f78c:	add	r5, r5, #1
   7f790:	cmp	r5, r3
   7f794:	bge	7f8dc <fputs@plt+0x6e7ec>
   7f798:	ldr	r2, [sp, #40]	; 0x28
   7f79c:	ldrd	r0, [sp, #64]	; 0x40
   7f7a0:	ldr	r3, [sp, #108]	; 0x6c
   7f7a4:	strd	r0, [r8]
   7f7a8:	ldrd	r0, [sp, #72]	; 0x48
   7f7ac:	cmp	r3, #0
   7f7b0:	ldreq	r7, [fp, #36]	; 0x24
   7f7b4:	strd	r0, [r2]
   7f7b8:	ldrne	r7, [r3, r5, lsl #2]
   7f7bc:	ldr	r2, [sp, #28]
   7f7c0:	ldr	r3, [sp, #104]	; 0x68
   7f7c4:	ldr	r2, [r2, #4]
   7f7c8:	cmp	r3, #0
   7f7cc:	beq	7fa84 <fputs@plt+0x6e994>
   7f7d0:	ldr	r1, [r3, #4]
   7f7d4:	lsl	r3, r5, #1
   7f7d8:	ldrsh	r3, [r1, r3]
   7f7dc:	lsl	r3, r3, #4
   7f7e0:	ldr	r0, [r2, r3]
   7f7e4:	cmp	r0, #0
   7f7e8:	str	r0, [sp, #136]	; 0x88
   7f7ec:	beq	7f7f8 <fputs@plt+0x6e708>
   7f7f0:	bl	10f34 <strlen@plt>
   7f7f4:	bic	r0, r0, #-1073741824	; 0xc0000000
   7f7f8:	ldr	r3, [fp]
   7f7fc:	lsl	r2, r7, #4
   7f800:	str	r2, [sp, #80]	; 0x50
   7f804:	ldr	r3, [r3, #4]
   7f808:	str	r0, [sp, #140]	; 0x8c
   7f80c:	ldr	r0, [r3, r7, lsl #4]
   7f810:	cmp	r0, #0
   7f814:	str	r0, [sp, #128]	; 0x80
   7f818:	beq	7f824 <fputs@plt+0x6e734>
   7f81c:	bl	10f34 <strlen@plt>
   7f820:	bic	r0, r0, #-1073741824	; 0xc0000000
   7f824:	mov	r3, #0
   7f828:	mov	r2, r8
   7f82c:	str	r0, [sp, #132]	; 0x84
   7f830:	mov	r1, #27
   7f834:	mov	r0, r4
   7f838:	bl	232cc <fputs@plt+0x121dc>
   7f83c:	mov	r7, r0
   7f840:	mov	r3, #0
   7f844:	ldr	r2, [sp, #32]
   7f848:	mov	r1, #27
   7f84c:	mov	r0, r4
   7f850:	bl	232cc <fputs@plt+0x121dc>
   7f854:	mov	r3, r0
   7f858:	mov	r2, r7
   7f85c:	str	r6, [sp]
   7f860:	mov	r1, #122	; 0x7a
   7f864:	mov	r0, r9
   7f868:	bl	3cb48 <fputs@plt+0x2ba58>
   7f86c:	mov	r7, r0
   7f870:	mov	r3, #0
   7f874:	ldr	r2, [sp, #52]	; 0x34
   7f878:	mov	r1, #27
   7f87c:	mov	r0, r4
   7f880:	bl	232cc <fputs@plt+0x121dc>
   7f884:	mov	r3, r0
   7f888:	mov	r2, r7
   7f88c:	str	r6, [sp]
   7f890:	mov	r1, #79	; 0x4f
   7f894:	mov	r0, r9
   7f898:	bl	3cb48 <fputs@plt+0x2ba58>
   7f89c:	mov	r2, r0
   7f8a0:	mov	r0, r4
   7f8a4:	ldr	r1, [sp, #36]	; 0x24
   7f8a8:	bl	234a8 <fputs@plt+0x123b8>
   7f8ac:	ldr	r3, [sp, #44]	; 0x2c
   7f8b0:	str	r0, [sp, #36]	; 0x24
   7f8b4:	cmp	r3, #0
   7f8b8:	bne	7f658 <fputs@plt+0x6e568>
   7f8bc:	cmp	sl, #6
   7f8c0:	beq	7f788 <fputs@plt+0x6e698>
   7f8c4:	cmp	sl, #9
   7f8c8:	bne	7f720 <fputs@plt+0x6e630>
   7f8cc:	ldr	r3, [fp, #20]
   7f8d0:	add	r5, r5, #1
   7f8d4:	cmp	r5, r3
   7f8d8:	blt	7f798 <fputs@plt+0x6e6a8>
   7f8dc:	mov	r0, r4
   7f8e0:	ldr	r1, [sp, #108]	; 0x6c
   7f8e4:	bl	19bf4 <fputs@plt+0x8b04>
   7f8e8:	ldr	r3, [fp]
   7f8ec:	ldr	r5, [r3]
   7f8f0:	cmp	r5, #0
   7f8f4:	beq	7fc10 <fputs@plt+0x6eb20>
   7f8f8:	mov	r0, r5
   7f8fc:	bl	10f34 <strlen@plt>
   7f900:	bic	r3, r0, #-1073741824	; 0xc0000000
   7f904:	add	r7, r3, #73	; 0x49
   7f908:	str	r3, [sp, #40]	; 0x28
   7f90c:	cmp	sl, #6
   7f910:	movne	r3, #0
   7f914:	movne	r8, r3
   7f918:	beq	7fb88 <fputs@plt+0x6ea98>
   7f91c:	ldr	r1, [r4, #256]	; 0x100
   7f920:	mov	r2, r7
   7f924:	mov	r3, #0
   7f928:	mov	r0, r4
   7f92c:	add	r1, r1, #1
   7f930:	str	r1, [r4, #256]	; 0x100
   7f934:	bl	2416c <fputs@plt+0x1307c>
   7f938:	subs	r6, r0, #0
   7f93c:	beq	7fb1c <fputs@plt+0x6ea2c>
   7f940:	add	r3, r6, #72	; 0x48
   7f944:	add	r7, r6, #36	; 0x24
   7f948:	ldr	r2, [sp, #40]	; 0x28
   7f94c:	mov	r1, r5
   7f950:	mov	r0, r3
   7f954:	str	r7, [r6, #28]
   7f958:	str	r3, [r6, #48]	; 0x30
   7f95c:	bl	10f58 <memcpy@plt>
   7f960:	mov	r3, #0
   7f964:	mov	r2, #1
   7f968:	ldr	r1, [sp, #36]	; 0x24
   7f96c:	mov	r0, r4
   7f970:	bl	250c4 <fputs@plt+0x13fd4>
   7f974:	mov	r2, #1
   7f978:	str	r0, [r6, #52]	; 0x34
   7f97c:	mov	r0, r4
   7f980:	ldr	r1, [sp, #60]	; 0x3c
   7f984:	bl	253e4 <fputs@plt+0x142f4>
   7f988:	mov	r2, #1
   7f98c:	mov	r1, r8
   7f990:	str	r0, [r6, #56]	; 0x38
   7f994:	mov	r0, r4
   7f998:	bl	24ec0 <fputs@plt+0x13dd0>
   7f99c:	ldr	r2, [sp, #48]	; 0x30
   7f9a0:	str	r0, [r6, #44]	; 0x2c
   7f9a4:	cmp	r2, #0
   7f9a8:	beq	7f9e0 <fputs@plt+0x6e8f0>
   7f9ac:	mov	r5, #0
   7f9b0:	mov	r1, #19
   7f9b4:	mov	r3, r5
   7f9b8:	mov	r0, r9
   7f9bc:	str	r5, [sp]
   7f9c0:	bl	3cb48 <fputs@plt+0x2ba58>
   7f9c4:	mov	r1, r0
   7f9c8:	mov	r3, r5
   7f9cc:	mov	r2, #1
   7f9d0:	mov	r0, r4
   7f9d4:	str	r1, [sp, #48]	; 0x30
   7f9d8:	bl	250c4 <fputs@plt+0x13fd4>
   7f9dc:	str	r0, [r6, #12]
   7f9e0:	ldr	r3, [r4, #256]	; 0x100
   7f9e4:	mov	r0, r4
   7f9e8:	ldr	r1, [sp, #36]	; 0x24
   7f9ec:	sub	r3, r3, #1
   7f9f0:	str	r3, [r4, #256]	; 0x100
   7f9f4:	bl	2222c <fputs@plt+0x1113c>
   7f9f8:	mov	r0, r4
   7f9fc:	ldr	r1, [sp, #48]	; 0x30
   7fa00:	bl	2222c <fputs@plt+0x1113c>
   7fa04:	mov	r0, r4
   7fa08:	ldr	r1, [sp, #60]	; 0x3c
   7fa0c:	bl	222ec <fputs@plt+0x111fc>
   7fa10:	mov	r1, r8
   7fa14:	mov	r2, #1
   7fa18:	mov	r0, r4
   7fa1c:	bl	22154 <fputs@plt+0x11064>
   7fa20:	ldrb	r3, [r4, #69]	; 0x45
   7fa24:	cmp	r3, #1
   7fa28:	beq	7fc50 <fputs@plt+0x6eb60>
   7fa2c:	ldr	r3, [sp, #28]
   7fa30:	cmp	sl, #6
   7fa34:	ldr	r3, [r3, #64]	; 0x40
   7fa38:	beq	7fb7c <fputs@plt+0x6ea8c>
   7fa3c:	cmp	sl, #9
   7fa40:	bne	7fa50 <fputs@plt+0x6e960>
   7fa44:	ldr	r2, [sp, #44]	; 0x2c
   7fa48:	cmp	r2, #0
   7fa4c:	beq	7fc1c <fputs@plt+0x6eb2c>
   7fa50:	mov	r2, #110	; 0x6e
   7fa54:	strb	r2, [r7]
   7fa58:	ldr	r2, [sp, #44]	; 0x2c
   7fa5c:	str	r6, [r7, #4]
   7fa60:	str	r3, [r6, #20]
   7fa64:	str	r3, [r6, #24]
   7fa68:	ldr	r3, [sp, #84]	; 0x54
   7fa6c:	cmp	r2, #0
   7fa70:	movne	r2, #110	; 0x6e
   7fa74:	moveq	r2, #109	; 0x6d
   7fa78:	str	r6, [r3, #28]
   7fa7c:	strb	r2, [r6, #8]
   7fa80:	b	7f558 <fputs@plt+0x6e468>
   7fa84:	ldr	r3, [sp, #28]
   7fa88:	ldrsh	r3, [r3, #32]
   7fa8c:	lsl	r3, r3, #4
   7fa90:	b	7f7e0 <fputs@plt+0x6e6f0>
   7fa94:	mov	r3, #0
   7fa98:	mov	r1, #101	; 0x65
   7fa9c:	str	r6, [sp]
   7faa0:	mov	r2, r3
   7faa4:	mov	r0, r9
   7faa8:	bl	3cb48 <fputs@plt+0x2ba58>
   7faac:	mov	r2, r0
   7fab0:	b	7f758 <fputs@plt+0x6e668>
   7fab4:	add	sp, sp, #148	; 0x94
   7fab8:	ldrd	r4, [sp]
   7fabc:	ldrd	r6, [sp, #8]
   7fac0:	ldrd	r8, [sp, #16]
   7fac4:	ldrd	sl, [sp, #24]
   7fac8:	add	sp, sp, #32
   7facc:	pop	{pc}		; (ldr pc, [sp], #4)
   7fad0:	mov	r3, #0
   7fad4:	mov	r1, #27
   7fad8:	ldr	r2, [sp, #40]	; 0x28
   7fadc:	mov	r0, r4
   7fae0:	bl	232cc <fputs@plt+0x121dc>
   7fae4:	mov	r7, r0
   7fae8:	mov	r3, #0
   7faec:	ldr	r2, [sp, #32]
   7faf0:	mov	r1, #27
   7faf4:	mov	r0, r4
   7faf8:	bl	232cc <fputs@plt+0x121dc>
   7fafc:	mov	r3, r0
   7fb00:	mov	r2, r7
   7fb04:	str	r6, [sp]
   7fb08:	mov	r1, #122	; 0x7a
   7fb0c:	mov	r0, r9
   7fb10:	bl	3cb48 <fputs@plt+0x2ba58>
   7fb14:	mov	r2, r0
   7fb18:	b	7f758 <fputs@plt+0x6e668>
   7fb1c:	ldr	r3, [r4, #256]	; 0x100
   7fb20:	mov	r0, r4
   7fb24:	ldr	r1, [sp, #36]	; 0x24
   7fb28:	sub	r3, r3, #1
   7fb2c:	str	r3, [r4, #256]	; 0x100
   7fb30:	bl	2222c <fputs@plt+0x1113c>
   7fb34:	mov	r0, r4
   7fb38:	ldr	r1, [sp, #48]	; 0x30
   7fb3c:	bl	2222c <fputs@plt+0x1113c>
   7fb40:	mov	r0, r4
   7fb44:	ldr	r1, [sp, #60]	; 0x3c
   7fb48:	bl	222ec <fputs@plt+0x111fc>
   7fb4c:	mov	r1, r8
   7fb50:	mov	r2, #1
   7fb54:	mov	r0, r4
   7fb58:	bl	22154 <fputs@plt+0x11064>
   7fb5c:	ldrb	r3, [r4, #69]	; 0x45
   7fb60:	cmp	r3, #1
   7fb64:	beq	7f578 <fputs@plt+0x6e488>
   7fb68:	ldr	r3, [sp, #28]
   7fb6c:	cmp	sl, #6
   7fb70:	mov	r7, r6
   7fb74:	ldr	r3, [r3, #64]	; 0x40
   7fb78:	bne	7fa3c <fputs@plt+0x6e94c>
   7fb7c:	mov	r2, #119	; 0x77
   7fb80:	strb	r2, [r7]
   7fb84:	b	7fa58 <fputs@plt+0x6e968>
   7fb88:	ldr	r3, [sp, #40]	; 0x28
   7fb8c:	mov	r1, #57	; 0x39
   7fb90:	mov	r0, r4
   7fb94:	str	r5, [sp, #136]	; 0x88
   7fb98:	ldr	r2, [sp, #100]	; 0x64
   7fb9c:	str	r3, [sp, #140]	; 0x8c
   7fba0:	bl	23640 <fputs@plt+0x12550>
   7fba4:	subs	r2, r0, #0
   7fba8:	mov	r1, #0
   7fbac:	movne	r3, #2
   7fbb0:	strbne	r3, [r2, #1]
   7fbb4:	ldr	r0, [r9]
   7fbb8:	bl	30ab8 <fputs@plt+0x1f9c8>
   7fbbc:	mov	r3, #0
   7fbc0:	mov	r8, r0
   7fbc4:	ldr	r2, [sp, #32]
   7fbc8:	mov	r6, r3
   7fbcc:	mov	r1, r3
   7fbd0:	mov	r0, r4
   7fbd4:	bl	304c0 <fputs@plt+0x1f3d0>
   7fbd8:	mov	r2, r0
   7fbdc:	mov	r1, r8
   7fbe0:	str	r6, [sp]
   7fbe4:	mov	r0, r9
   7fbe8:	str	r6, [sp, #4]
   7fbec:	str	r6, [sp, #8]
   7fbf0:	str	r6, [sp, #12]
   7fbf4:	str	r6, [sp, #16]
   7fbf8:	str	r6, [sp, #20]
   7fbfc:	ldr	r3, [sp, #36]	; 0x24
   7fc00:	str	r6, [sp, #36]	; 0x24
   7fc04:	bl	30cec <fputs@plt+0x1fbfc>
   7fc08:	mov	r8, r0
   7fc0c:	b	7f91c <fputs@plt+0x6e82c>
   7fc10:	mov	r7, #73	; 0x49
   7fc14:	str	r5, [sp, #40]	; 0x28
   7fc18:	b	7f90c <fputs@plt+0x6e81c>
   7fc1c:	mov	r1, #109	; 0x6d
   7fc20:	mov	r2, r1
   7fc24:	strb	r1, [r7]
   7fc28:	str	r6, [r7, #4]
   7fc2c:	str	r3, [r6, #20]
   7fc30:	str	r3, [r6, #24]
   7fc34:	ldr	r3, [sp, #84]	; 0x54
   7fc38:	str	r6, [r3, #28]
   7fc3c:	b	7fa7c <fputs@plt+0x6e98c>
   7fc40:	str	r5, [sp, #36]	; 0x24
   7fc44:	str	r5, [sp, #48]	; 0x30
   7fc48:	str	r5, [sp, #60]	; 0x3c
   7fc4c:	b	7f8dc <fputs@plt+0x6e7ec>
   7fc50:	mov	r1, r6
   7fc54:	mov	r0, r4
   7fc58:	bl	22944 <fputs@plt+0x11854>
   7fc5c:	b	7f578 <fputs@plt+0x6e488>
   7fc60:	andeq	pc, r2, r8, ror #24
   7fc64:	andeq	sl, r1, r8, lsl #22
   7fc68:	strd	r4, [sp, #-24]!	; 0xffffffe8
   7fc6c:	subs	r4, r1, #0
   7fc70:	strd	r6, [sp, #8]
   7fc74:	str	r8, [sp, #16]
   7fc78:	str	lr, [sp, #20]
   7fc7c:	sub	sp, sp, #8
   7fc80:	ldr	r6, [sp, #32]
   7fc84:	beq	7fd08 <fputs@plt+0x6ec18>
   7fc88:	mov	r8, r0
   7fc8c:	mov	r5, r2
   7fc90:	mov	r7, r3
   7fc94:	b	7fca4 <fputs@plt+0x6ebb4>
   7fc98:	ldr	r4, [r4, #32]
   7fc9c:	cmp	r4, #0
   7fca0:	beq	7fd08 <fputs@plt+0x6ec18>
   7fca4:	ldrb	r3, [r4, #8]
   7fca8:	cmp	r3, r5
   7fcac:	bne	7fc98 <fputs@plt+0x6eba8>
   7fcb0:	ldrb	r3, [r4, #9]
   7fcb4:	cmp	r3, r6
   7fcb8:	bne	7fc98 <fputs@plt+0x6eba8>
   7fcbc:	ldr	r3, [r4, #16]
   7fcc0:	mov	r1, r7
   7fcc4:	cmp	r7, #0
   7fcc8:	cmpne	r3, #0
   7fccc:	mov	r0, r3
   7fcd0:	beq	7fce0 <fputs@plt+0x6ebf0>
   7fcd4:	bl	1cc3c <fputs@plt+0xbb4c>
   7fcd8:	cmp	r0, #0
   7fcdc:	beq	7fc98 <fputs@plt+0x6eba8>
   7fce0:	mov	r0, r8
   7fce4:	ldrd	r2, [sp, #36]	; 0x24
   7fce8:	ldr	r1, [sp, #44]	; 0x2c
   7fcec:	ldr	ip, [sp, #48]	; 0x30
   7fcf0:	stm	sp, {r1, ip}
   7fcf4:	mov	r1, r4
   7fcf8:	bl	7f3a8 <fputs@plt+0x6e2b8>
   7fcfc:	ldr	r4, [r4, #32]
   7fd00:	cmp	r4, #0
   7fd04:	bne	7fca4 <fputs@plt+0x6ebb4>
   7fd08:	add	sp, sp, #8
   7fd0c:	ldrd	r4, [sp]
   7fd10:	ldrd	r6, [sp, #8]
   7fd14:	ldr	r8, [sp, #16]
   7fd18:	add	sp, sp, #20
   7fd1c:	pop	{pc}		; (ldr pc, [sp], #4)
   7fd20:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7fd24:	mov	r5, r1
   7fd28:	strd	r6, [sp, #8]
   7fd2c:	mov	r7, r0
   7fd30:	strd	r8, [sp, #16]
   7fd34:	strd	sl, [sp, #24]
   7fd38:	mov	sl, r3
   7fd3c:	str	lr, [sp, #32]
   7fd40:	sub	sp, sp, #60	; 0x3c
   7fd44:	ldrb	r3, [sp, #108]	; 0x6c
   7fd48:	str	r2, [sp, #24]
   7fd4c:	ldr	r6, [r0, #8]
   7fd50:	ldrb	r4, [sp, #116]	; 0x74
   7fd54:	ldrsh	r1, [sp, #104]	; 0x68
   7fd58:	ldr	r0, [r6, #24]
   7fd5c:	str	r3, [sp, #52]	; 0x34
   7fd60:	ldrb	r3, [sp, #112]	; 0x70
   7fd64:	str	r3, [sp, #28]
   7fd68:	str	r1, [sp, #40]	; 0x28
   7fd6c:	str	r4, [sp, #44]	; 0x2c
   7fd70:	bl	2e338 <fputs@plt+0x1d248>
   7fd74:	ldrb	r3, [r5, #42]	; 0x2a
   7fd78:	str	r0, [sp, #32]
   7fd7c:	tst	r3, #32
   7fd80:	moveq	r3, #70	; 0x46
   7fd84:	movne	r3, #68	; 0x44
   7fd88:	cmp	r4, #0
   7fd8c:	str	r3, [sp, #36]	; 0x24
   7fd90:	beq	7ff6c <fputs@plt+0x6ee7c>
   7fd94:	mov	r3, #0
   7fd98:	mov	r1, r5
   7fd9c:	ldr	r0, [r7]
   7fda0:	mov	r2, r3
   7fda4:	bl	1c888 <fputs@plt+0xb798>
   7fda8:	ldr	r1, [sp, #24]
   7fdac:	orrs	fp, r1, r0
   7fdb0:	beq	7fed0 <fputs@plt+0x6ede0>
   7fdb4:	ldr	ip, [sp, #28]
   7fdb8:	mov	r0, #3
   7fdbc:	mov	r3, #0
   7fdc0:	mov	r2, r3
   7fdc4:	stm	sp, {r0, r5, ip}
   7fdc8:	mov	r0, r7
   7fdcc:	bl	7f2d8 <fputs@plt+0x6e1e8>
   7fdd0:	ldr	r3, [r7]
   7fdd4:	mov	r8, r0
   7fdd8:	ldr	r3, [r3, #24]
   7fddc:	tst	r3, #524288	; 0x80000
   7fde0:	bne	7ff58 <fputs@plt+0x6ee68>
   7fde4:	ldrsh	ip, [r5, #34]	; 0x22
   7fde8:	mov	r4, #0
   7fdec:	mov	r1, #30
   7fdf0:	mov	r0, r6
   7fdf4:	ldr	r9, [r7, #76]	; 0x4c
   7fdf8:	str	r4, [sp]
   7fdfc:	ldr	r2, [sp, #100]	; 0x64
   7fe00:	add	ip, ip, #1
   7fe04:	add	ip, ip, r9
   7fe08:	add	fp, r9, #1
   7fe0c:	mov	r3, fp
   7fe10:	str	ip, [r7, #76]	; 0x4c
   7fe14:	bl	2e4e0 <fputs@plt+0x1d3f0>
   7fe18:	ldrsh	ip, [r5, #34]	; 0x22
   7fe1c:	cmp	ip, r4
   7fe20:	addgt	r9, r9, #2
   7fe24:	strgt	r7, [sp, #48]	; 0x30
   7fe28:	ble	7fe78 <fputs@plt+0x6ed88>
   7fe2c:	cmn	r8, #1
   7fe30:	add	lr, r9, r4
   7fe34:	mov	r3, r4
   7fe38:	mov	r2, sl
   7fe3c:	mov	r1, r5
   7fe40:	mov	r0, r6
   7fe44:	beq	7fe5c <fputs@plt+0x6ed6c>
   7fe48:	cmp	r4, #31
   7fe4c:	bgt	7fe68 <fputs@plt+0x6ed78>
   7fe50:	mov	r7, #1
   7fe54:	ands	r7, r8, r7, lsl r4
   7fe58:	beq	7fe68 <fputs@plt+0x6ed78>
   7fe5c:	str	lr, [sp]
   7fe60:	bl	4636c <fputs@plt+0x3527c>
   7fe64:	ldrsh	ip, [r5, #34]	; 0x22
   7fe68:	add	r4, r4, #1
   7fe6c:	cmp	ip, r4
   7fe70:	bgt	7fe2c <fputs@plt+0x6ed3c>
   7fe74:	ldr	r7, [sp, #48]	; 0x30
   7fe78:	mov	r0, #1
   7fe7c:	mov	r3, #0
   7fe80:	ldr	r4, [r6, #32]
   7fe84:	mov	r2, #109	; 0x6d
   7fe88:	ldr	ip, [sp, #28]
   7fe8c:	ldr	r1, [sp, #24]
   7fe90:	stm	sp, {r0, r5, fp, ip}
   7fe94:	mov	r0, r7
   7fe98:	ldr	ip, [sp, #32]
   7fe9c:	str	ip, [sp, #16]
   7fea0:	bl	7fc68 <fputs@plt+0x6eb78>
   7fea4:	ldr	r3, [r6, #32]
   7fea8:	cmp	r4, r3
   7feac:	blt	7ffb4 <fputs@plt+0x6eec4>
   7feb0:	mov	ip, #0
   7feb4:	mov	r2, fp
   7feb8:	mov	r3, ip
   7febc:	mov	r1, r5
   7fec0:	mov	r0, r7
   7fec4:	str	ip, [sp]
   7fec8:	str	ip, [sp, #4]
   7fecc:	bl	7c2a4 <fputs@plt+0x6b1b4>
   7fed0:	ldr	r4, [r5, #12]
   7fed4:	cmp	r4, #0
   7fed8:	beq	7ffdc <fputs@plt+0x6eeec>
   7fedc:	ldr	r3, [r7]
   7fee0:	ldr	r3, [r3, #24]
   7fee4:	tst	r3, #524288	; 0x80000
   7fee8:	bne	7ff90 <fputs@plt+0x6eea0>
   7feec:	mov	r2, #2
   7fef0:	mov	r3, #0
   7fef4:	ldr	r1, [sp, #24]
   7fef8:	mov	r0, r7
   7fefc:	ldr	ip, [sp, #28]
   7ff00:	ldr	r4, [sp, #32]
   7ff04:	stm	sp, {r2, r5, fp, ip}
   7ff08:	mov	r2, #109	; 0x6d
   7ff0c:	str	r4, [sp, #16]
   7ff10:	bl	7fc68 <fputs@plt+0x6eb78>
   7ff14:	ldr	r2, [r6, #24]
   7ff18:	ldr	r3, [r2, #120]	; 0x78
   7ff1c:	cmp	r3, #0
   7ff20:	beq	7ff30 <fputs@plt+0x6ee40>
   7ff24:	ldr	r0, [r6, #32]
   7ff28:	mvn	r1, r4
   7ff2c:	str	r0, [r3, r1, lsl #2]
   7ff30:	ldr	r3, [r6, #32]
   7ff34:	sub	r3, r3, #1
   7ff38:	str	r3, [r2, #96]	; 0x60
   7ff3c:	add	sp, sp, #60	; 0x3c
   7ff40:	ldrd	r4, [sp]
   7ff44:	ldrd	r6, [sp, #8]
   7ff48:	ldrd	r8, [sp, #16]
   7ff4c:	ldrd	sl, [sp, #24]
   7ff50:	add	sp, sp, #32
   7ff54:	pop	{pc}		; (ldr pc, [sp], #4)
   7ff58:	mov	r1, r5
   7ff5c:	mov	r0, r7
   7ff60:	bl	3f348 <fputs@plt+0x2e258>
   7ff64:	orr	r8, r8, r0
   7ff68:	b	7fde4 <fputs@plt+0x6ecf4>
   7ff6c:	ldr	ip, [sp, #40]	; 0x28
   7ff70:	mov	r3, r0
   7ff74:	mov	r2, sl
   7ff78:	mov	r0, r6
   7ff7c:	ldr	r1, [sp, #100]	; 0x64
   7ff80:	stm	sp, {r1, ip}
   7ff84:	ldr	r1, [sp, #36]	; 0x24
   7ff88:	bl	2e5f0 <fputs@plt+0x1d500>
   7ff8c:	b	7fd94 <fputs@plt+0x6eca4>
   7ff90:	mov	ip, #0
   7ff94:	mov	r3, fp
   7ff98:	mov	r2, ip
   7ff9c:	mov	r1, r5
   7ffa0:	mov	r0, r7
   7ffa4:	str	ip, [sp]
   7ffa8:	str	ip, [sp, #4]
   7ffac:	bl	7f4b0 <fputs@plt+0x6e3c0>
   7ffb0:	b	7feec <fputs@plt+0x6edfc>
   7ffb4:	ldr	r3, [sp, #32]
   7ffb8:	ldr	r0, [sp, #40]	; 0x28
   7ffbc:	ldr	r2, [sp, #100]	; 0x64
   7ffc0:	ldr	r1, [sp, #36]	; 0x24
   7ffc4:	str	r2, [sp]
   7ffc8:	mov	r2, sl
   7ffcc:	str	r0, [sp, #4]
   7ffd0:	mov	r0, r6
   7ffd4:	bl	2e5f0 <fputs@plt+0x1d500>
   7ffd8:	b	7feb0 <fputs@plt+0x6edc0>
   7ffdc:	mov	r2, sl
   7ffe0:	mov	r1, r5
   7ffe4:	ldr	r3, [sp, #96]	; 0x60
   7ffe8:	mov	r0, r7
   7ffec:	ldr	ip, [sp, #120]	; 0x78
   7fff0:	stm	sp, {r4, ip}
   7fff4:	bl	6537c <fputs@plt+0x5428c>
   7fff8:	ldr	r8, [sp, #52]	; 0x34
   7fffc:	mov	r2, sl
   80000:	mov	r1, #95	; 0x5f
   80004:	mov	r0, r6
   80008:	str	r4, [sp]
   8000c:	mov	r3, r8
   80010:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80014:	cmp	r8, #0
   80018:	bne	800a4 <fputs@plt+0x6efb4>
   8001c:	ldr	r3, [sp, #44]	; 0x2c
   80020:	cmp	r3, #0
   80024:	beq	80078 <fputs@plt+0x6ef88>
   80028:	ldr	r3, [r6]
   8002c:	ldrb	r3, [r3, #69]	; 0x45
   80030:	cmp	r3, #0
   80034:	beq	800bc <fputs@plt+0x6efcc>
   80038:	ldr	r3, [sp, #120]	; 0x78
   8003c:	cmp	r3, #0
   80040:	bge	80084 <fputs@plt+0x6ef94>
   80044:	ldr	r3, [sp, #44]	; 0x2c
   80048:	cmp	r3, #2
   8004c:	beq	80058 <fputs@plt+0x6ef68>
   80050:	mov	r3, #0
   80054:	str	r3, [sp, #44]	; 0x2c
   80058:	ldr	r3, [r6]
   8005c:	ldrb	r3, [r3, #69]	; 0x45
   80060:	cmp	r3, #0
   80064:	bne	7fedc <fputs@plt+0x6edec>
   80068:	mov	r0, r6
   8006c:	ldr	r1, [sp, #44]	; 0x2c
   80070:	bl	1bc28 <fputs@plt+0xab38>
   80074:	b	7fedc <fputs@plt+0x6edec>
   80078:	ldr	r3, [sp, #120]	; 0x78
   8007c:	cmp	r3, #0
   80080:	blt	80050 <fputs@plt+0x6ef60>
   80084:	mov	r0, #0
   80088:	mov	r1, #95	; 0x5f
   8008c:	ldr	r2, [sp, #120]	; 0x78
   80090:	mov	r3, r0
   80094:	str	r0, [sp]
   80098:	mov	r0, r6
   8009c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   800a0:	b	80044 <fputs@plt+0x6ef54>
   800a4:	mov	r3, r4
   800a8:	mvn	r1, #0
   800ac:	ldr	r2, [r5]
   800b0:	mov	r0, r6
   800b4:	bl	2300c <fputs@plt+0x11f1c>
   800b8:	b	8001c <fputs@plt+0x6ef2c>
   800bc:	mov	r1, #4
   800c0:	mov	r0, r6
   800c4:	bl	1bc28 <fputs@plt+0xab38>
   800c8:	b	80038 <fputs@plt+0x6ef48>
   800cc:	ldr	r3, [r0, #68]	; 0x44
   800d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   800d4:	mov	r4, #0
   800d8:	ldr	r5, [r0]
   800dc:	strd	r6, [sp, #8]
   800e0:	mov	r7, r1
   800e4:	strd	r8, [sp, #16]
   800e8:	mov	r8, #0
   800ec:	mov	r9, #0
   800f0:	strd	sl, [sp, #24]
   800f4:	cmp	r3, r4
   800f8:	mov	sl, r2
   800fc:	str	lr, [sp, #32]
   80100:	sub	sp, sp, #164	; 0xa4
   80104:	str	r4, [sp, #104]	; 0x68
   80108:	str	r4, [sp, #108]	; 0x6c
   8010c:	strd	r8, [sp, #112]	; 0x70
   80110:	bne	80124 <fputs@plt+0x6f034>
   80114:	ldrb	r8, [r5, #69]	; 0x45
   80118:	cmp	r8, r4
   8011c:	movne	r4, r3
   80120:	beq	80164 <fputs@plt+0x6f074>
   80124:	mov	r1, r7
   80128:	mov	r0, r5
   8012c:	bl	2203c <fputs@plt+0x10f4c>
   80130:	mov	r1, sl
   80134:	mov	r0, r5
   80138:	bl	2222c <fputs@plt+0x1113c>
   8013c:	mov	r1, r4
   80140:	mov	r0, r5
   80144:	bl	19bf4 <fputs@plt+0x8b04>
   80148:	add	sp, sp, #164	; 0xa4
   8014c:	ldrd	r4, [sp]
   80150:	ldrd	r6, [sp, #8]
   80154:	ldrd	r8, [sp, #16]
   80158:	ldrd	sl, [sp, #24]
   8015c:	add	sp, sp, #32
   80160:	pop	{pc}		; (ldr pc, [sp], #4)
   80164:	mov	r6, r0
   80168:	bl	7c228 <fputs@plt+0x6b138>
   8016c:	subs	r4, r0, #0
   80170:	beq	80778 <fputs@plt+0x6f688>
   80174:	mov	r3, r8
   80178:	mov	r2, #109	; 0x6d
   8017c:	str	r8, [sp]
   80180:	mov	r1, r4
   80184:	mov	r0, r6
   80188:	bl	1ccac <fputs@plt+0xbbbc>
   8018c:	subs	r3, r0, #0
   80190:	str	r3, [sp, #32]
   80194:	ldr	r3, [r4, #12]
   80198:	str	r3, [sp, #36]	; 0x24
   8019c:	movne	r3, #1
   801a0:	strne	r3, [sp, #40]	; 0x28
   801a4:	beq	80784 <fputs@plt+0x6f694>
   801a8:	mov	r1, r4
   801ac:	mov	r0, r6
   801b0:	bl	59f44 <fputs@plt+0x48e54>
   801b4:	subs	r9, r0, #0
   801b8:	beq	801e0 <fputs@plt+0x6f0f0>
   801bc:	ldr	r1, [sp, #112]	; 0x70
   801c0:	mov	r4, #0
   801c4:	ldr	r2, [sp, #116]	; 0x74
   801c8:	cmp	r2, #0
   801cc:	beq	80124 <fputs@plt+0x6f034>
   801d0:	mov	r3, #0
   801d4:	str	r1, [r2, #496]	; 0x1f0
   801d8:	str	r3, [sp, #116]	; 0x74
   801dc:	b	80124 <fputs@plt+0x6f034>
   801e0:	ldr	r3, [sp, #32]
   801e4:	mov	r1, r4
   801e8:	mov	r0, r6
   801ec:	adds	r2, r3, #0
   801f0:	movne	r2, #1
   801f4:	bl	3ee10 <fputs@plt+0x2dd20>
   801f8:	subs	r8, r0, #0
   801fc:	bne	801bc <fputs@plt+0x6f0cc>
   80200:	ldr	r1, [r4, #64]	; 0x40
   80204:	cmp	r1, #0
   80208:	beq	80d80 <fputs@plt+0x6fc90>
   8020c:	mov	r0, r5
   80210:	bl	1cac4 <fputs@plt+0xb9d4>
   80214:	mov	r9, r0
   80218:	ldr	ip, [r5, #16]
   8021c:	mov	r3, #0
   80220:	mov	r1, #9
   80224:	mov	r0, r6
   80228:	ldr	r2, [r4]
   8022c:	ldr	ip, [ip, r9, lsl #4]
   80230:	str	ip, [sp]
   80234:	bl	3abe0 <fputs@plt+0x29af0>
   80238:	cmp	r0, #1
   8023c:	mov	fp, r0
   80240:	beq	801bc <fputs@plt+0x6f0cc>
   80244:	ldr	r2, [r6, #72]	; 0x48
   80248:	ldr	r3, [r4, #8]
   8024c:	add	r1, r2, #1
   80250:	str	r2, [sp, #48]	; 0x30
   80254:	cmp	r3, #0
   80258:	str	r1, [sp, #52]	; 0x34
   8025c:	str	r1, [r6, #72]	; 0x48
   80260:	str	r2, [r7, #52]	; 0x34
   80264:	beq	80284 <fputs@plt+0x6f194>
   80268:	add	r1, r2, #2
   8026c:	ldr	r3, [r3, #20]
   80270:	add	r2, r1, r8
   80274:	add	r8, r8, #1
   80278:	cmp	r3, #0
   8027c:	bne	8026c <fputs@plt+0x6f17c>
   80280:	str	r2, [r6, #72]	; 0x48
   80284:	ldr	r3, [sp, #36]	; 0x24
   80288:	cmp	r3, #0
   8028c:	beq	802a4 <fputs@plt+0x6f1b4>
   80290:	ldr	r2, [r4]
   80294:	str	r6, [sp, #116]	; 0x74
   80298:	ldr	r3, [r6, #496]	; 0x1f0
   8029c:	str	r2, [r6, #496]	; 0x1f0
   802a0:	str	r3, [sp, #112]	; 0x70
   802a4:	ldr	r3, [r6, #8]
   802a8:	cmp	r3, #0
   802ac:	str	r3, [sp, #44]	; 0x2c
   802b0:	beq	807a8 <fputs@plt+0x6f6b8>
   802b4:	ldrb	r3, [r6, #18]
   802b8:	cmp	r3, #0
   802bc:	bne	802d0 <fputs@plt+0x6f1e0>
   802c0:	ldr	r2, [sp, #44]	; 0x2c
   802c4:	ldrb	r3, [r2, #89]	; 0x59
   802c8:	orr	r3, r3, #4
   802cc:	strb	r3, [r2, #89]	; 0x59
   802d0:	mov	r2, r9
   802d4:	mov	r1, #1
   802d8:	mov	r0, r6
   802dc:	bl	5dbbc <fputs@plt+0x4cacc>
   802e0:	ldr	r3, [sp, #36]	; 0x24
   802e4:	cmp	r3, #0
   802e8:	beq	80314 <fputs@plt+0x6f224>
   802ec:	ldr	ip, [sp, #48]	; 0x30
   802f0:	mov	r3, sl
   802f4:	mov	r1, r4
   802f8:	mov	r0, r6
   802fc:	ldr	r2, [r4, #64]	; 0x40
   80300:	str	ip, [sp]
   80304:	bl	6dd4c <fputs@plt+0x5cc5c>
   80308:	ldr	ip, [sp, #48]	; 0x30
   8030c:	str	ip, [sp, #104]	; 0x68
   80310:	str	ip, [sp, #108]	; 0x6c
   80314:	mov	r3, #0
   80318:	mov	r2, #0
   8031c:	strd	r6, [sp, #128]	; 0x80
   80320:	mov	r1, sl
   80324:	add	r0, sp, #128	; 0x80
   80328:	strd	r2, [sp, #136]	; 0x88
   8032c:	strd	r2, [sp, #144]	; 0x90
   80330:	strd	r2, [sp, #152]	; 0x98
   80334:	bl	3c5a4 <fputs@plt+0x2b4b4>
   80338:	subs	r3, r0, #0
   8033c:	str	r3, [sp, #64]	; 0x40
   80340:	bne	801bc <fputs@plt+0x6f0cc>
   80344:	ldr	r3, [r5, #24]
   80348:	tst	r3, #128	; 0x80
   8034c:	mvneq	r3, #0
   80350:	streq	r3, [sp, #84]	; 0x54
   80354:	bne	807d4 <fputs@plt+0x6f6e4>
   80358:	orrs	r3, sl, fp
   8035c:	ldrb	r3, [r4, #42]	; 0x2a
   80360:	ldr	r2, [sp, #40]	; 0x28
   80364:	bne	807c0 <fputs@plt+0x6f6d0>
   80368:	cmp	r2, #0
   8036c:	bne	80a1c <fputs@plt+0x6f92c>
   80370:	tst	r3, #16
   80374:	movwne	r2, #8204	; 0x200c
   80378:	strne	r2, [sp, #60]	; 0x3c
   8037c:	beq	80c8c <fputs@plt+0x6fb9c>
   80380:	ands	r3, r3, #32
   80384:	beq	80800 <fputs@plt+0x6f710>
   80388:	ldr	fp, [r4, #8]
   8038c:	cmp	fp, #0
   80390:	bne	803a4 <fputs@plt+0x6f2b4>
   80394:	b	80da8 <fputs@plt+0x6fcb8>
   80398:	ldr	fp, [fp, #20]
   8039c:	cmp	fp, #0
   803a0:	beq	80da8 <fputs@plt+0x6fcb8>
   803a4:	ldrb	r3, [fp, #55]	; 0x37
   803a8:	and	r3, r3, #3
   803ac:	cmp	r3, #2
   803b0:	bne	80398 <fputs@plt+0x6f2a8>
   803b4:	mov	r3, #0
   803b8:	ldrsh	lr, [fp, #50]	; 0x32
   803bc:	mov	r1, #57	; 0x39
   803c0:	ldr	r2, [r6, #72]	; 0x48
   803c4:	str	r3, [sp]
   803c8:	ldr	ip, [r6, #76]	; 0x4c
   803cc:	str	lr, [sp, #56]	; 0x38
   803d0:	ldr	r0, [sp, #44]	; 0x2c
   803d4:	add	r9, r2, #1
   803d8:	str	r3, [sp, #100]	; 0x64
   803dc:	mov	r3, lr
   803e0:	str	r2, [sp, #80]	; 0x50
   803e4:	add	lr, ip, lr
   803e8:	add	ip, ip, #1
   803ec:	str	r9, [r6, #72]	; 0x48
   803f0:	str	lr, [r6, #76]	; 0x4c
   803f4:	str	ip, [sp, #76]	; 0x4c
   803f8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   803fc:	mov	r1, fp
   80400:	str	r0, [sp, #96]	; 0x60
   80404:	mov	r0, r6
   80408:	bl	3f930 <fputs@plt+0x2e840>
   8040c:	ldr	r0, [sp, #52]	; 0x34
   80410:	mov	r9, #0
   80414:	mov	r2, sl
   80418:	mov	r1, r7
   8041c:	ldr	r3, [sp, #60]	; 0x3c
   80420:	str	r9, [sp]
   80424:	str	r3, [sp, #4]
   80428:	mov	r3, r9
   8042c:	str	r0, [sp, #8]
   80430:	mov	r0, r6
   80434:	bl	6786c <fputs@plt+0x5677c>
   80438:	subs	r3, r0, #0
   8043c:	str	r3, [sp, #60]	; 0x3c
   80440:	beq	801bc <fputs@plt+0x6f0cc>
   80444:	ldr	r0, [sp, #60]	; 0x3c
   80448:	ldr	r1, [r5, #24]
   8044c:	mov	r3, r0
   80450:	ldr	r2, [r3, #60]!	; 0x3c
   80454:	tst	r1, #128	; 0x80
   80458:	ldrb	r1, [r0, #40]	; 0x28
   8045c:	ldr	r3, [r3, #4]
   80460:	str	r1, [sp, #52]	; 0x34
   80464:	strd	r2, [sp, #120]	; 0x78
   80468:	bne	80ac8 <fputs@plt+0x6f9d8>
   8046c:	cmp	fp, #0
   80470:	beq	80ba8 <fputs@plt+0x6fab8>
   80474:	ldr	r3, [sp, #56]	; 0x38
   80478:	cmp	r3, #0
   8047c:	ble	804e0 <fputs@plt+0x6f3f0>
   80480:	ldr	r2, [sp, #76]	; 0x4c
   80484:	lsl	r3, r3, #1
   80488:	mov	r9, #0
   8048c:	str	r5, [sp, #68]	; 0x44
   80490:	strd	r6, [sp, #88]	; 0x58
   80494:	ldr	r7, [sp, #44]	; 0x2c
   80498:	str	r8, [sp, #72]	; 0x48
   8049c:	mov	r8, r3
   804a0:	ldr	r6, [sp, #48]	; 0x30
   804a4:	mov	r5, r2
   804a8:	mov	r2, r6
   804ac:	mov	r1, r4
   804b0:	ldr	r3, [fp, #4]
   804b4:	mov	r0, r7
   804b8:	ldrsh	r3, [r3, r9]
   804bc:	add	r9, r9, #2
   804c0:	str	r5, [sp]
   804c4:	add	r5, r5, #1
   804c8:	bl	4636c <fputs@plt+0x3527c>
   804cc:	cmp	r9, r8
   804d0:	bne	804a8 <fputs@plt+0x6f3b8>
   804d4:	ldr	r5, [sp, #68]	; 0x44
   804d8:	ldr	r8, [sp, #72]	; 0x48
   804dc:	ldrd	r6, [sp, #88]	; 0x58
   804e0:	ldr	r3, [sp, #52]	; 0x34
   804e4:	cmp	r3, #0
   804e8:	bne	80a30 <fputs@plt+0x6f940>
   804ec:	mov	r1, fp
   804f0:	ldr	r0, [r6]
   804f4:	ldr	r3, [r6, #76]	; 0x4c
   804f8:	add	r9, r3, #1
   804fc:	str	r9, [r6, #76]	; 0x4c
   80500:	str	r9, [sp, #72]	; 0x48
   80504:	bl	25eec <fputs@plt+0x14dfc>
   80508:	mov	r8, r0
   8050c:	mov	r1, #49	; 0x31
   80510:	str	r9, [sp]
   80514:	ldr	r0, [sp, #44]	; 0x2c
   80518:	ldr	r3, [sp, #56]	; 0x38
   8051c:	ldr	r2, [sp, #76]	; 0x4c
   80520:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80524:	mov	r2, r8
   80528:	ldr	r8, [sp, #44]	; 0x2c
   8052c:	mov	r1, r0
   80530:	ldr	r3, [sp, #56]	; 0x38
   80534:	mov	r0, r8
   80538:	bl	2300c <fputs@plt+0x11f1c>
   8053c:	mov	r3, r9
   80540:	ldr	r9, [sp, #52]	; 0x34
   80544:	mov	r0, r8
   80548:	mov	r1, #110	; 0x6e
   8054c:	ldr	r2, [sp, #80]	; 0x50
   80550:	str	r9, [sp]
   80554:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80558:	str	r9, [sp, #56]	; 0x38
   8055c:	mov	r3, #0
   80560:	ldr	r0, [sp, #60]	; 0x3c
   80564:	mov	r8, r3
   80568:	str	r3, [sp, #76]	; 0x4c
   8056c:	bl	2f4f4 <fputs@plt+0x1e404>
   80570:	str	r8, [sp, #68]	; 0x44
   80574:	ldr	r3, [sp, #36]	; 0x24
   80578:	cmp	r3, #0
   8057c:	beq	80ae4 <fputs@plt+0x6f9f4>
   80580:	ldr	r3, [sp, #52]	; 0x34
   80584:	cmp	r3, #0
   80588:	bne	809cc <fputs@plt+0x6f8dc>
   8058c:	cmp	fp, #0
   80590:	beq	80c10 <fputs@plt+0x6fb20>
   80594:	mov	r8, #0
   80598:	mov	r1, #108	; 0x6c
   8059c:	ldr	r0, [sp, #44]	; 0x2c
   805a0:	mov	r3, r8
   805a4:	str	r8, [sp]
   805a8:	ldr	r2, [sp, #80]	; 0x50
   805ac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   805b0:	mov	r9, r0
   805b4:	mov	r1, #101	; 0x65
   805b8:	str	r8, [sp]
   805bc:	ldr	r0, [sp, #44]	; 0x2c
   805c0:	ldr	r3, [sp, #72]	; 0x48
   805c4:	ldr	r2, [sp, #80]	; 0x50
   805c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   805cc:	ldrb	r3, [r4, #42]	; 0x2a
   805d0:	tst	r3, #16
   805d4:	bne	8089c <fputs@plt+0x6f7ac>
   805d8:	ldr	r3, [sp, #104]	; 0x68
   805dc:	ldrb	r0, [r6, #18]
   805e0:	ldr	r2, [sp, #40]	; 0x28
   805e4:	clz	r0, r0
   805e8:	lsr	r0, r0, #5
   805ec:	cmp	r2, #0
   805f0:	mvnne	ip, #0
   805f4:	bne	80604 <fputs@plt+0x6f514>
   805f8:	ldr	ip, [sp, #124]	; 0x7c
   805fc:	cmp	ip, r3
   80600:	mvneq	ip, #0
   80604:	mov	lr, #10
   80608:	str	r0, [sp, #12]
   8060c:	mov	r0, r6
   80610:	ldr	r1, [sp, #72]	; 0x48
   80614:	ldr	r8, [sp, #108]	; 0x6c
   80618:	ldr	r2, [sp, #32]
   8061c:	str	lr, [sp, #16]
   80620:	ldr	lr, [sp, #52]	; 0x34
   80624:	str	r1, [sp, #4]
   80628:	ldr	r1, [sp, #56]	; 0x38
   8062c:	str	r8, [sp]
   80630:	str	ip, [sp, #24]
   80634:	str	r1, [sp, #8]
   80638:	mov	r1, r4
   8063c:	str	lr, [sp, #20]
   80640:	bl	7fd20 <fputs@plt+0x6ec30>
   80644:	ldr	r3, [sp, #52]	; 0x34
   80648:	cmp	r3, #0
   8064c:	bne	80850 <fputs@plt+0x6f760>
   80650:	cmp	fp, #0
   80654:	beq	80c34 <fputs@plt+0x6fb44>
   80658:	ldr	r8, [sp, #44]	; 0x2c
   8065c:	add	r3, r9, #1
   80660:	ldr	r1, [sp, #52]	; 0x34
   80664:	ldr	r2, [sp, #80]	; 0x50
   80668:	mov	r0, r8
   8066c:	str	r1, [sp]
   80670:	mov	r1, #7
   80674:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80678:	ldr	r1, [r8]
   8067c:	cmp	r9, #0
   80680:	mov	ip, r8
   80684:	ldr	r2, [r8, #32]
   80688:	ldr	r0, [r8, #24]
   8068c:	sub	r3, r2, #1
   80690:	movlt	r9, r3
   80694:	str	r3, [r0, #96]	; 0x60
   80698:	ldrb	r3, [r1, #69]	; 0x45
   8069c:	cmp	r3, #0
   806a0:	beq	80b90 <fputs@plt+0x6faa0>
   806a4:	ldr	r3, [pc, #1800]	; 80db4 <fputs@plt+0x6fcc4>
   806a8:	add	r3, pc, r3
   806ac:	add	r3, r3, #4
   806b0:	str	r2, [r3, #8]
   806b4:	ldr	r3, [sp, #36]	; 0x24
   806b8:	cmp	r3, #0
   806bc:	beq	80b34 <fputs@plt+0x6fa44>
   806c0:	ldrb	r3, [r6, #18]
   806c4:	cmp	r3, #0
   806c8:	bne	806d8 <fputs@plt+0x6f5e8>
   806cc:	ldr	r3, [r6, #420]	; 0x1a4
   806d0:	cmp	r3, #0
   806d4:	beq	806e8 <fputs@plt+0x6f5f8>
   806d8:	ldr	r4, [sp, #68]	; 0x44
   806dc:	ldr	r1, [sp, #112]	; 0x70
   806e0:	ldr	r2, [sp, #116]	; 0x74
   806e4:	b	801c8 <fputs@plt+0x6f0d8>
   806e8:	ldr	r3, [r6, #412]	; 0x19c
   806ec:	cmp	r3, #0
   806f0:	beq	80d0c <fputs@plt+0x6fc1c>
   806f4:	mov	r0, r6
   806f8:	bl	3fa7c <fputs@plt+0x2e98c>
   806fc:	ldr	r3, [r5, #24]
   80700:	tst	r3, #128	; 0x80
   80704:	beq	806d8 <fputs@plt+0x6f5e8>
   80708:	ldrb	r3, [r6, #18]
   8070c:	cmp	r3, #0
   80710:	bne	806d8 <fputs@plt+0x6f5e8>
   80714:	ldr	r3, [r6, #420]	; 0x1a4
   80718:	cmp	r3, #0
   8071c:	bne	806d8 <fputs@plt+0x6f5e8>
   80720:	ldr	r4, [sp, #44]	; 0x2c
   80724:	mov	r0, #0
   80728:	mov	r3, #1
   8072c:	mov	r1, #33	; 0x21
   80730:	str	r0, [sp]
   80734:	ldr	r2, [sp, #84]	; 0x54
   80738:	mov	r0, r4
   8073c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80740:	mov	r1, #1
   80744:	mov	r0, r4
   80748:	bl	24b8c <fputs@plt+0x13a9c>
   8074c:	ldr	r3, [r4]
   80750:	ldrb	r2, [r3, #69]	; 0x45
   80754:	cmp	r2, #0
   80758:	bne	806d8 <fputs@plt+0x6f5e8>
   8075c:	ldr	r3, [pc, #1620]	; 80db8 <fputs@plt+0x6fcc8>
   80760:	mov	r1, r2
   80764:	str	r2, [sp]
   80768:	ldr	r0, [sp, #44]	; 0x2c
   8076c:	ldr	r4, [sp, #68]	; 0x44
   80770:	add	r3, pc, r3
   80774:	bl	2d7d0 <fputs@plt+0x1c6e0>
   80778:	ldr	r1, [sp, #112]	; 0x70
   8077c:	ldr	r2, [sp, #116]	; 0x74
   80780:	b	801c8 <fputs@plt+0x6f0d8>
   80784:	mov	r3, r0
   80788:	mov	r2, r0
   8078c:	ldr	r0, [r6]
   80790:	mov	r1, r4
   80794:	bl	1c888 <fputs@plt+0xb798>
   80798:	adds	r3, r0, #0
   8079c:	movne	r3, #1
   807a0:	str	r3, [sp, #40]	; 0x28
   807a4:	b	801a8 <fputs@plt+0x6f0b8>
   807a8:	mov	r0, r6
   807ac:	bl	2e580 <fputs@plt+0x1d490>
   807b0:	subs	r3, r0, #0
   807b4:	str	r3, [sp, #44]	; 0x2c
   807b8:	beq	801bc <fputs@plt+0x6f0cc>
   807bc:	b	802b4 <fputs@plt+0x6f1c4>
   807c0:	cmp	r2, #0
   807c4:	movw	r2, #8204	; 0x200c
   807c8:	movne	r2, #12
   807cc:	str	r2, [sp, #60]	; 0x3c
   807d0:	b	80380 <fputs@plt+0x6f290>
   807d4:	ldr	r3, [r6, #76]	; 0x4c
   807d8:	mov	r1, #22
   807dc:	ldr	r0, [sp, #44]	; 0x2c
   807e0:	ldr	ip, [sp, #64]	; 0x40
   807e4:	add	r3, r3, #1
   807e8:	mov	r2, ip
   807ec:	str	ip, [sp]
   807f0:	str	r3, [r6, #76]	; 0x4c
   807f4:	str	r3, [sp, #84]	; 0x54
   807f8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   807fc:	b	80358 <fputs@plt+0x6f268>
   80800:	ldr	ip, [r6, #76]	; 0x4c
   80804:	mov	r2, r3
   80808:	mov	fp, r3
   8080c:	str	r3, [sp]
   80810:	mov	r1, #25
   80814:	str	r3, [sp, #76]	; 0x4c
   80818:	str	r3, [sp, #80]	; 0x50
   8081c:	str	r3, [sp, #96]	; 0x60
   80820:	add	r3, ip, #1
   80824:	ldr	r0, [sp, #44]	; 0x2c
   80828:	str	r3, [r6, #76]	; 0x4c
   8082c:	str	r3, [sp, #100]	; 0x64
   80830:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80834:	mov	r3, #1
   80838:	str	r3, [sp, #56]	; 0x38
   8083c:	b	8040c <fputs@plt+0x6f31c>
   80840:	cmp	r1, r2
   80844:	strb	r2, [r6, #21]
   80848:	bne	80644 <fputs@plt+0x6f554>
   8084c:	strb	r3, [r6, #20]
   80850:	ldr	ip, [sp, #44]	; 0x2c
   80854:	ldr	r2, [ip, #24]
   80858:	ldr	r3, [ip, #32]
   8085c:	ldr	r1, [r2, #120]	; 0x78
   80860:	cmp	r1, #0
   80864:	beq	80878 <fputs@plt+0x6f788>
   80868:	ldr	r0, [sp, #76]	; 0x4c
   8086c:	mvn	r0, r0
   80870:	str	r3, [r1, r0, lsl #2]
   80874:	ldr	r3, [ip, #32]
   80878:	sub	r3, r3, #1
   8087c:	ldr	r0, [sp, #60]	; 0x3c
   80880:	str	r3, [r2, #96]	; 0x60
   80884:	bl	2f4f4 <fputs@plt+0x1e404>
   80888:	b	806b4 <fputs@plt+0x6f5c4>
   8088c:	ldr	r3, [sp, #52]	; 0x34
   80890:	cmp	r3, #0
   80894:	beq	8058c <fputs@plt+0x6f49c>
   80898:	ldr	r9, [sp, #36]	; 0x24
   8089c:	ldr	r8, [r4, #56]	; 0x38
   808a0:	cmp	r8, #0
   808a4:	bne	808b8 <fputs@plt+0x6f7c8>
   808a8:	b	808c4 <fputs@plt+0x6f7d4>
   808ac:	ldr	r8, [r8, #24]
   808b0:	cmp	r8, #0
   808b4:	beq	808c4 <fputs@plt+0x6f7d4>
   808b8:	ldr	r3, [r8]
   808bc:	cmp	r5, r3
   808c0:	bne	808ac <fputs@plt+0x6f7bc>
   808c4:	mov	r1, r4
   808c8:	mov	r0, r6
   808cc:	bl	47e74 <fputs@plt+0x36d84>
   808d0:	mov	r3, #1
   808d4:	mov	r2, #0
   808d8:	ldr	r0, [sp, #44]	; 0x2c
   808dc:	ldr	r1, [sp, #72]	; 0x48
   808e0:	str	r1, [sp]
   808e4:	mov	r1, #12
   808e8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   808ec:	mov	r2, r8
   808f0:	ldr	r8, [sp, #44]	; 0x2c
   808f4:	mov	r1, r0
   808f8:	mvn	r3, #9
   808fc:	mov	r0, r8
   80900:	bl	2300c <fputs@plt+0x11f1c>
   80904:	ldr	r3, [r8]
   80908:	mov	r0, r8
   8090c:	ldrb	r3, [r3, #69]	; 0x45
   80910:	cmp	r3, #0
   80914:	bne	80920 <fputs@plt+0x6f830>
   80918:	mov	r1, #2
   8091c:	bl	1bc28 <fputs@plt+0xab38>
   80920:	ldr	r3, [r6, #416]	; 0x1a0
   80924:	mov	r2, #1
   80928:	ldr	r1, [sp, #52]	; 0x34
   8092c:	cmp	r3, #0
   80930:	beq	80840 <fputs@plt+0x6f750>
   80934:	cmp	r1, r2
   80938:	strb	r2, [r3, #21]
   8093c:	bne	80644 <fputs@plt+0x6f554>
   80940:	b	80850 <fputs@plt+0x6f760>
   80944:	mov	r0, r6
   80948:	bl	2eb60 <fputs@plt+0x1da70>
   8094c:	ldrb	r3, [r4, #42]	; 0x2a
   80950:	mov	r8, r0
   80954:	tst	r3, #16
   80958:	bne	80990 <fputs@plt+0x6f8a0>
   8095c:	ldr	r3, [sp, #48]	; 0x30
   80960:	add	ip, sp, #108	; 0x6c
   80964:	mov	r2, #55	; 0x37
   80968:	mov	r0, r6
   8096c:	ldr	r1, [sp, #68]	; 0x44
   80970:	str	r3, [sp]
   80974:	mov	r3, #8
   80978:	str	r1, [sp, #4]
   8097c:	add	r1, sp, #104	; 0x68
   80980:	str	ip, [sp, #12]
   80984:	str	r1, [sp, #8]
   80988:	mov	r1, r4
   8098c:	bl	3fb9c <fputs@plt+0x2eaac>
   80990:	ldr	ip, [sp, #44]	; 0x2c
   80994:	cmp	r8, #0
   80998:	ldr	r1, [ip]
   8099c:	ldr	r2, [ip, #32]
   809a0:	ldr	r0, [ip, #24]
   809a4:	sub	r3, r2, #1
   809a8:	movlt	r8, r3
   809ac:	str	r3, [r0, #96]	; 0x60
   809b0:	ldrb	r3, [r1, #69]	; 0x45
   809b4:	cmp	r3, #0
   809b8:	bne	80d34 <fputs@plt+0x6fc44>
   809bc:	ldr	r1, [ip, #4]
   809c0:	mov	r3, #20
   809c4:	mla	r8, r3, r8, r1
   809c8:	str	r2, [r8, #8]
   809cc:	ldrb	r3, [r4, #42]	; 0x2a
   809d0:	ands	r9, r3, #16
   809d4:	bne	80ba0 <fputs@plt+0x6fab0>
   809d8:	ldr	r2, [sp, #48]	; 0x30
   809dc:	ldr	r1, [sp, #68]	; 0x44
   809e0:	ldr	r3, [sp, #104]	; 0x68
   809e4:	sub	r2, r3, r2
   809e8:	ldrb	r2, [r1, r2]
   809ec:	cmp	r2, #0
   809f0:	moveq	r9, r2
   809f4:	beq	805dc <fputs@plt+0x6f4ec>
   809f8:	mov	r2, r3
   809fc:	ldr	r0, [sp, #44]	; 0x2c
   80a00:	ldr	ip, [sp, #56]	; 0x38
   80a04:	ldr	r1, [sp, #72]	; 0x48
   80a08:	ldr	r3, [sp, #76]	; 0x4c
   80a0c:	stm	sp, {r1, ip}
   80a10:	mov	r1, #68	; 0x44
   80a14:	bl	2e5f0 <fputs@plt+0x1d500>
   80a18:	b	805cc <fputs@plt+0x6f4dc>
   80a1c:	mov	r2, #12
   80a20:	str	r2, [sp, #60]	; 0x3c
   80a24:	b	80380 <fputs@plt+0x6f290>
   80a28:	ldr	r3, [sp, #72]	; 0x48
   80a2c:	str	r3, [sp, #76]	; 0x4c
   80a30:	add	r2, r8, #2
   80a34:	mov	r0, r5
   80a38:	asr	r3, r2, #31
   80a3c:	bl	22e00 <fputs@plt+0x11d10>
   80a40:	subs	r3, r0, #0
   80a44:	str	r3, [sp, #68]	; 0x44
   80a48:	beq	80d1c <fputs@plt+0x6fc2c>
   80a4c:	add	r2, r8, #1
   80a50:	mov	r1, #1
   80a54:	bl	10ebc <memset@plt>
   80a58:	ldr	r1, [sp, #68]	; 0x44
   80a5c:	mov	r2, #0
   80a60:	add	r8, r1, r8
   80a64:	strb	r2, [r8, #1]
   80a68:	ldr	r3, [sp, #120]	; 0x78
   80a6c:	cmp	r3, r2
   80a70:	blt	80a80 <fputs@plt+0x6f990>
   80a74:	ldr	r0, [sp, #48]	; 0x30
   80a78:	sub	r3, r3, r0
   80a7c:	strb	r2, [r1, r3]
   80a80:	ldr	r3, [sp, #124]	; 0x7c
   80a84:	cmp	r3, #0
   80a88:	blt	80aa0 <fputs@plt+0x6f9b0>
   80a8c:	ldr	r2, [sp, #48]	; 0x30
   80a90:	ldr	r1, [sp, #68]	; 0x44
   80a94:	sub	r3, r3, r2
   80a98:	mov	r2, #0
   80a9c:	strb	r2, [r1, r3]
   80aa0:	ldr	r3, [sp, #96]	; 0x60
   80aa4:	cmp	r3, #0
   80aa8:	bne	80cf8 <fputs@plt+0x6fc08>
   80aac:	ldr	r3, [sp, #44]	; 0x2c
   80ab0:	ldr	r0, [r3, #24]
   80ab4:	ldr	r3, [sp, #76]	; 0x4c
   80ab8:	str	r3, [sp, #72]	; 0x48
   80abc:	bl	2e338 <fputs@plt+0x1d248>
   80ac0:	str	r0, [sp, #76]	; 0x4c
   80ac4:	b	80574 <fputs@plt+0x6f484>
   80ac8:	mov	r3, #1
   80acc:	mov	r1, #37	; 0x25
   80ad0:	str	r9, [sp]
   80ad4:	ldr	r0, [sp, #44]	; 0x2c
   80ad8:	ldr	r2, [sp, #84]	; 0x54
   80adc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80ae0:	b	8046c <fputs@plt+0x6f37c>
   80ae4:	ldr	r3, [sp, #52]	; 0x34
   80ae8:	cmp	r3, #2
   80aec:	beq	80944 <fputs@plt+0x6f854>
   80af0:	ldrb	r3, [r4, #42]	; 0x2a
   80af4:	tst	r3, #16
   80af8:	bne	8088c <fputs@plt+0x6f79c>
   80afc:	ldr	r3, [sp, #48]	; 0x30
   80b00:	add	ip, sp, #108	; 0x6c
   80b04:	mov	r2, #55	; 0x37
   80b08:	mov	r0, r6
   80b0c:	ldr	r1, [sp, #68]	; 0x44
   80b10:	str	r3, [sp]
   80b14:	mov	r3, #8
   80b18:	str	r1, [sp, #4]
   80b1c:	add	r1, sp, #104	; 0x68
   80b20:	str	ip, [sp, #12]
   80b24:	str	r1, [sp, #8]
   80b28:	mov	r1, r4
   80b2c:	bl	3fb9c <fputs@plt+0x2eaac>
   80b30:	b	80580 <fputs@plt+0x6f490>
   80b34:	ldrb	r3, [r4, #42]	; 0x2a
   80b38:	tst	r3, #16
   80b3c:	bne	806c0 <fputs@plt+0x6f5d0>
   80b40:	cmp	fp, #0
   80b44:	beq	80d8c <fputs@plt+0x6fc9c>
   80b48:	ldr	r4, [r4, #8]
   80b4c:	cmp	r4, #0
   80b50:	beq	806c0 <fputs@plt+0x6f5d0>
   80b54:	ldr	fp, [sp, #44]	; 0x2c
   80b58:	mov	r8, #0
   80b5c:	ldr	r9, [sp, #64]	; 0x40
   80b60:	mov	r3, #0
   80b64:	mov	r1, #61	; 0x3d
   80b68:	str	r8, [sp]
   80b6c:	ldr	r2, [sp, #108]	; 0x6c
   80b70:	mov	r0, fp
   80b74:	add	r2, r9, r2
   80b78:	add	r9, r9, #1
   80b7c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80b80:	ldr	r4, [r4, #20]
   80b84:	cmp	r4, #0
   80b88:	bne	80b60 <fputs@plt+0x6fa70>
   80b8c:	b	806c0 <fputs@plt+0x6f5d0>
   80b90:	ldr	r3, [ip, #4]
   80b94:	add	r9, r9, r9, lsl #2
   80b98:	add	r3, r3, r9, lsl #2
   80b9c:	b	806b0 <fputs@plt+0x6f5c0>
   80ba0:	mov	r9, #0
   80ba4:	b	8089c <fputs@plt+0x6f7ac>
   80ba8:	ldr	ip, [r6, #76]	; 0x4c
   80bac:	mvn	r2, #0
   80bb0:	mov	r1, r4
   80bb4:	mov	r0, r6
   80bb8:	str	fp, [sp, #4]
   80bbc:	ldr	r3, [sp, #48]	; 0x30
   80bc0:	add	ip, ip, #1
   80bc4:	str	ip, [sp]
   80bc8:	bl	46500 <fputs@plt+0x35410>
   80bcc:	ldr	r3, [r6, #76]	; 0x4c
   80bd0:	str	r0, [sp, #72]	; 0x48
   80bd4:	cmp	r3, r0
   80bd8:	ldr	r3, [sp, #52]	; 0x34
   80bdc:	strlt	r0, [r6, #76]	; 0x4c
   80be0:	cmp	r3, #0
   80be4:	bne	80a28 <fputs@plt+0x6f938>
   80be8:	ldr	r0, [sp, #44]	; 0x2c
   80bec:	ldr	r1, [sp, #52]	; 0x34
   80bf0:	ldr	r3, [sp, #72]	; 0x48
   80bf4:	ldr	r2, [sp, #100]	; 0x64
   80bf8:	str	r1, [sp]
   80bfc:	mov	r1, #129	; 0x81
   80c00:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80c04:	mov	r3, #1
   80c08:	str	r3, [sp, #56]	; 0x38
   80c0c:	b	8055c <fputs@plt+0x6f46c>
   80c10:	mov	r3, fp
   80c14:	ldr	r0, [sp, #44]	; 0x2c
   80c18:	ldr	r1, [sp, #72]	; 0x48
   80c1c:	ldr	r2, [sp, #100]	; 0x64
   80c20:	str	r1, [sp]
   80c24:	mov	r1, #130	; 0x82
   80c28:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80c2c:	mov	r9, r0
   80c30:	b	805cc <fputs@plt+0x6f4dc>
   80c34:	ldr	r8, [sp, #44]	; 0x2c
   80c38:	mov	r3, r9
   80c3c:	mov	r2, fp
   80c40:	mov	r1, #13
   80c44:	str	fp, [sp]
   80c48:	mov	r0, r8
   80c4c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80c50:	ldr	r1, [r8]
   80c54:	cmp	r9, #0
   80c58:	mov	ip, r8
   80c5c:	ldr	r2, [r8, #32]
   80c60:	ldr	r0, [r8, #24]
   80c64:	sub	r3, r2, #1
   80c68:	movlt	r9, r3
   80c6c:	str	r3, [r0, #96]	; 0x60
   80c70:	ldrb	r3, [r1, #69]	; 0x45
   80c74:	cmp	r3, #0
   80c78:	beq	80b90 <fputs@plt+0x6faa0>
   80c7c:	ldr	r3, [pc, #312]	; 80dbc <fputs@plt+0x6fccc>
   80c80:	add	r3, pc, r3
   80c84:	add	r3, r3, #4
   80c88:	b	806b0 <fputs@plt+0x6f5c0>
   80c8c:	ldr	ip, [r4]
   80c90:	mov	r3, #1
   80c94:	mov	r1, r9
   80c98:	mov	r0, r6
   80c9c:	ldr	r2, [r4, #28]
   80ca0:	str	ip, [sp]
   80ca4:	bl	2e210 <fputs@plt+0x1d120>
   80ca8:	ldrb	r3, [r4, #42]	; 0x2a
   80cac:	tst	r3, #32
   80cb0:	beq	80d44 <fputs@plt+0x6fc54>
   80cb4:	ldr	r4, [r4, #8]
   80cb8:	cmp	r4, #0
   80cbc:	beq	80cec <fputs@plt+0x6fbfc>
   80cc0:	ldr	fp, [sp, #44]	; 0x2c
   80cc4:	mov	r8, #0
   80cc8:	mov	r3, r9
   80ccc:	mov	r1, #119	; 0x77
   80cd0:	mov	r0, fp
   80cd4:	ldr	r2, [r4, #44]	; 0x2c
   80cd8:	str	r8, [sp]
   80cdc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80ce0:	ldr	r4, [r4, #20]
   80ce4:	cmp	r4, #0
   80ce8:	bne	80cc8 <fputs@plt+0x6fbd8>
   80cec:	mov	r3, #0
   80cf0:	str	r3, [sp, #68]	; 0x44
   80cf4:	b	806c0 <fputs@plt+0x6f5d0>
   80cf8:	ldr	r1, [sp, #44]	; 0x2c
   80cfc:	mov	r2, r3
   80d00:	ldr	r0, [r1], #4
   80d04:	bl	20ea4 <fputs@plt+0xfdb4>
   80d08:	b	80aac <fputs@plt+0x6f9bc>
   80d0c:	ldr	r3, [r5, #24]
   80d10:	tst	r3, #128	; 0x80
   80d14:	beq	806d8 <fputs@plt+0x6f5e8>
   80d18:	b	80720 <fputs@plt+0x6f630>
   80d1c:	ldr	r0, [sp, #60]	; 0x3c
   80d20:	mov	r4, r3
   80d24:	bl	2f4f4 <fputs@plt+0x1e404>
   80d28:	ldr	r1, [sp, #112]	; 0x70
   80d2c:	ldr	r2, [sp, #116]	; 0x74
   80d30:	b	801c8 <fputs@plt+0x6f0d8>
   80d34:	ldr	r8, [pc, #132]	; 80dc0 <fputs@plt+0x6fcd0>
   80d38:	add	r8, pc, r8
   80d3c:	add	r8, r8, #4
   80d40:	b	809c8 <fputs@plt+0x6f8d8>
   80d44:	ldr	fp, [sp, #44]	; 0x2c
   80d48:	mov	r3, r9
   80d4c:	mov	r1, #119	; 0x77
   80d50:	ldr	r2, [sp, #84]	; 0x54
   80d54:	ldr	r8, [r4]
   80d58:	mov	r0, fp
   80d5c:	str	r2, [sp]
   80d60:	ldr	r2, [r4, #28]
   80d64:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80d68:	mov	r1, r0
   80d6c:	mvn	r3, #1
   80d70:	mov	r2, r8
   80d74:	mov	r0, fp
   80d78:	bl	2300c <fputs@plt+0x11f1c>
   80d7c:	b	80cb4 <fputs@plt+0x6fbc4>
   80d80:	movw	r9, #48576	; 0xbdc0
   80d84:	movt	r9, #65520	; 0xfff0
   80d88:	b	80218 <fputs@plt+0x6f128>
   80d8c:	mov	r3, fp
   80d90:	mov	r1, #61	; 0x3d
   80d94:	str	fp, [sp]
   80d98:	ldr	r0, [sp, #44]	; 0x2c
   80d9c:	ldr	r2, [sp, #104]	; 0x68
   80da0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80da4:	b	80b48 <fputs@plt+0x6fa58>
   80da8:	mov	r3, #0
   80dac:	ldrh	r3, [r3, #50]	; 0x32
   80db0:	udf	#0
   80db4:	andeq	r3, r3, r0, lsr #3
   80db8:	andeq	sl, r1, ip, lsl #19
   80dbc:	andeq	r2, r3, r8, asr #23
   80dc0:	andeq	r2, r3, r0, lsl fp
   80dc4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   80dc8:	strd	r6, [sp, #8]
   80dcc:	mov	r7, r1
   80dd0:	strd	r8, [sp, #16]
   80dd4:	strd	sl, [sp, #24]
   80dd8:	mov	sl, r0
   80ddc:	str	lr, [sp, #32]
   80de0:	sub	sp, sp, #156	; 0x9c
   80de4:	ldr	fp, [r0, #8]
   80de8:	str	r2, [sp, #48]	; 0x30
   80dec:	str	r3, [sp, #100]	; 0x64
   80df0:	ldrb	r3, [sp, #204]	; 0xcc
   80df4:	ldr	r8, [sp, #220]	; 0xdc
   80df8:	str	r3, [sp, #56]	; 0x38
   80dfc:	ldr	r3, [sp, #200]	; 0xc8
   80e00:	adds	r3, r3, #0
   80e04:	movne	r3, #1
   80e08:	cmp	fp, #0
   80e0c:	str	r3, [sp, #68]	; 0x44
   80e10:	ldrb	r3, [sp, #208]	; 0xd0
   80e14:	str	r3, [sp, #60]	; 0x3c
   80e18:	ldr	r3, [r0]
   80e1c:	str	r3, [sp, #80]	; 0x50
   80e20:	beq	81cfc <fputs@plt+0x70c0c>
   80e24:	ldrb	r3, [r7, #42]	; 0x2a
   80e28:	ldrsh	r2, [r7, #34]	; 0x22
   80e2c:	ands	r3, r3, #32
   80e30:	mov	r1, r2
   80e34:	beq	80e80 <fputs@plt+0x6fd90>
   80e38:	ldr	r9, [r7, #8]
   80e3c:	cmp	r9, #0
   80e40:	bne	80e5c <fputs@plt+0x6fd6c>
   80e44:	mov	r3, #0
   80e48:	ldrh	r3, [r3, #50]	; 0x32
   80e4c:	udf	#0
   80e50:	ldr	r9, [r9, #20]
   80e54:	cmp	r9, #0
   80e58:	beq	80e44 <fputs@plt+0x6fd54>
   80e5c:	ldrb	r3, [r9, #55]	; 0x37
   80e60:	and	r3, r3, #3
   80e64:	cmp	r3, #2
   80e68:	bne	80e50 <fputs@plt+0x6fd60>
   80e6c:	ldrh	r3, [r9, #50]	; 0x32
   80e70:	str	r3, [sp, #76]	; 0x4c
   80e74:	mov	r3, #0
   80e78:	str	r3, [sp, #52]	; 0x34
   80e7c:	b	80e90 <fputs@plt+0x6fda0>
   80e80:	mov	r2, #1
   80e84:	mov	r9, r3
   80e88:	str	r2, [sp, #52]	; 0x34
   80e8c:	str	r2, [sp, #76]	; 0x4c
   80e90:	cmp	r1, #0
   80e94:	ble	80fd8 <fputs@plt+0x6fee8>
   80e98:	ldr	r3, [pc, #3936]	; 81e00 <fputs@plt+0x70d10>
   80e9c:	mov	r4, #0
   80ea0:	str	sl, [sp, #36]	; 0x24
   80ea4:	mov	sl, r1
   80ea8:	ldr	r2, [pc, #3924]	; 81e04 <fputs@plt+0x70d14>
   80eac:	str	r9, [sp, #44]	; 0x2c
   80eb0:	add	r3, pc, r3
   80eb4:	add	r3, r3, #4
   80eb8:	add	r2, pc, r2
   80ebc:	str	r2, [sp, #40]	; 0x28
   80ec0:	str	r3, [sp, #64]	; 0x40
   80ec4:	ldrsh	r3, [r7, #32]
   80ec8:	cmp	r3, r4
   80ecc:	beq	80fc4 <fputs@plt+0x6fed4>
   80ed0:	cmp	r8, #0
   80ed4:	beq	80ee4 <fputs@plt+0x6fdf4>
   80ed8:	ldr	r3, [r8, r4, lsl #2]
   80edc:	cmp	r3, #0
   80ee0:	blt	80fc4 <fputs@plt+0x6fed4>
   80ee4:	ldr	r3, [r7, #4]
   80ee8:	lsl	r9, r4, #4
   80eec:	add	r2, r3, r9
   80ef0:	ldrb	r5, [r2, #12]
   80ef4:	cmp	r5, #0
   80ef8:	beq	80fc4 <fputs@plt+0x6fed4>
   80efc:	ldr	r1, [sp, #60]	; 0x3c
   80f00:	ldr	r0, [sp, #196]	; 0xc4
   80f04:	cmp	r1, #10
   80f08:	movne	r5, r1
   80f0c:	add	r6, r0, #1
   80f10:	add	r6, r6, r4
   80f14:	beq	80f40 <fputs@plt+0x6fe50>
   80f18:	cmp	r5, #5
   80f1c:	beq	815cc <fputs@plt+0x704dc>
   80f20:	sub	r2, r5, #1
   80f24:	cmp	r2, #3
   80f28:	addls	pc, pc, r2, lsl #2
   80f2c:	b	815d8 <fputs@plt+0x704e8>
   80f30:	b	80f64 <fputs@plt+0x6fe74>
   80f34:	b	80f48 <fputs@plt+0x6fe58>
   80f38:	b	80f64 <fputs@plt+0x6fe74>
   80f3c:	b	81160 <fputs@plt+0x70070>
   80f40:	cmp	r5, #10
   80f44:	bne	80f18 <fputs@plt+0x6fe28>
   80f48:	ldr	r0, [sp, #36]	; 0x24
   80f4c:	mov	r1, #1
   80f50:	mov	r5, #2
   80f54:	ldr	r2, [r0, #416]	; 0x1a0
   80f58:	cmp	r2, #0
   80f5c:	moveq	r2, r0
   80f60:	strb	r1, [r2, #21]
   80f64:	ldr	r3, [r3, r9]
   80f68:	ldr	r2, [r7]
   80f6c:	ldr	r1, [sp, #40]	; 0x28
   80f70:	ldr	r0, [sp, #80]	; 0x50
   80f74:	bl	44c0c <fputs@plt+0x33b1c>
   80f78:	mov	r9, r0
   80f7c:	mov	r3, r5
   80f80:	str	r6, [sp]
   80f84:	movw	r2, #1299	; 0x513
   80f88:	mov	r1, #20
   80f8c:	mov	r0, fp
   80f90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   80f94:	mov	r1, r0
   80f98:	mvn	r3, #0
   80f9c:	mov	r2, r9
   80fa0:	mov	r0, fp
   80fa4:	bl	2300c <fputs@plt+0x11f1c>
   80fa8:	ldr	r3, [fp]
   80fac:	ldrb	r3, [r3, #69]	; 0x45
   80fb0:	cmp	r3, #0
   80fb4:	bne	80fc4 <fputs@plt+0x6fed4>
   80fb8:	mov	r1, #1
   80fbc:	mov	r0, fp
   80fc0:	bl	1bc28 <fputs@plt+0xab38>
   80fc4:	add	r4, r4, #1
   80fc8:	cmp	sl, r4
   80fcc:	bne	80ec4 <fputs@plt+0x6fdd4>
   80fd0:	ldr	sl, [sp, #36]	; 0x24
   80fd4:	ldr	r9, [sp, #44]	; 0x2c
   80fd8:	ldr	r5, [r7, #24]
   80fdc:	cmp	r5, #0
   80fe0:	beq	8118c <fputs@plt+0x7009c>
   80fe4:	ldr	r3, [sp, #80]	; 0x50
   80fe8:	ldr	r4, [r3, #24]
   80fec:	ands	r4, r4, #8192	; 0x2000
   80ff0:	bne	8118c <fputs@plt+0x7009c>
   80ff4:	ldr	r1, [sp, #60]	; 0x3c
   80ff8:	ldr	r2, [sp, #196]	; 0xc4
   80ffc:	ldr	r3, [r5]
   81000:	cmp	r1, #10
   81004:	movne	r6, r1
   81008:	moveq	r6, #2
   8100c:	add	r2, r2, #1
   81010:	cmp	r3, #0
   81014:	str	r2, [sl, #100]	; 0x64
   81018:	ble	8118c <fputs@plt+0x7009c>
   8101c:	ldr	r3, [pc, #3556]	; 81e08 <fputs@plt+0x70d18>
   81020:	str	sl, [sp, #40]	; 0x28
   81024:	str	r7, [sp, #64]	; 0x40
   81028:	str	r9, [sp, #72]	; 0x48
   8102c:	add	r3, pc, r3
   81030:	str	r3, [sp, #44]	; 0x2c
   81034:	add	r3, sp, #124	; 0x7c
   81038:	mov	r9, r3
   8103c:	b	81108 <fputs@plt+0x70018>
   81040:	mov	r1, sl
   81044:	mov	r0, r9
   81048:	bl	213ec <fputs@plt+0x102fc>
   8104c:	ldr	r3, [sp, #56]	; 0x38
   81050:	ldrb	r2, [sp, #144]	; 0x90
   81054:	cmp	r3, #0
   81058:	bne	81060 <fputs@plt+0x6ff70>
   8105c:	and	r2, r2, #253	; 0xfd
   81060:	cmp	r2, #0
   81064:	beq	810f8 <fputs@plt+0x70008>
   81068:	ldr	r0, [fp, #24]
   8106c:	bl	2e338 <fputs@plt+0x1d248>
   81070:	mov	r2, r0
   81074:	mov	r7, r0
   81078:	ldr	r0, [sp, #40]	; 0x28
   8107c:	mov	r1, sl
   81080:	mov	r3, #16
   81084:	bl	649b8 <fputs@plt+0x538c8>
   81088:	cmp	r6, #4
   8108c:	beq	81954 <fputs@plt+0x70864>
   81090:	ldr	r3, [r5, #4]
   81094:	mov	r1, #3
   81098:	mov	r0, #0
   8109c:	ldr	r2, [sp, #36]	; 0x24
   810a0:	add	sl, r3, r2
   810a4:	ldr	r3, [sl, #4]
   810a8:	cmp	r3, #0
   810ac:	ldreq	r3, [sp, #64]	; 0x40
   810b0:	ldreq	r3, [r3]
   810b4:	cmp	r6, #5
   810b8:	moveq	r6, #2
   810bc:	strd	r0, [sp]
   810c0:	movw	r1, #275	; 0x113
   810c4:	mov	r2, r6
   810c8:	ldr	r0, [sp, #40]	; 0x28
   810cc:	bl	2e698 <fputs@plt+0x1d5a8>
   810d0:	ldr	r2, [fp, #24]
   810d4:	ldr	r3, [fp, #32]
   810d8:	ldr	r1, [r2, #120]	; 0x78
   810dc:	cmp	r1, #0
   810e0:	beq	810f0 <fputs@plt+0x70000>
   810e4:	mvn	r7, r7
   810e8:	str	r3, [r1, r7, lsl #2]
   810ec:	ldr	r3, [fp, #32]
   810f0:	sub	r3, r3, #1
   810f4:	str	r3, [r2, #96]	; 0x60
   810f8:	ldr	r3, [r5]
   810fc:	add	r4, r4, #1
   81100:	cmp	r3, r4
   81104:	ble	81180 <fputs@plt+0x70090>
   81108:	add	r3, r4, r4, lsl #2
   8110c:	ldr	r2, [r5, #4]
   81110:	cmp	r8, #0
   81114:	lsl	r1, r3, #2
   81118:	str	r1, [sp, #36]	; 0x24
   8111c:	ldr	sl, [r2, r3, lsl #2]
   81120:	beq	81068 <fputs@plt+0x6ff78>
   81124:	mov	r2, #0
   81128:	mov	r3, #0
   8112c:	str	r8, [sp, #148]	; 0x94
   81130:	ldr	r1, [sp, #44]	; 0x2c
   81134:	cmp	sl, #0
   81138:	strd	r2, [r9]
   8113c:	strd	r2, [r9, #8]
   81140:	strd	r2, [r9, #16]
   81144:	str	r1, [sp, #128]	; 0x80
   81148:	bne	81040 <fputs@plt+0x6ff50>
   8114c:	ldr	r3, [sp, #56]	; 0x38
   81150:	cmp	r3, #0
   81154:	bne	810f8 <fputs@plt+0x70008>
   81158:	ldr	r2, [sp, #56]	; 0x38
   8115c:	b	8105c <fputs@plt+0x6ff6c>
   81160:	mov	r0, #0
   81164:	mov	r2, r6
   81168:	ldr	r3, [sp, #212]	; 0xd4
   8116c:	mov	r1, #76	; 0x4c
   81170:	str	r0, [sp]
   81174:	mov	r0, fp
   81178:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8117c:	b	80fc4 <fputs@plt+0x6fed4>
   81180:	ldr	sl, [sp, #40]	; 0x28
   81184:	ldr	r7, [sp, #64]	; 0x40
   81188:	ldr	r9, [sp, #72]	; 0x48
   8118c:	ldr	r3, [sp, #52]	; 0x34
   81190:	ldr	r2, [sp, #56]	; 0x38
   81194:	cmp	r2, #0
   81198:	moveq	r3, #0
   8119c:	cmp	r3, #0
   811a0:	bne	819d4 <fputs@plt+0x708e4>
   811a4:	ldr	r8, [r7, #8]
   811a8:	cmp	r8, #0
   811ac:	streq	r8, [sp, #96]	; 0x60
   811b0:	beq	816b4 <fputs@plt+0x705c4>
   811b4:	str	r3, [sp, #92]	; 0x5c
   811b8:	str	r3, [sp, #96]	; 0x60
   811bc:	str	r3, [sp, #104]	; 0x68
   811c0:	ldr	r3, [sp, #48]	; 0x30
   811c4:	mov	r2, #0
   811c8:	str	r2, [sp, #40]	; 0x28
   811cc:	str	r7, [sp, #44]	; 0x2c
   811d0:	ldr	r7, [sp, #196]	; 0xc4
   811d4:	sub	r3, r3, #4
   811d8:	str	r3, [sp, #36]	; 0x24
   811dc:	mvn	r3, #0
   811e0:	str	r3, [sp, #64]	; 0x40
   811e4:	b	81200 <fputs@plt+0x70110>
   811e8:	ldr	r3, [sp, #40]	; 0x28
   811ec:	ldr	r8, [r8, #20]
   811f0:	add	r3, r3, #1
   811f4:	cmp	r8, #0
   811f8:	str	r3, [sp, #40]	; 0x28
   811fc:	beq	8164c <fputs@plt+0x7055c>
   81200:	ldr	r1, [sp, #36]	; 0x24
   81204:	ldr	r3, [r1, #4]!
   81208:	cmp	r3, #0
   8120c:	str	r1, [sp, #36]	; 0x24
   81210:	beq	811e8 <fputs@plt+0x700f8>
   81214:	cmp	r2, #0
   81218:	beq	8156c <fputs@plt+0x7047c>
   8121c:	ldr	r0, [fp, #24]
   81220:	bl	2e338 <fputs@plt+0x1d248>
   81224:	ldr	r3, [r8, #36]	; 0x24
   81228:	mov	r5, r0
   8122c:	str	r0, [sp, #48]	; 0x30
   81230:	cmp	r3, #0
   81234:	beq	81274 <fputs@plt+0x70184>
   81238:	ldr	r3, [sp, #36]	; 0x24
   8123c:	mov	r4, #0
   81240:	mov	r1, #25
   81244:	mov	r2, r4
   81248:	mov	r0, fp
   8124c:	ldr	r3, [r3]
   81250:	str	r4, [sp]
   81254:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81258:	add	r3, r7, #1
   8125c:	mov	r2, r5
   81260:	ldr	r1, [r8, #36]	; 0x24
   81264:	mov	r0, sl
   81268:	str	r3, [sl, #100]	; 0x64
   8126c:	bl	65100 <fputs@plt+0x54010>
   81270:	str	r4, [sl, #100]	; 0x64
   81274:	ldrh	r2, [r8, #52]	; 0x34
   81278:	ldr	r3, [sl, #60]	; 0x3c
   8127c:	cmp	r2, r3
   81280:	bgt	81558 <fputs@plt+0x70468>
   81284:	ldr	r4, [sl, #64]	; 0x40
   81288:	sub	r3, r3, r2
   8128c:	str	r3, [sl, #60]	; 0x3c
   81290:	add	r3, r2, r4
   81294:	str	r3, [sl, #64]	; 0x40
   81298:	cmp	r2, #0
   8129c:	beq	8137c <fputs@plt+0x7028c>
   812a0:	add	r3, r7, #1
   812a4:	mov	r5, #0
   812a8:	mov	r6, r5
   812ac:	str	r3, [sp, #52]	; 0x34
   812b0:	str	r9, [sp, #72]	; 0x48
   812b4:	ldr	r9, [sp, #64]	; 0x40
   812b8:	b	812fc <fputs@plt+0x7020c>
   812bc:	ldr	r0, [sp, #44]	; 0x2c
   812c0:	ldrsh	r0, [r0, #32]
   812c4:	cmp	r0, r1
   812c8:	addne	r2, r7, r1
   812cc:	addne	r2, r2, #1
   812d0:	beq	8131c <fputs@plt+0x7022c>
   812d4:	cmp	r1, #0
   812d8:	mov	r0, fp
   812dc:	str	r6, [sp]
   812e0:	movlt	r1, #32
   812e4:	movge	r1, #31
   812e8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   812ec:	ldrh	r2, [r8, #52]	; 0x34
   812f0:	add	r5, r5, #1
   812f4:	cmp	r2, r5
   812f8:	ble	81374 <fputs@plt+0x70284>
   812fc:	ldr	r0, [r8, #4]
   81300:	lsl	r1, r5, #1
   81304:	add	r3, r4, r5
   81308:	ldrsh	r1, [r0, r1]
   8130c:	cmn	r1, #2
   81310:	beq	8133c <fputs@plt+0x7024c>
   81314:	cmn	r1, #1
   81318:	bne	812bc <fputs@plt+0x701cc>
   8131c:	cmp	r3, r9
   81320:	beq	812f0 <fputs@plt+0x70200>
   81324:	ldr	r0, [r8, #36]	; 0x24
   81328:	mov	r2, r7
   8132c:	cmp	r0, #0
   81330:	moveq	r9, r3
   81334:	mvnne	r9, #0
   81338:	b	812d4 <fputs@plt+0x701e4>
   8133c:	mov	r2, r3
   81340:	ldr	ip, [r8, #40]	; 0x28
   81344:	add	r1, r5, r5, lsl #2
   81348:	mov	r0, sl
   8134c:	add	r5, r5, #1
   81350:	ldr	r3, [sp, #52]	; 0x34
   81354:	str	r3, [sl, #100]	; 0x64
   81358:	ldr	r3, [ip, #4]
   8135c:	ldr	r1, [r3, r1, lsl #2]
   81360:	bl	62874 <fputs@plt+0x51784>
   81364:	ldrh	r2, [r8, #52]	; 0x34
   81368:	str	r6, [sl, #100]	; 0x64
   8136c:	cmp	r2, r5
   81370:	bgt	812fc <fputs@plt+0x7020c>
   81374:	str	r9, [sp, #64]	; 0x40
   81378:	ldr	r9, [sp, #72]	; 0x48
   8137c:	sub	r5, r9, r8
   81380:	mov	r1, #49	; 0x31
   81384:	ldr	r3, [sp, #36]	; 0x24
   81388:	clz	r5, r5
   8138c:	mov	r0, fp
   81390:	lsr	r5, r5, #5
   81394:	ldr	lr, [sp, #48]	; 0x30
   81398:	str	r5, [sp, #84]	; 0x54
   8139c:	ldr	ip, [r3]
   813a0:	mov	r3, r2
   813a4:	mov	r2, r4
   813a8:	mvn	lr, lr
   813ac:	str	ip, [sp]
   813b0:	str	lr, [sp, #72]	; 0x48
   813b4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   813b8:	ldrh	r2, [r8, #52]	; 0x34
   813bc:	mov	r1, r4
   813c0:	mov	r0, sl
   813c4:	bl	20560 <fputs@plt+0xf470>
   813c8:	ldr	r2, [sp, #56]	; 0x38
   813cc:	ldr	r3, [sp, #68]	; 0x44
   813d0:	cmp	r2, #0
   813d4:	movne	r3, #0
   813d8:	tst	r5, r3
   813dc:	bne	8159c <fputs@plt+0x704ac>
   813e0:	ldrb	r5, [r8, #54]	; 0x36
   813e4:	cmp	r5, #0
   813e8:	beq	81580 <fputs@plt+0x70490>
   813ec:	ldr	r3, [sp, #60]	; 0x3c
   813f0:	cmp	r3, #10
   813f4:	beq	816f8 <fputs@plt+0x70608>
   813f8:	ldr	r6, [sp, #68]	; 0x44
   813fc:	mov	r5, r3
   81400:	cmp	r3, #5
   81404:	orreq	r6, r6, #1
   81408:	ldr	r3, [sp, #40]	; 0x28
   8140c:	mov	r1, #67	; 0x43
   81410:	mov	r0, fp
   81414:	ldr	r2, [sp, #192]	; 0xc0
   81418:	ldrh	ip, [r8, #50]	; 0x32
   8141c:	add	r3, r3, r2
   81420:	mov	r2, r3
   81424:	ldr	r3, [sp, #48]	; 0x30
   81428:	stm	sp, {r4, ip}
   8142c:	str	r2, [sp, #88]	; 0x58
   81430:	bl	2e5f0 <fputs@plt+0x1d500>
   81434:	cmp	r9, r8
   81438:	streq	r4, [sp, #52]	; 0x34
   8143c:	beq	81468 <fputs@plt+0x70378>
   81440:	ldr	r3, [sl, #60]	; 0x3c
   81444:	ldr	r2, [sp, #76]	; 0x4c
   81448:	cmp	r2, r3
   8144c:	bgt	816dc <fputs@plt+0x705ec>
   81450:	ldr	r1, [sl, #64]	; 0x40
   81454:	sub	r3, r3, r2
   81458:	str	r3, [sl, #60]	; 0x3c
   8145c:	add	r3, r2, r1
   81460:	str	r1, [sp, #52]	; 0x34
   81464:	str	r3, [sl, #64]	; 0x40
   81468:	cmp	r6, #0
   8146c:	beq	81494 <fputs@plt+0x703a4>
   81470:	ldr	r3, [sp, #44]	; 0x2c
   81474:	ldrb	r3, [r3, #42]	; 0x2a
   81478:	ands	r1, r3, #32
   8147c:	beq	81974 <fputs@plt+0x70884>
   81480:	cmp	r9, r8
   81484:	bne	817a0 <fputs@plt+0x706b0>
   81488:	ldr	r3, [sp, #200]	; 0xc8
   8148c:	cmp	r3, #0
   81490:	bne	81848 <fputs@plt+0x70758>
   81494:	cmp	r5, #0
   81498:	ble	81728 <fputs@plt+0x70638>
   8149c:	cmp	r5, #3
   814a0:	ble	81714 <fputs@plt+0x70624>
   814a4:	cmp	r5, #4
   814a8:	bne	81728 <fputs@plt+0x70638>
   814ac:	mov	r0, #0
   814b0:	mov	r1, #13
   814b4:	ldr	r3, [sp, #212]	; 0xd4
   814b8:	mov	r2, r0
   814bc:	str	r0, [sp]
   814c0:	mov	r0, fp
   814c4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   814c8:	ldr	r2, [fp, #24]
   814cc:	ldr	r3, [fp, #32]
   814d0:	ldr	r1, [r2, #120]	; 0x78
   814d4:	cmp	r1, #0
   814d8:	beq	814e8 <fputs@plt+0x703f8>
   814dc:	ldr	r0, [sp, #72]	; 0x48
   814e0:	str	r3, [r1, r0, lsl #2]
   814e4:	ldr	r3, [fp, #32]
   814e8:	sub	r3, r3, #1
   814ec:	mov	r1, r4
   814f0:	ldrh	r5, [r8, #52]	; 0x34
   814f4:	mov	r0, sl
   814f8:	str	r3, [r2, #96]	; 0x60
   814fc:	mov	r2, r5
   81500:	bl	20560 <fputs@plt+0xf470>
   81504:	ldr	r3, [sl, #60]	; 0x3c
   81508:	cmp	r5, r3
   8150c:	ldr	r3, [sp, #52]	; 0x34
   81510:	strgt	r5, [sl, #60]	; 0x3c
   81514:	strgt	r4, [sl, #64]	; 0x40
   81518:	cmp	r3, r4
   8151c:	beq	81550 <fputs@plt+0x70460>
   81520:	ldr	r5, [sp, #76]	; 0x4c
   81524:	mov	r1, r3
   81528:	mov	r4, r3
   8152c:	mov	r2, r5
   81530:	bl	20560 <fputs@plt+0xf470>
   81534:	ldr	r3, [sl, #60]	; 0x3c
   81538:	cmp	r5, r3
   8153c:	ble	81550 <fputs@plt+0x70460>
   81540:	mov	r2, #1
   81544:	str	r5, [sl, #60]	; 0x3c
   81548:	str	r4, [sl, #64]	; 0x40
   8154c:	b	811e8 <fputs@plt+0x700f8>
   81550:	mov	r2, #1
   81554:	b	811e8 <fputs@plt+0x700f8>
   81558:	ldr	r4, [sl, #76]	; 0x4c
   8155c:	add	r3, r2, r4
   81560:	add	r4, r4, #1
   81564:	str	r3, [sl, #76]	; 0x4c
   81568:	b	81298 <fputs@plt+0x701a8>
   8156c:	add	r2, r7, #1
   81570:	mov	r0, fp
   81574:	ldr	r1, [sp, #44]	; 0x2c
   81578:	bl	2e77c <fputs@plt+0x1d68c>
   8157c:	b	8121c <fputs@plt+0x7012c>
   81580:	ldrh	r5, [r8, #52]	; 0x34
   81584:	mov	r2, r5
   81588:	bl	20560 <fputs@plt+0xf470>
   8158c:	ldr	r3, [sl, #60]	; 0x3c
   81590:	cmp	r5, r3
   81594:	strgt	r5, [sl, #60]	; 0x3c
   81598:	strgt	r4, [sl, #64]	; 0x40
   8159c:	ldr	r1, [fp, #24]
   815a0:	ldr	r3, [fp, #32]
   815a4:	ldr	r2, [r1, #120]	; 0x78
   815a8:	cmp	r2, #0
   815ac:	beq	815bc <fputs@plt+0x704cc>
   815b0:	ldr	r0, [sp, #72]	; 0x48
   815b4:	str	r3, [r2, r0, lsl #2]
   815b8:	ldr	r3, [fp, #32]
   815bc:	sub	r3, r3, #1
   815c0:	mov	r2, #1
   815c4:	str	r3, [r1, #96]	; 0x60
   815c8:	b	811e8 <fputs@plt+0x700f8>
   815cc:	ldr	r2, [r2, #4]
   815d0:	cmp	r2, #0
   815d4:	beq	80f48 <fputs@plt+0x6fe58>
   815d8:	mov	r0, #0
   815dc:	mov	r2, r6
   815e0:	mov	r3, r0
   815e4:	mov	r1, #77	; 0x4d
   815e8:	str	r0, [sp]
   815ec:	mov	r0, fp
   815f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   815f4:	ldr	r3, [r7, #4]
   815f8:	mov	r5, r0
   815fc:	mov	r2, r6
   81600:	ldr	r0, [sp, #36]	; 0x24
   81604:	add	r9, r3, r9
   81608:	ldr	r1, [r9, #4]
   8160c:	bl	62638 <fputs@plt+0x51548>
   81610:	ldr	r1, [fp]
   81614:	cmp	r5, #0
   81618:	ldr	r3, [fp, #32]
   8161c:	ldr	r0, [fp, #24]
   81620:	sub	r2, r3, #1
   81624:	movlt	r5, r2
   81628:	str	r2, [r0, #96]	; 0x60
   8162c:	ldrb	r2, [r1, #69]	; 0x45
   81630:	cmp	r2, #0
   81634:	ldreq	r2, [fp, #4]
   81638:	addeq	r5, r5, r5, lsl #2
   8163c:	ldrne	r5, [sp, #64]	; 0x40
   81640:	addeq	r5, r2, r5, lsl #2
   81644:	str	r3, [r5, #8]
   81648:	b	80fc4 <fputs@plt+0x6fed4>
   8164c:	ldr	r3, [sp, #92]	; 0x5c
   81650:	cmp	r3, #0
   81654:	beq	816b4 <fputs@plt+0x705c4>
   81658:	ldr	r3, [sp, #92]	; 0x5c
   8165c:	mov	r0, #0
   81660:	mov	r1, #13
   81664:	mov	r2, r0
   81668:	str	r0, [sp]
   8166c:	mov	r0, fp
   81670:	add	r3, r3, #1
   81674:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81678:	ldr	lr, [sp, #104]	; 0x68
   8167c:	ldr	r1, [fp, #32]
   81680:	ldr	r2, [fp]
   81684:	subs	ip, lr, #0
   81688:	ldr	r0, [fp, #24]
   8168c:	sub	r3, r1, #1
   81690:	movlt	ip, r3
   81694:	str	r3, [r0, #96]	; 0x60
   81698:	ldrb	r3, [r2, #69]	; 0x45
   8169c:	cmp	r3, #0
   816a0:	bne	81b8c <fputs@plt+0x70a9c>
   816a4:	ldr	r2, [fp, #4]
   816a8:	add	r3, ip, ip, lsl #2
   816ac:	add	r3, r2, r3, lsl #2
   816b0:	str	r1, [r3, #8]
   816b4:	ldr	r2, [sp, #96]	; 0x60
   816b8:	ldr	r3, [sp, #216]	; 0xd8
   816bc:	str	r2, [r3]
   816c0:	add	sp, sp, #156	; 0x9c
   816c4:	ldrd	r4, [sp]
   816c8:	ldrd	r6, [sp, #8]
   816cc:	ldrd	r8, [sp, #16]
   816d0:	ldrd	sl, [sp, #24]
   816d4:	add	sp, sp, #32
   816d8:	pop	{pc}		; (ldr pc, [sp], #4)
   816dc:	ldr	r3, [sl, #76]	; 0x4c
   816e0:	ldr	r2, [sp, #76]	; 0x4c
   816e4:	add	r2, r2, r3
   816e8:	add	r3, r3, #1
   816ec:	str	r3, [sp, #52]	; 0x34
   816f0:	str	r2, [sl, #76]	; 0x4c
   816f4:	b	81468 <fputs@plt+0x70378>
   816f8:	cmp	r5, #10
   816fc:	ldr	r6, [sp, #68]	; 0x44
   81700:	moveq	r5, #2
   81704:	beq	81408 <fputs@plt+0x70318>
   81708:	cmp	r5, #5
   8170c:	orreq	r6, r6, #1
   81710:	b	81408 <fputs@plt+0x70318>
   81714:	mov	r1, r5
   81718:	mov	r2, r8
   8171c:	mov	r0, sl
   81720:	bl	46778 <fputs@plt+0x35688>
   81724:	b	814c8 <fputs@plt+0x703d8>
   81728:	ldr	r3, [sl, #416]	; 0x1a0
   8172c:	mov	r2, #1
   81730:	cmp	r3, #0
   81734:	moveq	r3, sl
   81738:	strb	r2, [r3, #20]
   8173c:	ldr	r3, [sp, #80]	; 0x50
   81740:	ldr	r3, [r3, #24]
   81744:	ands	r2, r3, #262144	; 0x40000
   81748:	bne	81b68 <fputs@plt+0x70a78>
   8174c:	ldr	r0, [sp, #52]	; 0x34
   81750:	mov	r1, #5
   81754:	mvn	ip, #0
   81758:	ldr	r3, [sp, #192]	; 0xc0
   8175c:	str	r0, [sp, #4]
   81760:	str	r1, [sp, #16]
   81764:	ldrsh	r1, [sp, #76]	; 0x4c
   81768:	str	r3, [sp]
   8176c:	mov	r3, #0
   81770:	ldr	r0, [sp, #84]	; 0x54
   81774:	str	ip, [sp, #24]
   81778:	mov	ip, #1
   8177c:	str	r1, [sp, #8]
   81780:	str	r3, [sp, #12]
   81784:	str	r0, [sp, #20]
   81788:	mov	r0, sl
   8178c:	ldr	r1, [sp, #44]	; 0x2c
   81790:	str	ip, [sp, #96]	; 0x60
   81794:	ldr	r3, [sp, #100]	; 0x64
   81798:	bl	7fd20 <fputs@plt+0x6ec30>
   8179c:	b	814c8 <fputs@plt+0x703d8>
   817a0:	ldrh	r3, [r9, #50]	; 0x32
   817a4:	cmp	r3, #0
   817a8:	beq	81488 <fputs@plt+0x70398>
   817ac:	str	r5, [sp, #108]	; 0x6c
   817b0:	mov	r6, #0
   817b4:	str	r4, [sp, #112]	; 0x70
   817b8:	ldr	r4, [sp, #52]	; 0x34
   817bc:	ldr	r5, [sp, #88]	; 0x58
   817c0:	lsl	r3, r6, #1
   817c4:	ldrh	r0, [r8, #52]	; 0x34
   817c8:	ldr	r1, [r9, #4]
   817cc:	ldr	r2, [r8, #4]
   817d0:	cmp	r0, #0
   817d4:	ldrsh	ip, [r1, r3]
   817d8:	beq	81808 <fputs@plt+0x70718>
   817dc:	ldrsh	r3, [r2]
   817e0:	cmp	r3, ip
   817e4:	movne	r3, #0
   817e8:	bne	817fc <fputs@plt+0x7070c>
   817ec:	b	81d08 <fputs@plt+0x70c18>
   817f0:	ldrsh	r1, [r2, #2]!
   817f4:	cmp	r1, ip
   817f8:	beq	8194c <fputs@plt+0x7085c>
   817fc:	add	r3, r3, #1
   81800:	cmp	r3, r0
   81804:	bne	817f0 <fputs@plt+0x70700>
   81808:	mvn	r3, #0
   8180c:	add	r0, r4, r6
   81810:	mov	r2, r5
   81814:	mov	r1, #47	; 0x2f
   81818:	add	r6, r6, #1
   8181c:	str	r0, [sp]
   81820:	mov	r0, fp
   81824:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81828:	ldrh	r3, [r9, #50]	; 0x32
   8182c:	cmp	r3, r6
   81830:	bgt	817c0 <fputs@plt+0x706d0>
   81834:	ldr	r5, [sp, #108]	; 0x6c
   81838:	ldr	r3, [sp, #200]	; 0xc8
   8183c:	ldr	r4, [sp, #112]	; 0x70
   81840:	cmp	r3, #0
   81844:	beq	81494 <fputs@plt+0x703a4>
   81848:	ldrb	r3, [r8, #55]	; 0x37
   8184c:	ldrh	r2, [r9, #50]	; 0x32
   81850:	ldr	r1, [fp, #32]
   81854:	and	r3, r3, #3
   81858:	ldr	r0, [sp, #52]	; 0x34
   8185c:	cmp	r3, #2
   81860:	moveq	r0, r4
   81864:	cmp	r2, #0
   81868:	add	r3, r2, r1
   8186c:	str	r0, [sp, #88]	; 0x58
   81870:	beq	81494 <fputs@plt+0x703a4>
   81874:	ldr	r2, [sp, #200]	; 0xc8
   81878:	mov	r1, #78	; 0x4e
   8187c:	mov	r6, #0
   81880:	str	r8, [sp, #108]	; 0x6c
   81884:	str	r5, [sp, #112]	; 0x70
   81888:	mov	r5, r1
   8188c:	str	r4, [sp, #116]	; 0x74
   81890:	mov	r4, r3
   81894:	str	r7, [sp, #196]	; 0xc4
   81898:	add	r2, r2, #1
   8189c:	mov	r8, r2
   818a0:	ldr	r3, [r9, #32]
   818a4:	mov	r0, sl
   818a8:	ldr	r1, [r3, r6, lsl #2]
   818ac:	bl	3f77c <fputs@plt+0x2e68c>
   818b0:	ldr	r3, [sp, #88]	; 0x58
   818b4:	lsl	r2, r6, #1
   818b8:	mov	r7, r0
   818bc:	mov	r0, fp
   818c0:	ldr	ip, [r9, #4]
   818c4:	add	r1, r3, r6
   818c8:	ldrh	r3, [r9, #50]	; 0x32
   818cc:	ldrsh	r2, [ip, r2]
   818d0:	str	r1, [sp]
   818d4:	sub	r3, r3, #1
   818d8:	cmp	r3, r6
   818dc:	ldr	r3, [sp, #48]	; 0x30
   818e0:	moveq	r5, #79	; 0x4f
   818e4:	add	r2, r2, r8
   818e8:	mov	r1, r5
   818ec:	moveq	r4, r3
   818f0:	mov	r3, r4
   818f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   818f8:	mov	r1, r0
   818fc:	mvn	r3, #3
   81900:	mov	r2, r7
   81904:	mov	r0, fp
   81908:	bl	2300c <fputs@plt+0x11f1c>
   8190c:	ldr	r3, [fp]
   81910:	ldrb	r3, [r3, #69]	; 0x45
   81914:	cmp	r3, #0
   81918:	bne	81928 <fputs@plt+0x70838>
   8191c:	mov	r1, #144	; 0x90
   81920:	mov	r0, fp
   81924:	bl	1bc28 <fputs@plt+0xab38>
   81928:	ldrh	r3, [r9, #50]	; 0x32
   8192c:	add	r6, r6, #1
   81930:	cmp	r3, r6
   81934:	bgt	818a0 <fputs@plt+0x707b0>
   81938:	ldr	r8, [sp, #108]	; 0x6c
   8193c:	ldr	r5, [sp, #112]	; 0x70
   81940:	ldr	r4, [sp, #116]	; 0x74
   81944:	ldr	r7, [sp, #196]	; 0xc4
   81948:	b	81494 <fputs@plt+0x703a4>
   8194c:	sxth	r3, r3
   81950:	b	8180c <fputs@plt+0x7071c>
   81954:	mov	r0, #0
   81958:	mov	r1, #13
   8195c:	ldr	r3, [sp, #212]	; 0xd4
   81960:	mov	r2, r0
   81964:	str	r0, [sp]
   81968:	mov	r0, fp
   8196c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81970:	b	810d0 <fputs@plt+0x6ffe0>
   81974:	mov	r0, fp
   81978:	str	r1, [sp]
   8197c:	mov	r1, #113	; 0x71
   81980:	ldr	r3, [sp, #52]	; 0x34
   81984:	ldr	r2, [sp, #88]	; 0x58
   81988:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8198c:	ldr	r3, [sp, #200]	; 0xc8
   81990:	cmp	r3, #0
   81994:	beq	81494 <fputs@plt+0x703a4>
   81998:	mov	r0, fp
   8199c:	ldr	r3, [sp, #48]	; 0x30
   819a0:	ldr	r1, [sp, #200]	; 0xc8
   819a4:	ldr	r2, [sp, #52]	; 0x34
   819a8:	str	r1, [sp]
   819ac:	mov	r1, #79	; 0x4f
   819b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   819b4:	ldr	r3, [fp]
   819b8:	ldrb	r3, [r3, #69]	; 0x45
   819bc:	cmp	r3, #0
   819c0:	bne	81494 <fputs@plt+0x703a4>
   819c4:	mov	r1, #144	; 0x90
   819c8:	mov	r0, fp
   819cc:	bl	1bc28 <fputs@plt+0xab38>
   819d0:	b	81494 <fputs@plt+0x703a4>
   819d4:	ldr	r0, [fp, #24]
   819d8:	bl	2e338 <fputs@plt+0x1d248>
   819dc:	ldr	r4, [sp, #60]	; 0x3c
   819e0:	mov	r6, r0
   819e4:	cmp	r4, #10
   819e8:	beq	81c50 <fputs@plt+0x70b60>
   819ec:	ldr	r5, [sp, #60]	; 0x3c
   819f0:	ldr	r3, [sp, #200]	; 0xc8
   819f4:	subs	r5, r5, #5
   819f8:	movne	r5, #1
   819fc:	cmp	r4, #5
   81a00:	movne	r5, #0
   81a04:	cmp	r3, #0
   81a08:	bne	81c14 <fputs@plt+0x70b24>
   81a0c:	cmp	r5, #0
   81a10:	beq	81b28 <fputs@plt+0x70a38>
   81a14:	ldr	r3, [r7, #8]
   81a18:	cmp	r3, #0
   81a1c:	bne	81a30 <fputs@plt+0x70940>
   81a20:	b	81d7c <fputs@plt+0x70c8c>
   81a24:	ldr	r3, [r3, #20]
   81a28:	cmp	r3, #0
   81a2c:	beq	81d7c <fputs@plt+0x70c8c>
   81a30:	ldrb	r2, [r3, #54]	; 0x36
   81a34:	sub	r2, r2, #3
   81a38:	cmp	r2, #1
   81a3c:	bhi	81a24 <fputs@plt+0x70934>
   81a40:	mov	r0, #0
   81a44:	mov	r1, #13
   81a48:	mov	r3, r0
   81a4c:	mov	r2, r0
   81a50:	str	r0, [sp]
   81a54:	mov	r0, fp
   81a58:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81a5c:	str	r0, [sp, #92]	; 0x5c
   81a60:	mov	r3, r6
   81a64:	mov	r0, fp
   81a68:	ldr	r2, [sp, #100]	; 0x64
   81a6c:	ldr	r1, [sp, #196]	; 0xc4
   81a70:	str	r1, [sp]
   81a74:	mov	r1, #70	; 0x46
   81a78:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81a7c:	ldr	r3, [sp, #80]	; 0x50
   81a80:	ldr	r3, [r3, #24]
   81a84:	tst	r3, #262144	; 0x40000
   81a88:	beq	81c9c <fputs@plt+0x70bac>
   81a8c:	mov	r0, #0
   81a90:	mov	r2, #109	; 0x6d
   81a94:	mov	r3, r0
   81a98:	mov	r1, r7
   81a9c:	str	r0, [sp]
   81aa0:	mov	r0, sl
   81aa4:	bl	1ccac <fputs@plt+0xbbbc>
   81aa8:	subs	r2, r0, #0
   81aac:	beq	81c9c <fputs@plt+0x70bac>
   81ab0:	ldr	r1, [sl, #416]	; 0x1a0
   81ab4:	mov	r4, #0
   81ab8:	mov	ip, #1
   81abc:	mvn	r5, #0
   81ac0:	mov	lr, #5
   81ac4:	mov	r0, sl
   81ac8:	ldr	r3, [sp, #100]	; 0x64
   81acc:	cmp	r1, r4
   81ad0:	moveq	r1, sl
   81ad4:	strb	ip, [r1, #20]
   81ad8:	ldr	r1, [sp, #192]	; 0xc0
   81adc:	str	r1, [sp]
   81ae0:	ldr	r1, [sp, #196]	; 0xc4
   81ae4:	str	ip, [sp, #8]
   81ae8:	str	r4, [sp, #12]
   81aec:	str	lr, [sp, #16]
   81af0:	str	ip, [sp, #20]
   81af4:	str	r1, [sp, #4]
   81af8:	mov	r1, r7
   81afc:	str	r5, [sp, #24]
   81b00:	bl	7fd20 <fputs@plt+0x6ec30>
   81b04:	ldr	r2, [fp, #24]
   81b08:	ldr	r3, [fp, #32]
   81b0c:	ldr	r1, [r2, #120]	; 0x78
   81b10:	cmp	r1, #0
   81b14:	beq	81dac <fputs@plt+0x70cbc>
   81b18:	mov	r0, #1
   81b1c:	mvn	r6, r6
   81b20:	str	r0, [sp, #96]	; 0x60
   81b24:	b	81bdc <fputs@plt+0x70aec>
   81b28:	mov	r3, r6
   81b2c:	mov	r0, fp
   81b30:	ldr	r2, [sp, #100]	; 0x64
   81b34:	ldr	r1, [sp, #196]	; 0xc4
   81b38:	str	r1, [sp]
   81b3c:	mov	r1, #70	; 0x46
   81b40:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81b44:	sub	r3, r4, #1
   81b48:	cmp	r3, #4
   81b4c:	addls	pc, pc, r3, lsl #2
   81b50:	b	81df8 <fputs@plt+0x70d08>
   81b54:	b	81c88 <fputs@plt+0x70b98>
   81b58:	b	81c88 <fputs@plt+0x70b98>
   81b5c:	b	81c88 <fputs@plt+0x70b98>
   81b60:	b	81b9c <fputs@plt+0x70aac>
   81b64:	b	81dec <fputs@plt+0x70cfc>
   81b68:	mov	r0, #0
   81b6c:	mov	r2, #109	; 0x6d
   81b70:	ldr	r1, [sp, #44]	; 0x2c
   81b74:	mov	r3, r0
   81b78:	str	r0, [sp]
   81b7c:	mov	r0, sl
   81b80:	bl	1ccac <fputs@plt+0xbbbc>
   81b84:	mov	r2, r0
   81b88:	b	8174c <fputs@plt+0x7065c>
   81b8c:	ldr	r3, [pc, #632]	; 81e0c <fputs@plt+0x70d1c>
   81b90:	add	r3, pc, r3
   81b94:	add	r3, r3, #4
   81b98:	b	816b0 <fputs@plt+0x705c0>
   81b9c:	mov	r0, #0
   81ba0:	mov	r1, #13
   81ba4:	ldr	r3, [sp, #212]	; 0xd4
   81ba8:	mov	r2, r0
   81bac:	str	r0, [sp]
   81bb0:	mov	r0, fp
   81bb4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81bb8:	ldr	r2, [fp, #24]
   81bbc:	ldr	r3, [fp, #32]
   81bc0:	ldr	r1, [r2, #120]	; 0x78
   81bc4:	cmp	r1, #0
   81bc8:	beq	81d84 <fputs@plt+0x70c94>
   81bcc:	mov	r0, #0
   81bd0:	mvn	r6, r6
   81bd4:	str	r0, [sp, #92]	; 0x5c
   81bd8:	str	r0, [sp, #96]	; 0x60
   81bdc:	str	r3, [r1, r6, lsl #2]
   81be0:	ldr	r3, [fp, #32]
   81be4:	sub	r3, r3, #1
   81be8:	ldr	r1, [sp, #92]	; 0x5c
   81bec:	str	r3, [r2, #96]	; 0x60
   81bf0:	cmp	r1, #0
   81bf4:	bne	81d10 <fputs@plt+0x70c20>
   81bf8:	ldr	r8, [r7, #8]
   81bfc:	cmp	r8, #0
   81c00:	movne	r3, #0
   81c04:	strne	r3, [sp, #92]	; 0x5c
   81c08:	strne	r3, [sp, #104]	; 0x68
   81c0c:	bne	811c0 <fputs@plt+0x700d0>
   81c10:	b	816b4 <fputs@plt+0x705c4>
   81c14:	mov	r3, r6
   81c18:	mov	r0, fp
   81c1c:	ldr	r2, [sp, #196]	; 0xc4
   81c20:	ldr	r1, [sp, #200]	; 0xc8
   81c24:	str	r1, [sp]
   81c28:	mov	r1, #79	; 0x4f
   81c2c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81c30:	ldr	r3, [fp]
   81c34:	ldrb	r3, [r3, #69]	; 0x45
   81c38:	cmp	r3, #0
   81c3c:	bne	81a0c <fputs@plt+0x7091c>
   81c40:	mov	r1, #144	; 0x90
   81c44:	mov	r0, fp
   81c48:	bl	1bc28 <fputs@plt+0xab38>
   81c4c:	b	81a0c <fputs@plt+0x7091c>
   81c50:	ldrb	r4, [r7, #43]	; 0x2b
   81c54:	cmp	r4, #10
   81c58:	bne	819ec <fputs@plt+0x708fc>
   81c5c:	ldr	r3, [sp, #200]	; 0xc8
   81c60:	cmp	r3, #0
   81c64:	bne	81db8 <fputs@plt+0x70cc8>
   81c68:	mov	r3, r6
   81c6c:	mov	r0, fp
   81c70:	ldr	r2, [sp, #100]	; 0x64
   81c74:	mov	r4, #2
   81c78:	ldr	r1, [sp, #196]	; 0xc4
   81c7c:	str	r1, [sp]
   81c80:	mov	r1, #70	; 0x46
   81c84:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81c88:	mov	r1, r4
   81c8c:	mov	r2, r7
   81c90:	mov	r0, sl
   81c94:	bl	45abc <fputs@plt+0x349cc>
   81c98:	b	81bb8 <fputs@plt+0x70ac8>
   81c9c:	mov	r3, #0
   81ca0:	mov	r1, r7
   81ca4:	ldr	r0, [sl]
   81ca8:	mov	r2, r3
   81cac:	bl	1c888 <fputs@plt+0xb798>
   81cb0:	subs	r5, r0, #0
   81cb4:	bne	81da4 <fputs@plt+0x70cb4>
   81cb8:	ldr	r3, [r7, #8]
   81cbc:	cmp	r3, #0
   81cc0:	beq	81b04 <fputs@plt+0x70a14>
   81cc4:	ldr	ip, [sl, #416]	; 0x1a0
   81cc8:	mov	lr, #1
   81ccc:	mvn	r4, #0
   81cd0:	mov	r1, r7
   81cd4:	mov	r0, sl
   81cd8:	ldr	r2, [sp, #100]	; 0x64
   81cdc:	ldr	r3, [sp, #192]	; 0xc0
   81ce0:	cmp	ip, #0
   81ce4:	moveq	ip, sl
   81ce8:	strb	lr, [ip, #20]
   81cec:	str	r5, [sp]
   81cf0:	str	r4, [sp, #4]
   81cf4:	bl	6537c <fputs@plt+0x5428c>
   81cf8:	b	81b04 <fputs@plt+0x70a14>
   81cfc:	bl	2e580 <fputs@plt+0x1d490>
   81d00:	mov	fp, r0
   81d04:	b	80e24 <fputs@plt+0x6fd34>
   81d08:	mov	r3, #0
   81d0c:	b	8180c <fputs@plt+0x7071c>
   81d10:	mov	r0, #0
   81d14:	mov	r1, #13
   81d18:	mov	r3, r0
   81d1c:	mov	r2, r0
   81d20:	str	r0, [sp]
   81d24:	mov	r0, fp
   81d28:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81d2c:	str	r0, [sp, #104]	; 0x68
   81d30:	ldr	r1, [fp, #32]
   81d34:	ldr	r2, [fp]
   81d38:	ldr	r0, [fp, #24]
   81d3c:	sub	r3, r1, #1
   81d40:	str	r3, [r0, #96]	; 0x60
   81d44:	ldr	r0, [sp, #92]	; 0x5c
   81d48:	ldrb	r2, [r2, #69]	; 0x45
   81d4c:	cmp	r0, #0
   81d50:	movge	r3, r0
   81d54:	cmp	r2, #0
   81d58:	bne	81d94 <fputs@plt+0x70ca4>
   81d5c:	ldr	r2, [fp, #4]
   81d60:	add	r3, r3, r3, lsl #2
   81d64:	add	r3, r2, r3, lsl #2
   81d68:	ldr	r8, [r7, #8]
   81d6c:	str	r1, [r3, #8]
   81d70:	cmp	r8, #0
   81d74:	bne	811c0 <fputs@plt+0x700d0>
   81d78:	b	81658 <fputs@plt+0x70568>
   81d7c:	str	r3, [sp, #92]	; 0x5c
   81d80:	b	81a60 <fputs@plt+0x70970>
   81d84:	sub	r3, r3, #1
   81d88:	str	r1, [sp, #96]	; 0x60
   81d8c:	str	r3, [r2, #96]	; 0x60
   81d90:	b	81bf8 <fputs@plt+0x70b08>
   81d94:	ldr	r3, [pc, #116]	; 81e10 <fputs@plt+0x70d20>
   81d98:	add	r3, pc, r3
   81d9c:	add	r3, r3, #4
   81da0:	b	81d68 <fputs@plt+0x70c78>
   81da4:	mov	r2, #0
   81da8:	b	81ab0 <fputs@plt+0x709c0>
   81dac:	mov	r1, #1
   81db0:	str	r1, [sp, #96]	; 0x60
   81db4:	b	81be4 <fputs@plt+0x70af4>
   81db8:	mov	r3, r0
   81dbc:	mov	r0, fp
   81dc0:	ldr	r2, [sp, #196]	; 0xc4
   81dc4:	ldr	r1, [sp, #200]	; 0xc8
   81dc8:	str	r1, [sp]
   81dcc:	mov	r1, #79	; 0x4f
   81dd0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   81dd4:	ldr	r3, [fp]
   81dd8:	ldrb	r5, [r3, #69]	; 0x45
   81ddc:	cmp	r5, #0
   81de0:	bne	81c68 <fputs@plt+0x70b78>
   81de4:	mov	r4, #2
   81de8:	b	81c40 <fputs@plt+0x70b50>
   81dec:	mov	r3, #0
   81df0:	str	r3, [sp, #92]	; 0x5c
   81df4:	b	81a7c <fputs@plt+0x7098c>
   81df8:	mov	r4, #2
   81dfc:	b	81c88 <fputs@plt+0x70b98>
   81e00:	muleq	r3, r8, r9
   81e04:	strdeq	r8, [r1], -ip
   81e08:			; <UNDEFINED> instruction: 0xfff9b9cc
   81e0c:			; <UNDEFINED> instruction: 0x00031cb8
   81e10:			; <UNDEFINED> instruction: 0x00031ab0
   81e14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   81e18:	mov	r4, #0
   81e1c:	mov	r5, #0
   81e20:	strd	r6, [sp, #8]
   81e24:	strd	r8, [sp, #16]
   81e28:	strd	sl, [sp, #24]
   81e2c:	str	lr, [sp, #32]
   81e30:	sub	sp, sp, #220	; 0xdc
   81e34:	ldr	r8, [r0]
   81e38:	str	r2, [sp, #36]	; 0x24
   81e3c:	str	r3, [sp, #48]	; 0x30
   81e40:	ldr	r3, [r0, #68]	; 0x44
   81e44:	str	r1, [sp, #44]	; 0x2c
   81e48:	strd	r4, [sp, #168]	; 0xa8
   81e4c:	cmp	r3, #0
   81e50:	bne	81f4c <fputs@plt+0x70e5c>
   81e54:	ldrb	r2, [r8, #69]	; 0x45
   81e58:	cmp	r2, #0
   81e5c:	str	r2, [sp, #64]	; 0x40
   81e60:	strne	r3, [sp, #40]	; 0x28
   81e64:	beq	81eb4 <fputs@plt+0x70dc4>
   81e68:	mov	r0, r8
   81e6c:	ldr	r1, [sp, #40]	; 0x28
   81e70:	bl	19bf4 <fputs@plt+0x8b04>
   81e74:	mov	r0, r8
   81e78:	ldr	r1, [sp, #44]	; 0x2c
   81e7c:	bl	2203c <fputs@plt+0x10f4c>
   81e80:	mov	r0, r8
   81e84:	ldr	r1, [sp, #36]	; 0x24
   81e88:	bl	222ec <fputs@plt+0x111fc>
   81e8c:	ldr	r1, [sp, #48]	; 0x30
   81e90:	mov	r0, r8
   81e94:	bl	2222c <fputs@plt+0x1113c>
   81e98:	add	sp, sp, #220	; 0xdc
   81e9c:	ldrd	r4, [sp]
   81ea0:	ldrd	r6, [sp, #8]
   81ea4:	ldrd	r8, [sp, #16]
   81ea8:	ldrd	sl, [sp, #24]
   81eac:	add	sp, sp, #32
   81eb0:	pop	{pc}		; (ldr pc, [sp], #4)
   81eb4:	mov	r7, r0
   81eb8:	bl	7c228 <fputs@plt+0x6b138>
   81ebc:	subs	r3, r0, #0
   81ec0:	str	r3, [sp, #32]
   81ec4:	beq	81f28 <fputs@plt+0x70e38>
   81ec8:	ldr	r3, [sp, #32]
   81ecc:	ldr	r0, [r7]
   81ed0:	ldr	r1, [r3, #64]	; 0x40
   81ed4:	cmp	r1, #0
   81ed8:	beq	838a0 <fputs@plt+0x727b0>
   81edc:	bl	1cac4 <fputs@plt+0xb9d4>
   81ee0:	str	r0, [sp, #128]	; 0x80
   81ee4:	ldr	r4, [sp, #32]
   81ee8:	add	r0, sp, #160	; 0xa0
   81eec:	mov	r2, #110	; 0x6e
   81ef0:	str	r0, [sp]
   81ef4:	mov	r0, r7
   81ef8:	ldr	r3, [sp, #36]	; 0x24
   81efc:	mov	r1, r4
   81f00:	bl	1ccac <fputs@plt+0xbbbc>
   81f04:	ldr	r3, [r4, #12]
   81f08:	mov	r1, r4
   81f0c:	str	r0, [sp, #116]	; 0x74
   81f10:	mov	r0, r7
   81f14:	str	r3, [sp, #124]	; 0x7c
   81f18:	bl	59f44 <fputs@plt+0x48e54>
   81f1c:	subs	r4, r0, #0
   81f20:	beq	81f58 <fputs@plt+0x70e68>
   81f24:	mov	r3, #0
   81f28:	str	r3, [sp, #40]	; 0x28
   81f2c:	ldr	r2, [sp, #168]	; 0xa8
   81f30:	ldr	r3, [sp, #172]	; 0xac
   81f34:	cmp	r3, #0
   81f38:	beq	81e68 <fputs@plt+0x70d78>
   81f3c:	mov	r1, #0
   81f40:	str	r2, [r3, #496]	; 0x1f0
   81f44:	str	r1, [sp, #172]	; 0xac
   81f48:	b	81e68 <fputs@plt+0x70d78>
   81f4c:	mov	r3, #0
   81f50:	str	r3, [sp, #40]	; 0x28
   81f54:	b	81e68 <fputs@plt+0x70d78>
   81f58:	mov	r0, r7
   81f5c:	ldr	r1, [sp, #32]
   81f60:	ldr	r2, [sp, #160]	; 0xa0
   81f64:	bl	3ee10 <fputs@plt+0x2dd20>
   81f68:	subs	r3, r0, #0
   81f6c:	str	r3, [sp, #108]	; 0x6c
   81f70:	bne	82850 <fputs@plt+0x71760>
   81f74:	ldr	r3, [r7, #72]	; 0x48
   81f78:	ldr	r1, [sp, #32]
   81f7c:	add	r0, r3, #1
   81f80:	str	r0, [sp, #84]	; 0x54
   81f84:	ldr	r2, [r1, #8]
   81f88:	str	r0, [r7, #72]	; 0x48
   81f8c:	ldr	r0, [sp, #44]	; 0x2c
   81f90:	str	r3, [sp, #112]	; 0x70
   81f94:	str	r3, [r0, #52]	; 0x34
   81f98:	ldrb	r3, [r1, #42]	; 0x2a
   81f9c:	tst	r3, #32
   81fa0:	beq	81fe8 <fputs@plt+0x70ef8>
   81fa4:	cmp	r2, #0
   81fa8:	beq	828f0 <fputs@plt+0x71800>
   81fac:	ldrb	r3, [r2, #55]	; 0x37
   81fb0:	and	r3, r3, #3
   81fb4:	cmp	r3, #2
   81fb8:	beq	838b0 <fputs@plt+0x727c0>
   81fbc:	mov	r3, r2
   81fc0:	b	81fd4 <fputs@plt+0x70ee4>
   81fc4:	ldrb	r1, [r3, #55]	; 0x37
   81fc8:	and	r1, r1, #3
   81fcc:	cmp	r1, #2
   81fd0:	beq	81fe0 <fputs@plt+0x70ef0>
   81fd4:	ldr	r3, [r3, #20]
   81fd8:	cmp	r3, #0
   81fdc:	bne	81fc4 <fputs@plt+0x70ed4>
   81fe0:	str	r3, [sp, #56]	; 0x38
   81fe4:	b	81ff8 <fputs@plt+0x70f08>
   81fe8:	ldr	r3, [sp, #108]	; 0x6c
   81fec:	cmp	r2, #0
   81ff0:	str	r3, [sp, #56]	; 0x38
   81ff4:	beq	828f8 <fputs@plt+0x71808>
   81ff8:	ldr	r5, [sp, #44]	; 0x2c
   81ffc:	ldr	r3, [sp, #56]	; 0x38
   82000:	ldr	r1, [sp, #84]	; 0x54
   82004:	adds	ip, r3, #0
   82008:	ldr	r3, [sp, #112]	; 0x70
   8200c:	movne	ip, #1
   82010:	mov	lr, r3
   82014:	mvn	r0, r3
   82018:	ldrb	r3, [r2, #55]	; 0x37
   8201c:	ldr	r2, [r2, #20]
   82020:	and	r3, r3, #3
   82024:	cmp	r3, #2
   82028:	movne	r3, #0
   8202c:	andeq	r3, ip, #1
   82030:	cmp	r3, #0
   82034:	movne	lr, r1
   82038:	strne	r1, [r5, #52]	; 0x34
   8203c:	add	r1, r1, #1
   82040:	cmp	r2, #0
   82044:	add	r4, r0, r1
   82048:	mov	r6, r4
   8204c:	bne	82018 <fputs@plt+0x70f28>
   82050:	add	r2, r4, #2
   82054:	str	lr, [sp, #60]	; 0x3c
   82058:	str	r1, [r7, #72]	; 0x48
   8205c:	ldr	r3, [sp, #32]
   82060:	mov	r5, #0
   82064:	mov	r0, r8
   82068:	ldrsh	r1, [r3, #34]	; 0x22
   8206c:	mov	r3, r5
   82070:	add	r1, r1, r6
   82074:	add	r2, r2, r1, lsl #2
   82078:	bl	22e00 <fputs@plt+0x11d10>
   8207c:	subs	r3, r0, #0
   82080:	str	r3, [sp, #40]	; 0x28
   82084:	beq	82848 <fputs@plt+0x71758>
   82088:	ldr	r9, [sp, #32]
   8208c:	add	r2, r6, #1
   82090:	mov	r1, #1
   82094:	ldr	r0, [sp, #40]	; 0x28
   82098:	str	r2, [sp, #144]	; 0x90
   8209c:	ldrsh	r3, [r9, #34]	; 0x22
   820a0:	add	r3, r0, r3, lsl #2
   820a4:	str	r3, [sp, #120]	; 0x78
   820a8:	add	r3, r3, r4, lsl #2
   820ac:	mov	r6, r3
   820b0:	mov	r0, r3
   820b4:	add	r4, r6, r4
   820b8:	str	r3, [sp, #104]	; 0x68
   820bc:	bl	10ebc <memset@plt>
   820c0:	strb	r5, [r4, #1]
   820c4:	ldrsh	r3, [r9, #34]	; 0x22
   820c8:	cmp	r3, #0
   820cc:	ble	820f0 <fputs@plt+0x71000>
   820d0:	ldr	r1, [sp, #40]	; 0x28
   820d4:	add	r2, r1, r3, lsl #2
   820d8:	sub	r3, r1, #4
   820dc:	mvn	r1, #0
   820e0:	sub	r2, r2, #4
   820e4:	str	r1, [r3, #4]!
   820e8:	cmp	r2, r3
   820ec:	bne	820e4 <fputs@plt+0x70ff4>
   820f0:	ldr	r3, [sp, #36]	; 0x24
   820f4:	mov	r0, #0
   820f8:	mov	r1, #0
   820fc:	str	r7, [sp, #184]	; 0xb8
   82100:	strd	r0, [sp, #192]	; 0xc0
   82104:	strd	r0, [sp, #200]	; 0xc8
   82108:	strd	r0, [sp, #208]	; 0xd0
   8210c:	ldr	r2, [r3]
   82110:	ldr	r3, [sp, #44]	; 0x2c
   82114:	cmp	r2, #0
   82118:	str	r3, [sp, #188]	; 0xbc
   8211c:	ble	83888 <fputs@plt+0x72798>
   82120:	ldr	r3, [pc, #4068]	; 8310c <fputs@plt+0x7201c>
   82124:	str	r8, [sp, #76]	; 0x4c
   82128:	ldr	r2, [sp, #128]	; 0x80
   8212c:	str	r7, [sp, #80]	; 0x50
   82130:	ldr	fp, [pc, #4056]	; 83110 <fputs@plt+0x72020>
   82134:	add	r3, pc, r3
   82138:	str	r3, [sp, #132]	; 0x84
   8213c:	mov	r3, #0
   82140:	lsl	r2, r2, #4
   82144:	add	fp, pc, fp
   82148:	str	r3, [sp, #52]	; 0x34
   8214c:	str	r2, [sp, #92]	; 0x5c
   82150:	str	r3, [sp, #96]	; 0x60
   82154:	str	r3, [sp, #100]	; 0x64
   82158:	add	r3, sp, #184	; 0xb8
   8215c:	str	r3, [sp, #88]	; 0x58
   82160:	ldr	r3, [sp, #52]	; 0x34
   82164:	ldr	r0, [sp, #88]	; 0x58
   82168:	add	r2, r3, r3, lsl #2
   8216c:	ldr	r3, [sp, #36]	; 0x24
   82170:	lsl	r5, r2, #2
   82174:	str	r2, [sp, #68]	; 0x44
   82178:	ldr	r3, [r3, #4]
   8217c:	ldr	r1, [r3, r2, lsl #2]
   82180:	bl	3c5a4 <fputs@plt+0x2b4b4>
   82184:	subs	r4, r0, #0
   82188:	bne	8285c <fputs@plt+0x7176c>
   8218c:	ldr	r3, [sp, #32]
   82190:	ldrsh	r6, [r3, #34]	; 0x22
   82194:	ldr	r3, [sp, #36]	; 0x24
   82198:	cmp	r6, #0
   8219c:	ldr	r3, [r3, #4]
   821a0:	add	r5, r3, r5
   821a4:	str	r3, [sp, #72]	; 0x48
   821a8:	ldr	sl, [r5, #4]
   821ac:	ble	82238 <fputs@plt+0x71148>
   821b0:	ldr	r3, [pc, #3932]	; 83114 <fputs@plt+0x72024>
   821b4:	ldr	r1, [sp, #32]
   821b8:	ldrb	r2, [sl]
   821bc:	add	r3, pc, r3
   821c0:	mov	r9, r3
   821c4:	ldr	r7, [r1, #4]
   821c8:	add	r3, r3, r2
   821cc:	ldrb	r8, [r3, #336]	; 0x150
   821d0:	mov	r5, r7
   821d4:	ldr	r3, [r7, r4, lsl #4]
   821d8:	ldrb	r2, [r3]
   821dc:	add	r1, r9, r2
   821e0:	ldrb	r1, [r1, #336]	; 0x150
   821e4:	cmp	r1, r8
   821e8:	bne	82228 <fputs@plt+0x71138>
   821ec:	cmp	r2, #0
   821f0:	beq	82700 <fputs@plt+0x71610>
   821f4:	mov	ip, sl
   821f8:	mov	r0, r3
   821fc:	b	82208 <fputs@plt+0x71118>
   82200:	cmp	r1, #0
   82204:	beq	82700 <fputs@plt+0x71610>
   82208:	ldrb	r1, [r0, #1]!
   8220c:	ldrb	r2, [ip, #1]!
   82210:	add	lr, fp, r1
   82214:	ldrb	lr, [lr, #336]	; 0x150
   82218:	add	r2, fp, r2
   8221c:	ldrb	r2, [r2, #336]	; 0x150
   82220:	cmp	lr, r2
   82224:	beq	82200 <fputs@plt+0x71110>
   82228:	add	r4, r4, #1
   8222c:	add	r5, r5, #16
   82230:	cmp	r4, r6
   82234:	bne	821d4 <fputs@plt+0x710e4>
   82238:	ldr	r3, [sp, #56]	; 0x38
   8223c:	cmp	r3, #0
   82240:	bne	82868 <fputs@plt+0x71778>
   82244:	mov	r0, sl
   82248:	bl	1c3a4 <fputs@plt+0xb2b4>
   8224c:	cmp	r0, #0
   82250:	beq	82868 <fputs@plt+0x71778>
   82254:	mov	r3, #1
   82258:	ldr	r2, [sp, #68]	; 0x44
   8225c:	mvn	r4, #0
   82260:	str	r3, [sp, #96]	; 0x60
   82264:	ldr	r3, [sp, #72]	; 0x48
   82268:	ldr	r3, [r3, r2, lsl #2]
   8226c:	ldr	r2, [sp, #32]
   82270:	str	r3, [sp, #100]	; 0x64
   82274:	ldr	r3, [sp, #132]	; 0x84
   82278:	ldr	r2, [r2]
   8227c:	ldr	r1, [sp, #76]	; 0x4c
   82280:	ldr	r0, [sp, #80]	; 0x50
   82284:	ldr	lr, [sp, #92]	; 0x5c
   82288:	ldr	ip, [r1, #16]
   8228c:	mov	r1, #23
   82290:	ldr	ip, [ip, lr]
   82294:	str	ip, [sp]
   82298:	bl	3abe0 <fputs@plt+0x29af0>
   8229c:	cmp	r0, #1
   822a0:	beq	8285c <fputs@plt+0x7176c>
   822a4:	cmp	r0, #2
   822a8:	bne	822b8 <fputs@plt+0x711c8>
   822ac:	ldr	r2, [sp, #40]	; 0x28
   822b0:	mvn	r3, #0
   822b4:	str	r3, [r2, r4, lsl #2]
   822b8:	ldr	r3, [sp, #36]	; 0x24
   822bc:	ldr	r2, [sp, #52]	; 0x34
   822c0:	ldr	r3, [r3]
   822c4:	add	r2, r2, #1
   822c8:	str	r2, [sp, #52]	; 0x34
   822cc:	cmp	r3, r2
   822d0:	bgt	82160 <fputs@plt+0x71070>
   822d4:	ldr	r2, [sp, #64]	; 0x40
   822d8:	ldr	r8, [sp, #76]	; 0x4c
   822dc:	ldr	r3, [sp, #96]	; 0x60
   822e0:	ldr	r7, [sp, #80]	; 0x50
   822e4:	add	r3, r3, r2
   822e8:	uxtb	r3, r3
   822ec:	str	r3, [sp, #80]	; 0x50
   822f0:	str	r3, [sp, #132]	; 0x84
   822f4:	ldr	r9, [sp, #32]
   822f8:	mov	r6, #0
   822fc:	ldr	r0, [r7]
   82300:	ldr	r2, [sp, #40]	; 0x28
   82304:	mov	r1, r9
   82308:	ldrb	ip, [r9, #42]	; 0x2a
   8230c:	ldr	r3, [sp, #132]	; 0x84
   82310:	ubfx	r4, ip, #4, #1
   82314:	ldr	ip, [sp, #44]	; 0x2c
   82318:	rsbs	r4, r4, #0
   8231c:	rsc	r5, r6, #0
   82320:	strd	r4, [ip, #64]	; 0x40
   82324:	bl	1c888 <fputs@plt+0xb798>
   82328:	ldr	r3, [r9, #8]
   8232c:	str	r0, [sp, #76]	; 0x4c
   82330:	cmp	r3, r6
   82334:	beq	823c0 <fputs@plt+0x712d0>
   82338:	ldr	lr, [sp, #40]	; 0x28
   8233c:	ldr	r2, [sp, #76]	; 0x4c
   82340:	adds	r4, r2, #0
   82344:	ldr	r2, [sp, #80]	; 0x50
   82348:	movne	r4, #1
   8234c:	cmp	r2, #0
   82350:	ldr	r2, [sp, #120]	; 0x78
   82354:	movne	r4, #1
   82358:	sub	r0, r2, #4
   8235c:	ldr	r2, [sp, #104]	; 0x68
   82360:	add	r1, r2, #1
   82364:	cmp	r4, #0
   82368:	bne	82390 <fputs@plt+0x712a0>
   8236c:	ldr	r2, [sp, #56]	; 0x38
   82370:	ldr	ip, [r3, #36]	; 0x24
   82374:	sub	r2, r2, r3
   82378:	clz	r2, r2
   8237c:	lsr	r2, r2, #5
   82380:	cmp	ip, #0
   82384:	movne	r2, #1
   82388:	cmp	r2, #0
   8238c:	beq	82898 <fputs@plt+0x717a8>
   82390:	ldr	r2, [r7, #76]	; 0x4c
   82394:	add	r2, r2, #1
   82398:	cmp	r2, #0
   8239c:	str	r2, [r7, #76]	; 0x4c
   823a0:	bne	823ac <fputs@plt+0x712bc>
   823a4:	mov	r2, #0
   823a8:	strb	r6, [r1]
   823ac:	ldr	r3, [r3, #20]
   823b0:	add	r1, r1, #1
   823b4:	str	r2, [r0, #4]!
   823b8:	cmp	r3, #0
   823bc:	bne	82364 <fputs@plt+0x71274>
   823c0:	ldr	r4, [r7, #8]
   823c4:	cmp	r4, #0
   823c8:	beq	82910 <fputs@plt+0x71820>
   823cc:	ldrb	r3, [r7, #18]
   823d0:	cmp	r3, #0
   823d4:	bne	823e4 <fputs@plt+0x712f4>
   823d8:	ldrb	r3, [r4, #89]	; 0x59
   823dc:	orr	r3, r3, #4
   823e0:	strb	r3, [r4, #89]	; 0x59
   823e4:	mov	r1, #1
   823e8:	mov	r0, r7
   823ec:	ldr	r2, [sp, #128]	; 0x80
   823f0:	bl	5dbbc <fputs@plt+0x4cacc>
   823f4:	ldr	r1, [sp, #32]
   823f8:	ldrb	r3, [r1, #42]	; 0x2a
   823fc:	tst	r3, #16
   82400:	bne	82cbc <fputs@plt+0x71bcc>
   82404:	ldr	r2, [sp, #76]	; 0x4c
   82408:	ldr	r3, [sp, #116]	; 0x74
   8240c:	ldr	ip, [r7, #76]	; 0x4c
   82410:	orrs	r3, r3, r2
   82414:	ldr	r3, [sp, #64]	; 0x40
   82418:	add	fp, ip, #2
   8241c:	add	r0, ip, #1
   82420:	and	r2, r3, #1
   82424:	movne	r3, #1
   82428:	moveq	r3, #0
   8242c:	orrs	r2, r3, r2
   82430:	ldrsh	r2, [r1, #34]	; 0x22
   82434:	str	fp, [r7, #76]	; 0x4c
   82438:	beq	838b8 <fputs@plt+0x727c8>
   8243c:	ldr	r1, [sp, #80]	; 0x50
   82440:	cmp	r1, #0
   82444:	moveq	r1, r3
   82448:	movne	r1, #1
   8244c:	add	r3, fp, r2
   82450:	cmp	r1, #0
   82454:	add	r1, ip, #3
   82458:	str	r3, [r7, #76]	; 0x4c
   8245c:	str	r1, [sp, #108]	; 0x6c
   82460:	beq	838c8 <fputs@plt+0x727d8>
   82464:	add	r3, r3, #1
   82468:	str	r3, [sp, #68]	; 0x44
   8246c:	ldr	r1, [sp, #108]	; 0x6c
   82470:	add	r2, r2, r3
   82474:	add	r3, r3, #1
   82478:	str	r0, [sp, #108]	; 0x6c
   8247c:	str	r2, [r7, #76]	; 0x4c
   82480:	str	r3, [sp, #140]	; 0x8c
   82484:	str	r1, [sp, #148]	; 0x94
   82488:	ldr	r3, [sp, #124]	; 0x7c
   8248c:	cmp	r3, #0
   82490:	beq	824c8 <fputs@plt+0x713d8>
   82494:	ldr	r2, [sp, #32]
   82498:	mov	r0, r7
   8249c:	ldr	ip, [r7, #496]	; 0x1f0
   824a0:	ldr	r3, [sp, #48]	; 0x30
   824a4:	mov	r1, r2
   824a8:	ldr	lr, [r2]
   824ac:	str	ip, [sp, #168]	; 0xa8
   824b0:	ldr	r2, [r2, #64]	; 0x40
   824b4:	str	r7, [sp, #172]	; 0xac
   824b8:	str	lr, [r7, #496]	; 0x1f0
   824bc:	ldr	lr, [sp, #60]	; 0x3c
   824c0:	str	lr, [sp]
   824c4:	bl	6dd4c <fputs@plt+0x5cc5c>
   824c8:	add	r0, sp, #184	; 0xb8
   824cc:	ldr	r1, [sp, #48]	; 0x30
   824d0:	bl	3c5a4 <fputs@plt+0x2b4b4>
   824d4:	subs	r3, r0, #0
   824d8:	str	r3, [sp, #52]	; 0x34
   824dc:	bne	82848 <fputs@plt+0x71758>
   824e0:	ldr	r3, [sp, #32]
   824e4:	ldrb	r5, [r3, #42]	; 0x2a
   824e8:	ands	r6, r5, #16
   824ec:	bne	82cd0 <fputs@plt+0x71be0>
   824f0:	ands	r5, r5, #32
   824f4:	bne	82b84 <fputs@plt+0x71a94>
   824f8:	mov	r2, r5
   824fc:	mov	r1, #25
   82500:	str	fp, [sp]
   82504:	mov	r0, r4
   82508:	ldr	r3, [sp, #108]	; 0x6c
   8250c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82510:	mov	ip, #4
   82514:	mov	r3, r5
   82518:	ldr	r1, [sp, #44]	; 0x2c
   8251c:	ldr	r0, [sp, #84]	; 0x54
   82520:	stm	sp, {r5, ip}
   82524:	ldr	r2, [sp, #48]	; 0x30
   82528:	str	r0, [sp, #8]
   8252c:	mov	r0, r7
   82530:	bl	6786c <fputs@plt+0x5677c>
   82534:	subs	r5, r0, #0
   82538:	beq	82848 <fputs@plt+0x71758>
   8253c:	mov	ip, r5
   82540:	mov	r3, fp
   82544:	ldr	r2, [sp, #60]	; 0x3c
   82548:	mov	r1, #103	; 0x67
   8254c:	mov	r0, r4
   82550:	ldr	lr, [ip, #60]!	; 0x3c
   82554:	ldr	ip, [ip, #4]
   82558:	str	lr, [sp, #176]	; 0xb0
   8255c:	str	ip, [sp, #180]	; 0xb4
   82560:	ldrb	ip, [r5, #40]	; 0x28
   82564:	mov	r6, ip
   82568:	ldr	ip, [sp, #52]	; 0x34
   8256c:	str	ip, [sp]
   82570:	str	r6, [sp, #72]	; 0x48
   82574:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82578:	cmp	r6, #0
   8257c:	beq	836ec <fputs@plt+0x725fc>
   82580:	mov	r9, #0
   82584:	mov	r0, r5
   82588:	bl	2f4f4 <fputs@plt+0x1e404>
   8258c:	str	r9, [sp, #88]	; 0x58
   82590:	str	r9, [sp, #128]	; 0x80
   82594:	ldr	r3, [r8, #24]
   82598:	ands	r3, r3, #128	; 0x80
   8259c:	str	r3, [sp, #136]	; 0x88
   825a0:	beq	825b8 <fputs@plt+0x714c8>
   825a4:	ldr	ip, [r7, #420]	; 0x1a4
   825a8:	cmp	ip, #0
   825ac:	movne	r3, #0
   825b0:	strne	r3, [sp, #136]	; 0x88
   825b4:	beq	838d0 <fputs@plt+0x727e0>
   825b8:	ldr	r0, [r4, #24]
   825bc:	bl	2e338 <fputs@plt+0x1d248>
   825c0:	ldr	r3, [sp, #124]	; 0x7c
   825c4:	str	r0, [sp, #92]	; 0x5c
   825c8:	cmp	r3, #0
   825cc:	beq	835e4 <fputs@plt+0x724f4>
   825d0:	ldr	r3, [sp, #72]	; 0x48
   825d4:	cmp	r3, #0
   825d8:	beq	83748 <fputs@plt+0x72658>
   825dc:	ldr	r2, [sp, #56]	; 0x38
   825e0:	mov	ip, #0
   825e4:	mov	r1, #76	; 0x4c
   825e8:	mov	r0, r4
   825ec:	ldr	sl, [sp, #92]	; 0x5c
   825f0:	str	ip, [sp]
   825f4:	str	ip, [sp, #108]	; 0x6c
   825f8:	cmp	r2, ip
   825fc:	movne	r2, r9
   82600:	moveq	r2, fp
   82604:	mov	r3, sl
   82608:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8260c:	ldr	r3, [sp, #96]	; 0x60
   82610:	cmp	r3, #0
   82614:	bne	8381c <fputs@plt+0x7272c>
   82618:	ldr	r2, [sp, #64]	; 0x40
   8261c:	ldr	r3, [sp, #76]	; 0x4c
   82620:	cmp	r3, #0
   82624:	andeq	r5, r2, #1
   82628:	movne	r5, #1
   8262c:	cmp	r5, #0
   82630:	bne	83850 <fputs@plt+0x72760>
   82634:	ldr	r3, [sp, #116]	; 0x74
   82638:	cmp	r3, #0
   8263c:	beq	82940 <fputs@plt+0x71850>
   82640:	ldr	r6, [sp, #32]
   82644:	mov	r0, #3
   82648:	mov	r3, #0
   8264c:	ldr	r2, [sp, #36]	; 0x24
   82650:	ldr	ip, [sp, #256]	; 0x100
   82654:	ldr	r1, [sp, #116]	; 0x74
   82658:	stm	sp, {r0, r6, ip}
   8265c:	mov	r0, r7
   82660:	bl	7f2d8 <fputs@plt+0x6e1e8>
   82664:	ldrsh	r3, [r6, #34]	; 0x22
   82668:	orr	r6, r5, r0
   8266c:	cmp	r3, #0
   82670:	movgt	r5, #0
   82674:	bgt	82698 <fputs@plt+0x715a8>
   82678:	b	82924 <fputs@plt+0x71834>
   8267c:	str	lr, [sp]
   82680:	bl	4636c <fputs@plt+0x3527c>
   82684:	ldr	r3, [sp, #32]
   82688:	add	r5, r5, #1
   8268c:	ldrsh	r3, [r3, #34]	; 0x22
   82690:	cmp	r3, r5
   82694:	ble	82924 <fputs@plt+0x71834>
   82698:	cmn	r6, #1
   8269c:	mov	r3, r5
   826a0:	ldr	r1, [sp, #32]
   826a4:	mov	r0, r4
   826a8:	ldr	ip, [sp, #148]	; 0x94
   826ac:	ldr	r2, [sp, #60]	; 0x3c
   826b0:	add	lr, ip, r5
   826b4:	beq	8267c <fputs@plt+0x7158c>
   826b8:	cmp	r5, #31
   826bc:	bgt	826cc <fputs@plt+0x715dc>
   826c0:	mov	ip, #1
   826c4:	ands	ip, r6, ip, lsl r5
   826c8:	bne	8267c <fputs@plt+0x7158c>
   826cc:	ldr	ip, [sp, #32]
   826d0:	ldr	ip, [ip, #4]
   826d4:	add	ip, ip, r5, lsl #4
   826d8:	ldrb	ip, [ip, #15]
   826dc:	ands	ip, ip, #1
   826e0:	bne	8267c <fputs@plt+0x7158c>
   826e4:	mov	r3, lr
   826e8:	mov	r2, ip
   826ec:	str	ip, [sp]
   826f0:	mov	r1, #25
   826f4:	mov	r0, r4
   826f8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   826fc:	b	82684 <fputs@plt+0x71594>
   82700:	ldr	r2, [sp, #32]
   82704:	ldr	r1, [sp, #40]	; 0x28
   82708:	ldrsh	r2, [r2, #32]
   8270c:	add	r1, r1, r4, lsl #2
   82710:	cmp	r2, r4
   82714:	beq	82754 <fputs@plt+0x71664>
   82718:	ldr	r2, [sp, #56]	; 0x38
   8271c:	cmp	r2, #0
   82720:	beq	82784 <fputs@plt+0x71694>
   82724:	ldr	r0, [sp, #52]	; 0x34
   82728:	ldrb	r2, [r5, #15]
   8272c:	str	r0, [r1]
   82730:	ldr	r1, [sp, #64]	; 0x40
   82734:	ands	r2, r2, #1
   82738:	movne	r1, r2
   8273c:	cmp	r4, r6
   82740:	str	r1, [sp, #64]	; 0x40
   82744:	bge	82868 <fputs@plt+0x71778>
   82748:	ldr	r2, [sp, #32]
   8274c:	ldr	r2, [r2]
   82750:	b	8227c <fputs@plt+0x7118c>
   82754:	ldr	r1, [sp, #68]	; 0x44
   82758:	cmp	r4, r6
   8275c:	ldr	r2, [sp, #72]	; 0x48
   82760:	ldr	r2, [r2, r1, lsl #2]
   82764:	ldr	r1, [sp, #52]	; 0x34
   82768:	str	r2, [sp, #100]	; 0x64
   8276c:	ldr	r2, [sp, #40]	; 0x28
   82770:	str	r1, [r2, r4, lsl #2]
   82774:	movlt	r2, #1
   82778:	strlt	r2, [sp, #96]	; 0x60
   8277c:	blt	82748 <fputs@plt+0x71658>
   82780:	b	82238 <fputs@plt+0x71148>
   82784:	ldr	r2, [sp, #52]	; 0x34
   82788:	cmp	r4, r6
   8278c:	str	r2, [r1]
   82790:	blt	82748 <fputs@plt+0x71658>
   82794:	b	82244 <fputs@plt+0x71154>
   82798:	ldr	r2, [sp, #60]	; 0x3c
   8279c:	ldr	r3, [sp, #84]	; 0x54
   827a0:	cmp	r3, r2
   827a4:	bgt	82e60 <fputs@plt+0x71d70>
   827a8:	ldrb	r3, [r7, #18]
   827ac:	cmp	r3, #0
   827b0:	bne	827d4 <fputs@plt+0x716e4>
   827b4:	ldr	r3, [r7, #420]	; 0x1a4
   827b8:	cmp	r3, #0
   827bc:	bne	82848 <fputs@plt+0x71758>
   827c0:	ldr	r3, [r7, #412]	; 0x19c
   827c4:	cmp	r3, #0
   827c8:	beq	835d4 <fputs@plt+0x724e4>
   827cc:	mov	r0, r7
   827d0:	bl	3fa7c <fputs@plt+0x2e98c>
   827d4:	ldr	r3, [r8, #24]
   827d8:	tst	r3, #128	; 0x80
   827dc:	beq	82848 <fputs@plt+0x71758>
   827e0:	ldr	r3, [r7, #420]	; 0x1a4
   827e4:	cmp	r3, #0
   827e8:	bne	82848 <fputs@plt+0x71758>
   827ec:	ldrb	r3, [r7, #18]
   827f0:	cmp	r3, #0
   827f4:	bne	82848 <fputs@plt+0x71758>
   827f8:	mov	r0, #0
   827fc:	mov	r3, #1
   82800:	ldr	r2, [sp, #136]	; 0x88
   82804:	mov	r1, #33	; 0x21
   82808:	str	r0, [sp]
   8280c:	mov	r0, r4
   82810:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82814:	mov	r1, #1
   82818:	mov	r0, r4
   8281c:	bl	24b8c <fputs@plt+0x13a9c>
   82820:	ldr	r3, [r4]
   82824:	ldrb	r2, [r3, #69]	; 0x45
   82828:	cmp	r2, #0
   8282c:	bne	82848 <fputs@plt+0x71758>
   82830:	ldr	r3, [pc, #2272]	; 83118 <fputs@plt+0x72028>
   82834:	mov	r0, r4
   82838:	mov	r1, r2
   8283c:	str	r2, [sp]
   82840:	add	r3, pc, r3
   82844:	bl	2d7d0 <fputs@plt+0x1c6e0>
   82848:	ldrd	r2, [sp, #168]	; 0xa8
   8284c:	b	81f34 <fputs@plt+0x70e44>
   82850:	str	r4, [sp, #40]	; 0x28
   82854:	ldrd	r2, [sp, #168]	; 0xa8
   82858:	b	81f34 <fputs@plt+0x70e44>
   8285c:	ldr	r8, [sp, #76]	; 0x4c
   82860:	ldrd	r2, [sp, #168]	; 0xa8
   82864:	b	81f34 <fputs@plt+0x70e44>
   82868:	ldr	r1, [pc, #2220]	; 8311c <fputs@plt+0x7202c>
   8286c:	mov	r2, sl
   82870:	ldr	r8, [sp, #76]	; 0x4c
   82874:	ldr	r7, [sp, #80]	; 0x50
   82878:	add	r1, pc, r1
   8287c:	mov	r0, r7
   82880:	bl	3aac4 <fputs@plt+0x299d4>
   82884:	mov	r3, #1
   82888:	ldr	r2, [sp, #168]	; 0xa8
   8288c:	strb	r3, [r7, #17]
   82890:	ldr	r3, [sp, #172]	; 0xac
   82894:	b	81f34 <fputs@plt+0x70e44>
   82898:	ldrh	r5, [r3, #50]	; 0x32
   8289c:	cmp	r5, #0
   828a0:	beq	823a4 <fputs@plt+0x712b4>
   828a4:	ldr	r2, [r3, #4]
   828a8:	ldrsh	ip, [r2]
   828ac:	cmp	ip, #0
   828b0:	blt	82390 <fputs@plt+0x712a0>
   828b4:	ldr	ip, [lr, ip, lsl #2]
   828b8:	cmp	ip, #0
   828bc:	bge	82390 <fputs@plt+0x712a0>
   828c0:	sub	ip, r2, #2
   828c4:	add	ip, ip, r5, lsl #1
   828c8:	b	828e4 <fputs@plt+0x717f4>
   828cc:	ldrsh	r5, [r2, #2]!
   828d0:	cmp	r5, #0
   828d4:	blt	82390 <fputs@plt+0x712a0>
   828d8:	ldr	r5, [lr, r5, lsl #2]
   828dc:	cmp	r5, #0
   828e0:	bge	82390 <fputs@plt+0x712a0>
   828e4:	cmp	ip, r2
   828e8:	bne	828cc <fputs@plt+0x717dc>
   828ec:	b	823a4 <fputs@plt+0x712b4>
   828f0:	ldr	r3, [sp, #108]	; 0x6c
   828f4:	str	r3, [sp, #56]	; 0x38
   828f8:	ldr	r2, [sp, #112]	; 0x70
   828fc:	mov	r6, r3
   82900:	mov	r4, r3
   82904:	str	r2, [sp, #60]	; 0x3c
   82908:	mov	r2, #2
   8290c:	b	8205c <fputs@plt+0x70f6c>
   82910:	mov	r0, r7
   82914:	bl	2e580 <fputs@plt+0x1d490>
   82918:	subs	r4, r0, #0
   8291c:	beq	82848 <fputs@plt+0x71758>
   82920:	b	823cc <fputs@plt+0x712dc>
   82924:	ldr	r3, [sp, #56]	; 0x38
   82928:	ldr	r2, [sp, #96]	; 0x60
   8292c:	cmp	r3, #0
   82930:	movne	r3, #0
   82934:	eoreq	r3, r2, #1
   82938:	cmp	r3, #0
   8293c:	bne	837fc <fputs@plt+0x7270c>
   82940:	ldr	r5, [sp, #32]
   82944:	mov	r0, #1
   82948:	mov	r3, r0
   8294c:	ldr	r2, [sp, #36]	; 0x24
   82950:	ldr	ip, [sp, #256]	; 0x100
   82954:	ldr	r1, [sp, #116]	; 0x74
   82958:	stm	sp, {r0, r5, ip}
   8295c:	mov	r0, r7
   82960:	bl	7f2d8 <fputs@plt+0x6e1e8>
   82964:	ldrsh	r3, [r5, #34]	; 0x22
   82968:	str	r0, [sp, #64]	; 0x40
   8296c:	cmp	r3, #0
   82970:	movgt	r5, #0
   82974:	bgt	829b0 <fputs@plt+0x718c0>
   82978:	b	82a1c <fputs@plt+0x7192c>
   8297c:	ldr	lr, [sp, #160]	; 0xa0
   82980:	mvn	lr, lr
   82984:	cmp	r5, #31
   82988:	orrgt	lr, lr, #1
   8298c:	tst	lr, #1
   82990:	beq	82b58 <fputs@plt+0x71a68>
   82994:	str	ip, [sp]
   82998:	bl	4661c <fputs@plt+0x3552c>
   8299c:	ldr	r3, [sp, #32]
   829a0:	add	r5, r5, #1
   829a4:	ldrsh	r3, [r3, #34]	; 0x22
   829a8:	cmp	r3, r5
   829ac:	ble	82a1c <fputs@plt+0x7192c>
   829b0:	ldr	r1, [sp, #32]
   829b4:	mov	r2, r5
   829b8:	mov	r0, r7
   829bc:	ldr	r3, [sp, #60]	; 0x3c
   829c0:	ldrsh	ip, [r1, #32]
   829c4:	cmp	ip, r5
   829c8:	ldr	ip, [sp, #140]	; 0x8c
   829cc:	add	ip, ip, r5
   829d0:	beq	82a00 <fputs@plt+0x71910>
   829d4:	ldr	lr, [sp, #40]	; 0x28
   829d8:	ldr	lr, [lr, r5, lsl #2]
   829dc:	cmp	lr, #0
   829e0:	add	r6, lr, lr, lsl #2
   829e4:	blt	8297c <fputs@plt+0x7188c>
   829e8:	ldr	r3, [sp, #36]	; 0x24
   829ec:	mov	r2, ip
   829f0:	ldr	r3, [r3, #4]
   829f4:	ldr	r1, [r3, r6, lsl #2]
   829f8:	bl	62638 <fputs@plt+0x51548>
   829fc:	b	8299c <fputs@plt+0x718ac>
   82a00:	mov	r2, #0
   82a04:	mov	r3, ip
   82a08:	mov	r0, r4
   82a0c:	mov	r1, #25
   82a10:	str	r2, [sp]
   82a14:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82a18:	b	8299c <fputs@plt+0x718ac>
   82a1c:	ldr	r3, [sp, #160]	; 0xa0
   82a20:	tst	r3, #1
   82a24:	bne	834b0 <fputs@plt+0x723c0>
   82a28:	ldr	r3, [sp, #124]	; 0x7c
   82a2c:	cmp	r3, #0
   82a30:	beq	82e80 <fputs@plt+0x71d90>
   82a34:	ldr	r3, [r8, #24]
   82a38:	tst	r3, #128	; 0x80
   82a3c:	beq	82a4c <fputs@plt+0x7195c>
   82a40:	ldr	r1, [r7, #420]	; 0x1a4
   82a44:	cmp	r1, #0
   82a48:	beq	83264 <fputs@plt+0x72174>
   82a4c:	ldr	r3, [sp, #32]
   82a50:	mov	r0, #2
   82a54:	mov	r2, #110	; 0x6e
   82a58:	str	sl, [sp, #16]
   82a5c:	ldr	r1, [sp, #116]	; 0x74
   82a60:	ldr	ip, [sp, #256]	; 0x100
   82a64:	stm	sp, {r0, r3, fp, ip}
   82a68:	mov	r0, r7
   82a6c:	ldr	r3, [sp, #36]	; 0x24
   82a70:	bl	7fc68 <fputs@plt+0x6eb78>
   82a74:	ldr	r3, [sp, #72]	; 0x48
   82a78:	cmp	r3, #0
   82a7c:	bne	82ad0 <fputs@plt+0x719e0>
   82a80:	ldr	r3, [sp, #56]	; 0x38
   82a84:	cmp	r3, #0
   82a88:	beq	835b4 <fputs@plt+0x724c4>
   82a8c:	ldr	r5, [r4, #24]
   82a90:	ldr	r3, [r5, #120]	; 0x78
   82a94:	cmp	r3, #0
   82a98:	beq	82aa8 <fputs@plt+0x719b8>
   82a9c:	ldr	r2, [r4, #32]
   82aa0:	mvn	sl, sl
   82aa4:	str	r2, [r3, sl, lsl #2]
   82aa8:	ldr	ip, [r4, #32]
   82aac:	mov	lr, #0
   82ab0:	mov	r1, #7
   82ab4:	mov	r0, r4
   82ab8:	ldr	r3, [sp, #108]	; 0x6c
   82abc:	ldr	r2, [sp, #128]	; 0x80
   82ac0:	sub	ip, ip, #1
   82ac4:	str	ip, [r5, #96]	; 0x60
   82ac8:	str	lr, [sp]
   82acc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82ad0:	ldr	r2, [r4, #24]
   82ad4:	ldr	r3, [r4, #32]
   82ad8:	ldr	r1, [r2, #120]	; 0x78
   82adc:	cmp	r1, #0
   82ae0:	beq	82af4 <fputs@plt+0x71a04>
   82ae4:	ldr	r0, [sp, #92]	; 0x5c
   82ae8:	mvn	r0, r0
   82aec:	str	r3, [r1, r0, lsl #2]
   82af0:	ldr	r3, [r4, #32]
   82af4:	sub	r3, r3, #1
   82af8:	ldr	r1, [sp, #32]
   82afc:	ldr	r5, [r1, #8]
   82b00:	str	r3, [r2, #96]	; 0x60
   82b04:	cmp	r5, #0
   82b08:	beq	82798 <fputs@plt+0x716a8>
   82b0c:	mov	r9, #0
   82b10:	ldr	r6, [sp, #104]	; 0x68
   82b14:	b	82b24 <fputs@plt+0x71a34>
   82b18:	ldr	r5, [r5, #20]
   82b1c:	cmp	r5, #0
   82b20:	beq	82798 <fputs@plt+0x716a8>
   82b24:	ldrb	r3, [r6, #1]!
   82b28:	cmp	r3, #0
   82b2c:	beq	82b18 <fputs@plt+0x71a28>
   82b30:	ldr	r1, [sp, #104]	; 0x68
   82b34:	mov	r0, r4
   82b38:	str	r9, [sp]
   82b3c:	ldr	r3, [sp, #112]	; 0x70
   82b40:	add	r2, r3, r6
   82b44:	mov	r3, #0
   82b48:	sub	r2, r2, r1
   82b4c:	mov	r1, #61	; 0x3d
   82b50:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82b54:	b	82b18 <fputs@plt+0x71a28>
   82b58:	ldr	lr, [sp, #64]	; 0x40
   82b5c:	lsr	lr, lr, r5
   82b60:	ands	lr, lr, #1
   82b64:	bne	82994 <fputs@plt+0x718a4>
   82b68:	mov	r3, ip
   82b6c:	mov	r2, lr
   82b70:	str	lr, [sp]
   82b74:	mov	r1, #25
   82b78:	mov	r0, r4
   82b7c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82b80:	b	8299c <fputs@plt+0x718ac>
   82b84:	ldr	r3, [sp, #56]	; 0x38
   82b88:	mov	r2, r6
   82b8c:	mov	r1, #25
   82b90:	mov	r0, r4
   82b94:	ldr	ip, [r7, #72]	; 0x48
   82b98:	ldr	r9, [r7, #76]	; 0x4c
   82b9c:	ldrsh	sl, [r3, #50]	; 0x32
   82ba0:	mov	r5, ip
   82ba4:	add	ip, ip, #1
   82ba8:	str	ip, [r7, #72]	; 0x48
   82bac:	add	r3, r9, sl
   82bb0:	add	r9, r9, #1
   82bb4:	str	sl, [sp, #88]	; 0x58
   82bb8:	add	lr, r3, #1
   82bbc:	mov	r3, r9
   82bc0:	str	r5, [sp, #128]	; 0x80
   82bc4:	str	lr, [r7, #76]	; 0x4c
   82bc8:	str	r6, [sp]
   82bcc:	str	lr, [sp, #136]	; 0x88
   82bd0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82bd4:	mov	r3, sl
   82bd8:	mov	r2, r5
   82bdc:	str	r6, [sp]
   82be0:	mov	r1, #57	; 0x39
   82be4:	mov	r0, r4
   82be8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82bec:	str	r0, [sp, #152]	; 0x98
   82bf0:	mov	r0, r7
   82bf4:	ldr	r1, [sp, #56]	; 0x38
   82bf8:	bl	3f930 <fputs@plt+0x2e840>
   82bfc:	mov	r0, #4
   82c00:	mov	r3, r6
   82c04:	str	r6, [sp]
   82c08:	ldr	ip, [sp, #84]	; 0x54
   82c0c:	ldr	r1, [sp, #44]	; 0x2c
   82c10:	ldr	r2, [sp, #48]	; 0x30
   82c14:	stmib	sp, {r0, ip}
   82c18:	mov	r0, r7
   82c1c:	bl	6786c <fputs@plt+0x5677c>
   82c20:	subs	r3, r0, #0
   82c24:	str	r3, [sp, #92]	; 0x5c
   82c28:	beq	82848 <fputs@plt+0x71758>
   82c2c:	ldr	r1, [sp, #92]	; 0x5c
   82c30:	cmp	sl, #0
   82c34:	mov	r3, r1
   82c38:	ldr	r2, [r3, #60]!	; 0x3c
   82c3c:	ldr	r3, [r3, #4]
   82c40:	strd	r2, [sp, #176]	; 0xb0
   82c44:	ldrb	r3, [r1, #40]	; 0x28
   82c48:	str	r3, [sp, #72]	; 0x48
   82c4c:	ble	82c94 <fputs@plt+0x71ba4>
   82c50:	ldr	r5, [sp, #52]	; 0x34
   82c54:	lsl	r3, sl, #1
   82c58:	mov	r6, r9
   82c5c:	str	r3, [sp, #156]	; 0x9c
   82c60:	mov	r0, r4
   82c64:	ldr	r1, [sp, #32]
   82c68:	ldr	r3, [sp, #56]	; 0x38
   82c6c:	ldr	r2, [sp, #60]	; 0x3c
   82c70:	ldr	r3, [r3, #4]
   82c74:	ldrsh	r3, [r3, r5]
   82c78:	add	r5, r5, #2
   82c7c:	str	r6, [sp]
   82c80:	add	r6, r6, #1
   82c84:	bl	4636c <fputs@plt+0x3527c>
   82c88:	ldr	r3, [sp, #156]	; 0x9c
   82c8c:	cmp	r3, r5
   82c90:	bne	82c60 <fputs@plt+0x71b70>
   82c94:	ldr	r3, [sp, #72]	; 0x48
   82c98:	cmp	r3, #0
   82c9c:	beq	838f8 <fputs@plt+0x72808>
   82ca0:	mov	r1, r4
   82ca4:	ldr	r2, [sp, #152]	; 0x98
   82ca8:	ldr	r0, [r1], #4
   82cac:	bl	20ea4 <fputs@plt+0xfdb4>
   82cb0:	ldr	r0, [sp, #92]	; 0x5c
   82cb4:	bl	2f4f4 <fputs@plt+0x1e404>
   82cb8:	b	82594 <fputs@plt+0x714a4>
   82cbc:	mov	fp, #0
   82cc0:	str	fp, [sp, #68]	; 0x44
   82cc4:	str	fp, [sp, #140]	; 0x8c
   82cc8:	str	fp, [sp, #148]	; 0x94
   82ccc:	b	82488 <fputs@plt+0x71398>
   82cd0:	ldr	fp, [r3, #56]	; 0x38
   82cd4:	ldr	r3, [r7]
   82cd8:	ldr	r5, [r7, #8]
   82cdc:	cmp	fp, #0
   82ce0:	bne	82cf4 <fputs@plt+0x71c04>
   82ce4:	b	82d00 <fputs@plt+0x71c10>
   82ce8:	ldr	fp, [fp, #24]
   82cec:	cmp	fp, #0
   82cf0:	beq	82d00 <fputs@plt+0x71c10>
   82cf4:	ldr	r2, [fp]
   82cf8:	cmp	r3, r2
   82cfc:	bne	82ce8 <fputs@plt+0x71bf8>
   82d00:	ldr	r3, [sp, #32]
   82d04:	mov	r4, #0
   82d08:	mov	r1, #57	; 0x39
   82d0c:	mov	r0, r5
   82d10:	ldr	r6, [r7, #72]	; 0x48
   82d14:	ldrsh	sl, [r3, #34]	; 0x22
   82d18:	ldr	r3, [sp, #44]	; 0x2c
   82d1c:	add	sl, sl, #2
   82d20:	ldr	r2, [r3, #52]	; 0x34
   82d24:	add	r3, r6, #1
   82d28:	str	r3, [r7, #72]	; 0x48
   82d2c:	mov	r3, sl
   82d30:	str	r4, [sp]
   82d34:	str	r2, [sp, #56]	; 0x38
   82d38:	mov	r2, r6
   82d3c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82d40:	ldr	r2, [r7, #76]	; 0x4c
   82d44:	mov	ip, #4
   82d48:	mov	r3, r4
   82d4c:	mov	r9, r0
   82d50:	mov	r0, r7
   82d54:	ldr	r1, [sp, #44]	; 0x2c
   82d58:	mov	lr, r2
   82d5c:	ldr	r2, [sp, #48]	; 0x30
   82d60:	str	lr, [sp, #60]	; 0x3c
   82d64:	add	lr, sl, lr
   82d68:	str	lr, [sp, #76]	; 0x4c
   82d6c:	add	lr, lr, #2
   82d70:	str	lr, [r7, #76]	; 0x4c
   82d74:	stm	sp, {r4, ip}
   82d78:	str	r4, [sp, #8]
   82d7c:	str	lr, [sp, #72]	; 0x48
   82d80:	bl	6786c <fputs@plt+0x5677c>
   82d84:	subs	r3, r0, #0
   82d88:	str	r3, [sp, #64]	; 0x40
   82d8c:	beq	82848 <fputs@plt+0x71758>
   82d90:	ldrd	r2, [sp, #56]	; 0x38
   82d94:	mov	r1, #103	; 0x67
   82d98:	mov	r0, r5
   82d9c:	str	r4, [sp]
   82da0:	add	r3, r3, #1
   82da4:	str	r3, [sp, #68]	; 0x44
   82da8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82dac:	ldr	r3, [sp, #60]	; 0x3c
   82db0:	ldr	r1, [sp, #100]	; 0x64
   82db4:	add	r3, r3, #2
   82db8:	cmp	r1, #0
   82dbc:	beq	83494 <fputs@plt+0x723a4>
   82dc0:	mov	r2, r3
   82dc4:	mov	r0, r7
   82dc8:	bl	62638 <fputs@plt+0x51548>
   82dcc:	ldr	r3, [sp, #32]
   82dd0:	ldrsh	r3, [r3, #34]	; 0x22
   82dd4:	cmp	r3, #0
   82dd8:	ble	83288 <fputs@plt+0x72198>
   82ddc:	ldr	r3, [sp, #60]	; 0x3c
   82de0:	str	r8, [sp, #80]	; 0x50
   82de4:	str	r6, [sp, #84]	; 0x54
   82de8:	ldr	r6, [sp, #52]	; 0x34
   82dec:	add	r3, r3, #3
   82df0:	str	r3, [sp, #60]	; 0x3c
   82df4:	ldr	r3, [sp, #40]	; 0x28
   82df8:	sub	r4, r3, #4
   82dfc:	b	82e2c <fputs@plt+0x71d3c>
   82e00:	ldr	r3, [sp, #36]	; 0x24
   82e04:	mov	r2, lr
   82e08:	mov	r0, r7
   82e0c:	ldr	r3, [r3, #4]
   82e10:	ldr	r1, [r3, r8, lsl #2]
   82e14:	bl	62638 <fputs@plt+0x51548>
   82e18:	ldr	r3, [sp, #32]
   82e1c:	add	r6, r6, #1
   82e20:	ldrsh	r3, [r3, #34]	; 0x22
   82e24:	cmp	r6, r3
   82e28:	bge	83280 <fputs@plt+0x72190>
   82e2c:	ldr	ip, [r4, #4]!
   82e30:	mov	r3, r6
   82e34:	mov	r1, #153	; 0x99
   82e38:	mov	r0, r5
   82e3c:	ldr	r2, [sp, #56]	; 0x38
   82e40:	ldr	lr, [sp, #60]	; 0x3c
   82e44:	cmp	ip, #0
   82e48:	add	r8, ip, ip, lsl #2
   82e4c:	add	lr, lr, r6
   82e50:	bge	82e00 <fputs@plt+0x71d10>
   82e54:	str	lr, [sp]
   82e58:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82e5c:	b	82e18 <fputs@plt+0x71d28>
   82e60:	mov	r0, #0
   82e64:	mov	r1, #61	; 0x3d
   82e68:	ldr	r2, [sp, #60]	; 0x3c
   82e6c:	mov	r3, r0
   82e70:	str	r0, [sp]
   82e74:	mov	r0, r4
   82e78:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82e7c:	b	827a8 <fputs@plt+0x716b8>
   82e80:	add	ip, sp, #164	; 0xa4
   82e84:	ldr	r1, [sp, #68]	; 0x44
   82e88:	str	sl, [sp, #20]
   82e8c:	ldr	r3, [sp, #256]	; 0x100
   82e90:	str	ip, [sp, #24]
   82e94:	ldr	ip, [sp, #40]	; 0x28
   82e98:	ldr	lr, [sp, #80]	; 0x50
   82e9c:	uxtb	r0, r3
   82ea0:	ldr	r3, [sp, #84]	; 0x54
   82ea4:	str	ip, [sp, #28]
   82ea8:	adds	r5, lr, #0
   82eac:	ldr	r2, [sp, #120]	; 0x78
   82eb0:	movne	r5, #1
   82eb4:	ldr	ip, [sp, #124]	; 0x7c
   82eb8:	str	r3, [sp]
   82ebc:	stmib	sp, {r1, fp, lr}
   82ec0:	str	r0, [sp, #16]
   82ec4:	mov	r0, r7
   82ec8:	ldr	r1, [sp, #32]
   82ecc:	str	ip, [sp, #164]	; 0xa4
   82ed0:	ldr	r3, [sp, #60]	; 0x3c
   82ed4:	bl	80dc4 <fputs@plt+0x6fcd4>
   82ed8:	ldr	r3, [sp, #76]	; 0x4c
   82edc:	cmp	r3, #0
   82ee0:	bne	8319c <fputs@plt+0x720ac>
   82ee4:	ldr	r3, [sp, #164]	; 0xa4
   82ee8:	cmp	r3, #0
   82eec:	moveq	r3, r5
   82ef0:	movne	r3, #1
   82ef4:	cmp	r3, #0
   82ef8:	beq	83128 <fputs@plt+0x72038>
   82efc:	ldr	r3, [sp, #56]	; 0x38
   82f00:	cmp	r3, #0
   82f04:	beq	8301c <fputs@plt+0x71f2c>
   82f08:	ldr	r6, [sp, #60]	; 0x3c
   82f0c:	mov	r3, #0
   82f10:	mov	r1, #68	; 0x44
   82f14:	mov	r0, r4
   82f18:	str	r9, [sp]
   82f1c:	mov	r2, r6
   82f20:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82f24:	mov	r1, r0
   82f28:	mvn	r3, #13
   82f2c:	ldr	r2, [sp, #88]	; 0x58
   82f30:	mov	r0, r4
   82f34:	str	r1, [sp, #52]	; 0x34
   82f38:	bl	2300c <fputs@plt+0x11f1c>
   82f3c:	ldr	r3, [sp, #84]	; 0x54
   82f40:	mvn	r0, #0
   82f44:	ldr	r2, [sp, #120]	; 0x78
   82f48:	str	r2, [sp]
   82f4c:	mov	r2, r6
   82f50:	str	r0, [sp, #4]
   82f54:	mov	r0, r7
   82f58:	ldr	r1, [sp, #32]
   82f5c:	bl	6537c <fputs@plt+0x5428c>
   82f60:	mov	r0, #0
   82f64:	mov	r1, #95	; 0x5f
   82f68:	ldr	r2, [sp, #60]	; 0x3c
   82f6c:	mov	r3, r0
   82f70:	str	r0, [sp]
   82f74:	mov	r0, r4
   82f78:	bl	2e4e0 <fputs@plt+0x1d3f0>
   82f7c:	ldr	r3, [sp, #164]	; 0xa4
   82f80:	cmp	r3, #0
   82f84:	movne	r5, #1
   82f88:	cmp	r5, #0
   82f8c:	beq	82fd4 <fputs@plt+0x71ee4>
   82f90:	ldr	ip, [sp, #52]	; 0x34
   82f94:	ldr	r3, [r4, #32]
   82f98:	ldr	r1, [r4, #24]
   82f9c:	subs	r0, ip, #0
   82fa0:	sub	r2, r3, #1
   82fa4:	movlt	r0, r2
   82fa8:	str	r2, [r1, #96]	; 0x60
   82fac:	str	r0, [sp, #52]	; 0x34
   82fb0:	ldr	r2, [r4]
   82fb4:	ldrb	r2, [r2, #69]	; 0x45
   82fb8:	cmp	r2, #0
   82fbc:	bne	835a4 <fputs@plt+0x724b4>
   82fc0:	ldr	r1, [r4, #4]
   82fc4:	mov	r2, #20
   82fc8:	ldr	r0, [sp, #52]	; 0x34
   82fcc:	mla	r2, r2, r0, r1
   82fd0:	str	r3, [r2, #8]
   82fd4:	ldr	r3, [sp, #76]	; 0x4c
   82fd8:	cmp	r3, #0
   82fdc:	bne	8307c <fputs@plt+0x71f8c>
   82fe0:	ldr	r3, [sp, #68]	; 0x44
   82fe4:	mov	ip, #0
   82fe8:	mov	r1, #1
   82fec:	mov	r0, r7
   82ff0:	ldr	r2, [sp, #120]	; 0x78
   82ff4:	str	r3, [sp]
   82ff8:	ldr	r3, [sp, #84]	; 0x54
   82ffc:	str	r2, [sp, #4]
   83000:	str	r1, [sp, #8]
   83004:	str	ip, [sp, #12]
   83008:	str	ip, [sp, #16]
   8300c:	ldr	r1, [sp, #32]
   83010:	ldr	r2, [sp, #60]	; 0x3c
   83014:	bl	2fd08 <fputs@plt+0x1ec18>
   83018:	b	82a34 <fputs@plt+0x71944>
   8301c:	mov	r1, #70	; 0x46
   83020:	mov	r0, r4
   83024:	str	fp, [sp]
   83028:	ldr	r6, [sp, #60]	; 0x3c
   8302c:	ldr	r3, [sp, #56]	; 0x38
   83030:	mov	r2, r6
   83034:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83038:	str	r0, [sp, #52]	; 0x34
   8303c:	mvn	r0, #0
   83040:	mov	r2, r6
   83044:	ldr	r3, [sp, #120]	; 0x78
   83048:	ldr	r1, [sp, #32]
   8304c:	str	r3, [sp]
   83050:	str	r0, [sp, #4]
   83054:	mov	r0, r7
   83058:	ldr	r3, [sp, #84]	; 0x54
   8305c:	bl	6537c <fputs@plt+0x5428c>
   83060:	ldr	r3, [sp, #80]	; 0x50
   83064:	cmp	r3, #0
   83068:	bne	82f60 <fputs@plt+0x71e70>
   8306c:	ldr	r3, [sp, #164]	; 0xa4
   83070:	cmp	r3, #0
   83074:	bne	82f90 <fputs@plt+0x71ea0>
   83078:	b	82fe0 <fputs@plt+0x71ef0>
   8307c:	ldr	r6, [sp, #32]
   83080:	mov	r2, #0
   83084:	mov	r0, r7
   83088:	ldr	r1, [sp, #40]	; 0x28
   8308c:	ldr	r5, [sp, #68]	; 0x44
   83090:	ldr	ip, [sp, #132]	; 0x84
   83094:	mov	r3, r5
   83098:	stm	sp, {r1, ip}
   8309c:	mov	r1, r6
   830a0:	bl	7c2a4 <fputs@plt+0x6b1b4>
   830a4:	mov	ip, #0
   830a8:	mov	lr, #1
   830ac:	str	r5, [sp]
   830b0:	ldr	r1, [sp, #120]	; 0x78
   830b4:	mov	r0, r7
   830b8:	ldr	r2, [sp, #60]	; 0x3c
   830bc:	ldr	r3, [sp, #84]	; 0x54
   830c0:	stmib	sp, {r1, lr}
   830c4:	mov	r1, r6
   830c8:	str	ip, [sp, #12]
   830cc:	str	ip, [sp, #16]
   830d0:	bl	2fd08 <fputs@plt+0x1ec18>
   830d4:	ldr	r3, [r7]
   830d8:	ldr	r3, [r3, #24]
   830dc:	tst	r3, #524288	; 0x80000
   830e0:	beq	82a34 <fputs@plt+0x71944>
   830e4:	mov	r3, fp
   830e8:	ldr	r2, [sp, #36]	; 0x24
   830ec:	ldr	r1, [sp, #40]	; 0x28
   830f0:	ldr	r0, [sp, #132]	; 0x84
   830f4:	str	r1, [sp]
   830f8:	ldr	r1, [sp, #32]
   830fc:	str	r0, [sp, #4]
   83100:	mov	r0, r7
   83104:	bl	7f4b0 <fputs@plt+0x6e3c0>
   83108:	b	82a34 <fputs@plt+0x71944>
   8310c:	andeq	r6, r1, r8, asr #17
   83110:	andeq	r3, r1, r4, lsr #19
   83114:	andeq	r3, r1, ip, lsr #18
   83118:	andeq	r8, r1, r0, ror #17
   8311c:	muleq	r1, r4, r8
   83120:	andeq	r0, r3, ip, asr #7
   83124:	andeq	r0, r3, r0, lsr #5
   83128:	mvn	r0, #0
   8312c:	ldr	r1, [sp, #32]
   83130:	ldr	r2, [sp, #120]	; 0x78
   83134:	ldr	r3, [sp, #84]	; 0x54
   83138:	str	r2, [sp]
   8313c:	str	r0, [sp, #4]
   83140:	mov	r0, r7
   83144:	ldr	r2, [sp, #60]	; 0x3c
   83148:	bl	6537c <fputs@plt+0x5428c>
   8314c:	ldr	r3, [sp, #56]	; 0x38
   83150:	cmp	r3, #0
   83154:	beq	83214 <fputs@plt+0x72124>
   83158:	mov	r0, #0
   8315c:	mov	r1, #95	; 0x5f
   83160:	ldr	r2, [sp, #60]	; 0x3c
   83164:	mov	r3, r0
   83168:	str	r0, [sp]
   8316c:	mov	r0, r4
   83170:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83174:	ldr	r3, [sp, #164]	; 0xa4
   83178:	cmp	r3, #0
   8317c:	movne	r5, #1
   83180:	cmp	r5, #0
   83184:	beq	82fd4 <fputs@plt+0x71ee4>
   83188:	ldr	r2, [r4, #24]
   8318c:	ldr	r3, [r4, #32]
   83190:	sub	r1, r3, #1
   83194:	str	r1, [r2, #96]	; 0x60
   83198:	b	82fb0 <fputs@plt+0x71ec0>
   8319c:	ldr	r1, [sp, #40]	; 0x28
   831a0:	mov	r2, fp
   831a4:	mov	r0, r7
   831a8:	ldr	r3, [sp, #124]	; 0x7c
   831ac:	ldr	ip, [sp, #132]	; 0x84
   831b0:	stm	sp, {r1, ip}
   831b4:	ldr	r1, [sp, #32]
   831b8:	bl	7c2a4 <fputs@plt+0x6b1b4>
   831bc:	ldr	r3, [sp, #164]	; 0xa4
   831c0:	cmp	r3, #0
   831c4:	moveq	r3, r5
   831c8:	movne	r3, #1
   831cc:	cmp	r3, #0
   831d0:	beq	8323c <fputs@plt+0x7214c>
   831d4:	ldr	r3, [sp, #56]	; 0x38
   831d8:	cmp	r3, #0
   831dc:	bne	82f08 <fputs@plt+0x71e18>
   831e0:	mov	r1, #70	; 0x46
   831e4:	mov	r0, r4
   831e8:	str	fp, [sp]
   831ec:	ldr	r6, [sp, #60]	; 0x3c
   831f0:	ldr	r3, [sp, #56]	; 0x38
   831f4:	mov	r2, r6
   831f8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   831fc:	ldr	r3, [sp, #120]	; 0x78
   83200:	str	r3, [sp]
   83204:	str	r0, [sp, #52]	; 0x34
   83208:	mvn	r0, #0
   8320c:	ldr	r3, [sp, #84]	; 0x54
   83210:	b	82f4c <fputs@plt+0x71e5c>
   83214:	ldr	r3, [sp, #164]	; 0xa4
   83218:	cmp	r3, #0
   8321c:	beq	82fe0 <fputs@plt+0x71ef0>
   83220:	ldr	r2, [sp, #56]	; 0x38
   83224:	ldr	r3, [r4, #32]
   83228:	str	r2, [sp, #52]	; 0x34
   8322c:	ldr	r2, [r4, #24]
   83230:	sub	r1, r3, #1
   83234:	str	r1, [r2, #96]	; 0x60
   83238:	b	82fb0 <fputs@plt+0x71ec0>
   8323c:	mvn	r0, #0
   83240:	ldr	r1, [sp, #32]
   83244:	ldr	r2, [sp, #120]	; 0x78
   83248:	ldr	r3, [sp, #84]	; 0x54
   8324c:	str	r2, [sp]
   83250:	str	r0, [sp, #4]
   83254:	mov	r0, r7
   83258:	ldr	r2, [sp, #60]	; 0x3c
   8325c:	bl	6537c <fputs@plt+0x5428c>
   83260:	b	83158 <fputs@plt+0x72068>
   83264:	mov	r3, #1
   83268:	mov	r0, r4
   8326c:	str	r1, [sp]
   83270:	mov	r1, #37	; 0x25
   83274:	ldr	r2, [sp, #136]	; 0x88
   83278:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8327c:	b	82a4c <fputs@plt+0x7195c>
   83280:	ldr	r8, [sp, #80]	; 0x50
   83284:	ldr	r6, [sp, #84]	; 0x54
   83288:	ldr	r1, [sp, #64]	; 0x40
   8328c:	mov	r3, r1
   83290:	ldr	r2, [r3, #60]!	; 0x3c
   83294:	ldr	r3, [r3, #4]
   83298:	strd	r2, [sp, #176]	; 0xb0
   8329c:	ldrb	r3, [r1, #40]	; 0x28
   832a0:	cmp	r3, #0
   832a4:	str	r3, [sp, #52]	; 0x34
   832a8:	beq	833c0 <fputs@plt+0x722d0>
   832ac:	mov	r2, r9
   832b0:	add	r1, r5, #4
   832b4:	ldr	r0, [r5]
   832b8:	bl	20ea4 <fputs@plt+0xfdb4>
   832bc:	ldr	r3, [r7, #416]	; 0x1a0
   832c0:	cmp	r3, #0
   832c4:	strbeq	r3, [r7, #20]
   832c8:	mov	r0, r7
   832cc:	ldr	r1, [sp, #32]
   832d0:	bl	47e74 <fputs@plt+0x36d84>
   832d4:	ldr	r1, [sp, #68]	; 0x44
   832d8:	mov	r3, sl
   832dc:	mov	r2, #0
   832e0:	mov	r0, r5
   832e4:	str	r1, [sp]
   832e8:	mov	r1, #12
   832ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   832f0:	mov	r1, r0
   832f4:	mov	r2, fp
   832f8:	mvn	r3, #9
   832fc:	mov	r0, r5
   83300:	bl	2300c <fputs@plt+0x11f1c>
   83304:	ldr	r3, [r5]
   83308:	ldr	r2, [sp, #256]	; 0x100
   8330c:	ldrb	r3, [r3, #69]	; 0x45
   83310:	cmp	r2, #10
   83314:	moveq	r2, #2
   83318:	cmp	r3, #0
   8331c:	str	r2, [sp, #256]	; 0x100
   83320:	bne	83330 <fputs@plt+0x72240>
   83324:	uxtb	r1, r2
   83328:	mov	r0, r5
   8332c:	bl	1bc28 <fputs@plt+0xab38>
   83330:	ldr	r3, [r7, #416]	; 0x1a0
   83334:	mov	r2, #1
   83338:	ldr	r1, [sp, #52]	; 0x34
   8333c:	cmp	r3, #0
   83340:	movne	r7, r3
   83344:	cmp	r1, #0
   83348:	strb	r2, [r7, #21]
   8334c:	bne	83488 <fputs@plt+0x72398>
   83350:	add	r3, r9, r2
   83354:	mov	r0, r5
   83358:	str	r1, [sp]
   8335c:	mov	r2, r6
   83360:	mov	r1, #7
   83364:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83368:	ldr	r1, [r5]
   8336c:	cmp	r9, #0
   83370:	ldr	r3, [r5, #32]
   83374:	ldr	r0, [r5, #24]
   83378:	sub	r2, r3, #1
   8337c:	movlt	r9, r2
   83380:	str	r2, [r0, #96]	; 0x60
   83384:	ldrb	r2, [r1, #69]	; 0x45
   83388:	cmp	r2, #0
   8338c:	bne	83478 <fputs@plt+0x72388>
   83390:	ldr	r2, [r5, #4]
   83394:	mov	r1, #20
   83398:	mla	r9, r1, r9, r2
   8339c:	mov	r1, #0
   833a0:	mov	r2, r6
   833a4:	str	r3, [r9, #8]
   833a8:	mov	r0, r5
   833ac:	mov	r3, r1
   833b0:	str	r1, [sp]
   833b4:	mov	r1, #61	; 0x3d
   833b8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   833bc:	b	82848 <fputs@plt+0x71758>
   833c0:	mov	r1, #49	; 0x31
   833c4:	mov	r0, r5
   833c8:	ldr	r2, [sp, #68]	; 0x44
   833cc:	ldr	r3, [sp, #76]	; 0x4c
   833d0:	add	r4, r3, #1
   833d4:	mov	r3, sl
   833d8:	str	r4, [sp]
   833dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   833e0:	ldr	r9, [sp, #52]	; 0x34
   833e4:	mov	r2, r6
   833e8:	mov	r1, #74	; 0x4a
   833ec:	mov	r0, r5
   833f0:	ldr	r3, [sp, #72]	; 0x48
   833f4:	str	r9, [sp]
   833f8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   833fc:	ldr	r1, [sp, #72]	; 0x48
   83400:	mov	r3, r4
   83404:	mov	r2, r6
   83408:	mov	r0, r5
   8340c:	mov	r4, r9
   83410:	str	r1, [sp]
   83414:	mov	r1, #75	; 0x4b
   83418:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8341c:	ldr	r0, [sp, #64]	; 0x40
   83420:	bl	2f4f4 <fputs@plt+0x1e404>
   83424:	mov	r3, r9
   83428:	mov	r2, r6
   8342c:	str	r9, [sp]
   83430:	mov	r1, #108	; 0x6c
   83434:	mov	r0, r5
   83438:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8343c:	cmp	sl, #0
   83440:	mov	r9, r0
   83444:	ble	832c8 <fputs@plt+0x721d8>
   83448:	ldr	r3, [sp, #68]	; 0x44
   8344c:	mov	r2, r6
   83450:	mov	r1, #47	; 0x2f
   83454:	add	r0, r3, r4
   83458:	mov	r3, r4
   8345c:	add	r4, r4, #1
   83460:	str	r0, [sp]
   83464:	mov	r0, r5
   83468:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8346c:	cmp	r4, sl
   83470:	bne	83448 <fputs@plt+0x72358>
   83474:	b	832c8 <fputs@plt+0x721d8>
   83478:	ldr	r9, [pc, #-864]	; 83120 <fputs@plt+0x72030>
   8347c:	add	r9, pc, r9
   83480:	add	r9, r9, #4
   83484:	b	8339c <fputs@plt+0x722ac>
   83488:	ldr	r0, [sp, #64]	; 0x40
   8348c:	bl	2f4f4 <fputs@plt+0x1e404>
   83490:	b	82848 <fputs@plt+0x71758>
   83494:	mov	r0, r5
   83498:	ldr	r2, [sp, #56]	; 0x38
   8349c:	ldr	r1, [sp, #100]	; 0x64
   834a0:	str	r1, [sp]
   834a4:	mov	r1, #103	; 0x67
   834a8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   834ac:	b	82dcc <fputs@plt+0x71cdc>
   834b0:	ldr	r5, [sp, #32]
   834b4:	mov	r0, r4
   834b8:	ldr	r2, [sp, #140]	; 0x8c
   834bc:	mov	r1, r5
   834c0:	bl	2e77c <fputs@plt+0x1d68c>
   834c4:	mov	r0, #1
   834c8:	mov	r2, r5
   834cc:	str	sl, [sp, #16]
   834d0:	ldr	ip, [sp, #256]	; 0x100
   834d4:	ldr	r3, [sp, #36]	; 0x24
   834d8:	ldr	r1, [sp, #116]	; 0x74
   834dc:	stm	sp, {r0, r2, fp, ip}
   834e0:	mov	r2, #110	; 0x6e
   834e4:	mov	r0, r7
   834e8:	bl	7fc68 <fputs@plt+0x6eb78>
   834ec:	ldr	r3, [sp, #56]	; 0x38
   834f0:	ldr	r2, [sp, #60]	; 0x3c
   834f4:	cmp	r3, #0
   834f8:	mov	r3, sl
   834fc:	beq	83590 <fputs@plt+0x724a0>
   83500:	ldr	ip, [sp, #88]	; 0x58
   83504:	mov	r1, #68	; 0x44
   83508:	mov	r0, r4
   8350c:	stm	sp, {r9, ip}
   83510:	bl	2e5f0 <fputs@plt+0x1d500>
   83514:	ldr	r3, [sp, #32]
   83518:	ldrsh	r6, [r3, #34]	; 0x22
   8351c:	cmp	r6, #0
   83520:	ble	82a28 <fputs@plt+0x71938>
   83524:	ldr	r3, [sp, #40]	; 0x28
   83528:	mov	r5, #0
   8352c:	sub	r3, r3, #4
   83530:	str	r3, [sp, #64]	; 0x40
   83534:	b	83544 <fputs@plt+0x72454>
   83538:	add	r5, r5, #1
   8353c:	cmp	r6, r5
   83540:	ble	82a28 <fputs@plt+0x71938>
   83544:	ldr	r2, [sp, #64]	; 0x40
   83548:	ldr	r3, [r2, #4]!
   8354c:	cmp	r3, #0
   83550:	str	r2, [sp, #64]	; 0x40
   83554:	bge	83538 <fputs@plt+0x72448>
   83558:	ldr	r1, [sp, #32]
   8355c:	mov	r0, r4
   83560:	ldr	r2, [sp, #60]	; 0x3c
   83564:	ldr	r3, [sp, #140]	; 0x8c
   83568:	ldrsh	lr, [r1, #32]
   8356c:	add	ip, r5, r3
   83570:	mov	r3, r5
   83574:	cmp	lr, r5
   83578:	beq	83538 <fputs@plt+0x72448>
   8357c:	str	ip, [sp]
   83580:	bl	4636c <fputs@plt+0x3527c>
   83584:	ldr	r1, [sp, #32]
   83588:	ldrsh	r6, [r1, #34]	; 0x22
   8358c:	b	83538 <fputs@plt+0x72448>
   83590:	mov	r1, #70	; 0x46
   83594:	mov	r0, r4
   83598:	str	fp, [sp]
   8359c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   835a0:	b	83514 <fputs@plt+0x72424>
   835a4:	ldr	r2, [pc, #-1160]	; 83124 <fputs@plt+0x72034>
   835a8:	add	r2, pc, r2
   835ac:	add	r2, r2, #4
   835b0:	b	82fd0 <fputs@plt+0x71ee0>
   835b4:	ldr	r1, [sp, #56]	; 0x38
   835b8:	mov	r3, sl
   835bc:	mov	r0, r4
   835c0:	mov	r2, r1
   835c4:	str	r1, [sp]
   835c8:	mov	r1, #13
   835cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   835d0:	b	82ad0 <fputs@plt+0x719e0>
   835d4:	ldr	r3, [r8, #24]
   835d8:	tst	r3, #128	; 0x80
   835dc:	bne	827f8 <fputs@plt+0x71708>
   835e0:	b	82848 <fputs@plt+0x71758>
   835e4:	ldr	r3, [sp, #256]	; 0x100
   835e8:	cmp	r3, #5
   835ec:	beq	8361c <fputs@plt+0x7252c>
   835f0:	ldr	r3, [sp, #32]
   835f4:	ldr	r3, [r3, #8]
   835f8:	cmp	r3, #0
   835fc:	bne	83610 <fputs@plt+0x72520>
   83600:	b	8362c <fputs@plt+0x7253c>
   83604:	ldr	r3, [r3, #20]
   83608:	cmp	r3, #0
   8360c:	beq	8362c <fputs@plt+0x7253c>
   83610:	ldrb	r2, [r3, #54]	; 0x36
   83614:	cmp	r2, #5
   83618:	bne	83604 <fputs@plt+0x72514>
   8361c:	mov	r1, #1
   83620:	ldr	r0, [sp, #104]	; 0x68
   83624:	ldr	r2, [sp, #144]	; 0x90
   83628:	bl	10ebc <memset@plt>
   8362c:	ldr	r3, [sp, #72]	; 0x48
   83630:	cmp	r3, #0
   83634:	beq	8370c <fputs@plt+0x7261c>
   83638:	ldr	r3, [sp, #176]	; 0xb0
   8363c:	cmp	r3, #0
   83640:	blt	83658 <fputs@plt+0x72568>
   83644:	ldr	r1, [sp, #104]	; 0x68
   83648:	ldr	r2, [sp, #112]	; 0x70
   8364c:	sub	r3, r3, r2
   83650:	mov	r2, #0
   83654:	strb	r2, [r1, r3]
   83658:	ldr	r3, [sp, #180]	; 0xb4
   8365c:	cmp	r3, #0
   83660:	blt	83678 <fputs@plt+0x72588>
   83664:	ldr	r1, [sp, #104]	; 0x68
   83668:	ldr	r2, [sp, #112]	; 0x70
   8366c:	sub	r3, r3, r2
   83670:	mov	r2, #0
   83674:	strb	r2, [r1, r3]
   83678:	ldr	r3, [sp, #32]
   8367c:	ldrb	ip, [r3, #42]	; 0x2a
   83680:	ands	ip, ip, #16
   83684:	bne	836b0 <fputs@plt+0x725c0>
   83688:	ldr	r0, [sp, #104]	; 0x68
   8368c:	mov	r3, ip
   83690:	mov	r2, #55	; 0x37
   83694:	ldr	r1, [sp, #112]	; 0x70
   83698:	str	ip, [sp, #12]
   8369c:	str	r1, [sp]
   836a0:	stmib	sp, {r0, ip}
   836a4:	mov	r0, r7
   836a8:	ldr	r1, [sp, #32]
   836ac:	bl	3fb9c <fputs@plt+0x2eaac>
   836b0:	ldr	r3, [sp, #60]	; 0x3c
   836b4:	ldr	r2, [sp, #112]	; 0x70
   836b8:	sub	r3, r3, r2
   836bc:	ldr	r2, [sp, #104]	; 0x68
   836c0:	ldrb	r3, [r2, r3]
   836c4:	cmp	r3, #0
   836c8:	beq	825dc <fputs@plt+0x714ec>
   836cc:	mov	r1, #68	; 0x44
   836d0:	mov	r0, r4
   836d4:	ldr	r2, [sp, #60]	; 0x3c
   836d8:	ldr	ip, [sp, #88]	; 0x58
   836dc:	ldr	r3, [sp, #92]	; 0x5c
   836e0:	stm	sp, {r9, ip}
   836e4:	bl	2e5f0 <fputs@plt+0x1d500>
   836e8:	b	825dc <fputs@plt+0x714ec>
   836ec:	ldr	r1, [sp, #72]	; 0x48
   836f0:	mov	r3, fp
   836f4:	mov	r0, r4
   836f8:	ldr	r2, [sp, #108]	; 0x6c
   836fc:	str	r1, [sp]
   83700:	mov	r1, #129	; 0x81
   83704:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83708:	b	82580 <fputs@plt+0x71490>
   8370c:	ldr	r3, [sp, #32]
   83710:	ldrb	r3, [r3, #42]	; 0x2a
   83714:	tst	r3, #16
   83718:	bne	83748 <fputs@plt+0x72658>
   8371c:	ldr	ip, [sp, #72]	; 0x48
   83720:	mov	r2, #55	; 0x37
   83724:	mov	r0, r7
   83728:	ldr	lr, [sp, #104]	; 0x68
   8372c:	ldr	r1, [sp, #112]	; 0x70
   83730:	mov	r3, ip
   83734:	stm	sp, {r1, lr}
   83738:	str	ip, [sp, #8]
   8373c:	str	ip, [sp, #12]
   83740:	ldr	r1, [sp, #32]
   83744:	bl	3fb9c <fputs@plt+0x2eaac>
   83748:	ldr	r3, [sp, #56]	; 0x38
   8374c:	cmp	r3, #0
   83750:	beq	837bc <fputs@plt+0x726cc>
   83754:	ldr	r0, [r4, #24]
   83758:	mov	r5, #0
   8375c:	bl	2e338 <fputs@plt+0x1d248>
   83760:	mov	sl, r0
   83764:	mov	r1, #108	; 0x6c
   83768:	str	r5, [sp]
   8376c:	ldr	r6, [sp, #128]	; 0x80
   83770:	mov	r0, r4
   83774:	ldr	r3, [sp, #92]	; 0x5c
   83778:	mov	r2, r6
   8377c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83780:	mov	r3, r9
   83784:	mov	r2, r6
   83788:	str	r5, [sp]
   8378c:	mov	r1, #101	; 0x65
   83790:	mov	r0, r4
   83794:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83798:	mov	r3, sl
   8379c:	mov	r1, #68	; 0x44
   837a0:	str	r9, [sp]
   837a4:	str	r5, [sp, #4]
   837a8:	str	r0, [sp, #108]	; 0x6c
   837ac:	mov	r0, r4
   837b0:	ldr	r2, [sp, #60]	; 0x3c
   837b4:	bl	2e5f0 <fputs@plt+0x1d500>
   837b8:	b	8260c <fputs@plt+0x7151c>
   837bc:	mov	r1, #130	; 0x82
   837c0:	mov	r0, r4
   837c4:	str	fp, [sp]
   837c8:	ldr	r3, [sp, #92]	; 0x5c
   837cc:	ldr	r2, [sp, #108]	; 0x6c
   837d0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   837d4:	ldr	ip, [sp, #56]	; 0x38
   837d8:	mov	sl, r0
   837dc:	mov	r3, r0
   837e0:	mov	r1, #70	; 0x46
   837e4:	mov	r0, r4
   837e8:	str	fp, [sp]
   837ec:	ldr	r2, [sp, #60]	; 0x3c
   837f0:	str	ip, [sp, #108]	; 0x6c
   837f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   837f8:	b	8260c <fputs@plt+0x7151c>
   837fc:	mov	r0, #0
   83800:	mov	r2, fp
   83804:	ldr	r3, [sp, #68]	; 0x44
   83808:	mov	r1, #30
   8380c:	str	r0, [sp]
   83810:	mov	r0, r4
   83814:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83818:	b	82940 <fputs@plt+0x71850>
   8381c:	ldr	r5, [sp, #68]	; 0x44
   83820:	mov	r0, r7
   83824:	ldr	r1, [sp, #100]	; 0x64
   83828:	mov	r2, r5
   8382c:	bl	62638 <fputs@plt+0x51548>
   83830:	mov	r0, #0
   83834:	mov	r2, r5
   83838:	mov	r3, r0
   8383c:	mov	r1, #38	; 0x26
   83840:	str	r0, [sp]
   83844:	mov	r0, r4
   83848:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8384c:	b	82618 <fputs@plt+0x71528>
   83850:	ldr	r3, [sp, #76]	; 0x4c
   83854:	cmp	r3, #0
   83858:	ldreq	r5, [sp, #76]	; 0x4c
   8385c:	beq	82640 <fputs@plt+0x71550>
   83860:	ldr	r3, [r7]
   83864:	ldr	r3, [r3, #24]
   83868:	ands	r3, r3, #524288	; 0x80000
   8386c:	moveq	r5, r3
   83870:	beq	82640 <fputs@plt+0x71550>
   83874:	mov	r0, r7
   83878:	ldr	r1, [sp, #32]
   8387c:	bl	3f348 <fputs@plt+0x2e258>
   83880:	mov	r5, r0
   83884:	b	82640 <fputs@plt+0x71550>
   83888:	mov	r3, #0
   8388c:	str	r3, [sp, #80]	; 0x50
   83890:	str	r3, [sp, #96]	; 0x60
   83894:	str	r3, [sp, #100]	; 0x64
   83898:	str	r3, [sp, #132]	; 0x84
   8389c:	b	822f4 <fputs@plt+0x71204>
   838a0:	movw	r3, #48576	; 0xbdc0
   838a4:	movt	r3, #65520	; 0xfff0
   838a8:	str	r3, [sp, #128]	; 0x80
   838ac:	b	81ee4 <fputs@plt+0x70df4>
   838b0:	str	r2, [sp, #56]	; 0x38
   838b4:	b	81ff8 <fputs@plt+0x70f08>
   838b8:	ldr	r3, [sp, #80]	; 0x50
   838bc:	cmp	r3, #0
   838c0:	mov	r3, fp
   838c4:	bne	82464 <fputs@plt+0x71374>
   838c8:	str	fp, [sp, #68]	; 0x44
   838cc:	b	8246c <fputs@plt+0x7137c>
   838d0:	ldr	r3, [r7, #76]	; 0x4c
   838d4:	mov	r2, ip
   838d8:	mov	r1, #22
   838dc:	mov	r0, r4
   838e0:	add	r3, r3, #1
   838e4:	str	r3, [r7, #76]	; 0x4c
   838e8:	str	ip, [sp]
   838ec:	str	r3, [sp, #136]	; 0x88
   838f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   838f4:	b	825b8 <fputs@plt+0x714c8>
   838f8:	mov	r0, r8
   838fc:	ldr	r1, [sp, #56]	; 0x38
   83900:	bl	25eec <fputs@plt+0x14dfc>
   83904:	ldr	r6, [sp, #136]	; 0x88
   83908:	mov	r5, r0
   8390c:	mov	r2, r9
   83910:	mov	r3, sl
   83914:	mov	r1, #49	; 0x31
   83918:	mov	r0, r4
   8391c:	str	r6, [sp]
   83920:	mov	r9, r6
   83924:	bl	2e4e0 <fputs@plt+0x1d3f0>
   83928:	mov	r1, r0
   8392c:	mov	r3, sl
   83930:	mov	r2, r5
   83934:	mov	r0, r4
   83938:	bl	2300c <fputs@plt+0x11f1c>
   8393c:	ldr	r2, [sp, #72]	; 0x48
   83940:	mov	r3, r6
   83944:	mov	r1, #110	; 0x6e
   83948:	mov	r0, r4
   8394c:	str	r2, [sp]
   83950:	str	r2, [sp, #88]	; 0x58
   83954:	ldr	r2, [sp, #128]	; 0x80
   83958:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8395c:	b	82cb0 <fputs@plt+0x71bc0>
   83960:	strd	r4, [sp, #-36]!	; 0xffffffdc
   83964:	mov	r4, #0
   83968:	strd	r6, [sp, #8]
   8396c:	mov	r6, r0
   83970:	strd	r8, [sp, #16]
   83974:	strd	sl, [sp, #24]
   83978:	str	lr, [sp, #32]
   8397c:	sub	sp, sp, #60	; 0x3c
   83980:	str	r3, [sp, #8]
   83984:	mov	r3, #0
   83988:	str	r1, [sp, #36]	; 0x24
   8398c:	ldr	r1, [sp, #108]	; 0x6c
   83990:	str	r2, [sp, #32]
   83994:	mov	r2, #28
   83998:	str	r4, [sp, #52]	; 0x34
   8399c:	str	r4, [r1]
   839a0:	bl	2416c <fputs@plt+0x1307c>
   839a4:	subs	r3, r0, #0
   839a8:	str	r3, [sp, #20]
   839ac:	beq	83f94 <fputs@plt+0x72ea4>
   839b0:	mov	r3, #0
   839b4:	mov	r2, #544	; 0x220
   839b8:	mov	r0, r6
   839bc:	bl	240a0 <fputs@plt+0x12fb0>
   839c0:	subs	r3, r0, #0
   839c4:	str	r3, [sp, #16]
   839c8:	beq	83fb4 <fputs@plt+0x72ec4>
   839cc:	ldr	r3, [pc, #1596]	; 84010 <fputs@plt+0x72f20>
   839d0:	str	r4, [sp, #28]
   839d4:	ldr	r2, [sp, #104]	; 0x68
   839d8:	str	r4, [sp, #40]	; 0x28
   839dc:	ldr	r5, [pc, #1584]	; 84014 <fputs@plt+0x72f24>
   839e0:	add	r3, pc, r3
   839e4:	add	r3, r3, #3360	; 0xd20
   839e8:	subs	r2, r2, r4
   839ec:	add	r3, r3, #8
   839f0:	movne	r2, #1
   839f4:	add	r5, pc, r5
   839f8:	str	r2, [sp, #24]
   839fc:	str	r3, [sp, #44]	; 0x2c
   83a00:	ldr	r4, [sp, #16]
   83a04:	mov	r2, #544	; 0x220
   83a08:	mov	r1, #0
   83a0c:	mov	r0, r4
   83a10:	bl	10ebc <memset@plt>
   83a14:	mov	r0, r6
   83a18:	ldr	r1, [sp, #52]	; 0x34
   83a1c:	str	r6, [r4]
   83a20:	bl	19bf4 <fputs@plt+0x8b04>
   83a24:	ldr	r1, [r6, #20]
   83a28:	mov	r3, #0
   83a2c:	str	r3, [sp, #52]	; 0x34
   83a30:	cmp	r1, r3
   83a34:	ble	83a5c <fputs@plt+0x7296c>
   83a38:	ldr	r3, [r6, #16]
   83a3c:	add	r1, r3, r1, lsl #4
   83a40:	ldr	r2, [r3, #4]
   83a44:	add	r3, r3, #16
   83a48:	cmp	r2, #0
   83a4c:	ldmne	r2, {r0, r2}
   83a50:	strne	r0, [r2, #4]
   83a54:	cmp	r1, r3
   83a58:	bne	83a40 <fputs@plt+0x72950>
   83a5c:	mov	r1, #0
   83a60:	ldr	r0, [sp, #16]
   83a64:	ldrd	r2, [sp, #32]
   83a68:	bl	7acd0 <fputs@plt+0x69be0>
   83a6c:	subs	r3, r0, #0
   83a70:	str	r3, [sp, #12]
   83a74:	beq	83ee4 <fputs@plt+0x72df4>
   83a78:	ldr	r3, [sp, #12]
   83a7c:	ldrb	r3, [r3, #42]	; 0x2a
   83a80:	tst	r3, #16
   83a84:	bne	83ed0 <fputs@plt+0x72de0>
   83a88:	tst	r3, #32
   83a8c:	bne	83f1c <fputs@plt+0x72e2c>
   83a90:	ldr	r3, [sp, #12]
   83a94:	ldr	r8, [r3, #12]
   83a98:	cmp	r8, #0
   83a9c:	bne	83ff0 <fputs@plt+0x72f00>
   83aa0:	ldr	r3, [sp, #12]
   83aa4:	ldrsh	r7, [r3, #34]	; 0x22
   83aa8:	cmp	r7, #0
   83aac:	ble	83c10 <fputs@plt+0x72b20>
   83ab0:	ldr	r2, [sp, #8]
   83ab4:	mov	r4, r8
   83ab8:	ldr	r3, [pc, #1368]	; 84018 <fputs@plt+0x72f28>
   83abc:	ldr	r1, [sp, #12]
   83ac0:	ldrb	r2, [r2]
   83ac4:	add	r3, pc, r3
   83ac8:	ldr	ip, [pc, #1356]	; 8401c <fputs@plt+0x72f2c>
   83acc:	mov	fp, r3
   83ad0:	ldr	sl, [r1, #4]
   83ad4:	add	r3, r3, r2
   83ad8:	ldrb	r9, [r3, #336]	; 0x150
   83adc:	add	ip, pc, ip
   83ae0:	ldr	r1, [sl, r4, lsl #4]
   83ae4:	ldrb	r3, [r1]
   83ae8:	add	r2, fp, r3
   83aec:	ldrb	r2, [r2, #336]	; 0x150
   83af0:	cmp	r2, r9
   83af4:	bne	83b30 <fputs@plt+0x72a40>
   83af8:	cmp	r3, #0
   83afc:	beq	83c18 <fputs@plt+0x72b28>
   83b00:	ldr	r0, [sp, #8]
   83b04:	b	83b10 <fputs@plt+0x72a20>
   83b08:	cmp	r2, #0
   83b0c:	beq	83c18 <fputs@plt+0x72b28>
   83b10:	ldrb	r2, [r1, #1]!
   83b14:	ldrb	r3, [r0, #1]!
   83b18:	add	lr, ip, r2
   83b1c:	ldrb	lr, [lr, #336]	; 0x150
   83b20:	add	r3, ip, r3
   83b24:	ldrb	r3, [r3, #336]	; 0x150
   83b28:	cmp	lr, r3
   83b2c:	beq	83b08 <fputs@plt+0x72a18>
   83b30:	add	r4, r4, #1
   83b34:	cmp	r4, r7
   83b38:	bne	83ae0 <fputs@plt+0x729f0>
   83b3c:	mov	r0, r6
   83b40:	ldr	r1, [sp, #52]	; 0x34
   83b44:	mov	r5, #0
   83b48:	bl	19bf4 <fputs@plt+0x8b04>
   83b4c:	ldr	r1, [pc, #1228]	; 84020 <fputs@plt+0x72f30>
   83b50:	mov	r0, r6
   83b54:	mov	r4, #1
   83b58:	ldr	r2, [sp, #8]
   83b5c:	add	r1, pc, r1
   83b60:	bl	44c0c <fputs@plt+0x33b1c>
   83b64:	str	r0, [sp, #52]	; 0x34
   83b68:	ldr	r3, [sp, #20]
   83b6c:	ldr	r0, [r3, #20]
   83b70:	cmp	r0, #0
   83b74:	beq	83b7c <fputs@plt+0x72a8c>
   83b78:	bl	5964c <fputs@plt+0x4855c>
   83b7c:	mov	r0, r6
   83b80:	ldr	r1, [sp, #20]
   83b84:	bl	19bf4 <fputs@plt+0x8b04>
   83b88:	ldr	r3, [sp, #52]	; 0x34
   83b8c:	cmp	r3, #0
   83b90:	moveq	r2, r3
   83b94:	beq	83ba0 <fputs@plt+0x72ab0>
   83b98:	ldr	r2, [pc, #1156]	; 84024 <fputs@plt+0x72f34>
   83b9c:	add	r2, pc, r2
   83ba0:	mov	r1, r4
   83ba4:	mov	r0, r6
   83ba8:	bl	3a4a8 <fputs@plt+0x293b8>
   83bac:	mov	r0, r6
   83bb0:	ldr	r1, [sp, #52]	; 0x34
   83bb4:	bl	19bf4 <fputs@plt+0x8b04>
   83bb8:	ldr	r3, [sp, #16]
   83bbc:	cmp	r3, #0
   83bc0:	beq	83bcc <fputs@plt+0x72adc>
   83bc4:	mov	r0, r3
   83bc8:	bl	22398 <fputs@plt+0x112a8>
   83bcc:	mov	r0, r6
   83bd0:	ldr	r1, [sp, #16]
   83bd4:	bl	19bf4 <fputs@plt+0x8b04>
   83bd8:	ldrb	r3, [r6, #69]	; 0x45
   83bdc:	cmp	r3, #0
   83be0:	movne	r5, #1
   83be4:	cmp	r5, #0
   83be8:	bne	83f88 <fputs@plt+0x72e98>
   83bec:	ldr	r0, [r6, #56]	; 0x38
   83bf0:	and	r0, r0, r4
   83bf4:	add	sp, sp, #60	; 0x3c
   83bf8:	ldrd	r4, [sp]
   83bfc:	ldrd	r6, [sp, #8]
   83c00:	ldrd	r8, [sp, #16]
   83c04:	ldrd	sl, [sp, #24]
   83c08:	add	sp, sp, #32
   83c0c:	pop	{pc}		; (ldr pc, [sp], #4)
   83c10:	beq	83b3c <fputs@plt+0x72a4c>
   83c14:	mov	r4, r8
   83c18:	ldr	r3, [sp, #104]	; 0x68
   83c1c:	cmp	r3, #0
   83c20:	bne	83e40 <fputs@plt+0x72d50>
   83c24:	ldr	r0, [sp, #16]
   83c28:	bl	241a8 <fputs@plt+0x130b8>
   83c2c:	ldr	r3, [sp, #20]
   83c30:	cmp	r0, #0
   83c34:	mov	r7, r0
   83c38:	str	r0, [r3, #20]
   83c3c:	beq	83da8 <fputs@plt+0x72cb8>
   83c40:	ldr	r3, [sp, #12]
   83c44:	ldr	r9, [r3, #64]	; 0x40
   83c48:	cmp	r9, #0
   83c4c:	beq	84008 <fputs@plt+0x72f18>
   83c50:	mov	r1, r9
   83c54:	mov	r0, r6
   83c58:	bl	1cac4 <fputs@plt+0xb9d4>
   83c5c:	ldr	ip, [r9, #4]
   83c60:	mov	r2, r0
   83c64:	mov	r8, r0
   83c68:	mov	r1, #2
   83c6c:	mov	r0, r7
   83c70:	ldr	r3, [sp, #24]
   83c74:	str	ip, [sp, #4]
   83c78:	ldr	ip, [r9]
   83c7c:	str	ip, [sp]
   83c80:	bl	2e5f0 <fputs@plt+0x1d500>
   83c84:	ldr	r3, [r7]
   83c88:	ldrb	r3, [r3, #69]	; 0x45
   83c8c:	cmp	r3, #0
   83c90:	bne	83ca0 <fputs@plt+0x72bb0>
   83c94:	mov	r1, #1
   83c98:	mov	r0, r7
   83c9c:	bl	1bc28 <fputs@plt+0xab38>
   83ca0:	mov	r1, #9
   83ca4:	mov	r0, r7
   83ca8:	ldr	r2, [sp, #44]	; 0x2c
   83cac:	bl	30148 <fputs@plt+0x1f058>
   83cb0:	ldr	r2, [r7, #96]	; 0x60
   83cb4:	mov	r3, #1
   83cb8:	cmp	r8, #1
   83cbc:	lsl	r3, r3, r8
   83cc0:	mov	r9, r0
   83cc4:	orr	r2, r2, r3
   83cc8:	str	r2, [r7, #96]	; 0x60
   83ccc:	beq	83cf8 <fputs@plt+0x72c08>
   83cd0:	ldr	r2, [r7]
   83cd4:	ldr	r2, [r2, #16]
   83cd8:	add	r2, r2, r8, lsl #4
   83cdc:	ldr	r2, [r2, #4]
   83ce0:	ldrb	r2, [r2, #9]
   83ce4:	cmp	r2, #0
   83ce8:	beq	83cf8 <fputs@plt+0x72c08>
   83cec:	ldr	r2, [r7, #100]	; 0x64
   83cf0:	orr	r3, r2, r3
   83cf4:	str	r3, [r7, #100]	; 0x64
   83cf8:	ldrb	r3, [r6, #69]	; 0x45
   83cfc:	cmp	r3, #0
   83d00:	beq	83d20 <fputs@plt+0x72c30>
   83d04:	ldr	r3, [sp, #20]
   83d08:	ldr	r2, [sp, #24]
   83d0c:	str	r2, [r3]
   83d10:	str	r4, [r3, #12]
   83d14:	str	r6, [r3, #24]
   83d18:	ldr	r4, [sp, #40]	; 0x28
   83d1c:	b	83e24 <fputs@plt+0x72d34>
   83d20:	ldr	r2, [sp, #12]
   83d24:	mov	r1, #1
   83d28:	mov	r0, r7
   83d2c:	ldr	lr, [sp, #24]
   83d30:	ldr	ip, [r2, #28]
   83d34:	ldr	r2, [r2]
   83d38:	stmib	r9, {r8, ip, lr}
   83d3c:	bl	2300c <fputs@plt+0x11f1c>
   83d40:	ldrb	r3, [r6, #69]	; 0x45
   83d44:	cmp	r3, #0
   83d48:	bne	83d04 <fputs@plt+0x72c14>
   83d4c:	ldr	ip, [sp, #12]
   83d50:	mvn	r1, #13
   83d54:	mov	r0, r7
   83d58:	ldr	r3, [sp, #104]	; 0x68
   83d5c:	ldr	r7, [sp, #16]
   83d60:	cmp	r3, #0
   83d64:	movne	r3, #55	; 0x37
   83d68:	add	r2, r7, #444	; 0x1bc
   83d6c:	strbne	r3, [r9, #20]
   83d70:	mov	r3, #1
   83d74:	ldr	lr, [ip, #28]
   83d78:	strb	r1, [r9, #21]
   83d7c:	mov	r1, r7
   83d80:	ldrsh	ip, [ip, #34]	; 0x22
   83d84:	str	lr, [r9, #28]
   83d88:	str	r8, [r9, #32]
   83d8c:	add	lr, ip, r3
   83d90:	str	lr, [r9, #36]	; 0x24
   83d94:	str	ip, [r9, #88]	; 0x58
   83d98:	strh	r3, [r2]
   83d9c:	str	r3, [r7, #72]	; 0x48
   83da0:	str	r3, [r7, #76]	; 0x4c
   83da4:	bl	2466c <fputs@plt+0x1357c>
   83da8:	ldrb	r3, [r6, #69]	; 0x45
   83dac:	ldr	r2, [sp, #24]
   83db0:	cmp	r3, #0
   83db4:	ldr	r3, [sp, #20]
   83db8:	str	r2, [r3]
   83dbc:	str	r4, [r3, #12]
   83dc0:	mov	r4, r3
   83dc4:	str	r6, [r3, #24]
   83dc8:	bne	83d18 <fputs@plt+0x72c28>
   83dcc:	mov	r1, #1
   83dd0:	ldr	r0, [r3, #20]
   83dd4:	ldrd	r2, [sp, #96]	; 0x60
   83dd8:	bl	3a160 <fputs@plt+0x29070>
   83ddc:	ldr	r1, [sp, #28]
   83de0:	mov	r0, r4
   83de4:	ldrd	r2, [sp, #96]	; 0x60
   83de8:	add	r4, r1, #1
   83dec:	add	r1, sp, #52	; 0x34
   83df0:	str	r1, [sp]
   83df4:	mov	r1, #17
   83df8:	str	r4, [sp, #28]
   83dfc:	str	r1, [sp, #40]	; 0x28
   83e00:	bl	79850 <fputs@plt+0x68760>
   83e04:	sub	r3, r0, #17
   83e08:	cmp	r4, #50	; 0x32
   83e0c:	clz	r3, r3
   83e10:	lsr	r3, r3, #5
   83e14:	moveq	r3, #0
   83e18:	cmp	r3, #0
   83e1c:	bne	83a00 <fputs@plt+0x72910>
   83e20:	mov	r4, r0
   83e24:	cmp	r4, #0
   83e28:	beq	83fb4 <fputs@plt+0x72ec4>
   83e2c:	movw	r5, #3082	; 0xc0a
   83e30:	sub	r5, r4, r5
   83e34:	clz	r5, r5
   83e38:	lsr	r5, r5, #5
   83e3c:	b	83b68 <fputs@plt+0x72a78>
   83e40:	ldr	r3, [r6, #24]
   83e44:	ldr	r2, [sp, #12]
   83e48:	tst	r3, #524288	; 0x80000
   83e4c:	ldr	r1, [r2, #8]
   83e50:	bne	83f34 <fputs@plt+0x72e44>
   83e54:	cmp	r1, #0
   83e58:	beq	83c24 <fputs@plt+0x72b34>
   83e5c:	ldrh	r0, [r1, #50]	; 0x32
   83e60:	cmp	r0, #0
   83e64:	beq	83e8c <fputs@plt+0x72d9c>
   83e68:	ldr	r3, [r1, #4]
   83e6c:	sub	r3, r3, #2
   83e70:	add	r0, r3, r0, lsl #1
   83e74:	ldrsh	r2, [r3, #2]!
   83e78:	cmn	r2, #2
   83e7c:	cmpne	r2, r4
   83e80:	moveq	r8, r5
   83e84:	cmp	r0, r3
   83e88:	bne	83e74 <fputs@plt+0x72d84>
   83e8c:	ldr	r1, [r1, #20]
   83e90:	cmp	r1, #0
   83e94:	bne	83e5c <fputs@plt+0x72d6c>
   83e98:	cmp	r8, #0
   83e9c:	beq	83c24 <fputs@plt+0x72b34>
   83ea0:	mov	r0, r6
   83ea4:	ldr	r1, [sp, #52]	; 0x34
   83ea8:	mov	r5, #0
   83eac:	bl	19bf4 <fputs@plt+0x8b04>
   83eb0:	ldr	r1, [pc, #368]	; 84028 <fputs@plt+0x72f38>
   83eb4:	mov	r2, r8
   83eb8:	mov	r0, r6
   83ebc:	mov	r4, #1
   83ec0:	add	r1, pc, r1
   83ec4:	bl	44c0c <fputs@plt+0x33b1c>
   83ec8:	str	r0, [sp, #52]	; 0x34
   83ecc:	b	83b68 <fputs@plt+0x72a78>
   83ed0:	ldr	r1, [pc, #340]	; 8402c <fputs@plt+0x72f3c>
   83ed4:	ldr	r0, [sp, #16]
   83ed8:	ldr	r2, [sp, #32]
   83edc:	add	r1, pc, r1
   83ee0:	bl	3aac4 <fputs@plt+0x299d4>
   83ee4:	ldr	r7, [sp, #16]
   83ee8:	ldr	r5, [r7, #4]
   83eec:	cmp	r5, #0
   83ef0:	moveq	r4, #1
   83ef4:	beq	83b68 <fputs@plt+0x72a78>
   83ef8:	mov	r0, r6
   83efc:	ldr	r1, [sp, #52]	; 0x34
   83f00:	mov	r5, #0
   83f04:	bl	19bf4 <fputs@plt+0x8b04>
   83f08:	ldr	r3, [r7, #4]
   83f0c:	mov	r4, #1
   83f10:	str	r5, [r7, #4]
   83f14:	str	r3, [sp, #52]	; 0x34
   83f18:	b	83b68 <fputs@plt+0x72a78>
   83f1c:	ldr	r1, [pc, #268]	; 84030 <fputs@plt+0x72f40>
   83f20:	ldr	r0, [sp, #16]
   83f24:	ldr	r2, [sp, #32]
   83f28:	add	r1, pc, r1
   83f2c:	bl	3aac4 <fputs@plt+0x299d4>
   83f30:	b	83ee4 <fputs@plt+0x72df4>
   83f34:	ldr	r7, [r2, #16]
   83f38:	mov	r3, r2
   83f3c:	cmp	r7, #0
   83f40:	beq	83fe0 <fputs@plt+0x72ef0>
   83f44:	ldr	lr, [pc, #232]	; 84034 <fputs@plt+0x72f44>
   83f48:	add	lr, pc, lr
   83f4c:	ldr	r0, [r7, #20]
   83f50:	cmp	r0, #0
   83f54:	movgt	r3, #0
   83f58:	addgt	ip, r7, #36	; 0x24
   83f5c:	ble	83f78 <fputs@plt+0x72e88>
   83f60:	ldr	r2, [ip, r3, lsl #3]
   83f64:	add	r3, r3, #1
   83f68:	cmp	r2, r4
   83f6c:	moveq	r8, lr
   83f70:	cmp	r3, r0
   83f74:	bne	83f60 <fputs@plt+0x72e70>
   83f78:	ldr	r7, [r7, #4]
   83f7c:	cmp	r7, #0
   83f80:	bne	83f4c <fputs@plt+0x72e5c>
   83f84:	b	83e90 <fputs@plt+0x72da0>
   83f88:	mov	r0, r6
   83f8c:	bl	210dc <fputs@plt+0xffec>
   83f90:	b	83bf4 <fputs@plt+0x72b04>
   83f94:	ldrb	r3, [r6, #69]	; 0x45
   83f98:	cmp	r3, #0
   83f9c:	ldr	r3, [sp, #20]
   83fa0:	str	r3, [sp, #16]
   83fa4:	beq	83fc8 <fputs@plt+0x72ed8>
   83fa8:	mov	r5, r3
   83fac:	mov	r4, r3
   83fb0:	b	83b7c <fputs@plt+0x72a8c>
   83fb4:	ldrb	r3, [r6, #69]	; 0x45
   83fb8:	cmp	r3, #0
   83fbc:	movne	r5, #0
   83fc0:	movne	r4, r5
   83fc4:	bne	83b68 <fputs@plt+0x72a78>
   83fc8:	ldr	r2, [sp, #20]
   83fcc:	mov	r5, #0
   83fd0:	mov	r4, r5
   83fd4:	ldr	r3, [sp, #108]	; 0x6c
   83fd8:	str	r2, [r3]
   83fdc:	b	83b88 <fputs@plt+0x72a98>
   83fe0:	cmp	r1, #0
   83fe4:	movne	r8, r7
   83fe8:	bne	83e5c <fputs@plt+0x72d6c>
   83fec:	b	83c24 <fputs@plt+0x72b34>
   83ff0:	ldr	r1, [pc, #64]	; 84038 <fputs@plt+0x72f48>
   83ff4:	ldr	r0, [sp, #16]
   83ff8:	ldr	r2, [sp, #32]
   83ffc:	add	r1, pc, r1
   84000:	bl	3aac4 <fputs@plt+0x299d4>
   84004:	b	83ee4 <fputs@plt+0x72df4>
   84008:	ldr	r3, [r9]
   8400c:	udf	#0
   84010:	andeq	r2, r1, r8, lsl #2
   84014:	andeq	r8, r1, r8, lsl #12
   84018:	andeq	r2, r1, r4, lsr #32
   8401c:	andeq	r2, r1, ip
   84020:	andeq	r7, r1, ip, lsr r6
   84024:	ldrdeq	r5, [r1], -r0
   84028:	strdeq	r7, [r1], -r0
   8402c:	andeq	r7, r1, r0, ror #4
   84030:	andeq	r7, r1, r4, lsr r2
   84034:	andeq	r7, r1, r8, ror #3
   84038:	andeq	r7, r1, r4, lsl #3
   8403c:	ldr	ip, [pc, #3572]	; 84e38 <fputs@plt+0x73d48>
   84040:	strd	r4, [sp, #-36]!	; 0xffffffdc
   84044:	mov	r5, r2
   84048:	strd	r6, [sp, #8]
   8404c:	mov	r7, r3
   84050:	strd	r8, [sp, #16]
   84054:	ldr	r9, [r0, #8]
   84058:	add	ip, pc, ip
   8405c:	strd	sl, [sp, #24]
   84060:	mov	fp, r0
   84064:	str	lr, [sp, #32]
   84068:	sub	sp, sp, #180	; 0xb4
   8406c:	ldr	sl, [r0]
   84070:	str	ip, [sp, #48]	; 0x30
   84074:	cmp	r9, #0
   84078:	beq	841dc <fputs@plt+0x730ec>
   8407c:	ldrb	ip, [r9, #89]	; 0x59
   84080:	mov	lr, #2
   84084:	add	r3, sp, #128	; 0x80
   84088:	mov	r2, r5
   8408c:	mov	r0, fp
   84090:	orr	ip, ip, #8
   84094:	strb	ip, [r9, #89]	; 0x59
   84098:	str	lr, [fp, #76]	; 0x4c
   8409c:	bl	3ad90 <fputs@plt+0x29ca0>
   840a0:	subs	r3, r0, #0
   840a4:	str	r3, [sp, #44]	; 0x2c
   840a8:	blt	841c0 <fputs@plt+0x730d0>
   840ac:	cmp	r3, #1
   840b0:	ldr	r4, [sl, #16]
   840b4:	beq	84210 <fputs@plt+0x73120>
   840b8:	mov	r0, sl
   840bc:	ldr	r1, [sp, #128]	; 0x80
   840c0:	bl	230c8 <fputs@plt+0x11fd8>
   840c4:	subs	r3, r0, #0
   840c8:	str	r3, [sp, #36]	; 0x24
   840cc:	beq	841c0 <fputs@plt+0x730d0>
   840d0:	ldr	r3, [sp, #216]	; 0xd8
   840d4:	cmp	r3, #0
   840d8:	bne	841f4 <fputs@plt+0x73104>
   840dc:	mov	r1, r7
   840e0:	mov	r0, sl
   840e4:	bl	230c8 <fputs@plt+0x11fd8>
   840e8:	str	r0, [sp, #40]	; 0x28
   840ec:	ldr	r3, [r5, #4]
   840f0:	mov	r0, fp
   840f4:	ldr	r7, [sp, #36]	; 0x24
   840f8:	ldr	r1, [sp, #44]	; 0x2c
   840fc:	cmp	r3, #0
   84100:	ldr	r8, [sp, #40]	; 0x28
   84104:	ldrne	r3, [r4, r1, lsl #4]
   84108:	lsl	r2, r1, #4
   8410c:	mov	r1, #19
   84110:	str	r3, [sp, #52]	; 0x34
   84114:	mov	r3, r8
   84118:	ldr	r6, [sp, #52]	; 0x34
   8411c:	str	r2, [sp, #60]	; 0x3c
   84120:	add	r2, r4, r2
   84124:	str	r6, [sp]
   84128:	str	r2, [sp, #56]	; 0x38
   8412c:	mov	r2, r7
   84130:	bl	3abe0 <fputs@plt+0x29af0>
   84134:	subs	r4, r0, #0
   84138:	bne	841a8 <fputs@plt+0x730b8>
   8413c:	add	r3, sp, #160	; 0xa0
   84140:	mov	r2, #14
   84144:	str	r4, [sl, #388]	; 0x184
   84148:	mov	r1, r6
   8414c:	mov	r0, sl
   84150:	str	r4, [sp, #160]	; 0xa0
   84154:	str	r7, [sp, #164]	; 0xa4
   84158:	str	r8, [sp, #168]	; 0xa8
   8415c:	str	r4, [sp, #172]	; 0xac
   84160:	bl	5b648 <fputs@plt+0x4a558>
   84164:	subs	r7, r0, #0
   84168:	beq	84224 <fputs@plt+0x73134>
   8416c:	cmp	r7, #12
   84170:	beq	84250 <fputs@plt+0x73160>
   84174:	ldr	r2, [sp, #160]	; 0xa0
   84178:	cmp	r2, #0
   8417c:	beq	84198 <fputs@plt+0x730a8>
   84180:	ldr	r1, [pc, #3252]	; 84e3c <fputs@plt+0x73d4c>
   84184:	mov	r0, fp
   84188:	add	r1, pc, r1
   8418c:	bl	3aac4 <fputs@plt+0x299d4>
   84190:	ldr	r0, [sp, #160]	; 0xa0
   84194:	bl	19898 <fputs@plt+0x87a8>
   84198:	ldr	r3, [fp, #68]	; 0x44
   8419c:	str	r7, [fp, #12]
   841a0:	add	r3, r3, #1
   841a4:	str	r3, [fp, #68]	; 0x44
   841a8:	mov	r0, sl
   841ac:	ldr	r1, [sp, #36]	; 0x24
   841b0:	bl	19bf4 <fputs@plt+0x8b04>
   841b4:	mov	r0, sl
   841b8:	ldr	r1, [sp, #40]	; 0x28
   841bc:	bl	19bf4 <fputs@plt+0x8b04>
   841c0:	add	sp, sp, #180	; 0xb4
   841c4:	ldrd	r4, [sp]
   841c8:	ldrd	r6, [sp, #8]
   841cc:	ldrd	r8, [sp, #16]
   841d0:	ldrd	sl, [sp, #24]
   841d4:	add	sp, sp, #32
   841d8:	pop	{pc}		; (ldr pc, [sp], #4)
   841dc:	str	r1, [sp, #36]	; 0x24
   841e0:	bl	2e580 <fputs@plt+0x1d490>
   841e4:	subs	r9, r0, #0
   841e8:	ldr	r1, [sp, #36]	; 0x24
   841ec:	beq	841c0 <fputs@plt+0x730d0>
   841f0:	b	8407c <fputs@plt+0x72f8c>
   841f4:	ldr	r1, [pc, #3140]	; 84e40 <fputs@plt+0x73d50>
   841f8:	mov	r2, r7
   841fc:	mov	r0, sl
   84200:	add	r1, pc, r1
   84204:	bl	44c0c <fputs@plt+0x33b1c>
   84208:	str	r0, [sp, #40]	; 0x28
   8420c:	b	840ec <fputs@plt+0x72ffc>
   84210:	mov	r0, fp
   84214:	bl	5d810 <fputs@plt+0x4c720>
   84218:	cmp	r0, #0
   8421c:	beq	840b8 <fputs@plt+0x72fc8>
   84220:	b	841c0 <fputs@plt+0x730d0>
   84224:	ldr	r0, [sp, #160]	; 0xa0
   84228:	cmp	r0, #0
   8422c:	beq	84248 <fputs@plt+0x73158>
   84230:	ldr	r1, [pc, #3084]	; 84e44 <fputs@plt+0x73d54>
   84234:	mov	r2, r0
   84238:	mov	r0, r9
   8423c:	add	r1, pc, r1
   84240:	bl	2ecf8 <fputs@plt+0x1dc08>
   84244:	ldr	r0, [sp, #160]	; 0xa0
   84248:	bl	19898 <fputs@plt+0x87a8>
   8424c:	b	841a8 <fputs@plt+0x730b8>
   84250:	ldr	r7, [pc, #3056]	; 84e48 <fputs@plt+0x73d58>
   84254:	mov	r6, #57	; 0x39
   84258:	mov	r3, r6
   8425c:	str	r9, [sp, #64]	; 0x40
   84260:	ldr	r2, [pc, #3044]	; 84e4c <fputs@plt+0x73d5c>
   84264:	str	r5, [sp, #68]	; 0x44
   84268:	ldr	r8, [sp, #36]	; 0x24
   8426c:	add	r7, pc, r7
   84270:	mov	r5, r7
   84274:	mov	r7, r6
   84278:	add	r2, pc, r2
   8427c:	mov	r6, r4
   84280:	mov	r4, r2
   84284:	b	842ac <fputs@plt+0x731bc>
   84288:	sublt	r7, r9, #1
   8428c:	addge	r6, r9, #1
   84290:	add	r3, r6, r7
   84294:	cmp	r6, r7
   84298:	asr	r2, r3, #1
   8429c:	bgt	841a8 <fputs@plt+0x730b8>
   842a0:	add	r2, r2, r2, lsl #1
   842a4:	add	r2, r4, r2, lsl #2
   842a8:	ldr	r5, [r2, #1312]	; 0x520
   842ac:	mov	r1, r5
   842b0:	mov	r0, r8
   842b4:	asr	r9, r3, #1
   842b8:	bl	29738 <fputs@plt+0x18648>
   842bc:	cmp	r0, #0
   842c0:	bne	84288 <fputs@plt+0x73198>
   842c4:	ldr	r2, [pc, #2948]	; 84e50 <fputs@plt+0x73d60>
   842c8:	lsl	r4, r9, #1
   842cc:	mov	r8, r9
   842d0:	mov	r7, r5
   842d4:	str	r0, [sp, #72]	; 0x48
   842d8:	add	r1, r4, r9
   842dc:	ldr	r9, [sp, #64]	; 0x40
   842e0:	ldr	r5, [sp, #68]	; 0x44
   842e4:	add	r2, pc, r2
   842e8:	add	r2, r2, r1, lsl #2
   842ec:	ldrb	r6, [r2, #1317]	; 0x525
   842f0:	tst	r6, #1
   842f4:	bne	86b64 <fputs@plt+0x75a74>
   842f8:	ldr	r2, [pc, #2900]	; 84e54 <fputs@plt+0x73d64>
   842fc:	add	r1, r4, r8
   84300:	add	r2, pc, r2
   84304:	add	r4, r2, r1, lsl #2
   84308:	ldrb	r2, [r4, #1316]	; 0x524
   8430c:	cmp	r2, #36	; 0x24
   84310:	addls	pc, pc, r2, lsl #2
   84314:	b	8658c <fputs@plt+0x7549c>
   84318:	b	8612c <fputs@plt+0x7503c>
   8431c:	b	85fc0 <fputs@plt+0x74ed0>
   84320:	b	864f0 <fputs@plt+0x75400>
   84324:	b	8658c <fputs@plt+0x7549c>
   84328:	b	864b0 <fputs@plt+0x753c0>
   8432c:	b	85bcc <fputs@plt+0x74adc>
   84330:	b	85ad8 <fputs@plt+0x749e8>
   84334:	b	8497c <fputs@plt+0x7388c>
   84338:	b	84904 <fputs@plt+0x73814>
   8433c:	b	8658c <fputs@plt+0x7549c>
   84340:	b	84848 <fputs@plt+0x73758>
   84344:	b	8477c <fputs@plt+0x7368c>
   84348:	b	863e4 <fputs@plt+0x752f4>
   8434c:	b	85dd4 <fputs@plt+0x74ce4>
   84350:	b	86214 <fputs@plt+0x75124>
   84354:	b	84680 <fputs@plt+0x73590>
   84358:	b	857dc <fputs@plt+0x746ec>
   8435c:	b	856c4 <fputs@plt+0x745d4>
   84360:	b	84d44 <fputs@plt+0x73c54>
   84364:	b	84be4 <fputs@plt+0x73af4>
   84368:	b	85644 <fputs@plt+0x74554>
   8436c:	b	8658c <fputs@plt+0x7549c>
   84370:	b	8559c <fputs@plt+0x744ac>
   84374:	b	84afc <fputs@plt+0x73a0c>
   84378:	b	84a04 <fputs@plt+0x73914>
   8437c:	b	85a44 <fputs@plt+0x74954>
   84380:	b	85978 <fputs@plt+0x74888>
   84384:	b	8596c <fputs@plt+0x7487c>
   84388:	b	85924 <fputs@plt+0x74834>
   8438c:	b	85eb8 <fputs@plt+0x74dc8>
   84390:	b	85aac <fputs@plt+0x749bc>
   84394:	b	85c38 <fputs@plt+0x74b48>
   84398:	b	845dc <fputs@plt+0x734ec>
   8439c:	b	84548 <fputs@plt+0x73458>
   843a0:	b	844dc <fputs@plt+0x733ec>
   843a4:	b	84480 <fputs@plt+0x73390>
   843a8:	b	843ac <fputs@plt+0x732bc>
   843ac:	ldr	r3, [r5]
   843b0:	ldr	r0, [sp, #40]	; 0x28
   843b4:	cmp	r3, #0
   843b8:	ldr	r3, [sp, #44]	; 0x2c
   843bc:	moveq	r3, #10
   843c0:	cmp	r0, #0
   843c4:	str	r3, [sp, #44]	; 0x2c
   843c8:	beq	84424 <fputs@plt+0x73334>
   843cc:	ldr	r3, [pc, #2692]	; 84e58 <fputs@plt+0x73d68>
   843d0:	ldrb	r2, [r0]
   843d4:	add	r3, pc, r3
   843d8:	add	r1, r3, r2
   843dc:	ldrb	r1, [r1, #336]	; 0x150
   843e0:	cmp	r1, #102	; 0x66
   843e4:	bne	875a8 <fputs@plt+0x764b8>
   843e8:	cmp	r2, #0
   843ec:	beq	875f4 <fputs@plt+0x76504>
   843f0:	ldr	ip, [pc, #2660]	; 84e5c <fputs@plt+0x73d6c>
   843f4:	add	ip, pc, ip
   843f8:	b	84404 <fputs@plt+0x73314>
   843fc:	cmp	r1, #0
   84400:	beq	875f4 <fputs@plt+0x76504>
   84404:	ldrb	r1, [r0, #1]!
   84408:	ldrb	r2, [ip, #1]!
   8440c:	add	lr, r3, r1
   84410:	ldrb	lr, [lr, #336]	; 0x150
   84414:	add	r2, r3, r2
   84418:	ldrb	r2, [r2, #336]	; 0x150
   8441c:	cmp	lr, r2
   84420:	beq	843fc <fputs@plt+0x7330c>
   84424:	ldr	r2, [pc, #2612]	; 84e60 <fputs@plt+0x73d70>
   84428:	mov	r5, #3
   8442c:	mov	r4, #1
   84430:	mov	r1, r5
   84434:	mov	r0, r9
   84438:	add	r2, pc, r2
   8443c:	add	r2, r2, #2496	; 0x9c0
   84440:	bl	2d800 <fputs@plt+0x1c710>
   84444:	mov	r1, #8
   84448:	mov	r0, r9
   8444c:	str	r4, [sp]
   84450:	str	r5, [fp, #76]	; 0x4c
   84454:	ldr	r2, [sp, #44]	; 0x2c
   84458:	ldr	r3, [sp, #72]	; 0x48
   8445c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84460:	mov	ip, #0
   84464:	mov	r3, r5
   84468:	mov	r2, r4
   8446c:	mov	r0, r9
   84470:	mov	r1, #33	; 0x21
   84474:	str	ip, [sp]
   84478:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8447c:	b	841a8 <fputs@plt+0x730b8>
   84480:	ldr	r0, [sp, #40]	; 0x28
   84484:	cmp	r0, #0
   84488:	beq	844a8 <fputs@plt+0x733b8>
   8448c:	mov	r3, #0
   84490:	add	r1, sp, #144	; 0x90
   84494:	str	r3, [sp, #144]	; 0x90
   84498:	bl	14450 <fputs@plt+0x3360>
   8449c:	mov	r0, sl
   844a0:	ldr	r1, [sp, #144]	; 0x90
   844a4:	bl	5adfc <fputs@plt+0x49d0c>
   844a8:	ldr	r3, [pc, #2484]	; 84e64 <fputs@plt+0x73d74>
   844ac:	mov	r0, r9
   844b0:	ldr	r2, [sl, #220]	; 0xdc
   844b4:	ldr	r1, [pc, #2476]	; 84e68 <fputs@plt+0x73d78>
   844b8:	add	r3, pc, r3
   844bc:	cmp	r2, r3
   844c0:	ldreq	r2, [sl, #224]	; 0xe0
   844c4:	movne	r2, #0
   844c8:	movne	r3, #0
   844cc:	add	r1, pc, r1
   844d0:	asreq	r3, r2, #31
   844d4:	bl	3004c <fputs@plt+0x1ef5c>
   844d8:	b	841a8 <fputs@plt+0x730b8>
   844dc:	ldr	r3, [sp, #40]	; 0x28
   844e0:	cmp	r3, #0
   844e4:	beq	8451c <fputs@plt+0x7342c>
   844e8:	add	r1, sp, #144	; 0x90
   844ec:	mov	r0, r3
   844f0:	bl	1f148 <fputs@plt+0xe058>
   844f4:	cmp	r0, #0
   844f8:	bne	8451c <fputs@plt+0x7342c>
   844fc:	ldrd	r2, [sp, #144]	; 0x90
   84500:	cmp	r2, #0
   84504:	sbcs	r1, r3, #0
   84508:	blt	8451c <fputs@plt+0x7342c>
   8450c:	bic	r2, r2, #-2147483648	; 0x80000000
   84510:	mov	r1, #11
   84514:	mov	r0, sl
   84518:	bl	5b3dc <fputs@plt+0x4a2ec>
   8451c:	mvn	r2, #0
   84520:	mov	r1, #11
   84524:	mov	r0, sl
   84528:	bl	5b3dc <fputs@plt+0x4a2ec>
   8452c:	ldr	r1, [pc, #2360]	; 84e6c <fputs@plt+0x73d7c>
   84530:	mov	r2, r0
   84534:	asr	r3, r0, #31
   84538:	mov	r0, r9
   8453c:	add	r1, pc, r1
   84540:	bl	3004c <fputs@plt+0x1ef5c>
   84544:	b	841a8 <fputs@plt+0x730b8>
   84548:	ldr	r3, [sp, #40]	; 0x28
   8454c:	cmp	r3, #0
   84550:	beq	87564 <fputs@plt+0x76474>
   84554:	ldr	r1, [sp, #40]	; 0x28
   84558:	ldrb	r3, [r1]
   8455c:	cmp	r3, #0
   84560:	beq	84590 <fputs@plt+0x734a0>
   84564:	ldr	ip, [sl]
   84568:	add	r3, sp, #144	; 0x90
   8456c:	mov	r2, #1
   84570:	mov	r0, ip
   84574:	ldr	r4, [ip, #32]
   84578:	blx	r4
   8457c:	cmp	r0, #0
   84580:	bne	8787c <fputs@plt+0x7678c>
   84584:	ldr	r3, [sp, #144]	; 0x90
   84588:	cmp	r3, #0
   8458c:	beq	8787c <fputs@plt+0x7678c>
   84590:	ldrb	r3, [sl, #68]	; 0x44
   84594:	cmp	r3, #1
   84598:	bls	87a24 <fputs@plt+0x76934>
   8459c:	ldr	r3, [pc, #2252]	; 84e70 <fputs@plt+0x73d80>
   845a0:	ldr	r2, [sp, #48]	; 0x30
   845a4:	ldr	r4, [r2, r3]
   845a8:	ldr	r0, [r4]
   845ac:	bl	19898 <fputs@plt+0x87a8>
   845b0:	ldr	r3, [sp, #40]	; 0x28
   845b4:	ldrb	r3, [r3]
   845b8:	cmp	r3, #0
   845bc:	streq	r3, [r4]
   845c0:	beq	841a8 <fputs@plt+0x730b8>
   845c4:	ldr	r0, [pc, #2216]	; 84e74 <fputs@plt+0x73d84>
   845c8:	ldr	r1, [sp, #40]	; 0x28
   845cc:	add	r0, pc, r0
   845d0:	bl	48364 <fputs@plt+0x37274>
   845d4:	str	r0, [r4]
   845d8:	b	841a8 <fputs@plt+0x730b8>
   845dc:	ldr	r3, [sp, #40]	; 0x28
   845e0:	cmp	r3, #0
   845e4:	beq	8776c <fputs@plt+0x7667c>
   845e8:	ldr	r3, [sp, #40]	; 0x28
   845ec:	ldrb	r2, [r3]
   845f0:	sub	r3, r2, #48	; 0x30
   845f4:	uxtb	r1, r3
   845f8:	cmp	r1, #2
   845fc:	bls	873b0 <fputs@plt+0x762c0>
   84600:	ldr	r3, [pc, #2160]	; 84e78 <fputs@plt+0x73d88>
   84604:	add	r3, pc, r3
   84608:	add	r1, r3, r2
   8460c:	ldrb	r1, [r1, #336]	; 0x150
   84610:	cmp	r1, #102	; 0x66
   84614:	bne	878ec <fputs@plt+0x767fc>
   84618:	cmp	r2, #0
   8461c:	beq	878e0 <fputs@plt+0x767f0>
   84620:	ldr	ip, [pc, #2132]	; 84e7c <fputs@plt+0x73d8c>
   84624:	ldr	r0, [sp, #40]	; 0x28
   84628:	add	ip, pc, ip
   8462c:	b	84638 <fputs@plt+0x73548>
   84630:	cmp	r1, #0
   84634:	beq	878e0 <fputs@plt+0x767f0>
   84638:	ldrb	r1, [r0, #1]!
   8463c:	ldrb	r2, [ip, #1]!
   84640:	add	lr, r3, r1
   84644:	ldrb	lr, [lr, #336]	; 0x150
   84648:	add	r2, r3, r2
   8464c:	ldrb	r2, [r2, #336]	; 0x150
   84650:	cmp	lr, r2
   84654:	beq	84630 <fputs@plt+0x73540>
   84658:	ldr	r4, [fp]
   8465c:	ldr	r5, [sp, #72]	; 0x48
   84660:	ldrb	r3, [r4, #68]	; 0x44
   84664:	cmp	r3, r5
   84668:	beq	841a8 <fputs@plt+0x730b8>
   8466c:	mov	r0, fp
   84670:	bl	58500 <fputs@plt+0x47410>
   84674:	cmp	r0, #0
   84678:	strbeq	r5, [r4, #68]	; 0x44
   8467c:	b	841a8 <fputs@plt+0x730b8>
   84680:	ldr	r3, [sp, #40]	; 0x28
   84684:	cmp	r3, #0
   84688:	beq	87284 <fputs@plt+0x76194>
   8468c:	add	r1, sp, #144	; 0x90
   84690:	ldr	r0, [sp, #40]	; 0x28
   84694:	bl	14450 <fputs@plt+0x3360>
   84698:	cmp	r0, #0
   8469c:	beq	87284 <fputs@plt+0x76194>
   846a0:	ldr	r3, [sp, #144]	; 0x90
   846a4:	cmp	r3, #0
   846a8:	ble	87284 <fputs@plt+0x76194>
   846ac:	ldr	r4, [sp, #44]	; 0x2c
   846b0:	mov	r5, #0
   846b4:	mov	r0, fp
   846b8:	mov	r1, r5
   846bc:	mov	r2, r4
   846c0:	bl	5dbbc <fputs@plt+0x4cacc>
   846c4:	mov	r3, #1
   846c8:	mov	r1, #22
   846cc:	str	r5, [sp]
   846d0:	mov	r0, r9
   846d4:	ldr	r2, [sp, #144]	; 0x90
   846d8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   846dc:	mov	r2, r4
   846e0:	mov	r3, r5
   846e4:	str	r5, [sp]
   846e8:	mov	r1, #146	; 0x92
   846ec:	mov	r0, r9
   846f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   846f4:	mov	r4, r0
   846f8:	mov	r3, r5
   846fc:	str	r5, [sp]
   84700:	mov	r2, #1
   84704:	mov	r1, #33	; 0x21
   84708:	mov	r0, r9
   8470c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84710:	mvn	r3, #0
   84714:	mov	r2, #1
   84718:	str	r5, [sp]
   8471c:	mov	r1, #37	; 0x25
   84720:	mov	r0, r9
   84724:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84728:	mov	r3, r4
   8472c:	mov	r2, #1
   84730:	str	r5, [sp]
   84734:	mov	r1, #138	; 0x8a
   84738:	mov	r0, r9
   8473c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84740:	ldr	r1, [r9]
   84744:	cmp	r4, r5
   84748:	ldr	r3, [r9, #32]
   8474c:	ldr	r0, [r9, #24]
   84750:	sub	r2, r3, #1
   84754:	movlt	r4, r2
   84758:	str	r2, [r0, #96]	; 0x60
   8475c:	ldrb	r2, [r1, #69]	; 0x45
   84760:	cmp	r2, r5
   84764:	bne	87290 <fputs@plt+0x761a0>
   84768:	ldr	r2, [r9, #4]
   8476c:	mov	r1, #20
   84770:	mla	r4, r1, r4, r2
   84774:	str	r3, [r4, #8]
   84778:	b	841a8 <fputs@plt+0x730b8>
   8477c:	ldr	r1, [sp, #44]	; 0x2c
   84780:	mov	r3, #1
   84784:	ldr	r2, [r9, #96]	; 0x60
   84788:	cmp	r1, r3
   8478c:	lsl	r3, r3, r1
   84790:	orr	r2, r2, r3
   84794:	str	r2, [r9, #96]	; 0x60
   84798:	beq	847c8 <fputs@plt+0x736d8>
   8479c:	ldr	r2, [r9]
   847a0:	ldr	r1, [sp, #60]	; 0x3c
   847a4:	ldr	r2, [r2, #16]
   847a8:	add	r8, r2, r1
   847ac:	ldr	r2, [r8, #4]
   847b0:	ldrb	r2, [r2, #9]
   847b4:	cmp	r2, #0
   847b8:	beq	847c8 <fputs@plt+0x736d8>
   847bc:	ldr	r2, [r9, #100]	; 0x64
   847c0:	orr	r3, r2, r3
   847c4:	str	r3, [r9, #100]	; 0x64
   847c8:	ldr	r3, [sp, #40]	; 0x28
   847cc:	cmp	r3, #0
   847d0:	beq	87504 <fputs@plt+0x76414>
   847d4:	mov	r3, #0
   847d8:	add	r1, sp, #144	; 0x90
   847dc:	ldr	r0, [sp, #40]	; 0x28
   847e0:	str	r3, [sp, #144]	; 0x90
   847e4:	bl	14450 <fputs@plt+0x3360>
   847e8:	ldr	r4, [sp, #144]	; 0x90
   847ec:	cmp	r4, #0
   847f0:	bge	84800 <fputs@plt+0x73710>
   847f4:	cmp	r4, #-2147483648	; 0x80000000
   847f8:	rsbne	r4, r4, #0
   847fc:	mvneq	r4, #-2147483648	; 0x80000000
   84800:	ldr	r5, [sp, #44]	; 0x2c
   84804:	mov	r0, fp
   84808:	mov	r1, #0
   8480c:	mov	r2, r5
   84810:	bl	5dbbc <fputs@plt+0x4cacc>
   84814:	mov	r2, r5
   84818:	mov	r0, r9
   8481c:	str	r4, [sp]
   84820:	mov	r3, #3
   84824:	mov	r1, #52	; 0x34
   84828:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8482c:	ldr	r2, [sp, #56]	; 0x38
   84830:	mov	r1, r4
   84834:	ldr	r0, [r2, #4]
   84838:	ldr	r3, [r2, #12]
   8483c:	str	r4, [r3, #80]	; 0x50
   84840:	bl	15b6c <fputs@plt+0x4a7c>
   84844:	b	841a8 <fputs@plt+0x730b8>
   84848:	ldr	r3, [pc, #1584]	; 84e80 <fputs@plt+0x73d90>
   8484c:	mov	r1, #3
   84850:	mov	r0, r9
   84854:	str	r1, [fp, #76]	; 0x4c
   84858:	add	r3, pc, r3
   8485c:	add	r2, r3, #2416	; 0x970
   84860:	add	r2, r2, #12
   84864:	bl	2d800 <fputs@plt+0x1c710>
   84868:	ldr	r3, [sl, #20]
   8486c:	cmp	r3, #0
   84870:	ble	841a8 <fputs@plt+0x730b8>
   84874:	ldr	r5, [pc, #1544]	; 84e84 <fputs@plt+0x73d94>
   84878:	ldr	r4, [pc, #1544]	; 84e88 <fputs@plt+0x73d98>
   8487c:	ldr	r6, [sp, #72]	; 0x48
   84880:	add	r5, pc, r5
   84884:	add	r4, pc, r4
   84888:	ldr	r2, [sl, #16]
   8488c:	mov	r0, r4
   84890:	add	r1, r2, r6, lsl #4
   84894:	ldr	r1, [r1, #4]
   84898:	cmp	r1, #0
   8489c:	beq	848f4 <fputs@plt+0x73804>
   848a0:	ldr	r3, [r1, #4]
   848a4:	ldr	r1, [r2, r6, lsl #4]
   848a8:	ldr	r3, [r3]
   848ac:	ldrb	r2, [r3, #16]
   848b0:	cmp	r2, #0
   848b4:	mov	r2, r5
   848b8:	ldreq	r0, [r3, #176]	; 0xb0
   848bc:	mov	r3, r6
   848c0:	str	r1, [sp]
   848c4:	mov	r1, #1
   848c8:	str	r0, [sp, #4]
   848cc:	mov	r0, r9
   848d0:	bl	2ec20 <fputs@plt+0x1db30>
   848d4:	mov	r0, #0
   848d8:	mov	r3, #3
   848dc:	mov	r2, #1
   848e0:	mov	r1, #33	; 0x21
   848e4:	str	r0, [sp]
   848e8:	mov	r0, r9
   848ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   848f0:	ldr	r3, [sl, #20]
   848f4:	add	r6, r6, #1
   848f8:	cmp	r3, r6
   848fc:	bgt	84888 <fputs@plt+0x73798>
   84900:	b	841a8 <fputs@plt+0x730b8>
   84904:	ldr	r3, [pc, #1408]	; 84e8c <fputs@plt+0x73d9c>
   84908:	mov	r1, #1
   8490c:	add	r2, sp, #144	; 0x90
   84910:	mov	r0, r9
   84914:	mov	r4, #0
   84918:	str	r1, [fp, #76]	; 0x4c
   8491c:	add	r3, pc, r3
   84920:	str	r3, [sp, #144]	; 0x90
   84924:	bl	2d800 <fputs@plt+0x1c710>
   84928:	ldr	r5, [sp, #72]	; 0x48
   8492c:	b	8494c <fputs@plt+0x7385c>
   84930:	bl	2e638 <fputs@plt+0x1d548>
   84934:	mov	r3, #1
   84938:	mov	r1, #33	; 0x21
   8493c:	str	r4, [sp]
   84940:	mov	r2, r3
   84944:	mov	r0, r9
   84948:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8494c:	mov	r0, r5
   84950:	add	r5, r5, #1
   84954:	bl	219f4 <fputs@plt+0x10904>
   84958:	subs	r3, r0, #0
   8495c:	mov	r1, #1
   84960:	mov	r0, r9
   84964:	mov	r2, r3
   84968:	bne	84930 <fputs@plt+0x73840>
   8496c:	ldrb	r2, [r9, #89]	; 0x59
   84970:	bfi	r2, r3, #3, #1
   84974:	strb	r2, [r9, #89]	; 0x59
   84978:	b	841a8 <fputs@plt+0x730b8>
   8497c:	ldr	r3, [pc, #1292]	; 84e90 <fputs@plt+0x73da0>
   84980:	mov	r1, #2
   84984:	mov	r0, r9
   84988:	str	r1, [fp, #76]	; 0x4c
   8498c:	add	r3, pc, r3
   84990:	add	r2, r3, #2432	; 0x980
   84994:	add	r2, r2, #8
   84998:	bl	2d800 <fputs@plt+0x1c710>
   8499c:	ldr	r4, [sl, #372]	; 0x174
   849a0:	cmp	r4, #0
   849a4:	beq	841a8 <fputs@plt+0x730b8>
   849a8:	ldr	r6, [pc, #1252]	; 84e94 <fputs@plt+0x73da4>
   849ac:	mov	r5, #0
   849b0:	ldr	r7, [sp, #72]	; 0x48
   849b4:	add	r6, pc, r6
   849b8:	ldr	ip, [r4, #8]
   849bc:	mov	r3, r7
   849c0:	mov	r1, #1
   849c4:	mov	r2, r6
   849c8:	mov	r0, r9
   849cc:	add	r7, r7, r1
   849d0:	ldr	ip, [ip]
   849d4:	str	ip, [sp]
   849d8:	bl	2ec20 <fputs@plt+0x1db30>
   849dc:	mov	r3, #2
   849e0:	mov	r2, #1
   849e4:	str	r5, [sp]
   849e8:	mov	r1, #33	; 0x21
   849ec:	mov	r0, r9
   849f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   849f4:	ldr	r4, [r4]
   849f8:	cmp	r4, #0
   849fc:	bne	849b8 <fputs@plt+0x738c8>
   84a00:	b	841a8 <fputs@plt+0x730b8>
   84a04:	ldr	r3, [sp, #40]	; 0x28
   84a08:	cmp	r3, #0
   84a0c:	add	r3, sp, #144	; 0x90
   84a10:	str	r3, [sp, #68]	; 0x44
   84a14:	beq	84ab8 <fputs@plt+0x739c8>
   84a18:	mov	r1, r3
   84a1c:	ldr	r0, [sp, #40]	; 0x28
   84a20:	bl	1f148 <fputs@plt+0xe058>
   84a24:	ldrd	r2, [sp, #144]	; 0x90
   84a28:	cmp	r2, #0
   84a2c:	sbcs	r3, r3, #0
   84a30:	bge	84a44 <fputs@plt+0x73954>
   84a34:	ldr	r3, [pc, #1116]	; 84e98 <fputs@plt+0x73da8>
   84a38:	add	r3, pc, r3
   84a3c:	ldrd	r2, [r3, #176]	; 0xb0
   84a40:	strd	r2, [sp, #144]	; 0x90
   84a44:	ldr	r3, [r5, #4]
   84a48:	cmp	r3, #0
   84a4c:	ldrdeq	r2, [sp, #144]	; 0x90
   84a50:	strdeq	r2, [sl, #40]	; 0x28
   84a54:	ldr	r3, [sl, #20]
   84a58:	subs	r4, r3, #1
   84a5c:	bmi	84ab8 <fputs@plt+0x739c8>
   84a60:	ldr	r6, [sp, #44]	; 0x2c
   84a64:	mov	r7, r9
   84a68:	ldr	r3, [sl, #16]
   84a6c:	add	r3, r3, r4, lsl #4
   84a70:	ldr	r3, [r3, #4]
   84a74:	cmp	r3, #0
   84a78:	beq	84aac <fputs@plt+0x739bc>
   84a7c:	cmp	r6, r4
   84a80:	beq	84a90 <fputs@plt+0x739a0>
   84a84:	ldr	r2, [r5, #4]
   84a88:	cmp	r2, #0
   84a8c:	bne	84aac <fputs@plt+0x739bc>
   84a90:	ldm	r3, {r1, r2}
   84a94:	ldrd	r8, [sp, #144]	; 0x90
   84a98:	ldr	r3, [r2]
   84a9c:	str	r1, [r2, #4]
   84aa0:	mov	r0, r3
   84aa4:	strd	r8, [r3, #136]	; 0x88
   84aa8:	bl	15398 <fputs@plt+0x42a8>
   84aac:	subs	r4, r4, #1
   84ab0:	bcs	84a68 <fputs@plt+0x73978>
   84ab4:	mov	r9, r7
   84ab8:	mvn	r4, #0
   84abc:	mvn	r5, #0
   84ac0:	ldr	r1, [sp, #52]	; 0x34
   84ac4:	mov	r2, #18
   84ac8:	mov	r0, sl
   84acc:	ldr	r3, [sp, #68]	; 0x44
   84ad0:	strd	r4, [sp, #144]	; 0x90
   84ad4:	bl	5b648 <fputs@plt+0x4a558>
   84ad8:	cmp	r0, #0
   84adc:	beq	87590 <fputs@plt+0x764a0>
   84ae0:	cmp	r0, #12
   84ae4:	beq	841a8 <fputs@plt+0x730b8>
   84ae8:	ldr	r3, [fp, #68]	; 0x44
   84aec:	str	r0, [fp, #12]
   84af0:	add	r3, r3, #1
   84af4:	str	r3, [fp, #68]	; 0x44
   84af8:	b	841a8 <fputs@plt+0x730b8>
   84afc:	mov	r0, fp
   84b00:	ldr	r1, [sp, #44]	; 0x2c
   84b04:	bl	5db64 <fputs@plt+0x4ca74>
   84b08:	ldr	r4, [fp, #76]	; 0x4c
   84b0c:	ldr	r2, [sp, #36]	; 0x24
   84b10:	ldr	r3, [pc, #900]	; 84e9c <fputs@plt+0x73dac>
   84b14:	add	r4, r4, #1
   84b18:	str	r4, [fp, #76]	; 0x4c
   84b1c:	ldrb	r2, [r2]
   84b20:	add	r3, pc, r3
   84b24:	add	r3, r3, r2
   84b28:	ldrb	r3, [r3, #336]	; 0x150
   84b2c:	cmp	r3, #112	; 0x70
   84b30:	beq	87838 <fputs@plt+0x76748>
   84b34:	ldr	r2, [sp, #40]	; 0x28
   84b38:	mov	r3, #0
   84b3c:	str	r3, [sp, #144]	; 0x90
   84b40:	cmp	r2, r3
   84b44:	beq	84b74 <fputs@plt+0x73a84>
   84b48:	add	r1, sp, #144	; 0x90
   84b4c:	mov	r0, r2
   84b50:	bl	14450 <fputs@plt+0x3360>
   84b54:	ldr	r3, [sp, #144]	; 0x90
   84b58:	cmp	r3, #0
   84b5c:	str	r3, [sp, #72]	; 0x48
   84b60:	bge	84b74 <fputs@plt+0x73a84>
   84b64:	cmp	r3, #-2147483648	; 0x80000000
   84b68:	rsbne	r3, r3, #0
   84b6c:	mvneq	r3, #-2147483648	; 0x80000000
   84b70:	str	r3, [sp, #72]	; 0x48
   84b74:	mov	r3, r4
   84b78:	mov	r0, r9
   84b7c:	ldr	r2, [sp, #44]	; 0x2c
   84b80:	ldr	r1, [sp, #72]	; 0x48
   84b84:	str	r1, [sp]
   84b88:	mov	r1, #157	; 0x9d
   84b8c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84b90:	mov	r0, #0
   84b94:	mov	r2, r4
   84b98:	mov	r3, #1
   84b9c:	mov	r1, #33	; 0x21
   84ba0:	str	r0, [sp]
   84ba4:	mov	r0, r9
   84ba8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84bac:	mov	r1, #1
   84bb0:	mov	r0, r9
   84bb4:	bl	24b8c <fputs@plt+0x13a9c>
   84bb8:	ldr	r3, [r9]
   84bbc:	ldrb	r2, [r3, #69]	; 0x45
   84bc0:	cmp	r2, #0
   84bc4:	bne	841a8 <fputs@plt+0x730b8>
   84bc8:	mvn	ip, #0
   84bcc:	mov	r0, r9
   84bd0:	ldr	r3, [sp, #36]	; 0x24
   84bd4:	mov	r1, r2
   84bd8:	str	ip, [sp]
   84bdc:	bl	2d7d0 <fputs@plt+0x1c6e0>
   84be0:	b	841a8 <fputs@plt+0x730b8>
   84be4:	ldr	r3, [pc, #692]	; 84ea0 <fputs@plt+0x73db0>
   84be8:	add	r2, sp, #144	; 0x90
   84bec:	mov	r1, #1
   84bf0:	mov	r0, r9
   84bf4:	add	r3, pc, r3
   84bf8:	str	r3, [sp, #144]	; 0x90
   84bfc:	bl	2d800 <fputs@plt+0x1c710>
   84c00:	ldr	r3, [sp, #40]	; 0x28
   84c04:	cmp	r3, #0
   84c08:	beq	84c64 <fputs@plt+0x73b74>
   84c0c:	ldr	r8, [sp, #40]	; 0x28
   84c10:	mov	r7, #0
   84c14:	mov	r0, r8
   84c18:	bl	10f34 <strlen@plt>
   84c1c:	ldr	r3, [pc, #640]	; 84ea4 <fputs@plt+0x73db4>
   84c20:	bic	r4, r0, #-1073741824	; 0xc0000000
   84c24:	ldr	r1, [pc, #636]	; 84ea8 <fputs@plt+0x73db8>
   84c28:	add	r3, pc, r3
   84c2c:	add	r6, r3, #640	; 0x280
   84c30:	add	r1, pc, r1
   84c34:	b	84c44 <fputs@plt+0x73b54>
   84c38:	ldr	r1, [r6, #4]!
   84c3c:	cmp	r1, #0
   84c40:	beq	84c64 <fputs@plt+0x73b74>
   84c44:	mov	r2, r4
   84c48:	mov	r0, r8
   84c4c:	bl	298e4 <fputs@plt+0x187f4>
   84c50:	cmp	r0, #0
   84c54:	beq	84c84 <fputs@plt+0x73b94>
   84c58:	add	r7, r7, #1
   84c5c:	cmp	r7, #6
   84c60:	bne	84c38 <fputs@plt+0x73b48>
   84c64:	ldr	r3, [r5, #4]
   84c68:	cmp	r3, #0
   84c6c:	mvnne	r7, #0
   84c70:	bne	84c84 <fputs@plt+0x73b94>
   84c74:	mvn	r7, #0
   84c78:	str	r3, [sp, #44]	; 0x2c
   84c7c:	mov	r3, #1
   84c80:	str	r3, [r5, #4]
   84c84:	ldr	r4, [sl, #20]
   84c88:	subs	r4, r4, #1
   84c8c:	bmi	84d24 <fputs@plt+0x73c34>
   84c90:	ldr	r6, [sp, #44]	; 0x2c
   84c94:	mov	r8, #1
   84c98:	lsl	lr, r4, #4
   84c9c:	mov	r2, r4
   84ca0:	mov	r3, #1
   84ca4:	ldr	ip, [sl, #16]
   84ca8:	lsl	fp, r8, r4
   84cac:	mov	r1, #9
   84cb0:	mov	r0, r9
   84cb4:	add	ip, ip, lr
   84cb8:	ldr	ip, [ip, #4]
   84cbc:	cmp	ip, #0
   84cc0:	beq	84d1c <fputs@plt+0x73c2c>
   84cc4:	cmp	r6, r4
   84cc8:	beq	84cd8 <fputs@plt+0x73be8>
   84ccc:	ldr	ip, [r5, #4]
   84cd0:	cmp	ip, #0
   84cd4:	bne	84d1c <fputs@plt+0x73c2c>
   84cd8:	ldr	ip, [r9, #96]	; 0x60
   84cdc:	cmp	r4, #1
   84ce0:	orr	ip, ip, fp
   84ce4:	str	ip, [r9, #96]	; 0x60
   84ce8:	beq	84d14 <fputs@plt+0x73c24>
   84cec:	ldr	ip, [r9]
   84cf0:	ldr	ip, [ip, #16]
   84cf4:	add	lr, ip, lr
   84cf8:	ldr	ip, [lr, #4]
   84cfc:	ldrb	ip, [ip, #9]
   84d00:	cmp	ip, #0
   84d04:	beq	84d14 <fputs@plt+0x73c24>
   84d08:	ldr	ip, [r9, #100]	; 0x64
   84d0c:	orr	fp, ip, fp
   84d10:	str	fp, [r9, #100]	; 0x64
   84d14:	str	r7, [sp]
   84d18:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84d1c:	subs	r4, r4, #1
   84d20:	bcs	84c98 <fputs@plt+0x73ba8>
   84d24:	mov	r1, #0
   84d28:	mov	r3, #1
   84d2c:	mov	r0, r9
   84d30:	mov	r2, r3
   84d34:	str	r1, [sp]
   84d38:	mov	r1, #33	; 0x21
   84d3c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84d40:	b	841a8 <fputs@plt+0x730b8>
   84d44:	ldr	ip, [sp, #36]	; 0x24
   84d48:	mov	lr, #6
   84d4c:	add	r2, sp, #144	; 0x90
   84d50:	mov	r1, #1
   84d54:	mov	r0, r9
   84d58:	ldr	r3, [pc, #332]	; 84eac <fputs@plt+0x73dbc>
   84d5c:	mov	r4, #100	; 0x64
   84d60:	str	r2, [sp, #68]	; 0x44
   84d64:	ldr	r5, [r5]
   84d68:	ldrb	ip, [ip]
   84d6c:	add	r3, pc, r3
   84d70:	str	lr, [fp, #76]	; 0x4c
   84d74:	ldr	lr, [pc, #308]	; 84eb0 <fputs@plt+0x73dc0>
   84d78:	cmp	r5, #0
   84d7c:	ldr	r5, [sp, #44]	; 0x2c
   84d80:	mvneq	r5, #0
   84d84:	add	ip, r3, ip
   84d88:	ldrb	r3, [ip, #336]	; 0x150
   84d8c:	add	lr, pc, lr
   84d90:	str	r5, [sp, #44]	; 0x2c
   84d94:	str	r3, [sp, #124]	; 0x7c
   84d98:	str	lr, [sp, #144]	; 0x90
   84d9c:	bl	2d800 <fputs@plt+0x1c710>
   84da0:	ldr	r3, [sp, #40]	; 0x28
   84da4:	str	r4, [sp, #132]	; 0x84
   84da8:	cmp	r3, #0
   84dac:	beq	84dc8 <fputs@plt+0x73cd8>
   84db0:	mov	r0, r3
   84db4:	add	r1, sp, #132	; 0x84
   84db8:	bl	14450 <fputs@plt+0x3360>
   84dbc:	ldr	r3, [sp, #132]	; 0x84
   84dc0:	cmp	r3, #0
   84dc4:	strle	r4, [sp, #132]	; 0x84
   84dc8:	mov	r4, #0
   84dcc:	mov	r3, #1
   84dd0:	ldr	r2, [sp, #132]	; 0x84
   84dd4:	mov	r1, #22
   84dd8:	mov	r0, r9
   84ddc:	str	r4, [sp]
   84de0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84de4:	ldr	r3, [sl, #20]
   84de8:	cmp	r3, r4
   84dec:	ble	8723c <fputs@plt+0x7614c>
   84df0:	ldr	r2, [sp, #44]	; 0x2c
   84df4:	str	fp, [sp, #48]	; 0x30
   84df8:	mov	fp, r9
   84dfc:	ldr	r1, [pc, #176]	; 84eb4 <fputs@plt+0x73dc4>
   84e00:	str	sl, [sp, #76]	; 0x4c
   84e04:	str	r4, [sp, #92]	; 0x5c
   84e08:	mvn	r2, r2
   84e0c:	lsr	r2, r2, #31
   84e10:	add	r1, pc, r1
   84e14:	str	r1, [sp, #104]	; 0x68
   84e18:	add	r1, r1, #4
   84e1c:	str	r2, [sp, #120]	; 0x78
   84e20:	ldr	r2, [pc, #144]	; 84eb8 <fputs@plt+0x73dc8>
   84e24:	str	r1, [sp, #84]	; 0x54
   84e28:	add	r2, pc, r2
   84e2c:	add	r2, r2, #4
   84e30:	str	r2, [sp, #88]	; 0x58
   84e34:	b	84f50 <fputs@plt+0x73e60>
   84e38:	andeq	sl, r2, r0, lsr #31
   84e3c:	andeq	r4, r1, r4, ror #23
   84e40:	andeq	r7, r1, ip, lsr r0
   84e44:	andeq	r7, r1, r4
   84e48:	andeq	r6, r1, r8, ror #30
   84e4c:	andeq	sl, r2, r0, asr #7
   84e50:	andeq	sl, r2, r4, asr r3
   84e54:	andeq	sl, r2, r8, lsr r3
   84e58:	andeq	r1, r1, r4, lsl r7
   84e5c:	andeq	r8, r1, r0, asr #24
   84e60:	andeq	sl, r2, r0, ror #31
   84e64:			; <UNDEFINED> instruction: 0xfffd6afc
   84e68:	andeq	r6, r1, r4, lsr #31
   84e6c:	andeq	r6, r1, r0, ror #30
   84e70:	andeq	r0, r0, r8, lsr #2
   84e74:	andeq	r4, r1, r0, lsr #15
   84e78:	andeq	r1, r1, r4, ror #9
   84e7c:	andeq	r8, r1, ip, lsr #20
   84e80:	andeq	sl, r2, r0, asr #23
   84e84:	andeq	r6, r1, r0, lsl #22
   84e88:	strdeq	pc, [r0], -r8
   84e8c:	andeq	r6, r1, r0, lsr fp
   84e90:	andeq	sl, r2, ip, lsl #21
   84e94:	ldrdeq	r6, [r1], -r0
   84e98:	andeq	sl, r2, r0, asr #14
   84e9c:	andeq	r0, r1, r8, asr #31
   84ea0:	andeq	r6, r1, r0, lsl #13
   84ea4:	andeq	r9, r2, r0, lsl sl
   84ea8:	andeq	r6, r1, r4, asr #11
   84eac:	andeq	r0, r1, ip, ror sp
   84eb0:	andeq	r6, r1, r8, lsl r6
   84eb4:	andeq	lr, r2, r8, lsr sl
   84eb8:	andeq	lr, r2, r0, lsr #20
   84ebc:	andeq	r6, r1, r8, lsl r2
   84ec0:	strdeq	r5, [r1], -r4
   84ec4:	andeq	r0, r1, r8, lsr r5
   84ec8:	andeq	r5, r1, r8, lsl ip
   84ecc:			; <UNDEFINED> instruction: 0x00015bb4
   84ed0:	andeq	r5, r1, ip, lsr #24
   84ed4:	ldrdeq	r5, [r1], -r0
   84ed8:	andeq	r9, r2, r4, lsl #26
   84edc:	andeq	r9, r2, ip, lsr sl
   84ee0:	strdeq	r5, [r1], -ip
   84ee4:	andeq	r8, r2, ip, lsr #28
   84ee8:	andeq	r9, r2, ip, asr #23
   84eec:	andeq	r5, r1, r0, lsl #22
   84ef0:	andeq	r5, r1, r4, ror #20
   84ef4:	andeq	r5, r1, ip, lsr #22
   84ef8:	andeq	r5, r1, r0, lsr #16
   84efc:	andeq	r5, r1, r8, asr r8
   84f00:	andeq	pc, r0, ip, asr #31
   84f04:			; <UNDEFINED> instruction: 0xfffad5d0
   84f08:	andeq	r5, r1, r0, ror #16
   84f0c:	andeq	r5, r1, r4, asr r9
   84f10:	ldrdeq	r5, [r1], -ip
   84f14:	andeq	r9, r2, r0, ror r7
   84f18:	andeq	r5, r1, r8, ror r6
   84f1c:	andeq	lr, r0, ip, lsl #17
   84f20:	andeq	r9, r2, r8, lsl #12
   84f24:	andeq	sp, r2, r8, ror #19
   84f28:	andeq	sp, r2, r0, ror #19
   84f2c:	andeq	r5, r1, ip, ror #9
   84f30:	andeq	r9, r2, r4, lsr r5
   84f34:	andeq	r5, r1, r8, asr r4
   84f38:	andeq	r5, r1, ip, asr r4
   84f3c:	ldr	r2, [sp, #92]	; 0x5c
   84f40:	add	r2, r2, #1
   84f44:	cmp	r3, r2
   84f48:	str	r2, [sp, #92]	; 0x5c
   84f4c:	ble	87234 <fputs@plt+0x76144>
   84f50:	ldr	r2, [sp, #44]	; 0x2c
   84f54:	ldr	r1, [sp, #92]	; 0x5c
   84f58:	ldr	r4, [sp, #120]	; 0x78
   84f5c:	cmp	r2, r1
   84f60:	moveq	r4, #0
   84f64:	andne	r4, r4, #1
   84f68:	cmp	r4, #0
   84f6c:	bne	84f3c <fputs@plt+0x73e4c>
   84f70:	ldr	r0, [sp, #48]	; 0x30
   84f74:	ldr	r1, [sp, #92]	; 0x5c
   84f78:	bl	5db64 <fputs@plt+0x4ca74>
   84f7c:	mov	r3, r4
   84f80:	mov	r2, #1
   84f84:	str	r4, [sp]
   84f88:	mov	r1, #138	; 0x8a
   84f8c:	mov	r0, fp
   84f90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84f94:	mov	r5, r0
   84f98:	mov	r3, r4
   84f9c:	str	r4, [sp]
   84fa0:	mov	r2, r4
   84fa4:	mov	r1, #21
   84fa8:	mov	r0, fp
   84fac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   84fb0:	ldr	r1, [fp]
   84fb4:	cmp	r5, #0
   84fb8:	ldr	r2, [fp, #32]
   84fbc:	ldr	r0, [fp, #24]
   84fc0:	sub	r3, r2, #1
   84fc4:	movlt	r5, r3
   84fc8:	str	r3, [r0, #96]	; 0x60
   84fcc:	ldrb	r3, [r1, #69]	; 0x45
   84fd0:	cmp	r3, #0
   84fd4:	bne	87214 <fputs@plt+0x76124>
   84fd8:	ldr	r3, [fp, #4]
   84fdc:	add	r5, r5, r5, lsl #2
   84fe0:	add	r5, r3, r5, lsl #2
   84fe4:	ldr	r3, [sp, #76]	; 0x4c
   84fe8:	ldr	r1, [sp, #92]	; 0x5c
   84fec:	ldr	r3, [r3, #16]
   84ff0:	lsl	r8, r1, #4
   84ff4:	add	r3, r3, r8
   84ff8:	ldr	r9, [r3, #12]
   84ffc:	ldr	ip, [r9, #16]
   85000:	str	r2, [r5, #8]
   85004:	cmp	ip, #0
   85008:	beq	87400 <fputs@plt+0x76310>
   8500c:	mov	r5, #0
   85010:	mov	r1, r5
   85014:	ldr	r3, [ip, #8]
   85018:	add	lr, r1, #1
   8501c:	ldrb	r2, [r3, #42]	; 0x2a
   85020:	tst	r2, #32
   85024:	bne	85034 <fputs@plt+0x73f44>
   85028:	add	r2, r1, #2
   8502c:	mov	r1, lr
   85030:	mov	lr, r2
   85034:	ldr	r2, [r3, #8]
   85038:	cmp	r2, #0
   8503c:	beq	86d34 <fputs@plt+0x75c44>
   85040:	add	r0, r1, #1
   85044:	mov	r3, #0
   85048:	ldr	r2, [r2, #20]
   8504c:	add	r1, r0, r3
   85050:	add	r3, r3, #1
   85054:	cmp	r2, #0
   85058:	bne	85048 <fputs@plt+0x73f58>
   8505c:	add	lr, r1, #1
   85060:	ldr	ip, [ip]
   85064:	cmp	r5, r3
   85068:	movlt	r5, r3
   8506c:	cmp	ip, #0
   85070:	bne	85014 <fputs@plt+0x73f24>
   85074:	lsl	r2, lr, #2
   85078:	mov	r3, #0
   8507c:	ldr	r0, [sp, #76]	; 0x4c
   85080:	bl	22e00 <fputs@plt+0x11d10>
   85084:	subs	r4, r0, #0
   85088:	beq	87234 <fputs@plt+0x76144>
   8508c:	ldr	r2, [r9, #16]
   85090:	cmp	r2, #0
   85094:	beq	873f4 <fputs@plt+0x76304>
   85098:	mov	r3, #0
   8509c:	ldr	r0, [r2, #8]
   850a0:	lsl	ip, r3, #2
   850a4:	add	r1, r4, ip
   850a8:	ldrb	lr, [r0, #42]	; 0x2a
   850ac:	tst	lr, #32
   850b0:	bne	850c8 <fputs@plt+0x73fd8>
   850b4:	ldr	lr, [r0, #28]
   850b8:	add	r1, ip, #4
   850bc:	add	r3, r3, #1
   850c0:	add	r1, r4, r1
   850c4:	str	lr, [r4, ip]
   850c8:	ldr	r0, [r0, #8]
   850cc:	cmp	r0, #0
   850d0:	beq	850f4 <fputs@plt+0x74004>
   850d4:	add	r1, r4, r3, lsl #2
   850d8:	ldr	ip, [r0, #44]	; 0x2c
   850dc:	add	r3, r3, #1
   850e0:	ldr	r0, [r0, #20]
   850e4:	str	ip, [r1], #4
   850e8:	cmp	r0, #0
   850ec:	bne	850d8 <fputs@plt+0x73fe8>
   850f0:	add	r1, r4, r3, lsl #2
   850f4:	ldr	r2, [r2]
   850f8:	cmp	r2, #0
   850fc:	bne	8509c <fputs@plt+0x73fac>
   85100:	ldr	lr, [sp, #48]	; 0x30
   85104:	mov	r2, #0
   85108:	add	r5, r5, #8
   8510c:	mov	r0, #1
   85110:	str	r2, [r1]
   85114:	mov	r2, #2
   85118:	mov	r1, #128	; 0x80
   8511c:	ldr	ip, [lr, #76]	; 0x4c
   85120:	str	r0, [sp]
   85124:	mov	r0, fp
   85128:	cmp	ip, r5
   8512c:	movge	r5, ip
   85130:	str	r5, [lr, #76]	; 0x4c
   85134:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85138:	mov	r1, r0
   8513c:	mvn	r3, #14
   85140:	mov	r2, r4
   85144:	mov	r0, fp
   85148:	bl	2300c <fputs@plt+0x11f1c>
   8514c:	ldr	r3, [fp]
   85150:	ldrb	r3, [r3, #69]	; 0x45
   85154:	cmp	r3, #0
   85158:	bne	85168 <fputs@plt+0x74078>
   8515c:	ldrb	r1, [sp, #92]	; 0x5c
   85160:	mov	r0, fp
   85164:	bl	1bc28 <fputs@plt+0xab38>
   85168:	mov	r4, #0
   8516c:	mov	r2, #2
   85170:	mov	r3, r4
   85174:	mov	r1, #76	; 0x4c
   85178:	mov	r0, fp
   8517c:	str	r4, [sp]
   85180:	mov	r7, #1
   85184:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85188:	mov	r5, r0
   8518c:	ldr	r0, [sp, #76]	; 0x4c
   85190:	mov	r6, #2
   85194:	ldr	r1, [pc, #-736]	; 84ebc <fputs@plt+0x73dcc>
   85198:	ldr	r3, [r0, #16]
   8519c:	add	r1, pc, r1
   851a0:	ldr	r2, [r3, r8]
   851a4:	bl	44c0c <fputs@plt+0x33b1c>
   851a8:	mov	r8, r0
   851ac:	mov	r2, r4
   851b0:	str	r4, [sp]
   851b4:	mov	r3, #3
   851b8:	mov	r1, #97	; 0x61
   851bc:	mov	r0, fp
   851c0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   851c4:	mov	r1, r0
   851c8:	mov	r2, r8
   851cc:	mvn	r3, #0
   851d0:	mov	r0, fp
   851d4:	bl	2300c <fputs@plt+0x11f1c>
   851d8:	mov	r3, #4
   851dc:	mov	r2, r6
   851e0:	str	r7, [sp]
   851e4:	mov	r1, #29
   851e8:	mov	r0, fp
   851ec:	bl	2e4e0 <fputs@plt+0x1d3f0>
   851f0:	mov	r3, #3
   851f4:	mov	r2, #4
   851f8:	str	r6, [sp]
   851fc:	mov	r1, #94	; 0x5e
   85200:	mov	r0, fp
   85204:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85208:	mov	r3, r7
   8520c:	mov	r2, r6
   85210:	str	r4, [sp]
   85214:	mov	r1, #33	; 0x21
   85218:	mov	r0, fp
   8521c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85220:	ldr	r1, [fp]
   85224:	cmp	r5, r4
   85228:	ldr	r2, [fp, #32]
   8522c:	ldr	r0, [fp, #24]
   85230:	sub	r3, r2, #1
   85234:	movlt	r5, r3
   85238:	str	r3, [r0, #96]	; 0x60
   8523c:	ldrb	r3, [r1, #69]	; 0x45
   85240:	cmp	r3, r4
   85244:	bne	87224 <fputs@plt+0x76134>
   85248:	ldr	r3, [fp, #4]
   8524c:	add	r5, r5, r5, lsl r6
   85250:	add	r5, r3, r5, lsl r6
   85254:	ldr	r3, [r9, #16]
   85258:	str	r2, [r5, #8]
   8525c:	ldr	r2, [sp, #124]	; 0x7c
   85260:	str	r3, [sp, #72]	; 0x48
   85264:	cmp	r2, #113	; 0x71
   85268:	cmpne	r3, #0
   8526c:	beq	86768 <fputs@plt+0x75678>
   85270:	ldr	r3, [sp, #72]	; 0x48
   85274:	ldr	sl, [r3, #8]
   85278:	ldr	r9, [sl, #8]
   8527c:	cmp	r9, #0
   85280:	beq	86754 <fputs@plt+0x75664>
   85284:	ldrb	r3, [sl, #42]	; 0x2a
   85288:	ands	r3, r3, #32
   8528c:	moveq	r9, r3
   85290:	bne	8557c <fputs@plt+0x7448c>
   85294:	mov	r5, #0
   85298:	mov	r2, #1
   8529c:	mov	r3, r5
   852a0:	mov	r1, #138	; 0x8a
   852a4:	mov	r0, fp
   852a8:	str	r5, [sp]
   852ac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   852b0:	mov	r4, r0
   852b4:	mov	r3, r5
   852b8:	str	r5, [sp]
   852bc:	mov	r2, r5
   852c0:	mov	r1, #21
   852c4:	mov	r0, fp
   852c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   852cc:	ldr	r1, [fp]
   852d0:	cmp	r4, r5
   852d4:	ldr	r2, [fp, #32]
   852d8:	ldr	r0, [fp, #24]
   852dc:	sub	r3, r2, #1
   852e0:	movlt	r4, r3
   852e4:	str	r3, [r0, #96]	; 0x60
   852e8:	ldrb	r3, [r1, #69]	; 0x45
   852ec:	cmp	r3, r5
   852f0:	bne	86b88 <fputs@plt+0x75a98>
   852f4:	ldr	r3, [fp, #4]
   852f8:	add	r4, r4, r4, lsl #2
   852fc:	add	r4, r3, r4, lsl #2
   85300:	str	r2, [r4, #8]
   85304:	ldr	r4, [sp, #48]	; 0x30
   85308:	mov	r0, r4
   8530c:	bl	204c4 <fputs@plt+0xf3d4>
   85310:	ldrb	r3, [sl, #42]	; 0x2a
   85314:	ands	r3, r3, #16
   85318:	bne	85344 <fputs@plt+0x74254>
   8531c:	mov	r0, #1
   85320:	add	r2, sp, #136	; 0x88
   85324:	add	ip, sp, #140	; 0x8c
   85328:	mov	r1, sl
   8532c:	stm	sp, {r0, r3}
   85330:	mov	r0, r4
   85334:	str	r2, [sp, #8]
   85338:	mov	r2, #54	; 0x36
   8533c:	str	ip, [sp, #12]
   85340:	bl	3fb9c <fputs@plt+0x2eaac>
   85344:	mov	r6, #0
   85348:	mov	r3, #7
   8534c:	mov	r2, r6
   85350:	mov	r1, #22
   85354:	mov	r0, fp
   85358:	str	r6, [sp]
   8535c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85360:	ldr	r4, [sl, #8]
   85364:	cmp	r4, r6
   85368:	movne	r5, #8
   8536c:	beq	85398 <fputs@plt+0x742a8>
   85370:	mov	r3, r5
   85374:	mov	r2, #0
   85378:	str	r6, [sp]
   8537c:	mov	r1, #22
   85380:	mov	r0, fp
   85384:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85388:	ldr	r4, [r4, #20]
   8538c:	add	r5, r5, #1
   85390:	cmp	r4, #0
   85394:	bne	85370 <fputs@plt+0x74280>
   85398:	mov	r4, #0
   8539c:	mov	r1, #108	; 0x6c
   853a0:	ldr	r2, [sp, #136]	; 0x88
   853a4:	mov	r3, r4
   853a8:	mov	r0, fp
   853ac:	str	r4, [sp]
   853b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   853b4:	mov	r3, #1
   853b8:	mov	r2, #7
   853bc:	str	r4, [sp]
   853c0:	mov	r1, #37	; 0x25
   853c4:	mov	r0, fp
   853c8:	ldr	r8, [pc, #-1296]	; 84ec0 <fputs@plt+0x73dd0>
   853cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   853d0:	ldrsh	ip, [sl, #34]	; 0x22
   853d4:	str	r0, [sp, #100]	; 0x64
   853d8:	add	r8, pc, r8
   853dc:	cmp	ip, r4
   853e0:	bgt	8541c <fputs@plt+0x7432c>
   853e4:	b	86774 <fputs@plt+0x75684>
   853e8:	ldr	r1, [fp, #4]
   853ec:	cmp	r7, #0
   853f0:	add	r6, r1, r6, lsl #2
   853f4:	str	r2, [r6, #8]
   853f8:	str	r3, [r0, #96]	; 0x60
   853fc:	movge	r3, r7
   85400:	add	r3, r3, r3, lsl #2
   85404:	add	r1, r1, r3, lsl #2
   85408:	ldrsh	ip, [sl, #34]	; 0x22
   8540c:	str	r2, [r1, #8]
   85410:	add	r4, r4, #1
   85414:	cmp	ip, r4
   85418:	ble	86774 <fputs@plt+0x75684>
   8541c:	ldrsh	r3, [sl, #32]
   85420:	lsl	r7, r4, #4
   85424:	cmp	r3, r4
   85428:	beq	85410 <fputs@plt+0x74320>
   8542c:	ldr	r2, [sl, #4]
   85430:	mov	r5, #0
   85434:	mov	lr, #3
   85438:	mov	r3, r4
   8543c:	mov	r1, sl
   85440:	mov	r0, fp
   85444:	add	r2, r2, r7
   85448:	ldrb	r2, [r2, #12]
   8544c:	cmp	r2, r5
   85450:	beq	85410 <fputs@plt+0x74320>
   85454:	str	lr, [sp]
   85458:	ldr	r2, [sp, #136]	; 0x88
   8545c:	bl	4636c <fputs@plt+0x3527c>
   85460:	ldr	r3, [fp]
   85464:	mov	r0, fp
   85468:	mov	r1, #128	; 0x80
   8546c:	ldrb	r3, [r3, #69]	; 0x45
   85470:	cmp	r3, r5
   85474:	bne	8547c <fputs@plt+0x7438c>
   85478:	bl	1bc28 <fputs@plt+0xab38>
   8547c:	mov	r3, r5
   85480:	mov	r2, #3
   85484:	str	r5, [sp]
   85488:	mov	r1, #77	; 0x4d
   8548c:	mov	r0, fp
   85490:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85494:	mov	r6, r0
   85498:	mvn	r3, #0
   8549c:	str	r5, [sp]
   854a0:	mov	r2, #1
   854a4:	mov	r1, #37	; 0x25
   854a8:	mov	r0, fp
   854ac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   854b0:	ldrd	r2, [sl]
   854b4:	mov	r1, r8
   854b8:	ldr	r0, [sp, #76]	; 0x4c
   854bc:	ldr	r3, [r3, r7]
   854c0:	bl	44c0c <fputs@plt+0x33b1c>
   854c4:	mov	r7, r0
   854c8:	mov	r3, #3
   854cc:	str	r5, [sp]
   854d0:	mov	r2, r5
   854d4:	mov	r1, #97	; 0x61
   854d8:	mov	r0, fp
   854dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   854e0:	mov	r1, r0
   854e4:	mov	r2, r7
   854e8:	mvn	r3, #0
   854ec:	mov	r0, fp
   854f0:	bl	2300c <fputs@plt+0x11f1c>
   854f4:	mov	r3, #1
   854f8:	mov	r2, #3
   854fc:	str	r5, [sp]
   85500:	mov	r1, #33	; 0x21
   85504:	mov	r0, fp
   85508:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8550c:	mov	r3, r5
   85510:	mov	r2, #1
   85514:	str	r5, [sp]
   85518:	mov	r1, #138	; 0x8a
   8551c:	mov	r0, fp
   85520:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85524:	mov	r7, r0
   85528:	mov	r3, r5
   8552c:	str	r5, [sp]
   85530:	mov	r2, r5
   85534:	mov	r1, #21
   85538:	mov	r0, fp
   8553c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85540:	ldr	r3, [fp]
   85544:	cmp	r6, #0
   85548:	ldr	r0, [fp, #24]
   8554c:	ldr	r2, [fp, #32]
   85550:	ldrb	ip, [r3, #69]	; 0x45
   85554:	ldr	r1, [sp, #84]	; 0x54
   85558:	sub	r3, r2, #1
   8555c:	movlt	r6, r3
   85560:	cmp	ip, #0
   85564:	add	r6, r6, r6, lsl #2
   85568:	beq	853e8 <fputs@plt+0x742f8>
   8556c:	ldr	ip, [sp, #104]	; 0x68
   85570:	str	r3, [r0, #96]	; 0x60
   85574:	str	r2, [ip, #12]
   85578:	b	85408 <fputs@plt+0x74318>
   8557c:	ldrb	r3, [r9, #55]	; 0x37
   85580:	and	r3, r3, #3
   85584:	cmp	r3, #2
   85588:	beq	85294 <fputs@plt+0x741a4>
   8558c:	ldr	r9, [r9, #20]
   85590:	cmp	r9, #0
   85594:	bne	8557c <fputs@plt+0x7448c>
   85598:	b	85294 <fputs@plt+0x741a4>
   8559c:	ldr	r0, [sp, #40]	; 0x28
   855a0:	cmp	r0, #0
   855a4:	beq	85600 <fputs@plt+0x74510>
   855a8:	ldr	r3, [pc, #-1772]	; 84ec4 <fputs@plt+0x73dd4>
   855ac:	ldrb	r2, [r0]
   855b0:	add	r3, pc, r3
   855b4:	add	r1, r3, r2
   855b8:	ldrb	r1, [r1, #336]	; 0x150
   855bc:	cmp	r1, #101	; 0x65
   855c0:	bne	87600 <fputs@plt+0x76510>
   855c4:	cmp	r2, #0
   855c8:	beq	8764c <fputs@plt+0x7655c>
   855cc:	ldr	ip, [pc, #-1804]	; 84ec8 <fputs@plt+0x73dd8>
   855d0:	add	ip, pc, ip
   855d4:	b	855e0 <fputs@plt+0x744f0>
   855d8:	cmp	r1, #0
   855dc:	beq	8764c <fputs@plt+0x7655c>
   855e0:	ldrb	r1, [r0, #1]!
   855e4:	ldrb	r2, [ip, #1]!
   855e8:	add	lr, r3, r1
   855ec:	ldrb	lr, [lr, #336]	; 0x150
   855f0:	add	r2, r3, r2
   855f4:	ldrb	r2, [r2, #336]	; 0x150
   855f8:	cmp	lr, r2
   855fc:	beq	855d8 <fputs@plt+0x744e8>
   85600:	ldr	r3, [r5, #4]
   85604:	cmp	r3, #0
   85608:	beq	87a14 <fputs@plt+0x76924>
   8560c:	ldr	r3, [sp, #56]	; 0x38
   85610:	ldr	r3, [r3, #4]
   85614:	ldr	r3, [r3, #4]
   85618:	ldr	r3, [r3]
   8561c:	ldrb	r3, [r3, #4]
   85620:	cmp	r3, #1
   85624:	beq	874f8 <fputs@plt+0x76408>
   85628:	ldr	r2, [pc, #-1892]	; 84ecc <fputs@plt+0x73ddc>
   8562c:	add	r2, pc, r2
   85630:	ldr	r1, [pc, #-1896]	; 84ed0 <fputs@plt+0x73de0>
   85634:	mov	r0, r9
   85638:	add	r1, pc, r1
   8563c:	bl	2ecf8 <fputs@plt+0x1dc08>
   85640:	b	841a8 <fputs@plt+0x730b8>
   85644:	ldr	r0, [sp, #40]	; 0x28
   85648:	mvn	r2, #1
   8564c:	ldr	r3, [sp, #56]	; 0x38
   85650:	cmp	r0, #0
   85654:	ldr	r1, [r3, #4]
   85658:	mvn	r3, #0
   8565c:	ldr	r1, [r1, #4]
   85660:	ldr	r4, [r1]
   85664:	strd	r2, [sp, #144]	; 0x90
   85668:	beq	856a8 <fputs@plt+0x745b8>
   8566c:	add	r1, sp, #144	; 0x90
   85670:	bl	1f148 <fputs@plt+0xe058>
   85674:	ldrd	r2, [sp, #144]	; 0x90
   85678:	mvn	r0, #0
   8567c:	mvn	r1, #0
   85680:	cmp	r2, r0
   85684:	sbcs	ip, r3, r1
   85688:	bge	85698 <fputs@plt+0x745a8>
   8568c:	mov	r2, r0
   85690:	mov	r3, r1
   85694:	strd	r0, [sp, #144]	; 0x90
   85698:	ldr	r1, [r4, #216]	; 0xd8
   8569c:	strd	r2, [r4, #168]	; 0xa8
   856a0:	cmp	r1, #0
   856a4:	strdne	r2, [r1, #16]
   856a8:	ldr	r1, [pc, #-2012]	; 84ed4 <fputs@plt+0x73de4>
   856ac:	mov	r0, r9
   856b0:	ldrd	r2, [r4, #168]	; 0xa8
   856b4:	add	r1, pc, r1
   856b8:	strd	r2, [sp, #144]	; 0x90
   856bc:	bl	3004c <fputs@plt+0x1ef5c>
   856c0:	b	841a8 <fputs@plt+0x730b8>
   856c4:	ldr	r3, [sp, #40]	; 0x28
   856c8:	cmp	r3, #0
   856cc:	beq	841a8 <fputs@plt+0x730b8>
   856d0:	mov	r1, r3
   856d4:	mov	r0, sl
   856d8:	ldr	r2, [sp, #52]	; 0x34
   856dc:	bl	16264 <fputs@plt+0x5174>
   856e0:	subs	r5, r0, #0
   856e4:	beq	841a8 <fputs@plt+0x730b8>
   856e8:	ldr	r4, [fp, #8]
   856ec:	cmp	r4, #0
   856f0:	beq	87a3c <fputs@plt+0x7694c>
   856f4:	mov	r6, #5
   856f8:	mov	r0, fp
   856fc:	ldr	r1, [sp, #44]	; 0x2c
   85700:	str	r6, [fp, #76]	; 0x4c
   85704:	bl	5db64 <fputs@plt+0x4ca74>
   85708:	ldr	r2, [pc, #-2104]	; 84ed8 <fputs@plt+0x73de8>
   8570c:	mov	r1, r6
   85710:	mov	r0, r4
   85714:	add	r2, pc, r2
   85718:	add	r2, r2, #2400	; 0x960
   8571c:	add	r2, r2, #8
   85720:	bl	2d800 <fputs@plt+0x1c710>
   85724:	ldr	r5, [r5, #8]
   85728:	cmp	r5, #0
   8572c:	beq	841a8 <fputs@plt+0x730b8>
   85730:	ldr	r3, [pc, #-2140]	; 84edc <fputs@plt+0x73dec>
   85734:	add	fp, sp, #144	; 0x90
   85738:	ldr	r7, [sp, #72]	; 0x48
   8573c:	add	r3, pc, r3
   85740:	add	r3, r3, #324	; 0x144
   85744:	ldrd	r8, [r3]
   85748:	ldr	r6, [r3, #8]
   8574c:	add	lr, sp, #176	; 0xb0
   85750:	mov	r3, r7
   85754:	ldr	ip, [r5, #36]	; 0x24
   85758:	mov	r1, #1
   8575c:	mov	r0, r4
   85760:	strd	r8, [fp]
   85764:	add	r7, r7, r1
   85768:	str	r6, [fp, #8]
   8576c:	ldr	r2, [pc, #-2196]	; 84ee0 <fputs@plt+0x73df0>
   85770:	adds	ip, ip, #0
   85774:	movne	ip, #1
   85778:	str	ip, [sp, #12]
   8577c:	add	r2, pc, r2
   85780:	ldrb	ip, [r5, #55]	; 0x37
   85784:	and	ip, ip, #3
   85788:	add	ip, lr, ip, lsl #2
   8578c:	ldr	ip, [ip, #-32]	; 0xffffffe0
   85790:	str	ip, [sp, #8]
   85794:	ldrb	ip, [r5, #54]	; 0x36
   85798:	adds	ip, ip, #0
   8579c:	movne	ip, #1
   857a0:	str	ip, [sp, #4]
   857a4:	ldr	ip, [r5]
   857a8:	str	ip, [sp]
   857ac:	bl	2ec20 <fputs@plt+0x1db30>
   857b0:	mov	r0, #0
   857b4:	mov	r3, #5
   857b8:	mov	r2, #1
   857bc:	mov	r1, #33	; 0x21
   857c0:	str	r0, [sp]
   857c4:	mov	r0, r4
   857c8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   857cc:	ldr	r5, [r5, #20]
   857d0:	cmp	r5, #0
   857d4:	bne	8574c <fputs@plt+0x7465c>
   857d8:	b	841a8 <fputs@plt+0x730b8>
   857dc:	ldr	r3, [sp, #40]	; 0x28
   857e0:	cmp	r3, #0
   857e4:	beq	841a8 <fputs@plt+0x730b8>
   857e8:	mov	r1, r3
   857ec:	mov	r0, sl
   857f0:	ldr	r2, [sp, #52]	; 0x34
   857f4:	bl	16394 <fputs@plt+0x52a4>
   857f8:	subs	r4, r0, #0
   857fc:	beq	841a8 <fputs@plt+0x730b8>
   85800:	ldr	r1, [pc, #-2340]	; 84ee4 <fputs@plt+0x73df4>
   85804:	mov	r2, #12
   85808:	mov	r0, fp
   8580c:	add	r1, pc, r1
   85810:	mla	r3, r2, r8, r1
   85814:	ldr	r1, [sp, #44]	; 0x2c
   85818:	ldr	r6, [r3, #1320]	; 0x528
   8581c:	cmp	r6, #0
   85820:	movne	r3, #6
   85824:	moveq	r3, #3
   85828:	ldrhne	r5, [r4, #52]	; 0x34
   8582c:	ldrheq	r5, [r4, #50]	; 0x32
   85830:	str	r3, [fp, #76]	; 0x4c
   85834:	ldr	r3, [r4, #12]
   85838:	str	r3, [sp, #44]	; 0x2c
   8583c:	bl	5db64 <fputs@plt+0x4ca74>
   85840:	ldr	r2, [pc, #-2400]	; 84ee8 <fputs@plt+0x73df8>
   85844:	mov	r0, r9
   85848:	ldr	r1, [fp, #76]	; 0x4c
   8584c:	add	r2, pc, r2
   85850:	add	r2, r2, #2384	; 0x950
   85854:	bl	2d800 <fputs@plt+0x1c710>
   85858:	cmp	r5, #0
   8585c:	beq	841a8 <fputs@plt+0x730b8>
   85860:	ldr	r7, [pc, #-2428]	; 84eec <fputs@plt+0x73dfc>
   85864:	mov	r8, #0
   85868:	str	sl, [sp, #48]	; 0x30
   8586c:	ldr	sl, [sp, #72]	; 0x48
   85870:	add	r7, pc, r7
   85874:	b	8589c <fputs@plt+0x747ac>
   85878:	str	r8, [sp]
   8587c:	add	sl, sl, #1
   85880:	mov	r2, #1
   85884:	mov	r1, #33	; 0x21
   85888:	mov	r0, r9
   8588c:	ldr	r3, [fp, #76]	; 0x4c
   85890:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85894:	cmp	r5, sl
   85898:	beq	874f0 <fputs@plt+0x76400>
   8589c:	ldr	r2, [r4, #4]
   858a0:	lsl	r3, sl, #1
   858a4:	mov	r0, #0
   858a8:	ldrsh	r1, [r2, r3]
   858ac:	cmp	r1, r0
   858b0:	blt	858c0 <fputs@plt+0x747d0>
   858b4:	ldr	r3, [sp, #44]	; 0x2c
   858b8:	ldr	r3, [r3, #4]
   858bc:	ldr	r0, [r3, r1, lsl #4]
   858c0:	mov	r3, sl
   858c4:	mov	r2, r7
   858c8:	str	r1, [sp]
   858cc:	mov	r1, #1
   858d0:	str	r0, [sp, #4]
   858d4:	mov	r0, r9
   858d8:	bl	2ec20 <fputs@plt+0x1db30>
   858dc:	cmp	r6, #0
   858e0:	beq	85878 <fputs@plt+0x74788>
   858e4:	ldrh	ip, [r4, #50]	; 0x32
   858e8:	mov	r1, #4
   858ec:	mov	r0, r9
   858f0:	ldr	r3, [r4, #28]
   858f4:	ldr	r2, [pc, #-2572]	; 84ef0 <fputs@plt+0x73e00>
   858f8:	cmp	ip, sl
   858fc:	movle	ip, #0
   85900:	movgt	ip, #1
   85904:	ldrb	r3, [r3, sl]
   85908:	str	ip, [sp, #4]
   8590c:	ldr	ip, [r4, #32]
   85910:	add	r2, pc, r2
   85914:	ldr	ip, [ip, sl, lsl #2]
   85918:	str	ip, [sp]
   8591c:	bl	2ec20 <fputs@plt+0x1db30>
   85920:	b	85878 <fputs@plt+0x74788>
   85924:	ldr	r3, [sp, #40]	; 0x28
   85928:	cmp	r3, #0
   8592c:	beq	85944 <fputs@plt+0x74854>
   85930:	add	r1, sp, #144	; 0x90
   85934:	mov	r0, r3
   85938:	bl	1f148 <fputs@plt+0xe058>
   8593c:	cmp	r0, #0
   85940:	beq	87938 <fputs@plt+0x76848>
   85944:	mvn	r0, #0
   85948:	mvn	r1, #0
   8594c:	bl	48218 <fputs@plt+0x37128>
   85950:	mov	r3, r1
   85954:	ldr	r1, [pc, #-2664]	; 84ef4 <fputs@plt+0x73e04>
   85958:	mov	r2, r0
   8595c:	mov	r0, r9
   85960:	add	r1, pc, r1
   85964:	bl	3004c <fputs@plt+0x1ef5c>
   85968:	b	841a8 <fputs@plt+0x730b8>
   8596c:	mov	r0, sl
   85970:	bl	5a58c <fputs@plt+0x4949c>
   85974:	b	841a8 <fputs@plt+0x730b8>
   85978:	ldr	r0, [sp, #40]	; 0x28
   8597c:	ldr	r3, [sp, #56]	; 0x38
   85980:	cmp	r0, #0
   85984:	ldr	r4, [r3, #4]
   85988:	beq	87350 <fputs@plt+0x76260>
   8598c:	mov	r2, #0
   85990:	mov	r1, #1
   85994:	bl	29c50 <fputs@plt+0x18b60>
   85998:	ldr	r3, [r5, #4]
   8599c:	cmp	r3, #0
   859a0:	bne	859f4 <fputs@plt+0x74904>
   859a4:	ldr	r1, [sl, #20]
   859a8:	cmp	r1, #0
   859ac:	ble	859f4 <fputs@plt+0x74904>
   859b0:	ldr	r3, [sl, #16]
   859b4:	add	r1, r3, r1, lsl #4
   859b8:	ldr	r2, [r3, #4]
   859bc:	cmp	r2, #0
   859c0:	beq	859e8 <fputs@plt+0x748f8>
   859c4:	ldr	lr, [r2]
   859c8:	cmp	r0, #0
   859cc:	ldr	ip, [r2, #4]
   859d0:	ldrh	r2, [ip, #22]
   859d4:	str	lr, [ip, #4]
   859d8:	bic	r2, r2, #4
   859dc:	uxth	r2, r2
   859e0:	orrne	r2, r2, #4
   859e4:	strh	r2, [ip, #22]
   859e8:	add	r3, r3, #16
   859ec:	cmp	r1, r3
   859f0:	bne	859b8 <fputs@plt+0x748c8>
   859f4:	cmp	r4, #0
   859f8:	beq	85a28 <fputs@plt+0x74938>
   859fc:	ldm	r4, {r1, r2}
   85a00:	cmp	r0, #0
   85a04:	ldrh	r3, [r2, #22]
   85a08:	str	r1, [r2, #4]
   85a0c:	bic	r3, r3, #4
   85a10:	uxth	r3, r3
   85a14:	orrne	r3, r3, #4
   85a18:	strh	r3, [r2, #22]
   85a1c:	ldrh	r3, [r2, #22]
   85a20:	ubfx	r3, r3, #2, #1
   85a24:	str	r3, [sp, #72]	; 0x48
   85a28:	ldr	r1, [pc, #-2872]	; 84ef8 <fputs@plt+0x73e08>
   85a2c:	mov	r0, r9
   85a30:	ldr	r2, [sp, #72]	; 0x48
   85a34:	add	r1, pc, r1
   85a38:	asr	r3, r2, #31
   85a3c:	bl	3004c <fputs@plt+0x1ef5c>
   85a40:	b	841a8 <fputs@plt+0x730b8>
   85a44:	ldr	r3, [sp, #40]	; 0x28
   85a48:	cmp	r3, #0
   85a4c:	ldr	r3, [sp, #56]	; 0x38
   85a50:	ldr	r4, [r3, #4]
   85a54:	beq	872a0 <fputs@plt+0x761b0>
   85a58:	mov	r5, #0
   85a5c:	add	r1, sp, #144	; 0x90
   85a60:	ldr	r0, [sp, #40]	; 0x28
   85a64:	str	r5, [sp, #144]	; 0x90
   85a68:	bl	14450 <fputs@plt+0x3360>
   85a6c:	ldr	r1, [sp, #144]	; 0x90
   85a70:	mov	r3, r5
   85a74:	mov	r0, r4
   85a78:	mvn	r2, #0
   85a7c:	str	r1, [sl, #76]	; 0x4c
   85a80:	bl	27530 <fputs@plt+0x16440>
   85a84:	cmp	r0, #7
   85a88:	bne	841a8 <fputs@plt+0x730b8>
   85a8c:	ldr	r3, [sl, #68]	; 0x44
   85a90:	bic	r3, r3, #-16777216	; 0xff000000
   85a94:	bic	r3, r3, #255	; 0xff
   85a98:	cmp	r3, r5
   85a9c:	bne	841a8 <fputs@plt+0x730b8>
   85aa0:	mov	r0, sl
   85aa4:	bl	1a178 <fputs@plt+0x9088>
   85aa8:	b	841a8 <fputs@plt+0x730b8>
   85aac:	ldr	r3, [sp, #40]	; 0x28
   85ab0:	cmp	r3, #0
   85ab4:	beq	87944 <fputs@plt+0x76854>
   85ab8:	ldrb	r3, [sl, #67]	; 0x43
   85abc:	cmp	r3, #0
   85ac0:	bne	873b8 <fputs@plt+0x762c8>
   85ac4:	ldr	r1, [pc, #-3024]	; 84efc <fputs@plt+0x73e0c>
   85ac8:	mov	r0, fp
   85acc:	add	r1, pc, r1
   85ad0:	bl	3aac4 <fputs@plt+0x299d4>
   85ad4:	b	841a8 <fputs@plt+0x730b8>
   85ad8:	ldr	r3, [sp, #40]	; 0x28
   85adc:	cmp	r3, #0
   85ae0:	beq	841a8 <fputs@plt+0x730b8>
   85ae4:	mov	r2, #0
   85ae8:	mov	r1, #1
   85aec:	mov	r0, r3
   85af0:	bl	29c50 <fputs@plt+0x18b60>
   85af4:	subs	r4, r0, #0
   85af8:	beq	87438 <fputs@plt+0x76348>
   85afc:	ldr	r5, [pc, #-3076]	; 84f00 <fputs@plt+0x73e10>
   85b00:	mov	r4, #0
   85b04:	mov	r3, #1
   85b08:	mov	r2, #2
   85b0c:	mov	r0, sl
   85b10:	ldr	r6, [pc, #-3092]	; 84f04 <fputs@plt+0x73e14>
   85b14:	str	r4, [sp, #8]
   85b18:	ldr	r9, [pc, #-3096]	; 84f08 <fputs@plt+0x73e18>
   85b1c:	add	r5, pc, r5
   85b20:	str	r4, [sp, #12]
   85b24:	ldr	r7, [pc, #-3104]	; 84f0c <fputs@plt+0x73e1c>
   85b28:	add	r8, r5, #3488	; 0xda0
   85b2c:	add	r5, r5, #2528	; 0x9e0
   85b30:	add	r6, pc, r6
   85b34:	add	r8, r8, #8
   85b38:	add	r5, r5, #12
   85b3c:	add	r9, pc, r9
   85b40:	str	r8, [sp]
   85b44:	mov	r1, r9
   85b48:	str	r6, [sp, #4]
   85b4c:	str	r4, [sp, #16]
   85b50:	add	r7, pc, r7
   85b54:	bl	3a5d0 <fputs@plt+0x294e0>
   85b58:	mov	r1, r9
   85b5c:	mov	r3, #1
   85b60:	str	r8, [sp]
   85b64:	mov	r2, #3
   85b68:	mov	r0, sl
   85b6c:	str	r6, [sp, #4]
   85b70:	str	r4, [sp, #8]
   85b74:	str	r4, [sp, #12]
   85b78:	str	r4, [sp, #16]
   85b7c:	bl	3a5d0 <fputs@plt+0x294e0>
   85b80:	mov	r1, r7
   85b84:	mov	r3, #1
   85b88:	stm	sp, {r5, r6}
   85b8c:	mov	r2, #2
   85b90:	mov	r0, sl
   85b94:	str	r4, [sp, #8]
   85b98:	str	r4, [sp, #12]
   85b9c:	str	r4, [sp, #16]
   85ba0:	bl	3a5d0 <fputs@plt+0x294e0>
   85ba4:	mov	r2, #12
   85ba8:	mov	r1, r7
   85bac:	mov	r0, sl
   85bb0:	bl	24624 <fputs@plt+0x13534>
   85bb4:	mov	r2, #12
   85bb8:	ldr	r1, [pc, #-3248]	; 84f10 <fputs@plt+0x73e20>
   85bbc:	mov	r0, sl
   85bc0:	add	r1, pc, r1
   85bc4:	bl	24624 <fputs@plt+0x13534>
   85bc8:	b	841a8 <fputs@plt+0x730b8>
   85bcc:	ldr	r3, [sp, #40]	; 0x28
   85bd0:	cmp	r3, #0
   85bd4:	beq	872d0 <fputs@plt+0x761e0>
   85bd8:	mov	r3, #1
   85bdc:	add	r1, sp, #144	; 0x90
   85be0:	ldr	r0, [sp, #40]	; 0x28
   85be4:	str	r3, [sp, #144]	; 0x90
   85be8:	bl	14450 <fputs@plt+0x3360>
   85bec:	cmp	r0, #0
   85bf0:	bne	87890 <fputs@plt+0x767a0>
   85bf4:	ldr	r2, [sp, #144]	; 0x90
   85bf8:	adds	r2, r2, #0
   85bfc:	mov	r1, #1
   85c00:	movne	r2, #1
   85c04:	ldr	r0, [sp, #40]	; 0x28
   85c08:	bl	29c50 <fputs@plt+0x18b60>
   85c0c:	ldr	r3, [sl, #24]
   85c10:	cmp	r0, #0
   85c14:	ldrb	r2, [sl, #67]	; 0x43
   85c18:	orrne	r3, r3, #32
   85c1c:	biceq	r3, r3, #32
   85c20:	cmp	r2, #0
   85c24:	str	r3, [sl, #24]
   85c28:	beq	841a8 <fputs@plt+0x730b8>
   85c2c:	mov	r0, sl
   85c30:	bl	1ca58 <fputs@plt+0xb968>
   85c34:	b	841a8 <fputs@plt+0x730b8>
   85c38:	ldr	r3, [sp, #40]	; 0x28
   85c3c:	cmp	r3, #0
   85c40:	beq	841a8 <fputs@plt+0x730b8>
   85c44:	mov	r1, r3
   85c48:	mov	r0, sl
   85c4c:	ldr	r2, [sp, #52]	; 0x34
   85c50:	bl	16264 <fputs@plt+0x5174>
   85c54:	subs	r8, r0, #0
   85c58:	beq	841a8 <fputs@plt+0x730b8>
   85c5c:	ldr	r5, [r8, #8]
   85c60:	cmp	r5, #0
   85c64:	bne	85c78 <fputs@plt+0x74b88>
   85c68:	b	85c88 <fputs@plt+0x74b98>
   85c6c:	ldr	r5, [r5, #20]
   85c70:	cmp	r5, #0
   85c74:	beq	85c88 <fputs@plt+0x74b98>
   85c78:	ldrb	r3, [r5, #55]	; 0x37
   85c7c:	and	r3, r3, #3
   85c80:	cmp	r3, #2
   85c84:	bne	85c6c <fputs@plt+0x74b7c>
   85c88:	mov	r4, #6
   85c8c:	mov	r0, fp
   85c90:	ldr	r1, [sp, #44]	; 0x2c
   85c94:	str	r4, [fp, #76]	; 0x4c
   85c98:	bl	5db64 <fputs@plt+0x4ca74>
   85c9c:	ldr	r2, [pc, #-3472]	; 84f14 <fputs@plt+0x73e24>
   85ca0:	mov	r1, r4
   85ca4:	mov	r0, r9
   85ca8:	add	r2, pc, r2
   85cac:	add	r2, r2, #2336	; 0x920
   85cb0:	add	r2, r2, #8
   85cb4:	bl	2d800 <fputs@plt+0x1c710>
   85cb8:	mov	r1, r8
   85cbc:	mov	r0, fp
   85cc0:	bl	59f44 <fputs@plt+0x48e54>
   85cc4:	ldrsh	r1, [r8, #34]	; 0x22
   85cc8:	ldr	r4, [r8, #4]
   85ccc:	cmp	r1, #0
   85cd0:	ble	841a8 <fputs@plt+0x730b8>
   85cd4:	ldr	r3, [pc, #-3524]	; 84f18 <fputs@plt+0x73e28>
   85cd8:	mov	fp, #0
   85cdc:	add	r4, r4, #16
   85ce0:	mov	r7, fp
   85ce4:	add	r3, pc, r3
   85ce8:	str	r3, [sp, #44]	; 0x2c
   85cec:	ldr	r3, [pc, #-3544]	; 84f1c <fputs@plt+0x73e2c>
   85cf0:	add	r3, pc, r3
   85cf4:	str	r3, [sp, #48]	; 0x30
   85cf8:	b	85d88 <fputs@plt+0x74c98>
   85cfc:	tst	r3, #4
   85d00:	sub	r3, r7, fp
   85d04:	ldr	r2, [r4, #-16]
   85d08:	ldreq	r0, [sp, #48]	; 0x30
   85d0c:	beq	85d20 <fputs@plt+0x74c30>
   85d10:	mov	r0, r2
   85d14:	strd	r2, [sp, #52]	; 0x34
   85d18:	bl	1e3b4 <fputs@plt+0xd2c4>
   85d1c:	ldrd	r2, [sp, #52]	; 0x34
   85d20:	mov	r1, #1
   85d24:	ldrb	lr, [r4, #-4]
   85d28:	ldr	ip, [r4, #-12]
   85d2c:	adds	lr, lr, #0
   85d30:	movne	lr, #1
   85d34:	cmp	ip, #0
   85d38:	ldrne	ip, [ip, #8]
   85d3c:	str	r2, [sp]
   85d40:	stmib	sp, {r0, lr}
   85d44:	mov	r0, r9
   85d48:	ldr	r2, [sp, #44]	; 0x2c
   85d4c:	str	ip, [sp, #12]
   85d50:	str	r6, [sp, #16]
   85d54:	bl	2ec20 <fputs@plt+0x1db30>
   85d58:	mov	ip, #0
   85d5c:	mov	r1, #33	; 0x21
   85d60:	mov	r3, #6
   85d64:	mov	r2, #1
   85d68:	mov	r0, r9
   85d6c:	str	ip, [sp]
   85d70:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85d74:	ldrsh	r1, [r8, #34]	; 0x22
   85d78:	add	r7, r7, #1
   85d7c:	add	r4, r4, #16
   85d80:	cmp	r1, r7
   85d84:	ble	841a8 <fputs@plt+0x730b8>
   85d88:	ldrb	r3, [r4, #-1]
   85d8c:	tst	r3, #2
   85d90:	addne	fp, fp, #1
   85d94:	bne	85d78 <fputs@plt+0x74c88>
   85d98:	ands	r6, r3, #1
   85d9c:	beq	85cfc <fputs@plt+0x74c0c>
   85da0:	cmp	r5, #0
   85da4:	moveq	r6, #1
   85da8:	beq	85cfc <fputs@plt+0x74c0c>
   85dac:	ldr	r2, [r5, #4]
   85db0:	mov	r6, #1
   85db4:	sub	r2, r2, #2
   85db8:	ldrsh	r0, [r2, #2]!
   85dbc:	cmp	r0, r7
   85dc0:	beq	85cfc <fputs@plt+0x74c0c>
   85dc4:	add	r6, r6, #1
   85dc8:	cmp	r6, r1
   85dcc:	ble	85db8 <fputs@plt+0x74cc8>
   85dd0:	b	85cfc <fputs@plt+0x74c0c>
   85dd4:	ldr	r9, [fp, #8]
   85dd8:	ldr	r3, [fp, #76]	; 0x4c
   85ddc:	cmp	r9, #0
   85de0:	add	r2, r3, #6
   85de4:	add	r1, r3, #1
   85de8:	mov	r4, r2
   85dec:	str	r3, [sp, #104]	; 0x68
   85df0:	add	r3, r3, #5
   85df4:	str	r1, [sp, #72]	; 0x48
   85df8:	str	r2, [fp, #76]	; 0x4c
   85dfc:	str	r3, [sp, #88]	; 0x58
   85e00:	beq	87968 <fputs@plt+0x76878>
   85e04:	ldr	r2, [pc, #-3820]	; 84f20 <fputs@plt+0x73e30>
   85e08:	mov	r1, #4
   85e0c:	mov	r0, r9
   85e10:	add	r2, pc, r2
   85e14:	add	r2, r2, #2480	; 0x9b0
   85e18:	bl	2d800 <fputs@plt+0x1c710>
   85e1c:	mov	r0, fp
   85e20:	ldr	r1, [sp, #44]	; 0x2c
   85e24:	bl	5db64 <fputs@plt+0x4ca74>
   85e28:	ldr	r3, [sl, #16]
   85e2c:	ldr	r2, [sp, #60]	; 0x3c
   85e30:	add	r8, r3, r2
   85e34:	ldr	r3, [r8, #12]
   85e38:	ldr	r3, [r3, #16]
   85e3c:	cmp	r3, #0
   85e40:	str	r3, [sp, #92]	; 0x5c
   85e44:	beq	841a8 <fputs@plt+0x730b8>
   85e48:	ldr	r2, [pc, #-3884]	; 84f24 <fputs@plt+0x73e34>
   85e4c:	str	sl, [sp, #56]	; 0x38
   85e50:	ldr	r3, [pc, #-3888]	; 84f28 <fputs@plt+0x73e38>
   85e54:	str	fp, [sp, #64]	; 0x40
   85e58:	mov	fp, r4
   85e5c:	ldr	r1, [pc, #-3896]	; 84f2c <fputs@plt+0x73e3c>
   85e60:	add	r2, pc, r2
   85e64:	add	r2, r2, #4
   85e68:	add	r3, pc, r3
   85e6c:	add	r3, r3, #4
   85e70:	str	r2, [sp, #100]	; 0x64
   85e74:	add	r1, pc, r1
   85e78:	str	r1, [sp, #84]	; 0x54
   85e7c:	str	r3, [sp, #108]	; 0x6c
   85e80:	ldr	r2, [sp, #40]	; 0x28
   85e84:	cmp	r2, #0
   85e88:	beq	86ba8 <fputs@plt+0x75ab8>
   85e8c:	mov	r1, #0
   85e90:	ldr	r3, [sp, #52]	; 0x34
   85e94:	ldr	r0, [sp, #64]	; 0x40
   85e98:	bl	7acd0 <fputs@plt+0x69be0>
   85e9c:	subs	sl, r0, #0
   85ea0:	beq	85eb0 <fputs@plt+0x74dc0>
   85ea4:	ldr	r3, [sl, #16]
   85ea8:	cmp	r3, #0
   85eac:	bne	86bdc <fputs@plt+0x75aec>
   85eb0:	ldr	sl, [sp, #56]	; 0x38
   85eb4:	b	841a8 <fputs@plt+0x730b8>
   85eb8:	ldr	r5, [fp, #8]
   85ebc:	cmp	r5, #0
   85ec0:	beq	877d4 <fputs@plt+0x766e4>
   85ec4:	mov	r4, #4
   85ec8:	mov	r0, fp
   85ecc:	ldr	r1, [sp, #44]	; 0x2c
   85ed0:	str	r4, [fp, #76]	; 0x4c
   85ed4:	bl	5db64 <fputs@plt+0x4ca74>
   85ed8:	ldr	r2, [pc, #-4016]	; 84f30 <fputs@plt+0x73e40>
   85edc:	mov	r1, r4
   85ee0:	mov	r0, r5
   85ee4:	add	r2, pc, r2
   85ee8:	add	r2, r2, #2368	; 0x940
   85eec:	bl	2d800 <fputs@plt+0x1c710>
   85ef0:	ldr	r3, [sp, #56]	; 0x38
   85ef4:	ldr	r3, [r3, #12]
   85ef8:	ldr	r8, [r3, #16]
   85efc:	cmp	r8, #0
   85f00:	beq	841a8 <fputs@plt+0x730b8>
   85f04:	ldr	r9, [pc, #-4056]	; 84f34 <fputs@plt+0x73e44>
   85f08:	ldr	r7, [pc, #-4056]	; 84f38 <fputs@plt+0x73e48>
   85f0c:	add	r9, pc, r9
   85f10:	add	r7, pc, r7
   85f14:	ldr	r4, [r8, #8]
   85f18:	mov	r6, #0
   85f1c:	mov	r2, r9
   85f20:	mov	r1, #1
   85f24:	mov	r0, r5
   85f28:	ldrsh	ip, [r4, #38]	; 0x26
   85f2c:	ldr	r3, [r4]
   85f30:	str	ip, [sp, #8]
   85f34:	ldrsh	ip, [r4, #40]	; 0x28
   85f38:	stm	sp, {r6, ip}
   85f3c:	bl	2ec20 <fputs@plt+0x1db30>
   85f40:	mov	r3, #4
   85f44:	mov	r2, #1
   85f48:	str	r6, [sp]
   85f4c:	mov	r1, #33	; 0x21
   85f50:	mov	r0, r5
   85f54:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85f58:	ldr	r4, [r4, #8]
   85f5c:	cmp	r4, r6
   85f60:	beq	85fb0 <fputs@plt+0x74ec0>
   85f64:	ldr	r3, [r4]
   85f68:	mov	r2, r7
   85f6c:	mov	r1, #2
   85f70:	mov	r0, r5
   85f74:	ldr	ip, [r4, #8]
   85f78:	ldrsh	ip, [ip]
   85f7c:	str	ip, [sp, #4]
   85f80:	ldrsh	ip, [r4, #48]	; 0x30
   85f84:	str	ip, [sp]
   85f88:	bl	2ec20 <fputs@plt+0x1db30>
   85f8c:	mov	r3, #4
   85f90:	mov	r2, #1
   85f94:	str	r6, [sp]
   85f98:	mov	r1, #33	; 0x21
   85f9c:	mov	r0, r5
   85fa0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   85fa4:	ldr	r4, [r4, #20]
   85fa8:	cmp	r4, #0
   85fac:	bne	85f64 <fputs@plt+0x74e74>
   85fb0:	ldr	r8, [r8]
   85fb4:	cmp	r8, #0
   85fb8:	bne	85f14 <fputs@plt+0x74e24>
   85fbc:	b	841a8 <fputs@plt+0x730b8>
   85fc0:	ldr	r3, [sp, #40]	; 0x28
   85fc4:	cmp	r3, #0
   85fc8:	ldr	r3, [sp, #56]	; 0x38
   85fcc:	ldr	r4, [r3, #4]
   85fd0:	beq	87368 <fputs@plt+0x76278>
   85fd4:	ldr	r0, [sp, #40]	; 0x28
   85fd8:	ldr	r3, [pc, #3536]	; 86db0 <fputs@plt+0x75cc0>
   85fdc:	ldrb	r2, [r0]
   85fe0:	add	r3, pc, r3
   85fe4:	add	r1, r3, r2
   85fe8:	ldrb	r1, [r1, #336]	; 0x150
   85fec:	cmp	r1, #110	; 0x6e
   85ff0:	bne	87720 <fputs@plt+0x76630>
   85ff4:	cmp	r2, #0
   85ff8:	beq	86050 <fputs@plt+0x74f60>
   85ffc:	ldr	ip, [pc, #3504]	; 86db4 <fputs@plt+0x75cc4>
   86000:	add	ip, pc, ip
   86004:	b	86010 <fputs@plt+0x74f20>
   86008:	cmp	r1, #0
   8600c:	beq	86050 <fputs@plt+0x74f60>
   86010:	ldrb	r1, [r0, #1]!
   86014:	ldrb	r2, [ip, #1]!
   86018:	add	lr, r3, r1
   8601c:	ldrb	lr, [lr, #336]	; 0x150
   86020:	add	r2, r3, r2
   86024:	ldrb	r2, [r2, #336]	; 0x150
   86028:	cmp	lr, r2
   8602c:	beq	86008 <fputs@plt+0x74f18>
   86030:	mov	r3, #0
   86034:	add	r1, sp, #144	; 0x90
   86038:	ldr	r0, [sp, #40]	; 0x28
   8603c:	str	r3, [sp, #144]	; 0x90
   86040:	bl	14450 <fputs@plt+0x3360>
   86044:	ldr	r3, [sp, #144]	; 0x90
   86048:	cmp	r3, #2
   8604c:	bls	86054 <fputs@plt+0x74f64>
   86050:	mov	r3, #0
   86054:	strb	r3, [sl, #72]	; 0x48
   86058:	ands	r1, r3, #255	; 0xff
   8605c:	ldr	lr, [r4]
   86060:	movne	r0, #1
   86064:	moveq	r0, #0
   86068:	ldr	r2, [r4, #4]
   8606c:	ldrh	ip, [r2, #22]
   86070:	str	lr, [r2, #4]
   86074:	tst	ip, #2
   86078:	beq	86088 <fputs@plt+0x74f98>
   8607c:	ldrb	ip, [r2, #17]
   86080:	cmp	r0, ip
   86084:	bne	841a8 <fputs@plt+0x730b8>
   86088:	sub	r1, r1, #2
   8608c:	sub	r4, r3, #1
   86090:	strb	r0, [r2, #17]
   86094:	clz	r1, r1
   86098:	cmp	r4, #1
   8609c:	lsr	r1, r1, #5
   860a0:	strb	r1, [r2, #18]
   860a4:	bhi	841a8 <fputs@plt+0x730b8>
   860a8:	ldr	r2, [pc, #3336]	; 86db8 <fputs@plt+0x75cc8>
   860ac:	mov	r1, #5
   860b0:	mov	r0, r9
   860b4:	ldr	r5, [r9, #32]
   860b8:	add	r2, pc, r2
   860bc:	add	r2, r2, #3440	; 0xd70
   860c0:	bl	30148 <fputs@plt+0x1f058>
   860c4:	ldr	r1, [sp, #44]	; 0x2c
   860c8:	mov	r3, #1
   860cc:	add	r5, r5, #4
   860d0:	ldr	r2, [r9, #96]	; 0x60
   860d4:	lsl	r3, r3, r1
   860d8:	cmp	r1, #1
   860dc:	str	r1, [r0, #4]
   860e0:	str	r1, [r0, #24]
   860e4:	orr	r2, r2, r3
   860e8:	str	r5, [r0, #48]	; 0x30
   860ec:	str	r1, [r0, #84]	; 0x54
   860f0:	str	r4, [r0, #92]	; 0x5c
   860f4:	str	r2, [r9, #96]	; 0x60
   860f8:	beq	841a8 <fputs@plt+0x730b8>
   860fc:	ldr	r2, [r9]
   86100:	ldr	r1, [sp, #60]	; 0x3c
   86104:	ldr	r2, [r2, #16]
   86108:	add	r8, r2, r1
   8610c:	ldr	r2, [r8, #4]
   86110:	ldrb	r2, [r2, #9]
   86114:	cmp	r2, #0
   86118:	beq	841a8 <fputs@plt+0x730b8>
   8611c:	ldr	r2, [r9, #100]	; 0x64
   86120:	orr	r3, r2, r3
   86124:	str	r3, [r9, #100]	; 0x64
   86128:	b	841a8 <fputs@plt+0x730b8>
   8612c:	ldr	ip, [pc, #3208]	; 86dbc <fputs@plt+0x75ccc>
   86130:	mov	r2, #1
   86134:	mov	r0, #12
   86138:	ldr	r3, [sp, #44]	; 0x2c
   8613c:	ldr	r1, [r9, #96]	; 0x60
   86140:	add	ip, pc, ip
   86144:	cmp	r3, r2
   86148:	lsl	r2, r2, r3
   8614c:	mla	r0, r0, r8, ip
   86150:	orr	r3, r1, r2
   86154:	str	r3, [r9, #96]	; 0x60
   86158:	ldr	r4, [r0, #1320]	; 0x528
   8615c:	beq	8618c <fputs@plt+0x7509c>
   86160:	ldr	r3, [r9]
   86164:	ldr	r1, [sp, #60]	; 0x3c
   86168:	ldr	r3, [r3, #16]
   8616c:	add	r8, r3, r1
   86170:	ldr	r3, [r8, #4]
   86174:	ldrb	r3, [r3, #9]
   86178:	cmp	r3, #0
   8617c:	beq	8618c <fputs@plt+0x7509c>
   86180:	ldr	r3, [r9, #100]	; 0x64
   86184:	orr	r2, r3, r2
   86188:	str	r2, [r9, #100]	; 0x64
   8618c:	ldr	r3, [sp, #40]	; 0x28
   86190:	cmp	r3, #0
   86194:	beq	861a0 <fputs@plt+0x750b0>
   86198:	ands	r6, r6, #2
   8619c:	beq	87788 <fputs@plt+0x76698>
   861a0:	ldr	r2, [pc, #3096]	; 86dc0 <fputs@plt+0x75cd0>
   861a4:	mov	r1, #3
   861a8:	mov	r0, r9
   861ac:	add	r2, pc, r2
   861b0:	add	r2, r2, #3472	; 0xd90
   861b4:	add	r2, r2, #12
   861b8:	bl	30148 <fputs@plt+0x1f058>
   861bc:	ldr	r2, [sp, #44]	; 0x2c
   861c0:	mov	r3, r0
   861c4:	mov	r1, #1
   861c8:	mov	r0, r9
   861cc:	str	r2, [r3, #4]
   861d0:	str	r2, [r3, #24]
   861d4:	str	r4, [r3, #32]
   861d8:	bl	24b8c <fputs@plt+0x13a9c>
   861dc:	ldr	r3, [r9]
   861e0:	ldrb	r2, [r3, #69]	; 0x45
   861e4:	cmp	r2, #0
   861e8:	bne	86204 <fputs@plt+0x75114>
   861ec:	mvn	r0, #0
   861f0:	mov	r1, r2
   861f4:	ldr	r3, [sp, #36]	; 0x24
   861f8:	str	r0, [sp]
   861fc:	mov	r0, r9
   86200:	bl	2d7d0 <fputs@plt+0x1c6e0>
   86204:	ldrb	r3, [r9, #89]	; 0x59
   86208:	bfc	r3, #3, #1
   8620c:	strb	r3, [r9, #89]	; 0x59
   86210:	b	841a8 <fputs@plt+0x730b8>
   86214:	ldr	r3, [sp, #40]	; 0x28
   86218:	cmp	r3, #0
   8621c:	beq	841a8 <fputs@plt+0x730b8>
   86220:	mov	r1, r3
   86224:	mov	r0, sl
   86228:	ldr	r2, [sp, #52]	; 0x34
   8622c:	bl	16264 <fputs@plt+0x5174>
   86230:	subs	r9, r0, #0
   86234:	beq	841a8 <fputs@plt+0x730b8>
   86238:	ldr	r6, [fp, #8]
   8623c:	cmp	r6, #0
   86240:	beq	87a4c <fputs@plt+0x7695c>
   86244:	ldr	r4, [r9, #16]
   86248:	cmp	r4, #0
   8624c:	beq	841a8 <fputs@plt+0x730b8>
   86250:	ldr	r3, [pc, #2924]	; 86dc4 <fputs@plt+0x75cd4>
   86254:	mov	r5, #8
   86258:	mov	r0, fp
   8625c:	mov	r8, #0
   86260:	str	r5, [fp, #76]	; 0x4c
   86264:	ldr	r1, [sp, #44]	; 0x2c
   86268:	add	r3, pc, r3
   8626c:	ldr	fp, [pc, #2900]	; 86dc8 <fputs@plt+0x75cd8>
   86270:	str	r3, [sp, #44]	; 0x2c
   86274:	bl	5db64 <fputs@plt+0x4ca74>
   86278:	ldr	r2, [pc, #2892]	; 86dcc <fputs@plt+0x75cdc>
   8627c:	mov	r1, r5
   86280:	mov	r0, r6
   86284:	add	fp, pc, fp
   86288:	ldr	r3, [pc, #2880]	; 86dd0 <fputs@plt+0x75ce0>
   8628c:	add	r2, pc, r2
   86290:	add	r2, r2, #2448	; 0x990
   86294:	add	r3, pc, r3
   86298:	str	r3, [sp, #52]	; 0x34
   8629c:	bl	2d800 <fputs@plt+0x1c710>
   862a0:	ldr	r3, [pc, #2860]	; 86dd4 <fputs@plt+0x75ce4>
   862a4:	str	sl, [sp, #56]	; 0x38
   862a8:	add	r3, pc, r3
   862ac:	str	r3, [sp, #48]	; 0x30
   862b0:	ldr	r3, [r4, #20]
   862b4:	cmp	r3, #0
   862b8:	movgt	r7, r4
   862bc:	movgt	r5, #0
   862c0:	ble	8638c <fputs@plt+0x7529c>
   862c4:	ldrb	r3, [r4, #26]
   862c8:	ldr	r2, [r9, #4]
   862cc:	ldrd	r0, [r7, #36]	; 0x24
   862d0:	sub	r3, r3, #6
   862d4:	ldr	sl, [r4, #8]
   862d8:	ldr	r2, [r2, r0, lsl #4]
   862dc:	cmp	r3, #3
   862e0:	addls	pc, pc, r3, lsl #2
   862e4:	b	87a5c <fputs@plt+0x7696c>
   862e8:	b	863ac <fputs@plt+0x752bc>
   862ec:	b	862f8 <fputs@plt+0x75208>
   862f0:	b	863d8 <fputs@plt+0x752e8>
   862f4:	b	863cc <fputs@plt+0x752dc>
   862f8:	ldr	r0, [sp, #44]	; 0x2c
   862fc:	ldrb	r3, [r4, #25]
   86300:	sub	r3, r3, #6
   86304:	cmp	r3, #3
   86308:	addls	pc, pc, r3, lsl #2
   8630c:	b	87a64 <fputs@plt+0x76974>
   86310:	b	863a0 <fputs@plt+0x752b0>
   86314:	b	86320 <fputs@plt+0x75230>
   86318:	b	863c0 <fputs@plt+0x752d0>
   8631c:	b	863b4 <fputs@plt+0x752c4>
   86320:	ldr	lr, [pc, #2736]	; 86dd8 <fputs@plt+0x75ce8>
   86324:	add	lr, pc, lr
   86328:	ldr	ip, [pc, #2732]	; 86ddc <fputs@plt+0x75cec>
   8632c:	mov	r3, r8
   86330:	add	r7, r7, #8
   86334:	stm	sp, {r5, sl}
   86338:	add	r5, r5, #1
   8633c:	str	r2, [sp, #8]
   86340:	mov	r2, fp
   86344:	str	r1, [sp, #12]
   86348:	mov	r1, #1
   8634c:	str	r0, [sp, #16]
   86350:	mov	r0, r6
   86354:	add	ip, pc, ip
   86358:	str	lr, [sp, #20]
   8635c:	str	ip, [sp, #24]
   86360:	bl	2ec20 <fputs@plt+0x1db30>
   86364:	mov	ip, #0
   86368:	mov	r3, #8
   8636c:	mov	r2, #1
   86370:	mov	r1, #33	; 0x21
   86374:	mov	r0, r6
   86378:	str	ip, [sp]
   8637c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86380:	ldr	r3, [r4, #20]
   86384:	cmp	r3, r5
   86388:	bgt	862c4 <fputs@plt+0x751d4>
   8638c:	ldr	r4, [r4, #4]
   86390:	add	r8, r8, #1
   86394:	cmp	r4, #0
   86398:	bne	862b0 <fputs@plt+0x751c0>
   8639c:	b	85eb0 <fputs@plt+0x74dc0>
   863a0:	ldr	lr, [pc, #2616]	; 86de0 <fputs@plt+0x75cf0>
   863a4:	add	lr, pc, lr
   863a8:	b	86328 <fputs@plt+0x75238>
   863ac:	ldr	r0, [sp, #48]	; 0x30
   863b0:	b	862fc <fputs@plt+0x7520c>
   863b4:	ldr	lr, [pc, #2600]	; 86de4 <fputs@plt+0x75cf4>
   863b8:	add	lr, pc, lr
   863bc:	b	86328 <fputs@plt+0x75238>
   863c0:	ldr	lr, [pc, #2592]	; 86de8 <fputs@plt+0x75cf8>
   863c4:	add	lr, pc, lr
   863c8:	b	86328 <fputs@plt+0x75238>
   863cc:	ldr	r0, [pc, #2584]	; 86dec <fputs@plt+0x75cfc>
   863d0:	add	r0, pc, r0
   863d4:	b	862fc <fputs@plt+0x7520c>
   863d8:	ldr	r0, [pc, #2576]	; 86df0 <fputs@plt+0x75d00>
   863dc:	add	r0, pc, r0
   863e0:	b	862fc <fputs@plt+0x7520c>
   863e4:	ldr	r3, [sp, #40]	; 0x28
   863e8:	cmp	r3, #0
   863ec:	beq	879d0 <fputs@plt+0x768e0>
   863f0:	ldr	r8, [sl, #16]
   863f4:	ldr	r3, [r8, #12]
   863f8:	ldrh	r3, [r3, #78]	; 0x4e
   863fc:	and	r3, r3, #5
   86400:	cmp	r3, #1
   86404:	beq	841a8 <fputs@plt+0x730b8>
   86408:	ldr	r9, [sp, #40]	; 0x28
   8640c:	ldr	r5, [pc, #2528]	; 86df4 <fputs@plt+0x75d04>
   86410:	ldr	r4, [pc, #2528]	; 86df8 <fputs@plt+0x75d08>
   86414:	ldrb	r6, [r9]
   86418:	add	r5, pc, r5
   8641c:	ldr	r1, [pc, #2520]	; 86dfc <fputs@plt+0x75d0c>
   86420:	add	r4, pc, r4
   86424:	ldr	ip, [pc, #2516]	; 86e00 <fputs@plt+0x75d10>
   86428:	add	r4, r4, #2000	; 0x7d0
   8642c:	add	r3, r5, r6
   86430:	add	r4, r4, #8
   86434:	ldrb	r7, [r3, #336]	; 0x150
   86438:	add	r1, pc, r1
   8643c:	add	ip, pc, ip
   86440:	ldrb	r3, [r1]
   86444:	add	r3, r5, r3
   86448:	ldrb	r3, [r3, #336]	; 0x150
   8644c:	cmp	r3, r7
   86450:	bne	8648c <fputs@plt+0x7539c>
   86454:	cmp	r6, #0
   86458:	beq	87704 <fputs@plt+0x76614>
   8645c:	mov	r0, r9
   86460:	b	8646c <fputs@plt+0x7537c>
   86464:	cmp	r2, #0
   86468:	beq	87704 <fputs@plt+0x76614>
   8646c:	ldrb	r2, [r0, #1]!
   86470:	ldrb	r3, [r1, #1]!
   86474:	add	lr, ip, r2
   86478:	ldrb	lr, [lr, #336]	; 0x150
   8647c:	add	r3, ip, r3
   86480:	ldrb	r3, [r3, #336]	; 0x150
   86484:	cmp	lr, r3
   86488:	beq	86464 <fputs@plt+0x75374>
   8648c:	ldr	r1, [r4, #8]!
   86490:	cmp	r1, #0
   86494:	bne	86440 <fputs@plt+0x75350>
   86498:	ldr	r1, [pc, #2404]	; 86e04 <fputs@plt+0x75d14>
   8649c:	mov	r0, fp
   864a0:	ldr	r2, [sp, #40]	; 0x28
   864a4:	add	r1, pc, r1
   864a8:	bl	3aac4 <fputs@plt+0x299d4>
   864ac:	b	841a8 <fputs@plt+0x730b8>
   864b0:	ldr	r3, [sp, #40]	; 0x28
   864b4:	cmp	r3, #0
   864b8:	beq	87414 <fputs@plt+0x76324>
   864bc:	mov	r3, #0
   864c0:	add	r1, sp, #144	; 0x90
   864c4:	ldr	r0, [sp, #40]	; 0x28
   864c8:	str	r3, [sp, #144]	; 0x90
   864cc:	bl	14450 <fputs@plt+0x3360>
   864d0:	ldr	r1, [sp, #56]	; 0x38
   864d4:	ldr	r3, [sp, #144]	; 0x90
   864d8:	ldr	r0, [r1, #4]
   864dc:	ldr	r2, [r1, #12]
   864e0:	mov	r1, r3
   864e4:	str	r3, [r2, #80]	; 0x50
   864e8:	bl	15b6c <fputs@plt+0x4a7c>
   864ec:	b	841a8 <fputs@plt+0x730b8>
   864f0:	ldr	r1, [pc, #2320]	; 86e08 <fputs@plt+0x75d18>
   864f4:	mov	r2, #12
   864f8:	ldr	r3, [sp, #40]	; 0x28
   864fc:	add	r1, pc, r1
   86500:	cmp	r3, #0
   86504:	mla	r3, r2, r8, r1
   86508:	ldr	r4, [r3, #1320]	; 0x528
   8650c:	beq	87858 <fputs@plt+0x76768>
   86510:	mov	r2, #0
   86514:	mov	r1, #1
   86518:	ldrb	r3, [sl, #67]	; 0x43
   8651c:	ldr	r0, [sp, #40]	; 0x28
   86520:	cmp	r3, #0
   86524:	biceq	r4, r4, #524288	; 0x80000
   86528:	bl	29c50 <fputs@plt+0x18b60>
   8652c:	ldr	r3, [sl, #24]
   86530:	cmp	r0, #0
   86534:	orrne	r4, r3, r4
   86538:	strne	r4, [sl, #24]
   8653c:	bne	86560 <fputs@plt+0x75470>
   86540:	cmp	r4, #16777216	; 0x1000000
   86544:	bic	r4, r3, r4
   86548:	str	r4, [sl, #24]
   8654c:	bne	86560 <fputs@plt+0x75470>
   86550:	add	r3, sl, #448	; 0x1c0
   86554:	mov	r0, #0
   86558:	mov	r1, #0
   8655c:	strd	r0, [r3]
   86560:	mov	r1, #0
   86564:	mov	r0, r9
   86568:	mov	r3, r1
   8656c:	mov	r2, r1
   86570:	str	r1, [sp]
   86574:	mov	r1, #147	; 0x93
   86578:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8657c:	ldrb	r3, [sl, #67]	; 0x43
   86580:	cmp	r3, #0
   86584:	beq	841a8 <fputs@plt+0x730b8>
   86588:	b	85c2c <fputs@plt+0x74b3c>
   8658c:	ldr	r0, [sp, #40]	; 0x28
   86590:	cmp	r0, #0
   86594:	beq	865b4 <fputs@plt+0x754c4>
   86598:	mov	r3, #0
   8659c:	add	r1, sp, #144	; 0x90
   865a0:	str	r3, [sp, #144]	; 0x90
   865a4:	bl	14450 <fputs@plt+0x3360>
   865a8:	mov	r0, sl
   865ac:	ldr	r1, [sp, #144]	; 0x90
   865b0:	bl	5a9e8 <fputs@plt+0x498f8>
   865b4:	ldr	r1, [pc, #2128]	; 86e0c <fputs@plt+0x75d1c>
   865b8:	mov	r0, r9
   865bc:	ldr	r2, [sl, #428]	; 0x1ac
   865c0:	add	r1, pc, r1
   865c4:	asr	r3, r2, #31
   865c8:	bl	3004c <fputs@plt+0x1ef5c>
   865cc:	b	841a8 <fputs@plt+0x730b8>
   865d0:	ldr	r9, [sp, #52]	; 0x34
   865d4:	ldr	sl, [sp, #96]	; 0x60
   865d8:	mov	ip, #0
   865dc:	mov	r1, #7
   865e0:	ldr	r4, [sp, #100]	; 0x64
   865e4:	mov	r0, fp
   865e8:	str	ip, [sp]
   865ec:	ldr	r2, [sp, #136]	; 0x88
   865f0:	mov	r3, r4
   865f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   865f8:	ldr	r1, [fp]
   865fc:	subs	r3, r4, #1
   86600:	ldr	r0, [fp, #32]
   86604:	ldr	ip, [fp, #24]
   86608:	sub	r2, r0, #1
   8660c:	movmi	r3, r2
   86610:	str	r2, [ip, #96]	; 0x60
   86614:	ldrb	r2, [r1, #69]	; 0x45
   86618:	cmp	r2, #0
   8661c:	beq	86b78 <fputs@plt+0x75a88>
   86620:	ldr	r3, [pc, #2024]	; 86e10 <fputs@plt+0x75d20>
   86624:	add	r3, pc, r3
   86628:	add	r3, r3, #4
   8662c:	ldr	r2, [pc, #2016]	; 86e14 <fputs@plt+0x75d24>
   86630:	mov	r1, #2
   86634:	str	r0, [r3, #8]
   86638:	mov	r0, fp
   8663c:	add	r2, pc, r2
   86640:	bl	2e638 <fputs@plt+0x1d548>
   86644:	ldr	r4, [sl, #8]
   86648:	cmp	r4, #0
   8664c:	beq	86754 <fputs@plt+0x75664>
   86650:	mov	r6, #0
   86654:	mov	r5, r6
   86658:	cmp	r9, r4
   8665c:	mov	r2, #1
   86660:	mov	r1, #138	; 0x8a
   86664:	mov	r0, fp
   86668:	mov	r7, #7
   8666c:	beq	86744 <fputs@plt+0x75654>
   86670:	ldr	r8, [fp, #32]
   86674:	str	r5, [sp]
   86678:	add	r3, r8, #2
   8667c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86680:	mov	r3, #0
   86684:	mov	r1, #21
   86688:	str	r5, [sp]
   8668c:	mov	r2, r3
   86690:	mov	r0, fp
   86694:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86698:	ldr	r2, [sp, #140]	; 0x8c
   8669c:	mov	r3, #3
   866a0:	mov	r1, #50	; 0x32
   866a4:	mov	r0, fp
   866a8:	str	r5, [sp]
   866ac:	add	r2, r6, r2
   866b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   866b4:	mov	ip, #3
   866b8:	add	r3, r8, #8
   866bc:	mov	r1, #79	; 0x4f
   866c0:	add	r2, r6, #8
   866c4:	mov	r0, fp
   866c8:	str	ip, [sp]
   866cc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   866d0:	ldr	r3, [fp]
   866d4:	mov	r1, #144	; 0x90
   866d8:	mov	r0, fp
   866dc:	ldrb	r3, [r3, #69]	; 0x45
   866e0:	cmp	r3, #0
   866e4:	bne	866ec <fputs@plt+0x755fc>
   866e8:	bl	1bc28 <fputs@plt+0xab38>
   866ec:	mvn	r3, #0
   866f0:	mov	r2, #1
   866f4:	str	r5, [sp]
   866f8:	mov	r1, #37	; 0x25
   866fc:	mov	r0, fp
   86700:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86704:	mov	r1, #3
   86708:	mov	r0, fp
   8670c:	ldr	r2, [r4]
   86710:	bl	2e638 <fputs@plt+0x1d548>
   86714:	mov	r3, #2
   86718:	mov	r2, #3
   8671c:	str	r7, [sp]
   86720:	mov	r1, #94	; 0x5e
   86724:	mov	r0, fp
   86728:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8672c:	mov	r2, r7
   86730:	mov	r3, #1
   86734:	str	r5, [sp]
   86738:	mov	r1, #33	; 0x21
   8673c:	mov	r0, fp
   86740:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86744:	ldr	r4, [r4, #20]
   86748:	add	r6, r6, #1
   8674c:	cmp	r4, #0
   86750:	bne	86658 <fputs@plt+0x75568>
   86754:	ldr	r3, [sp, #72]	; 0x48
   86758:	ldr	r3, [r3]
   8675c:	cmp	r3, #0
   86760:	str	r3, [sp, #72]	; 0x48
   86764:	bne	85270 <fputs@plt+0x74180>
   86768:	ldr	r3, [sp, #76]	; 0x4c
   8676c:	ldr	r3, [r3, #20]
   86770:	b	84f3c <fputs@plt+0x73e4c>
   86774:	ldr	r4, [sl, #8]
   86778:	cmp	r4, #0
   8677c:	beq	865d8 <fputs@plt+0x754e8>
   86780:	ldr	r2, [pc, #1680]	; 86e18 <fputs@plt+0x75d28>
   86784:	mov	r8, #0
   86788:	mvn	r7, #0
   8678c:	mov	r6, r8
   86790:	str	r9, [sp, #52]	; 0x34
   86794:	ldr	r3, [pc, #1664]	; 86e1c <fputs@plt+0x75d2c>
   86798:	str	sl, [sp, #96]	; 0x60
   8679c:	add	r2, pc, r2
   867a0:	str	r2, [sp, #60]	; 0x3c
   867a4:	add	r3, pc, r3
   867a8:	ldr	r2, [pc, #1648]	; 86e20 <fputs@plt+0x75d30>
   867ac:	add	r3, r3, #4
   867b0:	str	r3, [sp, #116]	; 0x74
   867b4:	add	r2, pc, r2
   867b8:	str	r2, [sp, #64]	; 0x40
   867bc:	b	86828 <fputs@plt+0x75738>
   867c0:	ldr	ip, [fp, #4]
   867c4:	add	r9, r9, r9, lsl #2
   867c8:	add	r9, ip, r9, lsl #2
   867cc:	str	r2, [r9, #8]
   867d0:	ldrb	ip, [r4, #54]	; 0x36
   867d4:	cmp	ip, #0
   867d8:	bne	869d4 <fputs@plt+0x758e4>
   867dc:	cmp	r6, #0
   867e0:	str	r3, [r0, #96]	; 0x60
   867e4:	movlt	r6, r3
   867e8:	cmp	r1, #0
   867ec:	ldreq	r3, [fp, #4]
   867f0:	addeq	r6, r6, r6, lsl #2
   867f4:	ldrne	r6, [sp, #88]	; 0x58
   867f8:	addeq	r6, r3, r6, lsl #2
   867fc:	str	r2, [r6, #8]
   86800:	ldr	r1, [sp, #144]	; 0x90
   86804:	cmp	r1, #0
   86808:	beq	86814 <fputs@plt+0x75724>
   8680c:	ldr	r0, [sp, #48]	; 0x30
   86810:	bl	1c850 <fputs@plt+0xb760>
   86814:	mov	r6, r4
   86818:	ldr	r4, [r4, #20]
   8681c:	add	r8, r8, #1
   86820:	cmp	r4, #0
   86824:	beq	865d0 <fputs@plt+0x754e0>
   86828:	ldr	r0, [fp, #24]
   8682c:	bl	2e338 <fputs@plt+0x1d248>
   86830:	ldr	r3, [sp, #52]	; 0x34
   86834:	mov	r9, r0
   86838:	cmp	r3, r4
   8683c:	beq	86818 <fputs@plt+0x75728>
   86840:	mov	r5, #0
   86844:	mov	r1, r4
   86848:	ldr	r0, [sp, #48]	; 0x30
   8684c:	ldr	r3, [sp, #68]	; 0x44
   86850:	str	r5, [sp]
   86854:	ldr	r2, [sp, #136]	; 0x88
   86858:	stmib	sp, {r3, r6, r7}
   8685c:	mov	r3, r5
   86860:	mov	r6, #3
   86864:	bl	65174 <fputs@plt+0x54084>
   86868:	mov	r7, r0
   8686c:	mov	r3, #1
   86870:	str	r5, [sp]
   86874:	add	r2, r8, #8
   86878:	mov	r1, #37	; 0x25
   8687c:	mov	r0, fp
   86880:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86884:	ldr	r2, [sp, #140]	; 0x8c
   86888:	mov	r3, r9
   8688c:	mov	r1, #69	; 0x45
   86890:	mov	r0, fp
   86894:	ldrh	sl, [r4, #52]	; 0x34
   86898:	str	r7, [sp]
   8689c:	add	r2, r8, r2
   868a0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   868a4:	mov	r9, r0
   868a8:	mov	r1, r0
   868ac:	mov	r2, sl
   868b0:	mvn	r3, #13
   868b4:	mov	r0, fp
   868b8:	bl	2300c <fputs@plt+0x11f1c>
   868bc:	mvn	r3, #0
   868c0:	mov	r2, #1
   868c4:	str	r5, [sp]
   868c8:	mov	r1, #37	; 0x25
   868cc:	mov	r0, fp
   868d0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   868d4:	mov	r1, r6
   868d8:	mov	r0, fp
   868dc:	ldr	r2, [sp, #60]	; 0x3c
   868e0:	bl	2e638 <fputs@plt+0x1d548>
   868e4:	mov	r3, r6
   868e8:	mov	r2, #7
   868ec:	str	r6, [sp]
   868f0:	mov	r1, #94	; 0x5e
   868f4:	mov	r0, fp
   868f8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   868fc:	mov	r1, #4
   86900:	mov	r0, fp
   86904:	ldr	r2, [sp, #64]	; 0x40
   86908:	bl	2e638 <fputs@plt+0x1d548>
   8690c:	mov	r3, r6
   86910:	mov	r2, #4
   86914:	str	r6, [sp]
   86918:	mov	r1, #94	; 0x5e
   8691c:	mov	r0, fp
   86920:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86924:	mov	r1, #4
   86928:	mov	r0, fp
   8692c:	ldr	r2, [r4]
   86930:	bl	2e638 <fputs@plt+0x1d548>
   86934:	mov	r3, r6
   86938:	mov	r2, #4
   8693c:	str	r6, [sp]
   86940:	mov	r1, #94	; 0x5e
   86944:	str	r0, [sp, #56]	; 0x38
   86948:	mov	r0, fp
   8694c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86950:	mov	r2, r6
   86954:	mov	r3, #1
   86958:	str	r5, [sp]
   8695c:	mov	r1, #33	; 0x21
   86960:	mov	r0, fp
   86964:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86968:	mov	r3, r5
   8696c:	mov	r2, #1
   86970:	str	r5, [sp]
   86974:	mov	r1, #138	; 0x8a
   86978:	mov	r0, fp
   8697c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86980:	mov	r6, r0
   86984:	mov	r3, r5
   86988:	str	r5, [sp]
   8698c:	mov	r2, r5
   86990:	mov	r1, #21
   86994:	mov	r0, fp
   86998:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8699c:	ldr	r1, [fp]
   869a0:	cmp	r9, r5
   869a4:	ldr	r2, [fp, #32]
   869a8:	ldr	r0, [fp, #24]
   869ac:	sub	r3, r2, #1
   869b0:	movlt	r9, r3
   869b4:	str	r3, [r0, #96]	; 0x60
   869b8:	ldrb	r1, [r1, #69]	; 0x45
   869bc:	cmp	r1, r5
   869c0:	beq	867c0 <fputs@plt+0x756d0>
   869c4:	ldr	r9, [pc, #1112]	; 86e24 <fputs@plt+0x75d34>
   869c8:	add	r9, pc, r9
   869cc:	add	r9, r9, #4
   869d0:	b	867cc <fputs@plt+0x756dc>
   869d4:	bl	2e338 <fputs@plt+0x1d248>
   869d8:	ldrh	sl, [r4, #50]	; 0x32
   869dc:	str	r0, [sp, #80]	; 0x50
   869e0:	cmp	sl, #0
   869e4:	beq	86a58 <fputs@plt+0x75968>
   869e8:	str	r8, [sp, #108]	; 0x6c
   869ec:	mov	r5, #0
   869f0:	str	r6, [sp, #112]	; 0x70
   869f4:	mov	r9, r5
   869f8:	ldr	r6, [sp, #80]	; 0x50
   869fc:	ldr	r8, [sp, #96]	; 0x60
   86a00:	lsl	ip, r5, #1
   86a04:	add	r2, r7, r5
   86a08:	mov	r3, r6
   86a0c:	ldr	lr, [r4, #4]
   86a10:	mov	r1, #76	; 0x4c
   86a14:	mov	r0, fp
   86a18:	add	r5, r5, #1
   86a1c:	ldrsh	lr, [lr, ip]
   86a20:	cmp	lr, #0
   86a24:	blt	86a3c <fputs@plt+0x7594c>
   86a28:	ldr	ip, [r8, #4]
   86a2c:	add	ip, ip, lr, lsl #4
   86a30:	ldrb	ip, [ip, #12]
   86a34:	cmp	ip, #0
   86a38:	bne	86a48 <fputs@plt+0x75958>
   86a3c:	str	r9, [sp]
   86a40:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86a44:	ldrh	sl, [r4, #50]	; 0x32
   86a48:	cmp	sl, r5
   86a4c:	bgt	86a00 <fputs@plt+0x75910>
   86a50:	ldr	r8, [sp, #108]	; 0x6c
   86a54:	ldr	r6, [sp, #112]	; 0x70
   86a58:	mov	r9, #0
   86a5c:	mov	r1, #7
   86a60:	ldr	r2, [sp, #140]	; 0x8c
   86a64:	mov	r3, r9
   86a68:	mov	r0, fp
   86a6c:	str	r9, [sp]
   86a70:	add	r2, r8, r2
   86a74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86a78:	mov	r5, r0
   86a7c:	mov	r2, r9
   86a80:	str	r9, [sp]
   86a84:	mov	r1, #13
   86a88:	mov	r0, fp
   86a8c:	ldr	r3, [sp, #80]	; 0x50
   86a90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86a94:	ldr	r1, [fp]
   86a98:	cmp	r5, r9
   86a9c:	ldr	r3, [fp, #32]
   86aa0:	ldr	r0, [fp, #24]
   86aa4:	sub	r2, r3, #1
   86aa8:	movlt	r5, r2
   86aac:	str	r2, [r0, #96]	; 0x60
   86ab0:	ldrb	r2, [r1, #69]	; 0x45
   86ab4:	cmp	r2, r9
   86ab8:	beq	86b98 <fputs@plt+0x75aa8>
   86abc:	ldr	r5, [sp, #116]	; 0x74
   86ac0:	mov	r1, #115	; 0x73
   86ac4:	mov	r0, fp
   86ac8:	ldrh	ip, [r4, #50]	; 0x32
   86acc:	str	r3, [r5, #8]
   86ad0:	mov	r5, #0
   86ad4:	ldr	r9, [sp, #80]	; 0x50
   86ad8:	ldr	r2, [sp, #140]	; 0x8c
   86adc:	stm	sp, {r7, ip}
   86ae0:	mov	r3, r9
   86ae4:	add	r2, r8, r2
   86ae8:	bl	2e5f0 <fputs@plt+0x1d500>
   86aec:	mvn	r3, #0
   86af0:	mov	r2, #1
   86af4:	str	r5, [sp]
   86af8:	mov	r1, #37	; 0x25
   86afc:	mov	r0, fp
   86b00:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86b04:	ldr	r2, [pc, #796]	; 86e28 <fputs@plt+0x75d38>
   86b08:	mov	r1, #3
   86b0c:	mov	r0, fp
   86b10:	add	r2, pc, r2
   86b14:	bl	2e638 <fputs@plt+0x1d548>
   86b18:	mov	r2, r5
   86b1c:	mov	r1, #13
   86b20:	str	r5, [sp]
   86b24:	mov	r0, fp
   86b28:	ldr	r3, [sp, #56]	; 0x38
   86b2c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86b30:	ldr	r0, [fp, #24]
   86b34:	ldr	r2, [r0, #120]	; 0x78
   86b38:	cmp	r2, r5
   86b3c:	beq	86b4c <fputs@plt+0x75a5c>
   86b40:	ldr	r1, [fp, #32]
   86b44:	mvn	r3, r9
   86b48:	str	r1, [r2, r3, lsl #2]
   86b4c:	ldr	r1, [fp]
   86b50:	ldr	r2, [fp, #32]
   86b54:	sub	r3, r2, #1
   86b58:	str	r3, [r0, #96]	; 0x60
   86b5c:	ldrb	r1, [r1, #69]	; 0x45
   86b60:	b	867dc <fputs@plt+0x756ec>
   86b64:	mov	r0, fp
   86b68:	bl	7a65c <fputs@plt+0x6956c>
   86b6c:	cmp	r0, #0
   86b70:	beq	842f8 <fputs@plt+0x73208>
   86b74:	b	841a8 <fputs@plt+0x730b8>
   86b78:	ldr	r2, [fp, #4]
   86b7c:	add	r3, r3, r3, lsl #2
   86b80:	add	r3, r2, r3, lsl #2
   86b84:	b	8662c <fputs@plt+0x7553c>
   86b88:	ldr	r4, [pc, #668]	; 86e2c <fputs@plt+0x75d3c>
   86b8c:	add	r4, pc, r4
   86b90:	add	r4, r4, #4
   86b94:	b	85300 <fputs@plt+0x74210>
   86b98:	ldr	r2, [fp, #4]
   86b9c:	add	r5, r5, r5, lsl #2
   86ba0:	add	r5, r2, r5, lsl #2
   86ba4:	b	86ac0 <fputs@plt+0x759d0>
   86ba8:	ldr	r3, [sp, #92]	; 0x5c
   86bac:	ldr	sl, [r3, #8]
   86bb0:	ldr	r3, [r3]
   86bb4:	cmp	sl, #0
   86bb8:	str	r3, [sp, #92]	; 0x5c
   86bbc:	beq	86bcc <fputs@plt+0x75adc>
   86bc0:	ldr	r3, [sl, #16]
   86bc4:	cmp	r3, #0
   86bc8:	bne	86be4 <fputs@plt+0x75af4>
   86bcc:	ldr	r3, [sp, #92]	; 0x5c
   86bd0:	cmp	r3, #0
   86bd4:	bne	85e80 <fputs@plt+0x74d90>
   86bd8:	b	85eb0 <fputs@plt+0x74dc0>
   86bdc:	mov	r3, #0
   86be0:	str	r3, [sp, #92]	; 0x5c
   86be4:	ldr	ip, [sl]
   86be8:	mov	r3, #0
   86bec:	mov	r5, #54	; 0x36
   86bf0:	ldr	r2, [sl, #28]
   86bf4:	ldr	r4, [sp, #64]	; 0x40
   86bf8:	str	ip, [sp]
   86bfc:	ldr	r1, [sp, #44]	; 0x2c
   86c00:	mov	r0, r4
   86c04:	bl	2e210 <fputs@plt+0x1d120>
   86c08:	ldrsh	r3, [sl, #34]	; 0x22
   86c0c:	mov	r1, #0
   86c10:	ldr	r2, [r4, #76]	; 0x4c
   86c14:	ldr	r0, [sp, #64]	; 0x40
   86c18:	add	r3, r3, fp
   86c1c:	cmp	r3, r2
   86c20:	ldr	r2, [sp, #44]	; 0x2c
   86c24:	strgt	r3, [r4, #76]	; 0x4c
   86c28:	mov	r3, sl
   86c2c:	str	r5, [sp]
   86c30:	bl	3f960 <fputs@plt+0x2e870>
   86c34:	mov	r0, r9
   86c38:	ldr	r2, [sl]
   86c3c:	ldr	r1, [sp, #72]	; 0x48
   86c40:	bl	2e638 <fputs@plt+0x1d548>
   86c44:	ldr	r4, [sl, #16]
   86c48:	cmp	r4, #0
   86c4c:	beq	8740c <fputs@plt+0x7631c>
   86c50:	add	r8, sp, #140	; 0x8c
   86c54:	mov	r6, #1
   86c58:	str	r9, [sp, #48]	; 0x30
   86c5c:	mov	r7, #0
   86c60:	str	r8, [sp, #60]	; 0x3c
   86c64:	str	r5, [sp, #68]	; 0x44
   86c68:	strd	sl, [sp, #76]	; 0x4c
   86c6c:	ldr	fp, [sp, #44]	; 0x2c
   86c70:	ldrd	r8, [sp, #52]	; 0x34
   86c74:	ldr	sl, [sp, #64]	; 0x40
   86c78:	b	86ca4 <fputs@plt+0x75bb4>
   86c7c:	ldr	r3, [r3, #44]	; 0x2c
   86c80:	str	fp, [sp]
   86c84:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86c88:	mov	r0, sl
   86c8c:	ldr	r1, [sp, #140]	; 0x8c
   86c90:	bl	3f930 <fputs@plt+0x2e840>
   86c94:	ldr	r4, [r4, #4]
   86c98:	add	r6, r6, #1
   86c9c:	cmp	r4, #0
   86ca0:	beq	86d3c <fputs@plt+0x75c4c>
   86ca4:	mov	r2, r8
   86ca8:	mov	r0, r9
   86cac:	ldr	r1, [r4, #8]
   86cb0:	bl	16264 <fputs@plt+0x5174>
   86cb4:	subs	r5, r0, #0
   86cb8:	mov	r1, fp
   86cbc:	mov	r3, #0
   86cc0:	mov	r0, sl
   86cc4:	beq	86c94 <fputs@plt+0x75ba4>
   86cc8:	ldr	ip, [r5]
   86ccc:	ldr	r2, [r5, #28]
   86cd0:	str	ip, [sp]
   86cd4:	str	r7, [sp, #140]	; 0x8c
   86cd8:	bl	2e210 <fputs@plt+0x1d120>
   86cdc:	mov	r2, r4
   86ce0:	mov	r1, r5
   86ce4:	str	r7, [sp]
   86ce8:	mov	r0, sl
   86cec:	ldr	r3, [sp, #60]	; 0x3c
   86cf0:	bl	3ef04 <fputs@plt+0x2de14>
   86cf4:	cmp	r0, #0
   86cf8:	mov	r2, r6
   86cfc:	ldr	r0, [sp, #48]	; 0x30
   86d00:	mov	r1, #54	; 0x36
   86d04:	bne	8720c <fputs@plt+0x7611c>
   86d08:	ldr	r3, [sp, #140]	; 0x8c
   86d0c:	cmp	r3, #0
   86d10:	bne	86c7c <fputs@plt+0x75b8c>
   86d14:	ldr	r1, [sp, #68]	; 0x44
   86d18:	mov	r3, r5
   86d1c:	mov	r2, fp
   86d20:	mov	r0, sl
   86d24:	str	r1, [sp]
   86d28:	mov	r1, r6
   86d2c:	bl	3f960 <fputs@plt+0x2e870>
   86d30:	b	86c94 <fputs@plt+0x75ba4>
   86d34:	mov	r3, r2
   86d38:	b	85060 <fputs@plt+0x73f70>
   86d3c:	ldr	r9, [sp, #48]	; 0x30
   86d40:	ldrd	sl, [sp, #76]	; 0x4c
   86d44:	ldr	r3, [sp, #64]	; 0x40
   86d48:	ldr	r3, [r3, #72]	; 0x48
   86d4c:	cmp	r3, r6
   86d50:	bge	86d5c <fputs@plt+0x75c6c>
   86d54:	ldr	r3, [sp, #64]	; 0x40
   86d58:	str	r6, [r3, #72]	; 0x48
   86d5c:	mov	r7, #0
   86d60:	mov	r1, #108	; 0x6c
   86d64:	mov	r3, r7
   86d68:	mov	r2, r7
   86d6c:	mov	r0, r9
   86d70:	str	r7, [sp]
   86d74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86d78:	ldr	r6, [sl, #16]
   86d7c:	str	r0, [sp, #96]	; 0x60
   86d80:	cmp	r6, r7
   86d84:	beq	87188 <fputs@plt+0x76098>
   86d88:	ldr	r3, [sp, #104]	; 0x68
   86d8c:	add	r2, r3, #2
   86d90:	add	r3, r3, #3
   86d94:	strd	r2, [sp, #76]	; 0x4c
   86d98:	mov	r3, #1
   86d9c:	str	r3, [sp, #48]	; 0x30
   86da0:	mov	r3, fp
   86da4:	mov	fp, sl
   86da8:	mov	sl, r3
   86dac:	b	8704c <fputs@plt+0x75f5c>
   86db0:	andeq	pc, r0, r8, lsl #22
   86db4:	andeq	r5, r1, r4, lsr #5
   86db8:	andeq	pc, r0, r0, lsr sl	; <UNPREDICTABLE>
   86dbc:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   86dc0:	andeq	pc, r0, ip, lsr r9	; <UNPREDICTABLE>
   86dc4:	andeq	r4, r1, r0, lsr #31
   86dc8:	andeq	r5, r1, r4, lsl #2
   86dcc:	andeq	r9, r2, ip, lsl #3
   86dd0:	andeq	r4, r1, r8, ror #30
   86dd4:	andeq	r4, r1, r4, ror pc
   86dd8:	andeq	r4, r1, r4, ror #29
   86ddc:	andeq	r5, r1, r0, asr #32
   86de0:	andeq	r4, r1, r8, ror lr
   86de4:	andeq	r4, r1, ip, asr lr
   86de8:	andeq	r4, r1, r4, ror #28
   86dec:	andeq	r4, r1, r4, asr #28
   86df0:	andeq	r4, r1, ip, asr #28
   86df4:	ldrdeq	pc, [r0], -r0
   86df8:	andeq	r8, r2, r8, lsl r2
   86dfc:	strdeq	r4, [r1], -ip
   86e00:	andeq	pc, r0, ip, lsr #13
   86e04:	andeq	r5, r1, r8
   86e08:	andeq	r8, r2, ip, lsr r1
   86e0c:	andeq	r4, r1, r4, asr #29
   86e10:	andeq	sp, r2, r4, lsr #4
   86e14:	andeq	r4, r1, r0, ror #27
   86e18:	andeq	r4, r1, r4, asr #24
   86e1c:	andeq	sp, r2, r4, lsr #1
   86e20:	andeq	r4, r1, r4, lsr ip
   86e24:	andeq	ip, r2, r0, lsl #29
   86e28:	strdeq	r4, [r1], -r0
   86e2c:			; <UNDEFINED> instruction: 0x0002ccbc
   86e30:	andeq	ip, r2, r0, lsr r6
   86e34:	andeq	ip, r2, r0, lsr #12
   86e38:	andeq	lr, r0, r0, lsr #17
   86e3c:	andeq	r4, r1, ip, asr #3
   86e40:			; <UNDEFINED> instruction: 0x0002c5b4
   86e44:	andeq	r3, r1, r8, lsl #31
   86e48:	andeq	r3, r1, r4, ror pc
   86e4c:	strdeq	r3, [r1], -ip
   86e50:	andeq	r5, r1, r4, asr #28
   86e54:	muleq	r0, r0, r6
   86e58:			; <UNDEFINED> instruction: 0xfffabc94
   86e5c:	andeq	r3, r1, r4, lsr #30
   86e60:	andeq	r4, r1, ip, lsl r0
   86e64:	andeq	r3, r1, ip, ror #25
   86e68:	andeq	r5, r1, r4, asr sp
   86e6c:			; <UNDEFINED> instruction: 0x0000e5b8
   86e70:	andeq	r0, r0, r8, lsr #2
   86e74:	andeq	r3, r1, r0, ror #26
   86e78:	andeq	r3, r1, r8, lsr #26
   86e7c:	muleq	r1, ip, lr
   86e80:	andeq	r3, r1, r8, asr #23
   86e84:	strdeq	r5, [r1], -ip
   86e88:	andeq	r3, r1, r4, asr fp
   86e8c:	andeq	lr, r0, r4, asr r3
   86e90:	andeq	r3, r1, r8, lsr #21
   86e94:	andeq	r3, r1, r8, ror sl
   86e98:	ldrdeq	r3, [r1], -r8
   86e9c:	andeq	r3, r1, r4, asr #19
   86ea0:	andeq	r3, r1, r8, asr #21
   86ea4:	andeq	r6, r2, ip, asr #24
   86ea8:	andeq	r3, r1, r8, lsr sl
   86eac:	muleq	r1, r4, r7
   86eb0:	add	r0, sp, #144	; 0x90
   86eb4:	add	r3, sp, #140	; 0x8c
   86eb8:	mov	r2, r6
   86ebc:	str	r0, [sp]
   86ec0:	ldr	r0, [sp, #64]	; 0x40
   86ec4:	bl	3ef04 <fputs@plt+0x2de14>
   86ec8:	ldr	r0, [r9, #24]
   86ecc:	bl	2e338 <fputs@plt+0x1d248>
   86ed0:	ldr	r1, [sp, #140]	; 0x8c
   86ed4:	mov	r8, r0
   86ed8:	cmp	r1, #0
   86edc:	bne	8715c <fputs@plt+0x7606c>
   86ee0:	ldrsh	r3, [fp, #32]
   86ee4:	mov	r2, r1
   86ee8:	ldr	r4, [r6, #36]	; 0x24
   86eec:	cmp	r3, r4
   86ef0:	beq	8716c <fputs@plt+0x7607c>
   86ef4:	mov	r3, r4
   86ef8:	mov	r1, #47	; 0x2f
   86efc:	str	sl, [sp]
   86f00:	mov	r0, r9
   86f04:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86f08:	ldr	r3, [fp, #12]
   86f0c:	cmp	r3, #0
   86f10:	beq	871f4 <fputs@plt+0x76104>
   86f14:	mov	r3, r8
   86f18:	mov	r2, sl
   86f1c:	str	r7, [sp]
   86f20:	mov	r1, #76	; 0x4c
   86f24:	mov	r0, r9
   86f28:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86f2c:	ldr	r3, [r9, #32]
   86f30:	mov	r2, sl
   86f34:	mov	r1, #38	; 0x26
   86f38:	mov	r0, r9
   86f3c:	str	r7, [sp]
   86f40:	add	r3, r3, #3
   86f44:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86f48:	mov	r3, #0
   86f4c:	mov	r1, #70	; 0x46
   86f50:	str	sl, [sp]
   86f54:	mov	r0, r9
   86f58:	ldr	r2, [sp, #48]	; 0x30
   86f5c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86f60:	mov	r3, r8
   86f64:	mov	r2, #0
   86f68:	str	r7, [sp]
   86f6c:	mov	r1, #13
   86f70:	mov	r0, r9
   86f74:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86f78:	ldr	r0, [r9]
   86f7c:	ldr	r3, [r9, #32]
   86f80:	ldr	ip, [r9, #24]
   86f84:	sub	r1, r3, #1
   86f88:	subs	r2, r3, #2
   86f8c:	movmi	r2, r1
   86f90:	str	r1, [ip, #96]	; 0x60
   86f94:	ldrb	r1, [r0, #69]	; 0x45
   86f98:	cmp	r1, #0
   86f9c:	ldreq	r1, [r9, #4]
   86fa0:	addeq	r2, r2, r2, lsl #2
   86fa4:	ldrne	r2, [sp, #100]	; 0x64
   86fa8:	addeq	r2, r1, r2, lsl #2
   86fac:	str	r3, [r2, #8]
   86fb0:	mov	r2, #0
   86fb4:	mov	r1, #103	; 0x67
   86fb8:	str	r7, [sp]
   86fbc:	mov	r0, r9
   86fc0:	ldr	r3, [sp, #76]	; 0x4c
   86fc4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   86fc8:	ldr	r2, [sp, #48]	; 0x30
   86fcc:	mov	r0, r9
   86fd0:	ldr	r3, [r6, #8]
   86fd4:	ldr	r1, [sp, #80]	; 0x50
   86fd8:	sub	ip, r2, #1
   86fdc:	ldr	r2, [sp, #84]	; 0x54
   86fe0:	str	ip, [sp]
   86fe4:	bl	2ec20 <fputs@plt+0x1db30>
   86fe8:	mov	r3, #4
   86fec:	mov	r1, #33	; 0x21
   86ff0:	str	r7, [sp]
   86ff4:	mov	r0, r9
   86ff8:	ldr	r2, [sp, #72]	; 0x48
   86ffc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   87000:	ldr	r2, [r9, #24]
   87004:	ldr	r3, [r2, #120]	; 0x78
   87008:	cmp	r3, #0
   8700c:	beq	8701c <fputs@plt+0x75f2c>
   87010:	ldr	r1, [r9, #32]
   87014:	mvn	r8, r8
   87018:	str	r1, [r3, r8, lsl #2]
   8701c:	ldr	r3, [r9, #32]
   87020:	ldr	r1, [sp, #48]	; 0x30
   87024:	ldr	r0, [sp, #56]	; 0x38
   87028:	sub	r3, r3, #1
   8702c:	add	r1, r1, #1
   87030:	str	r1, [sp, #48]	; 0x30
   87034:	ldr	r1, [sp, #144]	; 0x90
   87038:	str	r3, [r2, #96]	; 0x60
   8703c:	bl	19bf4 <fputs@plt+0x8b04>
   87040:	ldr	r6, [r6, #4]
   87044:	cmp	r6, #0
   87048:	beq	87184 <fputs@plt+0x76094>
   8704c:	ldr	r1, [r6, #8]
   87050:	ldr	r2, [sp, #52]	; 0x34
   87054:	ldr	r0, [sp, #56]	; 0x38
   87058:	bl	16264 <fputs@plt+0x5174>
   8705c:	subs	r3, r0, #0
   87060:	mov	r1, r3
   87064:	str	r3, [sp, #68]	; 0x44
   87068:	str	r7, [sp, #140]	; 0x8c
   8706c:	str	r7, [sp, #144]	; 0x90
   87070:	bne	86eb0 <fputs@plt+0x75dc0>
   87074:	ldr	r0, [r9, #24]
   87078:	bl	2e338 <fputs@plt+0x1d248>
   8707c:	ldr	r3, [r6, #20]
   87080:	mov	r8, r0
   87084:	cmp	r3, #0
   87088:	ble	86fb0 <fputs@plt+0x75ec0>
   8708c:	add	r3, r6, #36	; 0x24
   87090:	mov	r4, #0
   87094:	str	r3, [sp, #60]	; 0x3c
   87098:	ldr	r3, [sp, #144]	; 0x90
   8709c:	add	r5, sl, r4
   870a0:	mov	r2, #0
   870a4:	mov	r1, fp
   870a8:	mov	r0, r9
   870ac:	cmp	r3, #0
   870b0:	ldreq	r3, [sp, #60]	; 0x3c
   870b4:	ldrne	r3, [r3, r4, lsl #2]
   870b8:	ldreq	r3, [r3, r4, lsl #3]
   870bc:	add	r4, r4, #1
   870c0:	str	r5, [sp]
   870c4:	bl	4636c <fputs@plt+0x3527c>
   870c8:	mov	r2, r5
   870cc:	mov	r3, r8
   870d0:	str	r7, [sp]
   870d4:	mov	r1, #76	; 0x4c
   870d8:	mov	r0, r9
   870dc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   870e0:	ldr	r5, [r6, #20]
   870e4:	cmp	r5, r4
   870e8:	bgt	87098 <fputs@plt+0x75fa8>
   870ec:	ldr	r3, [sp, #68]	; 0x44
   870f0:	cmp	r3, #0
   870f4:	beq	86fb0 <fputs@plt+0x75ec0>
   870f8:	ldr	r1, [sp, #140]	; 0x8c
   870fc:	ldr	r0, [sp, #56]	; 0x38
   87100:	bl	25eec <fputs@plt+0x14dfc>
   87104:	mov	r4, r0
   87108:	ldr	r0, [sp, #88]	; 0x58
   8710c:	mov	r3, r5
   87110:	mov	r2, sl
   87114:	mov	r1, #49	; 0x31
   87118:	ldr	r5, [r6, #20]
   8711c:	str	r0, [sp]
   87120:	mov	r0, r9
   87124:	bl	2e4e0 <fputs@plt+0x1d3f0>
   87128:	mov	r1, r0
   8712c:	mov	r3, r5
   87130:	mov	r2, r4
   87134:	mov	r0, r9
   87138:	bl	2300c <fputs@plt+0x11f1c>
   8713c:	mov	r3, r8
   87140:	mov	r1, #69	; 0x45
   87144:	ldr	r2, [sp, #48]	; 0x30
   87148:	ldr	r0, [sp, #88]	; 0x58
   8714c:	stm	sp, {r0, r7}
   87150:	mov	r0, r9
   87154:	bl	2e5f0 <fputs@plt+0x1d500>
   87158:	b	86fb0 <fputs@plt+0x75ec0>
   8715c:	ldr	r5, [r6, #20]
   87160:	cmp	r5, #0
   87164:	bgt	8708c <fputs@plt+0x75f9c>
   87168:	b	870fc <fputs@plt+0x7600c>
   8716c:	mov	r3, sl
   87170:	mov	r0, r9
   87174:	str	r1, [sp]
   87178:	mov	r1, #103	; 0x67
   8717c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   87180:	b	86f48 <fputs@plt+0x75e58>
   87184:	mov	fp, sl
   87188:	ldr	r4, [sp, #96]	; 0x60
   8718c:	mov	r0, #0
   87190:	mov	r1, #7
   87194:	mov	r2, r0
   87198:	str	r0, [sp]
   8719c:	mov	r0, r9
   871a0:	add	r3, r4, #1
   871a4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   871a8:	ldr	r2, [r9]
   871ac:	subs	ip, r4, #0
   871b0:	ldr	r1, [r9, #32]
   871b4:	ldr	r0, [r9, #24]
   871b8:	sub	r3, r1, #1
   871bc:	movlt	ip, r3
   871c0:	str	r3, [r0, #96]	; 0x60
   871c4:	ldrb	r3, [r2, #69]	; 0x45
   871c8:	str	ip, [sp, #96]	; 0x60
   871cc:	cmp	r3, #0
   871d0:	beq	871e0 <fputs@plt+0x760f0>
   871d4:	ldr	r3, [sp, #108]	; 0x6c
   871d8:	str	r1, [r3, #8]
   871dc:	b	86bcc <fputs@plt+0x75adc>
   871e0:	ldr	r3, [sp, #96]	; 0x60
   871e4:	ldr	r2, [r9, #4]
   871e8:	add	r3, r3, r3, lsl #2
   871ec:	add	r3, r2, r3, lsl #2
   871f0:	b	871d8 <fputs@plt+0x760e8>
   871f4:	mov	r2, r4
   871f8:	mov	r3, sl
   871fc:	add	r1, fp, #4
   87200:	mov	r0, r9
   87204:	bl	462b8 <fputs@plt+0x351c8>
   87208:	b	86f14 <fputs@plt+0x75e24>
   8720c:	mov	sl, r9
   87210:	b	841a8 <fputs@plt+0x730b8>
   87214:	ldr	r5, [pc, #-1004]	; 86e30 <fputs@plt+0x75d40>
   87218:	add	r5, pc, r5
   8721c:	add	r5, r5, #4
   87220:	b	84fe4 <fputs@plt+0x73ef4>
   87224:	ldr	r5, [pc, #-1016]	; 86e34 <fputs@plt+0x75d44>
   87228:	add	r5, pc, r5
   8722c:	add	r5, r5, #4
   87230:	b	85254 <fputs@plt+0x74164>
   87234:	ldr	sl, [sp, #76]	; 0x4c
   87238:	mov	r9, fp
   8723c:	mov	r1, #4
   87240:	mov	r0, r9
   87244:	ldr	r2, [pc, #-1044]	; 86e38 <fputs@plt+0x75d48>
   87248:	add	r2, pc, r2
   8724c:	add	r2, r2, #3456	; 0xd80
   87250:	add	r2, r2, r1
   87254:	bl	30148 <fputs@plt+0x1f058>
   87258:	cmp	r0, #0
   8725c:	beq	841a8 <fputs@plt+0x730b8>
   87260:	ldr	r3, [pc, #-1068]	; 86e3c <fputs@plt+0x75d4c>
   87264:	mvn	r1, #1
   87268:	ldr	r2, [sp, #132]	; 0x84
   8726c:	strb	r1, [r0, #41]	; 0x29
   87270:	add	r3, pc, r3
   87274:	rsb	r2, r2, #0
   87278:	str	r2, [r0, #8]
   8727c:	str	r3, [r0, #56]	; 0x38
   87280:	b	841a8 <fputs@plt+0x730b8>
   87284:	mvn	r3, #-2147483648	; 0x80000000
   87288:	str	r3, [sp, #144]	; 0x90
   8728c:	b	846ac <fputs@plt+0x735bc>
   87290:	ldr	r4, [pc, #-1112]	; 86e40 <fputs@plt+0x75d50>
   87294:	add	r4, pc, r4
   87298:	add	r4, r4, #4
   8729c:	b	84774 <fputs@plt+0x73684>
   872a0:	cmp	r4, #0
   872a4:	beq	872b4 <fputs@plt+0x761c4>
   872a8:	ldr	r3, [r4, #4]
   872ac:	ldr	r3, [r3, #32]
   872b0:	str	r3, [sp, #72]	; 0x48
   872b4:	ldr	r1, [pc, #-1144]	; 86e44 <fputs@plt+0x75d54>
   872b8:	mov	r0, r9
   872bc:	ldr	r2, [sp, #72]	; 0x48
   872c0:	add	r1, pc, r1
   872c4:	asr	r3, r2, #31
   872c8:	bl	3004c <fputs@plt+0x1ef5c>
   872cc:	b	841a8 <fputs@plt+0x730b8>
   872d0:	ldr	r3, [sl, #24]
   872d4:	tst	r3, #32
   872d8:	moveq	r2, #0
   872dc:	moveq	r3, #0
   872e0:	beq	8733c <fputs@plt+0x7624c>
   872e4:	ldr	r3, [sp, #56]	; 0x38
   872e8:	ldr	r2, [r3, #4]
   872ec:	ldm	r2, {r1, r3}
   872f0:	ldr	r2, [r3]
   872f4:	ldr	r4, [r2, #212]	; 0xd4
   872f8:	ldr	r0, [r4, #16]
   872fc:	str	r1, [r3, #4]
   87300:	cmp	r0, #0
   87304:	bge	8732c <fputs@plt+0x7623c>
   87308:	ldr	r3, [r4, #24]
   8730c:	mov	r2, #64512	; 0xfc00
   87310:	movt	r2, #65535	; 0xffff
   87314:	ldr	ip, [r4, #28]
   87318:	smull	r0, r1, r0, r2
   8731c:	add	r3, r3, ip
   87320:	mov	r2, r3
   87324:	asr	r3, r3, #31
   87328:	bl	93a40 <fputs@plt+0x82950>
   8732c:	ldr	r2, [r4, #20]
   87330:	cmp	r0, r2
   87334:	movge	r2, r0
   87338:	asr	r3, r2, #31
   8733c:	ldr	r1, [pc, #-1276]	; 86e48 <fputs@plt+0x75d58>
   87340:	mov	r0, r9
   87344:	add	r1, pc, r1
   87348:	bl	3004c <fputs@plt+0x1ef5c>
   8734c:	b	841a8 <fputs@plt+0x730b8>
   87350:	cmp	r4, #0
   87354:	ldrne	r3, [r4]
   87358:	ldrne	r2, [r4, #4]
   8735c:	strne	r3, [r2, #4]
   87360:	bne	85a1c <fputs@plt+0x7492c>
   87364:	b	85a28 <fputs@plt+0x74938>
   87368:	ldm	r4, {r1, r3}
   8736c:	ldrb	r2, [r3, #17]
   87370:	str	r1, [r3, #4]
   87374:	cmp	r2, #0
   87378:	beq	87390 <fputs@plt+0x762a0>
   8737c:	ldrb	r3, [r3, #18]
   87380:	cmp	r3, #0
   87384:	moveq	r3, #1
   87388:	movne	r3, #2
   8738c:	str	r3, [sp, #72]	; 0x48
   87390:	ldr	r1, [pc, #-1356]	; 86e4c <fputs@plt+0x75d5c>
   87394:	mov	r0, r9
   87398:	ldr	r2, [sp, #72]	; 0x48
   8739c:	add	r1, pc, r1
   873a0:	asr	r3, r2, #31
   873a4:	bl	3004c <fputs@plt+0x1ef5c>
   873a8:	b	841a8 <fputs@plt+0x730b8>
   873ac:	mov	r3, #2
   873b0:	str	r3, [sp, #72]	; 0x48
   873b4:	b	84658 <fputs@plt+0x73568>
   873b8:	mov	r2, #1
   873bc:	mov	r1, #0
   873c0:	ldr	r0, [sp, #40]	; 0x28
   873c4:	bl	29c50 <fputs@plt+0x18b60>
   873c8:	ldr	r1, [sp, #56]	; 0x38
   873cc:	add	r3, r0, #1
   873d0:	mov	r2, #1
   873d4:	ands	r3, r3, #7
   873d8:	moveq	r3, r2
   873dc:	strb	r3, [r1, #8]
   873e0:	strb	r2, [r1, #9]
   873e4:	ldrb	r3, [sl, #67]	; 0x43
   873e8:	cmp	r3, #0
   873ec:	beq	841a8 <fputs@plt+0x730b8>
   873f0:	b	85c2c <fputs@plt+0x74b3c>
   873f4:	mov	r3, r2
   873f8:	mov	r1, r4
   873fc:	b	85100 <fputs@plt+0x74010>
   87400:	mov	r5, ip
   87404:	mov	lr, #1
   87408:	b	85074 <fputs@plt+0x73f84>
   8740c:	mov	r6, #1
   87410:	b	86d44 <fputs@plt+0x75c54>
   87414:	ldr	r3, [sp, #56]	; 0x38
   87418:	mov	r0, r9
   8741c:	ldr	r1, [pc, #-1492]	; 86e50 <fputs@plt+0x75d60>
   87420:	ldr	r3, [r3, #12]
   87424:	add	r1, pc, r1
   87428:	ldr	r2, [r3, #80]	; 0x50
   8742c:	asr	r3, r2, #31
   87430:	bl	3004c <fputs@plt+0x1ef5c>
   87434:	b	841a8 <fputs@plt+0x730b8>
   87438:	ldr	r5, [pc, #-1516]	; 86e54 <fputs@plt+0x75d64>
   8743c:	mov	r3, #1
   87440:	mov	r2, #2
   87444:	mov	r0, sl
   87448:	str	r4, [sp, #8]
   8744c:	ldr	r6, [pc, #-1532]	; 86e58 <fputs@plt+0x75d68>
   87450:	str	r4, [sp, #12]
   87454:	ldr	r8, [pc, #-1536]	; 86e5c <fputs@plt+0x75d6c>
   87458:	add	r5, pc, r5
   8745c:	str	r4, [sp, #16]
   87460:	ldr	r7, [pc, #-1544]	; 86e60 <fputs@plt+0x75d70>
   87464:	add	r9, r5, #2544	; 0x9f0
   87468:	add	r5, r5, #2528	; 0x9e0
   8746c:	add	r6, pc, r6
   87470:	add	r5, r5, #12
   87474:	str	r9, [sp]
   87478:	add	r8, pc, r8
   8747c:	str	r6, [sp, #4]
   87480:	mov	r1, r8
   87484:	bl	3a5d0 <fputs@plt+0x294e0>
   87488:	add	r7, pc, r7
   8748c:	mov	r1, r8
   87490:	str	r9, [sp]
   87494:	mov	r3, #1
   87498:	mov	r2, #3
   8749c:	str	r6, [sp, #4]
   874a0:	mov	r0, sl
   874a4:	str	r4, [sp, #8]
   874a8:	str	r4, [sp, #12]
   874ac:	str	r4, [sp, #16]
   874b0:	bl	3a5d0 <fputs@plt+0x294e0>
   874b4:	mov	r1, r7
   874b8:	mov	r3, #1
   874bc:	stm	sp, {r5, r6}
   874c0:	mov	r2, #2
   874c4:	mov	r0, sl
   874c8:	str	r4, [sp, #8]
   874cc:	str	r4, [sp, #12]
   874d0:	str	r4, [sp, #16]
   874d4:	bl	3a5d0 <fputs@plt+0x294e0>
   874d8:	mov	r2, #12
   874dc:	mov	r1, r7
   874e0:	mov	r0, sl
   874e4:	bl	24624 <fputs@plt+0x13534>
   874e8:	mov	r2, #4
   874ec:	b	85bb8 <fputs@plt+0x74ac8>
   874f0:	ldr	sl, [sp, #48]	; 0x30
   874f4:	b	841a8 <fputs@plt+0x730b8>
   874f8:	ldr	r2, [pc, #-1692]	; 86e64 <fputs@plt+0x75d74>
   874fc:	add	r2, pc, r2
   87500:	b	85630 <fputs@plt+0x74540>
   87504:	ldr	r3, [pc, #-1700]	; 86e68 <fputs@plt+0x75d78>
   87508:	add	r2, sp, #144	; 0x90
   8750c:	mov	r1, #1
   87510:	mov	r0, r9
   87514:	add	r3, pc, r3
   87518:	str	r3, [sp, #144]	; 0x90
   8751c:	bl	2d800 <fputs@plt+0x1c710>
   87520:	ldr	r2, [pc, #-1724]	; 86e6c <fputs@plt+0x75d7c>
   87524:	mov	r0, r9
   87528:	mov	r1, #9
   8752c:	ldr	r3, [fp, #76]	; 0x4c
   87530:	add	r2, pc, r2
   87534:	add	r2, r2, #3392	; 0xd40
   87538:	add	r3, r3, #2
   8753c:	add	r2, r2, #12
   87540:	str	r3, [fp, #76]	; 0x4c
   87544:	bl	30148 <fputs@plt+0x1f058>
   87548:	ldr	r2, [sp, #44]	; 0x2c
   8754c:	movw	r3, #63536	; 0xf830
   87550:	movt	r3, #65535	; 0xffff
   87554:	str	r2, [r0, #4]
   87558:	str	r2, [r0, #24]
   8755c:	str	r3, [r0, #124]	; 0x7c
   87560:	b	841a8 <fputs@plt+0x730b8>
   87564:	ldr	r3, [pc, #-1788]	; 86e70 <fputs@plt+0x75d80>
   87568:	ldr	r2, [sp, #48]	; 0x30
   8756c:	ldr	r3, [r2, r3]
   87570:	ldr	r2, [r3]
   87574:	cmp	r2, #0
   87578:	beq	841a8 <fputs@plt+0x730b8>
   8757c:	ldr	r1, [pc, #-1808]	; 86e74 <fputs@plt+0x75d84>
   87580:	mov	r0, r9
   87584:	add	r1, pc, r1
   87588:	bl	2ecf8 <fputs@plt+0x1dc08>
   8758c:	b	841a8 <fputs@plt+0x730b8>
   87590:	ldr	r1, [pc, #-1824]	; 86e78 <fputs@plt+0x75d88>
   87594:	mov	r0, r9
   87598:	ldrd	r2, [sp, #144]	; 0x90
   8759c:	add	r1, pc, r1
   875a0:	bl	3004c <fputs@plt+0x1ef5c>
   875a4:	b	841a8 <fputs@plt+0x730b8>
   875a8:	cmp	r1, #114	; 0x72
   875ac:	bne	87984 <fputs@plt+0x76894>
   875b0:	cmp	r2, #0
   875b4:	beq	87978 <fputs@plt+0x76888>
   875b8:	ldr	ip, [pc, #-1860]	; 86e7c <fputs@plt+0x75d8c>
   875bc:	ldr	r0, [sp, #40]	; 0x28
   875c0:	add	ip, pc, ip
   875c4:	b	875d0 <fputs@plt+0x764e0>
   875c8:	cmp	r1, #0
   875cc:	beq	87978 <fputs@plt+0x76888>
   875d0:	ldrb	r1, [r0, #1]!
   875d4:	ldrb	r2, [ip, #1]!
   875d8:	add	lr, r3, r1
   875dc:	ldrb	lr, [lr, #336]	; 0x150
   875e0:	add	r2, r3, r2
   875e4:	ldrb	r2, [r2, #336]	; 0x150
   875e8:	cmp	lr, r2
   875ec:	beq	875c8 <fputs@plt+0x764d8>
   875f0:	b	84424 <fputs@plt+0x73334>
   875f4:	mov	r3, #1
   875f8:	str	r3, [sp, #72]	; 0x48
   875fc:	b	84424 <fputs@plt+0x73334>
   87600:	cmp	r1, #110	; 0x6e
   87604:	bne	85600 <fputs@plt+0x74510>
   87608:	cmp	r2, #0
   8760c:	beq	87654 <fputs@plt+0x76564>
   87610:	ldr	ip, [pc, #-1944]	; 86e80 <fputs@plt+0x75d90>
   87614:	ldr	r0, [sp, #40]	; 0x28
   87618:	add	ip, pc, ip
   8761c:	b	87628 <fputs@plt+0x76538>
   87620:	cmp	r1, #0
   87624:	beq	87654 <fputs@plt+0x76564>
   87628:	ldrb	r1, [r0, #1]!
   8762c:	ldrb	r2, [ip, #1]!
   87630:	add	lr, r3, r1
   87634:	ldrb	lr, [lr, #336]	; 0x150
   87638:	add	r2, r3, r2
   8763c:	ldrb	r2, [r2, #336]	; 0x150
   87640:	cmp	lr, r2
   87644:	beq	87620 <fputs@plt+0x76530>
   87648:	b	85600 <fputs@plt+0x74510>
   8764c:	mov	r3, #1
   87650:	str	r3, [sp, #72]	; 0x48
   87654:	ldr	r3, [r5, #4]
   87658:	cmp	r3, #0
   8765c:	bne	876c4 <fputs@plt+0x765d4>
   87660:	ldr	r2, [sl, #20]
   87664:	cmp	r2, #2
   87668:	ldrgt	r3, [sl, #16]
   8766c:	subgt	r1, r3, #32
   87670:	addgt	r1, r1, r2, lsl #4
   87674:	ble	876bc <fputs@plt+0x765cc>
   87678:	ldr	r2, [r3, #36]	; 0x24
   8767c:	add	r3, r3, #16
   87680:	ldr	r2, [r2, #4]
   87684:	ldr	r2, [r2]
   87688:	ldrb	r0, [r2, #13]
   8768c:	cmp	r0, #0
   87690:	bne	876b4 <fputs@plt+0x765c4>
   87694:	ldr	r0, [r2, #216]	; 0xd8
   87698:	cmp	r0, #0
   8769c:	beq	876ac <fputs@plt+0x765bc>
   876a0:	ldrb	r0, [r0, #43]	; 0x2b
   876a4:	cmp	r0, #2
   876a8:	beq	876b4 <fputs@plt+0x765c4>
   876ac:	ldr	r0, [sp, #72]	; 0x48
   876b0:	strb	r0, [r2, #4]
   876b4:	cmp	r1, r3
   876b8:	bne	87678 <fputs@plt+0x76588>
   876bc:	ldr	r3, [sp, #72]	; 0x48
   876c0:	strb	r3, [sl, #71]	; 0x47
   876c4:	ldr	r3, [sp, #56]	; 0x38
   876c8:	ldr	r3, [r3, #4]
   876cc:	ldr	r3, [r3, #4]
   876d0:	ldr	r3, [r3]
   876d4:	ldrb	r2, [r3, #13]
   876d8:	cmp	r2, #0
   876dc:	bne	8561c <fputs@plt+0x7452c>
   876e0:	ldr	r2, [r3, #216]	; 0xd8
   876e4:	cmp	r2, #0
   876e8:	beq	876f8 <fputs@plt+0x76608>
   876ec:	ldrb	r2, [r2, #43]	; 0x2b
   876f0:	cmp	r2, #2
   876f4:	beq	8561c <fputs@plt+0x7452c>
   876f8:	ldr	r2, [sp, #72]	; 0x48
   876fc:	strb	r2, [r3, #4]
   87700:	b	8561c <fputs@plt+0x7452c>
   87704:	ldrb	r3, [r4, #4]
   87708:	cmp	r3, #0
   8770c:	moveq	r3, #2
   87710:	strb	r3, [sl, #66]	; 0x42
   87714:	ldr	r2, [r8, #12]
   87718:	strb	r3, [r2, #77]	; 0x4d
   8771c:	b	841a8 <fputs@plt+0x730b8>
   87720:	cmp	r1, #102	; 0x66
   87724:	bne	877ec <fputs@plt+0x766fc>
   87728:	cmp	r2, #0
   8772c:	beq	877e4 <fputs@plt+0x766f4>
   87730:	ldr	ip, [pc, #-2228]	; 86e84 <fputs@plt+0x75d94>
   87734:	ldr	r0, [sp, #40]	; 0x28
   87738:	add	ip, pc, ip
   8773c:	b	87748 <fputs@plt+0x76658>
   87740:	cmp	r1, #0
   87744:	beq	877e4 <fputs@plt+0x766f4>
   87748:	ldrb	r1, [r0, #1]!
   8774c:	ldrb	r2, [ip, #1]!
   87750:	add	lr, r3, r1
   87754:	ldrb	lr, [lr, #336]	; 0x150
   87758:	add	r2, r3, r2
   8775c:	ldrb	r2, [r2, #336]	; 0x150
   87760:	cmp	lr, r2
   87764:	beq	87740 <fputs@plt+0x76650>
   87768:	b	86030 <fputs@plt+0x74f40>
   8776c:	ldr	r1, [pc, #-2284]	; 86e88 <fputs@plt+0x75d98>
   87770:	mov	r0, r9
   87774:	mov	r3, #0
   87778:	ldrb	r2, [sl, #68]	; 0x44
   8777c:	add	r1, pc, r1
   87780:	bl	3004c <fputs@plt+0x1ef5c>
   87784:	b	841a8 <fputs@plt+0x730b8>
   87788:	ldr	r2, [pc, #-2308]	; 86e8c <fputs@plt+0x75d9c>
   8778c:	mov	r1, #2
   87790:	mov	r0, r9
   87794:	add	r2, pc, r2
   87798:	add	r2, r2, #3472	; 0xd90
   8779c:	add	r2, r2, #4
   877a0:	bl	30148 <fputs@plt+0x1f058>
   877a4:	ldr	r3, [sp, #44]	; 0x2c
   877a8:	mov	r5, r0
   877ac:	add	r1, sp, #144	; 0x90
   877b0:	ldr	r0, [sp, #40]	; 0x28
   877b4:	str	r3, [r5, #4]
   877b8:	str	r3, [r5, #24]
   877bc:	str	r4, [r5, #28]
   877c0:	str	r6, [sp, #144]	; 0x90
   877c4:	bl	14450 <fputs@plt+0x3360>
   877c8:	ldr	r3, [sp, #144]	; 0x90
   877cc:	str	r3, [r5, #32]
   877d0:	b	841a8 <fputs@plt+0x730b8>
   877d4:	mov	r0, fp
   877d8:	bl	2e580 <fputs@plt+0x1d490>
   877dc:	mov	r5, r0
   877e0:	b	85ec4 <fputs@plt+0x74dd4>
   877e4:	mov	r3, #1
   877e8:	b	86054 <fputs@plt+0x74f64>
   877ec:	cmp	r1, #105	; 0x69
   877f0:	bne	86030 <fputs@plt+0x74f40>
   877f4:	cmp	r2, #0
   877f8:	beq	87a1c <fputs@plt+0x7692c>
   877fc:	ldr	r0, [pc, #-2420]	; 86e90 <fputs@plt+0x75da0>
   87800:	ldr	r1, [sp, #40]	; 0x28
   87804:	add	r0, pc, r0
   87808:	b	87814 <fputs@plt+0x76724>
   8780c:	cmp	ip, #0
   87810:	beq	87a1c <fputs@plt+0x7692c>
   87814:	ldrb	ip, [r1, #1]!
   87818:	ldrb	r2, [r0, #1]!
   8781c:	add	lr, r3, ip
   87820:	ldrb	lr, [lr, #336]	; 0x150
   87824:	add	r2, r3, r2
   87828:	ldrb	r2, [r2, #336]	; 0x150
   8782c:	cmp	lr, r2
   87830:	beq	8780c <fputs@plt+0x7671c>
   87834:	b	86030 <fputs@plt+0x74f40>
   87838:	mov	r0, #0
   8783c:	mov	r3, r4
   87840:	ldr	r2, [sp, #44]	; 0x2c
   87844:	mov	r1, #156	; 0x9c
   87848:	str	r0, [sp]
   8784c:	mov	r0, r9
   87850:	bl	2e4e0 <fputs@plt+0x1d3f0>
   87854:	b	84b90 <fputs@plt+0x73aa0>
   87858:	ldr	r2, [sl, #24]
   8785c:	mov	r1, r7
   87860:	mov	r0, r9
   87864:	ldr	r3, [sp, #40]	; 0x28
   87868:	tst	r4, r2
   8786c:	movne	r2, #1
   87870:	moveq	r2, #0
   87874:	bl	3004c <fputs@plt+0x1ef5c>
   87878:	b	841a8 <fputs@plt+0x730b8>
   8787c:	ldr	r1, [pc, #-2544]	; 86e94 <fputs@plt+0x75da4>
   87880:	mov	r0, fp
   87884:	add	r1, pc, r1
   87888:	bl	3aac4 <fputs@plt+0x299d4>
   8788c:	b	841a8 <fputs@plt+0x730b8>
   87890:	ldr	r3, [sp, #56]	; 0x38
   87894:	ldr	r0, [sp, #144]	; 0x90
   87898:	ldr	r3, [r3, #4]
   8789c:	cmp	r0, #0
   878a0:	mov	r2, r0
   878a4:	ldm	r3, {r1, r3}
   878a8:	str	r1, [r3, #4]
   878ac:	beq	85bf8 <fputs@plt+0x74b08>
   878b0:	ldr	r3, [r3]
   878b4:	ldr	r4, [r3, #212]	; 0xd4
   878b8:	bge	878d8 <fputs@plt+0x767e8>
   878bc:	mov	r2, #64512	; 0xfc00
   878c0:	movt	r2, #65535	; 0xffff
   878c4:	smull	r0, r1, r0, r2
   878c8:	ldrd	r2, [r4, #24]
   878cc:	add	r2, r3, r2
   878d0:	asr	r3, r2, #31
   878d4:	bl	93a40 <fputs@plt+0x82950>
   878d8:	str	r0, [r4, #20]
   878dc:	b	85bf4 <fputs@plt+0x74b04>
   878e0:	mov	r3, #1
   878e4:	str	r3, [sp, #72]	; 0x48
   878e8:	b	84658 <fputs@plt+0x73568>
   878ec:	cmp	r1, #109	; 0x6d
   878f0:	bne	84658 <fputs@plt+0x73568>
   878f4:	cmp	r2, #0
   878f8:	beq	873ac <fputs@plt+0x762bc>
   878fc:	ldr	ip, [pc, #-2668]	; 86e98 <fputs@plt+0x75da8>
   87900:	ldr	r0, [sp, #40]	; 0x28
   87904:	add	ip, pc, ip
   87908:	b	87914 <fputs@plt+0x76824>
   8790c:	cmp	r1, #0
   87910:	beq	873ac <fputs@plt+0x762bc>
   87914:	ldrb	r1, [r0, #1]!
   87918:	ldrb	r2, [ip, #1]!
   8791c:	add	lr, r3, r1
   87920:	ldrb	lr, [lr, #336]	; 0x150
   87924:	add	r2, r3, r2
   87928:	ldrb	r2, [r2, #336]	; 0x150
   8792c:	cmp	lr, r2
   87930:	beq	8790c <fputs@plt+0x7681c>
   87934:	b	84658 <fputs@plt+0x73568>
   87938:	ldrd	r0, [sp, #144]	; 0x90
   8793c:	bl	48218 <fputs@plt+0x37128>
   87940:	b	85944 <fputs@plt+0x74854>
   87944:	ldr	r3, [sp, #56]	; 0x38
   87948:	mov	r0, r9
   8794c:	ldr	r1, [pc, #-2744]	; 86e9c <fputs@plt+0x75dac>
   87950:	ldrb	r2, [r3, #8]
   87954:	add	r1, pc, r1
   87958:	sub	r2, r2, #1
   8795c:	asr	r3, r2, #31
   87960:	bl	3004c <fputs@plt+0x1ef5c>
   87964:	b	841a8 <fputs@plt+0x730b8>
   87968:	mov	r0, fp
   8796c:	bl	2e580 <fputs@plt+0x1d490>
   87970:	mov	r9, r0
   87974:	b	85e04 <fputs@plt+0x74d14>
   87978:	mov	r3, #2
   8797c:	str	r3, [sp, #72]	; 0x48
   87980:	b	84424 <fputs@plt+0x73334>
   87984:	cmp	r1, #116	; 0x74
   87988:	bne	84424 <fputs@plt+0x73334>
   8798c:	cmp	r2, #0
   87990:	beq	87a30 <fputs@plt+0x76940>
   87994:	ldr	r0, [pc, #-2812]	; 86ea0 <fputs@plt+0x75db0>
   87998:	ldr	r1, [sp, #40]	; 0x28
   8799c:	add	r0, pc, r0
   879a0:	b	879ac <fputs@plt+0x768bc>
   879a4:	cmp	ip, #0
   879a8:	beq	87a30 <fputs@plt+0x76940>
   879ac:	ldrb	ip, [r1, #1]!
   879b0:	ldrb	r2, [r0, #1]!
   879b4:	add	lr, r3, ip
   879b8:	ldrb	lr, [lr, #336]	; 0x150
   879bc:	add	r2, r3, r2
   879c0:	ldrb	r2, [r2, #336]	; 0x150
   879c4:	cmp	lr, r2
   879c8:	beq	879a4 <fputs@plt+0x768b4>
   879cc:	b	84424 <fputs@plt+0x73334>
   879d0:	mov	r0, fp
   879d4:	bl	7a65c <fputs@plt+0x6956c>
   879d8:	cmp	r0, #0
   879dc:	bne	841a8 <fputs@plt+0x730b8>
   879e0:	ldr	r2, [fp]
   879e4:	ldr	r3, [pc, #-2888]	; 86ea4 <fputs@plt+0x75db4>
   879e8:	ldrb	r2, [r2, #66]	; 0x42
   879ec:	add	r3, pc, r3
   879f0:	add	r3, r3, r2, lsl #3
   879f4:	ldr	r2, [r3, #2008]	; 0x7d8
   879f8:	cmp	r2, #0
   879fc:	beq	841a8 <fputs@plt+0x730b8>
   87a00:	ldr	r1, [pc, #-2912]	; 86ea8 <fputs@plt+0x75db8>
   87a04:	mov	r0, r9
   87a08:	add	r1, pc, r1
   87a0c:	bl	2ecf8 <fputs@plt+0x1dc08>
   87a10:	b	841a8 <fputs@plt+0x730b8>
   87a14:	ldrb	r3, [sl, #71]	; 0x47
   87a18:	b	85620 <fputs@plt+0x74530>
   87a1c:	mov	r3, #2
   87a20:	b	86054 <fputs@plt+0x74f64>
   87a24:	mov	r0, fp
   87a28:	bl	58500 <fputs@plt+0x47410>
   87a2c:	b	8459c <fputs@plt+0x734ac>
   87a30:	mov	r3, #3
   87a34:	str	r3, [sp, #72]	; 0x48
   87a38:	b	84424 <fputs@plt+0x73334>
   87a3c:	mov	r0, fp
   87a40:	bl	2e580 <fputs@plt+0x1d490>
   87a44:	mov	r4, r0
   87a48:	b	856f4 <fputs@plt+0x74604>
   87a4c:	mov	r0, fp
   87a50:	bl	2e580 <fputs@plt+0x1d490>
   87a54:	mov	r6, r0
   87a58:	b	86244 <fputs@plt+0x75154>
   87a5c:	ldr	r0, [sp, #52]	; 0x34
   87a60:	b	862fc <fputs@plt+0x7520c>
   87a64:	ldr	lr, [pc, #-3008]	; 86eac <fputs@plt+0x75dbc>
   87a68:	add	lr, pc, lr
   87a6c:	b	86328 <fputs@plt+0x75238>
   87a70:	strd	r4, [sp, #-36]!	; 0xffffffdc
   87a74:	strd	r6, [sp, #8]
   87a78:	strd	r8, [sp, #16]
   87a7c:	ldr	r9, [r0]
   87a80:	strd	sl, [sp, #24]
   87a84:	mov	fp, r0
   87a88:	str	lr, [sp, #32]
   87a8c:	sub	sp, sp, #156	; 0x9c
   87a90:	ldr	r0, [sp, #192]	; 0xc0
   87a94:	str	r1, [sp, #36]	; 0x24
   87a98:	add	r1, sp, #104	; 0x68
   87a9c:	cmp	r9, #0
   87aa0:	stm	r1, {r2, r3}
   87aa4:	blt	88434 <fputs@plt+0x77344>
   87aa8:	add	r3, fp, r9, lsl #4
   87aac:	ldrh	r3, [r3, #8]
   87ab0:	movw	r1, #48576	; 0xbdc0
   87ab4:	movt	r1, #65520	; 0xfff0
   87ab8:	str	r0, [fp, #4]
   87abc:	ldr	r2, [pc, #4004]	; 88a68 <fputs@plt+0x77978>
   87ac0:	str	r1, [sp, #56]	; 0x38
   87ac4:	mov	r1, #56320	; 0xdc00
   87ac8:	movt	r1, #65291	; 0xff0b
   87acc:	ldrb	r0, [sp, #36]	; 0x24
   87ad0:	add	r2, pc, r2
   87ad4:	add	r2, r2, #3488	; 0xda0
   87ad8:	str	r1, [sp, #60]	; 0x3c
   87adc:	add	r2, r2, #12
   87ae0:	ldr	r1, [pc, #3972]	; 88a6c <fputs@plt+0x7797c>
   87ae4:	str	r0, [sp, #48]	; 0x30
   87ae8:	str	r2, [sp, #52]	; 0x34
   87aec:	add	r1, pc, r1
   87af0:	add	r2, r1, #2336	; 0x920
   87af4:	add	r2, r2, #4
   87af8:	str	r1, [sp, #40]	; 0x28
   87afc:	str	r2, [sp, #44]	; 0x2c
   87b00:	movw	r2, #974	; 0x3ce
   87b04:	cmp	r3, r2
   87b08:	bgt	87bb0 <fputs@plt+0x76ac0>
   87b0c:	lsl	r3, r3, #1
   87b10:	ldr	r4, [pc, #3928]	; 88a70 <fputs@plt+0x77980>
   87b14:	movw	ip, #1498	; 0x5da
   87b18:	ldr	r1, [sp, #52]	; 0x34
   87b1c:	ldr	lr, [pc, #3920]	; 88a74 <fputs@plt+0x77984>
   87b20:	add	r4, pc, r4
   87b24:	ldr	r2, [sp, #48]	; 0x30
   87b28:	ldrsh	r1, [r1, r3]
   87b2c:	add	lr, pc, lr
   87b30:	cmn	r1, #72	; 0x48
   87b34:	beq	8848c <fputs@plt+0x7739c>
   87b38:	add	r0, r1, r2
   87b3c:	cmp	r0, ip
   87b40:	bhi	87b54 <fputs@plt+0x76a64>
   87b44:	add	r5, r4, r0
   87b48:	ldrb	r5, [r5, #-2924]	; 0xfffff494
   87b4c:	cmp	r5, r2
   87b50:	beq	884a4 <fputs@plt+0x773b4>
   87b54:	cmp	r2, #0
   87b58:	beq	87b9c <fputs@plt+0x76aac>
   87b5c:	cmp	r2, #69	; 0x45
   87b60:	bhi	87b74 <fputs@plt+0x76a84>
   87b64:	add	r2, lr, r2
   87b68:	ldrb	r2, [r2, #-1424]	; 0xfffffa70
   87b6c:	cmp	r2, #0
   87b70:	bne	87b30 <fputs@plt+0x76a40>
   87b74:	add	r1, r1, #70	; 0x46
   87b78:	movw	r2, #1498	; 0x5da
   87b7c:	cmp	r1, r2
   87b80:	bhi	87b9c <fputs@plt+0x76aac>
   87b84:	ldr	r2, [pc, #3820]	; 88a78 <fputs@plt+0x77988>
   87b88:	add	r2, pc, r2
   87b8c:	add	r0, r2, r1
   87b90:	ldrb	r0, [r0, #-2924]	; 0xfffff494
   87b94:	cmp	r0, #70	; 0x46
   87b98:	beq	883c4 <fputs@plt+0x772d4>
   87b9c:	ldr	r2, [pc, #3800]	; 88a7c <fputs@plt+0x7798c>
   87ba0:	add	r2, pc, r2
   87ba4:	sub	r2, r2, #3792	; 0xed0
   87ba8:	sub	r2, r2, #12
   87bac:	ldrh	r3, [r2, r3]
   87bb0:	movw	r2, #974	; 0x3ce
   87bb4:	cmp	r3, r2
   87bb8:	bls	883e0 <fputs@plt+0x772f0>
   87bbc:	movw	r2, #1300	; 0x514
   87bc0:	ldr	r8, [fp, #4]
   87bc4:	cmp	r3, r2
   87bc8:	bhi	88450 <fputs@plt+0x77360>
   87bcc:	ldr	r2, [pc, #3756]	; 88a80 <fputs@plt+0x77990>
   87bd0:	sub	r3, r3, #972	; 0x3cc
   87bd4:	cmp	r9, #98	; 0x62
   87bd8:	sub	r3, r3, #3
   87bdc:	movle	r7, #0
   87be0:	lsl	sl, r9, #4
   87be4:	lsl	r6, r3, #1
   87be8:	movgt	r7, #1
   87bec:	add	r4, sl, #8
   87bf0:	add	r4, fp, r4
   87bf4:	add	r2, pc, r2
   87bf8:	add	r2, r2, r6
   87bfc:	ldrb	r5, [r2, #1649]	; 0x671
   87c00:	cmp	r5, #0
   87c04:	movne	r7, #0
   87c08:	cmp	r7, #0
   87c0c:	bne	88428 <fputs@plt+0x77338>
   87c10:	movw	r2, #269	; 0x10d
   87c14:	cmp	r3, r2
   87c18:	addls	pc, pc, r3, lsl #2
   87c1c:	b	882b0 <fputs@plt+0x771c0>
   87c20:	b	8bb20 <fputs@plt+0x7aa30>
   87c24:	b	8bb14 <fputs@plt+0x7aa24>
   87c28:	b	8b67c <fputs@plt+0x7a58c>
   87c2c:	b	8b574 <fputs@plt+0x7a484>
   87c30:	b	8bb04 <fputs@plt+0x7aa14>
   87c34:	b	8baf4 <fputs@plt+0x7aa04>
   87c38:	b	8baf4 <fputs@plt+0x7aa04>
   87c3c:	b	8baf4 <fputs@plt+0x7aa04>
   87c40:	b	8b500 <fputs@plt+0x7a410>
   87c44:	b	8b500 <fputs@plt+0x7a410>
   87c48:	b	8b4ac <fputs@plt+0x7a3bc>
   87c4c:	b	8b490 <fputs@plt+0x7a3a0>
   87c50:	b	8b474 <fputs@plt+0x7a384>
   87c54:	b	8b458 <fputs@plt+0x7a368>
   87c58:	b	8b424 <fputs@plt+0x7a334>
   87c5c:	b	8b400 <fputs@plt+0x7a310>
   87c60:	b	8b3f0 <fputs@plt+0x7a300>
   87c64:	b	8b3e0 <fputs@plt+0x7a2f0>
   87c68:	b	8b3d0 <fputs@plt+0x7a2e0>
   87c6c:	b	8b3f0 <fputs@plt+0x7a300>
   87c70:	b	8b3a8 <fputs@plt+0x7a2b8>
   87c74:	b	8b370 <fputs@plt+0x7a280>
   87c78:	b	8b3f0 <fputs@plt+0x7a300>
   87c7c:	b	8b334 <fputs@plt+0x7a244>
   87c80:	b	8b258 <fputs@plt+0x7a168>
   87c84:	b	8b244 <fputs@plt+0x7a154>
   87c88:	b	8b220 <fputs@plt+0x7a130>
   87c8c:	b	8b1fc <fputs@plt+0x7a10c>
   87c90:	b	8b1d8 <fputs@plt+0x7a0e8>
   87c94:	b	8b1c4 <fputs@plt+0x7a0d4>
   87c98:	b	8b1ac <fputs@plt+0x7a0bc>
   87c9c:	b	8b198 <fputs@plt+0x7a0a8>
   87ca0:	b	8b1ac <fputs@plt+0x7a0bc>
   87ca4:	b	8b150 <fputs@plt+0x7a060>
   87ca8:	b	8b0fc <fputs@plt+0x7a00c>
   87cac:	b	8b0cc <fputs@plt+0x79fdc>
   87cb0:	b	8b0a4 <fputs@plt+0x79fb4>
   87cb4:	b	8b068 <fputs@plt+0x79f78>
   87cb8:	b	8bd70 <fputs@plt+0x7ac80>
   87cbc:	b	8bd48 <fputs@plt+0x7ac58>
   87cc0:	b	8bc2c <fputs@plt+0x7ab3c>
   87cc4:	b	8bb88 <fputs@plt+0x7aa98>
   87cc8:	b	8b3f0 <fputs@plt+0x7a300>
   87ccc:	b	8b3d0 <fputs@plt+0x7a2e0>
   87cd0:	b	8bb78 <fputs@plt+0x7aa88>
   87cd4:	b	8bb54 <fputs@plt+0x7aa64>
   87cd8:	b	8bb40 <fputs@plt+0x7aa50>
   87cdc:	b	8bb2c <fputs@plt+0x7aa3c>
   87ce0:	b	8bd0c <fputs@plt+0x7ac1c>
   87ce4:	b	8bcec <fputs@plt+0x7abfc>
   87ce8:	b	8bcdc <fputs@plt+0x7abec>
   87cec:	b	8bccc <fputs@plt+0x7abdc>
   87cf0:	b	8bd38 <fputs@plt+0x7ac48>
   87cf4:	b	8bd28 <fputs@plt+0x7ac38>
   87cf8:	b	8b564 <fputs@plt+0x7a474>
   87cfc:	b	8b554 <fputs@plt+0x7a464>
   87d00:	b	8bae0 <fputs@plt+0x7a9f0>
   87d04:	b	8b3f0 <fputs@plt+0x7a300>
   87d08:	b	8bad0 <fputs@plt+0x7a9e0>
   87d0c:	b	8bcbc <fputs@plt+0x7abcc>
   87d10:	b	8b244 <fputs@plt+0x7a154>
   87d14:	b	8bac4 <fputs@plt+0x7a9d4>
   87d18:	b	8b1c4 <fputs@plt+0x7a0d4>
   87d1c:	b	8bc94 <fputs@plt+0x7aba4>
   87d20:	b	8bc54 <fputs@plt+0x7ab64>
   87d24:	b	8a17c <fputs@plt+0x7908c>
   87d28:	b	8a134 <fputs@plt+0x79044>
   87d2c:	b	8b3f0 <fputs@plt+0x7a300>
   87d30:	b	8a124 <fputs@plt+0x79034>
   87d34:	b	8a110 <fputs@plt+0x79020>
   87d38:	b	8a124 <fputs@plt+0x79034>
   87d3c:	b	8bae0 <fputs@plt+0x7a9f0>
   87d40:	b	8a100 <fputs@plt+0x79010>
   87d44:	b	8a0f0 <fputs@plt+0x79000>
   87d48:	b	8a0d0 <fputs@plt+0x78fe0>
   87d4c:	b	8bad0 <fputs@plt+0x7a9e0>
   87d50:	b	8b3f0 <fputs@plt+0x7a300>
   87d54:	b	89ec8 <fputs@plt+0x78dd8>
   87d58:	b	89ea8 <fputs@plt+0x78db8>
   87d5c:	b	89e60 <fputs@plt+0x78d70>
   87d60:	b	8a888 <fputs@plt+0x79798>
   87d64:	b	8a7b4 <fputs@plt+0x796c4>
   87d68:	b	8a7a4 <fputs@plt+0x796b4>
   87d6c:	b	8a794 <fputs@plt+0x796a4>
   87d70:	b	8a7a4 <fputs@plt+0x796b4>
   87d74:	b	8a740 <fputs@plt+0x79650>
   87d78:	b	8a700 <fputs@plt+0x79610>
   87d7c:	b	8a694 <fputs@plt+0x795a4>
   87d80:	b	8a684 <fputs@plt+0x79594>
   87d84:	b	8a674 <fputs@plt+0x79584>
   87d88:	b	8b3f0 <fputs@plt+0x7a300>
   87d8c:	b	8a664 <fputs@plt+0x79574>
   87d90:	b	8a5c0 <fputs@plt+0x794d0>
   87d94:	b	8a584 <fputs@plt+0x79494>
   87d98:	b	8a50c <fputs@plt+0x7941c>
   87d9c:	b	8a4f8 <fputs@plt+0x79408>
   87da0:	b	8b244 <fputs@plt+0x7a154>
   87da4:	b	8a4dc <fputs@plt+0x793ec>
   87da8:	b	8a48c <fputs@plt+0x7939c>
   87dac:	b	8a458 <fputs@plt+0x79368>
   87db0:	b	8a448 <fputs@plt+0x79358>
   87db4:	b	8a3f4 <fputs@plt+0x79304>
   87db8:	b	8a384 <fputs@plt+0x79294>
   87dbc:	b	8a340 <fputs@plt+0x79250>
   87dc0:	b	8a284 <fputs@plt+0x79194>
   87dc4:	b	8a270 <fputs@plt+0x79180>
   87dc8:	b	8a4f8 <fputs@plt+0x79408>
   87dcc:	b	8a24c <fputs@plt+0x7915c>
   87dd0:	b	8a23c <fputs@plt+0x7914c>
   87dd4:	b	8a21c <fputs@plt+0x7912c>
   87dd8:	b	8a1fc <fputs@plt+0x7910c>
   87ddc:	b	8a1dc <fputs@plt+0x790ec>
   87de0:	b	8a1c8 <fputs@plt+0x790d8>
   87de4:	b	8a1b8 <fputs@plt+0x790c8>
   87de8:	b	8a270 <fputs@plt+0x79180>
   87dec:	b	8a1a4 <fputs@plt+0x790b4>
   87df0:	b	8a190 <fputs@plt+0x790a0>
   87df4:	b	8afb0 <fputs@plt+0x79ec0>
   87df8:	b	8afa0 <fputs@plt+0x79eb0>
   87dfc:	b	8a664 <fputs@plt+0x79574>
   87e00:	b	8afc0 <fputs@plt+0x79ed0>
   87e04:	b	8af38 <fputs@plt+0x79e48>
   87e08:	b	8aeec <fputs@plt+0x79dfc>
   87e0c:	b	8aedc <fputs@plt+0x79dec>
   87e10:	b	8aecc <fputs@plt+0x79ddc>
   87e14:	b	8aebc <fputs@plt+0x79dcc>
   87e18:	b	8a664 <fputs@plt+0x79574>
   87e1c:	b	8afc0 <fputs@plt+0x79ed0>
   87e20:	b	8a1b8 <fputs@plt+0x790c8>
   87e24:	b	8a1c8 <fputs@plt+0x790d8>
   87e28:	b	8b038 <fputs@plt+0x79f48>
   87e2c:	b	8b01c <fputs@plt+0x79f2c>
   87e30:	b	8b04c <fputs@plt+0x79f5c>
   87e34:	b	8af84 <fputs@plt+0x79e94>
   87e38:	b	8afd4 <fputs@plt+0x79ee4>
   87e3c:	b	8a1b8 <fputs@plt+0x790c8>
   87e40:	b	8a1c8 <fputs@plt+0x790d8>
   87e44:	b	8a94c <fputs@plt+0x7985c>
   87e48:	b	8a908 <fputs@plt+0x79818>
   87e4c:	b	8a8c4 <fputs@plt+0x797d4>
   87e50:	b	8ab3c <fputs@plt+0x79a4c>
   87e54:	b	8aafc <fputs@plt+0x79a0c>
   87e58:	b	8bae0 <fputs@plt+0x7a9f0>
   87e5c:	b	8a0f0 <fputs@plt+0x79000>
   87e60:	b	8afa0 <fputs@plt+0x79eb0>
   87e64:	b	8aac4 <fputs@plt+0x799d4>
   87e68:	b	8aaa4 <fputs@plt+0x799b4>
   87e6c:	b	8aa80 <fputs@plt+0x79990>
   87e70:	b	8aa54 <fputs@plt+0x79964>
   87e74:	b	8aa08 <fputs@plt+0x79918>
   87e78:	b	8a9bc <fputs@plt+0x798cc>
   87e7c:	b	8a9bc <fputs@plt+0x798cc>
   87e80:	b	8ad44 <fputs@plt+0x79c54>
   87e84:	b	8ac8c <fputs@plt+0x79b9c>
   87e88:	b	8aa08 <fputs@plt+0x79918>
   87e8c:	b	8aa08 <fputs@plt+0x79918>
   87e90:	b	8abb0 <fputs@plt+0x79ac0>
   87e94:	b	8ab80 <fputs@plt+0x79a90>
   87e98:	b	8ae3c <fputs@plt+0x79d4c>
   87e9c:	b	8adc4 <fputs@plt+0x79cd4>
   87ea0:	b	8ae84 <fputs@plt+0x79d94>
   87ea4:	b	89e28 <fputs@plt+0x78d38>
   87ea8:	b	89720 <fputs@plt+0x78630>
   87eac:	b	89720 <fputs@plt+0x78630>
   87eb0:	b	89720 <fputs@plt+0x78630>
   87eb4:	b	89720 <fputs@plt+0x78630>
   87eb8:	b	89720 <fputs@plt+0x78630>
   87ebc:	b	89720 <fputs@plt+0x78630>
   87ec0:	b	89720 <fputs@plt+0x78630>
   87ec4:	b	89720 <fputs@plt+0x78630>
   87ec8:	b	8970c <fputs@plt+0x7861c>
   87ecc:	b	896f0 <fputs@plt+0x78600>
   87ed0:	b	89684 <fputs@plt+0x78594>
   87ed4:	b	89cdc <fputs@plt+0x78bec>
   87ed8:	b	89c98 <fputs@plt+0x78ba8>
   87edc:	b	89d58 <fputs@plt+0x78c68>
   87ee0:	b	89358 <fputs@plt+0x78268>
   87ee4:	b	89dd8 <fputs@plt+0x78ce8>
   87ee8:	b	89d98 <fputs@plt+0x78ca8>
   87eec:	b	89d98 <fputs@plt+0x78ca8>
   87ef0:	b	893e8 <fputs@plt+0x782f8>
   87ef4:	b	893a8 <fputs@plt+0x782b8>
   87ef8:	b	89954 <fputs@plt+0x78864>
   87efc:	b	8bad0 <fputs@plt+0x7a9e0>
   87f00:	b	898e0 <fputs@plt+0x787f0>
   87f04:	b	89954 <fputs@plt+0x78864>
   87f08:	b	8bad0 <fputs@plt+0x7a9e0>
   87f0c:	b	89124 <fputs@plt+0x78034>
   87f10:	b	890b4 <fputs@plt+0x77fc4>
   87f14:	b	892d8 <fputs@plt+0x781e8>
   87f18:	b	8920c <fputs@plt+0x7811c>
   87f1c:	b	89020 <fputs@plt+0x77f30>
   87f20:	b	88fa0 <fputs@plt+0x77eb0>
   87f24:	b	88f68 <fputs@plt+0x77e78>
   87f28:	b	88f30 <fputs@plt+0x77e40>
   87f2c:	b	8a1c8 <fputs@plt+0x790d8>
   87f30:	b	8a1b8 <fputs@plt+0x790c8>
   87f34:	b	882b0 <fputs@plt+0x771c0>
   87f38:	b	8a1b8 <fputs@plt+0x790c8>
   87f3c:	b	8a664 <fputs@plt+0x79574>
   87f40:	b	88ee8 <fputs@plt+0x77df8>
   87f44:	b	88e60 <fputs@plt+0x77d70>
   87f48:	b	88dfc <fputs@plt+0x77d0c>
   87f4c:	b	88dec <fputs@plt+0x77cfc>
   87f50:	b	88ddc <fputs@plt+0x77cec>
   87f54:	b	8a664 <fputs@plt+0x79574>
   87f58:	b	88eac <fputs@plt+0x77dbc>
   87f5c:	b	88e80 <fputs@plt+0x77d90>
   87f60:	b	88ebc <fputs@plt+0x77dcc>
   87f64:	b	8b3f0 <fputs@plt+0x7a300>
   87f68:	b	8bad0 <fputs@plt+0x7a9e0>
   87f6c:	b	88bf8 <fputs@plt+0x77b08>
   87f70:	b	89840 <fputs@plt+0x78750>
   87f74:	b	89840 <fputs@plt+0x78750>
   87f78:	b	89818 <fputs@plt+0x78728>
   87f7c:	b	897f0 <fputs@plt+0x78700>
   87f80:	b	897cc <fputs@plt+0x786dc>
   87f84:	b	898b8 <fputs@plt+0x787c8>
   87f88:	b	89894 <fputs@plt+0x787a4>
   87f8c:	b	8a4f8 <fputs@plt+0x79408>
   87f90:	b	8a4f8 <fputs@plt+0x79408>
   87f94:	b	89b1c <fputs@plt+0x78a2c>
   87f98:	b	88058 <fputs@plt+0x76f68>
   87f9c:	b	89788 <fputs@plt+0x78698>
   87fa0:	b	89778 <fputs@plt+0x78688>
   87fa4:	b	89768 <fputs@plt+0x78678>
   87fa8:	b	89758 <fputs@plt+0x78668>
   87fac:	b	897b4 <fputs@plt+0x786c4>
   87fb0:	b	897b4 <fputs@plt+0x786c4>
   87fb4:	b	89798 <fputs@plt+0x786a8>
   87fb8:	b	890a4 <fputs@plt+0x77fb4>
   87fbc:	b	89090 <fputs@plt+0x77fa0>
   87fc0:	b	899ac <fputs@plt+0x788bc>
   87fc4:	b	899a0 <fputs@plt+0x788b0>
   87fc8:	b	8997c <fputs@plt+0x7888c>
   87fcc:	b	89964 <fputs@plt+0x78874>
   87fd0:	b	89a50 <fputs@plt+0x78960>
   87fd4:	b	899c4 <fputs@plt+0x788d4>
   87fd8:	b	89a68 <fputs@plt+0x78978>
   87fdc:	b	891ac <fputs@plt+0x780bc>
   87fe0:	b	894dc <fputs@plt+0x783ec>
   87fe4:	b	8948c <fputs@plt+0x7839c>
   87fe8:	b	89438 <fputs@plt+0x78348>
   87fec:	b	89428 <fputs@plt+0x78338>
   87ff0:	b	88dec <fputs@plt+0x77cfc>
   87ff4:	b	89b0c <fputs@plt+0x78a1c>
   87ff8:	b	8951c <fputs@plt+0x7842c>
   87ffc:	b	89ad8 <fputs@plt+0x789e8>
   88000:	b	88bbc <fputs@plt+0x77acc>
   88004:	b	890a4 <fputs@plt+0x77fb4>
   88008:	b	89090 <fputs@plt+0x77fa0>
   8800c:	b	88b9c <fputs@plt+0x77aac>
   88010:	b	88ad0 <fputs@plt+0x779e0>
   88014:	b	88b84 <fputs@plt+0x77a94>
   88018:	b	88974 <fputs@plt+0x77884>
   8801c:	b	88990 <fputs@plt+0x778a0>
   88020:	b	88738 <fputs@plt+0x77648>
   88024:	b	886b4 <fputs@plt+0x775c4>
   88028:	b	886a0 <fputs@plt+0x775b0>
   8802c:	b	88688 <fputs@plt+0x77598>
   88030:	b	88570 <fputs@plt+0x77480>
   88034:	b	88554 <fputs@plt+0x77464>
   88038:	b	88524 <fputs@plt+0x77434>
   8803c:	b	88524 <fputs@plt+0x77434>
   88040:	b	88524 <fputs@plt+0x77434>
   88044:	b	88514 <fputs@plt+0x77424>
   88048:	b	88500 <fputs@plt+0x77410>
   8804c:	b	884ec <fputs@plt+0x773fc>
   88050:	b	884c4 <fputs@plt+0x773d4>
   88054:	b	88f08 <fputs@plt+0x77e18>
   88058:	ldr	r2, [r4, #-156]	; 0xffffff64
   8805c:	add	r3, fp, sl
   88060:	sub	r1, r4, #108	; 0x6c
   88064:	ldr	r0, [r4, #-124]	; 0xffffff84
   88068:	ldr	r3, [r3, #12]
   8806c:	cmp	r2, #0
   88070:	ldr	r9, [r4, #-28]	; 0xffffffe4
   88074:	ldr	sl, [r8]
   88078:	str	r0, [sp, #92]	; 0x5c
   8807c:	str	r2, [sp, #84]	; 0x54
   88080:	ldr	r0, [r4, #-76]	; 0xffffffb4
   88084:	ldr	r2, [r4, #-60]	; 0xffffffc4
   88088:	str	r0, [sp, #72]	; 0x48
   8808c:	str	r3, [sp, #76]	; 0x4c
   88090:	str	r2, [sp, #88]	; 0x58
   88094:	ldr	r2, [r4, #-56]	; 0xffffffc8
   88098:	str	r2, [sp, #68]	; 0x44
   8809c:	beq	8bfcc <fputs@plt+0x7aedc>
   880a0:	ldr	r3, [r4, #-88]	; 0xffffffa8
   880a4:	cmp	r3, #0
   880a8:	moveq	r5, #1
   880ac:	streq	r1, [sp, #116]	; 0x74
   880b0:	bne	8c728 <fputs@plt+0x7b638>
   880b4:	cmp	r9, #0
   880b8:	beq	8bdcc <fputs@plt+0x7acdc>
   880bc:	ldrb	r3, [sl, #69]	; 0x45
   880c0:	cmp	r3, #0
   880c4:	bne	8bdcc <fputs@plt+0x7acdc>
   880c8:	ldrb	r2, [sl, #149]	; 0x95
   880cc:	cmp	r2, #0
   880d0:	cmpne	r5, #1
   880d4:	bne	8c968 <fputs@plt+0x7b878>
   880d8:	mov	r1, r9
   880dc:	mov	r0, r8
   880e0:	bl	7c228 <fputs@plt+0x6b138>
   880e4:	ldrb	r3, [sl, #149]	; 0x95
   880e8:	cmp	r3, #0
   880ec:	bne	88120 <fputs@plt+0x77030>
   880f0:	ldr	r2, [r4, #-88]	; 0xffffffa8
   880f4:	adds	r3, r0, #0
   880f8:	movne	r3, #1
   880fc:	cmp	r2, #0
   88100:	movne	r3, #0
   88104:	cmp	r3, #0
   88108:	beq	88120 <fputs@plt+0x77030>
   8810c:	ldr	r3, [sl, #16]
   88110:	ldr	r2, [r0, #64]	; 0x40
   88114:	ldr	r3, [r3, #28]
   88118:	cmp	r2, r3
   8811c:	moveq	r5, #1
   88120:	ldrb	r3, [sl, #69]	; 0x45
   88124:	cmp	r3, #0
   88128:	bne	8bdcc <fputs@plt+0x7acdc>
   8812c:	ldr	r3, [r8]
   88130:	sub	r2, r5, #1
   88134:	lsl	ip, r5, #4
   88138:	clz	r2, r2
   8813c:	mov	r1, r9
   88140:	lsr	r2, r2, #5
   88144:	add	r0, sp, #128	; 0x80
   88148:	str	ip, [sp, #96]	; 0x60
   8814c:	ldr	lr, [r3, #16]
   88150:	str	r8, [sp, #128]	; 0x80
   88154:	ldr	r3, [pc, #2344]	; 88a84 <fputs@plt+0x77994>
   88158:	add	ip, lr, ip
   8815c:	ldr	lr, [lr, r5, lsl #4]
   88160:	ldr	ip, [ip, #12]
   88164:	add	r3, pc, r3
   88168:	str	r3, [sp, #144]	; 0x90
   8816c:	str	r2, [sp, #136]	; 0x88
   88170:	ldr	r2, [sp, #116]	; 0x74
   88174:	str	ip, [sp, #132]	; 0x84
   88178:	str	lr, [sp, #140]	; 0x8c
   8817c:	str	r2, [sp, #148]	; 0x94
   88180:	bl	3df4c <fputs@plt+0x2ce5c>
   88184:	subs	r3, r0, #0
   88188:	str	r3, [sp, #64]	; 0x40
   8818c:	bne	8bdcc <fputs@plt+0x7acdc>
   88190:	mov	r1, r9
   88194:	mov	r0, r8
   88198:	bl	7c228 <fputs@plt+0x6b138>
   8819c:	subs	r3, r0, #0
   881a0:	str	r3, [sp, #80]	; 0x50
   881a4:	ldr	r3, [sp, #64]	; 0x40
   881a8:	beq	8bdb4 <fputs@plt+0x7acc4>
   881ac:	ldr	r2, [sp, #80]	; 0x50
   881b0:	ldrb	r2, [r2, #42]	; 0x2a
   881b4:	tst	r2, #16
   881b8:	bne	8cd68 <fputs@plt+0x7bc78>
   881bc:	mov	r0, sl
   881c0:	ldr	r1, [sp, #116]	; 0x74
   881c4:	bl	230c8 <fputs@plt+0x11fd8>
   881c8:	subs	r3, r0, #0
   881cc:	beq	8bdcc <fputs@plt+0x7acdc>
   881d0:	mov	r1, r3
   881d4:	mov	r0, r8
   881d8:	str	r3, [sp, #64]	; 0x40
   881dc:	bl	3ae54 <fputs@plt+0x29d64>
   881e0:	cmp	r0, #0
   881e4:	bne	8823c <fputs@plt+0x7714c>
   881e8:	ldr	r3, [sl, #16]
   881ec:	add	r2, sp, #120	; 0x78
   881f0:	ldr	r1, [sp, #64]	; 0x40
   881f4:	ldr	r0, [sp, #96]	; 0x60
   881f8:	add	r3, r3, r0
   881fc:	ldr	r0, [r3, #12]
   88200:	add	r0, r0, #40	; 0x28
   88204:	bl	149a8 <fputs@plt+0x38b8>
   88208:	cmp	r0, #0
   8820c:	beq	8cf90 <fputs@plt+0x7bea0>
   88210:	ldr	r3, [r0, #8]
   88214:	cmp	r3, #0
   88218:	beq	8cf90 <fputs@plt+0x7bea0>
   8821c:	ldr	r3, [sp, #92]	; 0x5c
   88220:	cmp	r3, #0
   88224:	bne	8cf80 <fputs@plt+0x7be90>
   88228:	ldr	r1, [pc, #2136]	; 88a88 <fputs@plt+0x77998>
   8822c:	mov	r0, r8
   88230:	ldr	r2, [sp, #116]	; 0x74
   88234:	add	r1, pc, r1
   88238:	bl	3aac4 <fputs@plt+0x299d4>
   8823c:	mov	r0, sl
   88240:	ldr	r1, [sp, #64]	; 0x40
   88244:	bl	19bf4 <fputs@plt+0x8b04>
   88248:	mov	r1, r9
   8824c:	mov	r0, sl
   88250:	bl	2203c <fputs@plt+0x10f4c>
   88254:	ldr	r3, [sp, #68]	; 0x44
   88258:	cmp	r3, #0
   8825c:	beq	8c604 <fputs@plt+0x7b514>
   88260:	mov	r7, #1
   88264:	mov	r5, #0
   88268:	mov	r0, sl
   8826c:	ldr	r1, [sp, #68]	; 0x44
   88270:	bl	1c720 <fputs@plt+0xb630>
   88274:	mov	r0, sl
   88278:	ldr	r1, [sp, #76]	; 0x4c
   8827c:	bl	2222c <fputs@plt+0x1113c>
   88280:	ldr	r3, [r8, #492]	; 0x1ec
   88284:	cmp	r3, #0
   88288:	movne	r7, #1
   8828c:	cmp	r7, #0
   88290:	beq	8c3fc <fputs@plt+0x7b30c>
   88294:	ldr	r3, [r4, #-88]	; 0xffffffa8
   88298:	mov	r5, #11
   8829c:	ldr	r9, [fp]
   882a0:	cmp	r3, #0
   882a4:	ldrdeq	r2, [r4, #-108]	; 0xffffff94
   882a8:	ldrdne	r2, [r4, #-92]	; 0xffffffa4
   882ac:	strd	r2, [r4, #-156]	; 0xffffff64
   882b0:	ldr	r2, [sp, #40]	; 0x28
   882b4:	lsl	r3, r5, #4
   882b8:	movw	ip, #974	; 0x3ce
   882bc:	rsb	r3, r3, #0
   882c0:	ldr	lr, [sp, #44]	; 0x2c
   882c4:	add	r6, r2, r6
   882c8:	sub	r1, r2, #1344	; 0x540
   882cc:	ldrh	r2, [r4, r3]
   882d0:	sub	r1, r1, #8
   882d4:	ldrb	r0, [r6, #1648]	; 0x670
   882d8:	lsl	r2, r2, #1
   882dc:	ldrsh	r2, [lr, r2]
   882e0:	add	r2, r0, r2
   882e4:	lsl	r2, r2, #1
   882e8:	ldrh	r2, [r1, r2]
   882ec:	cmp	r2, ip
   882f0:	bgt	88348 <fputs@plt+0x77258>
   882f4:	cmp	r2, #440	; 0x1b8
   882f8:	blt	88308 <fputs@plt+0x77218>
   882fc:	add	r2, r2, #324	; 0x144
   88300:	add	r2, r2, #2
   88304:	uxth	r2, r2
   88308:	add	r3, r3, #16
   8830c:	sub	r5, r5, #1
   88310:	sub	r9, r9, r5
   88314:	add	r1, r4, r3
   88318:	str	r9, [fp]
   8831c:	strh	r2, [r4, r3]
   88320:	strb	r0, [r1, #2]
   88324:	ldr	r3, [sp, #36]	; 0x24
   88328:	cmp	r3, #251	; 0xfb
   8832c:	beq	883a8 <fputs@plt+0x772b8>
   88330:	ldr	r9, [fp]
   88334:	cmp	r9, #0
   88338:	blt	883a8 <fputs@plt+0x772b8>
   8833c:	add	r3, fp, r9, lsl #4
   88340:	ldrh	r3, [r3, #8]
   88344:	b	87b00 <fputs@plt+0x76a10>
   88348:	sub	r5, r9, r5
   8834c:	ldr	r4, [fp, #4]
   88350:	cmp	r5, #0
   88354:	str	r5, [fp]
   88358:	blt	88398 <fputs@plt+0x772a8>
   8835c:	mov	r0, r4
   88360:	b	88368 <fputs@plt+0x77278>
   88364:	ldr	r0, [fp, #4]
   88368:	lsl	r3, r5, #4
   8836c:	sub	r5, r5, #1
   88370:	add	r2, r3, #12
   88374:	add	r3, fp, r3
   88378:	str	r5, [fp]
   8837c:	add	r2, fp, r2
   88380:	ldrb	r1, [r3, #10]
   88384:	add	r3, r2, #4
   88388:	bl	229a8 <fputs@plt+0x118b8>
   8838c:	ldr	r5, [fp]
   88390:	cmp	r5, #0
   88394:	bge	88364 <fputs@plt+0x77274>
   88398:	ldr	r3, [sp, #36]	; 0x24
   8839c:	str	r4, [fp, #4]
   883a0:	cmp	r3, #251	; 0xfb
   883a4:	bne	88330 <fputs@plt+0x77240>
   883a8:	add	sp, sp, #156	; 0x9c
   883ac:	ldrd	r4, [sp]
   883b0:	ldrd	r6, [sp, #8]
   883b4:	ldrd	r8, [sp, #16]
   883b8:	ldrd	sl, [sp, #24]
   883bc:	add	sp, sp, #32
   883c0:	pop	{pc}		; (ldr pc, [sp], #4)
   883c4:	sub	r2, r2, #1344	; 0x540
   883c8:	lsl	r1, r1, #1
   883cc:	sub	r2, r2, #8
   883d0:	ldrh	r3, [r2, r1]
   883d4:	movw	r2, #974	; 0x3ce
   883d8:	cmp	r3, r2
   883dc:	bhi	87bbc <fputs@plt+0x76acc>
   883e0:	cmp	r3, #440	; 0x1b8
   883e4:	add	r9, r9, #1
   883e8:	ldrd	r0, [sp, #104]	; 0x68
   883ec:	addcs	r3, r3, #324	; 0x144
   883f0:	addcs	r3, r3, #2
   883f4:	cmp	r9, #99	; 0x63
   883f8:	str	r9, [fp]
   883fc:	bgt	884b8 <fputs@plt+0x773c8>
   88400:	lsl	r9, r9, #4
   88404:	add	r2, r9, #12
   88408:	add	r9, fp, r9
   8840c:	add	ip, fp, r2
   88410:	strh	r3, [r9, #8]
   88414:	ldr	r3, [sp, #48]	; 0x30
   88418:	strb	r3, [r9, #10]
   8841c:	str	r0, [fp, r2]
   88420:	str	r1, [ip, #4]
   88424:	b	883a8 <fputs@plt+0x772b8>
   88428:	mov	r0, fp
   8842c:	bl	3ab58 <fputs@plt+0x29a68>
   88430:	b	88324 <fputs@plt+0x77234>
   88434:	mov	r2, #0
   88438:	mov	r3, r2
   8843c:	mov	r9, r2
   88440:	str	r2, [fp]
   88444:	strh	r2, [fp, #8]
   88448:	strb	r2, [fp, #10]
   8844c:	b	87ab0 <fputs@plt+0x769c0>
   88450:	ldr	r1, [pc, #1588]	; 88a8c <fputs@plt+0x7799c>
   88454:	add	r2, sp, #120	; 0x78
   88458:	mov	r0, r8
   8845c:	ldrd	r4, [sp, #104]	; 0x68
   88460:	add	r1, pc, r1
   88464:	strd	r4, [sp, #120]	; 0x78
   88468:	strd	r4, [sp, #128]	; 0x80
   8846c:	bl	3aac4 <fputs@plt+0x299d4>
   88470:	mov	r0, r8
   88474:	add	r2, sp, #128	; 0x80
   88478:	str	r8, [fp, #4]
   8847c:	add	r3, sp, #132	; 0x84
   88480:	ldr	r1, [sp, #48]	; 0x30
   88484:	bl	229a8 <fputs@plt+0x118b8>
   88488:	b	883a8 <fputs@plt+0x772b8>
   8848c:	ldr	r2, [pc, #1532]	; 88a90 <fputs@plt+0x779a0>
   88490:	add	r2, pc, r2
   88494:	sub	r2, r2, #3792	; 0xed0
   88498:	sub	r2, r2, #12
   8849c:	ldrh	r3, [r2, r3]
   884a0:	b	87bb0 <fputs@plt+0x76ac0>
   884a4:	sub	r4, r4, #1344	; 0x540
   884a8:	lsl	r0, r0, #1
   884ac:	sub	r4, r4, #8
   884b0:	ldrh	r3, [r4, r0]
   884b4:	b	87bb0 <fputs@plt+0x76ac0>
   884b8:	mov	r0, fp
   884bc:	bl	3ab58 <fputs@plt+0x29a68>
   884c0:	b	883a8 <fputs@plt+0x772b8>
   884c4:	mov	r0, r8
   884c8:	sub	r2, r4, #76	; 0x4c
   884cc:	ldr	r3, [r4, #-60]	; 0xffffffc4
   884d0:	mov	r1, #0
   884d4:	ldr	ip, [r4, #-12]
   884d8:	str	ip, [sp]
   884dc:	bl	449d4 <fputs@plt+0x338e4>
   884e0:	ldr	r9, [fp]
   884e4:	str	r0, [r4, #-76]	; 0xffffffb4
   884e8:	b	882b0 <fputs@plt+0x771c0>
   884ec:	add	sl, fp, sl
   884f0:	ldr	r9, [fp]
   884f4:	ldr	r3, [sl, #12]
   884f8:	str	r3, [r4, #-28]	; 0xffffffe4
   884fc:	b	882b0 <fputs@plt+0x771c0>
   88500:	add	sl, fp, sl
   88504:	ldr	r9, [fp]
   88508:	ldr	r3, [sl, #12]
   8850c:	str	r3, [r4, #-12]
   88510:	b	882b0 <fputs@plt+0x771c0>
   88514:	mov	r3, #0
   88518:	ldr	r9, [fp]
   8851c:	str	r3, [r4, #20]
   88520:	b	882b0 <fputs@plt+0x771c0>
   88524:	ldr	r2, [r8, #516]	; 0x204
   88528:	add	sl, sl, #12
   8852c:	add	r1, fp, sl
   88530:	ldr	r3, [fp, sl]
   88534:	ldr	r1, [r1, #4]
   88538:	cmp	r2, #0
   8853c:	beq	8c0d4 <fputs@plt+0x7afe4>
   88540:	add	r3, r3, r1
   88544:	ldr	r9, [fp]
   88548:	sub	r3, r3, r2
   8854c:	str	r3, [r8, #520]	; 0x208
   88550:	b	882b0 <fputs@plt+0x771c0>
   88554:	mov	r0, r8
   88558:	bl	302cc <fputs@plt+0x1f1dc>
   8855c:	mov	r3, #0
   88560:	ldr	r9, [fp]
   88564:	str	r3, [r8, #516]	; 0x204
   88568:	str	r3, [r8, #520]	; 0x208
   8856c:	b	882b0 <fputs@plt+0x771c0>
   88570:	ldr	ip, [r4, #-60]	; 0xffffffc4
   88574:	mov	r2, #0
   88578:	mov	r0, #1
   8857c:	mov	r3, r2
   88580:	sub	r1, r4, #44	; 0x2c
   88584:	str	r2, [sp]
   88588:	sub	r2, r4, #28
   8858c:	add	r9, sl, #12
   88590:	add	r9, fp, r9
   88594:	stmib	sp, {r0, ip}
   88598:	mov	r0, r8
   8859c:	bl	7a6b0 <fputs@plt+0x695c0>
   885a0:	ldr	r7, [r8, #488]	; 0x1e8
   885a4:	cmp	r7, #0
   885a8:	beq	8c574 <fputs@plt+0x7b484>
   885ac:	ldr	r1, [r7, #64]	; 0x40
   885b0:	ldr	r0, [r8]
   885b4:	cmp	r1, #0
   885b8:	str	r0, [sp, #64]	; 0x40
   885bc:	beq	8ce28 <fputs@plt+0x7bd38>
   885c0:	bl	1cac4 <fputs@plt+0xb9d4>
   885c4:	str	r0, [sp, #72]	; 0x48
   885c8:	ldrb	r3, [r7, #42]	; 0x2a
   885cc:	mov	r2, r7
   885d0:	mov	r1, r9
   885d4:	add	r9, r7, #52	; 0x34
   885d8:	add	sl, fp, sl
   885dc:	ldr	r0, [sp, #64]	; 0x40
   885e0:	orr	r3, r3, #16
   885e4:	strb	r3, [r7, #42]	; 0x2a
   885e8:	mov	r3, #0
   885ec:	str	r3, [r2, #48]!	; 0x30
   885f0:	str	r2, [sp, #68]	; 0x44
   885f4:	bl	230c8 <fputs@plt+0x11fd8>
   885f8:	mov	r3, r0
   885fc:	mov	r2, r9
   88600:	ldrd	r0, [sp, #64]	; 0x40
   88604:	bl	30238 <fputs@plt+0x1f148>
   88608:	mov	r3, #0
   8860c:	mov	r2, r9
   88610:	ldrd	r0, [sp, #64]	; 0x40
   88614:	bl	30238 <fputs@plt+0x1f148>
   88618:	ldr	r1, [r7]
   8861c:	ldr	r0, [sp, #64]	; 0x40
   88620:	bl	24d24 <fputs@plt+0x13c34>
   88624:	mov	r3, r0
   88628:	mov	r2, r9
   8862c:	ldrd	r0, [sp, #64]	; 0x40
   88630:	bl	30238 <fputs@plt+0x1f148>
   88634:	ldr	r3, [sl, #12]
   88638:	ldr	r0, [sl, #16]
   8863c:	ldr	r1, [r8, #500]	; 0x1f4
   88640:	ldr	r2, [r7, #52]	; 0x34
   88644:	add	r3, r3, r0
   88648:	sub	r3, r3, r1
   8864c:	cmp	r2, #0
   88650:	str	r3, [r8, #504]	; 0x1f8
   88654:	beq	8beb4 <fputs@plt+0x7adc4>
   88658:	ldr	ip, [r8]
   8865c:	mov	r0, r8
   88660:	mov	r1, #29
   88664:	ldr	lr, [sp, #72]	; 0x48
   88668:	ldr	r3, [r2]
   8866c:	ldr	ip, [ip, #16]
   88670:	ldr	r2, [r7]
   88674:	ldr	ip, [ip, lr, lsl #4]
   88678:	str	ip, [sp]
   8867c:	bl	3abe0 <fputs@plt+0x29af0>
   88680:	ldr	r9, [fp]
   88684:	b	882b0 <fputs@plt+0x771c0>
   88688:	add	r1, sl, #12
   8868c:	mov	r0, r8
   88690:	add	r1, fp, r1
   88694:	bl	91cbc <fputs@plt+0x80bcc>
   88698:	ldr	r9, [fp]
   8869c:	b	882b0 <fputs@plt+0x771c0>
   886a0:	mov	r0, r8
   886a4:	mov	r1, #0
   886a8:	bl	91cbc <fputs@plt+0x80bcc>
   886ac:	ldr	r9, [fp]
   886b0:	b	882b0 <fputs@plt+0x771c0>
   886b4:	ldrb	r3, [r8, #24]
   886b8:	add	sl, fp, sl
   886bc:	ldr	r7, [r8]
   886c0:	add	r3, r3, #1
   886c4:	strb	r3, [r8, #24]
   886c8:	ldr	r3, [r7, #256]	; 0x100
   886cc:	ldrb	r1, [r7, #69]	; 0x45
   886d0:	ldr	r2, [sl, #12]
   886d4:	add	r3, r3, #1
   886d8:	cmp	r1, #0
   886dc:	str	r3, [r7, #256]	; 0x100
   886e0:	str	r2, [sp, #64]	; 0x40
   886e4:	bne	88724 <fputs@plt+0x77634>
   886e8:	add	r2, r2, #8
   886ec:	mov	r0, r8
   886f0:	bl	7af80 <fputs@plt+0x69e90>
   886f4:	subs	sl, r0, #0
   886f8:	beq	88724 <fputs@plt+0x77634>
   886fc:	ldrb	r3, [sl, #42]	; 0x2a
   88700:	tst	r3, #16
   88704:	bne	8cbbc <fputs@plt+0x7bacc>
   88708:	ldr	r3, [sl, #12]
   8870c:	mov	r0, r8
   88710:	cmp	r3, #0
   88714:	beq	8c744 <fputs@plt+0x7b654>
   88718:	ldr	r1, [pc, #884]	; 88a94 <fputs@plt+0x779a4>
   8871c:	add	r1, pc, r1
   88720:	bl	3aac4 <fputs@plt+0x299d4>
   88724:	mov	r0, r7
   88728:	ldr	r1, [sp, #64]	; 0x40
   8872c:	bl	2203c <fputs@plt+0x10f4c>
   88730:	ldr	r9, [fp]
   88734:	b	882b0 <fputs@plt+0x771c0>
   88738:	ldr	r0, [r4, #-12]
   8873c:	ldr	r2, [r8, #68]	; 0x44
   88740:	ldr	r3, [r8, #508]	; 0x1fc
   88744:	ldr	r1, [r8, #512]	; 0x200
   88748:	cmp	r2, #0
   8874c:	sub	r3, r3, r0
   88750:	add	r3, r3, r1
   88754:	str	r3, [r4, #-8]
   88758:	bne	8c03c <fputs@plt+0x7af4c>
   8875c:	ldr	sl, [r8]
   88760:	ldrb	r3, [sl, #69]	; 0x45
   88764:	cmp	r3, #0
   88768:	bne	8c4f0 <fputs@plt+0x7b400>
   8876c:	ldr	r3, [r8, #488]	; 0x1e8
   88770:	ldr	r1, [r3, #64]	; 0x40
   88774:	str	r3, [sp, #64]	; 0x40
   88778:	cmp	r1, #0
   8877c:	beq	8cf0c <fputs@plt+0x7be1c>
   88780:	mov	r0, sl
   88784:	bl	1cac4 <fputs@plt+0xb9d4>
   88788:	str	r0, [sp, #68]	; 0x44
   8878c:	ldr	r3, [sp, #64]	; 0x40
   88790:	mov	r0, sl
   88794:	ldr	r1, [sl, #16]
   88798:	ldr	ip, [sp, #68]	; 0x44
   8879c:	ldr	r2, [r3]
   887a0:	ldrsh	r7, [r3, #34]	; 0x22
   887a4:	ldr	r3, [r3, #4]
   887a8:	add	r2, r2, #16
   887ac:	ldr	ip, [r1, ip, lsl #4]
   887b0:	mov	r1, r2
   887b4:	sub	r7, r7, #-268435455	; 0xf0000001
   887b8:	add	r7, r3, r7, lsl #4
   887bc:	str	r2, [sp, #80]	; 0x50
   887c0:	ldr	r2, [r8, #8]
   887c4:	str	ip, [sp, #72]	; 0x48
   887c8:	ldr	r9, [r7, #4]
   887cc:	str	r2, [sp, #76]	; 0x4c
   887d0:	mov	r2, ip
   887d4:	bl	16264 <fputs@plt+0x5174>
   887d8:	mov	r3, r0
   887dc:	mov	r0, #0
   887e0:	ldr	r2, [sp, #72]	; 0x48
   887e4:	mov	r1, #26
   887e8:	str	r3, [sp, #84]	; 0x54
   887ec:	ldr	r3, [r3]
   887f0:	str	r0, [sp]
   887f4:	mov	r0, r8
   887f8:	bl	3abe0 <fputs@plt+0x29af0>
   887fc:	cmp	r0, #0
   88800:	bne	8c6f0 <fputs@plt+0x7b600>
   88804:	cmp	r9, #0
   88808:	beq	8881c <fputs@plt+0x7772c>
   8880c:	ldr	r3, [r9, #12]
   88810:	ldrb	r3, [r3]
   88814:	cmp	r3, #101	; 0x65
   88818:	moveq	r9, #0
   8881c:	ldrb	r3, [r7, #15]
   88820:	tst	r3, #1
   88824:	bne	8ccb4 <fputs@plt+0x7bbc4>
   88828:	ldr	r3, [sp, #64]	; 0x40
   8882c:	ldr	r3, [r3, #8]
   88830:	cmp	r3, #0
   88834:	bne	8ca00 <fputs@plt+0x7b910>
   88838:	ldr	r3, [sl, #24]
   8883c:	tst	r3, #524288	; 0x80000
   88840:	beq	8c9ac <fputs@plt+0x7b8bc>
   88844:	ldr	r3, [sp, #64]	; 0x40
   88848:	ldr	r3, [r3, #16]
   8884c:	cmp	r3, #0
   88850:	beq	8c9ac <fputs@plt+0x7b8bc>
   88854:	cmp	r9, #0
   88858:	bne	8cdf4 <fputs@plt+0x7bd04>
   8885c:	ldrb	r3, [r7, #12]
   88860:	cmp	r3, #0
   88864:	bne	8d004 <fputs@plt+0x7bf14>
   88868:	mov	r3, #0
   8886c:	mov	r0, sl
   88870:	ldr	r1, [r4, #-12]
   88874:	ldr	r2, [r4, #-8]
   88878:	bl	22ec8 <fputs@plt+0x11dd8>
   8887c:	subs	r7, r0, #0
   88880:	beq	8893c <fputs@plt+0x7784c>
   88884:	ldr	r3, [r4, #-8]
   88888:	ldr	r9, [sl, #24]
   8888c:	sub	r2, r3, #1
   88890:	add	r2, r7, r2
   88894:	cmp	r7, r2
   88898:	mov	r2, r9
   8889c:	bcs	888e0 <fputs@plt+0x777f0>
   888a0:	ldr	ip, [pc, #496]	; 88a98 <fputs@plt+0x779a8>
   888a4:	add	r3, r7, r3
   888a8:	add	r0, r7, #1
   888ac:	mov	r1, #0
   888b0:	add	ip, pc, ip
   888b4:	ldrb	r2, [r3, #-1]!
   888b8:	cmp	r2, #59	; 0x3b
   888bc:	beq	888d0 <fputs@plt+0x777e0>
   888c0:	add	r2, ip, r2
   888c4:	ldrb	r2, [r2, #64]	; 0x40
   888c8:	tst	r2, #1
   888cc:	beq	888dc <fputs@plt+0x777ec>
   888d0:	cmp	r0, r3
   888d4:	strb	r1, [r3]
   888d8:	bne	888b4 <fputs@plt+0x777c4>
   888dc:	ldr	r2, [sl, #24]
   888e0:	orr	r2, r2, #2097152	; 0x200000
   888e4:	ldr	r3, [sp, #68]	; 0x44
   888e8:	str	r2, [sl, #24]
   888ec:	cmp	r3, #1
   888f0:	beq	8cd80 <fputs@plt+0x7bc90>
   888f4:	ldr	r3, [pc, #416]	; 88a9c <fputs@plt+0x779ac>
   888f8:	add	r3, pc, r3
   888fc:	ldr	r1, [sp, #64]	; 0x40
   88900:	mov	r0, r8
   88904:	ldr	r2, [sp, #72]	; 0x48
   88908:	ldr	ip, [r1, #44]	; 0x2c
   8890c:	ldr	r1, [sp, #80]	; 0x50
   88910:	add	lr, ip, #1
   88914:	str	ip, [sp]
   88918:	stmib	sp, {r7, lr}
   8891c:	str	r1, [sp, #12]
   88920:	ldr	r1, [pc, #376]	; 88aa0 <fputs@plt+0x779b0>
   88924:	add	r1, pc, r1
   88928:	bl	8e694 <fputs@plt+0x7d5a4>
   8892c:	mov	r1, r7
   88930:	mov	r0, sl
   88934:	bl	19bf4 <fputs@plt+0x8b04>
   88938:	str	r9, [sl, #24]
   8893c:	mov	r1, #4
   88940:	mov	r3, #2
   88944:	ldr	r2, [sp, #68]	; 0x44
   88948:	str	r1, [sp]
   8894c:	mov	r1, #52	; 0x34
   88950:	ldr	r0, [sp, #76]	; 0x4c
   88954:	bl	2e4e0 <fputs@plt+0x1d3f0>
   88958:	ldr	r3, [sp, #84]	; 0x54
   8895c:	mov	r0, r8
   88960:	mov	r1, r3
   88964:	ldr	r2, [r3]
   88968:	bl	45cc4 <fputs@plt+0x34bd4>
   8896c:	ldr	r9, [fp]
   88970:	b	882b0 <fputs@plt+0x771c0>
   88974:	add	r2, sl, #12
   88978:	mov	r0, r8
   8897c:	add	r2, fp, r2
   88980:	sub	r1, r4, #12
   88984:	bl	91aa0 <fputs@plt+0x809b0>
   88988:	ldr	r9, [fp]
   8898c:	b	882b0 <fputs@plt+0x771c0>
   88990:	ldr	r9, [r8]
   88994:	ldr	r3, [r4, #-44]	; 0xffffffd4
   88998:	ldrb	r1, [r9, #69]	; 0x45
   8899c:	str	r3, [sp, #68]	; 0x44
   889a0:	ldr	r3, [r9, #24]
   889a4:	cmp	r1, #0
   889a8:	str	r3, [sp, #72]	; 0x48
   889ac:	bne	8bdd8 <fputs@plt+0x7ace8>
   889b0:	ldr	r3, [sp, #68]	; 0x44
   889b4:	mov	r0, r8
   889b8:	add	r2, r3, #8
   889bc:	bl	7af80 <fputs@plt+0x69e90>
   889c0:	subs	r3, r0, #0
   889c4:	str	r3, [sp, #64]	; 0x40
   889c8:	beq	8bdd8 <fputs@plt+0x7ace8>
   889cc:	ldr	r1, [r3, #64]	; 0x40
   889d0:	ldr	r0, [r8]
   889d4:	cmp	r1, #0
   889d8:	beq	8cffc <fputs@plt+0x7bf0c>
   889dc:	bl	1cac4 <fputs@plt+0xb9d4>
   889e0:	mov	r7, r0
   889e4:	ldr	r2, [r9, #16]
   889e8:	add	r1, sl, #12
   889ec:	mov	r0, r9
   889f0:	add	r1, fp, r1
   889f4:	ldr	r3, [r9, #24]
   889f8:	ldr	r2, [r2, r7, lsl #4]
   889fc:	orr	r3, r3, #2097152	; 0x200000
   88a00:	str	r3, [r9, #24]
   88a04:	str	r2, [sp, #80]	; 0x50
   88a08:	bl	230c8 <fputs@plt+0x11fd8>
   88a0c:	subs	sl, r0, #0
   88a10:	beq	8bdd8 <fputs@plt+0x7ace8>
   88a14:	mov	r1, sl
   88a18:	mov	r0, r9
   88a1c:	ldr	r2, [sp, #80]	; 0x50
   88a20:	bl	16264 <fputs@plt+0x5174>
   88a24:	cmp	r0, #0
   88a28:	beq	8c8f4 <fputs@plt+0x7b804>
   88a2c:	ldr	r1, [pc, #112]	; 88aa4 <fputs@plt+0x779b4>
   88a30:	mov	r0, r8
   88a34:	mov	r2, sl
   88a38:	add	r1, pc, r1
   88a3c:	bl	3aac4 <fputs@plt+0x299d4>
   88a40:	mov	r0, r9
   88a44:	ldr	r1, [sp, #68]	; 0x44
   88a48:	bl	2203c <fputs@plt+0x10f4c>
   88a4c:	mov	r0, r9
   88a50:	mov	r1, sl
   88a54:	bl	19bf4 <fputs@plt+0x8b04>
   88a58:	ldr	r3, [sp, #72]	; 0x48
   88a5c:	str	r3, [r9, #24]
   88a60:	ldr	r9, [fp]
   88a64:	b	882b0 <fputs@plt+0x771c0>
   88a68:	andeq	lr, r0, r8, lsl r0
   88a6c:	strdeq	pc, [r0], -r4
   88a70:	andeq	pc, r0, r0, asr #31
   88a74:			; <UNDEFINED> instruction: 0x0000ffb4
   88a78:	andeq	pc, r0, r8, asr pc	; <UNPREDICTABLE>
   88a7c:	andeq	pc, r0, r0, asr #30
   88a80:	andeq	pc, r0, ip, ror #29
   88a84:	andeq	r0, r1, ip, lsl #18
   88a88:	andeq	r3, r1, ip, lsr #10
   88a8c:	andeq	r3, r1, ip, lsr #2
   88a90:	andeq	pc, r0, r0, asr r6	; <UNPREDICTABLE>
   88a94:	andeq	r3, r1, ip, asr r6
   88a98:	andeq	sp, r0, r8, lsr r2
   88a9c:	andeq	r1, r1, r0, lsl #24
   88aa0:	andeq	r3, r1, r0, asr #7
   88aa4:	andeq	r2, r1, r4, lsl pc
   88aa8:	andeq	r5, r2, ip, asr sl
   88aac:	andeq	r1, r1, r0, asr #16
   88ab0:	andeq	r2, r1, r4, lsr #18
   88ab4:	andeq	r2, r1, r0, asr #18
   88ab8:	andeq	ip, r0, r4, asr #10
   88abc:	andeq	ip, r0, ip, lsr r5
   88ac0:	andeq	r2, r1, r8, lsr #5
   88ac4:	strdeq	r1, [r1], -r0
   88ac8:	andeq	r1, r1, r0, ror lr
   88acc:	andeq	r1, r1, r8, asr lr
   88ad0:	mov	r0, r8
   88ad4:	ldr	r9, [r8]
   88ad8:	bl	7a65c <fputs@plt+0x6956c>
   88adc:	cmp	r0, #0
   88ae0:	bne	88b7c <fputs@plt+0x77a8c>
   88ae4:	add	r3, fp, sl
   88ae8:	sub	r2, r4, #12
   88aec:	ldr	r7, [r3, #12]
   88af0:	str	r2, [sp, #64]	; 0x40
   88af4:	cmp	r7, #0
   88af8:	beq	8c210 <fputs@plt+0x7b120>
   88afc:	add	r2, sl, #12
   88b00:	add	r3, sp, #128	; 0x80
   88b04:	sub	r1, r4, #12
   88b08:	add	r2, fp, r2
   88b0c:	mov	r0, r8
   88b10:	bl	3ad90 <fputs@plt+0x29ca0>
   88b14:	subs	r3, r0, #0
   88b18:	mov	r7, r3
   88b1c:	str	r3, [sp, #64]	; 0x40
   88b20:	blt	88b7c <fputs@plt+0x77a8c>
   88b24:	mov	r0, r9
   88b28:	ldr	r1, [sp, #128]	; 0x80
   88b2c:	bl	230c8 <fputs@plt+0x11fd8>
   88b30:	subs	sl, r0, #0
   88b34:	beq	88b7c <fputs@plt+0x77a8c>
   88b38:	ldr	r3, [r9, #16]
   88b3c:	mov	r1, sl
   88b40:	mov	r0, r9
   88b44:	ldr	r7, [r3, r7, lsl #4]
   88b48:	mov	r2, r7
   88b4c:	bl	16264 <fputs@plt+0x5174>
   88b50:	subs	r2, r0, #0
   88b54:	str	r2, [sp, #68]	; 0x44
   88b58:	beq	8cbd0 <fputs@plt+0x7bae0>
   88b5c:	mov	r0, r8
   88b60:	mov	r3, #0
   88b64:	ldr	r1, [r2, #8]
   88b68:	add	r2, r2, #64	; 0x40
   88b6c:	bl	659f0 <fputs@plt+0x54900>
   88b70:	mov	r1, sl
   88b74:	mov	r0, r9
   88b78:	bl	19bf4 <fputs@plt+0x8b04>
   88b7c:	ldr	r9, [fp]
   88b80:	b	882b0 <fputs@plt+0x771c0>
   88b84:	mov	r2, #0
   88b88:	mov	r0, r8
   88b8c:	mov	r1, r2
   88b90:	bl	91aa0 <fputs@plt+0x809b0>
   88b94:	ldr	r9, [fp]
   88b98:	b	882b0 <fputs@plt+0x771c0>
   88b9c:	mov	r0, r8
   88ba0:	bl	7a65c <fputs@plt+0x6956c>
   88ba4:	subs	r1, r0, #0
   88ba8:	bne	8bfbc <fputs@plt+0x7aecc>
   88bac:	mov	r0, r8
   88bb0:	bl	65b3c <fputs@plt+0x54a4c>
   88bb4:	ldr	r9, [fp]
   88bb8:	b	882b0 <fputs@plt+0x771c0>
   88bbc:	ldr	r2, [pc, #-284]	; 88aa8 <fputs@plt+0x779b8>
   88bc0:	add	sl, fp, sl
   88bc4:	mov	ip, #0
   88bc8:	mov	r0, r8
   88bcc:	mov	r1, #25
   88bd0:	ldr	r3, [sl, #12]
   88bd4:	str	ip, [sp]
   88bd8:	str	ip, [sp, #4]
   88bdc:	add	r2, pc, r2
   88be0:	add	r2, r2, #2096	; 0x830
   88be4:	add	r2, r2, #12
   88be8:	str	r3, [sp, #8]
   88bec:	bl	628e4 <fputs@plt+0x517f4>
   88bf0:	ldr	r9, [fp]
   88bf4:	b	882b0 <fputs@plt+0x771c0>
   88bf8:	ldr	r9, [r8]
   88bfc:	add	sl, fp, sl
   88c00:	ldr	sl, [sl, #12]
   88c04:	ldrb	r3, [r9, #69]	; 0x45
   88c08:	cmp	r3, #0
   88c0c:	bne	88dc8 <fputs@plt+0x77cd8>
   88c10:	mov	r0, r8
   88c14:	ldr	r7, [r4, #-12]
   88c18:	bl	7a65c <fputs@plt+0x6956c>
   88c1c:	subs	r3, r0, #0
   88c20:	str	r3, [sp, #68]	; 0x44
   88c24:	bne	88dc8 <fputs@plt+0x77cd8>
   88c28:	mov	r0, r9
   88c2c:	ldr	r2, [sl, #12]
   88c30:	ldr	r1, [sl, #16]
   88c34:	bl	16394 <fputs@plt+0x52a4>
   88c38:	subs	r3, r0, #0
   88c3c:	str	r3, [sp, #64]	; 0x40
   88c40:	ldr	r3, [sp, #68]	; 0x44
   88c44:	beq	8cc88 <fputs@plt+0x7bb98>
   88c48:	ldr	r2, [sp, #64]	; 0x40
   88c4c:	ldrb	r2, [r2, #55]	; 0x37
   88c50:	ands	r2, r2, #3
   88c54:	bne	8cc70 <fputs@plt+0x7bb80>
   88c58:	ldr	r1, [sp, #64]	; 0x40
   88c5c:	ldr	r7, [r9, #16]
   88c60:	ldr	r3, [r1, #24]
   88c64:	ldr	r1, [r1, #12]
   88c68:	cmp	r3, #0
   88c6c:	str	r1, [sp, #80]	; 0x50
   88c70:	beq	8cf30 <fputs@plt+0x7be40>
   88c74:	mov	r1, r3
   88c78:	mov	r0, r9
   88c7c:	str	r2, [sp, #84]	; 0x54
   88c80:	bl	1cac4 <fputs@plt+0xb9d4>
   88c84:	ldr	ip, [r7, r0, lsl #4]
   88c88:	lsl	r2, r0, #4
   88c8c:	cmp	r0, #1
   88c90:	str	r0, [sp, #68]	; 0x44
   88c94:	str	ip, [sp, #72]	; 0x48
   88c98:	str	r2, [sp, #76]	; 0x4c
   88c9c:	ldr	r2, [sp, #84]	; 0x54
   88ca0:	beq	8cc3c <fputs@plt+0x7bb4c>
   88ca4:	mov	r3, r2
   88ca8:	mov	r1, #9
   88cac:	str	ip, [sp]
   88cb0:	ldr	r7, [pc, #-524]	; 88aac <fputs@plt+0x779bc>
   88cb4:	mov	r0, r8
   88cb8:	add	r7, pc, r7
   88cbc:	mov	r2, r7
   88cc0:	bl	3abe0 <fputs@plt+0x29af0>
   88cc4:	cmp	r0, #0
   88cc8:	bne	88dc8 <fputs@plt+0x77cd8>
   88ccc:	ldr	r3, [sp, #68]	; 0x44
   88cd0:	cmp	r3, #0
   88cd4:	movne	r1, #12
   88cd8:	moveq	r1, #10
   88cdc:	ldr	r2, [sp, #64]	; 0x40
   88ce0:	mov	r0, r8
   88ce4:	ldr	ip, [sp, #72]	; 0x48
   88ce8:	ldr	r3, [sp, #80]	; 0x50
   88cec:	ldr	r2, [r2]
   88cf0:	ldr	r3, [r3]
   88cf4:	str	ip, [sp]
   88cf8:	bl	3abe0 <fputs@plt+0x29af0>
   88cfc:	cmp	r0, #0
   88d00:	bne	88dc8 <fputs@plt+0x77cd8>
   88d04:	ldr	r3, [r8, #8]
   88d08:	cmp	r3, #0
   88d0c:	str	r3, [sp, #72]	; 0x48
   88d10:	beq	8cdbc <fputs@plt+0x7bccc>
   88d14:	mov	r0, r8
   88d18:	mov	r1, #1
   88d1c:	ldr	r2, [sp, #68]	; 0x44
   88d20:	bl	5dbbc <fputs@plt+0x4cacc>
   88d24:	ldr	r1, [sp, #64]	; 0x40
   88d28:	mov	r3, r7
   88d2c:	mov	r0, r8
   88d30:	ldr	r2, [r9, #16]
   88d34:	ldr	ip, [sp, #76]	; 0x4c
   88d38:	ldr	r1, [r1]
   88d3c:	ldr	r2, [r2, ip]
   88d40:	str	r1, [sp]
   88d44:	ldr	r1, [pc, #-668]	; 88ab0 <fputs@plt+0x779c0>
   88d48:	add	r1, pc, r1
   88d4c:	bl	8e694 <fputs@plt+0x7d5a4>
   88d50:	ldr	r2, [pc, #-676]	; 88ab4 <fputs@plt+0x779c4>
   88d54:	mov	r0, r8
   88d58:	ldr	r3, [sp, #64]	; 0x40
   88d5c:	ldr	r7, [sp, #68]	; 0x44
   88d60:	add	r2, pc, r2
   88d64:	ldr	r3, [r3]
   88d68:	mov	r1, r7
   88d6c:	bl	8e784 <fputs@plt+0x7d694>
   88d70:	mov	r2, r7
   88d74:	ldr	r0, [r8]
   88d78:	ldr	r1, [r8, #8]
   88d7c:	bl	2ee64 <fputs@plt+0x1dd74>
   88d80:	mov	r0, r8
   88d84:	ldr	r8, [sp, #64]	; 0x40
   88d88:	mov	r2, r7
   88d8c:	ldr	r1, [r8, #44]	; 0x2c
   88d90:	bl	8ea08 <fputs@plt+0x7d918>
   88d94:	mov	r2, r7
   88d98:	ldr	r7, [r8]
   88d9c:	mov	r3, #0
   88da0:	mov	r1, #126	; 0x7e
   88da4:	ldr	r8, [sp, #72]	; 0x48
   88da8:	str	r3, [sp]
   88dac:	mov	r0, r8
   88db0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   88db4:	mov	r1, r0
   88db8:	mov	r3, #0
   88dbc:	mov	r2, r7
   88dc0:	mov	r0, r8
   88dc4:	bl	2300c <fputs@plt+0x11f1c>
   88dc8:	mov	r0, r9
   88dcc:	mov	r1, sl
   88dd0:	bl	2203c <fputs@plt+0x10f4c>
   88dd4:	ldr	r9, [fp]
   88dd8:	b	882b0 <fputs@plt+0x771c0>
   88ddc:	mov	r3, #0
   88de0:	ldr	r9, [fp]
   88de4:	str	r3, [r4, #20]
   88de8:	b	882b0 <fputs@plt+0x771c0>
   88dec:	add	sl, fp, sl
   88df0:	mov	r3, #2
   88df4:	str	r3, [sl, #12]
   88df8:	b	882b0 <fputs@plt+0x771c0>
   88dfc:	mov	r3, #0
   88e00:	sub	r2, r4, #60	; 0x3c
   88e04:	ldr	r0, [r8]
   88e08:	mov	r1, r3
   88e0c:	add	sl, fp, sl
   88e10:	bl	304c0 <fputs@plt+0x1f3d0>
   88e14:	ldr	r7, [r4, #-156]	; 0xffffff64
   88e18:	sub	r1, r4, #172	; 0xac
   88e1c:	mov	r3, r0
   88e20:	mov	r0, r8
   88e24:	mov	ip, #0
   88e28:	ldr	lr, [sl, #12]
   88e2c:	sub	r2, r4, #92	; 0x5c
   88e30:	str	r1, [sp, #8]
   88e34:	sub	r1, r4, #108	; 0x6c
   88e38:	ldr	r8, [r4, #-124]	; 0xffffff84
   88e3c:	str	r7, [sp, #4]
   88e40:	ldr	r7, [r4, #-28]	; 0xffffffe4
   88e44:	str	r7, [sp]
   88e48:	str	lr, [sp, #12]
   88e4c:	str	ip, [sp, #16]
   88e50:	str	r8, [sp, #20]
   88e54:	bl	8f368 <fputs@plt+0x7e278>
   88e58:	ldr	r9, [fp]
   88e5c:	b	882b0 <fputs@plt+0x771c0>
   88e60:	add	sl, fp, sl
   88e64:	mov	r1, #0
   88e68:	ldr	r0, [r8]
   88e6c:	ldr	r2, [sl, #12]
   88e70:	bl	30ab8 <fputs@plt+0x1f9c8>
   88e74:	str	r0, [sl, #12]
   88e78:	ldr	r9, [fp]
   88e7c:	b	882b0 <fputs@plt+0x771c0>
   88e80:	add	sl, fp, sl
   88e84:	mov	r0, r8
   88e88:	ldr	r1, [r4, #-60]	; 0xffffffc4
   88e8c:	sub	r2, r4, #28
   88e90:	ldr	ip, [sl, #12]
   88e94:	ldr	r3, [r4, #-12]
   88e98:	str	ip, [sp]
   88e9c:	bl	44924 <fputs@plt+0x33834>
   88ea0:	ldr	r9, [fp]
   88ea4:	str	r0, [r4, #-60]	; 0xffffffc4
   88ea8:	b	882b0 <fputs@plt+0x771c0>
   88eac:	ldr	r3, [r4, #-12]
   88eb0:	ldr	r9, [fp]
   88eb4:	str	r3, [r4, #-28]	; 0xffffffe4
   88eb8:	b	882b0 <fputs@plt+0x771c0>
   88ebc:	add	sl, fp, sl
   88ec0:	mov	r0, r8
   88ec4:	ldr	r3, [r4, #-12]
   88ec8:	sub	r2, r4, #28
   88ecc:	mov	r1, #0
   88ed0:	ldr	ip, [sl, #12]
   88ed4:	str	ip, [sp]
   88ed8:	bl	44924 <fputs@plt+0x33834>
   88edc:	ldr	r9, [fp]
   88ee0:	str	r0, [r4, #-28]	; 0xffffffe4
   88ee4:	b	882b0 <fputs@plt+0x771c0>
   88ee8:	add	sl, fp, sl
   88eec:	ldr	r1, [r4, #-28]	; 0xffffffe4
   88ef0:	ldr	r0, [r8]
   88ef4:	ldr	r2, [sl, #12]
   88ef8:	bl	30ab8 <fputs@plt+0x1f9c8>
   88efc:	ldr	r9, [fp]
   88f00:	str	r0, [r4, #-28]	; 0xffffffe4
   88f04:	b	882b0 <fputs@plt+0x771c0>
   88f08:	mov	r0, r8
   88f0c:	sub	r2, r4, #76	; 0x4c
   88f10:	ldr	r1, [r4, #-108]	; 0xffffff94
   88f14:	ldr	ip, [r4, #-12]
   88f18:	ldr	r3, [r4, #-60]	; 0xffffffc4
   88f1c:	str	ip, [sp]
   88f20:	bl	449d4 <fputs@plt+0x338e4>
   88f24:	ldr	r9, [fp]
   88f28:	str	r0, [r4, #-108]	; 0xffffff94
   88f2c:	b	882b0 <fputs@plt+0x771c0>
   88f30:	mov	r1, #0
   88f34:	ldr	r2, [r4, #-28]	; 0xffffffe4
   88f38:	add	sl, fp, sl
   88f3c:	ldr	r0, [r8]
   88f40:	bl	30ab8 <fputs@plt+0x1f9c8>
   88f44:	mov	r3, r0
   88f48:	mov	r1, r0
   88f4c:	ldr	r0, [r8]
   88f50:	str	r3, [r4, #-44]	; 0xffffffd4
   88f54:	ldr	r2, [sl, #12]
   88f58:	bl	30ab8 <fputs@plt+0x1f9c8>
   88f5c:	ldr	r9, [fp]
   88f60:	str	r0, [r4, #-44]	; 0xffffffd4
   88f64:	b	882b0 <fputs@plt+0x771c0>
   88f68:	ldr	r1, [r4, #-60]	; 0xffffffc4
   88f6c:	add	sl, fp, sl
   88f70:	ldr	r2, [r4, #-28]	; 0xffffffe4
   88f74:	ldr	r0, [r8]
   88f78:	bl	30ab8 <fputs@plt+0x1f9c8>
   88f7c:	mov	r3, r0
   88f80:	mov	r1, r0
   88f84:	ldr	r0, [r8]
   88f88:	str	r3, [r4, #-60]	; 0xffffffc4
   88f8c:	ldr	r2, [sl, #12]
   88f90:	bl	30ab8 <fputs@plt+0x1f9c8>
   88f94:	ldr	r9, [fp]
   88f98:	str	r0, [r4, #-60]	; 0xffffffc4
   88f9c:	b	882b0 <fputs@plt+0x771c0>
   88fa0:	mov	r2, #0
   88fa4:	add	sl, sl, #12
   88fa8:	ldr	r0, [r4, #-60]	; 0xffffffc4
   88fac:	add	lr, fp, sl
   88fb0:	mov	r3, r2
   88fb4:	ldr	ip, [fp, sl]
   88fb8:	mov	r1, #136	; 0x88
   88fbc:	str	r2, [sp]
   88fc0:	ldr	lr, [lr, #4]
   88fc4:	str	r0, [r4, #-56]	; 0xffffffc8
   88fc8:	mov	r0, r8
   88fcc:	ldr	r2, [r4, #-44]	; 0xffffffd4
   88fd0:	add	ip, ip, lr
   88fd4:	str	ip, [r4, #-52]	; 0xffffffcc
   88fd8:	bl	3cb48 <fputs@plt+0x2ba58>
   88fdc:	cmp	r0, #0
   88fe0:	str	r0, [r4, #-60]	; 0xffffffc4
   88fe4:	beq	8c6c0 <fputs@plt+0x7b5d0>
   88fe8:	ldr	r1, [r4, #-28]	; 0xffffffe4
   88fec:	ldr	r2, [r4, #-12]
   88ff0:	cmp	r2, #0
   88ff4:	beq	89008 <fputs@plt+0x77f18>
   88ff8:	ldr	r0, [r8]
   88ffc:	bl	30ab8 <fputs@plt+0x1f9c8>
   89000:	mov	r1, r0
   89004:	ldr	r0, [r4, #-60]	; 0xffffffc4
   89008:	ldr	r3, [r8, #68]	; 0x44
   8900c:	str	r1, [r0, #20]
   89010:	cmp	r3, #0
   89014:	beq	8be78 <fputs@plt+0x7ad88>
   89018:	ldr	r9, [fp]
   8901c:	b	882b0 <fputs@plt+0x771c0>
   89020:	mov	r3, #0
   89024:	add	sl, sl, #12
   89028:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8902c:	add	r0, fp, sl
   89030:	mov	r2, r3
   89034:	ldr	ip, [fp, sl]
   89038:	str	r3, [sp]
   8903c:	ldr	lr, [r0, #4]
   89040:	mov	r0, r8
   89044:	str	r1, [r4, #-40]	; 0xffffffd8
   89048:	mov	r1, #20
   8904c:	add	ip, ip, lr
   89050:	str	ip, [r4, #-36]	; 0xffffffdc
   89054:	bl	3cb48 <fputs@plt+0x2ba58>
   89058:	cmp	r0, #0
   8905c:	str	r0, [r4, #-44]	; 0xffffffd4
   89060:	beq	8c63c <fputs@plt+0x7b54c>
   89064:	ldr	r3, [r0, #4]
   89068:	ldr	r1, [r8, #68]	; 0x44
   8906c:	ldr	r2, [r4, #-12]
   89070:	orr	r3, r3, #2097152	; 0x200000
   89074:	orr	r3, r3, #2048	; 0x800
   89078:	cmp	r1, #0
   8907c:	str	r3, [r0, #4]
   89080:	str	r2, [r0, #20]
   89084:	beq	8be64 <fputs@plt+0x7ad74>
   89088:	ldr	r9, [fp]
   8908c:	b	882b0 <fputs@plt+0x771c0>
   89090:	add	sl, fp, sl
   89094:	ldr	r9, [fp]
   89098:	ldr	r3, [sl, #12]
   8909c:	str	r3, [r4, #-12]
   890a0:	b	882b0 <fputs@plt+0x771c0>
   890a4:	mov	r3, #0
   890a8:	ldr	r9, [fp]
   890ac:	str	r3, [r4, #20]
   890b0:	b	882b0 <fputs@plt+0x771c0>
   890b4:	mov	r3, #0
   890b8:	add	sl, sl, #12
   890bc:	ldr	r1, [r4, #-28]	; 0xffffffe4
   890c0:	add	r0, fp, sl
   890c4:	mov	r2, r3
   890c8:	ldr	ip, [fp, sl]
   890cc:	str	r3, [sp]
   890d0:	ldr	lr, [r0, #4]
   890d4:	mov	r0, r8
   890d8:	str	r1, [r4, #-24]	; 0xffffffe8
   890dc:	mov	r1, #119	; 0x77
   890e0:	add	ip, ip, lr
   890e4:	str	ip, [r4, #-20]	; 0xffffffec
   890e8:	bl	3cb48 <fputs@plt+0x2ba58>
   890ec:	cmp	r0, #0
   890f0:	str	r0, [r4, #-28]	; 0xffffffe4
   890f4:	beq	8c668 <fputs@plt+0x7b578>
   890f8:	ldr	r3, [r0, #4]
   890fc:	ldr	r1, [r8, #68]	; 0x44
   89100:	ldr	r2, [r4, #-12]
   89104:	orr	r3, r3, #2097152	; 0x200000
   89108:	orr	r3, r3, #2048	; 0x800
   8910c:	cmp	r1, #0
   89110:	str	r3, [r0, #4]
   89114:	str	r2, [r0, #20]
   89118:	beq	8be8c <fputs@plt+0x7ad9c>
   8911c:	ldr	r9, [fp]
   89120:	b	882b0 <fputs@plt+0x771c0>
   89124:	ldr	r7, [r4, #-12]
   89128:	cmp	r7, #0
   8912c:	beq	8c680 <fputs@plt+0x7b590>
   89130:	ldr	r3, [r7]
   89134:	cmp	r3, #1
   89138:	beq	8c1ac <fputs@plt+0x7b0bc>
   8913c:	mov	ip, #0
   89140:	mov	r1, #75	; 0x4b
   89144:	ldr	r2, [r4, #-60]	; 0xffffffc4
   89148:	mov	r3, ip
   8914c:	mov	r0, r8
   89150:	str	ip, [sp]
   89154:	bl	3cb48 <fputs@plt+0x2ba58>
   89158:	cmp	r0, #0
   8915c:	str	r0, [r4, #-60]	; 0xffffffc4
   89160:	beq	8ca40 <fputs@plt+0x7b950>
   89164:	ldr	r2, [r8, #68]	; 0x44
   89168:	ldr	r3, [r4, #-12]
   8916c:	cmp	r2, #0
   89170:	str	r3, [r0, #20]
   89174:	bne	89184 <fputs@plt+0x78094>
   89178:	mov	r1, r0
   8917c:	mov	r0, r8
   89180:	bl	3ca68 <fputs@plt+0x2b978>
   89184:	ldr	r3, [r4, #-44]	; 0xffffffd4
   89188:	cmp	r3, #0
   8918c:	bne	8c614 <fputs@plt+0x7b524>
   89190:	add	sl, fp, sl
   89194:	ldr	r9, [fp]
   89198:	ldr	r3, [sl, #12]
   8919c:	ldr	r2, [sl, #16]
   891a0:	add	r3, r3, r2
   891a4:	str	r3, [r4, #-52]	; 0xffffffcc
   891a8:	b	882b0 <fputs@plt+0x771c0>
   891ac:	ldr	r7, [r8]
   891b0:	add	sl, fp, sl
   891b4:	sub	r3, r4, #24
   891b8:	sub	r2, r4, #28
   891bc:	mov	r1, #109	; 0x6d
   891c0:	ldr	r9, [sl, #12]
   891c4:	mov	r0, r7
   891c8:	bl	24b1c <fputs@plt+0x13a2c>
   891cc:	subs	r8, r0, #0
   891d0:	beq	891f4 <fputs@plt+0x78104>
   891d4:	mov	r3, #0
   891d8:	mov	r2, #1
   891dc:	mov	r1, r9
   891e0:	mov	r0, r7
   891e4:	bl	250c4 <fputs@plt+0x13fd4>
   891e8:	mov	r3, #10
   891ec:	strb	r3, [r8, #1]
   891f0:	str	r0, [r8, #16]
   891f4:	mov	r1, r9
   891f8:	mov	r0, r7
   891fc:	bl	2222c <fputs@plt+0x1113c>
   89200:	ldr	r9, [fp]
   89204:	str	r8, [r4, #-60]	; 0xffffffc4
   89208:	b	882b0 <fputs@plt+0x771c0>
   8920c:	mov	r7, #0
   89210:	add	r3, sl, #12
   89214:	ldr	r0, [r8]
   89218:	add	r3, fp, r3
   8921c:	sub	r2, r4, #12
   89220:	mov	r1, r7
   89224:	bl	304c0 <fputs@plt+0x1f3d0>
   89228:	mov	r3, r7
   8922c:	mov	r1, #75	; 0x4b
   89230:	str	r7, [sp]
   89234:	str	r0, [sp, #64]	; 0x40
   89238:	mov	r0, r8
   8923c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   89240:	bl	3cb48 <fputs@plt+0x2ba58>
   89244:	cmp	r0, r7
   89248:	mov	r9, r0
   8924c:	str	r0, [r4, #-44]	; 0xffffffd4
   89250:	beq	8c128 <fputs@plt+0x7b038>
   89254:	mov	r3, r7
   89258:	mov	r1, r7
   8925c:	ldr	r2, [sp, #64]	; 0x40
   89260:	mov	r0, r8
   89264:	stm	sp, {r3, r7}
   89268:	str	r7, [sp, #8]
   8926c:	str	r7, [sp, #12]
   89270:	str	r7, [sp, #16]
   89274:	str	r7, [sp, #20]
   89278:	bl	30cec <fputs@plt+0x1fbfc>
   8927c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   89280:	ldr	r2, [r8, #68]	; 0x44
   89284:	ldr	r3, [r1, #4]
   89288:	str	r0, [r9, #20]
   8928c:	cmp	r2, r7
   89290:	orr	r3, r3, #2097152	; 0x200000
   89294:	orr	r3, r3, #2048	; 0x800
   89298:	str	r3, [r1, #4]
   8929c:	bne	892a8 <fputs@plt+0x781b8>
   892a0:	mov	r0, r8
   892a4:	bl	3ca68 <fputs@plt+0x2b978>
   892a8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   892ac:	cmp	r3, #0
   892b0:	bne	8c044 <fputs@plt+0x7af54>
   892b4:	add	sl, fp, sl
   892b8:	ldr	r9, [fp]
   892bc:	ldr	r3, [sl, #12]
   892c0:	cmp	r3, #0
   892c4:	ldrne	r2, [sl, #16]
   892c8:	ldrdeq	r2, [r4, #-12]
   892cc:	add	r3, r3, r2
   892d0:	str	r3, [r4, #-36]	; 0xffffffdc
   892d4:	b	882b0 <fputs@plt+0x771c0>
   892d8:	mov	ip, #0
   892dc:	mov	r1, #75	; 0x4b
   892e0:	ldr	r2, [r4, #-60]	; 0xffffffc4
   892e4:	mov	r3, ip
   892e8:	mov	r0, r8
   892ec:	str	ip, [sp]
   892f0:	bl	3cb48 <fputs@plt+0x2ba58>
   892f4:	cmp	r0, #0
   892f8:	str	r0, [r4, #-60]	; 0xffffffc4
   892fc:	beq	8c654 <fputs@plt+0x7b564>
   89300:	ldr	r3, [r0, #4]
   89304:	ldr	r1, [r8, #68]	; 0x44
   89308:	ldr	r2, [r4, #-12]
   8930c:	orr	r3, r3, #2097152	; 0x200000
   89310:	orr	r3, r3, #2048	; 0x800
   89314:	cmp	r1, #0
   89318:	str	r3, [r0, #4]
   8931c:	str	r2, [r0, #20]
   89320:	bne	89330 <fputs@plt+0x78240>
   89324:	mov	r1, r0
   89328:	mov	r0, r8
   8932c:	bl	3ca68 <fputs@plt+0x2b978>
   89330:	ldr	r3, [r4, #-44]	; 0xffffffd4
   89334:	cmp	r3, #0
   89338:	bne	8c02c <fputs@plt+0x7af3c>
   8933c:	add	sl, fp, sl
   89340:	ldr	r9, [fp]
   89344:	ldr	r3, [sl, #12]
   89348:	ldr	r2, [sl, #16]
   8934c:	add	r3, r3, r2
   89350:	str	r3, [r4, #-52]	; 0xffffffcc
   89354:	b	882b0 <fputs@plt+0x771c0>
   89358:	mov	r9, #0
   8935c:	add	r3, sl, #12
   89360:	ldr	r2, [r4, #-28]	; 0xffffffe4
   89364:	add	r7, fp, r3
   89368:	mov	r1, #73	; 0x49
   8936c:	str	r9, [sp]
   89370:	mov	r0, r8
   89374:	add	sl, fp, sl
   89378:	ldr	r3, [fp, r3]
   8937c:	bl	3cb48 <fputs@plt+0x2ba58>
   89380:	ldr	r2, [r7, #8]
   89384:	mov	r3, r0
   89388:	str	r0, [r4, #-28]	; 0xffffffe4
   8938c:	str	r2, [r4, #-20]	; 0xffffffec
   89390:	ldr	r2, [sl, #12]
   89394:	cmp	r0, r9
   89398:	cmpne	r2, r9
   8939c:	bne	8bdf4 <fputs@plt+0x7ad04>
   893a0:	ldr	r9, [fp]
   893a4:	b	882b0 <fputs@plt+0x771c0>
   893a8:	ldr	ip, [r4, #-12]
   893ac:	mov	r1, #0
   893b0:	add	sl, sl, #12
   893b4:	mov	r3, r1
   893b8:	mov	r0, r8
   893bc:	add	r7, fp, sl
   893c0:	ldr	r2, [fp, sl]
   893c4:	str	r1, [sp]
   893c8:	mov	r1, #156	; 0x9c
   893cc:	str	ip, [r4, #-8]
   893d0:	bl	3cb48 <fputs@plt+0x2ba58>
   893d4:	ldr	r3, [r7, #8]
   893d8:	ldr	r9, [fp]
   893dc:	str	r0, [r4, #-12]
   893e0:	str	r3, [r4, #-4]
   893e4:	b	882b0 <fputs@plt+0x771c0>
   893e8:	ldr	ip, [r4, #-12]
   893ec:	mov	r1, #0
   893f0:	add	sl, sl, #12
   893f4:	mov	r3, r1
   893f8:	mov	r0, r8
   893fc:	add	r7, fp, sl
   89400:	ldr	r2, [fp, sl]
   89404:	str	r1, [sp]
   89408:	mov	r1, #155	; 0x9b
   8940c:	str	ip, [r4, #-8]
   89410:	bl	3cb48 <fputs@plt+0x2ba58>
   89414:	ldr	r3, [r7, #8]
   89418:	ldr	r9, [fp]
   8941c:	str	r0, [r4, #-12]
   89420:	str	r3, [r4, #-4]
   89424:	b	882b0 <fputs@plt+0x771c0>
   89428:	add	sl, fp, sl
   8942c:	mov	r3, #1
   89430:	str	r3, [sl, #12]
   89434:	b	882b0 <fputs@plt+0x771c0>
   89438:	add	sl, sl, #12
   8943c:	sub	r3, r4, #12
   89440:	ldr	r2, [r4, #-76]	; 0xffffffb4
   89444:	add	r1, fp, sl
   89448:	mov	r0, r8
   8944c:	ldr	ip, [fp, sl]
   89450:	str	r3, [sp]
   89454:	mov	r3, #0
   89458:	ldr	lr, [r1, #4]
   8945c:	mov	r1, #57	; 0x39
   89460:	str	r2, [r4, #-72]	; 0xffffffb8
   89464:	mov	r2, r3
   89468:	add	ip, ip, lr
   8946c:	str	ip, [r4, #-68]	; 0xffffffbc
   89470:	bl	3cb48 <fputs@plt+0x2ba58>
   89474:	cmp	r0, #0
   89478:	str	r0, [r4, #-76]	; 0xffffffb4
   8947c:	ldrne	r3, [r4, #-44]	; 0xffffffd4
   89480:	strbne	r3, [r0, #1]
   89484:	ldr	r9, [fp]
   89488:	b	882b0 <fputs@plt+0x771c0>
   8948c:	mov	r3, #0
   89490:	add	sl, sl, #12
   89494:	ldr	r2, [r4, #-44]	; 0xffffffd4
   89498:	add	r1, fp, sl
   8949c:	mov	r0, r8
   894a0:	ldr	ip, [fp, sl]
   894a4:	str	r3, [sp]
   894a8:	ldr	lr, [r1, #4]
   894ac:	mov	r1, #57	; 0x39
   894b0:	str	r2, [r4, #-40]	; 0xffffffd8
   894b4:	mov	r2, r3
   894b8:	add	ip, ip, lr
   894bc:	str	ip, [r4, #-36]	; 0xffffffdc
   894c0:	bl	3cb48 <fputs@plt+0x2ba58>
   894c4:	cmp	r0, #0
   894c8:	str	r0, [r4, #-44]	; 0xffffffd4
   894cc:	movne	r3, #4
   894d0:	strbne	r3, [r0, #1]
   894d4:	ldr	r9, [fp]
   894d8:	b	882b0 <fputs@plt+0x771c0>
   894dc:	ldr	r7, [r8]
   894e0:	add	r1, fp, sl
   894e4:	mov	r3, #0
   894e8:	mov	r2, #36	; 0x24
   894ec:	ldr	r9, [r1, #12]
   894f0:	mov	r0, r7
   894f4:	bl	2416c <fputs@plt+0x1307c>
   894f8:	subs	r8, r0, #0
   894fc:	movwne	r3, #2679	; 0xa77
   89500:	strne	r9, [r8, #8]
   89504:	strhne	r3, [r8]
   89508:	beq	8ccf0 <fputs@plt+0x7bc00>
   8950c:	add	sl, fp, sl
   89510:	str	r8, [sl, #12]
   89514:	ldr	r9, [fp]
   89518:	b	882b0 <fputs@plt+0x771c0>
   8951c:	ldr	r7, [r8]
   89520:	add	sl, fp, sl
   89524:	ldr	sl, [sl, #12]
   89528:	ldrb	r3, [r7, #69]	; 0x45
   8952c:	str	sl, [sp, #64]	; 0x40
   89530:	str	r7, [sp, #68]	; 0x44
   89534:	cmp	r3, #0
   89538:	bne	89670 <fputs@plt+0x78580>
   8953c:	ldr	r3, [r4, #-12]
   89540:	mov	r0, r8
   89544:	str	r3, [sp, #72]	; 0x48
   89548:	bl	7a65c <fputs@plt+0x6956c>
   8954c:	subs	r9, r0, #0
   89550:	bne	89670 <fputs@plt+0x78580>
   89554:	ldr	r2, [r7, #20]
   89558:	mov	r3, r7
   8955c:	mov	r1, r2
   89560:	mov	r2, sl
   89564:	ldr	sl, [sl, #12]
   89568:	cmp	r1, #0
   8956c:	ldr	r0, [r2, #16]
   89570:	mov	r2, r1
   89574:	ble	89644 <fputs@plt+0x78554>
   89578:	add	ip, sp, #128	; 0x80
   8957c:	strd	r4, [sp, #76]	; 0x4c
   89580:	mov	r5, r0
   89584:	ldr	r1, [pc, #-2772]	; 88ab8 <fputs@plt+0x779c8>
   89588:	str	r8, [sp, #84]	; 0x54
   8958c:	mov	r8, r3
   89590:	ldr	r7, [pc, #-2780]	; 88abc <fputs@plt+0x779cc>
   89594:	str	fp, [sp, #88]	; 0x58
   89598:	mov	fp, r2
   8959c:	str	r6, [sp, #92]	; 0x5c
   895a0:	mov	r6, ip
   895a4:	add	r1, pc, r1
   895a8:	mov	r4, r1
   895ac:	add	r7, pc, r7
   895b0:	ldr	r3, [r8, #16]
   895b4:	cmp	r9, #1
   895b8:	eorle	r2, r9, #1
   895bc:	movgt	r2, r9
   895c0:	cmp	sl, #0
   895c4:	add	lr, r3, r2, lsl #4
   895c8:	beq	8bd84 <fputs@plt+0x7ac94>
   895cc:	ldr	r1, [r3, r2, lsl #4]
   895d0:	ldrb	r2, [sl]
   895d4:	ldrb	r3, [r1]
   895d8:	add	r2, r4, r2
   895dc:	ldrb	r0, [r2, #336]	; 0x150
   895e0:	add	r2, r4, r3
   895e4:	ldrb	r2, [r2, #336]	; 0x150
   895e8:	cmp	r0, r2
   895ec:	bne	89628 <fputs@plt+0x78538>
   895f0:	cmp	r3, #0
   895f4:	beq	8bd84 <fputs@plt+0x7ac94>
   895f8:	mov	r0, sl
   895fc:	b	89608 <fputs@plt+0x78518>
   89600:	cmp	r2, #0
   89604:	beq	8bd84 <fputs@plt+0x7ac94>
   89608:	ldrb	r2, [r1, #1]!
   8960c:	ldrb	r3, [r0, #1]!
   89610:	add	ip, r7, r2
   89614:	ldrb	ip, [ip, #336]	; 0x150
   89618:	add	r3, r7, r3
   8961c:	ldrb	r3, [r3, #336]	; 0x150
   89620:	cmp	ip, r3
   89624:	beq	89600 <fputs@plt+0x78510>
   89628:	add	r9, r9, #1
   8962c:	cmp	r9, fp
   89630:	blt	895b0 <fputs@plt+0x784c0>
   89634:	ldrd	r4, [sp, #76]	; 0x4c
   89638:	ldr	r8, [sp, #84]	; 0x54
   8963c:	ldr	fp, [sp, #88]	; 0x58
   89640:	ldr	r6, [sp, #92]	; 0x5c
   89644:	ldr	r3, [sp, #72]	; 0x48
   89648:	cmp	r3, #0
   8964c:	bne	8cc2c <fputs@plt+0x7bb3c>
   89650:	ldr	r1, [pc, #-2968]	; 88ac0 <fputs@plt+0x779d0>
   89654:	mov	r0, r8
   89658:	ldr	r2, [sp, #64]	; 0x40
   8965c:	ldr	r3, [sp, #72]	; 0x48
   89660:	add	r1, pc, r1
   89664:	bl	3aac4 <fputs@plt+0x299d4>
   89668:	mov	r3, #1
   8966c:	strb	r3, [r8, #17]
   89670:	ldr	r1, [sp, #64]	; 0x40
   89674:	ldr	r0, [sp, #68]	; 0x44
   89678:	bl	2203c <fputs@plt+0x10f4c>
   8967c:	ldr	r9, [fp]
   89680:	b	882b0 <fputs@plt+0x771c0>
   89684:	add	sl, fp, sl
   89688:	mov	r1, #0
   8968c:	ldr	r0, [r8]
   89690:	ldr	r2, [sl, #12]
   89694:	bl	30ab8 <fputs@plt+0x1f9c8>
   89698:	mov	r1, r0
   8969c:	ldr	r2, [r4, #-28]	; 0xffffffe4
   896a0:	ldr	r0, [r8]
   896a4:	bl	30ab8 <fputs@plt+0x1f9c8>
   896a8:	mov	r1, r0
   896ac:	sub	r2, r4, #12
   896b0:	mov	r0, r8
   896b4:	bl	3cacc <fputs@plt+0x2b9dc>
   896b8:	ldr	r3, [r4, #-4]
   896bc:	str	r0, [r4, #-28]	; 0xffffffe4
   896c0:	cmp	r3, #0
   896c4:	bne	8c054 <fputs@plt+0x7af64>
   896c8:	add	r9, fp, r9, lsl #4
   896cc:	cmp	r0, #0
   896d0:	ldr	r3, [r9, #20]
   896d4:	str	r3, [r4, #-20]	; 0xffffffec
   896d8:	beq	8c138 <fputs@plt+0x7b048>
   896dc:	ldr	r3, [r0, #4]
   896e0:	ldr	r9, [fp]
   896e4:	orr	r3, r3, #128	; 0x80
   896e8:	str	r3, [r0, #4]
   896ec:	b	882b0 <fputs@plt+0x771c0>
   896f0:	add	sl, fp, sl
   896f4:	mov	r1, #1
   896f8:	ldr	r9, [fp]
   896fc:	ldrd	r2, [sl, #12]
   89700:	strd	r2, [r4, #-12]
   89704:	str	r1, [r4, #-4]
   89708:	b	882b0 <fputs@plt+0x771c0>
   8970c:	add	r3, r9, #1
   89710:	mov	r2, #0
   89714:	add	r3, fp, r3, lsl #4
   89718:	str	r2, [r3, #4]
   8971c:	b	882b0 <fputs@plt+0x771c0>
   89720:	mov	r3, #0
   89724:	add	sl, sl, #12
   89728:	ldrb	r1, [r4, #-14]
   8972c:	mov	r0, r8
   89730:	add	r7, fp, sl
   89734:	str	r3, [sp]
   89738:	ldr	r2, [r4, #-28]	; 0xffffffe4
   8973c:	ldr	r3, [fp, sl]
   89740:	bl	3cb48 <fputs@plt+0x2ba58>
   89744:	ldr	r3, [r7, #8]
   89748:	ldr	r9, [fp]
   8974c:	str	r0, [r4, #-28]	; 0xffffffe4
   89750:	str	r3, [r4, #-20]	; 0xffffffec
   89754:	b	882b0 <fputs@plt+0x771c0>
   89758:	mov	r3, #35	; 0x23
   8975c:	ldr	r9, [fp]
   89760:	str	r3, [r4, #20]
   89764:	b	882b0 <fputs@plt+0x771c0>
   89768:	mov	r3, #49	; 0x31
   8976c:	ldr	r9, [fp]
   89770:	str	r3, [r4, #-12]
   89774:	b	882b0 <fputs@plt+0x771c0>
   89778:	add	sl, fp, sl
   8977c:	mov	r3, #31
   89780:	str	r3, [sl, #12]
   89784:	b	882b0 <fputs@plt+0x771c0>
   89788:	add	sl, fp, sl
   8978c:	mov	r3, #35	; 0x23
   89790:	str	r3, [sl, #12]
   89794:	b	882b0 <fputs@plt+0x771c0>
   89798:	mov	r3, #110	; 0x6e
   8979c:	add	sl, fp, sl
   897a0:	ldr	r9, [fp]
   897a4:	str	r3, [r4, #-28]	; 0xffffffe4
   897a8:	ldr	r3, [sl, #12]
   897ac:	str	r3, [r4, #-24]	; 0xffffffe8
   897b0:	b	882b0 <fputs@plt+0x771c0>
   897b4:	add	sl, fp, sl
   897b8:	mov	r2, #0
   897bc:	ldrb	r3, [sl, #10]
   897c0:	str	r3, [sl, #12]
   897c4:	str	r2, [sl, #16]
   897c8:	b	882b0 <fputs@plt+0x771c0>
   897cc:	mov	r1, #0
   897d0:	mov	r0, r8
   897d4:	sub	r3, r4, #12
   897d8:	sub	r2, r4, #44	; 0x2c
   897dc:	str	r1, [sp]
   897e0:	sub	r1, r4, #60	; 0x3c
   897e4:	bl	8403c <fputs@plt+0x72f4c>
   897e8:	ldr	r9, [fp]
   897ec:	b	882b0 <fputs@plt+0x771c0>
   897f0:	mov	r1, #0
   897f4:	add	r3, sl, #12
   897f8:	add	r3, fp, r3
   897fc:	mov	r0, r8
   89800:	sub	r2, r4, #28
   89804:	str	r1, [sp]
   89808:	sub	r1, r4, #44	; 0x2c
   8980c:	bl	8403c <fputs@plt+0x72f4c>
   89810:	ldr	r9, [fp]
   89814:	b	882b0 <fputs@plt+0x771c0>
   89818:	mov	r1, #0
   8981c:	add	r2, sl, #12
   89820:	mov	r3, r1
   89824:	add	r2, fp, r2
   89828:	mov	r0, r8
   8982c:	str	r1, [sp]
   89830:	sub	r1, r4, #12
   89834:	bl	8403c <fputs@plt+0x72f4c>
   89838:	ldr	r9, [fp]
   8983c:	b	882b0 <fputs@plt+0x771c0>
   89840:	ldr	r7, [r8, #8]
   89844:	cmp	r7, #0
   89848:	beq	8be28 <fputs@plt+0x7ad38>
   8984c:	mov	r0, #0
   89850:	mov	r1, #10
   89854:	mov	r3, r0
   89858:	mov	r2, r0
   8985c:	str	r0, [sp]
   89860:	mov	r0, r7
   89864:	bl	2e4e0 <fputs@plt+0x1d3f0>
   89868:	ldr	r2, [r7]
   8986c:	ldr	r3, [r7, #96]	; 0x60
   89870:	ldr	r2, [r2, #16]
   89874:	orr	r3, r3, #1
   89878:	str	r3, [r7, #96]	; 0x60
   8987c:	ldr	r3, [r2, #4]
   89880:	ldrb	r3, [r3, #9]
   89884:	cmp	r3, #0
   89888:	bne	8c278 <fputs@plt+0x7b188>
   8988c:	ldr	r9, [fp]
   89890:	b	882b0 <fputs@plt+0x771c0>
   89894:	mov	r1, #1
   89898:	mov	r0, r8
   8989c:	sub	r3, r4, #12
   898a0:	sub	r2, r4, #44	; 0x2c
   898a4:	str	r1, [sp]
   898a8:	sub	r1, r4, #60	; 0x3c
   898ac:	bl	8403c <fputs@plt+0x72f4c>
   898b0:	ldr	r9, [fp]
   898b4:	b	882b0 <fputs@plt+0x771c0>
   898b8:	mov	r1, #1
   898bc:	add	r3, sl, #12
   898c0:	add	r3, fp, r3
   898c4:	mov	r0, r8
   898c8:	sub	r2, r4, #28
   898cc:	str	r1, [sp]
   898d0:	sub	r1, r4, #44	; 0x2c
   898d4:	bl	8403c <fputs@plt+0x72f4c>
   898d8:	ldr	r9, [fp]
   898dc:	b	882b0 <fputs@plt+0x771c0>
   898e0:	mov	r1, #0
   898e4:	ldr	r2, [r4, #-28]	; 0xffffffe4
   898e8:	add	sl, fp, sl
   898ec:	ldr	r0, [r8]
   898f0:	bl	30ab8 <fputs@plt+0x1f9c8>
   898f4:	mov	r1, r0
   898f8:	ldr	r0, [r8]
   898fc:	ldr	r2, [sl, #12]
   89900:	bl	30ab8 <fputs@plt+0x1f9c8>
   89904:	mov	r7, r0
   89908:	mov	r0, #0
   8990c:	ldr	r2, [r4, #-60]	; 0xffffffc4
   89910:	mov	r3, r0
   89914:	mov	r1, #74	; 0x4a
   89918:	str	r0, [sp]
   8991c:	mov	r0, r8
   89920:	bl	3cb48 <fputs@plt+0x2ba58>
   89924:	cmp	r0, #0
   89928:	str	r0, [r4, #-60]	; 0xffffffc4
   8992c:	strne	r7, [r0, #20]
   89930:	beq	8c6e0 <fputs@plt+0x7b5f0>
   89934:	ldr	r3, [r4, #-44]	; 0xffffffd4
   89938:	cmp	r3, #0
   8993c:	bne	8c068 <fputs@plt+0x7af78>
   89940:	add	r3, fp, r9, lsl #4
   89944:	ldr	r9, [fp]
   89948:	ldr	r3, [r3, #20]
   8994c:	str	r3, [r4, #-52]	; 0xffffffcc
   89950:	b	882b0 <fputs@plt+0x771c0>
   89954:	add	sl, fp, sl
   89958:	mov	r3, #0
   8995c:	str	r3, [sl, #12]
   89960:	b	882b0 <fputs@plt+0x771c0>
   89964:	ldr	r1, [pc, #-3752]	; 88ac4 <fputs@plt+0x779d4>
   89968:	mov	r0, r8
   8996c:	add	r1, pc, r1
   89970:	bl	3aac4 <fputs@plt+0x299d4>
   89974:	ldr	r9, [fp]
   89978:	b	882b0 <fputs@plt+0x771c0>
   8997c:	add	sl, fp, sl
   89980:	ldr	r1, [pc, #-3776]	; 88ac8 <fputs@plt+0x779d8>
   89984:	mov	r0, r8
   89988:	ldrd	r2, [sl, #12]
   8998c:	add	r1, pc, r1
   89990:	strd	r2, [r4, #-28]	; 0xffffffe4
   89994:	bl	3aac4 <fputs@plt+0x299d4>
   89998:	ldr	r9, [fp]
   8999c:	b	882b0 <fputs@plt+0x771c0>
   899a0:	ldr	r3, [r4, #-12]
   899a4:	str	r3, [r3, #32]
   899a8:	b	882b0 <fputs@plt+0x771c0>
   899ac:	ldr	r3, [r4, #-28]	; 0xffffffe4
   899b0:	ldr	r2, [r4, #-12]
   899b4:	ldr	r1, [r3, #32]
   899b8:	str	r2, [r1, #28]
   899bc:	str	r2, [r3, #32]
   899c0:	b	882b0 <fputs@plt+0x771c0>
   899c4:	ldr	r0, [r4, #-76]	; 0xffffffb4
   899c8:	add	ip, fp, sl
   899cc:	sub	r3, r4, #56	; 0x38
   899d0:	sub	r2, r4, #60	; 0x3c
   899d4:	mov	r1, #110	; 0x6e
   899d8:	ldr	r7, [r8]
   899dc:	ldr	sl, [r4, #-12]
   899e0:	str	r0, [sp, #64]	; 0x40
   899e4:	ldr	r9, [ip, #12]
   899e8:	mov	r0, r7
   899ec:	bl	24b1c <fputs@plt+0x13a2c>
   899f0:	subs	r8, r0, #0
   899f4:	beq	89a2c <fputs@plt+0x7893c>
   899f8:	mov	r2, #1
   899fc:	mov	r1, sl
   89a00:	mov	r0, r7
   89a04:	bl	253e4 <fputs@plt+0x142f4>
   89a08:	mov	r3, #0
   89a0c:	mov	r2, #1
   89a10:	str	r0, [r8, #20]
   89a14:	mov	r1, r9
   89a18:	mov	r0, r7
   89a1c:	bl	250c4 <fputs@plt+0x13fd4>
   89a20:	ldr	r3, [sp, #64]	; 0x40
   89a24:	strb	r3, [r8, #1]
   89a28:	str	r0, [r8, #16]
   89a2c:	mov	r1, sl
   89a30:	mov	r0, r7
   89a34:	bl	222ec <fputs@plt+0x111fc>
   89a38:	mov	r1, r9
   89a3c:	mov	r0, r7
   89a40:	bl	2222c <fputs@plt+0x1113c>
   89a44:	ldr	r9, [fp]
   89a48:	str	r8, [r4, #-92]	; 0xffffffa4
   89a4c:	b	882b0 <fputs@plt+0x771c0>
   89a50:	ldr	r1, [pc, #-3980]	; 88acc <fputs@plt+0x779dc>
   89a54:	mov	r0, r8
   89a58:	add	r1, pc, r1
   89a5c:	bl	3aac4 <fputs@plt+0x299d4>
   89a60:	ldr	r9, [fp]
   89a64:	b	882b0 <fputs@plt+0x771c0>
   89a68:	ldr	r0, [r4, #-60]	; 0xffffffc4
   89a6c:	add	ip, fp, sl
   89a70:	sub	r3, r4, #24
   89a74:	sub	r2, r4, #28
   89a78:	mov	r1, #108	; 0x6c
   89a7c:	ldr	r7, [r8]
   89a80:	ldr	r9, [r4, #-12]
   89a84:	str	r0, [sp, #64]	; 0x40
   89a88:	ldr	r8, [ip, #12]
   89a8c:	mov	r0, r7
   89a90:	bl	24b1c <fputs@plt+0x13a2c>
   89a94:	subs	sl, r0, #0
   89a98:	beq	8be10 <fputs@plt+0x7ad20>
   89a9c:	mov	r2, #1
   89aa0:	mov	r1, r8
   89aa4:	mov	r0, r7
   89aa8:	bl	24ec0 <fputs@plt+0x13dd0>
   89aac:	ldr	r3, [sp, #64]	; 0x40
   89ab0:	strb	r3, [sl, #1]
   89ab4:	str	r0, [sl, #8]
   89ab8:	str	r9, [sl, #24]
   89abc:	mov	r1, r8
   89ac0:	mov	r0, r7
   89ac4:	mov	r2, #1
   89ac8:	bl	22154 <fputs@plt+0x11064>
   89acc:	ldr	r9, [fp]
   89ad0:	str	sl, [r4, #-60]	; 0xffffffc4
   89ad4:	b	882b0 <fputs@plt+0x771c0>
   89ad8:	add	sl, fp, sl
   89adc:	ldr	r2, [pc, #4080]	; 8aad4 <fputs@plt+0x799e4>
   89ae0:	mov	r0, r8
   89ae4:	mov	r1, #24
   89ae8:	ldr	r3, [r4, #-44]	; 0xffffffd4
   89aec:	ldr	ip, [r4, #-12]
   89af0:	add	r2, pc, r2
   89af4:	ldr	lr, [sl, #12]
   89af8:	add	r2, r2, #2080	; 0x820
   89afc:	stm	sp, {r3, ip, lr}
   89b00:	bl	628e4 <fputs@plt+0x517f4>
   89b04:	ldr	r9, [fp]
   89b08:	b	882b0 <fputs@plt+0x771c0>
   89b0c:	add	sl, fp, sl
   89b10:	mov	r3, #3
   89b14:	str	r3, [sl, #12]
   89b18:	b	882b0 <fputs@plt+0x771c0>
   89b1c:	ldr	r1, [r8, #68]	; 0x44
   89b20:	add	r2, fp, sl
   89b24:	mov	r3, #0
   89b28:	ldr	r0, [r4, #-44]	; 0xffffffd4
   89b2c:	ldr	sl, [r4, #-12]
   89b30:	cmp	r1, r3
   89b34:	ldr	r1, [r2, #12]
   89b38:	ldr	r2, [r2, #16]
   89b3c:	ldr	r9, [r8, #492]	; 0x1ec
   89b40:	strd	r0, [sp, #80]	; 0x50
   89b44:	ldr	r0, [r8]
   89b48:	str	r3, [r8, #492]	; 0x1ec
   89b4c:	str	r0, [sp, #64]	; 0x40
   89b50:	str	r2, [sp, #88]	; 0x58
   89b54:	bne	8c020 <fputs@plt+0x7af30>
   89b58:	cmp	r9, r3
   89b5c:	beq	89c84 <fputs@plt+0x78b94>
   89b60:	ldr	r3, [r9]
   89b64:	ldr	r1, [r9, #20]
   89b68:	str	r3, [sp, #68]	; 0x44
   89b6c:	cmp	r1, #0
   89b70:	beq	8d120 <fputs@plt+0x7c030>
   89b74:	bl	1cac4 <fputs@plt+0xb9d4>
   89b78:	str	r0, [sp, #72]	; 0x48
   89b7c:	cmp	sl, #0
   89b80:	str	sl, [r9, #28]
   89b84:	movne	r3, sl
   89b88:	beq	89b9c <fputs@plt+0x78aac>
   89b8c:	str	r9, [r3, #4]
   89b90:	ldr	r3, [r3, #28]
   89b94:	cmp	r3, #0
   89b98:	bne	89b8c <fputs@plt+0x78a9c>
   89b9c:	ldr	r3, [sp, #68]	; 0x44
   89ba0:	cmp	r3, #0
   89ba4:	str	r3, [sp, #120]	; 0x78
   89ba8:	beq	8ca50 <fputs@plt+0x7b960>
   89bac:	ldr	r0, [sp, #68]	; 0x44
   89bb0:	bl	10f34 <strlen@plt>
   89bb4:	bic	r0, r0, #-1073741824	; 0xc0000000
   89bb8:	ldr	r3, [sp, #64]	; 0x40
   89bbc:	add	r7, sp, #128	; 0x80
   89bc0:	ldr	r1, [sp, #72]	; 0x48
   89bc4:	ldr	r2, [r3, #16]
   89bc8:	str	r0, [sp, #124]	; 0x7c
   89bcc:	ldr	r3, [pc, #3844]	; 8aad8 <fputs@plt+0x799e8>
   89bd0:	lsl	ip, r1, #4
   89bd4:	add	r0, r2, ip
   89bd8:	str	ip, [sp, #92]	; 0x5c
   89bdc:	mov	ip, r1
   89be0:	ldr	r1, [r2, r1, lsl #4]
   89be4:	cmp	ip, #1
   89be8:	add	r3, pc, r3
   89bec:	str	r8, [sp, #128]	; 0x80
   89bf0:	ldr	r2, [r0, #12]
   89bf4:	movne	r0, #0
   89bf8:	moveq	r0, #1
   89bfc:	cmp	sl, #0
   89c00:	strne	r4, [sp, #76]	; 0x4c
   89c04:	movne	r4, sl
   89c08:	str	r3, [sp, #144]	; 0x90
   89c0c:	add	r3, sp, #120	; 0x78
   89c10:	strne	r8, [sp, #96]	; 0x60
   89c14:	str	r2, [sp, #132]	; 0x84
   89c18:	strd	r0, [sp, #136]	; 0x88
   89c1c:	str	r3, [sp, #148]	; 0x94
   89c20:	bne	89c5c <fputs@plt+0x78b6c>
   89c24:	b	8c2e4 <fputs@plt+0x7b1f4>
   89c28:	mov	r0, r7
   89c2c:	ldr	r1, [r4, #16]
   89c30:	bl	3dcf4 <fputs@plt+0x2cc04>
   89c34:	subs	r8, r0, #0
   89c38:	bne	8c8ac <fputs@plt+0x7b7bc>
   89c3c:	mov	r0, r7
   89c40:	ldr	r1, [r4, #20]
   89c44:	bl	3dde0 <fputs@plt+0x2ccf0>
   89c48:	cmp	r0, #0
   89c4c:	bne	89c70 <fputs@plt+0x78b80>
   89c50:	ldr	r4, [r4, #28]
   89c54:	cmp	r4, #0
   89c58:	beq	8c2dc <fputs@plt+0x7b1ec>
   89c5c:	mov	r0, r7
   89c60:	ldr	r1, [r4, #8]
   89c64:	bl	3de5c <fputs@plt+0x2cd6c>
   89c68:	subs	sl, r0, #0
   89c6c:	beq	89c28 <fputs@plt+0x78b38>
   89c70:	ldr	r4, [sp, #76]	; 0x4c
   89c74:	mov	sl, #0
   89c78:	mov	r1, r9
   89c7c:	ldr	r0, [sp, #64]	; 0x40
   89c80:	bl	2284c <fputs@plt+0x1175c>
   89c84:	mov	r1, sl
   89c88:	ldr	r0, [sp, #64]	; 0x40
   89c8c:	bl	227d0 <fputs@plt+0x116e0>
   89c90:	ldr	r9, [fp]
   89c94:	b	882b0 <fputs@plt+0x771c0>
   89c98:	mov	ip, #0
   89c9c:	add	r3, fp, sl
   89ca0:	ldr	r2, [r4, #-12]
   89ca4:	add	sl, sl, #12
   89ca8:	mov	r0, r8
   89cac:	ldrb	r1, [r3, #10]
   89cb0:	add	r7, fp, sl
   89cb4:	mov	r3, ip
   89cb8:	str	ip, [sp]
   89cbc:	bl	3cb48 <fputs@plt+0x2ba58>
   89cc0:	ldr	r3, [fp, sl]
   89cc4:	ldr	r2, [r7, #4]
   89cc8:	ldr	r9, [fp]
   89ccc:	str	r0, [r4, #-12]
   89cd0:	add	r3, r3, r2
   89cd4:	str	r3, [r4, #-4]
   89cd8:	b	882b0 <fputs@plt+0x771c0>
   89cdc:	mov	r1, #0
   89ce0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   89ce4:	add	sl, fp, sl
   89ce8:	ldr	r0, [r8]
   89cec:	bl	30ab8 <fputs@plt+0x1f9c8>
   89cf0:	mov	r1, r0
   89cf4:	ldr	r2, [r4, #-60]	; 0xffffffc4
   89cf8:	ldr	r0, [r8]
   89cfc:	bl	30ab8 <fputs@plt+0x1f9c8>
   89d00:	mov	r1, r0
   89d04:	ldr	r0, [r8]
   89d08:	ldr	r2, [sl, #12]
   89d0c:	bl	30ab8 <fputs@plt+0x1f9c8>
   89d10:	mov	r1, r0
   89d14:	sub	r2, r4, #44	; 0x2c
   89d18:	mov	r0, r8
   89d1c:	bl	3cacc <fputs@plt+0x2b9dc>
   89d20:	ldr	r3, [r4, #-36]	; 0xffffffdc
   89d24:	str	r0, [r4, #-60]	; 0xffffffc4
   89d28:	cmp	r3, #0
   89d2c:	bne	8c078 <fputs@plt+0x7af88>
   89d30:	add	r9, fp, r9, lsl #4
   89d34:	cmp	r0, #0
   89d38:	ldr	r3, [r9, #20]
   89d3c:	str	r3, [r4, #-52]	; 0xffffffcc
   89d40:	beq	8c120 <fputs@plt+0x7b030>
   89d44:	ldr	r3, [r0, #4]
   89d48:	ldr	r9, [fp]
   89d4c:	orr	r3, r3, #128	; 0x80
   89d50:	str	r3, [r0, #4]
   89d54:	b	882b0 <fputs@plt+0x771c0>
   89d58:	mov	r1, #0
   89d5c:	add	sl, sl, #12
   89d60:	ldr	r2, [r4, #-28]	; 0xffffffe4
   89d64:	mov	r3, r1
   89d68:	mov	r0, r8
   89d6c:	add	r7, fp, sl
   89d70:	str	r1, [sp]
   89d74:	mov	r1, #77	; 0x4d
   89d78:	bl	3cb48 <fputs@plt+0x2ba58>
   89d7c:	ldr	r3, [fp, sl]
   89d80:	ldr	r2, [r7, #4]
   89d84:	ldr	r9, [fp]
   89d88:	str	r0, [r4, #-28]	; 0xffffffe4
   89d8c:	add	r3, r3, r2
   89d90:	str	r3, [r4, #-20]	; 0xffffffec
   89d94:	b	882b0 <fputs@plt+0x771c0>
   89d98:	ldr	ip, [r4, #-12]
   89d9c:	mov	r1, #0
   89da0:	add	sl, sl, #12
   89da4:	mov	r3, r1
   89da8:	mov	r0, r8
   89dac:	add	r7, fp, sl
   89db0:	ldr	r2, [fp, sl]
   89db4:	str	r1, [sp]
   89db8:	ldrb	r1, [r4, #-14]
   89dbc:	str	ip, [r4, #-8]
   89dc0:	bl	3cb48 <fputs@plt+0x2ba58>
   89dc4:	ldr	r3, [r7, #8]
   89dc8:	ldr	r9, [fp]
   89dcc:	str	r0, [r4, #-12]
   89dd0:	str	r3, [r4, #-4]
   89dd4:	b	882b0 <fputs@plt+0x771c0>
   89dd8:	mov	r9, #0
   89ddc:	add	r3, sl, #12
   89de0:	ldr	r2, [r4, #-44]	; 0xffffffd4
   89de4:	add	r7, fp, r3
   89de8:	mov	r1, #148	; 0x94
   89dec:	str	r9, [sp]
   89df0:	mov	r0, r8
   89df4:	add	sl, fp, sl
   89df8:	ldr	r3, [fp, r3]
   89dfc:	bl	3cb48 <fputs@plt+0x2ba58>
   89e00:	ldr	r2, [r7, #8]
   89e04:	mov	r3, r0
   89e08:	str	r0, [r4, #-44]	; 0xffffffd4
   89e0c:	str	r2, [r4, #-36]	; 0xffffffdc
   89e10:	ldr	r2, [sl, #12]
   89e14:	cmp	r0, r9
   89e18:	cmpne	r2, r9
   89e1c:	bne	8bde0 <fputs@plt+0x7acf0>
   89e20:	ldr	r9, [fp]
   89e24:	b	882b0 <fputs@plt+0x771c0>
   89e28:	add	sl, sl, #12
   89e2c:	mov	r0, r8
   89e30:	add	r7, fp, sl
   89e34:	mov	r1, #0
   89e38:	mov	r2, r7
   89e3c:	bl	3cacc <fputs@plt+0x2b9dc>
   89e40:	ldr	r3, [fp, sl]
   89e44:	ldr	r2, [r7, #4]
   89e48:	str	r0, [fp, sl]
   89e4c:	str	r3, [r7, #4]
   89e50:	add	r3, r3, r2
   89e54:	str	r3, [r7, #8]
   89e58:	ldr	r9, [fp]
   89e5c:	b	882b0 <fputs@plt+0x771c0>
   89e60:	mov	r0, #9
   89e64:	mov	r3, #0
   89e68:	add	sl, fp, sl
   89e6c:	add	r2, sp, #128	; 0x80
   89e70:	strh	r0, [sp, #128]	; 0x80
   89e74:	mov	r0, r8
   89e78:	ldr	r1, [sl, #12]
   89e7c:	str	r3, [sp, #132]	; 0x84
   89e80:	str	r3, [sp, #136]	; 0x88
   89e84:	str	r3, [sp, #140]	; 0x8c
   89e88:	str	r3, [sp, #144]	; 0x90
   89e8c:	bl	5dd18 <fputs@plt+0x4cc28>
   89e90:	mov	r2, #1
   89e94:	ldr	r0, [r8]
   89e98:	ldr	r1, [sl, #12]
   89e9c:	bl	22154 <fputs@plt+0x11064>
   89ea0:	ldr	r9, [fp]
   89ea4:	b	882b0 <fputs@plt+0x771c0>
   89ea8:	add	sl, fp, sl
   89eac:	mov	r0, r8
   89eb0:	ldr	r3, [r4, #-12]
   89eb4:	mov	r2, #1
   89eb8:	ldr	r1, [sl, #12]
   89ebc:	bl	8eb24 <fputs@plt+0x7da34>
   89ec0:	ldr	r9, [fp]
   89ec4:	b	882b0 <fputs@plt+0x771c0>
   89ec8:	mov	r2, r8
   89ecc:	add	ip, fp, sl
   89ed0:	ldr	r3, [r4, #-108]	; 0xffffff94
   89ed4:	mov	r1, #0
   89ed8:	ldr	sl, [r2], #444	; 0x1bc
   89edc:	ldr	r0, [r4, #-76]	; 0xffffffb4
   89ee0:	ldr	r9, [r4, #-28]	; 0xffffffe4
   89ee4:	ldrsh	r2, [r2]
   89ee8:	str	r1, [sp, #116]	; 0x74
   89eec:	ldr	r7, [ip, #12]
   89ef0:	cmp	r2, r1
   89ef4:	bgt	8be40 <fputs@plt+0x7ad50>
   89ef8:	sub	r2, r4, #60	; 0x3c
   89efc:	mov	ip, #1
   89f00:	sub	lr, r4, #44	; 0x2c
   89f04:	str	ip, [sp]
   89f08:	str	r1, [sp, #4]
   89f0c:	mov	r1, r2
   89f10:	str	r0, [sp, #8]
   89f14:	mov	r0, r8
   89f18:	str	r2, [sp, #68]	; 0x44
   89f1c:	mov	r2, lr
   89f20:	str	lr, [sp, #72]	; 0x48
   89f24:	bl	7a6b0 <fputs@plt+0x695c0>
   89f28:	ldr	r3, [r8, #488]	; 0x1e8
   89f2c:	cmp	r3, #0
   89f30:	str	r3, [sp, #64]	; 0x40
   89f34:	beq	8a0ac <fputs@plt+0x78fbc>
   89f38:	ldr	r3, [r8, #68]	; 0x44
   89f3c:	cmp	r3, #0
   89f40:	bne	8a0ac <fputs@plt+0x78fbc>
   89f44:	add	r3, sp, #116	; 0x74
   89f48:	mov	r0, r8
   89f4c:	ldr	r1, [sp, #68]	; 0x44
   89f50:	ldr	r2, [sp, #72]	; 0x48
   89f54:	bl	3ad90 <fputs@plt+0x29ca0>
   89f58:	ldr	r3, [sp, #64]	; 0x40
   89f5c:	ldr	r1, [r3, #64]	; 0x40
   89f60:	cmp	r1, #0
   89f64:	beq	8ce34 <fputs@plt+0x7bd44>
   89f68:	mov	r0, sl
   89f6c:	bl	1cac4 <fputs@plt+0xb9d4>
   89f70:	mov	r3, r0
   89f74:	ldr	r2, [r8]
   89f78:	sub	r1, r3, #1
   89f7c:	add	r0, sp, #128	; 0x80
   89f80:	clz	r1, r1
   89f84:	lsr	r1, r1, #5
   89f88:	ldr	ip, [r2, #16]
   89f8c:	ldr	r2, [pc, #2888]	; 8aadc <fputs@plt+0x799ec>
   89f90:	add	lr, ip, r3, lsl #4
   89f94:	ldr	r3, [ip, r3, lsl #4]
   89f98:	ldr	ip, [lr, #12]
   89f9c:	add	r2, pc, r2
   89fa0:	str	r8, [sp, #128]	; 0x80
   89fa4:	ldr	lr, [sp, #116]	; 0x74
   89fa8:	str	r1, [sp, #136]	; 0x88
   89fac:	mov	r1, r7
   89fb0:	str	ip, [sp, #132]	; 0x84
   89fb4:	str	r3, [sp, #140]	; 0x8c
   89fb8:	str	r2, [sp, #144]	; 0x90
   89fbc:	str	lr, [sp, #148]	; 0x94
   89fc0:	bl	3de5c <fputs@plt+0x2cd6c>
   89fc4:	cmp	r0, #0
   89fc8:	bne	8a0ac <fputs@plt+0x78fbc>
   89fcc:	mov	r2, #1
   89fd0:	mov	r1, r7
   89fd4:	mov	r0, sl
   89fd8:	bl	24ec0 <fputs@plt+0x13dd0>
   89fdc:	ldr	r3, [sp, #64]	; 0x40
   89fe0:	mov	r2, #1
   89fe4:	mov	r1, r9
   89fe8:	str	r0, [r3, #12]
   89fec:	mov	r0, sl
   89ff0:	bl	253e4 <fputs@plt+0x142f4>
   89ff4:	ldr	r3, [sp, #64]	; 0x40
   89ff8:	str	r0, [r3, #24]
   89ffc:	ldrb	r3, [sl, #69]	; 0x45
   8a000:	cmp	r3, #0
   8a004:	bne	8a0ac <fputs@plt+0x78fbc>
   8a008:	ldr	r3, [r8, #508]	; 0x1fc
   8a00c:	add	r2, sp, #120	; 0x78
   8a010:	ldr	r1, [r8, #512]	; 0x200
   8a014:	str	r3, [sp, #120]	; 0x78
   8a018:	str	r1, [sp, #124]	; 0x7c
   8a01c:	ldrb	r1, [r3]
   8a020:	cmp	r1, #59	; 0x3b
   8a024:	beq	8a034 <fputs@plt+0x78f44>
   8a028:	ldr	r1, [sp, #124]	; 0x7c
   8a02c:	add	r3, r3, r1
   8a030:	str	r3, [sp, #120]	; 0x78
   8a034:	ldr	ip, [r4, #-124]	; 0xffffff84
   8a038:	mov	r1, #0
   8a03c:	ldr	r0, [pc, #2716]	; 8aae0 <fputs@plt+0x799f0>
   8a040:	str	r1, [sp, #124]	; 0x7c
   8a044:	sub	r3, r3, ip
   8a048:	sub	r1, r3, #1
   8a04c:	ldrb	lr, [ip, r1]
   8a050:	add	r0, pc, r0
   8a054:	add	r1, ip, r1
   8a058:	add	lr, r0, lr
   8a05c:	ldrb	lr, [lr, #64]	; 0x40
   8a060:	tst	lr, #1
   8a064:	beq	8a08c <fputs@plt+0x78f9c>
   8a068:	sub	r3, r3, #2
   8a06c:	add	ip, ip, r3
   8a070:	mov	r1, ip
   8a074:	sub	ip, ip, #1
   8a078:	ldrb	r3, [r1]
   8a07c:	add	r3, r0, r3
   8a080:	ldrb	r3, [r3, #64]	; 0x40
   8a084:	tst	r3, #1
   8a088:	bne	8a070 <fputs@plt+0x78f80>
   8a08c:	mov	r3, #0
   8a090:	mov	ip, #1
   8a094:	mov	r0, r8
   8a098:	str	r3, [sp]
   8a09c:	str	r1, [sp, #120]	; 0x78
   8a0a0:	mov	r1, r3
   8a0a4:	str	ip, [sp, #124]	; 0x7c
   8a0a8:	bl	90868 <fputs@plt+0x7f778>
   8a0ac:	mov	r1, r7
   8a0b0:	mov	r2, #1
   8a0b4:	mov	r0, sl
   8a0b8:	bl	22154 <fputs@plt+0x11064>
   8a0bc:	mov	r1, r9
   8a0c0:	mov	r0, sl
   8a0c4:	bl	222ec <fputs@plt+0x111fc>
   8a0c8:	ldr	r9, [fp]
   8a0cc:	b	882b0 <fputs@plt+0x771c0>
   8a0d0:	add	sl, fp, sl
   8a0d4:	mov	r0, r8
   8a0d8:	ldr	r3, [r4, #-12]
   8a0dc:	mov	r2, #0
   8a0e0:	ldr	r1, [sl, #12]
   8a0e4:	bl	8eb24 <fputs@plt+0x7da34>
   8a0e8:	ldr	r9, [fp]
   8a0ec:	b	882b0 <fputs@plt+0x771c0>
   8a0f0:	add	sl, fp, sl
   8a0f4:	mov	r3, #5
   8a0f8:	str	r3, [sl, #12]
   8a0fc:	b	882b0 <fputs@plt+0x771c0>
   8a100:	add	sl, fp, sl
   8a104:	mov	r3, #4
   8a108:	str	r3, [sl, #12]
   8a10c:	b	882b0 <fputs@plt+0x771c0>
   8a110:	add	sl, fp, sl
   8a114:	ldr	r9, [fp]
   8a118:	ldr	r3, [sl, #12]
   8a11c:	str	r3, [r4, #-28]	; 0xffffffe4
   8a120:	b	882b0 <fputs@plt+0x771c0>
   8a124:	mov	r3, #10
   8a128:	ldr	r9, [fp]
   8a12c:	str	r3, [r4, #20]
   8a130:	b	882b0 <fputs@plt+0x771c0>
   8a134:	sub	r2, r4, #44	; 0x2c
   8a138:	mov	r0, r8
   8a13c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   8a140:	ldr	ip, [r4, #-12]
   8a144:	ldr	r3, [r4, #-28]	; 0xffffffe4
   8a148:	str	ip, [sp]
   8a14c:	bl	3d884 <fputs@plt+0x2c794>
   8a150:	ldr	r3, [r8, #488]	; 0x1e8
   8a154:	cmp	r3, #0
   8a158:	beq	8c5fc <fputs@plt+0x7b50c>
   8a15c:	ldr	r3, [r3, #16]
   8a160:	ldr	r9, [fp]
   8a164:	cmp	r3, #0
   8a168:	beq	882b0 <fputs@plt+0x771c0>
   8a16c:	add	sl, fp, sl
   8a170:	ldr	r2, [sl, #12]
   8a174:	strb	r2, [r3, #24]
   8a178:	b	882b0 <fputs@plt+0x771c0>
   8a17c:	mov	r0, r8
   8a180:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8a184:	bl	30c34 <fputs@plt+0x1fb44>
   8a188:	ldr	r9, [fp]
   8a18c:	b	882b0 <fputs@plt+0x771c0>
   8a190:	mov	r2, #0
   8a194:	mov	r3, #1
   8a198:	ldr	r9, [fp]
   8a19c:	strd	r2, [r4, #-12]
   8a1a0:	b	882b0 <fputs@plt+0x771c0>
   8a1a4:	add	sl, fp, sl
   8a1a8:	ldr	r9, [fp]
   8a1ac:	ldrd	r2, [sl, #12]
   8a1b0:	strd	r2, [r4, #-28]	; 0xffffffe4
   8a1b4:	b	882b0 <fputs@plt+0x771c0>
   8a1b8:	mov	r3, #0
   8a1bc:	ldr	r9, [fp]
   8a1c0:	str	r3, [r4, #20]
   8a1c4:	b	882b0 <fputs@plt+0x771c0>
   8a1c8:	add	sl, fp, sl
   8a1cc:	ldr	r9, [fp]
   8a1d0:	ldr	r3, [sl, #12]
   8a1d4:	str	r3, [r4, #-12]
   8a1d8:	b	882b0 <fputs@plt+0x771c0>
   8a1dc:	mov	r0, r8
   8a1e0:	sub	r3, r4, #12
   8a1e4:	sub	r2, r4, #28
   8a1e8:	sub	r1, r4, #44	; 0x2c
   8a1ec:	bl	3ec80 <fputs@plt+0x2db90>
   8a1f0:	ldr	r9, [fp]
   8a1f4:	str	r0, [r4, #-44]	; 0xffffffd4
   8a1f8:	b	882b0 <fputs@plt+0x771c0>
   8a1fc:	mov	r0, r8
   8a200:	mov	r3, #0
   8a204:	sub	r2, r4, #12
   8a208:	sub	r1, r4, #28
   8a20c:	bl	3ec80 <fputs@plt+0x2db90>
   8a210:	ldr	r9, [fp]
   8a214:	str	r0, [r4, #-28]	; 0xffffffe4
   8a218:	b	882b0 <fputs@plt+0x771c0>
   8a21c:	mov	r3, #0
   8a220:	mov	r0, r8
   8a224:	mov	r2, r3
   8a228:	sub	r1, r4, #12
   8a22c:	bl	3ec80 <fputs@plt+0x2db90>
   8a230:	ldr	r9, [fp]
   8a234:	str	r0, [r4, #-12]
   8a238:	b	882b0 <fputs@plt+0x771c0>
   8a23c:	add	sl, fp, sl
   8a240:	mov	r3, #1
   8a244:	str	r3, [sl, #12]
   8a248:	b	882b0 <fputs@plt+0x771c0>
   8a24c:	add	r3, sl, #12
   8a250:	sub	r2, r4, #12
   8a254:	ldr	r0, [r8]
   8a258:	add	r3, fp, r3
   8a25c:	mov	r1, #0
   8a260:	bl	304c0 <fputs@plt+0x1f3d0>
   8a264:	ldr	r9, [fp]
   8a268:	str	r0, [r4, #-12]
   8a26c:	b	882b0 <fputs@plt+0x771c0>
   8a270:	mov	r3, #0
   8a274:	ldr	r9, [fp]
   8a278:	str	r3, [r4, #20]
   8a27c:	str	r3, [r4, #24]
   8a280:	b	882b0 <fputs@plt+0x771c0>
   8a284:	ldr	r1, [r4, #-92]	; 0xffffffa4
   8a288:	ldr	r0, [r4, #-60]	; 0xffffffc4
   8a28c:	cmp	r1, #0
   8a290:	beq	8c0ec <fputs@plt+0x7affc>
   8a294:	ldr	r3, [r0]
   8a298:	sub	r9, r4, #28
   8a29c:	cmp	r3, #1
   8a2a0:	beq	8c4f8 <fputs@plt+0x7b408>
   8a2a4:	sub	r2, r3, #1
   8a2a8:	cmp	r2, #0
   8a2ac:	addgt	r3, r3, r3, lsl #3
   8a2b0:	addgt	r3, r0, r3, lsl #3
   8a2b4:	ble	8a2cc <fputs@plt+0x791dc>
   8a2b8:	ldrb	r1, [r3, #-100]	; 0xffffff9c
   8a2bc:	subs	r2, r2, #1
   8a2c0:	sub	r3, r3, #72	; 0x48
   8a2c4:	strb	r1, [r3, #44]	; 0x2c
   8a2c8:	bne	8a2b8 <fputs@plt+0x791c8>
   8a2cc:	mov	r7, #0
   8a2d0:	mov	ip, #1024	; 0x400
   8a2d4:	mov	r2, r0
   8a2d8:	mov	r3, r7
   8a2dc:	mov	r1, r7
   8a2e0:	add	sl, fp, sl
   8a2e4:	strb	r7, [r0, #44]	; 0x2c
   8a2e8:	mov	r0, r8
   8a2ec:	str	r7, [sp]
   8a2f0:	str	r7, [sp, #4]
   8a2f4:	str	r7, [sp, #8]
   8a2f8:	str	ip, [sp, #12]
   8a2fc:	str	r7, [sp, #16]
   8a300:	str	r7, [sp, #20]
   8a304:	bl	30cec <fputs@plt+0x1fbfc>
   8a308:	ldr	lr, [r4, #-12]
   8a30c:	mov	r3, r7
   8a310:	mov	r2, r7
   8a314:	str	r9, [sp]
   8a318:	ldr	ip, [sl, #12]
   8a31c:	str	r0, [sp, #4]
   8a320:	mov	r0, r8
   8a324:	ldr	r1, [r4, #-92]	; 0xffffffa4
   8a328:	str	lr, [sp, #8]
   8a32c:	str	ip, [sp, #12]
   8a330:	bl	44624 <fputs@plt+0x33534>
   8a334:	ldr	r9, [fp]
   8a338:	str	r0, [r4, #-92]	; 0xffffffa4
   8a33c:	b	882b0 <fputs@plt+0x771c0>
   8a340:	sub	r2, r4, #28
   8a344:	add	sl, fp, sl
   8a348:	ldr	lr, [r4, #-60]	; 0xffffffc4
   8a34c:	mov	r3, #0
   8a350:	mov	r0, r8
   8a354:	ldr	r1, [sl, #12]
   8a358:	str	r2, [sp]
   8a35c:	mov	r2, r3
   8a360:	ldr	ip, [r4, #-12]
   8a364:	str	lr, [sp, #4]
   8a368:	str	r1, [sp, #12]
   8a36c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   8a370:	str	ip, [sp, #8]
   8a374:	bl	44624 <fputs@plt+0x33534>
   8a378:	ldr	r9, [fp]
   8a37c:	str	r0, [r4, #-92]	; 0xffffffa4
   8a380:	b	882b0 <fputs@plt+0x771c0>
   8a384:	add	sl, fp, sl
   8a388:	ldr	r1, [r4, #-12]
   8a38c:	mov	r0, #0
   8a390:	sub	r2, r4, #28
   8a394:	sub	r3, r4, #92	; 0x5c
   8a398:	ldr	ip, [sl, #12]
   8a39c:	str	r2, [sp]
   8a3a0:	sub	r2, r4, #108	; 0x6c
   8a3a4:	strd	r0, [sp, #4]
   8a3a8:	mov	r0, r8
   8a3ac:	ldr	r1, [r4, #-124]	; 0xffffff84
   8a3b0:	str	ip, [sp, #12]
   8a3b4:	bl	44624 <fputs@plt+0x33534>
   8a3b8:	cmp	r0, #0
   8a3bc:	str	r0, [r4, #-124]	; 0xffffff84
   8a3c0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   8a3c4:	beq	8c624 <fputs@plt+0x7b534>
   8a3c8:	ldr	r2, [r0]
   8a3cc:	ldr	r9, [fp]
   8a3d0:	sub	r3, r2, #1
   8a3d4:	add	r2, r2, r2, lsl #3
   8a3d8:	add	r3, r3, r3, lsl #3
   8a3dc:	add	r3, r0, r3, lsl #3
   8a3e0:	str	r1, [r0, r2, lsl #3]
   8a3e4:	ldrb	r2, [r3, #45]	; 0x2d
   8a3e8:	orr	r2, r2, #4
   8a3ec:	strb	r2, [r3, #45]	; 0x2d
   8a3f0:	b	882b0 <fputs@plt+0x771c0>
   8a3f4:	add	sl, fp, sl
   8a3f8:	ldr	r1, [r4, #-12]
   8a3fc:	mov	r0, #0
   8a400:	sub	r2, r4, #44	; 0x2c
   8a404:	sub	r3, r4, #60	; 0x3c
   8a408:	ldr	ip, [sl, #12]
   8a40c:	str	r2, [sp]
   8a410:	sub	r2, r4, #76	; 0x4c
   8a414:	strd	r0, [sp, #4]
   8a418:	mov	r0, r8
   8a41c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   8a420:	str	ip, [sp, #12]
   8a424:	bl	44624 <fputs@plt+0x33534>
   8a428:	mov	r3, r0
   8a42c:	mov	r1, r0
   8a430:	sub	r2, r4, #28
   8a434:	mov	r0, r8
   8a438:	str	r3, [r4, #-92]	; 0xffffffa4
   8a43c:	bl	23100 <fputs@plt+0x12010>
   8a440:	ldr	r9, [fp]
   8a444:	b	882b0 <fputs@plt+0x771c0>
   8a448:	mov	r3, #0
   8a44c:	ldr	r9, [fp]
   8a450:	str	r3, [r4, #20]
   8a454:	b	882b0 <fputs@plt+0x771c0>
   8a458:	ldr	r3, [r4, #-12]
   8a45c:	cmp	r3, #0
   8a460:	beq	882b0 <fputs@plt+0x771c0>
   8a464:	ldr	r2, [r3]
   8a468:	cmp	r2, #0
   8a46c:	ble	882b0 <fputs@plt+0x771c0>
   8a470:	sub	r2, r2, #1
   8a474:	add	sl, fp, sl
   8a478:	add	r2, r2, r2, lsl #3
   8a47c:	ldr	r1, [sl, #12]
   8a480:	add	r3, r3, r2, lsl #3
   8a484:	strb	r1, [r3, #44]	; 0x2c
   8a488:	b	882b0 <fputs@plt+0x771c0>
   8a48c:	add	sl, fp, sl
   8a490:	ldr	r0, [sl, #12]
   8a494:	cmp	r0, #0
   8a498:	str	r0, [r4, #-12]
   8a49c:	beq	8c0e4 <fputs@plt+0x7aff4>
   8a4a0:	ldr	r3, [r0]
   8a4a4:	sub	r2, r3, #1
   8a4a8:	cmp	r2, #0
   8a4ac:	addgt	r3, r3, r3, lsl #3
   8a4b0:	addgt	r3, r0, r3, lsl #3
   8a4b4:	ble	8a4cc <fputs@plt+0x793dc>
   8a4b8:	ldrb	r1, [r3, #-100]	; 0xffffff9c
   8a4bc:	subs	r2, r2, #1
   8a4c0:	sub	r3, r3, #72	; 0x48
   8a4c4:	strb	r1, [r3, #44]	; 0x2c
   8a4c8:	bne	8a4b8 <fputs@plt+0x793c8>
   8a4cc:	mov	r3, #0
   8a4d0:	strb	r3, [r0, #44]	; 0x2c
   8a4d4:	ldr	r9, [fp]
   8a4d8:	b	882b0 <fputs@plt+0x771c0>
   8a4dc:	mov	r2, #80	; 0x50
   8a4e0:	mov	r3, #0
   8a4e4:	ldr	r0, [r8]
   8a4e8:	bl	2416c <fputs@plt+0x1307c>
   8a4ec:	ldr	r9, [fp]
   8a4f0:	str	r0, [r4, #20]
   8a4f4:	b	882b0 <fputs@plt+0x771c0>
   8a4f8:	add	sl, fp, sl
   8a4fc:	ldr	r9, [fp]
   8a500:	ldrd	r2, [sl, #12]
   8a504:	strd	r2, [r4, #-12]
   8a508:	b	882b0 <fputs@plt+0x771c0>
   8a50c:	add	ip, sl, #12
   8a510:	mov	r3, #0
   8a514:	add	ip, fp, ip
   8a518:	mov	r2, r3
   8a51c:	mov	r1, #158	; 0x9e
   8a520:	mov	r0, r8
   8a524:	str	ip, [sp]
   8a528:	bl	3cb48 <fputs@plt+0x2ba58>
   8a52c:	mov	r7, r0
   8a530:	sub	r0, r4, #28
   8a534:	mov	r3, #0
   8a538:	mov	r1, #27
   8a53c:	mov	r2, r3
   8a540:	str	r0, [sp]
   8a544:	mov	r0, r8
   8a548:	bl	3cb48 <fputs@plt+0x2ba58>
   8a54c:	mov	ip, #0
   8a550:	mov	r2, r0
   8a554:	mov	r3, r7
   8a558:	mov	r1, #122	; 0x7a
   8a55c:	mov	r0, r8
   8a560:	str	ip, [sp]
   8a564:	bl	3cb48 <fputs@plt+0x2ba58>
   8a568:	mov	r2, r0
   8a56c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8a570:	ldr	r0, [r8]
   8a574:	bl	30ab8 <fputs@plt+0x1f9c8>
   8a578:	ldr	r9, [fp]
   8a57c:	str	r0, [r4, #-44]	; 0xffffffd4
   8a580:	b	882b0 <fputs@plt+0x771c0>
   8a584:	mov	ip, #0
   8a588:	add	r2, sp, #128	; 0x80
   8a58c:	ldr	r0, [r8]
   8a590:	mov	r3, ip
   8a594:	mov	r1, #158	; 0x9e
   8a598:	str	ip, [sp, #128]	; 0x80
   8a59c:	str	ip, [sp, #132]	; 0x84
   8a5a0:	bl	232cc <fputs@plt+0x121dc>
   8a5a4:	mov	r2, r0
   8a5a8:	ldr	r1, [r4, #-12]
   8a5ac:	ldr	r0, [r8]
   8a5b0:	bl	30ab8 <fputs@plt+0x1f9c8>
   8a5b4:	ldr	r9, [fp]
   8a5b8:	str	r0, [r4, #-12]
   8a5bc:	b	882b0 <fputs@plt+0x771c0>
   8a5c0:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8a5c4:	ldr	r2, [r4, #-12]
   8a5c8:	ldr	r0, [r8]
   8a5cc:	bl	30ab8 <fputs@plt+0x1f9c8>
   8a5d0:	add	r3, fp, sl
   8a5d4:	str	r0, [r4, #-28]	; 0xffffffe4
   8a5d8:	ldr	r3, [r3, #16]
   8a5dc:	cmp	r3, #0
   8a5e0:	beq	8a610 <fputs@plt+0x79520>
   8a5e4:	cmp	r0, #0
   8a5e8:	beq	8c3d0 <fputs@plt+0x7b2e0>
   8a5ec:	mov	ip, #1
   8a5f0:	add	r2, sl, #12
   8a5f4:	add	r2, fp, r2
   8a5f8:	mov	r1, r0
   8a5fc:	add	r3, r2, #4
   8a600:	mov	r0, r8
   8a604:	str	ip, [sp]
   8a608:	bl	23198 <fputs@plt+0x120a8>
   8a60c:	ldr	r0, [r4, #-28]	; 0xffffffe4
   8a610:	cmp	r0, #0
   8a614:	beq	8c3d8 <fputs@plt+0x7b2e8>
   8a618:	ldm	r0, {r3, r7}
   8a61c:	ldr	r8, [r8]
   8a620:	add	r3, r3, r3, lsl #2
   8a624:	lsl	r3, r3, #2
   8a628:	mov	r0, r8
   8a62c:	sub	r3, r3, #20
   8a630:	add	r7, r7, r3
   8a634:	ldr	r1, [r7, #8]
   8a638:	bl	19bf4 <fputs@plt+0x8b04>
   8a63c:	ldr	r3, [r4, #-8]
   8a640:	mov	r0, r8
   8a644:	ldr	r2, [r4, #-4]
   8a648:	mov	r1, r3
   8a64c:	sub	r2, r2, r3
   8a650:	asr	r3, r2, #31
   8a654:	bl	22ec8 <fputs@plt+0x11dd8>
   8a658:	ldr	r9, [fp]
   8a65c:	str	r0, [r7, #8]
   8a660:	b	882b0 <fputs@plt+0x771c0>
   8a664:	mov	r3, #0
   8a668:	ldr	r9, [fp]
   8a66c:	str	r3, [r4, #20]
   8a670:	b	882b0 <fputs@plt+0x771c0>
   8a674:	add	sl, fp, sl
   8a678:	mov	r3, #2
   8a67c:	str	r3, [sl, #12]
   8a680:	b	882b0 <fputs@plt+0x771c0>
   8a684:	add	sl, fp, sl
   8a688:	mov	r3, #1
   8a68c:	str	r3, [sl, #12]
   8a690:	b	882b0 <fputs@plt+0x771c0>
   8a694:	ldr	r7, [r4, #-60]	; 0xffffffc4
   8a698:	mov	r1, #0
   8a69c:	mov	ip, #768	; 0x300
   8a6a0:	mov	r3, r1
   8a6a4:	mov	r2, r1
   8a6a8:	mov	r0, r8
   8a6ac:	str	r1, [sp]
   8a6b0:	str	r1, [sp, #4]
   8a6b4:	str	r1, [sp, #8]
   8a6b8:	str	ip, [sp, #12]
   8a6bc:	str	r1, [sp, #16]
   8a6c0:	str	r1, [sp, #20]
   8a6c4:	ldr	r1, [r4, #-12]
   8a6c8:	bl	30cec <fputs@plt+0x1fbfc>
   8a6cc:	cmp	r7, #0
   8a6d0:	beq	8a6e0 <fputs@plt+0x795f0>
   8a6d4:	ldr	r3, [r7, #8]
   8a6d8:	bic	r3, r3, #512	; 0x200
   8a6dc:	str	r3, [r7, #8]
   8a6e0:	cmp	r0, #0
   8a6e4:	beq	8c158 <fputs@plt+0x7b068>
   8a6e8:	mov	r3, #116	; 0x74
   8a6ec:	strb	r3, [r0, #4]
   8a6f0:	str	r7, [r0, #48]	; 0x30
   8a6f4:	str	r0, [r4, #-60]	; 0xffffffc4
   8a6f8:	ldr	r9, [fp]
   8a6fc:	b	882b0 <fputs@plt+0x771c0>
   8a700:	mov	ip, #0
   8a704:	mov	r2, #256	; 0x100
   8a708:	ldr	r1, [r4, #-12]
   8a70c:	mov	r0, r8
   8a710:	mov	r3, ip
   8a714:	str	ip, [sp]
   8a718:	str	ip, [sp, #4]
   8a71c:	str	ip, [sp, #8]
   8a720:	str	r2, [sp, #12]
   8a724:	mov	r2, ip
   8a728:	str	ip, [sp, #16]
   8a72c:	str	ip, [sp, #20]
   8a730:	bl	30cec <fputs@plt+0x1fbfc>
   8a734:	ldr	r9, [fp]
   8a738:	str	r0, [r4, #-44]	; 0xffffffd4
   8a73c:	b	882b0 <fputs@plt+0x771c0>
   8a740:	add	sl, fp, sl
   8a744:	ldr	r1, [r4, #-108]	; 0xffffff94
   8a748:	mov	r0, r8
   8a74c:	ldr	r3, [sl, #12]
   8a750:	ldr	r2, [sl, #16]
   8a754:	str	r1, [sp, #12]
   8a758:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8a75c:	str	r2, [sp, #20]
   8a760:	ldr	r2, [r4, #-28]	; 0xffffffe4
   8a764:	str	r3, [sp, #16]
   8a768:	ldr	r3, [r4, #-12]
   8a76c:	str	r1, [sp]
   8a770:	ldr	r1, [r4, #-92]	; 0xffffffa4
   8a774:	str	r2, [sp, #4]
   8a778:	ldr	r2, [r4, #-76]	; 0xffffffb4
   8a77c:	str	r3, [sp, #8]
   8a780:	ldr	r3, [r4, #-60]	; 0xffffffc4
   8a784:	bl	30cec <fputs@plt+0x1fbfc>
   8a788:	ldr	r9, [fp]
   8a78c:	str	r0, [r4, #-124]	; 0xffffff84
   8a790:	b	882b0 <fputs@plt+0x771c0>
   8a794:	mov	r3, #116	; 0x74
   8a798:	ldr	r9, [fp]
   8a79c:	str	r3, [r4, #-12]
   8a7a0:	b	882b0 <fputs@plt+0x771c0>
   8a7a4:	add	sl, fp, sl
   8a7a8:	ldrb	r3, [sl, #10]
   8a7ac:	str	r3, [sl, #12]
   8a7b0:	b	882b0 <fputs@plt+0x771c0>
   8a7b4:	add	sl, fp, sl
   8a7b8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   8a7bc:	ldr	r9, [sl, #12]
   8a7c0:	str	r3, [sp, #64]	; 0x40
   8a7c4:	cmp	r9, #0
   8a7c8:	beq	8c140 <fputs@plt+0x7b050>
   8a7cc:	ldr	r3, [r9, #48]	; 0x30
   8a7d0:	cmp	r3, #0
   8a7d4:	beq	8a83c <fputs@plt+0x7974c>
   8a7d8:	mov	sl, #0
   8a7dc:	add	r7, sp, #128	; 0x80
   8a7e0:	mov	r1, r9
   8a7e4:	mov	r0, r8
   8a7e8:	str	sl, [sp, #132]	; 0x84
   8a7ec:	bl	3ec0c <fputs@plt+0x2db1c>
   8a7f0:	mov	r3, sl
   8a7f4:	mov	r2, sl
   8a7f8:	stm	sp, {r7, r9, sl}
   8a7fc:	mov	r1, sl
   8a800:	mov	r0, r8
   8a804:	str	sl, [sp, #12]
   8a808:	bl	44624 <fputs@plt+0x33534>
   8a80c:	mov	r3, sl
   8a810:	mov	r2, r0
   8a814:	mov	r1, sl
   8a818:	mov	r0, r8
   8a81c:	stm	sp, {r3, sl}
   8a820:	str	sl, [sp, #8]
   8a824:	str	sl, [sp, #12]
   8a828:	str	sl, [sp, #16]
   8a82c:	str	sl, [sp, #20]
   8a830:	bl	30cec <fputs@plt+0x1fbfc>
   8a834:	subs	r9, r0, #0
   8a838:	beq	8c140 <fputs@plt+0x7b050>
   8a83c:	ldr	r1, [sp, #64]	; 0x40
   8a840:	ldr	r2, [r4, #-12]
   8a844:	cmp	r1, #0
   8a848:	strb	r2, [r9, #4]
   8a84c:	str	r1, [r9, #48]	; 0x30
   8a850:	beq	8a860 <fputs@plt+0x79770>
   8a854:	ldr	r3, [r1, #8]
   8a858:	bic	r3, r3, #512	; 0x200
   8a85c:	str	r3, [r1, #8]
   8a860:	ldr	r3, [r9, #8]
   8a864:	cmp	r2, #116	; 0x74
   8a868:	bic	r3, r3, #512	; 0x200
   8a86c:	str	r3, [r9, #8]
   8a870:	beq	8a87c <fputs@plt+0x7978c>
   8a874:	mov	r3, #1
   8a878:	strb	r3, [r8, #22]
   8a87c:	str	r9, [r4, #-28]	; 0xffffffe4
   8a880:	ldr	r9, [fp]
   8a884:	b	882b0 <fputs@plt+0x771c0>
   8a888:	add	sl, fp, sl
   8a88c:	ldr	r1, [r4, #-12]
   8a890:	ldr	r7, [sl, #12]
   8a894:	cmp	r7, #0
   8a898:	beq	8c164 <fputs@plt+0x7b074>
   8a89c:	ldr	r3, [r7, #48]	; 0x30
   8a8a0:	str	r1, [r7, #64]	; 0x40
   8a8a4:	cmp	r3, #0
   8a8a8:	beq	8a8b8 <fputs@plt+0x797c8>
   8a8ac:	mov	r0, r8
   8a8b0:	mov	r1, r7
   8a8b4:	bl	3ec0c <fputs@plt+0x2db1c>
   8a8b8:	ldr	r9, [fp]
   8a8bc:	str	r7, [r4, #-12]
   8a8c0:	b	882b0 <fputs@plt+0x771c0>
   8a8c4:	add	sl, fp, sl
   8a8c8:	mov	r1, #0
   8a8cc:	ldr	r0, [r8]
   8a8d0:	ldr	r2, [sl, #12]
   8a8d4:	bl	30ab8 <fputs@plt+0x1f9c8>
   8a8d8:	subs	r7, r0, #0
   8a8dc:	beq	8a8fc <fputs@plt+0x7980c>
   8a8e0:	mov	r1, #1
   8a8e4:	mov	r0, r8
   8a8e8:	sub	r3, r4, #24
   8a8ec:	sub	r2, r4, #28
   8a8f0:	str	r1, [sp]
   8a8f4:	mov	r1, r7
   8a8f8:	bl	23198 <fputs@plt+0x120a8>
   8a8fc:	ldr	r9, [fp]
   8a900:	str	r7, [r4, #-28]	; 0xffffffe4
   8a904:	b	882b0 <fputs@plt+0x771c0>
   8a908:	add	sl, fp, sl
   8a90c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   8a910:	ldr	r0, [r8]
   8a914:	ldr	r2, [sl, #12]
   8a918:	bl	30ab8 <fputs@plt+0x1f9c8>
   8a91c:	cmp	r0, #0
   8a920:	str	r0, [r4, #-60]	; 0xffffffc4
   8a924:	beq	8be08 <fputs@plt+0x7ad18>
   8a928:	mov	r2, #1
   8a92c:	mov	r1, r0
   8a930:	sub	r3, r4, #24
   8a934:	mov	r0, r8
   8a938:	str	r2, [sp]
   8a93c:	sub	r2, r4, #28
   8a940:	bl	23198 <fputs@plt+0x120a8>
   8a944:	ldr	r9, [fp]
   8a948:	b	882b0 <fputs@plt+0x771c0>
   8a94c:	ldr	r3, [r4, #-108]	; 0xffffff94
   8a950:	cmp	r3, #0
   8a954:	beq	8a968 <fputs@plt+0x79878>
   8a958:	ldr	r2, [r8, #536]	; 0x218
   8a95c:	str	r2, [r3, #4]
   8a960:	str	r3, [r8, #536]	; 0x218
   8a964:	str	r3, [r8, #540]	; 0x21c
   8a968:	sub	r2, r4, #44	; 0x2c
   8a96c:	mov	r0, r8
   8a970:	ldr	r1, [r4, #-60]	; 0xffffffc4
   8a974:	bl	23100 <fputs@plt+0x12010>
   8a978:	ldr	r2, [r4, #-12]
   8a97c:	cmp	r2, #0
   8a980:	beq	8a998 <fputs@plt+0x798a8>
   8a984:	ldr	r1, [r8]
   8a988:	ldr	r3, [r2]
   8a98c:	ldr	r1, [r1, #100]	; 0x64
   8a990:	cmp	r1, r3
   8a994:	blt	8c384 <fputs@plt+0x7b294>
   8a998:	ldr	ip, [r4, #-76]	; 0xffffffb4
   8a99c:	add	sl, fp, sl
   8a9a0:	mov	r0, r8
   8a9a4:	ldr	r1, [r4, #-60]	; 0xffffffc4
   8a9a8:	ldr	r3, [sl, #12]
   8a9ac:	str	ip, [sp]
   8a9b0:	bl	81e14 <fputs@plt+0x70d24>
   8a9b4:	ldr	r9, [fp]
   8a9b8:	b	882b0 <fputs@plt+0x771c0>
   8a9bc:	add	sl, fp, sl
   8a9c0:	add	r7, sp, #128	; 0x80
   8a9c4:	ldrd	r2, [sl, #12]
   8a9c8:	mov	r1, #27
   8a9cc:	mov	r0, r8
   8a9d0:	str	r7, [sp]
   8a9d4:	strd	r2, [sp, #128]	; 0x80
   8a9d8:	mov	r3, #0
   8a9dc:	mov	r2, r3
   8a9e0:	bl	3cb48 <fputs@plt+0x2ba58>
   8a9e4:	ldr	r3, [sp, #128]	; 0x80
   8a9e8:	add	r2, fp, r9, lsl #4
   8a9ec:	ldr	r1, [sp, #132]	; 0x84
   8a9f0:	ldr	r9, [fp]
   8a9f4:	str	r0, [sl, #12]
   8a9f8:	str	r3, [sl, #16]
   8a9fc:	add	r3, r3, r1
   8aa00:	str	r3, [r2, #20]
   8aa04:	b	882b0 <fputs@plt+0x771c0>
   8aa08:	add	sl, fp, sl
   8aa0c:	add	r7, sp, #128	; 0x80
   8aa10:	ldrd	r2, [sl, #12]
   8aa14:	mov	r0, r8
   8aa18:	str	r7, [sp]
   8aa1c:	ldrb	r1, [sl, #10]
   8aa20:	strd	r2, [sp, #128]	; 0x80
   8aa24:	mov	r3, #0
   8aa28:	mov	r2, r3
   8aa2c:	bl	3cb48 <fputs@plt+0x2ba58>
   8aa30:	ldr	r3, [sp, #128]	; 0x80
   8aa34:	add	r2, fp, r9, lsl #4
   8aa38:	ldr	r1, [sp, #132]	; 0x84
   8aa3c:	ldr	r9, [fp]
   8aa40:	str	r0, [sl, #12]
   8aa44:	str	r3, [sl, #16]
   8aa48:	add	r3, r3, r1
   8aa4c:	str	r3, [r2, #20]
   8aa50:	b	882b0 <fputs@plt+0x771c0>
   8aa54:	add	sl, sl, #12
   8aa58:	ldr	r2, [r4, #-28]	; 0xffffffe4
   8aa5c:	add	r1, fp, sl
   8aa60:	ldr	r3, [fp, sl]
   8aa64:	ldr	r1, [r1, #4]
   8aa68:	ldr	r9, [fp]
   8aa6c:	add	r3, r3, r1
   8aa70:	strd	r2, [r4, #-24]	; 0xffffffe8
   8aa74:	ldr	r2, [r4, #-12]
   8aa78:	str	r2, [r4, #-28]	; 0xffffffe4
   8aa7c:	b	882b0 <fputs@plt+0x771c0>
   8aa80:	add	r2, sl, #12
   8aa84:	mov	r1, #0
   8aa88:	ldr	r0, [r8]
   8aa8c:	add	r2, fp, r2
   8aa90:	add	sl, fp, sl
   8aa94:	bl	30a0c <fputs@plt+0x1f91c>
   8aa98:	str	r0, [sl, #12]
   8aa9c:	ldr	r9, [fp]
   8aaa0:	b	882b0 <fputs@plt+0x771c0>
   8aaa4:	add	r2, sl, #12
   8aaa8:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8aaac:	add	r2, fp, r2
   8aab0:	ldr	r0, [r8]
   8aab4:	bl	30a0c <fputs@plt+0x1f91c>
   8aab8:	ldr	r9, [fp]
   8aabc:	str	r0, [r4, #-28]	; 0xffffffe4
   8aac0:	b	882b0 <fputs@plt+0x771c0>
   8aac4:	ldr	r3, [r4, #-12]
   8aac8:	ldr	r9, [fp]
   8aacc:	str	r3, [r4, #-28]	; 0xffffffe4
   8aad0:	b	882b0 <fputs@plt+0x771c0>
   8aad4:	andeq	r4, r2, r8, asr #22
   8aad8:	andeq	lr, r0, r8, lsl #29
   8aadc:			; <UNDEFINED> instruction: 0x00010ebc
   8aae0:	muleq	r0, r8, sl
   8aae4:	andeq	r0, r1, r0, lsl r2
   8aae8:	muleq	r1, r8, r1
   8aaec:	andeq	r0, r1, r4, lsr #32
   8aaf0:	andeq	pc, r0, r8, asr #31
   8aaf4:	andeq	pc, r0, r4, asr #30
   8aaf8:	andeq	ip, r0, ip, lsl #3
   8aafc:	ldr	r3, [r4, #-92]	; 0xffffffa4
   8ab00:	cmp	r3, #0
   8ab04:	beq	8ab18 <fputs@plt+0x79a28>
   8ab08:	ldr	r2, [r8, #536]	; 0x218
   8ab0c:	str	r2, [r3, #4]
   8ab10:	str	r3, [r8, #536]	; 0x218
   8ab14:	str	r3, [r8, #540]	; 0x21c
   8ab18:	ldr	ip, [r4, #-76]	; 0xffffffb4
   8ab1c:	mov	r0, r8
   8ab20:	mov	r2, #0
   8ab24:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8ab28:	ldr	r3, [r4, #-28]	; 0xffffffe4
   8ab2c:	str	ip, [sp]
   8ab30:	bl	7c91c <fputs@plt+0x6b82c>
   8ab34:	ldr	r9, [fp]
   8ab38:	b	882b0 <fputs@plt+0x771c0>
   8ab3c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   8ab40:	cmp	r3, #0
   8ab44:	beq	8ab58 <fputs@plt+0x79a68>
   8ab48:	ldr	r2, [r8, #536]	; 0x218
   8ab4c:	str	r2, [r3, #4]
   8ab50:	str	r3, [r8, #536]	; 0x218
   8ab54:	str	r3, [r8, #540]	; 0x21c
   8ab58:	ldr	r3, [r4, #-60]	; 0xffffffc4
   8ab5c:	add	sl, fp, sl
   8ab60:	mov	r0, r8
   8ab64:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8ab68:	ldr	r2, [sl, #12]
   8ab6c:	str	r3, [sp]
   8ab70:	ldr	r3, [r4, #-12]
   8ab74:	bl	7c91c <fputs@plt+0x6b82c>
   8ab78:	ldr	r9, [fp]
   8ab7c:	b	882b0 <fputs@plt+0x771c0>
   8ab80:	add	r3, fp, sl
   8ab84:	ldr	r7, [r4, #-28]	; 0xffffffe4
   8ab88:	ldr	r3, [r3, #16]
   8ab8c:	cmp	r3, #0
   8ab90:	bne	8bfe8 <fputs@plt+0x7aef8>
   8ab94:	add	sl, fp, sl
   8ab98:	ldr	r9, [fp]
   8ab9c:	str	r7, [r4, #-28]	; 0xffffffe4
   8aba0:	ldrd	r2, [sl, #12]
   8aba4:	add	r3, r3, r2
   8aba8:	str	r3, [r4, #-20]	; 0xffffffec
   8abac:	b	882b0 <fputs@plt+0x771c0>
   8abb0:	add	r7, fp, sl
   8abb4:	add	r2, sp, #120	; 0x78
   8abb8:	ldrd	r0, [r7, #12]
   8abbc:	strd	r0, [sp, #120]	; 0x78
   8abc0:	ldr	r3, [sp, #124]	; 0x7c
   8abc4:	cmp	r3, #1
   8abc8:	bls	8abdc <fputs@plt+0x79aec>
   8abcc:	ldr	r1, [sp, #120]	; 0x78
   8abd0:	ldrb	r0, [r1]
   8abd4:	cmp	r0, #35	; 0x23
   8abd8:	beq	8c28c <fputs@plt+0x7b19c>
   8abdc:	ldrd	r2, [r2]
   8abe0:	add	r7, sp, #128	; 0x80
   8abe4:	mov	r1, #135	; 0x87
   8abe8:	mov	r0, r8
   8abec:	add	sl, fp, sl
   8abf0:	add	r9, fp, r9, lsl #4
   8abf4:	str	r7, [sp]
   8abf8:	strd	r2, [sp, #128]	; 0x80
   8abfc:	mov	r3, #0
   8ac00:	mov	r2, r3
   8ac04:	bl	3cb48 <fputs@plt+0x2ba58>
   8ac08:	ldr	r3, [sp, #128]	; 0x80
   8ac0c:	str	r0, [sl, #12]
   8ac10:	ldr	r2, [sp, #132]	; 0x84
   8ac14:	str	r3, [sl, #16]
   8ac18:	add	r3, r3, r2
   8ac1c:	str	r3, [r9, #20]
   8ac20:	ldr	r1, [sl, #12]
   8ac24:	cmp	r1, #0
   8ac28:	str	r1, [sp, #68]	; 0x44
   8ac2c:	beq	8ac84 <fputs@plt+0x79b94>
   8ac30:	ldr	r3, [r8]
   8ac34:	ldr	sl, [r1, #8]
   8ac38:	str	r3, [sp, #64]	; 0x40
   8ac3c:	ldrb	r3, [sl, #1]
   8ac40:	cmp	r3, #0
   8ac44:	bne	8bebc <fputs@plt+0x7adcc>
   8ac48:	add	r2, r8, #444	; 0x1bc
   8ac4c:	ldrh	r3, [r2]
   8ac50:	add	r3, r3, #1
   8ac54:	sxth	r3, r3
   8ac58:	strh	r3, [r2]
   8ac5c:	strh	r3, [r1, #32]
   8ac60:	ldr	r3, [r8, #68]	; 0x44
   8ac64:	cmp	r3, #0
   8ac68:	bne	8ac84 <fputs@plt+0x79b94>
   8ac6c:	ldr	r2, [sp, #64]	; 0x40
   8ac70:	add	r3, r8, #444	; 0x1bc
   8ac74:	ldrsh	r3, [r3]
   8ac78:	ldr	r2, [r2, #128]	; 0x80
   8ac7c:	cmp	r3, r2
   8ac80:	bgt	8c8e0 <fputs@plt+0x7b7f0>
   8ac84:	ldr	r9, [fp]
   8ac88:	b	882b0 <fputs@plt+0x771c0>
   8ac8c:	sub	ip, r4, #60	; 0x3c
   8ac90:	mov	r3, #0
   8ac94:	mov	r2, r3
   8ac98:	mov	r1, #27
   8ac9c:	mov	r0, r8
   8aca0:	str	ip, [sp]
   8aca4:	add	sl, sl, #12
   8aca8:	bl	3cb48 <fputs@plt+0x2ba58>
   8acac:	sub	ip, r4, #28
   8acb0:	mov	r3, #0
   8acb4:	add	r7, fp, sl
   8acb8:	mov	r2, r3
   8acbc:	mov	r1, #27
   8acc0:	str	ip, [sp]
   8acc4:	mov	r9, r3
   8acc8:	str	r0, [sp, #64]	; 0x40
   8accc:	mov	r0, r8
   8acd0:	bl	3cb48 <fputs@plt+0x2ba58>
   8acd4:	mov	r3, r9
   8acd8:	mov	r2, r9
   8acdc:	str	r7, [sp]
   8ace0:	mov	r1, #27
   8ace4:	str	r0, [sp, #68]	; 0x44
   8ace8:	mov	r0, r8
   8acec:	bl	3cb48 <fputs@plt+0x2ba58>
   8acf0:	mov	r3, r0
   8acf4:	mov	r1, #122	; 0x7a
   8acf8:	str	r9, [sp]
   8acfc:	mov	r0, r8
   8ad00:	ldr	r2, [sp, #68]	; 0x44
   8ad04:	bl	3cb48 <fputs@plt+0x2ba58>
   8ad08:	ldr	ip, [fp, sl]
   8ad0c:	mov	r3, r0
   8ad10:	mov	r1, #122	; 0x7a
   8ad14:	str	r9, [sp]
   8ad18:	mov	r0, r8
   8ad1c:	ldr	lr, [r7, #4]
   8ad20:	ldr	r7, [r4, #-60]	; 0xffffffc4
   8ad24:	ldr	r2, [sp, #64]	; 0x40
   8ad28:	add	ip, ip, lr
   8ad2c:	str	r7, [r4, #-56]	; 0xffffffc8
   8ad30:	str	ip, [r4, #-52]	; 0xffffffcc
   8ad34:	bl	3cb48 <fputs@plt+0x2ba58>
   8ad38:	ldr	r9, [fp]
   8ad3c:	str	r0, [r4, #-60]	; 0xffffffc4
   8ad40:	b	882b0 <fputs@plt+0x771c0>
   8ad44:	sub	ip, r4, #28
   8ad48:	mov	r3, #0
   8ad4c:	add	sl, sl, #12
   8ad50:	mov	r2, r3
   8ad54:	mov	r1, #27
   8ad58:	add	r7, fp, sl
   8ad5c:	str	ip, [sp]
   8ad60:	mov	r0, r8
   8ad64:	bl	3cb48 <fputs@plt+0x2ba58>
   8ad68:	mov	r3, #0
   8ad6c:	mov	r9, r0
   8ad70:	str	r7, [sp]
   8ad74:	mov	r2, r3
   8ad78:	mov	r1, #27
   8ad7c:	mov	r0, r8
   8ad80:	bl	3cb48 <fputs@plt+0x2ba58>
   8ad84:	mov	lr, #0
   8ad88:	ldr	ip, [fp, sl]
   8ad8c:	mov	r3, r0
   8ad90:	mov	r2, r9
   8ad94:	mov	r0, r8
   8ad98:	ldr	r7, [r7, #4]
   8ad9c:	mov	r1, #122	; 0x7a
   8ada0:	str	lr, [sp]
   8ada4:	ldr	lr, [r4, #-28]	; 0xffffffe4
   8ada8:	add	ip, ip, r7
   8adac:	str	lr, [r4, #-24]	; 0xffffffe8
   8adb0:	str	ip, [r4, #-20]	; 0xffffffec
   8adb4:	bl	3cb48 <fputs@plt+0x2ba58>
   8adb8:	ldr	r9, [fp]
   8adbc:	str	r0, [r4, #-28]	; 0xffffffe4
   8adc0:	b	882b0 <fputs@plt+0x771c0>
   8adc4:	ldr	r1, [r4, #-12]
   8adc8:	sub	r7, r4, #60	; 0x3c
   8adcc:	cmp	r1, #0
   8add0:	beq	8ade8 <fputs@plt+0x79cf8>
   8add4:	ldr	r3, [r8]
   8add8:	ldr	r2, [r1]
   8addc:	ldr	r3, [r3, #116]	; 0x74
   8ade0:	cmp	r2, r3
   8ade4:	bgt	8c3a4 <fputs@plt+0x7b2b4>
   8ade8:	mov	r2, r7
   8adec:	mov	r0, r8
   8adf0:	bl	3cacc <fputs@plt+0x2b9dc>
   8adf4:	ldr	ip, [r4, #-28]	; 0xffffffe4
   8adf8:	add	sl, sl, #12
   8adfc:	cmp	r0, #0
   8ae00:	add	r1, fp, sl
   8ae04:	ldr	r3, [fp, sl]
   8ae08:	ldr	r1, [r1, #4]
   8ae0c:	sub	r2, ip, #1
   8ae10:	clz	r2, r2
   8ae14:	lsr	r2, r2, #5
   8ae18:	moveq	r2, #0
   8ae1c:	cmp	r2, #0
   8ae20:	add	r3, r3, r1
   8ae24:	ldr	r2, [r4, #-60]	; 0xffffffc4
   8ae28:	bne	8c3c0 <fputs@plt+0x7b2d0>
   8ae2c:	str	r0, [r4, #-60]	; 0xffffffc4
   8ae30:	strd	r2, [r4, #-56]	; 0xffffffc8
   8ae34:	ldr	r9, [fp]
   8ae38:	b	882b0 <fputs@plt+0x771c0>
   8ae3c:	add	sl, sl, #12
   8ae40:	sub	r3, r4, #12
   8ae44:	ldr	r2, [r4, #-76]	; 0xffffffb4
   8ae48:	add	r1, fp, sl
   8ae4c:	mov	r0, r8
   8ae50:	ldr	ip, [fp, sl]
   8ae54:	str	r3, [sp]
   8ae58:	mov	r3, #0
   8ae5c:	ldr	lr, [r1, #4]
   8ae60:	mov	r1, #38	; 0x26
   8ae64:	str	r2, [r4, #-72]	; 0xffffffb8
   8ae68:	ldr	r2, [r4, #-44]	; 0xffffffd4
   8ae6c:	add	ip, ip, lr
   8ae70:	str	ip, [r4, #-68]	; 0xffffffbc
   8ae74:	bl	3cb48 <fputs@plt+0x2ba58>
   8ae78:	ldr	r9, [fp]
   8ae7c:	str	r0, [r4, #-76]	; 0xffffffb4
   8ae80:	b	882b0 <fputs@plt+0x771c0>
   8ae84:	sub	r2, r4, #44	; 0x2c
   8ae88:	mov	r1, #0
   8ae8c:	add	sl, sl, #12
   8ae90:	mov	r0, r8
   8ae94:	bl	3cacc <fputs@plt+0x2b9dc>
   8ae98:	add	r2, fp, sl
   8ae9c:	ldr	r3, [fp, sl]
   8aea0:	ldr	r2, [r2, #4]
   8aea4:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8aea8:	add	r3, r3, r2
   8aeac:	strd	r0, [r4, #-44]	; 0xffffffd4
   8aeb0:	str	r3, [r4, #-36]	; 0xffffffdc
   8aeb4:	ldr	r9, [fp]
   8aeb8:	b	882b0 <fputs@plt+0x771c0>
   8aebc:	mvn	r3, #0
   8aec0:	ldr	r9, [fp]
   8aec4:	str	r3, [r4, #20]
   8aec8:	b	882b0 <fputs@plt+0x771c0>
   8aecc:	add	sl, fp, sl
   8aed0:	mov	r3, #1
   8aed4:	str	r3, [sl, #12]
   8aed8:	b	882b0 <fputs@plt+0x771c0>
   8aedc:	add	sl, fp, sl
   8aee0:	mov	r3, #0
   8aee4:	str	r3, [sl, #12]
   8aee8:	b	882b0 <fputs@plt+0x771c0>
   8aeec:	mov	r1, #0
   8aef0:	ldr	r2, [r4, #-12]
   8aef4:	add	sl, fp, sl
   8aef8:	ldr	r0, [r8]
   8aefc:	bl	30ab8 <fputs@plt+0x1f9c8>
   8af00:	str	r0, [r4, #-12]
   8af04:	cmp	r0, #0
   8af08:	ldr	r3, [sl, #12]
   8af0c:	moveq	r2, #1
   8af10:	lsrne	r2, r3, #31
   8af14:	cmp	r2, #0
   8af18:	bne	8be5c <fputs@plt+0x7ad6c>
   8af1c:	ldr	r2, [r0]
   8af20:	ldr	r1, [r0, #4]
   8af24:	add	r2, r2, r2, lsl #2
   8af28:	add	r2, r1, r2, lsl #2
   8af2c:	strb	r3, [r2, #-8]
   8af30:	ldr	r9, [fp]
   8af34:	b	882b0 <fputs@plt+0x771c0>
   8af38:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8af3c:	add	sl, fp, sl
   8af40:	ldr	r2, [r4, #-12]
   8af44:	ldr	r0, [r8]
   8af48:	bl	30ab8 <fputs@plt+0x1f9c8>
   8af4c:	str	r0, [r4, #-44]	; 0xffffffd4
   8af50:	cmp	r0, #0
   8af54:	ldr	r3, [sl, #12]
   8af58:	moveq	r2, #1
   8af5c:	lsrne	r2, r3, #31
   8af60:	cmp	r2, #0
   8af64:	bne	8be54 <fputs@plt+0x7ad64>
   8af68:	ldr	r2, [r0]
   8af6c:	ldr	r1, [r0, #4]
   8af70:	add	r2, r2, r2, lsl #2
   8af74:	add	r2, r1, r2, lsl #2
   8af78:	strb	r3, [r2, #-8]
   8af7c:	ldr	r9, [fp]
   8af80:	b	882b0 <fputs@plt+0x771c0>
   8af84:	ldr	r3, [r4, #-28]	; 0xffffffe4
   8af88:	add	sl, fp, sl
   8af8c:	ldr	r9, [fp]
   8af90:	str	r3, [r4, #-40]	; 0xffffffd8
   8af94:	ldr	r3, [sl, #12]
   8af98:	str	r3, [r4, #-44]	; 0xffffffd4
   8af9c:	b	882b0 <fputs@plt+0x771c0>
   8afa0:	mov	r3, #0
   8afa4:	ldr	r9, [fp]
   8afa8:	str	r3, [r4, #20]
   8afac:	b	882b0 <fputs@plt+0x771c0>
   8afb0:	ldr	r3, [r4, #-12]
   8afb4:	ldr	r9, [fp]
   8afb8:	str	r3, [r4, #-44]	; 0xffffffd4
   8afbc:	b	882b0 <fputs@plt+0x771c0>
   8afc0:	add	sl, fp, sl
   8afc4:	ldr	r9, [fp]
   8afc8:	ldr	r3, [sl, #12]
   8afcc:	str	r3, [r4, #-28]	; 0xffffffe4
   8afd0:	b	882b0 <fputs@plt+0x771c0>
   8afd4:	ldr	r3, [r4, #-76]	; 0xffffffb4
   8afd8:	cmp	r3, #0
   8afdc:	beq	8aff0 <fputs@plt+0x79f00>
   8afe0:	ldr	r2, [r8, #536]	; 0x218
   8afe4:	str	r2, [r3, #4]
   8afe8:	str	r3, [r8, #536]	; 0x218
   8afec:	str	r3, [r8, #540]	; 0x21c
   8aff0:	sub	r2, r4, #12
   8aff4:	mov	r0, r8
   8aff8:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8affc:	add	sl, fp, sl
   8b000:	bl	23100 <fputs@plt+0x12010>
   8b004:	mov	r0, r8
   8b008:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8b00c:	ldr	r2, [sl, #12]
   8b010:	bl	800cc <fputs@plt+0x6efdc>
   8b014:	ldr	r9, [fp]
   8b018:	b	882b0 <fputs@plt+0x771c0>
   8b01c:	add	sl, fp, sl
   8b020:	mov	r2, #0
   8b024:	ldr	r9, [fp]
   8b028:	ldr	r3, [sl, #12]
   8b02c:	str	r3, [r4, #-12]
   8b030:	str	r2, [r4, #-8]
   8b034:	b	882b0 <fputs@plt+0x771c0>
   8b038:	mov	r3, #0
   8b03c:	ldr	r9, [fp]
   8b040:	str	r3, [r4, #20]
   8b044:	str	r3, [r4, #24]
   8b048:	b	882b0 <fputs@plt+0x771c0>
   8b04c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   8b050:	add	sl, fp, sl
   8b054:	ldr	r9, [fp]
   8b058:	str	r3, [r4, #-44]	; 0xffffffd4
   8b05c:	ldr	r3, [sl, #12]
   8b060:	str	r3, [r4, #-40]	; 0xffffffd8
   8b064:	b	882b0 <fputs@plt+0x771c0>
   8b068:	add	sl, fp, sl
   8b06c:	mov	ip, #0
   8b070:	ldr	lr, [sl, #12]
   8b074:	mov	r3, ip
   8b078:	mov	r0, r8
   8b07c:	mov	r2, ip
   8b080:	mov	r1, ip
   8b084:	stm	sp, {r3, lr}
   8b088:	str	ip, [sp, #8]
   8b08c:	str	ip, [sp, #12]
   8b090:	str	ip, [sp, #16]
   8b094:	str	ip, [sp, #20]
   8b098:	bl	8f368 <fputs@plt+0x7e278>
   8b09c:	ldr	r9, [fp]
   8b0a0:	b	882b0 <fputs@plt+0x771c0>
   8b0a4:	ldr	ip, [r4, #-28]	; 0xffffffe4
   8b0a8:	add	sl, fp, sl
   8b0ac:	mov	r0, r8
   8b0b0:	mov	r1, #0
   8b0b4:	ldr	r2, [r4, #-12]
   8b0b8:	ldr	r3, [sl, #12]
   8b0bc:	str	ip, [sp]
   8b0c0:	bl	90474 <fputs@plt+0x7f384>
   8b0c4:	ldr	r9, [fp]
   8b0c8:	b	882b0 <fputs@plt+0x771c0>
   8b0cc:	ldr	r3, [r8, #488]	; 0x1e8
   8b0d0:	cmp	r3, #0
   8b0d4:	beq	882b0 <fputs@plt+0x771c0>
   8b0d8:	ldrsh	r2, [r3, #34]	; 0x22
   8b0dc:	cmp	r2, #0
   8b0e0:	ble	882b0 <fputs@plt+0x771c0>
   8b0e4:	ldr	r3, [r3, #4]
   8b0e8:	add	sl, fp, sl
   8b0ec:	ldr	r1, [sl, #12]
   8b0f0:	add	r3, r3, r2, lsl #4
   8b0f4:	strb	r1, [r3, #-4]
   8b0f8:	b	882b0 <fputs@plt+0x771c0>
   8b0fc:	add	sl, fp, sl
   8b100:	mov	r1, #97	; 0x61
   8b104:	ldrd	r2, [sl, #12]
   8b108:	mov	r0, r8
   8b10c:	strd	r2, [sp, #120]	; 0x78
   8b110:	add	r2, sp, #120	; 0x78
   8b114:	mov	r3, #0
   8b118:	str	r2, [sp]
   8b11c:	mov	r2, r3
   8b120:	bl	3cb48 <fputs@plt+0x2ba58>
   8b124:	ldr	r3, [sp, #120]	; 0x78
   8b128:	add	r1, sp, #128	; 0x80
   8b12c:	str	r0, [sp, #128]	; 0x80
   8b130:	mov	r0, r8
   8b134:	ldr	r2, [sp, #124]	; 0x7c
   8b138:	str	r3, [sp, #132]	; 0x84
   8b13c:	add	r3, r3, r2
   8b140:	str	r3, [sp, #136]	; 0x88
   8b144:	bl	3d750 <fputs@plt+0x2c660>
   8b148:	ldr	r9, [fp]
   8b14c:	b	882b0 <fputs@plt+0x771c0>
   8b150:	mov	r0, #0
   8b154:	add	r9, fp, r9, lsl #4
   8b158:	add	sl, fp, sl
   8b15c:	mov	r3, r0
   8b160:	mov	r1, #155	; 0x9b
   8b164:	ldr	r2, [sl, #12]
   8b168:	str	r0, [sp]
   8b16c:	mov	r0, r8
   8b170:	bl	3cb48 <fputs@plt+0x2ba58>
   8b174:	ldr	r2, [r4, #-12]
   8b178:	add	r1, sp, #128	; 0x80
   8b17c:	str	r0, [sp, #128]	; 0x80
   8b180:	mov	r0, r8
   8b184:	ldr	r3, [r9, #20]
   8b188:	strd	r2, [sp, #132]	; 0x84
   8b18c:	bl	3d750 <fputs@plt+0x2c660>
   8b190:	ldr	r9, [fp]
   8b194:	b	882b0 <fputs@plt+0x771c0>
   8b198:	mov	r0, r8
   8b19c:	sub	r1, r4, #12
   8b1a0:	bl	3d750 <fputs@plt+0x2c660>
   8b1a4:	ldr	r9, [fp]
   8b1a8:	b	882b0 <fputs@plt+0x771c0>
   8b1ac:	add	r1, sl, #12
   8b1b0:	mov	r0, r8
   8b1b4:	add	r1, fp, r1
   8b1b8:	bl	3d750 <fputs@plt+0x2c660>
   8b1bc:	ldr	r9, [fp]
   8b1c0:	b	882b0 <fputs@plt+0x771c0>
   8b1c4:	add	sl, fp, sl
   8b1c8:	add	r8, r8, #328	; 0x148
   8b1cc:	ldrd	r2, [sl, #12]
   8b1d0:	strd	r2, [r8]
   8b1d4:	b	882b0 <fputs@plt+0x771c0>
   8b1d8:	add	sl, fp, sl
   8b1dc:	ldr	r1, [r4, #-12]
   8b1e0:	ldr	r3, [sl, #12]
   8b1e4:	ldr	r2, [sl, #16]
   8b1e8:	ldr	r9, [fp]
   8b1ec:	sub	r3, r3, r1
   8b1f0:	add	r3, r3, r2
   8b1f4:	str	r3, [r4, #-8]
   8b1f8:	b	882b0 <fputs@plt+0x771c0>
   8b1fc:	add	sl, fp, sl
   8b200:	ldr	r2, [r4, #-76]	; 0xffffffb4
   8b204:	ldr	r3, [sl, #12]
   8b208:	ldr	r1, [sl, #16]
   8b20c:	ldr	r9, [fp]
   8b210:	add	r3, r3, r1
   8b214:	sub	r3, r3, r2
   8b218:	str	r3, [r4, #-72]	; 0xffffffb8
   8b21c:	b	882b0 <fputs@plt+0x771c0>
   8b220:	add	sl, fp, sl
   8b224:	ldr	r2, [r4, #-44]	; 0xffffffd4
   8b228:	ldr	r3, [sl, #12]
   8b22c:	ldr	r1, [sl, #16]
   8b230:	ldr	r9, [fp]
   8b234:	add	r3, r3, r1
   8b238:	sub	r3, r3, r2
   8b23c:	str	r3, [r4, #-40]	; 0xffffffd8
   8b240:	b	882b0 <fputs@plt+0x771c0>
   8b244:	mov	r3, #0
   8b248:	ldr	r9, [fp]
   8b24c:	str	r3, [r4, #20]
   8b250:	str	r3, [r4, #24]
   8b254:	b	882b0 <fputs@plt+0x771c0>
   8b258:	ldr	r7, [r8, #488]	; 0x1e8
   8b25c:	cmp	r7, #0
   8b260:	beq	882b0 <fputs@plt+0x771c0>
   8b264:	ldr	r3, [r8]
   8b268:	ldrsh	r2, [r7, #34]	; 0x22
   8b26c:	str	r3, [sp, #64]	; 0x40
   8b270:	ldr	r3, [r3, #100]	; 0x64
   8b274:	cmp	r2, r3
   8b278:	bge	8c190 <fputs@plt+0x7b0a0>
   8b27c:	add	r3, sl, #12
   8b280:	ldr	r2, [r4, #-8]
   8b284:	mov	sl, #0
   8b288:	str	r3, [sp, #72]	; 0x48
   8b28c:	add	r3, fp, r3
   8b290:	mov	r1, r3
   8b294:	mov	r3, sl
   8b298:	ldr	r0, [sp, #64]	; 0x40
   8b29c:	str	r1, [sp, #68]	; 0x44
   8b2a0:	ldr	r1, [r1, #4]
   8b2a4:	add	r2, r2, r1
   8b2a8:	add	r2, r2, #2
   8b2ac:	bl	240a0 <fputs@plt+0x12fb0>
   8b2b0:	subs	r9, r0, #0
   8b2b4:	beq	8c634 <fputs@plt+0x7b544>
   8b2b8:	ldr	r1, [r4, #-12]
   8b2bc:	ldr	r2, [r4, #-8]
   8b2c0:	bl	10f58 <memcpy@plt>
   8b2c4:	ldr	r3, [r4, #-8]
   8b2c8:	mov	r0, r9
   8b2cc:	strb	sl, [r9, r3]
   8b2d0:	bl	137b8 <fputs@plt+0x26c8>
   8b2d4:	ldrsh	r0, [r7, #34]	; 0x22
   8b2d8:	cmp	r0, #0
   8b2dc:	bgt	8b2f4 <fputs@plt+0x7a204>
   8b2e0:	b	8c57c <fputs@plt+0x7b48c>
   8b2e4:	ldrsh	r0, [r7, #34]	; 0x22
   8b2e8:	add	sl, sl, #1
   8b2ec:	cmp	sl, r0
   8b2f0:	bge	8c57c <fputs@plt+0x7b48c>
   8b2f4:	ldr	r3, [r7, #4]
   8b2f8:	mov	r0, r9
   8b2fc:	ldr	r1, [r3, sl, lsl #4]
   8b300:	bl	29738 <fputs@plt+0x18648>
   8b304:	cmp	r0, #0
   8b308:	bne	8b2e4 <fputs@plt+0x7a1f4>
   8b30c:	ldr	r1, [pc, #-2096]	; 8aae4 <fputs@plt+0x799f4>
   8b310:	mov	r2, r9
   8b314:	mov	r0, r8
   8b318:	add	r1, pc, r1
   8b31c:	bl	3aac4 <fputs@plt+0x299d4>
   8b320:	mov	r1, r9
   8b324:	ldr	r0, [sp, #64]	; 0x40
   8b328:	bl	19bf4 <fputs@plt+0x8b04>
   8b32c:	ldr	r9, [fp]
   8b330:	b	882b0 <fputs@plt+0x771c0>
   8b334:	add	r3, fp, sl
   8b338:	ldr	r2, [r3, #16]
   8b33c:	cmp	r2, #5
   8b340:	beq	8c094 <fputs@plt+0x7afa4>
   8b344:	ldr	r1, [pc, #-2148]	; 8aae8 <fputs@plt+0x799f8>
   8b348:	mov	r3, #0
   8b34c:	add	sl, fp, sl
   8b350:	mov	r0, r8
   8b354:	str	r3, [r4, #-12]
   8b358:	ldr	r3, [sl, #12]
   8b35c:	add	r1, pc, r1
   8b360:	ldr	r2, [sl, #16]
   8b364:	bl	3aac4 <fputs@plt+0x299d4>
   8b368:	ldr	r9, [fp]
   8b36c:	b	882b0 <fputs@plt+0x771c0>
   8b370:	add	sl, fp, sl
   8b374:	mov	r3, #0
   8b378:	ldr	ip, [sl, #12]
   8b37c:	mov	r2, r3
   8b380:	mov	r1, r3
   8b384:	mov	r0, r8
   8b388:	str	ip, [sp]
   8b38c:	bl	90868 <fputs@plt+0x7f778>
   8b390:	mov	r2, #1
   8b394:	ldr	r0, [r8]
   8b398:	ldr	r1, [sl, #12]
   8b39c:	bl	22154 <fputs@plt+0x11064>
   8b3a0:	ldr	r9, [fp]
   8b3a4:	b	882b0 <fputs@plt+0x771c0>
   8b3a8:	mov	r1, #0
   8b3ac:	add	sl, fp, sl
   8b3b0:	ldrb	r3, [sl, #12]
   8b3b4:	mov	r0, r8
   8b3b8:	sub	r2, r4, #12
   8b3bc:	str	r1, [sp]
   8b3c0:	sub	r1, r4, #28
   8b3c4:	bl	90868 <fputs@plt+0x7f778>
   8b3c8:	ldr	r9, [fp]
   8b3cc:	b	882b0 <fputs@plt+0x771c0>
   8b3d0:	add	sl, fp, sl
   8b3d4:	mov	r3, #1
   8b3d8:	str	r3, [sl, #12]
   8b3dc:	b	882b0 <fputs@plt+0x771c0>
   8b3e0:	mov	r3, #1
   8b3e4:	ldr	r9, [fp]
   8b3e8:	str	r3, [r4, #-28]	; 0xffffffe4
   8b3ec:	b	882b0 <fputs@plt+0x771c0>
   8b3f0:	mov	r3, #0
   8b3f4:	ldr	r9, [fp]
   8b3f8:	str	r3, [r4, #20]
   8b3fc:	b	882b0 <fputs@plt+0x771c0>
   8b400:	ldrb	r3, [r8, #24]
   8b404:	ldr	r2, [r8]
   8b408:	add	r3, r3, #1
   8b40c:	strb	r3, [r8, #24]
   8b410:	ldr	r3, [r2, #256]	; 0x100
   8b414:	ldr	r9, [fp]
   8b418:	add	r3, r3, #1
   8b41c:	str	r3, [r2, #256]	; 0x100
   8b420:	b	882b0 <fputs@plt+0x771c0>
   8b424:	ldr	ip, [r4, #-28]	; 0xffffffe4
   8b428:	mov	r3, #0
   8b42c:	add	r2, sl, #12
   8b430:	add	r2, fp, r2
   8b434:	mov	r0, r8
   8b438:	sub	r1, r4, #12
   8b43c:	str	r3, [sp]
   8b440:	str	r3, [sp, #4]
   8b444:	ldr	r3, [r4, #-60]	; 0xffffffc4
   8b448:	str	ip, [sp, #8]
   8b44c:	bl	7a6b0 <fputs@plt+0x695c0>
   8b450:	ldr	r9, [fp]
   8b454:	b	882b0 <fputs@plt+0x771c0>
   8b458:	add	r2, sl, #12
   8b45c:	mov	r0, r8
   8b460:	add	r2, fp, r2
   8b464:	mov	r1, #2
   8b468:	bl	3aca0 <fputs@plt+0x29bb0>
   8b46c:	ldr	r9, [fp]
   8b470:	b	882b0 <fputs@plt+0x771c0>
   8b474:	add	r2, sl, #12
   8b478:	mov	r0, r8
   8b47c:	add	r2, fp, r2
   8b480:	mov	r1, #1
   8b484:	bl	3aca0 <fputs@plt+0x29bb0>
   8b488:	ldr	r9, [fp]
   8b48c:	b	882b0 <fputs@plt+0x771c0>
   8b490:	add	r2, sl, #12
   8b494:	mov	r0, r8
   8b498:	add	r2, fp, r2
   8b49c:	mov	r1, #0
   8b4a0:	bl	3aca0 <fputs@plt+0x29bb0>
   8b4a4:	ldr	r9, [fp]
   8b4a8:	b	882b0 <fputs@plt+0x771c0>
   8b4ac:	ldr	r2, [pc, #-2504]	; 8aaec <fputs@plt+0x799fc>
   8b4b0:	mov	ip, #0
   8b4b4:	mov	r1, #22
   8b4b8:	mov	r3, ip
   8b4bc:	mov	r0, r8
   8b4c0:	str	ip, [sp]
   8b4c4:	add	r2, pc, r2
   8b4c8:	bl	3abe0 <fputs@plt+0x29af0>
   8b4cc:	cmp	r0, #0
   8b4d0:	bne	8c08c <fputs@plt+0x7af9c>
   8b4d4:	ldr	r0, [r8, #8]
   8b4d8:	cmp	r0, #0
   8b4dc:	beq	8c0bc <fputs@plt+0x7afcc>
   8b4e0:	mov	r1, #0
   8b4e4:	mov	r3, #1
   8b4e8:	mov	r2, r3
   8b4ec:	str	r1, [sp]
   8b4f0:	mov	r1, r3
   8b4f4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8b4f8:	ldr	r9, [fp]
   8b4fc:	b	882b0 <fputs@plt+0x771c0>
   8b500:	ldr	r2, [pc, #-2584]	; 8aaf0 <fputs@plt+0x79a00>
   8b504:	mov	ip, #0
   8b508:	mov	r1, #22
   8b50c:	mov	r3, ip
   8b510:	mov	r0, r8
   8b514:	str	ip, [sp]
   8b518:	add	r2, pc, r2
   8b51c:	bl	3abe0 <fputs@plt+0x29af0>
   8b520:	cmp	r0, #0
   8b524:	bne	8bfb4 <fputs@plt+0x7aec4>
   8b528:	ldr	r0, [r8, #8]
   8b52c:	cmp	r0, #0
   8b530:	beq	8c178 <fputs@plt+0x7b088>
   8b534:	mov	r1, #0
   8b538:	mov	r2, #1
   8b53c:	mov	r3, r1
   8b540:	str	r1, [sp]
   8b544:	mov	r1, r2
   8b548:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8b54c:	ldr	r9, [fp]
   8b550:	b	882b0 <fputs@plt+0x771c0>
   8b554:	mov	r3, #0
   8b558:	ldr	r9, [fp]
   8b55c:	str	r3, [r4, #-28]	; 0xffffffe4
   8b560:	b	882b0 <fputs@plt+0x771c0>
   8b564:	mov	r3, #0
   8b568:	ldr	r9, [fp]
   8b56c:	str	r3, [r4, #-12]
   8b570:	b	882b0 <fputs@plt+0x771c0>
   8b574:	mov	ip, #0
   8b578:	ldr	r2, [pc, #-2700]	; 8aaf4 <fputs@plt+0x79a04>
   8b57c:	mov	r1, #22
   8b580:	mov	r3, ip
   8b584:	mov	r0, r8
   8b588:	ldr	sl, [r8]
   8b58c:	str	ip, [sp]
   8b590:	ldr	ip, [r4, #-12]
   8b594:	add	r2, pc, r2
   8b598:	str	ip, [sp, #64]	; 0x40
   8b59c:	bl	3abe0 <fputs@plt+0x29af0>
   8b5a0:	subs	r7, r0, #0
   8b5a4:	bne	8bfc4 <fputs@plt+0x7aed4>
   8b5a8:	ldr	r9, [r8, #8]
   8b5ac:	cmp	r9, #0
   8b5b0:	beq	8c8c8 <fputs@plt+0x7b7d8>
   8b5b4:	ldr	r3, [sp, #64]	; 0x40
   8b5b8:	cmp	r3, #7
   8b5bc:	beq	8b658 <fputs@plt+0x7a568>
   8b5c0:	ldr	r3, [sl, #20]
   8b5c4:	cmp	r3, #0
   8b5c8:	ble	8b658 <fputs@plt+0x7a568>
   8b5cc:	ldr	r3, [sp, #64]	; 0x40
   8b5d0:	mov	r8, #0
   8b5d4:	str	r4, [sp, #64]	; 0x40
   8b5d8:	cmp	r3, #9
   8b5dc:	moveq	r3, #2
   8b5e0:	movne	r3, #1
   8b5e4:	mov	r4, r3
   8b5e8:	mov	r3, r4
   8b5ec:	mov	r2, r7
   8b5f0:	str	r8, [sp]
   8b5f4:	mov	r1, #2
   8b5f8:	mov	r0, r9
   8b5fc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8b600:	ldr	r3, [r9, #96]	; 0x60
   8b604:	mov	r2, #1
   8b608:	cmp	r7, #1
   8b60c:	lsl	r2, r2, r7
   8b610:	orr	r3, r3, r2
   8b614:	str	r3, [r9, #96]	; 0x60
   8b618:	beq	8b644 <fputs@plt+0x7a554>
   8b61c:	ldr	r3, [r9]
   8b620:	ldr	r3, [r3, #16]
   8b624:	add	r3, r3, r7, lsl #4
   8b628:	ldr	r3, [r3, #4]
   8b62c:	ldrb	r3, [r3, #9]
   8b630:	cmp	r3, #0
   8b634:	beq	8b644 <fputs@plt+0x7a554>
   8b638:	ldr	r3, [r9, #100]	; 0x64
   8b63c:	orr	r2, r3, r2
   8b640:	str	r2, [r9, #100]	; 0x64
   8b644:	ldr	r3, [sl, #20]
   8b648:	add	r7, r7, #1
   8b64c:	cmp	r7, r3
   8b650:	blt	8b5e8 <fputs@plt+0x7a4f8>
   8b654:	ldr	r4, [sp, #64]	; 0x40
   8b658:	mov	r1, #0
   8b65c:	mov	r0, r9
   8b660:	mov	r3, r1
   8b664:	mov	r2, r1
   8b668:	str	r1, [sp]
   8b66c:	mov	r1, #1
   8b670:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8b674:	ldr	r9, [fp]
   8b678:	b	882b0 <fputs@plt+0x771c0>
   8b67c:	ldrb	r3, [r8, #18]
   8b680:	cmp	r3, #0
   8b684:	bne	882b0 <fputs@plt+0x771c0>
   8b688:	ldr	r3, [r8]
   8b68c:	str	r3, [sp, #68]	; 0x44
   8b690:	ldrb	r3, [r3, #69]	; 0x45
   8b694:	cmp	r3, #0
   8b698:	bne	8bea0 <fputs@plt+0x7adb0>
   8b69c:	ldr	r3, [r8, #68]	; 0x44
   8b6a0:	cmp	r3, #0
   8b6a4:	bne	8bea0 <fputs@plt+0x7adb0>
   8b6a8:	ldr	r3, [r8, #8]
   8b6ac:	cmp	r3, #0
   8b6b0:	str	r3, [sp, #64]	; 0x40
   8b6b4:	beq	8c35c <fputs@plt+0x7b26c>
   8b6b8:	ldr	r7, [sp, #64]	; 0x40
   8b6bc:	mov	r1, #61	; 0x3d
   8b6c0:	mov	r0, r7
   8b6c4:	bl	20f04 <fputs@plt+0xfe14>
   8b6c8:	cmp	r0, #0
   8b6cc:	bne	8b6bc <fputs@plt+0x7a5cc>
   8b6d0:	mov	r3, r0
   8b6d4:	mov	r2, r0
   8b6d8:	str	r0, [sp]
   8b6dc:	mov	r1, #21
   8b6e0:	str	r0, [sp, #84]	; 0x54
   8b6e4:	ldr	r0, [sp, #64]	; 0x40
   8b6e8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8b6ec:	ldr	r3, [sp, #68]	; 0x44
   8b6f0:	ldrb	r3, [r3, #69]	; 0x45
   8b6f4:	cmp	r3, #0
   8b6f8:	bne	8c374 <fputs@plt+0x7b284>
   8b6fc:	ldr	r1, [r8, #340]	; 0x154
   8b700:	cmp	r1, #0
   8b704:	bne	8b714 <fputs@plt+0x7a624>
   8b708:	ldr	r3, [r8, #324]	; 0x144
   8b70c:	cmp	r3, #0
   8b710:	beq	8cd8c <fputs@plt+0x7bc9c>
   8b714:	ldr	lr, [sp, #64]	; 0x40
   8b718:	ldr	r3, [lr]
   8b71c:	ldr	r0, [lr, #32]
   8b720:	ldr	r2, [lr, #24]
   8b724:	sub	ip, r0, #1
   8b728:	str	ip, [r2, #96]	; 0x60
   8b72c:	ldrb	r3, [r3, #69]	; 0x45
   8b730:	cmp	r3, #0
   8b734:	bne	8cd04 <fputs@plt+0x7bc14>
   8b738:	ldr	r3, [lr, #4]
   8b73c:	ldr	ip, [sp, #68]	; 0x44
   8b740:	ldr	r2, [ip, #20]
   8b744:	str	r0, [r3, #8]
   8b748:	cmp	r2, #0
   8b74c:	ble	8b834 <fputs@plt+0x7a744>
   8b750:	mov	r7, #0
   8b754:	mov	r9, #1
   8b758:	strd	r4, [sp, #72]	; 0x48
   8b75c:	add	sl, r8, #344	; 0x158
   8b760:	mov	r5, ip
   8b764:	ldr	r4, [sp, #64]	; 0x40
   8b768:	b	8b770 <fputs@plt+0x7a680>
   8b76c:	ldr	r1, [r8, #340]	; 0x154
   8b770:	lsl	r3, r9, r7
   8b774:	tst	r3, r1
   8b778:	beq	8b824 <fputs@plt+0x7a734>
   8b77c:	ldr	r2, [r4, #96]	; 0x60
   8b780:	cmp	r7, #1
   8b784:	lsl	lr, r7, #4
   8b788:	orr	r2, r2, r3
   8b78c:	str	r2, [r4, #96]	; 0x60
   8b790:	beq	8b7bc <fputs@plt+0x7a6cc>
   8b794:	ldr	r2, [r4]
   8b798:	ldr	r2, [r2, #16]
   8b79c:	add	r2, r2, lr
   8b7a0:	ldr	r2, [r2, #4]
   8b7a4:	ldrb	r2, [r2, #9]
   8b7a8:	cmp	r2, #0
   8b7ac:	beq	8b7bc <fputs@plt+0x7a6cc>
   8b7b0:	ldr	r2, [r4, #100]	; 0x64
   8b7b4:	orr	r2, r2, r3
   8b7b8:	str	r2, [r4, #100]	; 0x64
   8b7bc:	ldr	ip, [r5, #16]
   8b7c0:	mov	r2, r7
   8b7c4:	mov	r1, #2
   8b7c8:	mov	r0, r4
   8b7cc:	add	ip, ip, lr
   8b7d0:	ldr	lr, [r8, #336]	; 0x150
   8b7d4:	ldr	ip, [ip, #12]
   8b7d8:	tst	r3, lr
   8b7dc:	movne	r3, #1
   8b7e0:	moveq	r3, #0
   8b7e4:	ldr	ip, [ip, #4]
   8b7e8:	str	ip, [sp, #4]
   8b7ec:	ldr	ip, [sl, r7, lsl #2]
   8b7f0:	str	ip, [sp]
   8b7f4:	bl	2e5f0 <fputs@plt+0x1d500>
   8b7f8:	ldrb	r3, [r5, #149]	; 0x95
   8b7fc:	cmp	r3, #0
   8b800:	bne	8b820 <fputs@plt+0x7a730>
   8b804:	ldr	r3, [r4]
   8b808:	ldrb	r3, [r3, #69]	; 0x45
   8b80c:	cmp	r3, #0
   8b810:	bne	8b820 <fputs@plt+0x7a730>
   8b814:	mov	r1, #1
   8b818:	mov	r0, r4
   8b81c:	bl	1bc28 <fputs@plt+0xab38>
   8b820:	ldr	r2, [r5, #20]
   8b824:	add	r7, r7, #1
   8b828:	cmp	r7, r2
   8b82c:	blt	8b76c <fputs@plt+0x7a67c>
   8b830:	ldrd	r4, [sp, #72]	; 0x48
   8b834:	ldr	r3, [r8, #456]	; 0x1c8
   8b838:	cmp	r3, #0
   8b83c:	ble	8b8c0 <fputs@plt+0x7a7d0>
   8b840:	ldr	r7, [sp, #68]	; 0x44
   8b844:	mov	r9, #0
   8b848:	mov	sl, r9
   8b84c:	str	r4, [sp, #72]	; 0x48
   8b850:	ldr	r3, [r8, #524]	; 0x20c
   8b854:	ldr	r3, [r3, r9, lsl #2]
   8b858:	ldr	r4, [r3, #56]	; 0x38
   8b85c:	cmp	r4, #0
   8b860:	bne	8b874 <fputs@plt+0x7a784>
   8b864:	b	8b880 <fputs@plt+0x7a790>
   8b868:	ldr	r4, [r4, #24]
   8b86c:	cmp	r4, #0
   8b870:	beq	8b880 <fputs@plt+0x7a790>
   8b874:	ldr	r3, [r4]
   8b878:	cmp	r7, r3
   8b87c:	bne	8b868 <fputs@plt+0x7a778>
   8b880:	mov	r3, #0
   8b884:	mov	r1, #149	; 0x95
   8b888:	str	sl, [sp]
   8b88c:	mov	r2, r3
   8b890:	ldr	r0, [sp, #64]	; 0x40
   8b894:	add	r9, r9, #1
   8b898:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8b89c:	mov	r1, r0
   8b8a0:	mvn	r3, #9
   8b8a4:	ldr	r0, [sp, #64]	; 0x40
   8b8a8:	mov	r2, r4
   8b8ac:	bl	2300c <fputs@plt+0x11f1c>
   8b8b0:	ldr	r3, [r8, #456]	; 0x1c8
   8b8b4:	cmp	r9, r3
   8b8b8:	blt	8b850 <fputs@plt+0x7a760>
   8b8bc:	ldr	r4, [sp, #72]	; 0x48
   8b8c0:	mov	r3, #0
   8b8c4:	ldr	sl, [r8, #8]
   8b8c8:	str	r3, [r8, #456]	; 0x1c8
   8b8cc:	cmp	sl, r3
   8b8d0:	beq	8cd9c <fputs@plt+0x7bcac>
   8b8d4:	ldr	r3, [r8, #404]	; 0x194
   8b8d8:	cmp	r3, #0
   8b8dc:	movgt	r9, #0
   8b8e0:	ble	8b930 <fputs@plt+0x7a840>
   8b8e4:	ldr	r3, [r8, #408]	; 0x198
   8b8e8:	mov	r1, #148	; 0x94
   8b8ec:	mov	r0, sl
   8b8f0:	add	ip, r3, r9, lsl #4
   8b8f4:	ldr	r2, [r3, r9, lsl #4]
   8b8f8:	add	r9, r9, #1
   8b8fc:	ldrb	lr, [ip, #8]
   8b900:	ldr	r3, [ip, #4]
   8b904:	ldr	r7, [ip, #12]
   8b908:	str	lr, [sp]
   8b90c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8b910:	mov	r1, r0
   8b914:	mvn	r3, #1
   8b918:	mov	r0, sl
   8b91c:	mov	r2, r7
   8b920:	bl	2300c <fputs@plt+0x11f1c>
   8b924:	ldr	r3, [r8, #404]	; 0x194
   8b928:	cmp	r9, r3
   8b92c:	blt	8b8e4 <fputs@plt+0x7a7f4>
   8b930:	ldr	r2, [r8]
   8b934:	ldr	sl, [r8, #412]	; 0x19c
   8b938:	ldr	r1, [r8, #8]
   8b93c:	cmp	sl, #0
   8b940:	beq	8ba04 <fputs@plt+0x7a914>
   8b944:	ldr	r3, [pc, #-3668]	; 8aaf8 <fputs@plt+0x79a08>
   8b948:	strd	r4, [sp, #76]	; 0x4c
   8b94c:	mov	r4, r2
   8b950:	mov	r5, r1
   8b954:	add	r3, pc, r3
   8b958:	add	r3, r3, #2288	; 0x8f0
   8b95c:	add	r3, r3, #12
   8b960:	str	r3, [sp, #72]	; 0x48
   8b964:	b	8b9a0 <fputs@plt+0x7a8b0>
   8b968:	mov	r3, #16
   8b96c:	str	r7, [r0, #8]
   8b970:	str	r7, [r0, #52]	; 0x34
   8b974:	strb	r3, [r0, #63]	; 0x3f
   8b978:	add	r3, r7, #1
   8b97c:	ldr	sl, [sl]
   8b980:	str	r3, [r0, #12]
   8b984:	str	r9, [r0, #64]	; 0x40
   8b988:	str	r7, [r0, #72]	; 0x48
   8b98c:	str	r3, [r0, #88]	; 0x58
   8b990:	cmp	sl, #0
   8b994:	str	r7, [r0, #112]	; 0x70
   8b998:	str	r7, [r0, #168]	; 0xa8
   8b99c:	beq	8ba00 <fputs@plt+0x7a910>
   8b9a0:	ldr	ip, [sl, #8]
   8b9a4:	mov	r1, #0
   8b9a8:	mov	r0, r8
   8b9ac:	ldr	r3, [r4, #16]
   8b9b0:	ldr	r7, [sl, #12]
   8b9b4:	mov	r2, ip
   8b9b8:	add	r3, r3, ip, lsl #4
   8b9bc:	mov	ip, #54	; 0x36
   8b9c0:	ldr	r3, [r3, #12]
   8b9c4:	sub	r9, r7, #1
   8b9c8:	ldr	r3, [r3, #72]	; 0x48
   8b9cc:	str	ip, [sp]
   8b9d0:	bl	3f960 <fputs@plt+0x2e870>
   8b9d4:	ldr	r3, [sl, #4]
   8b9d8:	mov	r1, r9
   8b9dc:	mov	r0, r5
   8b9e0:	ldr	r2, [r3]
   8b9e4:	bl	2e638 <fputs@plt+0x1d548>
   8b9e8:	mov	r1, #10
   8b9ec:	mov	r0, r5
   8b9f0:	ldr	r2, [sp, #72]	; 0x48
   8b9f4:	bl	30148 <fputs@plt+0x1f058>
   8b9f8:	cmp	r0, #0
   8b9fc:	bne	8b968 <fputs@plt+0x7a878>
   8ba00:	ldrd	r4, [sp, #76]	; 0x4c
   8ba04:	ldr	r9, [r8, #324]	; 0x144
   8ba08:	cmp	r9, #0
   8ba0c:	beq	8ba54 <fputs@plt+0x7a964>
   8ba10:	mov	r7, #0
   8ba14:	strb	r7, [r8, #23]
   8ba18:	ldr	r3, [r9]
   8ba1c:	cmp	r3, r7
   8ba20:	ble	8ba54 <fputs@plt+0x7a964>
   8ba24:	ldr	sl, [sp, #84]	; 0x54
   8ba28:	mov	r0, r8
   8ba2c:	add	sl, sl, #1
   8ba30:	ldr	r3, [r9, #4]
   8ba34:	add	r2, r3, r7
   8ba38:	ldr	r1, [r3, r7]
   8ba3c:	add	r7, r7, #20
   8ba40:	ldr	r2, [r2, #16]
   8ba44:	bl	62638 <fputs@plt+0x51548>
   8ba48:	ldr	r3, [r9]
   8ba4c:	cmp	sl, r3
   8ba50:	blt	8ba28 <fputs@plt+0x7a938>
   8ba54:	mov	r0, #0
   8ba58:	mov	r3, #1
   8ba5c:	mov	r2, r0
   8ba60:	mov	r1, #13
   8ba64:	str	r0, [sp]
   8ba68:	ldr	r0, [sp, #64]	; 0x40
   8ba6c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8ba70:	ldr	r3, [r8, #68]	; 0x44
   8ba74:	cmp	r3, #0
   8ba78:	bne	8c374 <fputs@plt+0x7b284>
   8ba7c:	ldr	r3, [sp, #68]	; 0x44
   8ba80:	ldrb	r3, [r3, #69]	; 0x45
   8ba84:	cmp	r3, #0
   8ba88:	bne	8c374 <fputs@plt+0x7b284>
   8ba8c:	ldr	r3, [r8, #412]	; 0x19c
   8ba90:	cmp	r3, #0
   8ba94:	beq	8baa8 <fputs@plt+0x7a9b8>
   8ba98:	ldr	r3, [r8, #72]	; 0x48
   8ba9c:	cmp	r3, #0
   8baa0:	moveq	r3, #1
   8baa4:	streq	r3, [r8, #72]	; 0x48
   8baa8:	mov	r1, r8
   8baac:	ldr	r0, [sp, #64]	; 0x40
   8bab0:	bl	2466c <fputs@plt+0x1357c>
   8bab4:	mov	r3, #101	; 0x65
   8bab8:	ldr	r9, [fp]
   8babc:	str	r3, [r8, #12]
   8bac0:	b	882b0 <fputs@plt+0x771c0>
   8bac4:	mov	r3, #0
   8bac8:	str	r3, [r8, #332]	; 0x14c
   8bacc:	b	882b0 <fputs@plt+0x771c0>
   8bad0:	mov	r3, #1
   8bad4:	ldr	r9, [fp]
   8bad8:	str	r3, [r4, #-12]
   8badc:	b	882b0 <fputs@plt+0x771c0>
   8bae0:	add	sl, fp, sl
   8bae4:	ldr	r9, [fp]
   8bae8:	ldr	r3, [sl, #12]
   8baec:	str	r3, [r4, #-12]
   8baf0:	b	882b0 <fputs@plt+0x771c0>
   8baf4:	add	sl, fp, sl
   8baf8:	ldrb	r3, [sl, #10]
   8bafc:	str	r3, [sl, #12]
   8bb00:	b	882b0 <fputs@plt+0x771c0>
   8bb04:	mov	r3, #7
   8bb08:	ldr	r9, [fp]
   8bb0c:	str	r3, [r4, #20]
   8bb10:	b	882b0 <fputs@plt+0x771c0>
   8bb14:	mov	r3, #2
   8bb18:	strb	r3, [r8, #453]	; 0x1c5
   8bb1c:	b	882b0 <fputs@plt+0x771c0>
   8bb20:	mov	r3, #1
   8bb24:	strb	r3, [r8, #453]	; 0x1c5
   8bb28:	b	882b0 <fputs@plt+0x771c0>
   8bb2c:	mov	r3, #0
   8bb30:	ldr	r9, [fp]
   8bb34:	str	r3, [r4, #-28]	; 0xffffffe4
   8bb38:	str	r3, [r4, #-24]	; 0xffffffe8
   8bb3c:	b	882b0 <fputs@plt+0x771c0>
   8bb40:	mov	r3, #0
   8bb44:	ldr	r9, [fp]
   8bb48:	str	r3, [r4, #-12]
   8bb4c:	str	r3, [r4, #-8]
   8bb50:	b	882b0 <fputs@plt+0x771c0>
   8bb54:	add	sl, fp, sl
   8bb58:	ldr	r3, [r4, #-12]
   8bb5c:	ldr	r2, [sl, #12]
   8bb60:	ldr	r1, [sl, #16]
   8bb64:	ldr	r9, [fp]
   8bb68:	bic	r3, r3, r1
   8bb6c:	orr	r3, r3, r2
   8bb70:	str	r3, [r4, #-12]
   8bb74:	b	882b0 <fputs@plt+0x771c0>
   8bb78:	mov	r3, #0
   8bb7c:	ldr	r9, [fp]
   8bb80:	str	r3, [r4, #20]
   8bb84:	b	882b0 <fputs@plt+0x771c0>
   8bb88:	ldr	r7, [r8, #488]	; 0x1e8
   8bb8c:	cmp	r7, #0
   8bb90:	beq	882b0 <fputs@plt+0x771c0>
   8bb94:	ldr	r0, [r8]
   8bb98:	add	r1, sl, #12
   8bb9c:	add	r1, fp, r1
   8bba0:	ldrsh	r9, [r7, #34]	; 0x22
   8bba4:	str	r0, [sp, #64]	; 0x40
   8bba8:	bl	230c8 <fputs@plt+0x11fd8>
   8bbac:	subs	sl, r0, #0
   8bbb0:	beq	8c4e8 <fputs@plt+0x7b3f8>
   8bbb4:	mov	r0, r8
   8bbb8:	mov	r1, sl
   8bbbc:	bl	3f77c <fputs@plt+0x2e68c>
   8bbc0:	cmp	r0, #0
   8bbc4:	beq	8c8b4 <fputs@plt+0x7b7c4>
   8bbc8:	ldr	r2, [r7, #4]
   8bbcc:	sub	r9, r9, #1
   8bbd0:	lsl	r8, r9, #4
   8bbd4:	ldr	r0, [sp, #64]	; 0x40
   8bbd8:	add	r2, r2, r8
   8bbdc:	ldr	r1, [r2, #8]
   8bbe0:	bl	19bf4 <fputs@plt+0x8b04>
   8bbe4:	ldrd	r2, [r7, #4]
   8bbe8:	add	r7, r2, r8
   8bbec:	cmp	r3, #0
   8bbf0:	ldreq	r9, [fp]
   8bbf4:	str	sl, [r7, #8]
   8bbf8:	beq	882b0 <fputs@plt+0x771c0>
   8bbfc:	ldr	r2, [r3, #4]
   8bc00:	ldrsh	r2, [r2]
   8bc04:	cmp	r9, r2
   8bc08:	bne	8bc18 <fputs@plt+0x7ab28>
   8bc0c:	ldr	r1, [r7, #8]
   8bc10:	ldr	r2, [r3, #32]
   8bc14:	str	r1, [r2]
   8bc18:	ldr	r3, [r3, #20]
   8bc1c:	cmp	r3, #0
   8bc20:	bne	8bbfc <fputs@plt+0x7ab0c>
   8bc24:	ldr	r9, [fp]
   8bc28:	b	882b0 <fputs@plt+0x771c0>
   8bc2c:	ldr	r3, [r8, #488]	; 0x1e8
   8bc30:	cmp	r3, #0
   8bc34:	beq	882b0 <fputs@plt+0x771c0>
   8bc38:	ldr	r3, [r3, #16]
   8bc3c:	cmp	r3, #0
   8bc40:	beq	882b0 <fputs@plt+0x771c0>
   8bc44:	add	sl, fp, sl
   8bc48:	ldr	r2, [sl, #12]
   8bc4c:	strb	r2, [r3, #24]
   8bc50:	b	882b0 <fputs@plt+0x771c0>
   8bc54:	add	sl, fp, sl
   8bc58:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8bc5c:	mov	ip, #0
   8bc60:	mov	r0, r8
   8bc64:	mov	r3, ip
   8bc68:	ldr	lr, [sl, #12]
   8bc6c:	mov	r2, ip
   8bc70:	stm	sp, {r1, lr}
   8bc74:	mov	r1, ip
   8bc78:	str	ip, [sp, #8]
   8bc7c:	str	ip, [sp, #12]
   8bc80:	str	ip, [sp, #16]
   8bc84:	str	ip, [sp, #20]
   8bc88:	bl	8f368 <fputs@plt+0x7e278>
   8bc8c:	ldr	r9, [fp]
   8bc90:	b	882b0 <fputs@plt+0x771c0>
   8bc94:	mov	r3, #0
   8bc98:	add	sl, fp, sl
   8bc9c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8bca0:	mov	r0, r8
   8bca4:	str	r3, [sp]
   8bca8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   8bcac:	ldr	r2, [sl, #12]
   8bcb0:	bl	90474 <fputs@plt+0x7f384>
   8bcb4:	ldr	r9, [fp]
   8bcb8:	b	882b0 <fputs@plt+0x771c0>
   8bcbc:	mov	r3, #0
   8bcc0:	ldr	r9, [fp]
   8bcc4:	str	r3, [r4, #-12]
   8bcc8:	b	882b0 <fputs@plt+0x771c0>
   8bccc:	mov	r3, #8
   8bcd0:	ldr	r9, [fp]
   8bcd4:	str	r3, [r4, #-12]
   8bcd8:	b	882b0 <fputs@plt+0x771c0>
   8bcdc:	mov	r3, #7
   8bce0:	ldr	r9, [fp]
   8bce4:	str	r3, [r4, #-12]
   8bce8:	b	882b0 <fputs@plt+0x771c0>
   8bcec:	add	sl, fp, sl
   8bcf0:	mov	r2, #65280	; 0xff00
   8bcf4:	ldr	r9, [fp]
   8bcf8:	ldr	r3, [sl, #12]
   8bcfc:	str	r2, [r4, #-24]	; 0xffffffe8
   8bd00:	lsl	r3, r3, #8
   8bd04:	str	r3, [r4, #-28]	; 0xffffffe4
   8bd08:	b	882b0 <fputs@plt+0x771c0>
   8bd0c:	add	sl, fp, sl
   8bd10:	mov	r2, #255	; 0xff
   8bd14:	ldr	r9, [fp]
   8bd18:	ldr	r3, [sl, #12]
   8bd1c:	str	r3, [r4, #-28]	; 0xffffffe4
   8bd20:	str	r2, [r4, #-24]	; 0xffffffe8
   8bd24:	b	882b0 <fputs@plt+0x771c0>
   8bd28:	add	sl, fp, sl
   8bd2c:	mov	r3, #6
   8bd30:	str	r3, [sl, #12]
   8bd34:	b	882b0 <fputs@plt+0x771c0>
   8bd38:	add	sl, fp, sl
   8bd3c:	mov	r3, #9
   8bd40:	str	r3, [sl, #12]
   8bd44:	b	882b0 <fputs@plt+0x771c0>
   8bd48:	add	sl, fp, sl
   8bd4c:	mov	r0, r8
   8bd50:	ldr	r3, [r4, #-12]
   8bd54:	sub	r2, r4, #28
   8bd58:	mov	r1, #0
   8bd5c:	ldr	ip, [sl, #12]
   8bd60:	str	ip, [sp]
   8bd64:	bl	3d884 <fputs@plt+0x2c794>
   8bd68:	ldr	r9, [fp]
   8bd6c:	b	882b0 <fputs@plt+0x771c0>
   8bd70:	mov	r0, r8
   8bd74:	ldr	r1, [r4, #-12]
   8bd78:	bl	30c34 <fputs@plt+0x1fb44>
   8bd7c:	ldr	r9, [fp]
   8bd80:	b	882b0 <fputs@plt+0x771c0>
   8bd84:	ldr	r0, [lr, #12]
   8bd88:	mov	r2, r6
   8bd8c:	mov	r1, r5
   8bd90:	add	r0, r0, #40	; 0x28
   8bd94:	bl	149a8 <fputs@plt+0x38b8>
   8bd98:	cmp	r0, #0
   8bd9c:	beq	8bdac <fputs@plt+0x7acbc>
   8bda0:	ldr	r1, [r0, #8]
   8bda4:	cmp	r1, #0
   8bda8:	bne	8c3e0 <fputs@plt+0x7b2f0>
   8bdac:	ldr	fp, [r8, #20]
   8bdb0:	b	89628 <fputs@plt+0x78538>
   8bdb4:	ldrb	r3, [sl, #148]	; 0x94
   8bdb8:	cmp	r3, #1
   8bdbc:	moveq	r2, r0
   8bdc0:	strbeq	r3, [sl, #150]	; 0x96
   8bdc4:	streq	r2, [sp, #64]	; 0x40
   8bdc8:	beq	8823c <fputs@plt+0x7714c>
   8bdcc:	mov	r3, #0
   8bdd0:	str	r3, [sp, #64]	; 0x40
   8bdd4:	b	8823c <fputs@plt+0x7714c>
   8bdd8:	mov	sl, #0
   8bddc:	b	88a40 <fputs@plt+0x77950>
   8bde0:	ldrb	r2, [r2]
   8bde4:	cmp	r2, #101	; 0x65
   8bde8:	beq	8ca18 <fputs@plt+0x7b928>
   8bdec:	ldr	r9, [fp]
   8bdf0:	b	882b0 <fputs@plt+0x771c0>
   8bdf4:	ldrb	r2, [r2]
   8bdf8:	cmp	r2, #101	; 0x65
   8bdfc:	beq	8c984 <fputs@plt+0x7b894>
   8be00:	ldr	r9, [fp]
   8be04:	b	882b0 <fputs@plt+0x771c0>
   8be08:	ldr	r9, [fp]
   8be0c:	b	882b0 <fputs@plt+0x771c0>
   8be10:	cmp	r9, #0
   8be14:	beq	89abc <fputs@plt+0x789cc>
   8be18:	mov	r1, r9
   8be1c:	mov	r0, r7
   8be20:	bl	1c720 <fputs@plt+0xb630>
   8be24:	b	89abc <fputs@plt+0x789cc>
   8be28:	mov	r0, r8
   8be2c:	bl	2e580 <fputs@plt+0x1d490>
   8be30:	subs	r7, r0, #0
   8be34:	bne	8984c <fputs@plt+0x7875c>
   8be38:	ldr	r9, [fp]
   8be3c:	b	882b0 <fputs@plt+0x771c0>
   8be40:	ldr	r1, [pc, #4084]	; 8ce3c <fputs@plt+0x7bd4c>
   8be44:	mov	r0, r8
   8be48:	add	r1, pc, r1
   8be4c:	bl	3aac4 <fputs@plt+0x299d4>
   8be50:	b	8a0ac <fputs@plt+0x78fbc>
   8be54:	ldr	r9, [fp]
   8be58:	b	882b0 <fputs@plt+0x771c0>
   8be5c:	ldr	r9, [fp]
   8be60:	b	882b0 <fputs@plt+0x771c0>
   8be64:	mov	r1, r0
   8be68:	mov	r0, r8
   8be6c:	bl	3ca68 <fputs@plt+0x2b978>
   8be70:	ldr	r9, [fp]
   8be74:	b	882b0 <fputs@plt+0x771c0>
   8be78:	mov	r1, r0
   8be7c:	mov	r0, r8
   8be80:	bl	3ca68 <fputs@plt+0x2b978>
   8be84:	ldr	r9, [fp]
   8be88:	b	882b0 <fputs@plt+0x771c0>
   8be8c:	mov	r1, r0
   8be90:	mov	r0, r8
   8be94:	bl	3ca68 <fputs@plt+0x2b978>
   8be98:	ldr	r9, [fp]
   8be9c:	b	882b0 <fputs@plt+0x771c0>
   8bea0:	ldr	r3, [r8, #12]
   8bea4:	cmp	r3, #0
   8bea8:	moveq	r3, #1
   8beac:	streq	r3, [r8, #12]
   8beb0:	b	882b0 <fputs@plt+0x771c0>
   8beb4:	ldr	r9, [fp]
   8beb8:	b	882b0 <fputs@plt+0x771c0>
   8bebc:	mov	r0, sl
   8bec0:	bl	10f34 <strlen@plt>
   8bec4:	ldrb	r3, [sl]
   8bec8:	bic	r2, r0, #-1073741824	; 0xc0000000
   8becc:	str	r2, [sp, #72]	; 0x48
   8bed0:	cmp	r3, #63	; 0x3f
   8bed4:	beq	8caec <fputs@plt+0x7b9fc>
   8bed8:	ldr	r9, [r8, #448]	; 0x1c0
   8bedc:	cmp	r9, #0
   8bee0:	ble	8bf3c <fputs@plt+0x7ae4c>
   8bee4:	ldr	r3, [r8, #476]	; 0x1dc
   8bee8:	mov	r7, #0
   8beec:	str	r4, [sp, #76]	; 0x4c
   8bef0:	mov	r4, r3
   8bef4:	mov	r3, r6
   8bef8:	mov	r6, r5
   8befc:	mov	r5, r7
   8bf00:	mov	r7, r3
   8bf04:	ldr	r0, [r4, r5, lsl #2]
   8bf08:	cmp	r0, #0
   8bf0c:	beq	8bf20 <fputs@plt+0x7ae30>
   8bf10:	mov	r1, sl
   8bf14:	bl	110cc <strcmp@plt>
   8bf18:	cmp	r0, #0
   8bf1c:	beq	8c6f8 <fputs@plt+0x7b608>
   8bf20:	add	r3, r5, #1
   8bf24:	sxth	r5, r3
   8bf28:	cmp	r5, r9
   8bf2c:	blt	8bf04 <fputs@plt+0x7ae14>
   8bf30:	ldr	r4, [sp, #76]	; 0x4c
   8bf34:	mov	r5, r6
   8bf38:	mov	r6, r7
   8bf3c:	add	r3, r8, #444	; 0x1bc
   8bf40:	ldrh	r7, [r3]
   8bf44:	add	r7, r7, #1
   8bf48:	sxth	r7, r7
   8bf4c:	strh	r7, [r3]
   8bf50:	ldr	r3, [sp, #68]	; 0x44
   8bf54:	strh	r7, [r3, #32]
   8bf58:	cmp	r7, #0
   8bf5c:	ble	8ac60 <fputs@plt+0x79b70>
   8bf60:	ldr	r3, [r8, #448]	; 0x1c0
   8bf64:	ldr	r1, [r8, #476]	; 0x1dc
   8bf68:	cmp	r7, r3
   8bf6c:	bgt	8cb7c <fputs@plt+0x7ba8c>
   8bf70:	ldrb	r3, [sl]
   8bf74:	sub	r9, r7, #-1073741823	; 0xc0000001
   8bf78:	ldr	r1, [r1, r9, lsl #2]
   8bf7c:	cmp	r3, #63	; 0x3f
   8bf80:	bne	8bf8c <fputs@plt+0x7ae9c>
   8bf84:	cmp	r1, #0
   8bf88:	bne	8ac60 <fputs@plt+0x79b70>
   8bf8c:	ldr	r0, [sp, #64]	; 0x40
   8bf90:	bl	19bf4 <fputs@plt+0x8b04>
   8bf94:	ldr	r7, [r8, #476]	; 0x1dc
   8bf98:	mov	r1, sl
   8bf9c:	ldr	r2, [sp, #72]	; 0x48
   8bfa0:	ldr	r0, [sp, #64]	; 0x40
   8bfa4:	asr	r3, r2, #31
   8bfa8:	bl	22ec8 <fputs@plt+0x11dd8>
   8bfac:	str	r0, [r7, r9, lsl #2]
   8bfb0:	b	8ac60 <fputs@plt+0x79b70>
   8bfb4:	ldr	r9, [fp]
   8bfb8:	b	882b0 <fputs@plt+0x771c0>
   8bfbc:	ldr	r9, [fp]
   8bfc0:	b	882b0 <fputs@plt+0x771c0>
   8bfc4:	ldr	r9, [fp]
   8bfc8:	b	882b0 <fputs@plt+0x771c0>
   8bfcc:	add	r3, sp, #116	; 0x74
   8bfd0:	sub	r2, r4, #92	; 0x5c
   8bfd4:	mov	r0, r8
   8bfd8:	bl	3ad90 <fputs@plt+0x29ca0>
   8bfdc:	subs	r5, r0, #0
   8bfe0:	bge	880b4 <fputs@plt+0x76fc4>
   8bfe4:	b	8bdcc <fputs@plt+0x7acdc>
   8bfe8:	add	r2, sl, #12
   8bfec:	mov	r3, #1
   8bff0:	ldr	r0, [r8]
   8bff4:	add	r2, fp, r2
   8bff8:	mov	r1, #95	; 0x5f
   8bffc:	bl	232cc <fputs@plt+0x121dc>
   8c000:	cmp	r0, #0
   8c004:	beq	8ab94 <fputs@plt+0x79aa4>
   8c008:	ldr	r3, [r0, #4]
   8c00c:	str	r7, [r0, #12]
   8c010:	mov	r7, r0
   8c014:	orr	r3, r3, #4352	; 0x1100
   8c018:	str	r3, [r0, #4]
   8c01c:	b	8ab94 <fputs@plt+0x79aa4>
   8c020:	cmp	r9, #0
   8c024:	beq	89c84 <fputs@plt+0x78b94>
   8c028:	b	89c78 <fputs@plt+0x78b88>
   8c02c:	mov	r0, r8
   8c030:	sub	r1, r4, #60	; 0x3c
   8c034:	bl	3ccb8 <fputs@plt+0x2bbc8>
   8c038:	b	8933c <fputs@plt+0x7824c>
   8c03c:	ldr	r9, [fp]
   8c040:	b	882b0 <fputs@plt+0x771c0>
   8c044:	mov	r0, r8
   8c048:	sub	r1, r4, #44	; 0x2c
   8c04c:	bl	3ccb8 <fputs@plt+0x2bbc8>
   8c050:	b	892b4 <fputs@plt+0x781c4>
   8c054:	mov	r0, r8
   8c058:	sub	r1, r4, #28
   8c05c:	bl	3ccb8 <fputs@plt+0x2bbc8>
   8c060:	ldr	r0, [r4, #-28]	; 0xffffffe4
   8c064:	b	896c8 <fputs@plt+0x785d8>
   8c068:	mov	r0, r8
   8c06c:	sub	r1, r4, #60	; 0x3c
   8c070:	bl	3ccb8 <fputs@plt+0x2bbc8>
   8c074:	b	89940 <fputs@plt+0x78850>
   8c078:	mov	r0, r8
   8c07c:	sub	r1, r4, #60	; 0x3c
   8c080:	bl	3ccb8 <fputs@plt+0x2bbc8>
   8c084:	ldr	r0, [r4, #-60]	; 0xffffffc4
   8c088:	b	89d30 <fputs@plt+0x78c40>
   8c08c:	ldr	r9, [fp]
   8c090:	b	882b0 <fputs@plt+0x771c0>
   8c094:	ldr	r1, [pc, #3492]	; 8ce40 <fputs@plt+0x7bd50>
   8c098:	ldr	r0, [r3, #12]
   8c09c:	add	r1, pc, r1
   8c0a0:	bl	298e4 <fputs@plt+0x187f4>
   8c0a4:	cmp	r0, #0
   8c0a8:	bne	8b344 <fputs@plt+0x7a254>
   8c0ac:	mov	r3, #96	; 0x60
   8c0b0:	ldr	r9, [fp]
   8c0b4:	str	r3, [r4, #-12]
   8c0b8:	b	882b0 <fputs@plt+0x771c0>
   8c0bc:	mov	r0, r8
   8c0c0:	bl	2e580 <fputs@plt+0x1d490>
   8c0c4:	cmp	r0, #0
   8c0c8:	bne	8b4e0 <fputs@plt+0x7a3f0>
   8c0cc:	ldr	r9, [fp]
   8c0d0:	b	882b0 <fputs@plt+0x771c0>
   8c0d4:	ldr	r9, [fp]
   8c0d8:	str	r3, [r8, #516]	; 0x204
   8c0dc:	str	r1, [r8, #520]	; 0x208
   8c0e0:	b	882b0 <fputs@plt+0x771c0>
   8c0e4:	ldr	r9, [fp]
   8c0e8:	b	882b0 <fputs@plt+0x771c0>
   8c0ec:	ldr	r3, [r4, #-24]	; 0xffffffe8
   8c0f0:	cmp	r3, #0
   8c0f4:	bne	8a294 <fputs@plt+0x791a4>
   8c0f8:	ldr	r3, [r4, #-12]
   8c0fc:	cmp	r3, #0
   8c100:	bne	8a294 <fputs@plt+0x791a4>
   8c104:	add	r3, fp, sl
   8c108:	ldr	r3, [r3, #12]
   8c10c:	cmp	r3, #0
   8c110:	ldreq	r9, [fp]
   8c114:	streq	r0, [r4, #-92]	; 0xffffffa4
   8c118:	bne	8a294 <fputs@plt+0x791a4>
   8c11c:	b	882b0 <fputs@plt+0x771c0>
   8c120:	ldr	r9, [fp]
   8c124:	b	882b0 <fputs@plt+0x771c0>
   8c128:	ldr	r0, [r8]
   8c12c:	ldr	r1, [sp, #64]	; 0x40
   8c130:	bl	2203c <fputs@plt+0x10f4c>
   8c134:	b	892a8 <fputs@plt+0x781b8>
   8c138:	ldr	r9, [fp]
   8c13c:	b	882b0 <fputs@plt+0x771c0>
   8c140:	mov	r2, #1
   8c144:	ldr	r0, [r8]
   8c148:	mov	r9, #0
   8c14c:	ldr	r1, [sp, #64]	; 0x40
   8c150:	bl	22154 <fputs@plt+0x11064>
   8c154:	b	8a87c <fputs@plt+0x7978c>
   8c158:	ldr	r9, [fp]
   8c15c:	str	r7, [r4, #-60]	; 0xffffffc4
   8c160:	b	882b0 <fputs@plt+0x771c0>
   8c164:	cmp	r1, #0
   8c168:	beq	8a8b8 <fputs@plt+0x797c8>
   8c16c:	ldr	r0, [r8]
   8c170:	bl	228bc <fputs@plt+0x117cc>
   8c174:	b	8a8b8 <fputs@plt+0x797c8>
   8c178:	mov	r0, r8
   8c17c:	bl	2e580 <fputs@plt+0x1d490>
   8c180:	cmp	r0, #0
   8c184:	bne	8b534 <fputs@plt+0x7a444>
   8c188:	ldr	r9, [fp]
   8c18c:	b	882b0 <fputs@plt+0x771c0>
   8c190:	ldr	r1, [pc, #3244]	; 8ce44 <fputs@plt+0x7bd54>
   8c194:	mov	r0, r8
   8c198:	ldr	r2, [r7]
   8c19c:	add	r1, pc, r1
   8c1a0:	bl	3aac4 <fputs@plt+0x299d4>
   8c1a4:	ldr	r9, [fp]
   8c1a8:	b	882b0 <fputs@plt+0x771c0>
   8c1ac:	ldr	r3, [r7, #4]
   8c1b0:	mov	r1, r7
   8c1b4:	mov	r2, #0
   8c1b8:	ldr	r0, [r8]
   8c1bc:	ldr	r7, [r3]
   8c1c0:	str	r2, [r3]
   8c1c4:	bl	222ec <fputs@plt+0x111fc>
   8c1c8:	cmp	r7, #0
   8c1cc:	beq	8c1e0 <fputs@plt+0x7b0f0>
   8c1d0:	ldr	r2, [r7, #4]
   8c1d4:	bic	r2, r2, #256	; 0x100
   8c1d8:	orr	r2, r2, #512	; 0x200
   8c1dc:	str	r2, [r7, #4]
   8c1e0:	ldr	r1, [r4, #-44]	; 0xffffffd4
   8c1e4:	mov	r2, #0
   8c1e8:	mov	r3, r7
   8c1ec:	mov	r0, r8
   8c1f0:	str	r2, [sp]
   8c1f4:	ldr	r2, [r4, #-60]	; 0xffffffc4
   8c1f8:	cmp	r1, #0
   8c1fc:	movne	r1, #78	; 0x4e
   8c200:	moveq	r1, #79	; 0x4f
   8c204:	bl	3cb48 <fputs@plt+0x2ba58>
   8c208:	str	r0, [r4, #-60]	; 0xffffffc4
   8c20c:	b	89190 <fputs@plt+0x780a0>
   8c210:	mov	r1, r2
   8c214:	ldr	r0, [r8]
   8c218:	bl	230c8 <fputs@plt+0x11fd8>
   8c21c:	subs	r3, r0, #0
   8c220:	beq	88b7c <fputs@plt+0x77a8c>
   8c224:	mov	r2, r7
   8c228:	mov	r1, r3
   8c22c:	ldrb	r7, [r9, #66]	; 0x42
   8c230:	mov	r0, r9
   8c234:	str	r3, [sp, #64]	; 0x40
   8c238:	bl	24214 <fputs@plt+0x13124>
   8c23c:	cmp	r0, #0
   8c240:	ldr	r3, [sp, #64]	; 0x40
   8c244:	beq	8cc1c <fputs@plt+0x7bb2c>
   8c248:	mov	r2, #20
   8c24c:	mla	r7, r2, r7, r0
   8c250:	cmp	r7, r2
   8c254:	beq	8cc1c <fputs@plt+0x7bb2c>
   8c258:	mov	r0, r8
   8c25c:	mov	r1, r3
   8c260:	bl	65b3c <fputs@plt+0x54a4c>
   8c264:	ldr	r3, [sp, #64]	; 0x40
   8c268:	mov	r0, r9
   8c26c:	mov	r1, r3
   8c270:	bl	19bf4 <fputs@plt+0x8b04>
   8c274:	b	88b7c <fputs@plt+0x77a8c>
   8c278:	ldr	r3, [r7, #100]	; 0x64
   8c27c:	ldr	r9, [fp]
   8c280:	orr	r3, r3, #1
   8c284:	str	r3, [r7, #100]	; 0x64
   8c288:	b	882b0 <fputs@plt+0x771c0>
   8c28c:	ldr	r0, [pc, #2996]	; 8ce48 <fputs@plt+0x7bd58>
   8c290:	ldrb	ip, [r1, #1]
   8c294:	add	r0, pc, r0
   8c298:	add	r0, r0, ip
   8c29c:	ldrb	r0, [r0, #64]	; 0x40
   8c2a0:	tst	r0, #4
   8c2a4:	beq	8abdc <fputs@plt+0x79aec>
   8c2a8:	add	r0, sl, #12
   8c2ac:	add	r3, r1, r3
   8c2b0:	add	r0, fp, r0
   8c2b4:	stmib	r0, {r1, r3}
   8c2b8:	ldrb	r9, [r8, #18]
   8c2bc:	cmp	r9, #0
   8c2c0:	bne	8ca58 <fputs@plt+0x7b968>
   8c2c4:	ldr	r1, [pc, #2944]	; 8ce4c <fputs@plt+0x7bd5c>
   8c2c8:	mov	r0, r8
   8c2cc:	add	r1, pc, r1
   8c2d0:	bl	3aac4 <fputs@plt+0x299d4>
   8c2d4:	str	r9, [r7, #12]
   8c2d8:	b	8ac84 <fputs@plt+0x79b94>
   8c2dc:	ldr	r4, [sp, #76]	; 0x4c
   8c2e0:	ldr	r8, [sp, #96]	; 0x60
   8c2e4:	mov	r0, r7
   8c2e8:	ldr	r1, [r9, #12]
   8c2ec:	bl	3dcf4 <fputs@plt+0x2cc04>
   8c2f0:	cmp	r0, #0
   8c2f4:	bne	8c4e0 <fputs@plt+0x7b3f0>
   8c2f8:	ldr	r3, [sp, #64]	; 0x40
   8c2fc:	ldrb	r3, [r3, #149]	; 0x95
   8c300:	cmp	r3, #0
   8c304:	beq	8c40c <fputs@plt+0x7b31c>
   8c308:	ldr	r3, [sp, #64]	; 0x40
   8c30c:	mov	r2, r9
   8c310:	ldr	r1, [sp, #68]	; 0x44
   8c314:	ldr	r0, [sp, #92]	; 0x5c
   8c318:	ldr	r3, [r3, #16]
   8c31c:	add	r3, r3, r0
   8c320:	ldr	r0, [r3, #12]
   8c324:	add	r0, r0, #40	; 0x28
   8c328:	bl	21bb8 <fputs@plt+0x10ac8>
   8c32c:	subs	sl, r0, #0
   8c330:	beq	8cd14 <fputs@plt+0x7bc24>
   8c334:	ldr	r0, [sp, #64]	; 0x40
   8c338:	mov	r9, sl
   8c33c:	ldr	r1, [r0, #68]	; 0x44
   8c340:	bic	r1, r1, #-16777216	; 0xff000000
   8c344:	bic	r1, r1, #255	; 0xff
   8c348:	cmp	r1, #0
   8c34c:	bne	8c4e0 <fputs@plt+0x7b3f0>
   8c350:	bl	1a178 <fputs@plt+0x9088>
   8c354:	mov	sl, r1
   8c358:	b	89c78 <fputs@plt+0x78b88>
   8c35c:	mov	r0, r8
   8c360:	bl	2e580 <fputs@plt+0x1d490>
   8c364:	subs	r3, r0, #0
   8c368:	movne	r7, r3
   8c36c:	str	r3, [sp, #64]	; 0x40
   8c370:	bne	8b6bc <fputs@plt+0x7a5cc>
   8c374:	mov	r3, #1
   8c378:	ldr	r9, [fp]
   8c37c:	str	r3, [r8, #12]
   8c380:	b	882b0 <fputs@plt+0x771c0>
   8c384:	ldr	r2, [pc, #2756]	; 8ce50 <fputs@plt+0x7bd60>
   8c388:	mov	r0, r8
   8c38c:	ldr	r1, [pc, #2752]	; 8ce54 <fputs@plt+0x7bd64>
   8c390:	add	r2, pc, r2
   8c394:	add	r1, pc, r1
   8c398:	bl	3aac4 <fputs@plt+0x299d4>
   8c39c:	ldr	r2, [r4, #-12]
   8c3a0:	b	8a998 <fputs@plt+0x798a8>
   8c3a4:	ldr	r1, [pc, #2732]	; 8ce58 <fputs@plt+0x7bd68>
   8c3a8:	mov	r2, r7
   8c3ac:	mov	r0, r8
   8c3b0:	add	r1, pc, r1
   8c3b4:	bl	3aac4 <fputs@plt+0x299d4>
   8c3b8:	ldr	r1, [r4, #-12]
   8c3bc:	b	8ade8 <fputs@plt+0x79cf8>
   8c3c0:	ldr	r1, [r0, #4]
   8c3c4:	orr	r1, r1, #16
   8c3c8:	str	r1, [r0, #4]
   8c3cc:	b	8ae2c <fputs@plt+0x79d3c>
   8c3d0:	ldr	r9, [fp]
   8c3d4:	b	882b0 <fputs@plt+0x771c0>
   8c3d8:	ldr	r9, [fp]
   8c3dc:	b	882b0 <fputs@plt+0x771c0>
   8c3e0:	ldrd	r4, [sp, #76]	; 0x4c
   8c3e4:	ldr	r8, [sp, #84]	; 0x54
   8c3e8:	ldr	fp, [sp, #88]	; 0x58
   8c3ec:	ldr	r6, [sp, #92]	; 0x5c
   8c3f0:	mov	r0, r8
   8c3f4:	bl	8e844 <fputs@plt+0x7d754>
   8c3f8:	b	89670 <fputs@plt+0x78580>
   8c3fc:	mov	r1, r5
   8c400:	mov	r0, sl
   8c404:	bl	2284c <fputs@plt+0x1175c>
   8c408:	b	88294 <fputs@plt+0x771a4>
   8c40c:	ldr	sl, [r8, #8]
   8c410:	cmp	sl, #0
   8c414:	beq	8cde0 <fputs@plt+0x7bcf0>
   8c418:	mov	r1, #0
   8c41c:	mov	r0, r8
   8c420:	ldr	r2, [sp, #72]	; 0x48
   8c424:	bl	5dbbc <fputs@plt+0x4cacc>
   8c428:	ldr	r0, [sp, #64]	; 0x40
   8c42c:	ldr	r1, [sp, #80]	; 0x50
   8c430:	ldr	r3, [sp, #84]	; 0x54
   8c434:	sub	r2, r3, r1
   8c438:	ldr	r3, [sp, #88]	; 0x58
   8c43c:	add	r2, r2, r3
   8c440:	mov	r3, #0
   8c444:	bl	22ec8 <fputs@plt+0x11dd8>
   8c448:	ldr	r3, [sp, #64]	; 0x40
   8c44c:	mov	r7, r0
   8c450:	ldr	r2, [sp, #72]	; 0x48
   8c454:	ldr	r3, [r3, #16]
   8c458:	cmp	r2, #1
   8c45c:	ldr	r2, [sp, #92]	; 0x5c
   8c460:	ldr	r2, [r3, r2]
   8c464:	beq	8cdd4 <fputs@plt+0x7bce4>
   8c468:	ldr	r3, [pc, #2540]	; 8ce5c <fputs@plt+0x7bd6c>
   8c46c:	add	r3, pc, r3
   8c470:	str	r7, [sp, #8]
   8c474:	mov	r0, r8
   8c478:	ldr	ip, [r9, #4]
   8c47c:	ldr	r1, [sp, #68]	; 0x44
   8c480:	stm	sp, {r1, ip}
   8c484:	ldr	r1, [pc, #2516]	; 8ce60 <fputs@plt+0x7bd70>
   8c488:	add	r1, pc, r1
   8c48c:	bl	8e694 <fputs@plt+0x7d5a4>
   8c490:	mov	r1, r7
   8c494:	ldr	r7, [sp, #64]	; 0x40
   8c498:	mov	r0, r7
   8c49c:	bl	19bf4 <fputs@plt+0x8b04>
   8c4a0:	ldr	r0, [r8]
   8c4a4:	ldr	r1, [r8, #8]
   8c4a8:	ldr	r2, [sp, #72]	; 0x48
   8c4ac:	bl	2ee64 <fputs@plt+0x1dd74>
   8c4b0:	ldr	r1, [pc, #2476]	; 8ce64 <fputs@plt+0x7bd74>
   8c4b4:	mov	r0, r7
   8c4b8:	ldr	r2, [sp, #68]	; 0x44
   8c4bc:	add	r1, pc, r1
   8c4c0:	bl	44c0c <fputs@plt+0x33b1c>
   8c4c4:	mov	r2, r0
   8c4c8:	mov	r0, sl
   8c4cc:	ldr	r1, [sp, #72]	; 0x48
   8c4d0:	bl	2e8ec <fputs@plt+0x1d7fc>
   8c4d4:	ldrb	r3, [r7, #149]	; 0x95
   8c4d8:	cmp	r3, #0
   8c4dc:	bne	8c308 <fputs@plt+0x7b218>
   8c4e0:	mov	sl, #0
   8c4e4:	b	89c78 <fputs@plt+0x78b88>
   8c4e8:	ldr	r9, [fp]
   8c4ec:	b	882b0 <fputs@plt+0x771c0>
   8c4f0:	ldr	r9, [fp]
   8c4f4:	b	882b0 <fputs@plt+0x771c0>
   8c4f8:	add	sl, fp, sl
   8c4fc:	ldr	ip, [r4, #-12]
   8c500:	mov	r7, #0
   8c504:	str	r9, [sp]
   8c508:	mov	r3, r7
   8c50c:	mov	r2, r7
   8c510:	ldr	lr, [sl, #12]
   8c514:	mov	r0, r8
   8c518:	stmib	sp, {r7, ip, lr}
   8c51c:	bl	44624 <fputs@plt+0x33534>
   8c520:	cmp	r0, r7
   8c524:	str	r0, [r4, #-92]	; 0xffffffa4
   8c528:	beq	8cb74 <fputs@plt+0x7ba84>
   8c52c:	ldr	r3, [r0]
   8c530:	ldr	r1, [r4, #-60]	; 0xffffffc4
   8c534:	sub	r3, r3, #1
   8c538:	add	r3, r3, r3, lsl #3
   8c53c:	ldr	r2, [r1, #16]
   8c540:	add	r0, r0, r3, lsl #3
   8c544:	str	r2, [r0, #16]
   8c548:	ldr	r3, [r1, #12]
   8c54c:	str	r3, [r0, #12]
   8c550:	ldr	r3, [r1, #28]
   8c554:	str	r3, [r0, #28]
   8c558:	str	r7, [r1, #12]
   8c55c:	str	r7, [r1, #16]
   8c560:	str	r7, [r1, #28]
   8c564:	ldr	r0, [r8]
   8c568:	bl	2203c <fputs@plt+0x10f4c>
   8c56c:	ldr	r9, [fp]
   8c570:	b	882b0 <fputs@plt+0x771c0>
   8c574:	ldr	r9, [fp]
   8c578:	b	882b0 <fputs@plt+0x771c0>
   8c57c:	ands	r3, r0, #7
   8c580:	ldr	r1, [r7, #4]
   8c584:	bne	8c5a8 <fputs@plt+0x7b4b8>
   8c588:	add	r2, r0, #8
   8c58c:	ldr	r0, [sp, #64]	; 0x40
   8c590:	lsl	r2, r2, #4
   8c594:	bl	2c064 <fputs@plt+0x1af74>
   8c598:	subs	r1, r0, #0
   8c59c:	beq	8d01c <fputs@plt+0x7bf2c>
   8c5a0:	ldrsh	r0, [r7, #34]	; 0x22
   8c5a4:	str	r1, [r7, #4]
   8c5a8:	ldr	r2, [sp, #68]	; 0x44
   8c5ac:	add	sl, r1, r0, lsl #4
   8c5b0:	mov	r3, #0
   8c5b4:	str	r3, [sl, #4]
   8c5b8:	str	r3, [sl, #8]
   8c5bc:	str	r3, [sl, #12]
   8c5c0:	ldr	r2, [r2, #4]
   8c5c4:	str	r9, [r1, r0, lsl #4]
   8c5c8:	cmp	r2, r3
   8c5cc:	bne	8ca90 <fputs@plt+0x7b9a0>
   8c5d0:	mov	r2, #65	; 0x41
   8c5d4:	mov	r3, #1
   8c5d8:	strb	r2, [sl, #13]
   8c5dc:	strb	r3, [sl, #14]
   8c5e0:	ldrh	r3, [r7, #34]	; 0x22
   8c5e4:	mov	r2, #0
   8c5e8:	ldr	r9, [fp]
   8c5ec:	add	r3, r3, #1
   8c5f0:	strh	r3, [r7, #34]	; 0x22
   8c5f4:	str	r2, [r8, #332]	; 0x14c
   8c5f8:	b	882b0 <fputs@plt+0x771c0>
   8c5fc:	ldr	r9, [fp]
   8c600:	b	882b0 <fputs@plt+0x771c0>
   8c604:	mov	r0, sl
   8c608:	ldr	r1, [sp, #76]	; 0x4c
   8c60c:	bl	2222c <fputs@plt+0x1113c>
   8c610:	b	88294 <fputs@plt+0x771a4>
   8c614:	mov	r0, r8
   8c618:	sub	r1, r4, #60	; 0x3c
   8c61c:	bl	3ccb8 <fputs@plt+0x2bbc8>
   8c620:	b	89190 <fputs@plt+0x780a0>
   8c624:	ldr	r0, [r8]
   8c628:	bl	222ec <fputs@plt+0x111fc>
   8c62c:	ldr	r9, [fp]
   8c630:	b	882b0 <fputs@plt+0x771c0>
   8c634:	ldr	r9, [fp]
   8c638:	b	882b0 <fputs@plt+0x771c0>
   8c63c:	mov	r2, #1
   8c640:	ldr	r1, [r4, #-12]
   8c644:	ldr	r0, [r8]
   8c648:	bl	22154 <fputs@plt+0x11064>
   8c64c:	ldr	r9, [fp]
   8c650:	b	882b0 <fputs@plt+0x771c0>
   8c654:	mov	r2, #1
   8c658:	ldr	r1, [r4, #-12]
   8c65c:	ldr	r0, [r8]
   8c660:	bl	22154 <fputs@plt+0x11064>
   8c664:	b	89330 <fputs@plt+0x78240>
   8c668:	mov	r2, #1
   8c66c:	ldr	r1, [r4, #-12]
   8c670:	ldr	r0, [r8]
   8c674:	bl	22154 <fputs@plt+0x11064>
   8c678:	ldr	r9, [fp]
   8c67c:	b	882b0 <fputs@plt+0x771c0>
   8c680:	ldr	r1, [r4, #-60]	; 0xffffffc4
   8c684:	ldr	r0, [r8]
   8c688:	bl	2222c <fputs@plt+0x1113c>
   8c68c:	ldr	ip, [pc, #2004]	; 8ce68 <fputs@plt+0x7bd78>
   8c690:	mov	r0, r8
   8c694:	mov	r3, r7
   8c698:	mov	r2, r7
   8c69c:	mov	r1, #132	; 0x84
   8c6a0:	ldr	lr, [r4, #-44]	; 0xffffffd4
   8c6a4:	add	ip, pc, ip
   8c6a8:	add	ip, ip, #424	; 0x1a8
   8c6ac:	add	ip, ip, lr, lsl #3
   8c6b0:	str	ip, [sp]
   8c6b4:	bl	3cb48 <fputs@plt+0x2ba58>
   8c6b8:	str	r0, [r4, #-60]	; 0xffffffc4
   8c6bc:	b	89190 <fputs@plt+0x780a0>
   8c6c0:	ldr	r1, [r4, #-28]	; 0xffffffe4
   8c6c4:	ldr	r0, [r8]
   8c6c8:	bl	222ec <fputs@plt+0x111fc>
   8c6cc:	ldr	r1, [r4, #-12]
   8c6d0:	ldr	r0, [r8]
   8c6d4:	bl	2222c <fputs@plt+0x1113c>
   8c6d8:	ldr	r9, [fp]
   8c6dc:	b	882b0 <fputs@plt+0x771c0>
   8c6e0:	mov	r1, r7
   8c6e4:	ldr	r0, [r8]
   8c6e8:	bl	222ec <fputs@plt+0x111fc>
   8c6ec:	b	89934 <fputs@plt+0x78844>
   8c6f0:	ldr	r9, [fp]
   8c6f4:	b	882b0 <fputs@plt+0x771c0>
   8c6f8:	mov	r3, r7
   8c6fc:	mov	r7, r5
   8c700:	ldr	r4, [sp, #76]	; 0x4c
   8c704:	mov	r5, r6
   8c708:	mov	r6, r3
   8c70c:	add	r3, r7, #1
   8c710:	sxth	r7, r3
   8c714:	ldr	r3, [sp, #68]	; 0x44
   8c718:	cmp	r7, #0
   8c71c:	strh	r7, [r3, #32]
   8c720:	bne	8bf58 <fputs@plt+0x7ae68>
   8c724:	b	8bf3c <fputs@plt+0x7ae4c>
   8c728:	ldr	r1, [pc, #1852]	; 8ce6c <fputs@plt+0x7bd7c>
   8c72c:	mov	r3, #0
   8c730:	mov	r0, r8
   8c734:	str	r3, [sp, #64]	; 0x40
   8c738:	add	r1, pc, r1
   8c73c:	bl	3aac4 <fputs@plt+0x299d4>
   8c740:	b	8823c <fputs@plt+0x7714c>
   8c744:	ldr	r1, [sl]
   8c748:	bl	3f484 <fputs@plt+0x2e394>
   8c74c:	subs	r3, r0, #0
   8c750:	str	r3, [sp, #72]	; 0x48
   8c754:	bne	88724 <fputs@plt+0x77634>
   8c758:	ldr	r1, [sl, #64]	; 0x40
   8c75c:	cmp	r1, #0
   8c760:	beq	8d114 <fputs@plt+0x7c024>
   8c764:	mov	r0, r7
   8c768:	bl	1cac4 <fputs@plt+0xb9d4>
   8c76c:	str	r0, [sp, #68]	; 0x44
   8c770:	mov	r2, #72	; 0x48
   8c774:	mov	r3, #0
   8c778:	mov	r0, r7
   8c77c:	bl	2416c <fputs@plt+0x1307c>
   8c780:	subs	r9, r0, #0
   8c784:	beq	88724 <fputs@plt+0x77634>
   8c788:	ldrsh	r1, [sl, #34]	; 0x22
   8c78c:	mov	r2, #1
   8c790:	mov	r3, #0
   8c794:	str	r9, [r8, #488]	; 0x1e8
   8c798:	mov	r0, r7
   8c79c:	strh	r2, [r9, #36]	; 0x24
   8c7a0:	subs	r2, r1, #1
   8c7a4:	addmi	r2, r1, #6
   8c7a8:	strh	r1, [r9, #34]	; 0x22
   8c7ac:	asr	r2, r2, #3
   8c7b0:	add	r2, r2, #1
   8c7b4:	lsl	r2, r2, #7
   8c7b8:	bl	2416c <fputs@plt+0x1307c>
   8c7bc:	ldr	r1, [pc, #1708]	; 8ce70 <fputs@plt+0x7bd80>
   8c7c0:	ldr	r2, [sl]
   8c7c4:	str	r0, [r9, #4]
   8c7c8:	mov	r0, r7
   8c7cc:	add	r1, pc, r1
   8c7d0:	bl	44c0c <fputs@plt+0x33b1c>
   8c7d4:	ldr	r1, [r9, #4]
   8c7d8:	cmp	r0, #0
   8c7dc:	str	r0, [r9]
   8c7e0:	clz	r3, r1
   8c7e4:	lsr	r3, r3, #5
   8c7e8:	moveq	r3, #1
   8c7ec:	cmp	r3, #0
   8c7f0:	bne	88724 <fputs@plt+0x77634>
   8c7f4:	ldrsh	r2, [r9, #34]	; 0x22
   8c7f8:	mov	r0, r1
   8c7fc:	ldr	r1, [sl, #4]
   8c800:	lsl	r2, r2, #4
   8c804:	bl	10f58 <memcpy@plt>
   8c808:	ldrsh	r3, [r9, #34]	; 0x22
   8c80c:	cmp	r3, #0
   8c810:	ble	8c85c <fputs@plt+0x7b76c>
   8c814:	strd	r4, [sp, #76]	; 0x4c
   8c818:	ldr	r4, [sp, #72]	; 0x48
   8c81c:	str	r6, [sp, #72]	; 0x48
   8c820:	ldr	r5, [r9, #4]
   8c824:	mov	r0, r7
   8c828:	ldr	r1, [r5, r4, lsl #4]
   8c82c:	add	r6, r5, r4, lsl #4
   8c830:	bl	24d24 <fputs@plt+0x13c34>
   8c834:	ldrsh	r1, [r9, #34]	; 0x22
   8c838:	mov	r2, #0
   8c83c:	str	r0, [r5, r4, lsl #4]
   8c840:	add	r4, r4, #1
   8c844:	str	r2, [r6, #4]
   8c848:	str	r2, [r6, #8]
   8c84c:	cmp	r4, r1
   8c850:	blt	8c820 <fputs@plt+0x7b730>
   8c854:	ldr	r6, [sp, #72]	; 0x48
   8c858:	ldrd	r4, [sp, #76]	; 0x4c
   8c85c:	mov	ip, #1
   8c860:	mov	r1, #0
   8c864:	ldr	r3, [r7, #16]
   8c868:	ldr	lr, [sp, #68]	; 0x44
   8c86c:	ldr	r0, [sl, #44]	; 0x2c
   8c870:	add	r3, r3, lr, lsl #4
   8c874:	mov	r2, lr
   8c878:	ldr	r3, [r3, #12]
   8c87c:	strh	ip, [r9, #36]	; 0x24
   8c880:	str	r0, [r9, #44]	; 0x2c
   8c884:	mov	r0, r8
   8c888:	str	r3, [r9, #64]	; 0x40
   8c88c:	bl	5dbbc <fputs@plt+0x4cacc>
   8c890:	ldr	r1, [r8, #8]
   8c894:	cmp	r1, #0
   8c898:	beq	8cf18 <fputs@plt+0x7be28>
   8c89c:	ldr	r0, [r8]
   8c8a0:	ldr	r2, [sp, #68]	; 0x44
   8c8a4:	bl	2ee64 <fputs@plt+0x1dd74>
   8c8a8:	b	88724 <fputs@plt+0x77634>
   8c8ac:	ldr	r4, [sp, #76]	; 0x4c
   8c8b0:	b	89c78 <fputs@plt+0x78b88>
   8c8b4:	mov	r1, sl
   8c8b8:	ldr	r0, [sp, #64]	; 0x40
   8c8bc:	bl	19bf4 <fputs@plt+0x8b04>
   8c8c0:	ldr	r9, [fp]
   8c8c4:	b	882b0 <fputs@plt+0x771c0>
   8c8c8:	mov	r0, r8
   8c8cc:	bl	2e580 <fputs@plt+0x1d490>
   8c8d0:	subs	r9, r0, #0
   8c8d4:	bne	8b5b4 <fputs@plt+0x7a4c4>
   8c8d8:	ldr	r9, [fp]
   8c8dc:	b	882b0 <fputs@plt+0x771c0>
   8c8e0:	ldr	r1, [pc, #1420]	; 8ce74 <fputs@plt+0x7bd84>
   8c8e4:	mov	r0, r8
   8c8e8:	add	r1, pc, r1
   8c8ec:	bl	3aac4 <fputs@plt+0x299d4>
   8c8f0:	b	8ac84 <fputs@plt+0x79b94>
   8c8f4:	mov	r1, sl
   8c8f8:	mov	r0, r9
   8c8fc:	ldr	r2, [sp, #80]	; 0x50
   8c900:	bl	16394 <fputs@plt+0x52a4>
   8c904:	cmp	r0, #0
   8c908:	bne	88a2c <fputs@plt+0x7793c>
   8c90c:	ldr	r3, [sp, #64]	; 0x40
   8c910:	mov	r0, r8
   8c914:	ldr	r1, [r3]
   8c918:	bl	3f484 <fputs@plt+0x2e394>
   8c91c:	cmp	r0, #0
   8c920:	bne	88a40 <fputs@plt+0x77950>
   8c924:	mov	r1, sl
   8c928:	mov	r0, r8
   8c92c:	bl	3ae54 <fputs@plt+0x29d64>
   8c930:	cmp	r0, #0
   8c934:	bne	88a40 <fputs@plt+0x77950>
   8c938:	ldr	r3, [sp, #64]	; 0x40
   8c93c:	ldr	r2, [r3, #12]
   8c940:	ldr	r3, [r3]
   8c944:	cmp	r2, #0
   8c948:	str	r2, [sp, #76]	; 0x4c
   8c94c:	beq	8d030 <fputs@plt+0x7bf40>
   8c950:	ldr	r1, [pc, #1312]	; 8ce78 <fputs@plt+0x7bd88>
   8c954:	mov	r2, r3
   8c958:	mov	r0, r8
   8c95c:	add	r1, pc, r1
   8c960:	bl	3aac4 <fputs@plt+0x299d4>
   8c964:	b	88a40 <fputs@plt+0x77950>
   8c968:	mov	r0, sl
   8c96c:	ldr	r1, [r9, #12]
   8c970:	str	r3, [sp, #64]	; 0x40
   8c974:	bl	19bf4 <fputs@plt+0x8b04>
   8c978:	ldr	r3, [sp, #64]	; 0x40
   8c97c:	str	r3, [r9, #12]
   8c980:	b	880d8 <fputs@plt+0x76fe8>
   8c984:	mov	r2, #76	; 0x4c
   8c988:	ldr	r1, [r0, #16]
   8c98c:	str	r3, [sp, #64]	; 0x40
   8c990:	ldr	r0, [r8]
   8c994:	strb	r2, [r3]
   8c998:	bl	2222c <fputs@plt+0x1113c>
   8c99c:	ldr	r3, [sp, #64]	; 0x40
   8c9a0:	str	r9, [r3, #16]
   8c9a4:	ldr	r9, [fp]
   8c9a8:	b	882b0 <fputs@plt+0x771c0>
   8c9ac:	ldrb	r3, [r7, #12]
   8c9b0:	cmp	r3, #0
   8c9b4:	beq	8cce4 <fputs@plt+0x7bbf4>
   8c9b8:	cmp	r9, #0
   8c9bc:	beq	8d004 <fputs@plt+0x7bf14>
   8c9c0:	add	r7, sp, #128	; 0x80
   8c9c4:	mov	ip, #0
   8c9c8:	mov	r1, r9
   8c9cc:	mov	r3, #65	; 0x41
   8c9d0:	mov	r2, #1
   8c9d4:	mov	r0, sl
   8c9d8:	str	r7, [sp]
   8c9dc:	str	ip, [sp, #128]	; 0x80
   8c9e0:	bl	45e5c <fputs@plt+0x34d6c>
   8c9e4:	cmp	r0, #0
   8c9e8:	bne	8ccdc <fputs@plt+0x7bbec>
   8c9ec:	ldr	r0, [sp, #128]	; 0x80
   8c9f0:	cmp	r0, #0
   8c9f4:	beq	8cccc <fputs@plt+0x7bbdc>
   8c9f8:	bl	20ad4 <fputs@plt+0xf9e4>
   8c9fc:	b	88868 <fputs@plt+0x77778>
   8ca00:	ldr	r1, [pc, #1140]	; 8ce7c <fputs@plt+0x7bd8c>
   8ca04:	mov	r0, r8
   8ca08:	add	r1, pc, r1
   8ca0c:	bl	3aac4 <fputs@plt+0x299d4>
   8ca10:	ldr	r9, [fp]
   8ca14:	b	882b0 <fputs@plt+0x771c0>
   8ca18:	mov	r2, #77	; 0x4d
   8ca1c:	ldr	r1, [r0, #16]
   8ca20:	str	r3, [sp, #64]	; 0x40
   8ca24:	ldr	r0, [r8]
   8ca28:	strb	r2, [r3]
   8ca2c:	bl	2222c <fputs@plt+0x1113c>
   8ca30:	ldr	r3, [sp, #64]	; 0x40
   8ca34:	str	r9, [r3, #16]
   8ca38:	ldr	r9, [fp]
   8ca3c:	b	882b0 <fputs@plt+0x771c0>
   8ca40:	ldr	r1, [r4, #-12]
   8ca44:	ldr	r0, [r8]
   8ca48:	bl	222ec <fputs@plt+0x111fc>
   8ca4c:	b	89184 <fputs@plt+0x78094>
   8ca50:	ldr	r0, [sp, #68]	; 0x44
   8ca54:	b	89bb8 <fputs@plt+0x78ac8>
   8ca58:	mov	r3, #0
   8ca5c:	mov	r0, r8
   8ca60:	str	r2, [sp]
   8ca64:	mov	r1, #157	; 0x9d
   8ca68:	mov	r2, r3
   8ca6c:	bl	3cb48 <fputs@plt+0x2ba58>
   8ca70:	cmp	r0, #0
   8ca74:	str	r0, [r7, #12]
   8ca78:	beq	8ac84 <fputs@plt+0x79b94>
   8ca7c:	add	r1, r0, #28
   8ca80:	ldr	r0, [sp, #120]	; 0x78
   8ca84:	add	r0, r0, #1
   8ca88:	bl	14450 <fputs@plt+0x3360>
   8ca8c:	b	8ac84 <fputs@plt+0x79b94>
   8ca90:	mov	r0, r9
   8ca94:	str	r2, [sp, #64]	; 0x40
   8ca98:	bl	10f34 <strlen@plt>
   8ca9c:	bic	r0, r0, #-1073741824	; 0xc0000000
   8caa0:	ldr	r2, [sp, #64]	; 0x40
   8caa4:	add	r0, r0, #1
   8caa8:	ldr	r3, [sp, #72]	; 0x48
   8caac:	add	r9, r9, r0
   8cab0:	mov	r0, r9
   8cab4:	ldr	r1, [fp, r3]
   8cab8:	bl	10f58 <memcpy@plt>
   8cabc:	ldr	r3, [sp, #68]	; 0x44
   8cac0:	mov	r0, r9
   8cac4:	add	r1, sl, #14
   8cac8:	ldr	r2, [r3, #4]
   8cacc:	mov	r3, #0
   8cad0:	strb	r3, [r9, r2]
   8cad4:	bl	1659c <fputs@plt+0x54ac>
   8cad8:	ldrb	r3, [sl, #15]
   8cadc:	strb	r0, [sl, #13]
   8cae0:	orr	r3, r3, #4
   8cae4:	strb	r3, [sl, #15]
   8cae8:	b	8c5e0 <fputs@plt+0x7b4f0>
   8caec:	ldr	r2, [sp, #72]	; 0x48
   8caf0:	mov	r3, #1
   8caf4:	mov	r1, r7
   8caf8:	add	r0, sl, r3
   8cafc:	sub	r2, r2, #1
   8cb00:	bl	14100 <fputs@plt+0x3010>
   8cb04:	ldrd	r2, [sp, #128]	; 0x80
   8cb08:	cmp	r2, #1
   8cb0c:	sxth	r7, r2
   8cb10:	sbcs	r1, r3, #0
   8cb14:	movlt	r1, #1
   8cb18:	movge	r1, #0
   8cb1c:	cmp	r0, #0
   8cb20:	ldr	r0, [sp, #68]	; 0x44
   8cb24:	movne	r1, #1
   8cb28:	cmp	r1, #0
   8cb2c:	strh	r7, [r0, #32]
   8cb30:	beq	8ce0c <fputs@plt+0x7bd1c>
   8cb34:	ldr	r3, [sp, #64]	; 0x40
   8cb38:	ldr	ip, [r3, #128]	; 0x80
   8cb3c:	mov	r2, ip
   8cb40:	mov	r0, r8
   8cb44:	ldr	r1, [pc, #820]	; 8ce80 <fputs@plt+0x7bd90>
   8cb48:	mov	r7, #0
   8cb4c:	add	r1, pc, r1
   8cb50:	bl	3aac4 <fputs@plt+0x299d4>
   8cb54:	ldrd	r2, [sp, #128]	; 0x80
   8cb58:	add	ip, r8, #444	; 0x1bc
   8cb5c:	ldrsh	r0, [ip]
   8cb60:	asr	r1, r0, #31
   8cb64:	cmp	r0, r2
   8cb68:	sbcs	r1, r1, r3
   8cb6c:	strhlt	r2, [ip]
   8cb70:	b	8bf58 <fputs@plt+0x7ae68>
   8cb74:	ldr	r1, [r4, #-60]	; 0xffffffc4
   8cb78:	b	8c564 <fputs@plt+0x7b474>
   8cb7c:	lsl	r2, r7, #2
   8cb80:	mov	r3, #0
   8cb84:	ldr	r0, [sp, #64]	; 0x40
   8cb88:	bl	2c064 <fputs@plt+0x1af74>
   8cb8c:	cmp	r0, #0
   8cb90:	beq	8ac84 <fputs@plt+0x79b94>
   8cb94:	ldr	r3, [r8, #448]	; 0x1c0
   8cb98:	mov	r1, #0
   8cb9c:	str	r0, [r8, #476]	; 0x1dc
   8cba0:	sub	r2, r7, r3
   8cba4:	add	r0, r0, r3, lsl #2
   8cba8:	lsl	r2, r2, #2
   8cbac:	bl	10ebc <memset@plt>
   8cbb0:	str	r7, [r8, #448]	; 0x1c0
   8cbb4:	ldr	r1, [r8, #476]	; 0x1dc
   8cbb8:	b	8bf70 <fputs@plt+0x7ae80>
   8cbbc:	ldr	r1, [pc, #704]	; 8ce84 <fputs@plt+0x7bd94>
   8cbc0:	mov	r0, r8
   8cbc4:	add	r1, pc, r1
   8cbc8:	bl	3aac4 <fputs@plt+0x299d4>
   8cbcc:	b	88724 <fputs@plt+0x77634>
   8cbd0:	mov	r2, r7
   8cbd4:	mov	r1, sl
   8cbd8:	mov	r0, r9
   8cbdc:	bl	16394 <fputs@plt+0x52a4>
   8cbe0:	mov	r7, r0
   8cbe4:	mov	r1, sl
   8cbe8:	mov	r0, r9
   8cbec:	bl	19bf4 <fputs@plt+0x8b04>
   8cbf0:	cmp	r7, #0
   8cbf4:	beq	8cd50 <fputs@plt+0x7bc60>
   8cbf8:	mov	r0, r8
   8cbfc:	ldr	r2, [sp, #64]	; 0x40
   8cc00:	ldr	r1, [sp, #68]	; 0x44
   8cc04:	bl	5dbbc <fputs@plt+0x4cacc>
   8cc08:	mov	r1, r7
   8cc0c:	mov	r0, r8
   8cc10:	mvn	r2, #0
   8cc14:	bl	654dc <fputs@plt+0x543ec>
   8cc18:	b	88b7c <fputs@plt+0x77a8c>
   8cc1c:	mov	r1, r3
   8cc20:	mov	r0, r9
   8cc24:	bl	19bf4 <fputs@plt+0x8b04>
   8cc28:	b	88afc <fputs@plt+0x77a0c>
   8cc2c:	mov	r1, sl
   8cc30:	mov	r0, r8
   8cc34:	bl	5dc10 <fputs@plt+0x4cb20>
   8cc38:	b	89668 <fputs@plt+0x78578>
   8cc3c:	ldr	r7, [pc, #580]	; 8ce88 <fputs@plt+0x7bd98>
   8cc40:	mov	r3, r2
   8cc44:	mov	r1, #9
   8cc48:	mov	r0, r8
   8cc4c:	ldr	r2, [sp, #72]	; 0x48
   8cc50:	add	r7, pc, r7
   8cc54:	str	r2, [sp]
   8cc58:	mov	r2, r7
   8cc5c:	bl	3abe0 <fputs@plt+0x29af0>
   8cc60:	cmp	r0, #0
   8cc64:	moveq	r1, #12
   8cc68:	beq	88cdc <fputs@plt+0x77bec>
   8cc6c:	b	88dc8 <fputs@plt+0x77cd8>
   8cc70:	ldr	r1, [pc, #532]	; 8ce8c <fputs@plt+0x7bd9c>
   8cc74:	mov	r2, r3
   8cc78:	mov	r0, r8
   8cc7c:	add	r1, pc, r1
   8cc80:	bl	3aac4 <fputs@plt+0x299d4>
   8cc84:	b	88dc8 <fputs@plt+0x77cd8>
   8cc88:	cmp	r7, #0
   8cc8c:	bne	8cdac <fputs@plt+0x7bcbc>
   8cc90:	ldr	r1, [pc, #504]	; 8ce90 <fputs@plt+0x7bda0>
   8cc94:	mov	r3, r7
   8cc98:	mov	r2, sl
   8cc9c:	mov	r0, r8
   8cca0:	add	r1, pc, r1
   8cca4:	bl	3aac4 <fputs@plt+0x299d4>
   8cca8:	mov	r3, #1
   8ccac:	strb	r3, [r8, #17]
   8ccb0:	b	88dc8 <fputs@plt+0x77cd8>
   8ccb4:	ldr	r1, [pc, #472]	; 8ce94 <fputs@plt+0x7bda4>
   8ccb8:	mov	r0, r8
   8ccbc:	add	r1, pc, r1
   8ccc0:	bl	3aac4 <fputs@plt+0x299d4>
   8ccc4:	ldr	r9, [fp]
   8ccc8:	b	882b0 <fputs@plt+0x771c0>
   8cccc:	ldr	r1, [pc, #452]	; 8ce98 <fputs@plt+0x7bda8>
   8ccd0:	mov	r0, r8
   8ccd4:	add	r1, pc, r1
   8ccd8:	bl	3aac4 <fputs@plt+0x299d4>
   8ccdc:	ldr	r9, [fp]
   8cce0:	b	882b0 <fputs@plt+0x771c0>
   8cce4:	cmp	r9, #0
   8cce8:	bne	8c9c0 <fputs@plt+0x7b8d0>
   8ccec:	b	88868 <fputs@plt+0x77778>
   8ccf0:	mov	r1, r9
   8ccf4:	mov	r0, r7
   8ccf8:	mov	r2, #1
   8ccfc:	bl	22154 <fputs@plt+0x11064>
   8cd00:	b	8950c <fputs@plt+0x7841c>
   8cd04:	ldr	r3, [pc, #400]	; 8ce9c <fputs@plt+0x7bdac>
   8cd08:	add	r3, pc, r3
   8cd0c:	add	r3, r3, #4
   8cd10:	b	8b73c <fputs@plt+0x7a64c>
   8cd14:	ldr	r0, [r9, #20]
   8cd18:	ldr	r3, [r9, #24]
   8cd1c:	cmp	r0, r3
   8cd20:	bne	89c84 <fputs@plt+0x78b94>
   8cd24:	add	r0, r0, #8
   8cd28:	add	r2, sp, #116	; 0x74
   8cd2c:	ldr	r1, [r9, #4]
   8cd30:	bl	149a8 <fputs@plt+0x38b8>
   8cd34:	cmp	r0, #0
   8cd38:	beq	8d6a0 <fputs@plt+0x7c5b0>
   8cd3c:	ldr	r3, [r0, #8]
   8cd40:	ldr	r2, [r3, #60]	; 0x3c
   8cd44:	str	r2, [r9, #32]
   8cd48:	str	r9, [r3, #60]	; 0x3c
   8cd4c:	b	89c84 <fputs@plt+0x78b94>
   8cd50:	ldr	r1, [pc, #328]	; 8cea0 <fputs@plt+0x7bdb0>
   8cd54:	mov	r0, r8
   8cd58:	add	r1, pc, r1
   8cd5c:	bl	3aac4 <fputs@plt+0x299d4>
   8cd60:	ldr	r9, [fp]
   8cd64:	b	882b0 <fputs@plt+0x771c0>
   8cd68:	ldr	r1, [pc, #308]	; 8cea4 <fputs@plt+0x7bdb4>
   8cd6c:	mov	r0, r8
   8cd70:	str	r3, [sp, #64]	; 0x40
   8cd74:	add	r1, pc, r1
   8cd78:	bl	3aac4 <fputs@plt+0x299d4>
   8cd7c:	b	8823c <fputs@plt+0x7714c>
   8cd80:	ldr	r3, [pc, #288]	; 8cea8 <fputs@plt+0x7bdb8>
   8cd84:	add	r3, pc, r3
   8cd88:	b	888fc <fputs@plt+0x7780c>
   8cd8c:	ldr	r3, [r8, #68]	; 0x44
   8cd90:	cmp	r3, #0
   8cd94:	beq	8ba8c <fputs@plt+0x7a99c>
   8cd98:	b	8c374 <fputs@plt+0x7b284>
   8cd9c:	mov	r0, r8
   8cda0:	bl	2e580 <fputs@plt+0x1d490>
   8cda4:	mov	sl, r0
   8cda8:	b	8b8d4 <fputs@plt+0x7a7e4>
   8cdac:	mov	r0, r8
   8cdb0:	ldr	r1, [sl, #12]
   8cdb4:	bl	5dc10 <fputs@plt+0x4cb20>
   8cdb8:	b	8cca8 <fputs@plt+0x7bbb8>
   8cdbc:	mov	r0, r8
   8cdc0:	bl	2e580 <fputs@plt+0x1d490>
   8cdc4:	subs	r3, r0, #0
   8cdc8:	str	r3, [sp, #72]	; 0x48
   8cdcc:	beq	88dc8 <fputs@plt+0x77cd8>
   8cdd0:	b	88d14 <fputs@plt+0x77c24>
   8cdd4:	ldr	r3, [pc, #208]	; 8ceac <fputs@plt+0x7bdbc>
   8cdd8:	add	r3, pc, r3
   8cddc:	b	8c470 <fputs@plt+0x7b380>
   8cde0:	mov	r0, r8
   8cde4:	bl	2e580 <fputs@plt+0x1d490>
   8cde8:	subs	sl, r0, #0
   8cdec:	beq	89c78 <fputs@plt+0x78b88>
   8cdf0:	b	8c418 <fputs@plt+0x7b328>
   8cdf4:	ldr	r1, [pc, #180]	; 8ceb0 <fputs@plt+0x7bdc0>
   8cdf8:	mov	r0, r8
   8cdfc:	add	r1, pc, r1
   8ce00:	bl	3aac4 <fputs@plt+0x299d4>
   8ce04:	ldr	r9, [fp]
   8ce08:	b	882b0 <fputs@plt+0x771c0>
   8ce0c:	ldr	r1, [sp, #64]	; 0x40
   8ce10:	ldr	ip, [r1, #128]	; 0x80
   8ce14:	asr	r1, ip, #31
   8ce18:	cmp	ip, r2
   8ce1c:	sbcs	r1, r1, r3
   8ce20:	bge	8cb58 <fputs@plt+0x7ba68>
   8ce24:	b	8cb3c <fputs@plt+0x7ba4c>
   8ce28:	ldr	r3, [sp, #56]	; 0x38
   8ce2c:	str	r3, [sp, #72]	; 0x48
   8ce30:	b	885c8 <fputs@plt+0x774d8>
   8ce34:	ldr	r3, [sp, #56]	; 0x38
   8ce38:	b	89f74 <fputs@plt+0x78e84>
   8ce3c:	strdeq	pc, [r0], -ip
   8ce40:	ldrdeq	r0, [r1], -ip
   8ce44:	andeq	pc, r0, r4, ror r3	; <UNPREDICTABLE>
   8ce48:	andeq	r9, r0, r4, asr r8
   8ce4c:	andeq	pc, r0, r0, asr #5
   8ce50:	ldrdeq	pc, [r0], -r8
   8ce54:	andeq	pc, r0, r0, ror #3
   8ce58:	andeq	pc, r0, r8, lsr r2	; <UNPREDICTABLE>
   8ce5c:	andeq	lr, r0, ip, lsl #1
   8ce60:	andeq	pc, r0, ip, lsl r2	; <UNPREDICTABLE>
   8ce64:	andeq	pc, r0, r8, lsr #4
   8ce68:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   8ce6c:	andeq	lr, r0, ip, asr #31
   8ce70:	andeq	pc, r0, ip, asr #11
   8ce74:	andeq	lr, r0, r8, ror #25
   8ce78:	andeq	pc, r0, ip, lsr #32
   8ce7c:	andeq	pc, r0, ip, lsl r2	; <UNPREDICTABLE>
   8ce80:	andeq	lr, r0, r8, asr sl
   8ce84:	muleq	r0, r0, r1
   8ce88:	muleq	r0, r4, r8
   8ce8c:	andeq	lr, r0, r4, lsr #19
   8ce90:	andeq	lr, r0, ip, ror #18
   8ce94:	andeq	lr, r0, r8, asr #30
   8ce98:	andeq	lr, r0, r0, ror #31
   8ce9c:	andeq	r6, r2, r0, asr #22
   8cea0:	andeq	lr, r0, r4, asr #23
   8cea4:	andeq	lr, r0, r0, asr #19
   8cea8:	andeq	sp, r0, r0, ror #14
   8ceac:	andeq	sp, r0, ip, lsl #14
   8ceb0:	andeq	lr, r0, r4, asr #28
   8ceb4:			; <UNDEFINED> instruction: 0x0000d5b0
   8ceb8:	ldrdeq	ip, [r0], -r0
   8cebc:	strdeq	lr, [r0], -r8
   8cec0:			; <UNDEFINED> instruction: 0x0000e7b4
   8cec4:	andeq	lr, r0, r0, ror ip
   8cec8:	muleq	r0, r8, r3
   8cecc:	andeq	sp, r0, ip, lsr r3
   8ced0:	andeq	lr, r0, ip, lsl #10
   8ced4:	andeq	lr, r0, r8, lsr #9
   8ced8:	andeq	sp, r0, r4, lsl r2
   8cedc:	ldrdeq	sp, [r0], -ip
   8cee0:	muleq	r0, r4, r1
   8cee4:	andeq	sp, r0, r4, asr r1
   8cee8:	andeq	sp, r0, r8, rrx
   8ceec:	andeq	lr, r0, r4, lsr #10
   8cef0:	andeq	sp, r0, r4, ror #18
   8cef4:	andeq	lr, r0, r8, ror #12
   8cef8:	andeq	lr, r0, r0, ror r6
   8cefc:	andeq	ip, r0, r4, ror pc
   8cf00:			; <UNDEFINED> instruction: 0x0000ceb0
   8cf04:	andeq	lr, r0, r0, asr #6
   8cf08:	andeq	ip, r0, ip, asr #28
   8cf0c:	ldr	r3, [sp, #56]	; 0x38
   8cf10:	str	r3, [sp, #68]	; 0x44
   8cf14:	b	8878c <fputs@plt+0x7769c>
   8cf18:	mov	r0, r8
   8cf1c:	bl	2e580 <fputs@plt+0x1d490>
   8cf20:	cmp	r0, #0
   8cf24:	beq	88724 <fputs@plt+0x77634>
   8cf28:	ldr	r1, [r8, #8]
   8cf2c:	b	8c89c <fputs@plt+0x7b7ac>
   8cf30:	add	r2, r7, #-16777216	; 0xff000000
   8cf34:	ldr	r7, [pc, #-136]	; 8ceb4 <fputs@plt+0x7bdc4>
   8cf38:	mov	r1, #9
   8cf3c:	add	r2, r2, #778240	; 0xbe000
   8cf40:	mov	r0, r8
   8cf44:	ldr	r2, [r2, #-1024]	; 0xfffffc00
   8cf48:	add	r7, pc, r7
   8cf4c:	mov	ip, r2
   8cf50:	mov	r2, r7
   8cf54:	str	ip, [sp]
   8cf58:	str	ip, [sp, #72]	; 0x48
   8cf5c:	bl	3abe0 <fputs@plt+0x29af0>
   8cf60:	cmp	r0, #0
   8cf64:	bne	88dc8 <fputs@plt+0x77cd8>
   8cf68:	ldr	r3, [sp, #60]	; 0x3c
   8cf6c:	mov	r1, #12
   8cf70:	str	r3, [sp, #76]	; 0x4c
   8cf74:	ldr	r3, [sp, #56]	; 0x38
   8cf78:	str	r3, [sp, #68]	; 0x44
   8cf7c:	b	88cdc <fputs@plt+0x77bec>
   8cf80:	mov	r1, r5
   8cf84:	mov	r0, r8
   8cf88:	bl	5db64 <fputs@plt+0x4ca74>
   8cf8c:	b	8823c <fputs@plt+0x7714c>
   8cf90:	ldr	r1, [pc, #-224]	; 8ceb8 <fputs@plt+0x7bdc8>
   8cf94:	mov	r2, #7
   8cf98:	ldr	r3, [sp, #80]	; 0x50
   8cf9c:	add	r1, pc, r1
   8cfa0:	ldr	r0, [r3]
   8cfa4:	bl	298e4 <fputs@plt+0x187f4>
   8cfa8:	cmp	r0, #0
   8cfac:	beq	8d2cc <fputs@plt+0x7c1dc>
   8cfb0:	ldr	r3, [sp, #80]	; 0x50
   8cfb4:	ldr	r3, [r3, #12]
   8cfb8:	cmp	r3, #0
   8cfbc:	beq	8d2a8 <fputs@plt+0x7c1b8>
   8cfc0:	ldr	r3, [sp, #72]	; 0x48
   8cfc4:	cmp	r3, #49	; 0x31
   8cfc8:	beq	8d138 <fputs@plt+0x7c048>
   8cfcc:	cmp	r3, #35	; 0x23
   8cfd0:	beq	8d12c <fputs@plt+0x7c03c>
   8cfd4:	ldr	r2, [pc, #-288]	; 8cebc <fputs@plt+0x7bdcc>
   8cfd8:	add	r2, pc, r2
   8cfdc:	ldr	r1, [pc, #-292]	; 8cec0 <fputs@plt+0x7bdd0>
   8cfe0:	mov	ip, #0
   8cfe4:	mov	r3, r9
   8cfe8:	mov	r0, r8
   8cfec:	str	ip, [sp]
   8cff0:	add	r1, pc, r1
   8cff4:	bl	3aac4 <fputs@plt+0x299d4>
   8cff8:	b	8823c <fputs@plt+0x7714c>
   8cffc:	ldr	r7, [sp, #56]	; 0x38
   8d000:	b	889e4 <fputs@plt+0x778f4>
   8d004:	ldr	r1, [pc, #-328]	; 8cec4 <fputs@plt+0x7bdd4>
   8d008:	mov	r0, r8
   8d00c:	add	r1, pc, r1
   8d010:	bl	3aac4 <fputs@plt+0x299d4>
   8d014:	ldr	r9, [fp]
   8d018:	b	882b0 <fputs@plt+0x771c0>
   8d01c:	mov	r1, r9
   8d020:	ldr	r0, [sp, #64]	; 0x40
   8d024:	bl	19bf4 <fputs@plt+0x8b04>
   8d028:	ldr	r9, [fp]
   8d02c:	b	882b0 <fputs@plt+0x771c0>
   8d030:	ldr	r1, [sp, #76]	; 0x4c
   8d034:	mov	r0, r8
   8d038:	ldr	r2, [sp, #80]	; 0x50
   8d03c:	str	r1, [sp]
   8d040:	mov	r1, #26
   8d044:	bl	3abe0 <fputs@plt+0x29af0>
   8d048:	cmp	r0, #0
   8d04c:	bne	88a40 <fputs@plt+0x77950>
   8d050:	mov	r0, r8
   8d054:	ldr	r1, [sp, #64]	; 0x40
   8d058:	bl	59f44 <fputs@plt+0x48e54>
   8d05c:	subs	r2, r0, #0
   8d060:	str	r2, [sp, #88]	; 0x58
   8d064:	bne	88a40 <fputs@plt+0x77950>
   8d068:	ldr	r3, [sp, #64]	; 0x40
   8d06c:	ldrb	r3, [r3, #42]	; 0x2a
   8d070:	tst	r3, #16
   8d074:	ldrne	r3, [sp, #64]	; 0x40
   8d078:	ldreq	r1, [r8, #8]
   8d07c:	ldrne	r3, [r3, #56]	; 0x38
   8d080:	bne	8d3a8 <fputs@plt+0x7c2b8>
   8d084:	cmp	r1, #0
   8d088:	bne	8d398 <fputs@plt+0x7c2a8>
   8d08c:	mov	r0, r8
   8d090:	str	r1, [sp, #84]	; 0x54
   8d094:	bl	2e580 <fputs@plt+0x1d490>
   8d098:	cmp	r0, #0
   8d09c:	ldr	r1, [sp, #84]	; 0x54
   8d0a0:	beq	88a40 <fputs@plt+0x77950>
   8d0a4:	mov	r2, r7
   8d0a8:	mov	r0, r8
   8d0ac:	bl	5dbbc <fputs@plt+0x4cacc>
   8d0b0:	mov	r2, r7
   8d0b4:	ldr	r0, [r8]
   8d0b8:	ldr	r1, [r8, #8]
   8d0bc:	bl	2ee64 <fputs@plt+0x1dd74>
   8d0c0:	ldr	r3, [sp, #64]	; 0x40
   8d0c4:	ldr	r0, [sp, #88]	; 0x58
   8d0c8:	ldr	r3, [r3]
   8d0cc:	str	r3, [sp, #84]	; 0x54
   8d0d0:	b	8d0d8 <fputs@plt+0x7bfe8>
   8d0d4:	add	r0, r0, #1
   8d0d8:	ldrb	r2, [r3]
   8d0dc:	cmp	r2, #0
   8d0e0:	cmnne	r3, #1
   8d0e4:	beq	8d474 <fputs@plt+0x7c384>
   8d0e8:	cmp	r2, #191	; 0xbf
   8d0ec:	add	r3, r3, #1
   8d0f0:	bls	8d0d4 <fputs@plt+0x7bfe4>
   8d0f4:	mov	r2, r3
   8d0f8:	mov	r3, r2
   8d0fc:	add	r2, r2, #1
   8d100:	ldrb	r1, [r3]
   8d104:	and	r1, r1, #192	; 0xc0
   8d108:	cmp	r1, #128	; 0x80
   8d10c:	beq	8d0f8 <fputs@plt+0x7c008>
   8d110:	b	8d0d4 <fputs@plt+0x7bfe4>
   8d114:	ldr	r3, [sp, #56]	; 0x38
   8d118:	str	r3, [sp, #68]	; 0x44
   8d11c:	b	8c770 <fputs@plt+0x7b680>
   8d120:	ldr	r3, [sp, #56]	; 0x38
   8d124:	str	r3, [sp, #72]	; 0x48
   8d128:	b	89b7c <fputs@plt+0x78a8c>
   8d12c:	ldr	r2, [pc, #-620]	; 8cec8 <fputs@plt+0x7bdd8>
   8d130:	add	r2, pc, r2
   8d134:	b	8cfdc <fputs@plt+0x7beec>
   8d138:	ldr	r3, [sp, #80]	; 0x50
   8d13c:	ldr	r5, [sl, #16]
   8d140:	ldr	r1, [r3, #64]	; 0x40
   8d144:	ldr	r3, [r3]
   8d148:	cmp	r1, #0
   8d14c:	beq	8d324 <fputs@plt+0x7c234>
   8d150:	mov	r0, sl
   8d154:	str	r3, [sp, #100]	; 0x64
   8d158:	bl	1cac4 <fputs@plt+0xb9d4>
   8d15c:	ldr	r3, [sp, #84]	; 0x54
   8d160:	str	r0, [sp, #92]	; 0x5c
   8d164:	cmp	r3, #0
   8d168:	ldr	r3, [r5, r0, lsl #4]
   8d16c:	str	r3, [sp, #84]	; 0x54
   8d170:	ldr	r3, [sp, #100]	; 0x64
   8d174:	beq	8d2ec <fputs@plt+0x7c1fc>
   8d178:	mov	r1, #5
   8d17c:	mov	r0, r8
   8d180:	ldr	ip, [r5, #16]
   8d184:	ldr	r2, [sp, #64]	; 0x40
   8d188:	str	ip, [sp]
   8d18c:	bl	3abe0 <fputs@plt+0x29af0>
   8d190:	cmp	r0, #0
   8d194:	bne	8823c <fputs@plt+0x7714c>
   8d198:	ldr	r3, [sp, #92]	; 0x5c
   8d19c:	cmp	r3, #1
   8d1a0:	bne	8d2e0 <fputs@plt+0x7c1f0>
   8d1a4:	ldr	r2, [pc, #-736]	; 8cecc <fputs@plt+0x7bddc>
   8d1a8:	add	r2, pc, r2
   8d1ac:	ldr	r1, [sp, #84]	; 0x54
   8d1b0:	mov	r3, #0
   8d1b4:	mov	r0, r8
   8d1b8:	str	r1, [sp]
   8d1bc:	mov	r1, #18
   8d1c0:	bl	3abe0 <fputs@plt+0x29af0>
   8d1c4:	subs	r3, r0, #0
   8d1c8:	str	r3, [sp, #84]	; 0x54
   8d1cc:	bne	8823c <fputs@plt+0x7714c>
   8d1d0:	ldr	r1, [sp, #72]	; 0x48
   8d1d4:	mov	r3, #0
   8d1d8:	mov	r0, sl
   8d1dc:	mov	r2, #36	; 0x24
   8d1e0:	cmp	r1, #49	; 0x31
   8d1e4:	moveq	r1, #35	; 0x23
   8d1e8:	str	r1, [sp, #72]	; 0x48
   8d1ec:	bl	2416c <fputs@plt+0x1307c>
   8d1f0:	subs	r5, r0, #0
   8d1f4:	beq	8823c <fputs@plt+0x7714c>
   8d1f8:	ldr	r2, [sp, #64]	; 0x40
   8d1fc:	mov	r0, sl
   8d200:	ldr	r1, [r9, #16]
   8d204:	str	r2, [r5]
   8d208:	bl	24d24 <fputs@plt+0x13c34>
   8d20c:	ldr	ip, [sl, #16]
   8d210:	ldr	r1, [sp, #72]	; 0x48
   8d214:	ldr	lr, [sp, #96]	; 0x60
   8d218:	ldr	r3, [sp, #84]	; 0x54
   8d21c:	cmp	r1, #35	; 0x23
   8d220:	moveq	r2, #1
   8d224:	movne	r2, #2
   8d228:	ldr	r1, [sp, #76]	; 0x4c
   8d22c:	add	ip, ip, lr
   8d230:	ldr	ip, [ip, #12]
   8d234:	str	r0, [r5, #4]
   8d238:	ldr	r0, [sp, #80]	; 0x50
   8d23c:	str	r2, [sp, #64]	; 0x40
   8d240:	mov	r2, #1
   8d244:	ldr	lr, [sp, #88]	; 0x58
   8d248:	ldr	r0, [r0, #64]	; 0x40
   8d24c:	strb	lr, [r5, #8]
   8d250:	ldr	lr, [sp, #64]	; 0x40
   8d254:	str	ip, [r5, #20]
   8d258:	strb	lr, [r5, #9]
   8d25c:	str	r0, [r5, #24]
   8d260:	mov	r0, sl
   8d264:	bl	250c4 <fputs@plt+0x13fd4>
   8d268:	str	r0, [r5, #12]
   8d26c:	mov	r0, sl
   8d270:	ldr	r1, [sp, #68]	; 0x44
   8d274:	bl	24ddc <fputs@plt+0x13cec>
   8d278:	str	r0, [r5, #16]
   8d27c:	mov	r0, sl
   8d280:	str	r5, [r8, #492]	; 0x1ec
   8d284:	ldr	r1, [sp, #84]	; 0x54
   8d288:	bl	19bf4 <fputs@plt+0x8b04>
   8d28c:	mov	r1, r9
   8d290:	mov	r0, sl
   8d294:	bl	2203c <fputs@plt+0x10f4c>
   8d298:	ldr	r3, [sp, #68]	; 0x44
   8d29c:	cmp	r3, #0
   8d2a0:	bne	88268 <fputs@plt+0x77178>
   8d2a4:	b	88274 <fputs@plt+0x77184>
   8d2a8:	ldr	r2, [sp, #72]	; 0x48
   8d2ac:	cmp	r2, #49	; 0x31
   8d2b0:	bne	8d138 <fputs@plt+0x7c048>
   8d2b4:	ldr	r1, [pc, #-1004]	; 8ced0 <fputs@plt+0x7bde0>
   8d2b8:	mov	r2, r9
   8d2bc:	mov	r0, r8
   8d2c0:	add	r1, pc, r1
   8d2c4:	bl	3aac4 <fputs@plt+0x299d4>
   8d2c8:	b	8823c <fputs@plt+0x7714c>
   8d2cc:	ldr	r1, [pc, #-1024]	; 8ced4 <fputs@plt+0x7bde4>
   8d2d0:	mov	r0, r8
   8d2d4:	add	r1, pc, r1
   8d2d8:	bl	3aac4 <fputs@plt+0x299d4>
   8d2dc:	b	8823c <fputs@plt+0x7714c>
   8d2e0:	ldr	r2, [pc, #-1040]	; 8ced8 <fputs@plt+0x7bde8>
   8d2e4:	add	r2, pc, r2
   8d2e8:	b	8d1ac <fputs@plt+0x7c0bc>
   8d2ec:	ldr	r2, [sp, #92]	; 0x5c
   8d2f0:	cmp	r2, #1
   8d2f4:	beq	8d36c <fputs@plt+0x7c27c>
   8d2f8:	mov	r0, r8
   8d2fc:	ldr	r2, [sp, #64]	; 0x40
   8d300:	ldr	r1, [sp, #84]	; 0x54
   8d304:	str	r1, [sp]
   8d308:	mov	r1, #7
   8d30c:	bl	3abe0 <fputs@plt+0x29af0>
   8d310:	cmp	r0, #0
   8d314:	bne	8823c <fputs@plt+0x7714c>
   8d318:	ldr	r2, [pc, #-1092]	; 8cedc <fputs@plt+0x7bdec>
   8d31c:	add	r2, pc, r2
   8d320:	b	8d1ac <fputs@plt+0x7c0bc>
   8d324:	add	r2, r5, #-16777216	; 0xff000000
   8d328:	ldr	r1, [sp, #84]	; 0x54
   8d32c:	add	r2, r2, #778240	; 0xbe000
   8d330:	ldr	r2, [r2, #-1024]	; 0xfffffc00
   8d334:	cmp	r1, #0
   8d338:	str	r2, [sp, #84]	; 0x54
   8d33c:	beq	8d2f8 <fputs@plt+0x7c208>
   8d340:	ldr	ip, [r5, #16]
   8d344:	mov	r1, #5
   8d348:	mov	r0, r8
   8d34c:	ldr	r2, [sp, #64]	; 0x40
   8d350:	str	ip, [sp]
   8d354:	bl	3abe0 <fputs@plt+0x29af0>
   8d358:	cmp	r0, #0
   8d35c:	bne	8823c <fputs@plt+0x7714c>
   8d360:	ldr	r2, [pc, #-1160]	; 8cee0 <fputs@plt+0x7bdf0>
   8d364:	add	r2, pc, r2
   8d368:	b	8d1ac <fputs@plt+0x7c0bc>
   8d36c:	mov	r0, r8
   8d370:	ldr	r2, [sp, #64]	; 0x40
   8d374:	ldr	r1, [sp, #84]	; 0x54
   8d378:	str	r1, [sp]
   8d37c:	mov	r1, #5
   8d380:	bl	3abe0 <fputs@plt+0x29af0>
   8d384:	cmp	r0, #0
   8d388:	bne	8823c <fputs@plt+0x7714c>
   8d38c:	ldr	r2, [pc, #-1200]	; 8cee4 <fputs@plt+0x7bdf4>
   8d390:	add	r2, pc, r2
   8d394:	b	8d1ac <fputs@plt+0x7c0bc>
   8d398:	mov	r2, r7
   8d39c:	mov	r1, #0
   8d3a0:	b	8d0a8 <fputs@plt+0x7bfb8>
   8d3a4:	ldr	r3, [r3, #24]
   8d3a8:	cmp	r3, #0
   8d3ac:	beq	8d6a8 <fputs@plt+0x7c5b8>
   8d3b0:	ldr	r2, [r3]
   8d3b4:	cmp	r9, r2
   8d3b8:	bne	8d3a4 <fputs@plt+0x7c2b4>
   8d3bc:	str	r3, [sp, #92]	; 0x5c
   8d3c0:	ldr	r3, [r3, #8]
   8d3c4:	ldr	r1, [r8, #8]
   8d3c8:	ldr	r3, [r3]
   8d3cc:	str	r1, [sp, #84]	; 0x54
   8d3d0:	ldr	r3, [r3, #76]	; 0x4c
   8d3d4:	cmp	r3, #0
   8d3d8:	beq	8d084 <fputs@plt+0x7bf94>
   8d3dc:	ldr	r3, [sp, #84]	; 0x54
   8d3e0:	cmp	r3, #0
   8d3e4:	beq	8d67c <fputs@plt+0x7c58c>
   8d3e8:	mov	r2, r7
   8d3ec:	mov	r1, #1
   8d3f0:	mov	r0, r8
   8d3f4:	bl	5dbbc <fputs@plt+0x4cacc>
   8d3f8:	mov	r2, r7
   8d3fc:	ldr	r0, [r8]
   8d400:	ldr	r1, [r8, #8]
   8d404:	bl	2ee64 <fputs@plt+0x1dd74>
   8d408:	ldr	r3, [r8, #76]	; 0x4c
   8d40c:	mov	r2, sl
   8d410:	ldr	r0, [sp, #84]	; 0x54
   8d414:	add	r3, r3, #1
   8d418:	mov	r1, r3
   8d41c:	str	r3, [r8, #76]	; 0x4c
   8d420:	str	r3, [sp, #96]	; 0x60
   8d424:	bl	2e638 <fputs@plt+0x1d548>
   8d428:	ldr	r3, [sp, #96]	; 0x60
   8d42c:	mov	r0, #0
   8d430:	mov	r1, #155	; 0x9b
   8d434:	str	r0, [sp]
   8d438:	mov	r2, r3
   8d43c:	mov	r3, r0
   8d440:	ldr	r0, [sp, #84]	; 0x54
   8d444:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8d448:	mov	r1, r0
   8d44c:	mvn	r3, #9
   8d450:	ldr	r0, [sp, #84]	; 0x54
   8d454:	ldr	r2, [sp, #92]	; 0x5c
   8d458:	bl	2300c <fputs@plt+0x11f1c>
   8d45c:	ldr	r3, [r8, #416]	; 0x1a0
   8d460:	mov	r2, #1
   8d464:	cmp	r3, #0
   8d468:	moveq	r3, r8
   8d46c:	strb	r2, [r3, #21]
   8d470:	b	8d0c0 <fputs@plt+0x7bfd0>
   8d474:	ldr	r3, [r9, #24]
   8d478:	str	r0, [sp, #88]	; 0x58
   8d47c:	tst	r3, #524288	; 0x80000
   8d480:	bne	8d5cc <fputs@plt+0x7c4dc>
   8d484:	cmp	r7, #1
   8d488:	beq	8d56c <fputs@plt+0x7c47c>
   8d48c:	ldr	r3, [pc, #-1452]	; 8cee8 <fputs@plt+0x7bdf8>
   8d490:	add	r3, pc, r3
   8d494:	ldr	r7, [sp, #80]	; 0x50
   8d498:	mov	r0, r8
   8d49c:	str	sl, [sp]
   8d4a0:	ldr	r1, [sp, #88]	; 0x58
   8d4a4:	str	sl, [sp, #4]
   8d4a8:	str	sl, [sp, #8]
   8d4ac:	mov	r2, r7
   8d4b0:	str	sl, [sp, #12]
   8d4b4:	str	sl, [sp, #16]
   8d4b8:	str	r1, [sp, #20]
   8d4bc:	ldr	r1, [sp, #84]	; 0x54
   8d4c0:	str	r1, [sp, #24]
   8d4c4:	ldr	r1, [pc, #-1504]	; 8ceec <fputs@plt+0x7bdfc>
   8d4c8:	add	r1, pc, r1
   8d4cc:	bl	8e694 <fputs@plt+0x7d5a4>
   8d4d0:	ldr	r1, [pc, #-1512]	; 8cef0 <fputs@plt+0x7be00>
   8d4d4:	mov	r2, r7
   8d4d8:	mov	r0, r9
   8d4dc:	add	r1, pc, r1
   8d4e0:	bl	16264 <fputs@plt+0x5174>
   8d4e4:	cmp	r0, #0
   8d4e8:	beq	8d510 <fputs@plt+0x7c420>
   8d4ec:	ldr	r3, [sp, #64]	; 0x40
   8d4f0:	mov	r2, r7
   8d4f4:	mov	r0, r8
   8d4f8:	ldr	r1, [pc, #-1548]	; 8cef4 <fputs@plt+0x7be04>
   8d4fc:	ldr	ip, [r3]
   8d500:	mov	r3, sl
   8d504:	add	r1, pc, r1
   8d508:	str	ip, [sp]
   8d50c:	bl	8e694 <fputs@plt+0x7d5a4>
   8d510:	mov	r0, r8
   8d514:	ldr	r1, [sp, #64]	; 0x40
   8d518:	bl	4550c <fputs@plt+0x3441c>
   8d51c:	subs	r7, r0, #0
   8d520:	beq	8d54c <fputs@plt+0x7c45c>
   8d524:	ldr	r1, [pc, #-1588]	; 8cef8 <fputs@plt+0x7be08>
   8d528:	mov	r0, r8
   8d52c:	mov	r3, sl
   8d530:	mov	r2, sl
   8d534:	str	r7, [sp]
   8d538:	add	r1, pc, r1
   8d53c:	bl	8e694 <fputs@plt+0x7d5a4>
   8d540:	mov	r1, r7
   8d544:	mov	r0, r9
   8d548:	bl	19bf4 <fputs@plt+0x8b04>
   8d54c:	ldr	r3, [r9, #24]
   8d550:	tst	r3, #524288	; 0x80000
   8d554:	bne	8d578 <fputs@plt+0x7c488>
   8d558:	mov	r0, r8
   8d55c:	mov	r2, sl
   8d560:	ldr	r1, [sp, #64]	; 0x40
   8d564:	bl	45cc4 <fputs@plt+0x34bd4>
   8d568:	b	88a40 <fputs@plt+0x77950>
   8d56c:	ldr	r3, [pc, #-1656]	; 8cefc <fputs@plt+0x7be0c>
   8d570:	add	r3, pc, r3
   8d574:	b	8d494 <fputs@plt+0x7c3a4>
   8d578:	ldr	r3, [sp, #64]	; 0x40
   8d57c:	add	r2, sp, #128	; 0x80
   8d580:	ldr	r1, [r3]
   8d584:	ldr	r0, [r3, #64]	; 0x40
   8d588:	add	r0, r0, #56	; 0x38
   8d58c:	bl	149a8 <fputs@plt+0x38b8>
   8d590:	subs	r7, r0, #0
   8d594:	ldrne	r7, [r7, #8]
   8d598:	b	8d5c0 <fputs@plt+0x7c4d0>
   8d59c:	ldr	r3, [r7]
   8d5a0:	ldr	r2, [sp, #64]	; 0x40
   8d5a4:	cmp	r2, r3
   8d5a8:	beq	8d5bc <fputs@plt+0x7c4cc>
   8d5ac:	mov	r1, r3
   8d5b0:	mov	r0, r8
   8d5b4:	ldr	r2, [r3]
   8d5b8:	bl	45cc4 <fputs@plt+0x34bd4>
   8d5bc:	ldr	r7, [r7, #12]
   8d5c0:	cmp	r7, #0
   8d5c4:	bne	8d59c <fputs@plt+0x7c4ac>
   8d5c8:	b	8d558 <fputs@plt+0x7c468>
   8d5cc:	ldr	r3, [sp, #64]	; 0x40
   8d5d0:	add	r2, sp, #128	; 0x80
   8d5d4:	ldr	r1, [sp, #84]	; 0x54
   8d5d8:	ldr	r0, [r3, #64]	; 0x40
   8d5dc:	add	r0, r0, #56	; 0x38
   8d5e0:	bl	149a8 <fputs@plt+0x38b8>
   8d5e4:	subs	r3, r0, #0
   8d5e8:	str	r6, [sp, #92]	; 0x5c
   8d5ec:	mov	r6, r5
   8d5f0:	ldrne	r3, [r3, #8]
   8d5f4:	mov	r5, r4
   8d5f8:	ldr	r1, [sp, #76]	; 0x4c
   8d5fc:	mov	r4, r3
   8d600:	b	8d61c <fputs@plt+0x7c52c>
   8d604:	ldr	r2, [r4]
   8d608:	ldr	r0, [r8]
   8d60c:	ldr	r2, [r2]
   8d610:	bl	45498 <fputs@plt+0x343a8>
   8d614:	ldr	r4, [r4, #12]
   8d618:	mov	r1, r0
   8d61c:	cmp	r4, #0
   8d620:	bne	8d604 <fputs@plt+0x7c514>
   8d624:	cmp	r1, #0
   8d628:	mov	r4, r5
   8d62c:	str	r1, [sp, #76]	; 0x4c
   8d630:	mov	r5, r6
   8d634:	ldr	r6, [sp, #92]	; 0x5c
   8d638:	beq	8d484 <fputs@plt+0x7c394>
   8d63c:	cmp	r7, #1
   8d640:	beq	8d694 <fputs@plt+0x7c5a4>
   8d644:	ldr	r3, [pc, #-1868]	; 8cf00 <fputs@plt+0x7be10>
   8d648:	add	r3, pc, r3
   8d64c:	ldr	ip, [sp, #76]	; 0x4c
   8d650:	mov	r0, r8
   8d654:	ldr	r2, [sp, #80]	; 0x50
   8d658:	ldr	r1, [sp, #84]	; 0x54
   8d65c:	stm	sp, {r1, sl, ip}
   8d660:	ldr	r1, [pc, #-1892]	; 8cf04 <fputs@plt+0x7be14>
   8d664:	add	r1, pc, r1
   8d668:	bl	8e694 <fputs@plt+0x7d5a4>
   8d66c:	mov	r0, r9
   8d670:	ldr	r1, [sp, #76]	; 0x4c
   8d674:	bl	19bf4 <fputs@plt+0x8b04>
   8d678:	b	8d484 <fputs@plt+0x7c394>
   8d67c:	mov	r0, r8
   8d680:	bl	2e580 <fputs@plt+0x1d490>
   8d684:	subs	r3, r0, #0
   8d688:	str	r3, [sp, #84]	; 0x54
   8d68c:	beq	88a40 <fputs@plt+0x77950>
   8d690:	b	8d3e8 <fputs@plt+0x7c2f8>
   8d694:	ldr	r3, [pc, #-1940]	; 8cf08 <fputs@plt+0x7be18>
   8d698:	add	r3, pc, r3
   8d69c:	b	8d64c <fputs@plt+0x7c55c>
   8d6a0:	ldr	r3, [r0, #60]	; 0x3c
   8d6a4:	udf	#0
   8d6a8:	ldr	r3, [r3, #8]
   8d6ac:	udf	#0
   8d6b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   8d6b4:	mov	r4, r0
   8d6b8:	mov	r5, #0
   8d6bc:	strd	r6, [sp, #8]
   8d6c0:	ldr	r7, [r0]
   8d6c4:	movw	r0, #1608	; 0x648
   8d6c8:	strd	r8, [sp, #16]
   8d6cc:	mov	r8, r1
   8d6d0:	mov	r1, #0
   8d6d4:	strd	sl, [sp, #24]
   8d6d8:	str	lr, [sp, #32]
   8d6dc:	sub	sp, sp, #28
   8d6e0:	ldr	r9, [r7, #96]	; 0x60
   8d6e4:	str	r2, [sp, #12]
   8d6e8:	ldr	r3, [r7, #152]	; 0x98
   8d6ec:	cmp	r3, #0
   8d6f0:	streq	r3, [r7, #248]	; 0xf8
   8d6f4:	str	r5, [r4, #12]
   8d6f8:	str	r8, [r4, #484]	; 0x1e4
   8d6fc:	bl	21a40 <fputs@plt+0x10950>
   8d700:	subs	r6, r0, #0
   8d704:	beq	8da78 <fputs@plt+0x7c988>
   8d708:	mvn	r3, #0
   8d70c:	add	sl, sp, #20
   8d710:	mov	fp, r3
   8d714:	str	r3, [r6]
   8d718:	add	r3, r4, #508	; 0x1fc
   8d71c:	str	r3, [sp, #8]
   8d720:	ldrb	r2, [r8, r5]
   8d724:	add	r3, r8, r5
   8d728:	mov	r1, sl
   8d72c:	mov	r0, r3
   8d730:	cmp	r2, #0
   8d734:	beq	8d7cc <fputs@plt+0x7c6dc>
   8d738:	str	r3, [r4, #508]	; 0x1fc
   8d73c:	bl	1d918 <fputs@plt+0xc828>
   8d740:	add	r5, r0, r5
   8d744:	str	r0, [r4, #512]	; 0x200
   8d748:	cmp	r9, r5
   8d74c:	blt	8d9f4 <fputs@plt+0x7c904>
   8d750:	ldr	r1, [sp, #20]
   8d754:	cmp	r1, #159	; 0x9f
   8d758:	ble	8d790 <fputs@plt+0x7c6a0>
   8d75c:	ldr	r3, [r7, #248]	; 0xf8
   8d760:	cmp	r3, #0
   8d764:	bne	8da38 <fputs@plt+0x7c948>
   8d768:	cmp	r1, #161	; 0xa1
   8d76c:	bne	8d720 <fputs@plt+0x7c630>
   8d770:	ldr	r1, [pc, #852]	; 8dacc <fputs@plt+0x7c9dc>
   8d774:	add	r2, r4, #508	; 0x1fc
   8d778:	mov	r0, r4
   8d77c:	add	r1, pc, r1
   8d780:	bl	3aac4 <fputs@plt+0x299d4>
   8d784:	add	r3, r8, r5
   8d788:	ldr	r2, [r4, #12]
   8d78c:	b	8d7d0 <fputs@plt+0x7c6e0>
   8d790:	ldr	r3, [sp, #8]
   8d794:	mov	r0, r6
   8d798:	str	r4, [sp]
   8d79c:	ldm	r3, {r2, r3}
   8d7a0:	bl	87a70 <fputs@plt+0x76980>
   8d7a4:	ldr	r3, [r4, #12]
   8d7a8:	ldr	fp, [sp, #20]
   8d7ac:	cmp	r3, #0
   8d7b0:	bne	8da94 <fputs@plt+0x7c9a4>
   8d7b4:	ldrb	r3, [r7, #69]	; 0x45
   8d7b8:	cmp	r3, #0
   8d7bc:	beq	8d720 <fputs@plt+0x7c630>
   8d7c0:	add	r5, r8, r5
   8d7c4:	str	r5, [r4, #484]	; 0x1e4
   8d7c8:	b	8d7dc <fputs@plt+0x7c6ec>
   8d7cc:	ldr	r2, [r4, #12]
   8d7d0:	cmp	r2, #0
   8d7d4:	str	r3, [r4, #484]	; 0x1e4
   8d7d8:	bne	8d834 <fputs@plt+0x7c744>
   8d7dc:	ldrb	r3, [r7, #69]	; 0x45
   8d7e0:	cmp	r3, #0
   8d7e4:	bne	8d834 <fputs@plt+0x7c744>
   8d7e8:	cmp	fp, #1
   8d7ec:	add	r5, r4, #508	; 0x1fc
   8d7f0:	bne	8da08 <fputs@plt+0x7c918>
   8d7f4:	mov	r1, #0
   8d7f8:	mov	r0, r6
   8d7fc:	str	r4, [sp]
   8d800:	ldm	r5, {r2, r3}
   8d804:	bl	87a70 <fputs@plt+0x76980>
   8d808:	b	8d834 <fputs@plt+0x7c744>
   8d80c:	lsl	r1, r3, #4
   8d810:	sub	r3, r3, #1
   8d814:	ldr	r0, [r6, #4]
   8d818:	add	r2, r1, #12
   8d81c:	add	r1, r6, r1
   8d820:	str	r3, [r6]
   8d824:	add	r2, r6, r2
   8d828:	ldrb	r1, [r1, #10]
   8d82c:	add	r3, r2, #4
   8d830:	bl	229a8 <fputs@plt+0x118b8>
   8d834:	ldr	r3, [r6]
   8d838:	cmp	r3, #0
   8d83c:	bge	8d80c <fputs@plt+0x7c71c>
   8d840:	mov	r0, r6
   8d844:	bl	19898 <fputs@plt+0x87a8>
   8d848:	ldrb	r3, [r7, #69]	; 0x45
   8d84c:	cmp	r3, #0
   8d850:	beq	8d9b8 <fputs@plt+0x7c8c8>
   8d854:	ldr	r2, [r4, #4]
   8d858:	mov	r0, #7
   8d85c:	str	r0, [r4, #12]
   8d860:	cmp	r2, #0
   8d864:	beq	8da4c <fputs@plt+0x7c95c>
   8d868:	ldr	r1, [pc, #608]	; 8dad0 <fputs@plt+0x7c9e0>
   8d86c:	mov	r6, #1
   8d870:	ldr	r3, [sp, #12]
   8d874:	add	r1, pc, r1
   8d878:	str	r2, [r3]
   8d87c:	bl	36384 <fputs@plt+0x25294>
   8d880:	mov	r3, #0
   8d884:	str	r3, [r4, #4]
   8d888:	ldr	r0, [r4, #8]
   8d88c:	ldrb	r5, [r4, #18]
   8d890:	cmp	r0, #0
   8d894:	beq	8d998 <fputs@plt+0x7c8a8>
   8d898:	ldr	r3, [r4, #68]	; 0x44
   8d89c:	cmp	r3, #0
   8d8a0:	ble	8d998 <fputs@plt+0x7c8a8>
   8d8a4:	cmp	r5, #0
   8d8a8:	beq	8d98c <fputs@plt+0x7c89c>
   8d8ac:	ldr	r0, [r4, #524]	; 0x20c
   8d8b0:	bl	19898 <fputs@plt+0x87a8>
   8d8b4:	ldrb	r3, [r4, #454]	; 0x1c6
   8d8b8:	cmp	r3, #0
   8d8bc:	beq	8d9e4 <fputs@plt+0x7c8f4>
   8d8c0:	ldr	r1, [r4, #540]	; 0x21c
   8d8c4:	cmp	r1, #0
   8d8c8:	beq	8d8d4 <fputs@plt+0x7c7e4>
   8d8cc:	mov	r0, r7
   8d8d0:	bl	228bc <fputs@plt+0x117cc>
   8d8d4:	ldr	r1, [r4, #492]	; 0x1ec
   8d8d8:	cmp	r1, #0
   8d8dc:	beq	8d8e8 <fputs@plt+0x7c7f8>
   8d8e0:	mov	r0, r7
   8d8e4:	bl	2284c <fputs@plt+0x1175c>
   8d8e8:	ldr	r5, [r4, #448]	; 0x1c0
   8d8ec:	subs	r5, r5, #1
   8d8f0:	bmi	8d910 <fputs@plt+0x7c820>
   8d8f4:	ldr	r3, [r4, #476]	; 0x1dc
   8d8f8:	mov	r0, r7
   8d8fc:	ldr	r1, [r3, r5, lsl #2]
   8d900:	sub	r5, r5, #1
   8d904:	bl	19bf4 <fputs@plt+0x8b04>
   8d908:	cmn	r5, #1
   8d90c:	bne	8d8f4 <fputs@plt+0x7c804>
   8d910:	mov	r0, r7
   8d914:	ldr	r1, [r4, #476]	; 0x1dc
   8d918:	bl	19bf4 <fputs@plt+0x8b04>
   8d91c:	ldr	r1, [r4, #412]	; 0x19c
   8d920:	cmp	r1, #0
   8d924:	beq	8d960 <fputs@plt+0x7c870>
   8d928:	ldr	r3, [r1]
   8d92c:	mov	r0, r7
   8d930:	str	r3, [r4, #412]	; 0x19c
   8d934:	bl	19bf4 <fputs@plt+0x8b04>
   8d938:	ldr	r1, [r4, #412]	; 0x19c
   8d93c:	cmp	r1, #0
   8d940:	bne	8d928 <fputs@plt+0x7c838>
   8d944:	ldr	r1, [r4, #528]	; 0x210
   8d948:	cmp	r1, #0
   8d94c:	beq	8d96c <fputs@plt+0x7c87c>
   8d950:	ldr	r3, [r1, #68]	; 0x44
   8d954:	mov	r0, r7
   8d958:	str	r3, [r4, #528]	; 0x210
   8d95c:	bl	21e78 <fputs@plt+0x10d88>
   8d960:	ldr	r1, [r4, #528]	; 0x210
   8d964:	cmp	r1, #0
   8d968:	bne	8d950 <fputs@plt+0x7c860>
   8d96c:	mov	r0, r6
   8d970:	add	sp, sp, #28
   8d974:	ldrd	r4, [sp]
   8d978:	ldrd	r6, [sp, #8]
   8d97c:	ldrd	r8, [sp, #16]
   8d980:	ldrd	sl, [sp, #24]
   8d984:	add	sp, sp, #32
   8d988:	pop	{pc}		; (ldr pc, [sp], #4)
   8d98c:	bl	20e34 <fputs@plt+0xfd44>
   8d990:	str	r5, [r4, #8]
   8d994:	ldrb	r5, [r4, #18]
   8d998:	cmp	r5, #0
   8d99c:	bne	8d8ac <fputs@plt+0x7c7bc>
   8d9a0:	mov	r0, r7
   8d9a4:	ldr	r1, [r4, #408]	; 0x198
   8d9a8:	bl	19bf4 <fputs@plt+0x8b04>
   8d9ac:	str	r5, [r4, #404]	; 0x194
   8d9b0:	str	r5, [r4, #408]	; 0x198
   8d9b4:	b	8d8ac <fputs@plt+0x7c7bc>
   8d9b8:	ldr	r2, [r4, #4]
   8d9bc:	ldr	r0, [r4, #12]
   8d9c0:	cmp	r0, #0
   8d9c4:	cmpne	r0, #101	; 0x65
   8d9c8:	mov	r3, r0
   8d9cc:	bne	8dab0 <fputs@plt+0x7c9c0>
   8d9d0:	cmp	r2, #0
   8d9d4:	moveq	r6, r2
   8d9d8:	beq	8d888 <fputs@plt+0x7c798>
   8d9dc:	ldr	r0, [r4, #12]
   8d9e0:	b	8d868 <fputs@plt+0x7c778>
   8d9e4:	mov	r0, r7
   8d9e8:	ldr	r1, [r4, #488]	; 0x1e8
   8d9ec:	bl	21e78 <fputs@plt+0x10d88>
   8d9f0:	b	8d8c0 <fputs@plt+0x7c7d0>
   8d9f4:	add	r5, r8, r5
   8d9f8:	mov	r3, #18
   8d9fc:	str	r3, [r4, #12]
   8da00:	str	r5, [r4, #484]	; 0x1e4
   8da04:	b	8d834 <fputs@plt+0x7c744>
   8da08:	mov	r1, #1
   8da0c:	mov	r0, r6
   8da10:	str	r4, [sp]
   8da14:	ldm	r5, {r2, r3}
   8da18:	bl	87a70 <fputs@plt+0x76980>
   8da1c:	ldr	r3, [r4, #12]
   8da20:	cmp	r3, #0
   8da24:	bne	8d834 <fputs@plt+0x7c744>
   8da28:	ldrb	r3, [r7, #69]	; 0x45
   8da2c:	cmp	r3, #0
   8da30:	bne	8d834 <fputs@plt+0x7c744>
   8da34:	b	8d7f4 <fputs@plt+0x7c704>
   8da38:	add	r5, r8, r5
   8da3c:	mov	r3, #9
   8da40:	str	r3, [r4, #12]
   8da44:	str	r5, [r4, #484]	; 0x1e4
   8da48:	b	8d834 <fputs@plt+0x7c744>
   8da4c:	mov	r3, r0
   8da50:	mov	r0, r3
   8da54:	bl	1e31c <fputs@plt+0xd22c>
   8da58:	mov	r2, r0
   8da5c:	ldr	r1, [pc, #112]	; 8dad4 <fputs@plt+0x7c9e4>
   8da60:	mov	r0, r7
   8da64:	add	r1, pc, r1
   8da68:	bl	44c0c <fputs@plt+0x33b1c>
   8da6c:	mov	r2, r0
   8da70:	str	r0, [r4, #4]
   8da74:	b	8d9d0 <fputs@plt+0x7c8e0>
   8da78:	ldr	r3, [r7, #68]	; 0x44
   8da7c:	bic	r3, r3, #-16777216	; 0xff000000
   8da80:	bic	r3, r3, #255	; 0xff
   8da84:	cmp	r3, #0
   8da88:	beq	8daa0 <fputs@plt+0x7c9b0>
   8da8c:	mov	r6, #7
   8da90:	b	8d96c <fputs@plt+0x7c87c>
   8da94:	add	r5, r8, r5
   8da98:	str	r5, [r4, #484]	; 0x1e4
   8da9c:	b	8d834 <fputs@plt+0x7c744>
   8daa0:	mov	r0, r7
   8daa4:	mov	r6, #7
   8daa8:	bl	1a178 <fputs@plt+0x9088>
   8daac:	b	8d96c <fputs@plt+0x7c87c>
   8dab0:	cmp	r2, #0
   8dab4:	bne	8d868 <fputs@plt+0x7c778>
   8dab8:	cmp	r0, #516	; 0x204
   8dabc:	bne	8da50 <fputs@plt+0x7c960>
   8dac0:	ldr	r2, [pc, #16]	; 8dad8 <fputs@plt+0x7c9e8>
   8dac4:	add	r2, pc, r2
   8dac8:	b	8da5c <fputs@plt+0x7c96c>
   8dacc:	andeq	lr, r0, r0, lsr r6
   8dad0:	strdeq	fp, [r0], -r8
   8dad4:	andeq	fp, r0, r8, lsl #6
   8dad8:	andeq	fp, r0, r0, asr #32
   8dadc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   8dae0:	mov	r4, r0
   8dae4:	strd	r6, [sp, #8]
   8dae8:	mov	r7, #0
   8daec:	strd	r8, [sp, #16]
   8daf0:	mov	r8, r2
   8daf4:	mov	r2, #544	; 0x220
   8daf8:	strd	sl, [sp, #24]
   8dafc:	mov	sl, r1
   8db00:	str	lr, [sp, #32]
   8db04:	sub	sp, sp, #28
   8db08:	str	r3, [sp, #8]
   8db0c:	mov	r3, #0
   8db10:	str	r7, [sp, #20]
   8db14:	bl	2416c <fputs@plt+0x1307c>
   8db18:	subs	r5, r0, #0
   8db1c:	beq	8df08 <fputs@plt+0x7ce18>
   8db20:	ldr	ip, [r4, #20]
   8db24:	ldr	r3, [sp, #64]	; 0x40
   8db28:	cmp	ip, r7
   8db2c:	str	r3, [r5, #480]	; 0x1e0
   8db30:	ble	8db7c <fputs@plt+0x7ca8c>
   8db34:	ldr	r3, [r4, #16]
   8db38:	lsl	r9, r7, #4
   8db3c:	mov	r2, #1
   8db40:	mov	r1, r2
   8db44:	add	r3, r3, r9
   8db48:	ldr	r3, [r3, #4]
   8db4c:	subs	r0, r3, #0
   8db50:	beq	8db70 <fputs@plt+0x7ca80>
   8db54:	ldr	ip, [r3]
   8db58:	ldr	r3, [r3, #4]
   8db5c:	str	ip, [r3, #4]
   8db60:	bl	15738 <fputs@plt+0x4648>
   8db64:	cmp	r0, #0
   8db68:	bne	8dcf8 <fputs@plt+0x7cc08>
   8db6c:	ldr	ip, [r4, #20]
   8db70:	add	r7, r7, #1
   8db74:	cmp	ip, r7
   8db78:	bgt	8db34 <fputs@plt+0x7ca44>
   8db7c:	mov	r0, r4
   8db80:	bl	19f58 <fputs@plt+0x8e68>
   8db84:	mov	r3, #0
   8db88:	str	r4, [r5]
   8db8c:	cmp	r8, r3
   8db90:	str	r3, [r5, #428]	; 0x1ac
   8db94:	blt	8dbac <fputs@plt+0x7cabc>
   8db98:	beq	8dc98 <fputs@plt+0x7cba8>
   8db9c:	add	r3, sl, r8
   8dba0:	ldrb	r3, [r3, #-1]
   8dba4:	cmp	r3, #0
   8dba8:	bne	8dc98 <fputs@plt+0x7cba8>
   8dbac:	add	r2, sp, #20
   8dbb0:	mov	r1, sl
   8dbb4:	mov	r0, r5
   8dbb8:	bl	8d6b0 <fputs@plt+0x7c5c0>
   8dbbc:	ldr	r3, [r5, #12]
   8dbc0:	cmp	r3, #101	; 0x65
   8dbc4:	moveq	r3, #0
   8dbc8:	streq	r3, [r5, #12]
   8dbcc:	ldrb	r3, [r5, #17]
   8dbd0:	cmp	r3, #0
   8dbd4:	bne	8df14 <fputs@plt+0x7ce24>
   8dbd8:	ldrb	r3, [r4, #69]	; 0x45
   8dbdc:	ldr	r7, [r5, #8]
   8dbe0:	cmp	r3, #0
   8dbe4:	beq	8dd80 <fputs@plt+0x7cc90>
   8dbe8:	ldr	r3, [sp, #72]	; 0x48
   8dbec:	mov	r6, #7
   8dbf0:	str	r6, [r5, #12]
   8dbf4:	cmp	r3, #0
   8dbf8:	beq	8df00 <fputs@plt+0x7ce10>
   8dbfc:	ldr	r2, [sp, #72]	; 0x48
   8dc00:	mov	r8, #0
   8dc04:	ldr	r3, [r5, #484]	; 0x1e4
   8dc08:	str	r3, [r2]
   8dc0c:	ldrb	r3, [r4, #149]	; 0x95
   8dc10:	cmp	r3, #0
   8dc14:	beq	8de98 <fputs@plt+0x7cda8>
   8dc18:	cmp	r7, #0
   8dc1c:	beq	8def0 <fputs@plt+0x7ce00>
   8dc20:	cmp	r6, #0
   8dc24:	bne	8dc38 <fputs@plt+0x7cb48>
   8dc28:	ldrb	r6, [r4, #69]	; 0x45
   8dc2c:	cmp	r6, #0
   8dc30:	beq	8ded4 <fputs@plt+0x7cde4>
   8dc34:	mov	r6, #0
   8dc38:	mov	r0, r7
   8dc3c:	bl	5964c <fputs@plt+0x4855c>
   8dc40:	ldr	r3, [sp, #20]
   8dc44:	cmp	r3, #0
   8dc48:	beq	8de6c <fputs@plt+0x7cd7c>
   8dc4c:	ldr	r2, [pc, #1116]	; 8e0b0 <fputs@plt+0x7cfc0>
   8dc50:	mov	r1, r6
   8dc54:	mov	r0, r4
   8dc58:	add	r2, pc, r2
   8dc5c:	bl	3a4a8 <fputs@plt+0x293b8>
   8dc60:	mov	r0, r4
   8dc64:	ldr	r1, [sp, #20]
   8dc68:	bl	19bf4 <fputs@plt+0x8b04>
   8dc6c:	ldr	r1, [r5, #532]	; 0x214
   8dc70:	cmp	r1, #0
   8dc74:	beq	8dd28 <fputs@plt+0x7cc38>
   8dc78:	ldr	r3, [r1, #4]
   8dc7c:	mov	r0, r4
   8dc80:	str	r3, [r5, #532]	; 0x214
   8dc84:	bl	19bf4 <fputs@plt+0x8b04>
   8dc88:	ldr	r1, [r5, #532]	; 0x214
   8dc8c:	cmp	r1, #0
   8dc90:	bne	8dc78 <fputs@plt+0x7cb88>
   8dc94:	b	8dd28 <fputs@plt+0x7cc38>
   8dc98:	ldr	r3, [r4, #96]	; 0x60
   8dc9c:	cmp	r8, r3
   8dca0:	bgt	8e034 <fputs@plt+0x7cf44>
   8dca4:	mov	r2, r8
   8dca8:	asr	r3, r8, #31
   8dcac:	mov	r1, sl
   8dcb0:	mov	r0, r4
   8dcb4:	bl	22ec8 <fputs@plt+0x11dd8>
   8dcb8:	subs	r6, r0, #0
   8dcbc:	addeq	r8, sl, r8
   8dcc0:	streq	r8, [r5, #484]	; 0x1e4
   8dcc4:	beq	8dbbc <fputs@plt+0x7cacc>
   8dcc8:	mov	r1, r6
   8dccc:	add	r2, sp, #20
   8dcd0:	mov	r0, r5
   8dcd4:	bl	8d6b0 <fputs@plt+0x7c5c0>
   8dcd8:	ldr	r3, [r5, #484]	; 0x1e4
   8dcdc:	mov	r1, r6
   8dce0:	mov	r0, r4
   8dce4:	sub	r3, r3, r6
   8dce8:	add	r3, sl, r3
   8dcec:	str	r3, [r5, #484]	; 0x1e4
   8dcf0:	bl	19bf4 <fputs@plt+0x8b04>
   8dcf4:	b	8dbbc <fputs@plt+0x7cacc>
   8dcf8:	ldr	r2, [pc, #948]	; 8e0b4 <fputs@plt+0x7cfc4>
   8dcfc:	mov	r6, r0
   8dd00:	movw	r8, #3082	; 0xc0a
   8dd04:	sub	r8, r6, r8
   8dd08:	mov	r1, r0
   8dd0c:	ldr	r3, [r4, #16]
   8dd10:	clz	r8, r8
   8dd14:	mov	r0, r4
   8dd18:	lsr	r8, r8, #5
   8dd1c:	add	r2, pc, r2
   8dd20:	ldr	r3, [r3, r9]
   8dd24:	bl	3a4a8 <fputs@plt+0x293b8>
   8dd28:	mov	r0, r5
   8dd2c:	bl	22398 <fputs@plt+0x112a8>
   8dd30:	mov	r1, r5
   8dd34:	mov	r0, r4
   8dd38:	bl	19bf4 <fputs@plt+0x8b04>
   8dd3c:	ldrb	r3, [r4, #69]	; 0x45
   8dd40:	cmp	r3, #0
   8dd44:	movne	r8, #1
   8dd48:	cmp	r8, #0
   8dd4c:	bne	8dd74 <fputs@plt+0x7cc84>
   8dd50:	ldr	r0, [r4, #56]	; 0x38
   8dd54:	and	r0, r0, r6
   8dd58:	add	sp, sp, #28
   8dd5c:	ldrd	r4, [sp]
   8dd60:	ldrd	r6, [sp, #8]
   8dd64:	ldrd	r8, [sp, #16]
   8dd68:	ldrd	sl, [sp, #24]
   8dd6c:	add	sp, sp, #32
   8dd70:	pop	{pc}		; (ldr pc, [sp], #4)
   8dd74:	mov	r0, r4
   8dd78:	bl	210dc <fputs@plt+0xffec>
   8dd7c:	b	8dd58 <fputs@plt+0x7cc68>
   8dd80:	ldr	r6, [r5, #12]
   8dd84:	movw	r8, #3082	; 0xc0a
   8dd88:	ldr	r3, [sp, #72]	; 0x48
   8dd8c:	sub	r8, r6, r8
   8dd90:	clz	r8, r8
   8dd94:	cmp	r3, #0
   8dd98:	lsr	r8, r8, #5
   8dd9c:	beq	8ddac <fputs@plt+0x7ccbc>
   8dda0:	ldr	r2, [sp, #72]	; 0x48
   8dda4:	ldr	r3, [r5, #484]	; 0x1e4
   8dda8:	str	r3, [r2]
   8ddac:	cmp	r6, #0
   8ddb0:	bne	8dc0c <fputs@plt+0x7cb1c>
   8ddb4:	cmp	r7, #0
   8ddb8:	beq	8def0 <fputs@plt+0x7ce00>
   8ddbc:	ldrb	r3, [r5, #453]	; 0x1c5
   8ddc0:	cmp	r3, #0
   8ddc4:	beq	8e060 <fputs@plt+0x7cf70>
   8ddc8:	cmp	r3, #2
   8ddcc:	mov	r0, r7
   8ddd0:	beq	8e070 <fputs@plt+0x7cf80>
   8ddd4:	mov	r1, #8
   8ddd8:	bl	24b8c <fputs@plt+0x13a9c>
   8dddc:	mov	r3, #8
   8dde0:	mov	r1, r6
   8dde4:	mov	r0, r3
   8dde8:	ldr	r3, [pc, #712]	; 8e0b8 <fputs@plt+0x7cfc8>
   8ddec:	add	r3, pc, r3
   8ddf0:	ldr	r2, [pc, #708]	; 8e0bc <fputs@plt+0x7cfcc>
   8ddf4:	add	r9, r1, #1
   8ddf8:	mvn	r1, r1
   8ddfc:	str	r6, [sp, #12]
   8de00:	mov	r6, r0
   8de04:	ldr	r7, [r5, #8]
   8de08:	add	r2, pc, r2
   8de0c:	add	r2, r2, r9, lsl #2
   8de10:	mov	lr, r7
   8de14:	mov	r7, r4
   8de18:	add	fp, r2, #2128	; 0x850
   8de1c:	mov	r4, r1
   8de20:	add	fp, fp, #4
   8de24:	b	8de2c <fputs@plt+0x7cd3c>
   8de28:	ldr	r3, [fp, #4]!
   8de2c:	add	r1, r4, r9
   8de30:	mov	r0, lr
   8de34:	ldr	r2, [lr]
   8de38:	ldrb	ip, [r2, #69]	; 0x45
   8de3c:	subs	r2, ip, #0
   8de40:	bne	8de50 <fputs@plt+0x7cd60>
   8de44:	str	ip, [sp]
   8de48:	bl	2d7d0 <fputs@plt+0x1c6e0>
   8de4c:	ldr	lr, [r5, #8]
   8de50:	cmp	r6, r9
   8de54:	add	r9, r9, #1
   8de58:	bgt	8de28 <fputs@plt+0x7cd38>
   8de5c:	mov	r4, r7
   8de60:	mov	r7, lr
   8de64:	ldr	r6, [sp, #12]
   8de68:	b	8dc0c <fputs@plt+0x7cb1c>
   8de6c:	cmp	r6, #0
   8de70:	str	r6, [r4, #52]	; 0x34
   8de74:	bne	8de88 <fputs@plt+0x7cd98>
   8de78:	ldr	r6, [r4, #240]	; 0xf0
   8de7c:	cmp	r6, #0
   8de80:	beq	8dc6c <fputs@plt+0x7cb7c>
   8de84:	mov	r6, #0
   8de88:	mov	r1, r6
   8de8c:	mov	r0, r4
   8de90:	bl	2105c <fputs@plt+0xff6c>
   8de94:	b	8dc6c <fputs@plt+0x7cb7c>
   8de98:	cmp	r7, #0
   8de9c:	beq	8def0 <fputs@plt+0x7ce00>
   8dea0:	ldr	r2, [r5, #484]	; 0x1e4
   8dea4:	mov	r1, sl
   8dea8:	ldr	r0, [r7]
   8deac:	sub	r2, r2, sl
   8deb0:	asr	r3, r2, #31
   8deb4:	bl	22ec8 <fputs@plt+0x11dd8>
   8deb8:	ldrb	r3, [r7, #89]	; 0x59
   8debc:	str	r0, [r7, #168]	; 0xa8
   8dec0:	ldr	r2, [sp, #8]
   8dec4:	bfi	r3, r2, #7, #1
   8dec8:	strb	r3, [r7, #89]	; 0x59
   8decc:	ldr	r7, [r5, #8]
   8ded0:	b	8dc18 <fputs@plt+0x7cb28>
   8ded4:	ldr	r3, [sp, #20]
   8ded8:	ldr	r2, [sp, #68]	; 0x44
   8dedc:	cmp	r3, #0
   8dee0:	str	r7, [r2]
   8dee4:	streq	r3, [r4, #52]	; 0x34
   8dee8:	bne	8dc4c <fputs@plt+0x7cb5c>
   8deec:	b	8de78 <fputs@plt+0x7cd88>
   8def0:	ldr	r2, [sp, #68]	; 0x44
   8def4:	mov	r3, #0
   8def8:	str	r3, [r2]
   8defc:	b	8dc40 <fputs@plt+0x7cb50>
   8df00:	ldr	r8, [sp, #72]	; 0x48
   8df04:	b	8dc0c <fputs@plt+0x7cb1c>
   8df08:	mov	r8, r5
   8df0c:	mov	r6, #7
   8df10:	b	8dd30 <fputs@plt+0x7cc40>
   8df14:	ldr	fp, [r5]
   8df18:	ldr	ip, [fp, #20]
   8df1c:	cmp	ip, #0
   8df20:	ble	8dbd8 <fputs@plt+0x7cae8>
   8df24:	mov	r9, #65280	; 0xff00
   8df28:	movt	r9, #255	; 0xff
   8df2c:	mov	r7, #0
   8df30:	b	8df80 <fputs@plt+0x7ce90>
   8df34:	ldm	r6, {r0, r2}
   8df38:	ldr	r1, [r3, #12]
   8df3c:	ldr	r3, [r2, #12]
   8df40:	ldr	r3, [r3, #56]	; 0x38
   8df44:	str	r0, [r2, #4]
   8df48:	ldr	r2, [r1]
   8df4c:	ldr	r3, [r3, #40]	; 0x28
   8df50:	rev	r3, r3
   8df54:	cmp	r2, r3
   8df58:	beq	8df74 <fputs@plt+0x7ce84>
   8df5c:	mov	r1, r7
   8df60:	mov	r0, fp
   8df64:	bl	22d4c <fputs@plt+0x11c5c>
   8df68:	mov	r3, #17
   8df6c:	str	r3, [r5, #12]
   8df70:	ldr	ip, [fp, #20]
   8df74:	add	r7, r7, #1
   8df78:	cmp	r7, ip
   8df7c:	bge	8dbd8 <fputs@plt+0x7cae8>
   8df80:	ldr	r3, [fp, #16]
   8df84:	lsl	r8, r7, #4
   8df88:	add	r3, r3, r8
   8df8c:	ldr	r6, [r3, #4]
   8df90:	cmp	r6, #0
   8df94:	beq	8df74 <fputs@plt+0x7ce84>
   8df98:	ldrb	r1, [r6, #8]
   8df9c:	cmp	r1, #0
   8dfa0:	bne	8df34 <fputs@plt+0x7ce44>
   8dfa4:	mov	r0, r6
   8dfa8:	bl	4eb74 <fputs@plt+0x3da84>
   8dfac:	movw	r3, #3082	; 0xc0a
   8dfb0:	mov	r1, r0
   8dfb4:	cmp	r0, r3
   8dfb8:	cmpne	r0, #7
   8dfbc:	bne	8dfd4 <fputs@plt+0x7cee4>
   8dfc0:	ldr	r3, [fp, #68]	; 0x44
   8dfc4:	tst	r3, r9
   8dfc8:	bne	8dfd4 <fputs@plt+0x7cee4>
   8dfcc:	mov	r0, fp
   8dfd0:	bl	1a178 <fputs@plt+0x9088>
   8dfd4:	cmp	r1, #0
   8dfd8:	bne	8dbd8 <fputs@plt+0x7cae8>
   8dfdc:	ldr	r3, [fp, #16]
   8dfe0:	ldr	r2, [r6, #4]
   8dfe4:	ldr	ip, [r6]
   8dfe8:	add	r8, r3, r8
   8dfec:	ldr	r1, [r8, #12]
   8dff0:	ldr	r0, [r2, #12]
   8dff4:	ldr	r3, [r0, #56]	; 0x38
   8dff8:	str	ip, [r2, #4]
   8dffc:	ldr	r2, [r1]
   8e000:	ldr	r3, [r3, #40]	; 0x28
   8e004:	rev	r3, r3
   8e008:	cmp	r3, r2
   8e00c:	beq	8e024 <fputs@plt+0x7cf34>
   8e010:	mov	r1, r7
   8e014:	mov	r0, fp
   8e018:	bl	22d4c <fputs@plt+0x11c5c>
   8e01c:	mov	r3, #17
   8e020:	str	r3, [r5, #12]
   8e024:	mov	r0, r6
   8e028:	bl	562ec <fputs@plt+0x451fc>
   8e02c:	ldr	ip, [fp, #20]
   8e030:	b	8df74 <fputs@plt+0x7ce84>
   8e034:	ldr	r2, [pc, #132]	; 8e0c0 <fputs@plt+0x7cfd0>
   8e038:	mov	r1, #18
   8e03c:	mov	r0, r4
   8e040:	add	r2, pc, r2
   8e044:	bl	3a4a8 <fputs@plt+0x293b8>
   8e048:	ldrb	r8, [r4, #69]	; 0x45
   8e04c:	cmp	r8, #0
   8e050:	bne	8e090 <fputs@plt+0x7cfa0>
   8e054:	ldr	r6, [r4, #56]	; 0x38
   8e058:	and	r6, r6, #18
   8e05c:	b	8dd28 <fputs@plt+0x7cc38>
   8e060:	ldrb	r3, [r4, #149]	; 0x95
   8e064:	cmp	r3, #0
   8e068:	beq	8dea0 <fputs@plt+0x7cdb0>
   8e06c:	b	8dc28 <fputs@plt+0x7cb38>
   8e070:	mov	r1, #4
   8e074:	bl	24b8c <fputs@plt+0x13a9c>
   8e078:	mov	r3, #12
   8e07c:	mov	r1, #8
   8e080:	mov	r0, r3
   8e084:	ldr	r3, [pc, #56]	; 8e0c4 <fputs@plt+0x7cfd4>
   8e088:	add	r3, pc, r3
   8e08c:	b	8ddf0 <fputs@plt+0x7cd00>
   8e090:	mov	r0, r4
   8e094:	movw	r8, #3082	; 0xc0a
   8e098:	bl	210dc <fputs@plt+0xffec>
   8e09c:	sub	r8, r0, r8
   8e0a0:	mov	r6, r0
   8e0a4:	clz	r8, r8
   8e0a8:	lsr	r8, r8, #5
   8e0ac:	b	8dd28 <fputs@plt+0x7cc38>
   8e0b0:	andeq	fp, r0, r4, lsl r1
   8e0b4:	andeq	lr, r0, r0, asr #1
   8e0b8:	ldrdeq	sp, [r0], -ip
   8e0bc:	andeq	r0, r2, r0, lsr r8
   8e0c0:			; <UNDEFINED> instruction: 0x0000ddbc
   8e0c4:	andeq	sp, r0, r8, asr #26
   8e0c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   8e0cc:	mov	ip, #0
   8e0d0:	mov	r4, r0
   8e0d4:	strd	r6, [sp, #8]
   8e0d8:	mov	r6, r1
   8e0dc:	strd	r8, [sp, #16]
   8e0e0:	mov	r9, r2
   8e0e4:	str	sl, [sp, #24]
   8e0e8:	mov	sl, r3
   8e0ec:	str	lr, [sp, #28]
   8e0f0:	sub	sp, sp, #16
   8e0f4:	ldr	r8, [sp, #48]	; 0x30
   8e0f8:	ldr	r5, [sp, #52]	; 0x34
   8e0fc:	ldr	r7, [sp, #56]	; 0x38
   8e100:	str	ip, [r5]
   8e104:	bl	39a54 <fputs@plt+0x28964>
   8e108:	cmp	r0, #0
   8e10c:	cmpne	r6, #0
   8e110:	beq	8e184 <fputs@plt+0x7d094>
   8e114:	ldr	r1, [r4, #20]
   8e118:	cmp	r1, #0
   8e11c:	ble	8e144 <fputs@plt+0x7d054>
   8e120:	ldr	r3, [r4, #16]
   8e124:	add	r1, r3, r1, lsl #4
   8e128:	ldr	r2, [r3, #4]
   8e12c:	add	r3, r3, #16
   8e130:	cmp	r2, #0
   8e134:	ldmne	r2, {r0, r2}
   8e138:	strne	r0, [r2, #4]
   8e13c:	cmp	r3, r1
   8e140:	bne	8e128 <fputs@plt+0x7d038>
   8e144:	mov	r3, sl
   8e148:	mov	r2, r9
   8e14c:	str	r8, [sp]
   8e150:	mov	r1, r6
   8e154:	mov	r0, r4
   8e158:	stmib	sp, {r5, r7}
   8e15c:	bl	8dadc <fputs@plt+0x7c9ec>
   8e160:	cmp	r0, #17
   8e164:	beq	8e1ac <fputs@plt+0x7d0bc>
   8e168:	add	sp, sp, #16
   8e16c:	ldrd	r4, [sp]
   8e170:	ldrd	r6, [sp, #8]
   8e174:	ldrd	r8, [sp, #16]
   8e178:	ldr	sl, [sp, #24]
   8e17c:	add	sp, sp, #28
   8e180:	pop	{pc}		; (ldr pc, [sp], #4)
   8e184:	movw	r0, #44777	; 0xaee9
   8e188:	movt	r0, #1
   8e18c:	add	sp, sp, #16
   8e190:	ldrd	r4, [sp]
   8e194:	ldrd	r6, [sp, #8]
   8e198:	ldrd	r8, [sp, #16]
   8e19c:	ldr	sl, [sp, #24]
   8e1a0:	ldr	lr, [sp, #28]
   8e1a4:	add	sp, sp, #32
   8e1a8:	b	3642c <fputs@plt+0x2533c>
   8e1ac:	ldr	r0, [r5]
   8e1b0:	bl	596ac <fputs@plt+0x485bc>
   8e1b4:	mov	r3, sl
   8e1b8:	mov	r2, r9
   8e1bc:	str	r8, [sp, #48]	; 0x30
   8e1c0:	mov	r1, r6
   8e1c4:	mov	r0, r4
   8e1c8:	str	r5, [sp, #52]	; 0x34
   8e1cc:	str	r7, [sp, #56]	; 0x38
   8e1d0:	add	sp, sp, #16
   8e1d4:	ldrd	r4, [sp]
   8e1d8:	ldrd	r6, [sp, #8]
   8e1dc:	ldrd	r8, [sp, #16]
   8e1e0:	ldr	sl, [sp, #24]
   8e1e4:	ldr	lr, [sp, #28]
   8e1e8:	add	sp, sp, #32
   8e1ec:	b	8dadc <fputs@plt+0x7c9ec>
   8e1f0:	push	{lr}		; (str lr, [sp, #-4]!)
   8e1f4:	sub	sp, sp, #20
   8e1f8:	mov	ip, #0
   8e1fc:	ldr	lr, [sp, #24]
   8e200:	str	ip, [sp]
   8e204:	stmib	sp, {r3, lr}
   8e208:	mov	r3, ip
   8e20c:	bl	8e0c8 <fputs@plt+0x7cfd8>
   8e210:	add	sp, sp, #20
   8e214:	pop	{pc}		; (ldr pc, [sp], #4)
   8e218:	strd	r4, [sp, #-28]!	; 0xffffffe4
   8e21c:	mov	r5, r2
   8e220:	ldr	r4, [r0]
   8e224:	ldr	r3, [r4, #16]
   8e228:	strd	r6, [sp, #8]
   8e22c:	ldr	r7, [r0, #8]
   8e230:	strd	r8, [sp, #16]
   8e234:	str	lr, [sp, #24]
   8e238:	sub	sp, sp, #20
   8e23c:	add	r3, r3, r7, lsl #4
   8e240:	ldr	r2, [r3, #12]
   8e244:	ldrh	r3, [r2, #78]	; 0x4e
   8e248:	bic	r3, r3, #4
   8e24c:	strh	r3, [r2, #78]	; 0x4e
   8e250:	ldrb	r3, [r4, #69]	; 0x45
   8e254:	cmp	r3, #0
   8e258:	bne	8e3c8 <fputs@plt+0x7d2d8>
   8e25c:	cmp	r5, #0
   8e260:	beq	8e388 <fputs@plt+0x7d298>
   8e264:	ldr	r2, [r5, #4]
   8e268:	cmp	r2, #0
   8e26c:	beq	8e3dc <fputs@plt+0x7d2ec>
   8e270:	ldr	r1, [pc, #428]	; 8e424 <fputs@plt+0x7d334>
   8e274:	mov	r6, r0
   8e278:	mov	r2, #7
   8e27c:	ldr	r0, [r5, #8]
   8e280:	add	r1, pc, r1
   8e284:	bl	298e4 <fputs@plt+0x187f4>
   8e288:	subs	r8, r0, #0
   8e28c:	bne	8e390 <fputs@plt+0x7d2a0>
   8e290:	strb	r7, [r4, #148]	; 0x94
   8e294:	ldr	r0, [r5, #4]
   8e298:	str	r8, [sp, #12]
   8e29c:	cmp	r0, #0
   8e2a0:	moveq	r2, r8
   8e2a4:	addeq	r9, sp, #12
   8e2a8:	beq	8e2bc <fputs@plt+0x7d1cc>
   8e2ac:	add	r9, sp, #12
   8e2b0:	mov	r1, r9
   8e2b4:	bl	14450 <fputs@plt+0x3360>
   8e2b8:	ldr	r2, [sp, #12]
   8e2bc:	mov	r7, #0
   8e2c0:	mov	r3, r9
   8e2c4:	str	r2, [r4, #144]	; 0x90
   8e2c8:	mov	r0, r4
   8e2cc:	mvn	r2, #0
   8e2d0:	strb	r7, [r4, #150]	; 0x96
   8e2d4:	str	r7, [sp]
   8e2d8:	ldr	r1, [r5, #8]
   8e2dc:	bl	8e1f0 <fputs@plt+0x7d100>
   8e2e0:	ldr	r3, [r4, #52]	; 0x34
   8e2e4:	strb	r7, [r4, #148]	; 0x94
   8e2e8:	cmp	r3, r7
   8e2ec:	beq	8e338 <fputs@plt+0x7d248>
   8e2f0:	ldrb	r2, [r4, #150]	; 0x96
   8e2f4:	cmp	r2, r7
   8e2f8:	bne	8e338 <fputs@plt+0x7d248>
   8e2fc:	cmp	r3, #7
   8e300:	str	r3, [r6, #12]
   8e304:	beq	8e404 <fputs@plt+0x7d314>
   8e308:	cmp	r3, #9
   8e30c:	beq	8e338 <fputs@plt+0x7d248>
   8e310:	uxtb	r3, r3
   8e314:	cmp	r3, #6
   8e318:	beq	8e338 <fputs@plt+0x7d248>
   8e31c:	mov	r0, r4
   8e320:	ldr	r4, [r5]
   8e324:	bl	5b038 <fputs@plt+0x49f48>
   8e328:	mov	r2, r0
   8e32c:	mov	r0, r6
   8e330:	mov	r1, r4
   8e334:	bl	44c3c <fputs@plt+0x33b4c>
   8e338:	ldr	r0, [sp, #12]
   8e33c:	bl	596ac <fputs@plt+0x485bc>
   8e340:	mov	r0, r8
   8e344:	add	sp, sp, #20
   8e348:	ldrd	r4, [sp]
   8e34c:	ldrd	r6, [sp, #8]
   8e350:	ldrd	r8, [sp, #16]
   8e354:	add	sp, sp, #24
   8e358:	pop	{pc}		; (ldr pc, [sp], #4)
   8e35c:	ldr	r3, [r4, #16]
   8e360:	mov	r0, r4
   8e364:	ldr	r2, [r3, r7, lsl #4]
   8e368:	bl	16394 <fputs@plt+0x52a4>
   8e36c:	cmp	r0, #0
   8e370:	beq	8e388 <fputs@plt+0x7d298>
   8e374:	add	r1, r0, #44	; 0x2c
   8e378:	ldr	r0, [r5, #4]
   8e37c:	bl	14450 <fputs@plt+0x3360>
   8e380:	subs	r8, r0, #0
   8e384:	beq	8e3ec <fputs@plt+0x7d2fc>
   8e388:	mov	r8, #0
   8e38c:	b	8e340 <fputs@plt+0x7d250>
   8e390:	ldr	r1, [r5]
   8e394:	cmp	r1, #0
   8e398:	beq	8e3b4 <fputs@plt+0x7d2c4>
   8e39c:	ldr	r3, [r5, #8]
   8e3a0:	cmp	r3, #0
   8e3a4:	beq	8e35c <fputs@plt+0x7d26c>
   8e3a8:	ldrb	r3, [r3]
   8e3ac:	cmp	r3, #0
   8e3b0:	beq	8e35c <fputs@plt+0x7d26c>
   8e3b4:	mov	r2, #0
   8e3b8:	mov	r0, r6
   8e3bc:	mov	r8, r2
   8e3c0:	bl	44c3c <fputs@plt+0x33b4c>
   8e3c4:	b	8e340 <fputs@plt+0x7d250>
   8e3c8:	mov	r2, #0
   8e3cc:	ldr	r1, [r5]
   8e3d0:	mov	r8, #1
   8e3d4:	bl	44c3c <fputs@plt+0x33b4c>
   8e3d8:	b	8e340 <fputs@plt+0x7d250>
   8e3dc:	ldr	r1, [r5]
   8e3e0:	mov	r8, r2
   8e3e4:	bl	44c3c <fputs@plt+0x33b4c>
   8e3e8:	b	8e340 <fputs@plt+0x7d250>
   8e3ec:	ldr	r2, [pc, #52]	; 8e428 <fputs@plt+0x7d338>
   8e3f0:	mov	r0, r6
   8e3f4:	ldr	r1, [r5]
   8e3f8:	add	r2, pc, r2
   8e3fc:	bl	44c3c <fputs@plt+0x33b4c>
   8e400:	b	8e340 <fputs@plt+0x7d250>
   8e404:	ldr	r3, [r4, #68]	; 0x44
   8e408:	bic	r3, r3, #-16777216	; 0xff000000
   8e40c:	bic	r3, r3, #255	; 0xff
   8e410:	cmp	r3, r7
   8e414:	bne	8e338 <fputs@plt+0x7d248>
   8e418:	mov	r0, r4
   8e41c:	bl	1a178 <fputs@plt+0x9088>
   8e420:	b	8e338 <fputs@plt+0x7d248>
   8e424:	muleq	r0, r0, fp
   8e428:	andeq	sp, r0, r0, lsr #20
   8e42c:	push	{lr}		; (str lr, [sp, #-4]!)
   8e430:	sub	sp, sp, #20
   8e434:	mov	lr, #0
   8e438:	ldr	ip, [sp, #24]
   8e43c:	str	lr, [sp]
   8e440:	stmib	sp, {r3, ip}
   8e444:	mov	r3, #1
   8e448:	bl	8e0c8 <fputs@plt+0x7cfd8>
   8e44c:	add	sp, sp, #20
   8e450:	pop	{pc}		; (ldr pc, [sp], #4)
   8e454:	strd	r4, [sp, #-28]!	; 0xffffffe4
   8e458:	mov	ip, #0
   8e45c:	mov	r4, r1
   8e460:	strd	r6, [sp, #8]
   8e464:	mov	r7, r2
   8e468:	mov	r6, r0
   8e46c:	strd	r8, [sp, #16]
   8e470:	mov	r9, r3
   8e474:	str	lr, [sp, #24]
   8e478:	sub	sp, sp, #28
   8e47c:	ldr	r8, [sp, #56]	; 0x38
   8e480:	str	ip, [sp, #20]
   8e484:	str	ip, [r8]
   8e488:	bl	39a54 <fputs@plt+0x28964>
   8e48c:	clz	r0, r0
   8e490:	cmp	r4, #0
   8e494:	lsr	r0, r0, #5
   8e498:	moveq	r5, #1
   8e49c:	movne	r5, r0
   8e4a0:	cmp	r5, #0
   8e4a4:	bne	8e60c <fputs@plt+0x7d51c>
   8e4a8:	cmp	r7, #0
   8e4ac:	blt	8e4e4 <fputs@plt+0x7d3f4>
   8e4b0:	movne	r3, r5
   8e4b4:	addne	r0, r4, #1
   8e4b8:	beq	8e4e4 <fputs@plt+0x7d3f4>
   8e4bc:	ldrb	r1, [r4, r3]
   8e4c0:	cmp	r1, #0
   8e4c4:	bne	8e4d4 <fputs@plt+0x7d3e4>
   8e4c8:	ldrb	r2, [r0, r3]
   8e4cc:	cmp	r2, #0
   8e4d0:	beq	8e4e0 <fputs@plt+0x7d3f0>
   8e4d4:	add	r3, r3, #2
   8e4d8:	cmp	r7, r3
   8e4dc:	bgt	8e4bc <fputs@plt+0x7d3cc>
   8e4e0:	mov	r7, r3
   8e4e4:	mov	r2, r7
   8e4e8:	mov	r1, r4
   8e4ec:	mov	r0, r6
   8e4f0:	bl	2df08 <fputs@plt+0x1ce18>
   8e4f4:	subs	r7, r0, #0
   8e4f8:	moveq	r8, r7
   8e4fc:	beq	8e534 <fputs@plt+0x7d444>
   8e500:	mov	r1, #0
   8e504:	add	ip, sp, #20
   8e508:	mov	r3, r9
   8e50c:	mvn	r2, #0
   8e510:	mov	r0, r6
   8e514:	stm	sp, {r1, r8, ip}
   8e518:	mov	r1, r7
   8e51c:	movw	r5, #3082	; 0xc0a
   8e520:	bl	8e0c8 <fputs@plt+0x7cfd8>
   8e524:	sub	r5, r0, r5
   8e528:	mov	r8, r0
   8e52c:	clz	r5, r5
   8e530:	lsr	r5, r5, #5
   8e534:	ldr	ip, [sp, #20]
   8e538:	ldr	r3, [sp, #60]	; 0x3c
   8e53c:	cmp	r3, #0
   8e540:	cmpne	ip, #0
   8e544:	bne	8e588 <fputs@plt+0x7d498>
   8e548:	mov	r0, r6
   8e54c:	mov	r1, r7
   8e550:	bl	19bf4 <fputs@plt+0x8b04>
   8e554:	ldrb	r0, [r6, #69]	; 0x45
   8e558:	cmp	r0, #0
   8e55c:	movne	r5, #1
   8e560:	cmp	r5, #0
   8e564:	bne	8e600 <fputs@plt+0x7d510>
   8e568:	ldr	r0, [r6, #56]	; 0x38
   8e56c:	and	r0, r0, r8
   8e570:	add	sp, sp, #28
   8e574:	ldrd	r4, [sp]
   8e578:	ldrd	r6, [sp, #8]
   8e57c:	ldrd	r8, [sp, #16]
   8e580:	add	sp, sp, #24
   8e584:	pop	{pc}		; (ldr pc, [sp], #4)
   8e588:	ldrb	r3, [r7]
   8e58c:	sub	r2, ip, r7
   8e590:	cmp	r2, #0
   8e594:	mvnlt	ip, #0
   8e598:	cmp	r3, #0
   8e59c:	cmpne	r7, ip
   8e5a0:	bcs	8e648 <fputs@plt+0x7d558>
   8e5a4:	mov	r2, r7
   8e5a8:	mov	r1, #0
   8e5ac:	b	8e5c8 <fputs@plt+0x7d4d8>
   8e5b0:	cmp	r3, #0
   8e5b4:	cmpne	ip, r2
   8e5b8:	add	r1, r1, #1
   8e5bc:	movhi	r0, #1
   8e5c0:	movls	r0, #0
   8e5c4:	bls	8e61c <fputs@plt+0x7d52c>
   8e5c8:	cmp	r3, #191	; 0xbf
   8e5cc:	add	r0, r2, #1
   8e5d0:	ldrb	r3, [r2, #1]
   8e5d4:	movls	r2, r0
   8e5d8:	bls	8e5b0 <fputs@plt+0x7d4c0>
   8e5dc:	and	r2, r3, #192	; 0xc0
   8e5e0:	cmp	r2, #128	; 0x80
   8e5e4:	mov	r2, r0
   8e5e8:	bne	8e5b0 <fputs@plt+0x7d4c0>
   8e5ec:	ldrb	r3, [r2, #1]!
   8e5f0:	and	r0, r3, #192	; 0xc0
   8e5f4:	cmp	r0, #128	; 0x80
   8e5f8:	beq	8e5ec <fputs@plt+0x7d4fc>
   8e5fc:	b	8e5b0 <fputs@plt+0x7d4c0>
   8e600:	mov	r0, r6
   8e604:	bl	210dc <fputs@plt+0xffec>
   8e608:	b	8e570 <fputs@plt+0x7d480>
   8e60c:	movw	r0, #44888	; 0xaf58
   8e610:	movt	r0, #1
   8e614:	bl	3642c <fputs@plt+0x2533c>
   8e618:	b	8e570 <fputs@plt+0x7d480>
   8e61c:	mov	r2, r0
   8e620:	ldrb	r3, [r4]
   8e624:	add	r2, r2, #1
   8e628:	ldrb	r0, [r4, #1]
   8e62c:	add	r3, r3, r0, lsl #8
   8e630:	sub	r3, r3, #55296	; 0xd800
   8e634:	cmp	r3, #2048	; 0x800
   8e638:	addcs	r4, r4, #2
   8e63c:	addcc	r4, r4, #4
   8e640:	cmp	r2, r1
   8e644:	bne	8e620 <fputs@plt+0x7d530>
   8e648:	ldr	r3, [sp, #60]	; 0x3c
   8e64c:	str	r4, [r3]
   8e650:	b	8e548 <fputs@plt+0x7d458>
   8e654:	push	{lr}		; (str lr, [sp, #-4]!)
   8e658:	sub	sp, sp, #12
   8e65c:	ldr	ip, [sp, #16]
   8e660:	stm	sp, {r3, ip}
   8e664:	mov	r3, #0
   8e668:	bl	8e454 <fputs@plt+0x7d364>
   8e66c:	add	sp, sp, #12
   8e670:	pop	{pc}		; (ldr pc, [sp], #4)
   8e674:	push	{lr}		; (str lr, [sp, #-4]!)
   8e678:	sub	sp, sp, #12
   8e67c:	ldr	ip, [sp, #16]
   8e680:	stm	sp, {r3, ip}
   8e684:	mov	r3, #1
   8e688:	bl	8e454 <fputs@plt+0x7d364>
   8e68c:	add	sp, sp, #12
   8e690:	pop	{pc}		; (ldr pc, [sp], #4)
   8e694:	push	{r1, r2, r3}
   8e698:	mov	r3, #0
   8e69c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   8e6a0:	ldr	r5, [r0, #68]	; 0x44
   8e6a4:	strd	r6, [sp, #8]
   8e6a8:	strd	r8, [sp, #16]
   8e6ac:	str	lr, [sp, #24]
   8e6b0:	sub	sp, sp, #112	; 0x70
   8e6b4:	cmp	r5, r3
   8e6b8:	str	r3, [sp, #8]
   8e6bc:	beq	8e6e0 <fputs@plt+0x7d5f0>
   8e6c0:	add	sp, sp, #112	; 0x70
   8e6c4:	ldrd	r4, [sp]
   8e6c8:	ldrd	r6, [sp, #8]
   8e6cc:	ldrd	r8, [sp, #16]
   8e6d0:	ldr	lr, [sp, #24]
   8e6d4:	add	sp, sp, #28
   8e6d8:	add	sp, sp, #12
   8e6dc:	bx	lr
   8e6e0:	ldr	r7, [r0]
   8e6e4:	add	r3, sp, #144	; 0x90
   8e6e8:	mov	r4, r0
   8e6ec:	mov	r2, r3
   8e6f0:	ldr	r1, [sp, #140]	; 0x8c
   8e6f4:	str	r3, [sp, #4]
   8e6f8:	mov	r0, r7
   8e6fc:	bl	3a428 <fputs@plt+0x29338>
   8e700:	subs	r9, r0, #0
   8e704:	beq	8e6c0 <fputs@plt+0x7d5d0>
   8e708:	ldrb	r3, [r4, #18]
   8e70c:	add	r8, r4, #444	; 0x1bc
   8e710:	add	r6, sp, #12
   8e714:	mov	r1, r8
   8e718:	mov	r2, #100	; 0x64
   8e71c:	mov	r0, r6
   8e720:	add	r3, r3, #1
   8e724:	strb	r3, [r4, #18]
   8e728:	bl	10f58 <memcpy@plt>
   8e72c:	mov	r1, r5
   8e730:	mov	r2, #100	; 0x64
   8e734:	mov	r0, r8
   8e738:	bl	10ebc <memset@plt>
   8e73c:	add	r2, sp, #8
   8e740:	mov	r1, r9
   8e744:	mov	r0, r4
   8e748:	bl	8d6b0 <fputs@plt+0x7c5c0>
   8e74c:	mov	r0, r7
   8e750:	ldr	r1, [sp, #8]
   8e754:	bl	19bf4 <fputs@plt+0x8b04>
   8e758:	mov	r1, r9
   8e75c:	mov	r0, r7
   8e760:	bl	19bf4 <fputs@plt+0x8b04>
   8e764:	mov	r1, r6
   8e768:	mov	r0, r8
   8e76c:	mov	r2, #100	; 0x64
   8e770:	bl	10f58 <memcpy@plt>
   8e774:	ldrb	r3, [r4, #18]
   8e778:	sub	r3, r3, #1
   8e77c:	strb	r3, [r4, #18]
   8e780:	b	8e6c0 <fputs@plt+0x7d5d0>
   8e784:	strd	r4, [sp, #-36]!	; 0xffffffdc
   8e788:	mov	r4, #1
   8e78c:	strd	r6, [sp, #8]
   8e790:	mov	r6, r0
   8e794:	strd	sl, [sp, #24]
   8e798:	mov	sl, r3
   8e79c:	mov	fp, r2
   8e7a0:	ldr	r3, [r0]
   8e7a4:	strd	r8, [sp, #16]
   8e7a8:	ldr	r9, [pc, #140]	; 8e83c <fputs@plt+0x7d74c>
   8e7ac:	str	lr, [sp, #32]
   8e7b0:	sub	sp, sp, #36	; 0x24
   8e7b4:	ldr	r8, [pc, #132]	; 8e840 <fputs@plt+0x7d750>
   8e7b8:	add	r5, sp, #8
   8e7bc:	ldr	r3, [r3, #16]
   8e7c0:	add	r9, pc, r9
   8e7c4:	add	r8, pc, r8
   8e7c8:	ldr	r7, [r3, r1, lsl #4]
   8e7cc:	mov	r3, r4
   8e7d0:	mov	r2, r9
   8e7d4:	mov	r1, r5
   8e7d8:	mov	r0, #24
   8e7dc:	bl	32ae4 <fputs@plt+0x219f4>
   8e7e0:	mov	r2, r7
   8e7e4:	mov	r1, r5
   8e7e8:	ldr	r0, [r6]
   8e7ec:	bl	16264 <fputs@plt+0x5174>
   8e7f0:	cmp	r0, #0
   8e7f4:	add	r4, r4, #1
   8e7f8:	mov	r3, r5
   8e7fc:	mov	r2, r7
   8e800:	mov	r1, r8
   8e804:	mov	r0, r6
   8e808:	beq	8e818 <fputs@plt+0x7d728>
   8e80c:	str	fp, [sp]
   8e810:	str	sl, [sp, #4]
   8e814:	bl	8e694 <fputs@plt+0x7d5a4>
   8e818:	cmp	r4, #5
   8e81c:	bne	8e7cc <fputs@plt+0x7d6dc>
   8e820:	add	sp, sp, #36	; 0x24
   8e824:	ldrd	r4, [sp]
   8e828:	ldrd	r6, [sp, #8]
   8e82c:	ldrd	r8, [sp, #16]
   8e830:	ldrd	sl, [sp, #24]
   8e834:	add	sp, sp, #32
   8e838:	pop	{pc}		; (ldr pc, [sp], #4)
   8e83c:	andeq	sp, r0, ip, ror #12
   8e840:	andeq	sp, r0, r8, ror r6
   8e844:	strd	r4, [sp, #-32]!	; 0xffffffe0
   8e848:	mov	r4, r1
   8e84c:	mov	r5, r0
   8e850:	ldr	r1, [r1, #20]
   8e854:	ldr	r0, [r4, #24]
   8e858:	strd	r6, [sp, #8]
   8e85c:	strd	r8, [sp, #16]
   8e860:	cmp	r1, #0
   8e864:	str	sl, [sp, #24]
   8e868:	str	lr, [sp, #28]
   8e86c:	sub	sp, sp, #16
   8e870:	add	r7, r0, #8
   8e874:	ldr	r8, [r5]
   8e878:	ldr	r9, [r4, #4]
   8e87c:	beq	8e9b4 <fputs@plt+0x7d8c4>
   8e880:	mov	r0, r8
   8e884:	bl	1cac4 <fputs@plt+0xb9d4>
   8e888:	mov	r6, r0
   8e88c:	add	r2, sp, #12
   8e890:	mov	r0, r7
   8e894:	mov	r1, r9
   8e898:	lsl	sl, r6, #4
   8e89c:	bl	149a8 <fputs@plt+0x38b8>
   8e8a0:	ldr	r2, [r8, #16]
   8e8a4:	subs	r3, r0, #0
   8e8a8:	ldrne	r3, [r3, #8]
   8e8ac:	cmp	r6, #1
   8e8b0:	ldr	r7, [r2, r6, lsl #4]
   8e8b4:	beq	8e990 <fputs@plt+0x7d8a0>
   8e8b8:	mov	r1, #16
   8e8bc:	ldr	r9, [pc, #312]	; 8e9fc <fputs@plt+0x7d90c>
   8e8c0:	add	r9, pc, r9
   8e8c4:	mov	r0, r5
   8e8c8:	ldr	r3, [r3]
   8e8cc:	str	r7, [sp]
   8e8d0:	ldr	r2, [r4]
   8e8d4:	bl	3abe0 <fputs@plt+0x29af0>
   8e8d8:	subs	r3, r0, #0
   8e8dc:	beq	8e8fc <fputs@plt+0x7d80c>
   8e8e0:	add	sp, sp, #16
   8e8e4:	ldrd	r4, [sp]
   8e8e8:	ldrd	r6, [sp, #8]
   8e8ec:	ldrd	r8, [sp, #16]
   8e8f0:	ldr	sl, [sp, #24]
   8e8f4:	add	sp, sp, #28
   8e8f8:	pop	{pc}		; (ldr pc, [sp], #4)
   8e8fc:	mov	r2, r9
   8e900:	mov	r1, #9
   8e904:	str	r7, [sp]
   8e908:	mov	r0, r5
   8e90c:	bl	3abe0 <fputs@plt+0x29af0>
   8e910:	cmp	r0, #0
   8e914:	bne	8e8e0 <fputs@plt+0x7d7f0>
   8e918:	ldr	r7, [r5, #8]
   8e91c:	cmp	r7, #0
   8e920:	beq	8e9a0 <fputs@plt+0x7d8b0>
   8e924:	ldr	r1, [r4]
   8e928:	mov	r3, r9
   8e92c:	mov	r0, r5
   8e930:	ldr	r2, [r8, #16]
   8e934:	mov	r8, #0
   8e938:	ldr	r2, [r2, sl]
   8e93c:	str	r1, [sp]
   8e940:	ldr	r1, [pc, #184]	; 8ea00 <fputs@plt+0x7d910>
   8e944:	add	r1, pc, r1
   8e948:	bl	8e694 <fputs@plt+0x7d5a4>
   8e94c:	mov	r2, r6
   8e950:	ldr	r0, [r5]
   8e954:	ldr	r1, [r5, #8]
   8e958:	bl	2ee64 <fputs@plt+0x1dd74>
   8e95c:	str	r8, [sp]
   8e960:	mov	r2, r6
   8e964:	mov	r3, r8
   8e968:	ldr	r4, [r4]
   8e96c:	mov	r1, #127	; 0x7f
   8e970:	mov	r0, r7
   8e974:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8e978:	mov	r1, r0
   8e97c:	mov	r3, r8
   8e980:	mov	r0, r7
   8e984:	mov	r2, r4
   8e988:	bl	2300c <fputs@plt+0x11f1c>
   8e98c:	b	8e8e0 <fputs@plt+0x7d7f0>
   8e990:	ldr	r9, [pc, #108]	; 8ea04 <fputs@plt+0x7d914>
   8e994:	mov	r1, #14
   8e998:	add	r9, pc, r9
   8e99c:	b	8e8c4 <fputs@plt+0x7d7d4>
   8e9a0:	mov	r0, r5
   8e9a4:	bl	2e580 <fputs@plt+0x1d490>
   8e9a8:	subs	r7, r0, #0
   8e9ac:	beq	8e8e0 <fputs@plt+0x7d7f0>
   8e9b0:	b	8e924 <fputs@plt+0x7d834>
   8e9b4:	mov	r1, r9
   8e9b8:	mov	r0, r7
   8e9bc:	add	r2, sp, #12
   8e9c0:	bl	149a8 <fputs@plt+0x38b8>
   8e9c4:	cmp	r0, #0
   8e9c8:	beq	8e9f4 <fputs@plt+0x7d904>
   8e9cc:	ldr	r2, [r8, #16]
   8e9d0:	movw	r6, #48576	; 0xbdc0
   8e9d4:	movt	r6, #65520	; 0xfff0
   8e9d8:	mov	sl, #56320	; 0xdc00
   8e9dc:	movt	sl, #65291	; 0xff0b
   8e9e0:	ldr	r3, [r0, #8]
   8e9e4:	add	r2, r2, #-16777216	; 0xff000000
   8e9e8:	add	r2, r2, #778240	; 0xbe000
   8e9ec:	ldr	r7, [r2, #-1024]	; 0xfffffc00
   8e9f0:	b	8e8b8 <fputs@plt+0x7d7c8>
   8e9f4:	ldr	r3, [r0]
   8e9f8:	udf	#0
   8e9fc:	andeq	fp, r0, r8, lsr ip
   8ea00:	andeq	sp, r0, r8, lsl r5
   8ea04:	andeq	fp, r0, ip, asr #22
   8ea08:	strd	r4, [sp, #-20]!	; 0xffffffec
   8ea0c:	mov	r4, r0
   8ea10:	strd	r6, [sp, #8]
   8ea14:	mov	r7, r1
   8ea18:	mov	r6, r2
   8ea1c:	ldr	r1, [r0, #8]
   8ea20:	str	lr, [sp, #16]
   8ea24:	sub	sp, sp, #20
   8ea28:	cmp	r1, #0
   8ea2c:	beq	8eb0c <fputs@plt+0x7da1c>
   8ea30:	ldrb	r3, [r4, #19]
   8ea34:	cmp	r3, #0
   8ea38:	beq	8eaf0 <fputs@plt+0x7da00>
   8ea3c:	sub	r3, r3, #1
   8ea40:	uxtb	r3, r3
   8ea44:	add	r2, r4, r3, lsl #2
   8ea48:	strb	r3, [r4, #19]
   8ea4c:	ldr	r5, [r2, #28]
   8ea50:	mov	r0, r1
   8ea54:	mov	r3, r5
   8ea58:	str	r6, [sp]
   8ea5c:	mov	r2, r7
   8ea60:	mov	r1, #118	; 0x76
   8ea64:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8ea68:	ldr	r3, [r4, #416]	; 0x1a0
   8ea6c:	mov	r2, #1
   8ea70:	cmp	r3, #0
   8ea74:	moveq	r3, r4
   8ea78:	cmp	r6, r2
   8ea7c:	strb	r2, [r3, #21]
   8ea80:	ldr	r3, [r4]
   8ea84:	ldr	r3, [r3, #16]
   8ea88:	ldr	r2, [r3, r6, lsl #4]
   8ea8c:	beq	8eb00 <fputs@plt+0x7da10>
   8ea90:	ldr	r3, [pc, #128]	; 8eb18 <fputs@plt+0x7da28>
   8ea94:	add	r3, pc, r3
   8ea98:	ldr	r1, [pc, #124]	; 8eb1c <fputs@plt+0x7da2c>
   8ea9c:	mov	r0, r4
   8eaa0:	str	r7, [sp]
   8eaa4:	str	r5, [sp, #4]
   8eaa8:	str	r5, [sp, #8]
   8eaac:	add	r1, pc, r1
   8eab0:	bl	8e694 <fputs@plt+0x7d5a4>
   8eab4:	cmp	r5, #0
   8eab8:	beq	8eadc <fputs@plt+0x7d9ec>
   8eabc:	mov	r1, r5
   8eac0:	mov	r0, r4
   8eac4:	add	sp, sp, #20
   8eac8:	ldrd	r4, [sp]
   8eacc:	ldrd	r6, [sp, #8]
   8ead0:	ldr	lr, [sp, #16]
   8ead4:	add	sp, sp, #20
   8ead8:	b	1c6d0 <fputs@plt+0xb5e0>
   8eadc:	add	sp, sp, #20
   8eae0:	ldrd	r4, [sp]
   8eae4:	ldrd	r6, [sp, #8]
   8eae8:	add	sp, sp, #16
   8eaec:	pop	{pc}		; (ldr pc, [sp], #4)
   8eaf0:	ldr	r5, [r4, #76]	; 0x4c
   8eaf4:	add	r5, r5, #1
   8eaf8:	str	r5, [r4, #76]	; 0x4c
   8eafc:	b	8ea50 <fputs@plt+0x7d960>
   8eb00:	ldr	r3, [pc, #24]	; 8eb20 <fputs@plt+0x7da30>
   8eb04:	add	r3, pc, r3
   8eb08:	b	8ea98 <fputs@plt+0x7d9a8>
   8eb0c:	bl	2e580 <fputs@plt+0x1d490>
   8eb10:	mov	r1, r0
   8eb14:	b	8ea30 <fputs@plt+0x7d940>
   8eb18:	andeq	fp, r0, r4, ror #20
   8eb1c:	andeq	sp, r0, r4, ror #7
   8eb20:	andeq	fp, r0, r0, ror #19
   8eb24:	strd	r4, [sp, #-36]!	; 0xffffffdc
   8eb28:	ldr	r4, [r0]
   8eb2c:	strd	r6, [sp, #8]
   8eb30:	mov	r7, r2
   8eb34:	mov	r6, r1
   8eb38:	strd	r8, [sp, #16]
   8eb3c:	strd	sl, [sp, #24]
   8eb40:	str	lr, [sp, #32]
   8eb44:	sub	sp, sp, #36	; 0x24
   8eb48:	ldrb	r2, [r4, #69]	; 0x45
   8eb4c:	cmp	r2, #0
   8eb50:	beq	8eb7c <fputs@plt+0x7da8c>
   8eb54:	mov	r1, r6
   8eb58:	mov	r0, r4
   8eb5c:	bl	2203c <fputs@plt+0x10f4c>
   8eb60:	add	sp, sp, #36	; 0x24
   8eb64:	ldrd	r4, [sp]
   8eb68:	ldrd	r6, [sp, #8]
   8eb6c:	ldrd	r8, [sp, #16]
   8eb70:	ldrd	sl, [sp, #24]
   8eb74:	add	sp, sp, #32
   8eb78:	pop	{pc}		; (ldr pc, [sp], #4)
   8eb7c:	mov	r5, r0
   8eb80:	mov	r8, r3
   8eb84:	bl	7a65c <fputs@plt+0x6956c>
   8eb88:	cmp	r0, #0
   8eb8c:	bne	8eb54 <fputs@plt+0x7da64>
   8eb90:	cmp	r8, #0
   8eb94:	add	r2, r6, #8
   8eb98:	bne	8ee9c <fputs@plt+0x7ddac>
   8eb9c:	mov	r1, r7
   8eba0:	mov	r0, r5
   8eba4:	bl	7af80 <fputs@plt+0x69e90>
   8eba8:	subs	r8, r0, #0
   8ebac:	beq	8eb54 <fputs@plt+0x7da64>
   8ebb0:	ldr	r1, [r8, #64]	; 0x40
   8ebb4:	ldrb	r3, [r8, #42]	; 0x2a
   8ebb8:	cmp	r1, #0
   8ebbc:	and	sl, r3, #16
   8ebc0:	beq	8f174 <fputs@plt+0x7e084>
   8ebc4:	mov	r0, r4
   8ebc8:	bl	1cac4 <fputs@plt+0xb9d4>
   8ebcc:	cmp	sl, #0
   8ebd0:	mov	r9, r0
   8ebd4:	bne	8eed8 <fputs@plt+0x7dde8>
   8ebd8:	cmp	r9, #1
   8ebdc:	lsl	fp, r9, #4
   8ebe0:	beq	8eef0 <fputs@plt+0x7de00>
   8ebe4:	ldr	r3, [pc, #1872]	; 8f33c <fputs@plt+0x7e24c>
   8ebe8:	add	r3, pc, r3
   8ebec:	str	r3, [sp, #8]
   8ebf0:	ldr	ip, [r4, #16]
   8ebf4:	mov	r3, #0
   8ebf8:	mov	r1, #9
   8ebfc:	mov	r0, r5
   8ec00:	ldr	r2, [sp, #8]
   8ec04:	ldr	sl, [ip, fp]
   8ec08:	str	sl, [sp]
   8ec0c:	bl	3abe0 <fputs@plt+0x29af0>
   8ec10:	subs	r3, r0, #0
   8ec14:	bne	8eb54 <fputs@plt+0x7da64>
   8ec18:	cmp	r7, #0
   8ec1c:	beq	8ef00 <fputs@plt+0x7de10>
   8ec20:	cmp	r9, #1
   8ec24:	moveq	r1, #15
   8ec28:	movne	r1, #17
   8ec2c:	mov	r0, r5
   8ec30:	ldr	r2, [r8]
   8ec34:	str	sl, [sp]
   8ec38:	bl	3abe0 <fputs@plt+0x29af0>
   8ec3c:	subs	r3, r0, #0
   8ec40:	bne	8eb54 <fputs@plt+0x7da64>
   8ec44:	mov	r1, #9
   8ec48:	mov	r0, r5
   8ec4c:	ldr	r2, [r8]
   8ec50:	str	sl, [sp]
   8ec54:	bl	3abe0 <fputs@plt+0x29af0>
   8ec58:	cmp	r0, #0
   8ec5c:	bne	8eb54 <fputs@plt+0x7da64>
   8ec60:	ldr	r1, [pc, #1752]	; 8f340 <fputs@plt+0x7e250>
   8ec64:	mov	r2, #7
   8ec68:	ldr	r0, [r8]
   8ec6c:	add	r1, pc, r1
   8ec70:	bl	298e4 <fputs@plt+0x187f4>
   8ec74:	cmp	r0, #0
   8ec78:	beq	8ef8c <fputs@plt+0x7de9c>
   8ec7c:	cmp	r7, #0
   8ec80:	ldr	r3, [r8, #12]
   8ec84:	beq	8ef58 <fputs@plt+0x7de68>
   8ec88:	cmp	r3, #0
   8ec8c:	beq	8f19c <fputs@plt+0x7e0ac>
   8ec90:	ldr	r3, [r5, #8]
   8ec94:	cmp	r3, #0
   8ec98:	beq	8ef78 <fputs@plt+0x7de88>
   8ec9c:	mov	r2, r9
   8eca0:	mov	r1, #1
   8eca4:	mov	r0, r5
   8eca8:	bl	5dbbc <fputs@plt+0x4cacc>
   8ecac:	ldr	r2, [pc, #1680]	; 8f344 <fputs@plt+0x7e254>
   8ecb0:	mov	r1, r9
   8ecb4:	mov	r0, r5
   8ecb8:	ldr	r3, [r8]
   8ecbc:	add	r2, pc, r2
   8ecc0:	bl	8e784 <fputs@plt+0x7d694>
   8ecc4:	ldr	r3, [r5]
   8ecc8:	str	r3, [sp, #12]
   8eccc:	ldr	r3, [r3, #24]
   8ecd0:	tst	r3, #524288	; 0x80000
   8ecd4:	beq	8f05c <fputs@plt+0x7df6c>
   8ecd8:	ldrb	r3, [r8, #42]	; 0x2a
   8ecdc:	ldr	r2, [r5, #8]
   8ece0:	tst	r3, #16
   8ece4:	str	r2, [sp, #16]
   8ece8:	bne	8ecf8 <fputs@plt+0x7dc08>
   8ecec:	ldr	r3, [r8, #12]
   8ecf0:	cmp	r3, #0
   8ecf4:	beq	8efd4 <fputs@plt+0x7dee4>
   8ecf8:	ldr	r3, [sp, #12]
   8ecfc:	ldr	r2, [sp, #16]
   8ed00:	ldr	r3, [r3, #16]
   8ed04:	cmp	r2, #0
   8ed08:	add	r3, r3, fp
   8ed0c:	str	r3, [sp, #20]
   8ed10:	beq	8f0ac <fputs@plt+0x7dfbc>
   8ed14:	mov	r2, r9
   8ed18:	mov	r1, #1
   8ed1c:	mov	r0, r5
   8ed20:	bl	5dbbc <fputs@plt+0x4cacc>
   8ed24:	ldrb	r3, [r8, #42]	; 0x2a
   8ed28:	tst	r3, #16
   8ed2c:	bne	8f08c <fputs@plt+0x7df9c>
   8ed30:	mov	r2, r8
   8ed34:	ldrb	r1, [r5, #442]	; 0x1ba
   8ed38:	ldr	r0, [r5]
   8ed3c:	bl	1cb1c <fputs@plt+0xba2c>
   8ed40:	subs	sl, r0, #0
   8ed44:	beq	8ed60 <fputs@plt+0x7dc70>
   8ed48:	mov	r1, sl
   8ed4c:	mov	r0, r5
   8ed50:	bl	8e844 <fputs@plt+0x7d754>
   8ed54:	ldr	sl, [sl, #32]
   8ed58:	cmp	sl, #0
   8ed5c:	bne	8ed48 <fputs@plt+0x7dc58>
   8ed60:	ldrb	r3, [r8, #42]	; 0x2a
   8ed64:	ldr	r2, [sp, #20]
   8ed68:	ldr	r1, [r8]
   8ed6c:	tst	r3, #8
   8ed70:	ldr	r2, [r2]
   8ed74:	bne	8f068 <fputs@plt+0x7df78>
   8ed78:	str	r1, [sp]
   8ed7c:	mov	r0, r5
   8ed80:	ldr	r1, [pc, #1472]	; 8f348 <fputs@plt+0x7e258>
   8ed84:	ldr	r3, [sp, #8]
   8ed88:	add	r1, pc, r1
   8ed8c:	bl	8e694 <fputs@plt+0x7d5a4>
   8ed90:	cmp	r7, #0
   8ed94:	bne	8efc4 <fputs@plt+0x7ded4>
   8ed98:	ldrb	r3, [r8, #42]	; 0x2a
   8ed9c:	tst	r3, #16
   8eda0:	beq	8f0bc <fputs@plt+0x7dfcc>
   8eda4:	ldr	sl, [r8]
   8eda8:	mov	r7, #0
   8edac:	mov	r2, r9
   8edb0:	mov	r3, r7
   8edb4:	mov	r1, #151	; 0x97
   8edb8:	str	r7, [sp]
   8edbc:	ldr	r0, [sp, #16]
   8edc0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8edc4:	mov	r1, r0
   8edc8:	mov	r3, r7
   8edcc:	ldr	r0, [sp, #16]
   8edd0:	mov	r2, sl
   8edd4:	bl	2300c <fputs@plt+0x11f1c>
   8edd8:	ldr	sl, [sp, #16]
   8eddc:	mov	r7, #0
   8ede0:	mov	r2, r9
   8ede4:	mov	r3, r7
   8ede8:	mov	r1, #125	; 0x7d
   8edec:	ldr	r8, [r8]
   8edf0:	str	r7, [sp]
   8edf4:	mov	r0, sl
   8edf8:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8edfc:	mov	r1, r0
   8ee00:	mov	r3, r7
   8ee04:	mov	r2, r8
   8ee08:	mov	r0, sl
   8ee0c:	bl	2300c <fputs@plt+0x11f1c>
   8ee10:	mov	r2, r9
   8ee14:	ldr	r0, [r5]
   8ee18:	ldr	r1, [r5, #8]
   8ee1c:	bl	2ee64 <fputs@plt+0x1dd74>
   8ee20:	ldr	r9, [sp, #12]
   8ee24:	ldr	r3, [r9, #16]
   8ee28:	add	r3, r3, fp
   8ee2c:	ldr	r2, [r3, #12]
   8ee30:	ldrh	r3, [r2, #78]	; 0x4e
   8ee34:	tst	r3, #2
   8ee38:	beq	8eb54 <fputs@plt+0x7da64>
   8ee3c:	ldr	r5, [r2, #16]
   8ee40:	cmp	r5, r7
   8ee44:	beq	8ee90 <fputs@plt+0x7dda0>
   8ee48:	ldr	r8, [r5, #8]
   8ee4c:	ldr	r3, [r8, #12]
   8ee50:	cmp	r3, #0
   8ee54:	beq	8ee70 <fputs@plt+0x7dd80>
   8ee58:	add	r2, r8, #34	; 0x22
   8ee5c:	add	r1, r8, #4
   8ee60:	mov	r0, r9
   8ee64:	bl	22460 <fputs@plt+0x11370>
   8ee68:	str	r7, [r8, #4]
   8ee6c:	strh	r7, [r8, #34]	; 0x22
   8ee70:	ldr	r5, [r5]
   8ee74:	cmp	r5, #0
   8ee78:	bne	8ee48 <fputs@plt+0x7dd58>
   8ee7c:	ldr	r3, [sp, #12]
   8ee80:	ldr	r3, [r3, #16]
   8ee84:	add	r3, r3, fp
   8ee88:	ldr	r2, [r3, #12]
   8ee8c:	ldrh	r3, [r2, #78]	; 0x4e
   8ee90:	bic	r3, r3, #2
   8ee94:	strh	r3, [r2, #78]	; 0x4e
   8ee98:	b	8eb54 <fputs@plt+0x7da64>
   8ee9c:	ldrb	r3, [r4, #73]	; 0x49
   8eea0:	mov	r1, r7
   8eea4:	mov	r0, r5
   8eea8:	add	r3, r3, #1
   8eeac:	strb	r3, [r4, #73]	; 0x49
   8eeb0:	bl	7af80 <fputs@plt+0x69e90>
   8eeb4:	ldrb	r3, [r4, #73]	; 0x49
   8eeb8:	subs	r8, r0, #0
   8eebc:	sub	r3, r3, #1
   8eec0:	strb	r3, [r4, #73]	; 0x49
   8eec4:	bne	8ebb0 <fputs@plt+0x7dac0>
   8eec8:	mov	r0, r5
   8eecc:	ldr	r1, [r6, #12]
   8eed0:	bl	5dc10 <fputs@plt+0x4cb20>
   8eed4:	b	8eb54 <fputs@plt+0x7da64>
   8eed8:	mov	r1, r8
   8eedc:	mov	r0, r5
   8eee0:	bl	59f44 <fputs@plt+0x48e54>
   8eee4:	cmp	r0, #0
   8eee8:	beq	8ebd8 <fputs@plt+0x7dae8>
   8eeec:	b	8eb54 <fputs@plt+0x7da64>
   8eef0:	ldr	r3, [pc, #1108]	; 8f34c <fputs@plt+0x7e25c>
   8eef4:	add	r3, pc, r3
   8eef8:	str	r3, [sp, #8]
   8eefc:	b	8ebf0 <fputs@plt+0x7db00>
   8ef00:	ldrb	r3, [r8, #42]	; 0x2a
   8ef04:	tst	r3, #16
   8ef08:	beq	8ef44 <fputs@plt+0x7de54>
   8ef0c:	ldr	r3, [r8, #56]	; 0x38
   8ef10:	cmp	r3, #0
   8ef14:	bne	8ef28 <fputs@plt+0x7de38>
   8ef18:	b	8f330 <fputs@plt+0x7e240>
   8ef1c:	ldr	r3, [r3, #24]
   8ef20:	cmp	r3, #0
   8ef24:	beq	8f330 <fputs@plt+0x7e240>
   8ef28:	ldr	r2, [r3]
   8ef2c:	cmp	r4, r2
   8ef30:	bne	8ef1c <fputs@plt+0x7de2c>
   8ef34:	ldr	r3, [r3, #4]
   8ef38:	mov	r1, #30
   8ef3c:	ldr	r3, [r3, #4]
   8ef40:	b	8ec2c <fputs@plt+0x7db3c>
   8ef44:	cmp	r9, #1
   8ef48:	mov	r3, r7
   8ef4c:	moveq	r1, #13
   8ef50:	movne	r1, #11
   8ef54:	b	8ec2c <fputs@plt+0x7db3c>
   8ef58:	cmp	r3, #0
   8ef5c:	beq	8ec90 <fputs@plt+0x7dba0>
   8ef60:	ldr	r1, [pc, #1000]	; 8f350 <fputs@plt+0x7e260>
   8ef64:	mov	r0, r5
   8ef68:	ldr	r2, [r8]
   8ef6c:	add	r1, pc, r1
   8ef70:	bl	3aac4 <fputs@plt+0x299d4>
   8ef74:	b	8eb54 <fputs@plt+0x7da64>
   8ef78:	mov	r0, r5
   8ef7c:	bl	2e580 <fputs@plt+0x1d490>
   8ef80:	cmp	r0, #0
   8ef84:	beq	8eb54 <fputs@plt+0x7da64>
   8ef88:	b	8ec9c <fputs@plt+0x7dbac>
   8ef8c:	ldr	r1, [pc, #960]	; 8f354 <fputs@plt+0x7e264>
   8ef90:	mov	r2, #11
   8ef94:	ldr	r0, [r8]
   8ef98:	add	r1, pc, r1
   8ef9c:	bl	298e4 <fputs@plt+0x187f4>
   8efa0:	cmp	r0, #0
   8efa4:	beq	8ec7c <fputs@plt+0x7db8c>
   8efa8:	ldr	r1, [pc, #936]	; 8f358 <fputs@plt+0x7e268>
   8efac:	mov	r0, r5
   8efb0:	ldr	r2, [r8]
   8efb4:	add	r1, pc, r1
   8efb8:	bl	3aac4 <fputs@plt+0x299d4>
   8efbc:	b	8eb54 <fputs@plt+0x7da64>
   8efc0:	ldr	r4, [sp, #8]
   8efc4:	ldrb	r3, [r8, #42]	; 0x2a
   8efc8:	tst	r3, #16
   8efcc:	beq	8edd8 <fputs@plt+0x7dce8>
   8efd0:	b	8eda4 <fputs@plt+0x7dcb4>
   8efd4:	cmp	r2, #0
   8efd8:	mov	r3, r2
   8efdc:	ldrne	r3, [sp, #16]
   8efe0:	strne	r3, [sp, #20]
   8efe4:	beq	8f318 <fputs@plt+0x7e228>
   8efe8:	add	r2, sp, #28
   8efec:	ldr	r1, [r8]
   8eff0:	ldr	r0, [r8, #64]	; 0x40
   8eff4:	add	r0, r0, #56	; 0x38
   8eff8:	bl	149a8 <fputs@plt+0x38b8>
   8effc:	cmp	r0, #0
   8f000:	beq	8f1dc <fputs@plt+0x7e0ec>
   8f004:	ldr	r3, [r0, #8]
   8f008:	cmp	r3, #0
   8f00c:	beq	8f1dc <fputs@plt+0x7e0ec>
   8f010:	ldr	sl, [sp, #12]
   8f014:	mov	r3, #1
   8f018:	mov	r2, #0
   8f01c:	mov	r1, r6
   8f020:	strb	r3, [r5, #442]	; 0x1ba
   8f024:	mov	r0, sl
   8f028:	bl	25924 <fputs@plt+0x14834>
   8f02c:	mov	r1, r0
   8f030:	mov	r2, #0
   8f034:	mov	r0, r5
   8f038:	bl	800cc <fputs@plt+0x6efdc>
   8f03c:	mov	r3, #0
   8f040:	strb	r3, [r5, #442]	; 0x1ba
   8f044:	ldr	r3, [sl, #24]
   8f048:	ands	r3, r3, #16777216	; 0x1000000
   8f04c:	str	r3, [sp, #16]
   8f050:	beq	8f2d4 <fputs@plt+0x7e1e4>
   8f054:	ldr	r3, [r5]
   8f058:	str	r3, [sp, #12]
   8f05c:	ldr	r3, [r5, #8]
   8f060:	str	r3, [sp, #16]
   8f064:	b	8ecf8 <fputs@plt+0x7dc08>
   8f068:	mov	r3, r1
   8f06c:	ldr	r1, [pc, #744]	; 8f35c <fputs@plt+0x7e26c>
   8f070:	mov	r0, r5
   8f074:	add	r1, pc, r1
   8f078:	bl	8e694 <fputs@plt+0x7d5a4>
   8f07c:	ldr	r3, [sp, #20]
   8f080:	ldr	r1, [r8]
   8f084:	ldr	r2, [r3]
   8f088:	b	8ed78 <fputs@plt+0x7dc88>
   8f08c:	mov	r0, #0
   8f090:	mov	r1, #149	; 0x95
   8f094:	mov	r3, r0
   8f098:	mov	r2, r0
   8f09c:	str	r0, [sp]
   8f0a0:	ldr	r0, [sp, #16]
   8f0a4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8f0a8:	b	8ed30 <fputs@plt+0x7dc40>
   8f0ac:	mov	r0, r5
   8f0b0:	bl	2e580 <fputs@plt+0x1d490>
   8f0b4:	str	r0, [sp, #16]
   8f0b8:	b	8ed14 <fputs@plt+0x7dc24>
   8f0bc:	ldr	r3, [r8, #28]
   8f0c0:	mov	ip, r7
   8f0c4:	movw	sl, #48576	; 0xbdc0
   8f0c8:	movt	sl, #65520	; 0xfff0
   8f0cc:	str	r4, [sp, #8]
   8f0d0:	mov	r7, r3
   8f0d4:	clz	lr, ip
   8f0d8:	ldr	r2, [r8, #8]
   8f0dc:	lsr	lr, lr, #5
   8f0e0:	cmp	r7, ip
   8f0e4:	movge	r3, lr
   8f0e8:	orrlt	r3, lr, #1
   8f0ec:	cmp	r3, #0
   8f0f0:	bne	8f164 <fputs@plt+0x7e074>
   8f0f4:	cmp	r2, #0
   8f0f8:	beq	8efc0 <fputs@plt+0x7ded0>
   8f0fc:	mov	r4, r3
   8f100:	ldr	r3, [r2, #44]	; 0x2c
   8f104:	ldr	r2, [r2, #20]
   8f108:	cmp	ip, r3
   8f10c:	movle	r1, lr
   8f110:	orrgt	r1, lr, #1
   8f114:	cmp	r4, r3
   8f118:	movge	r1, #0
   8f11c:	andlt	r1, r1, #1
   8f120:	cmp	r1, #0
   8f124:	movne	r4, r3
   8f128:	cmp	r2, #0
   8f12c:	bne	8f100 <fputs@plt+0x7e010>
   8f130:	cmp	r4, #0
   8f134:	beq	8efc0 <fputs@plt+0x7ded0>
   8f138:	ldr	r1, [r8, #64]	; 0x40
   8f13c:	ldr	r0, [r5]
   8f140:	cmp	r1, #0
   8f144:	beq	8f328 <fputs@plt+0x7e238>
   8f148:	bl	1cac4 <fputs@plt+0xb9d4>
   8f14c:	mov	r2, r0
   8f150:	mov	r1, r4
   8f154:	mov	r0, r5
   8f158:	bl	8ea08 <fputs@plt+0x7d918>
   8f15c:	mov	ip, r4
   8f160:	b	8f0d4 <fputs@plt+0x7dfe4>
   8f164:	cmp	r2, #0
   8f168:	mov	r4, r7
   8f16c:	bne	8f100 <fputs@plt+0x7e010>
   8f170:	b	8f130 <fputs@plt+0x7e040>
   8f174:	cmp	sl, #0
   8f178:	bne	8f1b4 <fputs@plt+0x7e0c4>
   8f17c:	ldr	r3, [pc, #476]	; 8f360 <fputs@plt+0x7e270>
   8f180:	mov	fp, #56320	; 0xdc00
   8f184:	movt	fp, #65291	; 0xff0b
   8f188:	movw	r9, #48576	; 0xbdc0
   8f18c:	movt	r9, #65520	; 0xfff0
   8f190:	add	r3, pc, r3
   8f194:	str	r3, [sp, #8]
   8f198:	b	8ebf0 <fputs@plt+0x7db00>
   8f19c:	ldr	r1, [pc, #448]	; 8f364 <fputs@plt+0x7e274>
   8f1a0:	mov	r0, r5
   8f1a4:	ldr	r2, [r8]
   8f1a8:	add	r1, pc, r1
   8f1ac:	bl	3aac4 <fputs@plt+0x299d4>
   8f1b0:	b	8eb54 <fputs@plt+0x7da64>
   8f1b4:	mov	r1, r8
   8f1b8:	mov	r0, r5
   8f1bc:	bl	59f44 <fputs@plt+0x48e54>
   8f1c0:	cmp	r0, #0
   8f1c4:	bne	8eb54 <fputs@plt+0x7da64>
   8f1c8:	mov	fp, #56320	; 0xdc00
   8f1cc:	movt	fp, #65291	; 0xff0b
   8f1d0:	movw	r9, #48576	; 0xbdc0
   8f1d4:	movt	r9, #65520	; 0xfff0
   8f1d8:	b	8ebe4 <fputs@plt+0x7daf4>
   8f1dc:	ldr	r3, [r8, #16]
   8f1e0:	cmp	r3, #0
   8f1e4:	beq	8f054 <fputs@plt+0x7df64>
   8f1e8:	ldrb	r2, [r3, #24]
   8f1ec:	cmp	r2, #0
   8f1f0:	bne	8f21c <fputs@plt+0x7e12c>
   8f1f4:	ldr	r2, [sp, #12]
   8f1f8:	ldr	r2, [r2, #24]
   8f1fc:	tst	r2, #16777216	; 0x1000000
   8f200:	bne	8f21c <fputs@plt+0x7e12c>
   8f204:	ldr	r3, [r3, #4]
   8f208:	cmp	r3, #0
   8f20c:	beq	8f054 <fputs@plt+0x7df64>
   8f210:	ldrb	r2, [r3, #24]
   8f214:	cmp	r2, #0
   8f218:	beq	8f204 <fputs@plt+0x7e114>
   8f21c:	ldr	r3, [sp, #20]
   8f220:	mov	sl, #0
   8f224:	ldr	r0, [r3, #24]
   8f228:	bl	2e338 <fputs@plt+0x1d248>
   8f22c:	mov	r3, r0
   8f230:	mov	r2, #1
   8f234:	str	sl, [sp]
   8f238:	mov	r1, #136	; 0x88
   8f23c:	ldr	r0, [sp, #20]
   8f240:	str	r3, [sp, #16]
   8f244:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8f248:	mov	r3, #1
   8f24c:	mov	r2, sl
   8f250:	ldr	r0, [sp, #12]
   8f254:	mov	r1, r6
   8f258:	strb	r3, [r5, #442]	; 0x1ba
   8f25c:	bl	25924 <fputs@plt+0x14834>
   8f260:	mov	r1, r0
   8f264:	mov	r2, sl
   8f268:	mov	r0, r5
   8f26c:	bl	800cc <fputs@plt+0x6efdc>
   8f270:	ldr	r3, [sp, #12]
   8f274:	strb	sl, [r5, #442]	; 0x1ba
   8f278:	ldr	r3, [r3, #24]
   8f27c:	tst	r3, #16777216	; 0x1000000
   8f280:	beq	8f2d4 <fputs@plt+0x7e1e4>
   8f284:	ldr	r3, [r5]
   8f288:	ldr	r1, [sp, #16]
   8f28c:	str	r3, [sp, #12]
   8f290:	ldr	r3, [r5, #8]
   8f294:	cmp	r1, #0
   8f298:	str	r3, [sp, #16]
   8f29c:	beq	8ecf8 <fputs@plt+0x7dc08>
   8f2a0:	ldr	r0, [sp, #20]
   8f2a4:	ldr	r2, [r0, #24]
   8f2a8:	ldr	r3, [r2, #120]	; 0x78
   8f2ac:	cmp	r3, #0
   8f2b0:	beq	8f2c0 <fputs@plt+0x7e1d0>
   8f2b4:	ldr	r0, [r0, #32]
   8f2b8:	mvn	r1, r1
   8f2bc:	str	r0, [r3, r1, lsl #2]
   8f2c0:	ldr	r3, [sp, #20]
   8f2c4:	ldr	r3, [r3, #32]
   8f2c8:	sub	r3, r3, #1
   8f2cc:	str	r3, [r2, #96]	; 0x60
   8f2d0:	b	8ecf8 <fputs@plt+0x7dc08>
   8f2d4:	ldr	r0, [sp, #20]
   8f2d8:	mov	sl, #0
   8f2dc:	mov	r1, #136	; 0x88
   8f2e0:	mov	r2, sl
   8f2e4:	ldr	r3, [r0, #32]
   8f2e8:	str	sl, [sp]
   8f2ec:	add	r3, r3, #2
   8f2f0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8f2f4:	mov	ip, #4
   8f2f8:	mvn	r0, #1
   8f2fc:	mov	r3, sl
   8f300:	mov	r2, #2
   8f304:	movw	r1, #787	; 0x313
   8f308:	stm	sp, {r0, ip}
   8f30c:	mov	r0, r5
   8f310:	bl	2e698 <fputs@plt+0x1d5a8>
   8f314:	b	8f284 <fputs@plt+0x7e194>
   8f318:	mov	r0, r5
   8f31c:	bl	2e580 <fputs@plt+0x1d490>
   8f320:	str	r0, [sp, #20]
   8f324:	b	8efe8 <fputs@plt+0x7def8>
   8f328:	mov	r2, sl
   8f32c:	b	8f150 <fputs@plt+0x7e060>
   8f330:	mov	r3, #0
   8f334:	ldr	r3, [r3, #4]
   8f338:	udf	#0
   8f33c:	andeq	fp, r0, r0, lsl r9
   8f340:	andeq	sl, r0, r0, lsl #8
   8f344:	andeq	sp, r0, r8, ror r2
   8f348:	andeq	sp, r0, r0, ror #3
   8f34c:	strdeq	fp, [r0], -r0
   8f350:	andeq	ip, r0, r8, lsr #31
   8f354:	andeq	ip, r0, r0, lsr pc
   8f358:	andeq	ip, r0, r0, lsr #30
   8f35c:	andeq	ip, r0, r4, asr #29
   8f360:	andeq	fp, r0, r8, ror #6
   8f364:	andeq	ip, r0, r8, asr #26
   8f368:	strd	r4, [sp, #-36]!	; 0xffffffdc
   8f36c:	ldr	r4, [r0]
   8f370:	strd	r6, [sp, #8]
   8f374:	strd	r8, [sp, #16]
   8f378:	strd	sl, [sp, #24]
   8f37c:	str	lr, [sp, #32]
   8f380:	sub	sp, sp, #108	; 0x6c
   8f384:	str	r3, [sp, #16]
   8f388:	mov	r3, #0
   8f38c:	str	r3, [sp, #64]	; 0x40
   8f390:	str	r3, [sp, #68]	; 0x44
   8f394:	ldrb	r3, [r4, #69]	; 0x45
   8f398:	cmp	r3, #0
   8f39c:	bne	8f51c <fputs@plt+0x7e42c>
   8f3a0:	ldrb	r3, [r0, #454]	; 0x1c6
   8f3a4:	mov	r5, r0
   8f3a8:	cmp	r3, #0
   8f3ac:	bne	8f51c <fputs@plt+0x7e42c>
   8f3b0:	ldr	r3, [r0, #68]	; 0x44
   8f3b4:	cmp	r3, #0
   8f3b8:	bgt	8f51c <fputs@plt+0x7e42c>
   8f3bc:	mov	r7, r1
   8f3c0:	mov	r6, r2
   8f3c4:	bl	7a65c <fputs@plt+0x6956c>
   8f3c8:	cmp	r0, #0
   8f3cc:	bne	8f51c <fputs@plt+0x7e42c>
   8f3d0:	ldr	r3, [sp, #16]
   8f3d4:	cmp	r3, #0
   8f3d8:	beq	8f578 <fputs@plt+0x7e488>
   8f3dc:	add	r3, sp, #64	; 0x40
   8f3e0:	mov	r2, r6
   8f3e4:	mov	r1, r7
   8f3e8:	mov	r0, r5
   8f3ec:	bl	3ad90 <fputs@plt+0x29ca0>
   8f3f0:	subs	r3, r0, #0
   8f3f4:	mov	r2, r3
   8f3f8:	str	r3, [sp, #32]
   8f3fc:	blt	8f51c <fputs@plt+0x7e42c>
   8f400:	ldrb	r3, [r4, #149]	; 0x95
   8f404:	cmp	r3, #0
   8f408:	movne	r3, r2
   8f40c:	beq	8fea8 <fputs@plt+0x7edb8>
   8f410:	sub	r7, r3, #1
   8f414:	lsl	r3, r3, #4
   8f418:	clz	r7, r7
   8f41c:	lsr	r7, r7, #5
   8f420:	str	r3, [sp, #40]	; 0x28
   8f424:	ldr	r2, [r5]
   8f428:	add	r0, sp, #80	; 0x50
   8f42c:	ldr	r3, [pc, #4048]	; 90404 <fputs@plt+0x7f314>
   8f430:	ldr	r8, [sp, #40]	; 0x28
   8f434:	ldr	r2, [r2, #16]
   8f438:	add	r3, pc, r3
   8f43c:	ldr	r9, [sp, #16]
   8f440:	ldr	lr, [sp, #64]	; 0x40
   8f444:	add	r6, r2, r8
   8f448:	ldr	ip, [r2, r8]
   8f44c:	mov	r1, r9
   8f450:	str	r5, [sp, #80]	; 0x50
   8f454:	ldr	r2, [r6, #12]
   8f458:	str	r3, [sp, #96]	; 0x60
   8f45c:	str	lr, [sp, #100]	; 0x64
   8f460:	str	r2, [sp, #84]	; 0x54
   8f464:	str	r7, [sp, #88]	; 0x58
   8f468:	str	ip, [sp, #92]	; 0x5c
   8f46c:	bl	3df4c <fputs@plt+0x2ce5c>
   8f470:	add	r2, r9, #8
   8f474:	mov	r1, #0
   8f478:	mov	r0, r5
   8f47c:	bl	7af80 <fputs@plt+0x69e90>
   8f480:	subs	fp, r0, #0
   8f484:	beq	8f51c <fputs@plt+0x7e42c>
   8f488:	ldr	r3, [sp, #32]
   8f48c:	ldr	r9, [r4, #16]
   8f490:	ldr	r6, [fp]
   8f494:	cmp	r3, #1
   8f498:	add	r9, r9, r8
   8f49c:	beq	8fed8 <fputs@plt+0x7ede8>
   8f4a0:	ldrb	r8, [fp, #42]	; 0x2a
   8f4a4:	ands	r8, r8, #32
   8f4a8:	beq	8f5b8 <fputs@plt+0x7e4c8>
   8f4ac:	ldr	r8, [fp, #8]
   8f4b0:	cmp	r8, #0
   8f4b4:	bne	8f4c8 <fputs@plt+0x7e3d8>
   8f4b8:	b	8f5b8 <fputs@plt+0x7e4c8>
   8f4bc:	ldr	r8, [r8, #20]
   8f4c0:	cmp	r8, #0
   8f4c4:	beq	8f5b8 <fputs@plt+0x7e4c8>
   8f4c8:	ldrb	r3, [r8, #55]	; 0x37
   8f4cc:	and	r3, r3, #3
   8f4d0:	cmp	r3, #2
   8f4d4:	bne	8f4bc <fputs@plt+0x7e3cc>
   8f4d8:	b	8f5b8 <fputs@plt+0x7e4c8>
   8f4dc:	ldr	r2, [fp, #8]
   8f4e0:	mov	r3, #1
   8f4e4:	cmp	r2, #0
   8f4e8:	beq	8f4fc <fputs@plt+0x7e40c>
   8f4ec:	ldr	r2, [r2, #20]
   8f4f0:	add	r3, r3, #1
   8f4f4:	cmp	r2, #0
   8f4f8:	bne	8f4ec <fputs@plt+0x7e3fc>
   8f4fc:	ldr	r1, [pc, #3844]	; 90408 <fputs@plt+0x7f318>
   8f500:	mov	r0, r4
   8f504:	ldr	r2, [fp]
   8f508:	add	r1, pc, r1
   8f50c:	bl	44c0c <fputs@plt+0x33b1c>
   8f510:	subs	r3, r0, #0
   8f514:	str	r3, [sp, #20]
   8f518:	bne	8f688 <fputs@plt+0x7e598>
   8f51c:	mov	r3, #0
   8f520:	str	r3, [sp, #20]
   8f524:	str	r3, [sp, #24]
   8f528:	mov	r0, r4
   8f52c:	ldr	r1, [sp, #156]	; 0x9c
   8f530:	bl	2222c <fputs@plt+0x1113c>
   8f534:	mov	r0, r4
   8f538:	ldr	r1, [sp, #144]	; 0x90
   8f53c:	bl	222ec <fputs@plt+0x111fc>
   8f540:	mov	r0, r4
   8f544:	ldr	r1, [sp, #16]
   8f548:	bl	2203c <fputs@plt+0x10f4c>
   8f54c:	mov	r0, r4
   8f550:	ldr	r1, [sp, #20]
   8f554:	bl	19bf4 <fputs@plt+0x8b04>
   8f558:	ldr	r0, [sp, #24]
   8f55c:	add	sp, sp, #108	; 0x6c
   8f560:	ldrd	r4, [sp]
   8f564:	ldrd	r6, [sp, #8]
   8f568:	ldrd	r8, [sp, #16]
   8f56c:	ldrd	sl, [sp, #24]
   8f570:	add	sp, sp, #32
   8f574:	pop	{pc}		; (ldr pc, [sp], #4)
   8f578:	ldr	fp, [r5, #488]	; 0x1e8
   8f57c:	cmp	fp, #0
   8f580:	beq	8f51c <fputs@plt+0x7e42c>
   8f584:	ldr	r6, [fp]
   8f588:	ldr	r8, [fp, #64]	; 0x40
   8f58c:	ldr	r9, [r4, #16]
   8f590:	cmp	r8, #0
   8f594:	beq	903a0 <fputs@plt+0x7f2b0>
   8f598:	mov	r1, r8
   8f59c:	mov	r0, r4
   8f5a0:	bl	1cac4 <fputs@plt+0xb9d4>
   8f5a4:	ldr	r8, [sp, #16]
   8f5a8:	lsl	r3, r0, #4
   8f5ac:	str	r0, [sp, #32]
   8f5b0:	add	r9, r9, r3
   8f5b4:	str	r3, [sp, #40]	; 0x28
   8f5b8:	ldr	r1, [pc, #3660]	; 9040c <fputs@plt+0x7f31c>
   8f5bc:	mov	r0, r6
   8f5c0:	mov	r2, #7
   8f5c4:	add	r1, pc, r1
   8f5c8:	bl	298e4 <fputs@plt+0x187f4>
   8f5cc:	cmp	r0, #0
   8f5d0:	bne	8f5e0 <fputs@plt+0x7e4f0>
   8f5d4:	ldrb	r6, [r4, #149]	; 0x95
   8f5d8:	cmp	r6, #0
   8f5dc:	beq	8ffa4 <fputs@plt+0x7eeb4>
   8f5e0:	ldr	r3, [fp, #12]
   8f5e4:	cmp	r3, #0
   8f5e8:	str	r3, [sp, #24]
   8f5ec:	bne	8fe84 <fputs@plt+0x7ed94>
   8f5f0:	ldrb	r3, [fp, #42]	; 0x2a
   8f5f4:	tst	r3, #16
   8f5f8:	bne	900b4 <fputs@plt+0x7efc4>
   8f5fc:	ldr	r1, [sp, #64]	; 0x40
   8f600:	cmp	r1, #0
   8f604:	beq	8f4dc <fputs@plt+0x7e3ec>
   8f608:	mov	r0, r4
   8f60c:	bl	230c8 <fputs@plt+0x11fd8>
   8f610:	subs	r3, r0, #0
   8f614:	mov	r6, r3
   8f618:	str	r3, [sp, #20]
   8f61c:	beq	8f51c <fputs@plt+0x7e42c>
   8f620:	mov	r1, r3
   8f624:	mov	r0, r5
   8f628:	bl	3ae54 <fputs@plt+0x29d64>
   8f62c:	cmp	r0, #0
   8f630:	bne	8f528 <fputs@plt+0x7e438>
   8f634:	ldrb	r3, [r4, #149]	; 0x95
   8f638:	cmp	r3, #0
   8f63c:	bne	8f670 <fputs@plt+0x7e580>
   8f640:	mov	r1, r6
   8f644:	mov	r0, r4
   8f648:	ldr	r2, [sp, #24]
   8f64c:	bl	16264 <fputs@plt+0x5174>
   8f650:	cmp	r0, #0
   8f654:	beq	8f670 <fputs@plt+0x7e580>
   8f658:	ldr	r1, [pc, #3504]	; 90410 <fputs@plt+0x7f320>
   8f65c:	mov	r0, r5
   8f660:	ldr	r2, [sp, #20]
   8f664:	add	r1, pc, r1
   8f668:	bl	3aac4 <fputs@plt+0x299d4>
   8f66c:	b	8f528 <fputs@plt+0x7e438>
   8f670:	mov	r0, r4
   8f674:	ldr	r2, [r9]
   8f678:	ldr	r1, [sp, #20]
   8f67c:	bl	16394 <fputs@plt+0x52a4>
   8f680:	cmp	r0, #0
   8f684:	bne	8ff20 <fputs@plt+0x7ee30>
   8f688:	ldr	r3, [sp, #32]
   8f68c:	ldr	r6, [r9]
   8f690:	cmp	r3, #1
   8f694:	beq	8ffe4 <fputs@plt+0x7eef4>
   8f698:	ldr	r7, [pc, #3444]	; 90414 <fputs@plt+0x7f324>
   8f69c:	mov	r3, #0
   8f6a0:	mov	r1, #18
   8f6a4:	mov	r0, r5
   8f6a8:	str	r6, [sp]
   8f6ac:	add	r7, pc, r7
   8f6b0:	mov	r2, r7
   8f6b4:	bl	3abe0 <fputs@plt+0x29af0>
   8f6b8:	cmp	r0, #0
   8f6bc:	bne	8f528 <fputs@plt+0x7e438>
   8f6c0:	mov	r1, #1
   8f6c4:	str	r7, [sp, #52]	; 0x34
   8f6c8:	mov	r0, r5
   8f6cc:	ldr	r3, [fp]
   8f6d0:	str	r6, [sp]
   8f6d4:	ldr	r2, [sp, #20]
   8f6d8:	bl	3abe0 <fputs@plt+0x29af0>
   8f6dc:	cmp	r0, #0
   8f6e0:	bne	8f528 <fputs@plt+0x7e438>
   8f6e4:	ldr	r3, [sp, #144]	; 0x90
   8f6e8:	cmp	r3, #0
   8f6ec:	beq	90018 <fputs@plt+0x7ef28>
   8f6f0:	ldr	r3, [r5]
   8f6f4:	ldr	r2, [sp, #144]	; 0x90
   8f6f8:	ldr	r3, [r3, #100]	; 0x64
   8f6fc:	ldr	r2, [r2]
   8f700:	cmp	r3, r2
   8f704:	str	r2, [sp, #28]
   8f708:	blt	8ff44 <fputs@plt+0x7ee54>
   8f70c:	ldr	r3, [sp, #28]
   8f710:	cmp	r3, #0
   8f714:	ble	8f770 <fputs@plt+0x7e680>
   8f718:	ldr	r2, [sp, #144]	; 0x90
   8f71c:	add	sl, r3, r3, lsl #2
   8f720:	mov	r6, #0
   8f724:	ldr	r7, [r2, #4]
   8f728:	add	sl, r7, sl, lsl #2
   8f72c:	b	8f73c <fputs@plt+0x7e64c>
   8f730:	add	r7, r7, #20
   8f734:	cmp	sl, r7
   8f738:	beq	8f774 <fputs@plt+0x7e684>
   8f73c:	ldr	r3, [r7]
   8f740:	ldrb	r2, [r3]
   8f744:	cmp	r2, #95	; 0x5f
   8f748:	bne	8f730 <fputs@plt+0x7e640>
   8f74c:	ldr	r0, [r3, #8]
   8f750:	cmp	r0, #0
   8f754:	moveq	r0, #1
   8f758:	beq	8f768 <fputs@plt+0x7e678>
   8f75c:	bl	10f34 <strlen@plt>
   8f760:	bic	r0, r0, #-1073741824	; 0xc0000000
   8f764:	add	r0, r0, #1
   8f768:	add	r6, r6, r0
   8f76c:	b	8f730 <fputs@plt+0x7e640>
   8f770:	mov	r6, #0
   8f774:	ldr	r0, [sp, #20]
   8f778:	bl	10f34 <strlen@plt>
   8f77c:	cmp	r8, #0
   8f780:	ldr	r3, [sp, #28]
   8f784:	bic	r7, r0, #-1073741824	; 0xc0000000
   8f788:	moveq	r1, #1
   8f78c:	add	r2, r7, r6
   8f790:	ldrhne	r1, [r8, #50]	; 0x32
   8f794:	add	r2, r2, #1
   8f798:	mov	r0, r4
   8f79c:	add	r1, r1, r3
   8f7a0:	add	r3, sp, #68	; 0x44
   8f7a4:	sxth	r1, r1
   8f7a8:	bl	24a74 <fputs@plt+0x13984>
   8f7ac:	ldrb	sl, [r4, #69]	; 0x45
   8f7b0:	mov	r6, r0
   8f7b4:	cmp	sl, #0
   8f7b8:	bne	900a4 <fputs@plt+0x7efb4>
   8f7bc:	add	r7, r7, #1
   8f7c0:	ldr	r1, [sp, #20]
   8f7c4:	mov	r2, r7
   8f7c8:	ldr	r0, [sp, #68]	; 0x44
   8f7cc:	add	r7, r0, r7
   8f7d0:	str	r0, [r6]
   8f7d4:	str	r7, [sp, #68]	; 0x44
   8f7d8:	bl	10f58 <memcpy@plt>
   8f7dc:	ldr	r2, [sp, #64]	; 0x40
   8f7e0:	str	fp, [r6, #12]
   8f7e4:	ldr	r3, [sp, #148]	; 0x94
   8f7e8:	clz	r2, r2
   8f7ec:	lsr	r2, r2, #5
   8f7f0:	adds	r0, r3, #0
   8f7f4:	ldr	r3, [sp, #156]	; 0x9c
   8f7f8:	movne	r0, #1
   8f7fc:	cmp	r3, #0
   8f800:	ldr	r3, [sp, #148]	; 0x94
   8f804:	strb	r3, [r6, #54]	; 0x36
   8f808:	ldrb	r3, [r6, #55]	; 0x37
   8f80c:	ldr	r1, [r4, #16]
   8f810:	bfi	r3, r0, #3, #1
   8f814:	ldr	r0, [sp, #40]	; 0x28
   8f818:	bfi	r3, r2, #0, #2
   8f81c:	strb	r3, [r6, #55]	; 0x37
   8f820:	add	r1, r1, r0
   8f824:	ldr	r3, [sp, #144]	; 0x90
   8f828:	ldr	r2, [r1, #12]
   8f82c:	ldr	r3, [r3]
   8f830:	str	r2, [r6, #24]
   8f834:	strh	r3, [r6, #50]	; 0x32
   8f838:	beq	8f864 <fputs@plt+0x7e774>
   8f83c:	mov	r2, #16
   8f840:	mov	r1, fp
   8f844:	str	sl, [sp]
   8f848:	mov	r0, r5
   8f84c:	ldr	r3, [sp, #156]	; 0x9c
   8f850:	bl	3c750 <fputs@plt+0x2b660>
   8f854:	ldr	r3, [sp, #144]	; 0x90
   8f858:	ldr	r2, [sp, #156]	; 0x9c
   8f85c:	ldr	r3, [r3]
   8f860:	str	r2, [r6, #36]	; 0x24
   8f864:	ldr	r2, [r9, #12]
   8f868:	ldr	r1, [sp, #144]	; 0x90
   8f86c:	ldrb	r2, [r2, #76]	; 0x4c
   8f870:	ldr	r9, [r1, #4]
   8f874:	cmp	r2, #3
   8f878:	movls	r2, #0
   8f87c:	mvnhi	r2, #0
   8f880:	cmp	r3, #0
   8f884:	str	r2, [sp, #28]
   8f888:	ble	90398 <fputs@plt+0x7f2a8>
   8f88c:	ldr	r1, [pc, #2948]	; 90418 <fputs@plt+0x7f328>
   8f890:	mov	r7, #0
   8f894:	str	r8, [sp, #60]	; 0x3c
   8f898:	ldr	r2, [pc, #2940]	; 9041c <fputs@plt+0x7f32c>
   8f89c:	ldr	r3, [pc, #2940]	; 90420 <fputs@plt+0x7f330>
   8f8a0:	add	r1, pc, r1
   8f8a4:	ldr	r8, [sp, #144]	; 0x90
   8f8a8:	add	r1, r1, #3024	; 0xbd0
   8f8ac:	add	r2, pc, r2
   8f8b0:	add	r1, r1, #8
   8f8b4:	add	r2, r2, #3024	; 0xbd0
   8f8b8:	add	r3, pc, r3
   8f8bc:	add	r2, r2, #8
   8f8c0:	str	r1, [sp, #36]	; 0x24
   8f8c4:	add	r3, r3, #3024	; 0xbd0
   8f8c8:	add	r3, r3, #8
   8f8cc:	str	r3, [sp, #48]	; 0x30
   8f8d0:	str	r2, [sp, #56]	; 0x38
   8f8d4:	ldr	r3, [r9]
   8f8d8:	ldrb	r2, [r3]
   8f8dc:	cmp	r2, #97	; 0x61
   8f8e0:	beq	8fd44 <fputs@plt+0x7ec54>
   8f8e4:	cmp	r2, #95	; 0x5f
   8f8e8:	bne	8f900 <fputs@plt+0x7e810>
   8f8ec:	ldr	r2, [r3, #12]
   8f8f0:	ldrb	r1, [r2]
   8f8f4:	cmp	r1, #97	; 0x61
   8f8f8:	moveq	r1, #27
   8f8fc:	strbeq	r1, [r2]
   8f900:	mov	r0, #0
   8f904:	mov	r2, #32
   8f908:	mov	r1, fp
   8f90c:	str	r0, [sp]
   8f910:	mov	r0, r5
   8f914:	bl	3c750 <fputs@plt+0x2b660>
   8f918:	ldr	r3, [r5, #68]	; 0x44
   8f91c:	cmp	r3, #0
   8f920:	bne	8fdd0 <fputs@plt+0x7ece0>
   8f924:	ldr	r3, [r9]
   8f928:	cmp	r3, #0
   8f92c:	beq	903f8 <fputs@plt+0x7f308>
   8f930:	ldr	r1, [r3, #4]
   8f934:	mov	r2, r3
   8f938:	tst	r1, #4096	; 0x1000
   8f93c:	beq	8f968 <fputs@plt+0x7e878>
   8f940:	tst	r1, #262144	; 0x40000
   8f944:	ldrne	r2, [r2, #20]
   8f948:	ldreq	r2, [r2, #12]
   8f94c:	ldrne	r2, [r2, #4]
   8f950:	ldrne	r2, [r2]
   8f954:	cmp	r2, #0
   8f958:	beq	903f8 <fputs@plt+0x7f308>
   8f95c:	ldr	r1, [r2, #4]
   8f960:	tst	r1, #4096	; 0x1000
   8f964:	bne	8f940 <fputs@plt+0x7e850>
   8f968:	ldrb	r1, [r2]
   8f96c:	cmp	r1, #152	; 0x98
   8f970:	beq	8fd54 <fputs@plt+0x7ec64>
   8f974:	ldr	r2, [r5, #488]	; 0x1e8
   8f978:	cmp	r2, fp
   8f97c:	beq	900d0 <fputs@plt+0x7efe0>
   8f980:	ldr	r2, [r6, #40]	; 0x28
   8f984:	cmp	r2, #0
   8f988:	beq	8fe54 <fputs@plt+0x7ed64>
   8f98c:	ldr	r1, [r6, #4]
   8f990:	lsl	r2, r7, #1
   8f994:	mvn	r0, #1
   8f998:	strh	r0, [r1, r2]
   8f99c:	ldrb	r2, [r6, #55]	; 0x37
   8f9a0:	bfc	r2, #3, #1
   8f9a4:	strb	r2, [r6, #55]	; 0x37
   8f9a8:	ldrb	r2, [r3]
   8f9ac:	cmp	r2, #95	; 0x5f
   8f9b0:	beq	8fde8 <fputs@plt+0x7ecf8>
   8f9b4:	ldr	r3, [sp, #48]	; 0x30
   8f9b8:	ldrb	r2, [r4, #149]	; 0x95
   8f9bc:	cmp	r2, #0
   8f9c0:	beq	8fdb4 <fputs@plt+0x7ecc4>
   8f9c4:	ldr	r2, [r6, #28]
   8f9c8:	add	r9, r9, #20
   8f9cc:	ldr	r1, [r6, #32]
   8f9d0:	str	r3, [r1, r7, lsl #2]
   8f9d4:	ldrb	r3, [r9, #-8]
   8f9d8:	ldr	r1, [sp, #28]
   8f9dc:	and	r3, r3, r1
   8f9e0:	strb	r3, [r2, r7]
   8f9e4:	add	r7, r7, #1
   8f9e8:	ldr	r3, [r8]
   8f9ec:	cmp	r3, r7
   8f9f0:	bgt	8f8d4 <fputs@plt+0x7e7e4>
   8f9f4:	ldr	r8, [sp, #60]	; 0x3c
   8f9f8:	cmp	r8, #0
   8f9fc:	beq	902a0 <fputs@plt+0x7f1b0>
   8fa00:	ldrh	r9, [r8, #50]	; 0x32
   8fa04:	cmp	r9, #0
   8fa08:	beq	8fa7c <fputs@plt+0x7e98c>
   8fa0c:	mov	ip, #0
   8fa10:	ldrh	r1, [r6, #50]	; 0x32
   8fa14:	lsl	r3, ip, #1
   8fa18:	ldr	lr, [r6, #4]
   8fa1c:	ldr	r2, [r8, #4]
   8fa20:	add	r1, lr, r1, lsl #1
   8fa24:	ldrsh	r0, [r2, r3]
   8fa28:	mov	r3, lr
   8fa2c:	b	8fa3c <fputs@plt+0x7e94c>
   8fa30:	ldrsh	r2, [r3], #2
   8fa34:	cmp	r2, r0
   8fa38:	beq	8ff94 <fputs@plt+0x7eea4>
   8fa3c:	cmp	r3, r1
   8fa40:	bne	8fa30 <fputs@plt+0x7e940>
   8fa44:	ldrd	r2, [r8, #28]
   8fa48:	lsl	r1, r7, #1
   8fa4c:	strh	r0, [lr, r1]
   8fa50:	ldr	r1, [r6, #32]
   8fa54:	ldr	r0, [r3, ip, lsl #2]
   8fa58:	ldr	r3, [r6, #28]
   8fa5c:	str	r0, [r1, r7, lsl #2]
   8fa60:	ldrb	r2, [r2, ip]
   8fa64:	strb	r2, [r3, r7]
   8fa68:	add	r7, r7, #1
   8fa6c:	ldrh	r9, [r8, #50]	; 0x32
   8fa70:	add	ip, ip, #1
   8fa74:	cmp	r9, ip
   8fa78:	bgt	8fa10 <fputs@plt+0x7e920>
   8fa7c:	mov	r0, r6
   8fa80:	bl	185e8 <fputs@plt+0x74f8>
   8fa84:	ldr	lr, [r5, #488]	; 0x1e8
   8fa88:	cmp	lr, #0
   8fa8c:	beq	90344 <fputs@plt+0x7f254>
   8fa90:	ldr	r3, [sp, #16]
   8fa94:	cmp	r3, #0
   8fa98:	beq	8fb18 <fputs@plt+0x7ea28>
   8fa9c:	ldrh	r0, [r6, #52]	; 0x34
   8faa0:	ldrsh	r8, [fp, #34]	; 0x22
   8faa4:	cmp	r0, r8
   8faa8:	blt	8fb18 <fputs@plt+0x7ea28>
   8faac:	ldrb	r3, [r6, #55]	; 0x37
   8fab0:	cmp	r8, #0
   8fab4:	orr	r3, r3, #32
   8fab8:	strb	r3, [r6, #55]	; 0x37
   8fabc:	ble	8fb18 <fputs@plt+0x7ea28>
   8fac0:	ldrsh	r9, [fp, #32]
   8fac4:	mov	r7, #0
   8fac8:	cmp	r9, r7
   8facc:	beq	900f4 <fputs@plt+0x7f004>
   8fad0:	cmp	r0, #0
   8fad4:	ldr	r2, [r6, #4]
   8fad8:	beq	8fb0c <fputs@plt+0x7ea1c>
   8fadc:	ldrsh	r3, [r2]
   8fae0:	sxth	ip, r7
   8fae4:	cmp	r3, ip
   8fae8:	movne	r3, #0
   8faec:	bne	8fb00 <fputs@plt+0x7ea10>
   8faf0:	b	900f4 <fputs@plt+0x7f004>
   8faf4:	ldrsh	r1, [r2, #2]!
   8faf8:	cmp	r1, ip
   8fafc:	beq	900ec <fputs@plt+0x7effc>
   8fb00:	add	r3, r3, #1
   8fb04:	cmp	r0, r3
   8fb08:	bne	8faf4 <fputs@plt+0x7ea04>
   8fb0c:	ldrb	r3, [r6, #55]	; 0x37
   8fb10:	bfc	r3, #5, #1
   8fb14:	strb	r3, [r6, #55]	; 0x37
   8fb18:	cmp	fp, lr
   8fb1c:	beq	90160 <fputs@plt+0x7f070>
   8fb20:	ldrb	r3, [r4, #149]	; 0x95
   8fb24:	cmp	r3, #0
   8fb28:	bne	90114 <fputs@plt+0x7f024>
   8fb2c:	ldrb	r3, [fp, #42]	; 0x2a
   8fb30:	ldr	r2, [sp, #16]
   8fb34:	eor	r3, r3, #32
   8fb38:	ubfx	r3, r3, #5, #1
   8fb3c:	cmp	r2, #0
   8fb40:	movne	r3, #1
   8fb44:	cmp	r3, #0
   8fb48:	beq	8fd1c <fputs@plt+0x7ec2c>
   8fb4c:	ldr	r7, [r5, #8]
   8fb50:	ldr	r9, [r5, #76]	; 0x4c
   8fb54:	cmp	r7, #0
   8fb58:	add	r9, r9, #1
   8fb5c:	str	r9, [r5, #76]	; 0x4c
   8fb60:	beq	90384 <fputs@plt+0x7f294>
   8fb64:	ldr	sl, [sp, #32]
   8fb68:	mov	r8, #0
   8fb6c:	mov	r1, #1
   8fb70:	mov	r0, r5
   8fb74:	mov	r2, sl
   8fb78:	bl	5dbbc <fputs@plt+0x4cacc>
   8fb7c:	mov	r3, r8
   8fb80:	mov	r2, r8
   8fb84:	str	r8, [sp]
   8fb88:	mov	r1, #160	; 0xa0
   8fb8c:	mov	r0, r7
   8fb90:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8fb94:	mov	r3, r9
   8fb98:	mov	r2, sl
   8fb9c:	str	r0, [r6, #44]	; 0x2c
   8fba0:	mov	r1, #121	; 0x79
   8fba4:	mov	r0, r7
   8fba8:	str	r8, [sp]
   8fbac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8fbb0:	ldr	r3, [sp, #152]	; 0x98
   8fbb4:	cmp	r3, r8
   8fbb8:	beq	8fc10 <fputs@plt+0x7eb20>
   8fbbc:	ldr	r1, [sp, #64]	; 0x40
   8fbc0:	ldr	r3, [r5, #508]	; 0x1fc
   8fbc4:	ldr	r2, [r5, #512]	; 0x200
   8fbc8:	ldr	r1, [r1]
   8fbcc:	sub	r3, r3, r1
   8fbd0:	add	r3, r3, r2
   8fbd4:	add	r2, r1, r3
   8fbd8:	ldrb	r2, [r2, #-1]
   8fbdc:	cmp	r2, #59	; 0x3b
   8fbe0:	ldr	r2, [sp, #148]	; 0x94
   8fbe4:	subeq	r3, r3, #1
   8fbe8:	cmp	r2, #0
   8fbec:	beq	90354 <fputs@plt+0x7f264>
   8fbf0:	ldr	r2, [pc, #2092]	; 90424 <fputs@plt+0x7f334>
   8fbf4:	add	r2, pc, r2
   8fbf8:	str	r1, [sp]
   8fbfc:	mov	r0, r4
   8fc00:	ldr	r1, [pc, #2080]	; 90428 <fputs@plt+0x7f338>
   8fc04:	add	r1, pc, r1
   8fc08:	bl	44c0c <fputs@plt+0x33b1c>
   8fc0c:	str	r0, [sp, #152]	; 0x98
   8fc10:	ldr	r2, [r4, #16]
   8fc14:	mov	r0, r5
   8fc18:	ldr	ip, [sp, #40]	; 0x28
   8fc1c:	ldr	r1, [pc, #2056]	; 9042c <fputs@plt+0x7f33c>
   8fc20:	ldr	r3, [sp, #52]	; 0x34
   8fc24:	ldr	r2, [r2, ip]
   8fc28:	str	r9, [sp, #8]
   8fc2c:	add	r1, pc, r1
   8fc30:	ldr	ip, [sp, #152]	; 0x98
   8fc34:	str	ip, [sp, #12]
   8fc38:	ldr	ip, [fp]
   8fc3c:	str	ip, [sp, #4]
   8fc40:	ldr	ip, [r6]
   8fc44:	str	ip, [sp]
   8fc48:	bl	8e694 <fputs@plt+0x7d5a4>
   8fc4c:	mov	r0, r4
   8fc50:	ldr	r1, [sp, #152]	; 0x98
   8fc54:	bl	19bf4 <fputs@plt+0x8b04>
   8fc58:	ldr	r3, [sp, #16]
   8fc5c:	cmp	r3, #0
   8fc60:	beq	8fcc8 <fputs@plt+0x7ebd8>
   8fc64:	mov	r2, r9
   8fc68:	mov	r1, r6
   8fc6c:	mov	r0, r5
   8fc70:	bl	654dc <fputs@plt+0x543ec>
   8fc74:	ldr	r8, [sp, #32]
   8fc78:	ldr	r0, [r5]
   8fc7c:	ldr	r1, [r5, #8]
   8fc80:	mov	r2, r8
   8fc84:	bl	2ee64 <fputs@plt+0x1dd74>
   8fc88:	ldr	r1, [pc, #1952]	; 90430 <fputs@plt+0x7f340>
   8fc8c:	mov	r0, r4
   8fc90:	ldr	r2, [r6]
   8fc94:	add	r1, pc, r1
   8fc98:	bl	44c0c <fputs@plt+0x33b1c>
   8fc9c:	mov	r2, r0
   8fca0:	mov	r1, r8
   8fca4:	mov	r0, r7
   8fca8:	bl	2e8ec <fputs@plt+0x1d7fc>
   8fcac:	mov	ip, #0
   8fcb0:	mov	r1, #147	; 0x93
   8fcb4:	mov	r3, ip
   8fcb8:	mov	r2, ip
   8fcbc:	mov	r0, r7
   8fcc0:	str	ip, [sp]
   8fcc4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   8fcc8:	ldr	r0, [r7]
   8fccc:	ldr	r1, [r7, #32]
   8fcd0:	ldr	ip, [r7, #24]
   8fcd4:	ldr	r3, [r6, #44]	; 0x2c
   8fcd8:	sub	r2, r1, #1
   8fcdc:	str	r2, [ip, #96]	; 0x60
   8fce0:	ldrb	r0, [r0, #69]	; 0x45
   8fce4:	cmp	r3, #0
   8fce8:	movlt	r3, r2
   8fcec:	cmp	r0, #0
   8fcf0:	bne	902d4 <fputs@plt+0x7f1e4>
   8fcf4:	ldr	r2, [r7, #4]
   8fcf8:	add	r3, r3, r3, lsl #2
   8fcfc:	add	r3, r2, r3, lsl #2
   8fd00:	str	r1, [r3, #8]
   8fd04:	ldrb	r3, [r4, #149]	; 0x95
   8fd08:	cmp	r3, #0
   8fd0c:	bne	8fd1c <fputs@plt+0x7ec2c>
   8fd10:	ldr	r3, [sp, #16]
   8fd14:	cmp	r3, #0
   8fd18:	bne	8fdd0 <fputs@plt+0x7ece0>
   8fd1c:	ldr	r3, [sp, #148]	; 0x94
   8fd20:	cmp	r3, #5
   8fd24:	ldr	r3, [fp, #8]
   8fd28:	beq	902f8 <fputs@plt+0x7f208>
   8fd2c:	mov	r2, #0
   8fd30:	str	r3, [r6, #20]
   8fd34:	str	r6, [fp, #8]
   8fd38:	str	r6, [sp, #24]
   8fd3c:	str	r2, [sp, #156]	; 0x9c
   8fd40:	b	8f528 <fputs@plt+0x7e438>
   8fd44:	mov	r2, #27
   8fd48:	strb	r2, [r3]
   8fd4c:	ldr	r3, [r9]
   8fd50:	b	8f900 <fputs@plt+0x7e810>
   8fd54:	ldrsh	r1, [r2, #32]
   8fd58:	lsl	r0, r7, #1
   8fd5c:	ldr	ip, [r6, #4]
   8fd60:	cmp	r1, #0
   8fd64:	blt	8fe2c <fputs@plt+0x7ed3c>
   8fd68:	ldr	r2, [fp, #4]
   8fd6c:	add	r2, r2, r1, lsl #4
   8fd70:	ldrb	lr, [r2, #12]
   8fd74:	cmp	lr, #0
   8fd78:	bne	8fd88 <fputs@plt+0x7ec98>
   8fd7c:	ldrb	sl, [r6, #55]	; 0x37
   8fd80:	bfi	sl, lr, #3, #1
   8fd84:	strb	sl, [r6, #55]	; 0x37
   8fd88:	strh	r1, [ip, r0]
   8fd8c:	ldrb	r1, [r3]
   8fd90:	cmp	r1, #95	; 0x5f
   8fd94:	beq	8fde8 <fputs@plt+0x7ecf8>
   8fd98:	ldr	r3, [r2, #8]
   8fd9c:	cmp	r3, #0
   8fda0:	ldr	r2, [sp, #36]	; 0x24
   8fda4:	moveq	r3, r2
   8fda8:	ldrb	r2, [r4, #149]	; 0x95
   8fdac:	cmp	r2, #0
   8fdb0:	bne	8f9c4 <fputs@plt+0x7e8d4>
   8fdb4:	mov	r1, r3
   8fdb8:	mov	r0, r5
   8fdbc:	str	r3, [sp, #44]	; 0x2c
   8fdc0:	bl	3f77c <fputs@plt+0x2e68c>
   8fdc4:	cmp	r0, #0
   8fdc8:	ldr	r3, [sp, #44]	; 0x2c
   8fdcc:	bne	8f9c4 <fputs@plt+0x7e8d4>
   8fdd0:	mov	r3, #0
   8fdd4:	str	r3, [sp, #156]	; 0x9c
   8fdd8:	mov	r1, r6
   8fddc:	mov	r0, r4
   8fde0:	bl	223f4 <fputs@plt+0x11304>
   8fde4:	b	8f528 <fputs@plt+0x7e438>
   8fde8:	ldr	r1, [r3, #8]
   8fdec:	cmp	r1, #0
   8fdf0:	moveq	sl, #1
   8fdf4:	beq	8fe10 <fputs@plt+0x7ed20>
   8fdf8:	mov	r0, r1
   8fdfc:	str	r1, [sp, #44]	; 0x2c
   8fe00:	bl	10f34 <strlen@plt>
   8fe04:	ldr	r1, [sp, #44]	; 0x2c
   8fe08:	bic	r0, r0, #-1073741824	; 0xc0000000
   8fe0c:	add	sl, r0, #1
   8fe10:	mov	r2, sl
   8fe14:	ldr	r0, [sp, #68]	; 0x44
   8fe18:	bl	10f58 <memcpy@plt>
   8fe1c:	ldr	r3, [sp, #68]	; 0x44
   8fe20:	add	sl, r3, sl
   8fe24:	str	sl, [sp, #68]	; 0x44
   8fe28:	b	8fd9c <fputs@plt+0x7ecac>
   8fe2c:	ldrsh	r2, [fp, #32]
   8fe30:	strh	r2, [ip, r0]
   8fe34:	ldrb	r1, [r3]
   8fe38:	cmp	r1, #95	; 0x5f
   8fe3c:	beq	8fde8 <fputs@plt+0x7ecf8>
   8fe40:	cmp	r2, #0
   8fe44:	blt	8ff18 <fputs@plt+0x7ee28>
   8fe48:	ldr	r3, [fp, #4]
   8fe4c:	add	r2, r3, r2, lsl #4
   8fe50:	b	8fd98 <fputs@plt+0x7eca8>
   8fe54:	mov	r1, r8
   8fe58:	mov	r0, r4
   8fe5c:	bl	253e4 <fputs@plt+0x142f4>
   8fe60:	str	r0, [r6, #40]	; 0x28
   8fe64:	ldrb	r3, [r4, #69]	; 0x45
   8fe68:	cmp	r3, #0
   8fe6c:	bne	8ff10 <fputs@plt+0x7ee20>
   8fe70:	ldr	r9, [r0, #4]
   8fe74:	add	r2, r7, r7, lsl #2
   8fe78:	ldr	r3, [r9, r2, lsl #2]
   8fe7c:	add	r9, r9, r2, lsl #2
   8fe80:	b	8f98c <fputs@plt+0x7e89c>
   8fe84:	ldr	r1, [pc, #1448]	; 90434 <fputs@plt+0x7f344>
   8fe88:	mov	r3, #0
   8fe8c:	mov	r0, r5
   8fe90:	mov	r5, r3
   8fe94:	str	r3, [sp, #20]
   8fe98:	add	r1, pc, r1
   8fe9c:	bl	3aac4 <fputs@plt+0x299d4>
   8fea0:	str	r5, [sp, #24]
   8fea4:	b	8f528 <fputs@plt+0x7e438>
   8fea8:	mov	r0, r5
   8feac:	ldr	r1, [sp, #16]
   8feb0:	bl	7c228 <fputs@plt+0x6b138>
   8feb4:	ldr	r2, [r6, #4]
   8feb8:	adds	r3, r0, #0
   8febc:	movne	r3, #1
   8fec0:	cmp	r2, #0
   8fec4:	movne	r3, #0
   8fec8:	cmp	r3, #0
   8fecc:	bne	8ff6c <fputs@plt+0x7ee7c>
   8fed0:	ldr	r3, [sp, #32]
   8fed4:	b	8f410 <fputs@plt+0x7e320>
   8fed8:	ldr	r2, [r9, #12]
   8fedc:	ldr	r3, [fp, #64]	; 0x40
   8fee0:	cmp	r2, r3
   8fee4:	beq	8f4a0 <fputs@plt+0x7e3b0>
   8fee8:	ldr	r1, [pc, #1352]	; 90438 <fputs@plt+0x7f348>
   8feec:	mov	r3, #0
   8fef0:	mov	r0, r5
   8fef4:	mov	r5, r3
   8fef8:	mov	r2, r6
   8fefc:	str	r3, [sp, #20]
   8ff00:	add	r1, pc, r1
   8ff04:	bl	3aac4 <fputs@plt+0x299d4>
   8ff08:	str	r5, [sp, #24]
   8ff0c:	b	8f528 <fputs@plt+0x7e438>
   8ff10:	ldr	r3, [r9]
   8ff14:	b	8f98c <fputs@plt+0x7e89c>
   8ff18:	ldr	r3, [sp, #56]	; 0x38
   8ff1c:	b	8f9b8 <fputs@plt+0x7e8c8>
   8ff20:	ldr	r3, [sp, #164]	; 0xa4
   8ff24:	cmp	r3, #0
   8ff28:	bne	90104 <fputs@plt+0x7f014>
   8ff2c:	ldr	r1, [pc, #1288]	; 9043c <fputs@plt+0x7f34c>
   8ff30:	mov	r0, r5
   8ff34:	ldr	r2, [sp, #20]
   8ff38:	add	r1, pc, r1
   8ff3c:	bl	3aac4 <fputs@plt+0x299d4>
   8ff40:	b	8f528 <fputs@plt+0x7e438>
   8ff44:	ldr	r2, [pc, #1268]	; 90440 <fputs@plt+0x7f350>
   8ff48:	mov	r0, r5
   8ff4c:	ldr	r1, [pc, #1264]	; 90444 <fputs@plt+0x7f354>
   8ff50:	add	r2, pc, r2
   8ff54:	add	r1, pc, r1
   8ff58:	bl	3aac4 <fputs@plt+0x299d4>
   8ff5c:	ldr	r3, [sp, #144]	; 0x90
   8ff60:	ldr	r3, [r3]
   8ff64:	str	r3, [sp, #28]
   8ff68:	b	8f70c <fputs@plt+0x7e61c>
   8ff6c:	ldr	r3, [r4, #16]
   8ff70:	ldr	r2, [r0, #64]	; 0x40
   8ff74:	ldr	r3, [r3, #28]
   8ff78:	cmp	r2, r3
   8ff7c:	bne	8fed0 <fputs@plt+0x7ede0>
   8ff80:	mov	r7, #1
   8ff84:	mov	r3, #16
   8ff88:	str	r7, [sp, #32]
   8ff8c:	str	r3, [sp, #40]	; 0x28
   8ff90:	b	8f424 <fputs@plt+0x7e334>
   8ff94:	ldrh	r3, [r6, #52]	; 0x34
   8ff98:	sub	r3, r3, #1
   8ff9c:	strh	r3, [r6, #52]	; 0x34
   8ffa0:	b	8fa70 <fputs@plt+0x7e980>
   8ffa4:	ldr	r1, [pc, #1180]	; 90448 <fputs@plt+0x7f358>
   8ffa8:	mov	r2, #9
   8ffac:	ldr	r0, [fp]
   8ffb0:	add	r1, pc, r1
   8ffb4:	add	r0, r0, #7
   8ffb8:	bl	298e4 <fputs@plt+0x187f4>
   8ffbc:	cmp	r0, #0
   8ffc0:	beq	8f5e0 <fputs@plt+0x7e4f0>
   8ffc4:	ldr	r1, [pc, #1152]	; 9044c <fputs@plt+0x7f35c>
   8ffc8:	mov	r0, r5
   8ffcc:	str	r6, [sp, #20]
   8ffd0:	ldr	r2, [fp]
   8ffd4:	str	r6, [sp, #24]
   8ffd8:	add	r1, pc, r1
   8ffdc:	bl	3aac4 <fputs@plt+0x299d4>
   8ffe0:	b	8f528 <fputs@plt+0x7e438>
   8ffe4:	ldr	r7, [pc, #1124]	; 90450 <fputs@plt+0x7f360>
   8ffe8:	mov	r3, #0
   8ffec:	mov	r1, #18
   8fff0:	mov	r0, r5
   8fff4:	str	r6, [sp]
   8fff8:	add	r7, pc, r7
   8fffc:	mov	r2, r7
   90000:	bl	3abe0 <fputs@plt+0x29af0>
   90004:	cmp	r0, #0
   90008:	bne	8f528 <fputs@plt+0x7e438>
   9000c:	mov	r1, #3
   90010:	str	r7, [sp, #52]	; 0x34
   90014:	b	8f6c8 <fputs@plt+0x7e5d8>
   90018:	ldrsh	r3, [fp, #34]	; 0x22
   9001c:	ldr	r2, [fp, #4]
   90020:	sub	r3, r3, #-268435455	; 0xf0000001
   90024:	ldr	r0, [r2, r3, lsl #4]
   90028:	cmp	r0, #0
   9002c:	str	r0, [sp, #72]	; 0x48
   90030:	beq	902cc <fputs@plt+0x7f1dc>
   90034:	bl	10f34 <strlen@plt>
   90038:	bic	r0, r0, #-1073741824	; 0xc0000000
   9003c:	mov	r3, #0
   90040:	add	r2, sp, #72	; 0x48
   90044:	str	r0, [sp, #76]	; 0x4c
   90048:	mov	r1, #27
   9004c:	mov	r0, r4
   90050:	bl	232cc <fputs@plt+0x121dc>
   90054:	mov	r2, r0
   90058:	mov	r1, #0
   9005c:	ldr	r0, [r5]
   90060:	bl	30ab8 <fputs@plt+0x1f9c8>
   90064:	subs	r3, r0, #0
   90068:	streq	r3, [sp, #24]
   9006c:	str	r3, [sp, #144]	; 0x90
   90070:	beq	8f528 <fputs@plt+0x7e438>
   90074:	ldr	r3, [sp, #160]	; 0xa0
   90078:	cmp	r3, #0
   9007c:	ldr	r3, [sp, #144]	; 0x90
   90080:	ldr	r2, [r3]
   90084:	str	r2, [sp, #28]
   90088:	blt	8f70c <fputs@plt+0x7e61c>
   9008c:	ldr	r3, [r3, #4]
   90090:	add	r2, r2, r2, lsl #2
   90094:	add	r3, r3, r2, lsl #2
   90098:	ldr	r2, [sp, #160]	; 0xa0
   9009c:	strb	r2, [r3, #-8]
   900a0:	b	8f70c <fputs@plt+0x7e61c>
   900a4:	cmp	r0, #0
   900a8:	bne	8fdd8 <fputs@plt+0x7ece8>
   900ac:	str	r0, [sp, #24]
   900b0:	b	8f528 <fputs@plt+0x7e438>
   900b4:	ldr	r1, [pc, #920]	; 90454 <fputs@plt+0x7f364>
   900b8:	mov	r0, r5
   900bc:	ldr	r3, [sp, #24]
   900c0:	add	r1, pc, r1
   900c4:	str	r3, [sp, #20]
   900c8:	bl	3aac4 <fputs@plt+0x299d4>
   900cc:	b	8f528 <fputs@plt+0x7e438>
   900d0:	ldr	r1, [pc, #896]	; 90458 <fputs@plt+0x7f368>
   900d4:	mov	r3, #0
   900d8:	mov	r0, r5
   900dc:	str	r3, [sp, #156]	; 0x9c
   900e0:	add	r1, pc, r1
   900e4:	bl	3aac4 <fputs@plt+0x299d4>
   900e8:	b	8fdd8 <fputs@plt+0x7ece8>
   900ec:	tst	r3, #32768	; 0x8000
   900f0:	bne	8fb0c <fputs@plt+0x7ea1c>
   900f4:	add	r7, r7, #1
   900f8:	cmp	r8, r7
   900fc:	bne	8fac8 <fputs@plt+0x7e9d8>
   90100:	b	8fb18 <fputs@plt+0x7ea28>
   90104:	mov	r0, r5
   90108:	ldr	r1, [sp, #32]
   9010c:	bl	5db64 <fputs@plt+0x4ca74>
   90110:	b	8f528 <fputs@plt+0x7e438>
   90114:	mov	r2, r6
   90118:	ldr	r1, [r6]
   9011c:	ldr	r0, [r6, #24]
   90120:	add	r0, r0, #24
   90124:	bl	21bb8 <fputs@plt+0x10ac8>
   90128:	cmp	r0, #0
   9012c:	bne	90360 <fputs@plt+0x7f270>
   90130:	ldr	r3, [r4, #24]
   90134:	ldr	r2, [sp, #16]
   90138:	orr	r3, r3, #2
   9013c:	cmp	r2, #0
   90140:	str	r3, [r4, #24]
   90144:	beq	8fd1c <fputs@plt+0x7ec2c>
   90148:	ldr	r3, [r4, #144]	; 0x90
   9014c:	str	r3, [r6, #44]	; 0x2c
   90150:	ldrb	r3, [r4, #149]	; 0x95
   90154:	cmp	r3, #0
   90158:	beq	8fdd0 <fputs@plt+0x7ece0>
   9015c:	b	8fd1c <fputs@plt+0x7ec2c>
   90160:	ldr	sl, [fp, #8]
   90164:	cmp	sl, #0
   90168:	beq	8fb20 <fputs@plt+0x7ea30>
   9016c:	ldrh	r3, [r6, #50]	; 0x32
   90170:	str	r6, [sp, #28]
   90174:	ldr	r9, [pc, #736]	; 9045c <fputs@plt+0x7f36c>
   90178:	str	r4, [sp, #36]	; 0x24
   9017c:	ldr	ip, [pc, #732]	; 90460 <fputs@plt+0x7f370>
   90180:	str	r5, [sp, #44]	; 0x2c
   90184:	str	fp, [sp, #48]	; 0x30
   90188:	mov	fp, r3
   9018c:	add	r9, pc, r9
   90190:	add	ip, pc, ip
   90194:	b	901a4 <fputs@plt+0x7f0b4>
   90198:	ldr	sl, [sl, #20]
   9019c:	cmp	sl, #0
   901a0:	beq	902e4 <fputs@plt+0x7f1f4>
   901a4:	ldrh	r3, [sl, #50]	; 0x32
   901a8:	cmp	r3, fp
   901ac:	bne	90198 <fputs@plt+0x7f0a8>
   901b0:	cmp	fp, #0
   901b4:	beq	9025c <fputs@plt+0x7f16c>
   901b8:	ldr	r1, [sp, #28]
   901bc:	ldr	r8, [sl, #4]
   901c0:	ldr	r7, [r1, #4]
   901c4:	ldrsh	r3, [r8]
   901c8:	ldrsh	r2, [r7]
   901cc:	cmp	r2, r3
   901d0:	bne	90198 <fputs@plt+0x7f0a8>
   901d4:	ldr	r5, [r1, #32]
   901d8:	mov	r4, #0
   901dc:	ldr	r6, [sl, #32]
   901e0:	sub	r5, r5, #4
   901e4:	sub	r6, r6, #4
   901e8:	ldr	r0, [r6, #4]!
   901ec:	ldr	r1, [r5, #4]!
   901f0:	ldrb	r2, [r0]
   901f4:	ldrb	r3, [r1]
   901f8:	add	lr, r9, r2
   901fc:	ldrb	lr, [lr, #336]	; 0x150
   90200:	add	r3, r9, r3
   90204:	ldrb	r3, [r3, #336]	; 0x150
   90208:	cmp	r3, lr
   9020c:	beq	90234 <fputs@plt+0x7f144>
   90210:	b	90198 <fputs@plt+0x7f0a8>
   90214:	ldrb	r2, [r0, #1]!
   90218:	ldrb	r3, [r1, #1]!
   9021c:	add	lr, ip, r2
   90220:	ldrb	lr, [lr, #336]	; 0x150
   90224:	add	r3, ip, r3
   90228:	ldrb	r3, [r3, #336]	; 0x150
   9022c:	cmp	lr, r3
   90230:	bne	90198 <fputs@plt+0x7f0a8>
   90234:	cmp	r2, #0
   90238:	bne	90214 <fputs@plt+0x7f124>
   9023c:	add	r4, r4, #1
   90240:	cmp	r4, fp
   90244:	beq	9025c <fputs@plt+0x7f16c>
   90248:	ldrsh	r2, [r8, #2]!
   9024c:	ldrsh	r3, [r7, #2]!
   90250:	cmp	r2, r3
   90254:	beq	901e8 <fputs@plt+0x7f0f8>
   90258:	b	90198 <fputs@plt+0x7f0a8>
   9025c:	ldr	r6, [sp, #28]
   90260:	mov	r7, sl
   90264:	ldrb	r3, [sl, #54]	; 0x36
   90268:	ldr	r4, [sp, #36]	; 0x24
   9026c:	ldrb	r2, [r6, #54]	; 0x36
   90270:	ldr	r5, [sp, #44]	; 0x2c
   90274:	cmp	r3, r2
   90278:	beq	90290 <fputs@plt+0x7f1a0>
   9027c:	cmp	r2, #10
   90280:	cmpne	r3, #10
   90284:	bne	903dc <fputs@plt+0x7f2ec>
   90288:	cmp	r3, #10
   9028c:	beq	903c4 <fputs@plt+0x7f2d4>
   90290:	mov	r3, #0
   90294:	str	r7, [sp, #24]
   90298:	str	r3, [sp, #156]	; 0x9c
   9029c:	b	8fdd8 <fputs@plt+0x7ece8>
   902a0:	ldr	r3, [pc, #444]	; 90464 <fputs@plt+0x7f374>
   902a4:	lsl	r1, r7, #1
   902a8:	mvn	ip, #0
   902ac:	ldr	r0, [r6, #4]
   902b0:	ldr	r2, [r6, #32]
   902b4:	add	r3, pc, r3
   902b8:	add	r3, r3, #3024	; 0xbd0
   902bc:	add	r3, r3, #8
   902c0:	strh	ip, [r0, r1]
   902c4:	str	r3, [r2, r7, lsl #2]
   902c8:	b	8fa7c <fputs@plt+0x7e98c>
   902cc:	ldr	r0, [sp, #144]	; 0x90
   902d0:	b	9003c <fputs@plt+0x7ef4c>
   902d4:	ldr	r3, [pc, #396]	; 90468 <fputs@plt+0x7f378>
   902d8:	add	r3, pc, r3
   902dc:	add	r3, r3, #4
   902e0:	b	8fd00 <fputs@plt+0x7ec10>
   902e4:	ldr	r6, [sp, #28]
   902e8:	ldr	r4, [sp, #36]	; 0x24
   902ec:	ldr	r5, [sp, #44]	; 0x2c
   902f0:	ldr	fp, [sp, #48]	; 0x30
   902f4:	b	8fb20 <fputs@plt+0x7ea30>
   902f8:	cmp	r3, #0
   902fc:	beq	8fd2c <fputs@plt+0x7ec3c>
   90300:	ldrb	r2, [r3, #54]	; 0x36
   90304:	cmp	r2, #5
   90308:	bne	90320 <fputs@plt+0x7f230>
   9030c:	b	8fd2c <fputs@plt+0x7ec3c>
   90310:	ldrb	r1, [r2, #54]	; 0x36
   90314:	cmp	r1, #5
   90318:	beq	9032c <fputs@plt+0x7f23c>
   9031c:	mov	r3, r2
   90320:	ldr	r2, [r3, #20]
   90324:	cmp	r2, #0
   90328:	bne	90310 <fputs@plt+0x7f220>
   9032c:	mov	r1, #0
   90330:	str	r2, [r6, #20]
   90334:	str	r6, [r3, #20]
   90338:	str	r6, [sp, #24]
   9033c:	str	r1, [sp, #156]	; 0x9c
   90340:	b	8f528 <fputs@plt+0x7e438>
   90344:	mov	r0, r6
   90348:	bl	16994 <fputs@plt+0x58a4>
   9034c:	ldr	lr, [r5, #488]	; 0x1e8
   90350:	b	8fa90 <fputs@plt+0x7e9a0>
   90354:	ldr	r2, [pc, #272]	; 9046c <fputs@plt+0x7f37c>
   90358:	add	r2, pc, r2
   9035c:	b	8fbf8 <fputs@plt+0x7eb08>
   90360:	ldr	r3, [r4, #68]	; 0x44
   90364:	bic	r3, r3, #-16777216	; 0xff000000
   90368:	bic	r3, r3, #255	; 0xff
   9036c:	cmp	r3, #0
   90370:	bne	8fdd0 <fputs@plt+0x7ece0>
   90374:	mov	r0, r4
   90378:	str	r3, [sp, #156]	; 0x9c
   9037c:	bl	1a178 <fputs@plt+0x9088>
   90380:	b	8fdd8 <fputs@plt+0x7ece8>
   90384:	mov	r0, r5
   90388:	bl	2e580 <fputs@plt+0x1d490>
   9038c:	subs	r7, r0, #0
   90390:	beq	8fdd0 <fputs@plt+0x7ece0>
   90394:	b	8fb64 <fputs@plt+0x7ea74>
   90398:	mov	r7, #0
   9039c:	b	8f9f8 <fputs@plt+0x7e908>
   903a0:	mov	r3, #56320	; 0xdc00
   903a4:	movt	r3, #65291	; 0xff0b
   903a8:	sub	r9, r9, #15990784	; 0xf40000
   903ac:	str	r3, [sp, #40]	; 0x28
   903b0:	movw	r3, #48576	; 0xbdc0
   903b4:	movt	r3, #65520	; 0xfff0
   903b8:	sub	r9, r9, #9216	; 0x2400
   903bc:	str	r3, [sp, #32]
   903c0:	b	8f5b8 <fputs@plt+0x7e4c8>
   903c4:	ldrb	r3, [r6, #54]	; 0x36
   903c8:	mov	r2, #0
   903cc:	str	r7, [sp, #24]
   903d0:	str	r2, [sp, #156]	; 0x9c
   903d4:	strb	r3, [r7, #54]	; 0x36
   903d8:	b	8fdd8 <fputs@plt+0x7ece8>
   903dc:	ldr	r1, [pc, #140]	; 90470 <fputs@plt+0x7f380>
   903e0:	mov	r0, r5
   903e4:	mov	r2, #0
   903e8:	add	r1, pc, r1
   903ec:	bl	3aac4 <fputs@plt+0x299d4>
   903f0:	ldrb	r3, [sl, #54]	; 0x36
   903f4:	b	90288 <fputs@plt+0x7f198>
   903f8:	mov	r3, #0
   903fc:	ldrb	r3, [r3]
   90400:	udf	#0
   90404:	andeq	sp, r0, r8, ror #9
   90408:	andeq	ip, r0, r8, ror fp
   9040c:	andeq	r9, r0, r8, lsr #21
   90410:	andeq	ip, r0, r0, ror #19
   90414:	andeq	sl, r0, ip, asr #28
   90418:	andeq	r6, r0, r8, asr #4
   9041c:	andeq	r6, r0, ip, lsr r2
   90420:	andeq	r6, r0, r0, lsr r2
   90424:	andeq	ip, r0, ip, lsr #7
   90428:	andeq	ip, r0, r0, lsl #10
   9042c:	andeq	ip, r0, ip, ror #9
   90430:			; <UNDEFINED> instruction: 0x0000c4b4
   90434:	andeq	ip, r0, ip, ror #2
   90438:	andeq	ip, r0, r8, lsr #1
   9043c:	andeq	ip, r0, r0, lsr r1
   90440:	ldrdeq	ip, [r0], -r0
   90444:	andeq	fp, r0, r0, lsr #12
   90448:	andeq	ip, r0, ip, lsr #32
   9044c:	andeq	ip, r0, r0, lsl r0
   90450:	andeq	sl, r0, ip, ror #9
   90454:	andeq	fp, r0, r0, ror #30
   90458:			; <UNDEFINED> instruction: 0x0000bfb8
   9045c:	andeq	r5, r0, ip, asr r9
   90460:	andeq	r5, r0, r8, asr r9
   90464:	andeq	r5, r0, r4, lsr r8
   90468:	andeq	r3, r2, r0, ror r5
   9046c:	andeq	r4, r0, r4, lsr #4
   90470:	strdeq	fp, [r0], -r0
   90474:	strd	r4, [sp, #-36]!	; 0xffffffdc
   90478:	mov	r5, r1
   9047c:	strd	r6, [sp, #8]
   90480:	strd	r8, [sp, #16]
   90484:	strd	sl, [sp, #24]
   90488:	mov	sl, r0
   9048c:	str	lr, [sp, #32]
   90490:	sub	sp, sp, #76	; 0x4c
   90494:	ldr	r9, [r0, #488]	; 0x1e8
   90498:	str	r3, [sp, #44]	; 0x2c
   9049c:	ldr	r1, [sp, #112]	; 0x70
   904a0:	cmp	r9, #0
   904a4:	str	r1, [sp, #48]	; 0x30
   904a8:	str	r2, [sp, #52]	; 0x34
   904ac:	beq	9061c <fputs@plt+0x7f52c>
   904b0:	ldrb	r3, [r0, #454]	; 0x1c6
   904b4:	cmp	r3, #0
   904b8:	bne	9061c <fputs@plt+0x7f52c>
   904bc:	ldrb	r3, [r9, #42]	; 0x2a
   904c0:	ands	r6, r3, #4
   904c4:	bne	90748 <fputs@plt+0x7f658>
   904c8:	orr	r3, r3, #4
   904cc:	cmp	r5, #0
   904d0:	strb	r3, [r9, #42]	; 0x2a
   904d4:	beq	90814 <fputs@plt+0x7f724>
   904d8:	ldr	r3, [r5]
   904dc:	cmp	r3, #0
   904e0:	str	r3, [sp, #32]
   904e4:	ble	905c0 <fputs@plt+0x7f4d0>
   904e8:	ldr	r3, [pc, #860]	; 9084c <fputs@plt+0x7f75c>
   904ec:	mvn	fp, #0
   904f0:	mov	r8, r6
   904f4:	mov	sl, fp
   904f8:	mov	fp, r5
   904fc:	str	r6, [sp, #56]	; 0x38
   90500:	ldr	ip, [pc, #840]	; 90850 <fputs@plt+0x7f760>
   90504:	str	r9, [sp, #60]	; 0x3c
   90508:	str	r0, [sp, #68]	; 0x44
   9050c:	add	r3, pc, r3
   90510:	str	r3, [sp, #64]	; 0x40
   90514:	add	ip, pc, ip
   90518:	ldr	r3, [pc, #820]	; 90854 <fputs@plt+0x7f764>
   9051c:	add	r3, pc, r3
   90520:	str	r3, [sp, #28]
   90524:	ldr	r3, [fp, #4]
   90528:	ldr	r3, [r3, r6]
   9052c:	b	90544 <fputs@plt+0x7f454>
   90530:	tst	r2, #262144	; 0x40000
   90534:	ldrne	r3, [r3, #20]
   90538:	ldreq	r3, [r3, #12]
   9053c:	ldrne	r3, [r3, #4]
   90540:	ldrne	r3, [r3]
   90544:	cmp	r3, #0
   90548:	beq	90840 <fputs@plt+0x7f750>
   9054c:	ldr	r2, [r3, #4]
   90550:	tst	r2, #4096	; 0x1000
   90554:	bne	90530 <fputs@plt+0x7f440>
   90558:	ldrb	r2, [r3]
   9055c:	cmp	r2, #97	; 0x61
   90560:	moveq	r2, #27
   90564:	strbeq	r2, [r3]
   90568:	beq	90664 <fputs@plt+0x7f574>
   9056c:	cmp	r2, #95	; 0x5f
   90570:	beq	90644 <fputs@plt+0x7f554>
   90574:	cmp	r2, #27
   90578:	beq	90664 <fputs@plt+0x7f574>
   9057c:	ldr	r3, [sp, #32]
   90580:	add	r8, r8, #1
   90584:	add	r6, r6, #20
   90588:	cmp	r3, r8
   9058c:	bne	90524 <fputs@plt+0x7f434>
   90590:	ldr	r2, [sp, #56]	; 0x38
   90594:	sub	r3, r3, #1
   90598:	mov	r5, fp
   9059c:	clz	r3, r3
   905a0:	mov	fp, sl
   905a4:	lsr	r3, r3, #5
   905a8:	ldr	r9, [sp, #60]	; 0x3c
   905ac:	ldr	sl, [sp, #68]	; 0x44
   905b0:	cmp	r2, #0
   905b4:	moveq	r3, #0
   905b8:	cmp	r3, #0
   905bc:	bne	9075c <fputs@plt+0x7f66c>
   905c0:	ldr	r3, [sp, #44]	; 0x2c
   905c4:	cmp	r3, #0
   905c8:	bne	90734 <fputs@plt+0x7f644>
   905cc:	ldr	r4, [sp, #44]	; 0x2c
   905d0:	mov	r0, sl
   905d4:	str	r5, [sp]
   905d8:	ldr	ip, [sp, #48]	; 0x30
   905dc:	ldr	r1, [sp, #52]	; 0x34
   905e0:	mov	r3, r4
   905e4:	mov	r2, r4
   905e8:	stmib	sp, {r1, r4}
   905ec:	mov	r1, r4
   905f0:	str	r4, [sp, #12]
   905f4:	str	ip, [sp, #16]
   905f8:	str	r4, [sp, #20]
   905fc:	bl	8f368 <fputs@plt+0x7e278>
   90600:	subs	r5, r0, #0
   90604:	beq	9061c <fputs@plt+0x7f52c>
   90608:	ldrb	r3, [r5, #55]	; 0x37
   9060c:	mov	r2, #2
   90610:	bfi	r3, r2, #0, #2
   90614:	strb	r3, [r5, #55]	; 0x37
   90618:	mov	r5, r4
   9061c:	ldr	r0, [sl]
   90620:	mov	r1, r5
   90624:	add	sp, sp, #76	; 0x4c
   90628:	ldrd	r4, [sp]
   9062c:	ldrd	r6, [sp, #8]
   90630:	ldrd	r8, [sp, #16]
   90634:	ldrd	sl, [sp, #24]
   90638:	ldr	lr, [sp, #32]
   9063c:	add	sp, sp, #36	; 0x24
   90640:	b	222ec <fputs@plt+0x111fc>
   90644:	ldr	r2, [r3, #12]
   90648:	ldrb	r1, [r2]
   9064c:	cmp	r1, #97	; 0x61
   90650:	bne	9057c <fputs@plt+0x7f48c>
   90654:	mov	r1, #27
   90658:	strb	r1, [r2]
   9065c:	ldrb	r2, [r3]
   90660:	b	90574 <fputs@plt+0x7f484>
   90664:	ldr	r2, [sp, #60]	; 0x3c
   90668:	ldr	r1, [r3, #8]
   9066c:	ldrsh	sl, [r2, #34]	; 0x22
   90670:	cmp	sl, #0
   90674:	ble	90838 <fputs@plt+0x7f748>
   90678:	ldrb	r9, [r1]
   9067c:	mov	r4, #0
   90680:	str	r8, [sp, #36]	; 0x24
   90684:	ldr	r3, [sp, #64]	; 0x40
   90688:	str	r6, [sp, #40]	; 0x28
   9068c:	mov	r6, r1
   90690:	ldr	r7, [r2, #4]
   90694:	add	r3, r3, r9
   90698:	ldrb	r3, [r3, #336]	; 0x150
   9069c:	mov	r5, r7
   906a0:	mov	r8, r3
   906a4:	ldr	r1, [r7, r4, lsl #4]
   906a8:	ldr	r2, [sp, #28]
   906ac:	ldrb	r3, [r1]
   906b0:	add	r3, r2, r3
   906b4:	ldrb	r3, [r3, #336]	; 0x150
   906b8:	cmp	r3, r8
   906bc:	bne	906f8 <fputs@plt+0x7f608>
   906c0:	cmp	r9, #0
   906c4:	beq	90714 <fputs@plt+0x7f624>
   906c8:	mov	r0, r6
   906cc:	b	906d8 <fputs@plt+0x7f5e8>
   906d0:	cmp	r2, #0
   906d4:	beq	90714 <fputs@plt+0x7f624>
   906d8:	ldrb	r2, [r0, #1]!
   906dc:	ldrb	r3, [r1, #1]!
   906e0:	add	lr, ip, r2
   906e4:	ldrb	lr, [lr, #336]	; 0x150
   906e8:	add	r3, ip, r3
   906ec:	ldrb	r3, [r3, #336]	; 0x150
   906f0:	cmp	lr, r3
   906f4:	beq	906d0 <fputs@plt+0x7f5e0>
   906f8:	add	r4, r4, #1
   906fc:	add	r5, r5, #16
   90700:	cmp	r4, sl
   90704:	bne	906a4 <fputs@plt+0x7f5b4>
   90708:	ldr	r8, [sp, #36]	; 0x24
   9070c:	ldr	r6, [sp, #40]	; 0x28
   90710:	b	9057c <fputs@plt+0x7f48c>
   90714:	ldrb	r3, [r5, #15]
   90718:	mov	sl, r4
   9071c:	str	r5, [sp, #56]	; 0x38
   90720:	ldr	r8, [sp, #36]	; 0x24
   90724:	ldr	r6, [sp, #40]	; 0x28
   90728:	orr	r3, r3, #1
   9072c:	strb	r3, [r5, #15]
   90730:	b	9057c <fputs@plt+0x7f48c>
   90734:	ldr	r1, [pc, #284]	; 90858 <fputs@plt+0x7f768>
   90738:	mov	r0, sl
   9073c:	add	r1, pc, r1
   90740:	bl	3aac4 <fputs@plt+0x299d4>
   90744:	b	9061c <fputs@plt+0x7f52c>
   90748:	ldr	r1, [pc, #268]	; 9085c <fputs@plt+0x7f76c>
   9074c:	ldr	r2, [r9]
   90750:	add	r1, pc, r1
   90754:	bl	3aac4 <fputs@plt+0x299d4>
   90758:	b	9061c <fputs@plt+0x7f52c>
   9075c:	ldrb	r3, [r2, #15]
   90760:	tst	r3, #4
   90764:	beq	905c0 <fputs@plt+0x7f4d0>
   90768:	ldr	r3, [sp, #56]	; 0x38
   9076c:	ldr	r0, [r3]
   90770:	bl	1e3b4 <fputs@plt+0xd2c4>
   90774:	ldr	r1, [pc, #228]	; 90860 <fputs@plt+0x7f770>
   90778:	ldrb	r3, [r0]
   9077c:	add	r1, pc, r1
   90780:	add	r2, r1, r3
   90784:	ldrb	r2, [r2, #336]	; 0x150
   90788:	cmp	r2, #105	; 0x69
   9078c:	bne	905c0 <fputs@plt+0x7f4d0>
   90790:	cmp	r3, #0
   90794:	beq	907d4 <fputs@plt+0x7f6e4>
   90798:	ldr	r2, [pc, #196]	; 90864 <fputs@plt+0x7f774>
   9079c:	mov	ip, #110	; 0x6e
   907a0:	add	r2, pc, r2
   907a4:	add	r2, r2, #1
   907a8:	b	907b8 <fputs@plt+0x7f6c8>
   907ac:	ldrb	r3, [r2, #1]!
   907b0:	add	r3, r1, r3
   907b4:	ldrb	ip, [r3, #336]	; 0x150
   907b8:	ldrb	r3, [r0, #1]!
   907bc:	add	lr, r1, r3
   907c0:	ldrb	lr, [lr, #336]	; 0x150
   907c4:	cmp	lr, ip
   907c8:	bne	905c0 <fputs@plt+0x7f4d0>
   907cc:	cmp	r3, #0
   907d0:	bne	907ac <fputs@plt+0x7f6bc>
   907d4:	ldr	r3, [sp, #48]	; 0x30
   907d8:	cmp	r3, #1
   907dc:	beq	905c0 <fputs@plt+0x7f4d0>
   907e0:	ldr	r2, [sp, #52]	; 0x34
   907e4:	cmp	r5, #0
   907e8:	strh	fp, [r9, #32]
   907ec:	ldrb	r3, [r9, #42]	; 0x2a
   907f0:	strb	r2, [r9, #43]	; 0x2b
   907f4:	ldr	r2, [sp, #44]	; 0x2c
   907f8:	orr	r3, r3, r2, lsl #3
   907fc:	strb	r3, [r9, #42]	; 0x2a
   90800:	beq	9061c <fputs@plt+0x7f52c>
   90804:	ldr	r3, [r5, #4]
   90808:	ldrb	r3, [r3, #12]
   9080c:	strb	r3, [sl, #452]	; 0x1c4
   90810:	b	9061c <fputs@plt+0x7f52c>
   90814:	ldrsh	r2, [r9, #34]	; 0x22
   90818:	ldr	r3, [r9, #4]
   9081c:	sub	fp, r2, #1
   90820:	add	r2, r3, fp, lsl #4
   90824:	ldrb	r3, [r2, #15]
   90828:	str	r2, [sp, #56]	; 0x38
   9082c:	orr	r3, r3, #1
   90830:	strb	r3, [r2, #15]
   90834:	b	90760 <fputs@plt+0x7f670>
   90838:	mov	sl, #0
   9083c:	b	9057c <fputs@plt+0x7f48c>
   90840:	mov	r3, #0
   90844:	ldrb	r3, [r3]
   90848:	udf	#0
   9084c:	ldrdeq	r5, [r0], -ip
   90850:	ldrdeq	r5, [r0], -r4
   90854:	andeq	r5, r0, ip, asr #11
   90858:	andeq	fp, r0, r4, asr sl
   9085c:	andeq	fp, r0, r4, lsl sl
   90860:	andeq	r5, r0, ip, ror #6
   90864:	andeq	r3, r0, r8, asr ip
   90868:	strd	r4, [sp, #-36]!	; 0xffffffdc
   9086c:	strd	r6, [sp, #8]
   90870:	strd	r8, [sp, #16]
   90874:	strd	sl, [sp, #24]
   90878:	str	lr, [sp, #32]
   9087c:	sub	sp, sp, #100	; 0x64
   90880:	ldr	ip, [sp, #136]	; 0x88
   90884:	orrs	ip, r2, ip
   90888:	beq	90f2c <fputs@plt+0x7fe3c>
   9088c:	ldr	fp, [r0, #488]	; 0x1e8
   90890:	cmp	fp, #0
   90894:	beq	90f2c <fputs@plt+0x7fe3c>
   90898:	ldr	lr, [r0]
   9089c:	ldrb	ip, [lr, #149]	; 0x95
   908a0:	str	lr, [sp, #28]
   908a4:	cmp	ip, #0
   908a8:	beq	908bc <fputs@plt+0x7f7cc>
   908ac:	ldr	ip, [lr, #144]	; 0x90
   908b0:	cmp	ip, #1
   908b4:	str	ip, [fp, #28]
   908b8:	beq	9125c <fputs@plt+0x8016c>
   908bc:	tst	r3, #32
   908c0:	str	r0, [sp, #32]
   908c4:	str	r3, [sp, #44]	; 0x2c
   908c8:	str	r2, [sp, #48]	; 0x30
   908cc:	str	r1, [sp, #52]	; 0x34
   908d0:	bne	90f48 <fputs@plt+0x7fe58>
   908d4:	ldr	r1, [fp, #64]	; 0x40
   908d8:	cmp	r1, #0
   908dc:	beq	91654 <fputs@plt+0x80564>
   908e0:	ldr	r0, [sp, #28]
   908e4:	bl	1cac4 <fputs@plt+0xb9d4>
   908e8:	mov	r9, r0
   908ec:	ldr	r1, [fp, #24]
   908f0:	cmp	r1, #0
   908f4:	beq	90910 <fputs@plt+0x7f820>
   908f8:	mov	r3, #0
   908fc:	mov	r2, #4
   90900:	str	r1, [sp]
   90904:	mov	r1, fp
   90908:	ldr	r0, [sp, #32]
   9090c:	bl	3c750 <fputs@plt+0x2b660>
   90910:	ldrsh	r1, [fp, #34]	; 0x22
   90914:	ldr	r3, [fp, #4]
   90918:	cmp	r1, #0
   9091c:	ble	912b8 <fputs@plt+0x801c8>
   90920:	add	r1, r3, r1, lsl #4
   90924:	mov	r0, #0
   90928:	ldrb	r2, [r3, #14]
   9092c:	add	r3, r3, #16
   90930:	cmp	r3, r1
   90934:	add	r0, r0, r2
   90938:	bne	90928 <fputs@plt+0x7f838>
   9093c:	ldrsh	r3, [fp, #32]
   90940:	mov	r1, #0
   90944:	cmp	r3, #0
   90948:	addlt	r0, r0, #1
   9094c:	lsl	r0, r0, #2
   90950:	bl	148bc <fputs@plt+0x37cc>
   90954:	ldr	r4, [fp, #8]
   90958:	strh	r0, [fp, #40]	; 0x28
   9095c:	cmp	r4, #0
   90960:	beq	90978 <fputs@plt+0x7f888>
   90964:	mov	r0, r4
   90968:	bl	16994 <fputs@plt+0x58a4>
   9096c:	ldr	r4, [r4, #20]
   90970:	cmp	r4, #0
   90974:	bne	90964 <fputs@plt+0x7f874>
   90978:	ldr	r3, [sp, #28]
   9097c:	ldrb	r3, [r3, #149]	; 0x95
   90980:	cmp	r3, #0
   90984:	bne	91208 <fputs@plt+0x80118>
   90988:	ldr	r3, [sp, #32]
   9098c:	ldr	r4, [r3, #8]
   90990:	cmp	r4, #0
   90994:	beq	91284 <fputs@plt+0x80194>
   90998:	mov	r0, #0
   9099c:	mov	r1, #61	; 0x3d
   909a0:	mov	r3, r0
   909a4:	mov	r2, r0
   909a8:	str	r0, [sp]
   909ac:	mov	r0, r4
   909b0:	bl	2e4e0 <fputs@plt+0x1d3f0>
   909b4:	ldr	r3, [fp, #12]
   909b8:	cmp	r3, #0
   909bc:	beq	9126c <fputs@plt+0x8017c>
   909c0:	ldr	r2, [pc, #3240]	; 91670 <fputs@plt+0x80580>
   909c4:	ldr	r3, [pc, #3240]	; 91674 <fputs@plt+0x80584>
   909c8:	add	r2, pc, r2
   909cc:	add	r3, pc, r3
   909d0:	str	r3, [sp, #56]	; 0x38
   909d4:	ldr	r3, [sp, #136]	; 0x88
   909d8:	cmp	r3, #0
   909dc:	beq	90e10 <fputs@plt+0x7fd20>
   909e0:	ldr	lr, [sp, #32]
   909e4:	mov	ip, #1
   909e8:	mov	r1, #55	; 0x37
   909ec:	mov	r2, ip
   909f0:	mov	r0, r4
   909f4:	ldr	r8, [lr, #76]	; 0x4c
   909f8:	ldr	r3, [lr, #416]	; 0x1a0
   909fc:	add	sl, r8, #3
   90a00:	add	r7, r8, ip
   90a04:	cmp	r3, #0
   90a08:	str	sl, [lr, #76]	; 0x4c
   90a0c:	moveq	r3, lr
   90a10:	strb	ip, [r3, #21]
   90a14:	str	r9, [sp]
   90a18:	ldr	r3, [lr, #396]	; 0x18c
   90a1c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90a20:	ldr	r3, [r4]
   90a24:	ldrb	r3, [r3, #69]	; 0x45
   90a28:	cmp	r3, #0
   90a2c:	bne	90a3c <fputs@plt+0x7f94c>
   90a30:	mov	r1, #16
   90a34:	mov	r0, r4
   90a38:	bl	1bc28 <fputs@plt+0xab38>
   90a3c:	ldr	ip, [sp, #32]
   90a40:	mov	r0, #2
   90a44:	add	lr, sp, #76	; 0x4c
   90a48:	mov	r3, #0
   90a4c:	mov	r2, r7
   90a50:	mov	r1, #16
   90a54:	mov	r6, r3
   90a58:	str	lr, [sp, #36]	; 0x24
   90a5c:	str	r0, [ip, #72]	; 0x48
   90a60:	mov	r0, r4
   90a64:	ldr	r5, [r4, #32]
   90a68:	add	ip, r5, #1
   90a6c:	str	ip, [sp]
   90a70:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90a74:	mov	r3, #13
   90a78:	ldr	r0, [sp, #32]
   90a7c:	ldr	r2, [sp, #36]	; 0x24
   90a80:	strh	r3, [sp, #76]	; 0x4c
   90a84:	ldr	r1, [sp, #136]	; 0x88
   90a88:	str	r7, [sp, #80]	; 0x50
   90a8c:	str	r6, [sp, #84]	; 0x54
   90a90:	str	r6, [sp, #88]	; 0x58
   90a94:	bl	5dd18 <fputs@plt+0x4cc28>
   90a98:	mov	r2, r7
   90a9c:	mov	r3, r6
   90aa0:	str	r6, [sp]
   90aa4:	mov	r1, #17
   90aa8:	mov	r0, r4
   90aac:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90ab0:	ldr	r3, [r4, #24]
   90ab4:	cmp	r5, r6
   90ab8:	strb	r6, [r3, #19]
   90abc:	ldr	r0, [r4]
   90ac0:	ldr	r2, [r4, #32]
   90ac4:	str	r6, [r3, #60]	; 0x3c
   90ac8:	sub	r1, r2, #1
   90acc:	movlt	r5, r1
   90ad0:	str	r1, [r3, #96]	; 0x60
   90ad4:	ldrb	r3, [r0, #69]	; 0x45
   90ad8:	cmp	r3, r6
   90adc:	bne	91298 <fputs@plt+0x801a8>
   90ae0:	ldr	r3, [r4, #4]
   90ae4:	add	r5, r5, r5, lsl #2
   90ae8:	add	r3, r3, r5, lsl #2
   90aec:	ldr	r0, [sp, #32]
   90af0:	ldr	r5, [r0, #68]	; 0x44
   90af4:	str	r2, [r3, #8]
   90af8:	cmp	r5, #0
   90afc:	bne	90f2c <fputs@plt+0x7fe3c>
   90b00:	ldr	r1, [sp, #136]	; 0x88
   90b04:	bl	59e48 <fputs@plt+0x48d58>
   90b08:	subs	r3, r0, #0
   90b0c:	beq	90f2c <fputs@plt+0x7fe3c>
   90b10:	ldrsh	ip, [r3, #34]	; 0x22
   90b14:	mov	r1, r3
   90b18:	add	r8, r8, #2
   90b1c:	ldr	r2, [r3, #4]
   90b20:	ldr	r0, [sp, #28]
   90b24:	str	r2, [fp, #4]
   90b28:	strh	ip, [fp, #34]	; 0x22
   90b2c:	str	r5, [r3, #4]
   90b30:	strh	r5, [r3, #34]	; 0x22
   90b34:	bl	21e78 <fputs@plt+0x10d88>
   90b38:	mov	r3, r5
   90b3c:	mov	r1, #18
   90b40:	str	r5, [sp]
   90b44:	mov	r0, r4
   90b48:	ldr	r2, [sp, #80]	; 0x50
   90b4c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90b50:	mov	r6, r0
   90b54:	mov	r1, #49	; 0x31
   90b58:	str	r8, [sp]
   90b5c:	mov	r0, r4
   90b60:	ldrd	r2, [sp, #84]	; 0x54
   90b64:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90b68:	mov	r2, r5
   90b6c:	mov	r1, fp
   90b70:	mov	r0, r4
   90b74:	bl	2e77c <fputs@plt+0x1d68c>
   90b78:	mov	r3, sl
   90b7c:	mov	r2, #1
   90b80:	str	r5, [sp]
   90b84:	mov	r1, #74	; 0x4a
   90b88:	mov	r0, r4
   90b8c:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90b90:	mov	r3, r8
   90b94:	mov	r2, #1
   90b98:	str	sl, [sp]
   90b9c:	mov	r1, #75	; 0x4b
   90ba0:	mov	r0, r4
   90ba4:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90ba8:	mov	r3, r6
   90bac:	mov	r2, r5
   90bb0:	str	r5, [sp]
   90bb4:	mov	r1, #13
   90bb8:	mov	r0, r4
   90bbc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90bc0:	ldr	r2, [r4]
   90bc4:	cmp	r6, #0
   90bc8:	ldr	r1, [r4, #32]
   90bcc:	ldr	r0, [r4, #24]
   90bd0:	sub	r3, r1, #1
   90bd4:	movlt	r6, r3
   90bd8:	str	r3, [r0, #96]	; 0x60
   90bdc:	ldrb	r3, [r2, #69]	; 0x45
   90be0:	cmp	r3, #0
   90be4:	bne	91594 <fputs@plt+0x804a4>
   90be8:	ldr	r3, [r4, #4]
   90bec:	add	r6, r6, r6, lsl #2
   90bf0:	add	r6, r3, r6, lsl #2
   90bf4:	mov	r5, #0
   90bf8:	mov	r2, #1
   90bfc:	str	r1, [r6, #8]
   90c00:	mov	r3, r5
   90c04:	mov	r0, r4
   90c08:	mov	r1, #61	; 0x3d
   90c0c:	str	r5, [sp]
   90c10:	bl	2e4e0 <fputs@plt+0x1d3f0>
   90c14:	ldrsh	r3, [fp, #34]	; 0x22
   90c18:	ldr	lr, [fp, #4]
   90c1c:	cmp	r3, r5
   90c20:	ble	91600 <fputs@plt+0x80510>
   90c24:	add	lr, lr, #16
   90c28:	add	r6, lr, r3, lsl #4
   90c2c:	ldr	ip, [lr, #-16]
   90c30:	ldrb	r2, [ip]
   90c34:	cmp	r2, #0
   90c38:	beq	91524 <fputs@plt+0x80434>
   90c3c:	mov	r0, #0
   90c40:	cmp	r2, #34	; 0x22
   90c44:	ldrb	r2, [ip, #1]!
   90c48:	add	r1, r0, #1
   90c4c:	addeq	r1, r0, #2
   90c50:	mov	r0, r1
   90c54:	cmp	r2, #0
   90c58:	bne	90c40 <fputs@plt+0x7fb50>
   90c5c:	add	r1, r1, #7
   90c60:	add	lr, lr, #16
   90c64:	add	r5, r5, r1
   90c68:	cmp	lr, r6
   90c6c:	bne	90c2c <fputs@plt+0x7fb3c>
   90c70:	ldr	ip, [fp]
   90c74:	ldrb	r2, [ip]
   90c78:	cmp	r2, #0
   90c7c:	beq	91644 <fputs@plt+0x80554>
   90c80:	mov	r0, #0
   90c84:	cmp	r2, #34	; 0x22
   90c88:	ldrb	r2, [ip, #1]!
   90c8c:	add	r1, r0, #1
   90c90:	addeq	r1, r0, #2
   90c94:	mov	r0, r1
   90c98:	cmp	r2, #0
   90c9c:	bne	90c84 <fputs@plt+0x7fb94>
   90ca0:	add	r1, r1, #2
   90ca4:	add	r5, r5, r1
   90ca8:	cmp	r5, #49	; 0x31
   90cac:	ble	91564 <fputs@plt+0x80474>
   90cb0:	ldr	r2, [pc, #2496]	; 91678 <fputs@plt+0x80588>
   90cb4:	ldr	r8, [pc, #2496]	; 9167c <fputs@plt+0x8058c>
   90cb8:	add	r2, pc, r2
   90cbc:	str	r2, [sp, #44]	; 0x2c
   90cc0:	add	r8, pc, r8
   90cc4:	ldr	r2, [pc, #2484]	; 91680 <fputs@plt+0x80590>
   90cc8:	add	r2, pc, r2
   90ccc:	str	r2, [sp, #60]	; 0x3c
   90cd0:	mov	sl, #6
   90cd4:	mla	r5, r3, sl, r5
   90cd8:	add	r3, r5, #35	; 0x23
   90cdc:	mov	r0, r3
   90ce0:	asr	r1, r3, #31
   90ce4:	str	r3, [sp, #40]	; 0x28
   90ce8:	bl	21a40 <fputs@plt+0x10950>
   90cec:	subs	r5, r0, #0
   90cf0:	beq	915e0 <fputs@plt+0x804f0>
   90cf4:	ldr	r2, [pc, #2440]	; 91684 <fputs@plt+0x80594>
   90cf8:	mov	r1, r5
   90cfc:	ldr	r0, [sp, #40]	; 0x28
   90d00:	add	r2, pc, r2
   90d04:	bl	32ae4 <fputs@plt+0x219f4>
   90d08:	mov	r0, r5
   90d0c:	bl	10f34 <strlen@plt>
   90d10:	bic	r3, r0, #-1073741824	; 0xc0000000
   90d14:	mov	r0, r5
   90d18:	ldr	r2, [fp]
   90d1c:	ldr	r1, [sp, #36]	; 0x24
   90d20:	str	r3, [sp, #76]	; 0x4c
   90d24:	bl	1d770 <fputs@plt+0xc680>
   90d28:	ldr	r3, [sp, #76]	; 0x4c
   90d2c:	mov	r2, #40	; 0x28
   90d30:	add	r1, r3, #1
   90d34:	str	r1, [sp, #76]	; 0x4c
   90d38:	strb	r2, [r5, r3]
   90d3c:	ldrsh	r3, [fp, #34]	; 0x22
   90d40:	ldr	r6, [fp, #4]
   90d44:	cmp	r3, #0
   90d48:	ble	9164c <fputs@plt+0x8055c>
   90d4c:	ldr	sl, [pc, #2356]	; 91688 <fputs@plt+0x80598>
   90d50:	add	r6, r6, #16
   90d54:	mov	r7, #0
   90d58:	str	r9, [sp, #64]	; 0x40
   90d5c:	str	r4, [sp, #68]	; 0x44
   90d60:	ldr	r9, [sp, #60]	; 0x3c
   90d64:	add	sl, pc, sl
   90d68:	ldr	ip, [sp, #76]	; 0x4c
   90d6c:	b	90db0 <fputs@plt+0x7fcc0>
   90d70:	bl	10f34 <strlen@plt>
   90d74:	bic	r4, r0, #-1073741824	; 0xc0000000
   90d78:	mov	r2, r4
   90d7c:	ldr	r0, [sp, #76]	; 0x4c
   90d80:	mov	r1, r8
   90d84:	add	r7, r7, #1
   90d88:	add	r6, r6, #16
   90d8c:	mov	r8, r9
   90d90:	add	r0, r5, r0
   90d94:	bl	10f58 <memcpy@plt>
   90d98:	ldr	ip, [sp, #76]	; 0x4c
   90d9c:	ldrsh	r2, [fp, #34]	; 0x22
   90da0:	add	ip, r4, ip
   90da4:	cmp	r7, r2
   90da8:	str	ip, [sp, #76]	; 0x4c
   90dac:	bge	9152c <fputs@plt+0x8043c>
   90db0:	ldr	r3, [sp, #40]	; 0x28
   90db4:	mov	r2, r8
   90db8:	add	r1, r5, ip
   90dbc:	sub	r0, r3, ip
   90dc0:	bl	32ae4 <fputs@plt+0x219f4>
   90dc4:	ldr	r4, [sp, #76]	; 0x4c
   90dc8:	adds	r0, r5, r4
   90dcc:	beq	90ddc <fputs@plt+0x7fcec>
   90dd0:	bl	10f34 <strlen@plt>
   90dd4:	bic	r0, r0, #-1073741824	; 0xc0000000
   90dd8:	add	r4, r4, r0
   90ddc:	mov	r0, r5
   90de0:	ldr	r2, [r6, #-16]
   90de4:	str	r4, [sp, #76]	; 0x4c
   90de8:	ldr	r1, [sp, #36]	; 0x24
   90dec:	bl	1d770 <fputs@plt+0xc680>
   90df0:	ldrb	r3, [r6, #-3]
   90df4:	add	r3, sl, r3, lsl #2
   90df8:	ldr	r8, [r3, #1924]	; 0x784
   90dfc:	subs	r0, r8, #0
   90e00:	bne	90d70 <fputs@plt+0x7fc80>
   90e04:	mov	r4, r8
   90e08:	mov	r2, r8
   90e0c:	b	90d7c <fputs@plt+0x7fc8c>
   90e10:	ldr	r3, [sp, #44]	; 0x2c
   90e14:	cmp	r3, #0
   90e18:	bne	91588 <fputs@plt+0x80498>
   90e1c:	ldr	r1, [sp, #48]	; 0x30
   90e20:	ldr	r3, [r1]
   90e24:	ldr	r0, [sp, #32]
   90e28:	ldrb	ip, [r3]
   90e2c:	ldr	r0, [r0, #500]	; 0x1f4
   90e30:	cmp	ip, #59	; 0x3b
   90e34:	ldrne	r1, [r1, #4]
   90e38:	sub	r3, r3, r0
   90e3c:	str	r0, [sp]
   90e40:	ldr	r0, [sp, #28]
   90e44:	addne	r3, r3, r1
   90e48:	ldr	r1, [pc, #2108]	; 9168c <fputs@plt+0x8059c>
   90e4c:	add	r1, pc, r1
   90e50:	bl	44c0c <fputs@plt+0x33b1c>
   90e54:	mov	r5, r0
   90e58:	ldr	r3, [sp, #28]
   90e5c:	cmp	r9, #1
   90e60:	lsl	r6, r9, #4
   90e64:	ldr	r3, [r3, #16]
   90e68:	ldr	r2, [r3, r9, lsl #4]
   90e6c:	beq	91558 <fputs@plt+0x80468>
   90e70:	ldr	r3, [pc, #2072]	; 91690 <fputs@plt+0x805a0>
   90e74:	add	r3, pc, r3
   90e78:	ldr	r1, [fp]
   90e7c:	ldr	r7, [sp, #32]
   90e80:	ldr	ip, [sp, #56]	; 0x38
   90e84:	mov	r0, r7
   90e88:	str	ip, [sp]
   90e8c:	ldr	lr, [r7, #392]	; 0x188
   90e90:	str	r5, [sp, #16]
   90e94:	ldr	ip, [r7, #396]	; 0x18c
   90e98:	str	r1, [sp, #4]
   90e9c:	str	r1, [sp, #8]
   90ea0:	ldr	r1, [pc, #2028]	; 91694 <fputs@plt+0x805a4>
   90ea4:	str	ip, [sp, #12]
   90ea8:	str	lr, [sp, #20]
   90eac:	add	r1, pc, r1
   90eb0:	bl	8e694 <fputs@plt+0x7d5a4>
   90eb4:	mov	r1, r5
   90eb8:	ldr	r5, [sp, #28]
   90ebc:	mov	r0, r5
   90ec0:	bl	19bf4 <fputs@plt+0x8b04>
   90ec4:	mov	r2, r9
   90ec8:	ldr	r0, [r7]
   90ecc:	ldr	r1, [r7, #8]
   90ed0:	bl	2ee64 <fputs@plt+0x1dd74>
   90ed4:	ldrb	r3, [fp, #42]	; 0x2a
   90ed8:	tst	r3, #8
   90edc:	beq	90ef8 <fputs@plt+0x7fe08>
   90ee0:	ldr	r3, [r5, #16]
   90ee4:	add	r2, r3, r6
   90ee8:	ldr	r2, [r2, #12]
   90eec:	ldr	r2, [r2, #72]	; 0x48
   90ef0:	cmp	r2, #0
   90ef4:	beq	915c8 <fputs@plt+0x804d8>
   90ef8:	ldr	r1, [pc, #1944]	; 91698 <fputs@plt+0x805a8>
   90efc:	ldr	r5, [sp, #28]
   90f00:	ldr	r2, [fp]
   90f04:	add	r1, pc, r1
   90f08:	mov	r0, r5
   90f0c:	bl	44c0c <fputs@plt+0x33b1c>
   90f10:	mov	r2, r0
   90f14:	mov	r1, r9
   90f18:	mov	r0, r4
   90f1c:	bl	2e8ec <fputs@plt+0x1d7fc>
   90f20:	ldrb	r3, [r5, #149]	; 0x95
   90f24:	cmp	r3, #0
   90f28:	bne	91208 <fputs@plt+0x80118>
   90f2c:	add	sp, sp, #100	; 0x64
   90f30:	ldrd	r4, [sp]
   90f34:	ldrd	r6, [sp, #8]
   90f38:	ldrd	r8, [sp, #16]
   90f3c:	ldrd	sl, [sp, #24]
   90f40:	add	sp, sp, #32
   90f44:	pop	{pc}		; (ldr pc, [sp], #4)
   90f48:	ldrb	r3, [fp, #42]	; 0x2a
   90f4c:	tst	r3, #8
   90f50:	bne	912a8 <fputs@plt+0x801b8>
   90f54:	tst	r3, #4
   90f58:	beq	91244 <fputs@plt+0x80154>
   90f5c:	ldr	r2, [sp, #32]
   90f60:	orr	r3, r3, #96	; 0x60
   90f64:	strb	r3, [fp, #42]	; 0x2a
   90f68:	ldr	r3, [r2, #424]	; 0x1a8
   90f6c:	ldr	r2, [r2, #8]
   90f70:	cmp	r3, #0
   90f74:	beq	90fa4 <fputs@plt+0x7feb4>
   90f78:	ldr	r1, [r2]
   90f7c:	ldrlt	r3, [r2, #32]
   90f80:	ldrb	r1, [r1, #69]	; 0x45
   90f84:	sublt	r3, r3, #1
   90f88:	cmp	r1, #0
   90f8c:	bne	91370 <fputs@plt+0x80280>
   90f90:	ldr	r1, [r2, #4]
   90f94:	add	r3, r3, r3, lsl #2
   90f98:	add	r3, r1, r3, lsl #2
   90f9c:	mov	r1, #121	; 0x79
   90fa0:	strb	r1, [r3]
   90fa4:	ldrsh	r3, [fp, #32]
   90fa8:	cmp	r3, #0
   90fac:	blt	91430 <fputs@plt+0x80340>
   90fb0:	ldr	r2, [fp, #4]
   90fb4:	ldr	r0, [r2, r3, lsl #4]
   90fb8:	cmp	r0, #0
   90fbc:	str	r0, [sp, #76]	; 0x4c
   90fc0:	beq	90fcc <fputs@plt+0x7fedc>
   90fc4:	bl	10f34 <strlen@plt>
   90fc8:	bic	r0, r0, #-1073741824	; 0xc0000000
   90fcc:	mov	r3, #0
   90fd0:	add	r2, sp, #76	; 0x4c
   90fd4:	str	r0, [sp, #80]	; 0x50
   90fd8:	mov	r1, #27
   90fdc:	ldr	r0, [sp, #28]
   90fe0:	bl	232cc <fputs@plt+0x121dc>
   90fe4:	ldr	r4, [sp, #32]
   90fe8:	mov	r2, r0
   90fec:	mov	r1, #0
   90ff0:	ldr	r0, [r4]
   90ff4:	bl	30ab8 <fputs@plt+0x1f9c8>
   90ff8:	subs	lr, r0, #0
   90ffc:	beq	908d4 <fputs@plt+0x7f7e4>
   91000:	ldrb	r5, [r4, #452]	; 0x1c4
   91004:	mov	r0, r4
   91008:	mov	ip, #0
   9100c:	mov	r3, ip
   91010:	mov	r2, ip
   91014:	ldr	r4, [lr, #4]
   91018:	mov	r1, ip
   9101c:	strb	r5, [r4, #12]
   91020:	str	ip, [sp, #8]
   91024:	str	ip, [sp, #12]
   91028:	str	ip, [sp, #16]
   9102c:	str	ip, [sp, #20]
   91030:	ldrb	ip, [fp, #43]	; 0x2b
   91034:	str	lr, [sp]
   91038:	str	ip, [sp, #4]
   9103c:	bl	8f368 <fputs@plt+0x7e278>
   91040:	subs	r7, r0, #0
   91044:	beq	908d4 <fputs@plt+0x7f7e4>
   91048:	ldrb	r3, [r7, #55]	; 0x37
   9104c:	mov	r1, #2
   91050:	mvn	r2, #0
   91054:	ldrh	r0, [r7, #50]	; 0x32
   91058:	bfi	r3, r1, #0, #2
   9105c:	str	r0, [sp, #36]	; 0x24
   91060:	strb	r3, [r7, #55]	; 0x37
   91064:	ldr	r4, [fp, #8]
   91068:	strh	r2, [fp, #32]
   9106c:	ldrb	r3, [r7, #55]	; 0x37
   91070:	orr	r3, r3, #32
   91074:	strb	r3, [r7, #55]	; 0x37
   91078:	ldr	r3, [sp, #28]
   9107c:	ldrb	r3, [r3, #151]	; 0x97
   91080:	cmp	r3, #0
   91084:	bne	910c8 <fputs@plt+0x7ffd8>
   91088:	ldr	r3, [sp, #36]	; 0x24
   9108c:	cmp	r3, #0
   91090:	beq	910bc <fputs@plt+0x7ffcc>
   91094:	ldr	r2, [r7, #4]
   91098:	mov	ip, #2
   9109c:	ldr	r3, [sp, #36]	; 0x24
   910a0:	ldr	r0, [fp, #4]
   910a4:	add	r1, r2, r3, lsl #1
   910a8:	ldrsh	r3, [r2], #2
   910ac:	add	r3, r0, r3, lsl #4
   910b0:	cmp	r1, r2
   910b4:	strb	ip, [r3, #12]
   910b8:	bne	910a8 <fputs@plt+0x7ffb8>
   910bc:	ldrb	r3, [r7, #55]	; 0x37
   910c0:	orr	r3, r3, #8
   910c4:	strb	r3, [r7, #55]	; 0x37
   910c8:	ldr	r3, [fp, #28]
   910cc:	cmp	r4, #0
   910d0:	str	r3, [r7, #44]	; 0x2c
   910d4:	beq	91394 <fputs@plt+0x802a4>
   910d8:	ldr	r3, [sp, #36]	; 0x24
   910dc:	str	fp, [sp, #60]	; 0x3c
   910e0:	lsl	r3, r3, #1
   910e4:	str	r3, [sp, #40]	; 0x28
   910e8:	sub	r3, r3, #2
   910ec:	str	r3, [sp, #56]	; 0x38
   910f0:	ldrb	r3, [r4, #55]	; 0x37
   910f4:	and	r3, r3, #3
   910f8:	cmp	r3, #2
   910fc:	beq	91384 <fputs@plt+0x80294>
   91100:	ldr	r3, [sp, #36]	; 0x24
   91104:	ldrh	fp, [r4, #50]	; 0x32
   91108:	cmp	r3, #0
   9110c:	beq	91380 <fputs@plt+0x80290>
   91110:	ldr	r8, [r7, #4]
   91114:	lsl	r3, fp, #1
   91118:	mov	r6, fp
   9111c:	mov	r2, #0
   91120:	ldr	r0, [r4, #4]
   91124:	ldr	r1, [sp, #40]	; 0x28
   91128:	mov	ip, r8
   9112c:	add	sl, r0, r3
   91130:	add	r9, r1, r8
   91134:	ldrsh	lr, [ip], #2
   91138:	mov	r1, r0
   9113c:	b	9114c <fputs@plt+0x8005c>
   91140:	ldrsh	r5, [r1], #2
   91144:	cmp	r5, lr
   91148:	beq	91158 <fputs@plt+0x80068>
   9114c:	cmp	r1, sl
   91150:	bne	91140 <fputs@plt+0x80050>
   91154:	add	r2, r2, #1
   91158:	cmp	r9, ip
   9115c:	bne	91134 <fputs@plt+0x80044>
   91160:	cmp	r2, #0
   91164:	beq	91380 <fputs@plt+0x80290>
   91168:	ldrh	r1, [r4, #52]	; 0x34
   9116c:	add	r2, fp, r2
   91170:	cmp	r2, r1
   91174:	ble	9119c <fputs@plt+0x800ac>
   91178:	mov	r1, r4
   9117c:	ldr	r0, [sp, #28]
   91180:	bl	249d4 <fputs@plt+0x138e4>
   91184:	cmp	r0, #0
   91188:	bne	915c0 <fputs@plt+0x804d0>
   9118c:	ldrh	r6, [r4, #50]	; 0x32
   91190:	ldr	r0, [r4, #4]
   91194:	ldr	r8, [r7, #4]
   91198:	lsl	r3, r6, #1
   9119c:	ldr	r2, [sp, #56]	; 0x38
   911a0:	lsl	r5, r8, #1
   911a4:	sub	r1, r8, #2
   911a8:	rsb	r5, r5, #0
   911ac:	add	r8, r2, r8
   911b0:	add	r3, r0, r3
   911b4:	ldrsh	ip, [r1, #2]!
   911b8:	mov	r2, r0
   911bc:	b	911cc <fputs@plt+0x800dc>
   911c0:	ldrsh	lr, [r2], #2
   911c4:	cmp	lr, ip
   911c8:	beq	911f4 <fputs@plt+0x80104>
   911cc:	cmp	r2, r3
   911d0:	bne	911c0 <fputs@plt+0x800d0>
   911d4:	ldr	r3, [r7, #32]
   911d8:	lsl	lr, r6, #1
   911dc:	ldr	r2, [r4, #32]
   911e0:	strh	ip, [r0, lr]
   911e4:	add	r3, r3, r1, lsl #1
   911e8:	ldr	r3, [r3, r5]
   911ec:	str	r3, [r2, r6, lsl #2]
   911f0:	add	r6, r6, #1
   911f4:	cmp	r8, r1
   911f8:	beq	91384 <fputs@plt+0x80294>
   911fc:	ldrh	r3, [r4, #50]	; 0x32
   91200:	lsl	r3, r3, #1
   91204:	b	911b0 <fputs@plt+0x800c0>
   91208:	mov	r2, fp
   9120c:	ldr	r1, [fp]
   91210:	ldr	r0, [fp, #64]	; 0x40
   91214:	add	r0, r0, #8
   91218:	bl	21bb8 <fputs@plt+0x10ac8>
   9121c:	cmp	r0, #0
   91220:	beq	912c0 <fputs@plt+0x801d0>
   91224:	ldr	r0, [sp, #28]
   91228:	ldr	r3, [r0, #68]	; 0x44
   9122c:	bic	r3, r3, #-16777216	; 0xff000000
   91230:	bic	r3, r3, #255	; 0xff
   91234:	cmp	r3, #0
   91238:	bne	90f2c <fputs@plt+0x7fe3c>
   9123c:	bl	1a178 <fputs@plt+0x9088>
   91240:	b	90f2c <fputs@plt+0x7fe3c>
   91244:	ldr	r1, [pc, #1104]	; 9169c <fputs@plt+0x805ac>
   91248:	ldr	r2, [fp]
   9124c:	ldr	r0, [sp, #32]
   91250:	add	r1, pc, r1
   91254:	bl	3aac4 <fputs@plt+0x299d4>
   91258:	b	908d4 <fputs@plt+0x7f7e4>
   9125c:	ldrb	ip, [fp, #42]	; 0x2a
   91260:	orr	ip, ip, #1
   91264:	strb	ip, [fp, #42]	; 0x2a
   91268:	b	908bc <fputs@plt+0x7f7cc>
   9126c:	ldr	r3, [pc, #1068]	; 916a0 <fputs@plt+0x805b0>
   91270:	ldr	r2, [pc, #1068]	; 916a4 <fputs@plt+0x805b4>
   91274:	add	r3, pc, r3
   91278:	add	r2, pc, r2
   9127c:	str	r3, [sp, #56]	; 0x38
   91280:	b	909d4 <fputs@plt+0x7f8e4>
   91284:	mov	r0, r3
   91288:	bl	2e580 <fputs@plt+0x1d490>
   9128c:	subs	r4, r0, #0
   91290:	beq	90f2c <fputs@plt+0x7fe3c>
   91294:	b	90998 <fputs@plt+0x7f8a8>
   91298:	ldr	r3, [pc, #1032]	; 916a8 <fputs@plt+0x805b8>
   9129c:	add	r3, pc, r3
   912a0:	add	r3, r3, #4
   912a4:	b	90aec <fputs@plt+0x7f9fc>
   912a8:	ldr	r1, [pc, #1020]	; 916ac <fputs@plt+0x805bc>
   912ac:	add	r1, pc, r1
   912b0:	bl	3aac4 <fputs@plt+0x299d4>
   912b4:	b	90f2c <fputs@plt+0x7fe3c>
   912b8:	mov	r0, #0
   912bc:	b	9093c <fputs@plt+0x7f84c>
   912c0:	ldr	r1, [sp, #28]
   912c4:	ldr	r2, [sp, #32]
   912c8:	ldr	r3, [r1, #24]
   912cc:	str	r0, [r2, #488]	; 0x1e8
   912d0:	ldr	r2, [fp, #12]
   912d4:	orr	r3, r3, #2
   912d8:	str	r3, [r1, #24]
   912dc:	cmp	r2, #0
   912e0:	bne	90f2c <fputs@plt+0x7fe3c>
   912e4:	ldr	r3, [sp, #52]	; 0x34
   912e8:	ldr	ip, [r3]
   912ec:	ldr	r3, [sp, #32]
   912f0:	cmp	ip, #0
   912f4:	ldr	r2, [r3, #500]	; 0x1f4
   912f8:	ldreq	r3, [sp, #48]	; 0x30
   912fc:	ldreq	ip, [r3]
   91300:	ldrb	r3, [r2]
   91304:	sub	r1, ip, r2
   91308:	cmp	r1, #0
   9130c:	mvnlt	ip, #0
   91310:	cmp	r3, #0
   91314:	cmpne	r2, ip
   91318:	movcc	r0, #0
   9131c:	bcc	91338 <fputs@plt+0x80248>
   91320:	b	91668 <fputs@plt+0x80578>
   91324:	cmp	r3, #0
   91328:	cmpne	ip, r2
   9132c:	add	r1, r0, #1
   91330:	bls	915b4 <fputs@plt+0x804c4>
   91334:	mov	r0, r1
   91338:	cmp	r3, #191	; 0xbf
   9133c:	add	r1, r2, #1
   91340:	ldrb	r3, [r2, #1]
   91344:	movls	r2, r1
   91348:	bls	91324 <fputs@plt+0x80234>
   9134c:	and	r2, r3, #192	; 0xc0
   91350:	cmp	r2, #128	; 0x80
   91354:	mov	r2, r1
   91358:	bne	91324 <fputs@plt+0x80234>
   9135c:	ldrb	r3, [r2, #1]!
   91360:	and	r1, r3, #192	; 0xc0
   91364:	cmp	r1, #128	; 0x80
   91368:	beq	9135c <fputs@plt+0x8026c>
   9136c:	b	91324 <fputs@plt+0x80234>
   91370:	ldr	r3, [pc, #824]	; 916b0 <fputs@plt+0x805c0>
   91374:	add	r3, pc, r3
   91378:	add	r3, r3, #4
   9137c:	b	90f9c <fputs@plt+0x7feac>
   91380:	strh	fp, [r4, #52]	; 0x34
   91384:	ldr	r4, [r4, #20]
   91388:	cmp	r4, #0
   9138c:	bne	910f0 <fputs@plt+0x80000>
   91390:	ldr	fp, [sp, #60]	; 0x3c
   91394:	ldrsh	r2, [fp, #34]	; 0x22
   91398:	ldr	r3, [sp, #36]	; 0x24
   9139c:	cmp	r2, r3
   913a0:	ble	91550 <fputs@plt+0x80460>
   913a4:	ldrh	r3, [r7, #52]	; 0x34
   913a8:	cmp	r2, r3
   913ac:	ble	913d0 <fputs@plt+0x802e0>
   913b0:	mov	r1, r7
   913b4:	ldr	r0, [sp, #28]
   913b8:	bl	249d4 <fputs@plt+0x138e4>
   913bc:	cmp	r0, #0
   913c0:	bne	908d4 <fputs@plt+0x7f7e4>
   913c4:	ldrsh	r2, [fp, #34]	; 0x22
   913c8:	cmp	r2, #0
   913cc:	ble	908d4 <fputs@plt+0x7f7e4>
   913d0:	ldr	r4, [pc, #732]	; 916b4 <fputs@plt+0x805c4>
   913d4:	mov	r0, #0
   913d8:	ldr	lr, [r7, #4]
   913dc:	ldr	r5, [sp, #36]	; 0x24
   913e0:	add	r4, pc, r4
   913e4:	add	r4, r4, #3024	; 0xbd0
   913e8:	add	r4, r4, #8
   913ec:	add	ip, lr, r5, lsl #1
   913f0:	mov	r3, lr
   913f4:	b	91404 <fputs@plt+0x80314>
   913f8:	ldrsh	r1, [r3], #2
   913fc:	cmp	r1, r0
   91400:	beq	91420 <fputs@plt+0x80330>
   91404:	cmp	r3, ip
   91408:	bne	913f8 <fputs@plt+0x80308>
   9140c:	ldr	r1, [r7, #32]
   91410:	strh	r0, [r3]
   91414:	ldrsh	r2, [fp, #34]	; 0x22
   91418:	str	r4, [r1, r5, lsl #2]
   9141c:	add	r5, r5, #1
   91420:	add	r0, r0, #1
   91424:	cmp	r0, r2
   91428:	blt	913ec <fputs@plt+0x802fc>
   9142c:	b	908d4 <fputs@plt+0x7f7e4>
   91430:	ldr	r4, [fp, #8]
   91434:	cmp	r4, #0
   91438:	beq	91660 <fputs@plt+0x80570>
   9143c:	ldrb	r3, [r4, #55]	; 0x37
   91440:	mov	r7, r4
   91444:	and	r3, r3, #3
   91448:	cmp	r3, #2
   9144c:	bne	91464 <fputs@plt+0x80374>
   91450:	b	91470 <fputs@plt+0x80380>
   91454:	ldrb	r3, [r7, #55]	; 0x37
   91458:	and	r3, r3, #3
   9145c:	cmp	r3, #2
   91460:	beq	91470 <fputs@plt+0x80380>
   91464:	ldr	r7, [r7, #20]
   91468:	cmp	r7, #0
   9146c:	bne	91454 <fputs@plt+0x80364>
   91470:	cmp	r2, #0
   91474:	beq	914ac <fputs@plt+0x803bc>
   91478:	ldr	r3, [r7, #44]	; 0x2c
   9147c:	ldr	r1, [r2]
   91480:	cmp	r3, #0
   91484:	ldrlt	r3, [r2, #32]
   91488:	ldrb	r1, [r1, #69]	; 0x45
   9148c:	sublt	r3, r3, #1
   91490:	cmp	r1, #0
   91494:	bne	915a4 <fputs@plt+0x804b4>
   91498:	ldr	r2, [r2, #4]
   9149c:	add	r3, r3, r3, lsl #2
   914a0:	add	r3, r2, r3, lsl #2
   914a4:	mov	r2, #13
   914a8:	strb	r2, [r3]
   914ac:	ldrh	r5, [r7, #50]	; 0x32
   914b0:	cmp	r5, #1
   914b4:	bls	91638 <fputs@plt+0x80548>
   914b8:	ldr	r4, [r7, #4]
   914bc:	mov	lr, #1
   914c0:	mov	ip, lr
   914c4:	mov	r6, r4
   914c8:	ldrsh	r1, [r6, #2]!
   914cc:	add	r0, r4, lr, lsl #1
   914d0:	mov	r3, r4
   914d4:	ldrsh	r2, [r3], #2
   914d8:	cmp	r2, r1
   914dc:	beq	91514 <fputs@plt+0x80424>
   914e0:	cmp	r3, r0
   914e4:	bne	914d4 <fputs@plt+0x803e4>
   914e8:	strh	r1, [r3]
   914ec:	add	lr, lr, #1
   914f0:	ldrh	r5, [r7, #50]	; 0x32
   914f4:	add	ip, ip, #1
   914f8:	cmp	ip, r5
   914fc:	blt	914c8 <fputs@plt+0x803d8>
   91500:	ldr	r4, [fp, #8]
   91504:	uxth	r3, lr
   91508:	str	r3, [sp, #36]	; 0x24
   9150c:	strh	r3, [r7, #50]	; 0x32
   91510:	b	9106c <fputs@plt+0x7ff7c>
   91514:	ldrh	r3, [r7, #52]	; 0x34
   91518:	sub	r3, r3, #1
   9151c:	strh	r3, [r7, #52]	; 0x34
   91520:	b	914f4 <fputs@plt+0x80404>
   91524:	mov	r1, #7
   91528:	b	90c60 <fputs@plt+0x7fb70>
   9152c:	ldr	r9, [sp, #64]	; 0x40
   91530:	ldr	r4, [sp, #68]	; 0x44
   91534:	add	r1, r5, ip
   91538:	ldrd	r2, [sp, #40]	; 0x28
   9153c:	sub	r0, r2, ip
   91540:	ldr	r2, [pc, #368]	; 916b8 <fputs@plt+0x805c8>
   91544:	add	r2, pc, r2
   91548:	bl	32ae4 <fputs@plt+0x219f4>
   9154c:	b	90e58 <fputs@plt+0x7fd68>
   91550:	strh	r2, [r7, #52]	; 0x34
   91554:	b	908d4 <fputs@plt+0x7f7e4>
   91558:	ldr	r3, [pc, #348]	; 916bc <fputs@plt+0x805cc>
   9155c:	add	r3, pc, r3
   91560:	b	90e78 <fputs@plt+0x7fd88>
   91564:	ldr	r2, [pc, #340]	; 916c0 <fputs@plt+0x805d0>
   91568:	ldr	r8, [pc, #340]	; 916c4 <fputs@plt+0x805d4>
   9156c:	add	r2, pc, r2
   91570:	str	r2, [sp, #44]	; 0x2c
   91574:	add	r8, pc, r8
   91578:	ldr	r2, [pc, #328]	; 916c8 <fputs@plt+0x805d8>
   9157c:	add	r2, pc, r2
   91580:	str	r2, [sp, #60]	; 0x3c
   91584:	b	90cd0 <fputs@plt+0x7fbe0>
   91588:	ldr	r3, [sp, #32]
   9158c:	add	r1, r3, #508	; 0x1fc
   91590:	b	90e20 <fputs@plt+0x7fd30>
   91594:	ldr	r6, [pc, #304]	; 916cc <fputs@plt+0x805dc>
   91598:	add	r6, pc, r6
   9159c:	add	r6, r6, #4
   915a0:	b	90bf4 <fputs@plt+0x7fb04>
   915a4:	ldr	r3, [pc, #292]	; 916d0 <fputs@plt+0x805e0>
   915a8:	add	r3, pc, r3
   915ac:	add	r3, r3, #4
   915b0:	b	914a4 <fputs@plt+0x803b4>
   915b4:	add	r0, r0, #14
   915b8:	str	r0, [fp, #44]	; 0x2c
   915bc:	b	90f2c <fputs@plt+0x7fe3c>
   915c0:	ldr	fp, [sp, #60]	; 0x3c
   915c4:	b	908d4 <fputs@plt+0x7f7e4>
   915c8:	ldr	r1, [pc, #260]	; 916d4 <fputs@plt+0x805e4>
   915cc:	ldr	r2, [r3, r6]
   915d0:	ldr	r0, [sp, #32]
   915d4:	add	r1, pc, r1
   915d8:	bl	8e694 <fputs@plt+0x7d5a4>
   915dc:	b	90ef8 <fputs@plt+0x7fe08>
   915e0:	ldr	r0, [sp, #28]
   915e4:	ldr	r3, [r0, #68]	; 0x44
   915e8:	bic	r3, r3, #-16777216	; 0xff000000
   915ec:	bic	r3, r3, #255	; 0xff
   915f0:	cmp	r3, #0
   915f4:	bne	90e58 <fputs@plt+0x7fd68>
   915f8:	bl	1a178 <fputs@plt+0x9088>
   915fc:	b	90e58 <fputs@plt+0x7fd68>
   91600:	ldr	ip, [fp]
   91604:	ldrb	r2, [ip]
   91608:	cmp	r2, #0
   9160c:	bne	90c80 <fputs@plt+0x7fb90>
   91610:	ldr	r2, [pc, #192]	; 916d8 <fputs@plt+0x805e8>
   91614:	mov	r5, #2
   91618:	ldr	r8, [pc, #188]	; 916dc <fputs@plt+0x805ec>
   9161c:	add	r2, pc, r2
   91620:	str	r2, [sp, #44]	; 0x2c
   91624:	add	r8, pc, r8
   91628:	ldr	r2, [pc, #176]	; 916e0 <fputs@plt+0x805f0>
   9162c:	add	r2, pc, r2
   91630:	str	r2, [sp, #60]	; 0x3c
   91634:	b	90cd0 <fputs@plt+0x7fbe0>
   91638:	mov	r3, #1
   9163c:	str	r3, [sp, #36]	; 0x24
   91640:	b	9150c <fputs@plt+0x8041c>
   91644:	mov	r1, #2
   91648:	b	90ca4 <fputs@plt+0x7fbb4>
   9164c:	ldr	ip, [sp, #76]	; 0x4c
   91650:	b	91534 <fputs@plt+0x80444>
   91654:	movw	r9, #48576	; 0xbdc0
   91658:	movt	r9, #65520	; 0xfff0
   9165c:	b	908ec <fputs@plt+0x7f7fc>
   91660:	mov	r7, r4
   91664:	b	91470 <fputs@plt+0x80380>
   91668:	mov	r0, #13
   9166c:	b	915b8 <fputs@plt+0x804c8>
   91670:	andeq	fp, r0, r8, lsl #16
   91674:	andeq	sl, r0, ip, lsl #9
   91678:	andeq	fp, r0, r0, lsr #10
   9167c:	andeq	fp, r0, r4, lsr #10
   91680:	andeq	fp, r0, r4, lsl r5
   91684:	andeq	fp, r0, ip, lsr r5
   91688:	ldrdeq	sp, [r1], -r4
   9168c:	andeq	fp, r0, r0, lsl #8
   91690:	andeq	r9, r0, r4, lsl #13
   91694:			; <UNDEFINED> instruction: 0x0000b3b0
   91698:	ldrdeq	fp, [r0], -ip
   9169c:	andeq	sl, r0, ip, asr #31
   916a0:	andeq	r8, r0, r4, asr r3
   916a4:	andeq	sl, r0, r0, asr pc
   916a8:	andeq	r2, r2, ip, lsr #11
   916ac:	andeq	sl, r0, ip, lsr pc
   916b0:	ldrdeq	r2, [r2], -r4
   916b4:	andeq	r4, r0, r8, lsl #14
   916b8:	andeq	r7, r0, r8, lsr #16
   916bc:	andeq	r8, r0, r8, lsl #31
   916c0:	ldrdeq	r3, [r0], -r4
   916c4:	andeq	r3, r0, r8
   916c8:	andeq	r7, r0, ip, asr #13
   916cc:			; <UNDEFINED> instruction: 0x000222b0
   916d0:	andeq	r2, r2, r0, lsr #5
   916d4:	andeq	sl, r0, r0, ror #25
   916d8:	andeq	r3, r0, r4, lsr #2
   916dc:	andeq	r2, r0, r8, asr pc
   916e0:	andeq	r7, r0, ip, lsl r6
   916e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   916e8:	strd	r6, [sp, #8]
   916ec:	mov	r7, r0
   916f0:	strd	r8, [sp, #16]
   916f4:	mov	r9, r1
   916f8:	strd	sl, [sp, #24]
   916fc:	str	lr, [sp, #32]
   91700:	sub	sp, sp, #60	; 0x3c
   91704:	ldr	r1, [sp, #96]	; 0x60
   91708:	str	r3, [sp, #20]
   9170c:	ldr	r8, [r0, #8]
   91710:	str	r2, [sp, #24]
   91714:	ldr	fp, [r0]
   91718:	str	r1, [sp, #36]	; 0x24
   9171c:	cmp	r8, #0
   91720:	beq	918c4 <fputs@plt+0x807d4>
   91724:	add	r3, sp, #44	; 0x2c
   91728:	ldr	r5, [pc, #420]	; 918d4 <fputs@plt+0x807e4>
   9172c:	mov	r4, #0
   91730:	str	r8, [sp, #12]
   91734:	str	r3, [sp, #16]
   91738:	ldr	r3, [fp, #16]
   9173c:	ldr	r6, [pc, #404]	; 918d8 <fputs@plt+0x807e8>
   91740:	add	r5, pc, r5
   91744:	add	r5, r5, #2192	; 0x890
   91748:	ldr	r2, [pc, #396]	; 918dc <fputs@plt+0x807ec>
   9174c:	add	r5, r5, #12
   91750:	add	sl, r3, r9, lsl #4
   91754:	ldr	r3, [pc, #388]	; 918e0 <fputs@plt+0x807f0>
   91758:	add	r6, pc, r6
   9175c:	add	r2, pc, r2
   91760:	add	r3, pc, r3
   91764:	str	r2, [sp, #28]
   91768:	str	r3, [sp, #32]
   9176c:	mov	r1, r6
   91770:	mov	r0, fp
   91774:	ldr	r2, [sl]
   91778:	bl	16264 <fputs@plt+0x5174>
   9177c:	subs	lr, r0, #0
   91780:	add	r2, sp, #40	; 0x28
   91784:	mov	ip, #0
   91788:	mov	r1, r9
   9178c:	mov	r3, #1
   91790:	mov	r0, r7
   91794:	beq	91840 <fputs@plt+0x80750>
   91798:	ldr	r8, [lr, #28]
   9179c:	str	r6, [sp]
   917a0:	strb	ip, [r4, r2]
   917a4:	ldr	ip, [sp, #16]
   917a8:	mov	r2, r8
   917ac:	str	r8, [ip, r4, lsl #2]
   917b0:	bl	2e210 <fputs@plt+0x1d120>
   917b4:	ldr	ip, [sp, #20]
   917b8:	mov	r3, r6
   917bc:	mov	r0, r7
   917c0:	ldr	r1, [sp, #28]
   917c4:	cmp	ip, #0
   917c8:	beq	918a4 <fputs@plt+0x807b4>
   917cc:	ldr	lr, [sp, #36]	; 0x24
   917d0:	ldr	r2, [sl]
   917d4:	str	lr, [sp]
   917d8:	str	ip, [sp, #4]
   917dc:	bl	8e694 <fputs@plt+0x7d5a4>
   917e0:	add	r4, r4, #1
   917e4:	cmp	r4, #3
   917e8:	beq	917f4 <fputs@plt+0x80704>
   917ec:	ldr	r6, [r5, #8]!
   917f0:	b	9176c <fputs@plt+0x8067c>
   917f4:	ldr	r8, [sp, #12]
   917f8:	mov	r1, #55	; 0x37
   917fc:	str	r9, [sp]
   91800:	str	r4, [sp, #4]
   91804:	ldr	r2, [sp, #24]
   91808:	mov	r0, r8
   9180c:	ldr	r3, [sp, #44]	; 0x2c
   91810:	bl	2e5f0 <fputs@plt+0x1d500>
   91814:	ldr	r3, [r8]
   91818:	ldrb	r3, [r3, #69]	; 0x45
   9181c:	cmp	r3, #0
   91820:	beq	9187c <fputs@plt+0x8078c>
   91824:	add	sp, sp, #60	; 0x3c
   91828:	ldrd	r4, [sp]
   9182c:	ldrd	r6, [sp, #8]
   91830:	ldrd	r8, [sp, #16]
   91834:	ldrd	sl, [sp, #24]
   91838:	add	sp, sp, #32
   9183c:	pop	{pc}		; (ldr pc, [sp], #4)
   91840:	ldr	ip, [r5, #4]
   91844:	mov	r3, r6
   91848:	ldr	r1, [sp, #32]
   9184c:	cmp	ip, #0
   91850:	beq	917e0 <fputs@plt+0x806f0>
   91854:	ldr	r2, [sl]
   91858:	str	ip, [sp]
   9185c:	bl	8e694 <fputs@plt+0x7d5a4>
   91860:	add	r3, sp, #40	; 0x28
   91864:	mov	r1, #16
   91868:	ldr	r2, [r7, #396]	; 0x18c
   9186c:	strb	r1, [r4, r3]
   91870:	ldr	r3, [sp, #16]
   91874:	str	r2, [r3, r4, lsl #2]
   91878:	b	917e0 <fputs@plt+0x806f0>
   9187c:	ldrb	r1, [sp, #40]	; 0x28
   91880:	mov	r0, r8
   91884:	add	sp, sp, #60	; 0x3c
   91888:	ldrd	r4, [sp]
   9188c:	ldrd	r6, [sp, #8]
   91890:	ldrd	r8, [sp, #16]
   91894:	ldrd	sl, [sp, #24]
   91898:	ldr	lr, [sp, #32]
   9189c:	add	sp, sp, #36	; 0x24
   918a0:	b	1bc28 <fputs@plt+0xab38>
   918a4:	mov	r2, r8
   918a8:	mov	r3, r9
   918ac:	ldr	r0, [sp, #12]
   918b0:	ldr	r1, [sp, #20]
   918b4:	str	r1, [sp]
   918b8:	mov	r1, #119	; 0x77
   918bc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   918c0:	b	917e0 <fputs@plt+0x806f0>
   918c4:	bl	2e580 <fputs@plt+0x1d490>
   918c8:	subs	r8, r0, #0
   918cc:	beq	91824 <fputs@plt+0x80734>
   918d0:	b	91724 <fputs@plt+0x80634>
   918d4:	strdeq	ip, [r1], -r8
   918d8:	muleq	r0, r0, r5
   918dc:	andeq	sl, r0, r0, ror #13
   918e0:	andeq	sl, r0, r4, lsr #23
   918e4:	ldr	r3, [r0]
   918e8:	mov	r2, r1
   918ec:	strd	r4, [sp, #-28]!	; 0xffffffe4
   918f0:	mov	r5, r0
   918f4:	ldr	r3, [r3, #16]
   918f8:	strd	r6, [sp, #8]
   918fc:	strd	r8, [sp, #16]
   91900:	mov	r9, r1
   91904:	mov	r1, #0
   91908:	str	lr, [sp, #24]
   9190c:	sub	sp, sp, #12
   91910:	add	r3, r3, r2, lsl #4
   91914:	ldr	r4, [r3, #12]
   91918:	bl	5dbbc <fputs@plt+0x4cacc>
   9191c:	ldr	r7, [r5, #72]	; 0x48
   91920:	mov	r2, #0
   91924:	mov	r1, r9
   91928:	mov	r3, r2
   9192c:	mov	r0, r5
   91930:	str	r2, [sp]
   91934:	add	ip, r7, #3
   91938:	mov	r2, r7
   9193c:	str	ip, [r5, #72]	; 0x48
   91940:	bl	916e4 <fputs@plt+0x805f4>
   91944:	ldr	r4, [r4, #16]
   91948:	ldr	r8, [r5, #72]	; 0x48
   9194c:	ldr	r6, [r5, #76]	; 0x4c
   91950:	cmp	r4, #0
   91954:	beq	91980 <fputs@plt+0x80890>
   91958:	add	r6, r6, #1
   9195c:	mov	r3, r7
   91960:	mov	r2, #0
   91964:	ldr	r1, [r4, #8]
   91968:	mov	r0, r5
   9196c:	stm	sp, {r6, r8}
   91970:	bl	403dc <fputs@plt+0x2f2ec>
   91974:	ldr	r4, [r4]
   91978:	cmp	r4, #0
   9197c:	bne	9195c <fputs@plt+0x8086c>
   91980:	mov	r1, r9
   91984:	mov	r0, r5
   91988:	add	sp, sp, #12
   9198c:	ldrd	r4, [sp]
   91990:	ldrd	r6, [sp, #8]
   91994:	ldrd	r8, [sp, #16]
   91998:	ldr	lr, [sp, #24]
   9199c:	add	sp, sp, #28
   919a0:	b	2ebbc <fputs@plt+0x1dacc>
   919a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   919a8:	mov	r4, r0
   919ac:	ldr	r0, [r0]
   919b0:	strd	r6, [sp, #8]
   919b4:	mov	r7, r2
   919b8:	str	r8, [sp, #16]
   919bc:	mov	r8, r1
   919c0:	ldr	r1, [r1, #64]	; 0x40
   919c4:	str	lr, [sp, #20]
   919c8:	sub	sp, sp, #8
   919cc:	cmp	r1, #0
   919d0:	beq	91a8c <fputs@plt+0x8099c>
   919d4:	bl	1cac4 <fputs@plt+0xb9d4>
   919d8:	mov	r5, r0
   919dc:	mov	r2, r5
   919e0:	mov	r1, #0
   919e4:	mov	r0, r4
   919e8:	bl	5dbbc <fputs@plt+0x4cacc>
   919ec:	ldr	r6, [r4, #72]	; 0x48
   919f0:	cmp	r7, #0
   919f4:	add	r3, r6, #3
   919f8:	str	r3, [r4, #72]	; 0x48
   919fc:	beq	91a68 <fputs@plt+0x80978>
   91a00:	ldr	ip, [pc, #144]	; 91a98 <fputs@plt+0x809a8>
   91a04:	mov	r2, r6
   91a08:	mov	r1, r5
   91a0c:	mov	r0, r4
   91a10:	ldr	r3, [r7]
   91a14:	add	ip, pc, ip
   91a18:	str	ip, [sp]
   91a1c:	bl	916e4 <fputs@plt+0x805f4>
   91a20:	ldr	lr, [r4, #72]	; 0x48
   91a24:	mov	r1, r8
   91a28:	mov	r0, r4
   91a2c:	mov	r3, r6
   91a30:	mov	r2, r7
   91a34:	ldr	ip, [r4, #76]	; 0x4c
   91a38:	add	ip, ip, #1
   91a3c:	stm	sp, {ip, lr}
   91a40:	bl	403dc <fputs@plt+0x2f2ec>
   91a44:	mov	r1, r5
   91a48:	mov	r0, r4
   91a4c:	add	sp, sp, #8
   91a50:	ldrd	r4, [sp]
   91a54:	ldrd	r6, [sp, #8]
   91a58:	ldr	r8, [sp, #16]
   91a5c:	ldr	lr, [sp, #20]
   91a60:	add	sp, sp, #24
   91a64:	b	2ebbc <fputs@plt+0x1dacc>
   91a68:	ldr	ip, [pc, #44]	; 91a9c <fputs@plt+0x809ac>
   91a6c:	mov	r2, r6
   91a70:	mov	r1, r5
   91a74:	mov	r0, r4
   91a78:	ldr	r3, [r8]
   91a7c:	add	ip, pc, ip
   91a80:	str	ip, [sp]
   91a84:	bl	916e4 <fputs@plt+0x805f4>
   91a88:	b	91a20 <fputs@plt+0x80930>
   91a8c:	movw	r5, #48576	; 0xbdc0
   91a90:	movt	r5, #65520	; 0xfff0
   91a94:	b	919dc <fputs@plt+0x808ec>
   91a98:	andeq	r9, r0, ip, lsl #25
   91a9c:			; <UNDEFINED> instruction: 0x0000a4b8
   91aa0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   91aa4:	mov	r5, r0
   91aa8:	strd	r6, [sp, #8]
   91aac:	mov	r7, r1
   91ab0:	strd	r8, [sp, #16]
   91ab4:	mov	r8, r2
   91ab8:	str	lr, [sp, #24]
   91abc:	sub	sp, sp, #20
   91ac0:	ldr	r6, [r0]
   91ac4:	bl	7a65c <fputs@plt+0x6956c>
   91ac8:	subs	r4, r0, #0
   91acc:	bne	91b48 <fputs@plt+0x80a58>
   91ad0:	cmp	r7, #0
   91ad4:	beq	91be4 <fputs@plt+0x80af4>
   91ad8:	ldr	r4, [r8, #4]
   91adc:	cmp	r4, #0
   91ae0:	bne	91b60 <fputs@plt+0x80a70>
   91ae4:	mov	r1, r7
   91ae8:	mov	r0, r6
   91aec:	bl	230c8 <fputs@plt+0x11fd8>
   91af0:	mov	r1, r0
   91af4:	mov	r8, r0
   91af8:	mov	r0, r6
   91afc:	bl	164c4 <fputs@plt+0x53d4>
   91b00:	mov	r9, r0
   91b04:	mov	r1, r8
   91b08:	mov	r0, r6
   91b0c:	bl	19bf4 <fputs@plt+0x8b04>
   91b10:	cmp	r9, #0
   91b14:	blt	91c18 <fputs@plt+0x80b28>
   91b18:	mov	r1, r9
   91b1c:	mov	r0, r5
   91b20:	bl	918e4 <fputs@plt+0x807f4>
   91b24:	ldr	r0, [r5, #8]
   91b28:	cmp	r0, #0
   91b2c:	beq	91bd0 <fputs@plt+0x80ae0>
   91b30:	mov	ip, #0
   91b34:	mov	r1, #147	; 0x93
   91b38:	mov	r3, ip
   91b3c:	mov	r2, ip
   91b40:	str	ip, [sp]
   91b44:	bl	2e4e0 <fputs@plt+0x1d3f0>
   91b48:	add	sp, sp, #20
   91b4c:	ldrd	r4, [sp]
   91b50:	ldrd	r6, [sp, #8]
   91b54:	ldrd	r8, [sp, #16]
   91b58:	add	sp, sp, #24
   91b5c:	pop	{pc}		; (ldr pc, [sp], #4)
   91b60:	add	r3, sp, #12
   91b64:	mov	r2, r8
   91b68:	mov	r1, r7
   91b6c:	mov	r0, r5
   91b70:	bl	3ad90 <fputs@plt+0x29ca0>
   91b74:	subs	r3, r0, #0
   91b78:	blt	91b24 <fputs@plt+0x80a34>
   91b7c:	ldr	r2, [r6, #16]
   91b80:	mov	r0, r6
   91b84:	ldr	r1, [sp, #12]
   91b88:	ldr	r7, [r2, r3, lsl #4]
   91b8c:	bl	230c8 <fputs@plt+0x11fd8>
   91b90:	subs	r4, r0, #0
   91b94:	beq	91b24 <fputs@plt+0x80a34>
   91b98:	mov	r2, r7
   91b9c:	mov	r1, r4
   91ba0:	mov	r0, r6
   91ba4:	bl	16394 <fputs@plt+0x52a4>
   91ba8:	subs	r8, r0, #0
   91bac:	beq	91c64 <fputs@plt+0x80b74>
   91bb0:	mov	r2, r8
   91bb4:	mov	r0, r5
   91bb8:	ldr	r1, [r8, #12]
   91bbc:	bl	919a4 <fputs@plt+0x808b4>
   91bc0:	mov	r1, r4
   91bc4:	mov	r0, r6
   91bc8:	bl	19bf4 <fputs@plt+0x8b04>
   91bcc:	b	91b24 <fputs@plt+0x80a34>
   91bd0:	mov	r0, r5
   91bd4:	bl	2e580 <fputs@plt+0x1d490>
   91bd8:	cmp	r0, #0
   91bdc:	beq	91b48 <fputs@plt+0x80a58>
   91be0:	b	91b30 <fputs@plt+0x80a40>
   91be4:	ldr	r3, [r6, #20]
   91be8:	cmp	r3, #0
   91bec:	ble	91b24 <fputs@plt+0x80a34>
   91bf0:	cmp	r4, #1
   91bf4:	mov	r1, r4
   91bf8:	mov	r0, r5
   91bfc:	add	r4, r4, #1
   91c00:	beq	91c0c <fputs@plt+0x80b1c>
   91c04:	bl	918e4 <fputs@plt+0x807f4>
   91c08:	ldr	r3, [r6, #20]
   91c0c:	cmp	r3, r4
   91c10:	bgt	91bf0 <fputs@plt+0x80b00>
   91c14:	b	91b24 <fputs@plt+0x80a34>
   91c18:	mov	r1, r7
   91c1c:	mov	r0, r6
   91c20:	bl	230c8 <fputs@plt+0x11fd8>
   91c24:	subs	r7, r0, #0
   91c28:	beq	91b24 <fputs@plt+0x80a34>
   91c2c:	mov	r2, r4
   91c30:	mov	r1, r7
   91c34:	mov	r0, r6
   91c38:	bl	16394 <fputs@plt+0x52a4>
   91c3c:	subs	r4, r0, #0
   91c40:	beq	91c90 <fputs@plt+0x80ba0>
   91c44:	mov	r2, r4
   91c48:	mov	r0, r5
   91c4c:	ldr	r1, [r4, #12]
   91c50:	bl	919a4 <fputs@plt+0x808b4>
   91c54:	mov	r1, r7
   91c58:	mov	r0, r6
   91c5c:	bl	19bf4 <fputs@plt+0x8b04>
   91c60:	b	91b24 <fputs@plt+0x80a34>
   91c64:	mov	r1, r8
   91c68:	mov	r3, r7
   91c6c:	mov	r2, r4
   91c70:	mov	r0, r5
   91c74:	bl	7acd0 <fputs@plt+0x69be0>
   91c78:	subs	r1, r0, #0
   91c7c:	beq	91bc0 <fputs@plt+0x80ad0>
   91c80:	mov	r2, r8
   91c84:	mov	r0, r5
   91c88:	bl	919a4 <fputs@plt+0x808b4>
   91c8c:	b	91bc0 <fputs@plt+0x80ad0>
   91c90:	mov	r1, r4
   91c94:	mov	r3, r4
   91c98:	mov	r2, r7
   91c9c:	mov	r0, r5
   91ca0:	bl	7acd0 <fputs@plt+0x69be0>
   91ca4:	subs	r1, r0, #0
   91ca8:	beq	91c54 <fputs@plt+0x80b64>
   91cac:	mov	r2, r4
   91cb0:	mov	r0, r5
   91cb4:	bl	919a4 <fputs@plt+0x808b4>
   91cb8:	b	91c54 <fputs@plt+0x80b64>
   91cbc:	strd	r4, [sp, #-28]!	; 0xffffffe4
   91cc0:	strd	r6, [sp, #8]
   91cc4:	ldr	r7, [r0, #488]	; 0x1e8
   91cc8:	strd	r8, [sp, #16]
   91ccc:	str	lr, [sp, #24]
   91cd0:	sub	sp, sp, #20
   91cd4:	cmp	r7, #0
   91cd8:	beq	91e38 <fputs@plt+0x80d48>
   91cdc:	mov	r4, r0
   91ce0:	mov	r5, r1
   91ce4:	ldr	r6, [r0]
   91ce8:	bl	302cc <fputs@plt+0x1f1dc>
   91cec:	ldr	r3, [r7, #48]	; 0x30
   91cf0:	mov	r2, #0
   91cf4:	str	r2, [r4, #516]	; 0x204
   91cf8:	cmp	r3, r2
   91cfc:	ble	91e38 <fputs@plt+0x80d48>
   91d00:	ldrb	r3, [r6, #149]	; 0x95
   91d04:	cmp	r3, r2
   91d08:	bne	91e50 <fputs@plt+0x80d60>
   91d0c:	cmp	r5, r2
   91d10:	beq	91d2c <fputs@plt+0x80c3c>
   91d14:	ldr	r3, [r5]
   91d18:	ldr	r1, [r4, #500]	; 0x1f4
   91d1c:	ldr	r2, [r5, #4]
   91d20:	sub	r3, r3, r1
   91d24:	add	r3, r3, r2
   91d28:	str	r3, [r4, #504]	; 0x1f8
   91d2c:	ldr	r1, [pc, #440]	; 91eec <fputs@plt+0x80dfc>
   91d30:	add	r2, r4, #500	; 0x1f4
   91d34:	mov	r0, r6
   91d38:	add	r1, pc, r1
   91d3c:	bl	44c0c <fputs@plt+0x33b1c>
   91d40:	ldr	r1, [r7, #64]	; 0x40
   91d44:	mov	r5, r0
   91d48:	cmp	r1, #0
   91d4c:	beq	91ec8 <fputs@plt+0x80dd8>
   91d50:	mov	r0, r6
   91d54:	bl	1cac4 <fputs@plt+0xb9d4>
   91d58:	ldr	r3, [r6, #16]
   91d5c:	cmp	r0, #1
   91d60:	mov	r8, r0
   91d64:	ldr	r2, [r3, r0, lsl #4]
   91d68:	beq	91ea0 <fputs@plt+0x80db0>
   91d6c:	ldr	r3, [pc, #380]	; 91ef0 <fputs@plt+0x80e00>
   91d70:	add	r3, pc, r3
   91d74:	ldr	r1, [pc, #376]	; 91ef4 <fputs@plt+0x80e04>
   91d78:	mov	r0, r4
   91d7c:	ldr	ip, [r7]
   91d80:	str	r5, [sp, #8]
   91d84:	ldr	lr, [r4, #392]	; 0x188
   91d88:	add	r1, pc, r1
   91d8c:	str	ip, [sp]
   91d90:	str	ip, [sp, #4]
   91d94:	str	lr, [sp, #12]
   91d98:	bl	8e694 <fputs@plt+0x7d5a4>
   91d9c:	mov	r1, r5
   91da0:	mov	r0, r6
   91da4:	bl	19bf4 <fputs@plt+0x8b04>
   91da8:	ldr	r5, [r4, #8]
   91dac:	cmp	r5, #0
   91db0:	movne	r1, r5
   91db4:	beq	91eb4 <fputs@plt+0x80dc4>
   91db8:	mov	r9, #0
   91dbc:	mov	r2, r8
   91dc0:	ldr	r0, [r4]
   91dc4:	bl	2ee64 <fputs@plt+0x1dd74>
   91dc8:	mov	r3, r9
   91dcc:	mov	r2, r9
   91dd0:	str	r9, [sp]
   91dd4:	mov	r1, #147	; 0x93
   91dd8:	mov	r0, r5
   91ddc:	bl	2e4e0 <fputs@plt+0x1d3f0>
   91de0:	ldr	r1, [pc, #272]	; 91ef8 <fputs@plt+0x80e08>
   91de4:	mov	r0, r6
   91de8:	ldr	r2, [r7]
   91dec:	add	r1, pc, r1
   91df0:	bl	44c0c <fputs@plt+0x33b1c>
   91df4:	mov	r2, r0
   91df8:	mov	r1, r8
   91dfc:	mov	r0, r5
   91e00:	bl	2e8ec <fputs@plt+0x1d7fc>
   91e04:	ldr	r6, [r4, #76]	; 0x4c
   91e08:	mov	r0, r5
   91e0c:	ldr	r2, [r7]
   91e10:	add	r6, r6, #1
   91e14:	mov	r1, r6
   91e18:	str	r6, [r4, #76]	; 0x4c
   91e1c:	bl	2e638 <fputs@plt+0x1d548>
   91e20:	mov	r3, r6
   91e24:	mov	r2, r8
   91e28:	str	r9, [sp]
   91e2c:	mov	r0, r5
   91e30:	mov	r1, #150	; 0x96
   91e34:	bl	2e4e0 <fputs@plt+0x1d3f0>
   91e38:	add	sp, sp, #20
   91e3c:	ldrd	r4, [sp]
   91e40:	ldrd	r6, [sp, #8]
   91e44:	ldrd	r8, [sp, #16]
   91e48:	add	sp, sp, #24
   91e4c:	pop	{pc}		; (ldr pc, [sp], #4)
   91e50:	mov	r2, r7
   91e54:	ldr	r1, [r7]
   91e58:	ldr	r0, [r7, #64]	; 0x40
   91e5c:	add	r0, r0, #8
   91e60:	bl	21bb8 <fputs@plt+0x10ac8>
   91e64:	cmp	r0, #0
   91e68:	beq	91eac <fputs@plt+0x80dbc>
   91e6c:	ldr	r3, [r6, #68]	; 0x44
   91e70:	bic	r3, r3, #-16777216	; 0xff000000
   91e74:	bic	r3, r3, #255	; 0xff
   91e78:	cmp	r3, #0
   91e7c:	bne	91e38 <fputs@plt+0x80d48>
   91e80:	mov	r0, r6
   91e84:	add	sp, sp, #20
   91e88:	ldrd	r4, [sp]
   91e8c:	ldrd	r6, [sp, #8]
   91e90:	ldrd	r8, [sp, #16]
   91e94:	ldr	lr, [sp, #24]
   91e98:	add	sp, sp, #28
   91e9c:	b	1a178 <fputs@plt+0x9088>
   91ea0:	ldr	r3, [pc, #84]	; 91efc <fputs@plt+0x80e0c>
   91ea4:	add	r3, pc, r3
   91ea8:	b	91d74 <fputs@plt+0x80c84>
   91eac:	str	r0, [r4, #488]	; 0x1e8
   91eb0:	b	91e38 <fputs@plt+0x80d48>
   91eb4:	mov	r0, r4
   91eb8:	bl	2e580 <fputs@plt+0x1d490>
   91ebc:	mov	r5, r0
   91ec0:	ldr	r1, [r4, #8]
   91ec4:	b	91db8 <fputs@plt+0x80cc8>
   91ec8:	ldr	r2, [r6, #16]
   91ecc:	movw	r8, #48576	; 0xbdc0
   91ed0:	movt	r8, #65520	; 0xfff0
   91ed4:	ldr	r3, [pc, #36]	; 91f00 <fputs@plt+0x80e10>
   91ed8:	add	r2, r2, #-16777216	; 0xff000000
   91edc:	add	r2, r2, #778240	; 0xbe000
   91ee0:	add	r3, pc, r3
   91ee4:	ldr	r2, [r2, #-1024]	; 0xfffffc00
   91ee8:	b	91d74 <fputs@plt+0x80c84>
   91eec:	andeq	sl, r0, r4, ror #11
   91ef0:	andeq	r8, r0, r8, lsl #15
   91ef4:	andeq	sl, r0, ip, lsr #11
   91ef8:	andeq	sl, r0, r0, lsr #11
   91efc:	andeq	r8, r0, r0, asr #12
   91f00:	andeq	r8, r0, r8, lsl r6
   91f04:	strd	r4, [sp, #-24]!	; 0xffffffe8
   91f08:	mov	r3, #0
   91f0c:	mov	r4, r0
   91f10:	ldr	r5, [r0, #336]	; 0x150
   91f14:	strd	r6, [sp, #8]
   91f18:	str	r8, [sp, #16]
   91f1c:	str	lr, [sp, #20]
   91f20:	sub	sp, sp, #8
   91f24:	cmp	r5, r3
   91f28:	str	r3, [sp, #4]
   91f2c:	beq	91f3c <fputs@plt+0x80e4c>
   91f30:	ldr	r3, [r5, #12]
   91f34:	cmp	r3, #0
   91f38:	beq	91f74 <fputs@plt+0x80e84>
   91f3c:	mov	r3, #21
   91f40:	mov	r0, r4
   91f44:	mov	r1, r3
   91f48:	str	r3, [r4, #52]	; 0x34
   91f4c:	bl	2105c <fputs@plt+0xff6c>
   91f50:	movw	r0, #53847	; 0xd257
   91f54:	movt	r0, #1
   91f58:	bl	3642c <fputs@plt+0x2533c>
   91f5c:	add	sp, sp, #8
   91f60:	ldrd	r4, [sp]
   91f64:	ldrd	r6, [sp, #8]
   91f68:	ldr	r8, [sp, #16]
   91f6c:	add	sp, sp, #20
   91f70:	pop	{pc}		; (ldr pc, [sp], #4)
   91f74:	mov	r2, #544	; 0x220
   91f78:	mov	r3, #0
   91f7c:	ldr	r8, [r5, #4]
   91f80:	mov	r6, r1
   91f84:	bl	2416c <fputs@plt+0x1307c>
   91f88:	subs	r7, r0, #0
   91f8c:	moveq	r6, #7
   91f90:	beq	9206c <fputs@plt+0x80f7c>
   91f94:	mov	r3, #1
   91f98:	mov	r1, r6
   91f9c:	str	r4, [r7]
   91fa0:	add	r2, sp, #4
   91fa4:	str	r3, [r7, #428]	; 0x1ac
   91fa8:	strb	r3, [r7, #454]	; 0x1c6
   91fac:	bl	8d6b0 <fputs@plt+0x7c5c0>
   91fb0:	subs	r6, r0, #0
   91fb4:	bne	92000 <fputs@plt+0x80f10>
   91fb8:	ldr	r3, [r7, #488]	; 0x1e8
   91fbc:	cmp	r3, #0
   91fc0:	beq	92000 <fputs@plt+0x80f10>
   91fc4:	ldrb	r2, [r4, #69]	; 0x45
   91fc8:	cmp	r2, #0
   91fcc:	bne	92000 <fputs@plt+0x80f10>
   91fd0:	ldr	r2, [r3, #12]
   91fd4:	cmp	r2, #0
   91fd8:	bne	92000 <fputs@plt+0x80f10>
   91fdc:	ldrb	r2, [r3, #42]	; 0x2a
   91fe0:	tst	r2, #16
   91fe4:	bne	92000 <fputs@plt+0x80f10>
   91fe8:	ldr	r2, [r8, #4]
   91fec:	cmp	r2, #0
   91ff0:	beq	92090 <fputs@plt+0x80fa0>
   91ff4:	mov	r3, #1
   91ff8:	str	r3, [r5, #12]
   91ffc:	b	92034 <fputs@plt+0x80f44>
   92000:	ldr	r3, [sp, #4]
   92004:	cmp	r3, #0
   92008:	moveq	r2, r3
   9200c:	beq	92018 <fputs@plt+0x80f28>
   92010:	ldr	r2, [pc, #148]	; 920ac <fputs@plt+0x80fbc>
   92014:	add	r2, pc, r2
   92018:	mov	r1, #1
   9201c:	mov	r0, r4
   92020:	bl	3a4a8 <fputs@plt+0x293b8>
   92024:	mov	r0, r4
   92028:	ldr	r1, [sp, #4]
   9202c:	mov	r6, #1
   92030:	bl	19bf4 <fputs@plt+0x8b04>
   92034:	ldr	r0, [r7, #8]
   92038:	mov	r3, #0
   9203c:	strb	r3, [r7, #454]	; 0x1c6
   92040:	cmp	r0, r3
   92044:	beq	9204c <fputs@plt+0x80f5c>
   92048:	bl	5964c <fputs@plt+0x4855c>
   9204c:	mov	r0, r4
   92050:	ldr	r1, [r7, #488]	; 0x1e8
   92054:	bl	21e78 <fputs@plt+0x10d88>
   92058:	mov	r0, r7
   9205c:	bl	22398 <fputs@plt+0x112a8>
   92060:	mov	r1, r7
   92064:	mov	r0, r4
   92068:	bl	19bf4 <fputs@plt+0x8b04>
   9206c:	ldrb	r3, [r4, #69]	; 0x45
   92070:	cmp	r3, #0
   92074:	bne	92084 <fputs@plt+0x80f94>
   92078:	ldr	r0, [r4, #56]	; 0x38
   9207c:	and	r0, r0, r6
   92080:	b	91f5c <fputs@plt+0x80e6c>
   92084:	mov	r0, r4
   92088:	bl	210dc <fputs@plt+0xffec>
   9208c:	b	91f5c <fputs@plt+0x80e6c>
   92090:	ldrsh	r2, [r3, #34]	; 0x22
   92094:	ldr	r1, [r3, #4]
   92098:	str	r1, [r8, #4]
   9209c:	strh	r2, [r8, #34]	; 0x22
   920a0:	str	r6, [r3, #4]
   920a4:	strh	r6, [r3, #34]	; 0x22
   920a8:	b	91ff4 <fputs@plt+0x80f04>
   920ac:	andeq	r6, r0, r8, asr sp
   920b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   920b4:	mov	r5, r0
   920b8:	mov	r4, r1
   920bc:	ldr	r1, [r5, #20]
   920c0:	mov	r0, #0
   920c4:	strd	r6, [sp, #8]
   920c8:	strd	r8, [sp, #16]
   920cc:	mov	r9, r3
   920d0:	strd	sl, [sp, #24]
   920d4:	str	lr, [sp, #32]
   920d8:	sub	sp, sp, #36	; 0x24
   920dc:	cmp	r1, r0
   920e0:	str	r2, [sp]
   920e4:	str	r0, [sp, #28]
   920e8:	ble	92110 <fputs@plt+0x81020>
   920ec:	ldr	r3, [r5, #16]
   920f0:	add	r1, r3, r1, lsl #4
   920f4:	ldr	r2, [r3, #4]
   920f8:	add	r3, r3, #16
   920fc:	cmp	r2, #0
   92100:	ldmne	r2, {r0, r2}
   92104:	strne	r0, [r2, #4]
   92108:	cmp	r1, r3
   9210c:	bne	920f4 <fputs@plt+0x81004>
   92110:	add	r1, sp, #28
   92114:	mov	r0, r5
   92118:	bl	7a52c <fputs@plt+0x6943c>
   9211c:	subs	r6, r0, #0
   92120:	beq	921fc <fputs@plt+0x8110c>
   92124:	mov	r1, #0
   92128:	mov	r4, r1
   9212c:	mov	r2, r1
   92130:	mov	r3, r1
   92134:	mov	sl, r1
   92138:	mov	fp, r1
   9213c:	ldr	r0, [sp, #72]	; 0x48
   92140:	cmp	r0, #0
   92144:	strne	sl, [r0]
   92148:	ldr	r0, [sp, #76]	; 0x4c
   9214c:	cmp	r0, #0
   92150:	strne	r3, [r0]
   92154:	ldr	r3, [sp, #80]	; 0x50
   92158:	cmp	r3, #0
   9215c:	strne	r2, [r3]
   92160:	ldr	r3, [sp, #84]	; 0x54
   92164:	cmp	r3, #0
   92168:	strne	r4, [r3]
   9216c:	ldr	r3, [sp, #88]	; 0x58
   92170:	cmp	r3, #0
   92174:	strne	r1, [r3]
   92178:	orrs	r4, fp, r6
   9217c:	ldr	r3, [sp, #28]
   92180:	beq	92370 <fputs@plt+0x81280>
   92184:	movw	r4, #3082	; 0xc0a
   92188:	sub	r4, r6, r4
   9218c:	clz	r4, r4
   92190:	lsr	r4, r4, #5
   92194:	cmp	r3, #0
   92198:	moveq	r2, r3
   9219c:	beq	921a8 <fputs@plt+0x810b8>
   921a0:	ldr	r2, [pc, #792]	; 924c0 <fputs@plt+0x813d0>
   921a4:	add	r2, pc, r2
   921a8:	mov	r1, r6
   921ac:	mov	r0, r5
   921b0:	bl	3a4a8 <fputs@plt+0x293b8>
   921b4:	mov	r0, r5
   921b8:	ldr	r1, [sp, #28]
   921bc:	bl	19bf4 <fputs@plt+0x8b04>
   921c0:	ldrb	r3, [r5, #69]	; 0x45
   921c4:	cmp	r3, #0
   921c8:	moveq	r3, r4
   921cc:	movne	r3, #1
   921d0:	cmp	r3, #0
   921d4:	bne	92364 <fputs@plt+0x81274>
   921d8:	ldr	r0, [r5, #56]	; 0x38
   921dc:	and	r0, r0, r6
   921e0:	add	sp, sp, #36	; 0x24
   921e4:	ldrd	r4, [sp]
   921e8:	ldrd	r6, [sp, #8]
   921ec:	ldrd	r8, [sp, #16]
   921f0:	ldrd	sl, [sp, #24]
   921f4:	add	sp, sp, #32
   921f8:	pop	{pc}		; (ldr pc, [sp], #4)
   921fc:	mov	r2, r4
   92200:	mov	r0, r5
   92204:	ldr	r1, [sp]
   92208:	bl	16264 <fputs@plt+0x5174>
   9220c:	subs	fp, r0, #0
   92210:	beq	92124 <fputs@plt+0x81034>
   92214:	ldr	sl, [fp, #12]
   92218:	cmp	sl, #0
   9221c:	bne	92124 <fputs@plt+0x81034>
   92220:	cmp	r9, #0
   92224:	beq	9240c <fputs@plt+0x8131c>
   92228:	ldrsh	r3, [fp, #34]	; 0x22
   9222c:	subs	ip, r3, #0
   92230:	ble	92440 <fputs@plt+0x81350>
   92234:	ldr	r3, [pc, #648]	; 924c4 <fputs@plt+0x813d4>
   92238:	mov	r7, sl
   9223c:	str	r6, [sp, #8]
   92240:	ldrb	r2, [r9]
   92244:	str	fp, [sp, #12]
   92248:	ldr	lr, [pc, #632]	; 924c8 <fputs@plt+0x813d8>
   9224c:	add	r3, pc, r3
   92250:	str	sl, [sp, #16]
   92254:	mov	sl, ip
   92258:	mov	r0, r3
   9225c:	ldr	r1, [fp, #4]
   92260:	add	r3, r3, r2
   92264:	mov	fp, r0
   92268:	str	r5, [sp, #20]
   9226c:	ldrb	r2, [r3, #336]	; 0x150
   92270:	add	lr, pc, lr
   92274:	mov	r8, r1
   92278:	mov	r5, r1
   9227c:	mov	r6, r2
   92280:	ldr	r0, [r5, r7, lsl #4]
   92284:	str	r8, [sp, #4]
   92288:	ldrb	r3, [r0]
   9228c:	add	r2, fp, r3
   92290:	ldrb	r2, [r2, #336]	; 0x150
   92294:	cmp	r2, r6
   92298:	bne	922d8 <fputs@plt+0x811e8>
   9229c:	cmp	r3, #0
   922a0:	beq	923a4 <fputs@plt+0x812b4>
   922a4:	mov	ip, r9
   922a8:	mov	r1, r0
   922ac:	b	922b8 <fputs@plt+0x811c8>
   922b0:	cmp	r2, #0
   922b4:	beq	923a4 <fputs@plt+0x812b4>
   922b8:	ldrb	r2, [r1, #1]!
   922bc:	ldrb	r3, [ip, #1]!
   922c0:	add	r4, lr, r2
   922c4:	ldrb	r4, [r4, #336]	; 0x150
   922c8:	add	r3, lr, r3
   922cc:	ldrb	r3, [r3, #336]	; 0x150
   922d0:	cmp	r4, r3
   922d4:	beq	922b0 <fputs@plt+0x811c0>
   922d8:	add	r7, r7, #1
   922dc:	add	r8, r8, #16
   922e0:	cmp	r7, sl
   922e4:	bne	92280 <fputs@plt+0x81190>
   922e8:	ldr	r6, [sp, #8]
   922ec:	ldr	fp, [sp, #12]
   922f0:	ldr	sl, [sp, #16]
   922f4:	ldr	r5, [sp, #20]
   922f8:	ldrb	r1, [fp, #42]	; 0x2a
   922fc:	ands	r4, r1, #32
   92300:	str	r1, [sp, #8]
   92304:	bne	92124 <fputs@plt+0x81034>
   92308:	mov	r0, r9
   9230c:	bl	1c3a4 <fputs@plt+0xb2b4>
   92310:	cmp	r0, #0
   92314:	beq	92124 <fputs@plt+0x81034>
   92318:	ldrsh	r8, [fp, #32]
   9231c:	cmp	r8, #0
   92320:	mov	r7, r8
   92324:	blt	9246c <fputs@plt+0x8137c>
   92328:	ldr	r3, [fp, #4]
   9232c:	ldr	r1, [sp, #8]
   92330:	adds	r2, r3, r8, lsl #4
   92334:	str	r2, [sp, #4]
   92338:	bne	92494 <fputs@plt+0x813a4>
   9233c:	ldr	r3, [pc, #392]	; 924cc <fputs@plt+0x813dc>
   92340:	mov	r4, #1
   92344:	ldr	sl, [pc, #388]	; 924d0 <fputs@plt+0x813e0>
   92348:	ldr	r1, [sp, #4]
   9234c:	add	r3, pc, r3
   92350:	add	r3, r3, #3024	; 0xbd0
   92354:	add	sl, pc, sl
   92358:	add	r3, r3, #8
   9235c:	mov	r2, r1
   92360:	b	9213c <fputs@plt+0x8104c>
   92364:	mov	r0, r5
   92368:	bl	210dc <fputs@plt+0xffec>
   9236c:	b	921e0 <fputs@plt+0x810f0>
   92370:	mov	r1, r3
   92374:	mov	r0, r5
   92378:	bl	19bf4 <fputs@plt+0x8b04>
   9237c:	ldr	r1, [pc, #336]	; 924d4 <fputs@plt+0x813e4>
   92380:	mov	r3, r9
   92384:	mov	r0, r5
   92388:	mov	r6, #1
   9238c:	ldr	r2, [sp]
   92390:	add	r1, pc, r1
   92394:	bl	44c0c <fputs@plt+0x33b1c>
   92398:	mov	r3, r0
   9239c:	str	r0, [sp, #28]
   923a0:	b	92194 <fputs@plt+0x810a4>
   923a4:	ldrb	r4, [r8, #15]
   923a8:	ldr	r6, [sp, #8]
   923ac:	ldr	fp, [sp, #12]
   923b0:	tst	r4, #4
   923b4:	ldr	sl, [sp, #16]
   923b8:	ldr	r5, [sp, #20]
   923bc:	ldrsh	r8, [fp, #32]
   923c0:	beq	923cc <fputs@plt+0x812dc>
   923c4:	bl	1e3b4 <fputs@plt+0xd2c4>
   923c8:	mov	sl, r0
   923cc:	ldr	r3, [sp, #4]
   923d0:	and	r4, r4, #1
   923d4:	ldrb	r2, [r3, #12]
   923d8:	ldr	r3, [r3, #8]
   923dc:	adds	r2, r2, #0
   923e0:	movne	r2, #1
   923e4:	cmp	r8, r7
   923e8:	movne	r1, #0
   923ec:	beq	92434 <fputs@plt+0x81344>
   923f0:	cmp	r3, #0
   923f4:	bne	9213c <fputs@plt+0x8104c>
   923f8:	ldr	r3, [pc, #216]	; 924d8 <fputs@plt+0x813e8>
   923fc:	add	r3, pc, r3
   92400:	add	r3, r3, #3024	; 0xbd0
   92404:	add	r3, r3, #8
   92408:	b	9213c <fputs@plt+0x8104c>
   9240c:	ldr	r3, [pc, #200]	; 924dc <fputs@plt+0x813ec>
   92410:	mov	r1, r9
   92414:	mov	r2, r9
   92418:	mov	r4, #1
   9241c:	ldr	sl, [pc, #188]	; 924e0 <fputs@plt+0x813f0>
   92420:	add	r3, pc, r3
   92424:	add	r3, r3, #3024	; 0xbd0
   92428:	add	sl, pc, sl
   9242c:	add	r3, r3, #8
   92430:	b	9213c <fputs@plt+0x8104c>
   92434:	ldrb	r1, [fp, #42]	; 0x2a
   92438:	ubfx	r1, r1, #3, #1
   9243c:	b	923f0 <fputs@plt+0x81300>
   92440:	beq	922f8 <fputs@plt+0x81208>
   92444:	ldr	r3, [pc, #152]	; 924e4 <fputs@plt+0x813f4>
   92448:	mov	r1, sl
   9244c:	mov	r2, sl
   92450:	mov	r4, #1
   92454:	ldr	sl, [pc, #140]	; 924e8 <fputs@plt+0x813f8>
   92458:	add	r3, pc, r3
   9245c:	add	r3, r3, #3024	; 0xbd0
   92460:	add	sl, pc, sl
   92464:	add	r3, r3, #8
   92468:	b	9213c <fputs@plt+0x8104c>
   9246c:	ldr	r3, [pc, #120]	; 924ec <fputs@plt+0x813fc>
   92470:	mov	r1, r4
   92474:	mov	r4, #1
   92478:	mov	r2, r1
   9247c:	ldr	sl, [pc, #108]	; 924f0 <fputs@plt+0x81400>
   92480:	add	r3, pc, r3
   92484:	add	r3, r3, #3024	; 0xbd0
   92488:	add	sl, pc, sl
   9248c:	add	r3, r3, #8
   92490:	b	9213c <fputs@plt+0x8104c>
   92494:	ldrb	r4, [r2, #15]
   92498:	ldr	r0, [r3, r8, lsl #4]
   9249c:	tst	r4, #4
   924a0:	bne	923c4 <fputs@plt+0x812d4>
   924a4:	ldr	r3, [sp, #4]
   924a8:	and	r4, r4, #1
   924ac:	ldrb	r2, [r3, #12]
   924b0:	ldr	r3, [r3, #8]
   924b4:	adds	r2, r2, #0
   924b8:	movne	r2, #1
   924bc:	b	92438 <fputs@plt+0x81348>
   924c0:	andeq	r6, r0, r8, asr #23
   924c4:	muleq	r0, ip, r8
   924c8:	andeq	r3, r0, r8, ror r8
   924cc:	muleq	r0, ip, r7
   924d0:	andeq	r2, r0, r4, lsr #1
   924d4:	andeq	sl, r0, r8, lsl r0
   924d8:	andeq	r3, r0, ip, ror #13
   924dc:	andeq	r3, r0, r8, asr #13
   924e0:	ldrdeq	r1, [r0], -r0
   924e4:	muleq	r0, r0, r6
   924e8:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   924ec:	andeq	r3, r0, r8, ror #12
   924f0:	andeq	r1, r0, r0, ror pc
   924f4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   924f8:	mov	r4, #0
   924fc:	strd	r6, [sp, #8]
   92500:	mov	r6, r3
   92504:	strd	r8, [sp, #16]
   92508:	mov	r8, r2
   9250c:	mov	r2, #0
   92510:	str	sl, [sp, #24]
   92514:	mov	r9, r0
   92518:	mov	sl, r1
   9251c:	str	lr, [sp, #28]
   92520:	sub	sp, sp, #40	; 0x28
   92524:	mov	r0, #80	; 0x50
   92528:	ldr	r7, [sp, #72]	; 0x48
   9252c:	mov	r1, #0
   92530:	str	r2, [r8]
   92534:	ldr	r5, [sp, #76]	; 0x4c
   92538:	str	r4, [sp, #16]
   9253c:	str	r4, [sp, #24]
   92540:	cmp	r7, r2
   92544:	str	r4, [sp, #28]
   92548:	str	r4, [sp, #36]	; 0x24
   9254c:	strne	r2, [r7]
   92550:	cmp	r3, #0
   92554:	mov	r2, #20
   92558:	movne	r3, #0
   9255c:	str	r2, [sp, #20]
   92560:	strne	r3, [r6]
   92564:	cmp	r5, #0
   92568:	movne	r3, #0
   9256c:	strne	r3, [r5]
   92570:	mov	r3, #1
   92574:	str	r3, [sp, #32]
   92578:	bl	2bea4 <fputs@plt+0x1adb4>
   9257c:	cmp	r0, r4
   92580:	str	r0, [sp, #12]
   92584:	beq	92648 <fputs@plt+0x81558>
   92588:	ldr	r2, [pc, #296]	; 926b8 <fputs@plt+0x815c8>
   9258c:	add	r3, sp, #12
   92590:	mov	r1, sl
   92594:	str	r4, [r0]
   92598:	mov	r0, r9
   9259c:	str	r5, [sp]
   925a0:	add	r2, pc, r2
   925a4:	bl	79af8 <fputs@plt+0x68a08>
   925a8:	uxtb	r2, r0
   925ac:	mov	r4, r0
   925b0:	ldr	r0, [sp, #12]
   925b4:	cmp	r2, #4
   925b8:	ldr	r3, [sp, #32]
   925bc:	str	r3, [r0]
   925c0:	beq	92658 <fputs@plt+0x81568>
   925c4:	ldr	r0, [sp, #16]
   925c8:	bl	19898 <fputs@plt+0x87a8>
   925cc:	cmp	r4, #0
   925d0:	bne	926a8 <fputs@plt+0x815b8>
   925d4:	ldr	r0, [sp, #12]
   925d8:	ldr	r3, [sp, #20]
   925dc:	ldr	r2, [sp, #32]
   925e0:	cmp	r3, r2
   925e4:	bhi	92628 <fputs@plt+0x81538>
   925e8:	cmp	r7, #0
   925ec:	add	r0, r0, #4
   925f0:	ldrne	r3, [sp, #28]
   925f4:	str	r0, [r8]
   925f8:	strne	r3, [r7]
   925fc:	cmp	r6, #0
   92600:	ldrne	r3, [sp, #24]
   92604:	strne	r3, [r6]
   92608:	mov	r0, r4
   9260c:	add	sp, sp, #40	; 0x28
   92610:	ldrd	r4, [sp]
   92614:	ldrd	r6, [sp, #8]
   92618:	ldrd	r8, [sp, #16]
   9261c:	ldr	sl, [sp, #24]
   92620:	add	sp, sp, #28
   92624:	pop	{pc}		; (ldr pc, [sp], #4)
   92628:	lsl	r2, r2, #2
   9262c:	mov	r3, r4
   92630:	bl	2bf48 <fputs@plt+0x1ae58>
   92634:	cmp	r0, #0
   92638:	bne	925e8 <fputs@plt+0x814f8>
   9263c:	ldr	r0, [sp, #12]
   92640:	add	r0, r0, #4
   92644:	bl	2ab0c <fputs@plt+0x19a1c>
   92648:	mov	r3, #7
   9264c:	mov	r4, r3
   92650:	str	r3, [r9, #52]	; 0x34
   92654:	b	92608 <fputs@plt+0x81518>
   92658:	add	r0, r0, #4
   9265c:	bl	2ab0c <fputs@plt+0x19a1c>
   92660:	ldr	r3, [sp, #16]
   92664:	cmp	r3, #0
   92668:	beq	9269c <fputs@plt+0x815ac>
   9266c:	cmp	r5, #0
   92670:	beq	92694 <fputs@plt+0x815a4>
   92674:	ldr	r0, [r5]
   92678:	bl	19898 <fputs@plt+0x87a8>
   9267c:	ldr	r0, [pc, #56]	; 926bc <fputs@plt+0x815cc>
   92680:	ldr	r1, [sp, #16]
   92684:	add	r0, pc, r0
   92688:	bl	48364 <fputs@plt+0x37274>
   9268c:	ldr	r3, [sp, #16]
   92690:	str	r0, [r5]
   92694:	mov	r0, r3
   92698:	bl	19898 <fputs@plt+0x87a8>
   9269c:	ldr	r4, [sp, #36]	; 0x24
   926a0:	str	r4, [r9, #52]	; 0x34
   926a4:	b	92608 <fputs@plt+0x81518>
   926a8:	ldr	r0, [sp, #12]
   926ac:	add	r0, r0, #4
   926b0:	bl	2ab0c <fputs@plt+0x19a1c>
   926b4:	b	92608 <fputs@plt+0x81518>
   926b8:			; <UNDEFINED> instruction: 0xfffb654c
   926bc:	andeq	r6, r0, r8, ror #13
   926c0:	cmp	r2, #0
   926c4:	strd	r4, [sp, #-16]!
   926c8:	str	r6, [sp, #8]
   926cc:	moveq	r6, #7
   926d0:	str	lr, [sp, #12]
   926d4:	sub	sp, sp, #16
   926d8:	beq	9271c <fputs@plt+0x8162c>
   926dc:	mov	ip, #0
   926e0:	mov	r5, r1
   926e4:	add	r3, sp, #12
   926e8:	mov	r1, r2
   926ec:	mvn	r2, #0
   926f0:	str	ip, [sp]
   926f4:	mov	r4, r0
   926f8:	bl	8e1f0 <fputs@plt+0x7d100>
   926fc:	cmp	r0, #0
   92700:	bne	92734 <fputs@plt+0x81644>
   92704:	ldr	r0, [sp, #12]
   92708:	bl	78a40 <fputs@plt+0x67950>
   9270c:	ldr	r0, [sp, #12]
   92710:	bl	5964c <fputs@plt+0x4855c>
   92714:	subs	r6, r0, #0
   92718:	bne	9276c <fputs@plt+0x8167c>
   9271c:	mov	r0, r6
   92720:	add	sp, sp, #16
   92724:	ldrd	r4, [sp]
   92728:	ldr	r6, [sp, #8]
   9272c:	add	sp, sp, #12
   92730:	pop	{pc}		; (ldr pc, [sp], #4)
   92734:	mov	r0, r4
   92738:	bl	5b038 <fputs@plt+0x49f48>
   9273c:	mov	r6, r0
   92740:	mov	r0, r4
   92744:	ldr	r1, [r5]
   92748:	bl	19bf4 <fputs@plt+0x8b04>
   9274c:	mov	r1, r6
   92750:	mov	r0, r4
   92754:	bl	24d24 <fputs@plt+0x13c34>
   92758:	str	r0, [r5]
   9275c:	mov	r0, r4
   92760:	bl	5b26c <fputs@plt+0x4a17c>
   92764:	mov	r6, r0
   92768:	b	9271c <fputs@plt+0x8162c>
   9276c:	mov	r1, r5
   92770:	mov	r0, r4
   92774:	bl	5b108 <fputs@plt+0x4a018>
   92778:	b	9271c <fputs@plt+0x8162c>
   9277c:	mov	ip, #0
   92780:	strd	r4, [sp, #-16]!
   92784:	mov	r5, r0
   92788:	str	r6, [sp, #8]
   9278c:	mov	r6, r1
   92790:	mov	r1, r2
   92794:	str	lr, [sp, #12]
   92798:	sub	sp, sp, #16
   9279c:	mvn	r2, #0
   927a0:	add	r3, sp, #12
   927a4:	str	ip, [sp]
   927a8:	bl	8e1f0 <fputs@plt+0x7d100>
   927ac:	subs	r4, r0, #0
   927b0:	beq	927d4 <fputs@plt+0x816e4>
   927b4:	b	927f8 <fputs@plt+0x81708>
   927b8:	bl	33290 <fputs@plt+0x221a0>
   927bc:	mov	r2, r0
   927c0:	mov	r1, r6
   927c4:	mov	r0, r5
   927c8:	bl	926c0 <fputs@plt+0x815d0>
   927cc:	subs	r4, r0, #0
   927d0:	bne	92810 <fputs@plt+0x81720>
   927d4:	ldr	r0, [sp, #12]
   927d8:	bl	78a40 <fputs@plt+0x67950>
   927dc:	cmp	r0, #100	; 0x64
   927e0:	mov	r1, #0
   927e4:	ldr	r0, [sp, #12]
   927e8:	beq	927b8 <fputs@plt+0x816c8>
   927ec:	bl	5964c <fputs@plt+0x4855c>
   927f0:	subs	r4, r0, #0
   927f4:	bne	92820 <fputs@plt+0x81730>
   927f8:	mov	r0, r4
   927fc:	add	sp, sp, #16
   92800:	ldrd	r4, [sp]
   92804:	ldr	r6, [sp, #8]
   92808:	add	sp, sp, #12
   9280c:	pop	{pc}		; (ldr pc, [sp], #4)
   92810:	ldr	r0, [sp, #12]
   92814:	bl	5964c <fputs@plt+0x4855c>
   92818:	cmp	r0, #0
   9281c:	beq	927f8 <fputs@plt+0x81708>
   92820:	mov	r1, r6
   92824:	mov	r0, r5
   92828:	bl	5b108 <fputs@plt+0x4a018>
   9282c:	b	927f8 <fputs@plt+0x81708>
   92830:	strd	r4, [sp, #-36]!	; 0xffffffdc
   92834:	mov	r5, r2
   92838:	strd	r6, [sp, #8]
   9283c:	strd	r8, [sp, #16]
   92840:	strd	sl, [sp, #24]
   92844:	str	lr, [sp, #32]
   92848:	sub	sp, sp, #44	; 0x2c
   9284c:	str	r0, [sp, #12]
   92850:	bl	2a0a8 <fputs@plt+0x18fb8>
   92854:	mov	r3, #0
   92858:	mov	r4, r0
   9285c:	ldr	r0, [r5]
   92860:	str	r3, [sp, #20]
   92864:	str	r3, [sp, #24]
   92868:	str	r3, [sp, #32]
   9286c:	bl	32e54 <fputs@plt+0x21d64>
   92870:	mov	r6, r0
   92874:	ldr	r0, [r5, #4]
   92878:	bl	32e54 <fputs@plt+0x21d64>
   9287c:	cmp	r6, #0
   92880:	mov	r5, r0
   92884:	beq	92a38 <fputs@plt+0x81948>
   92888:	cmp	r5, #0
   9288c:	beq	92a48 <fputs@plt+0x81958>
   92890:	ldr	r9, [r4, #20]
   92894:	ldr	r2, [r4, #120]	; 0x78
   92898:	add	r3, r2, #1
   9289c:	cmp	r3, r9
   928a0:	blt	92a54 <fputs@plt+0x81964>
   928a4:	ldrb	r3, [r4, #67]	; 0x43
   928a8:	cmp	r3, #0
   928ac:	beq	92b84 <fputs@plt+0x81a94>
   928b0:	cmp	r9, #0
   928b4:	ldr	r1, [r4, #16]
   928b8:	ble	9293c <fputs@plt+0x8184c>
   928bc:	ldr	r3, [pc, #1392]	; 92e34 <fputs@plt+0x81d44>
   928c0:	mov	r8, #0
   928c4:	ldrb	r2, [r5]
   928c8:	ldr	lr, [pc, #1384]	; 92e38 <fputs@plt+0x81d48>
   928cc:	add	r3, pc, r3
   928d0:	mov	fp, r3
   928d4:	add	r3, r3, r2
   928d8:	ldrb	sl, [r3, #336]	; 0x150
   928dc:	add	lr, pc, lr
   928e0:	ldr	r0, [r1, r8, lsl #4]
   928e4:	ldrb	r3, [r0]
   928e8:	add	r2, fp, r3
   928ec:	ldrb	r2, [r2, #336]	; 0x150
   928f0:	cmp	r2, sl
   928f4:	bne	92930 <fputs@plt+0x81840>
   928f8:	cmp	r3, #0
   928fc:	beq	929f8 <fputs@plt+0x81908>
   92900:	mov	ip, r5
   92904:	b	92910 <fputs@plt+0x81820>
   92908:	cmp	r2, #0
   9290c:	beq	929f8 <fputs@plt+0x81908>
   92910:	ldrb	r2, [r0, #1]!
   92914:	ldrb	r3, [ip, #1]!
   92918:	add	r7, lr, r2
   9291c:	ldrb	r7, [r7, #336]	; 0x150
   92920:	add	r3, lr, r3
   92924:	ldrb	r3, [r3, #336]	; 0x150
   92928:	cmp	r7, r3
   9292c:	beq	92908 <fputs@plt+0x81818>
   92930:	add	r8, r8, #1
   92934:	cmp	r9, r8
   92938:	bne	928e0 <fputs@plt+0x817f0>
   9293c:	add	r3, r4, #392	; 0x188
   92940:	cmp	r1, r3
   92944:	beq	92b9c <fputs@plt+0x81aac>
   92948:	add	r2, r9, #1
   9294c:	mov	r3, #0
   92950:	lsl	r2, r2, #4
   92954:	mov	r0, r4
   92958:	bl	2c064 <fputs@plt+0x1af74>
   9295c:	cmp	r0, #0
   92960:	beq	929dc <fputs@plt+0x818ec>
   92964:	ldr	r1, [r4, #20]
   92968:	mov	ip, #0
   9296c:	add	r3, sp, #36	; 0x24
   92970:	str	r0, [r4, #16]
   92974:	add	r2, sp, #28
   92978:	add	r7, r0, r1, lsl #4
   9297c:	str	ip, [r0, r1, lsl #4]
   92980:	mov	r1, r6
   92984:	str	ip, [r7, #4]
   92988:	str	ip, [r7, #8]
   9298c:	str	ip, [r7, #12]
   92990:	add	ip, sp, #20
   92994:	ldr	r0, [r4]
   92998:	ldr	lr, [r4, #48]	; 0x30
   9299c:	ldr	r0, [r0, #16]
   929a0:	str	ip, [sp]
   929a4:	add	ip, sp, #24
   929a8:	str	ip, [sp, #4]
   929ac:	str	lr, [sp, #28]
   929b0:	bl	483a4 <fputs@plt+0x372b4>
   929b4:	subs	r9, r0, #0
   929b8:	beq	92a6c <fputs@plt+0x8197c>
   929bc:	cmp	r9, #7
   929c0:	beq	92bfc <fputs@plt+0x81b0c>
   929c4:	mvn	r2, #0
   929c8:	ldr	r0, [sp, #12]
   929cc:	ldr	r1, [sp, #24]
   929d0:	bl	2cbe4 <fputs@plt+0x1baf4>
   929d4:	ldr	r0, [sp, #24]
   929d8:	bl	19898 <fputs@plt+0x87a8>
   929dc:	add	sp, sp, #44	; 0x2c
   929e0:	ldrd	r4, [sp]
   929e4:	ldrd	r6, [sp, #8]
   929e8:	ldrd	r8, [sp, #16]
   929ec:	ldrd	sl, [sp, #24]
   929f0:	add	sp, sp, #32
   929f4:	pop	{pc}		; (ldr pc, [sp], #4)
   929f8:	ldr	r1, [pc, #1084]	; 92e3c <fputs@plt+0x81d4c>
   929fc:	mov	r2, r5
   92a00:	mov	r0, r4
   92a04:	add	r1, pc, r1
   92a08:	bl	44c0c <fputs@plt+0x33b1c>
   92a0c:	str	r0, [sp, #32]
   92a10:	cmp	r0, #0
   92a14:	beq	929dc <fputs@plt+0x818ec>
   92a18:	mov	r1, r0
   92a1c:	mvn	r2, #0
   92a20:	ldr	r0, [sp, #12]
   92a24:	bl	2cbe4 <fputs@plt+0x1baf4>
   92a28:	mov	r0, r4
   92a2c:	ldr	r1, [sp, #32]
   92a30:	bl	19bf4 <fputs@plt+0x8b04>
   92a34:	b	929dc <fputs@plt+0x818ec>
   92a38:	ldr	r6, [pc, #1024]	; 92e40 <fputs@plt+0x81d50>
   92a3c:	cmp	r5, #0
   92a40:	add	r6, pc, r6
   92a44:	bne	92890 <fputs@plt+0x817a0>
   92a48:	ldr	r5, [pc, #1012]	; 92e44 <fputs@plt+0x81d54>
   92a4c:	add	r5, pc, r5
   92a50:	b	92890 <fputs@plt+0x817a0>
   92a54:	ldr	r1, [pc, #1004]	; 92e48 <fputs@plt+0x81d58>
   92a58:	mov	r0, r4
   92a5c:	add	r1, pc, r1
   92a60:	bl	44c0c <fputs@plt+0x33b1c>
   92a64:	str	r0, [sp, #32]
   92a68:	b	92a10 <fputs@plt+0x81920>
   92a6c:	add	r3, r7, #4
   92a70:	mov	r2, r4
   92a74:	ldr	r1, [sp, #20]
   92a78:	ldr	ip, [sp, #28]
   92a7c:	ldr	r0, [sp, #36]	; 0x24
   92a80:	orr	ip, ip, #256	; 0x100
   92a84:	stm	sp, {r9, ip}
   92a88:	str	ip, [sp, #28]
   92a8c:	bl	5cb50 <fputs@plt+0x4ba60>
   92a90:	mov	r8, r0
   92a94:	ldr	r0, [sp, #20]
   92a98:	bl	19898 <fputs@plt+0x87a8>
   92a9c:	ldr	r3, [r4, #20]
   92aa0:	cmp	r8, #19
   92aa4:	add	r3, r3, #1
   92aa8:	str	r3, [r4, #20]
   92aac:	beq	92d84 <fputs@plt+0x81c94>
   92ab0:	cmp	r8, #0
   92ab4:	beq	92c1c <fputs@plt+0x81b2c>
   92ab8:	mov	r3, #3
   92abc:	movw	r9, #3082	; 0xc0a
   92ac0:	mov	r1, r5
   92ac4:	mov	r0, r4
   92ac8:	strb	r3, [r7, #8]
   92acc:	bl	24d24 <fputs@plt+0x13c34>
   92ad0:	cmp	r8, r9
   92ad4:	cmpne	r8, #7
   92ad8:	ldr	r1, [r4, #20]
   92adc:	moveq	r9, #1
   92ae0:	movne	r9, #0
   92ae4:	str	r0, [r7]
   92ae8:	ldr	r3, [r4, #16]
   92aec:	sub	r5, r1, #1
   92af0:	lsl	r7, r5, #4
   92af4:	add	r3, r3, r7
   92af8:	ldr	r0, [r3, #4]
   92afc:	cmp	r0, #0
   92b00:	beq	92b1c <fputs@plt+0x81a2c>
   92b04:	bl	57a3c <fputs@plt+0x4694c>
   92b08:	ldr	r3, [r4, #16]
   92b0c:	mov	r2, #0
   92b10:	add	r3, r3, r7
   92b14:	str	r2, [r3, #4]
   92b18:	str	r2, [r3, #12]
   92b1c:	mov	r0, r4
   92b20:	bl	22cac <fputs@plt+0x11bbc>
   92b24:	cmp	r9, #0
   92b28:	str	r5, [r4, #20]
   92b2c:	beq	92dc8 <fputs@plt+0x81cd8>
   92b30:	ldr	r3, [r4, #68]	; 0x44
   92b34:	bic	r3, r3, #-16777216	; 0xff000000
   92b38:	bic	r3, r3, #255	; 0xff
   92b3c:	cmp	r3, #0
   92b40:	bne	92b4c <fputs@plt+0x81a5c>
   92b44:	mov	r0, r4
   92b48:	bl	1a178 <fputs@plt+0x9088>
   92b4c:	mov	r0, r4
   92b50:	ldr	r1, [sp, #32]
   92b54:	bl	19bf4 <fputs@plt+0x8b04>
   92b58:	ldr	r1, [pc, #748]	; 92e4c <fputs@plt+0x81d5c>
   92b5c:	mov	r0, r4
   92b60:	add	r1, pc, r1
   92b64:	bl	44c0c <fputs@plt+0x33b1c>
   92b68:	str	r0, [sp, #32]
   92b6c:	cmp	r0, #0
   92b70:	bne	92dd4 <fputs@plt+0x81ce4>
   92b74:	mov	r1, r8
   92b78:	ldr	r0, [sp, #12]
   92b7c:	bl	2d020 <fputs@plt+0x1bf30>
   92b80:	b	929dc <fputs@plt+0x818ec>
   92b84:	ldr	r1, [pc, #708]	; 92e50 <fputs@plt+0x81d60>
   92b88:	mov	r0, r4
   92b8c:	add	r1, pc, r1
   92b90:	bl	44c0c <fputs@plt+0x33b1c>
   92b94:	str	r0, [sp, #32]
   92b98:	b	92a10 <fputs@plt+0x81920>
   92b9c:	mov	r2, #48	; 0x30
   92ba0:	mov	r3, #0
   92ba4:	mov	r0, r4
   92ba8:	bl	22e00 <fputs@plt+0x11d10>
   92bac:	cmp	r0, #0
   92bb0:	beq	929dc <fputs@plt+0x818ec>
   92bb4:	ldr	r3, [r4, #16]
   92bb8:	ldr	lr, [r3]
   92bbc:	ldr	ip, [r3, #4]
   92bc0:	ldr	r1, [r3, #8]
   92bc4:	ldr	r2, [r3, #12]
   92bc8:	str	lr, [r0]
   92bcc:	str	ip, [r0, #4]
   92bd0:	str	r1, [r0, #8]
   92bd4:	str	r2, [r0, #12]
   92bd8:	ldr	lr, [r3, #16]
   92bdc:	ldr	ip, [r3, #20]
   92be0:	ldr	r1, [r3, #24]
   92be4:	ldr	r2, [r3, #28]
   92be8:	str	lr, [r0, #16]
   92bec:	str	ip, [r0, #20]
   92bf0:	str	r1, [r0, #24]
   92bf4:	str	r2, [r0, #28]
   92bf8:	b	92964 <fputs@plt+0x81874>
   92bfc:	ldr	r3, [r4, #68]	; 0x44
   92c00:	bic	r3, r3, #-16777216	; 0xff000000
   92c04:	bic	r3, r3, #255	; 0xff
   92c08:	cmp	r3, #0
   92c0c:	bne	929c4 <fputs@plt+0x818d4>
   92c10:	mov	r0, r4
   92c14:	bl	1a178 <fputs@plt+0x9088>
   92c18:	b	929c4 <fputs@plt+0x818d4>
   92c1c:	mov	r0, r4
   92c20:	ldr	r1, [r7, #4]
   92c24:	bl	24c3c <fputs@plt+0x13b4c>
   92c28:	cmp	r0, #0
   92c2c:	str	r0, [r7, #12]
   92c30:	moveq	r8, #7
   92c34:	beq	92c6c <fputs@plt+0x81b7c>
   92c38:	ldrb	r3, [r0, #76]	; 0x4c
   92c3c:	cmp	r3, #0
   92c40:	beq	92c6c <fputs@plt+0x81b7c>
   92c44:	ldrb	r2, [r0, #77]	; 0x4d
   92c48:	ldrb	r3, [r4, #66]	; 0x42
   92c4c:	cmp	r2, r3
   92c50:	beq	92c6c <fputs@plt+0x81b7c>
   92c54:	ldr	r1, [pc, #504]	; 92e54 <fputs@plt+0x81d64>
   92c58:	mov	r0, r4
   92c5c:	mov	r8, #1
   92c60:	add	r1, pc, r1
   92c64:	bl	44c0c <fputs@plt+0x33b1c>
   92c68:	str	r0, [sp, #32]
   92c6c:	ldr	r0, [r7, #4]
   92c70:	ldm	r0, {r1, r3}
   92c74:	ldr	r2, [r3]
   92c78:	str	r1, [r3, #4]
   92c7c:	ldrb	r1, [r2, #13]
   92c80:	cmp	r1, #0
   92c84:	bne	92cac <fputs@plt+0x81bbc>
   92c88:	ldr	r1, [r2, #216]	; 0xd8
   92c8c:	cmp	r1, #0
   92c90:	beq	92ca0 <fputs@plt+0x81bb0>
   92c94:	ldrb	r1, [r1, #43]	; 0x2b
   92c98:	cmp	r1, #2
   92c9c:	beq	92cac <fputs@plt+0x81bbc>
   92ca0:	ldrb	r3, [r4, #71]	; 0x47
   92ca4:	strb	r3, [r2, #4]
   92ca8:	ldr	r3, [r0, #4]
   92cac:	ldr	r1, [r4, #16]
   92cb0:	ldrh	r2, [r3, #22]
   92cb4:	ldr	r1, [r1, #4]
   92cb8:	bic	r2, r2, #4
   92cbc:	uxth	r2, r2
   92cc0:	cmp	r1, #0
   92cc4:	beq	92df4 <fputs@plt+0x81d04>
   92cc8:	ldm	r1, {r1, ip}
   92ccc:	ldrh	lr, [ip, #22]
   92cd0:	str	r1, [ip, #4]
   92cd4:	ldr	r1, [r0]
   92cd8:	tst	lr, #4
   92cdc:	orrne	r2, r2, #4
   92ce0:	str	r1, [r3, #4]
   92ce4:	strh	r2, [r3, #22]
   92ce8:	ldr	r1, [r4, #24]
   92cec:	ldr	r0, [r3]
   92cf0:	and	r1, r1, #56	; 0x38
   92cf4:	orr	r1, r1, #3
   92cf8:	bl	15404 <fputs@plt+0x4314>
   92cfc:	mov	r3, #3
   92d00:	mov	r1, r5
   92d04:	mov	r0, r4
   92d08:	strb	r3, [r7, #8]
   92d0c:	bl	24d24 <fputs@plt+0x13c34>
   92d10:	cmp	r8, #0
   92d14:	str	r0, [r7]
   92d18:	bne	92e20 <fputs@plt+0x81d30>
   92d1c:	cmp	r0, #0
   92d20:	ldr	r1, [r4, #20]
   92d24:	beq	92dbc <fputs@plt+0x81ccc>
   92d28:	cmp	r1, #0
   92d2c:	ble	92d54 <fputs@plt+0x81c64>
   92d30:	ldr	r3, [r4, #16]
   92d34:	add	r1, r3, r1, lsl #4
   92d38:	ldr	r2, [r3, #4]
   92d3c:	add	r3, r3, #16
   92d40:	cmp	r2, #0
   92d44:	ldmne	r2, {r0, r2}
   92d48:	strne	r0, [r2, #4]
   92d4c:	cmp	r1, r3
   92d50:	bne	92d38 <fputs@plt+0x81c48>
   92d54:	add	r1, sp, #32
   92d58:	mov	r0, r4
   92d5c:	bl	7a52c <fputs@plt+0x6943c>
   92d60:	subs	r8, r0, #0
   92d64:	beq	929dc <fputs@plt+0x818ec>
   92d68:	movw	r9, #3082	; 0xc0a
   92d6c:	ldr	r1, [r4, #20]
   92d70:	cmp	r8, r9
   92d74:	cmpne	r8, #7
   92d78:	moveq	r9, #1
   92d7c:	movne	r9, #0
   92d80:	b	92ae8 <fputs@plt+0x819f8>
   92d84:	ldr	r1, [pc, #204]	; 92e58 <fputs@plt+0x81d68>
   92d88:	mov	r0, r4
   92d8c:	mov	r8, #1
   92d90:	add	r1, pc, r1
   92d94:	bl	44c0c <fputs@plt+0x33b1c>
   92d98:	mov	r3, #3
   92d9c:	mov	r1, r5
   92da0:	str	r0, [sp, #32]
   92da4:	mov	r0, r4
   92da8:	strb	r3, [r7, #8]
   92dac:	bl	24d24 <fputs@plt+0x13c34>
   92db0:	ldr	r1, [r4, #20]
   92db4:	str	r0, [r7]
   92db8:	b	92ae8 <fputs@plt+0x819f8>
   92dbc:	mov	r9, #1
   92dc0:	mov	r8, #7
   92dc4:	b	92ae8 <fputs@plt+0x819f8>
   92dc8:	ldr	r0, [sp, #32]
   92dcc:	cmp	r0, #0
   92dd0:	beq	92e04 <fputs@plt+0x81d14>
   92dd4:	mov	r1, r0
   92dd8:	mvn	r2, #0
   92ddc:	ldr	r0, [sp, #12]
   92de0:	bl	2cbe4 <fputs@plt+0x1baf4>
   92de4:	mov	r0, r4
   92de8:	ldr	r1, [sp, #32]
   92dec:	bl	19bf4 <fputs@plt+0x8b04>
   92df0:	b	92b74 <fputs@plt+0x81a84>
   92df4:	ldr	r1, [r0]
   92df8:	str	r1, [r3, #4]
   92dfc:	strh	r2, [r3, #22]
   92e00:	b	92ce8 <fputs@plt+0x81bf8>
   92e04:	ldr	r1, [pc, #80]	; 92e5c <fputs@plt+0x81d6c>
   92e08:	mov	r2, r6
   92e0c:	mov	r0, r4
   92e10:	add	r1, pc, r1
   92e14:	bl	44c0c <fputs@plt+0x33b1c>
   92e18:	str	r0, [sp, #32]
   92e1c:	b	92b6c <fputs@plt+0x81a7c>
   92e20:	sub	r9, r8, #7
   92e24:	ldr	r1, [r4, #20]
   92e28:	clz	r9, r9
   92e2c:	lsr	r9, r9, #5
   92e30:	b	92ae8 <fputs@plt+0x819f8>
   92e34:	andeq	r3, r0, ip, lsl r2
   92e38:	andeq	r3, r0, ip, lsl #4
   92e3c:	andeq	r9, r0, r0, asr sl
   92e40:	andeq	r1, r0, ip, lsr fp
   92e44:	andeq	r1, r0, r0, lsr fp
   92e48:	andeq	r9, r0, r8, ror #18
   92e4c:	andeq	r6, r0, r4, lsl #22
   92e50:	andeq	r9, r0, r0, ror #16
   92e54:	andeq	r8, r0, r4, ror #1
   92e58:	andeq	r9, r0, r8, lsl #13
   92e5c:	andeq	r9, r0, r8, lsr #12
   92e60:	strd	r4, [sp, #-36]!	; 0xffffffdc
   92e64:	strd	r6, [sp, #8]
   92e68:	strd	r8, [sp, #16]
   92e6c:	mov	r8, r1
   92e70:	mov	r1, #0
   92e74:	strd	sl, [sp, #24]
   92e78:	str	lr, [sp, #32]
   92e7c:	sub	sp, sp, #44	; 0x2c
   92e80:	str	r1, [r8]
   92e84:	str	r0, [sp, #12]
   92e88:	str	r3, [sp, #16]
   92e8c:	str	r2, [sp, #20]
   92e90:	str	r1, [sp, #28]
   92e94:	str	r1, [sp, #32]
   92e98:	bl	2b584 <fputs@plt+0x1a494>
   92e9c:	cmp	r0, #0
   92ea0:	bne	93178 <fputs@plt+0x82088>
   92ea4:	ldr	r2, [sp, #20]
   92ea8:	mov	r3, #70	; 0x46
   92eac:	and	r1, r2, #7
   92eb0:	asr	r3, r3, r1
   92eb4:	ands	r3, r3, #1
   92eb8:	beq	93218 <fputs@plt+0x82128>
   92ebc:	ldr	r1, [pc, #1404]	; 93440 <fputs@plt+0x82350>
   92ec0:	add	r1, pc, r1
   92ec4:	ldr	r5, [r1, #4]
   92ec8:	cmp	r5, #0
   92ecc:	bne	93194 <fputs@plt+0x820a4>
   92ed0:	tst	r2, #262144	; 0x40000
   92ed4:	bicne	r2, r2, #131072	; 0x20000
   92ed8:	bne	92ef0 <fputs@plt+0x81e00>
   92edc:	ldr	r3, [pc, #1376]	; 93444 <fputs@plt+0x82354>
   92ee0:	add	r3, pc, r3
   92ee4:	ldr	r3, [r3, #220]	; 0xdc
   92ee8:	cmp	r3, #0
   92eec:	orrne	r2, r2, #131072	; 0x20000
   92ef0:	mov	r3, #231	; 0xe7
   92ef4:	movt	r3, #65526	; 0xfff6
   92ef8:	and	r3, r3, r2
   92efc:	mov	r0, #464	; 0x1d0
   92f00:	mov	r1, #0
   92f04:	str	r3, [sp, #20]
   92f08:	bl	2601c <fputs@plt+0x14f2c>
   92f0c:	subs	r4, r0, #0
   92f10:	beq	93140 <fputs@plt+0x82050>
   92f14:	ldr	r6, [pc, #1324]	; 93448 <fputs@plt+0x82358>
   92f18:	add	r2, r4, #392	; 0x188
   92f1c:	mov	ip, #2
   92f20:	movw	r1, #30982	; 0x7906
   92f24:	movt	r1, #61499	; 0xf03b
   92f28:	str	r2, [r4, #16]
   92f2c:	mov	lr, #255	; 0xff
   92f30:	cmp	r5, #0
   92f34:	str	ip, [r4, #20]
   92f38:	movne	r3, #8
   92f3c:	mov	r9, #1
   92f40:	ldr	r0, [pc, #1284]	; 9344c <fputs@plt+0x8235c>
   92f44:	mov	r5, #0
   92f48:	add	r6, pc, r6
   92f4c:	str	r1, [r4, #80]	; 0x50
   92f50:	add	r2, r6, #3216	; 0xc90
   92f54:	ldr	r7, [r2, #12]
   92f58:	add	r6, r6, #3024	; 0xbd0
   92f5c:	str	lr, [r4, #56]	; 0x38
   92f60:	mvn	lr, #0
   92f64:	ldr	ip, [r6, #200]	; 0xc8
   92f68:	add	r6, r6, #8
   92f6c:	add	r0, pc, r0
   92f70:	strne	r3, [r4, #12]
   92f74:	mov	r3, r5
   92f78:	ldr	r1, [r2, #16]
   92f7c:	strb	r9, [r4, #67]	; 0x43
   92f80:	str	r7, [r4, #96]	; 0x60
   92f84:	str	ip, [r4, #92]	; 0x5c
   92f88:	ldr	ip, [r2, #20]
   92f8c:	str	r1, [r4, #100]	; 0x64
   92f90:	ldr	r7, [r2, #24]
   92f94:	ldr	r1, [r2, #28]
   92f98:	str	ip, [r4, #104]	; 0x68
   92f9c:	ldr	ip, [r2, #32]
   92fa0:	str	r7, [r4, #108]	; 0x6c
   92fa4:	ldr	r7, [r2, #36]	; 0x24
   92fa8:	str	r1, [r4, #112]	; 0x70
   92fac:	ldr	r1, [r2, #48]	; 0x30
   92fb0:	str	ip, [r4, #116]	; 0x74
   92fb4:	ldr	ip, [r2, #44]	; 0x2c
   92fb8:	str	r7, [r4, #120]	; 0x78
   92fbc:	ldr	r7, [r2, #40]	; 0x28
   92fc0:	add	r2, r2, #8
   92fc4:	ldr	r2, [r2, #44]	; 0x2c
   92fc8:	str	r1, [r4, #132]	; 0x84
   92fcc:	mov	r1, r6
   92fd0:	ldrd	sl, [r0, #176]	; 0xb0
   92fd4:	mov	r0, r4
   92fd8:	str	ip, [r4, #128]	; 0x80
   92fdc:	mvn	ip, #-2147483648	; 0x80000000
   92fe0:	strd	sl, [r4, #40]	; 0x28
   92fe4:	str	r7, [r4, #124]	; 0x7c
   92fe8:	str	r2, [r4, #136]	; 0x88
   92fec:	mov	r2, r9
   92ff0:	strb	lr, [r4, #72]	; 0x48
   92ff4:	ldr	lr, [r4, #24]
   92ff8:	str	r5, [r4, #76]	; 0x4c
   92ffc:	ldr	r7, [pc, #1100]	; 93450 <fputs@plt+0x82360>
   93000:	str	ip, [r4, #140]	; 0x8c
   93004:	str	r5, [r4, #320]	; 0x140
   93008:	orr	lr, lr, #9437184	; 0x900000
   9300c:	str	r5, [r4, #324]	; 0x144
   93010:	orr	lr, lr, #96	; 0x60
   93014:	add	r7, pc, r7
   93018:	str	lr, [r4, #24]
   9301c:	str	r5, [r4, #328]	; 0x148
   93020:	str	r5, [r4, #332]	; 0x14c
   93024:	str	r5, [r4, #364]	; 0x16c
   93028:	str	r5, [r4, #368]	; 0x170
   9302c:	str	r5, [r4, #372]	; 0x174
   93030:	str	r5, [r4, #376]	; 0x178
   93034:	str	r7, [sp]
   93038:	str	r5, [sp, #4]
   9303c:	bl	3a888 <fputs@plt+0x29798>
   93040:	mov	r1, r6
   93044:	mov	r3, r5
   93048:	str	r7, [sp]
   9304c:	mov	r2, #3
   93050:	mov	r0, r4
   93054:	str	r5, [sp, #4]
   93058:	bl	3a888 <fputs@plt+0x29798>
   9305c:	mov	r2, #2
   93060:	mov	r1, r6
   93064:	str	r7, [sp]
   93068:	mov	r3, r5
   9306c:	mov	r0, r4
   93070:	str	r5, [sp, #4]
   93074:	bl	3a888 <fputs@plt+0x29798>
   93078:	ldr	ip, [pc, #980]	; 93454 <fputs@plt+0x82364>
   9307c:	mov	r3, r5
   93080:	mov	r2, r9
   93084:	mov	r0, r4
   93088:	str	r5, [sp, #4]
   9308c:	ldr	r1, [pc, #964]	; 93458 <fputs@plt+0x82368>
   93090:	add	ip, pc, ip
   93094:	add	r1, pc, r1
   93098:	str	ip, [sp]
   9309c:	bl	3a888 <fputs@plt+0x29798>
   930a0:	ldr	r1, [pc, #948]	; 9345c <fputs@plt+0x8236c>
   930a4:	mov	r2, r9
   930a8:	mov	r3, r9
   930ac:	mov	r0, r4
   930b0:	str	r7, [sp]
   930b4:	str	r5, [sp, #4]
   930b8:	add	r1, pc, r1
   930bc:	bl	3a888 <fputs@plt+0x29798>
   930c0:	ldrb	r2, [r4, #69]	; 0x45
   930c4:	cmp	r2, r5
   930c8:	bne	93140 <fputs@plt+0x82050>
   930cc:	mov	r1, r6
   930d0:	mov	r0, r4
   930d4:	bl	24214 <fputs@plt+0x13124>
   930d8:	str	r0, [r4, #8]
   930dc:	mov	r3, r4
   930e0:	add	r2, sp, #20
   930e4:	ldr	ip, [sp, #20]
   930e8:	ldr	r1, [sp, #12]
   930ec:	ldr	r0, [sp, #16]
   930f0:	str	ip, [r4, #48]	; 0x30
   930f4:	add	ip, sp, #28
   930f8:	str	ip, [sp]
   930fc:	add	ip, sp, #32
   93100:	str	ip, [sp, #4]
   93104:	bl	483a4 <fputs@plt+0x372b4>
   93108:	subs	r1, r0, #0
   9310c:	beq	931cc <fputs@plt+0x820dc>
   93110:	cmp	r1, #7
   93114:	beq	93330 <fputs@plt+0x82240>
   93118:	ldr	r3, [sp, #32]
   9311c:	cmp	r3, #0
   93120:	moveq	r2, r3
   93124:	beq	93130 <fputs@plt+0x82040>
   93128:	ldr	r2, [pc, #816]	; 93460 <fputs@plt+0x82370>
   9312c:	add	r2, pc, r2
   93130:	mov	r0, r4
   93134:	bl	3a4a8 <fputs@plt+0x293b8>
   93138:	ldr	r0, [sp, #32]
   9313c:	bl	19898 <fputs@plt+0x87a8>
   93140:	mov	r0, r4
   93144:	bl	5b26c <fputs@plt+0x4a17c>
   93148:	cmp	r0, #7
   9314c:	mov	r5, r0
   93150:	beq	931bc <fputs@plt+0x820cc>
   93154:	cmp	r0, #0
   93158:	beq	93168 <fputs@plt+0x82078>
   9315c:	movw	r3, #4752	; 0x1290
   93160:	movt	r3, #19319	; 0x4b77
   93164:	str	r3, [r4, #80]	; 0x50
   93168:	str	r4, [r8]
   9316c:	ldr	r0, [sp, #28]
   93170:	bl	19898 <fputs@plt+0x87a8>
   93174:	uxtb	r0, r5
   93178:	add	sp, sp, #44	; 0x2c
   9317c:	ldrd	r4, [sp]
   93180:	ldrd	r6, [sp, #8]
   93184:	ldrd	r8, [sp, #16]
   93188:	ldrd	sl, [sp, #24]
   9318c:	add	sp, sp, #32
   93190:	pop	{pc}		; (ldr pc, [sp], #4)
   93194:	tst	r2, #32768	; 0x8000
   93198:	movne	r5, r0
   9319c:	bne	92ed0 <fputs@plt+0x81de0>
   931a0:	tst	r2, #65536	; 0x10000
   931a4:	ldreq	r5, [r1, #8]
   931a8:	movne	r5, r3
   931ac:	tst	r2, #262144	; 0x40000
   931b0:	bicne	r2, r2, #131072	; 0x20000
   931b4:	bne	92ef0 <fputs@plt+0x81e00>
   931b8:	b	92edc <fputs@plt+0x81dec>
   931bc:	mov	r0, r4
   931c0:	mov	r4, #0
   931c4:	bl	5a98c <fputs@plt+0x4989c>
   931c8:	b	93168 <fputs@plt+0x82078>
   931cc:	ldr	ip, [sp, #20]
   931d0:	mov	r2, r4
   931d4:	ldr	r0, [r4]
   931d8:	ldr	r3, [r4, #16]
   931dc:	orr	ip, ip, #256	; 0x100
   931e0:	stm	sp, {r1, ip}
   931e4:	ldr	r1, [sp, #28]
   931e8:	add	r3, r3, #4
   931ec:	bl	5cb50 <fputs@plt+0x4ba60>
   931f0:	subs	r3, r0, #0
   931f4:	beq	93228 <fputs@plt+0x82138>
   931f8:	movw	r2, #3082	; 0xc0a
   931fc:	mov	r0, r4
   93200:	cmp	r3, r2
   93204:	moveq	r3, #7
   93208:	mov	r1, r3
   9320c:	str	r3, [r4, #52]	; 0x34
   93210:	bl	2105c <fputs@plt+0xff6c>
   93214:	b	93140 <fputs@plt+0x82050>
   93218:	movw	r0, #4855	; 0x12f7
   9321c:	movt	r0, #2
   93220:	bl	3642c <fputs@plt+0x2533c>
   93224:	b	93178 <fputs@plt+0x82088>
   93228:	ldr	r5, [r4, #16]
   9322c:	mov	r0, r4
   93230:	ldr	r1, [r5, #4]
   93234:	ldrd	r2, [r1]
   93238:	str	r2, [r3, #4]
   9323c:	bl	24c3c <fputs@plt+0x13b4c>
   93240:	str	r0, [r5, #12]
   93244:	mov	r1, #0
   93248:	mov	r0, r4
   9324c:	ldrb	r3, [r4, #69]	; 0x45
   93250:	ldr	r5, [r4, #16]
   93254:	cmp	r3, #0
   93258:	ldreq	r3, [r5, #12]
   9325c:	ldrbeq	r3, [r3, #77]	; 0x4d
   93260:	strbeq	r3, [r4, #66]	; 0x42
   93264:	bl	24c3c <fputs@plt+0x13b4c>
   93268:	ldr	r2, [pc, #500]	; 93464 <fputs@plt+0x82374>
   9326c:	mov	r3, #3
   93270:	mov	ip, #1
   93274:	ldr	r1, [r4, #16]
   93278:	str	r0, [r5, #28]
   9327c:	movw	r0, #42647	; 0xa697
   93280:	movt	r0, #41001	; 0xa029
   93284:	add	r2, pc, r2
   93288:	str	r2, [r1]
   9328c:	strb	r3, [r1, #8]
   93290:	ldr	r3, [pc, #464]	; 93468 <fputs@plt+0x82378>
   93294:	ldr	r2, [r4, #16]
   93298:	add	r3, pc, r3
   9329c:	str	r3, [r2, #16]
   932a0:	strb	ip, [r2, #24]
   932a4:	ldrb	r1, [r4, #69]	; 0x45
   932a8:	str	r0, [r4, #80]	; 0x50
   932ac:	cmp	r1, #0
   932b0:	bne	93140 <fputs@plt+0x82050>
   932b4:	ldr	r3, [r4, #240]	; 0xf0
   932b8:	str	r1, [r4, #52]	; 0x34
   932bc:	cmp	r3, #0
   932c0:	beq	932cc <fputs@plt+0x821dc>
   932c4:	mov	r0, r4
   932c8:	bl	2105c <fputs@plt+0xff6c>
   932cc:	ldr	r1, [pc, #408]	; 9346c <fputs@plt+0x8237c>
   932d0:	mov	r2, #2
   932d4:	mov	r0, r4
   932d8:	add	r1, pc, r1
   932dc:	bl	5acb4 <fputs@plt+0x49bc4>
   932e0:	cmp	r0, #7
   932e4:	beq	93350 <fputs@plt+0x82260>
   932e8:	mov	r0, r4
   932ec:	bl	5b26c <fputs@plt+0x4a17c>
   932f0:	subs	r5, r0, #0
   932f4:	beq	93370 <fputs@plt+0x82280>
   932f8:	mov	r1, r5
   932fc:	mov	r0, r4
   93300:	str	r5, [r4, #52]	; 0x34
   93304:	bl	2105c <fputs@plt+0xff6c>
   93308:	ldr	r3, [pc, #352]	; 93470 <fputs@plt+0x82380>
   9330c:	mov	r1, #0
   93310:	mov	r0, r4
   93314:	add	r3, pc, r3
   93318:	ldrd	r2, [r3, #28]
   9331c:	bl	28214 <fputs@plt+0x17124>
   93320:	mov	r1, #1000	; 0x3e8
   93324:	mov	r0, r4
   93328:	bl	5adfc <fputs@plt+0x49d0c>
   9332c:	b	93140 <fputs@plt+0x82050>
   93330:	ldr	r3, [r4, #68]	; 0x44
   93334:	bic	r3, r3, #-16777216	; 0xff000000
   93338:	bic	r3, r3, #255	; 0xff
   9333c:	cmp	r3, r5
   93340:	bne	93118 <fputs@plt+0x82028>
   93344:	mov	r0, r4
   93348:	bl	1a178 <fputs@plt+0x9088>
   9334c:	b	93118 <fputs@plt+0x82028>
   93350:	ldr	r3, [r4, #68]	; 0x44
   93354:	bic	r3, r3, #-16777216	; 0xff000000
   93358:	bic	r3, r3, #255	; 0xff
   9335c:	cmp	r3, #0
   93360:	bne	932e8 <fputs@plt+0x821f8>
   93364:	mov	r0, r4
   93368:	bl	1a178 <fputs@plt+0x9088>
   9336c:	b	932e8 <fputs@plt+0x821f8>
   93370:	ldr	r3, [pc, #252]	; 93474 <fputs@plt+0x82384>
   93374:	add	r3, pc, r3
   93378:	ldr	r3, [r3, #336]	; 0x150
   9337c:	cmp	r3, #0
   93380:	beq	933c0 <fputs@plt+0x822d0>
   93384:	ldr	r6, [pc, #236]	; 93478 <fputs@plt+0x82388>
   93388:	ldr	r7, [pc, #236]	; 9347c <fputs@plt+0x8238c>
   9338c:	add	r6, pc, r6
   93390:	add	r6, r6, #2960	; 0xb90
   93394:	add	r7, pc, r7
   93398:	add	r6, r6, #12
   9339c:	cmp	r5, r3
   933a0:	mov	r2, r6
   933a4:	add	r1, sp, #36	; 0x24
   933a8:	mov	r0, r4
   933ac:	mov	ip, #0
   933b0:	bcc	933d4 <fputs@plt+0x822e4>
   933b4:	mov	r0, ip
   933b8:	str	ip, [sp, #36]	; 0x24
   933bc:	bl	19898 <fputs@plt+0x87a8>
   933c0:	mov	r0, r4
   933c4:	bl	5b26c <fputs@plt+0x4a17c>
   933c8:	cmp	r0, #0
   933cc:	beq	93308 <fputs@plt+0x82218>
   933d0:	b	93140 <fputs@plt+0x82050>
   933d4:	ldr	r3, [r7, #340]	; 0x154
   933d8:	ldr	r3, [r3, r5, lsl #2]
   933dc:	str	ip, [sp, #36]	; 0x24
   933e0:	cmp	r3, #0
   933e4:	beq	93434 <fputs@plt+0x82344>
   933e8:	blx	r3
   933ec:	cmp	r0, #0
   933f0:	bne	93410 <fputs@plt+0x82320>
   933f4:	ldr	r0, [sp, #36]	; 0x24
   933f8:	bl	19898 <fputs@plt+0x87a8>
   933fc:	ldr	r3, [pc, #124]	; 93480 <fputs@plt+0x82390>
   93400:	add	r5, r5, #1
   93404:	add	r3, pc, r3
   93408:	ldr	r3, [r3, #336]	; 0x150
   9340c:	b	9339c <fputs@plt+0x822ac>
   93410:	ldr	r2, [pc, #108]	; 93484 <fputs@plt+0x82394>
   93414:	mov	r1, r0
   93418:	mov	r0, r4
   9341c:	ldr	r3, [sp, #36]	; 0x24
   93420:	add	r2, pc, r2
   93424:	bl	3a4a8 <fputs@plt+0x293b8>
   93428:	ldr	r0, [sp, #36]	; 0x24
   9342c:	bl	19898 <fputs@plt+0x87a8>
   93430:	b	933c0 <fputs@plt+0x822d0>
   93434:	mov	r0, r3
   93438:	bl	19898 <fputs@plt+0x87a8>
   9343c:	b	933fc <fputs@plt+0x8230c>
   93440:			; <UNDEFINED> instruction: 0x0001c2b8
   93444:	muleq	r1, r8, r2
   93448:	andeq	r2, r0, r0, lsr #23
   9344c:	andeq	ip, r1, ip, lsl #4
   93450:			; <UNDEFINED> instruction: 0xfff85f1c
   93454:			; <UNDEFINED> instruction: 0xfff96cb8
   93458:	andeq	r7, r0, ip, asr #5
   9345c:			; <UNDEFINED> instruction: 0x000093bc
   93460:	andeq	r5, r0, r0, asr #24
   93464:	strdeq	r9, [r0], -r8
   93468:	andeq	r5, r0, r0, ror #15
   9346c:	andeq	r9, r0, ip, lsr #3
   93470:	andeq	fp, r1, r4, ror #28
   93474:	ldrdeq	r0, [r2], -r4
   93478:	andeq	r4, r0, r4, asr r7
   9347c:			; <UNDEFINED> instruction: 0x000204b4
   93480:	andeq	r0, r2, r4, asr #8
   93484:	andeq	r9, r0, ip, rrx
   93488:	mov	r3, #0
   9348c:	mov	r2, #6
   93490:	b	92e60 <fputs@plt+0x81d70>
   93494:	b	92e60 <fputs@plt+0x81d70>
   93498:	mov	r3, #0
   9349c:	strd	r4, [sp, #-20]!	; 0xffffffec
   934a0:	mov	r4, r0
   934a4:	strd	r6, [sp, #8]
   934a8:	mov	r7, r1
   934ac:	str	lr, [sp, #16]
   934b0:	sub	sp, sp, #12
   934b4:	str	r3, [r1]
   934b8:	bl	2b584 <fputs@plt+0x1a494>
   934bc:	subs	r5, r0, #0
   934c0:	bne	93544 <fputs@plt+0x82454>
   934c4:	cmp	r4, #0
   934c8:	beq	9355c <fputs@plt+0x8246c>
   934cc:	mov	r2, #40	; 0x28
   934d0:	mov	r3, #0
   934d4:	mov	r0, #0
   934d8:	bl	2416c <fputs@plt+0x1307c>
   934dc:	subs	r6, r0, #0
   934e0:	beq	93508 <fputs@plt+0x82418>
   934e4:	mov	r2, #1
   934e8:	mov	ip, #0
   934ec:	mov	r1, r4
   934f0:	mov	r3, #2
   934f4:	strh	r2, [r6, #8]
   934f8:	mvn	r2, #0
   934fc:	str	ip, [r6, #32]
   93500:	str	ip, [sp]
   93504:	bl	2c78c <fputs@plt+0x1b69c>
   93508:	mov	r1, #1
   9350c:	mov	r0, r6
   93510:	bl	32e14 <fputs@plt+0x21d24>
   93514:	cmp	r0, #0
   93518:	moveq	r5, #7
   9351c:	beq	9353c <fputs@plt+0x8244c>
   93520:	mov	r3, #0
   93524:	mov	r2, #6
   93528:	mov	r1, r7
   9352c:	bl	92e60 <fputs@plt+0x81d70>
   93530:	subs	r5, r0, #0
   93534:	uxtbne	r5, r5
   93538:	beq	93570 <fputs@plt+0x82480>
   9353c:	mov	r0, r6
   93540:	bl	20ad4 <fputs@plt+0xf9e4>
   93544:	mov	r0, r5
   93548:	add	sp, sp, #12
   9354c:	ldrd	r4, [sp]
   93550:	ldrd	r6, [sp, #8]
   93554:	add	sp, sp, #16
   93558:	pop	{pc}		; (ldr pc, [sp], #4)
   9355c:	ldr	r4, [pc, #64]	; 935a4 <fputs@plt+0x824b4>
   93560:	add	r4, pc, r4
   93564:	add	r4, r4, #3824	; 0xef0
   93568:	add	r4, r4, #4
   9356c:	b	934cc <fputs@plt+0x823dc>
   93570:	ldr	r3, [r7]
   93574:	ldr	r2, [r3, #16]
   93578:	ldr	r2, [r2, #12]
   9357c:	ldrh	r2, [r2, #78]	; 0x4e
   93580:	tst	r2, #1
   93584:	bne	9353c <fputs@plt+0x8244c>
   93588:	mov	r2, #2
   9358c:	strb	r2, [r3, #66]	; 0x42
   93590:	ldr	r3, [r7]
   93594:	ldr	r3, [r3, #16]
   93598:	ldr	r3, [r3, #12]
   9359c:	strb	r2, [r3, #77]	; 0x4d
   935a0:	b	9353c <fputs@plt+0x8244c>
   935a4:	andeq	r4, r0, r0, lsl #11
   935a8:	strd	r4, [sp, #-12]!
   935ac:	mov	r5, r2
   935b0:	mov	r4, r3
   935b4:	str	lr, [sp, #8]
   935b8:	sub	sp, sp, #12
   935bc:	bl	5bcb4 <fputs@plt+0x4abc4>
   935c0:	cmp	r0, #0
   935c4:	beq	935d8 <fputs@plt+0x824e8>
   935c8:	mov	r1, sp
   935cc:	bl	1f148 <fputs@plt+0xe058>
   935d0:	cmp	r0, #0
   935d4:	beq	935f0 <fputs@plt+0x82500>
   935d8:	mov	r0, r5
   935dc:	mov	r1, r4
   935e0:	add	sp, sp, #12
   935e4:	ldrd	r4, [sp]
   935e8:	add	sp, sp, #8
   935ec:	pop	{pc}		; (ldr pc, [sp], #4)
   935f0:	ldrd	r0, [sp]
   935f4:	add	sp, sp, #12
   935f8:	ldrd	r4, [sp]
   935fc:	add	sp, sp, #8
   93600:	pop	{pc}		; (ldr pc, [sp], #4)
   93604:	str	r4, [sp, #-8]!
   93608:	str	lr, [sp, #4]
   9360c:	bl	17840 <fputs@plt+0x6750>
   93610:	cmp	r0, #0
   93614:	beq	93630 <fputs@plt+0x82540>
   93618:	ldr	r3, [r0, #4]
   9361c:	ldr	r3, [r3]
   93620:	ldrb	r2, [r3, #16]
   93624:	cmp	r2, #0
   93628:	bne	9363c <fputs@plt+0x8254c>
   9362c:	ldr	r0, [r3, #176]	; 0xb0
   93630:	ldr	r4, [sp]
   93634:	add	sp, sp, #4
   93638:	pop	{pc}		; (ldr pc, [sp], #4)
   9363c:	ldr	r0, [pc, #12]	; 93650 <fputs@plt+0x82560>
   93640:	ldr	r4, [sp]
   93644:	add	sp, sp, #4
   93648:	add	r0, pc, r0
   9364c:	pop	{pc}		; (ldr pc, [sp], #4)
   93650:	andeq	r0, r0, r4, lsr pc
   93654:	str	r4, [sp, #-8]!
   93658:	str	lr, [sp, #4]
   9365c:	bl	17840 <fputs@plt+0x6750>
   93660:	cmp	r0, #0
   93664:	ldr	r4, [sp]
   93668:	add	sp, sp, #4
   9366c:	mvneq	r0, #0
   93670:	ldrne	r3, [r0, #4]
   93674:	ldrhne	r0, [r3, #22]
   93678:	andne	r0, r0, #1
   9367c:	pop	{pc}		; (ldr pc, [sp], #4)
   93680:	eor	r1, r1, #-2147483648	; 0x80000000
   93684:	b	9368c <fputs@plt+0x8259c>
   93688:	eor	r3, r3, #-2147483648	; 0x80000000
   9368c:	push	{r4, r5, lr}
   93690:	lsl	r4, r1, #1
   93694:	lsl	r5, r3, #1
   93698:	teq	r4, r5
   9369c:	teqeq	r0, r2
   936a0:	orrsne	ip, r4, r0
   936a4:	orrsne	ip, r5, r2
   936a8:	mvnsne	ip, r4, asr #21
   936ac:	mvnsne	ip, r5, asr #21
   936b0:	beq	9389c <fputs@plt+0x827ac>
   936b4:	lsr	r4, r4, #21
   936b8:	rsbs	r5, r4, r5, lsr #21
   936bc:	rsblt	r5, r5, #0
   936c0:	ble	936e0 <fputs@plt+0x825f0>
   936c4:	add	r4, r4, r5
   936c8:	eor	r2, r0, r2
   936cc:	eor	r3, r1, r3
   936d0:	eor	r0, r2, r0
   936d4:	eor	r1, r3, r1
   936d8:	eor	r2, r0, r2
   936dc:	eor	r3, r1, r3
   936e0:	cmp	r5, #54	; 0x36
   936e4:	pophi	{r4, r5, pc}
   936e8:	tst	r1, #-2147483648	; 0x80000000
   936ec:	lsl	r1, r1, #12
   936f0:	mov	ip, #1048576	; 0x100000
   936f4:	orr	r1, ip, r1, lsr #12
   936f8:	beq	93704 <fputs@plt+0x82614>
   936fc:	rsbs	r0, r0, #0
   93700:	rsc	r1, r1, #0
   93704:	tst	r3, #-2147483648	; 0x80000000
   93708:	lsl	r3, r3, #12
   9370c:	orr	r3, ip, r3, lsr #12
   93710:	beq	9371c <fputs@plt+0x8262c>
   93714:	rsbs	r2, r2, #0
   93718:	rsc	r3, r3, #0
   9371c:	teq	r4, r5
   93720:	beq	93884 <fputs@plt+0x82794>
   93724:	sub	r4, r4, #1
   93728:	rsbs	lr, r5, #32
   9372c:	blt	93748 <fputs@plt+0x82658>
   93730:	lsl	ip, r2, lr
   93734:	adds	r0, r0, r2, lsr r5
   93738:	adc	r1, r1, #0
   9373c:	adds	r0, r0, r3, lsl lr
   93740:	adcs	r1, r1, r3, asr r5
   93744:	b	93764 <fputs@plt+0x82674>
   93748:	sub	r5, r5, #32
   9374c:	add	lr, lr, #32
   93750:	cmp	r2, #1
   93754:	lsl	ip, r3, lr
   93758:	orrcs	ip, ip, #2
   9375c:	adds	r0, r0, r3, asr r5
   93760:	adcs	r1, r1, r3, asr #31
   93764:	and	r5, r1, #-2147483648	; 0x80000000
   93768:	bpl	93778 <fputs@plt+0x82688>
   9376c:	rsbs	ip, ip, #0
   93770:	rscs	r0, r0, #0
   93774:	rsc	r1, r1, #0
   93778:	cmp	r1, #1048576	; 0x100000
   9377c:	bcc	937bc <fputs@plt+0x826cc>
   93780:	cmp	r1, #2097152	; 0x200000
   93784:	bcc	937a4 <fputs@plt+0x826b4>
   93788:	lsrs	r1, r1, #1
   9378c:	rrxs	r0, r0
   93790:	rrx	ip, ip
   93794:	add	r4, r4, #1
   93798:	lsl	r2, r4, #21
   9379c:	cmn	r2, #4194304	; 0x400000
   937a0:	bcs	938fc <fputs@plt+0x8280c>
   937a4:	cmp	ip, #-2147483648	; 0x80000000
   937a8:	lsrseq	ip, r0, #1
   937ac:	adcs	r0, r0, #0
   937b0:	adc	r1, r1, r4, lsl #20
   937b4:	orr	r1, r1, r5
   937b8:	pop	{r4, r5, pc}
   937bc:	lsls	ip, ip, #1
   937c0:	adcs	r0, r0, r0
   937c4:	adc	r1, r1, r1
   937c8:	tst	r1, #1048576	; 0x100000
   937cc:	sub	r4, r4, #1
   937d0:	bne	937a4 <fputs@plt+0x826b4>
   937d4:	teq	r1, #0
   937d8:	moveq	r1, r0
   937dc:	moveq	r0, #0
   937e0:	clz	r3, r1
   937e4:	addeq	r3, r3, #32
   937e8:	sub	r3, r3, #11
   937ec:	subs	r2, r3, #32
   937f0:	bge	93814 <fputs@plt+0x82724>
   937f4:	adds	r2, r2, #12
   937f8:	ble	93810 <fputs@plt+0x82720>
   937fc:	add	ip, r2, #20
   93800:	rsb	r2, r2, #12
   93804:	lsl	r0, r1, ip
   93808:	lsr	r1, r1, r2
   9380c:	b	93824 <fputs@plt+0x82734>
   93810:	add	r2, r2, #20
   93814:	rsble	ip, r2, #32
   93818:	lsl	r1, r1, r2
   9381c:	orrle	r1, r1, r0, lsr ip
   93820:	lslle	r0, r0, r2
   93824:	subs	r4, r4, r3
   93828:	addge	r1, r1, r4, lsl #20
   9382c:	orrge	r1, r1, r5
   93830:	popge	{r4, r5, pc}
   93834:	mvn	r4, r4
   93838:	subs	r4, r4, #31
   9383c:	bge	93878 <fputs@plt+0x82788>
   93840:	adds	r4, r4, #12
   93844:	bgt	93860 <fputs@plt+0x82770>
   93848:	add	r4, r4, #20
   9384c:	rsb	r2, r4, #32
   93850:	lsr	r0, r0, r4
   93854:	orr	r0, r0, r1, lsl r2
   93858:	orr	r1, r5, r1, lsr r4
   9385c:	pop	{r4, r5, pc}
   93860:	rsb	r4, r4, #12
   93864:	rsb	r2, r4, #32
   93868:	lsr	r0, r0, r2
   9386c:	orr	r0, r0, r1, lsl r4
   93870:	mov	r1, r5
   93874:	pop	{r4, r5, pc}
   93878:	lsr	r0, r1, r4
   9387c:	mov	r1, r5
   93880:	pop	{r4, r5, pc}
   93884:	teq	r4, #0
   93888:	eor	r3, r3, #1048576	; 0x100000
   9388c:	eoreq	r1, r1, #1048576	; 0x100000
   93890:	addeq	r4, r4, #1
   93894:	subne	r5, r5, #1
   93898:	b	93724 <fputs@plt+0x82634>
   9389c:	mvns	ip, r4, asr #21
   938a0:	mvnsne	ip, r5, asr #21
   938a4:	beq	9390c <fputs@plt+0x8281c>
   938a8:	teq	r4, r5
   938ac:	teqeq	r0, r2
   938b0:	beq	938c4 <fputs@plt+0x827d4>
   938b4:	orrs	ip, r4, r0
   938b8:	moveq	r1, r3
   938bc:	moveq	r0, r2
   938c0:	pop	{r4, r5, pc}
   938c4:	teq	r1, r3
   938c8:	movne	r1, #0
   938cc:	movne	r0, #0
   938d0:	popne	{r4, r5, pc}
   938d4:	lsrs	ip, r4, #21
   938d8:	bne	938ec <fputs@plt+0x827fc>
   938dc:	lsls	r0, r0, #1
   938e0:	adcs	r1, r1, r1
   938e4:	orrcs	r1, r1, #-2147483648	; 0x80000000
   938e8:	pop	{r4, r5, pc}
   938ec:	adds	r4, r4, #4194304	; 0x400000
   938f0:	addcc	r1, r1, #1048576	; 0x100000
   938f4:	popcc	{r4, r5, pc}
   938f8:	and	r5, r1, #-2147483648	; 0x80000000
   938fc:	orr	r1, r5, #2130706432	; 0x7f000000
   93900:	orr	r1, r1, #15728640	; 0xf00000
   93904:	mov	r0, #0
   93908:	pop	{r4, r5, pc}
   9390c:	mvns	ip, r4, asr #21
   93910:	movne	r1, r3
   93914:	movne	r0, r2
   93918:	mvnseq	ip, r5, asr #21
   9391c:	movne	r3, r1
   93920:	movne	r2, r0
   93924:	orrs	r4, r0, r1, lsl #12
   93928:	orrseq	r5, r2, r3, lsl #12
   9392c:	teqeq	r1, r3
   93930:	orrne	r1, r1, #524288	; 0x80000
   93934:	pop	{r4, r5, pc}
   93938:	teq	r0, #0
   9393c:	moveq	r1, #0
   93940:	bxeq	lr
   93944:	push	{r4, r5, lr}
   93948:	mov	r4, #1024	; 0x400
   9394c:	add	r4, r4, #50	; 0x32
   93950:	mov	r5, #0
   93954:	mov	r1, #0
   93958:	b	937d4 <fputs@plt+0x826e4>
   9395c:	teq	r0, #0
   93960:	moveq	r1, #0
   93964:	bxeq	lr
   93968:	push	{r4, r5, lr}
   9396c:	mov	r4, #1024	; 0x400
   93970:	add	r4, r4, #50	; 0x32
   93974:	ands	r5, r0, #-2147483648	; 0x80000000
   93978:	rsbmi	r0, r0, #0
   9397c:	mov	r1, #0
   93980:	b	937d4 <fputs@plt+0x826e4>
   93984:	lsls	r2, r0, #1
   93988:	asr	r1, r2, #3
   9398c:	rrx	r1, r1
   93990:	lsl	r0, r2, #28
   93994:	andsne	r3, r2, #-16777216	; 0xff000000
   93998:	teqne	r3, #-16777216	; 0xff000000
   9399c:	eorne	r1, r1, #939524096	; 0x38000000
   939a0:	bxne	lr
   939a4:	bics	r2, r2, #-16777216	; 0xff000000
   939a8:	bxeq	lr
   939ac:	teq	r3, #-16777216	; 0xff000000
   939b0:	orreq	r1, r1, #524288	; 0x80000
   939b4:	bxeq	lr
   939b8:	push	{r4, r5, lr}
   939bc:	mov	r4, #896	; 0x380
   939c0:	and	r5, r1, #-2147483648	; 0x80000000
   939c4:	bic	r1, r1, #-2147483648	; 0x80000000
   939c8:	b	937d4 <fputs@plt+0x826e4>
   939cc:	orrs	r2, r0, r1
   939d0:	bxeq	lr
   939d4:	push	{r4, r5, lr}
   939d8:	mov	r5, #0
   939dc:	b	939fc <fputs@plt+0x8290c>
   939e0:	orrs	r2, r0, r1
   939e4:	bxeq	lr
   939e8:	push	{r4, r5, lr}
   939ec:	ands	r5, r1, #-2147483648	; 0x80000000
   939f0:	bpl	939fc <fputs@plt+0x8290c>
   939f4:	rsbs	r0, r0, #0
   939f8:	rsc	r1, r1, #0
   939fc:	mov	r4, #1024	; 0x400
   93a00:	add	r4, r4, #50	; 0x32
   93a04:	lsrs	ip, r1, #22
   93a08:	beq	93778 <fputs@plt+0x82688>
   93a0c:	mov	r2, #3
   93a10:	lsrs	ip, ip, #3
   93a14:	addne	r2, r2, #3
   93a18:	lsrs	ip, ip, #3
   93a1c:	addne	r2, r2, #3
   93a20:	add	r2, r2, ip, lsr #3
   93a24:	rsb	r3, r2, #32
   93a28:	lsl	ip, r0, r3
   93a2c:	lsr	r0, r0, r2
   93a30:	orr	r0, r0, r1, lsl r3
   93a34:	lsr	r1, r1, r2
   93a38:	add	r4, r4, r2
   93a3c:	b	93778 <fputs@plt+0x82688>
   93a40:	cmp	r3, #0
   93a44:	cmpeq	r2, #0
   93a48:	bne	93a6c <fputs@plt+0x8297c>
   93a4c:	cmp	r1, #0
   93a50:	movlt	r1, #-2147483648	; 0x80000000
   93a54:	movlt	r0, #0
   93a58:	blt	93a68 <fputs@plt+0x82978>
   93a5c:	cmpeq	r0, #0
   93a60:	mvnne	r1, #-2147483648	; 0x80000000
   93a64:	mvnne	r0, #0
   93a68:	b	93b50 <fputs@plt+0x82a60>
   93a6c:	sub	sp, sp, #8
   93a70:	push	{sp, lr}
   93a74:	cmp	r1, #0
   93a78:	blt	93a98 <fputs@plt+0x829a8>
   93a7c:	cmp	r3, #0
   93a80:	blt	93acc <fputs@plt+0x829dc>
   93a84:	bl	93bd0 <fputs@plt+0x82ae0>
   93a88:	ldr	lr, [sp, #4]
   93a8c:	add	sp, sp, #8
   93a90:	pop	{r2, r3}
   93a94:	bx	lr
   93a98:	rsbs	r0, r0, #0
   93a9c:	sbc	r1, r1, r1, lsl #1
   93aa0:	cmp	r3, #0
   93aa4:	blt	93af0 <fputs@plt+0x82a00>
   93aa8:	bl	93bd0 <fputs@plt+0x82ae0>
   93aac:	ldr	lr, [sp, #4]
   93ab0:	add	sp, sp, #8
   93ab4:	pop	{r2, r3}
   93ab8:	rsbs	r0, r0, #0
   93abc:	sbc	r1, r1, r1, lsl #1
   93ac0:	rsbs	r2, r2, #0
   93ac4:	sbc	r3, r3, r3, lsl #1
   93ac8:	bx	lr
   93acc:	rsbs	r2, r2, #0
   93ad0:	sbc	r3, r3, r3, lsl #1
   93ad4:	bl	93bd0 <fputs@plt+0x82ae0>
   93ad8:	ldr	lr, [sp, #4]
   93adc:	add	sp, sp, #8
   93ae0:	pop	{r2, r3}
   93ae4:	rsbs	r0, r0, #0
   93ae8:	sbc	r1, r1, r1, lsl #1
   93aec:	bx	lr
   93af0:	rsbs	r2, r2, #0
   93af4:	sbc	r3, r3, r3, lsl #1
   93af8:	bl	93bd0 <fputs@plt+0x82ae0>
   93afc:	ldr	lr, [sp, #4]
   93b00:	add	sp, sp, #8
   93b04:	pop	{r2, r3}
   93b08:	rsbs	r2, r2, #0
   93b0c:	sbc	r3, r3, r3, lsl #1
   93b10:	bx	lr
   93b14:	cmp	r3, #0
   93b18:	cmpeq	r2, #0
   93b1c:	bne	93b34 <fputs@plt+0x82a44>
   93b20:	cmp	r1, #0
   93b24:	cmpeq	r0, #0
   93b28:	mvnne	r1, #0
   93b2c:	mvnne	r0, #0
   93b30:	b	93b50 <fputs@plt+0x82a60>
   93b34:	sub	sp, sp, #8
   93b38:	push	{sp, lr}
   93b3c:	bl	93bd0 <fputs@plt+0x82ae0>
   93b40:	ldr	lr, [sp, #4]
   93b44:	add	sp, sp, #8
   93b48:	pop	{r2, r3}
   93b4c:	bx	lr
   93b50:	push	{r1, lr}
   93b54:	mov	r0, #8
   93b58:	bl	10f7c <raise@plt>
   93b5c:	pop	{r1, pc}
   93b60:	vmov	d7, r0, r1
   93b64:	vcmpe.f64	d7, #0.0
   93b68:	vmrs	APSR_nzcv, fpscr
   93b6c:	bmi	93b74 <fputs@plt+0x82a84>
   93b70:	b	93b90 <fputs@plt+0x82aa0>
   93b74:	push	{r4, lr}
   93b78:	eor	r1, r1, #-2147483648	; 0x80000000
   93b7c:	bl	93b90 <fputs@plt+0x82aa0>
   93b80:	rsbs	r0, r0, #0
   93b84:	rsc	r1, r1, #0
   93b88:	pop	{r4, pc}
   93b8c:	andeq	r0, r0, r0
   93b90:	vmov	d6, r0, r1
   93b94:	vldr	d7, [pc, #36]	; 93bc0 <fputs@plt+0x82ad0>
   93b98:	vldr	d5, [pc, #40]	; 93bc8 <fputs@plt+0x82ad8>
   93b9c:	vmul.f64	d7, d6, d7
   93ba0:	vcvt.u32.f64	s14, d7
   93ba4:	vcvt.f64.u32	d4, s14
   93ba8:	vmov	r1, s14
   93bac:	vmls.f64	d6, d4, d5
   93bb0:	vcvt.u32.f64	s15, d6
   93bb4:	vmov	r0, s15
   93bb8:	bx	lr
   93bbc:	nop			; (mov r0, r0)
   93bc0:	andeq	r0, r0, r0
   93bc4:	ldclcc	0, cr0, [r0]
   93bc8:	andeq	r0, r0, r0
   93bcc:	mvnsmi	r0, r0
   93bd0:	cmp	r1, r3
   93bd4:	cmpeq	r0, r2
   93bd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   93bdc:	mov	r4, r0
   93be0:	movcc	r0, #0
   93be4:	mov	r5, r1
   93be8:	ldr	lr, [sp, #36]	; 0x24
   93bec:	movcc	r1, r0
   93bf0:	bcc	93cec <fputs@plt+0x82bfc>
   93bf4:	cmp	r3, #0
   93bf8:	clzeq	ip, r2
   93bfc:	clzne	ip, r3
   93c00:	addeq	ip, ip, #32
   93c04:	cmp	r5, #0
   93c08:	clzeq	r1, r4
   93c0c:	addeq	r1, r1, #32
   93c10:	clzne	r1, r5
   93c14:	sub	ip, ip, r1
   93c18:	sub	sl, ip, #32
   93c1c:	lsl	r9, r3, ip
   93c20:	rsb	fp, ip, #32
   93c24:	orr	r9, r9, r2, lsl sl
   93c28:	orr	r9, r9, r2, lsr fp
   93c2c:	lsl	r8, r2, ip
   93c30:	cmp	r5, r9
   93c34:	cmpeq	r4, r8
   93c38:	movcc	r0, #0
   93c3c:	movcc	r1, r0
   93c40:	bcc	93c5c <fputs@plt+0x82b6c>
   93c44:	mov	r0, #1
   93c48:	subs	r4, r4, r8
   93c4c:	lsl	r1, r0, sl
   93c50:	orr	r1, r1, r0, lsr fp
   93c54:	lsl	r0, r0, ip
   93c58:	sbc	r5, r5, r9
   93c5c:	cmp	ip, #0
   93c60:	beq	93cec <fputs@plt+0x82bfc>
   93c64:	lsr	r6, r8, #1
   93c68:	orr	r6, r6, r9, lsl #31
   93c6c:	lsr	r7, r9, #1
   93c70:	mov	r2, ip
   93c74:	b	93c98 <fputs@plt+0x82ba8>
   93c78:	subs	r3, r4, r6
   93c7c:	sbc	r8, r5, r7
   93c80:	adds	r3, r3, r3
   93c84:	adc	r8, r8, r8
   93c88:	adds	r4, r3, #1
   93c8c:	adc	r5, r8, #0
   93c90:	subs	r2, r2, #1
   93c94:	beq	93cb4 <fputs@plt+0x82bc4>
   93c98:	cmp	r5, r7
   93c9c:	cmpeq	r4, r6
   93ca0:	bcs	93c78 <fputs@plt+0x82b88>
   93ca4:	adds	r4, r4, r4
   93ca8:	adc	r5, r5, r5
   93cac:	subs	r2, r2, #1
   93cb0:	bne	93c98 <fputs@plt+0x82ba8>
   93cb4:	lsr	r3, r4, ip
   93cb8:	orr	r3, r3, r5, lsl fp
   93cbc:	lsr	r2, r5, ip
   93cc0:	orr	r3, r3, r5, lsr sl
   93cc4:	adds	r0, r0, r4
   93cc8:	mov	r4, r3
   93ccc:	lsl	r3, r2, ip
   93cd0:	orr	r3, r3, r4, lsl sl
   93cd4:	lsl	ip, r4, ip
   93cd8:	orr	r3, r3, r4, lsr fp
   93cdc:	adc	r1, r1, r5
   93ce0:	subs	r0, r0, ip
   93ce4:	mov	r5, r2
   93ce8:	sbc	r1, r1, r3
   93cec:	cmp	lr, #0
   93cf0:	strdne	r4, [lr]
   93cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   93cf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   93cfc:	mov	r7, r0
   93d00:	ldr	r6, [pc, #72]	; 93d50 <fputs@plt+0x82c60>
   93d04:	ldr	r5, [pc, #72]	; 93d54 <fputs@plt+0x82c64>
   93d08:	add	r6, pc, r6
   93d0c:	add	r5, pc, r5
   93d10:	sub	r6, r6, r5
   93d14:	mov	r8, r1
   93d18:	mov	r9, r2
   93d1c:	bl	10db8 <rb_sleep@plt-0x20>
   93d20:	asrs	r6, r6, #2
   93d24:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   93d28:	mov	r4, #0
   93d2c:	add	r4, r4, #1
   93d30:	ldr	r3, [r5], #4
   93d34:	mov	r2, r9
   93d38:	mov	r1, r8
   93d3c:	mov	r0, r7
   93d40:	blx	r3
   93d44:	cmp	r6, r4
   93d48:	bne	93d2c <fputs@plt+0x82c3c>
   93d4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   93d50:	andeq	r9, r1, ip, asr #18
   93d54:	andeq	r9, r1, r4, asr #18
   93d58:	bx	lr
   93d5c:	mov	r2, r1
   93d60:	mov	r1, r0
   93d64:	mov	r0, #3
   93d68:	b	10fd0 <__xstat64@plt>
   93d6c:	mov	r2, r1
   93d70:	mov	r1, r0
   93d74:	mov	r0, #3
   93d78:	b	10ed4 <__fxstat64@plt>
   93d7c:	mov	r2, r1
   93d80:	mov	r1, r0
   93d84:	mov	r0, #3
   93d88:	b	11060 <__lxstat64@plt>

Disassembly of section .fini:

00093d8c <.fini>:
   93d8c:	push	{r3, lr}
   93d90:	pop	{r3, pc}
