# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Dec 13 21:21:29 2020


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     62   
======================================================================
