// Seed: 2880409146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  assign module_1.id_1 = 0;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_1 or "");
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input wire id_4
);
  supply1 id_6 = -1;
  supply1 id_7 = -1 - id_0;
  logic id_8, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_9,
      id_9,
      id_6,
      id_7,
      id_10,
      id_10,
      id_9,
      id_8,
      id_7
  );
  assign id_8 = id_9;
  assign id_9 = -1;
endmodule
