vhdl xil_defaultlib  \
"../../../../FINAL_TEST_PCB.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \

# Do not sort compile order
nosort
