verilog xil_defaultlib --include "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/d0f7" --include "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ec67/hdl" \
"../../../bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0_S00_AXI.v" \
"../../../bd/i2c_cpu/ipshared/ea75/hdl/gpio_v1_0.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_gpio_0_0/sim/i2c_cpu_gpio_0_0.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_gpio_1_0/sim/i2c_cpu_gpio_1_0.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_gpio_2_0/sim/i2c_cpu_gpio_2_0.v" \
"../../../bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/d0f7" --include "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ec67/hdl" \
"../../../bd/i2c_cpu/ipshared/3fbf/src/I2C_Master.sv" \

verilog xil_defaultlib --include "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/d0f7" --include "../../../../2025_11_14_I2C_IP_project.gen/sources_1/bd/i2c_cpu/ipshared/ec67/hdl" \
"../../../bd/i2c_cpu/ipshared/3fbf/hdl/i2c_master_v1_0.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_i2c_master_0_0/sim/i2c_cpu_i2c_master_0_0.v" \
"../../../bd/i2c_cpu/sim/i2c_cpu.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_lmb_bram_1/sim/i2c_cpu_lmb_bram_1.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1_clk_wiz.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_clk_wiz_1_1/i2c_cpu_clk_wiz_1_1.v" \
"../../../bd/i2c_cpu/ip/i2c_cpu_xbar_1/sim/i2c_cpu_xbar_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
