set_property ROUTE { CLBLM_L_X10Y56/CLBLM_M_AMUX CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS20 INT_L_X10Y56/NN2BEG2 INT_L_X10Y58/WR1BEG3 INT_R_X9Y58/IMUX7 DSP_R_X9Y55/DSP_0_A13 }  [get_nets {accum_reg_i_5_n_7}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_M_BMUX CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS21 INT_L_X10Y56/NR1BEG3 INT_L_X10Y57/NW2BEG3 INT_R_X9Y58/IMUX46 DSP_R_X9Y55/DSP_0_A14 }  [get_nets {accum_reg_i_5_n_6}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_M_CMUX CLBLM_L_X10Y60/CLBLM_LOGIC_OUTS22 INT_L_X10Y60/WR1BEG1 INT_R_X9Y60/SR1BEG1 INT_R_X9Y59/SL1BEG1 INT_R_X9Y58/IMUX2 DSP_R_X9Y55/DSP_0_B15 }  [get_nets {B[15]}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_M_CMUX CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS22 INT_L_X10Y56/NR1BEG0 INT_L_X10Y57/NW2BEG0 INT_R_X9Y58/NL1BEG_N3 INT_R_X9Y58/IMUX6 DSP_R_X9Y55/DSP_0_A15 }  [get_nets {accum_reg_i_5_n_5}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_M_COUT CLBLM_L_X10Y56/CLBLM_M_COUT_N }  [get_nets {accum_reg_i_5_n_0}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_L_AQ CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS0 { INT_L_X10Y57/NL1BEG_N3 { INT_L_X10Y57/IMUX_L5 CLBLM_L_X10Y57/CLBLM_L_A6 } INT_L_X10Y57/FAN_ALT5 INT_L_X10Y57/FAN_BOUNCE5 INT_L_X10Y57/IMUX_L43 CLBLM_L_X10Y57/CLBLM_M_D6 } INT_L_X10Y57/ER1BEG1 INT_R_X11Y57/IMUX27 CLBLM_R_X11Y57/CLBLM_M_B4 }  [get_nets {btn_counter_reg[20]}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_L_AQ CLBLM_L_X10Y60/CLBLM_LOGIC_OUTS0 { INT_L_X10Y60/NL1BEG_N3 INT_L_X10Y60/IMUX_L5 CLBLM_L_X10Y60/CLBLM_L_A6 } INT_L_X10Y60/ER1BEG1 INT_R_X11Y60/IMUX11 CLBLM_R_X11Y60/CLBLM_M_A4 }  [get_nets {btn_counter_reg[32]}]
set_property ROUTE { CLBLM_L_X10Y63/CLBLM_L_AQ CLBLM_L_X10Y63/CLBLM_LOGIC_OUTS0 { INT_L_X10Y63/NL1BEG_N3 INT_L_X10Y63/IMUX_L5 CLBLM_L_X10Y63/CLBLM_L_A6 } INT_L_X10Y63/IMUX_L8 CLBLM_L_X10Y63/CLBLM_M_A5 }  [get_nets {btn_counter_reg[44]}]
set_property ROUTE { CLBLM_R_X7Y92/CLBLM_M_BQ CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS5 { INT_R_X7Y92/FAN_ALT2 INT_R_X7Y92/FAN_BOUNCE2 { INT_R_X7Y92/IMUX24 CLBLM_R_X7Y92/CLBLM_M_B5 } { INT_R_X7Y92/IMUX40 CLBLM_R_X7Y92/CLBLM_M_D1 } { INT_R_X7Y92/IMUX32 CLBLM_R_X7Y92/CLBLM_M_C1 } INT_R_X7Y91/IMUX22 CLBLM_R_X7Y91/CLBLM_M_C3 } INT_R_X7Y92/WR1BEG2 { INT_L_X6Y92/IMUX_L36 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL10 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL10 } INT_L_X6Y92/IMUX_L28 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU10 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU10 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU10 }  [get_nets {pixel_y_gen[4]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P25 DSP_R_X9Y55/DSP_LOGIC_OUTS_B19_1 INT_INTERFACE_R_X9Y56/INT_INTERFACE_LOGIC_OUTS19 INT_R_X9Y56/NW6BEG1 INT_R_X7Y60/NW6BEG1 INT_R_X5Y64/NW6BEG1 INT_R_X3Y68/WR1BEG2 INT_L_X2Y68/WR1BEG3 INT_R_X1Y68/WL1BEG1 INT_L_X0Y68/IMUX_L34 LIOI3_X0Y67/IOI_OLOGIC0_D1 LIOI3_X0Y67/LIOI_OLOGIC0_OQ LIOI3_X0Y67/LIOI_O0 }  [get_nets {fir_out_OBUF[18]}]
set_property ROUTE { CLBLM_L_X10Y52/CLBLM_L_COUT CLBLM_L_X10Y52/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[0]_i_1_n_0}]
set_property ROUTE { CLBLM_L_X10Y63/CLBLM_L_BQ CLBLM_L_X10Y63/CLBLM_LOGIC_OUTS1 { INT_L_X10Y63/NL1BEG0 INT_L_X10Y63/FAN_ALT3 INT_L_X10Y63/FAN_BOUNCE3 INT_L_X10Y63/IMUX_L13 CLBLM_L_X10Y63/CLBLM_L_B6 } INT_L_X10Y63/IMUX_L11 CLBLM_L_X10Y63/CLBLM_M_A4 }  [get_nets {btn_counter_reg[45]}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_L_BQ CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS1 { INT_L_X10Y57/NL1BEG0 INT_L_X10Y57/FAN_ALT3 INT_L_X10Y57/FAN_BOUNCE3 INT_L_X10Y57/IMUX_L13 CLBLM_L_X10Y57/CLBLM_L_B6 } { INT_L_X10Y57/NE2BEG1 INT_R_X11Y58/WR1BEG2 INT_L_X10Y58/IMUX_L4 CLBLM_L_X10Y58/CLBLM_M_A6 } INT_L_X10Y57/EL1BEG0 INT_R_X11Y57/IMUX17 CLBLM_R_X11Y57/CLBLM_M_B3 }  [get_nets {btn_counter_reg[21]}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_L_BQ CLBLM_L_X10Y60/CLBLM_LOGIC_OUTS1 { INT_L_X10Y60/NL1BEG0 INT_L_X10Y60/FAN_ALT3 INT_L_X10Y60/FAN_BOUNCE3 INT_L_X10Y60/IMUX_L13 CLBLM_L_X10Y60/CLBLM_L_B6 } INT_L_X10Y60/EL1BEG0 INT_R_X11Y60/IMUX8 CLBLM_R_X11Y60/CLBLM_M_A5 }  [get_nets {btn_counter_reg[33]}]
set_property ROUTE { CLBLM_R_X7Y92/CLBLM_M_CQ CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS6 { INT_R_X7Y92/IMUX29 CLBLM_R_X7Y92/CLBLM_M_C2 } { INT_R_X7Y92/SR1BEG3 { INT_R_X7Y91/SR1BEG_S0 { INT_R_X7Y91/IMUX2 CLBLM_R_X7Y91/CLBLM_M_A2 } INT_R_X7Y91/IMUX18 CLBLM_R_X7Y91/CLBLM_M_B2 } INT_R_X7Y91/IMUX47 CLBLM_R_X7Y91/CLBLM_M_D5 } INT_R_X7Y92/WL1BEG1 INT_L_X6Y92/SR1BEG2 { INT_L_X6Y91/IMUX_L38 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL11 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL11 } INT_L_X6Y91/IMUX_L30 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU11 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU11 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU11 }  [get_nets {pixel_y_gen[5]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P26 DSP_R_X9Y55/DSP_LOGIC_OUTS_B20_1 INT_INTERFACE_R_X9Y56/INT_INTERFACE_LOGIC_OUTS20 INT_R_X9Y56/NW6BEG2 INT_R_X7Y60/NW6BEG2 INT_R_X5Y64/NN6BEG2 INT_R_X5Y70/WW4BEG2 INT_R_X1Y70/SW2BEG1 INT_L_X0Y69/IMUX_L34 LIOI3_TBYTESRC_X0Y69/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y69/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y69/LIOI_O1 }  [get_nets {fir_out_OBUF[19]}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_L_CQ CLBLM_L_X10Y60/CLBLM_LOGIC_OUTS2 { INT_L_X10Y60/ER1BEG3 INT_R_X11Y60/IMUX7 CLBLM_R_X11Y60/CLBLM_M_A1 } INT_L_X10Y60/FAN_ALT7 INT_L_X10Y60/FAN_BOUNCE7 INT_L_X10Y60/IMUX_L34 CLBLM_L_X10Y60/CLBLM_L_C6 }  [get_nets {btn_counter_reg[34]}]
set_property ROUTE { CLBLM_L_X10Y63/CLBLM_L_CQ CLBLM_L_X10Y63/CLBLM_LOGIC_OUTS2 { INT_L_X10Y63/IMUX_L4 CLBLM_L_X10Y63/CLBLM_M_A6 } INT_L_X10Y63/FAN_ALT7 INT_L_X10Y63/FAN_BOUNCE7 INT_L_X10Y63/IMUX_L34 CLBLM_L_X10Y63/CLBLM_L_C6 }  [get_nets {btn_counter_reg[46]}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_M_AMUX CLBLM_L_X10Y60/CLBLM_LOGIC_OUTS20 INT_L_X10Y60/SS2BEG2 INT_L_X10Y58/WL1BEG1 INT_R_X9Y58/IMUX3 DSP_R_X9Y55/DSP_0_B13 }  [get_nets {B[13]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_AMUX CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS20 { INT_R_X7Y90/SR1BEG3 INT_R_X7Y90/IMUX24 CLBLM_R_X7Y90/CLBLM_M_B5 } INT_R_X7Y90/IMUX44 CLBLM_R_X7Y90/CLBLM_M_D4 }  [get_nets {char_x_addr[6]_i_2_n_0}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_L_CQ CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS2 { INT_L_X10Y54/ER1BEG3 INT_R_X11Y54/IMUX7 CLBLM_R_X11Y54/CLBLM_M_A1 } { INT_L_X10Y54/FAN_ALT7 INT_L_X10Y54/FAN_BOUNCE7 INT_L_X10Y54/IMUX_L34 CLBLM_L_X10Y54/CLBLM_L_C6 } INT_L_X10Y54/NR1BEG2 INT_L_X10Y55/IMUX_L12 CLBLM_L_X10Y55/CLBLM_M_B6 }  [get_nets {btn_counter_reg[10]}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_L_CQ CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS2 { INT_L_X10Y57/ER1BEG3 INT_R_X11Y57/IMUX15 CLBLM_R_X11Y57/CLBLM_M_B1 } { INT_L_X10Y57/FAN_ALT7 INT_L_X10Y57/FAN_BOUNCE7 INT_L_X10Y57/IMUX_L34 CLBLM_L_X10Y57/CLBLM_L_C6 } INT_L_X10Y57/NR1BEG2 INT_L_X10Y58/IMUX_L12 CLBLM_L_X10Y58/CLBLM_M_B6 }  [get_nets {btn_counter_reg[22]}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_M_DMUX CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS23 INT_L_X10Y56/WR1BEG2 INT_R_X9Y56/SR1BEG2 INT_R_X9Y55/IMUX22 DSP_R_X9Y55/DSP_0_B0 }  [get_nets {B[0]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_L_C CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS10 { INT_R_X7Y90/NL1BEG1 INT_R_X7Y91/NW2BEG1 { INT_L_X6Y92/IMUX_L10 BRAM_L_X6Y90/BRAM_FIFO36_ENARDENU } INT_L_X6Y92/IMUX_L18 BRAM_L_X6Y90/BRAM_FIFO36_ENARDENL } INT_R_X7Y90/SS2BEG2 INT_R_X7Y88/NR1BEG2 INT_R_X7Y89/NR1BEG2 INT_R_X7Y90/FAN_ALT7 { INT_R_X7Y90/FAN7 CLBLM_R_X7Y90/CLBLM_M_CE } INT_R_X7Y90/FAN_BOUNCE7 INT_R_X7Y90/FAN_ALT6 INT_R_X7Y90/FAN6 CLBLM_R_X7Y90/CLBLM_L_CE }  [get_nets {char_we}]
set_property ROUTE { CLBLM_R_X7Y91/CLBLM_M_AQ CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS4 { INT_R_X7Y91/NL1BEG_N3 INT_R_X7Y91/IMUX38 CLBLM_R_X7Y91/CLBLM_M_D3 } { INT_R_X7Y91/NN2BEG0 INT_R_X7Y93/WR1BEG1 INT_L_X6Y93/BYP_ALT1 INT_L_X6Y93/BYP_BOUNCE1 { INT_L_X6Y93/IMUX_L37 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL12 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL12 } INT_L_X6Y93/IMUX_L29 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU12 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU12 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU12 } { INT_R_X7Y91/IMUX1 CLBLM_R_X7Y91/CLBLM_M_A3 } INT_R_X7Y91/IMUX17 CLBLM_R_X7Y91/CLBLM_M_B3 }  [get_nets {pixel_y_gen[6]}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO1 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B13_0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_LOGIC_OUTS_L13 INT_L_X6Y95/WL1BEG0 INT_R_X5Y95/IMUX9 CLBLM_R_X5Y95/CLBLM_L_A5 }  [get_nets {data6}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO2 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B10_0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X6Y95/WL1BEG1 INT_R_X5Y95/IMUX3 CLBLM_R_X5Y95/CLBLM_L_A2 }  [get_nets {data5}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO3 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B15_0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X6Y95/WL1BEG2 INT_R_X5Y95/IMUX6 CLBLM_R_X5Y95/CLBLM_L_A1 }  [get_nets {data4}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO4 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B13_1 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_LOGIC_OUTS_L13 INT_L_X6Y96/SW2BEG1 INT_R_X5Y95/IMUX26 CLBLM_R_X5Y95/CLBLM_L_B4 }  [get_nets {data3}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO5 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B10_1 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X6Y96/SW2BEG2 INT_R_X5Y95/IMUX14 CLBLM_R_X5Y95/CLBLM_L_B1 }  [get_nets {data2}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_L_DQ CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS3 { INT_L_X10Y57/EL1BEG2 INT_R_X11Y57/IMUX12 CLBLM_R_X11Y57/CLBLM_M_B6 } { INT_L_X10Y57/NL1BEG2 INT_L_X10Y58/IMUX_L35 CLBLM_L_X10Y58/CLBLM_M_C6 } INT_L_X10Y57/SR1BEG_S0 INT_L_X10Y57/IMUX_L42 CLBLM_L_X10Y57/CLBLM_L_D6 }  [get_nets {btn_counter_reg[23]}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO6 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B15_1 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X6Y96/SW2BEG3 INT_R_X5Y95/SR1BEG_S0 INT_R_X5Y95/IMUX25 CLBLM_R_X5Y95/CLBLM_L_B5 }  [get_nets {data1}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_L_DQ CLBLM_L_X10Y60/CLBLM_LOGIC_OUTS3 { INT_L_X10Y60/EL1BEG2 INT_R_X11Y60/IMUX4 CLBLM_R_X11Y60/CLBLM_M_A6 } INT_L_X10Y60/SR1BEG_S0 INT_L_X10Y60/IMUX_L42 CLBLM_L_X10Y60/CLBLM_L_D6 }  [get_nets {btn_counter_reg[35]}]
set_property ROUTE { CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_O CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_X78Y90/CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_BUFHCLK_L8 { HCLK_L_X15Y78/HCLK_LEAF_CLK_B_TOPL5 { INT_L_X4Y90/GCLK_L_B11_EAST { INT_R_X5Y90/CLK0 CLBLM_R_X5Y90/CLBLM_L_CLK } INT_R_X5Y90/CLK1 CLBLM_R_X5Y90/CLBLM_M_CLK } { INT_L_X4Y91/GCLK_L_B11_EAST { INT_R_X5Y91/CLK0 CLBLM_R_X5Y91/CLBLM_L_CLK } INT_R_X5Y91/CLK1 CLBLM_R_X5Y91/CLBLM_M_CLK } { INT_L_X4Y92/GCLK_L_B11_EAST { INT_R_X5Y92/CLK0 CLBLM_R_X5Y92/CLBLM_L_CLK } INT_R_X5Y92/CLK1 CLBLM_R_X5Y92/CLBLM_M_CLK } INT_L_X4Y94/GCLK_L_B11_EAST { INT_R_X5Y94/CLK0 CLBLM_R_X5Y94/CLBLM_L_CLK } INT_R_X5Y94/CLK1 CLBLM_R_X5Y94/CLBLM_M_CLK } { HCLK_L_X21Y78/HCLK_LEAF_CLK_B_BOTL5 INT_L_X6Y73/GCLK_L_B11_EAST INT_R_X7Y73/CLK0 CLBLM_R_X7Y73/CLBLM_L_CLK } { HCLK_L_X21Y78/HCLK_LEAF_CLK_B_TOPL5 { INT_L_X6Y89/GCLK_L_B11_EAST INT_R_X7Y89/CLK1 CLBLM_R_X7Y89/CLBLM_M_CLK } { INT_L_X6Y90/GCLK_L_B11_EAST { INT_R_X7Y90/CLK0 CLBLM_R_X7Y90/CLBLM_L_CLK } INT_R_X7Y90/CLK1 CLBLM_R_X7Y90/CLBLM_M_CLK } { INT_L_X6Y91/GCLK_L_B11_EAST INT_R_X7Y91/CLK1 CLBLM_R_X7Y91/CLBLM_M_CLK } { INT_L_X6Y91/GCLK_L_B11_WEST { INT_L_X6Y91/CLK_L1 BRAM_L_X6Y90/BRAM_FIFO36_CLKBWRCLKU } INT_L_X6Y91/CLK_L0 BRAM_L_X6Y90/BRAM_FIFO36_CLKBWRCLKL } { INT_L_X6Y92/GCLK_L_B11_EAST INT_R_X7Y92/CLK1 CLBLM_R_X7Y92/CLBLM_M_CLK } { INT_L_X6Y93/GCLK_L_B11_EAST INT_R_X7Y93/CLK1 CLBLM_R_X7Y93/CLBLM_M_CLK } { INT_L_X6Y93/GCLK_L_B11_WEST { INT_L_X6Y93/CLK_L1 BRAM_L_X6Y90/BRAM_FIFO36_CLKARDCLKU } INT_L_X6Y93/CLK_L0 BRAM_L_X6Y90/BRAM_FIFO36_CLKARDCLKL } INT_L_X6Y98/GCLK_L_B11_WEST INT_L_X6Y98/CLK_L0 BRAM_L_X6Y95/BRAM_FIFO18_CLKARDCLK } { HCLK_L_X25Y78/HCLK_LEAF_CLK_B_BOTL5 INT_L_X8Y56/GCLK_L_B11_EAST INT_R_X9Y56/CLK0 DSP_R_X9Y55/DSP_0_CLK } { HCLK_L_X31Y78/HCLK_LEAF_CLK_B_BOTL5 { INT_L_X10Y57/GCLK_L_B11_WEST INT_L_X10Y57/CLK_L0 CLBLM_L_X10Y57/CLBLM_L_CLK } { INT_L_X10Y53/GCLK_L_B11_WEST INT_L_X10Y53/CLK_L0 CLBLM_L_X10Y53/CLBLM_L_CLK } { INT_L_X10Y52/GCLK_L_B11_WEST INT_L_X10Y52/CLK_L0 CLBLM_L_X10Y52/CLBLM_L_CLK } { INT_L_X10Y54/GCLK_L_B11_WEST INT_L_X10Y54/CLK_L0 CLBLM_L_X10Y54/CLBLM_L_CLK } { INT_L_X10Y55/GCLK_L_B11_WEST INT_L_X10Y55/CLK_L0 CLBLM_L_X10Y55/CLBLM_L_CLK } { INT_L_X10Y56/GCLK_L_B11_WEST INT_L_X10Y56/CLK_L0 CLBLM_L_X10Y56/CLBLM_L_CLK } { INT_L_X10Y58/GCLK_L_B11_WEST INT_L_X10Y58/CLK_L0 CLBLM_L_X10Y58/CLBLM_L_CLK } { INT_L_X10Y59/GCLK_L_B11_WEST INT_L_X10Y59/CLK_L0 CLBLM_L_X10Y59/CLBLM_L_CLK } { INT_L_X10Y60/GCLK_L_B11_WEST INT_L_X10Y60/CLK_L0 CLBLM_L_X10Y60/CLBLM_L_CLK } { INT_L_X10Y61/GCLK_L_B11_WEST INT_L_X10Y61/CLK_L0 CLBLM_L_X10Y61/CLBLM_L_CLK } { INT_L_X10Y62/GCLK_L_B11_WEST INT_L_X10Y62/CLK_L0 CLBLM_L_X10Y62/CLBLM_L_CLK } INT_L_X10Y63/GCLK_L_B11_WEST INT_L_X10Y63/CLK_L0 CLBLM_L_X10Y63/CLBLM_L_CLK } HCLK_L_X11Y78/HCLK_LEAF_CLK_B_TOPL5 INT_L_X2Y87/GCLK_L_B11_EAST INT_R_X3Y87/CLK1 CLBLM_R_X3Y87/CLBLM_M_CLK }  [get_nets {clk_IBUF_BUFG}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO7 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B8_2 BRAM_INT_INTERFACE_L_X6Y97/INT_INTERFACE_LOGIC_OUTS_L8 INT_L_X6Y97/SW2BEG0 INT_R_X5Y96/SR1BEG1 INT_R_X5Y95/IMUX19 CLBLM_R_X5Y95/CLBLM_L_B2 }  [get_nets {data0}]
set_property ROUTE { CLBLM_L_X10Y63/CLBLM_L_DQ CLBLM_L_X10Y63/CLBLM_LOGIC_OUTS3 INT_L_X10Y63/SR1BEG_S0 { INT_L_X10Y63/IMUX_L42 CLBLM_L_X10Y63/CLBLM_L_D6 } INT_L_X10Y63/IMUX_L2 CLBLM_L_X10Y63/CLBLM_M_A2 }  [get_nets {btn_counter_reg[47]}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_M_BMUX CLBLM_L_X10Y60/CLBLM_LOGIC_OUTS21 INT_L_X10Y60/SL1BEG3 INT_L_X10Y59/SW2BEG3 INT_R_X9Y58/SR1BEG_S0 INT_R_X9Y58/IMUX42 DSP_R_X9Y55/DSP_0_B14 }  [get_nets {B[14]}]
set_property ROUTE { CLBLM_R_X11Y56/CLBLM_M_A CLBLM_R_X11Y56/CLBLM_LOGIC_OUTS12 INT_R_X11Y56/NR1BEG0 INT_R_X11Y57/IMUX1 CLBLM_R_X11Y57/CLBLM_M_A3 }  [get_nets {btn_Debounce_i_6_n_0}]
set_property ROUTE { LIOB33_X0Y95/IOB_IBUF0 LIOI3_X0Y95/LIOI_I0 LIOI3_X0Y95/LIOI_ILOGIC0_D LIOI3_X0Y95/IOI_ILOGIC0_O LIOI3_X0Y95/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y96/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y96/EE4BEG0 INT_L_X4Y96/EL1BEG_N3 INT_R_X5Y95/EL1BEG2 INT_L_X6Y95/SS2BEG2 INT_L_X6Y93/IMUX_L44 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU3 }  [get_nets {sw_IBUF[7]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_M_C CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS14 INT_R_X5Y90/IMUX44 CLBLM_R_X5Y90/CLBLM_M_D4 }  [get_nets {v_counter[9]_i_3_n_0}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_L_DQ CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS3 { INT_L_X10Y54/EL1BEG2 INT_R_X11Y54/IMUX4 CLBLM_R_X11Y54/CLBLM_M_A6 } { INT_L_X10Y54/NL1BEG2 INT_L_X10Y55/IMUX_L35 CLBLM_L_X10Y55/CLBLM_M_C6 } INT_L_X10Y54/SR1BEG_S0 INT_L_X10Y54/IMUX_L42 CLBLM_L_X10Y54/CLBLM_L_D6 }  [get_nets {btn_counter_reg[11]}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_M_AMUX CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS20 INT_L_X10Y57/SS2BEG2 INT_L_X10Y55/WL1BEG1 INT_R_X9Y55/IMUX34 DSP_R_X9Y55/DSP_0_B1 }  [get_nets {B[1]}]
set_property ROUTE { CLBLM_R_X7Y91/CLBLM_M_AMUX CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS20 { INT_R_X7Y91/IMUX28 CLBLM_R_X7Y91/CLBLM_M_C4 } { INT_R_X7Y91/WW2BEG2 INT_R_X5Y91/ER1BEG3 { INT_L_X6Y91/IMUX_L39 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL13 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL13 } INT_L_X6Y91/IMUX_L31 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU13 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU13 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU13 } INT_R_X7Y91/SR1BEG3 { INT_R_X7Y91/IMUX8 CLBLM_R_X7Y91/CLBLM_M_A5 } INT_R_X7Y91/IMUX24 CLBLM_R_X7Y91/CLBLM_M_B5 }  [get_nets {pixel_y_gen[7]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P22 DSP_R_X9Y55/DSP_LOGIC_OUTS_B20_0 INT_INTERFACE_R_X9Y55/INT_INTERFACE_LOGIC_OUTS20 INT_R_X9Y55/NN6BEG2 INT_R_X9Y61/NW6BEG2 INT_R_X7Y65/WW4BEG2 INT_R_X3Y65/WL1BEG0 INT_L_X2Y65/WW2BEG0 INT_L_X0Y65/IMUX_L34 LIOI3_X0Y65/IOI_OLOGIC1_D1 LIOI3_X0Y65/LIOI_OLOGIC1_OQ LIOI3_X0Y65/LIOI_O1 }  [get_nets {fir_out_OBUF[15]}]
set_property ROUTE { CLBLM_R_X7Y91/CLBLM_M_D CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS15 INT_R_X7Y91/NN2BEG3 { INT_R_X7Y93/SR1BEG3 INT_R_X7Y92/IMUX7 CLBLM_R_X7Y92/CLBLM_M_A1 } INT_R_X7Y93/IMUX7 CLBLM_R_X7Y93/CLBLM_M_A1 }  [get_nets {v_counter[9]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X7Y91/CLBLM_M_BQ CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS5 { INT_R_X7Y91/NL1BEG0 { INT_R_X7Y92/NW2BEG0 INT_L_X6Y93/NL1BEG_N3 { INT_L_X6Y93/IMUX_L38 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL14 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL14 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL14 } INT_L_X6Y93/IMUX_L30 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU14 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU14 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU14 } INT_R_X7Y91/FAN_ALT3 INT_R_X7Y91/FAN_BOUNCE3 INT_R_X7Y91/IMUX27 CLBLM_R_X7Y91/CLBLM_M_B4 } INT_R_X7Y91/FAN_ALT2 INT_R_X7Y91/FAN_BOUNCE2 INT_R_X7Y91/IMUX40 CLBLM_R_X7Y91/CLBLM_M_D1 }  [get_nets {pixel_y_gen[8]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_M_CMUX CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS22 INT_L_X10Y59/SS2BEG0 INT_L_X10Y57/WL1BEG_N3 INT_R_X9Y57/IMUX16 DSP_R_X9Y55/DSP_0_B11 }  [get_nets {B[11]}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_L_AQ CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS0 { INT_L_X10Y55/NL1BEG_N3 { INT_L_X10Y55/IMUX_L5 CLBLM_L_X10Y55/CLBLM_L_A6 } INT_L_X10Y55/FAN_ALT5 INT_L_X10Y55/FAN_BOUNCE5 INT_L_X10Y55/IMUX_L43 CLBLM_L_X10Y55/CLBLM_M_D6 } INT_L_X10Y55/NE2BEG0 INT_R_X11Y56/IMUX1 CLBLM_R_X11Y56/CLBLM_M_A3 }  [get_nets {btn_counter_reg[12]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_L_AQ CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS0 { INT_L_X10Y58/NL1BEG_N3 { INT_L_X10Y58/IMUX_L5 CLBLM_L_X10Y58/CLBLM_L_A6 } INT_L_X10Y58/FAN_ALT5 INT_L_X10Y58/FAN_BOUNCE5 INT_L_X10Y58/IMUX_L43 CLBLM_L_X10Y58/CLBLM_M_D6 } INT_L_X10Y58/ER1BEG1 INT_R_X11Y58/IMUX11 CLBLM_R_X11Y58/CLBLM_M_A4 }  [get_nets {btn_counter_reg[24]}]
set_property ROUTE { CLBLM_L_X10Y61/CLBLM_L_AQ CLBLM_L_X10Y61/CLBLM_LOGIC_OUTS0 { INT_L_X10Y61/NL1BEG_N3 INT_L_X10Y61/IMUX_L5 CLBLM_L_X10Y61/CLBLM_L_A6 } INT_L_X10Y61/IMUX_L8 CLBLM_L_X10Y61/CLBLM_M_A5 }  [get_nets {btn_counter_reg[36]}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_B CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS13 INT_R_X5Y92/SL1BEG1 { INT_R_X5Y91/IMUX35 CLBLM_R_X5Y91/CLBLM_M_C6 } INT_R_X5Y91/IMUX18 CLBLM_R_X5Y91/CLBLM_M_B2 }  [get_nets {h_counter[7]_i_2_n_0}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_M_BMUX CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS21 INT_L_X10Y57/SS2BEG3 INT_L_X10Y55/WL1BEG2 INT_R_X9Y55/IMUX36 DSP_R_X9Y55/DSP_0_B2 }  [get_nets {B[2]}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_M_COUT CLBLM_L_X10Y57/CLBLM_M_COUT_N }  [get_nets {accum_reg_i_4_n_0}]
set_property ROUTE { CLBLM_R_X7Y92/CLBLM_M_AMUX CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS20 { INT_R_X7Y92/WW2BEG2 INT_R_X5Y92/IMUX5 CLBLM_R_X5Y92/CLBLM_L_A6 } { INT_R_X7Y92/SL1BEG2 { INT_R_X7Y91/IMUX29 CLBLM_R_X7Y91/CLBLM_M_C2 } INT_R_X7Y91/BYP_ALT2 INT_R_X7Y91/BYP_BOUNCE2 INT_R_X7Y92/IMUX8 CLBLM_R_X7Y92/CLBLM_M_A5 } INT_R_X7Y92/IMUX44 CLBLM_R_X7Y92/CLBLM_M_D4 }  [get_nets {pixel_y_gen[9]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P21 DSP_R_X9Y55/DSP_LOGIC_OUTS_B19_0 INT_INTERFACE_R_X9Y55/INT_INTERFACE_LOGIC_OUTS19 INT_R_X9Y55/NW6BEG1 INT_R_X7Y59/NW6BEG1 INT_R_X5Y63/WW4BEG1 INT_R_X1Y63/NW2BEG1 INT_L_X0Y64/IMUX_L34 LIOI3_TBYTETERM_X0Y63/IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y63/LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y63/LIOI_O0 }  [get_nets {fir_out_OBUF[14]}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_L_BQ CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS1 INT_L_X10Y55/NE2BEG1 { INT_R_X11Y56/IMUX2 CLBLM_R_X11Y56/CLBLM_M_A2 } INT_R_X11Y56/WR1BEG2 { INT_L_X10Y56/IMUX_L4 CLBLM_L_X10Y56/CLBLM_M_A6 } INT_L_X10Y56/SR1BEG2 INT_L_X10Y55/IMUX_L13 CLBLM_L_X10Y55/CLBLM_L_B6 }  [get_nets {btn_counter_reg[13]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_L_BQ CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS1 { INT_L_X10Y58/NL1BEG0 INT_L_X10Y58/FAN_ALT3 INT_L_X10Y58/FAN_BOUNCE3 INT_L_X10Y58/IMUX_L13 CLBLM_L_X10Y58/CLBLM_L_B6 } { INT_L_X10Y58/NN2BEG1 INT_L_X10Y60/SR1BEG1 INT_L_X10Y59/IMUX_L4 CLBLM_L_X10Y59/CLBLM_M_A6 } INT_L_X10Y58/EL1BEG0 INT_R_X11Y58/IMUX1 CLBLM_R_X11Y58/CLBLM_M_A3 }  [get_nets {btn_counter_reg[25]}]
set_property ROUTE { CLBLM_L_X10Y61/CLBLM_L_BQ CLBLM_L_X10Y61/CLBLM_LOGIC_OUTS1 { INT_L_X10Y61/NL1BEG0 INT_L_X10Y61/FAN_ALT3 INT_L_X10Y61/FAN_BOUNCE3 INT_L_X10Y61/IMUX_L13 CLBLM_L_X10Y61/CLBLM_L_B6 } INT_L_X10Y61/IMUX_L11 CLBLM_L_X10Y61/CLBLM_M_A4 }  [get_nets {btn_counter_reg[37]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_M_DMUX CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS23 INT_L_X10Y59/SW2BEG1 INT_R_X9Y58/IMUX43 DSP_R_X9Y55/DSP_0_B12 }  [get_nets {B[12]}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_M_CMUX CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS22 INT_L_X10Y57/SL1BEG0 INT_L_X10Y56/SW2BEG0 INT_R_X9Y55/IMUX40 DSP_R_X9Y55/DSP_0_B3 }  [get_nets {B[3]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_M_D CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS15 INT_R_X5Y90/ER1BEG_S0 INT_L_X6Y91/ER1BEG1 { INT_R_X7Y91/FAN_ALT7 INT_R_X7Y91/FAN7 CLBLM_R_X7Y91/CLBLM_M_CE } INT_R_X7Y91/NR1BEG1 { INT_R_X7Y92/GFAN1 INT_R_X7Y92/FAN_ALT7 INT_R_X7Y92/FAN7 CLBLM_R_X7Y92/CLBLM_M_CE } INT_R_X7Y92/NR1BEG1 INT_R_X7Y93/GFAN1 INT_R_X7Y93/FAN_ALT7 INT_R_X7Y93/FAN7 CLBLM_R_X7Y93/CLBLM_M_CE }  [get_nets {vt/v_counter0}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P24 DSP_R_X9Y55/DSP_LOGIC_OUTS_B17_1 INT_INTERFACE_R_X9Y56/INT_INTERFACE_LOGIC_OUTS17 INT_R_X9Y56/WW2BEG3 INT_R_X7Y57/WW4BEG0 INT_R_X3Y57/NN6BEG0 INT_R_X3Y63/NW6BEG0 INT_R_X1Y67/WR1BEG1 INT_L_X0Y67/IMUX_L34 LIOI3_X0Y67/IOI_OLOGIC1_D1 LIOI3_X0Y67/LIOI_OLOGIC1_OQ LIOI3_X0Y67/LIOI_O1 }  [get_nets {fir_out_OBUF[17]}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_L_COUT CLBLM_L_X10Y53/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[4]_i_1_n_0}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_L_CQ CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS2 { INT_L_X10Y55/FAN_ALT7 INT_L_X10Y55/FAN_BOUNCE7 INT_L_X10Y55/IMUX_L34 CLBLM_L_X10Y55/CLBLM_L_C6 } { INT_L_X10Y55/NE2BEG2 INT_R_X11Y56/IMUX4 CLBLM_R_X11Y56/CLBLM_M_A6 } INT_L_X10Y55/NR1BEG2 INT_L_X10Y56/IMUX_L12 CLBLM_L_X10Y56/CLBLM_M_B6 }  [get_nets {btn_counter_reg[14]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_L_CQ CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS2 { INT_L_X10Y58/ER1BEG3 INT_R_X11Y58/IMUX7 CLBLM_R_X11Y58/CLBLM_M_A1 } { INT_L_X10Y58/FAN_ALT7 INT_L_X10Y58/FAN_BOUNCE7 INT_L_X10Y58/IMUX_L34 CLBLM_L_X10Y58/CLBLM_L_C6 } INT_L_X10Y58/NR1BEG2 INT_L_X10Y59/IMUX_L12 CLBLM_L_X10Y59/CLBLM_M_B6 }  [get_nets {btn_counter_reg[26]}]
set_property ROUTE { CLBLM_L_X10Y61/CLBLM_L_CQ CLBLM_L_X10Y61/CLBLM_LOGIC_OUTS2 INT_L_X10Y61/FAN_ALT7 INT_L_X10Y61/FAN_BOUNCE7 { INT_L_X10Y61/IMUX_L34 CLBLM_L_X10Y61/CLBLM_L_C6 } INT_L_X10Y61/IMUX_L2 CLBLM_L_X10Y61/CLBLM_M_A2 }  [get_nets {btn_counter_reg[38]}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_M_DMUX CLBLM_L_X10Y57/CLBLM_LOGIC_OUTS23 INT_L_X10Y57/WR1BEG2 INT_R_X9Y57/SR1BEG2 INT_R_X9Y56/IMUX38 DSP_R_X9Y55/DSP_0_B4 }  [get_nets {B[4]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P23 DSP_R_X9Y55/DSP_LOGIC_OUTS_B22_0 INT_INTERFACE_R_X9Y55/INT_INTERFACE_LOGIC_OUTS22 INT_R_X9Y55/SW2BEG0 INT_L_X8Y54/NW6BEG1 INT_L_X6Y58/NW6BEG1 INT_L_X4Y62/NW6BEG1 INT_L_X2Y66/WW2BEG0 INT_L_X0Y66/IMUX_L34 LIOI3_X0Y65/IOI_OLOGIC0_D1 LIOI3_X0Y65/LIOI_OLOGIC0_OQ LIOI3_X0Y65/LIOI_O0 }  [get_nets {fir_out_OBUF[16]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_M_BMUX CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS21 INT_L_X10Y59/SS2BEG3 INT_L_X10Y57/WL1BEG2 INT_R_X9Y57/IMUX36 DSP_R_X9Y55/DSP_0_B10 }  [get_nets {B[10]}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_L_DQ CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS3 { INT_L_X10Y55/NL1BEG2 INT_L_X10Y56/IMUX_L35 CLBLM_L_X10Y56/CLBLM_M_C6 } { INT_L_X10Y55/SR1BEG_S0 INT_L_X10Y55/IMUX_L42 CLBLM_L_X10Y55/CLBLM_L_D6 } INT_L_X10Y55/NE2BEG3 INT_R_X11Y56/IMUX7 CLBLM_R_X11Y56/CLBLM_M_A1 }  [get_nets {btn_counter_reg[15]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_L_DQ CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS3 { INT_L_X10Y58/EL1BEG2 INT_R_X11Y58/IMUX4 CLBLM_R_X11Y58/CLBLM_M_A6 } { INT_L_X10Y58/NL1BEG2 INT_L_X10Y59/IMUX_L35 CLBLM_L_X10Y59/CLBLM_M_C6 } INT_L_X10Y58/SR1BEG_S0 INT_L_X10Y58/IMUX_L42 CLBLM_L_X10Y58/CLBLM_L_D6 }  [get_nets {btn_counter_reg[27]}]
set_property ROUTE { CLBLM_L_X10Y61/CLBLM_L_DQ CLBLM_L_X10Y61/CLBLM_LOGIC_OUTS3 INT_L_X10Y61/SR1BEG_S0 { INT_L_X10Y61/IMUX_L42 CLBLM_L_X10Y61/CLBLM_L_D6 } INT_L_X10Y61/IMUX_L1 CLBLM_L_X10Y61/CLBLM_M_A3 }  [get_nets {btn_counter_reg[39]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_M_AMUX CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS20 INT_L_X10Y58/SR1BEG3 INT_L_X10Y57/SW2BEG3 INT_R_X9Y56/SR1BEG_S0 INT_R_X9Y56/IMUX18 DSP_R_X9Y55/DSP_0_B5 }  [get_nets {B[5]}]
set_property ROUTE { CLBLM_R_X5Y95/CLBLM_L_AMUX CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS16 INT_R_X5Y95/SL1BEG2 INT_R_X5Y94/SS2BEG2 INT_R_X5Y92/IMUX6 CLBLM_R_X5Y92/CLBLM_L_A1 }  [get_nets {vgaRed_reg[3]_i_2_n_0}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_M_CMUX CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS22 INT_L_X10Y58/SW2BEG0 INT_R_X9Y57/SL1BEG0 INT_R_X9Y56/IMUX16 DSP_R_X9Y55/DSP_0_B7 }  [get_nets {B[7]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_A CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS12 INT_R_X5Y91/BYP_ALT0 INT_R_X5Y91/BYP_BOUNCE0 INT_R_X5Y91/BYP_ALT5 INT_R_X5Y91/BYP5 CLBLM_R_X5Y91/CLBLM_L_BX }  [get_nets {vt/h_counter[1]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P15 DSP_R_X9Y55/DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_R_X9Y58/INT_INTERFACE_LOGIC_OUTS18 INT_R_X9Y58/WW4BEG0 INT_R_X5Y58/WW4BEG0 INT_R_X1Y58/WR1BEG1 INT_L_X0Y58/IMUX_L34 LIOI3_TBYTESRC_X0Y57/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y57/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y57/LIOI_O0 }  [get_nets {fir_out_OBUF[8]}]
set_property ROUTE { CLBLM_R_X7Y92/CLBLM_M_D CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS15 INT_R_X7Y92/SW6BEG3 INT_R_X5Y88/SL1BEG3 INT_R_X5Y87/WW2BEG3 INT_R_X3Y87/SR1BEG_S0 INT_R_X3Y87/FAN_ALT2 INT_R_X3Y87/FAN2 CLBLM_R_X3Y87/CLBLM_M_BI }  [get_nets {vs_gen}]
set_property ROUTE { BRAM_L_X6Y95/BRAM_FIFO18_DOADO0 BRAM_L_X6Y95/BRAM_LOGIC_OUTS_B8_0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_LOGIC_OUTS_L8 INT_L_X6Y95/WR1BEG1 INT_R_X5Y95/IMUX10 CLBLM_R_X5Y95/CLBLM_L_A4 }  [get_nets {cg/font/addr_reg_reg_n_15}]
set_property ROUTE { CLBLM_R_X11Y57/CLBLM_M_B CLBLM_R_X11Y57/CLBLM_LOGIC_OUTS13 INT_R_X11Y57/IMUX11 CLBLM_R_X11Y57/CLBLM_M_A4 }  [get_nets {btn_Debounce_i_5_n_0}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_CMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS22 INT_R_X5Y91/SR1BEG1 { INT_R_X5Y90/IMUX27 CLBLM_R_X5Y90/CLBLM_M_B4 } INT_R_X5Y90/ER1BEG2 INT_L_X6Y90/NR1BEG2 { INT_L_X6Y91/IMUX_L37 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL4 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL4 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL4 } { INT_L_X6Y91/NW2BEG2 { INT_R_X5Y92/SR1BEG2 INT_R_X5Y91/IMUX22 CLBLM_R_X5Y91/CLBLM_M_C3 } INT_R_X5Y92/IMUX11 CLBLM_R_X5Y92/CLBLM_M_A4 } { INT_L_X6Y91/IMUX_L29 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU4 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU4 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU4 } INT_L_X6Y91/WR1BEG3 { INT_R_X5Y91/IMUX7 CLBLM_R_X5Y91/CLBLM_M_A1 } INT_R_X5Y91/IMUX15 CLBLM_R_X5Y91/CLBLM_M_B1 }  [get_nets {pixel_x_gen[4]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_M_BMUX CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS21 INT_L_X10Y58/SS2BEG3 INT_L_X10Y56/WL1BEG2 INT_R_X9Y56/IMUX36 DSP_R_X9Y55/DSP_0_B6 }  [get_nets {B[6]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_M_DMUX CLBLM_L_X10Y58/CLBLM_LOGIC_OUTS23 INT_L_X10Y58/WR1BEG2 INT_R_X9Y58/SR1BEG2 INT_R_X9Y57/IMUX22 DSP_R_X9Y55/DSP_0_B8 }  [get_nets {B[8]}]
set_property ROUTE { CLBLM_R_X3Y87/CLBLM_M_BMUX CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS21 INT_R_X3Y87/WW2BEG3 INT_R_X1Y88/WR1BEG1 INT_L_X0Y88/IMUX_L34 LIOI3_TBYTETERM_X0Y87/IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y87/LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y87/LIOI_O0 }  [get_nets {Vsync_OBUF}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_BMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS21 INT_R_X5Y92/SR1BEG_S0 INT_R_X5Y92/SL1BEG0 INT_R_X5Y91/BYP_ALT1 INT_R_X5Y91/BYP1 CLBLM_R_X5Y91/CLBLM_M_AX }  [get_nets {vt/h_counter[2]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P14 DSP_R_X9Y55/DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_R_X9Y58/INT_INTERFACE_LOGIC_OUTS16 INT_R_X9Y58/WW4BEG2 INT_R_X5Y58/WW4BEG2 INT_R_X1Y58/SW2BEG1 INT_L_X0Y57/IMUX_L34 LIOI3_TBYTESRC_X0Y57/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y57/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y57/LIOI_O1 }  [get_nets {fir_out_OBUF[7]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_BQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS5 INT_R_X5Y91/NL1BEG0 { INT_R_X5Y92/IMUX8 CLBLM_R_X5Y92/CLBLM_M_A5 } { INT_R_X5Y92/IMUX24 CLBLM_R_X5Y92/CLBLM_M_B5 } { INT_R_X5Y92/BYP_ALT0 INT_R_X5Y92/BYP_BOUNCE0 INT_R_X5Y92/IMUX28 CLBLM_R_X5Y92/CLBLM_M_C4 } INT_R_X5Y92/NE2BEG0 INT_L_X6Y93/BYP_ALT0 INT_L_X6Y93/BYP_BOUNCE0 { INT_L_X6Y93/IMUX_L34 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL3 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL3 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL3 } INT_L_X6Y93/IMUX_L26 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU3 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU3 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU3 }  [get_nets {pixel_x_gen[3]}]
set_property ROUTE " ( { INT_L_X6Y96/VCC_WIRE { INT_L_X6Y96/BYP_ALT4 INT_L_X6Y96/BYP_BOUNCE4 INT_L_X6Y96/CTRL_L0 BRAM_L_X6Y95/BRAM_FIFO18_RSTRAMB } { INT_L_X6Y96/FAN_ALT5 INT_L_X6Y96/FAN_BOUNCE5 INT_L_X6Y96/CLK_L0 BRAM_L_X6Y95/BRAM_FIFO18_CLKBWRCLK } { INT_L_X6Y96/IMUX_L1 BRAM_L_X6Y95/BRAM_FIFO18_DIPBDIP1 } { INT_L_X6Y96/IMUX_L16 BRAM_L_X6Y95/BRAM_FIFO18_DIADI0 } { INT_L_X6Y96/IMUX_L17 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL0 BRAM_L_X6Y95/BRAM_ADDRARDADDRL0 BRAM_L_X6Y95/BRAM_FIFO18_ADDRATIEHIGH0 } { INT_L_X6Y96/IMUX_L2 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI4 } { INT_L_X6Y96/IMUX_L3 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI12 } { INT_L_X6Y96/IMUX_L32 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI0 } { INT_L_X6Y96/IMUX_L33 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL0 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL0 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBTIEHIGH0 } { INT_L_X6Y96/IMUX_L34 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL1 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL1 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR0 } { INT_L_X6Y96/IMUX_L35 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL2 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL2 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR1 } { INT_L_X6Y96/IMUX_L36 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL8 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR7 } { INT_L_X6Y96/IMUX_L37 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL4 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL4 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR3 } { INT_L_X6Y96/IMUX_L38 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL11 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL11 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR10 } { INT_L_X6Y96/IMUX_L39 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL13 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL13 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR12 } { INT_L_X6Y96/IMUX_L4 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI5 } { INT_L_X6Y96/IMUX_L41 BRAM_L_X6Y95/BRAM_FIFO18_DIADI4 } { INT_L_X6Y96/IMUX_L43 BRAM_L_X6Y95/BRAM_FIFO18_DIADI5 } { INT_L_X6Y96/IMUX_L45 BRAM_L_X6Y95/BRAM_FIFO18_DIADI6 } { INT_L_X6Y96/IMUX_L5 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI13 } { INT_L_X6Y96/IMUX_L6 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI6 } INT_L_X6Y96/IMUX_L7 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI14 } ) ( { INT_L_X6Y98/VCC_WIRE { INT_L_X6Y98/BYP_ALT4 INT_L_X6Y98/BYP_BOUNCE4 INT_L_X6Y98/CTRL_L0 BRAM_L_X6Y95/BRAM_FIFO18_RSTRAMARSTRAM } { INT_L_X6Y98/IMUX_L31 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL15 BRAM_L_X6Y95/BRAM_FIFO18_ADDRATIEHIGH1 } { INT_L_X6Y98/IMUX_L32 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL6 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR5 } { INT_L_X6Y98/IMUX_L33 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL7 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR6 } { INT_L_X6Y98/IMUX_L34 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL3 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL3 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR2 } { INT_L_X6Y98/IMUX_L35 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL9 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR8 } { INT_L_X6Y98/IMUX_L36 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL5 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR4 } { INT_L_X6Y98/IMUX_L37 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL12 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL12 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR11 } { INT_L_X6Y98/IMUX_L38 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL14 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL14 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR13 } INT_L_X6Y98/IMUX_L39 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL15 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBTIEHIGH1 } ) ( { INT_L_X6Y97/VCC_WIRE { INT_L_X6Y97/IMUX_L1 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI7 } { INT_L_X6Y97/IMUX_L18 BRAM_L_X6Y95/BRAM_FIFO18_ENARDEN } { INT_L_X6Y97/IMUX_L2 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI15 } { INT_L_X6Y97/IMUX_L34 BRAM_L_X6Y95/BRAM_FIFO18_ENBWREN } { INT_L_X6Y97/IMUX_L36 BRAM_L_X6Y95/BRAM_IMUX_ADDRBWRADDRL10 BRAM_L_X6Y95/BRAM_ADDRBWRADDRL10 BRAM_L_X6Y95/BRAM_FIFO18_ADDRBWRADDR9 } { INT_L_X6Y97/IMUX_L4 BRAM_L_X6Y95/BRAM_FIFO18_DIPBDIP0 } INT_L_X6Y97/IMUX_L40 BRAM_L_X6Y95/BRAM_FIFO18_DIADI7 } ) ( { INT_L_X6Y95/VCC_WIRE { INT_L_X6Y95/BYP_ALT4 INT_L_X6Y95/BYP_BOUNCE4 INT_L_X6Y95/CTRL_L0 BRAM_L_X6Y95/BRAM_FIFO18_RSTREGB } { INT_L_X6Y95/FAN_ALT5 INT_L_X6Y95/FAN_BOUNCE5 INT_L_X6Y95/CLK_L0 BRAM_L_X6Y95/BRAM_FIFO18_REGCLKB } { INT_L_X6Y95/IMUX_L26 BRAM_L_X6Y95/BRAM_FIFO18_DIADI1 } { INT_L_X6Y95/IMUX_L28 BRAM_L_X6Y95/BRAM_FIFO18_DIADI2 } { INT_L_X6Y95/IMUX_L30 BRAM_L_X6Y95/BRAM_FIFO18_DIADI3 } { INT_L_X6Y95/IMUX_L33 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI8 } { INT_L_X6Y95/IMUX_L34 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI1 } { INT_L_X6Y95/IMUX_L35 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI9 } { INT_L_X6Y95/IMUX_L36 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI2 } { INT_L_X6Y95/IMUX_L37 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI10 } { INT_L_X6Y95/IMUX_L38 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI3 } INT_L_X6Y95/IMUX_L39 BRAM_L_X6Y95/BRAM_FIFO18_DIBDI11 } ) ( { INT_L_X6Y99/VCC_WIRE { INT_L_X6Y99/BYP_ALT4 INT_L_X6Y99/BYP_BOUNCE4 INT_L_X6Y99/CTRL_L0 BRAM_L_X6Y95/BRAM_FIFO18_RSTREGARSTREG } INT_L_X6Y99/FAN_ALT5 INT_L_X6Y99/FAN_BOUNCE5 INT_L_X6Y99/CLK_L0 BRAM_L_X6Y95/BRAM_FIFO18_REGCLKARDRCLK } ) ( { INT_R_X7Y93/VCC_WIRE INT_R_X7Y93/IMUX4 CLBLM_R_X7Y93/CLBLM_M_A6 } ) ( { INT_R_X5Y92/VCC_WIRE { INT_R_X5Y92/IMUX35 CLBLM_R_X5Y92/CLBLM_M_C6 } { INT_R_X5Y92/IMUX4 CLBLM_R_X5Y92/CLBLM_M_A6 } INT_R_X5Y92/IMUX12 CLBLM_R_X5Y92/CLBLM_M_B6 } ) ( { INT_R_X7Y92/VCC_WIRE { INT_R_X7Y92/IMUX4 CLBLM_R_X7Y92/CLBLM_M_A6 } INT_R_X7Y92/IMUX12 CLBLM_R_X7Y92/CLBLM_M_B6 } ) ( { INT_R_X5Y91/VCC_WIRE { INT_R_X5Y91/IMUX4 CLBLM_R_X5Y91/CLBLM_M_A6 } { INT_R_X5Y91/IMUX5 CLBLM_R_X5Y91/CLBLM_L_A6 } INT_R_X5Y91/IMUX12 CLBLM_R_X5Y91/CLBLM_M_B6 } ) ( { INT_R_X7Y91/VCC_WIRE { INT_R_X7Y91/IMUX4 CLBLM_R_X7Y91/CLBLM_M_A6 } INT_R_X7Y91/IMUX12 CLBLM_R_X7Y91/CLBLM_M_B6 } ) ( { INT_L_X6Y93/VCC_WIRE { INT_L_X6Y93/BYP_ALT4 INT_L_X6Y93/BYP_BOUNCE4 { INT_L_X6Y93/CTRL_L0 BRAM_L_X6Y90/BRAM_FIFO36_RSTRAMARSTRAMLRST } INT_L_X6Y93/CTRL_L1 BRAM_L_X6Y90/BRAM_FIFO36_RSTRAMARSTRAMU } { INT_L_X6Y93/IMUX_L1 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU1 } { INT_L_X6Y93/IMUX_L3 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU2 } { INT_L_X6Y93/IMUX_L31 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL15 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL15 } { INT_L_X6Y93/IMUX_L39 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL15 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL15 } INT_L_X6Y93/IMUX_L5 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU3 } ) ( { INT_L_X6Y91/VCC_WIRE { INT_L_X6Y91/BYP_ALT4 INT_L_X6Y91/BYP_BOUNCE4 { INT_L_X6Y91/CTRL_L0 BRAM_L_X6Y90/BRAM_FIFO36_RSTRAMBL } INT_L_X6Y91/CTRL_L1 BRAM_L_X6Y90/BRAM_FIFO36_RSTRAMBU } { INT_L_X6Y91/IMUX_L24 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU0 } INT_L_X6Y91/IMUX_L32 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL0 } ) ( { INT_L_X6Y90/VCC_WIRE { INT_L_X6Y90/BYP_ALT4 INT_L_X6Y90/BYP_BOUNCE4 { INT_L_X6Y90/CTRL_L0 BRAM_L_X6Y90/BRAM_FIFO36_RSTREGBL } INT_L_X6Y90/CTRL_L1 BRAM_L_X6Y90/BRAM_FIFO36_RSTREGBU } { INT_L_X6Y90/FAN_ALT5 INT_L_X6Y90/FAN_BOUNCE5 { INT_L_X6Y90/CLK_L0 BRAM_L_X6Y90/BRAM_FIFO36_REGCLKBL } INT_L_X6Y90/CLK_L1 BRAM_L_X6Y90/BRAM_FIFO36_REGCLKBU } { INT_L_X6Y90/IMUX_L34 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL1 } { INT_L_X6Y90/IMUX_L36 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL2 } INT_L_X6Y90/IMUX_L38 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL3 } ) ( { INT_L_X6Y92/VCC_WIRE { INT_L_X6Y92/IMUX_L16 BRAM_L_X6Y90/BRAM_FIFO36_WEAL0 } { INT_L_X6Y92/IMUX_L17 BRAM_L_X6Y90/BRAM_FIFO36_WEAL2 } { INT_L_X6Y92/IMUX_L24 BRAM_L_X6Y90/BRAM_FIFO36_WEAU1 } { INT_L_X6Y92/IMUX_L25 BRAM_L_X6Y90/BRAM_FIFO36_WEAU3 } { INT_L_X6Y92/IMUX_L26 BRAM_L_X6Y90/BRAM_FIFO36_ENBWRENU } { INT_L_X6Y92/IMUX_L32 BRAM_L_X6Y90/BRAM_FIFO36_WEAL1 } { INT_L_X6Y92/IMUX_L33 BRAM_L_X6Y90/BRAM_FIFO36_WEAL3 } { INT_L_X6Y92/IMUX_L34 BRAM_L_X6Y90/BRAM_FIFO36_ENBWRENL } { INT_L_X6Y92/IMUX_L8 BRAM_L_X6Y90/BRAM_FIFO36_WEAU0 } INT_L_X6Y92/IMUX_L9 BRAM_L_X6Y90/BRAM_FIFO36_WEAU2 } ) ( { INT_L_X6Y94/VCC_WIRE { INT_L_X6Y94/BYP_ALT4 INT_L_X6Y94/BYP_BOUNCE4 { INT_L_X6Y94/CTRL_L0 BRAM_L_X6Y90/BRAM_FIFO36_RSTREGARSTREGL } INT_L_X6Y94/CTRL_L1 BRAM_L_X6Y90/BRAM_FIFO36_RSTREGARSTREGU } INT_L_X6Y94/FAN_ALT5 INT_L_X6Y94/FAN_BOUNCE5 { INT_L_X6Y94/CLK_L0 BRAM_L_X6Y90/BRAM_FIFO36_REGCLKARDRCLKL } INT_L_X6Y94/CLK_L1 BRAM_L_X6Y90/BRAM_FIFO36_REGCLKARDRCLKU } ) ( { INT_R_X7Y90/VCC_WIRE { INT_R_X7Y90/IMUX4 CLBLM_R_X7Y90/CLBLM_M_A6 } { INT_R_X7Y90/IMUX5 CLBLM_R_X7Y90/CLBLM_L_A6 } INT_R_X7Y90/IMUX12 CLBLM_R_X7Y90/CLBLM_M_B6 } ) ( { INT_R_X7Y89/VCC_WIRE { INT_R_X7Y89/IMUX4 CLBLM_R_X7Y89/CLBLM_M_A6 } INT_R_X7Y89/IMUX12 CLBLM_R_X7Y89/CLBLM_M_B6 } ) ( { INT_R_X3Y87/VCC_WIRE { INT_R_X3Y87/IMUX2 CLBLM_R_X3Y87/CLBLM_M_A2 } { INT_R_X3Y87/IMUX4 CLBLM_R_X3Y87/CLBLM_M_A6 } { INT_R_X3Y87/FAN_ALT7 INT_R_X3Y87/FAN7 CLBLM_R_X3Y87/CLBLM_M_CE } { INT_R_X3Y87/IMUX7 CLBLM_R_X3Y87/CLBLM_M_A1 } { INT_R_X3Y87/IMUX12 CLBLM_R_X3Y87/CLBLM_M_B6 } { INT_R_X3Y87/IMUX15 CLBLM_R_X3Y87/CLBLM_M_B1 } INT_R_X3Y87/IMUX18 CLBLM_R_X3Y87/CLBLM_M_B2 } ) ( { INT_R_X9Y58/VCC_WIRE { INT_R_X9Y58/IMUX20 DSP_R_X9Y55/DSP_0_C34 } { INT_R_X9Y58/IMUX21 DSP_R_X9Y55/DSP_0_ALUMODE0 } { INT_R_X9Y58/IMUX23 DSP_R_X9Y55/DSP_0_CARRYIN } { INT_R_X9Y58/IMUX32 DSP_R_X9Y55/DSP_0_C35 } { INT_R_X9Y58/IMUX33 DSP_R_X9Y55/DSP_0_C15 } { INT_R_X9Y58/IMUX35 DSP_R_X9Y55/DSP_0_C13 } { INT_R_X9Y58/IMUX37 DSP_R_X9Y55/DSP_0_C14 } { INT_R_X9Y58/IMUX38 DSP_R_X9Y55/DSP_0_C32 } { INT_R_X9Y58/IMUX39 DSP_R_X9Y55/DSP_0_C12 } { INT_R_X9Y58/IMUX13 DSP_R_X9Y55/DSP_0_ALUMODE1 } INT_R_X9Y58/IMUX18 DSP_R_X9Y55/DSP_0_C33 } ) ( { INT_R_X9Y55/VCC_WIRE { INT_R_X9Y55/IMUX20 DSP_R_X9Y55/DSP_0_C22 } { INT_R_X9Y55/IMUX3 DSP_R_X9Y55/DSP_0_C1 } { INT_R_X9Y55/IMUX32 DSP_R_X9Y55/DSP_0_C23 } { INT_R_X9Y55/IMUX33 DSP_R_X9Y55/DSP_0_C43 } { INT_R_X9Y55/IMUX35 DSP_R_X9Y55/DSP_0_C40 } { INT_R_X9Y55/IMUX37 DSP_R_X9Y55/DSP_0_C2 } { INT_R_X9Y55/IMUX38 DSP_R_X9Y55/DSP_0_C20 } { INT_R_X9Y55/IMUX39 DSP_R_X9Y55/DSP_0_C0 } { INT_R_X9Y55/IMUX42 DSP_R_X9Y55/DSP_0_C42 } { INT_R_X9Y55/IMUX1 DSP_R_X9Y55/DSP_0_C3 } { INT_R_X9Y55/IMUX16 DSP_R_X9Y55/DSP_0_C41 } INT_R_X9Y55/IMUX18 DSP_R_X9Y55/DSP_0_C21 } ) ( { INT_R_X9Y56/VCC_WIRE { INT_R_X9Y56/IMUX20 DSP_R_X9Y55/DSP_0_C26 } { INT_R_X9Y56/IMUX22 DSP_R_X9Y55/DSP_0_C24 } { INT_R_X9Y56/IMUX32 DSP_R_X9Y55/DSP_0_C27 } { INT_R_X9Y56/IMUX33 DSP_R_X9Y55/DSP_0_C7 } { INT_R_X9Y56/IMUX34 DSP_R_X9Y55/DSP_0_C25 } { INT_R_X9Y56/IMUX35 DSP_R_X9Y55/DSP_0_C5 } { INT_R_X9Y56/IMUX37 DSP_R_X9Y55/DSP_0_C6 } { INT_R_X9Y56/IMUX39 DSP_R_X9Y55/DSP_0_C4 } { INT_R_X9Y56/IMUX0 DSP_R_X9Y55/DSP_0_CEA2 } INT_R_X9Y56/IMUX1 DSP_R_X9Y55/DSP_0_CEB2 } ) ( { INT_R_X9Y57/VCC_WIRE { INT_R_X9Y57/IMUX2 DSP_R_X9Y55/DSP_0_C29 } { INT_R_X9Y57/IMUX20 DSP_R_X9Y55/DSP_0_OPMODE4 } { INT_R_X9Y57/IMUX27 DSP_R_X9Y55/DSP_0_OPMODE2 } { INT_R_X9Y57/IMUX3 DSP_R_X9Y55/DSP_0_C9 } { INT_R_X9Y57/IMUX30 DSP_R_X9Y55/DSP_0_OPMODE1 } { INT_R_X9Y57/IMUX32 DSP_R_X9Y55/DSP_0_C31 } { INT_R_X9Y57/IMUX33 DSP_R_X9Y55/DSP_0_C11 } { INT_R_X9Y57/IMUX34 DSP_R_X9Y55/DSP_0_CEP } { INT_R_X9Y57/IMUX35 DSP_R_X9Y55/DSP_0_OPMODE0 } { INT_R_X9Y57/IMUX37 DSP_R_X9Y55/DSP_0_C10 } { INT_R_X9Y57/IMUX38 DSP_R_X9Y55/DSP_0_OPMODE3 } { INT_R_X9Y57/IMUX39 DSP_R_X9Y55/DSP_0_C8 } { INT_R_X9Y57/IMUX4 DSP_R_X9Y55/DSP_0_C30 } { INT_R_X9Y57/IMUX6 DSP_R_X9Y55/DSP_0_C28 } { INT_R_X9Y57/IMUX1 DSP_R_X9Y55/DSP_0_CEM } INT_R_X9Y57/IMUX12 DSP_R_X9Y55/DSP_0_OPMODE5 } ) ( { INT_R_X9Y59/VCC_WIRE { INT_R_X9Y59/IMUX20 DSP_R_X9Y55/DSP_0_C38 } { INT_R_X9Y59/IMUX21 DSP_R_X9Y55/DSP_0_C18 } { INT_R_X9Y59/IMUX32 DSP_R_X9Y55/DSP_0_C37 } { INT_R_X9Y59/IMUX33 DSP_R_X9Y55/DSP_0_C47 } { INT_R_X9Y59/IMUX34 DSP_R_X9Y55/DSP_0_C44 } { INT_R_X9Y59/IMUX35 DSP_R_X9Y55/DSP_0_C17 } { INT_R_X9Y59/IMUX37 DSP_R_X9Y55/DSP_0_C45 } { INT_R_X9Y59/IMUX38 DSP_R_X9Y55/DSP_0_C36 } { INT_R_X9Y59/IMUX39 DSP_R_X9Y55/DSP_0_C16 } { INT_R_X9Y59/IMUX1 DSP_R_X9Y55/DSP_0_C19 } { INT_R_X9Y59/IMUX18 DSP_R_X9Y55/DSP_0_C39 } INT_R_X9Y59/IMUX19 DSP_R_X9Y55/DSP_0_C46 } ) ( { INT_L_X10Y53/VCC_WIRE INT_L_X10Y53/IMUX_L4 CLBLM_L_X10Y53/CLBLM_M_A6 } ) ( { INT_L_X10Y52/VCC_WIRE INT_L_X10Y52/BYP_ALT0 INT_L_X10Y52/BYP_L0 CLBLM_L_X10Y52/CLBLM_L_AX } ) " [get_nets {RapidSmithGlobalVCCNet}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_M_AMUX CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS20 INT_L_X10Y59/SR1BEG3 INT_L_X10Y58/SW2BEG3 INT_R_X9Y57/SR1BEG_S0 INT_R_X9Y57/IMUX18 DSP_R_X9Y55/DSP_0_B9 }  [get_nets {B[9]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P13 DSP_R_X9Y55/DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_R_X9Y58/INT_INTERFACE_LOGIC_OUTS23 INT_R_X9Y58/WW4BEG1 INT_R_X5Y58/WW4BEG1 INT_R_X1Y58/SR1BEG1 INT_R_X1Y57/SW2BEG1 INT_L_X0Y56/IMUX_L34 LIOI3_X0Y55/IOI_OLOGIC0_D1 LIOI3_X0Y55/LIOI_OLOGIC0_OQ LIOI3_X0Y55/LIOI_O0 }  [get_nets {fir_out_OBUF[6]}]
set_property ROUTE { CLBLM_R_X11Y58/CLBLM_M_A CLBLM_R_X11Y58/CLBLM_LOGIC_OUTS12 INT_R_X11Y58/SR1BEG1 INT_R_X11Y57/IMUX4 CLBLM_R_X11Y57/CLBLM_M_A6 }  [get_nets {btn_Debounce_i_8_n_0}]
set_property ROUTE { CLBLM_R_X11Y53/CLBLM_M_A CLBLM_R_X11Y53/CLBLM_LOGIC_OUTS12 INT_R_X11Y53/NN2BEG0 INT_R_X11Y55/NN2BEG0 INT_R_X11Y57/IMUX8 CLBLM_R_X11Y57/CLBLM_M_A5 }  [get_nets {btn_Debounce_i_10_n_0}]
set_property ROUTE { BRAM_L_X6Y90/BRAM_FIFO36_DOBDOL2 BRAM_L_X6Y90/BRAM_LOGIC_OUTS_B6_0 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X6Y90/NN6BEG2 INT_L_X6Y96/NN2BEG2 INT_L_X6Y98/IMUX_L21 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL12 BRAM_L_X6Y95/BRAM_ADDRARDADDRL12 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR11 }  [get_nets {cg/addr[8]}]
set_property ROUTE { CLBLM_L_X10Y57/CLBLM_L_COUT CLBLM_L_X10Y57/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[20]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_CQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS6 { INT_R_X5Y91/IMUX29 CLBLM_R_X5Y91/CLBLM_M_C2 } { INT_R_X5Y91/SR1BEG3 { INT_R_X5Y90/IMUX7 CLBLM_R_X5Y90/CLBLM_M_A1 } { INT_R_X5Y90/IMUX31 CLBLM_R_X5Y90/CLBLM_M_C5 } { INT_R_X5Y90/IMUX15 CLBLM_R_X5Y90/CLBLM_M_B1 } INT_R_X5Y91/IMUX24 CLBLM_R_X5Y91/CLBLM_M_B5 } { INT_R_X5Y91/IMUX45 CLBLM_R_X5Y91/CLBLM_M_D2 } INT_R_X5Y91/NE2BEG2 INT_L_X6Y92/BYP_ALT2 INT_L_X6Y92/BYP_BOUNCE2 { INT_L_X6Y93/IMUX_L24 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU6 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU6 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU6 } INT_L_X6Y93/IMUX_L32 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL6 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL6 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL6 }  [get_nets {pixel_x_gen[6]}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_M_COUT CLBLM_L_X10Y54/CLBLM_M_COUT_N }  [get_nets {accum_reg_i_7_n_0}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_M_AMUX CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS20 INT_L_X10Y54/WL1BEG1 INT_R_X9Y54/NL1BEG1 INT_R_X9Y55/NR1BEG1 INT_R_X9Y56/IMUX19 DSP_R_X9Y55/DSP_0_A5 }  [get_nets {accum_reg_i_7_n_7}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_M_BMUX CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS21 INT_L_X10Y54/NR1BEG3 INT_L_X10Y55/NW2BEG3 INT_R_X9Y56/IMUX21 DSP_R_X9Y55/DSP_0_A6 }  [get_nets {accum_reg_i_7_n_6}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_M_CMUX CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS22 INT_L_X10Y54/NN2BEG0 INT_L_X10Y55/WW2BEG3 INT_L_X8Y55/ER1BEG_S0 INT_R_X9Y56/IMUX17 DSP_R_X9Y55/DSP_0_A7 }  [get_nets {accum_reg_i_7_n_5}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P12 DSP_R_X9Y55/DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_R_X9Y58/INT_INTERFACE_LOGIC_OUTS21 INT_R_X9Y58/SW6BEG3 INT_R_X7Y55/WW4BEG0 INT_R_X3Y55/WR1BEG1 INT_L_X2Y55/WW2BEG0 INT_L_X0Y55/IMUX_L34 LIOI3_X0Y55/IOI_OLOGIC1_D1 LIOI3_X0Y55/LIOI_OLOGIC1_OQ LIOI3_X0Y55/LIOI_O1 }  [get_nets {fir_out_OBUF[5]}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_M_DMUX CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS23 INT_L_X10Y54/WL1BEG0 INT_R_X9Y54/NL1BEG0 INT_R_X9Y55/NL1BEG_N3 INT_R_X9Y55/NN2BEG3 INT_R_X9Y57/IMUX23 DSP_R_X9Y55/DSP_0_A8 }  [get_nets {accum_reg_i_7_n_4}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_M_AQ CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS4 { INT_R_X5Y90/BYP_ALT1 INT_R_X5Y90/BYP_BOUNCE1 { INT_R_X5Y90/IMUX29 CLBLM_R_X5Y90/CLBLM_M_C2 } INT_R_X5Y90/IMUX11 CLBLM_R_X5Y90/CLBLM_M_A4 } { INT_R_X5Y90/NR1BEG0 { INT_R_X5Y91/IMUX32 CLBLM_R_X5Y91/CLBLM_M_C1 } { INT_R_X5Y91/NN2BEG0 INT_R_X5Y93/NL1BEG_N3 INT_R_X5Y93/EL1BEG2 { INT_L_X6Y93/IMUX_L36 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL5 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL5 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL5 } INT_L_X6Y93/IMUX_L28 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU5 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU5 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU5 } { INT_R_X5Y91/IMUX1 CLBLM_R_X5Y91/CLBLM_M_A3 } INT_R_X5Y91/IMUX17 CLBLM_R_X5Y91/CLBLM_M_B3 } INT_R_X5Y90/IMUX17 CLBLM_R_X5Y90/CLBLM_M_B3 }  [get_nets {pixel_x_gen[5]}]
set_property ROUTE { BRAM_L_X6Y90/BRAM_FIFO36_DOBDOL3 BRAM_L_X6Y90/BRAM_LOGIC_OUTS_B3_0 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X6Y90/NN6BEG3 INT_L_X6Y96/NN2BEG3 INT_L_X6Y98/IMUX_L22 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y95/BRAM_ADDRARDADDRL14 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR13 }  [get_nets {cg/addr[10]}]
set_property ROUTE { BRAM_L_X6Y90/BRAM_FIFO36_DOBDOU2 BRAM_L_X6Y90/BRAM_LOGIC_OUTS_B1_3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X6Y93/NL1BEG0 INT_L_X6Y94/NL1BEG_N3 INT_L_X6Y94/NN2BEG3 INT_L_X6Y96/IMUX_L23 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y95/BRAM_ADDRARDADDRL13 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR12 }  [get_nets {cg/addr[9]}]
set_property ROUTE " ( { INT_L_X6Y96/GND_WIRE { INT_L_X6Y96/GFAN0 { INT_L_X6Y96/IMUX_L40 BRAM_L_X6Y95/BRAM_FIFO18_DIPADIP1 } { INT_L_X6Y96/IMUX_L42 BRAM_L_X6Y95/BRAM_FIFO18_DIADI12 } { INT_L_X6Y96/IMUX_L18 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL1 BRAM_L_X6Y95/BRAM_ADDRARDADDRL1 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR0 } INT_L_X6Y96/IMUX_L19 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL2 BRAM_L_X6Y95/BRAM_ADDRARDADDRL2 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR1 } INT_L_X6Y96/GFAN1 { INT_L_X6Y96/IMUX_L44 BRAM_L_X6Y95/BRAM_FIFO18_DIADI13 } INT_L_X6Y96/IMUX_L46 BRAM_L_X6Y95/BRAM_FIFO18_DIADI14 } ) ( { INT_L_X6Y98/GND_WIRE INT_L_X6Y98/GFAN0 INT_L_X6Y98/IMUX_L18 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL3 BRAM_L_X6Y95/BRAM_ADDRARDADDRL3 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR2 } ) ( { INT_L_X6Y95/GND_WIRE { INT_L_X6Y95/GFAN0 { INT_L_X6Y95/IMUX_L25 BRAM_L_X6Y95/BRAM_FIFO18_DIADI8 } INT_L_X6Y95/IMUX_L27 BRAM_L_X6Y95/BRAM_FIFO18_DIADI9 } INT_L_X6Y95/GFAN1 { INT_L_X6Y95/IMUX_L29 BRAM_L_X6Y95/BRAM_FIFO18_DIADI10 } INT_L_X6Y95/IMUX_L31 BRAM_L_X6Y95/BRAM_FIFO18_DIADI11 } ) ( { INT_L_X6Y97/GND_WIRE { INT_L_X6Y97/GFAN0 { INT_L_X6Y97/IMUX_L35 BRAM_L_X6Y95/BRAM_FIFO18_REGCEB } { INT_L_X6Y97/IMUX_L41 BRAM_L_X6Y95/BRAM_FIFO18_DIADI15 } { INT_L_X6Y97/IMUX_L16 BRAM_L_X6Y95/BRAM_FIFO18_WEA0 } { INT_L_X6Y97/IMUX_L17 BRAM_L_X6Y95/BRAM_FIFO18_WEA2 } { INT_L_X6Y97/IMUX_L19 BRAM_L_X6Y95/BRAM_FIFO18_REGCEAREGCE } { INT_L_X6Y97/IMUX_L3 BRAM_L_X6Y95/BRAM_FIFO18_DIPADIP0 } { INT_L_X6Y97/IMUX_L32 BRAM_L_X6Y95/BRAM_FIFO18_WEA1 } INT_L_X6Y97/IMUX_L33 BRAM_L_X6Y95/BRAM_FIFO18_WEA3 } INT_L_X6Y97/GFAN1 { INT_L_X6Y97/IMUX_L37 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE2 } { INT_L_X6Y97/IMUX_L38 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE6 } { INT_L_X6Y97/BYP_ALT3 INT_L_X6Y97/BYP_L3 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE3 } { INT_L_X6Y97/IMUX_L5 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE0 } { INT_L_X6Y97/BYP_ALT6 INT_L_X6Y97/BYP_L6 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE7 } { INT_L_X6Y97/IMUX_L6 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE4 } { INT_L_X6Y97/IMUX_L21 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE1 } INT_L_X6Y97/IMUX_L22 BRAM_L_X6Y95/BRAM_FIFO18_WEBWE5 } ) ( { INT_L_X6Y91/GND_WIRE { INT_L_X6Y91/GFAN0 { INT_L_X6Y91/IMUX_L34 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL1 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL1 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL1 } { INT_L_X6Y91/IMUX_L35 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL2 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL2 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL2 } { INT_L_X6Y91/IMUX_L40 BRAM_L_X6Y90/BRAM_FIFO36_DIPADIPL1 } { INT_L_X6Y91/IMUX_L41 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL4 } { INT_L_X6Y91/IMUX_L42 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL12 } { INT_L_X6Y91/IMUX_L43 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL5 } { INT_L_X6Y91/IMUX_L9 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU0 BRAM_L_X6Y90/BRAM_ADDRARDADDRU0 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU0 } { INT_L_X6Y91/IMUX_L1 BRAM_L_X6Y90/BRAM_FIFO36_DIPBDIPL1 } { INT_L_X6Y91/IMUX_L10 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU1 BRAM_L_X6Y90/BRAM_ADDRARDADDRU1 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU1 } { INT_L_X6Y91/IMUX_L11 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU2 BRAM_L_X6Y90/BRAM_ADDRARDADDRU2 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU2 } { INT_L_X6Y91/IMUX_L17 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL0 BRAM_L_X6Y90/BRAM_ADDRARDADDRL0 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL0 } { INT_L_X6Y91/IMUX_L18 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL1 BRAM_L_X6Y90/BRAM_ADDRARDADDRL1 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL1 } { INT_L_X6Y91/IMUX_L19 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL2 BRAM_L_X6Y90/BRAM_ADDRARDADDRL2 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL2 } { INT_L_X6Y91/IMUX_L2 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL4 } { INT_L_X6Y91/IMUX_L25 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU0 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU0 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU0 } { INT_L_X6Y91/IMUX_L26 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU1 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU1 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU1 } { INT_L_X6Y91/IMUX_L27 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU2 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU2 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU2 } { INT_L_X6Y91/IMUX_L3 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL12 } INT_L_X6Y91/IMUX_L33 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL0 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL0 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL0 } INT_L_X6Y91/GFAN1 { INT_L_X6Y91/IMUX_L4 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL5 } { INT_L_X6Y91/IMUX_L44 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL13 } { INT_L_X6Y91/IMUX_L45 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL6 } { INT_L_X6Y91/IMUX_L46 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL14 } { INT_L_X6Y91/IMUX_L5 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL13 } { INT_L_X6Y91/IMUX_L6 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL6 } INT_L_X6Y91/IMUX_L7 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL14 } ) ( { INT_L_X6Y94/GND_WIRE { INT_L_X6Y94/GFAN0 { INT_L_X6Y94/IMUX_L8 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU4 } { INT_L_X6Y94/IMUX_L9 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU12 } { INT_L_X6Y94/IMUX_L10 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU5 } { INT_L_X6Y94/IMUX_L11 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU13 } { INT_L_X6Y94/IMUX_L16 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU4 } { INT_L_X6Y94/IMUX_L17 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU12 } { INT_L_X6Y94/IMUX_L18 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU5 } INT_L_X6Y94/IMUX_L19 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU13 } INT_L_X6Y94/GFAN1 { INT_L_X6Y94/IMUX_L12 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU6 } { INT_L_X6Y94/IMUX_L13 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU14 } { INT_L_X6Y94/IMUX_L14 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU7 } { INT_L_X6Y94/IMUX_L15 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU15 } { INT_L_X6Y94/IMUX_L20 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU6 } { INT_L_X6Y94/IMUX_L21 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU14 } { INT_L_X6Y94/IMUX_L22 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU7 } INT_L_X6Y94/IMUX_L23 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU15 } ) ( { INT_L_X6Y92/GND_WIRE { INT_L_X6Y92/GFAN0 { INT_L_X6Y92/IMUX_L35 BRAM_L_X6Y90/BRAM_FIFO36_REGCEBL } { INT_L_X6Y92/IMUX_L40 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL7 } { INT_L_X6Y92/IMUX_L41 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL15 } { INT_L_X6Y92/IMUX_L42 BRAM_L_X6Y90/BRAM_FIFO36_DIPADIPU0 } { INT_L_X6Y92/IMUX_L43 BRAM_L_X6Y90/BRAM_FIFO36_DIPBDIPU0 } { INT_L_X6Y92/IMUX_L1 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL7 } { INT_L_X6Y92/IMUX_L11 BRAM_L_X6Y90/BRAM_FIFO36_REGCEAREGCEU } { INT_L_X6Y92/IMUX_L19 BRAM_L_X6Y90/BRAM_FIFO36_REGCEAREGCEL } { INT_L_X6Y92/IMUX_L2 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL15 } { INT_L_X6Y92/IMUX_L27 BRAM_L_X6Y90/BRAM_FIFO36_REGCEBU } INT_L_X6Y92/IMUX_L3 BRAM_L_X6Y90/BRAM_FIFO36_DIPADIPL0 } INT_L_X6Y92/GFAN1 { INT_L_X6Y92/IMUX_L37 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL2 } { INT_L_X6Y92/IMUX_L38 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL6 } { INT_L_X6Y92/IMUX_L4 BRAM_L_X6Y90/BRAM_FIFO36_DIPBDIPL0 } { INT_L_X6Y92/IMUX_L45 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU3 } { INT_L_X6Y92/BYP_ALT3 INT_L_X6Y92/BYP_L3 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL3 } { INT_L_X6Y92/IMUX_L46 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU7 } { INT_L_X6Y92/IMUX_L5 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL0 } { INT_L_X6Y92/BYP_ALT6 INT_L_X6Y92/BYP_L6 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL7 } { INT_L_X6Y92/IMUX_L6 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL4 } { INT_L_X6Y92/FAN_ALT1 INT_L_X6Y92/FAN_L1 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU4 } { INT_L_X6Y92/FAN_ALT5 INT_L_X6Y92/FAN_L5 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU0 } { INT_L_X6Y92/IMUX_L13 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU1 } { INT_L_X6Y92/IMUX_L14 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU5 } { INT_L_X6Y92/IMUX_L15 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU8 } { INT_L_X6Y92/IMUX_L21 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL1 } { INT_L_X6Y92/IMUX_L22 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEL5 } { INT_L_X6Y92/IMUX_L23 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU8 } { INT_L_X6Y92/IMUX_L29 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU2 } INT_L_X6Y92/IMUX_L30 BRAM_L_X6Y90/BRAM_FIFO36_WEBWEU6 } ) ( { INT_L_X6Y90/GND_WIRE { INT_L_X6Y90/GFAN0 { INT_L_X6Y90/IMUX_L35 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL9 } { INT_L_X6Y90/IMUX_L25 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL8 } { INT_L_X6Y90/IMUX_L27 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL9 } INT_L_X6Y90/IMUX_L33 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL8 } INT_L_X6Y90/GFAN1 { INT_L_X6Y90/IMUX_L37 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL10 } { INT_L_X6Y90/IMUX_L39 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIL11 } { INT_L_X6Y90/IMUX_L29 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL10 } INT_L_X6Y90/IMUX_L31 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL11 } ) ( { INT_L_X6Y93/GND_WIRE { INT_L_X6Y93/GFAN0 { INT_L_X6Y93/IMUX_L41 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU9 } { INT_L_X6Y93/IMUX_L43 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU10 } INT_L_X6Y93/IMUX_L2 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU9 } INT_L_X6Y93/GFAN1 { INT_L_X6Y93/IMUX_L4 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU10 } { INT_L_X6Y93/IMUX_L45 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU11 } { INT_L_X6Y93/IMUX_L6 BRAM_L_X6Y90/BRAM_FIFO36_DIBDIU11 } { INT_L_X6Y93/IMUX_L15 BRAM_L_X6Y90/BRAM_FIFO36_DIPADIPU1 } INT_L_X6Y93/IMUX_L23 BRAM_L_X6Y90/BRAM_FIFO36_DIPBDIPU1 } ) ( { INT_R_X3Y87/GND_WIRE INT_R_X3Y87/GFAN0 { INT_R_X3Y87/IMUX24 CLBLM_R_X3Y87/CLBLM_M_B5 } { INT_R_X3Y87/IMUX27 CLBLM_R_X3Y87/CLBLM_M_B4 } { INT_R_X3Y87/IMUX8 CLBLM_R_X3Y87/CLBLM_M_A5 } { INT_R_X3Y87/IMUX1 CLBLM_R_X3Y87/CLBLM_M_A3 } { INT_R_X3Y87/IMUX11 CLBLM_R_X3Y87/CLBLM_M_A4 } INT_R_X3Y87/IMUX17 CLBLM_R_X3Y87/CLBLM_M_B3 } ) ( { INT_L_X10Y63/GND_WIRE { INT_L_X10Y63/GFAN0 { INT_L_X10Y63/BYP_ALT0 INT_L_X10Y63/BYP_L0 CLBLM_L_X10Y63/CLBLM_L_AX } INT_L_X10Y63/BYP_ALT5 INT_L_X10Y63/BYP_L5 CLBLM_L_X10Y63/CLBLM_L_BX } INT_L_X10Y63/GFAN1 { INT_L_X10Y63/BYP_ALT2 INT_L_X10Y63/BYP_L2 CLBLM_L_X10Y63/CLBLM_L_CX } INT_L_X10Y63/BYP_ALT7 INT_L_X10Y63/BYP_L7 CLBLM_L_X10Y63/CLBLM_L_DX } ) ( { INT_L_X10Y62/GND_WIRE { INT_L_X10Y62/GFAN0 { INT_L_X10Y62/BYP_ALT0 INT_L_X10Y62/BYP_L0 CLBLM_L_X10Y62/CLBLM_L_AX } INT_L_X10Y62/BYP_ALT5 INT_L_X10Y62/BYP_L5 CLBLM_L_X10Y62/CLBLM_L_BX } INT_L_X10Y62/GFAN1 { INT_L_X10Y62/BYP_ALT2 INT_L_X10Y62/BYP_L2 CLBLM_L_X10Y62/CLBLM_L_CX } INT_L_X10Y62/BYP_ALT7 INT_L_X10Y62/BYP_L7 CLBLM_L_X10Y62/CLBLM_L_DX } ) ( { INT_L_X10Y61/GND_WIRE { INT_L_X10Y61/GFAN0 { INT_L_X10Y61/BYP_ALT0 INT_L_X10Y61/BYP_L0 CLBLM_L_X10Y61/CLBLM_L_AX } INT_L_X10Y61/BYP_ALT5 INT_L_X10Y61/BYP_L5 CLBLM_L_X10Y61/CLBLM_L_BX } INT_L_X10Y61/GFAN1 { INT_L_X10Y61/BYP_ALT2 INT_L_X10Y61/BYP_L2 CLBLM_L_X10Y61/CLBLM_L_CX } INT_L_X10Y61/BYP_ALT7 INT_L_X10Y61/BYP_L7 CLBLM_L_X10Y61/CLBLM_L_DX } ) ( { INT_L_X10Y60/GND_WIRE { INT_L_X10Y60/GFAN0 { INT_L_X10Y60/BYP_ALT0 INT_L_X10Y60/BYP_L0 CLBLM_L_X10Y60/CLBLM_L_AX } { INT_L_X10Y60/BYP_ALT1 INT_L_X10Y60/BYP_L1 CLBLM_L_X10Y60/CLBLM_M_AX } { INT_L_X10Y60/BYP_ALT4 INT_L_X10Y60/BYP_L4 CLBLM_L_X10Y60/CLBLM_M_BX } INT_L_X10Y60/BYP_ALT5 INT_L_X10Y60/BYP_L5 CLBLM_L_X10Y60/CLBLM_L_BX } INT_L_X10Y60/GFAN1 { INT_L_X10Y60/BYP_ALT2 INT_L_X10Y60/BYP_L2 CLBLM_L_X10Y60/CLBLM_L_CX } { INT_L_X10Y60/BYP_ALT3 INT_L_X10Y60/BYP_L3 CLBLM_L_X10Y60/CLBLM_M_CX } { INT_L_X10Y60/BYP_ALT6 INT_L_X10Y60/BYP_L6 CLBLM_L_X10Y60/CLBLM_M_DX } INT_L_X10Y60/BYP_ALT7 INT_L_X10Y60/BYP_L7 CLBLM_L_X10Y60/CLBLM_L_DX } ) ( { INT_L_X10Y59/GND_WIRE { INT_L_X10Y59/GFAN0 { INT_L_X10Y59/BYP_ALT0 INT_L_X10Y59/BYP_L0 CLBLM_L_X10Y59/CLBLM_L_AX } { INT_L_X10Y59/BYP_ALT1 INT_L_X10Y59/BYP_L1 CLBLM_L_X10Y59/CLBLM_M_AX } { INT_L_X10Y59/BYP_ALT4 INT_L_X10Y59/BYP_L4 CLBLM_L_X10Y59/CLBLM_M_BX } INT_L_X10Y59/BYP_ALT5 INT_L_X10Y59/BYP_L5 CLBLM_L_X10Y59/CLBLM_L_BX } INT_L_X10Y59/GFAN1 { INT_L_X10Y59/BYP_ALT2 INT_L_X10Y59/BYP_L2 CLBLM_L_X10Y59/CLBLM_L_CX } { INT_L_X10Y59/BYP_ALT3 INT_L_X10Y59/BYP_L3 CLBLM_L_X10Y59/CLBLM_M_CX } { INT_L_X10Y59/BYP_ALT6 INT_L_X10Y59/BYP_L6 CLBLM_L_X10Y59/CLBLM_M_DX } INT_L_X10Y59/BYP_ALT7 INT_L_X10Y59/BYP_L7 CLBLM_L_X10Y59/CLBLM_L_DX } ) ( { INT_L_X10Y58/GND_WIRE { INT_L_X10Y58/GFAN0 { INT_L_X10Y58/BYP_ALT0 INT_L_X10Y58/BYP_L0 CLBLM_L_X10Y58/CLBLM_L_AX } { INT_L_X10Y58/BYP_ALT1 INT_L_X10Y58/BYP_L1 CLBLM_L_X10Y58/CLBLM_M_AX } { INT_L_X10Y58/BYP_ALT4 INT_L_X10Y58/BYP_L4 CLBLM_L_X10Y58/CLBLM_M_BX } INT_L_X10Y58/BYP_ALT5 INT_L_X10Y58/BYP_L5 CLBLM_L_X10Y58/CLBLM_L_BX } INT_L_X10Y58/GFAN1 { INT_L_X10Y58/BYP_ALT2 INT_L_X10Y58/BYP_L2 CLBLM_L_X10Y58/CLBLM_L_CX } { INT_L_X10Y58/BYP_ALT3 INT_L_X10Y58/BYP_L3 CLBLM_L_X10Y58/CLBLM_M_CX } { INT_L_X10Y58/BYP_ALT6 INT_L_X10Y58/BYP_L6 CLBLM_L_X10Y58/CLBLM_M_DX } INT_L_X10Y58/BYP_ALT7 INT_L_X10Y58/BYP_L7 CLBLM_L_X10Y58/CLBLM_L_DX } ) ( { INT_L_X10Y57/GND_WIRE { INT_L_X10Y57/GFAN0 { INT_L_X10Y57/BYP_ALT0 INT_L_X10Y57/BYP_L0 CLBLM_L_X10Y57/CLBLM_L_AX } { INT_L_X10Y57/BYP_ALT1 INT_L_X10Y57/BYP_L1 CLBLM_L_X10Y57/CLBLM_M_AX } { INT_L_X10Y57/BYP_ALT4 INT_L_X10Y57/BYP_L4 CLBLM_L_X10Y57/CLBLM_M_BX } INT_L_X10Y57/BYP_ALT5 INT_L_X10Y57/BYP_L5 CLBLM_L_X10Y57/CLBLM_L_BX } INT_L_X10Y57/GFAN1 { INT_L_X10Y57/BYP_ALT2 INT_L_X10Y57/BYP_L2 CLBLM_L_X10Y57/CLBLM_L_CX } { INT_L_X10Y57/BYP_ALT3 INT_L_X10Y57/BYP_L3 CLBLM_L_X10Y57/CLBLM_M_CX } { INT_L_X10Y57/BYP_ALT6 INT_L_X10Y57/BYP_L6 CLBLM_L_X10Y57/CLBLM_M_DX } INT_L_X10Y57/BYP_ALT7 INT_L_X10Y57/BYP_L7 CLBLM_L_X10Y57/CLBLM_L_DX } ) ( { INT_L_X10Y56/GND_WIRE { INT_L_X10Y56/GFAN0 { INT_L_X10Y56/BYP_ALT0 INT_L_X10Y56/BYP_L0 CLBLM_L_X10Y56/CLBLM_L_AX } { INT_L_X10Y56/BYP_ALT1 INT_L_X10Y56/BYP_L1 CLBLM_L_X10Y56/CLBLM_M_AX } { INT_L_X10Y56/BYP_ALT4 INT_L_X10Y56/BYP_L4 CLBLM_L_X10Y56/CLBLM_M_BX } INT_L_X10Y56/BYP_ALT5 INT_L_X10Y56/BYP_L5 CLBLM_L_X10Y56/CLBLM_L_BX } INT_L_X10Y56/GFAN1 { INT_L_X10Y56/BYP_ALT2 INT_L_X10Y56/BYP_L2 CLBLM_L_X10Y56/CLBLM_L_CX } { INT_L_X10Y56/BYP_ALT3 INT_L_X10Y56/BYP_L3 CLBLM_L_X10Y56/CLBLM_M_CX } { INT_L_X10Y56/BYP_ALT6 INT_L_X10Y56/BYP_L6 CLBLM_L_X10Y56/CLBLM_M_DX } INT_L_X10Y56/BYP_ALT7 INT_L_X10Y56/BYP_L7 CLBLM_L_X10Y56/CLBLM_L_DX } ) ( { INT_R_X9Y59/GND_WIRE { INT_R_X9Y59/GFAN0 { INT_R_X9Y59/IMUX3 DSP_R_X9Y55/DSP_0_B17 } INT_R_X9Y59/IMUX43 DSP_R_X9Y55/DSP_0_B16 } INT_R_X9Y59/GFAN1 { INT_R_X9Y59/IMUX46 DSP_R_X9Y55/DSP_0_A18 } { INT_R_X9Y59/IMUX47 DSP_R_X9Y55/DSP_0_A16 } { INT_R_X9Y59/IMUX6 DSP_R_X9Y55/DSP_0_A19 } INT_R_X9Y59/IMUX7 DSP_R_X9Y55/DSP_0_A17 } ) ( { INT_R_X9Y55/GND_WIRE INT_R_X9Y55/GFAN1 { INT_R_X9Y55/CTRL0 DSP_R_X9Y55/DSP_0_RSTP } { INT_R_X9Y55/CTRL1 DSP_R_X9Y55/DSP_0_RSTA } { INT_R_X9Y55/IMUX46 DSP_R_X9Y55/DSP_0_A22 } { INT_R_X9Y55/IMUX47 DSP_R_X9Y55/DSP_0_A20 } { INT_R_X9Y55/IMUX6 DSP_R_X9Y55/DSP_0_A23 } INT_R_X9Y55/IMUX7 DSP_R_X9Y55/DSP_0_A21 } ) ( { INT_R_X9Y56/GND_WIRE { INT_R_X9Y56/GFAN0 { INT_R_X9Y56/IMUX2 DSP_R_X9Y55/DSP_0_RSTALLCARRYIN } { INT_R_X9Y56/IMUX3 DSP_R_X9Y55/DSP_0_RSTALUMODE } { INT_R_X9Y56/IMUX40 DSP_R_X9Y55/DSP_0_CEA1 } { INT_R_X9Y56/IMUX41 DSP_R_X9Y55/DSP_0_CEB1 } { INT_R_X9Y56/IMUX42 DSP_R_X9Y55/DSP_0_RSTINMODE } { INT_R_X9Y56/IMUX43 DSP_R_X9Y55/DSP_0_RSTCTRL } { INT_R_X9Y56/CTRL0 DSP_R_X9Y55/DSP_0_RSTC } INT_R_X9Y56/CTRL1 DSP_R_X9Y55/DSP_0_RSTM } INT_R_X9Y56/GFAN1 { INT_R_X9Y56/IMUX46 DSP_R_X9Y55/DSP_0_A26 } { INT_R_X9Y56/IMUX47 DSP_R_X9Y55/DSP_0_A24 } { INT_R_X9Y56/IMUX6 DSP_R_X9Y55/DSP_0_A27 } INT_R_X9Y56/IMUX7 DSP_R_X9Y55/DSP_0_A25 } ) ( { INT_R_X9Y57/GND_WIRE { INT_R_X9Y57/GFAN0 { INT_R_X9Y57/IMUX40 DSP_R_X9Y55/DSP_0_CEC } { INT_R_X9Y57/IMUX41 DSP_R_X9Y55/DSP_0_CECTRL } { INT_R_X9Y57/CTRL0 DSP_R_X9Y55/DSP_0_RSTB } INT_R_X9Y57/IMUX0 DSP_R_X9Y55/DSP_0_CECARRYIN } INT_R_X9Y57/GFAN1 { INT_R_X9Y57/IMUX47 DSP_R_X9Y55/DSP_0_A28 } INT_R_X9Y57/IMUX7 DSP_R_X9Y55/DSP_0_A29 } ) ( { DSP_R_X9Y55/DSP_GND_R { DSP_R_X9Y55/DSP_0_CARRYINSEL2 } { DSP_R_X9Y55/DSP_0_CEAD } { DSP_R_X9Y55/DSP_0_CEALUMODE } { DSP_R_X9Y55/DSP_0_CED } { DSP_R_X9Y55/DSP_0_CEINMODE } { DSP_R_X9Y55/DSP_0_ALUMODE2 } { DSP_R_X9Y55/DSP_0_D0 } { DSP_R_X9Y55/DSP_0_ALUMODE3 } { DSP_R_X9Y55/DSP_0_D1 } { DSP_R_X9Y55/DSP_0_D10 } { DSP_R_X9Y55/DSP_0_D11 } { DSP_R_X9Y55/DSP_0_D12 } { DSP_R_X9Y55/DSP_0_D13 } { DSP_R_X9Y55/DSP_0_D14 } { DSP_R_X9Y55/DSP_0_D15 } { DSP_R_X9Y55/DSP_0_D16 } { DSP_R_X9Y55/DSP_0_D17 } { DSP_R_X9Y55/DSP_0_D18 } { DSP_R_X9Y55/DSP_0_D19 } { DSP_R_X9Y55/DSP_0_D2 } { DSP_R_X9Y55/DSP_0_D20 } { DSP_R_X9Y55/DSP_0_D21 } { DSP_R_X9Y55/DSP_0_D22 } { DSP_R_X9Y55/DSP_0_D23 } { DSP_R_X9Y55/DSP_0_D24 } { DSP_R_X9Y55/DSP_0_D3 } { DSP_R_X9Y55/DSP_0_D4 } { DSP_R_X9Y55/DSP_0_D5 } { DSP_R_X9Y55/DSP_0_D6 } { DSP_R_X9Y55/DSP_0_D7 } { DSP_R_X9Y55/DSP_0_D8 } { DSP_R_X9Y55/DSP_0_D9 } { DSP_R_X9Y55/DSP_0_INMODE0 } { DSP_R_X9Y55/DSP_0_INMODE1 } { DSP_R_X9Y55/DSP_0_INMODE2 } { DSP_R_X9Y55/DSP_0_INMODE3 } { DSP_R_X9Y55/DSP_0_INMODE4 } { DSP_R_X9Y55/DSP_0_OPMODE6 } DSP_R_X9Y55/DSP_0_RSTD } ) ( { INT_R_X9Y58/GND_WIRE INT_R_X9Y58/GFAN1 { INT_R_X9Y58/IMUX30 DSP_R_X9Y55/DSP_0_CARRYINSEL0 } INT_R_X9Y58/IMUX14 DSP_R_X9Y55/DSP_0_CARRYINSEL1 } ) ( { INT_L_X10Y55/GND_WIRE { INT_L_X10Y55/GFAN0 { INT_L_X10Y55/BYP_ALT0 INT_L_X10Y55/BYP_L0 CLBLM_L_X10Y55/CLBLM_L_AX } { INT_L_X10Y55/BYP_ALT1 INT_L_X10Y55/BYP_L1 CLBLM_L_X10Y55/CLBLM_M_AX } { INT_L_X10Y55/BYP_ALT4 INT_L_X10Y55/BYP_L4 CLBLM_L_X10Y55/CLBLM_M_BX } INT_L_X10Y55/BYP_ALT5 INT_L_X10Y55/BYP_L5 CLBLM_L_X10Y55/CLBLM_L_BX } INT_L_X10Y55/GFAN1 { INT_L_X10Y55/BYP_ALT2 INT_L_X10Y55/BYP_L2 CLBLM_L_X10Y55/CLBLM_L_CX } { INT_L_X10Y55/BYP_ALT3 INT_L_X10Y55/BYP_L3 CLBLM_L_X10Y55/CLBLM_M_CX } { INT_L_X10Y55/BYP_ALT6 INT_L_X10Y55/BYP_L6 CLBLM_L_X10Y55/CLBLM_M_DX } INT_L_X10Y55/BYP_ALT7 INT_L_X10Y55/BYP_L7 CLBLM_L_X10Y55/CLBLM_L_DX } ) ( { INT_L_X10Y54/GND_WIRE { INT_L_X10Y54/GFAN0 { INT_L_X10Y54/BYP_ALT0 INT_L_X10Y54/BYP_L0 CLBLM_L_X10Y54/CLBLM_L_AX } { INT_L_X10Y54/BYP_ALT1 INT_L_X10Y54/BYP_L1 CLBLM_L_X10Y54/CLBLM_M_AX } { INT_L_X10Y54/BYP_ALT4 INT_L_X10Y54/BYP_L4 CLBLM_L_X10Y54/CLBLM_M_BX } INT_L_X10Y54/BYP_ALT5 INT_L_X10Y54/BYP_L5 CLBLM_L_X10Y54/CLBLM_L_BX } INT_L_X10Y54/GFAN1 { INT_L_X10Y54/BYP_ALT2 INT_L_X10Y54/BYP_L2 CLBLM_L_X10Y54/CLBLM_L_CX } { INT_L_X10Y54/BYP_ALT3 INT_L_X10Y54/BYP_L3 CLBLM_L_X10Y54/CLBLM_M_CX } { INT_L_X10Y54/BYP_ALT6 INT_L_X10Y54/BYP_L6 CLBLM_L_X10Y54/CLBLM_M_DX } INT_L_X10Y54/BYP_ALT7 INT_L_X10Y54/BYP_L7 CLBLM_L_X10Y54/CLBLM_L_DX } ) ( { INT_L_X10Y53/GND_WIRE { INT_L_X10Y53/GFAN0 { INT_L_X10Y53/BYP_ALT0 INT_L_X10Y53/BYP_L0 CLBLM_L_X10Y53/CLBLM_L_AX } { INT_L_X10Y53/BYP_ALT4 INT_L_X10Y53/BYP_L4 CLBLM_L_X10Y53/CLBLM_M_BX } INT_L_X10Y53/BYP_ALT5 INT_L_X10Y53/BYP_L5 CLBLM_L_X10Y53/CLBLM_L_BX } INT_L_X10Y53/GFAN1 { INT_L_X10Y53/BYP_ALT2 INT_L_X10Y53/BYP_L2 CLBLM_L_X10Y53/CLBLM_L_CX } { INT_L_X10Y53/BYP_ALT3 INT_L_X10Y53/BYP_L3 CLBLM_L_X10Y53/CLBLM_M_CX } { INT_L_X10Y53/BYP_ALT6 INT_L_X10Y53/BYP_L6 CLBLM_L_X10Y53/CLBLM_M_DX } INT_L_X10Y53/BYP_ALT7 INT_L_X10Y53/BYP_L7 CLBLM_L_X10Y53/CLBLM_L_DX } ) ( { INT_L_X10Y52/GND_WIRE { INT_L_X10Y52/GFAN0 INT_L_X10Y52/BYP_ALT5 INT_L_X10Y52/BYP_L5 CLBLM_L_X10Y52/CLBLM_L_BX } INT_L_X10Y52/GFAN1 { INT_L_X10Y52/BYP_ALT2 INT_L_X10Y52/BYP_L2 CLBLM_L_X10Y52/CLBLM_L_CX } INT_L_X10Y52/BYP_ALT7 INT_L_X10Y52/BYP_L7 CLBLM_L_X10Y52/CLBLM_L_DX } ) " [get_nets {RapidSmithGlobalGNDNet}]
set_property ROUTE { CLBLM_R_X3Y87/CLBLM_M_AMUX CLBLM_R_X3Y87/CLBLM_LOGIC_OUTS20 INT_R_X3Y87/WW2BEG2 INT_R_X1Y87/WL1BEG1 INT_L_X0Y87/IMUX_L34 LIOI3_TBYTETERM_X0Y87/IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y87/LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y87/LIOI_O1 }  [get_nets {Hsync_OBUF}]
set_property ROUTE { CLBLM_L_X10Y62/CLBLM_L_AQ CLBLM_L_X10Y62/CLBLM_LOGIC_OUTS0 { INT_L_X10Y62/NL1BEG_N3 INT_L_X10Y62/IMUX_L5 CLBLM_L_X10Y62/CLBLM_L_A6 } INT_L_X10Y62/SR1BEG1 INT_L_X10Y61/IMUX_L4 CLBLM_L_X10Y61/CLBLM_M_A6 }  [get_nets {btn_counter_reg[40]}]
set_property ROUTE { BRAM_L_X6Y90/BRAM_FIFO36_DOBDOL1 BRAM_L_X6Y90/BRAM_LOGIC_OUTS_B1_0 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X6Y90/NN6BEG1 INT_L_X6Y96/NE2BEG1 INT_R_X7Y97/WR1BEG2 INT_L_X6Y97/IMUX_L20 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X6Y95/BRAM_ADDRARDADDRL10 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR9 }  [get_nets {cg/addr[6]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_AQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS0 { INT_R_X5Y91/NW2BEG0 INT_L_X4Y92/NE2BEG0 INT_R_X5Y93/SL1BEG0 INT_R_X5Y92/IMUX0 CLBLM_R_X5Y92/CLBLM_L_A3 } { INT_R_X5Y91/NL1BEG_N3 INT_R_X5Y91/EL1BEG2 { INT_L_X6Y91/IMUX_L36 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL8 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL8 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL8 } INT_L_X6Y91/IMUX_L28 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU8 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU8 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU8 } { INT_R_X5Y91/SL1BEG0 { INT_R_X5Y90/IMUX24 CLBLM_R_X5Y90/CLBLM_M_B5 } { INT_R_X5Y90/IMUX32 CLBLM_R_X5Y90/CLBLM_M_C1 } INT_R_X5Y90/IMUX8 CLBLM_R_X5Y90/CLBLM_M_A5 } { INT_R_X5Y91/IMUX8 CLBLM_R_X5Y91/CLBLM_M_A5 } INT_R_X5Y91/IMUX0 CLBLM_R_X5Y91/CLBLM_L_A3 }  [get_nets {pixel_x_gen[8]}]
set_property ROUTE { CLBLM_R_X7Y92/CLBLM_M_AQ CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS4 { INT_R_X7Y92/NL1BEG_N3 { INT_R_X7Y92/IMUX22 CLBLM_R_X7Y92/CLBLM_M_C3 } INT_R_X7Y92/NL1BEG2 { INT_R_X7Y93/NW2BEG2 INT_L_X6Y94/NN2BEG2 INT_L_X6Y96/IMUX_L21 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y95/BRAM_ADDRARDADDRL4 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR3 } INT_R_X7Y93/IMUX11 CLBLM_R_X7Y93/CLBLM_M_A4 } { INT_R_X7Y92/SL1BEG0 INT_R_X7Y91/IMUX32 CLBLM_R_X7Y91/CLBLM_M_C1 } { INT_R_X7Y92/IMUX1 CLBLM_R_X7Y92/CLBLM_M_A3 } { INT_R_X7Y92/NR1BEG0 INT_R_X7Y93/IMUX17 CLBLM_R_X7Y93/CLBLM_M_B3 } INT_R_X7Y92/IMUX17 CLBLM_R_X7Y92/CLBLM_M_B3 }  [get_nets {pixel_y_gen[0]}]
set_property ROUTE { CLBLM_L_X10Y62/CLBLM_L_BQ CLBLM_L_X10Y62/CLBLM_LOGIC_OUTS1 INT_L_X10Y62/FAN_ALT6 INT_L_X10Y62/FAN_BOUNCE6 { INT_L_X10Y62/BYP_ALT1 INT_L_X10Y62/BYP_BOUNCE1 INT_L_X10Y62/IMUX_L13 CLBLM_L_X10Y62/CLBLM_L_B6 } INT_L_X10Y61/IMUX_L7 CLBLM_L_X10Y61/CLBLM_M_A1 }  [get_nets {btn_counter_reg[41]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_DQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS7 { INT_R_X5Y91/NL1BEG2 { INT_R_X5Y92/IMUX3 CLBLM_R_X5Y92/CLBLM_L_A2 } INT_R_X5Y92/NR1BEG2 INT_R_X5Y93/EL1BEG1 { INT_L_X6Y93/SL1BEG1 INT_L_X6Y92/SW2BEG1 INT_R_X5Y91/IMUX27 CLBLM_R_X5Y91/CLBLM_M_B4 } { INT_L_X6Y93/IMUX_L25 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU7 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU7 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU7 } INT_L_X6Y93/IMUX_L33 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL7 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL7 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL7 } { INT_R_X5Y91/SL1BEG3 { INT_R_X5Y90/IMUX22 CLBLM_R_X5Y90/CLBLM_M_C3 } INT_R_X5Y90/SR1BEG_S0 { INT_R_X5Y90/IMUX2 CLBLM_R_X5Y90/CLBLM_M_A2 } INT_R_X5Y90/IMUX18 CLBLM_R_X5Y90/CLBLM_M_B2 } INT_R_X5Y91/IMUX38 CLBLM_R_X5Y91/CLBLM_M_D3 }  [get_nets {pixel_x_gen[7]}]
set_property ROUTE { BRAM_L_X6Y90/BRAM_FIFO36_DOBDOU1 BRAM_L_X6Y90/BRAM_LOGIC_OUTS_B4_3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X6Y93/NR1BEG0 INT_L_X6Y94/NN2BEG0 INT_L_X6Y96/NL1BEG_N3 INT_L_X6Y96/IMUX_L22 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X6Y95/BRAM_ADDRARDADDRL11 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR10 }  [get_nets {cg/addr[7]}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_M_BQ CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS5 { INT_R_X7Y93/IMUX2 CLBLM_R_X7Y93/CLBLM_M_A2 } { INT_R_X7Y93/SL1BEG1 { INT_R_X7Y92/SL1BEG1 { INT_R_X7Y91/WW2BEG1 INT_R_X5Y91/NN6BEG2 INT_R_X5Y97/NE2BEG2 INT_L_X6Y98/IMUX_L20 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y95/BRAM_ADDRARDADDRL5 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR4 } INT_R_X7Y91/IMUX35 CLBLM_R_X7Y91/CLBLM_M_C6 } { INT_R_X7Y92/IMUX35 CLBLM_R_X7Y92/CLBLM_M_C6 } INT_R_X7Y92/IMUX18 CLBLM_R_X7Y92/CLBLM_M_B2 } { INT_R_X7Y93/SR1BEG2 INT_R_X7Y92/IMUX38 CLBLM_R_X7Y92/CLBLM_M_D3 } INT_R_X7Y93/IMUX18 CLBLM_R_X7Y93/CLBLM_M_B2 }  [get_nets {pixel_y_gen[1]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_BMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS21 INT_R_X5Y91/SR1BEG_S0 INT_R_X5Y91/IMUX10 CLBLM_R_X5Y91/CLBLM_L_A4 }  [get_nets {h_counter[9]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_CMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS22 INT_R_X5Y92/SW2BEG0 INT_L_X4Y91/ER1BEG1 INT_R_X5Y91/BYP_ALT4 INT_R_X5Y91/BYP4 CLBLM_R_X5Y91/CLBLM_M_BX }  [get_nets {vt/h_counter[3]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_L_CQ CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS2 { INT_L_X10Y59/FAN_ALT7 INT_L_X10Y59/FAN_BOUNCE7 INT_L_X10Y59/IMUX_L34 CLBLM_L_X10Y59/CLBLM_L_C6 } INT_L_X10Y59/NR1BEG2 { INT_L_X10Y60/IMUX_L12 CLBLM_L_X10Y60/CLBLM_M_B6 } INT_L_X10Y60/EL1BEG1 INT_R_X11Y60/IMUX2 CLBLM_R_X11Y60/CLBLM_M_A2 }  [get_nets {btn_counter_reg[30]}]
set_property ROUTE { CLBLM_L_X10Y62/CLBLM_L_CQ CLBLM_L_X10Y62/CLBLM_LOGIC_OUTS2 { INT_L_X10Y62/NL1BEG1 INT_L_X10Y63/IMUX_L1 CLBLM_L_X10Y63/CLBLM_M_A3 } INT_L_X10Y62/FAN_ALT7 INT_L_X10Y62/FAN_BOUNCE7 INT_L_X10Y62/IMUX_L34 CLBLM_L_X10Y62/CLBLM_L_C6 }  [get_nets {btn_counter_reg[42]}]
set_property ROUTE { BRAM_L_X6Y90/BRAM_FIFO36_DOBDOL0 BRAM_L_X6Y90/BRAM_LOGIC_OUTS_B4_0 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X6Y90/NN6BEG0 INT_L_X6Y96/NR1BEG0 INT_L_X6Y97/FAN_ALT0 INT_L_X6Y97/FAN_BOUNCE0 INT_L_X6Y96/IMUX_L20 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y95/BRAM_ADDRARDADDRL8 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR7 }  [get_nets {cg/addr[4]}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_M_AQ CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS4 { INT_R_X7Y93/SR1BEG1 { INT_R_X7Y92/IMUX27 CLBLM_R_X7Y92/CLBLM_M_B4 } { INT_R_X7Y92/IMUX28 CLBLM_R_X7Y92/CLBLM_M_C4 } { INT_R_X7Y92/IMUX43 CLBLM_R_X7Y92/CLBLM_M_D6 } INT_R_X7Y92/FAN_ALT6 INT_R_X7Y92/FAN_BOUNCE6 INT_R_X7Y91/IMUX31 CLBLM_R_X7Y91/CLBLM_M_C5 } { INT_R_X7Y93/NW6BEG0 INT_R_X5Y97/NE2BEG0 INT_L_X6Y98/IMUX_L16 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y95/BRAM_ADDRARDADDRL6 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR5 } INT_R_X7Y93/IMUX1 CLBLM_R_X7Y93/CLBLM_M_A3 }  [get_nets {pixel_y_gen[2]}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_M_COUT CLBLM_L_X10Y55/CLBLM_M_COUT_N }  [get_nets {accum_reg_i_6_n_0}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_M_B CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS13 INT_R_X5Y90/SW6BEG1 INT_R_X3Y86/NL1BEG1 INT_R_X3Y87/FAN_ALT4 INT_R_X3Y87/FAN_BOUNCE4 INT_R_X3Y87/FAN_ALT0 INT_R_X3Y87/FAN0 CLBLM_R_X3Y87/CLBLM_M_AI }  [get_nets {hs_gen}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_AMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS16 { INT_R_X5Y91/NL1BEG1 { INT_R_X5Y92/BYP_ALT4 INT_R_X5Y92/BYP_BOUNCE4 INT_R_X5Y92/IMUX22 CLBLM_R_X5Y92/CLBLM_M_C3 } INT_R_X5Y92/IMUX9 CLBLM_R_X5Y92/CLBLM_L_A5 } { INT_R_X5Y91/SL1BEG2 { INT_R_X5Y90/IMUX28 CLBLM_R_X5Y90/CLBLM_M_C4 } { INT_R_X5Y90/IMUX4 CLBLM_R_X5Y90/CLBLM_M_A6 } INT_R_X5Y90/IMUX12 CLBLM_R_X5Y90/CLBLM_M_B6 } { INT_R_X5Y91/FAN_ALT5 INT_R_X5Y91/FAN_BOUNCE5 INT_R_X5Y91/IMUX9 CLBLM_R_X5Y91/CLBLM_L_A5 } INT_R_X5Y91/NR1BEG2 INT_R_X5Y92/NE2BEG2 { INT_L_X6Y93/IMUX_L35 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRL9 BRAM_L_X6Y90/BRAM_ADDRBWRADDRL9 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRL9 } INT_L_X6Y93/IMUX_L27 BRAM_L_X6Y90/BRAM_IMUX_ADDRBWRADDRU9 BRAM_L_X6Y90/BRAM_ADDRBWRADDRU9 BRAM_L_X6Y90/BRAM_FIFO36_ADDRBWRADDRU9 }  [get_nets {pixel_x_gen[9]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P16 DSP_R_X9Y55/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X9Y59/INT_INTERFACE_LOGIC_OUTS21 INT_R_X9Y59/WW4BEG3 INT_R_X5Y59/WW4BEG3 INT_R_X1Y59/WL1BEG1 INT_L_X0Y59/IMUX_L34 LIOI3_X0Y59/IOI_OLOGIC1_D1 LIOI3_X0Y59/LIOI_OLOGIC1_OQ LIOI3_X0Y59/LIOI_O1 }  [get_nets {fir_out_OBUF[9]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_L_DQ CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS3 { INT_L_X10Y59/NL1BEG2 INT_L_X10Y60/IMUX_L35 CLBLM_L_X10Y60/CLBLM_M_C6 } { INT_L_X10Y59/ER1BEG_S0 INT_R_X11Y60/IMUX1 CLBLM_R_X11Y60/CLBLM_M_A3 } INT_L_X10Y59/SR1BEG_S0 INT_L_X10Y59/IMUX_L42 CLBLM_L_X10Y59/CLBLM_L_D6 }  [get_nets {btn_counter_reg[31]}]
set_property ROUTE { CLBLM_L_X10Y62/CLBLM_L_DQ CLBLM_L_X10Y62/CLBLM_LOGIC_OUTS3 { INT_L_X10Y62/SR1BEG_S0 INT_L_X10Y62/IMUX_L42 CLBLM_L_X10Y62/CLBLM_L_D6 } INT_L_X10Y62/NR1BEG3 INT_L_X10Y63/IMUX_L7 CLBLM_L_X10Y63/CLBLM_M_A1 }  [get_nets {btn_counter_reg[43]}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_M_BMUX CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS21 INT_L_X10Y55/NR1BEG3 INT_L_X10Y56/NW2BEG3 INT_R_X9Y57/IMUX21 DSP_R_X9Y55/DSP_0_A10 }  [get_nets {accum_reg_i_6_n_6}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_M_CMUX CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS22 INT_L_X10Y55/WR1BEG1 INT_R_X9Y55/NL1BEG0 INT_R_X9Y56/NR1BEG0 INT_R_X9Y57/IMUX17 DSP_R_X9Y55/DSP_0_A11 }  [get_nets {accum_reg_i_6_n_5}]
set_property ROUTE { BRAM_L_X6Y90/BRAM_FIFO36_DOBDOU0 BRAM_L_X6Y90/BRAM_LOGIC_OUTS_B3_2 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X6Y92/NN6BEG3 INT_L_X6Y98/SR1BEG3 INT_L_X6Y97/BYP_ALT7 INT_L_X6Y97/BYP_BOUNCE7 INT_L_X6Y98/IMUX_L19 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y95/BRAM_ADDRARDADDRL9 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR8 }  [get_nets {cg/addr[5]}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_M_AMUX CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS20 INT_L_X10Y55/NL1BEG1 INT_L_X10Y56/NW2BEG1 INT_R_X9Y57/BYP_ALT1 INT_R_X9Y57/BYP_BOUNCE1 INT_R_X9Y57/IMUX19 DSP_R_X9Y55/DSP_0_A9 }  [get_nets {accum_reg_i_6_n_7}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_M_DMUX CLBLM_L_X10Y55/CLBLM_LOGIC_OUTS23 INT_L_X10Y55/NW6BEG1 INT_L_X8Y59/EL1BEG0 INT_R_X9Y58/IMUX47 DSP_R_X9Y55/DSP_0_A12 }  [get_nets {accum_reg_i_6_n_4}]
set_property ROUTE { CLBLM_R_X7Y93/CLBLM_M_AMUX CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS20 { INT_R_X7Y93/SL1BEG2 { INT_R_X7Y92/BYP_ALT2 INT_R_X7Y92/BYP_BOUNCE2 { INT_R_X7Y92/BYP_ALT3 INT_R_X7Y92/BYP_BOUNCE3 { INT_R_X7Y92/IMUX15 CLBLM_R_X7Y92/CLBLM_M_B1 } INT_R_X7Y92/IMUX31 CLBLM_R_X7Y92/CLBLM_M_C5 } INT_R_X7Y93/IMUX8 CLBLM_R_X7Y93/CLBLM_M_A5 } INT_R_X7Y92/IMUX45 CLBLM_R_X7Y92/CLBLM_M_D2 } { INT_R_X7Y93/NW6BEG2 INT_R_X5Y97/NL1BEG1 INT_R_X5Y98/EL1BEG0 INT_L_X6Y98/IMUX_L17 BRAM_L_X6Y95/BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y95/BRAM_ADDRARDADDRL7 BRAM_L_X6Y95/BRAM_FIFO18_ADDRARDADDR6 } INT_R_X7Y93/SS2BEG2 INT_R_X7Y91/IMUX45 CLBLM_R_X7Y91/CLBLM_M_D2 }  [get_nets {pixel_y_gen[3]}]
set_property ROUTE { CLBLM_R_X11Y60/CLBLM_M_A CLBLM_R_X11Y60/CLBLM_LOGIC_OUTS12 INT_R_X11Y60/SL1BEG0 INT_R_X11Y59/SS2BEG0 INT_R_X11Y57/IMUX2 CLBLM_R_X11Y57/CLBLM_M_A2 }  [get_nets {btn_Debounce_i_7_n_0}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_BMUX CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS21 { INT_R_X7Y90/IMUX47 CLBLM_R_X7Y90/CLBLM_M_D5 } { INT_R_X7Y90/NR1BEG3 INT_R_X7Y91/NW2BEG3 INT_L_X6Y92/NL1BEG2 { INT_L_X6Y93/IMUX_L11 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU9 BRAM_L_X6Y90/BRAM_ADDRARDADDRU9 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU9 } INT_L_X6Y93/IMUX_L19 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL9 BRAM_L_X6Y90/BRAM_ADDRARDADDRL9 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL9 } INT_R_X7Y90/IMUX15 CLBLM_R_X7Y90/CLBLM_M_B1 }  [get_nets {char_addr[6]}]
set_property ROUTE { CLBLM_R_X7Y73/CLBLM_L_AQ CLBLM_R_X7Y73/CLBLM_LOGIC_OUTS0 { INT_R_X7Y73/NL1BEG_N3 INT_R_X7Y73/IMUX14 CLBLM_R_X7Y73/CLBLM_L_B1 } { INT_R_X7Y73/NN6BEG0 INT_R_X7Y79/NN6BEG0 INT_R_X7Y85/NN2BEG0 INT_R_X7Y87/NN2BEG0 INT_R_X7Y89/NR1BEG0 { INT_R_X7Y90/IMUX33 CLBLM_R_X7Y90/CLBLM_L_C1 } INT_R_X7Y90/IMUX40 CLBLM_R_X7Y90/CLBLM_M_D1 } INT_R_X7Y73/IMUX0 CLBLM_R_X7Y73/CLBLM_L_A3 }  [get_nets {btn_Debounce}]
set_property ROUTE { CLBLM_R_X7Y89/CLBLM_M_CQ CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS6 { INT_R_X7Y89/IMUX29 CLBLM_R_X7Y89/CLBLM_M_C2 } { INT_R_X7Y89/BYP_ALT3 INT_R_X7Y89/BYP_BOUNCE3 { INT_R_X7Y89/IMUX7 CLBLM_R_X7Y89/CLBLM_M_A1 } INT_R_X7Y89/FAN_ALT3 INT_R_X7Y89/FAN_BOUNCE3 INT_R_X7Y89/IMUX27 CLBLM_R_X7Y89/CLBLM_M_B4 } INT_R_X7Y89/NN2BEG2 INT_R_X7Y91/NW2BEG2 { INT_L_X6Y92/IMUX_L12 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU10 BRAM_L_X6Y90/BRAM_ADDRARDADDRU10 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU10 } INT_L_X6Y92/IMUX_L20 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL10 BRAM_L_X6Y90/BRAM_ADDRARDADDRL10 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL10 }  [get_nets {char_addr[7]}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_L_COUT CLBLM_L_X10Y56/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[16]_i_1_n_0}]
set_property ROUTE { CLBLM_L_X10Y63/CLBLM_M_A CLBLM_L_X10Y63/CLBLM_LOGIC_OUTS12 INT_L_X10Y63/NN6BEG0 INT_L_X10Y69/NW6BEG0 INT_L_X8Y73/WR1BEG1 { INT_R_X7Y73/IMUX26 CLBLM_R_X7Y73/CLBLM_L_B4 } INT_R_X7Y73/IMUX10 CLBLM_R_X7Y73/CLBLM_L_A4 }  [get_nets {btn_Debounce_i_3_n_0}]
set_property ROUTE { CLBLM_R_X7Y91/CLBLM_M_C CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS14 INT_R_X7Y91/IMUX44 CLBLM_R_X7Y91/CLBLM_M_D4 }  [get_nets {v_counter[9]_i_7_n_0}]
set_property ROUTE { CLBLM_R_X11Y53/CLBLM_M_B CLBLM_R_X11Y53/CLBLM_LOGIC_OUTS13 INT_R_X11Y53/NN2BEG1 INT_R_X11Y55/NW2BEG1 INT_L_X10Y56/WL1BEG_N3 INT_R_X9Y55/IMUX23 DSP_R_X9Y55/DSP_0_A0 }  [get_nets {accum_reg_i_9_n_0}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_L_AQ CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS0 INT_R_X5Y92/WW4BEG0 INT_R_X1Y91/SW6BEG3 INT_L_X0Y87/SL1BEG3 { INT_L_X0Y86/SL1BEG3 { INT_L_X0Y85/SL1BEG3 { INT_L_X0Y84/SL1BEG3 { INT_L_X0Y83/SL1BEG3 { INT_L_X0Y82/SL1BEG3 { INT_L_X0Y81/SL1BEG3 { INT_L_X0Y80/SL1BEG3 { INT_L_X0Y79/SR1BEG_S0 INT_L_X0Y79/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC1_D1 LIOI3_X0Y79/LIOI_OLOGIC1_OQ LIOI3_X0Y79/LIOI_O1 } INT_L_X0Y79/SS2BEG3 { INT_L_X0Y77/SL1BEG3 { INT_L_X0Y76/SL1BEG3 { INT_L_X0Y75/SL1BEG3 INT_L_X0Y74/SR1BEG_S0 INT_L_X0Y74/IMUX_L34 LIOI3_X0Y73/IOI_OLOGIC0_D1 LIOI3_X0Y73/LIOI_OLOGIC0_OQ LIOI3_X0Y73/LIOI_O0 } INT_L_X0Y75/SR1BEG_S0 INT_L_X0Y75/IMUX_L34 LIOI3_X0Y75/IOI_OLOGIC1_D1 LIOI3_X0Y75/LIOI_OLOGIC1_OQ LIOI3_X0Y75/LIOI_O1 } INT_L_X0Y76/SR1BEG_S0 INT_L_X0Y76/IMUX_L34 LIOI3_X0Y75/IOI_OLOGIC0_D1 LIOI3_X0Y75/LIOI_OLOGIC0_OQ LIOI3_X0Y75/LIOI_O0 } INT_L_X0Y77/SR1BEG_S0 INT_L_X0Y77/IMUX_L34 LIOI3_X0Y77/IOI_OLOGIC1_D1 LIOI3_X0Y77/LIOI_OLOGIC1_OQ LIOI3_X0Y77/LIOI_O1 } INT_L_X0Y80/SR1BEG_S0 INT_L_X0Y80/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC0_D1 LIOI3_X0Y79/LIOI_OLOGIC0_OQ LIOI3_X0Y79/LIOI_O0 } INT_L_X0Y81/SR1BEG_S0 INT_L_X0Y81/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O1 } INT_L_X0Y82/SR1BEG_S0 INT_L_X0Y82/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O0 } INT_L_X0Y83/SR1BEG_S0 INT_L_X0Y83/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC1_D1 LIOI3_X0Y83/LIOI_OLOGIC1_OQ LIOI3_X0Y83/LIOI_O1 } INT_L_X0Y84/SR1BEG_S0 INT_L_X0Y84/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC0_D1 LIOI3_X0Y83/LIOI_OLOGIC0_OQ LIOI3_X0Y83/LIOI_O0 } INT_L_X0Y85/SR1BEG_S0 INT_L_X0Y85/IMUX_L34 LIOI3_X0Y85/IOI_OLOGIC1_D1 LIOI3_X0Y85/LIOI_OLOGIC1_OQ LIOI3_X0Y85/LIOI_O1 } INT_L_X0Y86/SR1BEG_S0 INT_L_X0Y86/IMUX_L34 LIOI3_X0Y85/IOI_OLOGIC0_D1 LIOI3_X0Y85/LIOI_OLOGIC0_OQ LIOI3_X0Y85/LIOI_O0 }  [get_nets {vgaBlue_OBUF[0]}]
set_property ROUTE { CLBLM_R_X7Y89/CLBLM_M_AQ CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS4 { INT_R_X7Y89/NL1BEG_N3 INT_R_X7Y89/NR1BEG3 INT_R_X7Y90/NW2BEG3 { INT_L_X6Y91/IMUX_L14 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU11 BRAM_L_X6Y90/BRAM_ADDRARDADDRU11 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU11 } INT_L_X6Y91/IMUX_L22 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL11 BRAM_L_X6Y90/BRAM_ADDRARDADDRL11 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL11 } { INT_R_X7Y89/IMUX1 CLBLM_R_X7Y89/CLBLM_M_A3 } INT_R_X7Y89/IMUX17 CLBLM_R_X7Y89/CLBLM_M_B3 }  [get_nets {char_addr[8]}]
set_property ROUTE { CLBLM_R_X7Y89/CLBLM_M_AMUX CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS20 INT_R_X7Y89/SR1BEG3 { INT_R_X7Y88/WL1BEG2 INT_L_X6Y88/IMUX_L13 BRAM_L_X6Y85/BRAM_IMUX_ADDRARDADDRU12 BRAM_L_X6Y85/BRAM_ADDRARDADDRU12 BRAM_L_X6Y85/BRAM_CASCOUT_ADDRARDADDRU12 { BRAM_L_X6Y90/BRAM_ADDRARDADDRU12 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU12 } BRAM_L_X6Y90/BRAM_ADDRARDADDRL12 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL12 } { INT_R_X7Y89/IMUX8 CLBLM_R_X7Y89/CLBLM_M_A5 } INT_R_X7Y89/IMUX24 CLBLM_R_X7Y89/CLBLM_M_B5 }  [get_nets {char_addr[9]}]
set_property ROUTE { LIOB33_X0Y97/IOB_IBUF0 LIOI3_X0Y97/LIOI_I0 LIOI3_X0Y97/LIOI_ILOGIC0_D LIOI3_X0Y97/IOI_ILOGIC0_O LIOI3_X0Y97/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y98/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y98/EE4BEG0 INT_L_X4Y98/SS6BEG0 INT_L_X4Y92/SR1BEG1 INT_L_X4Y91/ER1BEG2 { INT_R_X5Y91/CTRL0 CLBLM_R_X5Y91/CLBLM_L_SR } { INT_R_X5Y91/CTRL1 CLBLM_R_X5Y91/CLBLM_M_SR } { INT_R_X5Y91/SS2BEG2 INT_R_X5Y89/NR1BEG2 { INT_R_X5Y90/CTRL0 CLBLM_R_X5Y90/CLBLM_L_SR } INT_R_X5Y90/CTRL1 CLBLM_R_X5Y90/CLBLM_M_SR } INT_R_X5Y91/EL1BEG1 { INT_L_X6Y91/ER1BEG2 { INT_R_X7Y91/CTRL1 CLBLM_R_X7Y91/CLBLM_M_SR } INT_R_X7Y91/NR1BEG2 { INT_R_X7Y92/CTRL1 CLBLM_R_X7Y92/CLBLM_M_SR } INT_R_X7Y92/NR1BEG2 INT_R_X7Y93/CTRL1 CLBLM_R_X7Y93/CLBLM_M_SR } INT_L_X6Y91/SL1BEG1 { INT_L_X6Y90/ER1BEG2 { INT_R_X7Y90/CTRL0 CLBLM_R_X7Y90/CLBLM_L_SR } INT_R_X7Y90/CTRL1 CLBLM_R_X7Y90/CLBLM_M_SR } INT_L_X6Y90/SL1BEG1 INT_L_X6Y89/ER1BEG2 INT_R_X7Y89/CTRL1 CLBLM_R_X7Y89/CLBLM_M_SR }  [get_nets {btn_IBUF[3]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_D CLBLM_R_X5Y91/CLBLM_M_DMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS23 INT_R_X5Y91/IMUX3 CLBLM_R_X5Y91/CLBLM_L_A2 }  [get_nets {h_counter[9]_i_3_n_0}]
set_property ROUTE { CLBLM_L_X10Y61/CLBLM_L_COUT CLBLM_L_X10Y61/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[36]_i_1_n_0}]
set_property ROUTE { CLBLM_L_X10Y52/CLBLM_L_BQ CLBLM_L_X10Y52/CLBLM_LOGIC_OUTS1 { INT_L_X10Y52/NL1BEG0 { INT_L_X10Y53/IMUX_L8 CLBLM_L_X10Y53/CLBLM_M_A5 } INT_L_X10Y52/FAN_ALT3 INT_L_X10Y52/FAN_BOUNCE3 INT_L_X10Y52/IMUX_L13 CLBLM_L_X10Y52/CLBLM_L_B6 } INT_L_X10Y52/NE2BEG1 INT_R_X11Y53/IMUX2 CLBLM_R_X11Y53/CLBLM_M_A2 }  [get_nets {btn_counter_reg[1]}]
set_property ROUTE { CLBLM_L_X10Y55/CLBLM_L_COUT CLBLM_L_X10Y55/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[12]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_L_BQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS1 INT_R_X5Y94/NL1BEG0 { INT_R_X5Y95/IMUX0 CLBLM_R_X5Y95/CLBLM_L_A3 } INT_R_X5Y95/IMUX16 CLBLM_R_X5Y95/CLBLM_L_B3 }  [get_nets {pixel_x_dd[0]}]
set_property ROUTE { CLBLM_R_X11Y57/CLBLM_M_A CLBLM_R_X11Y57/CLBLM_LOGIC_OUTS12 INT_R_X11Y57/NW6BEG0 INT_R_X9Y61/NN6BEG0 INT_R_X9Y67/NW6BEG0 INT_R_X7Y71/NN2BEG0 { INT_R_X7Y73/IMUX9 CLBLM_R_X7Y73/CLBLM_L_A5 } INT_R_X7Y73/IMUX16 CLBLM_R_X7Y73/CLBLM_L_B3 }  [get_nets {btn_Debounce_i_4_n_0}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_L_COUT CLBLM_L_X10Y54/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[8]_i_1_n_0}]
set_property ROUTE { CLBLM_L_X10Y62/CLBLM_L_COUT CLBLM_L_X10Y62/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[40]_i_1_n_0}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P11 DSP_R_X9Y55/DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_R_X9Y57/INT_INTERFACE_LOGIC_OUTS18 INT_R_X9Y57/SW6BEG0 INT_R_X7Y53/NW2BEG1 INT_L_X6Y54/WW4BEG1 INT_L_X2Y54/WW2BEG0 INT_L_X0Y54/IMUX_L34 LIOI3_X0Y53/IOI_OLOGIC0_D1 LIOI3_X0Y53/LIOI_OLOGIC0_OQ LIOI3_X0Y53/LIOI_O0 }  [get_nets {fir_out_OBUF[4]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P10 DSP_R_X9Y55/DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_R_X9Y57/INT_INTERFACE_LOGIC_OUTS16 INT_R_X9Y57/SW6BEG2 INT_R_X7Y53/WW4BEG3 INT_R_X3Y53/WW2BEG2 INT_R_X1Y53/WL1BEG1 INT_L_X0Y53/IMUX_L34 LIOI3_X0Y53/IOI_OLOGIC1_D1 LIOI3_X0Y53/LIOI_OLOGIC1_OQ LIOI3_X0Y53/LIOI_O1 }  [get_nets {fir_out_OBUF[3]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_BQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS1 { INT_R_X5Y91/IMUX11 CLBLM_R_X5Y91/CLBLM_M_A4 } { INT_R_X5Y91/NR1BEG1 { INT_R_X5Y92/IMUX2 CLBLM_R_X5Y92/CLBLM_M_A2 } { INT_R_X5Y92/NN2BEG1 INT_R_X5Y94/BYP_ALT1 INT_R_X5Y94/BYP1 CLBLM_R_X5Y94/CLBLM_M_AX } { INT_R_X5Y92/GFAN1 INT_R_X5Y92/IMUX29 CLBLM_R_X5Y92/CLBLM_M_C2 } INT_R_X5Y92/IMUX18 CLBLM_R_X5Y92/CLBLM_M_B2 } INT_R_X5Y91/IMUX19 CLBLM_R_X5Y91/CLBLM_L_B2 }  [get_nets {pixel_x_gen[0]}]
set_property ROUTE { CLBLM_L_X10Y52/CLBLM_L_AQ CLBLM_L_X10Y52/CLBLM_LOGIC_OUTS0 { INT_L_X10Y52/NE2BEG0 { INT_R_X11Y53/IMUX1 CLBLM_R_X11Y53/CLBLM_M_A3 } INT_R_X11Y53/IMUX17 CLBLM_R_X11Y53/CLBLM_M_B3 } { INT_L_X10Y52/IMUX_L0 CLBLM_L_X10Y52/CLBLM_L_A3 } INT_L_X10Y52/NR1BEG0 INT_L_X10Y53/BYP_ALT1 INT_L_X10Y53/BYP_L1 CLBLM_L_X10Y53/CLBLM_M_AX }  [get_nets {btn_counter_reg[0]}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_L_CQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS2 INT_R_X5Y94/NR1BEG2 { INT_R_X5Y95/IMUX5 CLBLM_R_X5Y95/CLBLM_L_A6 } INT_R_X5Y95/IMUX13 CLBLM_R_X5Y95/CLBLM_L_B6 }  [get_nets {pixel_x_dd[1]}]
set_property ROUTE { CLBLM_R_X7Y73/CLBLM_L_BQ CLBLM_R_X7Y73/CLBLM_LOGIC_OUTS1 { INT_R_X7Y73/NN6BEG1 INT_R_X7Y79/NN6BEG1 INT_R_X7Y85/NN6BEG1 INT_R_X7Y91/SR1BEG1 { INT_R_X7Y90/IMUX20 CLBLM_R_X7Y90/CLBLM_L_C2 } INT_R_X7Y90/IMUX43 CLBLM_R_X7Y90/CLBLM_M_D6 } INT_R_X7Y73/IMUX19 CLBLM_R_X7Y73/CLBLM_L_B2 }  [get_nets {btn_debounce_d}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_L_COUT CLBLM_L_X10Y59/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[28]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_AMUX CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS20 INT_R_X5Y92/SL1BEG2 INT_R_X5Y91/BYP_ALT3 INT_R_X5Y91/BYP3 CLBLM_R_X5Y91/CLBLM_M_CX }  [get_nets {h_counter[4]_i_1_n_0}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P9 DSP_R_X9Y55/DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_R_X9Y57/INT_INTERFACE_LOGIC_OUTS23 INT_R_X9Y57/SW6BEG1 INT_R_X7Y53/WW2BEG1 INT_R_X5Y53/WW4BEG2 INT_R_X1Y53/SW2BEG1 INT_L_X0Y52/IMUX_L34 LIOI3_X0Y51/IOI_OLOGIC0_D1 LIOI3_X0Y51/LIOI_OLOGIC0_OQ LIOI3_X0Y51/LIOI_O0 }  [get_nets {fir_out_OBUF[2]}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_L_DQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS3 INT_R_X5Y94/NL1BEG2 INT_R_X5Y95/FAN_ALT7 INT_R_X5Y95/FAN_BOUNCE7 INT_R_X5Y95/BYP_ALT0 INT_R_X5Y95/BYP0 CLBLM_R_X5Y95/CLBLM_L_AX }  [get_nets {pixel_x_dd[2]}]
set_property ROUTE { CLBLM_L_X10Y52/CLBLM_L_DQ CLBLM_L_X10Y52/CLBLM_LOGIC_OUTS3 { INT_L_X10Y52/NL1BEG2 INT_L_X10Y53/IMUX_L35 CLBLM_L_X10Y53/CLBLM_M_C6 } { INT_L_X10Y52/SR1BEG_S0 INT_L_X10Y52/IMUX_L42 CLBLM_L_X10Y52/CLBLM_L_D6 } INT_L_X10Y52/NE2BEG3 INT_R_X11Y53/IMUX7 CLBLM_R_X11Y53/CLBLM_M_A1 }  [get_nets {btn_counter_reg[3]}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_M_AMUX CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS20 INT_L_X10Y53/WL1BEG1 INT_R_X9Y53/NL1BEG1 INT_R_X9Y54/NR1BEG1 INT_R_X9Y55/IMUX19 DSP_R_X9Y55/DSP_0_A1 }  [get_nets {accum_reg_i_8_n_7}]
set_property ROUTE { CLBLM_R_X7Y89/CLBLM_M_BMUX CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS21 { INT_R_X7Y89/NN2BEG3 INT_R_X7Y91/NR1BEG3 INT_R_X7Y92/NW2BEG3 { INT_L_X6Y93/IMUX_L14 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU14 BRAM_L_X6Y90/BRAM_ADDRARDADDRU14 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU14 } INT_L_X6Y93/IMUX_L22 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL14 BRAM_L_X6Y90/BRAM_ADDRARDADDRL14 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL14 } INT_R_X7Y89/IMUX15 CLBLM_R_X7Y89/CLBLM_M_B1 }  [get_nets {char_addr[11]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P8 DSP_R_X9Y55/DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_R_X9Y57/INT_INTERFACE_LOGIC_OUTS21 INT_R_X9Y57/WW4BEG3 INT_R_X5Y57/SS6BEG2 INT_R_X5Y51/WW4BEG3 INT_R_X1Y51/WL1BEG1 INT_L_X0Y51/IMUX_L34 LIOI3_X0Y51/IOI_OLOGIC1_D1 LIOI3_X0Y51/LIOI_OLOGIC1_OQ LIOI3_X0Y51/LIOI_O1 }  [get_nets {fir_out_OBUF[1]}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_M_COUT CLBLM_L_X10Y53/CLBLM_M_COUT_N }  [get_nets {accum_reg_i_8_n_0}]
set_property ROUTE { LIOB33_X0Y97/IOB_IBUF1 LIOI3_X0Y97/LIOI_I1 LIOI3_X0Y97/LIOI_ILOGIC1_D LIOI3_X0Y97/IOI_ILOGIC1_O LIOI3_X0Y97/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y97/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y97/SE6BEG0 INT_L_X2Y93/SE6BEG0 INT_L_X4Y89/SE6BEG0 INT_L_X6Y85/SS6BEG0 INT_L_X6Y79/SS6BEG0 INT_L_X6Y73/ER1BEG1 INT_R_X7Y73/IMUX3 CLBLM_R_X7Y73/CLBLM_L_A2 }  [get_nets {btn_IBUF[0]}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_M_DMUX CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS23 INT_L_X10Y53/WL1BEG0 INT_R_X9Y53/NL1BEG0 INT_R_X9Y54/NL1BEG_N3 INT_R_X9Y54/NN2BEG3 INT_R_X9Y56/IMUX23 DSP_R_X9Y55/DSP_0_A4 }  [get_nets {accum_reg_i_8_n_4}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_M_BMUX CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS21 INT_L_X10Y53/NR1BEG3 INT_L_X10Y54/NW2BEG3 INT_R_X9Y55/IMUX21 DSP_R_X9Y55/DSP_0_A2 }  [get_nets {accum_reg_i_8_n_6}]
set_property ROUTE { CLBLM_R_X11Y54/CLBLM_M_A CLBLM_R_X11Y54/CLBLM_LOGIC_OUTS12 INT_R_X11Y54/NR1BEG0 INT_R_X11Y55/NL1BEG_N3 INT_R_X11Y55/NN2BEG3 INT_R_X11Y57/IMUX7 CLBLM_R_X11Y57/CLBLM_M_A1 }  [get_nets {btn_Debounce_i_9_n_0}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_M_CMUX CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS22 INT_L_X10Y53/NW2BEG0 INT_R_X9Y54/NN2BEG0 INT_R_X9Y55/SR1BEG_S0 INT_R_X9Y55/IMUX17 DSP_R_X9Y55/DSP_0_A3 }  [get_nets {accum_reg_i_8_n_5}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_AQ CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS4 INT_R_X5Y91/NR1BEG0 { INT_R_X5Y92/BYP_ALT1 INT_R_X5Y92/BYP1 CLBLM_R_X5Y92/CLBLM_M_AX } { INT_R_X5Y92/IMUX32 CLBLM_R_X5Y92/CLBLM_M_C1 } { INT_R_X5Y92/IMUX1 CLBLM_R_X5Y92/CLBLM_M_A3 } INT_R_X5Y92/IMUX17 CLBLM_R_X5Y92/CLBLM_M_B3 }  [get_nets {pixel_x_gen[2]}]
set_property ROUTE { CLBLM_L_X10Y52/CLBLM_L_CQ CLBLM_L_X10Y52/CLBLM_LOGIC_OUTS2 { INT_L_X10Y52/FAN_ALT7 INT_L_X10Y52/FAN_BOUNCE7 INT_L_X10Y52/IMUX_L34 CLBLM_L_X10Y52/CLBLM_L_C6 } { INT_L_X10Y52/NE2BEG2 INT_R_X11Y53/IMUX4 CLBLM_R_X11Y53/CLBLM_M_A6 } INT_L_X10Y52/NR1BEG2 INT_L_X10Y53/IMUX_L12 CLBLM_L_X10Y53/CLBLM_M_B6 }  [get_nets {btn_counter_reg[2]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_L_COUT CLBLM_L_X10Y58/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[24]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X7Y89/CLBLM_M_BQ CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS5 { INT_R_X7Y89/WL1BEG0 INT_L_X6Y89/NN2BEG1 INT_L_X6Y91/NL1BEG0 { INT_L_X6Y91/IMUX_L23 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL13 BRAM_L_X6Y90/BRAM_ADDRARDADDRL13 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL13 } INT_L_X6Y91/IMUX_L15 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU13 BRAM_L_X6Y90/BRAM_ADDRARDADDRU13 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU13 } INT_R_X7Y89/IMUX18 CLBLM_R_X7Y89/CLBLM_M_B2 }  [get_nets {char_addr[10]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P7 DSP_R_X9Y55/DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_R_X9Y56/INT_INTERFACE_LOGIC_OUTS18 INT_R_X9Y56/WW4BEG0 INT_R_X5Y55/SS6BEG3 INT_R_X5Y50/WW4BEG0 INT_R_X1Y50/WR1BEG1 INT_L_X0Y50/IMUX_L34 LIOI3_SING_X0Y50/IOI_OLOGIC0_D1 LIOI3_SING_X0Y50/LIOI_OLOGIC0_OQ LIOI3_SING_X0Y50/LIOI_O0 }  [get_nets {fir_out_OBUF[0]}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_AMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS20 INT_R_X5Y91/IMUX44 CLBLM_R_X5Y91/CLBLM_M_D4 }  [get_nets {h_counter[9]_i_4_n_0}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_L_BMUX CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS17 { INT_R_X5Y91/FAN_ALT1 INT_R_X5Y91/FAN_BOUNCE1 INT_R_X5Y91/IMUX2 CLBLM_R_X5Y91/CLBLM_M_A2 } INT_R_X5Y91/NR1BEG3 { INT_R_X5Y92/IMUX31 CLBLM_R_X5Y92/CLBLM_M_C5 } { INT_R_X5Y92/IMUX7 CLBLM_R_X5Y92/CLBLM_M_A1 } { INT_R_X5Y92/NE2BEG3 INT_L_X6Y93/WR1BEG_S0 INT_R_X5Y94/BYP_ALT0 INT_R_X5Y94/BYP0 CLBLM_R_X5Y94/CLBLM_L_AX } INT_R_X5Y92/IMUX15 CLBLM_R_X5Y92/CLBLM_M_B1 }  [get_nets {pixel_x_gen[1]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P18 DSP_R_X9Y55/DSP_LOGIC_OUTS_B16_4 INT_INTERFACE_R_X9Y59/INT_INTERFACE_LOGIC_OUTS16 INT_R_X9Y59/WW4BEG2 INT_R_X5Y59/WW4BEG2 INT_R_X1Y59/WL1BEG0 INT_L_X0Y59/NN2BEG1 INT_L_X0Y61/IMUX_L34 LIOI3_X0Y61/IOI_OLOGIC1_D1 LIOI3_X0Y61/LIOI_OLOGIC1_OQ LIOI3_X0Y61/LIOI_O1 }  [get_nets {fir_out_OBUF[11]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P30 DSP_R_X9Y55/DSP_LOGIC_OUTS_B20_2 INT_INTERFACE_R_X9Y57/INT_INTERFACE_LOGIC_OUTS20 INT_R_X9Y57/NW6BEG2 INT_R_X7Y61/NW6BEG2 INT_R_X5Y65/NW6BEG2 INT_R_X3Y69/NW6BEG2 INT_R_X1Y73/SW2BEG1 INT_L_X0Y72/NL1BEG1 INT_L_X0Y73/IMUX_L34 LIOI3_X0Y73/IOI_OLOGIC1_D1 LIOI3_X0Y73/LIOI_OLOGIC1_OQ LIOI3_X0Y73/LIOI_O1 }  [get_nets {fir_out_OBUF[23]}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_L_AQ CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS0 { INT_L_X10Y56/NL1BEG_N3 { INT_L_X10Y56/IMUX_L5 CLBLM_L_X10Y56/CLBLM_L_A6 } INT_L_X10Y56/FAN_ALT5 INT_L_X10Y56/FAN_BOUNCE5 INT_L_X10Y56/IMUX_L43 CLBLM_L_X10Y56/CLBLM_M_D6 } INT_L_X10Y56/ER1BEG1 INT_R_X11Y56/IMUX11 CLBLM_R_X11Y56/CLBLM_M_A4 }  [get_nets {btn_counter_reg[16]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_L_AQ CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS0 { INT_L_X10Y59/NL1BEG_N3 { INT_L_X10Y59/IMUX_L5 CLBLM_L_X10Y59/CLBLM_L_A6 } INT_L_X10Y59/FAN_ALT5 INT_L_X10Y59/FAN_BOUNCE5 INT_L_X10Y59/IMUX_L43 CLBLM_L_X10Y59/CLBLM_M_D6 } INT_L_X10Y59/SE2BEG0 INT_R_X11Y58/IMUX8 CLBLM_R_X11Y58/CLBLM_M_A5 }  [get_nets {btn_counter_reg[28]}]
set_property ROUTE { CLBLM_L_X10Y58/CLBLM_M_COUT CLBLM_L_X10Y58/CLBLM_M_COUT_N }  [get_nets {accum_reg_i_3_n_0}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_L_BQ CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS1 { INT_L_X10Y53/NL1BEG0 INT_L_X10Y53/FAN_ALT3 INT_L_X10Y53/FAN_BOUNCE3 INT_L_X10Y53/IMUX_L13 CLBLM_L_X10Y53/CLBLM_L_B6 } { INT_L_X10Y53/NE2BEG1 INT_R_X11Y54/WR1BEG2 INT_L_X10Y54/IMUX_L4 CLBLM_L_X10Y54/CLBLM_M_A6 } INT_L_X10Y53/EL1BEG0 INT_R_X11Y53/IMUX8 CLBLM_R_X11Y53/CLBLM_M_A5 }  [get_nets {btn_counter_reg[5]}]
set_property ROUTE { LIOB33_X0Y89/IOB_IBUF0 LIOI3_X0Y89/LIOI_I0 LIOI3_X0Y89/LIOI_ILOGIC0_D LIOI3_X0Y89/IOI_ILOGIC0_O LIOI3_X0Y89/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y90/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y90/EE4BEG0 INT_L_X4Y90/EE2BEG0 INT_L_X6Y90/NR1BEG0 INT_L_X6Y91/IMUX_L8 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU0 }  [get_nets {sw_IBUF[1]}]
set_property ROUTE { CLBLM_R_X7Y92/CLBLM_M_BMUX CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS21 { INT_R_X7Y92/SL1BEG3 { INT_R_X7Y91/IMUX7 CLBLM_R_X7Y91/CLBLM_M_A1 } INT_R_X7Y91/IMUX15 CLBLM_R_X7Y91/CLBLM_M_B1 } INT_R_X7Y92/SR1BEG_S0 INT_R_X7Y92/IMUX2 CLBLM_R_X7Y92/CLBLM_M_A2 }  [get_nets {v_counter[9]_i_5_n_0}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P29 DSP_R_X9Y55/DSP_LOGIC_OUTS_B19_2 INT_INTERFACE_R_X9Y57/INT_INTERFACE_LOGIC_OUTS19 INT_R_X9Y57/NW6BEG1 INT_R_X7Y61/NN6BEG1 INT_R_X7Y67/NW6BEG1 INT_R_X5Y71/WW4BEG1 INT_R_X1Y71/NW2BEG1 INT_L_X0Y72/IMUX_L34 LIOI3_X0Y71/IOI_OLOGIC0_D1 LIOI3_X0Y71/LIOI_OLOGIC0_OQ LIOI3_X0Y71/LIOI_O0 }  [get_nets {fir_out_OBUF[22]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P17 DSP_R_X9Y55/DSP_LOGIC_OUTS_B23_4 INT_INTERFACE_R_X9Y59/INT_INTERFACE_LOGIC_OUTS23 INT_R_X9Y59/WW4BEG1 INT_R_X5Y59/WW4BEG1 INT_R_X1Y59/NW2BEG1 INT_L_X0Y60/IMUX_L34 LIOI3_X0Y59/IOI_OLOGIC0_D1 LIOI3_X0Y59/LIOI_OLOGIC0_OQ LIOI3_X0Y59/LIOI_O0 }  [get_nets {fir_out_OBUF[10]}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_L_AQ CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS0 { INT_L_X10Y53/NL1BEG_N3 { INT_L_X10Y53/IMUX_L5 CLBLM_L_X10Y53/CLBLM_L_A6 } INT_L_X10Y53/FAN_ALT5 INT_L_X10Y53/FAN_BOUNCE5 INT_L_X10Y53/IMUX_L43 CLBLM_L_X10Y53/CLBLM_M_D6 } INT_L_X10Y53/ER1BEG1 INT_R_X11Y53/IMUX11 CLBLM_R_X11Y53/CLBLM_M_A4 }  [get_nets {btn_counter_reg[4]}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_L_BQ CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS1 { INT_L_X10Y56/NL1BEG0 INT_L_X10Y56/FAN_ALT3 INT_L_X10Y56/FAN_BOUNCE3 INT_L_X10Y56/IMUX_L13 CLBLM_L_X10Y56/CLBLM_L_B6 } { INT_L_X10Y56/NE2BEG1 INT_R_X11Y57/WR1BEG2 INT_L_X10Y57/IMUX_L4 CLBLM_L_X10Y57/CLBLM_M_A6 } INT_L_X10Y56/EL1BEG0 INT_R_X11Y56/IMUX8 CLBLM_R_X11Y56/CLBLM_M_A5 }  [get_nets {btn_counter_reg[17]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_L_BQ CLBLM_L_X10Y59/CLBLM_LOGIC_OUTS1 INT_L_X10Y59/SE2BEG1 { INT_R_X11Y58/IMUX2 CLBLM_R_X11Y58/CLBLM_M_A2 } INT_R_X11Y58/NR1BEG1 INT_R_X11Y59/NR1BEG1 INT_R_X11Y60/WR1BEG2 { INT_L_X10Y60/IMUX_L4 CLBLM_L_X10Y60/CLBLM_M_A6 } INT_L_X10Y60/SR1BEG2 INT_L_X10Y59/IMUX_L13 CLBLM_L_X10Y59/CLBLM_L_B6 }  [get_nets {btn_counter_reg[29]}]
set_property ROUTE { LIOB33_X0Y89/IOB_IBUF1 LIOI3_X0Y89/LIOI_I1 LIOI3_X0Y89/LIOI_ILOGIC1_D LIOI3_X0Y89/IOI_ILOGIC1_O LIOI3_X0Y89/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y89/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y89/EE2BEG0 INT_L_X2Y89/EE4BEG0 INT_L_X6Y89/NN2BEG0 INT_L_X6Y91/IMUX_L16 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL0 }  [get_nets {sw_IBUF[0]}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_A CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS12 { INT_R_X5Y92/SR1BEG1 INT_R_X5Y91/SL1BEG1 INT_R_X5Y90/IMUX35 CLBLM_R_X5Y90/CLBLM_M_C6 } INT_R_X5Y92/SS2BEG0 INT_R_X5Y90/IMUX1 CLBLM_R_X5Y90/CLBLM_M_A3 }  [get_nets {h_counter[5]_i_2_n_0}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_L_BQ CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS1 { INT_R_X7Y90/IMUX3 CLBLM_R_X7Y90/CLBLM_L_A2 } { INT_R_X7Y90/IMUX35 CLBLM_R_X7Y90/CLBLM_M_C6 } { INT_R_X7Y90/WL1BEG0 INT_L_X6Y90/NN2BEG1 INT_L_X6Y92/NR1BEG1 { INT_L_X6Y93/IMUX_L10 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU3 BRAM_L_X6Y90/BRAM_ADDRARDADDRU3 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU3 } INT_L_X6Y93/IMUX_L18 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL3 BRAM_L_X6Y90/BRAM_ADDRARDADDRL3 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL3 } { INT_R_X7Y90/IMUX11 CLBLM_R_X7Y90/CLBLM_M_A4 } INT_R_X7Y90/IMUX19 CLBLM_R_X7Y90/CLBLM_L_B2 }  [get_nets {char_addr[0]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P20 DSP_R_X9Y55/DSP_LOGIC_OUTS_B17_0 INT_INTERFACE_R_X9Y55/INT_INTERFACE_LOGIC_OUTS17 INT_R_X9Y55/NW6BEG3 INT_R_X7Y59/NW6BEG3 INT_R_X5Y63/WW4BEG3 INT_R_X1Y63/WL1BEG1 INT_L_X0Y63/IMUX_L34 LIOI3_TBYTETERM_X0Y63/IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y63/LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y63/LIOI_O1 }  [get_nets {fir_out_OBUF[13]}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_L_DQ CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS3 { INT_L_X10Y53/NL1BEG2 INT_L_X10Y54/IMUX_L35 CLBLM_L_X10Y54/CLBLM_M_C6 } { INT_L_X10Y53/ER1BEG_S0 INT_R_X11Y54/IMUX1 CLBLM_R_X11Y54/CLBLM_M_A3 } INT_L_X10Y53/SR1BEG_S0 INT_L_X10Y53/IMUX_L42 CLBLM_L_X10Y53/CLBLM_L_D6 }  [get_nets {btn_counter_reg[7]}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_L_CQ CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS2 { INT_L_X10Y56/FAN_ALT7 INT_L_X10Y56/FAN_BOUNCE7 INT_L_X10Y56/IMUX_L34 CLBLM_L_X10Y56/CLBLM_L_C6 } INT_L_X10Y56/NR1BEG2 { INT_L_X10Y57/IMUX_L12 CLBLM_L_X10Y57/CLBLM_M_B6 } INT_L_X10Y57/EL1BEG1 INT_R_X11Y57/IMUX18 CLBLM_R_X11Y57/CLBLM_M_B2 }  [get_nets {btn_counter_reg[18]}]
set_property ROUTE { LIOB33_X0Y77/IOB_IBUF0 LIOI3_X0Y77/LIOI_I0 LIOI3_X0Y77/LIOI_ILOGIC0_D LIOI3_X0Y77/IOI_ILOGIC0_O LIOI3_X0Y77/LIOI_I2GCLK_TOP0 HCLK_CMT_X8Y78/HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_I0 }  [get_nets {clk_IBUF}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_L_AQ CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS0 { INT_R_X7Y90/NW2BEG0 INT_L_X6Y91/NL1BEG_N3 { INT_L_X6Y91/IMUX_L13 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU4 BRAM_L_X6Y90/BRAM_ADDRARDADDRU4 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU4 } INT_L_X6Y91/IMUX_L21 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL4 BRAM_L_X6Y90/BRAM_ADDRARDADDRL4 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL4 } { INT_R_X7Y90/IMUX32 CLBLM_R_X7Y90/CLBLM_M_C1 } { INT_R_X7Y90/IMUX8 CLBLM_R_X7Y90/CLBLM_M_A5 } INT_R_X7Y90/IMUX0 CLBLM_R_X7Y90/CLBLM_L_A3 }  [get_nets {char_addr[1]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P19 DSP_R_X9Y55/DSP_LOGIC_OUTS_B18_4 INT_INTERFACE_R_X9Y59/INT_INTERFACE_LOGIC_OUTS18 INT_R_X9Y59/SW2BEG0 INT_L_X8Y58/NW6BEG1 INT_L_X6Y62/WW4BEG1 INT_L_X2Y62/WW2BEG0 INT_L_X0Y62/IMUX_L34 LIOI3_X0Y61/IOI_OLOGIC0_D1 LIOI3_X0Y61/LIOI_OLOGIC0_OQ LIOI3_X0Y61/LIOI_O0 }  [get_nets {fir_out_OBUF[12]}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_C CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS14 INT_R_X5Y92/SR1BEG3 INT_R_X5Y91/IMUX47 CLBLM_R_X5Y91/CLBLM_M_D5 }  [get_nets {h_counter[9]_i_5_n_0}]
set_property ROUTE { CLBLM_R_X5Y91/CLBLM_M_B CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS13 INT_R_X5Y91/WW2BEG1 INT_R_X3Y91/ER1BEG2 INT_L_X4Y91/ER1BEG3 INT_R_X5Y91/BYP_ALT6 INT_R_X5Y91/BYP6 CLBLM_R_X5Y91/CLBLM_M_DX }  [get_nets {h_counter[7]_i_1_n_0}]
set_property ROUTE { CLBLM_L_X10Y53/CLBLM_L_CQ CLBLM_L_X10Y53/CLBLM_LOGIC_OUTS2 { INT_L_X10Y53/FAN_ALT7 INT_L_X10Y53/FAN_BOUNCE7 INT_L_X10Y53/IMUX_L34 CLBLM_L_X10Y53/CLBLM_L_C6 } INT_L_X10Y53/NR1BEG2 { INT_L_X10Y54/IMUX_L12 CLBLM_L_X10Y54/CLBLM_M_B6 } INT_L_X10Y54/EL1BEG1 INT_R_X11Y54/IMUX2 CLBLM_R_X11Y54/CLBLM_M_A2 }  [get_nets {btn_counter_reg[6]}]
set_property ROUTE { CLBLM_L_X10Y56/CLBLM_L_DQ CLBLM_L_X10Y56/CLBLM_LOGIC_OUTS3 { INT_L_X10Y56/NL1BEG2 INT_L_X10Y57/IMUX_L35 CLBLM_L_X10Y57/CLBLM_M_C6 } { INT_L_X10Y56/ER1BEG_S0 INT_R_X11Y57/IMUX24 CLBLM_R_X11Y57/CLBLM_M_B5 } INT_L_X10Y56/SR1BEG_S0 INT_L_X10Y56/IMUX_L42 CLBLM_L_X10Y56/CLBLM_L_D6 }  [get_nets {btn_counter_reg[19]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_L_AMUX CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS16 { INT_R_X7Y90/BYP_ALT3 INT_R_X7Y90/BYP_BOUNCE3 { INT_R_X7Y90/IMUX7 CLBLM_R_X7Y90/CLBLM_M_A1 } { INT_R_X7Y90/FAN_ALT3 INT_R_X7Y90/FAN_BOUNCE3 INT_R_X7Y90/FAN_ALT1 INT_R_X7Y90/FAN_BOUNCE1 INT_R_X7Y90/IMUX10 CLBLM_R_X7Y90/CLBLM_L_A4 } INT_R_X7Y90/IMUX31 CLBLM_R_X7Y90/CLBLM_M_C5 } INT_R_X7Y90/NN2BEG2 INT_R_X7Y92/NW2BEG2 { INT_L_X6Y93/IMUX_L12 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU5 BRAM_L_X6Y90/BRAM_ADDRARDADDRU5 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU5 } INT_L_X6Y93/IMUX_L20 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL5 BRAM_L_X6Y90/BRAM_ADDRARDADDRL5 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL5 }  [get_nets {char_addr[2]}]
set_property ROUTE { CLBLM_R_X5Y90/CLBLM_L_AQ CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS0 { INT_R_X5Y90/BYP_ALT0 INT_R_X5Y90/BYP_BOUNCE0 INT_R_X5Y90/FAN_ALT7 INT_R_X5Y90/FAN7 CLBLM_R_X5Y90/CLBLM_M_CE } { INT_R_X5Y90/IMUX40 CLBLM_R_X5Y90/CLBLM_M_D1 } { INT_R_X5Y90/NE2BEG0 { INT_L_X6Y91/NW2BEG0 INT_R_X5Y91/FAN_ALT3 INT_R_X5Y91/FAN_BOUNCE3 INT_R_X5Y91/FAN_ALT7 INT_R_X5Y91/FAN7 CLBLM_R_X5Y91/CLBLM_M_CE } INT_L_X6Y91/WR1BEG1 INT_R_X5Y91/FAN_ALT6 INT_R_X5Y91/FAN6 CLBLM_R_X5Y91/CLBLM_L_CE } INT_R_X5Y90/IMUX0 CLBLM_R_X5Y90/CLBLM_L_A3 }  [get_nets {vt/pixel_en}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_L_BQ CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS1 { INT_L_X10Y54/NL1BEG0 INT_L_X10Y54/FAN_ALT3 INT_L_X10Y54/FAN_BOUNCE3 INT_L_X10Y54/IMUX_L13 CLBLM_L_X10Y54/CLBLM_L_B6 } { INT_L_X10Y54/NE2BEG1 INT_R_X11Y55/WR1BEG2 INT_L_X10Y55/IMUX_L4 CLBLM_L_X10Y55/CLBLM_M_A6 } INT_L_X10Y54/EL1BEG0 INT_R_X11Y54/IMUX8 CLBLM_R_X11Y54/CLBLM_M_A5 }  [get_nets {btn_counter_reg[9]}]
set_property ROUTE { LIOB33_X0Y95/IOB_IBUF1 LIOI3_X0Y95/LIOI_I1 LIOI3_X0Y95/LIOI_ILOGIC1_D LIOI3_X0Y95/IOI_ILOGIC1_O LIOI3_X0Y95/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y95/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y95/SE6BEG0 INT_L_X2Y91/EE2BEG0 INT_L_X4Y91/SE2BEG0 INT_R_X5Y90/EL1BEG_N3 INT_L_X6Y89/NR1BEG3 INT_L_X6Y90/IMUX_L30 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL3 }  [get_nets {sw_IBUF[6]}]
set_property ROUTE { CLBLM_L_X10Y61/CLBLM_M_A CLBLM_L_X10Y61/CLBLM_LOGIC_OUTS12 INT_L_X10Y61/NN6BEG0 INT_L_X10Y67/NN6BEG0 INT_L_X10Y73/WR1BEG1 INT_R_X9Y73/WW2BEG0 { INT_R_X7Y73/IMUX25 CLBLM_R_X7Y73/CLBLM_L_B5 } INT_R_X7Y73/BYP_ALT4 INT_R_X7Y73/BYP_BOUNCE4 INT_R_X7Y73/IMUX6 CLBLM_R_X7Y73/CLBLM_L_A1 }  [get_nets {btn_Debounce_i_2_n_0}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_AQ CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS4 { INT_R_X7Y90/NL1BEG_N3 { INT_R_X7Y90/IMUX22 CLBLM_R_X7Y90/CLBLM_M_C3 } INT_R_X7Y90/NN2BEG3 INT_R_X7Y92/WR1BEG_S0 { INT_L_X6Y93/IMUX_L16 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL6 BRAM_L_X6Y90/BRAM_ADDRARDADDRL6 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL6 } INT_L_X6Y93/IMUX_L8 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU6 BRAM_L_X6Y90/BRAM_ADDRARDADDRU6 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU6 } INT_R_X7Y90/IMUX1 CLBLM_R_X7Y90/CLBLM_M_A3 }  [get_nets {char_addr[3]}]
set_property ROUTE { CLBLM_L_X10Y54/CLBLM_L_AQ CLBLM_L_X10Y54/CLBLM_LOGIC_OUTS0 { INT_L_X10Y54/NL1BEG_N3 { INT_L_X10Y54/IMUX_L5 CLBLM_L_X10Y54/CLBLM_L_A6 } INT_L_X10Y54/FAN_ALT5 INT_L_X10Y54/FAN_BOUNCE5 INT_L_X10Y54/IMUX_L43 CLBLM_L_X10Y54/CLBLM_M_D6 } INT_L_X10Y54/ER1BEG1 INT_R_X11Y54/IMUX11 CLBLM_R_X11Y54/CLBLM_M_A4 }  [get_nets {btn_counter_reg[8]}]
set_property ROUTE { CLBLM_R_X7Y91/CLBLM_M_BMUX CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS21 { INT_R_X7Y91/NL1BEG2 { INT_R_X7Y92/BYP_ALT5 INT_R_X7Y92/BYP_BOUNCE5 INT_R_X7Y92/IMUX47 CLBLM_R_X7Y92/CLBLM_M_D5 } INT_R_X7Y92/IMUX11 CLBLM_R_X7Y92/CLBLM_M_A4 } INT_R_X7Y91/WR1BEG_S0 INT_L_X6Y92/WR1BEG1 INT_R_X5Y92/IMUX10 CLBLM_R_X5Y92/CLBLM_L_A4 }  [get_nets {v_counter[9]_i_6_n_0}]
set_property ROUTE { LIOB33_X0Y93/IOB_IBUF0 LIOI3_TBYTESRC_X0Y93/LIOI_I0 LIOI3_TBYTESRC_X0Y93/LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y93/IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y93/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y94/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y94/EE4BEG0 INT_L_X4Y94/ER1BEG1 INT_R_X5Y94/SE2BEG1 INT_L_X6Y93/IMUX_L42 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU2 }  [get_nets {sw_IBUF[5]}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_M_AQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS4 INT_R_X5Y94/NL1BEG_N3 INT_R_X5Y94/FAN_ALT5 INT_R_X5Y94/FAN_BOUNCE5 INT_R_X5Y94/BYP_ALT5 INT_R_X5Y94/BYP5 CLBLM_R_X5Y94/CLBLM_L_BX }  [get_nets {pixel_x_d[0]}]
set_property ROUTE { CLBLM_L_X10Y59/CLBLM_M_COUT CLBLM_L_X10Y59/CLBLM_M_COUT_N }  [get_nets {accum_reg_i_2_n_0}]
set_property ROUTE { CLBLM_L_X10Y60/CLBLM_L_COUT CLBLM_L_X10Y60/CLBLM_L_COUT_N }  [get_nets {btn_counter_reg[32]_i_1_n_0}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_BQ CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS5 { INT_R_X7Y90/BYP_ALT4 INT_R_X7Y90/BYP_BOUNCE4 { INT_R_X7Y90/IMUX28 CLBLM_R_X7Y90/CLBLM_M_C4 } INT_R_X7Y90/IMUX38 CLBLM_R_X7Y90/CLBLM_M_D3 } { INT_R_X7Y90/NN2BEG1 INT_R_X7Y92/NW2BEG1 { INT_L_X6Y93/IMUX_L9 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU7 BRAM_L_X6Y90/BRAM_ADDRARDADDRU7 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU7 } INT_L_X6Y93/IMUX_L17 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL7 BRAM_L_X6Y90/BRAM_ADDRARDADDRL7 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL7 } INT_R_X7Y90/IMUX18 CLBLM_R_X7Y90/CLBLM_M_B2 }  [get_nets {char_addr[4]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P28 DSP_R_X9Y55/DSP_LOGIC_OUTS_B17_2 INT_INTERFACE_R_X9Y57/INT_INTERFACE_LOGIC_OUTS17 INT_R_X9Y57/NN6BEG3 INT_R_X9Y63/NW6BEG3 INT_R_X7Y67/NW6BEG3 INT_R_X5Y71/WW4BEG3 INT_R_X1Y71/WL1BEG1 INT_L_X0Y71/IMUX_L34 LIOI3_X0Y71/IOI_OLOGIC1_D1 LIOI3_X0Y71/LIOI_OLOGIC1_OQ LIOI3_X0Y71/LIOI_O1 }  [get_nets {fir_out_OBUF[21]}]
set_property ROUTE { LIOB33_X0Y93/IOB_IBUF1 LIOI3_TBYTESRC_X0Y93/LIOI_I1 LIOI3_TBYTESRC_X0Y93/LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y93/IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y93/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y93/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y93/EE4BEG0 INT_L_X4Y93/EL1BEG_N3 INT_R_X5Y92/EL1BEG2 INT_L_X6Y92/SS2BEG2 INT_L_X6Y90/IMUX_L28 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL2 }  [get_nets {sw_IBUF[4]}]
set_property ROUTE { LIOB33_X0Y91/IOB_IBUF0 LIOI3_X0Y91/LIOI_I0 LIOI3_X0Y91/LIOI_ILOGIC0_D LIOI3_X0Y91/IOI_ILOGIC0_O LIOI3_X0Y91/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y92/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y92/EE4BEG0 INT_L_X4Y92/EE2BEG0 INT_L_X6Y92/NR1BEG0 INT_L_X6Y93/IMUX_L40 BRAM_L_X6Y90/BRAM_FIFO36_DIADIU1 }  [get_nets {sw_IBUF[3]}]
set_property ROUTE { CLBLM_R_X5Y94/CLBLM_L_AQ CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS0 INT_R_X5Y94/WL1BEG_N3 INT_L_X4Y94/NL1BEG_N3 INT_L_X4Y94/EL1BEG2 INT_R_X5Y94/BYP_ALT2 INT_R_X5Y94/BYP2 CLBLM_R_X5Y94/CLBLM_L_CX }  [get_nets {pixel_x_d[1]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_CQ CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS6 { INT_R_X7Y90/NW2BEG2 { INT_L_X6Y91/IMUX_L12 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRU8 BRAM_L_X6Y90/BRAM_ADDRARDADDRU8 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRU8 } INT_L_X6Y91/IMUX_L20 BRAM_L_X6Y90/BRAM_IMUX_ADDRARDADDRL8 BRAM_L_X6Y90/BRAM_ADDRARDADDRL8 BRAM_L_X6Y90/BRAM_FIFO36_ADDRARDADDRL8 } { INT_R_X7Y90/IMUX29 CLBLM_R_X7Y90/CLBLM_M_C2 } { INT_R_X7Y90/IMUX45 CLBLM_R_X7Y90/CLBLM_M_D2 } INT_R_X7Y90/FAN_ALT5 INT_R_X7Y90/FAN_BOUNCE5 INT_R_X7Y90/IMUX17 CLBLM_R_X7Y90/CLBLM_M_B3 }  [get_nets {char_addr[5]}]
set_property ROUTE { DSP_R_X9Y55/DSP_0_P27 DSP_R_X9Y55/DSP_LOGIC_OUTS_B22_1 INT_INTERFACE_R_X9Y56/INT_INTERFACE_LOGIC_OUTS22 INT_R_X9Y56/NN6BEG0 INT_R_X9Y62/NW6BEG0 INT_R_X7Y66/NW6BEG0 INT_R_X5Y70/WW4BEG0 INT_R_X1Y70/WR1BEG1 INT_L_X0Y70/IMUX_L34 LIOI3_TBYTESRC_X0Y69/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y69/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y69/LIOI_O0 }  [get_nets {fir_out_OBUF[20]}]
set_property ROUTE { CLBLM_R_X5Y92/CLBLM_M_AQ CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS4 INT_R_X5Y92/NL1BEG_N3 INT_R_X5Y92/NR1BEG3 INT_R_X5Y93/NR1BEG3 INT_R_X5Y94/BYP_ALT7 INT_R_X5Y94/BYP7 CLBLM_R_X5Y94/CLBLM_L_DX }  [get_nets {pixel_x_d[2]}]
set_property ROUTE { LIOB33_X0Y91/IOB_IBUF1 LIOI3_X0Y91/LIOI_I1 LIOI3_X0Y91/LIOI_ILOGIC1_D LIOI3_X0Y91/IOI_ILOGIC1_O LIOI3_X0Y91/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y91/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y91/SE2BEG0 INT_R_X1Y90/EE4BEG0 INT_R_X5Y90/ER1BEG1 INT_L_X6Y90/IMUX_L26 BRAM_L_X6Y90/BRAM_FIFO36_DIADIL1 }  [get_nets {sw_IBUF[2]}]
set_property ROUTE { CLBLM_R_X7Y90/CLBLM_M_D CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS15 INT_R_X7Y90/SR1BEG_S0 INT_R_X7Y90/SR1BEG1 INT_R_X7Y89/FAN_ALT7 INT_R_X7Y89/FAN7 CLBLM_R_X7Y89/CLBLM_M_CE }  [get_nets {char_y_addr[4]_i_1_n_0}]
