######################################################################
##
## Filename: tb_dsi_host.fdo
## Created on: Wed Oct 14 23:10:11 RTZ 2 (зима) 2020
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/dphy_tx_hs_lane.v"
vlog  "../../rtl/uart_ip/verilog-uart/rtl/uart_tx.v"
vlog  "../../rtl/uart_ip/verilog-uart/rtl/uart_rx.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/fifo_to_lane_bridge.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/dphy_tx_lane_full.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/crc_modules.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/altera_specific/avalon_mm_manager.v"
vlog  "ipcore_dir/prgr_rom.v"
vlog  "../../rtl/uart_ip/verilog-uart/rtl/uart.v"
vlog  "../../rtl/uart_ip/uart_regs.v"
vlog  "../../rtl/processor_core/picorv32/picorv32.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/sync_2ff.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/dsi_tx_regs.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/dsi_tx_pixel_buffer.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/dsi_tx_packets_assembler.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/dphy_tx_lanes_controller.v"
vlog  "ipcore_dir/ram_mem.v"
vlog  "../../rtl/uart_ip/uart_wrapper.v"
vlog  "../../rtl/processor_core/picorv32_wrapper.v"
vlog  "../../rtl/misc_modules/progmem_wrapper.v"
vlog  "../../rtl/misc_modules/por_controller.v"
vlog  "../../rtl/misc_modules/interconnect_mod.v"
vlog  "../../rtl/misc_modules/core_axi_bridge.v"
vlog  "../../rtl/misc_modules/axi_to_stream_dma.v"
vlog  "../../rtl/dsi_controller/rtl/mipi_dsi/dsi_tx_top.v"
vlog  "../../rtl/top_level.v"
vlog  "../host_modelling/tb_dsi_host.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/a_upsizer.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_ar_channel.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_aw_channel.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_b_channel.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_cmd_arbiter.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_cmd_fsm.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_cmd_translator.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_incr_cmd.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_r_channel.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_simple_fifo.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_w_channel.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_mcb_wrap_cmd.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_register_slice.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axi_upsizer.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/axic_register_slice.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/carry.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/carry_and.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/carry_latch_and.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/carry_latch_or.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/carry_or.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/command_fifo.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator_mask.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator_mask_static.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator_sel.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator_sel_mask.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator_sel_mask_static.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator_sel_static.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/comparator_static.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/mcb_ui_top_synch.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/mux_enc.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/r_upsizer.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/axi/w_upsizer.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/infrastructure.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/mcb_controller/iodrp_controller.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/mcb_controller/mcb_soft_calibration.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/mcb_controller/mcb_ui_top.v"
vlog  "ipcore_dir/mig_ddr3/user_design/rtl/memc_wrapper.v"
vlog  "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.tb_dsi_host glbl
#
# Source the wave do file
#
do {tb_dsi_host_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {tb_dsi_host.udo}
#
# Run simulation for this time
#
run 2000 us
#
# End
#
