Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb 16 18:45:58 2023
| Host         : LAPTOP-09QC7VD2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main3_final_timing_summary_routed.rpt -pb main3_final_timing_summary_routed.pb -rpx main3_final_timing_summary_routed.rpx -warn_on_violation
| Design       : main3_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    54          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: run_mode_unit/clk_blink_unit/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.489        0.000                      0                  192        0.245        0.000                      0                  192        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.489        0.000                      0                  192        0.245        0.000                      0                  192        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.890ns (22.522%)  route 3.062ns (77.478%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.712     9.110    clk_blink_unit/clk_temp
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[1]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.524    14.599    clk_blink_unit/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.890ns (22.522%)  route 3.062ns (77.478%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.712     9.110    clk_blink_unit/clk_temp
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[2]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.524    14.599    clk_blink_unit/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.890ns (22.522%)  route 3.062ns (77.478%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.712     9.110    clk_blink_unit/clk_temp
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[3]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.524    14.599    clk_blink_unit/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.890ns (22.522%)  route 3.062ns (77.478%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.712     9.110    clk_blink_unit/clk_temp
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.524    14.599    clk_blink_unit/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.059    clk_blink_unit/clk_temp
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.516    14.857    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[17]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y11         FDRE (Setup_fdre_C_R)       -0.524    14.572    clk_blink_unit/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.059    clk_blink_unit/clk_temp
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.516    14.857    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[18]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y11         FDRE (Setup_fdre_C_R)       -0.524    14.572    clk_blink_unit/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.059    clk_blink_unit/clk_temp
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.516    14.857    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[19]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y11         FDRE (Setup_fdre_C_R)       -0.524    14.572    clk_blink_unit/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.890ns (22.815%)  route 3.011ns (77.185%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.661     9.059    clk_blink_unit/clk_temp
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.516    14.857    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/count_reg[20]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y11         FDRE (Setup_fdre_C_R)       -0.524    14.572    clk_blink_unit/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.890ns (22.804%)  route 3.013ns (77.196%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.663     9.061    clk_blink_unit/clk_temp
    SLICE_X64Y8          FDRE                                         r  clk_blink_unit/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y8          FDRE                                         r  clk_blink_unit/count_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y8          FDRE (Setup_fdre_C_R)       -0.524    14.574    clk_blink_unit/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.890ns (22.804%)  route 3.013ns (77.196%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.637     5.158    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.811     6.487    clk_blink_unit/count[4]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.611 f  clk_blink_unit/count[31]_i_8__0/O
                         net (fo=1, routed)           0.401     7.012    clk_blink_unit/count[31]_i_8__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.136 f  clk_blink_unit/count[31]_i_4__0/O
                         net (fo=2, routed)           1.138     8.274    clk_blink_unit/count[31]_i_4__0_n_0
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.398 r  clk_blink_unit/count[31]_i_1__0/O
                         net (fo=31, routed)          0.663     9.061    clk_blink_unit/clk_temp
    SLICE_X64Y8          FDRE                                         r  clk_blink_unit/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y8          FDRE                                         r  clk_blink_unit/count_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y8          FDRE (Setup_fdre_C_R)       -0.524    14.574    clk_blink_unit/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  clk_blink_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  clk_blink_unit/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.785    clk_blink_unit/count[0]
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.042     1.827 r  clk_blink_unit/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    clk_blink_unit/count_0[0]
    SLICE_X65Y7          FDRE                                         r  clk_blink_unit/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y7          FDRE                                         r  clk_blink_unit/count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y7          FDRE (Hold_fdre_C_D)         0.105     1.582    clk_blink_unit/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_refresh_unit/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_refresh_unit/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.467    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_refresh_unit/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_refresh_unit/counter_reg[31]/Q
                         net (fo=5, routed)           0.118     1.726    clk_refresh_unit/counter_reg[31]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_refresh_unit/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_refresh_unit/counter_reg[28]_i_1_n_4
    SLICE_X61Y21         FDRE                                         r  clk_refresh_unit/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.852     1.979    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_refresh_unit/counter_reg[31]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    clk_refresh_unit/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/clk_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           0.168     1.785    clk_blink_unit/dp_OBUF
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  clk_blink_unit/clk_temp_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    clk_blink_unit/clk_temp_i_1__0_n_0
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.091     1.567    clk_blink_unit/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 run_mode_unit/clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/clk_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  run_mode_unit/clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  run_mode_unit/clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           0.175     1.784    run_mode_unit/clk_blink_unit/clk_temp_reg_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  run_mode_unit/clk_blink_unit/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     1.829    run_mode_unit/clk_blink_unit/clk_temp_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  run_mode_unit/clk_blink_unit/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  run_mode_unit/clk_blink_unit/clk_temp_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    run_mode_unit/clk_blink_unit/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  run_mode_unit/clk_blink_unit/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    run_mode_unit/clk_blink_unit/count_reg_n_0_[12]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  run_mode_unit/clk_blink_unit/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.814    run_mode_unit/clk_blink_unit/count0_carry__1_n_4
    SLICE_X35Y44         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    run_mode_unit/clk_blink_unit/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  run_mode_unit/clk_blink_unit/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.706    run_mode_unit/clk_blink_unit/count_reg_n_0_[16]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  run_mode_unit/clk_blink_unit/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.814    run_mode_unit/clk_blink_unit/count0_carry__2_n_4
    SLICE_X35Y45         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    run_mode_unit/clk_blink_unit/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  run_mode_unit/clk_blink_unit/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.706    run_mode_unit/clk_blink_unit/count_reg_n_0_[20]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  run_mode_unit/clk_blink_unit/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.814    run_mode_unit/clk_blink_unit/count0_carry__3_n_4
    SLICE_X35Y46         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    run_mode_unit/clk_blink_unit/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  run_mode_unit/clk_blink_unit/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    run_mode_unit/clk_blink_unit/count_reg_n_0_[24]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  run_mode_unit/clk_blink_unit/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.815    run_mode_unit/clk_blink_unit/count0_carry__4_n_4
    SLICE_X35Y47         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    run_mode_unit/clk_blink_unit/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  run_mode_unit/clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    run_mode_unit/clk_blink_unit/count_reg_n_0_[28]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  run_mode_unit/clk_blink_unit/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.815    run_mode_unit/clk_blink_unit/count0_carry__5_n_4
    SLICE_X35Y48         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[28]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    run_mode_unit/clk_blink_unit/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 run_mode_unit/clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_mode_unit/clk_blink_unit/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  run_mode_unit/clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    run_mode_unit/clk_blink_unit/count_reg_n_0_[4]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  run_mode_unit/clk_blink_unit/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.813    run_mode_unit/clk_blink_unit/count0_carry_n_4
    SLICE_X35Y42         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    run_mode_unit/clk_blink_unit/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  run_mode_unit/clk_blink_unit/count_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    run_mode_unit/clk_blink_unit/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   clk_blink_unit/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y7    clk_blink_unit/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y9    clk_blink_unit/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y9    clk_blink_unit/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y9    clk_blink_unit/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y10   clk_blink_unit/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y10   clk_blink_unit/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y10   clk_blink_unit/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y10   clk_blink_unit/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11   clk_blink_unit/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11   clk_blink_unit/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    clk_blink_unit/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    clk_blink_unit/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11   clk_blink_unit/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11   clk_blink_unit/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    clk_blink_unit/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    clk_blink_unit/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    clk_blink_unit/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.005ns  (logic 5.590ns (39.917%)  route 8.414ns (60.083%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          4.346     5.800    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154     5.954 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.814     6.768    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.327     7.095 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.012     8.107    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.231 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.243    10.473    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.005 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.005    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.788ns  (logic 5.579ns (40.462%)  route 8.209ns (59.538%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          4.346     5.800    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154     5.954 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.814     6.768    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.327     7.095 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.993     8.088    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.212 r  set_mode_unit/set_mode_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.056    10.268    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.788 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.788    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.508ns  (logic 5.355ns (39.644%)  route 8.153ns (60.356%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          4.346     5.800    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.924 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.830     6.755    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.136     8.015    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.139 r  set_mode_unit/set_mode_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.840     9.978    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.508 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.508    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.436ns  (logic 5.563ns (41.406%)  route 7.872ns (58.594%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          4.346     5.800    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154     5.954 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.814     6.768    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.327     7.095 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.809     7.904    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.028 r  set_mode_unit/set_mode_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.903     9.931    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.436 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.436    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.225ns  (logic 5.594ns (42.297%)  route 7.631ns (57.703%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          4.346     5.800    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154     5.954 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.814     6.768    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.327     7.095 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.594     7.689    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  set_mode_unit/set_mode_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.878     9.690    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.225 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.225    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.167ns  (logic 5.569ns (42.299%)  route 7.597ns (57.701%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          4.346     5.800    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154     5.954 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.814     6.768    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.327     7.095 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.598     7.693    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.817 r  set_mode_unit/set_mode_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.840     9.656    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.167 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.167    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.113ns  (logic 5.594ns (42.661%)  route 7.519ns (57.339%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          4.346     5.800    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154     5.954 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.814     6.768    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.327     7.095 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.609     7.704    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.828 r  set_mode_unit/set_mode_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.750     9.578    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.113 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.113    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_mode_unit/four_digits_unit/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.345ns  (logic 4.651ns (63.324%)  route 2.694ns (36.676%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  set_mode_unit/four_digits_unit/active_digit_reg[1]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.596     0.596 r  set_mode_unit/four_digits_unit/active_digit_reg[1]/Q
                         net (fo=9, routed)           0.892     1.488    set_mode_unit/four_digits_unit/Q[1]
    SLICE_X62Y27         LUT5 (Prop_lut5_I0_O)        0.324     1.812 r  set_mode_unit/four_digits_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.801     3.614    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.345 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.345    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_mode_unit/four_digits_unit/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.632ns (64.036%)  route 2.602ns (35.964%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  set_mode_unit/four_digits_unit/active_digit_reg[1]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.596     0.596 r  set_mode_unit/four_digits_unit/active_digit_reg[1]/Q
                         net (fo=9, routed)           0.900     1.496    set_mode_unit/four_digits_unit/Q[1]
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.324     1.820 r  set_mode_unit/four_digits_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.702     3.522    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.234 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.234    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_mode_unit/four_digits_unit/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 4.395ns (62.606%)  route 2.625ns (37.394%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  set_mode_unit/four_digits_unit/active_digit_reg[1]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.596     0.596 f  set_mode_unit/four_digits_unit/active_digit_reg[1]/Q
                         net (fo=9, routed)           0.900     1.496    set_mode_unit/four_digits_unit/Q[1]
    SLICE_X62Y27         LUT5 (Prop_lut5_I0_O)        0.296     1.792 r  set_mode_unit/four_digits_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.726     3.517    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.020 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.020    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_mode_unit/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[12]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[12]/Q
                         net (fo=2, routed)           0.121     0.262    run_mode_unit/count_reg[12]
    SLICE_X58Y27         FDRE                                         r  run_mode_unit/output_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[10]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[10]/Q
                         net (fo=2, routed)           0.127     0.268    run_mode_unit/count_reg[10]
    SLICE_X58Y27         FDRE                                         r  run_mode_unit/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 after_first_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.373%)  route 0.122ns (39.627%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  after_first_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  after_first_reg/Q
                         net (fo=28, routed)          0.122     0.263    run_mode_unit/after_first
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  run_mode_unit/min_ones_carry_add[3]_i_2/O
                         net (fo=1, routed)           0.000     0.308    set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]_0[2]
    SLICE_X63Y27         FDRE                                         r  set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.633%)  route 0.168ns (54.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[14]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[14]/Q
                         net (fo=2, routed)           0.168     0.309    run_mode_unit/count_reg[14]
    SLICE_X60Y28         FDRE                                         r  run_mode_unit/output_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[11]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[11]/Q
                         net (fo=2, routed)           0.181     0.322    run_mode_unit/count_reg[11]
    SLICE_X58Y27         FDRE                                         r  run_mode_unit/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[0]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[0]/Q
                         net (fo=2, routed)           0.187     0.328    run_mode_unit/count_reg[0]
    SLICE_X58Y24         FDRE                                         r  run_mode_unit/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[4]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.187     0.328    run_mode_unit/count_reg[4]
    SLICE_X58Y25         FDRE                                         r  run_mode_unit/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.141ns (38.407%)  route 0.226ns (61.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[9]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[9]/Q
                         net (fo=2, routed)           0.226     0.367    run_mode_unit/count_reg[9]
    SLICE_X60Y28         FDRE                                         r  run_mode_unit/output_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.202%)  route 0.228ns (61.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[8]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[8]/Q
                         net (fo=2, routed)           0.228     0.369    run_mode_unit/count_reg[8]
    SLICE_X60Y28         FDRE                                         r  run_mode_unit/output_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/output_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.185%)  route 0.228ns (61.815%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  run_mode_unit/count_reg[15]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/count_reg[15]/Q
                         net (fo=2, routed)           0.228     0.369    run_mode_unit/count_reg[15]
    SLICE_X60Y28         FDRE                                         r  run_mode_unit/output_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.954ns (70.223%)  route 1.676ns (29.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.635     5.156    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           1.676     7.289    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    10.786 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    10.786    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.340ns (79.598%)  route 0.343ns (20.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           0.343     1.961    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.159 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.159    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





