/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A */
#define A__0__INTTYPE CYREG_PICU0_INTTYPE0
#define A__0__MASK 0x01u
#define A__0__PC CYREG_PRT0_PC0
#define A__0__PORT 0u
#define A__0__SHIFT 0u
#define A__AG CYREG_PRT0_AG
#define A__AMUX CYREG_PRT0_AMUX
#define A__BIE CYREG_PRT0_BIE
#define A__BIT_MASK CYREG_PRT0_BIT_MASK
#define A__BYP CYREG_PRT0_BYP
#define A__CTL CYREG_PRT0_CTL
#define A__DM0 CYREG_PRT0_DM0
#define A__DM1 CYREG_PRT0_DM1
#define A__DM2 CYREG_PRT0_DM2
#define A__DR CYREG_PRT0_DR
#define A__INP_DIS CYREG_PRT0_INP_DIS
#define A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A__LCD_EN CYREG_PRT0_LCD_EN
#define A__MASK 0x01u
#define A__PORT 0u
#define A__PRT CYREG_PRT0_PRT
#define A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A__PS CYREG_PRT0_PS
#define A__SHIFT 0u
#define A__SLW CYREG_PRT0_SLW

/* B */
#define B__0__INTTYPE CYREG_PICU0_INTTYPE1
#define B__0__MASK 0x02u
#define B__0__PC CYREG_PRT0_PC1
#define B__0__PORT 0u
#define B__0__SHIFT 1u
#define B__AG CYREG_PRT0_AG
#define B__AMUX CYREG_PRT0_AMUX
#define B__BIE CYREG_PRT0_BIE
#define B__BIT_MASK CYREG_PRT0_BIT_MASK
#define B__BYP CYREG_PRT0_BYP
#define B__CTL CYREG_PRT0_CTL
#define B__DM0 CYREG_PRT0_DM0
#define B__DM1 CYREG_PRT0_DM1
#define B__DM2 CYREG_PRT0_DM2
#define B__DR CYREG_PRT0_DR
#define B__INP_DIS CYREG_PRT0_INP_DIS
#define B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define B__LCD_EN CYREG_PRT0_LCD_EN
#define B__MASK 0x02u
#define B__PORT 0u
#define B__PRT CYREG_PRT0_PRT
#define B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define B__PS CYREG_PRT0_PS
#define B__SHIFT 1u
#define B__SLW CYREG_PRT0_SLW

/* C */
#define C__0__INTTYPE CYREG_PICU0_INTTYPE2
#define C__0__MASK 0x04u
#define C__0__PC CYREG_PRT0_PC2
#define C__0__PORT 0u
#define C__0__SHIFT 2u
#define C__AG CYREG_PRT0_AG
#define C__AMUX CYREG_PRT0_AMUX
#define C__BIE CYREG_PRT0_BIE
#define C__BIT_MASK CYREG_PRT0_BIT_MASK
#define C__BYP CYREG_PRT0_BYP
#define C__CTL CYREG_PRT0_CTL
#define C__DM0 CYREG_PRT0_DM0
#define C__DM1 CYREG_PRT0_DM1
#define C__DM2 CYREG_PRT0_DM2
#define C__DR CYREG_PRT0_DR
#define C__INP_DIS CYREG_PRT0_INP_DIS
#define C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define C__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define C__LCD_EN CYREG_PRT0_LCD_EN
#define C__MASK 0x04u
#define C__PORT 0u
#define C__PRT CYREG_PRT0_PRT
#define C__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define C__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define C__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define C__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define C__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define C__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define C__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define C__PS CYREG_PRT0_PS
#define C__SHIFT 2u
#define C__SLW CYREG_PRT0_SLW
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u
#define Col1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Col1__0__MASK 0x10u
#define Col1__0__PC CYREG_PRT2_PC4
#define Col1__0__PORT 2u
#define Col1__0__SHIFT 4u
#define Col1__AG CYREG_PRT2_AG
#define Col1__AMUX CYREG_PRT2_AMUX
#define Col1__BIE CYREG_PRT2_BIE
#define Col1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Col1__BYP CYREG_PRT2_BYP
#define Col1__CTL CYREG_PRT2_CTL
#define Col1__DM0 CYREG_PRT2_DM0
#define Col1__DM1 CYREG_PRT2_DM1
#define Col1__DM2 CYREG_PRT2_DM2
#define Col1__DR CYREG_PRT2_DR
#define Col1__INP_DIS CYREG_PRT2_INP_DIS
#define Col1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Col1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Col1__LCD_EN CYREG_PRT2_LCD_EN
#define Col1__MASK 0x10u
#define Col1__PORT 2u
#define Col1__PRT CYREG_PRT2_PRT
#define Col1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Col1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Col1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Col1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Col1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Col1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Col1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Col1__PS CYREG_PRT2_PS
#define Col1__SHIFT 4u
#define Col1__SLW CYREG_PRT2_SLW
#define Col2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Col2__0__MASK 0x20u
#define Col2__0__PC CYREG_PRT2_PC5
#define Col2__0__PORT 2u
#define Col2__0__SHIFT 5u
#define Col2__AG CYREG_PRT2_AG
#define Col2__AMUX CYREG_PRT2_AMUX
#define Col2__BIE CYREG_PRT2_BIE
#define Col2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Col2__BYP CYREG_PRT2_BYP
#define Col2__CTL CYREG_PRT2_CTL
#define Col2__DM0 CYREG_PRT2_DM0
#define Col2__DM1 CYREG_PRT2_DM1
#define Col2__DM2 CYREG_PRT2_DM2
#define Col2__DR CYREG_PRT2_DR
#define Col2__INP_DIS CYREG_PRT2_INP_DIS
#define Col2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Col2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Col2__LCD_EN CYREG_PRT2_LCD_EN
#define Col2__MASK 0x20u
#define Col2__PORT 2u
#define Col2__PRT CYREG_PRT2_PRT
#define Col2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Col2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Col2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Col2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Col2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Col2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Col2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Col2__PS CYREG_PRT2_PS
#define Col2__SHIFT 5u
#define Col2__SLW CYREG_PRT2_SLW
#define Col3__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Col3__0__MASK 0x40u
#define Col3__0__PC CYREG_PRT2_PC6
#define Col3__0__PORT 2u
#define Col3__0__SHIFT 6u
#define Col3__AG CYREG_PRT2_AG
#define Col3__AMUX CYREG_PRT2_AMUX
#define Col3__BIE CYREG_PRT2_BIE
#define Col3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Col3__BYP CYREG_PRT2_BYP
#define Col3__CTL CYREG_PRT2_CTL
#define Col3__DM0 CYREG_PRT2_DM0
#define Col3__DM1 CYREG_PRT2_DM1
#define Col3__DM2 CYREG_PRT2_DM2
#define Col3__DR CYREG_PRT2_DR
#define Col3__INP_DIS CYREG_PRT2_INP_DIS
#define Col3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Col3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Col3__LCD_EN CYREG_PRT2_LCD_EN
#define Col3__MASK 0x40u
#define Col3__PORT 2u
#define Col3__PRT CYREG_PRT2_PRT
#define Col3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Col3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Col3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Col3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Col3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Col3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Col3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Col3__PS CYREG_PRT2_PS
#define Col3__SHIFT 6u
#define Col3__SLW CYREG_PRT2_SLW
#define Col4__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Col4__0__MASK 0x80u
#define Col4__0__PC CYREG_PRT2_PC7
#define Col4__0__PORT 2u
#define Col4__0__SHIFT 7u
#define Col4__AG CYREG_PRT2_AG
#define Col4__AMUX CYREG_PRT2_AMUX
#define Col4__BIE CYREG_PRT2_BIE
#define Col4__BIT_MASK CYREG_PRT2_BIT_MASK
#define Col4__BYP CYREG_PRT2_BYP
#define Col4__CTL CYREG_PRT2_CTL
#define Col4__DM0 CYREG_PRT2_DM0
#define Col4__DM1 CYREG_PRT2_DM1
#define Col4__DM2 CYREG_PRT2_DM2
#define Col4__DR CYREG_PRT2_DR
#define Col4__INP_DIS CYREG_PRT2_INP_DIS
#define Col4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Col4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Col4__LCD_EN CYREG_PRT2_LCD_EN
#define Col4__MASK 0x80u
#define Col4__PORT 2u
#define Col4__PRT CYREG_PRT2_PRT
#define Col4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Col4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Col4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Col4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Col4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Col4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Col4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Col4__PS CYREG_PRT2_PS
#define Col4__SHIFT 7u
#define Col4__SLW CYREG_PRT2_SLW

/* D */
#define D__0__INTTYPE CYREG_PICU0_INTTYPE3
#define D__0__MASK 0x08u
#define D__0__PC CYREG_PRT0_PC3
#define D__0__PORT 0u
#define D__0__SHIFT 3u
#define D__AG CYREG_PRT0_AG
#define D__AMUX CYREG_PRT0_AMUX
#define D__BIE CYREG_PRT0_BIE
#define D__BIT_MASK CYREG_PRT0_BIT_MASK
#define D__BYP CYREG_PRT0_BYP
#define D__CTL CYREG_PRT0_CTL
#define D__DM0 CYREG_PRT0_DM0
#define D__DM1 CYREG_PRT0_DM1
#define D__DM2 CYREG_PRT0_DM2
#define D__DR CYREG_PRT0_DR
#define D__INP_DIS CYREG_PRT0_INP_DIS
#define D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D__LCD_EN CYREG_PRT0_LCD_EN
#define D__MASK 0x08u
#define D__PORT 0u
#define D__PRT CYREG_PRT0_PRT
#define D__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D__PS CYREG_PRT0_PS
#define D__SHIFT 3u
#define D__SLW CYREG_PRT0_SLW

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk1_ctrlreg__0__POS 0
#define PWM_1_PWMUDB_genblk1_ctrlreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk1_ctrlreg__1__POS 1
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk1_ctrlreg__2__POS 2
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x87u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* PWM_2 */
#define PWM_2_PWMUDB_genblk1_ctrlreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk1_ctrlreg__0__POS 0
#define PWM_2_PWMUDB_genblk1_ctrlreg__1__MASK 0x02u
#define PWM_2_PWMUDB_genblk1_ctrlreg__1__POS 1
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk1_ctrlreg__2__POS 2
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x87u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* Row1 */
#define Row1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Row1__0__MASK 0x01u
#define Row1__0__PC CYREG_PRT2_PC0
#define Row1__0__PORT 2u
#define Row1__0__SHIFT 0u
#define Row1__AG CYREG_PRT2_AG
#define Row1__AMUX CYREG_PRT2_AMUX
#define Row1__BIE CYREG_PRT2_BIE
#define Row1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Row1__BYP CYREG_PRT2_BYP
#define Row1__CTL CYREG_PRT2_CTL
#define Row1__DM0 CYREG_PRT2_DM0
#define Row1__DM1 CYREG_PRT2_DM1
#define Row1__DM2 CYREG_PRT2_DM2
#define Row1__DR CYREG_PRT2_DR
#define Row1__INP_DIS CYREG_PRT2_INP_DIS
#define Row1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Row1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Row1__LCD_EN CYREG_PRT2_LCD_EN
#define Row1__MASK 0x01u
#define Row1__PORT 2u
#define Row1__PRT CYREG_PRT2_PRT
#define Row1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Row1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Row1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Row1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Row1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Row1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Row1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Row1__PS CYREG_PRT2_PS
#define Row1__SHIFT 0u
#define Row1__SLW CYREG_PRT2_SLW

/* Row2 */
#define Row2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Row2__0__MASK 0x02u
#define Row2__0__PC CYREG_PRT2_PC1
#define Row2__0__PORT 2u
#define Row2__0__SHIFT 1u
#define Row2__AG CYREG_PRT2_AG
#define Row2__AMUX CYREG_PRT2_AMUX
#define Row2__BIE CYREG_PRT2_BIE
#define Row2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Row2__BYP CYREG_PRT2_BYP
#define Row2__CTL CYREG_PRT2_CTL
#define Row2__DM0 CYREG_PRT2_DM0
#define Row2__DM1 CYREG_PRT2_DM1
#define Row2__DM2 CYREG_PRT2_DM2
#define Row2__DR CYREG_PRT2_DR
#define Row2__INP_DIS CYREG_PRT2_INP_DIS
#define Row2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Row2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Row2__LCD_EN CYREG_PRT2_LCD_EN
#define Row2__MASK 0x02u
#define Row2__PORT 2u
#define Row2__PRT CYREG_PRT2_PRT
#define Row2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Row2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Row2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Row2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Row2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Row2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Row2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Row2__PS CYREG_PRT2_PS
#define Row2__SHIFT 1u
#define Row2__SLW CYREG_PRT2_SLW

/* Row3 */
#define Row3__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Row3__0__MASK 0x04u
#define Row3__0__PC CYREG_PRT2_PC2
#define Row3__0__PORT 2u
#define Row3__0__SHIFT 2u
#define Row3__AG CYREG_PRT2_AG
#define Row3__AMUX CYREG_PRT2_AMUX
#define Row3__BIE CYREG_PRT2_BIE
#define Row3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Row3__BYP CYREG_PRT2_BYP
#define Row3__CTL CYREG_PRT2_CTL
#define Row3__DM0 CYREG_PRT2_DM0
#define Row3__DM1 CYREG_PRT2_DM1
#define Row3__DM2 CYREG_PRT2_DM2
#define Row3__DR CYREG_PRT2_DR
#define Row3__INP_DIS CYREG_PRT2_INP_DIS
#define Row3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Row3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Row3__LCD_EN CYREG_PRT2_LCD_EN
#define Row3__MASK 0x04u
#define Row3__PORT 2u
#define Row3__PRT CYREG_PRT2_PRT
#define Row3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Row3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Row3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Row3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Row3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Row3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Row3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Row3__PS CYREG_PRT2_PS
#define Row3__SHIFT 2u
#define Row3__SLW CYREG_PRT2_SLW

/* Row4 */
#define Row4__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Row4__0__MASK 0x08u
#define Row4__0__PC CYREG_PRT2_PC3
#define Row4__0__PORT 2u
#define Row4__0__SHIFT 3u
#define Row4__AG CYREG_PRT2_AG
#define Row4__AMUX CYREG_PRT2_AMUX
#define Row4__BIE CYREG_PRT2_BIE
#define Row4__BIT_MASK CYREG_PRT2_BIT_MASK
#define Row4__BYP CYREG_PRT2_BYP
#define Row4__CTL CYREG_PRT2_CTL
#define Row4__DM0 CYREG_PRT2_DM0
#define Row4__DM1 CYREG_PRT2_DM1
#define Row4__DM2 CYREG_PRT2_DM2
#define Row4__DR CYREG_PRT2_DR
#define Row4__INP_DIS CYREG_PRT2_INP_DIS
#define Row4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Row4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Row4__LCD_EN CYREG_PRT2_LCD_EN
#define Row4__MASK 0x08u
#define Row4__PORT 2u
#define Row4__PRT CYREG_PRT2_PRT
#define Row4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Row4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Row4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Row4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Row4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Row4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Row4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Row4__PS CYREG_PRT2_PS
#define Row4__SHIFT 3u
#define Row4__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "VisualTracking"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
