
---------- Begin Simulation Statistics ----------
final_tick                                  978876500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 352957                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692768                       # Number of bytes of host memory used
host_op_rate                                   658739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.33                       # Real time elapsed on the host
host_tick_rate                              734539661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470280                       # Number of instructions simulated
sim_ops                                        877835                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000979                       # Number of seconds simulated
sim_ticks                                   978876500                       # Number of ticks simulated
system.cpu.Branches                             72604                       # Number of branches fetched
system.cpu.committedInsts                      470280                       # Number of instructions committed
system.cpu.committedOps                        877835                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1957753                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1957752.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329877                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220612                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50060                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13694                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720319                       # Number of integer alu accesses
system.cpu.num_int_insts                       720319                       # number of integer instructions
system.cpu.num_int_register_reads             1479845                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517806                       # number of times the integer registers were written
system.cpu.num_load_insts                      144784                       # Number of load instructions
system.cpu.num_mem_refs                        211985                       # number of memory refs
system.cpu.num_store_insts                      67201                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11339      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504634     57.48%     58.77% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.78% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.54% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::MemRead                    82126      9.35%     85.21% # Class of executed instruction
system.cpu.op_class::MemWrite                   33564      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877981                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          788                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1626                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            788                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       215270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           215270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       215270                       # number of overall hits
system.cpu.dcache.overall_hits::total          215270                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          626                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            626                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          626                       # number of overall misses
system.cpu.dcache.overall_misses::total           626                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     68190000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     68190000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     68190000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     68190000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       215896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       215896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       215896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       215896                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002900                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108929.712460                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108929.712460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108929.712460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108929.712460                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.dcache.writebacks::total                91                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          626                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     67564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     67564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     67564000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     67564000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002900                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107929.712460                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107929.712460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107929.712460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107929.712460                       # average overall mshr miss latency
system.cpu.dcache.replacements                    373                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 107078.998073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107078.998073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106078.998073                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106078.998073                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        67077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          67077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117906.542056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117906.542056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12509000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12509000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116906.542056                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116906.542056                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           230.082120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              215896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            344.881789                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            252500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   230.082120                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.898758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.898758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            432418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           432418                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      148784                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67201                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           233                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       642567                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           642567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       642567                       # number of overall hits
system.cpu.icache.overall_hits::total          642567                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          429                       # number of overall misses
system.cpu.icache.overall_misses::total           429                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50948500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50948500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50948500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50948500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 118761.072261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 118761.072261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 118761.072261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 118761.072261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          198                       # number of writebacks
system.cpu.icache.writebacks::total               198                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          429                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50519500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50519500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 117761.072261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 117761.072261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 117761.072261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 117761.072261                       # average overall mshr miss latency
system.cpu.icache.replacements                    198                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       642567                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          642567                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           429                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50948500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50948500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 118761.072261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 118761.072261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          429                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          429                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50519500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50519500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 117761.072261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 117761.072261                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           190.642814                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               429                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1498.825175                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   190.642814                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.744698                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.744698                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1286421                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1286421                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      643074                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    978876500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   71                       # number of demand (read+write) hits
system.l2.demand_hits::total                       92                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data                  71                       # number of overall hits
system.l2.overall_hits::total                      92                       # number of overall hits
system.l2.demand_misses::.cpu.inst                408                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                555                       # number of demand (read+write) misses
system.l2.demand_misses::total                    963                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               408                       # number of overall misses
system.l2.overall_misses::.cpu.data               555                       # number of overall misses
system.l2.overall_misses::total                   963                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     65879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        115532000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49652500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     65879500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       115532000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1055                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1055                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.951049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.886581                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.912796                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.951049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.886581                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.912796                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121697.303922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118701.801802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119970.924195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 121697.303922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118701.801802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119970.924195                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  44                       # number of writebacks
system.l2.writebacks::total                        44                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              963                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     60329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    105902000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     60329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    105902000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.951049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.886581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.912796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.951049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.886581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.912796                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 111697.303922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108701.801802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109970.924195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 111697.303922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108701.801802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109970.924195                       # average overall mshr miss latency
system.l2.replacements                            968                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           91                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               91                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           91                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           91                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          198                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              198                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          198                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          198                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          215                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           215                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12285500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12285500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.943925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 121638.613861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121638.613861                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.943925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 111638.613861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111638.613861                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.951049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121697.303922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121697.303922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.951049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 111697.303922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 111697.303922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            65                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                65                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          454                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             454                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     53594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     53594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.874759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118048.458150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118048.458150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     49054000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     49054000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.874759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.874759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 108048.458150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108048.458150                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   243.224236                       # Cycle average of tags in use
system.l2.tags.total_refs                        1411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1224                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.152778                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.213116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        73.207247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       108.803873                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.239114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.285966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.425015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4476                       # Number of tag accesses
system.l2.tags.data_accesses                     4476                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000224688750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           18                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           18                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                311                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         44                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7704                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      352                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.31                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7704                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  352                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     395.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    173.582681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    803.849635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             8     44.44%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5     27.78%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      5.56%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      5.56%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      5.56%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      5.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      5.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.277778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.035570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.232292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2     11.11%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     11.11%     72.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      5.56%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      5.56%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2     11.11%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      5.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  493056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                22528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    503.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     978721500                       # Total gap between requests
system.mem_ctrls.avgGap                     971918.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       208896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       281728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        21056                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 213403835.928229957819                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 287807501.763501346111                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21510374.393501121551                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3264                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          352                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    172458000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    221561250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   7824664750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     52836.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     49901.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22229161.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       208896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       284160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        493056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       208896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        22528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        22528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          555                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            963                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           44                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            44                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    213403836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    290291983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        503695819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    213403836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    213403836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     23014139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        23014139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     23014139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    213403836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    290291983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       526709958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7666                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 329                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               250281750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              38330000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          394019250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32648.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51398.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7025                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                288                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          676                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   752.378698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   693.993863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   269.653405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            7      1.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            5      0.74%      1.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            5      0.74%      2.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            2      0.30%      2.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          326     48.22%     51.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      0.30%     51.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.15%     51.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.44%     51.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          325     48.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          676                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                490624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              21056                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              501.211338                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               21.510374                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2506140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1320660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27246240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        548100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    177932340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    226051200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     512434680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.492678                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    585694750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     32500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    360681750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2363340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1244760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       27489000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       1169280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    158254800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    242621760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     509972940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   520.977815                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    628802250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     32500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    317574250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           44                       # Transaction distribution
system.membus.trans_dist::CleanEvict              350                       # Transaction distribution
system.membus.trans_dist::ReadExReq               101                       # Transaction distribution
system.membus.trans_dist::ReadExResp              101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           862                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2320                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2320                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2320                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       515584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       515584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  515584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 963                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             2766500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32191250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          198                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             107                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           429                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          519                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1056                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1625                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  2681                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       321024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       367104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 688128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             968                       # Total snoops (count)
system.tol2bus.snoopTraffic                     22528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2023                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.389521                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487762                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1235     61.05%     61.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    788     38.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2023                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    978876500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            3125000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3646500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5321000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
