# Digital-electronics-1

### __*Prvni cviko*__

Test __underscores__ and ~~Scratching~~ spase.

1. First ordered list item
2. Another item
⋅⋅* Unordered sub-list. 
1. Actual numbers don't matter, just that it's a number
⋅⋅1. Ordered sub-list
⋅⋅12. dfdf
4. And another item.

[I`m Google link](https://www.google.com)

[odkaz na play ground](https://www.edaplayground.com/x/NGst)


Toto se bude chtit na ukolech


```VHDL
git starus
git add
git pull

entity gates is
    port(
        a_i    : in  std_logic;         -- Data input
        b_i    : in  std_logic;         -- Data input
        for_o  : out std_logic;         -- OR output function
        fand_o : out std_logic;         -- AND output function
        fxor_o : out std_logic          -- XOR output function
    );
end entity gates;
```
