
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/wrf_1228B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3904496 heartbeat IPC: 2.56115 cumulative IPC: 2.56115 (Simulation time: 0 hr 1 min 11 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3904496 (Simulation time: 0 hr 1 min 11 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 12299102 heartbeat IPC: 1.19124 cumulative IPC: 1.19124 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 23944625 heartbeat IPC: 0.858699 cumulative IPC: 0.997998 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 37567145 heartbeat IPC: 0.734078 cumulative IPC: 0.891195 (Simulation time: 0 hr 7 min 3 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 45674305 heartbeat IPC: 1.23348 cumulative IPC: 0.957629 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 55810802 heartbeat IPC: 0.986534 cumulative IPC: 0.963274 (Simulation time: 0 hr 10 min 27 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 67350660 heartbeat IPC: 0.866562 cumulative IPC: 0.945684 (Simulation time: 0 hr 12 min 6 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 77060813 heartbeat IPC: 1.02985 cumulative IPC: 0.956855 (Simulation time: 0 hr 13 min 21 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 86745968 heartbeat IPC: 1.03251 cumulative IPC: 0.9657 (Simulation time: 0 hr 14 min 33 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 96424468 heartbeat IPC: 1.03322 cumulative IPC: 0.972763 (Simulation time: 0 hr 15 min 45 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 106094796 heartbeat IPC: 1.03409 cumulative IPC: 0.978566 (Simulation time: 0 hr 16 min 56 sec) 
Finished CPU 0 instructions: 100000004 cycles: 102190301 cumulative IPC: 0.978566 (Simulation time: 0 hr 16 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.978566 instructions: 100000004 cycles: 102190301
cpu0_DTLB TOTAL     ACCESS:   19656074  HIT:   19559835  MISS:      96239
cpu0_DTLB LOAD      ACCESS:   17641737  HIT:   17559806  MISS:      81931
cpu0_DTLB RFO       ACCESS:    2014337  HIT:    2000029  MISS:      14308
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.0089 cycles
cpu0_ITLB TOTAL     ACCESS:    4200916  HIT:    4200904  MISS:         12
cpu0_ITLB LOAD      ACCESS:    4200916  HIT:    4200904  MISS:         12
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 208.5 cycles
cpu0_L1I TOTAL     ACCESS:    6670591  HIT:    6669843  MISS:        748
cpu0_L1I LOAD      ACCESS:    6670591  HIT:    6669843  MISS:        748
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 364.326 cycles
cpu0_STLB TOTAL     ACCESS:      96251  HIT:      86698  MISS:       9553
cpu0_STLB LOAD      ACCESS:      81943  HIT:      75036  MISS:       6907
cpu0_STLB RFO       ACCESS:      14308  HIT:      11662  MISS:       2646
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 111.138 cycles
cpu0_L1D TOTAL     ACCESS:   18914631  HIT:   17556251  MISS:    1358380
cpu0_L1D LOAD      ACCESS:   14872678  HIT:   13773645  MISS:    1099033
cpu0_L1D RFO       ACCESS:    4032408  HIT:    3773847  MISS:     258561
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       9545  HIT:       8759  MISS:        786
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 216.456 cycles
cpu0_L2C TOTAL     ACCESS:    1836323  HIT:     802586  MISS:    1033737
cpu0_L2C LOAD      ACCESS:    1099757  HIT:     286947  MISS:     812810
cpu0_L2C RFO       ACCESS:     258558  HIT:      39543  MISS:     219015
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     477222  HIT:     475418  MISS:       1804
cpu0_L2C TRANSLATION ACCESS:        786  HIT:        678  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 270.214 cycles
LLC TOTAL     ACCESS:    1464221  HIT:     424734  MISS:    1039487
LLC LOAD      ACCESS:     812810  HIT:     183424  MISS:     629386
LLC RFO       ACCESS:     219015  HIT:      30275  MISS:     188740
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     432288  HIT:     210976  MISS:     221312
LLC TRANSLATION ACCESS:        108  HIT:         59  MISS:         49
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 247.864 cycles
Insertion Distribution: 
	LOAD 30694 0 115337 646033 
	RFO 39438 0 61083 163318 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 280221 
	 1 0 44 27 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     103559  ROW_BUFFER_MISS:     714244
 DBUS AVG_CONGESTED_CYCLE:    3.93013
 WQ ROW_BUFFER_HIT:      28077  ROW_BUFFER_MISS:     277063  FULL:      31449


CPU 0 Branch Prediction Accuracy: 97.4481% MPKI: 2.04611 Average ROB Occupancy at Mispredict: 260.061
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00028
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.0456
BRANCH_DIRECT_CALL: 0.00011
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00012

