
Lab4.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028a4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080029b0  080029b0  000129b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029e8  080029e8  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  080029e8  080029e8  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029e8  080029e8  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029e8  080029e8  000129e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029ec  080029ec  000129ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  080029f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000528  20000024  08002a14  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08002a14  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bff4  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001efc  00000000  00000000  0002c041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  0002df40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b90  00000000  00000000  0002eba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001780b  00000000  00000000  0002f738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d5cb  00000000  00000000  00046f43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000879ab  00000000  00000000  0005450e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dbeb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003248  00000000  00000000  000dbf0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08002998 	.word	0x08002998

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08002998 	.word	0x08002998

0800014c <SCH_Reset_Task>:




static unsigned char SCH_Reset_Task(const int TASK_IDX)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	unsigned char Return_code;

	if(Task_Array[TASK_IDX].pTask==0)
 8000154:	491e      	ldr	r1, [pc, #120]	; (80001d0 <SCH_Reset_Task+0x84>)
 8000156:	687a      	ldr	r2, [r7, #4]
 8000158:	4613      	mov	r3, r2
 800015a:	00db      	lsls	r3, r3, #3
 800015c:	1a9b      	subs	r3, r3, r2
 800015e:	009b      	lsls	r3, r3, #2
 8000160:	440b      	add	r3, r1
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	2b00      	cmp	r3, #0
 8000166:	d104      	bne.n	8000172 <SCH_Reset_Task+0x26>
	{
		Errorcode= ERROR_SCH_CANNOT_DELETE_TASK;
 8000168:	4b1a      	ldr	r3, [pc, #104]	; (80001d4 <SCH_Reset_Task+0x88>)
 800016a:	2202      	movs	r2, #2
 800016c:	701a      	strb	r2, [r3, #0]
		return ERROR;
 800016e:	2301      	movs	r3, #1
 8000170:	e029      	b.n	80001c6 <SCH_Reset_Task+0x7a>
	}
	else{
		Return_code= NORMAL;
 8000172:	2300      	movs	r3, #0
 8000174:	73fb      	strb	r3, [r7, #15]
	}

	Task_Array[TASK_IDX].pTask = 0x0000;
 8000176:	4916      	ldr	r1, [pc, #88]	; (80001d0 <SCH_Reset_Task+0x84>)
 8000178:	687a      	ldr	r2, [r7, #4]
 800017a:	4613      	mov	r3, r2
 800017c:	00db      	lsls	r3, r3, #3
 800017e:	1a9b      	subs	r3, r3, r2
 8000180:	009b      	lsls	r3, r3, #2
 8000182:	440b      	add	r3, r1
 8000184:	2200      	movs	r2, #0
 8000186:	601a      	str	r2, [r3, #0]
	Task_Array[TASK_IDX].Delay = 0;
 8000188:	4911      	ldr	r1, [pc, #68]	; (80001d0 <SCH_Reset_Task+0x84>)
 800018a:	687a      	ldr	r2, [r7, #4]
 800018c:	4613      	mov	r3, r2
 800018e:	00db      	lsls	r3, r3, #3
 8000190:	1a9b      	subs	r3, r3, r2
 8000192:	009b      	lsls	r3, r3, #2
 8000194:	440b      	add	r3, r1
 8000196:	3304      	adds	r3, #4
 8000198:	2200      	movs	r2, #0
 800019a:	601a      	str	r2, [r3, #0]
	Task_Array[TASK_IDX].Period = 0;
 800019c:	490c      	ldr	r1, [pc, #48]	; (80001d0 <SCH_Reset_Task+0x84>)
 800019e:	687a      	ldr	r2, [r7, #4]
 80001a0:	4613      	mov	r3, r2
 80001a2:	00db      	lsls	r3, r3, #3
 80001a4:	1a9b      	subs	r3, r3, r2
 80001a6:	009b      	lsls	r3, r3, #2
 80001a8:	440b      	add	r3, r1
 80001aa:	3308      	adds	r3, #8
 80001ac:	2200      	movs	r2, #0
 80001ae:	601a      	str	r2, [r3, #0]
	Task_Array[TASK_IDX].RunMe = 0;
 80001b0:	4907      	ldr	r1, [pc, #28]	; (80001d0 <SCH_Reset_Task+0x84>)
 80001b2:	687a      	ldr	r2, [r7, #4]
 80001b4:	4613      	mov	r3, r2
 80001b6:	00db      	lsls	r3, r3, #3
 80001b8:	1a9b      	subs	r3, r3, r2
 80001ba:	009b      	lsls	r3, r3, #2
 80001bc:	440b      	add	r3, r1
 80001be:	330c      	adds	r3, #12
 80001c0:	2200      	movs	r2, #0
 80001c2:	701a      	strb	r2, [r3, #0]

	return Return_code;
 80001c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80001c6:	4618      	mov	r0, r3
 80001c8:	3714      	adds	r7, #20
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bc80      	pop	{r7}
 80001ce:	4770      	bx	lr
 80001d0:	20000050 	.word	0x20000050
 80001d4:	20000040 	.word	0x20000040

080001d8 <SCH_Init>:



void SCH_Init(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0



	Head=0;
 80001de:	4b24      	ldr	r3, [pc, #144]	; (8000270 <SCH_Init+0x98>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	601a      	str	r2, [r3, #0]
	Tail=0;
 80001e4:	4b23      	ldr	r3, [pc, #140]	; (8000274 <SCH_Init+0x9c>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	601a      	str	r2, [r3, #0]
	Task_count=0;
 80001ea:	4b23      	ldr	r3, [pc, #140]	; (8000278 <SCH_Init+0xa0>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	601a      	str	r2, [r3, #0]

	unsigned char i;

	for(i=0; i < MAX_SIZE ; i++)
 80001f0:	2300      	movs	r3, #0
 80001f2:	71fb      	strb	r3, [r7, #7]
 80001f4:	e028      	b.n	8000248 <SCH_Init+0x70>
	{


		SCH_Reset_Task(i);
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	4618      	mov	r0, r3
 80001fa:	f7ff ffa7 	bl	800014c <SCH_Reset_Task>
		Task_Array[i].TaskID=i;
 80001fe:	79fa      	ldrb	r2, [r7, #7]
 8000200:	79f9      	ldrb	r1, [r7, #7]
 8000202:	481e      	ldr	r0, [pc, #120]	; (800027c <SCH_Init+0xa4>)
 8000204:	4613      	mov	r3, r2
 8000206:	00db      	lsls	r3, r3, #3
 8000208:	1a9b      	subs	r3, r3, r2
 800020a:	009b      	lsls	r3, r3, #2
 800020c:	4403      	add	r3, r0
 800020e:	3310      	adds	r3, #16
 8000210:	6019      	str	r1, [r3, #0]
		Task_Array[i].Prev_ID = i-1;
 8000212:	79fb      	ldrb	r3, [r7, #7]
 8000214:	3b01      	subs	r3, #1
 8000216:	79fa      	ldrb	r2, [r7, #7]
 8000218:	4618      	mov	r0, r3
 800021a:	4918      	ldr	r1, [pc, #96]	; (800027c <SCH_Init+0xa4>)
 800021c:	4613      	mov	r3, r2
 800021e:	00db      	lsls	r3, r3, #3
 8000220:	1a9b      	subs	r3, r3, r2
 8000222:	009b      	lsls	r3, r3, #2
 8000224:	440b      	add	r3, r1
 8000226:	3314      	adds	r3, #20
 8000228:	6018      	str	r0, [r3, #0]
		Task_Array[i].Next_ID= i+1;
 800022a:	79fb      	ldrb	r3, [r7, #7]
 800022c:	3301      	adds	r3, #1
 800022e:	79fa      	ldrb	r2, [r7, #7]
 8000230:	4618      	mov	r0, r3
 8000232:	4912      	ldr	r1, [pc, #72]	; (800027c <SCH_Init+0xa4>)
 8000234:	4613      	mov	r3, r2
 8000236:	00db      	lsls	r3, r3, #3
 8000238:	1a9b      	subs	r3, r3, r2
 800023a:	009b      	lsls	r3, r3, #2
 800023c:	440b      	add	r3, r1
 800023e:	3318      	adds	r3, #24
 8000240:	6018      	str	r0, [r3, #0]
	for(i=0; i < MAX_SIZE ; i++)
 8000242:	79fb      	ldrb	r3, [r7, #7]
 8000244:	3301      	adds	r3, #1
 8000246:	71fb      	strb	r3, [r7, #7]
 8000248:	79fb      	ldrb	r3, [r7, #7]
 800024a:	2b27      	cmp	r3, #39	; 0x27
 800024c:	d9d3      	bls.n	80001f6 <SCH_Init+0x1e>

	}



	Errorcode =0;
 800024e:	4b0c      	ldr	r3, [pc, #48]	; (8000280 <SCH_Init+0xa8>)
 8000250:	2200      	movs	r2, #0
 8000252:	701a      	strb	r2, [r3, #0]

	Timer_init();
 8000254:	f000 fbf4 	bl	8000a40 <Timer_init>
	Watchdog_init();
 8000258:	f000 fbf8 	bl	8000a4c <Watchdog_init>
	//Configure normal sleep mode
	SCB->SCR &= ~(1<<2);
 800025c:	4b09      	ldr	r3, [pc, #36]	; (8000284 <SCH_Init+0xac>)
 800025e:	691b      	ldr	r3, [r3, #16]
 8000260:	4a08      	ldr	r2, [pc, #32]	; (8000284 <SCH_Init+0xac>)
 8000262:	f023 0304 	bic.w	r3, r3, #4
 8000266:	6113      	str	r3, [r2, #16]

}
 8000268:	bf00      	nop
 800026a:	3708      	adds	r7, #8
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}
 8000270:	20000048 	.word	0x20000048
 8000274:	2000004c 	.word	0x2000004c
 8000278:	20000044 	.word	0x20000044
 800027c:	20000050 	.word	0x20000050
 8000280:	20000040 	.word	0x20000040
 8000284:	e000ed00 	.word	0xe000ed00

08000288 <SCH_Delete_Task>:



unsigned char SCH_Delete_Task(const int TASK_IDX)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b084      	sub	sp, #16
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]

	unsigned char Return_code;

	Return_code = SCH_Reset_Task(TASK_IDX);
 8000290:	6878      	ldr	r0, [r7, #4]
 8000292:	f7ff ff5b 	bl	800014c <SCH_Reset_Task>
 8000296:	4603      	mov	r3, r0
 8000298:	73fb      	strb	r3, [r7, #15]

	if(Return_code==NORMAL)
 800029a:	7bfb      	ldrb	r3, [r7, #15]
 800029c:	2b00      	cmp	r3, #0
 800029e:	f040 80ae 	bne.w	80003fe <SCH_Delete_Task+0x176>
	{
		Task_count--;
 80002a2:	4b59      	ldr	r3, [pc, #356]	; (8000408 <SCH_Delete_Task+0x180>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	3b01      	subs	r3, #1
 80002a8:	4a57      	ldr	r2, [pc, #348]	; (8000408 <SCH_Delete_Task+0x180>)
 80002aa:	6013      	str	r3, [r2, #0]

		if(Tail==Head)return Return_code;
 80002ac:	4b57      	ldr	r3, [pc, #348]	; (800040c <SCH_Delete_Task+0x184>)
 80002ae:	681a      	ldr	r2, [r3, #0]
 80002b0:	4b57      	ldr	r3, [pc, #348]	; (8000410 <SCH_Delete_Task+0x188>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	429a      	cmp	r2, r3
 80002b6:	d101      	bne.n	80002bc <SCH_Delete_Task+0x34>
 80002b8:	7bfb      	ldrb	r3, [r7, #15]
 80002ba:	e0a1      	b.n	8000400 <SCH_Delete_Task+0x178>

		if(Tail==TASK_IDX)
 80002bc:	4b53      	ldr	r3, [pc, #332]	; (800040c <SCH_Delete_Task+0x184>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	687a      	ldr	r2, [r7, #4]
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d10d      	bne.n	80002e2 <SCH_Delete_Task+0x5a>
		{

			Tail=Task_Array[TASK_IDX].Prev_ID;
 80002c6:	4953      	ldr	r1, [pc, #332]	; (8000414 <SCH_Delete_Task+0x18c>)
 80002c8:	687a      	ldr	r2, [r7, #4]
 80002ca:	4613      	mov	r3, r2
 80002cc:	00db      	lsls	r3, r3, #3
 80002ce:	1a9b      	subs	r3, r3, r2
 80002d0:	009b      	lsls	r3, r3, #2
 80002d2:	440b      	add	r3, r1
 80002d4:	3314      	adds	r3, #20
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	461a      	mov	r2, r3
 80002da:	4b4c      	ldr	r3, [pc, #304]	; (800040c <SCH_Delete_Task+0x184>)
 80002dc:	601a      	str	r2, [r3, #0]
			return Return_code;
 80002de:	7bfb      	ldrb	r3, [r7, #15]
 80002e0:	e08e      	b.n	8000400 <SCH_Delete_Task+0x178>

		}

		if(Head==TASK_IDX)
 80002e2:	4b4b      	ldr	r3, [pc, #300]	; (8000410 <SCH_Delete_Task+0x188>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	687a      	ldr	r2, [r7, #4]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d118      	bne.n	800031e <SCH_Delete_Task+0x96>
		{
			Head=Task_Array[TASK_IDX].Next_ID;
 80002ec:	4949      	ldr	r1, [pc, #292]	; (8000414 <SCH_Delete_Task+0x18c>)
 80002ee:	687a      	ldr	r2, [r7, #4]
 80002f0:	4613      	mov	r3, r2
 80002f2:	00db      	lsls	r3, r3, #3
 80002f4:	1a9b      	subs	r3, r3, r2
 80002f6:	009b      	lsls	r3, r3, #2
 80002f8:	440b      	add	r3, r1
 80002fa:	3318      	adds	r3, #24
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	461a      	mov	r2, r3
 8000300:	4b43      	ldr	r3, [pc, #268]	; (8000410 <SCH_Delete_Task+0x188>)
 8000302:	601a      	str	r2, [r3, #0]
			Task_Array[Head].Prev_ID=-1;
 8000304:	4b42      	ldr	r3, [pc, #264]	; (8000410 <SCH_Delete_Task+0x188>)
 8000306:	681a      	ldr	r2, [r3, #0]
 8000308:	4942      	ldr	r1, [pc, #264]	; (8000414 <SCH_Delete_Task+0x18c>)
 800030a:	4613      	mov	r3, r2
 800030c:	00db      	lsls	r3, r3, #3
 800030e:	1a9b      	subs	r3, r3, r2
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	440b      	add	r3, r1
 8000314:	3314      	adds	r3, #20
 8000316:	f04f 32ff 	mov.w	r2, #4294967295
 800031a:	601a      	str	r2, [r3, #0]
 800031c:	e033      	b.n	8000386 <SCH_Delete_Task+0xfe>
		}
		else
		{
			Task_Array[Task_Array[TASK_IDX].Prev_ID].Next_ID=Task_Array[TASK_IDX].Next_ID;
 800031e:	493d      	ldr	r1, [pc, #244]	; (8000414 <SCH_Delete_Task+0x18c>)
 8000320:	687a      	ldr	r2, [r7, #4]
 8000322:	4613      	mov	r3, r2
 8000324:	00db      	lsls	r3, r3, #3
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	009b      	lsls	r3, r3, #2
 800032a:	440b      	add	r3, r1
 800032c:	3314      	adds	r3, #20
 800032e:	681a      	ldr	r2, [r3, #0]
 8000330:	4838      	ldr	r0, [pc, #224]	; (8000414 <SCH_Delete_Task+0x18c>)
 8000332:	6879      	ldr	r1, [r7, #4]
 8000334:	460b      	mov	r3, r1
 8000336:	00db      	lsls	r3, r3, #3
 8000338:	1a5b      	subs	r3, r3, r1
 800033a:	009b      	lsls	r3, r3, #2
 800033c:	4403      	add	r3, r0
 800033e:	3318      	adds	r3, #24
 8000340:	6819      	ldr	r1, [r3, #0]
 8000342:	4834      	ldr	r0, [pc, #208]	; (8000414 <SCH_Delete_Task+0x18c>)
 8000344:	4613      	mov	r3, r2
 8000346:	00db      	lsls	r3, r3, #3
 8000348:	1a9b      	subs	r3, r3, r2
 800034a:	009b      	lsls	r3, r3, #2
 800034c:	4403      	add	r3, r0
 800034e:	3318      	adds	r3, #24
 8000350:	6019      	str	r1, [r3, #0]
			Task_Array[Task_Array[TASK_IDX].Next_ID].Prev_ID=Task_Array[TASK_IDX].Prev_ID;
 8000352:	4930      	ldr	r1, [pc, #192]	; (8000414 <SCH_Delete_Task+0x18c>)
 8000354:	687a      	ldr	r2, [r7, #4]
 8000356:	4613      	mov	r3, r2
 8000358:	00db      	lsls	r3, r3, #3
 800035a:	1a9b      	subs	r3, r3, r2
 800035c:	009b      	lsls	r3, r3, #2
 800035e:	440b      	add	r3, r1
 8000360:	3318      	adds	r3, #24
 8000362:	681a      	ldr	r2, [r3, #0]
 8000364:	482b      	ldr	r0, [pc, #172]	; (8000414 <SCH_Delete_Task+0x18c>)
 8000366:	6879      	ldr	r1, [r7, #4]
 8000368:	460b      	mov	r3, r1
 800036a:	00db      	lsls	r3, r3, #3
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	009b      	lsls	r3, r3, #2
 8000370:	4403      	add	r3, r0
 8000372:	3314      	adds	r3, #20
 8000374:	6819      	ldr	r1, [r3, #0]
 8000376:	4827      	ldr	r0, [pc, #156]	; (8000414 <SCH_Delete_Task+0x18c>)
 8000378:	4613      	mov	r3, r2
 800037a:	00db      	lsls	r3, r3, #3
 800037c:	1a9b      	subs	r3, r3, r2
 800037e:	009b      	lsls	r3, r3, #2
 8000380:	4403      	add	r3, r0
 8000382:	3314      	adds	r3, #20
 8000384:	6019      	str	r1, [r3, #0]
		}

		Task_Array[TASK_IDX].Next_ID=Task_Array[Tail].Next_ID;
 8000386:	4b21      	ldr	r3, [pc, #132]	; (800040c <SCH_Delete_Task+0x184>)
 8000388:	681a      	ldr	r2, [r3, #0]
 800038a:	4922      	ldr	r1, [pc, #136]	; (8000414 <SCH_Delete_Task+0x18c>)
 800038c:	4613      	mov	r3, r2
 800038e:	00db      	lsls	r3, r3, #3
 8000390:	1a9b      	subs	r3, r3, r2
 8000392:	009b      	lsls	r3, r3, #2
 8000394:	440b      	add	r3, r1
 8000396:	3318      	adds	r3, #24
 8000398:	6819      	ldr	r1, [r3, #0]
 800039a:	481e      	ldr	r0, [pc, #120]	; (8000414 <SCH_Delete_Task+0x18c>)
 800039c:	687a      	ldr	r2, [r7, #4]
 800039e:	4613      	mov	r3, r2
 80003a0:	00db      	lsls	r3, r3, #3
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	4403      	add	r3, r0
 80003a8:	3318      	adds	r3, #24
 80003aa:	6019      	str	r1, [r3, #0]
		Task_Array[Task_Array[TASK_IDX].Next_ID].Prev_ID=TASK_IDX;
 80003ac:	4919      	ldr	r1, [pc, #100]	; (8000414 <SCH_Delete_Task+0x18c>)
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	4613      	mov	r3, r2
 80003b2:	00db      	lsls	r3, r3, #3
 80003b4:	1a9b      	subs	r3, r3, r2
 80003b6:	009b      	lsls	r3, r3, #2
 80003b8:	440b      	add	r3, r1
 80003ba:	3318      	adds	r3, #24
 80003bc:	681a      	ldr	r2, [r3, #0]
 80003be:	6879      	ldr	r1, [r7, #4]
 80003c0:	4814      	ldr	r0, [pc, #80]	; (8000414 <SCH_Delete_Task+0x18c>)
 80003c2:	4613      	mov	r3, r2
 80003c4:	00db      	lsls	r3, r3, #3
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	009b      	lsls	r3, r3, #2
 80003ca:	4403      	add	r3, r0
 80003cc:	3314      	adds	r3, #20
 80003ce:	6019      	str	r1, [r3, #0]
		Task_Array[TASK_IDX].Prev_ID=Tail;
 80003d0:	4b0e      	ldr	r3, [pc, #56]	; (800040c <SCH_Delete_Task+0x184>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4618      	mov	r0, r3
 80003d6:	490f      	ldr	r1, [pc, #60]	; (8000414 <SCH_Delete_Task+0x18c>)
 80003d8:	687a      	ldr	r2, [r7, #4]
 80003da:	4613      	mov	r3, r2
 80003dc:	00db      	lsls	r3, r3, #3
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	009b      	lsls	r3, r3, #2
 80003e2:	440b      	add	r3, r1
 80003e4:	3314      	adds	r3, #20
 80003e6:	6018      	str	r0, [r3, #0]
		Task_Array[Tail].Next_ID=TASK_IDX;
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <SCH_Delete_Task+0x184>)
 80003ea:	681a      	ldr	r2, [r3, #0]
 80003ec:	6879      	ldr	r1, [r7, #4]
 80003ee:	4809      	ldr	r0, [pc, #36]	; (8000414 <SCH_Delete_Task+0x18c>)
 80003f0:	4613      	mov	r3, r2
 80003f2:	00db      	lsls	r3, r3, #3
 80003f4:	1a9b      	subs	r3, r3, r2
 80003f6:	009b      	lsls	r3, r3, #2
 80003f8:	4403      	add	r3, r0
 80003fa:	3318      	adds	r3, #24
 80003fc:	6019      	str	r1, [r3, #0]
	}


	return Return_code;
 80003fe:	7bfb      	ldrb	r3, [r7, #15]

}
 8000400:	4618      	mov	r0, r3
 8000402:	3710      	adds	r7, #16
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000044 	.word	0x20000044
 800040c:	2000004c 	.word	0x2000004c
 8000410:	20000048 	.word	0x20000048
 8000414:	20000050 	.word	0x20000050

08000418 <SCH_Tail_Handling>:




static void SCH_Tail_Handling(unsigned int addpos)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]

	Task_Array[addpos].Next_ID = Task_Array[Tail].Next_ID;
 8000420:	4b24      	ldr	r3, [pc, #144]	; (80004b4 <SCH_Tail_Handling+0x9c>)
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	4924      	ldr	r1, [pc, #144]	; (80004b8 <SCH_Tail_Handling+0xa0>)
 8000426:	4613      	mov	r3, r2
 8000428:	00db      	lsls	r3, r3, #3
 800042a:	1a9b      	subs	r3, r3, r2
 800042c:	009b      	lsls	r3, r3, #2
 800042e:	440b      	add	r3, r1
 8000430:	3318      	adds	r3, #24
 8000432:	6819      	ldr	r1, [r3, #0]
 8000434:	4820      	ldr	r0, [pc, #128]	; (80004b8 <SCH_Tail_Handling+0xa0>)
 8000436:	687a      	ldr	r2, [r7, #4]
 8000438:	4613      	mov	r3, r2
 800043a:	00db      	lsls	r3, r3, #3
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	009b      	lsls	r3, r3, #2
 8000440:	4403      	add	r3, r0
 8000442:	3318      	adds	r3, #24
 8000444:	6019      	str	r1, [r3, #0]

	if(Task_count < MAX_SIZE){ Task_Array[Task_Array[Tail].Next_ID].Prev_ID = addpos;}
 8000446:	4b1d      	ldr	r3, [pc, #116]	; (80004bc <SCH_Tail_Handling+0xa4>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2b27      	cmp	r3, #39	; 0x27
 800044c:	dc12      	bgt.n	8000474 <SCH_Tail_Handling+0x5c>
 800044e:	4b19      	ldr	r3, [pc, #100]	; (80004b4 <SCH_Tail_Handling+0x9c>)
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	4919      	ldr	r1, [pc, #100]	; (80004b8 <SCH_Tail_Handling+0xa0>)
 8000454:	4613      	mov	r3, r2
 8000456:	00db      	lsls	r3, r3, #3
 8000458:	1a9b      	subs	r3, r3, r2
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	440b      	add	r3, r1
 800045e:	3318      	adds	r3, #24
 8000460:	681a      	ldr	r2, [r3, #0]
 8000462:	4915      	ldr	r1, [pc, #84]	; (80004b8 <SCH_Tail_Handling+0xa0>)
 8000464:	4613      	mov	r3, r2
 8000466:	00db      	lsls	r3, r3, #3
 8000468:	1a9b      	subs	r3, r3, r2
 800046a:	009b      	lsls	r3, r3, #2
 800046c:	440b      	add	r3, r1
 800046e:	3314      	adds	r3, #20
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	601a      	str	r2, [r3, #0]

	Task_Array[addpos].Prev_ID = Tail;
 8000474:	4b0f      	ldr	r3, [pc, #60]	; (80004b4 <SCH_Tail_Handling+0x9c>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4618      	mov	r0, r3
 800047a:	490f      	ldr	r1, [pc, #60]	; (80004b8 <SCH_Tail_Handling+0xa0>)
 800047c:	687a      	ldr	r2, [r7, #4]
 800047e:	4613      	mov	r3, r2
 8000480:	00db      	lsls	r3, r3, #3
 8000482:	1a9b      	subs	r3, r3, r2
 8000484:	009b      	lsls	r3, r3, #2
 8000486:	440b      	add	r3, r1
 8000488:	3314      	adds	r3, #20
 800048a:	6018      	str	r0, [r3, #0]

	Task_Array[Tail].Next_ID = addpos;
 800048c:	4b09      	ldr	r3, [pc, #36]	; (80004b4 <SCH_Tail_Handling+0x9c>)
 800048e:	681a      	ldr	r2, [r3, #0]
 8000490:	4909      	ldr	r1, [pc, #36]	; (80004b8 <SCH_Tail_Handling+0xa0>)
 8000492:	4613      	mov	r3, r2
 8000494:	00db      	lsls	r3, r3, #3
 8000496:	1a9b      	subs	r3, r3, r2
 8000498:	009b      	lsls	r3, r3, #2
 800049a:	440b      	add	r3, r1
 800049c:	3318      	adds	r3, #24
 800049e:	687a      	ldr	r2, [r7, #4]
 80004a0:	601a      	str	r2, [r3, #0]

	Tail = addpos;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	4a03      	ldr	r2, [pc, #12]	; (80004b4 <SCH_Tail_Handling+0x9c>)
 80004a6:	6013      	str	r3, [r2, #0]

}
 80004a8:	bf00      	nop
 80004aa:	370c      	adds	r7, #12
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bc80      	pop	{r7}
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	2000004c 	.word	0x2000004c
 80004b8:	20000050 	.word	0x20000050
 80004bc:	20000044 	.word	0x20000044

080004c0 <SCH_Reallocation>:




static unsigned char SCH_Reallocation(unsigned int add_pos, char head_mode)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	460b      	mov	r3, r1
 80004ca:	70fb      	strb	r3, [r7, #3]

	int Traverse = Head;
 80004cc:	4b83      	ldr	r3, [pc, #524]	; (80006dc <SCH_Reallocation+0x21c>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	60fb      	str	r3, [r7, #12]


	if(head_mode)
 80004d2:	78fb      	ldrb	r3, [r7, #3]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d024      	beq.n	8000522 <SCH_Reallocation+0x62>
	{
		if(Tail == Head)return add_pos;
 80004d8:	4b81      	ldr	r3, [pc, #516]	; (80006e0 <SCH_Reallocation+0x220>)
 80004da:	681a      	ldr	r2, [r3, #0]
 80004dc:	4b7f      	ldr	r3, [pc, #508]	; (80006dc <SCH_Reallocation+0x21c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	d102      	bne.n	80004ea <SCH_Reallocation+0x2a>
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	e0f4      	b.n	80006d4 <SCH_Reallocation+0x214>
		Head= Task_Array[Head].Next_ID;
 80004ea:	4b7c      	ldr	r3, [pc, #496]	; (80006dc <SCH_Reallocation+0x21c>)
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	497d      	ldr	r1, [pc, #500]	; (80006e4 <SCH_Reallocation+0x224>)
 80004f0:	4613      	mov	r3, r2
 80004f2:	00db      	lsls	r3, r3, #3
 80004f4:	1a9b      	subs	r3, r3, r2
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	440b      	add	r3, r1
 80004fa:	3318      	adds	r3, #24
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	461a      	mov	r2, r3
 8000500:	4b76      	ldr	r3, [pc, #472]	; (80006dc <SCH_Reallocation+0x21c>)
 8000502:	601a      	str	r2, [r3, #0]
		Task_Array[Head].Prev_ID = -1;
 8000504:	4b75      	ldr	r3, [pc, #468]	; (80006dc <SCH_Reallocation+0x21c>)
 8000506:	681a      	ldr	r2, [r3, #0]
 8000508:	4976      	ldr	r1, [pc, #472]	; (80006e4 <SCH_Reallocation+0x224>)
 800050a:	4613      	mov	r3, r2
 800050c:	00db      	lsls	r3, r3, #3
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	440b      	add	r3, r1
 8000514:	3314      	adds	r3, #20
 8000516:	f04f 32ff 	mov.w	r2, #4294967295
 800051a:	601a      	str	r2, [r3, #0]
		Traverse= Head;
 800051c:	4b6f      	ldr	r3, [pc, #444]	; (80006dc <SCH_Reallocation+0x21c>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	60fb      	str	r3, [r7, #12]


	while(1)
	{

		if(Task_Array[Traverse].Delay < Task_Array[add_pos].Delay)
 8000522:	4970      	ldr	r1, [pc, #448]	; (80006e4 <SCH_Reallocation+0x224>)
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	4613      	mov	r3, r2
 8000528:	00db      	lsls	r3, r3, #3
 800052a:	1a9b      	subs	r3, r3, r2
 800052c:	009b      	lsls	r3, r3, #2
 800052e:	440b      	add	r3, r1
 8000530:	3304      	adds	r3, #4
 8000532:	6819      	ldr	r1, [r3, #0]
 8000534:	486b      	ldr	r0, [pc, #428]	; (80006e4 <SCH_Reallocation+0x224>)
 8000536:	687a      	ldr	r2, [r7, #4]
 8000538:	4613      	mov	r3, r2
 800053a:	00db      	lsls	r3, r3, #3
 800053c:	1a9b      	subs	r3, r3, r2
 800053e:	009b      	lsls	r3, r3, #2
 8000540:	4403      	add	r3, r0
 8000542:	3304      	adds	r3, #4
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4299      	cmp	r1, r3
 8000548:	d236      	bcs.n	80005b8 <SCH_Reallocation+0xf8>
		{
			Task_Array[add_pos].Delay -= Task_Array[Traverse].Delay;
 800054a:	4966      	ldr	r1, [pc, #408]	; (80006e4 <SCH_Reallocation+0x224>)
 800054c:	687a      	ldr	r2, [r7, #4]
 800054e:	4613      	mov	r3, r2
 8000550:	00db      	lsls	r3, r3, #3
 8000552:	1a9b      	subs	r3, r3, r2
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	440b      	add	r3, r1
 8000558:	3304      	adds	r3, #4
 800055a:	6819      	ldr	r1, [r3, #0]
 800055c:	4861      	ldr	r0, [pc, #388]	; (80006e4 <SCH_Reallocation+0x224>)
 800055e:	68fa      	ldr	r2, [r7, #12]
 8000560:	4613      	mov	r3, r2
 8000562:	00db      	lsls	r3, r3, #3
 8000564:	1a9b      	subs	r3, r3, r2
 8000566:	009b      	lsls	r3, r3, #2
 8000568:	4403      	add	r3, r0
 800056a:	3304      	adds	r3, #4
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	485c      	ldr	r0, [pc, #368]	; (80006e4 <SCH_Reallocation+0x224>)
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	4613      	mov	r3, r2
 8000576:	00db      	lsls	r3, r3, #3
 8000578:	1a9b      	subs	r3, r3, r2
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	4403      	add	r3, r0
 800057e:	3304      	adds	r3, #4
 8000580:	6019      	str	r1, [r3, #0]
			if(Traverse == Tail){
 8000582:	4b57      	ldr	r3, [pc, #348]	; (80006e0 <SCH_Reallocation+0x220>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	68fa      	ldr	r2, [r7, #12]
 8000588:	429a      	cmp	r2, r3
 800058a:	d10a      	bne.n	80005a2 <SCH_Reallocation+0xe2>

			if(head_mode)SCH_Tail_Handling(add_pos);
 800058c:	78fb      	ldrb	r3, [r7, #3]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d003      	beq.n	800059a <SCH_Reallocation+0xda>
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	f7ff ff40 	bl	8000418 <SCH_Tail_Handling>

			else Tail=add_pos;

			break;
 8000598:	e09a      	b.n	80006d0 <SCH_Reallocation+0x210>
			else Tail=add_pos;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a50      	ldr	r2, [pc, #320]	; (80006e0 <SCH_Reallocation+0x220>)
 800059e:	6013      	str	r3, [r2, #0]
			break;
 80005a0:	e096      	b.n	80006d0 <SCH_Reallocation+0x210>
			}
			Traverse = Task_Array[Traverse].Next_ID;
 80005a2:	4950      	ldr	r1, [pc, #320]	; (80006e4 <SCH_Reallocation+0x224>)
 80005a4:	68fa      	ldr	r2, [r7, #12]
 80005a6:	4613      	mov	r3, r2
 80005a8:	00db      	lsls	r3, r3, #3
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	009b      	lsls	r3, r3, #2
 80005ae:	440b      	add	r3, r1
 80005b0:	3318      	adds	r3, #24
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	60fb      	str	r3, [r7, #12]
		if(Task_Array[Traverse].Delay < Task_Array[add_pos].Delay)
 80005b6:	e7b4      	b.n	8000522 <SCH_Reallocation+0x62>
			continue;
		}

		Task_Array[Traverse].Delay -= Task_Array[add_pos].Delay;
 80005b8:	494a      	ldr	r1, [pc, #296]	; (80006e4 <SCH_Reallocation+0x224>)
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	4613      	mov	r3, r2
 80005be:	00db      	lsls	r3, r3, #3
 80005c0:	1a9b      	subs	r3, r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	440b      	add	r3, r1
 80005c6:	3304      	adds	r3, #4
 80005c8:	6819      	ldr	r1, [r3, #0]
 80005ca:	4846      	ldr	r0, [pc, #280]	; (80006e4 <SCH_Reallocation+0x224>)
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	4613      	mov	r3, r2
 80005d0:	00db      	lsls	r3, r3, #3
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	4403      	add	r3, r0
 80005d8:	3304      	adds	r3, #4
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	1ac9      	subs	r1, r1, r3
 80005de:	4841      	ldr	r0, [pc, #260]	; (80006e4 <SCH_Reallocation+0x224>)
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	4613      	mov	r3, r2
 80005e4:	00db      	lsls	r3, r3, #3
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	4403      	add	r3, r0
 80005ec:	3304      	adds	r3, #4
 80005ee:	6019      	str	r1, [r3, #0]

		if(!head_mode){
 80005f0:	78fb      	ldrb	r3, [r7, #3]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d12a      	bne.n	800064c <SCH_Reallocation+0x18c>

			Task_Array[Tail].Next_ID = Task_Array[add_pos].Next_ID;
 80005f6:	4b3a      	ldr	r3, [pc, #232]	; (80006e0 <SCH_Reallocation+0x220>)
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	483a      	ldr	r0, [pc, #232]	; (80006e4 <SCH_Reallocation+0x224>)
 80005fc:	6879      	ldr	r1, [r7, #4]
 80005fe:	460b      	mov	r3, r1
 8000600:	00db      	lsls	r3, r3, #3
 8000602:	1a5b      	subs	r3, r3, r1
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	4403      	add	r3, r0
 8000608:	3318      	adds	r3, #24
 800060a:	6819      	ldr	r1, [r3, #0]
 800060c:	4835      	ldr	r0, [pc, #212]	; (80006e4 <SCH_Reallocation+0x224>)
 800060e:	4613      	mov	r3, r2
 8000610:	00db      	lsls	r3, r3, #3
 8000612:	1a9b      	subs	r3, r3, r2
 8000614:	009b      	lsls	r3, r3, #2
 8000616:	4403      	add	r3, r0
 8000618:	3318      	adds	r3, #24
 800061a:	6019      	str	r1, [r3, #0]

			if(Task_count < MAX_SIZE){ Task_Array[Task_Array[Tail].Next_ID].Prev_ID = Tail;}
 800061c:	4b32      	ldr	r3, [pc, #200]	; (80006e8 <SCH_Reallocation+0x228>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b27      	cmp	r3, #39	; 0x27
 8000622:	dc13      	bgt.n	800064c <SCH_Reallocation+0x18c>
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SCH_Reallocation+0x220>)
 8000626:	6818      	ldr	r0, [r3, #0]
 8000628:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <SCH_Reallocation+0x220>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	492d      	ldr	r1, [pc, #180]	; (80006e4 <SCH_Reallocation+0x224>)
 800062e:	4613      	mov	r3, r2
 8000630:	00db      	lsls	r3, r3, #3
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	009b      	lsls	r3, r3, #2
 8000636:	440b      	add	r3, r1
 8000638:	3318      	adds	r3, #24
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	4929      	ldr	r1, [pc, #164]	; (80006e4 <SCH_Reallocation+0x224>)
 800063e:	4613      	mov	r3, r2
 8000640:	00db      	lsls	r3, r3, #3
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	440b      	add	r3, r1
 8000648:	3314      	adds	r3, #20
 800064a:	6018      	str	r0, [r3, #0]
		}

		Task_Array[add_pos].Next_ID = Traverse;
 800064c:	68f9      	ldr	r1, [r7, #12]
 800064e:	4825      	ldr	r0, [pc, #148]	; (80006e4 <SCH_Reallocation+0x224>)
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	4613      	mov	r3, r2
 8000654:	00db      	lsls	r3, r3, #3
 8000656:	1a9b      	subs	r3, r3, r2
 8000658:	009b      	lsls	r3, r3, #2
 800065a:	4403      	add	r3, r0
 800065c:	3318      	adds	r3, #24
 800065e:	6019      	str	r1, [r3, #0]

		Task_Array[add_pos].Prev_ID = Task_Array[Traverse].Prev_ID;
 8000660:	4920      	ldr	r1, [pc, #128]	; (80006e4 <SCH_Reallocation+0x224>)
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	4613      	mov	r3, r2
 8000666:	00db      	lsls	r3, r3, #3
 8000668:	1a9b      	subs	r3, r3, r2
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	440b      	add	r3, r1
 800066e:	3314      	adds	r3, #20
 8000670:	6819      	ldr	r1, [r3, #0]
 8000672:	481c      	ldr	r0, [pc, #112]	; (80006e4 <SCH_Reallocation+0x224>)
 8000674:	687a      	ldr	r2, [r7, #4]
 8000676:	4613      	mov	r3, r2
 8000678:	00db      	lsls	r3, r3, #3
 800067a:	1a9b      	subs	r3, r3, r2
 800067c:	009b      	lsls	r3, r3, #2
 800067e:	4403      	add	r3, r0
 8000680:	3314      	adds	r3, #20
 8000682:	6019      	str	r1, [r3, #0]

		Task_Array[Traverse].Prev_ID = add_pos;
 8000684:	4917      	ldr	r1, [pc, #92]	; (80006e4 <SCH_Reallocation+0x224>)
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	4613      	mov	r3, r2
 800068a:	00db      	lsls	r3, r3, #3
 800068c:	1a9b      	subs	r3, r3, r2
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	440b      	add	r3, r1
 8000692:	3314      	adds	r3, #20
 8000694:	687a      	ldr	r2, [r7, #4]
 8000696:	601a      	str	r2, [r3, #0]

		if(Traverse == Head){Head = add_pos;  break;}
 8000698:	4b10      	ldr	r3, [pc, #64]	; (80006dc <SCH_Reallocation+0x21c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	68fa      	ldr	r2, [r7, #12]
 800069e:	429a      	cmp	r2, r3
 80006a0:	d103      	bne.n	80006aa <SCH_Reallocation+0x1ea>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4a0d      	ldr	r2, [pc, #52]	; (80006dc <SCH_Reallocation+0x21c>)
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	e012      	b.n	80006d0 <SCH_Reallocation+0x210>

		Task_Array[Task_Array[add_pos].Prev_ID].Next_ID = add_pos;
 80006aa:	490e      	ldr	r1, [pc, #56]	; (80006e4 <SCH_Reallocation+0x224>)
 80006ac:	687a      	ldr	r2, [r7, #4]
 80006ae:	4613      	mov	r3, r2
 80006b0:	00db      	lsls	r3, r3, #3
 80006b2:	1a9b      	subs	r3, r3, r2
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	440b      	add	r3, r1
 80006b8:	3314      	adds	r3, #20
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4909      	ldr	r1, [pc, #36]	; (80006e4 <SCH_Reallocation+0x224>)
 80006be:	4613      	mov	r3, r2
 80006c0:	00db      	lsls	r3, r3, #3
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	009b      	lsls	r3, r3, #2
 80006c6:	440b      	add	r3, r1
 80006c8:	3318      	adds	r3, #24
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	601a      	str	r2, [r3, #0]

		break;
 80006ce:	bf00      	nop
	}



	return add_pos;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	b2db      	uxtb	r3, r3



}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000048 	.word	0x20000048
 80006e0:	2000004c 	.word	0x2000004c
 80006e4:	20000050 	.word	0x20000050
 80006e8:	20000044 	.word	0x20000044

080006ec <SCH_Add_Task>:




unsigned char SCH_Add_Task(void(* pFunction)(), unsigned int DELAY, unsigned int PERIOD)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]



	int add_pos;

	if(Task_count==MAX_SIZE)
 80006f8:	4b2b      	ldr	r3, [pc, #172]	; (80007a8 <SCH_Add_Task+0xbc>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	2b28      	cmp	r3, #40	; 0x28
 80006fe:	d104      	bne.n	800070a <SCH_Add_Task+0x1e>
	{

		Errorcode= ERROR_SCH_TOO_MANY_TASKS;
 8000700:	4b2a      	ldr	r3, [pc, #168]	; (80007ac <SCH_Add_Task+0xc0>)
 8000702:	2201      	movs	r2, #1
 8000704:	701a      	strb	r2, [r3, #0]

		return MAX_TASK;
 8000706:	2302      	movs	r3, #2
 8000708:	e04a      	b.n	80007a0 <SCH_Add_Task+0xb4>

	}


	add_pos = (Task_count==0)?Tail:Task_Array[Tail].Next_ID;
 800070a:	4b27      	ldr	r3, [pc, #156]	; (80007a8 <SCH_Add_Task+0xbc>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d00a      	beq.n	8000728 <SCH_Add_Task+0x3c>
 8000712:	4b27      	ldr	r3, [pc, #156]	; (80007b0 <SCH_Add_Task+0xc4>)
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	4927      	ldr	r1, [pc, #156]	; (80007b4 <SCH_Add_Task+0xc8>)
 8000718:	4613      	mov	r3, r2
 800071a:	00db      	lsls	r3, r3, #3
 800071c:	1a9b      	subs	r3, r3, r2
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	440b      	add	r3, r1
 8000722:	3318      	adds	r3, #24
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	e001      	b.n	800072c <SCH_Add_Task+0x40>
 8000728:	4b21      	ldr	r3, [pc, #132]	; (80007b0 <SCH_Add_Task+0xc4>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	617b      	str	r3, [r7, #20]

	Task_count++;
 800072e:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <SCH_Add_Task+0xbc>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	3301      	adds	r3, #1
 8000734:	4a1c      	ldr	r2, [pc, #112]	; (80007a8 <SCH_Add_Task+0xbc>)
 8000736:	6013      	str	r3, [r2, #0]

	Task_Array[add_pos].pTask= pFunction;
 8000738:	491e      	ldr	r1, [pc, #120]	; (80007b4 <SCH_Add_Task+0xc8>)
 800073a:	697a      	ldr	r2, [r7, #20]
 800073c:	4613      	mov	r3, r2
 800073e:	00db      	lsls	r3, r3, #3
 8000740:	1a9b      	subs	r3, r3, r2
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	440b      	add	r3, r1
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	601a      	str	r2, [r3, #0]

	Task_Array[add_pos].Delay= DELAY;
 800074a:	491a      	ldr	r1, [pc, #104]	; (80007b4 <SCH_Add_Task+0xc8>)
 800074c:	697a      	ldr	r2, [r7, #20]
 800074e:	4613      	mov	r3, r2
 8000750:	00db      	lsls	r3, r3, #3
 8000752:	1a9b      	subs	r3, r3, r2
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	440b      	add	r3, r1
 8000758:	3304      	adds	r3, #4
 800075a:	68ba      	ldr	r2, [r7, #8]
 800075c:	601a      	str	r2, [r3, #0]

	Task_Array[add_pos].Period= PERIOD;
 800075e:	4915      	ldr	r1, [pc, #84]	; (80007b4 <SCH_Add_Task+0xc8>)
 8000760:	697a      	ldr	r2, [r7, #20]
 8000762:	4613      	mov	r3, r2
 8000764:	00db      	lsls	r3, r3, #3
 8000766:	1a9b      	subs	r3, r3, r2
 8000768:	009b      	lsls	r3, r3, #2
 800076a:	440b      	add	r3, r1
 800076c:	3308      	adds	r3, #8
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	601a      	str	r2, [r3, #0]

	Task_Array[add_pos].RunMe =0;
 8000772:	4910      	ldr	r1, [pc, #64]	; (80007b4 <SCH_Add_Task+0xc8>)
 8000774:	697a      	ldr	r2, [r7, #20]
 8000776:	4613      	mov	r3, r2
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	1a9b      	subs	r3, r3, r2
 800077c:	009b      	lsls	r3, r3, #2
 800077e:	440b      	add	r3, r1
 8000780:	330c      	adds	r3, #12
 8000782:	2200      	movs	r2, #0
 8000784:	701a      	strb	r2, [r3, #0]

	if(Task_count==1)return add_pos;
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <SCH_Add_Task+0xbc>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2b01      	cmp	r3, #1
 800078c:	d102      	bne.n	8000794 <SCH_Add_Task+0xa8>
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	b2db      	uxtb	r3, r3
 8000792:	e005      	b.n	80007a0 <SCH_Add_Task+0xb4>


	return SCH_Reallocation(add_pos, 0);
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	2100      	movs	r1, #0
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fe91 	bl	80004c0 <SCH_Reallocation>
 800079e:	4603      	mov	r3, r0



}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3718      	adds	r7, #24
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000044 	.word	0x20000044
 80007ac:	20000040 	.word	0x20000040
 80007b0:	2000004c 	.word	0x2000004c
 80007b4:	20000050 	.word	0x20000050

080007b8 <SCH_Update>:




void SCH_Update(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0

	if(Task_count == 0)return;
 80007be:	4b34      	ldr	r3, [pc, #208]	; (8000890 <SCH_Update+0xd8>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d05e      	beq.n	8000884 <SCH_Update+0xcc>

	int in_loop=0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]

	if(Task_Array[Head].Delay == 0)
 80007ca:	4b32      	ldr	r3, [pc, #200]	; (8000894 <SCH_Update+0xdc>)
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	4932      	ldr	r1, [pc, #200]	; (8000898 <SCH_Update+0xe0>)
 80007d0:	4613      	mov	r3, r2
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	1a9b      	subs	r3, r3, r2
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	440b      	add	r3, r1
 80007da:	3304      	adds	r3, #4
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d139      	bne.n	8000856 <SCH_Update+0x9e>
	{
		if(in_loop==0)in_loop=1;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d101      	bne.n	80007ec <SCH_Update+0x34>
 80007e8:	2301      	movs	r3, #1
 80007ea:	607b      	str	r3, [r7, #4]

		Task_Array[Head].RunMe++;
 80007ec:	4b29      	ldr	r3, [pc, #164]	; (8000894 <SCH_Update+0xdc>)
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	4929      	ldr	r1, [pc, #164]	; (8000898 <SCH_Update+0xe0>)
 80007f2:	4613      	mov	r3, r2
 80007f4:	00db      	lsls	r3, r3, #3
 80007f6:	1a9b      	subs	r3, r3, r2
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	440b      	add	r3, r1
 80007fc:	330c      	adds	r3, #12
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	3301      	adds	r3, #1
 8000802:	b2d8      	uxtb	r0, r3
 8000804:	4924      	ldr	r1, [pc, #144]	; (8000898 <SCH_Update+0xe0>)
 8000806:	4613      	mov	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	1a9b      	subs	r3, r3, r2
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	440b      	add	r3, r1
 8000810:	330c      	adds	r3, #12
 8000812:	4602      	mov	r2, r0
 8000814:	701a      	strb	r2, [r3, #0]


		if(Task_Array[Head].Period)
 8000816:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <SCH_Update+0xdc>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	491f      	ldr	r1, [pc, #124]	; (8000898 <SCH_Update+0xe0>)
 800081c:	4613      	mov	r3, r2
 800081e:	00db      	lsls	r3, r3, #3
 8000820:	1a9b      	subs	r3, r3, r2
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	440b      	add	r3, r1
 8000826:	3308      	adds	r3, #8
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d013      	beq.n	8000856 <SCH_Update+0x9e>
		{
			Task_Array[Head].Delay = Task_Array[Head].Period;
 800082e:	4b19      	ldr	r3, [pc, #100]	; (8000894 <SCH_Update+0xdc>)
 8000830:	6819      	ldr	r1, [r3, #0]
 8000832:	4b18      	ldr	r3, [pc, #96]	; (8000894 <SCH_Update+0xdc>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4818      	ldr	r0, [pc, #96]	; (8000898 <SCH_Update+0xe0>)
 8000838:	460b      	mov	r3, r1
 800083a:	00db      	lsls	r3, r3, #3
 800083c:	1a5b      	subs	r3, r3, r1
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	4403      	add	r3, r0
 8000842:	3308      	adds	r3, #8
 8000844:	6819      	ldr	r1, [r3, #0]
 8000846:	4814      	ldr	r0, [pc, #80]	; (8000898 <SCH_Update+0xe0>)
 8000848:	4613      	mov	r3, r2
 800084a:	00db      	lsls	r3, r3, #3
 800084c:	1a9b      	subs	r3, r3, r2
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	4403      	add	r3, r0
 8000852:	3304      	adds	r3, #4
 8000854:	6019      	str	r1, [r3, #0]

		}

	}
	if(in_loop==0)Task_Array[Head].Delay --;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d114      	bne.n	8000886 <SCH_Update+0xce>
 800085c:	4b0d      	ldr	r3, [pc, #52]	; (8000894 <SCH_Update+0xdc>)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	490d      	ldr	r1, [pc, #52]	; (8000898 <SCH_Update+0xe0>)
 8000862:	4613      	mov	r3, r2
 8000864:	00db      	lsls	r3, r3, #3
 8000866:	1a9b      	subs	r3, r3, r2
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	440b      	add	r3, r1
 800086c:	3304      	adds	r3, #4
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	1e59      	subs	r1, r3, #1
 8000872:	4809      	ldr	r0, [pc, #36]	; (8000898 <SCH_Update+0xe0>)
 8000874:	4613      	mov	r3, r2
 8000876:	00db      	lsls	r3, r3, #3
 8000878:	1a9b      	subs	r3, r3, r2
 800087a:	009b      	lsls	r3, r3, #2
 800087c:	4403      	add	r3, r0
 800087e:	3304      	adds	r3, #4
 8000880:	6019      	str	r1, [r3, #0]
 8000882:	e000      	b.n	8000886 <SCH_Update+0xce>
	if(Task_count == 0)return;
 8000884:	bf00      	nop

}
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	20000044 	.word	0x20000044
 8000894:	20000048 	.word	0x20000048
 8000898:	20000050 	.word	0x20000050

0800089c <SCH_Go_To_Sleep>:




static void SCH_Go_To_Sleep(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  __WFI();
 80008a0:	bf30      	wfi
}
 80008a2:	bf00      	nop
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bc80      	pop	{r7}
 80008a8:	4770      	bx	lr

080008aa <SCH_Report_Status>:

void SCH_Report_Status(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0

	}


#endif
}
 80008ae:	bf00      	nop
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr
	...

080008b8 <SCH_Dispatch_Task>:




void SCH_Dispatch_Task(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0

	while(Task_Array[Head].RunMe > 0||Task_Array[Head].Delay==0)
 80008bc:	e056      	b.n	800096c <SCH_Dispatch_Task+0xb4>
	{
		 (*Task_Array[Head].pTask)();
 80008be:	4b3a      	ldr	r3, [pc, #232]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	493a      	ldr	r1, [pc, #232]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 80008c4:	4613      	mov	r3, r2
 80008c6:	00db      	lsls	r3, r3, #3
 80008c8:	1a9b      	subs	r3, r3, r2
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	440b      	add	r3, r1
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4798      	blx	r3

		 if(Task_Array[Head].RunMe > 0)Task_Array[Head].RunMe--;
 80008d2:	4b35      	ldr	r3, [pc, #212]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	4935      	ldr	r1, [pc, #212]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 80008d8:	4613      	mov	r3, r2
 80008da:	00db      	lsls	r3, r3, #3
 80008dc:	1a9b      	subs	r3, r3, r2
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	440b      	add	r3, r1
 80008e2:	330c      	adds	r3, #12
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d014      	beq.n	8000914 <SCH_Dispatch_Task+0x5c>
 80008ea:	4b2f      	ldr	r3, [pc, #188]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	492f      	ldr	r1, [pc, #188]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 80008f0:	4613      	mov	r3, r2
 80008f2:	00db      	lsls	r3, r3, #3
 80008f4:	1a9b      	subs	r3, r3, r2
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	330c      	adds	r3, #12
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	3b01      	subs	r3, #1
 8000900:	b2d8      	uxtb	r0, r3
 8000902:	492a      	ldr	r1, [pc, #168]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 8000904:	4613      	mov	r3, r2
 8000906:	00db      	lsls	r3, r3, #3
 8000908:	1a9b      	subs	r3, r3, r2
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	440b      	add	r3, r1
 800090e:	330c      	adds	r3, #12
 8000910:	4602      	mov	r2, r0
 8000912:	701a      	strb	r2, [r3, #0]

		 if(Task_Array[Head].Period==0)SCH_Delete_Task(Head);
 8000914:	4b24      	ldr	r3, [pc, #144]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4924      	ldr	r1, [pc, #144]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 800091a:	4613      	mov	r3, r2
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	1a9b      	subs	r3, r3, r2
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	440b      	add	r3, r1
 8000924:	3308      	adds	r3, #8
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d105      	bne.n	8000938 <SCH_Dispatch_Task+0x80>
 800092c:	4b1e      	ldr	r3, [pc, #120]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff fca9 	bl	8000288 <SCH_Delete_Task>
 8000936:	e019      	b.n	800096c <SCH_Dispatch_Task+0xb4>

		 else{

			 Task_Array[Head].Delay = Task_Array[Head].Period;
 8000938:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 800093a:	6819      	ldr	r1, [r3, #0]
 800093c:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 800093e:	681a      	ldr	r2, [r3, #0]
 8000940:	481a      	ldr	r0, [pc, #104]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 8000942:	460b      	mov	r3, r1
 8000944:	00db      	lsls	r3, r3, #3
 8000946:	1a5b      	subs	r3, r3, r1
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	4403      	add	r3, r0
 800094c:	3308      	adds	r3, #8
 800094e:	6819      	ldr	r1, [r3, #0]
 8000950:	4816      	ldr	r0, [pc, #88]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 8000952:	4613      	mov	r3, r2
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	1a9b      	subs	r3, r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	4403      	add	r3, r0
 800095c:	3304      	adds	r3, #4
 800095e:	6019      	str	r1, [r3, #0]

			 SCH_Reallocation(Head, 1);
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2101      	movs	r1, #1
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fdaa 	bl	80004c0 <SCH_Reallocation>
	while(Task_Array[Head].RunMe > 0||Task_Array[Head].Delay==0)
 800096c:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	490e      	ldr	r1, [pc, #56]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 8000972:	4613      	mov	r3, r2
 8000974:	00db      	lsls	r3, r3, #3
 8000976:	1a9b      	subs	r3, r3, r2
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	440b      	add	r3, r1
 800097c:	330c      	adds	r3, #12
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d19c      	bne.n	80008be <SCH_Dispatch_Task+0x6>
 8000984:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <SCH_Dispatch_Task+0xf0>)
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	4908      	ldr	r1, [pc, #32]	; (80009ac <SCH_Dispatch_Task+0xf4>)
 800098a:	4613      	mov	r3, r2
 800098c:	00db      	lsls	r3, r3, #3
 800098e:	1a9b      	subs	r3, r3, r2
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	440b      	add	r3, r1
 8000994:	3304      	adds	r3, #4
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d090      	beq.n	80008be <SCH_Dispatch_Task+0x6>
		 }


	}

	SCH_Report_Status();
 800099c:	f7ff ff85 	bl	80008aa <SCH_Report_Status>

	SCH_Go_To_Sleep();
 80009a0:	f7ff ff7c 	bl	800089c <SCH_Go_To_Sleep>

}
 80009a4:	bf00      	nop
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000048 	.word	0x20000048
 80009ac:	20000050 	.word	0x20000050

080009b0 <Led_blinking1>:

uint8_t task5[]="Task5\r";


void Led_blinking1(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	GPIOA->ODR ^=(1<<4);
 80009b4:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <Led_blinking1+0x24>)
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	4a06      	ldr	r2, [pc, #24]	; (80009d4 <Led_blinking1+0x24>)
 80009ba:	f083 0310 	eor.w	r3, r3, #16
 80009be:	60d3      	str	r3, [r2, #12]
	HAL_UART_Transmit(&huart2, task1,sizeof(task1),1000);
 80009c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009c4:	2207      	movs	r2, #7
 80009c6:	4904      	ldr	r1, [pc, #16]	; (80009d8 <Led_blinking1+0x28>)
 80009c8:	4804      	ldr	r0, [pc, #16]	; (80009dc <Led_blinking1+0x2c>)
 80009ca:	f001 fe4e 	bl	800266a <HAL_UART_Transmit>
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40010800 	.word	0x40010800
 80009d8:	20000000 	.word	0x20000000
 80009dc:	200004b0 	.word	0x200004b0

080009e0 <Led_blinking2>:


void Led_blinking2(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	GPIOA->ODR ^=(1<<5);
 80009e4:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <Led_blinking2+0x24>)
 80009e6:	68db      	ldr	r3, [r3, #12]
 80009e8:	4a06      	ldr	r2, [pc, #24]	; (8000a04 <Led_blinking2+0x24>)
 80009ea:	f083 0320 	eor.w	r3, r3, #32
 80009ee:	60d3      	str	r3, [r2, #12]
	HAL_UART_Transmit(&huart2, task2,sizeof(task2),1000);
 80009f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009f4:	2207      	movs	r2, #7
 80009f6:	4904      	ldr	r1, [pc, #16]	; (8000a08 <Led_blinking2+0x28>)
 80009f8:	4804      	ldr	r0, [pc, #16]	; (8000a0c <Led_blinking2+0x2c>)
 80009fa:	f001 fe36 	bl	800266a <HAL_UART_Transmit>
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40010800 	.word	0x40010800
 8000a08:	20000008 	.word	0x20000008
 8000a0c:	200004b0 	.word	0x200004b0

08000a10 <Led_blinking3>:

void Led_blinking3(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= (1<<6);
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <Led_blinking3+0x24>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	4a06      	ldr	r2, [pc, #24]	; (8000a34 <Led_blinking3+0x24>)
 8000a1a:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8000a1e:	60d3      	str	r3, [r2, #12]
	HAL_UART_Transmit(&huart2, task3,sizeof(task3),1000);
 8000a20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a24:	2207      	movs	r2, #7
 8000a26:	4904      	ldr	r1, [pc, #16]	; (8000a38 <Led_blinking3+0x28>)
 8000a28:	4804      	ldr	r0, [pc, #16]	; (8000a3c <Led_blinking3+0x2c>)
 8000a2a:	f001 fe1e 	bl	800266a <HAL_UART_Transmit>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40010800 	.word	0x40010800
 8000a38:	20000010 	.word	0x20000010
 8000a3c:	200004b0 	.word	0x200004b0

08000a40 <Timer_init>:
#include "main.h"



void Timer_init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
	MX_TIM2_Init();
 8000a44:	f000 f8c4 	bl	8000bd0 <MX_TIM2_Init>
}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <Watchdog_init>:

#include "main.h"



void Watchdog_init(void){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0


	 MX_IWDG_Init();
 8000a50:	f000 f8a4 	bl	8000b9c <MX_IWDG_Init>

	return;
 8000a54:	bf00      	nop
};
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]

	SCH_Update();
 8000a60:	f7ff feaa 	bl	80007b8 <SCH_Update>
}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <System_Initialization>:



void System_Initialization(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	 HAL_Init();
 8000a70:	f000 fa5c 	bl	8000f2c <HAL_Init>
	 SystemClock_Config();
 8000a74:	f000 f854 	bl	8000b20 <SystemClock_Config>
	 MX_GPIO_Init();
 8000a78:	f000 f920 	bl	8000cbc <MX_GPIO_Init>
	 MX_USART2_UART_Init();
 8000a7c:	f000 f8f4 	bl	8000c68 <MX_USART2_UART_Init>
//	 MX_IWDG_Init();
	// HAL_TIM_Base_Start_IT(&htim2);
	// MX_TIM2_Init();
}
 8000a80:	bf00      	nop
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a84:	b590      	push	{r4, r7, lr}
 8000a86:	b087      	sub	sp, #28
 8000a88:	af00      	add	r7, sp, #0
//  MX_GPIO_Init();
 // MX_TIM2_Init();
 // MX_USART2_UART_Init();

  /* USER CODE BEGIN 2 */
	System_Initialization();
 8000a8a:	f7ff ffef 	bl	8000a6c <System_Initialization>
  /* USER CODE END 2 */

	 SCH_Init();
 8000a8e:	f7ff fba3 	bl	80001d8 <SCH_Init>


	 int offset=5;
 8000a92:	2305      	movs	r3, #5
 8000a94:	617b      	str	r3, [r7, #20]


	 SCH_Add_Task(Led_blinking1,0,1000/offset);
 8000a96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4817      	ldr	r0, [pc, #92]	; (8000b04 <main+0x80>)
 8000aa6:	f7ff fe21 	bl	80006ec <SCH_Add_Task>
	 SCH_Add_Task(Led_blinking2,0,2000/offset);
 8000aaa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4813      	ldr	r0, [pc, #76]	; (8000b08 <main+0x84>)
 8000aba:	f7ff fe17 	bl	80006ec <SCH_Add_Task>
	 SCH_Add_Task(Led_blinking3,0,3000/offset);
 8000abe:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ac8:	461a      	mov	r2, r3
 8000aca:	2100      	movs	r1, #0
 8000acc:	480f      	ldr	r0, [pc, #60]	; (8000b0c <main+0x88>)
 8000ace:	f7ff fe0d 	bl	80006ec <SCH_Add_Task>
	// SCH_Add_Task(Led_blinking4,20,5);
	// SCH_Add_Task(Led_blinking5,6,15);


	 HAL_TIM_Base_Start_IT(&htim2);
 8000ad2:	480f      	ldr	r0, [pc, #60]	; (8000b10 <main+0x8c>)
 8000ad4:	f001 f9e8 	bl	8001ea8 <HAL_TIM_Base_Start_IT>


	uint8_t pData[]="Hello World !\r";
 8000ad8:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <main+0x90>)
 8000ada:	1d3c      	adds	r4, r7, #4
 8000adc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ade:	c407      	stmia	r4!, {r0, r1, r2}
 8000ae0:	8023      	strh	r3, [r4, #0]
 8000ae2:	3402      	adds	r4, #2
 8000ae4:	0c1b      	lsrs	r3, r3, #16
 8000ae6:	7023      	strb	r3, [r4, #0]


	HAL_UART_Transmit(&huart2, pData, sizeof(pData), 1000);
 8000ae8:	1d39      	adds	r1, r7, #4
 8000aea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aee:	220f      	movs	r2, #15
 8000af0:	4809      	ldr	r0, [pc, #36]	; (8000b18 <main+0x94>)
 8000af2:	f001 fdba 	bl	800266a <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

	 // HAL_Delay(210);
	  SCH_Dispatch_Task();
 8000af6:	f7ff fedf 	bl	80008b8 <SCH_Dispatch_Task>
	  HAL_IWDG_Refresh(&hiwdg);
 8000afa:	4808      	ldr	r0, [pc, #32]	; (8000b1c <main+0x98>)
 8000afc:	f000 fd5a 	bl	80015b4 <HAL_IWDG_Refresh>
	  SCH_Dispatch_Task();
 8000b00:	e7f9      	b.n	8000af6 <main+0x72>
 8000b02:	bf00      	nop
 8000b04:	080009b1 	.word	0x080009b1
 8000b08:	080009e1 	.word	0x080009e1
 8000b0c:	08000a11 	.word	0x08000a11
 8000b10:	20000500 	.word	0x20000500
 8000b14:	080029b0 	.word	0x080029b0
 8000b18:	200004b0 	.word	0x200004b0
 8000b1c:	200004f4 	.word	0x200004f4

08000b20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b090      	sub	sp, #64	; 0x40
 8000b24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b26:	f107 0318 	add.w	r3, r7, #24
 8000b2a:	2228      	movs	r2, #40	; 0x28
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 ff2a 	bl	8002988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]
 8000b40:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000b42:	230a      	movs	r3, #10
 8000b44:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b46:	2301      	movs	r3, #1
 8000b48:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b4a:	2310      	movs	r3, #16
 8000b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b52:	2300      	movs	r3, #0
 8000b54:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b56:	f107 0318 	add.w	r3, r7, #24
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 fd3a 	bl	80015d4 <HAL_RCC_OscConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8000b66:	f000 f8dd 	bl	8000d24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b76:	2300      	movs	r3, #0
 8000b78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2100      	movs	r1, #0
 8000b82:	4618      	mov	r0, r3
 8000b84:	f000 ffa6 	bl	8001ad4 <HAL_RCC_ClockConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b8e:	f000 f8c9 	bl	8000d24 <Error_Handler>
  }
}
 8000b92:	bf00      	nop
 8000b94:	3740      	adds	r7, #64	; 0x40
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
void MX_IWDG_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000ba0:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <MX_IWDG_Init+0x2c>)
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	; (8000bcc <MX_IWDG_Init+0x30>)
 8000ba4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000ba6:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <MX_IWDG_Init+0x2c>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1999;
 8000bac:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <MX_IWDG_Init+0x2c>)
 8000bae:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000bb2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000bb4:	4804      	ldr	r0, [pc, #16]	; (8000bc8 <MX_IWDG_Init+0x2c>)
 8000bb6:	f000 fcbb 	bl	8001530 <HAL_IWDG_Init>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000bc0:	f000 f8b0 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	200004f4 	.word	0x200004f4
 8000bcc:	40003000 	.word	0x40003000

08000bd0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
 void MX_TIM2_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bd6:	f107 0308 	add.w	r3, r7, #8
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000be4:	463b      	mov	r3, r7
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000bee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000bf6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bfc:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000c04:	2209      	movs	r2, #9
 8000c06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c08:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c0e:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c14:	4813      	ldr	r0, [pc, #76]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000c16:	f001 f8f7 	bl	8001e08 <HAL_TIM_Base_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c20:	f000 f880 	bl	8000d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c2a:	f107 0308 	add.w	r3, r7, #8
 8000c2e:	4619      	mov	r1, r3
 8000c30:	480c      	ldr	r0, [pc, #48]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000c32:	f001 fa8d 	bl	8002150 <HAL_TIM_ConfigClockSource>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c3c:	f000 f872 	bl	8000d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c40:	2300      	movs	r3, #0
 8000c42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c48:	463b      	mov	r3, r7
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4805      	ldr	r0, [pc, #20]	; (8000c64 <MX_TIM2_Init+0x94>)
 8000c4e:	f001 fc55 	bl	80024fc <HAL_TIMEx_MasterConfigSynchronization>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c58:	f000 f864 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c5c:	bf00      	nop
 8000c5e:	3718      	adds	r7, #24
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000500 	.word	0x20000500

08000c68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c6e:	4a12      	ldr	r2, [pc, #72]	; (8000cb8 <MX_USART2_UART_Init+0x50>)
 8000c70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c74:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000c78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c8e:	220c      	movs	r2, #12
 8000c90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c9e:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <MX_USART2_UART_Init+0x4c>)
 8000ca0:	f001 fc96 	bl	80025d0 <HAL_UART_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000caa:	f000 f83b 	bl	8000d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	200004b0 	.word	0x200004b0
 8000cb8:	40004400 	.word	0x40004400

08000cbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc2:	f107 0308 	add.w	r3, r7, #8
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <MX_GPIO_Init+0x60>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4a11      	ldr	r2, [pc, #68]	; (8000d1c <MX_GPIO_Init+0x60>)
 8000cd6:	f043 0304 	orr.w	r3, r3, #4
 8000cda:	6193      	str	r3, [r2, #24]
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	; (8000d1c <MX_GPIO_Init+0x60>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	f003 0304 	and.w	r3, r3, #4
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f242 11f0 	movw	r1, #8688	; 0x21f0
 8000cee:	480c      	ldr	r0, [pc, #48]	; (8000d20 <MX_GPIO_Init+0x64>)
 8000cf0:	f000 fc06 	bl	8001500 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA13 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000cf4:	f242 13f0 	movw	r3, #8688	; 0x21f0
 8000cf8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2302      	movs	r3, #2
 8000d04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d06:	f107 0308 	add.w	r3, r7, #8
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4804      	ldr	r0, [pc, #16]	; (8000d20 <MX_GPIO_Init+0x64>)
 8000d0e:	f000 fa7d 	bl	800120c <HAL_GPIO_Init>

}
 8000d12:	bf00      	nop
 8000d14:	3718      	adds	r7, #24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40010800 	.word	0x40010800

08000d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d28:	b672      	cpsid	i
}
 8000d2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <Error_Handler+0x8>
	...

08000d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <HAL_MspInit+0x5c>)
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	4a14      	ldr	r2, [pc, #80]	; (8000d8c <HAL_MspInit+0x5c>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6193      	str	r3, [r2, #24]
 8000d42:	4b12      	ldr	r3, [pc, #72]	; (8000d8c <HAL_MspInit+0x5c>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <HAL_MspInit+0x5c>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	4a0e      	ldr	r2, [pc, #56]	; (8000d8c <HAL_MspInit+0x5c>)
 8000d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d58:	61d3      	str	r3, [r2, #28]
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <HAL_MspInit+0x5c>)
 8000d5c:	69db      	ldr	r3, [r3, #28]
 8000d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000d66:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <HAL_MspInit+0x60>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	4a04      	ldr	r2, [pc, #16]	; (8000d90 <HAL_MspInit+0x60>)
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	bf00      	nop
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	40010000 	.word	0x40010000

08000d94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000da4:	d113      	bne.n	8000dce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <HAL_TIM_Base_MspInit+0x44>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	4a0b      	ldr	r2, [pc, #44]	; (8000dd8 <HAL_TIM_Base_MspInit+0x44>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	61d3      	str	r3, [r2, #28]
 8000db2:	4b09      	ldr	r3, [pc, #36]	; (8000dd8 <HAL_TIM_Base_MspInit+0x44>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	201c      	movs	r0, #28
 8000dc4:	f000 f9eb 	bl	800119e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000dc8:	201c      	movs	r0, #28
 8000dca:	f000 fa04 	bl	80011d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000dce:	bf00      	nop
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000

08000ddc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0310 	add.w	r3, r7, #16
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a1b      	ldr	r2, [pc, #108]	; (8000e64 <HAL_UART_MspInit+0x88>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d12f      	bne.n	8000e5c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	; (8000e68 <HAL_UART_MspInit+0x8c>)
 8000dfe:	69db      	ldr	r3, [r3, #28]
 8000e00:	4a19      	ldr	r2, [pc, #100]	; (8000e68 <HAL_UART_MspInit+0x8c>)
 8000e02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e06:	61d3      	str	r3, [r2, #28]
 8000e08:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <HAL_UART_MspInit+0x8c>)
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e14:	4b14      	ldr	r3, [pc, #80]	; (8000e68 <HAL_UART_MspInit+0x8c>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	4a13      	ldr	r2, [pc, #76]	; (8000e68 <HAL_UART_MspInit+0x8c>)
 8000e1a:	f043 0304 	orr.w	r3, r3, #4
 8000e1e:	6193      	str	r3, [r2, #24]
 8000e20:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <HAL_UART_MspInit+0x8c>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e2c:	2304      	movs	r3, #4
 8000e2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e34:	2303      	movs	r3, #3
 8000e36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	480b      	ldr	r0, [pc, #44]	; (8000e6c <HAL_UART_MspInit+0x90>)
 8000e40:	f000 f9e4 	bl	800120c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e44:	2308      	movs	r3, #8
 8000e46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e50:	f107 0310 	add.w	r3, r7, #16
 8000e54:	4619      	mov	r1, r3
 8000e56:	4805      	ldr	r0, [pc, #20]	; (8000e6c <HAL_UART_MspInit+0x90>)
 8000e58:	f000 f9d8 	bl	800120c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e5c:	bf00      	nop
 8000e5e:	3720      	adds	r7, #32
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40004400 	.word	0x40004400
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	40010800 	.word	0x40010800

08000e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e74:	e7fe      	b.n	8000e74 <NMI_Handler+0x4>

08000e76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e76:	b480      	push	{r7}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e7a:	e7fe      	b.n	8000e7a <HardFault_Handler+0x4>

08000e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e80:	e7fe      	b.n	8000e80 <MemManage_Handler+0x4>

08000e82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e82:	b480      	push	{r7}
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e86:	e7fe      	b.n	8000e86 <BusFault_Handler+0x4>

08000e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e8c:	e7fe      	b.n	8000e8c <UsageFault_Handler+0x4>

08000e8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bc80      	pop	{r7}
 8000e98:	4770      	bx	lr

08000e9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bc80      	pop	{r7}
 8000ea4:	4770      	bx	lr

08000ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr

08000eb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb6:	f000 f87f 	bl	8000fb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <TIM2_IRQHandler+0x10>)
 8000ec6:	f001 f83b 	bl	8001f40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000500 	.word	0x20000500

08000ed4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bc80      	pop	{r7}
 8000ede:	4770      	bx	lr

08000ee0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ee2:	490d      	ldr	r1, [pc, #52]	; (8000f18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ee4:	4a0d      	ldr	r2, [pc, #52]	; (8000f1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ee6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee8:	e002      	b.n	8000ef0 <LoopCopyDataInit>

08000eea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eee:	3304      	adds	r3, #4

08000ef0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ef2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef4:	d3f9      	bcc.n	8000eea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ef8:	4c0a      	ldr	r4, [pc, #40]	; (8000f24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000efc:	e001      	b.n	8000f02 <LoopFillZerobss>

08000efe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f00:	3204      	adds	r2, #4

08000f02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f04:	d3fb      	bcc.n	8000efe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f06:	f7ff ffe5 	bl	8000ed4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f0a:	f001 fd19 	bl	8002940 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f0e:	f7ff fdb9 	bl	8000a84 <main>
  bx lr
 8000f12:	4770      	bx	lr
  ldr r0, =_sdata
 8000f14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f18:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000f1c:	080029f0 	.word	0x080029f0
  ldr r2, =_sbss
 8000f20:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000f24:	2000054c 	.word	0x2000054c

08000f28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f28:	e7fe      	b.n	8000f28 <ADC1_2_IRQHandler>
	...

08000f2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f30:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <HAL_Init+0x28>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a07      	ldr	r2, [pc, #28]	; (8000f54 <HAL_Init+0x28>)
 8000f36:	f043 0310 	orr.w	r3, r3, #16
 8000f3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	f000 f923 	bl	8001188 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f42:	2000      	movs	r0, #0
 8000f44:	f000 f808 	bl	8000f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f48:	f7ff fef2 	bl	8000d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40022000 	.word	0x40022000

08000f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <HAL_InitTick+0x54>)
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4b12      	ldr	r3, [pc, #72]	; (8000fb0 <HAL_InitTick+0x58>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 f93b 	bl	80011f2 <HAL_SYSTICK_Config>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00e      	b.n	8000fa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b0f      	cmp	r3, #15
 8000f8a:	d80a      	bhi.n	8000fa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295
 8000f94:	f000 f903 	bl	800119e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f98:	4a06      	ldr	r2, [pc, #24]	; (8000fb4 <HAL_InitTick+0x5c>)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	e000      	b.n	8000fa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000018 	.word	0x20000018
 8000fb0:	20000020 	.word	0x20000020
 8000fb4:	2000001c 	.word	0x2000001c

08000fb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fbc:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <HAL_IncTick+0x1c>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <HAL_IncTick+0x20>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	4a03      	ldr	r2, [pc, #12]	; (8000fd8 <HAL_IncTick+0x20>)
 8000fca:	6013      	str	r3, [r2, #0]
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr
 8000fd4:	20000020 	.word	0x20000020
 8000fd8:	20000548 	.word	0x20000548

08000fdc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe0:	4b02      	ldr	r3, [pc, #8]	; (8000fec <HAL_GetTick+0x10>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	20000548 	.word	0x20000548

08000ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001000:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <__NVIC_SetPriorityGrouping+0x44>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800100c:	4013      	ands	r3, r2
 800100e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001018:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800101c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001022:	4a04      	ldr	r2, [pc, #16]	; (8001034 <__NVIC_SetPriorityGrouping+0x44>)
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	60d3      	str	r3, [r2, #12]
}
 8001028:	bf00      	nop
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <__NVIC_GetPriorityGrouping+0x18>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	0a1b      	lsrs	r3, r3, #8
 8001042:	f003 0307 	and.w	r3, r3, #7
}
 8001046:	4618      	mov	r0, r3
 8001048:	46bd      	mov	sp, r7
 800104a:	bc80      	pop	{r7}
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001062:	2b00      	cmp	r3, #0
 8001064:	db0b      	blt.n	800107e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	f003 021f 	and.w	r2, r3, #31
 800106c:	4906      	ldr	r1, [pc, #24]	; (8001088 <__NVIC_EnableIRQ+0x34>)
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	095b      	lsrs	r3, r3, #5
 8001074:	2001      	movs	r0, #1
 8001076:	fa00 f202 	lsl.w	r2, r0, r2
 800107a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	e000e100 	.word	0xe000e100

0800108c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db0a      	blt.n	80010b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	490c      	ldr	r1, [pc, #48]	; (80010d8 <__NVIC_SetPriority+0x4c>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b4:	e00a      	b.n	80010cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4908      	ldr	r1, [pc, #32]	; (80010dc <__NVIC_SetPriority+0x50>)
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	3b04      	subs	r3, #4
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	440b      	add	r3, r1
 80010ca:	761a      	strb	r2, [r3, #24]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bc80      	pop	{r7}
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	; 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	bf28      	it	cs
 80010fe:	2304      	movcs	r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3304      	adds	r3, #4
 8001106:	2b06      	cmp	r3, #6
 8001108:	d902      	bls.n	8001110 <NVIC_EncodePriority+0x30>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3b03      	subs	r3, #3
 800110e:	e000      	b.n	8001112 <NVIC_EncodePriority+0x32>
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	f04f 32ff 	mov.w	r2, #4294967295
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43da      	mvns	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43d9      	mvns	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	4313      	orrs	r3, r2
         );
}
 800113a:	4618      	mov	r0, r3
 800113c:	3724      	adds	r7, #36	; 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr

08001144 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3b01      	subs	r3, #1
 8001150:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001154:	d301      	bcc.n	800115a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001156:	2301      	movs	r3, #1
 8001158:	e00f      	b.n	800117a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800115a:	4a0a      	ldr	r2, [pc, #40]	; (8001184 <SysTick_Config+0x40>)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	3b01      	subs	r3, #1
 8001160:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001162:	210f      	movs	r1, #15
 8001164:	f04f 30ff 	mov.w	r0, #4294967295
 8001168:	f7ff ff90 	bl	800108c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <SysTick_Config+0x40>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001172:	4b04      	ldr	r3, [pc, #16]	; (8001184 <SysTick_Config+0x40>)
 8001174:	2207      	movs	r2, #7
 8001176:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	e000e010 	.word	0xe000e010

08001188 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f7ff ff2d 	bl	8000ff0 <__NVIC_SetPriorityGrouping>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800119e:	b580      	push	{r7, lr}
 80011a0:	b086      	sub	sp, #24
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	60b9      	str	r1, [r7, #8]
 80011a8:	607a      	str	r2, [r7, #4]
 80011aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011b0:	f7ff ff42 	bl	8001038 <__NVIC_GetPriorityGrouping>
 80011b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	68b9      	ldr	r1, [r7, #8]
 80011ba:	6978      	ldr	r0, [r7, #20]
 80011bc:	f7ff ff90 	bl	80010e0 <NVIC_EncodePriority>
 80011c0:	4602      	mov	r2, r0
 80011c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c6:	4611      	mov	r1, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff5f 	bl	800108c <__NVIC_SetPriority>
}
 80011ce:	bf00      	nop
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ff35 	bl	8001054 <__NVIC_EnableIRQ>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ffa2 	bl	8001144 <SysTick_Config>
 8001200:	4603      	mov	r3, r0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800120c:	b480      	push	{r7}
 800120e:	b08b      	sub	sp, #44	; 0x2c
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121e:	e148      	b.n	80014b2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001220:	2201      	movs	r2, #1
 8001222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	69fa      	ldr	r2, [r7, #28]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	429a      	cmp	r2, r3
 800123a:	f040 8137 	bne.w	80014ac <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	4aa3      	ldr	r2, [pc, #652]	; (80014d0 <HAL_GPIO_Init+0x2c4>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d05e      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001248:	4aa1      	ldr	r2, [pc, #644]	; (80014d0 <HAL_GPIO_Init+0x2c4>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d875      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800124e:	4aa1      	ldr	r2, [pc, #644]	; (80014d4 <HAL_GPIO_Init+0x2c8>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d058      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001254:	4a9f      	ldr	r2, [pc, #636]	; (80014d4 <HAL_GPIO_Init+0x2c8>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d86f      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800125a:	4a9f      	ldr	r2, [pc, #636]	; (80014d8 <HAL_GPIO_Init+0x2cc>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d052      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001260:	4a9d      	ldr	r2, [pc, #628]	; (80014d8 <HAL_GPIO_Init+0x2cc>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d869      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001266:	4a9d      	ldr	r2, [pc, #628]	; (80014dc <HAL_GPIO_Init+0x2d0>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d04c      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 800126c:	4a9b      	ldr	r2, [pc, #620]	; (80014dc <HAL_GPIO_Init+0x2d0>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d863      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001272:	4a9b      	ldr	r2, [pc, #620]	; (80014e0 <HAL_GPIO_Init+0x2d4>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d046      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001278:	4a99      	ldr	r2, [pc, #612]	; (80014e0 <HAL_GPIO_Init+0x2d4>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d85d      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800127e:	2b12      	cmp	r3, #18
 8001280:	d82a      	bhi.n	80012d8 <HAL_GPIO_Init+0xcc>
 8001282:	2b12      	cmp	r3, #18
 8001284:	d859      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001286:	a201      	add	r2, pc, #4	; (adr r2, 800128c <HAL_GPIO_Init+0x80>)
 8001288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128c:	08001307 	.word	0x08001307
 8001290:	080012e1 	.word	0x080012e1
 8001294:	080012f3 	.word	0x080012f3
 8001298:	08001335 	.word	0x08001335
 800129c:	0800133b 	.word	0x0800133b
 80012a0:	0800133b 	.word	0x0800133b
 80012a4:	0800133b 	.word	0x0800133b
 80012a8:	0800133b 	.word	0x0800133b
 80012ac:	0800133b 	.word	0x0800133b
 80012b0:	0800133b 	.word	0x0800133b
 80012b4:	0800133b 	.word	0x0800133b
 80012b8:	0800133b 	.word	0x0800133b
 80012bc:	0800133b 	.word	0x0800133b
 80012c0:	0800133b 	.word	0x0800133b
 80012c4:	0800133b 	.word	0x0800133b
 80012c8:	0800133b 	.word	0x0800133b
 80012cc:	0800133b 	.word	0x0800133b
 80012d0:	080012e9 	.word	0x080012e9
 80012d4:	080012fd 	.word	0x080012fd
 80012d8:	4a82      	ldr	r2, [pc, #520]	; (80014e4 <HAL_GPIO_Init+0x2d8>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d013      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012de:	e02c      	b.n	800133a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	623b      	str	r3, [r7, #32]
          break;
 80012e6:	e029      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	3304      	adds	r3, #4
 80012ee:	623b      	str	r3, [r7, #32]
          break;
 80012f0:	e024      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	3308      	adds	r3, #8
 80012f8:	623b      	str	r3, [r7, #32]
          break;
 80012fa:	e01f      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	330c      	adds	r3, #12
 8001302:	623b      	str	r3, [r7, #32]
          break;
 8001304:	e01a      	b.n	800133c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d102      	bne.n	8001314 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800130e:	2304      	movs	r3, #4
 8001310:	623b      	str	r3, [r7, #32]
          break;
 8001312:	e013      	b.n	800133c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d105      	bne.n	8001328 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800131c:	2308      	movs	r3, #8
 800131e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	69fa      	ldr	r2, [r7, #28]
 8001324:	611a      	str	r2, [r3, #16]
          break;
 8001326:	e009      	b.n	800133c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001328:	2308      	movs	r3, #8
 800132a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69fa      	ldr	r2, [r7, #28]
 8001330:	615a      	str	r2, [r3, #20]
          break;
 8001332:	e003      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001334:	2300      	movs	r3, #0
 8001336:	623b      	str	r3, [r7, #32]
          break;
 8001338:	e000      	b.n	800133c <HAL_GPIO_Init+0x130>
          break;
 800133a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	2bff      	cmp	r3, #255	; 0xff
 8001340:	d801      	bhi.n	8001346 <HAL_GPIO_Init+0x13a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	e001      	b.n	800134a <HAL_GPIO_Init+0x13e>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3304      	adds	r3, #4
 800134a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	2bff      	cmp	r3, #255	; 0xff
 8001350:	d802      	bhi.n	8001358 <HAL_GPIO_Init+0x14c>
 8001352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	e002      	b.n	800135e <HAL_GPIO_Init+0x152>
 8001358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135a:	3b08      	subs	r3, #8
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	210f      	movs	r1, #15
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	fa01 f303 	lsl.w	r3, r1, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	401a      	ands	r2, r3
 8001370:	6a39      	ldr	r1, [r7, #32]
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	fa01 f303 	lsl.w	r3, r1, r3
 8001378:	431a      	orrs	r2, r3
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	f000 8090 	beq.w	80014ac <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800138c:	4b56      	ldr	r3, [pc, #344]	; (80014e8 <HAL_GPIO_Init+0x2dc>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a55      	ldr	r2, [pc, #340]	; (80014e8 <HAL_GPIO_Init+0x2dc>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b53      	ldr	r3, [pc, #332]	; (80014e8 <HAL_GPIO_Init+0x2dc>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013a4:	4a51      	ldr	r2, [pc, #324]	; (80014ec <HAL_GPIO_Init+0x2e0>)
 80013a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	3302      	adds	r3, #2
 80013ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	220f      	movs	r2, #15
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4013      	ands	r3, r2
 80013c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a49      	ldr	r2, [pc, #292]	; (80014f0 <HAL_GPIO_Init+0x2e4>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d00d      	beq.n	80013ec <HAL_GPIO_Init+0x1e0>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a48      	ldr	r2, [pc, #288]	; (80014f4 <HAL_GPIO_Init+0x2e8>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d007      	beq.n	80013e8 <HAL_GPIO_Init+0x1dc>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4a47      	ldr	r2, [pc, #284]	; (80014f8 <HAL_GPIO_Init+0x2ec>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d101      	bne.n	80013e4 <HAL_GPIO_Init+0x1d8>
 80013e0:	2302      	movs	r3, #2
 80013e2:	e004      	b.n	80013ee <HAL_GPIO_Init+0x1e2>
 80013e4:	2303      	movs	r3, #3
 80013e6:	e002      	b.n	80013ee <HAL_GPIO_Init+0x1e2>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e000      	b.n	80013ee <HAL_GPIO_Init+0x1e2>
 80013ec:	2300      	movs	r3, #0
 80013ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013f0:	f002 0203 	and.w	r2, r2, #3
 80013f4:	0092      	lsls	r2, r2, #2
 80013f6:	4093      	lsls	r3, r2
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013fe:	493b      	ldr	r1, [pc, #236]	; (80014ec <HAL_GPIO_Init+0x2e0>)
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	089b      	lsrs	r3, r3, #2
 8001404:	3302      	adds	r3, #2
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d006      	beq.n	8001426 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001418:	4b38      	ldr	r3, [pc, #224]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4937      	ldr	r1, [pc, #220]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	4313      	orrs	r3, r2
 8001422:	600b      	str	r3, [r1, #0]
 8001424:	e006      	b.n	8001434 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001426:	4b35      	ldr	r3, [pc, #212]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	43db      	mvns	r3, r3
 800142e:	4933      	ldr	r1, [pc, #204]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001430:	4013      	ands	r3, r2
 8001432:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d006      	beq.n	800144e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001440:	4b2e      	ldr	r3, [pc, #184]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001442:	685a      	ldr	r2, [r3, #4]
 8001444:	492d      	ldr	r1, [pc, #180]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	4313      	orrs	r3, r2
 800144a:	604b      	str	r3, [r1, #4]
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800144e:	4b2b      	ldr	r3, [pc, #172]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	43db      	mvns	r3, r3
 8001456:	4929      	ldr	r1, [pc, #164]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001458:	4013      	ands	r3, r2
 800145a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d006      	beq.n	8001476 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001468:	4b24      	ldr	r3, [pc, #144]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	4923      	ldr	r1, [pc, #140]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	4313      	orrs	r3, r2
 8001472:	608b      	str	r3, [r1, #8]
 8001474:	e006      	b.n	8001484 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001476:	4b21      	ldr	r3, [pc, #132]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001478:	689a      	ldr	r2, [r3, #8]
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	43db      	mvns	r3, r3
 800147e:	491f      	ldr	r1, [pc, #124]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001480:	4013      	ands	r3, r2
 8001482:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d006      	beq.n	800149e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001490:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001492:	68da      	ldr	r2, [r3, #12]
 8001494:	4919      	ldr	r1, [pc, #100]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	4313      	orrs	r3, r2
 800149a:	60cb      	str	r3, [r1, #12]
 800149c:	e006      	b.n	80014ac <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800149e:	4b17      	ldr	r3, [pc, #92]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 80014a0:	68da      	ldr	r2, [r3, #12]
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	43db      	mvns	r3, r3
 80014a6:	4915      	ldr	r1, [pc, #84]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 80014a8:	4013      	ands	r3, r2
 80014aa:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80014ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ae:	3301      	adds	r3, #1
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b8:	fa22 f303 	lsr.w	r3, r2, r3
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f47f aeaf 	bne.w	8001220 <HAL_GPIO_Init+0x14>
  }
}
 80014c2:	bf00      	nop
 80014c4:	bf00      	nop
 80014c6:	372c      	adds	r7, #44	; 0x2c
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	10320000 	.word	0x10320000
 80014d4:	10310000 	.word	0x10310000
 80014d8:	10220000 	.word	0x10220000
 80014dc:	10210000 	.word	0x10210000
 80014e0:	10120000 	.word	0x10120000
 80014e4:	10110000 	.word	0x10110000
 80014e8:	40021000 	.word	0x40021000
 80014ec:	40010000 	.word	0x40010000
 80014f0:	40010800 	.word	0x40010800
 80014f4:	40010c00 	.word	0x40010c00
 80014f8:	40011000 	.word	0x40011000
 80014fc:	40010400 	.word	0x40010400

08001500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	807b      	strh	r3, [r7, #2]
 800150c:	4613      	mov	r3, r2
 800150e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001510:	787b      	ldrb	r3, [r7, #1]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001516:	887a      	ldrh	r2, [r7, #2]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800151c:	e003      	b.n	8001526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800151e:	887b      	ldrh	r3, [r7, #2]
 8001520:	041a      	lsls	r2, r3, #16
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	611a      	str	r2, [r3, #16]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d101      	bne.n	8001542 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e034      	b.n	80015ac <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800154a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f245 5255 	movw	r2, #21845	; 0x5555
 8001554:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6852      	ldr	r2, [r2, #4]
 800155e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	6892      	ldr	r2, [r2, #8]
 8001568:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800156a:	f7ff fd37 	bl	8000fdc <HAL_GetTick>
 800156e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001570:	e00f      	b.n	8001592 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001572:	f7ff fd33 	bl	8000fdc <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b27      	cmp	r3, #39	; 0x27
 800157e:	d908      	bls.n	8001592 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	f003 0303 	and.w	r3, r3, #3
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e00c      	b.n	80015ac <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1e8      	bne.n	8001572 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80015a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80015c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
	...

080015d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e26c      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f000 8087 	beq.w	8001702 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015f4:	4b92      	ldr	r3, [pc, #584]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 030c 	and.w	r3, r3, #12
 80015fc:	2b04      	cmp	r3, #4
 80015fe:	d00c      	beq.n	800161a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001600:	4b8f      	ldr	r3, [pc, #572]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 030c 	and.w	r3, r3, #12
 8001608:	2b08      	cmp	r3, #8
 800160a:	d112      	bne.n	8001632 <HAL_RCC_OscConfig+0x5e>
 800160c:	4b8c      	ldr	r3, [pc, #560]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001618:	d10b      	bne.n	8001632 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800161a:	4b89      	ldr	r3, [pc, #548]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d06c      	beq.n	8001700 <HAL_RCC_OscConfig+0x12c>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d168      	bne.n	8001700 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e246      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800163a:	d106      	bne.n	800164a <HAL_RCC_OscConfig+0x76>
 800163c:	4b80      	ldr	r3, [pc, #512]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a7f      	ldr	r2, [pc, #508]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001642:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	e02e      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10c      	bne.n	800166c <HAL_RCC_OscConfig+0x98>
 8001652:	4b7b      	ldr	r3, [pc, #492]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a7a      	ldr	r2, [pc, #488]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001658:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800165c:	6013      	str	r3, [r2, #0]
 800165e:	4b78      	ldr	r3, [pc, #480]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a77      	ldr	r2, [pc, #476]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001664:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001668:	6013      	str	r3, [r2, #0]
 800166a:	e01d      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0xbc>
 8001676:	4b72      	ldr	r3, [pc, #456]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a71      	ldr	r2, [pc, #452]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800167c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b6f      	ldr	r3, [pc, #444]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a6e      	ldr	r2, [pc, #440]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e00b      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 8001690:	4b6b      	ldr	r3, [pc, #428]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a6a      	ldr	r2, [pc, #424]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	4b68      	ldr	r3, [pc, #416]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a67      	ldr	r2, [pc, #412]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 80016a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d013      	beq.n	80016d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff fc94 	bl	8000fdc <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b8:	f7ff fc90 	bl	8000fdc <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	; 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e1fa      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ca:	4b5d      	ldr	r3, [pc, #372]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0xe4>
 80016d6:	e014      	b.n	8001702 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d8:	f7ff fc80 	bl	8000fdc <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016e0:	f7ff fc7c 	bl	8000fdc <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b64      	cmp	r3, #100	; 0x64
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e1e6      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016f2:	4b53      	ldr	r3, [pc, #332]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x10c>
 80016fe:	e000      	b.n	8001702 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d063      	beq.n	80017d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800170e:	4b4c      	ldr	r3, [pc, #304]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f003 030c 	and.w	r3, r3, #12
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00b      	beq.n	8001732 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800171a:	4b49      	ldr	r3, [pc, #292]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f003 030c 	and.w	r3, r3, #12
 8001722:	2b08      	cmp	r3, #8
 8001724:	d11c      	bne.n	8001760 <HAL_RCC_OscConfig+0x18c>
 8001726:	4b46      	ldr	r3, [pc, #280]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d116      	bne.n	8001760 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001732:	4b43      	ldr	r3, [pc, #268]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d005      	beq.n	800174a <HAL_RCC_OscConfig+0x176>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d001      	beq.n	800174a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e1ba      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800174a:	4b3d      	ldr	r3, [pc, #244]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	695b      	ldr	r3, [r3, #20]
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	4939      	ldr	r1, [pc, #228]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800175a:	4313      	orrs	r3, r2
 800175c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800175e:	e03a      	b.n	80017d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d020      	beq.n	80017aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001768:	4b36      	ldr	r3, [pc, #216]	; (8001844 <HAL_RCC_OscConfig+0x270>)
 800176a:	2201      	movs	r2, #1
 800176c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff fc35 	bl	8000fdc <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001776:	f7ff fc31 	bl	8000fdc <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e19b      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001788:	4b2d      	ldr	r3, [pc, #180]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0f0      	beq.n	8001776 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001794:	4b2a      	ldr	r3, [pc, #168]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	4927      	ldr	r1, [pc, #156]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]
 80017a8:	e015      	b.n	80017d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017aa:	4b26      	ldr	r3, [pc, #152]	; (8001844 <HAL_RCC_OscConfig+0x270>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b0:	f7ff fc14 	bl	8000fdc <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017b8:	f7ff fc10 	bl	8000fdc <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e17a      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ca:	4b1d      	ldr	r3, [pc, #116]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d03a      	beq.n	8001858 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d019      	beq.n	800181e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ea:	4b17      	ldr	r3, [pc, #92]	; (8001848 <HAL_RCC_OscConfig+0x274>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f0:	f7ff fbf4 	bl	8000fdc <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017f8:	f7ff fbf0 	bl	8000fdc <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e15a      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180a:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <HAL_RCC_OscConfig+0x26c>)
 800180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0f0      	beq.n	80017f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001816:	2001      	movs	r0, #1
 8001818:	f000 fad8 	bl	8001dcc <RCC_Delay>
 800181c:	e01c      	b.n	8001858 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <HAL_RCC_OscConfig+0x274>)
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001824:	f7ff fbda 	bl	8000fdc <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800182a:	e00f      	b.n	800184c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800182c:	f7ff fbd6 	bl	8000fdc <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d908      	bls.n	800184c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e140      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000
 8001844:	42420000 	.word	0x42420000
 8001848:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800184c:	4b9e      	ldr	r3, [pc, #632]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 800184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1e9      	bne.n	800182c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0304 	and.w	r3, r3, #4
 8001860:	2b00      	cmp	r3, #0
 8001862:	f000 80a6 	beq.w	80019b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001866:	2300      	movs	r3, #0
 8001868:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800186a:	4b97      	ldr	r3, [pc, #604]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10d      	bne.n	8001892 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	4b94      	ldr	r3, [pc, #592]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	4a93      	ldr	r2, [pc, #588]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001880:	61d3      	str	r3, [r2, #28]
 8001882:	4b91      	ldr	r3, [pc, #580]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800188e:	2301      	movs	r3, #1
 8001890:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001892:	4b8e      	ldr	r3, [pc, #568]	; (8001acc <HAL_RCC_OscConfig+0x4f8>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800189a:	2b00      	cmp	r3, #0
 800189c:	d118      	bne.n	80018d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800189e:	4b8b      	ldr	r3, [pc, #556]	; (8001acc <HAL_RCC_OscConfig+0x4f8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a8a      	ldr	r2, [pc, #552]	; (8001acc <HAL_RCC_OscConfig+0x4f8>)
 80018a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018aa:	f7ff fb97 	bl	8000fdc <HAL_GetTick>
 80018ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b0:	e008      	b.n	80018c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018b2:	f7ff fb93 	bl	8000fdc <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b64      	cmp	r3, #100	; 0x64
 80018be:	d901      	bls.n	80018c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018c0:	2303      	movs	r3, #3
 80018c2:	e0fd      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c4:	4b81      	ldr	r3, [pc, #516]	; (8001acc <HAL_RCC_OscConfig+0x4f8>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0f0      	beq.n	80018b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d106      	bne.n	80018e6 <HAL_RCC_OscConfig+0x312>
 80018d8:	4b7b      	ldr	r3, [pc, #492]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	4a7a      	ldr	r2, [pc, #488]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	6213      	str	r3, [r2, #32]
 80018e4:	e02d      	b.n	8001942 <HAL_RCC_OscConfig+0x36e>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10c      	bne.n	8001908 <HAL_RCC_OscConfig+0x334>
 80018ee:	4b76      	ldr	r3, [pc, #472]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	4a75      	ldr	r2, [pc, #468]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	6213      	str	r3, [r2, #32]
 80018fa:	4b73      	ldr	r3, [pc, #460]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80018fc:	6a1b      	ldr	r3, [r3, #32]
 80018fe:	4a72      	ldr	r2, [pc, #456]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001900:	f023 0304 	bic.w	r3, r3, #4
 8001904:	6213      	str	r3, [r2, #32]
 8001906:	e01c      	b.n	8001942 <HAL_RCC_OscConfig+0x36e>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	2b05      	cmp	r3, #5
 800190e:	d10c      	bne.n	800192a <HAL_RCC_OscConfig+0x356>
 8001910:	4b6d      	ldr	r3, [pc, #436]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	4a6c      	ldr	r2, [pc, #432]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001916:	f043 0304 	orr.w	r3, r3, #4
 800191a:	6213      	str	r3, [r2, #32]
 800191c:	4b6a      	ldr	r3, [pc, #424]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	4a69      	ldr	r2, [pc, #420]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6213      	str	r3, [r2, #32]
 8001928:	e00b      	b.n	8001942 <HAL_RCC_OscConfig+0x36e>
 800192a:	4b67      	ldr	r3, [pc, #412]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 800192c:	6a1b      	ldr	r3, [r3, #32]
 800192e:	4a66      	ldr	r2, [pc, #408]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001930:	f023 0301 	bic.w	r3, r3, #1
 8001934:	6213      	str	r3, [r2, #32]
 8001936:	4b64      	ldr	r3, [pc, #400]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001938:	6a1b      	ldr	r3, [r3, #32]
 800193a:	4a63      	ldr	r2, [pc, #396]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 800193c:	f023 0304 	bic.w	r3, r3, #4
 8001940:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d015      	beq.n	8001976 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800194a:	f7ff fb47 	bl	8000fdc <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001950:	e00a      	b.n	8001968 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001952:	f7ff fb43 	bl	8000fdc <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001960:	4293      	cmp	r3, r2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e0ab      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001968:	4b57      	ldr	r3, [pc, #348]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 800196a:	6a1b      	ldr	r3, [r3, #32]
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d0ee      	beq.n	8001952 <HAL_RCC_OscConfig+0x37e>
 8001974:	e014      	b.n	80019a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001976:	f7ff fb31 	bl	8000fdc <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800197c:	e00a      	b.n	8001994 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800197e:	f7ff fb2d 	bl	8000fdc <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	f241 3288 	movw	r2, #5000	; 0x1388
 800198c:	4293      	cmp	r3, r2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e095      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001994:	4b4c      	ldr	r3, [pc, #304]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1ee      	bne.n	800197e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d105      	bne.n	80019b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a6:	4b48      	ldr	r3, [pc, #288]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	4a47      	ldr	r2, [pc, #284]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80019ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 8081 	beq.w	8001abe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019bc:	4b42      	ldr	r3, [pc, #264]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 030c 	and.w	r3, r3, #12
 80019c4:	2b08      	cmp	r3, #8
 80019c6:	d061      	beq.n	8001a8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d146      	bne.n	8001a5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d0:	4b3f      	ldr	r3, [pc, #252]	; (8001ad0 <HAL_RCC_OscConfig+0x4fc>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d6:	f7ff fb01 	bl	8000fdc <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019de:	f7ff fafd 	bl	8000fdc <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e067      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f0:	4b35      	ldr	r3, [pc, #212]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1f0      	bne.n	80019de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a04:	d108      	bne.n	8001a18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a06:	4b30      	ldr	r3, [pc, #192]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	492d      	ldr	r1, [pc, #180]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a18:	4b2b      	ldr	r3, [pc, #172]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6a19      	ldr	r1, [r3, #32]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a28:	430b      	orrs	r3, r1
 8001a2a:	4927      	ldr	r1, [pc, #156]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a30:	4b27      	ldr	r3, [pc, #156]	; (8001ad0 <HAL_RCC_OscConfig+0x4fc>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a36:	f7ff fad1 	bl	8000fdc <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a3c:	e008      	b.n	8001a50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a3e:	f7ff facd 	bl	8000fdc <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e037      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a50:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d0f0      	beq.n	8001a3e <HAL_RCC_OscConfig+0x46a>
 8001a5c:	e02f      	b.n	8001abe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a5e:	4b1c      	ldr	r3, [pc, #112]	; (8001ad0 <HAL_RCC_OscConfig+0x4fc>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a64:	f7ff faba 	bl	8000fdc <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6c:	f7ff fab6 	bl	8000fdc <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e020      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a7e:	4b12      	ldr	r3, [pc, #72]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1f0      	bne.n	8001a6c <HAL_RCC_OscConfig+0x498>
 8001a8a:	e018      	b.n	8001abe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	69db      	ldr	r3, [r3, #28]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d101      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e013      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a98:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <HAL_RCC_OscConfig+0x4f4>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d106      	bne.n	8001aba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d001      	beq.n	8001abe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e000      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001abe:	2300      	movs	r3, #0
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40007000 	.word	0x40007000
 8001ad0:	42420060 	.word	0x42420060

08001ad4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0d0      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b6a      	ldr	r3, [pc, #424]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d910      	bls.n	8001b18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b67      	ldr	r3, [pc, #412]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f023 0207 	bic.w	r2, r3, #7
 8001afe:	4965      	ldr	r1, [pc, #404]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b63      	ldr	r3, [pc, #396]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0b8      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d020      	beq.n	8001b66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d005      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b30:	4b59      	ldr	r3, [pc, #356]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	4a58      	ldr	r2, [pc, #352]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b36:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0308 	and.w	r3, r3, #8
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b48:	4b53      	ldr	r3, [pc, #332]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	4a52      	ldr	r2, [pc, #328]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b54:	4b50      	ldr	r3, [pc, #320]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	494d      	ldr	r1, [pc, #308]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d040      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d107      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7a:	4b47      	ldr	r3, [pc, #284]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d115      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e07f      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d107      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b92:	4b41      	ldr	r3, [pc, #260]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d109      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e073      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba2:	4b3d      	ldr	r3, [pc, #244]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e06b      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bb2:	4b39      	ldr	r3, [pc, #228]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f023 0203 	bic.w	r2, r3, #3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	4936      	ldr	r1, [pc, #216]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bc4:	f7ff fa0a 	bl	8000fdc <HAL_GetTick>
 8001bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bca:	e00a      	b.n	8001be2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bcc:	f7ff fa06 	bl	8000fdc <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e053      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be2:	4b2d      	ldr	r3, [pc, #180]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 020c 	and.w	r2, r3, #12
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d1eb      	bne.n	8001bcc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bf4:	4b27      	ldr	r3, [pc, #156]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d210      	bcs.n	8001c24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c02:	4b24      	ldr	r3, [pc, #144]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f023 0207 	bic.w	r2, r3, #7
 8001c0a:	4922      	ldr	r1, [pc, #136]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c12:	4b20      	ldr	r3, [pc, #128]	; (8001c94 <HAL_RCC_ClockConfig+0x1c0>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d001      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e032      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0304 	and.w	r3, r3, #4
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d008      	beq.n	8001c42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	4916      	ldr	r1, [pc, #88]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0308 	and.w	r3, r3, #8
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d009      	beq.n	8001c62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c4e:	4b12      	ldr	r3, [pc, #72]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	490e      	ldr	r1, [pc, #56]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c62:	f000 f821 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8001c66:	4602      	mov	r2, r0
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	091b      	lsrs	r3, r3, #4
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	490a      	ldr	r1, [pc, #40]	; (8001c9c <HAL_RCC_ClockConfig+0x1c8>)
 8001c74:	5ccb      	ldrb	r3, [r1, r3]
 8001c76:	fa22 f303 	lsr.w	r3, r2, r3
 8001c7a:	4a09      	ldr	r2, [pc, #36]	; (8001ca0 <HAL_RCC_ClockConfig+0x1cc>)
 8001c7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_RCC_ClockConfig+0x1d0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff f968 	bl	8000f58 <HAL_InitTick>

  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40022000 	.word	0x40022000
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	080029d0 	.word	0x080029d0
 8001ca0:	20000018 	.word	0x20000018
 8001ca4:	2000001c 	.word	0x2000001c

08001ca8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ca8:	b490      	push	{r4, r7}
 8001caa:	b08a      	sub	sp, #40	; 0x28
 8001cac:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001cae:	4b2a      	ldr	r3, [pc, #168]	; (8001d58 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001cb0:	1d3c      	adds	r4, r7, #4
 8001cb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001cb8:	f240 2301 	movw	r3, #513	; 0x201
 8001cbc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61bb      	str	r3, [r7, #24]
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cd2:	4b22      	ldr	r3, [pc, #136]	; (8001d5c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f003 030c 	and.w	r3, r3, #12
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d002      	beq.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x40>
 8001ce2:	2b08      	cmp	r3, #8
 8001ce4:	d003      	beq.n	8001cee <HAL_RCC_GetSysClockFreq+0x46>
 8001ce6:	e02d      	b.n	8001d44 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ce8:	4b1d      	ldr	r3, [pc, #116]	; (8001d60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cea:	623b      	str	r3, [r7, #32]
      break;
 8001cec:	e02d      	b.n	8001d4a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	0c9b      	lsrs	r3, r3, #18
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001cfa:	4413      	add	r3, r2
 8001cfc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001d00:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d013      	beq.n	8001d34 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d0c:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	0c5b      	lsrs	r3, r3, #17
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d20:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	4a0e      	ldr	r2, [pc, #56]	; (8001d60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d26:	fb02 f203 	mul.w	r2, r2, r3
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
 8001d32:	e004      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	4a0b      	ldr	r2, [pc, #44]	; (8001d64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d38:	fb02 f303 	mul.w	r3, r2, r3
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d40:	623b      	str	r3, [r7, #32]
      break;
 8001d42:	e002      	b.n	8001d4a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d46:	623b      	str	r3, [r7, #32]
      break;
 8001d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d4a:	6a3b      	ldr	r3, [r7, #32]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3728      	adds	r7, #40	; 0x28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc90      	pop	{r4, r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	080029c0 	.word	0x080029c0
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	007a1200 	.word	0x007a1200
 8001d64:	003d0900 	.word	0x003d0900

08001d68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d6c:	4b02      	ldr	r3, [pc, #8]	; (8001d78 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr
 8001d78:	20000018 	.word	0x20000018

08001d7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d80:	f7ff fff2 	bl	8001d68 <HAL_RCC_GetHCLKFreq>
 8001d84:	4602      	mov	r2, r0
 8001d86:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	0a1b      	lsrs	r3, r3, #8
 8001d8c:	f003 0307 	and.w	r3, r3, #7
 8001d90:	4903      	ldr	r1, [pc, #12]	; (8001da0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d92:	5ccb      	ldrb	r3, [r1, r3]
 8001d94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	080029e0 	.word	0x080029e0

08001da4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001da8:	f7ff ffde 	bl	8001d68 <HAL_RCC_GetHCLKFreq>
 8001dac:	4602      	mov	r2, r0
 8001dae:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	0adb      	lsrs	r3, r3, #11
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	4903      	ldr	r1, [pc, #12]	; (8001dc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dba:	5ccb      	ldrb	r3, [r1, r3]
 8001dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	080029e0 	.word	0x080029e0

08001dcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <RCC_Delay+0x34>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0a      	ldr	r2, [pc, #40]	; (8001e04 <RCC_Delay+0x38>)
 8001dda:	fba2 2303 	umull	r2, r3, r2, r3
 8001dde:	0a5b      	lsrs	r3, r3, #9
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001de8:	bf00      	nop
  }
  while (Delay --);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	1e5a      	subs	r2, r3, #1
 8001dee:	60fa      	str	r2, [r7, #12]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1f9      	bne.n	8001de8 <RCC_Delay+0x1c>
}
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr
 8001e00:	20000018 	.word	0x20000018
 8001e04:	10624dd3 	.word	0x10624dd3

08001e08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e041      	b.n	8001e9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d106      	bne.n	8001e34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7fe ffb0 	bl	8000d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3304      	adds	r3, #4
 8001e44:	4619      	mov	r1, r3
 8001e46:	4610      	mov	r0, r2
 8001e48:	f000 fa6a 	bl	8002320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d001      	beq.n	8001ec0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e035      	b.n	8001f2c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a16      	ldr	r2, [pc, #88]	; (8001f38 <HAL_TIM_Base_Start_IT+0x90>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d009      	beq.n	8001ef6 <HAL_TIM_Base_Start_IT+0x4e>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eea:	d004      	beq.n	8001ef6 <HAL_TIM_Base_Start_IT+0x4e>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a12      	ldr	r2, [pc, #72]	; (8001f3c <HAL_TIM_Base_Start_IT+0x94>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d111      	bne.n	8001f1a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2b06      	cmp	r3, #6
 8001f06:	d010      	beq.n	8001f2a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f18:	e007      	b.n	8001f2a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f042 0201 	orr.w	r2, r2, #1
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40012c00 	.word	0x40012c00
 8001f3c:	40000400 	.word	0x40000400

08001f40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d122      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d11b      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0202 	mvn.w	r2, #2
 8001f6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f9b1 	bl	80022ea <HAL_TIM_IC_CaptureCallback>
 8001f88:	e005      	b.n	8001f96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f9a4 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f9b3 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	d122      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b04      	cmp	r3, #4
 8001fb6:	d11b      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0204 	mvn.w	r2, #4
 8001fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2202      	movs	r2, #2
 8001fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f987 	bl	80022ea <HAL_TIM_IC_CaptureCallback>
 8001fdc:	e005      	b.n	8001fea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f97a 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 f989 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b08      	cmp	r3, #8
 8001ffc:	d122      	bne.n	8002044 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b08      	cmp	r3, #8
 800200a:	d11b      	bne.n	8002044 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0208 	mvn.w	r2, #8
 8002014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2204      	movs	r2, #4
 800201a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f95d 	bl	80022ea <HAL_TIM_IC_CaptureCallback>
 8002030:	e005      	b.n	800203e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f950 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f95f 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	f003 0310 	and.w	r3, r3, #16
 800204e:	2b10      	cmp	r3, #16
 8002050:	d122      	bne.n	8002098 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0310 	and.w	r3, r3, #16
 800205c:	2b10      	cmp	r3, #16
 800205e:	d11b      	bne.n	8002098 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0210 	mvn.w	r2, #16
 8002068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2208      	movs	r2, #8
 800206e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f933 	bl	80022ea <HAL_TIM_IC_CaptureCallback>
 8002084:	e005      	b.n	8002092 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f926 	bl	80022d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 f935 	bl	80022fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d10e      	bne.n	80020c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d107      	bne.n	80020c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f06f 0201 	mvn.w	r2, #1
 80020bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7fe fcca 	bl	8000a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ce:	2b80      	cmp	r3, #128	; 0x80
 80020d0:	d10e      	bne.n	80020f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020dc:	2b80      	cmp	r3, #128	; 0x80
 80020de:	d107      	bne.n	80020f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 fa67 	bl	80025be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020fa:	2b40      	cmp	r3, #64	; 0x40
 80020fc:	d10e      	bne.n	800211c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002108:	2b40      	cmp	r3, #64	; 0x40
 800210a:	d107      	bne.n	800211c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f8f9 	bl	800230e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	f003 0320 	and.w	r3, r3, #32
 8002126:	2b20      	cmp	r3, #32
 8002128:	d10e      	bne.n	8002148 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	f003 0320 	and.w	r3, r3, #32
 8002134:	2b20      	cmp	r3, #32
 8002136:	d107      	bne.n	8002148 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f06f 0220 	mvn.w	r2, #32
 8002140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 fa32 	bl	80025ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002160:	2b01      	cmp	r3, #1
 8002162:	d101      	bne.n	8002168 <HAL_TIM_ConfigClockSource+0x18>
 8002164:	2302      	movs	r3, #2
 8002166:	e0b3      	b.n	80022d0 <HAL_TIM_ConfigClockSource+0x180>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2202      	movs	r2, #2
 8002174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002186:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800218e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021a0:	d03e      	beq.n	8002220 <HAL_TIM_ConfigClockSource+0xd0>
 80021a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021a6:	f200 8087 	bhi.w	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ae:	f000 8085 	beq.w	80022bc <HAL_TIM_ConfigClockSource+0x16c>
 80021b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021b6:	d87f      	bhi.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021b8:	2b70      	cmp	r3, #112	; 0x70
 80021ba:	d01a      	beq.n	80021f2 <HAL_TIM_ConfigClockSource+0xa2>
 80021bc:	2b70      	cmp	r3, #112	; 0x70
 80021be:	d87b      	bhi.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021c0:	2b60      	cmp	r3, #96	; 0x60
 80021c2:	d050      	beq.n	8002266 <HAL_TIM_ConfigClockSource+0x116>
 80021c4:	2b60      	cmp	r3, #96	; 0x60
 80021c6:	d877      	bhi.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021c8:	2b50      	cmp	r3, #80	; 0x50
 80021ca:	d03c      	beq.n	8002246 <HAL_TIM_ConfigClockSource+0xf6>
 80021cc:	2b50      	cmp	r3, #80	; 0x50
 80021ce:	d873      	bhi.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021d0:	2b40      	cmp	r3, #64	; 0x40
 80021d2:	d058      	beq.n	8002286 <HAL_TIM_ConfigClockSource+0x136>
 80021d4:	2b40      	cmp	r3, #64	; 0x40
 80021d6:	d86f      	bhi.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021d8:	2b30      	cmp	r3, #48	; 0x30
 80021da:	d064      	beq.n	80022a6 <HAL_TIM_ConfigClockSource+0x156>
 80021dc:	2b30      	cmp	r3, #48	; 0x30
 80021de:	d86b      	bhi.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021e0:	2b20      	cmp	r3, #32
 80021e2:	d060      	beq.n	80022a6 <HAL_TIM_ConfigClockSource+0x156>
 80021e4:	2b20      	cmp	r3, #32
 80021e6:	d867      	bhi.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d05c      	beq.n	80022a6 <HAL_TIM_ConfigClockSource+0x156>
 80021ec:	2b10      	cmp	r3, #16
 80021ee:	d05a      	beq.n	80022a6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80021f0:	e062      	b.n	80022b8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6818      	ldr	r0, [r3, #0]
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	6899      	ldr	r1, [r3, #8]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f000 f95c 	bl	80024be <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002214:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	609a      	str	r2, [r3, #8]
      break;
 800221e:	e04e      	b.n	80022be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6818      	ldr	r0, [r3, #0]
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	6899      	ldr	r1, [r3, #8]
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	f000 f945 	bl	80024be <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002242:	609a      	str	r2, [r3, #8]
      break;
 8002244:	e03b      	b.n	80022be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6818      	ldr	r0, [r3, #0]
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	6859      	ldr	r1, [r3, #4]
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	461a      	mov	r2, r3
 8002254:	f000 f8bc 	bl	80023d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2150      	movs	r1, #80	; 0x50
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f913 	bl	800248a <TIM_ITRx_SetConfig>
      break;
 8002264:	e02b      	b.n	80022be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6818      	ldr	r0, [r3, #0]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	6859      	ldr	r1, [r3, #4]
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	461a      	mov	r2, r3
 8002274:	f000 f8da 	bl	800242c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2160      	movs	r1, #96	; 0x60
 800227e:	4618      	mov	r0, r3
 8002280:	f000 f903 	bl	800248a <TIM_ITRx_SetConfig>
      break;
 8002284:	e01b      	b.n	80022be <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6818      	ldr	r0, [r3, #0]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	6859      	ldr	r1, [r3, #4]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	461a      	mov	r2, r3
 8002294:	f000 f89c 	bl	80023d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2140      	movs	r1, #64	; 0x40
 800229e:	4618      	mov	r0, r3
 80022a0:	f000 f8f3 	bl	800248a <TIM_ITRx_SetConfig>
      break;
 80022a4:	e00b      	b.n	80022be <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4619      	mov	r1, r3
 80022b0:	4610      	mov	r0, r2
 80022b2:	f000 f8ea 	bl	800248a <TIM_ITRx_SetConfig>
        break;
 80022b6:	e002      	b.n	80022be <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80022b8:	bf00      	nop
 80022ba:	e000      	b.n	80022be <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80022bc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr

080022ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr

080022fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	bc80      	pop	{r7}
 800230c:	4770      	bx	lr

0800230e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a25      	ldr	r2, [pc, #148]	; (80023c8 <TIM_Base_SetConfig+0xa8>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d007      	beq.n	8002348 <TIM_Base_SetConfig+0x28>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800233e:	d003      	beq.n	8002348 <TIM_Base_SetConfig+0x28>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a22      	ldr	r2, [pc, #136]	; (80023cc <TIM_Base_SetConfig+0xac>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d108      	bne.n	800235a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800234e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	4313      	orrs	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a1a      	ldr	r2, [pc, #104]	; (80023c8 <TIM_Base_SetConfig+0xa8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d007      	beq.n	8002372 <TIM_Base_SetConfig+0x52>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002368:	d003      	beq.n	8002372 <TIM_Base_SetConfig+0x52>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a17      	ldr	r2, [pc, #92]	; (80023cc <TIM_Base_SetConfig+0xac>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d108      	bne.n	8002384 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	4313      	orrs	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	4313      	orrs	r3, r2
 8002390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a07      	ldr	r2, [pc, #28]	; (80023c8 <TIM_Base_SetConfig+0xa8>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d103      	bne.n	80023b8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	691a      	ldr	r2, [r3, #16]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	615a      	str	r2, [r3, #20]
}
 80023be:	bf00      	nop
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr
 80023c8:	40012c00 	.word	0x40012c00
 80023cc:	40000400 	.word	0x40000400

080023d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b087      	sub	sp, #28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a1b      	ldr	r3, [r3, #32]
 80023e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	f023 0201 	bic.w	r2, r3, #1
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	4313      	orrs	r3, r2
 8002404:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f023 030a 	bic.w	r3, r3, #10
 800240c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	4313      	orrs	r3, r2
 8002414:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	621a      	str	r2, [r3, #32]
}
 8002422:	bf00      	nop
 8002424:	371c      	adds	r7, #28
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800242c:	b480      	push	{r7}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	f023 0210 	bic.w	r2, r3, #16
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002456:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	031b      	lsls	r3, r3, #12
 800245c:	697a      	ldr	r2, [r7, #20]
 800245e:	4313      	orrs	r3, r2
 8002460:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002468:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	011b      	lsls	r3, r3, #4
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	621a      	str	r2, [r3, #32]
}
 8002480:	bf00      	nop
 8002482:	371c      	adds	r7, #28
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr

0800248a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800248a:	b480      	push	{r7}
 800248c:	b085      	sub	sp, #20
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
 8002492:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024a2:	683a      	ldr	r2, [r7, #0]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f043 0307 	orr.w	r3, r3, #7
 80024ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	609a      	str	r2, [r3, #8]
}
 80024b4:	bf00      	nop
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024be:	b480      	push	{r7}
 80024c0:	b087      	sub	sp, #28
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	60f8      	str	r0, [r7, #12]
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
 80024ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	021a      	lsls	r2, r3, #8
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	431a      	orrs	r2, r3
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	609a      	str	r2, [r3, #8]
}
 80024f2:	bf00      	nop
 80024f4:	371c      	adds	r7, #28
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr

080024fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002510:	2302      	movs	r3, #2
 8002512:	e041      	b.n	8002598 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800253a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a14      	ldr	r2, [pc, #80]	; (80025a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d009      	beq.n	800256c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002560:	d004      	beq.n	800256c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a10      	ldr	r2, [pc, #64]	; (80025a8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d10c      	bne.n	8002586 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002572:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	4313      	orrs	r3, r2
 800257c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68ba      	ldr	r2, [r7, #8]
 8002584:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40012c00 	.word	0x40012c00
 80025a8:	40000400 	.word	0x40000400

080025ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr

080025be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bc80      	pop	{r7}
 80025ce:	4770      	bx	lr

080025d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e03f      	b.n	8002662 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d106      	bne.n	80025fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7fe fbf0 	bl	8000ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2224      	movs	r2, #36	; 0x24
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68da      	ldr	r2, [r3, #12]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002612:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 f905 	bl	8002824 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	691a      	ldr	r2, [r3, #16]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002628:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695a      	ldr	r2, [r3, #20]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002638:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002648:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b08a      	sub	sp, #40	; 0x28
 800266e:	af02      	add	r7, sp, #8
 8002670:	60f8      	str	r0, [r7, #12]
 8002672:	60b9      	str	r1, [r7, #8]
 8002674:	603b      	str	r3, [r7, #0]
 8002676:	4613      	mov	r3, r2
 8002678:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b20      	cmp	r3, #32
 8002688:	d17c      	bne.n	8002784 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d002      	beq.n	8002696 <HAL_UART_Transmit+0x2c>
 8002690:	88fb      	ldrh	r3, [r7, #6]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e075      	b.n	8002786 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <HAL_UART_Transmit+0x3e>
 80026a4:	2302      	movs	r3, #2
 80026a6:	e06e      	b.n	8002786 <HAL_UART_Transmit+0x11c>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2221      	movs	r2, #33	; 0x21
 80026ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026be:	f7fe fc8d 	bl	8000fdc <HAL_GetTick>
 80026c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	88fa      	ldrh	r2, [r7, #6]
 80026c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	88fa      	ldrh	r2, [r7, #6]
 80026ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026d8:	d108      	bne.n	80026ec <HAL_UART_Transmit+0x82>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d104      	bne.n	80026ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	61bb      	str	r3, [r7, #24]
 80026ea:	e003      	b.n	80026f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80026fc:	e02a      	b.n	8002754 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	2200      	movs	r2, #0
 8002706:	2180      	movs	r1, #128	; 0x80
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f840 	bl	800278e <UART_WaitOnFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e036      	b.n	8002786 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10b      	bne.n	8002736 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	461a      	mov	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800272c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	3302      	adds	r3, #2
 8002732:	61bb      	str	r3, [r7, #24]
 8002734:	e007      	b.n	8002746 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	781a      	ldrb	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	3301      	adds	r3, #1
 8002744:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800274a:	b29b      	uxth	r3, r3
 800274c:	3b01      	subs	r3, #1
 800274e:	b29a      	uxth	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002758:	b29b      	uxth	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1cf      	bne.n	80026fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2200      	movs	r2, #0
 8002766:	2140      	movs	r1, #64	; 0x40
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 f810 	bl	800278e <UART_WaitOnFlagUntilTimeout>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e006      	b.n	8002786 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2220      	movs	r2, #32
 800277c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	e000      	b.n	8002786 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002784:	2302      	movs	r3, #2
  }
}
 8002786:	4618      	mov	r0, r3
 8002788:	3720      	adds	r7, #32
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b084      	sub	sp, #16
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	603b      	str	r3, [r7, #0]
 800279a:	4613      	mov	r3, r2
 800279c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800279e:	e02c      	b.n	80027fa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a6:	d028      	beq.n	80027fa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d007      	beq.n	80027be <UART_WaitOnFlagUntilTimeout+0x30>
 80027ae:	f7fe fc15 	bl	8000fdc <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d21d      	bcs.n	80027fa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68da      	ldr	r2, [r3, #12]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80027cc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	695a      	ldr	r2, [r3, #20]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0201 	bic.w	r2, r2, #1
 80027dc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2220      	movs	r2, #32
 80027e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2220      	movs	r2, #32
 80027ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e00f      	b.n	800281a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	4013      	ands	r3, r2
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	429a      	cmp	r2, r3
 8002808:	bf0c      	ite	eq
 800280a:	2301      	moveq	r3, #1
 800280c:	2300      	movne	r3, #0
 800280e:	b2db      	uxtb	r3, r3
 8002810:	461a      	mov	r2, r3
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	429a      	cmp	r2, r3
 8002816:	d0c3      	beq.n	80027a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
	...

08002824 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	430a      	orrs	r2, r1
 8002840:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	431a      	orrs	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	4313      	orrs	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800285e:	f023 030c 	bic.w	r3, r3, #12
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	6812      	ldr	r2, [r2, #0]
 8002866:	68b9      	ldr	r1, [r7, #8]
 8002868:	430b      	orrs	r3, r1
 800286a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699a      	ldr	r2, [r3, #24]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a2c      	ldr	r2, [pc, #176]	; (8002938 <UART_SetConfig+0x114>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d103      	bne.n	8002894 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800288c:	f7ff fa8a 	bl	8001da4 <HAL_RCC_GetPCLK2Freq>
 8002890:	60f8      	str	r0, [r7, #12]
 8002892:	e002      	b.n	800289a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002894:	f7ff fa72 	bl	8001d7c <HAL_RCC_GetPCLK1Freq>
 8002898:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	4613      	mov	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	009a      	lsls	r2, r3, #2
 80028a4:	441a      	add	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b0:	4a22      	ldr	r2, [pc, #136]	; (800293c <UART_SetConfig+0x118>)
 80028b2:	fba2 2303 	umull	r2, r3, r2, r3
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	0119      	lsls	r1, r3, #4
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	4613      	mov	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	009a      	lsls	r2, r3, #2
 80028c4:	441a      	add	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80028d0:	4b1a      	ldr	r3, [pc, #104]	; (800293c <UART_SetConfig+0x118>)
 80028d2:	fba3 0302 	umull	r0, r3, r3, r2
 80028d6:	095b      	lsrs	r3, r3, #5
 80028d8:	2064      	movs	r0, #100	; 0x64
 80028da:	fb00 f303 	mul.w	r3, r0, r3
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	3332      	adds	r3, #50	; 0x32
 80028e4:	4a15      	ldr	r2, [pc, #84]	; (800293c <UART_SetConfig+0x118>)
 80028e6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ea:	095b      	lsrs	r3, r3, #5
 80028ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028f0:	4419      	add	r1, r3
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	4613      	mov	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	009a      	lsls	r2, r3, #2
 80028fc:	441a      	add	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	fbb2 f2f3 	udiv	r2, r2, r3
 8002908:	4b0c      	ldr	r3, [pc, #48]	; (800293c <UART_SetConfig+0x118>)
 800290a:	fba3 0302 	umull	r0, r3, r3, r2
 800290e:	095b      	lsrs	r3, r3, #5
 8002910:	2064      	movs	r0, #100	; 0x64
 8002912:	fb00 f303 	mul.w	r3, r0, r3
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	011b      	lsls	r3, r3, #4
 800291a:	3332      	adds	r3, #50	; 0x32
 800291c:	4a07      	ldr	r2, [pc, #28]	; (800293c <UART_SetConfig+0x118>)
 800291e:	fba2 2303 	umull	r2, r3, r2, r3
 8002922:	095b      	lsrs	r3, r3, #5
 8002924:	f003 020f 	and.w	r2, r3, #15
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	440a      	add	r2, r1
 800292e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002930:	bf00      	nop
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40013800 	.word	0x40013800
 800293c:	51eb851f 	.word	0x51eb851f

08002940 <__libc_init_array>:
 8002940:	b570      	push	{r4, r5, r6, lr}
 8002942:	2600      	movs	r6, #0
 8002944:	4d0c      	ldr	r5, [pc, #48]	; (8002978 <__libc_init_array+0x38>)
 8002946:	4c0d      	ldr	r4, [pc, #52]	; (800297c <__libc_init_array+0x3c>)
 8002948:	1b64      	subs	r4, r4, r5
 800294a:	10a4      	asrs	r4, r4, #2
 800294c:	42a6      	cmp	r6, r4
 800294e:	d109      	bne.n	8002964 <__libc_init_array+0x24>
 8002950:	f000 f822 	bl	8002998 <_init>
 8002954:	2600      	movs	r6, #0
 8002956:	4d0a      	ldr	r5, [pc, #40]	; (8002980 <__libc_init_array+0x40>)
 8002958:	4c0a      	ldr	r4, [pc, #40]	; (8002984 <__libc_init_array+0x44>)
 800295a:	1b64      	subs	r4, r4, r5
 800295c:	10a4      	asrs	r4, r4, #2
 800295e:	42a6      	cmp	r6, r4
 8002960:	d105      	bne.n	800296e <__libc_init_array+0x2e>
 8002962:	bd70      	pop	{r4, r5, r6, pc}
 8002964:	f855 3b04 	ldr.w	r3, [r5], #4
 8002968:	4798      	blx	r3
 800296a:	3601      	adds	r6, #1
 800296c:	e7ee      	b.n	800294c <__libc_init_array+0xc>
 800296e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002972:	4798      	blx	r3
 8002974:	3601      	adds	r6, #1
 8002976:	e7f2      	b.n	800295e <__libc_init_array+0x1e>
 8002978:	080029e8 	.word	0x080029e8
 800297c:	080029e8 	.word	0x080029e8
 8002980:	080029e8 	.word	0x080029e8
 8002984:	080029ec 	.word	0x080029ec

08002988 <memset>:
 8002988:	4603      	mov	r3, r0
 800298a:	4402      	add	r2, r0
 800298c:	4293      	cmp	r3, r2
 800298e:	d100      	bne.n	8002992 <memset+0xa>
 8002990:	4770      	bx	lr
 8002992:	f803 1b01 	strb.w	r1, [r3], #1
 8002996:	e7f9      	b.n	800298c <memset+0x4>

08002998 <_init>:
 8002998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800299a:	bf00      	nop
 800299c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800299e:	bc08      	pop	{r3}
 80029a0:	469e      	mov	lr, r3
 80029a2:	4770      	bx	lr

080029a4 <_fini>:
 80029a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a6:	bf00      	nop
 80029a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029aa:	bc08      	pop	{r3}
 80029ac:	469e      	mov	lr, r3
 80029ae:	4770      	bx	lr
