Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_behav xil_defaultlib.tb_sprite -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns TRUE, left argument length 6 is different from right argument length 8 for 'std_ulogic_vector' array [/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_sprite.vhd:110]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns TRUE, left argument length 6 is different from right argument length 8 for 'std_ulogic_vector' array [/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_sprite.vhd:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sprite
Built simulation snapshot tb_sprite_behav
