

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
================================================================
* Date:           Wed Mar 22 12:24:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      591|      591|  5.910 us|  5.910 us|  591|  591|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |      589|      589|         3|          1|          1|   588|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    632|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|      78|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      78|    758|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln76_1_fu_201_p2              |         +|   0|  0|   13|          10|           1|
    |add_ln76_fu_312_p2                |         +|   0|  0|   11|           3|           1|
    |add_ln79_1_fu_257_p2              |         +|   0|  0|   15|           8|           1|
    |add_ln79_fu_369_p2                |         +|   0|  0|   10|           2|           1|
    |add_ln82_1_fu_243_p2              |         +|   0|  0|   14|           6|           1|
    |add_ln82_fu_422_p2                |         +|   0|  0|   11|           3|           1|
    |add_ln85_fu_480_p2                |         +|   0|  0|   11|           3|           1|
    |add_ln87_1_fu_519_p2              |         +|   0|  0|    7|           7|           7|
    |add_ln87_fu_393_p2                |         +|   0|  0|   14|           7|           7|
    |sub_ln87_1_fu_511_p2              |         -|   0|  0|    7|           7|           7|
    |sub_ln87_fu_348_p2                |         -|   0|  0|   14|           6|           6|
    |and_ln76_1_fu_231_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln76_fu_364_p2                |       and|   0|  0|    2|           1|           1|
    |and_ln79_fu_416_p2                |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |icmp_ln76_fu_195_p2               |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln79_fu_213_p2               |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln82_fu_225_p2               |      icmp|   0|  0|   10|           6|           5|
    |icmp_ln85_fu_358_p2               |      icmp|   0|  0|    8|           3|           2|
    |or_ln79_1_fu_411_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln79_fu_237_p2                 |        or|   0|  0|    2|           1|           1|
    |or_ln82_1_fu_433_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln82_fu_428_p2                 |        or|   0|  0|    2|           1|           1|
    |select_ln76_1_fu_325_p3           |    select|   0|  0|    3|           1|           3|
    |select_ln76_fu_318_p3             |    select|   0|  0|    2|           1|           1|
    |select_ln79_1_fu_382_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln79_2_fu_399_p3           |    select|   0|  0|    7|           1|           1|
    |select_ln79_3_fu_263_p3           |    select|   0|  0|    8|           1|           1|
    |select_ln79_fu_375_p3             |    select|   0|  0|    3|           1|           1|
    |select_ln82_1_fu_454_p3           |    select|   0|  0|    7|           1|           7|
    |select_ln82_2_fu_462_p3           |    select|   0|  0|    3|           1|           3|
    |select_ln82_3_fu_249_p3           |    select|   0|  0|    6|           1|           1|
    |select_ln82_fu_438_p3             |    select|   0|  0|    3|           1|           1|
    |conv_wt_buf_V_d0                  |       shl|   0|  0|  367|         112|         112|
    |shl_ln87_2_fu_546_p2              |       shl|   0|  0|   30|           2|          14|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln76_fu_219_p2                |       xor|   0|  0|    2|           1|           2|
    |xor_ln79_fu_406_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  632|         225|         221|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten207_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten235_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    6|         12|
    |c_fu_114                                 |   9|          2|    2|          4|
    |conv_wt_buf_V_we0                        |   9|          2|   14|         28|
    |f_fu_122                                 |   9|          2|    3|          6|
    |indvar_flatten207_fu_118                 |   9|          2|    8|         16|
    |indvar_flatten235_fu_126                 |   9|          2|   10|         20|
    |indvar_flatten_fu_110                    |   9|          2|    6|         12|
    |kh_fu_106                                |   9|          2|    3|          6|
    |kw_fu_102                                |   9|          2|    3|          6|
    |wt_blk_n_R                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 126|         28|   76|        152|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln87_reg_641                  |   7|   0|    7|          0|
    |and_ln76_1_reg_629                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_114                          |   2|   0|    2|          0|
    |f_fu_122                          |   3|   0|    3|          0|
    |icmp_ln76_reg_607                 |   1|   0|    1|          0|
    |icmp_ln79_reg_611                 |   1|   0|    1|          0|
    |icmp_ln82_reg_624                 |   1|   0|    1|          0|
    |indvar_flatten207_fu_118          |   8|   0|    8|          0|
    |indvar_flatten235_fu_126          |  10|   0|   10|          0|
    |indvar_flatten_fu_110             |   6|   0|    6|          0|
    |kh_fu_106                         |   3|   0|    3|          0|
    |kw_fu_102                         |   3|   0|    3|          0|
    |or_ln79_reg_635                   |   1|   0|    1|          0|
    |select_ln82_1_reg_652             |   3|   0|    7|          4|
    |select_ln82_reg_647               |   3|   0|    3|          0|
    |udiv_reg_662                      |   3|   0|    4|          1|
    |wt_addr_read_reg_657              |  16|   0|   16|          0|
    |xor_ln76_reg_619                  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  78|   0|   83|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH|  return value|
|m_axi_wt_AWVALID        |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWREADY        |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWADDR         |  out|   64|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWID           |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWLEN          |  out|   32|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWSIZE         |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWBURST        |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWLOCK         |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWCACHE        |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWPROT         |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWQOS          |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWREGION       |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_AWUSER         |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WVALID         |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WREADY         |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WDATA          |  out|   16|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WSTRB          |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WLAST          |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WID            |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_WUSER          |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARVALID        |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARREADY        |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARADDR         |  out|   64|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARID           |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARLEN          |  out|   32|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARSIZE         |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARBURST        |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARLOCK         |  out|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARCACHE        |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARPROT         |  out|    3|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARQOS          |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARREGION       |  out|    4|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_ARUSER         |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RVALID         |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RREADY         |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RDATA          |   in|   16|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RLAST          |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RID            |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RFIFONUM       |   in|   10|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RUSER          |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_RRESP          |   in|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BVALID         |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BREADY         |  out|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BRESP          |   in|    2|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BID            |   in|    1|       m_axi|                                                                              wt|       pointer|
|m_axi_wt_BUSER          |   in|    1|       m_axi|                                                                              wt|       pointer|
|sext_ln76               |   in|   63|     ap_none|                                                                       sext_ln76|        scalar|
|conv_wt_buf_V_address0  |  out|    7|   ap_memory|                                                                   conv_wt_buf_V|         array|
|conv_wt_buf_V_ce0       |  out|    1|   ap_memory|                                                                   conv_wt_buf_V|         array|
|conv_wt_buf_V_we0       |  out|   14|   ap_memory|                                                                   conv_wt_buf_V|         array|
|conv_wt_buf_V_d0        |  out|  112|   ap_memory|                                                                   conv_wt_buf_V|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1"   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1"   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten207 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 11 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten235 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln76_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln76"   --->   Operation 13 'read' 'sext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln76_cast = sext i63 %sext_ln76_read"   --->   Operation 14 'sext' 'sext_ln76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_18, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten235"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten207"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kh"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kw"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten235_load = load i10 %indvar_flatten235" [utils.cpp:76]   --->   Operation 24 'load' 'indvar_flatten235_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln76 = icmp_eq  i10 %indvar_flatten235_load, i10 588" [utils.cpp:76]   --->   Operation 25 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln76_1 = add i10 %indvar_flatten235_load, i10 1" [utils.cpp:76]   --->   Operation 26 'add' 'add_ln76_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc33.i, void %BIAS.i.exitStub" [utils.cpp:76]   --->   Operation 27 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [utils.cpp:82]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten207_load = load i8 %indvar_flatten207" [utils.cpp:79]   --->   Operation 29 'load' 'indvar_flatten207_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp_eq  i8 %indvar_flatten207_load, i8 147" [utils.cpp:79]   --->   Operation 30 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%xor_ln76 = xor i1 %icmp_ln79, i1 1" [utils.cpp:76]   --->   Operation 31 'xor' 'xor_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln82 = icmp_eq  i6 %indvar_flatten_load, i6 49" [utils.cpp:82]   --->   Operation 32 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln76)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln76_1 = and i1 %icmp_ln82, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 33 'and' 'and_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%or_ln79 = or i1 %and_ln76_1, i1 %icmp_ln79" [utils.cpp:79]   --->   Operation 34 'or' 'or_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln82_1 = add i6 %indvar_flatten_load, i6 1" [utils.cpp:82]   --->   Operation 35 'add' 'add_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%select_ln82_3 = select i1 %or_ln79, i6 1, i6 %add_ln82_1" [utils.cpp:82]   --->   Operation 36 'select' 'select_ln82_3' <Predicate = (!icmp_ln76)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln79_1 = add i8 %indvar_flatten207_load, i8 1" [utils.cpp:79]   --->   Operation 37 'add' 'add_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.24ns)   --->   "%select_ln79_3 = select i1 %icmp_ln79, i8 1, i8 %add_ln79_1" [utils.cpp:79]   --->   Operation 38 'select' 'select_ln79_3' <Predicate = (!icmp_ln76)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln85 = store i10 %add_ln76_1, i10 %indvar_flatten235" [utils.cpp:85]   --->   Operation 39 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 %select_ln79_3, i8 %indvar_flatten207" [utils.cpp:85]   --->   Operation 40 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln85 = store i6 %select_ln82_3, i6 %indvar_flatten" [utils.cpp:85]   --->   Operation 41 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kh_1 = load i3 %kh" [utils.cpp:79]   --->   Operation 42 'load' 'kh_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln76_cast" [utils.cpp:76]   --->   Operation 44 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %kh_1, i4 0" [utils.cpp:79]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!or_ln79)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [utils.cpp:82]   --->   Operation 47 'load' 'kw_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:76]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln76 & !icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%f_load = load i3 %f" [utils.cpp:76]   --->   Operation 49 'load' 'f_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.65ns)   --->   "%add_ln76 = add i3 %f_load, i3 1" [utils.cpp:76]   --->   Operation 50 'add' 'add_ln76' <Predicate = (!icmp_ln76 & icmp_ln79)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%select_ln76 = select i1 %icmp_ln79, i2 0, i2 %c_load" [utils.cpp:76]   --->   Operation 51 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.98ns)   --->   "%select_ln76_1 = select i1 %icmp_ln79, i3 %add_ln76, i3 %f_load" [utils.cpp:76]   --->   Operation 52 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %select_ln76_1" [utils.cpp:87]   --->   Operation 53 'zext' 'zext_ln87' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln76_1, i2 0" [utils.cpp:87]   --->   Operation 54 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i5 %tmp_1" [utils.cpp:87]   --->   Operation 55 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%sub_ln87 = sub i6 %zext_ln87_1, i6 %zext_ln87" [utils.cpp:87]   --->   Operation 56 'sub' 'sub_ln87' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i6 %sub_ln87" [utils.cpp:79]   --->   Operation 57 'sext' 'sext_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.13ns)   --->   "%icmp_ln85 = icmp_eq  i3 %kw_load, i3 7" [utils.cpp:85]   --->   Operation 58 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%and_ln76 = and i1 %icmp_ln85, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 59 'and' 'and_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.56ns)   --->   "%add_ln79 = add i2 %select_ln76, i2 1" [utils.cpp:79]   --->   Operation 60 'add' 'add_ln79' <Predicate = (!icmp_ln76 & and_ln76_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.98ns)   --->   "%select_ln79 = select i1 %or_ln79, i3 0, i3 %kh_1" [utils.cpp:79]   --->   Operation 61 'select' 'select_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.99ns)   --->   "%select_ln79_1 = select i1 %and_ln76_1, i2 %add_ln79, i2 %select_ln76" [utils.cpp:79]   --->   Operation 62 'select' 'select_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i2 %select_ln79_1" [utils.cpp:87]   --->   Operation 63 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln87 = add i7 %sext_ln79, i7 %zext_ln87_2" [utils.cpp:87]   --->   Operation 64 'add' 'add_ln87' <Predicate = (!icmp_ln76)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1)   --->   "%select_ln79_2 = select i1 %or_ln79, i7 0, i7 %tmp_s" [utils.cpp:79]   --->   Operation 65 'select' 'select_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln82, i1 1" [utils.cpp:79]   --->   Operation 66 'xor' 'xor_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%or_ln79_1 = or i1 %icmp_ln79, i1 %xor_ln79" [utils.cpp:79]   --->   Operation 67 'or' 'or_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %and_ln76, i1 %or_ln79_1" [utils.cpp:79]   --->   Operation 68 'and' 'and_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %select_ln79, i3 1" [utils.cpp:82]   --->   Operation 69 'add' 'add_ln82' <Predicate = (!icmp_ln76)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln82 = or i1 %and_ln79, i1 %and_ln76_1" [utils.cpp:82]   --->   Operation 70 'or' 'or_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln82)   --->   "%or_ln82_1 = or i1 %or_ln82, i1 %icmp_ln79" [utils.cpp:82]   --->   Operation 71 'or' 'or_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln82 = select i1 %or_ln82_1, i3 0, i3 %kw_load" [utils.cpp:82]   --->   Operation 72 'select' 'select_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1)   --->   "%p_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %add_ln82, i4 0" [utils.cpp:82]   --->   Operation 73 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln82_1 = select i1 %and_ln79, i7 %p_mid1, i7 %select_ln79_2" [utils.cpp:82]   --->   Operation 74 'select' 'select_ln82_1' <Predicate = (!icmp_ln76)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.98ns)   --->   "%select_ln82_2 = select i1 %and_ln79, i3 %add_ln82, i3 %select_ln79" [utils.cpp:82]   --->   Operation 75 'select' 'select_ln82_2' <Predicate = (!icmp_ln76)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %wt_addr" [utils.cpp:87]   --->   Operation 76 'read' 'wt_addr_read' <Predicate = (!icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%udiv = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln82_1, i32 3, i32 6" [utils.cpp:87]   --->   Operation 77 'partselect' 'udiv' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.65ns)   --->   "%add_ln85 = add i3 %select_ln82, i3 1" [utils.cpp:85]   --->   Operation 78 'add' 'add_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %select_ln76_1, i3 %f" [utils.cpp:85]   --->   Operation 79 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln85 = store i2 %select_ln79_1, i2 %c" [utils.cpp:85]   --->   Operation 80 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %select_ln82_2, i3 %kh" [utils.cpp:85]   --->   Operation 81 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln85 = store i3 %add_ln85, i3 %kw" [utils.cpp:85]   --->   Operation 82 'store' 'store_ln85' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 588, i64 588, i64 588"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln87 = shl i7 %add_ln87, i7 3" [utils.cpp:87]   --->   Operation 87 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln87_1 = sub i7 %shl_ln87, i7 %add_ln87" [utils.cpp:87]   --->   Operation 88 'sub' 'sub_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i3 %select_ln82" [utils.cpp:87]   --->   Operation 92 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i7 %sub_ln87_1, i7 %zext_ln87_3" [utils.cpp:87]   --->   Operation 93 'add' 'add_ln87_1' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i7 %add_ln87_1" [utils.cpp:87]   --->   Operation 94 'zext' 'zext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln87_4" [utils.cpp:87]   --->   Operation 95 'getelementptr' 'conv_wt_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [utils.cpp:85]   --->   Operation 96 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i7 %select_ln82_1" [utils.cpp:87]   --->   Operation 97 'zext' 'zext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln87_6 = zext i16 %wt_addr_read" [utils.cpp:87]   --->   Operation 98 'zext' 'zext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.98ns)   --->   "%shl_ln87_1 = shl i112 %zext_ln87_6, i112 %zext_ln87_5" [utils.cpp:87]   --->   Operation 99 'shl' 'shl_ln87_1' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln87 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %conv_wt_buf_V" [utils.cpp:87]   --->   Operation 100 'specbramwithbyteenable' 'specbramwithbyteenable_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i4 %udiv" [utils.cpp:87]   --->   Operation 101 'zext' 'zext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.39ns)   --->   "%shl_ln87_2 = shl i14 3, i14 %zext_ln87_7" [utils.cpp:87]   --->   Operation 102 'shl' 'shl_ln87_2' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln87 = store void @_ssdm_op_Write.bram.i112, i7 %conv_wt_buf_V_addr, i112 %shl_ln87_1, i14 %shl_ln87_2" [utils.cpp:87]   --->   Operation 103 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc.i" [utils.cpp:85]   --->   Operation 104 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln76]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_wt_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kw                          (alloca                ) [ 0110]
kh                          (alloca                ) [ 0110]
indvar_flatten              (alloca                ) [ 0100]
c                           (alloca                ) [ 0110]
indvar_flatten207           (alloca                ) [ 0100]
f                           (alloca                ) [ 0110]
indvar_flatten235           (alloca                ) [ 0100]
sext_ln76_read              (read                  ) [ 0000]
sext_ln76_cast              (sext                  ) [ 0110]
specinterface_ln0           (specinterface         ) [ 0000]
store_ln0                   (store                 ) [ 0000]
store_ln0                   (store                 ) [ 0000]
store_ln0                   (store                 ) [ 0000]
store_ln0                   (store                 ) [ 0000]
store_ln0                   (store                 ) [ 0000]
store_ln0                   (store                 ) [ 0000]
store_ln0                   (store                 ) [ 0000]
br_ln0                      (br                    ) [ 0000]
indvar_flatten235_load      (load                  ) [ 0000]
icmp_ln76                   (icmp                  ) [ 0110]
add_ln76_1                  (add                   ) [ 0000]
br_ln76                     (br                    ) [ 0000]
indvar_flatten_load         (load                  ) [ 0000]
indvar_flatten207_load      (load                  ) [ 0000]
icmp_ln79                   (icmp                  ) [ 0110]
xor_ln76                    (xor                   ) [ 0110]
icmp_ln82                   (icmp                  ) [ 0110]
and_ln76_1                  (and                   ) [ 0110]
or_ln79                     (or                    ) [ 0110]
add_ln82_1                  (add                   ) [ 0000]
select_ln82_3               (select                ) [ 0000]
add_ln79_1                  (add                   ) [ 0000]
select_ln79_3               (select                ) [ 0000]
store_ln85                  (store                 ) [ 0000]
store_ln85                  (store                 ) [ 0000]
store_ln85                  (store                 ) [ 0000]
kh_1                        (load                  ) [ 0000]
specbitsmap_ln0             (specbitsmap           ) [ 0000]
wt_addr                     (getelementptr         ) [ 0000]
tmp_s                       (bitconcatenate        ) [ 0000]
specpipeline_ln0            (specpipeline          ) [ 0000]
kw_load                     (load                  ) [ 0000]
c_load                      (load                  ) [ 0000]
f_load                      (load                  ) [ 0000]
add_ln76                    (add                   ) [ 0000]
select_ln76                 (select                ) [ 0000]
select_ln76_1               (select                ) [ 0000]
zext_ln87                   (zext                  ) [ 0000]
tmp_1                       (bitconcatenate        ) [ 0000]
zext_ln87_1                 (zext                  ) [ 0000]
sub_ln87                    (sub                   ) [ 0000]
sext_ln79                   (sext                  ) [ 0000]
icmp_ln85                   (icmp                  ) [ 0000]
and_ln76                    (and                   ) [ 0000]
add_ln79                    (add                   ) [ 0000]
select_ln79                 (select                ) [ 0000]
select_ln79_1               (select                ) [ 0000]
zext_ln87_2                 (zext                  ) [ 0000]
add_ln87                    (add                   ) [ 0101]
select_ln79_2               (select                ) [ 0000]
xor_ln79                    (xor                   ) [ 0000]
or_ln79_1                   (or                    ) [ 0000]
and_ln79                    (and                   ) [ 0000]
add_ln82                    (add                   ) [ 0000]
or_ln82                     (or                    ) [ 0000]
or_ln82_1                   (or                    ) [ 0000]
select_ln82                 (select                ) [ 0101]
p_mid1                      (bitconcatenate        ) [ 0000]
select_ln82_1               (select                ) [ 0101]
select_ln82_2               (select                ) [ 0000]
wt_addr_read                (read                  ) [ 0101]
udiv                        (partselect            ) [ 0101]
add_ln85                    (add                   ) [ 0000]
store_ln85                  (store                 ) [ 0000]
store_ln85                  (store                 ) [ 0000]
store_ln85                  (store                 ) [ 0000]
store_ln85                  (store                 ) [ 0000]
specloopname_ln0            (specloopname          ) [ 0000]
empty                       (speclooptripcount     ) [ 0000]
specpipeline_ln0            (specpipeline          ) [ 0000]
specloopname_ln0            (specloopname          ) [ 0000]
shl_ln87                    (shl                   ) [ 0000]
sub_ln87_1                  (sub                   ) [ 0000]
specpipeline_ln0            (specpipeline          ) [ 0000]
specloopname_ln0            (specloopname          ) [ 0000]
specpipeline_ln0            (specpipeline          ) [ 0000]
zext_ln87_3                 (zext                  ) [ 0000]
add_ln87_1                  (add                   ) [ 0000]
zext_ln87_4                 (zext                  ) [ 0000]
conv_wt_buf_V_addr          (getelementptr         ) [ 0000]
specloopname_ln85           (specloopname          ) [ 0000]
zext_ln87_5                 (zext                  ) [ 0000]
zext_ln87_6                 (zext                  ) [ 0000]
shl_ln87_1                  (shl                   ) [ 0000]
specbramwithbyteenable_ln87 (specbramwithbyteenable) [ 0000]
zext_ln87_7                 (zext                  ) [ 0000]
shl_ln87_2                  (shl                   ) [ 0000]
store_ln87                  (store                 ) [ 0000]
br_ln85                     (br                    ) [ 0000]
ret_ln0                     (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln76">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_wt_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_wt_buf_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i112"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="kw_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kh_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten207_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten207/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="f_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten235_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten235/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln76_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="63" slack="0"/>
<pin id="132" dir="0" index="1" bw="63" slack="0"/>
<pin id="133" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln76_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="wt_addr_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv_wt_buf_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="112" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_wt_buf_V_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln87_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="112" slack="0"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="1" index="3" bw="112" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln76_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="63" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_cast/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten235_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten235_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln76_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln76_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvar_flatten_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten207_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten207_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln79_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln76_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln82_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln76_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="or_ln79_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln82_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln82_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_3/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln79_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln79_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln85_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln85_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln85_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="kh_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="1"/>
<pin id="288" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="wt_addr_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="1"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="kw_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="1"/>
<pin id="305" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="c_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="1"/>
<pin id="308" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="f_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="1"/>
<pin id="311" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln76_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln76_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="0" index="2" bw="2" slack="0"/>
<pin id="322" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln76_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="0" index="2" bw="3" slack="0"/>
<pin id="329" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln87_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln87_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln87_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln87/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln79_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln85_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln76_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln79_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln79_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="0" index="2" bw="3" slack="0"/>
<pin id="379" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln79_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="0" index="2" bw="2" slack="0"/>
<pin id="386" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln87_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln87_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln79_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln79_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln79_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln79_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln82_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="or_ln82_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="1"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln82_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln82_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="3" slack="0"/>
<pin id="441" dir="0" index="2" bw="3" slack="0"/>
<pin id="442" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_mid1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln82_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln82_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="0" index="2" bw="3" slack="0"/>
<pin id="466" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_2/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="udiv_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="0" index="3" bw="4" slack="0"/>
<pin id="475" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln85_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln85_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="1"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln85_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="1"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln85_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="0" index="1" bw="3" slack="1"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln85_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="1"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln87_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="1"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sub_ln87_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="7" slack="1"/>
<pin id="514" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln87_1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln87_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="1"/>
<pin id="518" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_3/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln87_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln87_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_4/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln87_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="1"/>
<pin id="532" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_5/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln87_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_6/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="shl_ln87_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="0"/>
<pin id="539" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87_1/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln87_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_7/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="shl_ln87_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln87_2/3 "/>
</bind>
</comp>

<comp id="553" class="1005" name="kw_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="560" class="1005" name="kh_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="567" class="1005" name="indvar_flatten_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="574" class="1005" name="c_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="581" class="1005" name="indvar_flatten207_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten207 "/>
</bind>
</comp>

<comp id="588" class="1005" name="f_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="595" class="1005" name="indvar_flatten235_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten235 "/>
</bind>
</comp>

<comp id="602" class="1005" name="sext_ln76_cast_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_cast "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln76_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln79_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="619" class="1005" name="xor_ln76_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln76 "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln82_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="629" class="1005" name="and_ln76_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln76_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="or_ln79_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln79 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add_ln87_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="1"/>
<pin id="643" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="647" class="1005" name="select_ln82_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="1"/>
<pin id="649" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="652" class="1005" name="select_ln82_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="wt_addr_read_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="1"/>
<pin id="659" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

<comp id="662" class="1005" name="udiv_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="udiv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="92" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="156"><net_src comp="130" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="207" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="219" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="213" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="207" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="210" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="213" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="257" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="201" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="263" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="249" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="289" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="286" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="306" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="312" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="309" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="325" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="332" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="303" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="318" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="286" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="369" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="318" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="354" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="295" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="364" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="375" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="416" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="28" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="303" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="422" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="416" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="446" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="399" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="416" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="422" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="375" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="476"><net_src comp="72" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="454" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="484"><net_src comp="438" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="325" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="382" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="462" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="480" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="523"><net_src comp="511" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="530" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="550"><net_src comp="98" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="546" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="556"><net_src comp="102" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="563"><net_src comp="106" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="570"><net_src comp="110" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="577"><net_src comp="114" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="584"><net_src comp="118" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="591"><net_src comp="122" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="598"><net_src comp="126" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="605"><net_src comp="153" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="610"><net_src comp="195" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="213" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="622"><net_src comp="219" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="627"><net_src comp="225" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="632"><net_src comp="231" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="638"><net_src comp="237" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="644"><net_src comp="393" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="650"><net_src comp="438" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="655"><net_src comp="454" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="660"><net_src comp="136" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="665"><net_src comp="470" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="543" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt | {}
	Port: conv_wt_buf_V | {3 }
 - Input state : 
	Port: tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : wt | {2 }
	Port: tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH : sext_ln76 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten235_load : 1
		icmp_ln76 : 2
		add_ln76_1 : 2
		br_ln76 : 3
		indvar_flatten_load : 1
		indvar_flatten207_load : 1
		icmp_ln79 : 2
		xor_ln76 : 3
		icmp_ln82 : 2
		and_ln76_1 : 3
		or_ln79 : 3
		add_ln82_1 : 2
		select_ln82_3 : 3
		add_ln79_1 : 2
		select_ln79_3 : 3
		store_ln85 : 3
		store_ln85 : 4
		store_ln85 : 4
	State 2
		tmp_s : 1
		add_ln76 : 1
		select_ln76 : 1
		select_ln76_1 : 2
		zext_ln87 : 3
		tmp_1 : 3
		zext_ln87_1 : 4
		sub_ln87 : 5
		sext_ln79 : 6
		icmp_ln85 : 1
		and_ln76 : 2
		add_ln79 : 2
		select_ln79 : 1
		select_ln79_1 : 3
		zext_ln87_2 : 4
		add_ln87 : 7
		select_ln79_2 : 2
		and_ln79 : 2
		add_ln82 : 2
		or_ln82 : 2
		or_ln82_1 : 2
		select_ln82 : 2
		p_mid1 : 3
		select_ln82_1 : 2
		select_ln82_2 : 2
		wt_addr_read : 1
		udiv : 3
		add_ln85 : 3
		store_ln85 : 3
		store_ln85 : 4
		store_ln85 : 3
		store_ln85 : 4
	State 3
		add_ln87_1 : 1
		zext_ln87_4 : 2
		conv_wt_buf_V_addr : 3
		shl_ln87_1 : 1
		shl_ln87_2 : 1
		store_ln87 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln76_1_fu_201     |    0    |    13   |
|          |      add_ln82_1_fu_243     |    0    |    14   |
|          |      add_ln79_1_fu_257     |    0    |    15   |
|          |       add_ln76_fu_312      |    0    |    11   |
|    add   |       add_ln79_fu_369      |    0    |    10   |
|          |       add_ln87_fu_393      |    0    |    14   |
|          |       add_ln82_fu_422      |    0    |    11   |
|          |       add_ln85_fu_480      |    0    |    11   |
|          |      add_ln87_1_fu_519     |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |    select_ln82_3_fu_249    |    0    |    6    |
|          |    select_ln79_3_fu_263    |    0    |    8    |
|          |     select_ln76_fu_318     |    0    |    2    |
|          |    select_ln76_1_fu_325    |    0    |    3    |
|  select  |     select_ln79_fu_375     |    0    |    3    |
|          |    select_ln79_1_fu_382    |    0    |    2    |
|          |    select_ln79_2_fu_399    |    0    |    7    |
|          |     select_ln82_fu_438     |    0    |    3    |
|          |    select_ln82_1_fu_454    |    0    |    7    |
|          |    select_ln82_2_fu_462    |    0    |    3    |
|----------|----------------------------|---------|---------|
|          |       shl_ln87_fu_506      |    0    |    0    |
|    shl   |      shl_ln87_1_fu_536     |    0    |    35   |
|          |      shl_ln87_2_fu_546     |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |      icmp_ln76_fu_195      |    0    |    11   |
|   icmp   |      icmp_ln79_fu_213      |    0    |    11   |
|          |      icmp_ln82_fu_225      |    0    |    10   |
|          |      icmp_ln85_fu_358      |    0    |    8    |
|----------|----------------------------|---------|---------|
|    sub   |       sub_ln87_fu_348      |    0    |    13   |
|          |      sub_ln87_1_fu_511     |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |       or_ln79_fu_237       |    0    |    2    |
|    or    |      or_ln79_1_fu_411      |    0    |    2    |
|          |       or_ln82_fu_428       |    0    |    2    |
|          |      or_ln82_1_fu_433      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      and_ln76_1_fu_231     |    0    |    2    |
|    and   |       and_ln76_fu_364      |    0    |    2    |
|          |       and_ln79_fu_416      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |       xor_ln76_fu_219      |    0    |    2    |
|          |       xor_ln79_fu_406      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln76_read_read_fu_130 |    0    |    0    |
|          |  wt_addr_read_read_fu_136  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln76_cast_fu_153   |    0    |    0    |
|          |      sext_ln79_fu_354      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_295        |    0    |    0    |
|bitconcatenate|        tmp_1_fu_336        |    0    |    0    |
|          |        p_mid1_fu_446       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln87_fu_332      |    0    |    0    |
|          |     zext_ln87_1_fu_344     |    0    |    0    |
|          |     zext_ln87_2_fu_389     |    0    |    0    |
|   zext   |     zext_ln87_3_fu_516     |    0    |    0    |
|          |     zext_ln87_4_fu_525     |    0    |    0    |
|          |     zext_ln87_5_fu_530     |    0    |    0    |
|          |     zext_ln87_6_fu_533     |    0    |    0    |
|          |     zext_ln87_7_fu_543     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         udiv_fu_470        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   272   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln87_reg_641    |    7   |
|    and_ln76_1_reg_629   |    1   |
|        c_reg_574        |    2   |
|        f_reg_588        |    3   |
|    icmp_ln76_reg_607    |    1   |
|    icmp_ln79_reg_611    |    1   |
|    icmp_ln82_reg_624    |    1   |
|indvar_flatten207_reg_581|    8   |
|indvar_flatten235_reg_595|   10   |
|  indvar_flatten_reg_567 |    6   |
|        kh_reg_560       |    3   |
|        kw_reg_553       |    3   |
|     or_ln79_reg_635     |    1   |
|  select_ln82_1_reg_652  |    7   |
|   select_ln82_reg_647   |    3   |
|  sext_ln76_cast_reg_602 |   64   |
|       udiv_reg_662      |    4   |
|   wt_addr_read_reg_657  |   16   |
|     xor_ln76_reg_619    |    1   |
+-------------------------+--------+
|          Total          |   142  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   272  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   142  |    -   |
+-----------+--------+--------+
|   Total   |   142  |   272  |
+-----------+--------+--------+
