
Design Space Explorer Report
-------------------------------------------------------------------------------

+------------------------------------------------------------------------+
| Report Information                                                     |
+------------------------------------------------------------------------+
+--------------------+------------------------------------------------------------------------------------------------+
| Start Date & Time  | Mon May 18 15:11:24 Romance (zomertijd) 2009                                                   |
| Working Directory  | C:/Users/Sarah Stinissen/Desktop/alles wa met Gip te maken heeft/Opnieuw programma/verlichting |
| Project Name       | verlichting                                                                                    |
| Revision Name      | verlichting                                                                                    |
| Quartus II Version | Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition                                 |
+--------------------+------------------------------------------------------------------------------------------------+

Table of Contents
    Report Information
    Legal Notice
    Flow Messages
    Flow Summary

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2008 Altera Corporation. All rights reserved.
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.

+-----------------------------------------------------------------------------+
| Flow Messages                                                               |
+-----------------------------------------------------------------------------+

Info: Loading space: Physical Synthesis with Retiming Space
Info: Loading space: Seeds
Info: Design space contains 9 points

+-----------------------------------------------------------------------------+
| Settings for base                                                           |
+-----------------------------------------------------------------------------+
+-----------------------------------------+----------+
| Setting                                 | Value    |
+-----------------------------------------+----------+
| PLACEMENT_EFFORT_MULTIPLIER             | 1.0      |
| PHYSICAL_SYNTHESIS_REGISTER_RETIMING    | OFF      |
| ROUTER_TIMING_OPTIMIZATION_LEVEL        | NORMAL   |
| PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION | OFF      |
| ADV_NETLIST_OPT_SYNTH_GATE_RETIME       | OFF      |
| SEED                                    | 1        |
| PHYSICAL_SYNTHESIS_COMBO_LOGIC          | OFF      |
| AUTO_PACKED_REGISTERS_MAXII             | AUTO     |
| ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP     | OFF      |
| FITTER_EFFORT                           | AUTO FIT |
| PHYSICAL_SYNTHESIS_EFFORT               | NORMAL   |
+-----------------------------------------+----------+

Info: Compiling revision verlichting
Info: Recording base results
Info: Archiving base results

+-----------------------------------------------------------------------------+
| Results for base                                                            |
+-----------------------------------------------------------------------------+
+---------------------------------------+----------------------+
| All Clock Hold Failing Paths          | 0                    |
| All Clock Recovery Failing Paths      | 0                    |
| All Clock Removal Failing Paths       | 0                    |
| All Clock Setup Failing Paths         | 0                    |
| All Failing Paths                     | 0                    |
| Average fan-out                       | 3.88                 |
| Average Slack for Failing Paths       | 0                    |
| Clock Period: Geometric Mean          | 5.97 ns              |
| Clock pins                            | 2                    |
| Clock Setup: 'clock': Actual Time     | 5.969 ns             |
| Clock Setup: 'clock': Failed Paths    | 0                    |
| Clock Setup: 'clock': Slack           | unknown              |
| Elapsed Time: Analysis & Synthesis    | 00:00:09             |
| Elapsed Time: Assembler               | 00:00:01             |
| Elapsed Time: Classic Timing Analyzer | 00:00:03             |
| Elapsed Time: Fitter                  | 00:00:05             |
| Elapsed Time: Total                   | 00:00:18             |
| Global clocks                         | 4                    |
| Global signals                        | 4                    |
| Highest non-global fan-out            | 55                   |
| Highest non-global fan-out signal     | 1                    |
| I/O pins                              | 67                   |
| Maximum fan-out                       | 333                  |
| Maximum fan-out node                  | klok:cl|s_klok       |
| Quality of Fit                        | 0.0                  |
| Total fan-out                         | 2288                 |
| Total LABs                            | 65                   |
| Total logic elements                  | 523                  |
| Total registers                       | 308                  |
| Total Thermal Power Dissipation       | unknown              |
| UFM blocks                            | 0                    |
| Worst-case Slack                      | unknown ns (unknown) |
| Worst-case tco: Actual Time           | 11.380 ns            |
| Worst-case tco: Failed Paths          | 0                    |
| Worst-case tco: Slack                 | unknown              |
| Worst-case th: Actual Time            | -1.605 ns            |
| Worst-case th: Failed Paths           | 0                    |
| Worst-case th: Slack                  | unknown              |
| Worst-case tpd: Actual Time           | 6.608 ns             |
| Worst-case tpd: Failed Paths          | 0                    |
| Worst-case tpd: Slack                 | unknown              |
| Worst-case tsu: Actual Time           | 1.951 ns             |
| Worst-case tsu: Failed Paths          | 0                    |
| Worst-case tsu: Slack                 | unknown              |
+---------------------------------------+----------------------+

Info: Exploring point 1 of 9

+-----------------------------------------------------------------------------+
| Settings for Point 1 of 9                                                   |
+-----------------------------------------------------------------------------+
+-----------------------------------------+--------------+------------+
| Setting                                 | New Value    | Base Value |
+-----------------------------------------+--------------+------------+
| PHYSICAL_SYNTHESIS_REGISTER_RETIMING    | ON           | OFF        |
| PLACEMENT_EFFORT_MULTIPLIER             | 3.0          | 1.0        |
| SEED                                    | 1            | 1          |
| ADV_NETLIST_OPT_SYNTH_GATE_RETIME       | OFF          | OFF        |
| PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION | ON           | OFF        |
| ROUTER_TIMING_OPTIMIZATION_LEVEL        | MAXIMUM      | NORMAL     |
| ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP     | OFF          | OFF        |
| AUTO_PACKED_REGISTERS_MAXII             | NORMAL       | AUTO       |
| PHYSICAL_SYNTHESIS_COMBO_LOGIC          | ON           | OFF        |
| PHYSICAL_SYNTHESIS_EFFORT               | EXTRA        | NORMAL     |
| FITTER_EFFORT                           | STANDARD FIT | AUTO FIT   |
+-----------------------------------------+--------------+------------+

Info: Creating temporary revision __dse_temp_rev for point 1
Info: Compiling point 1 of 9
Info: Halting exploration
Info: Restoring base settings at end of flow

+-----------------------------------------------------------------------------+
| Flow Summary                                                                |
+-----------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Detailed Results                                                            |
+-----------------------------------------------------------------------------+
+-------------+------------------------------+----------------------------------+---------------------------------+-------------------------------+-------------------+-----------------+---------------------------------+------------------------------+------------+-----------------------------------+------------------------------------+-----------------------------+------------------------------------+-------------------------+---------------------------------------+----------------------+---------------------+---------------+----------------+----------------------------+-----------------------------------+----------+-----------------+----------------------+----------------+---------------+------------+----------------------+-----------------+---------------------------------+------------+----------------------+-----------------------------+------------------------------+-----------------------+----------------------------+-----------------------------+----------------------+-----------------------------+------------------------------+-----------------------+-----------------------------+------------------------------+-----------------------+
| Point       | All Clock Hold Failing Paths | All Clock Recovery Failing Paths | All Clock Removal Failing Paths | All Clock Setup Failing Paths | All Failing Paths | Average fan-out | Average Slack for Failing Paths | Clock Period: Geometric Mean | Clock pins | Clock Setup: 'clock': Actual Time | Clock Setup: 'clock': Failed Paths | Clock Setup: 'clock': Slack | Elapsed Time: Analysis & Synthesis | Elapsed Time: Assembler | Elapsed Time: Classic Timing Analyzer | Elapsed Time: Fitter | Elapsed Time: Total | Global clocks | Global signals | Highest non-global fan-out | Highest non-global fan-out signal | I/O pins | Maximum fan-out | Maximum fan-out node | Quality of Fit | Total fan-out | Total LABs | Total logic elements | Total registers | Total Thermal Power Dissipation | UFM blocks | Worst-case Slack     | Worst-case tco: Actual Time | Worst-case tco: Failed Paths | Worst-case tco: Slack | Worst-case th: Actual Time | Worst-case th: Failed Paths | Worst-case th: Slack | Worst-case tpd: Actual Time | Worst-case tpd: Failed Paths | Worst-case tpd: Slack | Worst-case tsu: Actual Time | Worst-case tsu: Failed Paths | Worst-case tsu: Slack |
+-------------+------------------------------+----------------------------------+---------------------------------+-------------------------------+-------------------+-----------------+---------------------------------+------------------------------+------------+-----------------------------------+------------------------------------+-----------------------------+------------------------------------+-------------------------+---------------------------------------+----------------------+---------------------+---------------+----------------+----------------------------+-----------------------------------+----------+-----------------+----------------------+----------------+---------------+------------+----------------------+-----------------+---------------------------------+------------+----------------------+-----------------------------+------------------------------+-----------------------+----------------------------+-----------------------------+----------------------+-----------------------------+------------------------------+-----------------------+-----------------------------+------------------------------+-----------------------+
| base (Best) | 0                            | 0                                | 0                               | 0                             | 0                 | 3.88            | 0                               | 5.97 ns                      | 2          | 5.969 ns                          | 0                                  | unknown                     | 00:00:09                           | 00:00:01                | 00:00:03                              | 00:00:05             | 00:00:18            | 4             | 4              | 55                         | 1                                 | 67       | 333             | klok:cl|s_klok       | 0.0            | 2288          | 65         | 523                  | 308             | unknown                         | 0          | unknown ns (unknown) | 11.380 ns                   | 0                            | unknown               | -1.605 ns                  | 0                           | unknown              | 6.608 ns                    | 0                            | unknown               | 1.951 ns                    | 0                            | unknown               |
| 1           | unknown                      | unknown                          | unknown                         | unknown                       | unknown           | unknown         | unknown                         | unknown                      | unknown    | unknown                           | unknown                            | unknown                     | unknown                            | unknown                 | unknown                               | unknown              | unknown             | unknown       | unknown        | unknown                    | unknown                           | unknown  | unknown         | unknown              | unknown        | unknown       | unknown    | unknown              | unknown         | unknown                         | unknown    | unknown              | unknown                     | unknown                      | unknown               | unknown                    | unknown                     | unknown              | unknown                     | unknown                      | unknown               | unknown                     | unknown                      | unknown               |
+-------------+------------------------------+----------------------------------+---------------------------------+-------------------------------+-------------------+-----------------+---------------------------------+------------------------------+------------+-----------------------------------+------------------------------------+-----------------------------+------------------------------------+-------------------------+---------------------------------------+----------------------+---------------------+---------------+----------------+----------------------------+-----------------------------------+----------+-----------------+----------------------+----------------+---------------+------------+----------------------+-----------------+---------------------------------+------------+----------------------+-----------------------------+------------------------------+-----------------------+----------------------------+-----------------------------+----------------------+-----------------------------+------------------------------+-----------------------+-----------------------------+------------------------------+-----------------------+


+-----------------------------------------------------------------------------+
| Results for Base                                                            |
+-----------------------------------------------------------------------------+
+---------------------------------------+----------------------+
| All Clock Hold Failing Paths          | 0                    |
| All Clock Recovery Failing Paths      | 0                    |
| All Clock Removal Failing Paths       | 0                    |
| All Clock Setup Failing Paths         | 0                    |
| All Failing Paths                     | 0                    |
| Average fan-out                       | 3.88                 |
| Average Slack for Failing Paths       | 0                    |
| Clock Period: Geometric Mean          | 5.97 ns              |
| Clock pins                            | 2                    |
| Clock Setup: 'clock': Actual Time     | 5.969 ns             |
| Clock Setup: 'clock': Failed Paths    | 0                    |
| Clock Setup: 'clock': Slack           | unknown              |
| Elapsed Time: Analysis & Synthesis    | 00:00:09             |
| Elapsed Time: Assembler               | 00:00:01             |
| Elapsed Time: Classic Timing Analyzer | 00:00:03             |
| Elapsed Time: Fitter                  | 00:00:05             |
| Elapsed Time: Total                   | 00:00:18             |
| Global clocks                         | 4                    |
| Global signals                        | 4                    |
| Highest non-global fan-out            | 55                   |
| Highest non-global fan-out signal     | 1                    |
| I/O pins                              | 67                   |
| Maximum fan-out                       | 333                  |
| Maximum fan-out node                  | klok:cl|s_klok       |
| Quality of Fit                        | 0.0                  |
| Total fan-out                         | 2288                 |
| Total LABs                            | 65                   |
| Total logic elements                  | 523                  |
| Total registers                       | 308                  |
| Total Thermal Power Dissipation       | unknown              |
| UFM blocks                            | 0                    |
| Worst-case Slack                      | unknown ns (unknown) |
| Worst-case tco: Actual Time           | 11.380 ns            |
| Worst-case tco: Failed Paths          | 0                    |
| Worst-case tco: Slack                 | unknown              |
| Worst-case th: Actual Time            | -1.605 ns            |
| Worst-case th: Failed Paths           | 0                    |
| Worst-case th: Slack                  | unknown              |
| Worst-case tpd: Actual Time           | 6.608 ns             |
| Worst-case tpd: Failed Paths          | 0                    |
| Worst-case tpd: Slack                 | unknown              |
| Worst-case tsu: Actual Time           | 1.951 ns             |
| Worst-case tsu: Failed Paths          | 0                    |
| Worst-case tsu: Slack                 | unknown              |
+---------------------------------------+----------------------+

Info: Best results were your base results

+-----------------------------------------------------------------------------+
| Circuit Signature Report                                                    |
+-----------------------------------------------------------------------------+
+---------------------------+--------------------+---------------------+---------------------+
|                           | Average Slack Gain | Average Period Gain | Average Logic Count |
+---------------------------+--------------------+---------------------+---------------------+
| Compile Group 1 (1 seeds) | unknown            | unknown             | unknown             |
+---------------------------+--------------------+---------------------+---------------------+


+-----------------------------------------------------------------------------+
| Circuit Signature Compile Groups                                            |
+-----------------------------------------------------------------------------+
+-----------------+---------------+----------------------------------------------+
| Group Name      | Group Members | Group Settings                               |
+-----------------+---------------+----------------------------------------------+
| Compile Group 1 | 1             | AUTO_PACKED_REGISTERS_MAXII = NORMAL         |
|                 |               | FITTER_EFFORT = STANDARD FIT                 |
|                 |               | PHYSICAL_SYNTHESIS_COMBO_LOGIC = ON          |
|                 |               | PHYSICAL_SYNTHESIS_EFFORT = EXTRA            |
|                 |               | PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION = ON |
|                 |               | PHYSICAL_SYNTHESIS_REGISTER_RETIMING = ON    |
|                 |               | PLACEMENT_EFFORT_MULTIPLIER = 3.0            |
|                 |               | ROUTER_TIMING_OPTIMIZATION_LEVEL = MAXIMUM   |
|                 |               |                                              |
+-----------------+---------------+----------------------------------------------+

Info: Exploration has finished. 0 errors, 0 warnings
Info: Exploration ended: Mon May 18 15:13:01 Romance (zomertijd) 2009
Info: Elapsed time: 00:01:36
