Fitter report for MKRVIDOR4000
Fri Dec 03 09:27:34 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Dec 03 09:27:34 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; MKRVIDOR4000                                ;
; Top-level Entity Name              ; MKRVIDOR4000_top                            ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL016YU256C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 170 / 15,408 ( 1 % )                        ;
;     Total combinational functions  ; 151 / 15,408 ( < 1 % )                      ;
;     Dedicated logic registers      ; 105 / 15,408 ( < 1 % )                      ;
; Total registers                    ; 105                                         ;
; Total pins                         ; 138 / 163 ( 85 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL016YU256C8G                       ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                       ;
+----------------------+------------------+--------------+-----------------+---------------+----------------+
; Name                 ; Ignored Entity   ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------------------+------------------+--------------+-----------------+---------------+----------------+
; Location             ;                  ;              ; bWM_PIO16       ; PIN_T4        ; QSF Assignment ;
; Location             ;                  ;              ; bWM_PIO17       ; PIN_R4        ; QSF Assignment ;
; Location             ;                  ;              ; bWM_PIO24       ; PIN_T7        ; QSF Assignment ;
; Location             ;                  ;              ; bWM_PIO25       ; PIN_R7        ; QSF Assignment ;
; Location             ;                  ;              ; iWM_CTS         ; PIN_R6        ; QSF Assignment ;
; Location             ;                  ;              ; iWM_RTS         ; PIN_R5        ; QSF Assignment ;
; Location             ;                  ;              ; panel_en        ; PIN_L4        ; QSF Assignment ;
; Fast Input Register  ; MKRVIDOR4000_top ;              ; iMIPI_D*        ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM*         ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[0]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[10] ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[11] ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[1]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[2]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[3]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[4]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[5]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[6]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[7]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[8]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_ADDR[9]  ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_BA[0]    ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_BA[1]    ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_CASn     ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_CKE      ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_CSn      ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_DQM[0]   ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_DQM[1]   ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_RASn     ; ON            ; QSF Assignment ;
; Fast Output Register ; MKRVIDOR4000_top ;              ; oSDRAM_WEn      ; ON            ; QSF Assignment ;
; I/O Standard         ; MKRVIDOR4000_top ;              ; panel_en        ; 2.5 V         ; QSF Assignment ;
+----------------------+------------------+--------------+-----------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 626 ) ; 0.00 % ( 0 / 626 )         ; 0.00 % ( 0 / 626 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 626 ) ; 0.00 % ( 0 / 626 )         ; 0.00 % ( 0 / 626 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 402 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 221 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 3 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/output_files/MKRVIDOR4000.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 170 / 15,408 ( 1 % )   ;
;     -- Combinational with no register       ; 65                     ;
;     -- Register only                        ; 19                     ;
;     -- Combinational with a register        ; 86                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 58                     ;
;     -- 3 input functions                    ; 41                     ;
;     -- <=2 input functions                  ; 52                     ;
;     -- Register only                        ; 19                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 129                    ;
;     -- arithmetic mode                      ; 22                     ;
;                                             ;                        ;
; Total registers*                            ; 105 / 16,148 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 105 / 15,408 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 740 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 15 / 963 ( 2 % )       ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 138 / 163 ( 85 % )     ;
;     -- Clock pins                           ; 7 / 8 ( 88 % )         ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )         ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 56 ( 0 % )         ;
; Total block memory bits                     ; 0 / 516,096 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 516,096 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )        ;
; PLLs                                        ; 1 / 4 ( 25 % )         ;
; Global signals                              ; 3                      ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )        ;
; JTAGs                                       ; 1 / 1 ( 100 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 0.1% / 0.1% / 0.1%     ;
; Peak interconnect usage (total/H/V)         ; 0.7% / 0.9% / 0.5%     ;
; Maximum fan-out                             ; 90                     ;
; Highest non-global fan-out                  ; 27                     ;
; Total fan-out                               ; 1036                   ;
; Average fan-out                             ; 1.61                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 20 / 15408 ( < 1 % ) ; 150 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 5                    ; 60                    ; 0                              ;
;     -- Register only                        ; 0                    ; 19                    ; 0                              ;
;     -- Combinational with a register        ; 15                   ; 71                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 0                    ; 58                    ; 0                              ;
;     -- 3 input functions                    ; 3                    ; 38                    ; 0                              ;
;     -- <=2 input functions                  ; 17                   ; 35                    ; 0                              ;
;     -- Register only                        ; 0                    ; 19                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 6                    ; 123                   ; 0                              ;
;     -- arithmetic mode                      ; 14                   ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 15                   ; 90                    ; 0                              ;
;     -- Dedicated logic registers            ; 15 / 15408 ( < 1 % ) ; 90 / 15408 ( < 1 % )  ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 3 / 963 ( < 1 % )    ; 13 / 963 ( 1 % )      ; 0 / 963 ( 0 % )                ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 138                  ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 0                    ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )       ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 114                  ; 133                   ; 1                              ;
;     -- Registered Input Connections         ; 15                   ; 89                    ; 0                              ;
;     -- Output Connections                   ; 222                  ; 10                    ; 16                             ;
;     -- Registered Output Connections        ; 0                    ; 10                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 443                  ; 734                   ; 20                             ;
;     -- Registered Connections               ; 31                   ; 472                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 176                  ; 143                   ; 17                             ;
;     -- sld_hub:auto_hub                     ; 143                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 17                   ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 50                   ; 45                    ; 1                              ;
;     -- Output Ports                         ; 41                   ; 62                    ; 2                              ;
;     -- Bidir Ports                          ; 87                   ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 12                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 55                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; iCLK          ; E2    ; 1        ; 0            ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iHDMI_HPD     ; M16   ; 5        ; 41           ; 15           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iMIPI_CLK     ; M2    ; 2        ; 0            ; 14           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; iMIPI_CLK(n)  ; M1    ; 2        ; 0            ; 14           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; iMIPI_D[0]    ; L2    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; iMIPI_D[0](n) ; L1    ; 2        ; 0            ; 9            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; iMIPI_D[1]    ; J2    ; 2        ; 0            ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; iMIPI_D[1](n) ; J1    ; 2        ; 0            ; 13           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; no        ;
; iPEX_PIN11    ; T8    ; 3        ; 21           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN13    ; R8    ; 3        ; 21           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN23    ; T9    ; 4        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN25    ; R9    ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN31    ; A9    ; 7        ; 19           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN33    ; B9    ; 7        ; 19           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iRESETn       ; E1    ; 1        ; 0            ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iSAM_INT      ; L16   ; 5        ; 41           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; iWM_PIO32     ; J13   ; 5        ; 41           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iWM_TX        ; E15   ; 6        ; 41           ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; oFLASH_CS       ; D2    ; 1        ; 0            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oFLASH_SCK      ; H1    ; 1        ; 0            ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oHDMI_CLK       ; N15   ; 5        ; 41           ; 5            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oHDMI_CLK(n)    ; N16   ; 5        ; 41           ; 5            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oHDMI_TX[0]     ; R16   ; 5        ; 41           ; 3            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oHDMI_TX[0](n)  ; P16   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oHDMI_TX[1]     ; K15   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oHDMI_TX[1](n)  ; K16   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oHDMI_TX[2]     ; J15   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oHDMI_TX[2](n)  ; J16   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; User                 ; -                    ; -                   ;
; oSAM_INT        ; N2    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[0]  ; A12   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[10] ; B13   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[11] ; E10   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[1]  ; B12   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[2]  ; A15   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[3]  ; A14   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[4]  ; D14   ; 7        ; 39           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[5]  ; C14   ; 7        ; 39           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[6]  ; D11   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[7]  ; D12   ; 7        ; 37           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[8]  ; E11   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[9]  ; C9    ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_BA[0]    ; A10   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_BA[1]    ; B10   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CASn     ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CKE      ; E9    ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CLK      ; B14   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CSn      ; A11   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_DQM[0]   ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_DQM[1]   ; F9    ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_RASn     ; D9    ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_WEn      ; B11   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; bHDMI_SCL     ; K5    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bHDMI_SDA     ; L4    ; 2        ; 0            ; 4            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMIPI_GP[0]   ; M7    ; 3        ; 14           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMIPI_GP[1]   ; P9    ; 4        ; 30           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMIPI_SCL     ; P1    ; 2        ; 0            ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMIPI_SDA     ; P2    ; 2        ; 0            ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_AREF     ; B1    ; 1        ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_A[0]     ; C2    ; 1        ; 0            ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_A[1]     ; C3    ; 8        ; 1            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_A[2]     ; C6    ; 8        ; 11           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_A[3]     ; D1    ; 1        ; 0            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_A[4]     ; D3    ; 8        ; 1            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_A[5]     ; F3    ; 1        ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_A[6]     ; G2    ; 1        ; 0            ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[0]     ; G1    ; 1        ; 0            ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[10]    ; C16   ; 6        ; 41           ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[11]    ; C15   ; 6        ; 41           ; 27           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[12]    ; B16   ; 6        ; 41           ; 19           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[13]    ; C11   ; 7        ; 37           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[14]    ; A13   ; 7        ; 28           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[1]     ; N3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[2]     ; P3    ; 3        ; 3            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[3]     ; R3    ; 3        ; 3            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[4]     ; T3    ; 3        ; 3            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[5]     ; T2    ; 3        ; 5            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[6]     ; G16   ; 6        ; 41           ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[7]     ; G15   ; 6        ; 41           ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[8]     ; F16   ; 6        ; 41           ; 19           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bMKR_D[9]     ; F15   ; 6        ; 41           ; 19           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN10    ; N8    ; 3        ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN12    ; M8    ; 3        ; 19           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN14    ; L8    ; 3        ; 19           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN16    ; M10   ; 4        ; 35           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN20    ; N12   ; 4        ; 30           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN28    ; T13   ; 4        ; 30           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN30    ; R12   ; 4        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN32    ; F13   ; 6        ; 41           ; 18           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN42    ; R13   ; 4        ; 30           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN44    ; P14   ; 4        ; 37           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN45    ; T15   ; 4        ; 35           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN46    ; R14   ; 4        ; 37           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN47    ; T14   ; 4        ; 35           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN48    ; F14   ; 6        ; 41           ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN49    ; D16   ; 6        ; 41           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN51    ; D15   ; 6        ; 41           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN6     ; P8    ; 3        ; 21           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_PIN8     ; L7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bPEX_RST      ; T12   ; 4        ; 28           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[0]  ; A2    ; 8        ; 3            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[10] ; E7    ; 8        ; 7            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[11] ; E8    ; 8        ; 14           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[12] ; E6    ; 8        ; 7            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[13] ; D8    ; 8        ; 14           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[14] ; D6    ; 8        ; 5            ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[15] ; B6    ; 8        ; 9            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[1]  ; B4    ; 8        ; 3            ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[2]  ; B3    ; 8        ; 1            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[3]  ; A3    ; 8        ; 3            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[4]  ; A4    ; 8        ; 3            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[5]  ; A5    ; 8        ; 5            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[6]  ; B5    ; 8        ; 5            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[7]  ; A6    ; 8        ; 9            ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[8]  ; F8    ; 8        ; 14           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bSDRAM_DQ[9]  ; C8    ; 8        ; 14           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO1      ; T11   ; 4        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO18     ; T5    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO2      ; R10   ; 4        ; 26           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO20     ; R5    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO21     ; R6    ; 3        ; 16           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO27     ; N9    ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO28     ; N11   ; 4        ; 35           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO29     ; T10   ; 4        ; 26           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO3      ; P11   ; 4        ; 37           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO31     ; T4    ; 3        ; 7            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO34     ; M6    ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO35     ; R4    ; 3        ; 5            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO36     ; N1    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO4      ; R11   ; 4        ; 26           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO5      ; N6    ; 3        ; 7            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO7      ; P6    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; bWM_PIO8      ; N5    ; 3        ; 7            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; iFLASH_MISO   ; H2    ; 1        ; 0            ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; oFLASH_HOLD   ; R7    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; oFLASH_MOSI   ; C1    ; 1        ; 0            ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; oFLASH_WP     ; T7    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; oWM_RESET     ; R1    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; oWM_RX        ; T6    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                   ;
+----------+-----------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO     ; Use as regular IO      ; oFLASH_MOSI         ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; Use as regular IO      ; oFLASH_CS           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; Use as regular IO      ; oFLASH_SCK          ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; Use as regular IO      ; iFLASH_MISO         ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                         ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                         ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                         ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                         ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R21n, DEV_OE         ; Use as regular IO      ; oHDMI_TX[2](n)      ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R21p, DEV_CLRn       ; Use as regular IO      ; oHDMI_TX[2]         ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R17n, INIT_DONE      ; Use as regular IO      ; bMKR_D[6]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R17p, CRC_ERROR      ; Use as regular IO      ; bMKR_D[7]           ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R16n, nCEO           ; Use as programming pin ; bMKR_D[8]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R16p, CLKUSR         ; Use as regular IO      ; bMKR_D[9]           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T12n, DATA2          ; Use as regular IO      ; bSDRAM_DQ[11]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T12p, DATA3          ; Use as regular IO      ; bSDRAM_DQ[8]        ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4          ; Use as regular IO      ; oSDRAM_CASn         ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO      ; bSDRAM_DQ[10]       ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6           ; Use as regular IO      ; bSDRAM_DQ[12]       ; Dual Purpose Pin          ;
; A5       ; DATA7                       ; Use as regular IO      ; bSDRAM_DQ[5]        ; Dual Purpose Pin          ;
+----------+-----------------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 13 / 18 ( 72 % )  ; 2.5V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 20 / 27 ( 74 % )  ; 3.3V          ; --           ;
; 5        ; 11 / 20 ( 55 % )  ; 2.5V          ; --           ;
; 6        ; 12 / 14 ( 86 % )  ; 3.3V          ; --           ;
; 7        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 21 / 23 ( 91 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; bSDRAM_DQ[0]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 358        ; 8        ; bSDRAM_DQ[3]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 354        ; 8        ; bSDRAM_DQ[4]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 349        ; 8        ; bSDRAM_DQ[5]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 339        ; 8        ; bSDRAM_DQ[7]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; oSDRAM_DQM[0]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; iPEX_PIN31                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 307        ; 7        ; oSDRAM_BA[0]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; oSDRAM_CSn                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; oSDRAM_ADDR[0]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; bMKR_D[14]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; oSDRAM_ADDR[3]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; oSDRAM_ADDR[2]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; bMKR_AREF                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; bSDRAM_DQ[2]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 355        ; 8        ; bSDRAM_DQ[1]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 351        ; 8        ; bSDRAM_DQ[6]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 340        ; 8        ; bSDRAM_DQ[15]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; oSDRAM_CASn                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; iPEX_PIN33                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 308        ; 7        ; oSDRAM_BA[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; oSDRAM_WEn                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; oSDRAM_ADDR[1]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; oSDRAM_ADDR[10]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; oSDRAM_CLK                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; bMKR_D[12]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 9          ; 1        ; oFLASH_MOSI                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 8          ; 1        ; bMKR_A[0]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 362        ; 8        ; bMKR_A[1]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; bMKR_A[2]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; bSDRAM_DQ[9]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 309        ; 7        ; oSDRAM_ADDR[9]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; bMKR_D[13]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; oSDRAM_ADDR[5]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 271        ; 6        ; bMKR_D[11]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 270        ; 6        ; bMKR_D[10]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1        ; bMKR_A[3]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 13         ; 1        ; oFLASH_CS                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 363        ; 8        ; bMKR_A[4]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 352        ; 8        ; bSDRAM_DQ[14]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; bSDRAM_DQ[13]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 310        ; 7        ; oSDRAM_RASn                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; oSDRAM_ADDR[6]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 279        ; 7        ; oSDRAM_ADDR[7]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; oSDRAM_ADDR[4]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 261        ; 6        ; bPEX_PIN51                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 260        ; 6        ; bPEX_PIN49                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 39         ; 1        ; iRESETn                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 38         ; 1        ; iCLK                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; bSDRAM_DQ[12]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 345        ; 8        ; bSDRAM_DQ[10]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 332        ; 8        ; bSDRAM_DQ[11]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 315        ; 7        ; oSDRAM_CKE                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 290        ; 7        ; oSDRAM_ADDR[11]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 289        ; 7        ; oSDRAM_ADDR[8]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; iWM_TX                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 225        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 1        ; bMKR_A[5]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 19         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; bSDRAM_DQ[8]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 306        ; 7        ; oSDRAM_DQM[1]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; bPEX_PIN32                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 257        ; 6        ; bPEX_PIN48                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 240        ; 6        ; bMKR_D[9]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 239        ; 6        ; bMKR_D[8]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 27         ; 1        ; bMKR_D[0]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 24         ; 1        ; bMKR_A[6]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; bMKR_D[7]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 234        ; 6        ; bMKR_D[6]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 30         ; 1        ; oFLASH_SCK                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 31         ; 1        ; iFLASH_MISO                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; iMIPI_D[1](n)                   ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 44         ; 2        ; iMIPI_D[1]                      ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 37         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; iWM_PIO32                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 217        ; 5        ; oHDMI_TX[2]                     ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 216        ; 5        ; oHDMI_TX[2](n)                  ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; bHDMI_SCL                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; oHDMI_TX[1]                     ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 214        ; 5        ; oHDMI_TX[1](n)                  ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 58         ; 2        ; iMIPI_D[0](n)                   ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 57         ; 2        ; iMIPI_D[0]                      ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 78         ; 2        ; bHDMI_SDA                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; bPEX_PIN8                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 128        ; 3        ; bPEX_PIN14                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L16      ; 204        ; 5        ; iSAM_INT                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 2        ; iMIPI_CLK(n)                    ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 40         ; 2        ; iMIPI_CLK                       ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; bWM_PIO34                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 120        ; 3        ; bMIPI_GP[0]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 131        ; 3        ; bPEX_PIN12                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 164        ; 4        ; bPEX_PIN16                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; iHDMI_HPD                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 76         ; 2        ; bWM_PIO36                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; oSAM_INT                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 92         ; 3        ; bMKR_D[1]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; bWM_PIO8                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 105        ; 3        ; bWM_PIO5                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; bPEX_PIN10                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 141        ; 4        ; bWM_PIO27                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; bWM_PIO28                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 155        ; 4        ; bPEX_PIN20                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; oHDMI_CLK                       ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 190        ; 5        ; oHDMI_CLK(n)                    ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 83         ; 2        ; bMIPI_SCL                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 82         ; 2        ; bMIPI_SDA                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 93         ; 3        ; bMKR_D[2]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; bWM_PIO7                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; bPEX_PIN6                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 154        ; 4        ; bMIPI_GP[1]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; bWM_PIO3                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; bPEX_PIN44                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; oHDMI_TX[0](n)                  ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 81         ; 2        ; oWM_RESET                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; bMKR_D[3]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 102        ; 3        ; bWM_PIO35                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 121        ; 3        ; bWM_PIO20                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 123        ; 3        ; bWM_PIO21                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 126        ; 3        ; oFLASH_HOLD                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 134        ; 3        ; iPEX_PIN13                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 136        ; 4        ; iPEX_PIN25                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 143        ; 4        ; bWM_PIO2                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 145        ; 4        ; bWM_PIO4                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 147        ; 4        ; bPEX_PIN30                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 156        ; 4        ; bPEX_PIN42                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 172        ; 4        ; bPEX_PIN46                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; oHDMI_TX[0]                     ; output ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; bMKR_D[5]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; bMKR_D[4]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 103        ; 3        ; bWM_PIO31                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 122        ; 3        ; bWM_PIO18                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 124        ; 3        ; oWM_RX                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 127        ; 3        ; oFLASH_WP                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 135        ; 3        ; iPEX_PIN11                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 137        ; 4        ; iPEX_PIN23                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 144        ; 4        ; bWM_PIO29                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 146        ; 4        ; bWM_PIO1                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 149        ; 4        ; bPEX_RST                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 157        ; 4        ; bPEX_PIN28                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 166        ; 4        ; bPEX_PIN47                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 167        ; 4        ; bPEX_PIN45                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------+
; SDC pin name                  ; PLL_inst|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                            ;
; Compensate clock              ; clock1                                                                            ;
; Compensated input/output pins ; --                                                                                ;
; Switchover type               ; --                                                                                ;
; Input frequency 0             ; 48.0 MHz                                                                          ;
; Input frequency 1             ; --                                                                                ;
; Nominal PFD frequency         ; 24.0 MHz                                                                          ;
; Nominal VCO frequency         ; 600.0 MHz                                                                         ;
; VCO post scale K counter      ; 2                                                                                 ;
; VCO frequency control         ; Auto                                                                              ;
; VCO phase shift step          ; 208 ps                                                                            ;
; VCO multiply                  ; --                                                                                ;
; VCO divide                    ; --                                                                                ;
; Freq min lock                 ; 24.0 MHz                                                                          ;
; Freq max lock                 ; 52.02 MHz                                                                         ;
; M VCO Tap                     ; 0                                                                                 ;
; M Initial                     ; 1                                                                                 ;
; M value                       ; 25                                                                                ;
; N value                       ; 2                                                                                 ;
; Charge pump current           ; setting 1                                                                         ;
; Loop filter resistance        ; setting 24                                                                        ;
; Loop filter capacitance       ; setting 0                                                                         ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                ;
; Bandwidth type                ; Medium                                                                            ;
; Real time reconfigurable      ; Off                                                                               ;
; Scan chain MIF file           ; --                                                                                ;
; Preserve PLL counter order    ; Off                                                                               ;
; PLL location                  ; PLL_1                                                                             ;
; Inclk0 signal                 ; iCLK                                                                              ;
; Inclk1 signal                 ; --                                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                                     ;
; Inclk1 signal type            ; --                                                                                ;
+-------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 5    ; 2   ; 120.0 MHz        ; 0 (0 ps)      ; 9.00 (208 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 25   ; 12  ; 100.0 MHz        ; 180 (5000 ps) ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 4       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; oSAM_INT        ; Missing drive strength and slew rate ;
; oSDRAM_CLK      ; Missing drive strength               ;
; oSDRAM_ADDR[0]  ; Missing drive strength               ;
; oSDRAM_ADDR[1]  ; Missing drive strength               ;
; oSDRAM_ADDR[2]  ; Missing drive strength               ;
; oSDRAM_ADDR[3]  ; Missing drive strength               ;
; oSDRAM_ADDR[4]  ; Missing drive strength               ;
; oSDRAM_ADDR[5]  ; Missing drive strength               ;
; oSDRAM_ADDR[6]  ; Missing drive strength               ;
; oSDRAM_ADDR[7]  ; Missing drive strength               ;
; oSDRAM_ADDR[8]  ; Missing drive strength               ;
; oSDRAM_ADDR[9]  ; Missing drive strength               ;
; oSDRAM_ADDR[10] ; Missing drive strength               ;
; oSDRAM_ADDR[11] ; Missing drive strength               ;
; oSDRAM_BA[0]    ; Missing drive strength               ;
; oSDRAM_BA[1]    ; Missing drive strength               ;
; oSDRAM_CASn     ; Missing drive strength               ;
; oSDRAM_CKE      ; Missing drive strength               ;
; oSDRAM_CSn      ; Missing drive strength               ;
; oSDRAM_DQM[0]   ; Missing drive strength               ;
; oSDRAM_DQM[1]   ; Missing drive strength               ;
; oSDRAM_RASn     ; Missing drive strength               ;
; oSDRAM_WEn      ; Missing drive strength               ;
; oFLASH_SCK      ; Missing drive strength               ;
; oFLASH_CS       ; Missing drive strength               ;
; bSDRAM_DQ[0]    ; Missing drive strength               ;
; bSDRAM_DQ[1]    ; Missing drive strength               ;
; bSDRAM_DQ[2]    ; Missing drive strength               ;
; bSDRAM_DQ[3]    ; Missing drive strength               ;
; bSDRAM_DQ[4]    ; Missing drive strength               ;
; bSDRAM_DQ[5]    ; Missing drive strength               ;
; bSDRAM_DQ[6]    ; Missing drive strength               ;
; bSDRAM_DQ[7]    ; Missing drive strength               ;
; bSDRAM_DQ[8]    ; Missing drive strength               ;
; bSDRAM_DQ[9]    ; Missing drive strength               ;
; bSDRAM_DQ[10]   ; Missing drive strength               ;
; bSDRAM_DQ[11]   ; Missing drive strength               ;
; bSDRAM_DQ[12]   ; Missing drive strength               ;
; bSDRAM_DQ[13]   ; Missing drive strength               ;
; bSDRAM_DQ[14]   ; Missing drive strength               ;
; bSDRAM_DQ[15]   ; Missing drive strength               ;
; bMKR_AREF       ; Missing drive strength               ;
; bMKR_A[3]       ; Missing drive strength               ;
; bMKR_A[4]       ; Missing drive strength               ;
; bMKR_A[5]       ; Missing drive strength               ;
; bMKR_A[6]       ; Missing drive strength               ;
; bMKR_D[5]       ; Missing drive strength               ;
; bMKR_D[9]       ; Missing drive strength               ;
; bMKR_D[10]      ; Missing drive strength               ;
; bMKR_D[11]      ; Missing drive strength               ;
; bMKR_D[12]      ; Missing drive strength               ;
; bMKR_D[13]      ; Missing drive strength               ;
; bMKR_D[14]      ; Missing drive strength               ;
; bPEX_RST        ; Missing drive strength               ;
; bPEX_PIN6       ; Missing drive strength               ;
; bPEX_PIN8       ; Missing drive strength               ;
; bPEX_PIN10      ; Missing drive strength               ;
; bPEX_PIN12      ; Missing drive strength               ;
; bPEX_PIN14      ; Missing drive strength               ;
; bPEX_PIN16      ; Missing drive strength               ;
; bPEX_PIN20      ; Missing drive strength               ;
; bPEX_PIN28      ; Missing drive strength               ;
; bPEX_PIN30      ; Missing drive strength               ;
; bPEX_PIN32      ; Missing drive strength               ;
; bPEX_PIN42      ; Missing drive strength               ;
; bPEX_PIN44      ; Missing drive strength               ;
; bPEX_PIN45      ; Missing drive strength               ;
; bPEX_PIN46      ; Missing drive strength               ;
; bPEX_PIN47      ; Missing drive strength               ;
; bPEX_PIN48      ; Missing drive strength               ;
; bPEX_PIN49      ; Missing drive strength               ;
; bPEX_PIN51      ; Missing drive strength               ;
; bWM_PIO1        ; Missing drive strength               ;
; bWM_PIO2        ; Missing drive strength               ;
; bWM_PIO3        ; Missing drive strength               ;
; bWM_PIO4        ; Missing drive strength               ;
; bWM_PIO5        ; Missing drive strength               ;
; bWM_PIO7        ; Missing drive strength               ;
; bWM_PIO8        ; Missing drive strength               ;
; bWM_PIO18       ; Missing drive strength               ;
; bWM_PIO20       ; Missing drive strength               ;
; bWM_PIO21       ; Missing drive strength               ;
; bWM_PIO27       ; Missing drive strength               ;
; bWM_PIO28       ; Missing drive strength               ;
; bWM_PIO29       ; Missing drive strength               ;
; bWM_PIO31       ; Missing drive strength               ;
; bWM_PIO34       ; Missing drive strength               ;
; bWM_PIO35       ; Missing drive strength               ;
; bWM_PIO36       ; Missing drive strength and slew rate ;
; oWM_RX          ; Missing drive strength               ;
; oWM_RESET       ; Missing drive strength and slew rate ;
; bHDMI_SDA       ; Missing drive strength and slew rate ;
; bHDMI_SCL       ; Missing drive strength and slew rate ;
; bMIPI_SDA       ; Missing drive strength and slew rate ;
; bMIPI_SCL       ; Missing drive strength and slew rate ;
; bMIPI_GP[0]     ; Missing drive strength               ;
; bMIPI_GP[1]     ; Missing drive strength               ;
; oFLASH_MOSI     ; Missing drive strength               ;
; iFLASH_MISO     ; Missing drive strength               ;
; oFLASH_HOLD     ; Missing drive strength               ;
; oFLASH_WP       ; Missing drive strength               ;
; bMKR_A[0]       ; Missing drive strength               ;
; bMKR_A[1]       ; Missing drive strength               ;
; bMKR_A[2]       ; Missing drive strength               ;
; bMKR_D[0]       ; Missing drive strength               ;
; bMKR_D[1]       ; Missing drive strength               ;
; bMKR_D[2]       ; Missing drive strength               ;
; bMKR_D[3]       ; Missing drive strength               ;
; bMKR_D[4]       ; Missing drive strength               ;
; bMKR_D[6]       ; Missing drive strength               ;
; bMKR_D[7]       ; Missing drive strength               ;
; bMKR_D[8]       ; Missing drive strength               ;
+-----------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MKRVIDOR4000_top                                                                                                                       ; 170 (2)     ; 105 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 138  ; 0            ; 65 (2)       ; 19 (0)            ; 86 (0)           ; |MKRVIDOR4000_top                                                                                                                                                                                                                                                                                                                                            ; MKRVIDOR4000_top                  ; work         ;
;    |MyDesign:MyDesign_inst|                                                                                                             ; 18 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 15 (0)           ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst                                                                                                                                                                                                                                                                                                                     ; MyDesign                          ; work         ;
;       |JTAG:inst4|                                                                                                                      ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|JTAG:inst4                                                                                                                                                                                                                                                                                                          ; JTAG                              ; JTAG         ;
;          |sld_virtual_jtag:virtual_jtag_0|                                                                                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0                                                                                                                                                                                                                                                                          ; sld_virtual_jtag                  ; work         ;
;             |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                                                                       ; sld_virtual_jtag_basic            ; work         ;
;       |lpm_counter:inst|                                                                                                                ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|lpm_counter:inst                                                                                                                                                                                                                                                                                                    ; lpm_counter                       ; work         ;
;          |cntr_53g:auto_generated|                                                                                                      ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|lpm_counter:inst|cntr_53g:auto_generated                                                                                                                                                                                                                                                                            ; cntr_53g                          ; work         ;
;    |SYSTEM_PLL:PLL_inst|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_top|SYSTEM_PLL:PLL_inst                                                                                                                                                                                                                                                                                                                        ; SYSTEM_PLL                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_top|SYSTEM_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                ; altpll                            ; work         ;
;          |SYSTEM_PLL_altpll:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_top|SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                               ; SYSTEM_PLL_altpll                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 19 (0)            ; 71 (0)           ; |MKRVIDOR4000_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 19 (0)            ; 71 (0)           ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 19 (0)            ; 71 (0)           ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 19 (0)            ; 71 (0)           ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 136 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 19 (0)            ; 67 (0)           ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 136 (93)    ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (35)      ; 19 (18)           ; 67 (41)          ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; iRESETn         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iSAM_INT        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; oSAM_INT        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_CASn     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_CSn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_RASn     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oSDRAM_WEn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; iPEX_PIN11      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iPEX_PIN13      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iPEX_PIN23      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iPEX_PIN25      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iPEX_PIN31      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iPEX_PIN33      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iWM_PIO32       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iWM_TX          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_TX[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_TX[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_TX[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; iHDMI_HPD       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iMIPI_D[0]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iMIPI_D[1]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iMIPI_CLK       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; oFLASH_SCK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oFLASH_CS       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[10]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bSDRAM_DQ[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_AREF       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_A[3]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_A[4]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_A[5]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_A[6]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[5]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[9]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[10]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[11]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[12]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[13]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[14]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_RST        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN6       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN8       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN10      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN12      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN14      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN16      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN20      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN28      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN30      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN32      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN42      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN44      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN45      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN46      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN47      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN48      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN49      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bPEX_PIN51      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO1        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO2        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO3        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO4        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO5        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO7        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO8        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO18       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO20       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO21       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO27       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO28       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO29       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO31       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO34       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO35       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bWM_PIO36       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; oWM_RX          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; oWM_RESET       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bHDMI_SDA       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bHDMI_SCL       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMIPI_SDA       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMIPI_SCL       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMIPI_GP[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMIPI_GP[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; oFLASH_MOSI     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; iFLASH_MISO     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; oFLASH_HOLD     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; oFLASH_WP       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_A[0]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_A[1]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_A[2]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[0]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[1]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[2]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[3]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[4]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[6]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[7]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; bMKR_D[8]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; iCLK            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_TX[0](n)  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_TX[1](n)  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_TX[2](n)  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; oHDMI_CLK(n)    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; iMIPI_D[0](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iMIPI_D[1](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; iMIPI_CLK(n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; iRESETn             ;                   ;         ;
; iSAM_INT            ;                   ;         ;
; iPEX_PIN11          ;                   ;         ;
; iPEX_PIN13          ;                   ;         ;
; iPEX_PIN23          ;                   ;         ;
; iPEX_PIN25          ;                   ;         ;
; iPEX_PIN31          ;                   ;         ;
; iPEX_PIN33          ;                   ;         ;
; iWM_PIO32           ;                   ;         ;
; iWM_TX              ;                   ;         ;
; iHDMI_HPD           ;                   ;         ;
; iMIPI_D[0]          ;                   ;         ;
; iMIPI_D[1]          ;                   ;         ;
; iMIPI_CLK           ;                   ;         ;
; bSDRAM_DQ[0]        ;                   ;         ;
; bSDRAM_DQ[1]        ;                   ;         ;
; bSDRAM_DQ[2]        ;                   ;         ;
; bSDRAM_DQ[3]        ;                   ;         ;
; bSDRAM_DQ[4]        ;                   ;         ;
; bSDRAM_DQ[5]        ;                   ;         ;
; bSDRAM_DQ[6]        ;                   ;         ;
; bSDRAM_DQ[7]        ;                   ;         ;
; bSDRAM_DQ[8]        ;                   ;         ;
; bSDRAM_DQ[9]        ;                   ;         ;
; bSDRAM_DQ[10]       ;                   ;         ;
; bSDRAM_DQ[11]       ;                   ;         ;
; bSDRAM_DQ[12]       ;                   ;         ;
; bSDRAM_DQ[13]       ;                   ;         ;
; bSDRAM_DQ[14]       ;                   ;         ;
; bSDRAM_DQ[15]       ;                   ;         ;
; bMKR_AREF           ;                   ;         ;
; bMKR_A[3]           ;                   ;         ;
; bMKR_A[4]           ;                   ;         ;
; bMKR_A[5]           ;                   ;         ;
; bMKR_A[6]           ;                   ;         ;
; bMKR_D[5]           ;                   ;         ;
; bMKR_D[9]           ;                   ;         ;
; bMKR_D[10]          ;                   ;         ;
; bMKR_D[11]          ;                   ;         ;
; bMKR_D[12]          ;                   ;         ;
; bMKR_D[13]          ;                   ;         ;
; bMKR_D[14]          ;                   ;         ;
; bPEX_RST            ;                   ;         ;
; bPEX_PIN6           ;                   ;         ;
; bPEX_PIN8           ;                   ;         ;
; bPEX_PIN10          ;                   ;         ;
; bPEX_PIN12          ;                   ;         ;
; bPEX_PIN14          ;                   ;         ;
; bPEX_PIN16          ;                   ;         ;
; bPEX_PIN20          ;                   ;         ;
; bPEX_PIN28          ;                   ;         ;
; bPEX_PIN30          ;                   ;         ;
; bPEX_PIN32          ;                   ;         ;
; bPEX_PIN42          ;                   ;         ;
; bPEX_PIN44          ;                   ;         ;
; bPEX_PIN45          ;                   ;         ;
; bPEX_PIN46          ;                   ;         ;
; bPEX_PIN47          ;                   ;         ;
; bPEX_PIN48          ;                   ;         ;
; bPEX_PIN49          ;                   ;         ;
; bPEX_PIN51          ;                   ;         ;
; bWM_PIO1            ;                   ;         ;
; bWM_PIO2            ;                   ;         ;
; bWM_PIO3            ;                   ;         ;
; bWM_PIO4            ;                   ;         ;
; bWM_PIO5            ;                   ;         ;
; bWM_PIO7            ;                   ;         ;
; bWM_PIO8            ;                   ;         ;
; bWM_PIO18           ;                   ;         ;
; bWM_PIO20           ;                   ;         ;
; bWM_PIO21           ;                   ;         ;
; bWM_PIO27           ;                   ;         ;
; bWM_PIO28           ;                   ;         ;
; bWM_PIO29           ;                   ;         ;
; bWM_PIO31           ;                   ;         ;
; bWM_PIO34           ;                   ;         ;
; bWM_PIO35           ;                   ;         ;
; bWM_PIO36           ;                   ;         ;
; oWM_RX              ;                   ;         ;
; oWM_RESET           ;                   ;         ;
; bHDMI_SDA           ;                   ;         ;
; bHDMI_SCL           ;                   ;         ;
; bMIPI_SDA           ;                   ;         ;
; bMIPI_SCL           ;                   ;         ;
; bMIPI_GP[0]         ;                   ;         ;
; bMIPI_GP[1]         ;                   ;         ;
; oFLASH_MOSI         ;                   ;         ;
; iFLASH_MISO         ;                   ;         ;
; oFLASH_HOLD         ;                   ;         ;
; oFLASH_WP           ;                   ;         ;
; bMKR_A[0]           ;                   ;         ;
; bMKR_A[1]           ;                   ;         ;
; bMKR_A[2]           ;                   ;         ;
; bMKR_D[0]           ;                   ;         ;
; bMKR_D[1]           ;                   ;         ;
; bMKR_D[2]           ;                   ;         ;
; bMKR_D[3]           ;                   ;         ;
; bMKR_D[4]           ;                   ;         ;
; bMKR_D[6]           ;                   ;         ;
; bMKR_D[7]           ;                   ;         ;
; bMKR_D[8]           ;                   ;         ;
; iCLK                ;                   ;         ;
; iMIPI_D[0](n)       ;                   ;         ;
; iMIPI_D[1](n)       ;                   ;         ;
; iMIPI_CLK(n)        ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                            ; PLL_1              ; 15      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y15_N0     ; 90      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                             ; JTAG_X1_Y15_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; iCLK                                                                                                                                                                                                                                                                                                                                                     ; PIN_E2             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; FF_X8_Y12_N21      ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                      ; LCCOMB_X10_Y13_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                      ; LCCOMB_X9_Y12_N16  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1         ; LCCOMB_X11_Y13_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                         ; LCCOMB_X12_Y12_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~2                           ; LCCOMB_X11_Y12_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~18              ; LCCOMB_X12_Y13_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~9               ; LCCOMB_X12_Y13_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~10      ; LCCOMB_X10_Y11_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~10 ; LCCOMB_X11_Y11_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; FF_X8_Y12_N3       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; FF_X8_Y12_N19      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; FF_X9_Y12_N15      ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0               ; LCCOMB_X8_Y12_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; FF_X10_Y13_N31     ; 23      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                   ; LCCOMB_X11_Y13_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1          ; 15      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                  ; JTAG_X1_Y15_N0 ; 90      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 135 / 47,787 ( < 1 % ) ;
; C16 interconnects     ; 3 / 1,804 ( < 1 % )    ;
; C4 interconnects      ; 32 / 31,272 ( < 1 % )  ;
; Direct links          ; 56 / 47,787 ( < 1 % )  ;
; Global clocks         ; 3 / 20 ( 15 % )        ;
; Local interconnects   ; 125 / 15,408 ( < 1 % ) ;
; R24 interconnects     ; 0 / 1,775 ( 0 % )      ;
; R4 interconnects      ; 44 / 41,310 ( < 1 % )  ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.33) ; Number of LABs  (Total = 15) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 0                            ;
; 3                                           ; 2                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 2                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 3                            ;
; 16                                          ; 5                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.60) ; Number of LABs  (Total = 15) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 5                            ;
; 1 Clock                            ; 13                           ;
; 1 Clock enable                     ; 3                            ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.47) ; Number of LABs  (Total = 15) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 4.00) ; Number of LABs  (Total = 15) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 4                            ;
; 2                                               ; 0                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 1                            ;
; 9                                               ; 0                            ;
; 10                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.00) ; Number of LABs  (Total = 15) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 1                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 2                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 2                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 1                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                            ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 138          ; 0            ; 138          ; 0            ; 0            ; 142       ; 138          ; 0            ; 142       ; 142       ; 0            ; 7            ; 0            ; 4            ; 97           ; 0            ; 7            ; 97           ; 4            ; 0            ; 80           ; 7            ; 0            ; 0            ; 0            ; 0            ; 0            ; 142       ; 127          ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 142          ; 4            ; 142          ; 142          ; 0         ; 4            ; 142          ; 0         ; 0         ; 142          ; 135          ; 142          ; 138          ; 45           ; 142          ; 135          ; 45           ; 138          ; 142          ; 62           ; 135          ; 142          ; 142          ; 142          ; 142          ; 142          ; 0         ; 15           ; 142          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; iRESETn             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iSAM_INT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oSAM_INT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_ADDR[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_BA[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_BA[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_CASn         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_CKE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_CSn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_DQM[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_DQM[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_RASn         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oSDRAM_WEn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iPEX_PIN11          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN13          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN23          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN25          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN31          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN33          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iWM_PIO32           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iWM_TX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; oHDMI_TX[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oHDMI_TX[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oHDMI_TX[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oHDMI_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iHDMI_HPD           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; iMIPI_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iMIPI_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iMIPI_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oFLASH_SCK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oFLASH_CS           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bSDRAM_DQ[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_AREF           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_A[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_A[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_A[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_A[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_RST            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN6           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN8           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN10          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN12          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN14          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN16          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN20          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN28          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN30          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN32          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN42          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN44          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN45          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN46          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN47          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN48          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN49          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bPEX_PIN51          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO1            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO3            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO4            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO5            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO7            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO8            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO18           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO20           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO21           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO27           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO28           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO29           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO31           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO34           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO35           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bWM_PIO36           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oWM_RX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oWM_RESET           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bHDMI_SDA           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bHDMI_SCL           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMIPI_SDA           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMIPI_SCL           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMIPI_GP[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMIPI_GP[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oFLASH_MOSI         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iFLASH_MISO         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oFLASH_HOLD         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oFLASH_WP           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_A[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_A[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_A[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; bMKR_D[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iCLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oHDMI_TX[0](n)      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oHDMI_TX[1](n)      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oHDMI_TX[2](n)      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; oHDMI_CLK(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iMIPI_D[0](n)       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iMIPI_D[1](n)       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; iMIPI_CLK(n)        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; 0.018             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10CL016YU256C8G for design "MKRVIDOR4000"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15564): Compensate clock of PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" has been set to clock1 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 51
Info (15535): Implemented PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[1] port File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of 180 degrees (5000 ps) for SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3] port File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 51
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YU256C8G is compatible
    Info (176445): Device 10CL010YU256C8G is compatible
    Info (176445): Device 10CL025YU256C8G is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (176674): Following 7 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "oHDMI_TX[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "oHDMI_TX[0](n)" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 97
    Warning (176118): Pin "oHDMI_TX[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "oHDMI_TX[1](n)" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 97
    Warning (176118): Pin "oHDMI_TX[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "oHDMI_TX[2](n)" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 97
    Warning (176118): Pin "oHDMI_CLK" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "oHDMI_CLK(n)" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 98
    Warning (176118): Pin "iMIPI_D[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "iMIPI_D[0](n)" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 106
    Warning (176118): Pin "iMIPI_D[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "iMIPI_D[1](n)" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 106
    Warning (176118): Pin "iMIPI_CLK" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "iMIPI_CLK(n)" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 107
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MKRVIDOR4000.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: iCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register MyDesign:MyDesign_inst|lpm_counter:inst|cntr_53g:auto_generated|counter_reg_bit[0] is being clocked by iCLK
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833
    Warning (332056): Node: PLL_inst|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1) File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1) File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" output port clk[3] feeds output pin "oSDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 51
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "bWM_PIO16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bWM_PIO17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bWM_PIO24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bWM_PIO25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iWM_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iWM_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "panel_en" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.30 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 2 pins must use external clamping diodes.
    Info (169178): Pin oFLASH_MOSI uses I/O standard 3.3-V LVTTL at C1 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 115
    Info (169178): Pin iFLASH_MISO uses I/O standard 3.3-V LVTTL at H2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 116
Warning (169177): 91 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin iRESETn uses I/O standard 3.3-V LVTTL at E1 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 25
    Info (169178): Pin iSAM_INT uses I/O standard 3.3-V LVCMOS at L16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 26
    Info (169178): Pin iPEX_PIN11 uses I/O standard 3.3-V LVTTL at T8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 51
    Info (169178): Pin iPEX_PIN13 uses I/O standard 3.3-V LVTTL at R8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 53
    Info (169178): Pin iPEX_PIN23 uses I/O standard 3.3-V LVTTL at T9 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 57
    Info (169178): Pin iPEX_PIN25 uses I/O standard 3.3-V LVTTL at R9 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 58
    Info (169178): Pin iPEX_PIN31 uses I/O standard 3.3-V LVTTL at A9 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 61
    Info (169178): Pin iPEX_PIN33 uses I/O standard 3.3-V LVTTL at B9 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 63
    Info (169178): Pin iWM_PIO32 uses I/O standard 3.3-V LVTTL at J13 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 88
    Info (169178): Pin iWM_TX uses I/O standard 3.3-V LVTTL at E15 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 92
    Info (169178): Pin iHDMI_HPD uses I/O standard 3.3-V LVTTL at M16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 103
    Info (169178): Pin bSDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at A2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at B4 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at B3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at A3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at A4 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at A5 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at B5 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at A6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at F8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at C8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at E7 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at E8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at E6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at D8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at D6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bSDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at B6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169178): Pin bMKR_AREF uses I/O standard 3.3-V LVTTL at B1 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 42
    Info (169178): Pin bMKR_A[3] uses I/O standard 3.3-V LVTTL at D1 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169178): Pin bMKR_A[4] uses I/O standard 3.3-V LVTTL at D3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169178): Pin bMKR_A[5] uses I/O standard 3.3-V LVTTL at F3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169178): Pin bMKR_A[6] uses I/O standard 3.3-V LVTTL at G2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169178): Pin bMKR_D[5] uses I/O standard 3.3-V LVTTL at T2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[9] uses I/O standard 3.3-V LVTTL at F15 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[10] uses I/O standard 3.3-V LVTTL at C16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[11] uses I/O standard 3.3-V LVTTL at C15 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[12] uses I/O standard 3.3-V LVTTL at B16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[13] uses I/O standard 3.3-V LVTTL at C11 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[14] uses I/O standard 3.3-V LVTTL at A13 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bPEX_RST uses I/O standard 3.3-V LVTTL at T12 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 47
    Info (169178): Pin bPEX_PIN6 uses I/O standard 3.3-V LVTTL at P8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 48
    Info (169178): Pin bPEX_PIN8 uses I/O standard 3.3-V LVTTL at L7 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 49
    Info (169178): Pin bPEX_PIN10 uses I/O standard 3.3-V LVTTL at N8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 50
    Info (169178): Pin bPEX_PIN12 uses I/O standard 3.3-V LVTTL at M8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 52
    Info (169178): Pin bPEX_PIN14 uses I/O standard 3.3-V LVTTL at L8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 54
    Info (169178): Pin bPEX_PIN16 uses I/O standard 3.3-V LVTTL at M10 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 55
    Info (169178): Pin bPEX_PIN20 uses I/O standard 3.3-V LVTTL at N12 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 56
    Info (169178): Pin bPEX_PIN28 uses I/O standard 3.3-V LVTTL at T13 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 59
    Info (169178): Pin bPEX_PIN30 uses I/O standard 3.3-V LVTTL at R12 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 60
    Info (169178): Pin bPEX_PIN32 uses I/O standard 3.3-V LVTTL at F13 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 62
    Info (169178): Pin bPEX_PIN42 uses I/O standard 3.3-V LVTTL at R13 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 64
    Info (169178): Pin bPEX_PIN44 uses I/O standard 3.3-V LVTTL at P14 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 65
    Info (169178): Pin bPEX_PIN45 uses I/O standard 3.3-V LVTTL at T15 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 66
    Info (169178): Pin bPEX_PIN46 uses I/O standard 3.3-V LVTTL at R14 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 67
    Info (169178): Pin bPEX_PIN47 uses I/O standard 3.3-V LVTTL at T14 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 68
    Info (169178): Pin bPEX_PIN48 uses I/O standard 3.3-V LVTTL at F14 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 69
    Info (169178): Pin bPEX_PIN49 uses I/O standard 3.3-V LVTTL at D16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 70
    Info (169178): Pin bPEX_PIN51 uses I/O standard 3.3-V LVTTL at D15 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 71
    Info (169178): Pin bWM_PIO1 uses I/O standard 3.3-V LVTTL at T11 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 74
    Info (169178): Pin bWM_PIO2 uses I/O standard 3.3-V LVTTL at R10 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 75
    Info (169178): Pin bWM_PIO3 uses I/O standard 3.3-V LVTTL at P11 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 76
    Info (169178): Pin bWM_PIO4 uses I/O standard 3.3-V LVTTL at R11 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 77
    Info (169178): Pin bWM_PIO5 uses I/O standard 3.3-V LVTTL at N6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 78
    Info (169178): Pin bWM_PIO7 uses I/O standard 3.3-V LVTTL at P6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 79
    Info (169178): Pin bWM_PIO8 uses I/O standard 3.3-V LVTTL at N5 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 80
    Info (169178): Pin bWM_PIO18 uses I/O standard 3.3-V LVTTL at T5 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 81
    Info (169178): Pin bWM_PIO20 uses I/O standard 3.3-V LVTTL at R5 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 82
    Info (169178): Pin bWM_PIO21 uses I/O standard 3.3-V LVTTL at R6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 83
    Info (169178): Pin bWM_PIO27 uses I/O standard 3.3-V LVTTL at N9 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 84
    Info (169178): Pin bWM_PIO28 uses I/O standard 3.3-V LVTTL at N11 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 85
    Info (169178): Pin bWM_PIO29 uses I/O standard 3.3-V LVTTL at T10 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 86
    Info (169178): Pin bWM_PIO31 uses I/O standard 3.3-V LVTTL at T4 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 87
    Info (169178): Pin bWM_PIO34 uses I/O standard 3.3-V LVTTL at M6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 89
    Info (169178): Pin bWM_PIO35 uses I/O standard 3.3-V LVTTL at R4 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 90
    Info (169178): Pin oWM_RX uses I/O standard 3.3-V LVTTL at T6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 93
    Info (169178): Pin bMIPI_GP[0] uses I/O standard 3.3-V LVTTL at M7 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 110
    Info (169178): Pin bMIPI_GP[1] uses I/O standard 3.3-V LVTTL at P9 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 110
    Info (169178): Pin oFLASH_HOLD uses I/O standard 3.3-V LVTTL at R7 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 117
    Info (169178): Pin oFLASH_WP uses I/O standard 3.3-V LVTTL at T7 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 120
    Info (169178): Pin bMKR_A[0] uses I/O standard 3.3-V LVTTL at C2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169178): Pin bMKR_A[1] uses I/O standard 3.3-V LVTTL at C3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169178): Pin bMKR_A[2] uses I/O standard 3.3-V LVTTL at C6 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169178): Pin bMKR_D[0] uses I/O standard 3.3-V LVTTL at G1 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[1] uses I/O standard 3.3-V LVTTL at N3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[2] uses I/O standard 3.3-V LVTTL at P3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[3] uses I/O standard 3.3-V LVTTL at R3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[4] uses I/O standard 3.3-V LVTTL at T3 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[6] uses I/O standard 3.3-V LVTTL at G16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[7] uses I/O standard 3.3-V LVTTL at G15 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin bMKR_D[8] uses I/O standard 3.3-V LVTTL at F16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169178): Pin iCLK uses I/O standard 3.3-V LVTTL at E2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 24
Warning (169203): PCI-clamp diode is not supported in this mode. The following 2 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin oFLASH_MOSI uses I/O standard 3.3-V LVTTL at C1 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 115
    Info (169178): Pin iFLASH_MISO uses I/O standard 3.3-V LVTTL at H2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 116
Warning (169064): Following 87 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin bSDRAM_DQ[0] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[1] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[2] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[3] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[4] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[5] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[6] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[7] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[8] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[9] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[10] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[11] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[12] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[13] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[14] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bSDRAM_DQ[15] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Info (169065): Pin bMKR_AREF has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 42
    Info (169065): Pin bMKR_A[3] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169065): Pin bMKR_A[4] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169065): Pin bMKR_A[5] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169065): Pin bMKR_A[6] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169065): Pin bMKR_D[5] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[9] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[10] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[11] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[12] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[13] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[14] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bPEX_RST has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 47
    Info (169065): Pin bPEX_PIN6 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 48
    Info (169065): Pin bPEX_PIN8 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 49
    Info (169065): Pin bPEX_PIN10 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 50
    Info (169065): Pin bPEX_PIN12 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 52
    Info (169065): Pin bPEX_PIN14 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 54
    Info (169065): Pin bPEX_PIN16 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 55
    Info (169065): Pin bPEX_PIN20 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 56
    Info (169065): Pin bPEX_PIN28 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 59
    Info (169065): Pin bPEX_PIN30 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 60
    Info (169065): Pin bPEX_PIN32 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 62
    Info (169065): Pin bPEX_PIN42 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 64
    Info (169065): Pin bPEX_PIN44 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 65
    Info (169065): Pin bPEX_PIN45 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 66
    Info (169065): Pin bPEX_PIN46 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 67
    Info (169065): Pin bPEX_PIN47 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 68
    Info (169065): Pin bPEX_PIN48 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 69
    Info (169065): Pin bPEX_PIN49 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 70
    Info (169065): Pin bPEX_PIN51 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 71
    Info (169065): Pin bWM_PIO1 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 74
    Info (169065): Pin bWM_PIO2 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 75
    Info (169065): Pin bWM_PIO3 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 76
    Info (169065): Pin bWM_PIO4 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 77
    Info (169065): Pin bWM_PIO5 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 78
    Info (169065): Pin bWM_PIO7 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 79
    Info (169065): Pin bWM_PIO8 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 80
    Info (169065): Pin bWM_PIO18 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 81
    Info (169065): Pin bWM_PIO20 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 82
    Info (169065): Pin bWM_PIO21 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 83
    Info (169065): Pin bWM_PIO27 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 84
    Info (169065): Pin bWM_PIO28 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 85
    Info (169065): Pin bWM_PIO29 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 86
    Info (169065): Pin bWM_PIO31 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 87
    Info (169065): Pin bWM_PIO34 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 89
    Info (169065): Pin bWM_PIO35 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 90
    Info (169065): Pin bWM_PIO36 has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 91
    Info (169065): Pin oWM_RX has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 93
    Info (169065): Pin oWM_RESET has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 94
    Info (169065): Pin bHDMI_SDA has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 100
    Info (169065): Pin bHDMI_SCL has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 101
    Info (169065): Pin bMIPI_SDA has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 108
    Info (169065): Pin bMIPI_SCL has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 109
    Info (169065): Pin bMIPI_GP[0] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 110
    Info (169065): Pin bMIPI_GP[1] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 110
    Info (169065): Pin oFLASH_MOSI has no output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 115
    Info (169065): Pin iFLASH_MISO has no output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 116
    Info (169065): Pin oFLASH_HOLD has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 117
    Info (169065): Pin oFLASH_WP has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 120
    Info (169065): Pin bMKR_A[0] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169065): Pin bMKR_A[1] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169065): Pin bMKR_A[2] has a permanently disabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Info (169065): Pin bMKR_D[0] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[1] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[2] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[3] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[4] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[6] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[7] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Info (169065): Pin bMKR_D[8] has a permanently enabled output enable File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
Info (144001): Generated suppressed messages file F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/output_files/MKRVIDOR4000.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 5248 megabytes
    Info: Processing ended: Fri Dec 03 09:27:35 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/output_files/MKRVIDOR4000.fit.smsg.


