// Seed: 3371898528
module module_0;
  reg [1  -  -1 : -1] id_1;
  wire id_2;
  assign id_1 = 1 << 1 && (id_2);
  wire id_3;
  genvar id_4;
  initial begin : LABEL_0
    @(posedge id_2) id_1 <= 1;
    $signed(79);
    ;
  end
  tri1 id_5 = -1'b0;
  for (id_6 = id_5; id_2; id_1 = -1) begin : LABEL_1
    wire id_7;
    wire id_8;
  end
  wire id_9, id_10;
  assign module_1.id_0 = 0;
  wire id_11, id_12, id_13;
  logic [1 : -1 'b0] id_14;
endmodule
module module_1 (
    output supply1 id_0
);
  logic id_2 = -1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
