// Seed: 3117684191
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output uwire id_8
);
  assign id_0 = 1'b0;
  wire id_10;
  module_0(
      id_6, id_0, id_4, id_1, id_4, id_5
  );
  wire id_11;
  wire id_12;
endmodule
