
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036997                       # Number of seconds simulated
sim_ticks                                 36996614466                       # Number of ticks simulated
final_tick                               563962977651                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 256552                       # Simulator instruction rate (inst/s)
host_op_rate                                   323452                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2869251                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908788                       # Number of bytes of host memory used
host_seconds                                 12894.17                       # Real time elapsed on the host
sim_insts                                  3308021289                       # Number of instructions simulated
sim_ops                                    4170651121                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2404480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       540416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1053696                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4004224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1520512                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1520512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18785                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4222                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8232                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31283                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11879                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11879                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64991893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14607174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28480876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108232174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41098679                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41098679                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41098679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64991893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14607174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28480876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149330853                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88720899                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31090726                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25268203                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120369                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13039078                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129802                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280243                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90067                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31198059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172467880                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31090726                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15410045                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37924559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11397608                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7215399                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15278085                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85567715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47643156     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333700      3.90%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686573      3.14%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550767      7.66%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1765720      2.06%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279807      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654586      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925375      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18728031     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85567715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350433                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943937                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32636710                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7024365                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36472158                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246891                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9187589                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311061                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42439                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206189660                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82893                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9187589                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35025139                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1488667                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2006593                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34274158                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3585567                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198923922                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32753                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488679                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113448                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1881                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278517003                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928681055                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928681055                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107821454                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41066                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23269                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9824830                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18538106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9455527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149305                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3145775                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188105498                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149415144                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295049                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64990567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198552403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85567715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746163                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884945                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30171512     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18263920     21.34%     56.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12004054     14.03%     70.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851138     10.34%     80.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7604397      8.89%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942957      4.61%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3373637      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633293      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722807      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85567715                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874033     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177260     14.44%     85.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176572     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124496846     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127236      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14833926      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7940602      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149415144                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684103                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1227871                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008218                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385920921                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253136307                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145613347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150643015                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560611                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7304138                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2815                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          649                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2429751                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9187589                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         621172                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82288                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188145091                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411056                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18538106                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9455527                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23059                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          649                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191408                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460943                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147043877                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13919620                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371265                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21652330                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745827                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7732710                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657376                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145709646                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145613347                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94893125                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267897911                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641252                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354214                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65336521                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125396                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76380126                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30152190     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20955432     27.44%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8525955     11.16%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792943      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3921289      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1593479      2.09%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1895267      2.48%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949457      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3594114      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76380126                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3594114                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260931968                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385485455                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3153184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.887209                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.887209                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127130                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127130                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661499802                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201261797                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190261022                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88720899                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        33254524                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27149950                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2218858                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14144818                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        13111600                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3445732                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97654                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34430585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             180633273                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           33254524                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16557332                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39181710                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11571723                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5479183                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16772903                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       871700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     88426022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49244312     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3228654      3.65%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4830381      5.46%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3336416      3.77%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2334890      2.64%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2275583      2.57%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1382882      1.56%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2931455      3.32%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18861449     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     88426022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374822                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035972                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35398615                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5720842                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37425579                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       546756                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9334229                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5588004                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     216388971                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9334229                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37396409                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         515106                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2339941                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35934166                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2906167                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     209940302                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1213336                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       988611                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    294506841                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    977279829                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    977279829                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181350610                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       113156193                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37864                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18075                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8619818                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19255598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9845785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116730                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3287594                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195641956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        156289877                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       310197                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65173630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    199528021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     88426022                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767465                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914326                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31808046     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17519116     19.81%     55.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12930931     14.62%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8475453      9.58%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8453735      9.56%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4098800      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3633856      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       678216      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       827869      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88426022                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851757     71.27%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168835     14.13%     85.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174538     14.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130744164     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1974179      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18016      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15366194      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8187324      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     156289877                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761590                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1195130                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    402511100                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    260852099                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151985367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157485007                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       490180                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7471409                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6538                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2351968                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9334229                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         265996                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51014                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195678051                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       747586                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19255598                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9845785                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18075                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1351190                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1207367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2558557                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153441333                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14363075                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2848541                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22362238                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21809026                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7999163                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729484                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152050810                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151985367                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         98493843                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        279833466                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713073                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105442643                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129973315                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65704979                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2236653                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     79091793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172459                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30449104     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22554243     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8514654     10.77%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4774891      6.04%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4057118      5.13%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1813662      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1737906      2.20%     93.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1180847      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4009368      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     79091793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105442643                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129973315                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19278001                       # Number of memory references committed
system.switch_cpus1.commit.loads             11784184                       # Number of loads committed
system.switch_cpus1.commit.membars              18016                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18857754                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117009506                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2688273                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4009368                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270760719                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400696821                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 294877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105442643                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129973315                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105442643                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841414                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841414                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188476                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188476                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       689148916                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211438077                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198844391                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36032                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88720899                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32034457                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26072439                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2139201                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13678794                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12634282                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3298533                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94467                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35417093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174969708                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32034457                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15932815                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36771092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10983161                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5799241                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17312843                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       859981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86794850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.483127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        50023758     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1981414      2.28%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2590515      2.98%     62.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3893607      4.49%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3787363      4.36%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2876155      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1713318      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2560546      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17368174     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86794850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361070                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.972136                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36586778                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5678315                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35445669                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       276946                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8807140                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5423477                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209340425                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8807140                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38526169                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1059713                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1797773                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33738006                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2866042                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203242399                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          824                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1239140                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       900059                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    283156020                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    946574781                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    946574781                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176115712                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107040283                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        43031                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        24217                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8097947                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18845644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9987909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       192669                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3317764                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188916622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152179177                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283275                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61423239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    186827312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86794850                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896677                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30260830     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19049828     21.95%     56.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12307010     14.18%     70.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8380386      9.66%     80.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7841048      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4184884      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3078934      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       923485      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       768445      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86794850                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         747324     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153958     14.25%     83.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       179075     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126627132     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2150146      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17192      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15028018      9.88%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8356689      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152179177                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.715257                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1080365                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392516841                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250381532                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147910839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153259542                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       515075                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7223445                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2327                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          882                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2538434                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          476                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8807140                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         626045                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       101183                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188957461                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1290981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18845644                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9987909                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23642                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         76763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          882                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1310201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1204456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2514657                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149271309                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14146858                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2907865                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22319207                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20908284                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8172349                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682482                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147950431                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147910839                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95035793                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        266886265                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.667148                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356091                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103143349                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126767748                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62189976                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2174461                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77987710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151046                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30160950     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22368186     28.68%     67.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8236904     10.56%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4715133      6.05%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3940412      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1948789      2.50%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1919449      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       825028      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3872859      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77987710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103143349                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126767748                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19071665                       # Number of memory references committed
system.switch_cpus2.commit.loads             11622197                       # Number of loads committed
system.switch_cpus2.commit.membars              17192                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18181441                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114264010                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2586617                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3872859                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263072575                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386727212                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1926049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103143349                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126767748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103143349                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860171                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860171                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162560                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162560                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671744200                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204282695                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193341984                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34384                       # number of misc regfile writes
system.l20.replacements                         18800                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727317                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29040                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.045351                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.324022                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.317528                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3662.698839                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6322.659611                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023957                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000910                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357685                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617447                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53927                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53927                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19884                       # number of Writeback hits
system.l20.Writeback_hits::total                19884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53927                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53927                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53927                       # number of overall hits
system.l20.overall_hits::total                  53927                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18785                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18799                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18785                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18799                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18785                       # number of overall misses
system.l20.overall_misses::total                18799                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1432717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2528974495                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2530407212                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1432717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2528974495                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2530407212                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1432717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2528974495                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2530407212                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72712                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72726                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72712                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72726                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72712                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72726                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258348                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258491                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258348                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258348                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134627.335374                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134603.288047                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134627.335374                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134603.288047                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134627.335374                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134603.288047                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3537                       # number of writebacks
system.l20.writebacks::total                     3537                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18785                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18799                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18785                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18799                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18785                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18799                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2352038531                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2353340628                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2352038531                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2353340628                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2352038531                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2353340628                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258348                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258491                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258348                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258348                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125208.332766                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125184.351721                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125208.332766                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125184.351721                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125208.332766                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125184.351721                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4239                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317963                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14479                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.960287                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.923038                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.633872                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1959.506854                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.832180                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7782.104056                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046867                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001527                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.191358                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759971                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30597                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30597                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9975                       # number of Writeback hits
system.l21.Writeback_hits::total                 9975                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30597                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30597                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30597                       # number of overall hits
system.l21.overall_hits::total                  30597                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4222                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4239                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4222                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4239                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4222                       # number of overall misses
system.l21.overall_misses::total                 4239                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2264411                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    534287841                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      536552252                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2264411                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    534287841                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       536552252                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2264411                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    534287841                       # number of overall miss cycles
system.l21.overall_miss_latency::total      536552252                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34819                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34836                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9975                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9975                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34819                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34836                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34819                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34836                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121256                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121684                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121256                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121684                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121256                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121684                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 126548.517527                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 126575.195093                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 126548.517527                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 126575.195093                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 126548.517527                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 126575.195093                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2740                       # number of writebacks
system.l21.writebacks::total                     2740                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4222                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4239                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4222                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4239                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4222                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4239                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    494513498                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    496619050                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    494513498                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    496619050                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    494513498                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    496619050                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121256                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121684                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121256                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121684                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121256                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121684                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117127.782568                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 117154.765275                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 117127.782568                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 117154.765275                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 117127.782568                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 117154.765275                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8245                       # number of replacements
system.l22.tagsinuse                     12287.977132                       # Cycle average of tags in use
system.l22.total_refs                          594717                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20533                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.963960                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          940.256303                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.805610                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3793.155215                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7544.760004                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076518                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000798                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308688                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.613994                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        45700                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  45700                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26654                       # number of Writeback hits
system.l22.Writeback_hits::total                26654                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        45700                       # number of demand (read+write) hits
system.l22.demand_hits::total                   45700                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        45700                       # number of overall hits
system.l22.overall_hits::total                  45700                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8227                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8240                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8232                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8245                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8232                       # number of overall misses
system.l22.overall_misses::total                 8245                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1379527                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1006850511                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1008230038                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       361076                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       361076                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1379527                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1007211587                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1008591114                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1379527                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1007211587                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1008591114                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53927                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53940                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26654                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26654                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53932                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53945                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53932                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53945                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152558                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152762                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152637                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152841                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152637                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152841                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 106117.461538                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 122383.677039                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 122358.014320                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 72215.200000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 72215.200000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 106117.461538                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 122353.205418                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 122327.606307                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 106117.461538                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 122353.205418                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 122327.606307                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5602                       # number of writebacks
system.l22.writebacks::total                     5602                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8227                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8240                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8232                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8245                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8232                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8245                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1255593                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    929336447                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    930592040                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       314426                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       314426                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1255593                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    929650873                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    930906466                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1255593                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    929650873                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    930906466                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152558                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152762                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152637                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152841                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152637                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152841                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96584.076923                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 112961.765771                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 112935.927184                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 62885.200000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 62885.200000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 96584.076923                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 112931.349976                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 112905.575015                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 96584.076923                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 112931.349976                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 112905.575015                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995433                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015285685                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042828.340040                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995433                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15278068                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15278068                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15278068                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15278068                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15278068                       # number of overall hits
system.cpu0.icache.overall_hits::total       15278068                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1736363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1736363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15278085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15278085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15278085                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15278085                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15278085                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15278085                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       102139                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       102139                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72712                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563599                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72968                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.558697                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516060                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483940                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571170                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571170                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22706                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563875                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563875                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563875                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563875                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158017                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158017                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158017                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8973080556                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8973080556                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8973080556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8973080556                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8973080556                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8973080556                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17721892                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17721892                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17721892                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17721892                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014728                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014728                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008916                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008916                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008916                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008916                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56785.539252                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56785.539252                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56785.539252                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56785.539252                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56785.539252                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56785.539252                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19884                       # number of writebacks
system.cpu0.dcache.writebacks::total            19884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85305                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85305                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85305                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85305                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72712                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72712                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72712                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72712                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2957371748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2957371748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2957371748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2957371748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2957371748                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2957371748                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40672.402740                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40672.402740                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40672.402740                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40672.402740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40672.402740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40672.402740                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.999465                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018069169                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198853.496760                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.999465                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025640                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740384                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16772883                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16772883                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16772883                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16772883                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16772883                       # number of overall hits
system.cpu1.icache.overall_hits::total       16772883                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2522555                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2522555                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2522555                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2522555                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2522555                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2522555                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16772903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16772903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16772903                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16772903                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16772903                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16772903                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126127.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126127.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126127.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2298430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2298430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2298430                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135201.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34819                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164797527                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35075                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4698.432701                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.133961                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.866039                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902867                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097133                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10934159                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10934159                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7457785                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7457785                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18044                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18044                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18016                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18391944                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18391944                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18391944                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18391944                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        70003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        70003                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        70003                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         70003                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        70003                       # number of overall misses
system.cpu1.dcache.overall_misses::total        70003                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2359321622                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2359321622                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2359321622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2359321622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2359321622                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2359321622                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11004162                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11004162                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7457785                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7457785                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18461947                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18461947                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18461947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18461947                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006362                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33703.150179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33703.150179                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33703.150179                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33703.150179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33703.150179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33703.150179                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9975                       # number of writebacks
system.cpu1.dcache.writebacks::total             9975                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35184                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35184                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35184                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35184                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34819                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34819                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34819                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34819                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34819                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    774277104                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    774277104                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    774277104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    774277104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    774277104                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    774277104                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22237.201068                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22237.201068                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22237.201068                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22237.201068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22237.201068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22237.201068                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996595                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015467102                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2047312.705645                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996595                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17312826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17312826                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17312826                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17312826                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17312826                       # number of overall hits
system.cpu2.icache.overall_hits::total       17312826                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1716924                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1716924                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1716924                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1716924                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1716924                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1716924                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17312843                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17312843                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17312843                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17312843                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17312843                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17312843                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 100995.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 100995.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 100995.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 100995.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 100995.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 100995.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1392641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1392641                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1392641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1392641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1392641                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1392641                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 107126.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 107126.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 107126.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 107126.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 107126.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 107126.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53932                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173896747                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54188                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3209.137577                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.219762                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.780238                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911015                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088985                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10765621                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10765621                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7409173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7409173                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18159                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18159                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17192                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17192                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18174794                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18174794                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18174794                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18174794                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       136090                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       136090                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4872                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4872                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       140962                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        140962                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       140962                       # number of overall misses
system.cpu2.dcache.overall_misses::total       140962                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6230475305                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6230475305                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    506830827                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    506830827                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6737306132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6737306132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6737306132                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6737306132                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10901711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10901711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7414045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7414045                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17192                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17192                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18315756                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18315756                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18315756                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18315756                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012483                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012483                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000657                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000657                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007696                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007696                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007696                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007696                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45782.021493                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45782.021493                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 104029.315887                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104029.315887                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47795.193967                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47795.193967                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47795.193967                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47795.193967                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2129068                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 81887.230769                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26654                       # number of writebacks
system.cpu2.dcache.writebacks::total            26654                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82163                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82163                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4867                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4867                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        87030                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        87030                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        87030                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        87030                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53927                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53927                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53932                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53932                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53932                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53932                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1390506894                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1390506894                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       366076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       366076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1390872970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1390872970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1390872970                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1390872970                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25784.985147                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25784.985147                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73215.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73215.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25789.382370                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25789.382370                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25789.382370                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25789.382370                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
