Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/27-openroad-globalplacement/viterbi_decoder.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 20
[INFO] Setting input delay to: 20
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 18 input buffers.
[INFO RSZ-0028] Inserted 9 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       807
      100 |      66 |       0 |             0 |       707
      200 |     139 |       1 |             1 |       607
      300 |     220 |       1 |             2 |       507
      400 |     299 |       7 |             6 |       407
      500 |     391 |      14 |            12 |       307
      600 |     484 |      18 |            15 |       207
      700 |     493 |      18 |           102 |       107
      800 |     531 |      38 |           174 |         7
    final |     531 |      38 |           174 |         0
---------------------------------------------------------
[INFO RSZ-0034] Found 165 slew violations.
[INFO RSZ-0035] Found 9 fanout violations.
[INFO RSZ-0038] Inserted 38 buffers in 174 nets.
[INFO RSZ-0039] Resized 531 instances.
Placement Analysis
---------------------------------
total displacement       2595.8 u
average displacement        2.1 u
max displacement           10.6 u
original HPWL           11545.3 u
legalized HPWL          14166.9 u
delta HPWL                   23 %

[INFO DPL-0020] Mirrored 287 instances
[INFO DPL-0021] HPWL before           14166.9 u
[INFO DPL-0022] HPWL after            13802.8 u
[INFO DPL-0023] HPWL delta               -2.6 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               110     412.90
  Tap cell                                313     391.63
  Timing Repair Buffer                     65     354.09
  Inverter                                165     619.34
  Sequential cell                         166    4162.74
  Multi-Input combinational cell          430    3589.69
  Total                                  1249    9530.39
Writing OpenROAD database to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/31-openroad-repairdesignpostgpl/viterbi_decoder.odb'…
Writing netlist to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/31-openroad-repairdesignpostgpl/viterbi_decoder.nl.v'…
Writing powered netlist to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/31-openroad-repairdesignpostgpl/viterbi_decoder.pnl.v'…
Writing layout to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/31-openroad-repairdesignpostgpl/viterbi_decoder.def'…
Writing timing constraints to '/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/31-openroad-repairdesignpostgpl/viterbi_decoder.sdc'…
