#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Nov 26 17:55:17 2016
# Process ID: 9620
# Current directory: F:/Keon/University/Senior_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9548 F:\Keon\University\Senior_Design\Senior_Design.xpr
# Log file: F:/Keon/University/Senior_Design/vivado.log
# Journal file: F:/Keon/University/Senior_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7k70tfbv676-1 F:/Keon/University/Senior_Design/Senior_Design.xpr
INFO: [Project 1-313] Project file moved from 'H:/Senior_Design' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xc7k70tfbv676-1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado_Webpack/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 725.633 ; gain = 76.668
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:04:40 . Memory (MB): peak = 778.074 ; gain = 570.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:04:41 . Memory (MB): peak = 787.199 ; gain = 580.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:04:41 . Memory (MB): peak = 787.199 ; gain = 580.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:41 ; elapsed = 00:04:50 . Memory (MB): peak = 1073.156 ; gain = 865.961
6 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1073.156 ; gain = 332.324
set_property top clk_divider [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:05:28 . Memory (MB): peak = 1086.469 ; gain = 879.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_divider' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-614] signal 'clk_by_2' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:42]
WARNING: [Synth 8-614] signal 'clk_by_4' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:57]
WARNING: [Synth 8-614] signal 'clk_by_8' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:72]
WARNING: [Synth 8-3848] Net fifo_read_clk in module/entity clk_divider does not have driver. [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-3331] design clk_divider has unconnected port fifo_read_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:05:28 . Memory (MB): peak = 1100.254 ; gain = 893.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:05:28 . Memory (MB): peak = 1100.254 ; gain = 893.059
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1151.934 ; gain = 65.465
set_property top FIFO [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 49.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:01:56 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1151.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1151.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.875 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:04:30 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1155.875 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:06:44 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.875 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:08:51 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
set_property top FIFO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=128)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 49.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:11:50 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /clk_divider_tb/fpga_clk was not found in the design.
WARNING: Simulation object /clk_divider_tb/divided_clk was not found in the design.
WARNING: Simulation object /clk_divider_tb/fifo_read_clk was not found in the design.
WARNING: Simulation object /clk_divider_tb/clk_sel was not found in the design.
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1155.875 ; gain = 0.000
add_wave {{/FIFO_tb/write_clk}} {{/FIFO_tb/read_clk}} {{/FIFO_tb/rst}} {{/FIFO_tb/data_in}} {{/FIFO_tb/data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1164.953 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=128)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:14:22 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1164.953 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=128)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:37:43 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.953 ; gain = 0.000
set_property top clk_divider [current_fileset]
update_compile_order -fileset sources_1
set_property top clk_divider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:38:23 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" Line 65
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" Line 66
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 47
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 48
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 51
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 52
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 62
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 70
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 77
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 85
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 92
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 95
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 96
step
Stopped at time : 255 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 104
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" Line 83
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" Line 63
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" Line 64
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 47
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 48
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 49
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 50
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 62
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 70
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 77
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 85
step
Stopped at time : 260 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 92
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.625 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:45:47 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 49.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:46:59 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1171.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.625 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd} 93
run all
Stopped at time : 10 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 93
run all
Stopped at time : 20 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 93
step
Stopped at time : 20 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 94
step
Stopped at time : 20 ns : File "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" Line 107
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1173.559 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:49:41 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1173.559 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 18:51:09 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:26 ; elapsed = 01:02:24 . Memory (MB): peak = 1173.559 ; gain = 966.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_divider' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-614] signal 'clk_by_2' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:44]
WARNING: [Synth 8-614] signal 'clk_by_4' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:59]
WARNING: [Synth 8-614] signal 'clk_by_8' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:74]
ERROR: [Synth 8-27] else clause after check for clock not supported [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:98]
ERROR: [Synth 8-285] failed synthesizing module 'clk_divider' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:26 ; elapsed = 01:02:25 . Memory (MB): peak = 1180.871 ; gain = 973.676
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:34 ; elapsed = 01:04:14 . Memory (MB): peak = 1180.871 ; gain = 973.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_divider' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-614] signal 'clk_by_2' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:44]
WARNING: [Synth 8-614] signal 'clk_by_4' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:59]
WARNING: [Synth 8-614] signal 'clk_by_8' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:35 ; elapsed = 01:04:15 . Memory (MB): peak = 1185.809 ; gain = 978.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:35 ; elapsed = 01:04:15 . Memory (MB): peak = 1185.809 ; gain = 978.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.707 ; gain = 81.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1262.707 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:05:49 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:14:53 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:19 ; elapsed = 01:22:00 . Memory (MB): peak = 1262.707 ; gain = 1055.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_divider' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-3848] Net divided_clk in module/entity clk_divider does not have driver. [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-3331] design clk_divider has unconnected port divided_clk
WARNING: [Synth 8-3331] design clk_divider has unconnected port clk_sel[1]
WARNING: [Synth 8-3331] design clk_divider has unconnected port clk_sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:20 ; elapsed = 01:22:00 . Memory (MB): peak = 1262.707 ; gain = 1055.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:20 ; elapsed = 01:22:00 . Memory (MB): peak = 1262.707 ; gain = 1055.512
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1262.707 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:35 ; elapsed = 01:27:26 . Memory (MB): peak = 1262.707 ; gain = 1055.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_divider' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-3848] Net divided_clk in module/entity clk_divider does not have driver. [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-3331] design clk_divider has unconnected port divided_clk
WARNING: [Synth 8-3331] design clk_divider has unconnected port clk_sel[1]
WARNING: [Synth 8-3331] design clk_divider has unconnected port clk_sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:36 ; elapsed = 01:27:27 . Memory (MB): peak = 1262.707 ; gain = 1055.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:36 ; elapsed = 01:27:27 . Memory (MB): peak = 1262.707 ; gain = 1055.512
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.906 ; gain = 12.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1274.906 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd, line 41. Unresolved signal "read_counter" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 49.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:27:00 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1274.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1274.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'clk_divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj clk_divider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_divider_tb_behav xil_defaultlib.clk_divider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider_tb
Built simulation snapshot clk_divider_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/clk_divider_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:34:38 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_divider_tb_behav -key {Behavioral:sim_1:Functional:clk_divider_tb} -tclbatch {clk_divider_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source clk_divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
set_property top FIFO [current_fileset]
update_compile_order -fileset sources_1
set_property top FIFO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=128)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:38:15 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /clk_divider_tb/clk_sel was not found in the design.
WARNING: Simulation object /clk_divider_tb/fpga_clk was not found in the design.
WARNING: Simulation object /clk_divider_tb/divided_clk was not found in the design.
WARNING: Simulation object /clk_divider_tb/fifo_read_clk was not found in the design.
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
add_wave {{/FIFO_tb/write_clk}} {{/FIFO_tb/read_clk}} {{/FIFO_tb/rst}} {{/FIFO_tb/data_in}} {{/FIFO_tb/data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/FIFO_tb/fifo_pm/write_address}} {{/FIFO_tb/fifo_pm/read_address}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1274.906 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:40:24 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:43 ; elapsed = 01:48:40 . Memory (MB): peak = 1274.906 ; gain = 1067.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:43 ; elapsed = 01:48:40 . Memory (MB): peak = 1274.906 ; gain = 1067.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:44 ; elapsed = 01:48:40 . Memory (MB): peak = 1274.906 ; gain = 1067.711
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.414 ; gain = 16.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1291.414 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:47:31 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:09 ; elapsed = 01:52:54 . Memory (MB): peak = 1291.414 ; gain = 1084.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
WARNING: [Synth 8-614] signal 'read_address' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:09 ; elapsed = 01:52:55 . Memory (MB): peak = 1291.414 ; gain = 1084.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:09 ; elapsed = 01:52:55 . Memory (MB): peak = 1291.414 ; gain = 1084.219
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.324 ; gain = 2.910
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:22 ; elapsed = 01:54:38 . Memory (MB): peak = 1294.324 ; gain = 1087.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:22 ; elapsed = 01:54:39 . Memory (MB): peak = 1294.324 ; gain = 1087.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:22 ; elapsed = 01:54:39 . Memory (MB): peak = 1294.324 ; gain = 1087.129
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.051 ; gain = 2.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1297.051 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:51:39 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.051 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 19:56:05 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:51 ; elapsed = 02:01:28 . Memory (MB): peak = 1297.051 ; gain = 1089.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
WARNING: [Synth 8-614] signal 'read_address' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:51 ; elapsed = 02:01:28 . Memory (MB): peak = 1297.051 ; gain = 1089.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:51 ; elapsed = 02:01:29 . Memory (MB): peak = 1297.051 ; gain = 1089.855
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.883 ; gain = 8.832
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:16 ; elapsed = 02:08:04 . Memory (MB): peak = 1305.883 ; gain = 1098.688
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near elsif [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:55]
ERROR: [Synth 8-2715] syntax error near then [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:55]
ERROR: [Synth 8-2715] syntax error near if [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:58]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:16 ; elapsed = 02:08:05 . Memory (MB): peak = 1305.883 ; gain = 1098.688
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:20 ; elapsed = 02:08:19 . Memory (MB): peak = 1305.883 ; gain = 1098.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
ERROR: [Synth 8-27] else clause after check for clock not supported [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:55]
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
ERROR: [Synth 8-285] failed synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:20 ; elapsed = 02:08:20 . Memory (MB): peak = 1305.883 ; gain = 1098.688
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1305.883 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:06:33 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:38 ; elapsed = 02:13:35 . Memory (MB): peak = 1305.883 ; gain = 1098.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:38 ; elapsed = 02:13:36 . Memory (MB): peak = 1305.883 ; gain = 1098.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:38 ; elapsed = 02:13:36 . Memory (MB): peak = 1305.883 ; gain = 1098.688
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1311.719 ; gain = 5.836
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:50 ; elapsed = 02:14:32 . Memory (MB): peak = 1311.719 ; gain = 1104.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:51 ; elapsed = 02:14:32 . Memory (MB): peak = 1311.719 ; gain = 1104.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:51 ; elapsed = 02:14:32 . Memory (MB): peak = 1311.719 ; gain = 1104.523
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1317.238 ; gain = 5.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:10:22 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd, line 34. Unresolved signal "read_address" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 50.836 ; gain = 0.043
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:20:04 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1317.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1317.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:22:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:29:47 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:32:24 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
save_wave_config {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:37:31 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:39:24 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:42:00 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1317.238 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 20:47:25 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:31 ; elapsed = 02:57:13 . Memory (MB): peak = 1317.238 ; gain = 1110.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:21]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:32 ; elapsed = 02:57:14 . Memory (MB): peak = 1317.238 ; gain = 1110.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:32 ; elapsed = 02:57:14 . Memory (MB): peak = 1317.238 ; gain = 1110.043
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[0]'. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[1]'. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close [ open F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd w ]
add_files F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:12:03 ; elapsed = 03:58:09 . Memory (MB): peak = 1385.449 ; gain = 1178.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:21]
ERROR: [Synth 8-78] a value must be associated with generic mem_size [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:9]
ERROR: [Synth 8-78] a value must be associated with generic mem_width [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:10]
ERROR: [Synth 8-285] failed synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:03 ; elapsed = 03:58:09 . Memory (MB): peak = 1385.449 ; gain = 1178.254
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property top logic_analyser [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:12:07 ; elapsed = 03:58:24 . Memory (MB): peak = 1385.449 ; gain = 1178.254
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'logic_analyser' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:08 ; elapsed = 03:58:25 . Memory (MB): peak = 1385.449 ; gain = 1178.254
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:12:12 ; elapsed = 03:58:52 . Memory (MB): peak = 1385.449 ; gain = 1178.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:16]
INFO: [Synth 8-3491] module 'clk_generator' declared at 'F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:27' bound to instance 'u_clk_gen' of component 'clk_generator' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:45]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
WARNING: [Synth 8-614] signal 'clk_by_2' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:44]
WARNING: [Synth 8-614] signal 'clk_by_4' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:59]
WARNING: [Synth 8-614] signal 'clk_by_8' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:36]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:7' bound to instance 'u_fifo' of component 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:21]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:37]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (2#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (3#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:12 ; elapsed = 03:58:53 . Memory (MB): peak = 1385.449 ; gain = 1178.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:12:12 ; elapsed = 03:58:53 . Memory (MB): peak = 1385.449 ; gain = 1178.254
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.816 ; gain = 21.367
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd w ]
add_files -fileset sim_1 F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd
update_compile_order -fileset sim_1
set_property top logic_analyser_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.816 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FIFO_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo_tb
Built simulation snapshot FIFO_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/FIFO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:09:23 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
set_property top logic_analyser_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
ERROR: [VRFC 10-91] clk_sel is not declared [F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:33]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 49.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:11:53 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1406.816 ; gain = 0.000
save_wave_config {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
set_property xsim.view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.816 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:18:18 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.816 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:22:47 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1406.816 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:24:04 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:26:07 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
set_property -name {xsim.simulate.runtime} -value {5us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1406.816 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:28:29 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 600 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 10 us
run 50 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 us
save_wave_config {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.816 ; gain = 0.000
current_sim simulation_32
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-716] formal port divided_clk of mode inout cannot be associated with actual port divided_clk of mode out [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:36]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit logic_analyser_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 49.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:38:32 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1406.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1406.816 ; gain = 0.000
run 500 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 50 us
set_property -name {xsim.simulate.runtime} -value {50us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:42:52 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1406.816 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:44:30 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 50.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:47:09 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1406.816 ; gain = 0.000
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:14 ; elapsed = 04:57:07 . Memory (MB): peak = 1406.816 ; gain = 1199.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:16]
INFO: [Synth 8-3491] module 'clk_generator' declared at 'F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:45]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:15]
WARNING: [Synth 8-614] signal 'clk_by_2' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:25]
WARNING: [Synth 8-614] signal 'clk_by_4' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:40]
WARNING: [Synth 8-614] signal 'clk_by_8' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:15]
	Parameter mem_size bound to: 32 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
	Parameter mem_size bound to: 32 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:35]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (2#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (3#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:14 ; elapsed = 04:57:07 . Memory (MB): peak = 1406.816 ; gain = 1199.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:15 ; elapsed = 04:57:07 . Memory (MB): peak = 1406.816 ; gain = 1199.621
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.730 ; gain = 39.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1446.730 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 22:55:48 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:49 ; elapsed = 05:06:50 . Memory (MB): peak = 1446.730 ; gain = 1239.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:16]
INFO: [Synth 8-3491] module 'clk_generator' declared at 'F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'u_clk_gen' of component 'clk_generator' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:45]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:15]
WARNING: [Synth 8-614] signal 'clk_by_2' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:25]
WARNING: [Synth 8-614] signal 'clk_by_4' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:40]
WARNING: [Synth 8-614] signal 'clk_by_8' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd:15]
	Parameter mem_size bound to: 32 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:5' bound to instance 'u_fifo' of component 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
	Parameter mem_size bound to: 32 - type: integer 
	Parameter mem_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:35]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (2#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (3#1) [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:50 ; elapsed = 05:06:50 . Memory (MB): peak = 1446.730 ; gain = 1239.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:50 ; elapsed = 05:06:50 . Memory (MB): peak = 1446.730 ; gain = 1239.535
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hi_muxsel'. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fpga_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_ports fpga_clk]'. [F:/Keon/University/Senior_Design/xem7001.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'divided_clk'. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:577]
CRITICAL WARNING: [Common 17-69] Command failed: 'B4' is not a valid site or package pin name. [F:/Keon/University/Senior_Design/xem7001.xdc:578]
WARNING: [Vivado 12-584] No ports matched 'clk_sel[2]'. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_sel[3]'. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[*]'. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Keon/University/Senior_Design/xem7001.xdc:581]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Keon/University/Senior_Design/xem7001.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.570 ; gain = 1.840
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1448.570 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/clk_divider_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/FIFO_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'logic_analyser_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
"xvhdl -m64 --relax -prj logic_analyser_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Keon/University/Senior_Design/Senior_Design.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado_Webpack/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [F:/Keon/University/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=32,mem_width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav/xsim.dir/logic_analyser_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 23:13:21 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Keon/University/Senior_Design/Senior_Design.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "logic_analyser_tb_behav -key {Behavioral:sim_1:Functional:logic_analyser_tb} -tclbatch {logic_analyser_tb.tcl} -view {F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg} -view {F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Keon/University/Senior_Design/FIFO_tb_behav.wcfg
WARNING: Simulation object /FIFO_tb/rst was not found in the design.
WARNING: Simulation object /FIFO_tb/data_in was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/fifo_mem was not found in the design.
WARNING: Simulation object /FIFO_tb/data_out was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/read_address was not found in the design.
WARNING: Simulation object /FIFO_tb/read_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/write_clk was not found in the design.
WARNING: Simulation object /FIFO_tb/fifo_pm/write_address was not found in the design.
open_wave_config F:/Keon/University/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'logic_analyser_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.570 ; gain = 0.000
current_sim simulation_32
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 23:23:11 2016...
