[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of ADR431BRZ-REEL7 production of ANALOG DEVICES from the text: Ultralow Noise XFET Voltage References \nwith Current Sink and Source Capability  \nData Sheet ADR430 /ADR431 /ADR433 /ADR434 /ADR435  \n \n Rev.  N Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent  or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2003– 2018 Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \nLow noise (0.1 Hz to 10.0  Hz): 3.5 µV p -p at 2.500 V output   \nNo external capacitor required  \nLow temperature coefficient  \nA grade: 10 ppm/°C maximum  \nB grade: 3 ppm/°C maximum  \nLoad regulation: 15 ppm/mA  \nLine regulation:  20 ppm/V  \nWide operating range \nADR430 : 4.1 V to 18 V  \nADR431 : 4.5 V to 18 V  \nADR433 : 5.0 V to 18 V  \nADR434 : 6.1 V to 18 V  \nADR435 : 7.0 V to 18 V  \nHigh output source and sink current: 30 mA and − 20 mA   \nWide temperature range: −40°C to +125°C  \nAPPLICATIONS  \nPrecision data acquisition systems  \nHigh resolu tion data converters \nMedical instruments \nIndustrial process control systems Optical control circuits  \nPrecision instruments  PIN CONFIGURATIONS  \nNOTES\n1. NIC = NOT INTERNAL LY CONNECTED.\n    THIS PIN IS NOT CONNECTED INTERNAL LY.\n2. DNC = DO NOT CONNEC T. DO NOT CONNECT TO THIS PIN.ADR430/ADR431\nADR433/ADR434\nADR435\n04500-0011\n2\n3\n4VIN\nNIC\nGNDDNC 8\n7\n6\n5COM P\nVOUT\nTRIMDNC\n(Not to Scale)TOP VIEW\n \nFigure 1. 8-Lead MSOP (RM -8) \nADR430/ADR431\nADR433/ADR434\nADR435\nTOP VIEW\n(Not to Scale)DNC 1\nVIN\nVOUT2\nNIC 3\nGND 4DNC\nCOM P\nTRIM8\n7\n65\n04500-041NOTES\n1. NIC = NOT INTERNAL LY CONNECTED.\n    THIS PIN IS NOT CONNECTED INTERNAL LY.\n2. DNC = DO NOT CONNEC T. DO NOT CONNECT TO THIS PIN. \nFigure 2. 8-Lead SOIC_N (R -8) \n \nGENERAL DESCRIPTION  \nThe ADR430 /ADR431/ ADR433 /ADR434 /ADR4351 series is a \nfamily of XFET ® voltage references featuring low noise, high \naccuracy, and low temperature drift performance. Using Analog \nDevices, Inc., temperature drift curvature correction and e xtra \nimplanted junction FET (XFET ) technology,  voltage change vs. \ntemperature nonlinearity in the ADR430 /ADR431 /ADR433 / \nADR434 /ADR435  is minimized.  \nThe XFET references operate at lower current (800 µA) and \nlower supply  voltage headroom (2 V) than buried Zener \nreferences.  Buried Zener references require more than 5 V of \nheadroom for operation.  The ADR430/ ADR431 /ADR433 / \nADR434 /ADR435  XFET references are low noise solutions for \n5 V systems.  \nThe ADR430 /ADR431/ ADR433 /ADR434 /ADR435  family  has \nthe capability to source up to 30 mA of output cur rent and sink \nup to − 20 mA. It also comes with a trim terminal to adjust the \noutput voltage over a ±0.5% range w ithout compromising \nperformance.  \n1 Protected by U.S. Patent Number 5,838,192.  The ADR430 /ADR431/ ADR433 /ADR434 /ADR435  are \navailable in 8 -lead MSOP and 8 -lead narrow SOIC package s. All \nversions are specified over the extended industrial temperature \nrange of − 40°C to +125°C.  \nTable 1. Selection Guide  \nModel  Output  \nVoltage (V)  Initial Accuracy \n(mV)  Temperature  \nCoefficient  \n(ppm/°C)  \nADR430A  2.048 ±3 10 \nADR430B  2.048 ±1 3 \nADR431A  2.500 ±3 10 \nADR431B  2.500 ±1 3 \nADR433A  3.000  ±4 10 \nADR433B  3.000 ±1.5 3 \nADR434A  4.096 ±5 10 \nADR434B  4.096 ±1.5 3 \nADR435A  5.000 ±6 10 \nADR435B  5.000 ±2 3 \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 2  of 23 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nPin Configurations  ........................................................................... 1 \nGeneral Description  ......................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 4 \nADR430 Electrical Characteristics  ............................................. 4 \nADR431 Electrical Characteristics  ............................................. 5 \nADR433 Electrical C haracteristics  ............................................. 6 \nADR434 Electrical Characteristics  ............................................. 7 \nADR435 Electrical Characteristics  ............................................. 8 \nAbsolute Maximum Ratings  ............................................................ 9 \nThermal Resistance  ...................................................................... 9 \nESD Caution  .................................................................................. 9 \nPin Configurations and Function Descriptions  ......................... 10 \nTypical Performance Characteristics  ........................................... 11 \nTheory of Operation  ...................................................................... 16 \nBasic Voltage Reference Connectio ns ...................................... 16 Noise Performance  ..................................................................... 16 \nHigh Frequency Noise  ............................................................... 16 \nTurn -On Settling Time  .............................................................. 17 \nApplications Information  .............................................................. 18 \nOutput Adjustment  .................................................................... 18 \nReference for Converters in Optical Network Control \nCircuits  ......................................................................................... 18 \nHigh Voltage Floating Current Source  .................................... 18 \nKelvin Connection  ..................................................................... 18 \nDual Polarity References  ........................................................... 19 \nProgrammable Current Source  ................................................ 19 \nProgrammable DAC Reference Voltage  .................................. 20 \nPrecision Voltage Reference for Data Converters  .................. 20 \nPrecision Boosted Output Regulator  ....................................... 21 \nOutline Dimensions  ....................................................................... 22 \nOrdering Guide  .......................................................................... 23 \n \n \nREVISION HISTORY  \n2/2018— Rev. M to Rev. N  \nChanged V O to V OUT and ADR43x to ADR430/ADR431/ \nADR433/ADR434/ADR435  ......................................... Throughout  \nChanges to Figure 1 , Figure 2 , and General Description  \nSection  ................................................................................................ 1 \nChanges to Output Current Capacity  Parameter  and Trim \nRange Parameter , Table 2  ................................................................. 4 \nChanges to Output Current Capacity  Parameter  and Trim \nRange Parameter , Table 3  ................................................................. 5 \nChanges to Output Current Capacity  Parameter  and Trim \nRange Parameter , Table 4  ................................................................. 6 \nChanges to Output Current Capacity  Parameter  and Trim \nRange Parameter , Table 5  ................................................................. 7 \nChanges to Output Current Capacity  Parameter  and Trim \nRange Parameter , Table 6  ................................................................. 8 \nAdded Pin Configuration and Function Descriptions Section, \nFigure 3,  Figure 4,  and Table 9; Renumbered Sequentially  ....... 10 \nChanges to Figure 14 and Figure 16  ............................................. 12 \nChanges to Figure 19 Caption and Figure 21 Caption  .............. 13 \nChanges to Theory of Operation Section, Figure 32, Noise \nPerformance Section, and High Frequency Noise Section  ....... 16 \nChanges to Figure 33 Caption, Figure 34 , and Turn- On Settling \nTime Section .................................................................................... 17 \nChanges to Reference for Converters in Optical Network \nControl Circuits Section and Programmable Current Source Section  .............................................................................................. 19 Changes to Table 10 and Precision Boosted Output Regulat or \nSection  .............................................................................................. 20 \nChanges to Precision Boosted Output Regulator Section ......... 21 \n 6/2015— Rev. L to Rev. M  \nChanges to Ordering Guide  .......................................................... 22 \n 7/2014— Rev. K to Rev. L  \nChanges to Default Conditions, Typical Performance Characteristics Section  .................................................................. 10 \nChanges to Ordering Guide  .......................................................... 22 \n 5/2014— Rev. J to Rev. K  \nDeleted ADR439 (Throughout)  ...................................................... 1 \nChanges to Features Section and Table 1  ....................................... 1 \nDeleted Table 7 ; Renumbered Sequentially  ................................... 9 \nChanges to Ordering Guide  .......................................................... 22 \n 7/2011— Rev. I to Rev. J  \nChanges to Figure 1 and Figure 2  .................................................... 1 \nChanges to Ordering Guide  .......................................................... 23 \n \n5/2011— Rev. H to Rev. I  \nAdded Endnote 1 in Table 2  ............................................................. 4 \nAdded Endnote 1 in Table 3  ............................................................. 5 \nAdded Endnote 1 in Table 4  ............................................................. 6 \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435  \n \nRev. N | Page 3  of 23 Added Endnote 1 in Table 5  ............................................................. 7 \nAdded Endnote 1 in Table 6  ............................................................. 8 \nAdded Endnote 1 in Table 7  ............................................................. 9 \nDeleted Negative Precision Reference Without Precision  \nResistors Section  .............................................................................. 17 \nDeleted Figure 36; Renumbered Sequentially  ............................. 18 \n \n2/2011— Rev. G to Rev. H  \nUpdated Outline Dimensions  ........................................................ 21 \nChanges to Ordering Guide  ........................................................... 22 \n 7/2010— Rev. F to Rev. G  \nChanges to Storage Temperature Range in Table 9 ....................... 9 \n \n6/2010— Rev. E to Rev. F  \nUpda ted Pin Name NC to COMP Throughout  ............................ 1 \nChanges to Figure 1 and Figure 2  .................................................... 1 \nChanges to Figure 30 and High Frequency Noise Section  ........ 15 \nUpdated Outline Dimensions  ........................................................ 21 \nChanges to Ordering Guide  ........................................................... 22 \n \n1/2009— Rev. D to Rev. E  \nAdded High Frequency Noise Section and Equa tion 3; \nRenumbered Sequentially  .............................................................. 15 \nInserted Figure 31, Figure 32, and Figure 33; Renumbered \nSequentially  ...................................................................................... 16 \nChanges to the Ordering Guide  .................................................... 22 \n \n12/2007— Rev. C to Rev. D  Changes to Initial Accuracy and Ripple Rejection Ratio  \nParameters  in Table 2 through Tabl e 7 ........................................... 3 \nChanges to Table 9  ............................................................................ 9 \nChanges to Theory of Operation  Section  .................................... 15 \nUpdated Outline Dimensions  ........................................................ 20 \n 8/2006— Rev. B to Rev. C  \nUpdated Format  ................................................................. Universal  \nChanges to Table 1  ............................................................................ 1 \nChanges to Table 3  ............................................................................ 4 \nChanges to Table 4  ............................................................................ 5 \nChanges to Table 7  ............................................................................ 8 \nChanges to Figure 26  ...................................................................... 14 \nChanges to Figure 31  ...................................................................... 16 \nUpdated Outline Dimensions  ........................................................ 20 \nChanges to Ordering Guide  ........................................................... 21 \n 9/2004— Rev. A to Rev. B  \nAdded New Grade  .............................................................. Universal  \nChanges to Specifications  ................................................................ 3 \nReplaced Figure 3, Figure 4, Figure 5 ........................................... 10 \nUpdated Ordering Guide  ............................................................... 21 \n 6/2004— Rev. 0 to Rev. A  \nChanges to Format  ............................................................. Universal  \nChanges to the Ordering Guide  .................................................... 20 \n \n12/2003— Revision 0: Initial Version  \n \n \n \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 4  of 23 SPECIFICATIONS \nADR430 ELECTRICAL CHARACTER ISTICS  \nVIN = 4.1 V to 18 V , I L = 0 mA , T A = 25°C, unless otherwise noted.  \nTable 2.  \nParameter  Symbol  Test Conditions/Comments  Min  Typ  Max  Unit  \nOUTPUT VOLTAGE  VOUT      \nA Grade    2.045 2.048 2.051 V \nB Grade    2.047 2.048 2.049 V \nINITIAL ACCURACY1 VOERR      \nA Grade      ±3 mV \n     ±0.15 % \nB Grade      ±1 mV \n     ±0.05 % \nTEMPERATURE COEFFICIENT  TCV OUT      \nA Grade   −40°C < T A < +125°C  2 10 ppm/°C  \nB Grade   −40°C < T A < +125°C  1 3 ppm/°C  \nLINE REGULATION  ∆V OUT/∆V IN VIN = 4.1 V to 18 V, −40°C < T A < +125°C  5 20 ppm/V  \nLOAD REGULATION  ∆V OUT/∆I L IL = 0 mA to 10 mA, V IN = 5.0 V, −40°C < T A < +125°C   15 ppm/mA  \n  IL = −10 mA to 0 mA, V IN = 5.0 V, −40°C < T A < +125°C   15 ppm/mA  \nOUTPUT CURRENT CAPACITY  IL      \nSourcing     30  mA \nSinking     −20   mA \nQUIESCENT CURRE NT IIN No load, −40°C < T A < +125°C  560 800 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10.0 Hz   3.5  µV p -p \nVOLTAGE NOISE DENSITY  eN 1 kHz   60  nV/√Hz  \nTURN -ON SETTLING TIME  tR CL = 0 µF  10  µs \nLONG -TERM STABILITY2 ∆V OUT 1000 hours   40  ppm  \nOUTPUT VOLTAGE HYS TERESIS  VOUT_HYS   20  ppm  \nRIPPLE REJECTION RATIO  RRR  fIN = 1 kHz  –70  dB \nSHORT CIRCUIT T O GND   ISC   40  mA \nSUPPLY VOLTAGE  \nOPERATING RANGE  VIN  4.1  18 V \nSUPPLY VOLTAGE HEADROOM  VIN − VOUT  2   V \nTRIM RANGE    −5  +5 % \n \n1 Initial accuracy does not include shift due to solder heat effect.  \n2 The long -term stability specification is noncumulative. The drift in subsequent 1 000 hour periods is signific antly lower than in the first 1 000 hour period.  \n \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 5  of 23 ADR431 ELECTRICAL CHARACTER ISTICS  \nVIN = 4.5 V to 18 V , I L = 0 mA, T A = 25°C, unless otherwise noted.  \nTable 3.  \nParameter  Symbol  Test Conditions/Comments  Min  Typ  Max  Unit  \nOUTPUT VOLTA GE VOUT      \nA Grade    2.497 2.500 2.503 V \nB Grade    2.499 2.500 2.501 V \nINITIAL ACCURACY1 VOERR      \nA Grade      ±3 mV \n     ±0.12 % \nB Grade      ±1 mV \n     ±0.04 % \nTEMPERATURE COEFFICIENT  TCV OUT      \nA Grade   −40°C < T A < +125°C  2 10 ppm/°C  \nB Grade   −40°C < T A < +125°C  1 3 ppm/°C  \nLINE REGULATION  ∆V OUT/∆V IN VIN = 4.5 V to 18 V, −40°C < T A < +125°C  5 20 ppm/V  \nLOAD REGULATION  ∆V OUT/∆I L IL = 0 mA to 10 mA, V IN = 5.0 V, −40°C < T A < +125°C   15 ppm/mA  \n  IL = −10 mA to 0 mA, V IN = 5.0 V, −40°C < T A < +125°C   15 ppm/mA  \nOUTPUT CURRENT CAPACITY  IL      \nSourcing     30  mA \nSinking     −20   mA \nQUIESCENT CURRENT  IIN No load, −40°C < T A < +125°C  580 800 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10.0 Hz   3.5  µV p -p \nVOL TAGE NOISE DENSITY  eN 1 kHz   80  nV/√Hz  \nTURN -ON SETTLING TIME  tR CL = 0 µF  10  µs \nLONG -TERM STABILITY2 ∆V OUT 1000 hours   40  ppm  \nOUTPUT VOLTAGE HYSTERESIS  VOUT_HYS   20  ppm  \nRIPPLE REJECTION RATIO  RRR  fIN = 1 kHz  −70   dB \nSHORT CIRCUIT TO GND  ISC   40  mA \nSUPPLY VOLTAGE  \nOPERATING RANGE  VIN  4.5  18 V \nSUPPLY VOLTAGE HEADROOM  VIN − V OUT  2   V \nTRIM RANGE    −5  +5 % \n \n1 Initial accuracy does not include shift due to solder heat effect.  \n2 The long -term stability specification is noncumulative. The drift in subsequent 1 000 hour periods is signific antly lower than in the first 1 000 hour period.  \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 6  of 23 ADR433 ELECTRICAL CHARACTER ISTICS  \nVIN = 5.0 V to 18 V , I L = 0 mA , T A = 25°C, unless otherwise noted.  \nTable 4.  \nParamet er Symbol  Test Conditions/Comments Min  Typ  Max  Unit  \nOUTPUT VOLTAGE  VOUT      \nA Grade    2.996 3.000 3.004 V \nB Grade    2.9985 3.000 3.0015 V \nINITIAL ACCURACY1 VOERR      \nA Grade      ±4 mV \n     ±0.13 % \nB Grade      ±1.5 mV \n     ±0.05 % \nTEMPERATURE COEFFICIENT  TCV OUT      \nA Grade   −40°C < T A < +125°C  2 10 ppm/°C  \nB Grade   −40°C < T A < +125°C  1 3 ppm/°C  \nLINE REGULATION  ∆V OUT/∆V IN VIN = 5 V to 18 V, −40°C < T A < +125°C  5 20 ppm/V  \nLOAD REGULATION  ∆V OUT/∆I L IL = 0 mA to 10 mA, V IN = 6 V, −40°C < T A < +125°C   15 ppm/mA  \n  IL = −10 mA to 0 mA, V IN = 6 V, −40°C < T A < +125°C    15 ppm/mA  \nOUTPUT CURRENT CAPACITY  IL      \nSourcing     30  mA \nSinking     −20   mA \nQUIESCENT CURRENT  IIN No load, −40°C < T A < +125°C  590 800 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10.0 Hz   3.75  µV p -p \nVOLTAGE NOISE DENSITY  eN 1 kHz   90  nV/√Hz  \nTURN -ON SETTLING TIME  tR CL = 0 µF  10  µs \nLONG -TERM STABILITY2 ∆V OUT 1000 hours   40  ppm  \nOUTPUT VOLTAGE HYSTERESIS  VOUT_HYS   20  ppm  \nRIPPLE REJECTION RATIO  RRR  fIN = 1 kHz  −70   dB \nSHORT CIRCUIT TO GND  ISC   40  mA \nSUPPLY VOLTAGE  \nOPERATING RANGE  VIN  5.0  18 V \nSUPPLY VOLTAGE HEADROOM  VIN − V OUT  2   V \nTRIM RANGE    −5  +5 % \n \n1 Initial accuracy does not include shift due to solder heat effect.  \n2 The long -term stability specification is noncumulative. The drift in subsequent 1 000 hour periods is signific antly lower than in the first 1 000 hour period.  \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 7  of 23 ADR434 ELECTRICAL CHARACTER ISTICS  \nVIN = 6.1 V to 18 V , I L = 0 m A, T A = 25°C, unless otherwise noted.  \nTable 5.  \nParameter  Symbol  Test Conditions/Comments Min  Typ  Max  Unit  \nOUTPUT VOLTAGE  VOUT      \nA Grade    4.091 4.096 4.101 V \nB Grade    4.0945 4.096 4.0975 V \nINITIAL ACCURACY1 VOERR      \nA Gr ade     ±5 mV \n     ±0.12 % \nB Grade      ±1.5 mV \n     ±0.04 % \nTEMPERATURE COEFFICIENT  TCV OUT      \nA Grade   −40°C < T A < +125°C  2 10 ppm/°C  \nB Grade   −40°C < T A < +125°C  1 3 ppm/°C  \nLINE REGULATION  ∆V OUT/∆V IN VIN = 6.1 V to 18 V, −40°C < T A < +125°C  5 20 ppm/V  \nLOAD REGULATION  ∆V OUT/∆I L IL = 0 mA to 10 mA, V IN = 7 V, −40°C < T A < +125°C   15 ppm/mA  \n  IL = −1 0 mA to 0 mA, V IN = 7 V, −40°C < T A < +125°C    15 ppm/mA  \nOUTPUT CURRENT CAPACITY  IL      \nSourcing     30  mA \nSinking     −20   mA \nQUIESCENT CURRENT  IIN No load, −40°C < T A < +125°C  595 800 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10.0 Hz   6.25  µV p -p \nVOLTAG E NOISE DENSITY  eN 1 kHz   100  nV/√Hz  \nTURN -ON SETTLING TIME  tR CL = 0 µF  10  µs \nLONG -TERM STABILITY2 ∆V OUT 1000 hours   40  ppm  \nOUTPUT VOLTAGE HYSTERESIS  VOUT_HYS   20  ppm  \nRIPPLE REJECTION RATIO  RRR  fIN = 1 kHz  −70   dB \nSHORT CIRCUIT TO GND  ISC   40  mA \nSUPPLY VOLTAGE  \nOPERATING RANGE  VIN  6.1  18 V \nSUPPLY VOLTAGE HEADROOM  VIN − V OUT  2   V \nTRIM RANGE    −5  +5 % \n \n1 Initial accuracy does not include sh ift due to solder heat effect.  \n2 The long -term stability specification is noncumulative. The drift in subsequent 1 000 hour periods is signific antly lower than in the first 1 000 hour period.  \n \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 8  of 23 ADR435 ELECTRICAL CHARACTER ISTICS  \nVIN = 7.0 V to 18 V , I L = 0 mA, T A = 25°C, unless otherwise noted.  \nTable 6.  \nParame ter Symbol  Test Conditions/Comments Min  Typ  Max  Unit  \nOUTPUT VOLTAGE  VOUT      \nA Grade    4.994 5.000 5.006 V \nB Grade    4.998 5.000 5.002 V \nINITIAL ACCURACY1 VOERR      \nA Grade      ±6 mV \n     ±0.12 % \nB Grade      ±2 mV \n     ±0.04 % \nTEMPERATURE COEFFICIENT  TCV OUT      \nA Grade   −40°C < T A < +125°C  2 10 ppm/°C  \nB Grade   −40°C < T A < +125°C  1 3 ppm/°C  \nLINE REGULATION  ∆VOUT/∆VIN VIN = 7 V to 18 V, −40°C < T A < +125°C  5 20 ppm/V  \nLOAD REGULATION  ∆VOUT/∆IL IL = 0 mA to 10 mA, V IN = 8 V, −40°C < T A < +125°C   15 ppm/mA  \n  IL = −10 mA to 0 mA, V IN = 8 V, −40°C < T A < +125°C    15 ppm/mA  \nOUTPUT CURRENT CAPACITY  IL      \nSourcing     30  mA \nSinking     −20   mA \nQUIESCENT CURRENT  IIN No load, − 40°C < T A < +125°C  620 800 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10 Hz   8  µV p -p \nVOLTAGE NOISE  DENSITY  eN 1 kHz   115  nV/√Hz \nTURN -ON SETTLING TIME  tR CL = 0 µF  10  µs \nLONG -TERM STABILITY2 ∆VOUT 1000 hours   40  ppm  \nOUTPUT VOLTAGE HYSTERESIS  VOUT_HYS   20  ppm  \nRIPPLE REJECTION RATIO  RRR  fIN = 1 kHz  −70  dB \nSHORT CIRCUIT TO GND  ISC   40  mA \nSUPPLY VOLTAGE OPERATING RANGE VIN  7.0  18 V \nSUPPLY VOLTAGE HEADROOM  VIN − VOUT  2   V \nTRIM RANGE    −5  +5 % \n \n1 Initial accuracy does not include shift due to solder heat effec t. \n2 The long -term stability specification is noncumulative. The drift in subseq uent 1 000 hour periods is signific antly lower than in the first 1 000 hour period.  \n \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 9  of 23 ABSOLUTE MAXIMUM RAT INGS  \nTA = 25°C, unless otherwise noted.  \nTable 7. \nParameter  Rating  \nSupply Voltage  20 V  \nOutput Sho rt-Circuit Duration to GND  Indefinite  \nStorage Temperature Range  −65°C to +150°C  \nOperating Temperature Range  −40°C to +125°C \nJunction Temperature Range  −65°C to +150°C \nLead Temperature , Soldering (60 sec)  300°C \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these \nor any other conditions above those indicated in the operational \nsection of this specification is not implied. Op eration beyond \nthe maximum operating conditions for extended periods may \naffect product reliability.  THERMAL RESISTANCE  \nθJA is specified for the worst  case conditions, that is, a device \nsoldered in a circuit board for surface -mount packages.  \nTable 8. Thermal Resistance  \nPackage Type  θJA θJC Unit  \n8-Lead SOIC_N (R)  130 43 °C/W  \n8-Lead MSOP (RM ) 142 44 °C/W  \n \nESD CAUTION  \n  \n \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet\n \nRev. N | Page 10 of 23 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \n04500-101NOTES\n1. NIC = NOT INTERNA LLY CONNECTED.\n   THIS PIN IS NOT CONNECTED INTERNALLY.\n2. DNC = DO NOT CONNE CT. DO NOT CONNECT TO THIS PIN.ADR430/ADR431\nADR433/ADR434\nADR435\n1\n2\n3\n4VIN\nNIC\nGNDDNC 8\n7\n6\n5COMP\nVOUT\nTRIMDNC\n(Not to Scale)TOP VIEW\nFigure 3. 8-Lead MSOP Pin Configuration ADR430/ADR431\nADR433/ADR434\nADR435\nTOP VIEW\n(Not to Scale)DNC 1\nVIN\nVOUT2\nNIC 3\nGND 4DNC\nCOMP\nTRIM8\n765\n04500-141NOTES\n1. NIC = NOT INTERNALLY CONNECTED.\n   THIS PIN IS NOT CONNECTED INTERNALLY.\n2. DNC = DO NOT CONNE CT. DO NOT CONNECT TO THIS PIN. \nFigure 4. 8-Lead SOIC Pin Configuration \nTable 9. Pin Function Descriptions \nPin No. Mnemonic Description \n1 DNC Do Not Connect. Do not connect to this pin. \n2 V IN Input Voltage Connection. \n3 NIC Not Internally Connected. This pin is not connected internally. \n4 GND Ground. \n5 TRIM Output Voltage Trim.  \n6 V OUT Output Voltage. \n7 COMP Compensation Input. Conne ct a series resistor and capacitor network from COMP to V OUT to reduce overall noise. \n8 DNC Do Not Connect. Do not connect to this pin. \n \n \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 11 of 23 TYPICAL PERFORMANCE CHARACTERISTICS  \nDefault conditions: V IN =  7  V,  TA = 25°C,  CIN = C OUT = 0.1 μF,  unless otherwise noted.  \n2.4995OUTPUT VO LTAGE (V)2.5009\n2.5007\n2.5005\n2.5003\n2.5001\n2.4999\n2.4997\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125\n04500-015 \nFigure 5. ADR431  Output Voltage vs. Temperature  \n OUTPUT VO LTAGE (V)\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 1254.09504.0980\n4.0975\n4.0970\n4.0965\n4.0960\n4.0955\n04500-016 \nFigure 6. ADR434  Output Voltage vs. Temperature  \n OUTPUT VO LTAGE (V)\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 1254.99905.0025\n5.0020\n5.00155.0010\n5.0005\n5.0000\n4.9995\n04500-017 \nFigure 7. ADR435  Output Voltage vs. Temperature  0.30.40.50.60.70.8SUPP LY CURRENT (mA)\n8 10 4 6 12 14 16\nINPUT VOLT AGE (V)+125°C\n+25°C\n–40°C\n04500-018 \nFigure 8. ADR435  Supply Current vs. Input Voltage  \n \n400450500550600650700SUPP LY CURRENT (µA)\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125\n04500-019 \nFigure 9. ADR435 Supply Current vs. Temperature  \n \n0.400.420.440.460.480.500.520.540.560.580.60SUPP LY CURRENT (mA)\n10 12 6 8 14 16 18\nINPUT VO LTAGE (V)+125°C\n+25°C\n–40°C\n04500-020 \nFigure 10. ADR431  Supply Current vs. Input Voltage  \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 12 of 23 400430460490520550580610SUPP LY CURRENT (µA)\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125\n04500-021 \nFigure 11. ADR431  Supply Current vs. Temperature  \n \n03691215LOAD REGUL ATION (ppm/mA)IL=0mAto10mA\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125\n04500-022 \nFigure 12. ADR431  Load Regulation vs. Temperature  \n \n03691215LOAD REGUL ATION (ppm/mA)IL=0mAto10mA\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125\n04500-023 \nFigure 13. ADR435  Load Regulation vs. Temperature  00.51.01.52.02.5SUPPL Y VO LTAGE HEADROOM (V)\nLOAD CURRENT (mA)–5 –10 0 5 10–40°C\n+25°C\n+125°C\n04500-024 \nFigure 14. ADR431  Supply Voltage Headroom vs. Load Current  over  \nTemperature  \n1.01.11.21.31.41.51.61.71.81.9MINIMUM HEADROOM (V)\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125NOLOAD\n04500-025 \nFigure 15. ADR431  Minimum Headroom vs. Temperature  \n \n00.51.01.52.02.5SUPP LY VOLTAGE HEADROOM (V)\nLOAD CURRENT (mA)–5 –10 0 5 10–40°C\n+25°C\n+125°C\n04500-026 \nFigure 16. ADR435  Supply Voltage Headroom vs. Load Current  over  \nTemperature  \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 13 of 23 0.91.11.31.51.71.9MINIMUM HEADROOM (V)\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125NOLOAD\n04500-027  \nFigure 17. ADR435  Minimum Headroom vs. Temperature  \n \n–4048121620LINE REGUL ATION (ppm/V)VIN=7VTO18V\nTEMPER ATURE (°C)–40 –25 –10 5 20 35 50 65 80 95 110 125\n04500-028 \nFigure 18. ADR435  Line Regulation vs. Temperature  \n \nCIN = 0.01µF\nNO LOAD\nVOUT = 1V/DIV\nVIN = 2V/DIV\nTIME = 4µs/DIV\n04500-030 \nFigure 19. ADR431  Turn- On Settling Time Response , No Load   \n VOUT = 1V/DIV\nVIN = 2V/DIV\nTIME = 4µs/DIV\n04500-031CL = 0.01µF\nNO INPUT CAPACITOR\n \nFigure 20. ADR431  Turn- On Res ponse  Settling Time , 0.01 µF Load Capacitor  \n \nCIN = 0.01µF\nNO LOAD\nVIN = 2V/DIVTIME = 4µs/DIV\n04500-032VOUT = 1V/DIV\n \nFigure 21. ADR431  Turn- Off Settling Time Response  \n \nBYPASS CAPACITOR = 0µF\nTIME = 100µs/DIVLINE\nINTERRUPTION\nVIN = 500mV/DIV\n04500-033VOUT = 50mV/DIV\n \nFigure 22. ADR431  Line Transient Response  \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 14 of 23 BYPASS CAPACITOR = 0.1µF\nVOUT = 50mV/DIV\nTIME = 100µs/DIVLINE\nINTERRUPTION\nVIN = 500mV/DIV\n04500-034 \nFigure 23. ADR431  Line Transient Response, 0.1 µF Bypass Ca pacitor  \n \n1µV/DIV\nTIME = 1s/DIV\n04500-035 \nFigure 24. ADR431  0.1 Hz to 10.0 Hz Voltage Noise  \n \nTIME = 1s/DIV50µV/DIV\n04500-036 \nFigure 25. ADR431  10 Hz to 10 kHz Voltage Noise  TIME = 1s/DIV2µV/DIV\n04500-037 \nFigure 26. ADR435  0.1 Hz to 10.0 Hz Voltage Noise  \n \nTIME = 1s/DIV50µV/DIV\n04500-038 \nFigure 27. ADR435  10 Hz to 10 kHz Voltage Noise  \n \n02468101214NUMBER OF PARTS\nDEVIATION (PPM)–110 –90 –70 –50 –30 –10 10 30 50 70 90 110\n04500-029 \nFigure 28. ADR431  Typical Hysteresi s \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 15 of 23 05101520253035404550OUTPUT IMPEDANCE ( Ω)\nFREQUENC Y (Hz)100 10k 1k 100kADR435\nADR433\nADR430\n04500-039  \nFigure 29. Output Impedance vs. Frequency  –150–130–110–90–70–50RIPPLE REJECTION (dB)–30–1010\n10 100 1k 10k 100k 1M\nFREQUENC Y (Hz)\n04500-040 \nFigure 30. Ripple Rejection vs. Frequency  \n \n \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 16 of 23 THEORY OF OPERATION  \nThe ADR430 /ADR431/ ADR433 /ADR434 /ADR435  series of \nreferences uses a reference generation  techniq ue known as XFET. \nThis technique yields a reference with low supply current, \noptimal thermal hysteresis, and exceptionally low noise. The \ncore of the XFET reference consists of two junction field  effect \ntransistors (JFETs), one of which has an extra channe l implant \nto raise its pinch  off voltage. The two JFETs run at the same \ndrain current , and the difference in pinch off voltage is \namplified to form a highly stable voltage reference.  \nThe intrinsic reference voltage is around 0.5 V with a negative temperatu re coefficient of about − 120 ppm/°C. This slope is \nessentially constant to the dielectric constant of silicon and can be compensated closely by adding a correction term generated \nin the same fashion as the proportional  to absolute temperature \n(PTAT) term u sed to compensate band gap references. The \nprimary advantage  of an XFET reference is its correction term, \nwhich is ~ 30 times lower and requires less correction than that of \na band gap reference.  Because most of the noise of a band gap \nreference comes from the temperature compensation circuitry, \nthe XFET results in much lower noise.  \nFigure 31 shows the basic topology of the ADR430/ ADR431 / \nADR433 /ADR434 /ADR435  series. The temperature correction \nterm is provided by a current so urce with a value designed to be \nPTAT . The general equation is  \nV\nOUT = G (ΔV P – R1 × IPTAT) (1) \nwhere:  \nG is the gain of the reciprocal of the divider ratio.  \n∆VP is the difference in pinch- off voltage between the two JFETs . \nR1 is a resistor, as shown in Figure 31. \nIPTAT is the positive te mperature coefficient correction current.  \nThe ADR430 /ADR431/ ADR433 /ADR434 /ADR435  devices are \ncreated by on -chip adjustment of R2 and R3 to achieve 2.048 V to \n5.000 V at the reference output.  \n**IPTATI1 I1\n*EXTR A CHANNE L IMPLANT\nVOUT = G(ΔV P – R1 × I PTAT)R2VIN\nVOUT\nGNDR3 R1ΔVPADR43x\n04500-002 \nFigure 31. Simplified Schematic Device  Power Dissipation Considerations  \nThe ADR430 /ADR431/ ADR433 /ADR434 /ADR435  family of \nreferences is guaranteed to deliver load currents up to 10 mA \nwith an in put voltage that ranges from 4.1  V to 18 V .   When these devices are used in applications at higher currents, \nuse the  following equation to account for the temperature \neffects due to the power dissipation increases : \nTJ = PD × θJA + TA (2) \nwhere:  \nTJ and TA are the junction and ambient temperatures, respectively.  \nPD is the device power dissipation.  \nθJA is the device packag e junction to ambient  thermal resistance.  \nBASIC VOLTAGE REFERENCE CONNECTIONS  \nVoltage references, in general, require a bypass capacitor  connected \nfrom V OUT to ground . The circuit in Figure 32 shows  the basic \nconfig uration for the ADR430 /ADR431 /ADR433 /ADR434 / \nADR435  family of references. Other than a 0.1 µF capacitor at \nthe output to help improve noise suppression, a large output \ncapacitor at the output is not required for circuit stability.  \n+1\n2\n3\n4 58\n67\nTOP VIEW\n(Not to Scale)DNC\nCOM P\nVOUT\nTRIMDNC\nNIC\nGNDVIN\n10µF 0.1µF\n0.1µF\n04500-044ADR430/ADR431\nADR433/ADR434\nADR435\nNOTES\n1. NIC = NOT INTERNAL LY CONNECTED.\n    THIS PIN IS NOT CONNECTED INTERNAL LY.\n2. DNC = DO NOT CONNEC T. DO NOT CONNECT TO THIS PIN. \nFigure 32. Basic Voltage Reference Configuration  \nNOISE PERFORMANCE  \nThe noise generated by the ADR430 , ADR431 , and ADR433  \nfamily of references is typically less than  or equal to  3.75 µV p- p \nover the 0.1 Hz to 10.0 Hz band for. Figure 24 shows the  0.1 Hz \nto 10 .0 Hz noise of the ADR431 , which is only 3.5 µV p -p. The \nnoise measurement is ma de with a band -pass filter composed of \na two-pole , high- pass filter with a co rner frequency  at 0.1 Hz \nand a two -pole, low-pass filter with a corner frequency at 10.0 Hz.  \nHIGH FREQUENCY NOISE  \nThe total noise generated by the ADR430 /ADR431 /ADR433 / \nADR434 /ADR435  family of references is c omposed of the \nreference noise and the op amp noise. Figure 33 shows the \nwideband noise from 10 Hz to 25 kHz. An internal node of the op \namp is available  on Pin 7, and by overcompensating  the op amp, \nthe overall noise can be reduced.  \nConsider  that, in a closed -loop configuration, the  effective \noutput impedance of an op amp is  as follows:  \nβVOO\nOArR+=1 (3) \nwhere:  \nRO is the apparent output impedance.  \nrO is the output resistance of the op amp.  \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 17 of 23 AVO is the open -loop gain at the frequency of interest.  \nβ is the feedback factor.  \nEquation 3  shows that the apparent output impedance is  \napproximately  reduced  by the excess loop gain ; therefore,  as the \nfrequency  increases, the excess loop gain decreases, and the \napparent output impedance increases. A passive el ement whose \nimpedance increases as its frequency increases is an inductor. \nWhen a capacitor is added to the output of an op amp or a \nreference, it forms a tuned circuit that resonates at a certain \nfrequenc y and results in gain peaking. Gain peaking  can be \nobserved by using a model of an  op amp with a single -pole \nresponse and some pure resistance in series with the output. Changing capacitive loads result s in peaking at different \nfrequencies. For most normal  op amp applications with low \ncapacitive loading (< 100 pF), this effect is usually not observed.  \nHowever, references are used increasingly to drive the reference \ninput of an analog -to-digital ( ADC) that may present a dynamic, \nswitching capacitive  load. Large capacitors, in the microfarad range, \nreduce  the change in reference voltage to less than one -half LSB. \nFigure 33 shows the ADR431  noise spectrum with various \ncapacitive values to 50 µF. With no capacitive load, the noise \nspectrum is relative ly flat at approximately  60 nV/√Hz to \n70 nV/√Hz. With various values of capacitive loading, the \npredicted noise pe aking becomes evident.  \n101001000\n10 100 1k 10k 100kADR431\nNO COMPENSATION\nCL = 0µFCL = 1µF\nCL = 50µFCL = 10 µF\n04500-042 FREQUENCY (Hz)NOISE DENSITY (nV/ √Hz)\n \nFigure 33. Noise Density vs. Frequency at Various Capacitive Loads  \nThe op amp within the ADR430 /ADR431 /ADR433 /ADR434 / \nADR435  family uses the classic resistor  and capacitor ( RC) \ncompensation technique. Monolithic capacitors in an IC are \nlimited to tens of picofarads . With very large external capacitiv e loads, such as 50 µ F, it is necessary to overcompensate the op amp. \nThe internal compensation node is available on P in 7, and an \nexternal series RC network can be added between P in 7 and the \noutput , Pin 6, as shown in Figure 34.  \n+1\n2\n3\n4 58\n67\nTOP VIEW\n(Not to Scale)DNC\nCOM P\nVOUT\nTRIMDNC\nNIC\nGNDVIN\n10µF 0.1µF\n0.1µF\n04500-00382kΩ\n10nFADR430/ADR431\nADR433/ADR434\nADR435\nNOTES\n1. NIC = NOT INTERNAL LY CONNECTED.\n    THIS PIN IS NOT CONNECTED INTERNAL LY.\n2. DNC = DO NOT CONNEC T. DO NOT CONNECT TO THIS PIN. \nFigure 34. Compensated Reference  \nThe 82 kΩ resistor and 10 nF capacitor  eliminate noise peaking \n(see Figure 35). Leave t he COMP pin unconnected if unused.  \n10100\n10 100 1k 10k\n04500-043 FREQUENCY (Hz)NOISE DENSITY (nV/ √Hz)\nCL = 1µF\nRC 82k Ω AND 10nFCL = 10 µF\nRC 82k Ω AND 10nF\nCL = 50 µF\nRC 82k Ω AND 10nF\n \nFigure 35. Noise with Compensation Network  \nTURN -ON SETTLING TIME  \nUpon app lication of power (cold start), the time required for the \noutput voltage to reach its final value within a specified error band \nis defined as the turn -on settling time. Two components  normally \nassociated with this  settling time  are the time for the active \ncircuits to settle and the time for the thermal gradients on the \nchip to stabilize. Figure 19 and Figure 20 show the turn -on \nsettling time  for the ADR431 .  \n \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 18 of 23 APPLICATIONS  INFORM ATION  \nOUTPUT ADJUSTMENT  \nThe ADR430 /ADR431/ ADR433 /ADR434 /ADR435  trim \nterminal adjust s the output voltage over a ±0.5% range.  This \nfeature allows the system designer  to trim system error s out by \nsetting the reference to a voltage other than the nominal. This \nfeature is also helpful if the device  is used in a system at \ntemperature to trim out any error. Adjustment of the output has  a \nnegligible effect on the temperature performance of the device. To \navoid degrading temperature coefficients, both the trimming \npotentiometer and the two resistors need to be low temperature \ncoefficient types, preferably <100 ppm/°C.  \nINPUT\nOUTPUT\nTRIMVIN\nVOUT = ±0.5%\nGNDR1\n470kΩ\nR210kΩ (ADR430)\n15kΩ (ADR431)RP\n10kΩADR43xVOUT\n04500-004 \nFigure 36. Output Trim Adjustment   \nREFERENCE FOR CON VERTERS IN OPTICAL \nNETWORK CONTROL CIRC UITS  \nIn Figure 37, the high capacity, all optical router network \nemploys arrays of micromirrors to direct and route optical \nsignals from fiber to fiber without first converting  them to \nelectrical form, which reduces the communication speed. The tiny micromechanical mirrors are positioned so that each is illuminated by a single wavelength that carries unique information  \nand can be passed to any desired input and output fiber. The  \nmirrors are tilted by the dual -axis actuators, which are controlled  \nby precision ADCs and DACs within the system. Due to the microscopic movement of the mirrors, not only is the precision of the converters important but the noise associated with these controlling converters is also extremely critical. Total noise \nwithin the system can be multiplied by the number of converters  \nemployed. Therefore, to maintain the stability of the control \nloop for this application, t he exceptionally low noise  performance \nof the ADR430 /ADR431 /ADR433 /ADR434 /ADR435  is necessary . \n(the ADR431  is shown in Figure 37 as an example).  GNDSOURCE FIBER\nGIMBA L + SENSOR\nDESTIN ATION\nFIBER\nACTI VATOR\nRIGHTMEMS MIRRORLASER BEAM\nACTI VATOR\nLEFT\nAMP L PREAM P AMP L\nCONTRO L\nELECTRONICS\nDAC ADC DAC\nDSPADR431ADR431ADR431\n04500-005 \nFigure 37. All Optical Router Network  \nHIGH VOLTAGE FLOATIN G CURRENT SOURCE  \nUse t he circuit in Figure 38 to generate a floating current source \nwith minimal s elf heating. This particular configuration can \noperate on high supply voltages determined by the breakdown \nvoltage of the N -channel JFET.  \nVIN\nVOUT\nGNDOP90+VS\nSST111\nVISHAY\n2N3904\nRL\n2.1kΩ\n–VSADR43x2\n6\n4\n04500-007 \nFigure 38. High Voltage Floating Current Source  \nKELVIN CONNECTION  \nIn many portable instru mentation applications, where printed \ncircuit  board (PCB) cost and area are closely related , circuit \nintercon nects are often of minimum width. These narrow lines \ncan cause large voltage drops if the voltage reference is required to \nprovide load currents to variou s functions. In fact, circuit  intercon -\nnects can exhibit a typical line resistance of  0.45 mΩ/square ( for \nexample, 1 oz. copper ). Force and sense connections, also \nreferred to as Kelvin connections, offer a convenient method of \neliminating the effects of voltage drops in circuit wires. Load currents flowing through wiring resistance  produce an e rror \n(V\nERROR  = R ×  IL) at the load. However, the Kelvin connection \nshown in  Figure 39 overcomes the problem by including the \nwiring resistance within the forcing loop of the operational \namplifier.  \n \n  \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 19 of 23 Because the am plifier senses the load voltage, the operational \namplifier loop control forces the output to compensate for the \nwiring error and to produce the correct voltage at the load.  \nVIN\nVOUT\nGNDRLW\nRLVOUT\nSENSE\nVOUT\nFORCERLWVIN\n2\n6\n4ADR43xA1\nOP191\n+\n04500-008 \nFigure 39. Advantage of Kelvin Connection  \nDUAL POLARITY REFERENCES  \nDual polarity references can easily be made with an operational \namplifier and a pair of resistors. T o avoid defeat ing the accuracy \nobtained by the ADR430 /ADR431 /ADR433 /ADR434/ ADR435 , \nit is imperative to match the resistance tolerance as well as the  \ntemp erature coefficient of all the components.  \n62\n45\n–10VVIN\nVIN VOUT\nGND TRIMR1 R2\nU2\nR3V+\nV–+10V\n–5V+5V\n10kΩ1µF 0.1µF\nU1ADR435\nOP1177\n5kΩ10kΩ\n04500-009 \nFigure 40. 5 V and −5 V References Using ADR435  \n62\n45VIN VOUT\nGND TRIMR1\n5.6kΩ\nU2V+\nV–+10V\nU1ADR435\nOP1177+2.5V\n–2.5VR2\n5.6kΩ\n–10V\n04500-010 \nFigure 41. 2.5 V and −2.5 V Referen ces Using ADR435  \n \n  \n \n    PROGRAMMABLE CURRENT  SOURCE  \nTogether with a digital potentiometer and a Howland current \npump, the ADR435  forms the reference source for a programmable  \ncurrent as  \nW\nBB A\nL VRR1R R2\nI ×\n\uf8f7\uf8f7\uf8f7\uf8f7\n\uf8f8\uf8f6\n\uf8ec\uf8ec\uf8ec\uf8ec\n\uf8ed\uf8eb+\n=22\n (4) \nand \nREF N W VDV ×=2 (5) \nwhere:  \nVW is the voltage at Terminal W .  \nD is the decimal equivalent of the input code.  \nN is the number of bits.  \nIn addition, R1' and R2' must be equal to  R1 and ( R2 A + R2 B), \nrespectively. In theory, R2 B can be made as small as needed to \nachieve the necessary current within the A2 output current \ndriving capability. In this example, the OP2177 can deliver a \nmaxi mum  current of 10 mA. Because the current pump employs \nboth positive and negative feedback, the C1 and C2 capacitors \nare needed to ensure that the negative feedback prevails and, \ntherefore,  avoids oscillation. This circuit also allows  bidirectional \ncurrent flow if the A and B inputs of the digital potentiom eter \nare supplied with the dual polarity references, as shown in \nFigure 42. \n62\n45VINVDD\nVOUTGNDTRIM\nC2\n10pFU1V+\nV–\nILADR435\nOP2177R1\n50kΩOP2177\nV–V+A2\nA1\nILVDDU2\nAD5232\nWA\nB\nVSSR1'\n50kΩR2'\n1kΩ\nR2A\n1kΩR2B\n10ΩVDD\nVSSC1\n10pF\n+\nVL\n–\n04500-011 \nFigure 42. Programmable Current Source  \n \n \n \n \n   \nADR430/ADR431/ADR433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 20 of 23 PROGRAMMABLE DAC REF ERENCE VOLTAGE  \nBy employing a multichannel DAC, such as the AD7398,  \nquad , 12-bit voltage output DAC , one of its internal DACs  \nand an ADR430 /ADR431 /ADR433/ ADR434 /ADR435 voltage \nreference can be used as a common programmable V REF x for the \nrest of the DACs. The circuit configuration is shown in Figure  43.  \n  VREFA\nDAC A\n  VREFB\nDAC B\n  VREFC\nDAC C\n  VREFD\nDAC D VOUTA\n VOUTB\n VOUTC\n VOUTD VOB=VREFx(DB)\n VOC=VREFx(DC)\n VOD=VREFx(DD)ADR430/\nADR431/\nADR433/ADR434/\nADR435\nAD7398VINVREFR1 ± 0.1%R2± 0.1%\n04500-012 \nFigure  43. Programmable DAC Reference   \nThe relationship of V REF x to V REF depends on the digital code \nand the ratio of R1 and R2, given by  \n\uf8f7\uf8f8\uf8f6\uf8ec\uf8ed\uf8eb×+\uf8f7\uf8f8\uf8f6\uf8ec\uf8ed\uf8eb+×\n=\nR1R2 DR1R2V\nV\nNREF\nREFx\n211\n (6) \nwhere:  \nVREFx is the reference voltage for DAC A to DAC D.  \nD is the decimal equivalent of the input code.  \nVREF is the applied external reference.  \nN is the number of bits.  \nTable 10. V REF x vs. R1 and R2   \nR1, R2  Digital Code  VREFx \nR1 = R2  0000 0000 0000  2 × VREF \nR1 = R2  1000 0000 0000  1.3 × VREF \nR1 = R2  1111 1111 1111  VREF \nR1 = 3  × R2 0000 0000 0000  4 × VREF \nR1 = 3  × R2 1000 0000 0000  1.6 × VREF \nR1 = 3  × R2 1111 1111 1111  VREF \n \n \n \n PRECISION VOLTAGE RE FERENCE FOR  DATA \nCONVERTERS  \nThe ADR430 /ADR431/ ADR433 /ADR434 /ADR435  family has a \nnumber of features that  make it ideal for use with ADCs and \nDACs. The exceptional low noise, tight temperature coefficient, \nand high accuracy characteristics make the ADR430 /ADR431 / \nADR433 /ADR434 /ADR435  ideal for low noise applications , \nsuch as cellular base station applications.  \nAnothe r example of an ADC for which the ADR431  is well \nsuited is the AD7701. Figure 44 shows the ADR431 used as  \nthe precision reference for this converter. The AD7701  is a 16 -bit \nADC with on -chip digital filtering intended for the  measurement \nof wide dynamic range and low frequency signals, such as those \nrepresenting chemical, physical, or biological processes. It contains  \na charge  balancing Σ-Δ ADC, a calibration microcontroller with \non-chip static random access memory ( RAM ), a clock \noscillator, and a serial communications port.  \nSERIAL CLOCKREAD (TRANSMIT)DATA READY+5V\nANALOG\nSUPPLY\nSERIAL CLOCK\nRANGES\nSELECT\nCALIBRATE\nANALOG\nINPUT\nANALOG\nGROUND\n–5V\nANALOG\nSUPPLYDVDD\nSLEEP\nMODE\nDRDY\nCS\nSCLK\nSDATA\nCLKIN\nCLKOUT\nSC1\nSC2\nDGND\nDVSSAVSSAGNDAINCALBP/UPVREFAVDD\nVIN\nVOUT\nGNDADR431AD7701\n0.1µF\n0.1µF0.1µF\n0.1µF10µF\n0.1µF\n10µF 0.1µF2\n6\n4\n04500-013 \nFigure 44. Voltage Reference for the AD7701  16-Bit ADC  \n \n \n \n \n     \n \n  \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 21 of 23 PRECISION  BOOSTED OUTPUT REGUL ATOR  \nA precision voltage output with boosted current capability can \nbe achieved  with the circuit shown in Figure 45. In this circuit, \nU2 forces V O to be equal to V REF by regulating gate voltage of \nN1. Therefore, the load current is supplied  by V IN. In this \nconfigu ration, a 50 mA load is achievable at a VIN of 5 V . Moderate \nheat is generated on the MOSFET, and higher current is  \nachieved with a replacement of the larger device. In addition, \nfor a h eavy capacitive load with step input, add a buffer at the \noutput to enhance the transient response.  V–V++\n–VINN1\nVIN\nVOUT\nTRIM\nGND5V\nU22N7002\nAD8601U1\nADR431VO\nRL\n25Ω 2\n6\n5\n4\n04500-014 \nFigure 45. Precision Boosted Output Regulator  \n \n \nADR430/ADR431/AD R433/ADR434/ADR435 Data Sheet \n \nRev. N | Page 22 of 23 OUTLINE DIMENSIONS \n \nCOMPLIANT TO JEDEC STANDARDS MO-187-AA6°\n0°0.80\n0.550.4048\n15\n0.65 BSC\n0.40\n0.251.10 MAX3.20\n3.00\n2.80\nCOPLANARITY\n0.100.23\n0.093.20\n3.002.805.154.904.65\nPIN 1\nIDENTIFIER\n15° MAX 0.950.850.75\n0.15\n0.05\n10-07-2009-B \nFigure 46. 8-Lead Mini Small Outline Package [MSOP]  \n(RM- 8) \nDimensions shown in millimeters  \n \nCONTROLLINGDIMENSIONSAREINMILLIMETERS;INCHDIMENSIONS\n(INPARENTHESES)AREROUNDED-OFFMILLIMETEREQUIVALENTSFOR\nREFERENCEONLYANDARENOTAPPROPRIATEFORUSEINDESIGN.COMPLIANTTOJEDECSTANDARDSMS-012-AA\n012407-A0.25(0.0098)\n0.17(0.0067)1.27(0.0500)\n0.40(0.0157)0.50(0.0196)\n0.25(0.0099)45°\n8°\n0°1.75(0.0688)\n1.35(0.0532)\nSEATING\nPLANE0.25(0.0098)\n0.10(0.0040)418 55.00(0.1968)\n4.80(0.1890)\n4.00(0.1574)\n3.80(0.1497)\n1.27(0.0500)\nBSC6.20(0.2441)\n5.80(0.2284)\n0.51(0.0201)\n0.31(0.0122)COPLANARITY\n0.10\n \nFigure 47. 8-Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body  \n(R-8) \nDimensions shown in millimeters and (inches)  \n \nData Sheet ADR430/ADR431/ADR433/ADR434/ADR435 \n \nRev. N | Page 23 of 23 ORDERING GUIDE  \nModel1 Output  \nVoltage (V) Initial \nAccuracy,  Temperature  \nCoefficient \nPackage (ppm/°C)  Temperature  \nRange  Package  \nDescription  Package  \nOption  Ordering  \nQuantity  Markin\ng Code  (mV)  (%) \nADR430ARZ 2.048  ±3 ±0.15 10 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR430ARZ- REEL7  2.048  ±3 ±0.15 10 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR430ARMZ  2.048  ±3 ±0.15 10 −40°C to +125°C  8-Lead MSOP  RM-8 50 R10 \nADR430ARMZ- REEL7  2.048  ±3 ±0.15 10 −40°C to +125°C  8-Lead MSOP  RM-8 1,000  R10 \nADR430BRZ 2.048  ±1 ±0.05 3 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR430BRZ- REEL7  2.048  ±1 ±0.05 3 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR431ARZ 2.500  ±3 ±0.12 10 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR431ARZ- REEL7  2.500  ±3 ±0.12 10 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR431ARMZ  2.500  ±3 ±0.12 10 −40°C to +125°C  8-Lead MSOP  RM-8 50 R12 \nADR431ARMZ- REEL7  2.500  ±3 ±0.12 10 −40°C to +125°C  8-Lead MSOP  RM-8 1,000  R12 \nADR431BRMZ 2.500  ±1 ±0.04 3 −40°C to +125°C  8-Lead MSOP  RM-8 50 R13 \nADR431BRMZ -R7 2.500  ±1 ±0.04 3 −40°C to +125°C  8-Lead MSOP  RM-8 1000  R13 \nADR431BRZ 2.500  ±1 ±0.04 3 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR431BRZ- REEL7  2.500  ±1 ±0.04 3 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR433ARZ 3.000  ±4 ±0.13 10 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR433ARZ- REEL7  3.000  ±4 ±0.13 10 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR433ARMZ  3.000  ±4 ±0.13 10 −40°C to +125°C  8-Lead MSOP  RM-8 50 R14 \nADR433ARMZ- REEL7  3.000  ±4 ±0.13 10 −40°C to +125°C  8-Lead MSOP  RM-8 1,000  R14 \nADR433B RZ 3.000  ±1.5  ±0.05 3 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR433BRZ- REEL7  3.000  ±1.5  ±0.05 3 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR434ARZ 4.096  ±5 ±0.12 10 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR434ARZ- REEL7  4.096  ±5 ±0.12 10 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR434ARMZ  4.096  ±5 ±0.12 10 −40°C to +125°C  8-Lead MSOP  RM-8 50 R16 \nADR434ARMZ- REEL7  4.096  ±5 ±0.12 10 −40°C to +125°C  8-Lead MSOP  RM-8 1,000  R16 \nADR434BRZ 4.096  ±1.5  ±0.04 3 −40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR434BRZ- REEL 7 4.096  ±1.5  ±0.04 3 −40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR435ARZ 5.000  ±6 ±0.12 10 –40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR435ARZ- REEL7  5.000  ±6 ±0.12 10 –40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \nADR435ARMZ  5.000  ±6 ±0.12 10 –40°C to +125°C  8-Lead MSOP  RM-8 50 R18 \nADR435ARMZ- REEL7  5.000  ±6 ±0.12 10 –40°C to +125°C  8-Lead MSOP  RM-8 1,000  R18 \nADR435BRMZ 5.000  ±2 ±0.04 3 –40°C to +125°C  8-Lead MSOP  RM-8 50 R19 \nADR435BRMZ- R7 5.000  ±2 ±0.04 3 –40°C to +125°C  8-Lead MSOP  RM-8 1,000  R19 \nADR435BRZ 5.000  ±2 ±0.04 3 –40°C to +125°C  8-Lead SOIC_N  R-8 98  \nADR435BRZ- REEL7  5.000  ±2 ±0.04 3 –40°C to +125°C  8-Lead SOIC_N  R-8 1,000   \n \n1 Z = RoHS Compliant Part.  \n \n \n \n \n©2003 –2018  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D04500- 0-2/18(N)  \n \n"}]
!==============================================================================!
### Component Summary: ADR431BRZ-REEL7

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 4.5 V to 18 V
  - Output Voltage (VOUT): 2.500 V (±1 mV for B grade)

- **Current Ratings:**
  - Sourcing Current (IL): 30 mA
  - Sinking Current (IL): -20 mA

- **Power Consumption:**
  - Quiescent Current (IIN): 580 µA to 800 µA (no load)

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - 8-Lead SOIC_N (R-8)

- **Special Features:**
  - Low noise: 3.5 µV p-p (0.1 Hz to 10.0 Hz)
  - Low temperature coefficient: 3 ppm/°C maximum (B grade)
  - Load regulation: 15 ppm/mA
  - Line regulation: 20 ppm/V
  - Trim range: ±0.5% adjustment capability

- **Moisture Sensitive Level (MSL):**
  - MSL Level: Not specified in the provided data, but typically follows JEDEC J-STD-020E standards.

**Description:**
The ADR431BRZ-REEL7 is an ultralow noise XFET voltage reference designed for high accuracy and low temperature drift performance. It operates with a low supply current and provides a stable output voltage of 2.500 V. The device features a trim terminal that allows for output voltage adjustment without compromising performance, making it suitable for precision applications.

**Typical Applications:**
- Precision data acquisition systems
- High-resolution data converters
- Medical instruments
- Industrial process control systems
- Optical control circuits
- General precision instrumentation

This component is particularly beneficial in applications where low noise and high stability are critical, such as in analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). Its ability to maintain performance across a wide temperature range and its low power consumption make it ideal for portable and battery-operated devices.