$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # ot $end
  $var wire 1 $ of $end
  $var wire 8 % o1 [7:0] $end
  $var wire 8 & o2 [7:0] $end
  $var wire 8 ' o16 [7:0] $end
  $scope module const1 $end
   $var wire 1 # ot $end
   $var wire 1 $ of $end
   $var wire 8 % o1 [7:0] $end
   $var wire 8 & o2 [7:0] $end
   $var wire 8 ' o16 [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000101 %
b01100101 &
b01011010 '
#1
#2
#3
#4
