# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"stage_classifier_tb_func_synth.v" \
"../../../../../FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" \

# Do not sort compile order
nosort
