/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [3:0] _03_;
  wire [3:0] _04_;
  reg [4:0] _05_;
  wire [2:0] _06_;
  wire [13:0] _07_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [26:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(in_data[5] & celloutsig_0_5z[1]);
  assign celloutsig_0_25z = !(celloutsig_0_12z[10] ? celloutsig_0_24z : celloutsig_0_24z);
  assign celloutsig_0_0z = ~in_data[13];
  assign celloutsig_1_19z = ~celloutsig_1_13z;
  assign celloutsig_0_6z = ~in_data[43];
  assign celloutsig_0_11z = ~celloutsig_0_10z[5];
  assign celloutsig_0_17z = ~_00_;
  assign celloutsig_1_13z = ~((celloutsig_1_1z[6] | celloutsig_1_7z) & _01_);
  assign celloutsig_0_18z = ~((celloutsig_0_10z[6] | celloutsig_0_12z[8]) & celloutsig_0_7z[3]);
  assign celloutsig_0_24z = ~((celloutsig_0_6z | celloutsig_0_14z[3]) & celloutsig_0_23z);
  assign celloutsig_1_7z = celloutsig_1_6z[10] | celloutsig_1_3z;
  assign celloutsig_0_4z = in_data[39] | celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_17z | celloutsig_0_9z;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= { _02_[1], _03_[2:1], celloutsig_1_3z };
  assign { _04_[3:2], _01_, _04_[0] } = _21_;
  reg [2:0] _22_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 3'h0;
    else _22_ <= { in_data[18], celloutsig_0_0z, celloutsig_0_0z };
  assign { _06_[2], _00_, _06_[0] } = _22_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 5'h00;
    else _05_ <= celloutsig_0_10z[6:2];
  reg [13:0] _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 14'h0000;
    else _24_ <= { in_data[191:190], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _07_[13:11], _02_[8:1], _03_[2:1], _07_[0] } = _24_;
  assign celloutsig_1_6z = { _07_[11], _02_[8:4], celloutsig_1_0z, _04_[3:2], _01_, _04_[0] } / { 1'h1, _07_[12:11], _02_[8:2], celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_10z[3:0], celloutsig_0_9z } / { 1'h1, _05_[2:0], celloutsig_0_11z };
  assign celloutsig_0_3z = { in_data[40:35], _06_[2], _00_, _06_[0], _06_[2], _00_, _06_[0], celloutsig_0_2z } >= { in_data[12:6], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, _06_[2], _00_, _06_[0] };
  assign celloutsig_1_3z = in_data[190:169] > { _07_[11], _02_[8:2], _07_[13:11], _02_[8:1], _03_[2:1], _07_[0] };
  assign celloutsig_1_9z = celloutsig_1_6z[3:1] < in_data[136:134];
  assign celloutsig_1_11z = celloutsig_1_3z & ~(in_data[110]);
  assign celloutsig_0_2z = in_data[34] & ~(_06_[0]);
  assign celloutsig_1_0z = in_data[149] & ~(in_data[139]);
  assign celloutsig_1_15z = { celloutsig_1_1z[8:7], celloutsig_1_6z, celloutsig_1_13z } * { _02_[5:1], _03_[2:1], _07_[0], celloutsig_1_9z, celloutsig_1_1z[7:5], celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_1z = { in_data[103:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[189:180];
  assign celloutsig_1_18z = celloutsig_1_8z | celloutsig_1_15z[10:5];
  assign celloutsig_0_9z = celloutsig_0_3z & celloutsig_0_8z;
  assign celloutsig_0_26z = { in_data[31:22], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_14z } >> { celloutsig_0_16z[6:2], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[60], _06_[2], _00_, _06_[0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z } <<< { in_data[41:39], celloutsig_0_4z, _06_[2], _00_, _06_[0] };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z } <<< { celloutsig_0_7z[9:5], _06_[2], _00_, _06_[0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[15:13], celloutsig_0_2z } >>> { in_data[58:57], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_8z = celloutsig_1_1z[5:0] ~^ { _02_[5:1], _03_[2] };
  assign celloutsig_0_7z = { in_data[47:39], celloutsig_0_4z } ~^ { in_data[87:85], celloutsig_0_0z, _06_[2], _00_, _06_[0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_7z[8:0], celloutsig_0_8z, celloutsig_0_11z } ~^ { in_data[33:24], celloutsig_0_4z };
  assign _02_[0] = celloutsig_1_9z;
  assign { _03_[3], _03_[0] } = { _02_[1], celloutsig_1_3z };
  assign _04_[1] = _01_;
  assign _06_[1] = _00_;
  assign _07_[10:1] = { _02_[8:1], _03_[2:1] };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
