"""
https://github.com/alexforencich/verilog-ethernet/tree/master/rtl
https://github.com/jsyk/miilink/tree/master/fpga/src
https://github.com/enjoy-digital/liteeth
"""