<stg><name>Filter</name>


<trans_list>

<trans id="79" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %DataIn) nounwind, !map !83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DataOut) nounwind, !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %Enable) nounwind, !map !95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Filter_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:4  %Enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %Enable) nounwind

]]></Node>
<StgValue><ssdm name="Enable_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:5  %DataIn_read = call i32 @_ssdm_op_Read.axis.i32(i32 %DataIn) nounwind

]]></Node>
<StgValue><ssdm name="DataIn_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 %DataIn, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %DataOut, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:9  br i1 %Enable_read, label %.preheader.preheader, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %trunc_ln703 = trunc i32 %DataIn_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1  %trunc_ln703_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %DataIn_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
.preheader:0  %p_Val2_2 = phi i48 [ %AccLeft_V, %_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
.preheader:1  %p_Val2_s = phi i48 [ %AccRight_V, %_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:2  %i_0 = phi i6 [ %i, %_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32 ], [ 18, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
.preheader:3  %sext_ln20 = sext i6 %i_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader:4  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_0, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %tmp_2, label %2, label %0

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln22 = icmp eq i6 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln22, label %_ZN8ap_fixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln29 = add i6 %i_0, -1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln29_1 = zext i6 %add_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ShiftRegRight_V_addr = getelementptr [19 x i16]* @ShiftRegRight_V, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="ShiftRegRight_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="5">
<![CDATA[
:4  %ShiftRegRight_V_load = load i16* %ShiftRegRight_V_addr, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegRight_V_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ShiftRegLeft_V_addr = getelementptr [19 x i16]* @ShiftRegLeft_V, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="ShiftRegLeft_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="5">
<![CDATA[
:8  %ShiftRegLeft_V_load = load i16* %ShiftRegLeft_V_addr, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegLeft_V_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  store i16 %trunc_ln703, i16* getelementptr inbounds ([19 x i16]* @ShiftRegRight_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  store i16 %trunc_ln703_1, i16* getelementptr inbounds ([19 x i16]* @ShiftRegLeft_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  br label %_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %p_Val2_s, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %p_Val2_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_1, i16 %tmp)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln29 = zext i32 %sext_ln20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="5">
<![CDATA[
:4  %ShiftRegRight_V_load = load i16* %ShiftRegRight_V_addr, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegRight_V_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %ShiftRegRight_V_addr_1 = getelementptr [19 x i16]* @ShiftRegRight_V, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="ShiftRegRight_V_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:6  store i16 %ShiftRegRight_V_load, i16* %ShiftRegRight_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="5">
<![CDATA[
:8  %ShiftRegLeft_V_load = load i16* %ShiftRegLeft_V_addr, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegLeft_V_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ShiftRegLeft_V_addr_1 = getelementptr [19 x i16]* @ShiftRegLeft_V, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="ShiftRegLeft_V_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:10  store i16 %ShiftRegLeft_V_load, i16* %ShiftRegLeft_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:16  %i = add i6 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:0  %zext_ln33 = zext i32 %sext_ln20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:1  %ShiftRegRight_V_addr_2 = getelementptr [19 x i16]* @ShiftRegRight_V, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="ShiftRegRight_V_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:2  %ShiftRegRight_V_load_1 = load i16* %ShiftRegRight_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegRight_V_load_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:3  %Coefficients_V_addr = getelementptr [19 x i18]* @Coefficients_V, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="Coefficients_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:4  %Coefficients_V_load = load i18* %Coefficients_V_addr, align 4

]]></Node>
<StgValue><ssdm name="Coefficients_V_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:10  %ShiftRegLeft_V_addr_2 = getelementptr [19 x i16]* @ShiftRegLeft_V, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="ShiftRegLeft_V_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:11  %ShiftRegLeft_V_load_1 = load i16* %ShiftRegLeft_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegLeft_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:2  %ShiftRegRight_V_load_1 = load i16* %ShiftRegRight_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegRight_V_load_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:4  %Coefficients_V_load = load i18* %Coefficients_V_addr, align 4

]]></Node>
<StgValue><ssdm name="Coefficients_V_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:11  %ShiftRegLeft_V_load_1 = load i16* %ShiftRegLeft_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="ShiftRegLeft_V_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="33" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:5  %sext_ln1118 = sext i18 %Coefficients_V_load to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:6  %sext_ln1118_1 = sext i16 %ShiftRegRight_V_load_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:7  %mul_ln703_1 = mul i33 %sext_ln1118_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="33" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:12  %sext_ln1118_2 = sext i16 %ShiftRegLeft_V_load_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:13  %mul_ln703 = mul i33 %sext_ln1118_2, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="48" op_1_bw="33" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:8  %shl_ln = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %mul_ln703_1, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:9  %AccRight_V = add i48 %p_Val2_s, %shl_ln

]]></Node>
<StgValue><ssdm name="AccRight_V"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="48" op_0_bw="48" op_1_bw="33" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:14  %shl_ln703_1 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %mul_ln703, i15 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:15  %AccLeft_V = add i48 %p_Val2_2, %shl_ln703_1

]]></Node>
<StgValue><ssdm name="AccLeft_V"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi50ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi48ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i32:17  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge:0  %storemerge = phi i32 [ %or_ln, %2 ], [ %DataIn_read, %codeRepl ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge:1  call void @_ssdm_op_Write.axis.i32P(i32* %DataOut, i32 %storemerge) nounwind

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge:1  call void @_ssdm_op_Write.axis.i32P(i32* %DataOut, i32 %storemerge) nounwind

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="DataIn" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataIn"/></StgValue>
</port>
<port id="93" name="DataOut" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="DataOut"/></StgValue>
</port>
<port id="94" name="Enable" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Enable"/></StgValue>
</port>
<port id="95" name="ShiftRegRight_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="ShiftRegRight_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="ShiftRegLeft_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="ShiftRegLeft_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="Coefficients_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Coefficients_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="10">
</dataflow>
<dataflow id="100" from="DataIn" to="specbitsmap_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="102" from="DataOut" to="specbitsmap_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="104" from="Enable" to="specbitsmap_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="108" from="Filter_str" to="spectopmodule_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i1" to="Enable_read" fromId="109" toId="14">
</dataflow>
<dataflow id="111" from="Enable" to="Enable_read" fromId="94" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.axis.i32" to="DataIn_read" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="DataIn" to="DataIn_read" fromId="92" toId="15">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="specinterface_ln5" fromId="115" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="120" from="p_str" to="specinterface_ln5" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="124" from="p_str1" to="specinterface_ln5" fromId="123" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="127" from="p_str1" to="specinterface_ln5" fromId="123" toId="16">
</dataflow>
<dataflow id="128" from="p_str1" to="specinterface_ln5" fromId="123" toId="16">
</dataflow>
<dataflow id="129" from="p_str1" to="specinterface_ln5" fromId="123" toId="16">
</dataflow>
<dataflow id="130" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="133" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="16">
</dataflow>
<dataflow id="134" from="p_str1" to="specinterface_ln5" fromId="123" toId="16">
</dataflow>
<dataflow id="135" from="p_str1" to="specinterface_ln5" fromId="123" toId="16">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecInterface" to="specinterface_ln5" fromId="115" toId="17">
</dataflow>
<dataflow id="137" from="DataIn" to="specinterface_ln5" fromId="92" toId="17">
</dataflow>
<dataflow id="139" from="p_str2" to="specinterface_ln5" fromId="138" toId="17">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln5" fromId="140" toId="17">
</dataflow>
<dataflow id="142" from="StgValue_140" to="specinterface_ln5" fromId="140" toId="17">
</dataflow>
<dataflow id="144" from="p_str3" to="specinterface_ln5" fromId="143" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="17">
</dataflow>
<dataflow id="146" from="StgValue_140" to="specinterface_ln5" fromId="140" toId="17">
</dataflow>
<dataflow id="147" from="p_str1" to="specinterface_ln5" fromId="123" toId="17">
</dataflow>
<dataflow id="148" from="p_str1" to="specinterface_ln5" fromId="123" toId="17">
</dataflow>
<dataflow id="149" from="p_str1" to="specinterface_ln5" fromId="123" toId="17">
</dataflow>
<dataflow id="150" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="17">
</dataflow>
<dataflow id="151" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="17">
</dataflow>
<dataflow id="152" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="17">
</dataflow>
<dataflow id="153" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="17">
</dataflow>
<dataflow id="154" from="p_str1" to="specinterface_ln5" fromId="123" toId="17">
</dataflow>
<dataflow id="155" from="p_str1" to="specinterface_ln5" fromId="123" toId="17">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecInterface" to="specinterface_ln5" fromId="115" toId="18">
</dataflow>
<dataflow id="157" from="DataOut" to="specinterface_ln5" fromId="93" toId="18">
</dataflow>
<dataflow id="158" from="p_str2" to="specinterface_ln5" fromId="138" toId="18">
</dataflow>
<dataflow id="159" from="StgValue_140" to="specinterface_ln5" fromId="140" toId="18">
</dataflow>
<dataflow id="160" from="StgValue_140" to="specinterface_ln5" fromId="140" toId="18">
</dataflow>
<dataflow id="161" from="p_str3" to="specinterface_ln5" fromId="143" toId="18">
</dataflow>
<dataflow id="162" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="18">
</dataflow>
<dataflow id="163" from="StgValue_140" to="specinterface_ln5" fromId="140" toId="18">
</dataflow>
<dataflow id="164" from="p_str1" to="specinterface_ln5" fromId="123" toId="18">
</dataflow>
<dataflow id="165" from="p_str1" to="specinterface_ln5" fromId="123" toId="18">
</dataflow>
<dataflow id="166" from="p_str1" to="specinterface_ln5" fromId="123" toId="18">
</dataflow>
<dataflow id="167" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="18">
</dataflow>
<dataflow id="168" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="18">
</dataflow>
<dataflow id="169" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="18">
</dataflow>
<dataflow id="170" from="StgValue_117" to="specinterface_ln5" fromId="117" toId="18">
</dataflow>
<dataflow id="171" from="p_str1" to="specinterface_ln5" fromId="123" toId="18">
</dataflow>
<dataflow id="172" from="p_str1" to="specinterface_ln5" fromId="123" toId="18">
</dataflow>
<dataflow id="173" from="Enable_read" to="br_ln18" fromId="14" toId="19">
</dataflow>
<dataflow id="174" from="DataIn_read" to="trunc_ln703" fromId="15" toId="20">
</dataflow>
<dataflow id="176" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln703_1" fromId="175" toId="21">
</dataflow>
<dataflow id="177" from="DataIn_read" to="trunc_ln703_1" fromId="15" toId="21">
</dataflow>
<dataflow id="179" from="StgValue_178" to="trunc_ln703_1" fromId="178" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_180" to="trunc_ln703_1" fromId="180" toId="21">
</dataflow>
<dataflow id="182" from="AccLeft_V" to="p_Val2_2" fromId="73" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln20" to="p_Val2_2" fromId="74" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="185" from="StgValue_184" to="p_Val2_2" fromId="184" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="br_ln20" to="p_Val2_2" fromId="22" toId="23">
</dataflow>
<dataflow id="187" from="AccRight_V" to="p_Val2_s" fromId="71" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln20" to="p_Val2_s" fromId="74" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="189" from="StgValue_184" to="p_Val2_s" fromId="184" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln20" to="p_Val2_s" fromId="22" toId="24">
</dataflow>
<dataflow id="191" from="i" to="i_0" fromId="54" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln20" to="i_0" fromId="74" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="194" from="StgValue_193" to="i_0" fromId="193" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="br_ln20" to="i_0" fromId="22" toId="25">
</dataflow>
<dataflow id="196" from="i_0" to="sext_ln20" fromId="25" toId="26">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_2" fromId="197" toId="27">
</dataflow>
<dataflow id="199" from="i_0" to="tmp_2" fromId="25" toId="27">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp_2" fromId="200" toId="27">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="202" toId="28">
</dataflow>
<dataflow id="205" from="StgValue_204" to="empty" fromId="204" toId="28">
</dataflow>
<dataflow id="206" from="StgValue_204" to="empty" fromId="204" toId="28">
</dataflow>
<dataflow id="207" from="StgValue_204" to="empty" fromId="204" toId="28">
</dataflow>
<dataflow id="208" from="tmp_2" to="br_ln20" fromId="27" toId="29">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="209" toId="30">
</dataflow>
<dataflow id="212" from="p_str4" to="specloopname_ln21" fromId="211" toId="30">
</dataflow>
<dataflow id="213" from="i_0" to="icmp_ln22" fromId="25" toId="31">
</dataflow>
<dataflow id="215" from="StgValue_214" to="icmp_ln22" fromId="214" toId="31">
</dataflow>
<dataflow id="216" from="icmp_ln22" to="br_ln22" fromId="31" toId="32">
</dataflow>
<dataflow id="217" from="i_0" to="add_ln29" fromId="25" toId="33">
</dataflow>
<dataflow id="219" from="StgValue_218" to="add_ln29" fromId="218" toId="33">
</dataflow>
<dataflow id="220" from="add_ln29" to="zext_ln29_1" fromId="33" toId="34">
</dataflow>
<dataflow id="221" from="ShiftRegRight_V" to="ShiftRegRight_V_addr" fromId="95" toId="35">
</dataflow>
<dataflow id="223" from="StgValue_222" to="ShiftRegRight_V_addr" fromId="222" toId="35">
</dataflow>
<dataflow id="224" from="zext_ln29_1" to="ShiftRegRight_V_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="225" from="ShiftRegRight_V_addr" to="ShiftRegRight_V_load" fromId="35" toId="36">
</dataflow>
<dataflow id="226" from="ShiftRegLeft_V" to="ShiftRegLeft_V_addr" fromId="96" toId="37">
</dataflow>
<dataflow id="227" from="StgValue_222" to="ShiftRegLeft_V_addr" fromId="222" toId="37">
</dataflow>
<dataflow id="228" from="zext_ln29_1" to="ShiftRegLeft_V_addr" fromId="34" toId="37">
</dataflow>
<dataflow id="229" from="ShiftRegLeft_V_addr" to="ShiftRegLeft_V_load" fromId="37" toId="38">
</dataflow>
<dataflow id="230" from="trunc_ln703" to="store_ln24" fromId="20" toId="39">
</dataflow>
<dataflow id="232" from="StgValue_231" to="store_ln24" fromId="231" toId="39">
</dataflow>
<dataflow id="233" from="trunc_ln703_1" to="store_ln25" fromId="21" toId="40">
</dataflow>
<dataflow id="235" from="StgValue_234" to="store_ln25" fromId="234" toId="40">
</dataflow>
<dataflow id="237" from="_ssdm_op_PartSelect.i16.i48.i32.i32" to="tmp" fromId="236" toId="42">
</dataflow>
<dataflow id="238" from="p_Val2_s" to="tmp" fromId="24" toId="42">
</dataflow>
<dataflow id="240" from="StgValue_239" to="tmp" fromId="239" toId="42">
</dataflow>
<dataflow id="242" from="StgValue_241" to="tmp" fromId="241" toId="42">
</dataflow>
<dataflow id="243" from="_ssdm_op_PartSelect.i16.i48.i32.i32" to="tmp_1" fromId="236" toId="43">
</dataflow>
<dataflow id="244" from="p_Val2_2" to="tmp_1" fromId="23" toId="43">
</dataflow>
<dataflow id="245" from="StgValue_239" to="tmp_1" fromId="239" toId="43">
</dataflow>
<dataflow id="246" from="StgValue_241" to="tmp_1" fromId="241" toId="43">
</dataflow>
<dataflow id="248" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="or_ln" fromId="247" toId="44">
</dataflow>
<dataflow id="249" from="tmp_1" to="or_ln" fromId="43" toId="44">
</dataflow>
<dataflow id="250" from="tmp" to="or_ln" fromId="42" toId="44">
</dataflow>
<dataflow id="251" from="sext_ln20" to="zext_ln29" fromId="26" toId="46">
</dataflow>
<dataflow id="252" from="ShiftRegRight_V_addr" to="ShiftRegRight_V_load" fromId="35" toId="47">
</dataflow>
<dataflow id="253" from="ShiftRegRight_V" to="ShiftRegRight_V_addr_1" fromId="95" toId="48">
</dataflow>
<dataflow id="254" from="StgValue_222" to="ShiftRegRight_V_addr_1" fromId="222" toId="48">
</dataflow>
<dataflow id="255" from="zext_ln29" to="ShiftRegRight_V_addr_1" fromId="46" toId="48">
</dataflow>
<dataflow id="256" from="ShiftRegRight_V_load" to="store_ln29" fromId="47" toId="49">
</dataflow>
<dataflow id="257" from="ShiftRegRight_V_addr_1" to="store_ln29" fromId="48" toId="49">
</dataflow>
<dataflow id="258" from="ShiftRegLeft_V_addr" to="ShiftRegLeft_V_load" fromId="37" toId="50">
</dataflow>
<dataflow id="259" from="ShiftRegLeft_V" to="ShiftRegLeft_V_addr_1" fromId="96" toId="51">
</dataflow>
<dataflow id="260" from="StgValue_222" to="ShiftRegLeft_V_addr_1" fromId="222" toId="51">
</dataflow>
<dataflow id="261" from="zext_ln29" to="ShiftRegLeft_V_addr_1" fromId="46" toId="51">
</dataflow>
<dataflow id="262" from="ShiftRegLeft_V_load" to="store_ln30" fromId="50" toId="52">
</dataflow>
<dataflow id="263" from="ShiftRegLeft_V_addr_1" to="store_ln30" fromId="51" toId="52">
</dataflow>
<dataflow id="264" from="i_0" to="i" fromId="25" toId="54">
</dataflow>
<dataflow id="265" from="StgValue_218" to="i" fromId="218" toId="54">
</dataflow>
<dataflow id="266" from="sext_ln20" to="zext_ln33" fromId="26" toId="55">
</dataflow>
<dataflow id="267" from="ShiftRegRight_V" to="ShiftRegRight_V_addr_2" fromId="95" toId="56">
</dataflow>
<dataflow id="268" from="StgValue_222" to="ShiftRegRight_V_addr_2" fromId="222" toId="56">
</dataflow>
<dataflow id="269" from="zext_ln33" to="ShiftRegRight_V_addr_2" fromId="55" toId="56">
</dataflow>
<dataflow id="270" from="ShiftRegRight_V_addr_2" to="ShiftRegRight_V_load_1" fromId="56" toId="57">
</dataflow>
<dataflow id="271" from="Coefficients_V" to="Coefficients_V_addr" fromId="97" toId="58">
</dataflow>
<dataflow id="272" from="StgValue_222" to="Coefficients_V_addr" fromId="222" toId="58">
</dataflow>
<dataflow id="273" from="zext_ln33" to="Coefficients_V_addr" fromId="55" toId="58">
</dataflow>
<dataflow id="274" from="Coefficients_V_addr" to="Coefficients_V_load" fromId="58" toId="59">
</dataflow>
<dataflow id="275" from="ShiftRegLeft_V" to="ShiftRegLeft_V_addr_2" fromId="96" toId="60">
</dataflow>
<dataflow id="276" from="StgValue_222" to="ShiftRegLeft_V_addr_2" fromId="222" toId="60">
</dataflow>
<dataflow id="277" from="zext_ln33" to="ShiftRegLeft_V_addr_2" fromId="55" toId="60">
</dataflow>
<dataflow id="278" from="ShiftRegLeft_V_addr_2" to="ShiftRegLeft_V_load_1" fromId="60" toId="61">
</dataflow>
<dataflow id="279" from="ShiftRegRight_V_addr_2" to="ShiftRegRight_V_load_1" fromId="56" toId="62">
</dataflow>
<dataflow id="280" from="Coefficients_V_addr" to="Coefficients_V_load" fromId="58" toId="63">
</dataflow>
<dataflow id="281" from="ShiftRegLeft_V_addr_2" to="ShiftRegLeft_V_load_1" fromId="60" toId="64">
</dataflow>
<dataflow id="282" from="Coefficients_V_load" to="sext_ln1118" fromId="63" toId="65">
</dataflow>
<dataflow id="283" from="ShiftRegRight_V_load_1" to="sext_ln1118_1" fromId="62" toId="66">
</dataflow>
<dataflow id="284" from="sext_ln1118_1" to="mul_ln703_1" fromId="66" toId="67">
</dataflow>
<dataflow id="285" from="sext_ln1118" to="mul_ln703_1" fromId="65" toId="67">
</dataflow>
<dataflow id="286" from="ShiftRegLeft_V_load_1" to="sext_ln1118_2" fromId="64" toId="68">
</dataflow>
<dataflow id="287" from="sext_ln1118_2" to="mul_ln703" fromId="68" toId="69">
</dataflow>
<dataflow id="288" from="sext_ln1118" to="mul_ln703" fromId="65" toId="69">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitConcatenate.i48.i33.i15" to="shl_ln" fromId="289" toId="70">
</dataflow>
<dataflow id="291" from="mul_ln703_1" to="shl_ln" fromId="67" toId="70">
</dataflow>
<dataflow id="293" from="StgValue_292" to="shl_ln" fromId="292" toId="70">
</dataflow>
<dataflow id="294" from="p_Val2_s" to="AccRight_V" fromId="24" toId="71">
</dataflow>
<dataflow id="295" from="shl_ln" to="AccRight_V" fromId="70" toId="71">
</dataflow>
<dataflow id="296" from="_ssdm_op_BitConcatenate.i48.i33.i15" to="shl_ln703_1" fromId="289" toId="72">
</dataflow>
<dataflow id="297" from="mul_ln703" to="shl_ln703_1" fromId="69" toId="72">
</dataflow>
<dataflow id="298" from="StgValue_292" to="shl_ln703_1" fromId="292" toId="72">
</dataflow>
<dataflow id="299" from="p_Val2_2" to="AccLeft_V" fromId="23" toId="73">
</dataflow>
<dataflow id="300" from="shl_ln703_1" to="AccLeft_V" fromId="72" toId="73">
</dataflow>
<dataflow id="301" from="or_ln" to="storemerge" fromId="44" toId="75">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="br_ln38" to="storemerge" fromId="45" toId="75">
</dataflow>
<dataflow id="303" from="DataIn_read" to="storemerge" fromId="15" toId="75">
<condition id="-1">
<or_exp><and_exp><literal name="Enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="304" from="br_ln18" to="storemerge" fromId="19" toId="75">
</dataflow>
<dataflow id="306" from="_ssdm_op_Write.axis.i32P" to="write_ln37" fromId="305" toId="76">
</dataflow>
<dataflow id="307" from="DataOut" to="write_ln37" fromId="93" toId="76">
</dataflow>
<dataflow id="308" from="storemerge" to="write_ln37" fromId="75" toId="76">
</dataflow>
<dataflow id="309" from="_ssdm_op_Write.axis.i32P" to="write_ln37" fromId="305" toId="77">
</dataflow>
<dataflow id="310" from="DataOut" to="write_ln37" fromId="93" toId="77">
</dataflow>
<dataflow id="311" from="storemerge" to="write_ln37" fromId="75" toId="77">
</dataflow>
<dataflow id="312" from="Enable_read" to="StgValue_1" fromId="14" toId="1">
</dataflow>
<dataflow id="313" from="tmp_2" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="314" from="icmp_ln22" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="315" from="icmp_ln22" to="StgValue_3" fromId="31" toId="3">
</dataflow>
</dataflows>


</stg>
