Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 12 18:17:57 2022
| Host         : LAPTOP-SI0HDF9G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_PL_control_sets_placed.rpt
| Design       : CPU_PL
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |             403 |          124 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             183 |           85 |
| Yes          | Yes                   | No                     |             512 |          247 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                      Enable Signal                                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CPU/EX_MEM/ready_r0_out                                                                 | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | CPU/EX_MEM/E[0]                                                                         | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pdu/cnt_m_rf[4]_i_1_n_0                                                                 | rst_IBUF         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                                                                         |                  |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG |                                                                                         | rst_IBUF         |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | CPU/EX_MEM/y_reg[3]_0[0]                                                                | rst_IBUF         |               22 |             32 |         1.45 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_6[0]                                                              | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_8[0]                                                              | rst_IBUF         |               19 |             32 |         1.68 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_9[0]                                                              | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_10[0]                                                             | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_11[0]                                                             | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_15[0]                                                             | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[0]_4[0]                                                              | rst_IBUF         |               18 |             32 |         1.78 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[0]_5[0]                                                              | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_13[0]                                                             | rst_IBUF         |               21 |             32 |         1.52 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_5[0]                                                              | rst_IBUF         |               14 |             32 |         2.29 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_12[0]                                                             | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_7[0]                                                              | rst_IBUF         |               13 |             32 |         2.46 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_14[0]                                                             | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[0]_3[0]                                                              | rst_IBUF         |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[1]_4[0]                                                              | rst_IBUF         |               12 |             32 |         2.67 |
|  clk_cpu_BUFG  | CPU/MEM_WB/Rdw_reg[0]_6[0]                                                              | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | CPU/ID_EX/dstall_bus                                                                    | rst_IBUF         |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | CPU/ID_EX/ID_EX_MemRead_reg_0                                                           | rst_IBUF         |               40 |            103 |         2.58 |
|  clk_cpu_BUFG  | CPU/DM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | CPU/DM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  |                                                                                         | rst_IBUF         |              116 |            375 |         3.23 |
+----------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


