<stg><name>addRoundKey</name>


<trans_list>

<trans id="167" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2.0:0 %round_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %round

]]></Node>
<StgValue><ssdm name="round_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:1 %array_addr = getelementptr i32 %array_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:2 %array_addr_16 = getelementptr i32 %array_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="array_addr_16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.split2.0:17 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %round_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
.split2.0:18 %zext_ln174 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:19 %w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:20 %w_load = load i6 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:29 %array_load = load i4 %array_addr

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:32 %array_load_16 = load i4 %array_addr_16

]]></Node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2.0:41 %or_ln176 = or i6 %shl_ln, i6 1

]]></Node>
<StgValue><ssdm name="or_ln176"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
.split2.0:42 %zext_ln176 = zext i6 %or_ln176

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:43 %w_addr_6 = getelementptr i32 %w, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="w_addr_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:44 %w_load_2 = load i6 %w_addr_6

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:3 %array_addr_17 = getelementptr i32 %array_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="array_addr_17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:4 %array_addr_18 = getelementptr i32 %array_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="array_addr_18"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:20 %w_load = load i6 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
.split2.0:21 %empty = trunc i32 %w_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:22 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:23 %zext_ln95 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:24 %lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:25 %zext_ln99 = zext i8 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:26 %lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:29 %array_load = load i4 %array_addr

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:30 %xor_ln179 = xor i32 %array_load, i32 %zext_ln95

]]></Node>
<StgValue><ssdm name="xor_ln179"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:32 %array_load_16 = load i4 %array_addr_16

]]></Node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:33 %xor_ln179_6 = xor i32 %array_load_16, i32 %zext_ln99

]]></Node>
<StgValue><ssdm name="xor_ln179_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:35 %array_load_17 = load i4 %array_addr_17

]]></Node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:38 %array_load_18 = load i4 %array_addr_18

]]></Node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:44 %w_load_2 = load i6 %w_addr_6

]]></Node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
.split2.0:45 %empty_134 = trunc i32 %w_load_2

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:46 %lshr_ln95_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln95_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:48 %lshr_ln97_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="lshr_ln97_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:50 %lshr_ln99_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln99_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2.0:65 %or_ln176_1 = or i6 %shl_ln, i6 2

]]></Node>
<StgValue><ssdm name="or_ln176_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
.split2.0:66 %zext_ln176_1 = zext i6 %or_ln176_1

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:67 %w_addr_7 = getelementptr i32 %w, i64 0, i64 %zext_ln176_1

]]></Node>
<StgValue><ssdm name="w_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:68 %w_load_3 = load i6 %w_addr_7

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2.0:89 %or_ln176_2 = or i6 %shl_ln, i6 3

]]></Node>
<StgValue><ssdm name="or_ln176_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="6">
<![CDATA[
.split2.0:90 %zext_ln176_2 = zext i6 %or_ln176_2

]]></Node>
<StgValue><ssdm name="zext_ln176_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:91 %w_addr_8 = getelementptr i32 %w, i64 0, i64 %zext_ln176_2

]]></Node>
<StgValue><ssdm name="w_addr_8"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:92 %w_load_4 = load i6 %w_addr_8

]]></Node>
<StgValue><ssdm name="w_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:5 %array_addr_19 = getelementptr i32 %array_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="array_addr_19"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:6 %array_addr_20 = getelementptr i32 %array_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="array_addr_20"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:27 %zext_ln101 = zext i8 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:28 %zext_ln179 = zext i8 %empty

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:35 %array_load_17 = load i4 %array_addr_17

]]></Node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:36 %xor_ln179_7 = xor i32 %array_load_17, i32 %zext_ln101

]]></Node>
<StgValue><ssdm name="xor_ln179_7"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:38 %array_load_18 = load i4 %array_addr_18

]]></Node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:39 %xor_ln179_8 = xor i32 %array_load_18, i32 %zext_ln179

]]></Node>
<StgValue><ssdm name="xor_ln179_8"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:53 %array_load_19 = load i4 %array_addr_19

]]></Node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:56 %array_load_20 = load i4 %array_addr_20

]]></Node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:68 %w_load_3 = load i6 %w_addr_7

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
.split2.0:69 %empty_135 = trunc i32 %w_load_3

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:70 %lshr_ln95_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln95_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:72 %lshr_ln97_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="lshr_ln97_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:74 %lshr_ln99_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln99_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
.split2.0:92 %w_load_4 = load i6 %w_addr_8

]]></Node>
<StgValue><ssdm name="w_load_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
.split2.0:93 %empty_136 = trunc i32 %w_load_4

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:94 %lshr_ln95_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln95_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:96 %lshr_ln97_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="lshr_ln97_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2.0:98 %lshr_ln99_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln99_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:7 %array_addr_21 = getelementptr i32 %array_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="array_addr_21"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:8 %array_addr_22 = getelementptr i32 %array_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="array_addr_22"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:47 %zext_ln95_4 = zext i8 %lshr_ln95_1

]]></Node>
<StgValue><ssdm name="zext_ln95_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:49 %zext_ln99_4 = zext i8 %lshr_ln97_1

]]></Node>
<StgValue><ssdm name="zext_ln99_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:53 %array_load_19 = load i4 %array_addr_19

]]></Node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:54 %xor_ln179_9 = xor i32 %array_load_19, i32 %zext_ln95_4

]]></Node>
<StgValue><ssdm name="xor_ln179_9"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:56 %array_load_20 = load i4 %array_addr_20

]]></Node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:57 %xor_ln179_10 = xor i32 %array_load_20, i32 %zext_ln99_4

]]></Node>
<StgValue><ssdm name="xor_ln179_10"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:59 %array_load_21 = load i4 %array_addr_21

]]></Node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:62 %array_load_22 = load i4 %array_addr_22

]]></Node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:9 %array_addr_23 = getelementptr i32 %array_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="array_addr_23"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:10 %array_addr_24 = getelementptr i32 %array_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="array_addr_24"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:51 %zext_ln101_4 = zext i8 %lshr_ln99_1

]]></Node>
<StgValue><ssdm name="zext_ln101_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:52 %zext_ln179_2 = zext i8 %empty_134

]]></Node>
<StgValue><ssdm name="zext_ln179_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:59 %array_load_21 = load i4 %array_addr_21

]]></Node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:60 %xor_ln179_11 = xor i32 %array_load_21, i32 %zext_ln101_4

]]></Node>
<StgValue><ssdm name="xor_ln179_11"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:62 %array_load_22 = load i4 %array_addr_22

]]></Node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:63 %xor_ln179_12 = xor i32 %array_load_22, i32 %zext_ln179_2

]]></Node>
<StgValue><ssdm name="xor_ln179_12"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:77 %array_load_23 = load i4 %array_addr_23

]]></Node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:80 %array_load_24 = load i4 %array_addr_24

]]></Node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:11 %array_addr_25 = getelementptr i32 %array_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="array_addr_25"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:12 %array_addr_26 = getelementptr i32 %array_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="array_addr_26"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:71 %zext_ln95_5 = zext i8 %lshr_ln95_2

]]></Node>
<StgValue><ssdm name="zext_ln95_5"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:73 %zext_ln99_5 = zext i8 %lshr_ln97_2

]]></Node>
<StgValue><ssdm name="zext_ln99_5"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:77 %array_load_23 = load i4 %array_addr_23

]]></Node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:78 %xor_ln179_13 = xor i32 %array_load_23, i32 %zext_ln95_5

]]></Node>
<StgValue><ssdm name="xor_ln179_13"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:80 %array_load_24 = load i4 %array_addr_24

]]></Node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:81 %xor_ln179_14 = xor i32 %array_load_24, i32 %zext_ln99_5

]]></Node>
<StgValue><ssdm name="xor_ln179_14"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:83 %array_load_25 = load i4 %array_addr_25

]]></Node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:86 %array_load_26 = load i4 %array_addr_26

]]></Node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:13 %array_addr_27 = getelementptr i32 %array_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="array_addr_27"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:14 %array_addr_28 = getelementptr i32 %array_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="array_addr_28"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:75 %zext_ln101_5 = zext i8 %lshr_ln99_2

]]></Node>
<StgValue><ssdm name="zext_ln101_5"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:76 %zext_ln179_3 = zext i8 %empty_135

]]></Node>
<StgValue><ssdm name="zext_ln179_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:83 %array_load_25 = load i4 %array_addr_25

]]></Node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:84 %xor_ln179_15 = xor i32 %array_load_25, i32 %zext_ln101_5

]]></Node>
<StgValue><ssdm name="xor_ln179_15"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:86 %array_load_26 = load i4 %array_addr_26

]]></Node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:87 %xor_ln179_16 = xor i32 %array_load_26, i32 %zext_ln179_3

]]></Node>
<StgValue><ssdm name="xor_ln179_16"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:101 %array_load_27 = load i4 %array_addr_27

]]></Node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:104 %array_load_28 = load i4 %array_addr_28

]]></Node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:15 %array_addr_29 = getelementptr i32 %array_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="array_addr_29"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.0:16 %array_addr_30 = getelementptr i32 %array_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="array_addr_30"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:95 %zext_ln95_6 = zext i8 %lshr_ln95_3

]]></Node>
<StgValue><ssdm name="zext_ln95_6"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:97 %zext_ln99_6 = zext i8 %lshr_ln97_3

]]></Node>
<StgValue><ssdm name="zext_ln99_6"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:101 %array_load_27 = load i4 %array_addr_27

]]></Node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:102 %xor_ln179_17 = xor i32 %array_load_27, i32 %zext_ln95_6

]]></Node>
<StgValue><ssdm name="xor_ln179_17"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:104 %array_load_28 = load i4 %array_addr_28

]]></Node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:105 %xor_ln179_18 = xor i32 %array_load_28, i32 %zext_ln99_6

]]></Node>
<StgValue><ssdm name="xor_ln179_18"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:107 %array_load_29 = load i4 %array_addr_29

]]></Node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:110 %array_load_30 = load i4 %array_addr_30

]]></Node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:31 %store_ln179 = store i32 %xor_ln179, i4 %array_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:34 %store_ln179 = store i32 %xor_ln179_6, i4 %array_addr_16

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:99 %zext_ln101_6 = zext i8 %lshr_ln99_3

]]></Node>
<StgValue><ssdm name="zext_ln101_6"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
.split2.0:100 %zext_ln179_4 = zext i8 %empty_136

]]></Node>
<StgValue><ssdm name="zext_ln179_4"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:107 %array_load_29 = load i4 %array_addr_29

]]></Node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:108 %xor_ln179_19 = xor i32 %array_load_29, i32 %zext_ln101_6

]]></Node>
<StgValue><ssdm name="xor_ln179_19"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
.split2.0:110 %array_load_30 = load i4 %array_addr_30

]]></Node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2.0:111 %xor_ln179_20 = xor i32 %array_load_30, i32 %zext_ln179_4

]]></Node>
<StgValue><ssdm name="xor_ln179_20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:37 %store_ln179 = store i32 %xor_ln179_7, i4 %array_addr_17

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:40 %store_ln179 = store i32 %xor_ln179_8, i4 %array_addr_18

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="138" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:55 %store_ln179 = store i32 %xor_ln179_9, i4 %array_addr_19

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:58 %store_ln179 = store i32 %xor_ln179_10, i4 %array_addr_20

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:61 %store_ln179 = store i32 %xor_ln179_11, i4 %array_addr_21

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:64 %store_ln179 = store i32 %xor_ln179_12, i4 %array_addr_22

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:79 %store_ln179 = store i32 %xor_ln179_13, i4 %array_addr_23

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:82 %store_ln179 = store i32 %xor_ln179_14, i4 %array_addr_24

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:85 %store_ln179 = store i32 %xor_ln179_15, i4 %array_addr_25

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:88 %store_ln179 = store i32 %xor_ln179_16, i4 %array_addr_26

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:103 %store_ln179 = store i32 %xor_ln179_17, i4 %array_addr_27

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:106 %store_ln179 = store i32 %xor_ln179_18, i4 %array_addr_28

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:109 %store_ln179 = store i32 %xor_ln179_19, i4 %array_addr_29

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split2.0:112 %store_ln179 = store i32 %xor_ln179_20, i4 %array_addr_30

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
.split2.0:113 %ret_ln182 = ret

]]></Node>
<StgValue><ssdm name="ret_ln182"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="182" name="array_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="array_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="round" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="round"/></StgValue>
</port>
<port id="184" name="w" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="186" from="_ssdm_op_Read.ap_auto.i4" to="round_read" fromId="185" toId="17">
</dataflow>
<dataflow id="187" from="round" to="round_read" fromId="183" toId="17">
</dataflow>
<dataflow id="188" from="array_r" to="array_addr" fromId="182" toId="18">
</dataflow>
<dataflow id="190" from="StgValue_189" to="array_addr" fromId="189" toId="18">
</dataflow>
<dataflow id="191" from="StgValue_189" to="array_addr" fromId="189" toId="18">
</dataflow>
<dataflow id="192" from="array_r" to="array_addr_16" fromId="182" toId="19">
</dataflow>
<dataflow id="193" from="StgValue_189" to="array_addr_16" fromId="189" toId="19">
</dataflow>
<dataflow id="195" from="StgValue_194" to="array_addr_16" fromId="194" toId="19">
</dataflow>
<dataflow id="197" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="shl_ln" fromId="196" toId="20">
</dataflow>
<dataflow id="198" from="round_read" to="shl_ln" fromId="17" toId="20">
</dataflow>
<dataflow id="200" from="StgValue_199" to="shl_ln" fromId="199" toId="20">
</dataflow>
<dataflow id="201" from="shl_ln" to="zext_ln174" fromId="20" toId="21">
</dataflow>
<dataflow id="202" from="w" to="w_addr" fromId="184" toId="22">
</dataflow>
<dataflow id="203" from="StgValue_189" to="w_addr" fromId="189" toId="22">
</dataflow>
<dataflow id="204" from="zext_ln174" to="w_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="205" from="w_addr" to="w_load" fromId="22" toId="23">
</dataflow>
<dataflow id="206" from="array_addr" to="array_load" fromId="18" toId="24">
</dataflow>
<dataflow id="207" from="array_addr_16" to="array_load_16" fromId="19" toId="25">
</dataflow>
<dataflow id="208" from="shl_ln" to="or_ln176" fromId="20" toId="26">
</dataflow>
<dataflow id="210" from="StgValue_209" to="or_ln176" fromId="209" toId="26">
</dataflow>
<dataflow id="211" from="or_ln176" to="zext_ln176" fromId="26" toId="27">
</dataflow>
<dataflow id="212" from="w" to="w_addr_6" fromId="184" toId="28">
</dataflow>
<dataflow id="213" from="StgValue_189" to="w_addr_6" fromId="189" toId="28">
</dataflow>
<dataflow id="214" from="zext_ln176" to="w_addr_6" fromId="27" toId="28">
</dataflow>
<dataflow id="215" from="w_addr_6" to="w_load_2" fromId="28" toId="29">
</dataflow>
<dataflow id="216" from="array_r" to="array_addr_17" fromId="182" toId="30">
</dataflow>
<dataflow id="217" from="StgValue_189" to="array_addr_17" fromId="189" toId="30">
</dataflow>
<dataflow id="219" from="StgValue_218" to="array_addr_17" fromId="218" toId="30">
</dataflow>
<dataflow id="220" from="array_r" to="array_addr_18" fromId="182" toId="31">
</dataflow>
<dataflow id="221" from="StgValue_189" to="array_addr_18" fromId="189" toId="31">
</dataflow>
<dataflow id="223" from="StgValue_222" to="array_addr_18" fromId="222" toId="31">
</dataflow>
<dataflow id="224" from="w_addr" to="w_load" fromId="22" toId="32">
</dataflow>
<dataflow id="225" from="w_load" to="empty" fromId="32" toId="33">
</dataflow>
<dataflow id="227" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln" fromId="226" toId="34">
</dataflow>
<dataflow id="228" from="w_load" to="lshr_ln" fromId="32" toId="34">
</dataflow>
<dataflow id="230" from="StgValue_229" to="lshr_ln" fromId="229" toId="34">
</dataflow>
<dataflow id="232" from="StgValue_231" to="lshr_ln" fromId="231" toId="34">
</dataflow>
<dataflow id="233" from="lshr_ln" to="zext_ln95" fromId="34" toId="35">
</dataflow>
<dataflow id="234" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln5" fromId="226" toId="36">
</dataflow>
<dataflow id="235" from="w_load" to="lshr_ln5" fromId="32" toId="36">
</dataflow>
<dataflow id="237" from="StgValue_236" to="lshr_ln5" fromId="236" toId="36">
</dataflow>
<dataflow id="239" from="StgValue_238" to="lshr_ln5" fromId="238" toId="36">
</dataflow>
<dataflow id="240" from="lshr_ln5" to="zext_ln99" fromId="36" toId="37">
</dataflow>
<dataflow id="241" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln6" fromId="226" toId="38">
</dataflow>
<dataflow id="242" from="w_load" to="lshr_ln6" fromId="32" toId="38">
</dataflow>
<dataflow id="244" from="StgValue_243" to="lshr_ln6" fromId="243" toId="38">
</dataflow>
<dataflow id="246" from="StgValue_245" to="lshr_ln6" fromId="245" toId="38">
</dataflow>
<dataflow id="247" from="array_addr" to="array_load" fromId="18" toId="39">
</dataflow>
<dataflow id="248" from="array_load" to="xor_ln179" fromId="39" toId="40">
</dataflow>
<dataflow id="249" from="zext_ln95" to="xor_ln179" fromId="35" toId="40">
</dataflow>
<dataflow id="250" from="array_addr_16" to="array_load_16" fromId="19" toId="41">
</dataflow>
<dataflow id="251" from="array_load_16" to="xor_ln179_6" fromId="41" toId="42">
</dataflow>
<dataflow id="252" from="zext_ln99" to="xor_ln179_6" fromId="37" toId="42">
</dataflow>
<dataflow id="253" from="array_addr_17" to="array_load_17" fromId="30" toId="43">
</dataflow>
<dataflow id="254" from="array_addr_18" to="array_load_18" fromId="31" toId="44">
</dataflow>
<dataflow id="255" from="w_addr_6" to="w_load_2" fromId="28" toId="45">
</dataflow>
<dataflow id="256" from="w_load_2" to="empty_134" fromId="45" toId="46">
</dataflow>
<dataflow id="257" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln95_1" fromId="226" toId="47">
</dataflow>
<dataflow id="258" from="w_load_2" to="lshr_ln95_1" fromId="45" toId="47">
</dataflow>
<dataflow id="259" from="StgValue_229" to="lshr_ln95_1" fromId="229" toId="47">
</dataflow>
<dataflow id="260" from="StgValue_231" to="lshr_ln95_1" fromId="231" toId="47">
</dataflow>
<dataflow id="261" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln97_1" fromId="226" toId="48">
</dataflow>
<dataflow id="262" from="w_load_2" to="lshr_ln97_1" fromId="45" toId="48">
</dataflow>
<dataflow id="263" from="StgValue_236" to="lshr_ln97_1" fromId="236" toId="48">
</dataflow>
<dataflow id="264" from="StgValue_238" to="lshr_ln97_1" fromId="238" toId="48">
</dataflow>
<dataflow id="265" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln99_1" fromId="226" toId="49">
</dataflow>
<dataflow id="266" from="w_load_2" to="lshr_ln99_1" fromId="45" toId="49">
</dataflow>
<dataflow id="267" from="StgValue_243" to="lshr_ln99_1" fromId="243" toId="49">
</dataflow>
<dataflow id="268" from="StgValue_245" to="lshr_ln99_1" fromId="245" toId="49">
</dataflow>
<dataflow id="269" from="shl_ln" to="or_ln176_1" fromId="20" toId="50">
</dataflow>
<dataflow id="271" from="StgValue_270" to="or_ln176_1" fromId="270" toId="50">
</dataflow>
<dataflow id="272" from="or_ln176_1" to="zext_ln176_1" fromId="50" toId="51">
</dataflow>
<dataflow id="273" from="w" to="w_addr_7" fromId="184" toId="52">
</dataflow>
<dataflow id="274" from="StgValue_189" to="w_addr_7" fromId="189" toId="52">
</dataflow>
<dataflow id="275" from="zext_ln176_1" to="w_addr_7" fromId="51" toId="52">
</dataflow>
<dataflow id="276" from="w_addr_7" to="w_load_3" fromId="52" toId="53">
</dataflow>
<dataflow id="277" from="shl_ln" to="or_ln176_2" fromId="20" toId="54">
</dataflow>
<dataflow id="279" from="StgValue_278" to="or_ln176_2" fromId="278" toId="54">
</dataflow>
<dataflow id="280" from="or_ln176_2" to="zext_ln176_2" fromId="54" toId="55">
</dataflow>
<dataflow id="281" from="w" to="w_addr_8" fromId="184" toId="56">
</dataflow>
<dataflow id="282" from="StgValue_189" to="w_addr_8" fromId="189" toId="56">
</dataflow>
<dataflow id="283" from="zext_ln176_2" to="w_addr_8" fromId="55" toId="56">
</dataflow>
<dataflow id="284" from="w_addr_8" to="w_load_4" fromId="56" toId="57">
</dataflow>
<dataflow id="285" from="array_r" to="array_addr_19" fromId="182" toId="58">
</dataflow>
<dataflow id="286" from="StgValue_189" to="array_addr_19" fromId="189" toId="58">
</dataflow>
<dataflow id="288" from="StgValue_287" to="array_addr_19" fromId="287" toId="58">
</dataflow>
<dataflow id="289" from="array_r" to="array_addr_20" fromId="182" toId="59">
</dataflow>
<dataflow id="290" from="StgValue_189" to="array_addr_20" fromId="189" toId="59">
</dataflow>
<dataflow id="292" from="StgValue_291" to="array_addr_20" fromId="291" toId="59">
</dataflow>
<dataflow id="293" from="lshr_ln6" to="zext_ln101" fromId="38" toId="60">
</dataflow>
<dataflow id="294" from="empty" to="zext_ln179" fromId="33" toId="61">
</dataflow>
<dataflow id="295" from="array_addr_17" to="array_load_17" fromId="30" toId="62">
</dataflow>
<dataflow id="296" from="array_load_17" to="xor_ln179_7" fromId="62" toId="63">
</dataflow>
<dataflow id="297" from="zext_ln101" to="xor_ln179_7" fromId="60" toId="63">
</dataflow>
<dataflow id="298" from="array_addr_18" to="array_load_18" fromId="31" toId="64">
</dataflow>
<dataflow id="299" from="array_load_18" to="xor_ln179_8" fromId="64" toId="65">
</dataflow>
<dataflow id="300" from="zext_ln179" to="xor_ln179_8" fromId="61" toId="65">
</dataflow>
<dataflow id="301" from="array_addr_19" to="array_load_19" fromId="58" toId="66">
</dataflow>
<dataflow id="302" from="array_addr_20" to="array_load_20" fromId="59" toId="67">
</dataflow>
<dataflow id="303" from="w_addr_7" to="w_load_3" fromId="52" toId="68">
</dataflow>
<dataflow id="304" from="w_load_3" to="empty_135" fromId="68" toId="69">
</dataflow>
<dataflow id="305" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln95_2" fromId="226" toId="70">
</dataflow>
<dataflow id="306" from="w_load_3" to="lshr_ln95_2" fromId="68" toId="70">
</dataflow>
<dataflow id="307" from="StgValue_229" to="lshr_ln95_2" fromId="229" toId="70">
</dataflow>
<dataflow id="308" from="StgValue_231" to="lshr_ln95_2" fromId="231" toId="70">
</dataflow>
<dataflow id="309" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln97_2" fromId="226" toId="71">
</dataflow>
<dataflow id="310" from="w_load_3" to="lshr_ln97_2" fromId="68" toId="71">
</dataflow>
<dataflow id="311" from="StgValue_236" to="lshr_ln97_2" fromId="236" toId="71">
</dataflow>
<dataflow id="312" from="StgValue_238" to="lshr_ln97_2" fromId="238" toId="71">
</dataflow>
<dataflow id="313" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln99_2" fromId="226" toId="72">
</dataflow>
<dataflow id="314" from="w_load_3" to="lshr_ln99_2" fromId="68" toId="72">
</dataflow>
<dataflow id="315" from="StgValue_243" to="lshr_ln99_2" fromId="243" toId="72">
</dataflow>
<dataflow id="316" from="StgValue_245" to="lshr_ln99_2" fromId="245" toId="72">
</dataflow>
<dataflow id="317" from="w_addr_8" to="w_load_4" fromId="56" toId="73">
</dataflow>
<dataflow id="318" from="w_load_4" to="empty_136" fromId="73" toId="74">
</dataflow>
<dataflow id="319" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln95_3" fromId="226" toId="75">
</dataflow>
<dataflow id="320" from="w_load_4" to="lshr_ln95_3" fromId="73" toId="75">
</dataflow>
<dataflow id="321" from="StgValue_229" to="lshr_ln95_3" fromId="229" toId="75">
</dataflow>
<dataflow id="322" from="StgValue_231" to="lshr_ln95_3" fromId="231" toId="75">
</dataflow>
<dataflow id="323" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln97_3" fromId="226" toId="76">
</dataflow>
<dataflow id="324" from="w_load_4" to="lshr_ln97_3" fromId="73" toId="76">
</dataflow>
<dataflow id="325" from="StgValue_236" to="lshr_ln97_3" fromId="236" toId="76">
</dataflow>
<dataflow id="326" from="StgValue_238" to="lshr_ln97_3" fromId="238" toId="76">
</dataflow>
<dataflow id="327" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="lshr_ln99_3" fromId="226" toId="77">
</dataflow>
<dataflow id="328" from="w_load_4" to="lshr_ln99_3" fromId="73" toId="77">
</dataflow>
<dataflow id="329" from="StgValue_243" to="lshr_ln99_3" fromId="243" toId="77">
</dataflow>
<dataflow id="330" from="StgValue_245" to="lshr_ln99_3" fromId="245" toId="77">
</dataflow>
<dataflow id="331" from="array_r" to="array_addr_21" fromId="182" toId="78">
</dataflow>
<dataflow id="332" from="StgValue_189" to="array_addr_21" fromId="189" toId="78">
</dataflow>
<dataflow id="334" from="StgValue_333" to="array_addr_21" fromId="333" toId="78">
</dataflow>
<dataflow id="335" from="array_r" to="array_addr_22" fromId="182" toId="79">
</dataflow>
<dataflow id="336" from="StgValue_189" to="array_addr_22" fromId="189" toId="79">
</dataflow>
<dataflow id="338" from="StgValue_337" to="array_addr_22" fromId="337" toId="79">
</dataflow>
<dataflow id="339" from="lshr_ln95_1" to="zext_ln95_4" fromId="47" toId="80">
</dataflow>
<dataflow id="340" from="lshr_ln97_1" to="zext_ln99_4" fromId="48" toId="81">
</dataflow>
<dataflow id="341" from="array_addr_19" to="array_load_19" fromId="58" toId="82">
</dataflow>
<dataflow id="342" from="array_load_19" to="xor_ln179_9" fromId="82" toId="83">
</dataflow>
<dataflow id="343" from="zext_ln95_4" to="xor_ln179_9" fromId="80" toId="83">
</dataflow>
<dataflow id="344" from="array_addr_20" to="array_load_20" fromId="59" toId="84">
</dataflow>
<dataflow id="345" from="array_load_20" to="xor_ln179_10" fromId="84" toId="85">
</dataflow>
<dataflow id="346" from="zext_ln99_4" to="xor_ln179_10" fromId="81" toId="85">
</dataflow>
<dataflow id="347" from="array_addr_21" to="array_load_21" fromId="78" toId="86">
</dataflow>
<dataflow id="348" from="array_addr_22" to="array_load_22" fromId="79" toId="87">
</dataflow>
<dataflow id="349" from="array_r" to="array_addr_23" fromId="182" toId="88">
</dataflow>
<dataflow id="350" from="StgValue_189" to="array_addr_23" fromId="189" toId="88">
</dataflow>
<dataflow id="352" from="StgValue_351" to="array_addr_23" fromId="351" toId="88">
</dataflow>
<dataflow id="353" from="array_r" to="array_addr_24" fromId="182" toId="89">
</dataflow>
<dataflow id="354" from="StgValue_189" to="array_addr_24" fromId="189" toId="89">
</dataflow>
<dataflow id="356" from="StgValue_355" to="array_addr_24" fromId="355" toId="89">
</dataflow>
<dataflow id="357" from="lshr_ln99_1" to="zext_ln101_4" fromId="49" toId="90">
</dataflow>
<dataflow id="358" from="empty_134" to="zext_ln179_2" fromId="46" toId="91">
</dataflow>
<dataflow id="359" from="array_addr_21" to="array_load_21" fromId="78" toId="92">
</dataflow>
<dataflow id="360" from="array_load_21" to="xor_ln179_11" fromId="92" toId="93">
</dataflow>
<dataflow id="361" from="zext_ln101_4" to="xor_ln179_11" fromId="90" toId="93">
</dataflow>
<dataflow id="362" from="array_addr_22" to="array_load_22" fromId="79" toId="94">
</dataflow>
<dataflow id="363" from="array_load_22" to="xor_ln179_12" fromId="94" toId="95">
</dataflow>
<dataflow id="364" from="zext_ln179_2" to="xor_ln179_12" fromId="91" toId="95">
</dataflow>
<dataflow id="365" from="array_addr_23" to="array_load_23" fromId="88" toId="96">
</dataflow>
<dataflow id="366" from="array_addr_24" to="array_load_24" fromId="89" toId="97">
</dataflow>
<dataflow id="367" from="array_r" to="array_addr_25" fromId="182" toId="98">
</dataflow>
<dataflow id="368" from="StgValue_189" to="array_addr_25" fromId="189" toId="98">
</dataflow>
<dataflow id="370" from="StgValue_369" to="array_addr_25" fromId="369" toId="98">
</dataflow>
<dataflow id="371" from="array_r" to="array_addr_26" fromId="182" toId="99">
</dataflow>
<dataflow id="372" from="StgValue_189" to="array_addr_26" fromId="189" toId="99">
</dataflow>
<dataflow id="374" from="StgValue_373" to="array_addr_26" fromId="373" toId="99">
</dataflow>
<dataflow id="375" from="lshr_ln95_2" to="zext_ln95_5" fromId="70" toId="100">
</dataflow>
<dataflow id="376" from="lshr_ln97_2" to="zext_ln99_5" fromId="71" toId="101">
</dataflow>
<dataflow id="377" from="array_addr_23" to="array_load_23" fromId="88" toId="102">
</dataflow>
<dataflow id="378" from="array_load_23" to="xor_ln179_13" fromId="102" toId="103">
</dataflow>
<dataflow id="379" from="zext_ln95_5" to="xor_ln179_13" fromId="100" toId="103">
</dataflow>
<dataflow id="380" from="array_addr_24" to="array_load_24" fromId="89" toId="104">
</dataflow>
<dataflow id="381" from="array_load_24" to="xor_ln179_14" fromId="104" toId="105">
</dataflow>
<dataflow id="382" from="zext_ln99_5" to="xor_ln179_14" fromId="101" toId="105">
</dataflow>
<dataflow id="383" from="array_addr_25" to="array_load_25" fromId="98" toId="106">
</dataflow>
<dataflow id="384" from="array_addr_26" to="array_load_26" fromId="99" toId="107">
</dataflow>
<dataflow id="385" from="array_r" to="array_addr_27" fromId="182" toId="108">
</dataflow>
<dataflow id="386" from="StgValue_189" to="array_addr_27" fromId="189" toId="108">
</dataflow>
<dataflow id="388" from="StgValue_387" to="array_addr_27" fromId="387" toId="108">
</dataflow>
<dataflow id="389" from="array_r" to="array_addr_28" fromId="182" toId="109">
</dataflow>
<dataflow id="390" from="StgValue_189" to="array_addr_28" fromId="189" toId="109">
</dataflow>
<dataflow id="392" from="StgValue_391" to="array_addr_28" fromId="391" toId="109">
</dataflow>
<dataflow id="393" from="lshr_ln99_2" to="zext_ln101_5" fromId="72" toId="110">
</dataflow>
<dataflow id="394" from="empty_135" to="zext_ln179_3" fromId="69" toId="111">
</dataflow>
<dataflow id="395" from="array_addr_25" to="array_load_25" fromId="98" toId="112">
</dataflow>
<dataflow id="396" from="array_load_25" to="xor_ln179_15" fromId="112" toId="113">
</dataflow>
<dataflow id="397" from="zext_ln101_5" to="xor_ln179_15" fromId="110" toId="113">
</dataflow>
<dataflow id="398" from="array_addr_26" to="array_load_26" fromId="99" toId="114">
</dataflow>
<dataflow id="399" from="array_load_26" to="xor_ln179_16" fromId="114" toId="115">
</dataflow>
<dataflow id="400" from="zext_ln179_3" to="xor_ln179_16" fromId="111" toId="115">
</dataflow>
<dataflow id="401" from="array_addr_27" to="array_load_27" fromId="108" toId="116">
</dataflow>
<dataflow id="402" from="array_addr_28" to="array_load_28" fromId="109" toId="117">
</dataflow>
<dataflow id="403" from="array_r" to="array_addr_29" fromId="182" toId="118">
</dataflow>
<dataflow id="404" from="StgValue_189" to="array_addr_29" fromId="189" toId="118">
</dataflow>
<dataflow id="406" from="StgValue_405" to="array_addr_29" fromId="405" toId="118">
</dataflow>
<dataflow id="407" from="array_r" to="array_addr_30" fromId="182" toId="119">
</dataflow>
<dataflow id="408" from="StgValue_189" to="array_addr_30" fromId="189" toId="119">
</dataflow>
<dataflow id="410" from="StgValue_409" to="array_addr_30" fromId="409" toId="119">
</dataflow>
<dataflow id="411" from="lshr_ln95_3" to="zext_ln95_6" fromId="75" toId="120">
</dataflow>
<dataflow id="412" from="lshr_ln97_3" to="zext_ln99_6" fromId="76" toId="121">
</dataflow>
<dataflow id="413" from="array_addr_27" to="array_load_27" fromId="108" toId="122">
</dataflow>
<dataflow id="414" from="array_load_27" to="xor_ln179_17" fromId="122" toId="123">
</dataflow>
<dataflow id="415" from="zext_ln95_6" to="xor_ln179_17" fromId="120" toId="123">
</dataflow>
<dataflow id="416" from="array_addr_28" to="array_load_28" fromId="109" toId="124">
</dataflow>
<dataflow id="417" from="array_load_28" to="xor_ln179_18" fromId="124" toId="125">
</dataflow>
<dataflow id="418" from="zext_ln99_6" to="xor_ln179_18" fromId="121" toId="125">
</dataflow>
<dataflow id="419" from="array_addr_29" to="array_load_29" fromId="118" toId="126">
</dataflow>
<dataflow id="420" from="array_addr_30" to="array_load_30" fromId="119" toId="127">
</dataflow>
<dataflow id="421" from="xor_ln179" to="store_ln179" fromId="40" toId="128">
</dataflow>
<dataflow id="422" from="array_addr" to="store_ln179" fromId="18" toId="128">
</dataflow>
<dataflow id="423" from="xor_ln179_6" to="store_ln179" fromId="42" toId="129">
</dataflow>
<dataflow id="424" from="array_addr_16" to="store_ln179" fromId="19" toId="129">
</dataflow>
<dataflow id="425" from="lshr_ln99_3" to="zext_ln101_6" fromId="77" toId="130">
</dataflow>
<dataflow id="426" from="empty_136" to="zext_ln179_4" fromId="74" toId="131">
</dataflow>
<dataflow id="427" from="array_addr_29" to="array_load_29" fromId="118" toId="132">
</dataflow>
<dataflow id="428" from="array_load_29" to="xor_ln179_19" fromId="132" toId="133">
</dataflow>
<dataflow id="429" from="zext_ln101_6" to="xor_ln179_19" fromId="130" toId="133">
</dataflow>
<dataflow id="430" from="array_addr_30" to="array_load_30" fromId="119" toId="134">
</dataflow>
<dataflow id="431" from="array_load_30" to="xor_ln179_20" fromId="134" toId="135">
</dataflow>
<dataflow id="432" from="zext_ln179_4" to="xor_ln179_20" fromId="131" toId="135">
</dataflow>
<dataflow id="433" from="xor_ln179_7" to="store_ln179" fromId="63" toId="136">
</dataflow>
<dataflow id="434" from="array_addr_17" to="store_ln179" fromId="30" toId="136">
</dataflow>
<dataflow id="435" from="xor_ln179_8" to="store_ln179" fromId="65" toId="137">
</dataflow>
<dataflow id="436" from="array_addr_18" to="store_ln179" fromId="31" toId="137">
</dataflow>
<dataflow id="437" from="xor_ln179_9" to="store_ln179" fromId="83" toId="138">
</dataflow>
<dataflow id="438" from="array_addr_19" to="store_ln179" fromId="58" toId="138">
</dataflow>
<dataflow id="439" from="xor_ln179_10" to="store_ln179" fromId="85" toId="139">
</dataflow>
<dataflow id="440" from="array_addr_20" to="store_ln179" fromId="59" toId="139">
</dataflow>
<dataflow id="441" from="xor_ln179_11" to="store_ln179" fromId="93" toId="140">
</dataflow>
<dataflow id="442" from="array_addr_21" to="store_ln179" fromId="78" toId="140">
</dataflow>
<dataflow id="443" from="xor_ln179_12" to="store_ln179" fromId="95" toId="141">
</dataflow>
<dataflow id="444" from="array_addr_22" to="store_ln179" fromId="79" toId="141">
</dataflow>
<dataflow id="445" from="xor_ln179_13" to="store_ln179" fromId="103" toId="142">
</dataflow>
<dataflow id="446" from="array_addr_23" to="store_ln179" fromId="88" toId="142">
</dataflow>
<dataflow id="447" from="xor_ln179_14" to="store_ln179" fromId="105" toId="143">
</dataflow>
<dataflow id="448" from="array_addr_24" to="store_ln179" fromId="89" toId="143">
</dataflow>
<dataflow id="449" from="xor_ln179_15" to="store_ln179" fromId="113" toId="144">
</dataflow>
<dataflow id="450" from="array_addr_25" to="store_ln179" fromId="98" toId="144">
</dataflow>
<dataflow id="451" from="xor_ln179_16" to="store_ln179" fromId="115" toId="145">
</dataflow>
<dataflow id="452" from="array_addr_26" to="store_ln179" fromId="99" toId="145">
</dataflow>
<dataflow id="453" from="xor_ln179_17" to="store_ln179" fromId="123" toId="146">
</dataflow>
<dataflow id="454" from="array_addr_27" to="store_ln179" fromId="108" toId="146">
</dataflow>
<dataflow id="455" from="xor_ln179_18" to="store_ln179" fromId="125" toId="147">
</dataflow>
<dataflow id="456" from="array_addr_28" to="store_ln179" fromId="109" toId="147">
</dataflow>
<dataflow id="457" from="xor_ln179_19" to="store_ln179" fromId="133" toId="148">
</dataflow>
<dataflow id="458" from="array_addr_29" to="store_ln179" fromId="118" toId="148">
</dataflow>
<dataflow id="459" from="xor_ln179_20" to="store_ln179" fromId="135" toId="149">
</dataflow>
<dataflow id="460" from="array_addr_30" to="store_ln179" fromId="119" toId="149">
</dataflow>
</dataflows>


</stg>
