
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093538                       # Number of seconds simulated
sim_ticks                                 93538283310                       # Number of ticks simulated
final_tick                               606147486198                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167142                       # Simulator instruction rate (inst/s)
host_op_rate                                   213831                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1872434                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347560                       # Number of bytes of host memory used
host_seconds                                 49955.44                       # Real time elapsed on the host
sim_insts                                  8349670960                       # Number of instructions simulated
sim_ops                                   10682001944                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2728064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1609472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1587584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       917248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1708800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       912512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2387072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1695872                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13585152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4469888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4469888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21313                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12574                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12403                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13350                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7129                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        18649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        13249                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                106134                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34921                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34921                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29165213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17206559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16972559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        53369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9806124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18268456                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        52000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9755492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        54737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     25519733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18130245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145236277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57474                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        53369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        52000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        54737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             411896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47786723                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47786723                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47786723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29165213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17206559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16972559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        53369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9806124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18268456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        52000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9755492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        54737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     25519733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18130245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              193022999                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17523985                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15811007                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918389                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6518529                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6268743                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969728                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40771                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185752971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110277349                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17523985                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7238471                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21806225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2878449                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4051629                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10661888                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923233                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    213547946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.934307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       191741721     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          777854      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1593910      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          663593      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3630443      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3222720      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          625672      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1307777      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984256      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    213547946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078123                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491624                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184757625                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5058258                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21727114                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68306                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1936637                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1539765                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          484                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129313713                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2684                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1936637                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184942688                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3532722                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       944092                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21620360                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       571441                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129248121                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           93                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        241205                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       209035                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3013                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151725398                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608804254                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608804254                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17002534                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15001                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7569                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1451349                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30506455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15437121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       139231                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       744202                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129000175                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15048                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124098500                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62973                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9846884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23534675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    213547946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378903                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169500373     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13149643      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10840513      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4677797      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5932393      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5759015      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3269408      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       257087      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161717      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    213547946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314364     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2451858     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        71055      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77841486     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084220      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29761583     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403779     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124098500                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553240                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2837277                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022863                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    464645196                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138865268                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123046651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126935777                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       222615                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1158412                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          462                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3168                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        91785                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10999                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1936637                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3214446                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159783                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129015302                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30506455                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15437121                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7570                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        109613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3168                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       534752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1076729                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123233204                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29660874                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       865296                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45063393                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16146361                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402519                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.549382                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123050643                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123046651                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66440644                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130875080                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507665                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11511382                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938536                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    211611309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379214                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    169026339     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15516647      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7288518      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7214713      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1960139      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8397684      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       625802      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       456978      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1124489      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    211611309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1124489                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           339514271                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          259992337                       # The number of ROB writes
system.switch_cpus0.timesIdled                4077163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               10764485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.243124                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.243124                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.445807                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.445807                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609262259                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142879544                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154022768                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus1.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18325465                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15030457                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1796778                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7774201                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7181592                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1882462                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80901                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    175197620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             104115411                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18325465                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9064054                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22922392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5070439                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5297704                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10787954                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1782690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    206663414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.966738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       183741022     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2481536      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2879935      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1584377      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1836332      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1007842      0.49%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          678326      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1766571      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10687473      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    206663414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081696                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464154                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       173798624                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6723486                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22742523                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       169911                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3228867                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2971215                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        16834                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     127109162                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84076                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3228867                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       174064756                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2406382                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3563137                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22657284                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       742985                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     127031840                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          196                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        194706                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       345928                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176567223                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    591506728                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    591506728                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    151096253                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25470968                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33644                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18889                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1991777                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12132543                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6610268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       173052                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1458906                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         126851457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        120001286                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       162315                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15627848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36020748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4065                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    206663414                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269802                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    156074202     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20367429      9.86%     85.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10934996      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7558269      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6607897      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3386314      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       810189      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       528178      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       395940      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    206663414                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31544     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        110081     42.65%     54.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116498     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100450508     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1876030      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14713      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11096853      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6563182      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     120001286                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534974                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             258123                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447086424                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    142514189                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118028169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     120259409                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       303371                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2121018                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          733                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1145                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132615                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7358                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3228867                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1971285                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       128381                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    126885307                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12132543                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6610268                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18918                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1145                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1045494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1003779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2049273                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    118243077                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10424473                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1758209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  108                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            16986209                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16550905                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6561736                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527136                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118030042                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118028169                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70163980                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        183716564                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526178                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381914                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88728127                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108857642                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18028941                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1807164                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    203434547                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    158965549     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20622082     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8637452      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5195416      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3597380      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2323975      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1202996      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       970539      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1919158      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    203434547                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88728127                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108857642                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16489178                       # Number of memory references committed
system.switch_cpus1.commit.loads             10011525                       # Number of loads committed
system.switch_cpus1.commit.membars              14806                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15579054                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98139737                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2214651                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1919158                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           328401374                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          257002094                       # The number of ROB writes
system.switch_cpus1.timesIdled                2679034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17649017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88728127                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108857642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88728127                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.528087                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.528087                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395556                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395556                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       533438101                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163826746                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      118640752                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29650                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  46                       # Number of system calls
system.switch_cpus2.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18346635                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15043774                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1799621                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7707553                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7180176                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1882732                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        80633                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    175210396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             104226674                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18346635                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9062908                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22943603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5090002                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5207597                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         10793840                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1785963                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    206624083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       183680480     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2483776      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2878916      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1584478      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1839154      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1004831      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          673826      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1775031      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10703591      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    206624083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081791                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464650                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       173807255                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6637561                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22763038                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       170607                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3245619                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2979020                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16868                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     127267309                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83898                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3245619                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       174073891                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2427363                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3453857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22678415                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       744935                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     127189932                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        197323                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       345687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    176753313                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    592223435                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    592223435                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    151083311                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25670002                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33487                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18756                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1991125                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12160479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6616829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       174420                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1463880                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127009820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120095769                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       167185                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15786494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36376824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3895                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    206624083                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581228                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270404                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    156014945     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20357050      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10942671      5.30%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7564204      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6617285      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3394225      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       810638      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       527848      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       395217      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    206624083                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31388     11.93%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114588     43.54%     55.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       117204     44.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    100529338     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1876789      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14712      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11105301      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6569629      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120095769                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535395                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             263180                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002191                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447245986                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    142831035                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118102870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     120358949                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       305891                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2149794                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          745                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1156                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       139716                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7359                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3245619                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1988799                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       129324                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127043500                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12160479                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6616829                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18748                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         90365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1156                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1042653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1011926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2054579                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118323788                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10430172                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1771981                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  112                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            16998333                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16562028                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6568161                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527495                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118104689                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118102870                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70209325                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        183914336                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526511                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381750                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88720529                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108848404                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18196198                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29673                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1809905                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    203378464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535201                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354412                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    158917898     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20619224     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8638909      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5184646      2.55%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3601535      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2316977      1.14%     97.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1208707      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       970387      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1920181      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    203378464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88720529                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108848404                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16487798                       # Number of memory references committed
system.switch_cpus2.commit.loads             10010685                       # Number of loads committed
system.switch_cpus2.commit.membars              14804                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15577775                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98131387                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2214472                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1920181                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           328502287                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257334893                       # The number of ROB writes
system.switch_cpus2.timesIdled                2685464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17688348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88720529                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108848404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88720529                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.528304                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.528304                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395522                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395522                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       533747390                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163920441                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      118758290                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29646                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20388121                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16975066                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1851791                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7774516                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7460100                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2193795                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86035                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    177391854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111839516                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20388121                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9653895                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23314436                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5153767                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5601665                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11014622                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1770043                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    209593108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.031390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       186278672     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1430108      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1801775      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2869079      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1204776      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1548608      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1802786      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          825332      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11831972      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    209593108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090892                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498588                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       176349265                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6744905                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23203507                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        10800                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3284623                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3103451                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          530                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     136711463                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2576                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3284623                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       176527717                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         568494                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5678587                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23035891                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       497789                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     135869710                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         71598                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       347477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    189765219                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    631836954                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    631836954                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    158864481                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30900733                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        32941                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17185                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1748123                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12723190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6654210                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        74548                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1509172                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         132660296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        33064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        127296940                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       126285                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16042452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     32627091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    209593108                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.607353                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.328054                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    155650110     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24605591     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10061101      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5635520      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7635736      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2349869      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2313508      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1244134      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        97539      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    209593108                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         876235     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        119599     10.78%     89.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       113498     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    107243008     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1740754      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15755      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11663382      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6634041      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     127296940                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567498                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1109332                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008715                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465422605                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    148736425                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    123987854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     128406272                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        94215                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2397874                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          616                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        92834                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3284623                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         432295                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54558                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    132693368                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       104362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12723190                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6654210                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17186                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          616                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1097186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1041124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2138310                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    125081911                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11473601                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2215029                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18107137                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17690868                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6633536                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557624                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             123988195                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            123987854                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         74291053                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        199558283                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552746                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372277                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92424207                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    113887837                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18806022                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31785                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1867626                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    206308485                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.552027                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372486                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    158104913     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24430298     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8869844      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4418557      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4041832      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1695926      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1680901      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799896      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2266318      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    206308485                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92424207                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     113887837                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16886689                       # Number of memory references committed
system.switch_cpus3.commit.loads             10325313                       # Number of loads committed
system.switch_cpus3.commit.membars              15856                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16507439                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102536441                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2351788                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2266318                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           336735376                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          268672362                       # The number of ROB writes
system.switch_cpus3.timesIdled                2690119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               14719323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92424207                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            113887837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92424207                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.426988                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.426988                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.412033                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.412033                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       562814791                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      173251924                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      126439079                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31758                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus4.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        17107013                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15268101                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1358813                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     11331139                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        11150696                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1026419                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        40720                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    180657115                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              97162751                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           17107013                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     12177115                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             21651841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4463960                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2554024                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         10926367                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1333866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    207960485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.766359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       186308644     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3298726      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1662559      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3259507      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1048460      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3017640      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          476957      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          777596      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8110396      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    207960485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076264                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.433158                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       178418895                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4833801                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         21608990                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        17318                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3081477                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1622270                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        16028                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     108699217                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        30419                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3081477                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       178669963                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2909293                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1166698                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21381968                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       751082                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     108547403                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          131                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         83578                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       603021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    142247664                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    491946090                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    491946090                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    115390008                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        26857609                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        14589                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         7390                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1622023                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     19559209                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3184732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20264                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       726497                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         107985095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        14643                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        101118419                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        64762                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     19464555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     39886884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    207960485                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486239                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098774                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    163608336     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14006942      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     14788623      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8634399      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4436229      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1113136      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1315654      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        30814      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        26352      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    207960485                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         169144     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         68509     23.23%     80.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        57273     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     79300182     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       792895      0.78%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7200      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     17860449     17.66%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3157693      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     101118419                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450793                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             294926                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002917                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    410557010                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    127464550                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     98559192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     101413345                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        78791                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      3969009                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          262                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        78801                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3081477                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1919221                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        94379                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    107999810                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         4428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     19559209                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3184732                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         7389                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         36405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          262                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       915451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       525506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1440957                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     99841574                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     17607550                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1276844                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   72                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20765070                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        15176387                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3157520                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.445100                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              98581263                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             98559192                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         59634441                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        129921195                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439384                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459005                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     78514934                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     88398098                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19605592                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        14520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1350230                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    204879008                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431465                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.302346                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171962471     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     12930371      6.31%     90.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8310343      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2617953      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4341120      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       846519      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       536981      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       491779      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2841471      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    204879008                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     78514934                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      88398098                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18696131                       # Number of memory references committed
system.switch_cpus4.commit.loads             15590200                       # Number of loads committed
system.switch_cpus4.commit.membars               7244                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          13563048                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         77253355                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1105789                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2841471                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           310040941                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          219091327                       # The number of ROB writes
system.switch_cpus4.timesIdled                4008839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16351946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           78514934                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             88398098                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     78514934                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.856940                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.856940                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.350025                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.350025                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       464075819                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      128415012                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      115434502                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         14508                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus5.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20387870                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16975580                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1850767                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7792938                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7457930                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2192755                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        86151                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    177412390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111857106                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20387870                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9650685                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23310170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5146125                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5599990                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11014370                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1769314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    209601094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.031284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       186290924     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1428500      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1800367      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2869893      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1203583      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1546037      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1806440      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          825449      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11829901      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    209601094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090891                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498667                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       176369006                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6743676                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23199287                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11096                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3278021                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3102522                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          523                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     136700681                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2550                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3278021                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       176547582                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         569994                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      5675488                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23031860                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       498142                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     135858292                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          129                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         72308                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       347332                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    189768828                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    631781164                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    631781164                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    158898456                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30870369                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        32985                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        17227                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1749620                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12698147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6654843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        75169                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1508715                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         132635227                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        33107                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        127302915                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       126331                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     15994465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     32459305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    209601094                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607358                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.328060                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    155653196     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     24611733     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10058653      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5637099      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7634375      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2351122      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2312889      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1244081      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        97946      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    209601094                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         877123     79.14%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        117608     10.61%     89.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       113556     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    107247726     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1740948      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15758      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11663896      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6634587      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     127302915                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567525                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1108287                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008706                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465441542                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    148663418                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123996467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     128411202                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        95166                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2370608                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          622                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        92060                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3278021                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         433423                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        54780                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    132668341                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       104457                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12698147                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6654843                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        17227                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         47824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          622                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1097924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1038415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2136339                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    125090296                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11476305                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2212619                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18110280                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17690989                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6633975                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557661                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123996898                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123996467                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         74287106                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        199530602                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552785                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372309                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     92443984                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    113912280                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18756525                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31789                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1866588                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    206323073                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.552106                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372526                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    158109242     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     24432890     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8872669      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4422641      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4040880      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1699535      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1678593      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       799608      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2267015      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    206323073                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     92443984                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     113912280                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16890320                       # Number of memory references committed
system.switch_cpus5.commit.loads             10327537                       # Number of loads committed
system.switch_cpus5.commit.membars              15858                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16511004                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        102558426                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2352294                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2267015                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           336724213                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          268615648                       # The number of ROB writes
system.switch_cpus5.timesIdled                2686305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14711337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           92443984                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            113912280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     92443984                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.426469                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.426469                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412122                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412122                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       562878574                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      173264781                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      126459591                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31762                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  45                       # Number of system calls
system.switch_cpus6.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18288481                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     14955755                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1781766                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7531603                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7210357                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1881440                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        79318                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    177426308                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             103811450                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18288481                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9091797                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21750511                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5188156                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2999750                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         10908571                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1796495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    205543762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       183793251     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1180307      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1861369      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2969119      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1226315      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1365812      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1467578      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          954701      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10725310      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    205543762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081531                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462798                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       175824406                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      4614906                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21682487                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        55218                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3366742                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      2999949                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     126755941                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2884                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3366742                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       176095094                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1466680                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      2380427                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21470520                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       764296                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     126686119                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        15237                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        217289                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       291685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        25559                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    175885777                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    589347297                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    589347297                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    150112266                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        25773504                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        32184                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17666                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2329861                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12060865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6488243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       196091                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1473563                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         126514294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        32263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        119703494                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       147797                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16099816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     35896891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2992                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    205543762                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582375                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.274363                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    155087750     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     20245975      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11065138      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7553848      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7065742      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2028258      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1589605      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       535757      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       371689      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    205543762                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          27903     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         87059     38.85%     51.30% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       109128     48.70%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    100274834     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1895582      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        14513      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11061226      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6457339      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     119703494                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533646                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             224090                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001872                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    445322637                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    142647660                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    117781010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     119927584                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       358741                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2153520                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1316                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       190224                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7465                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3366742                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1017180                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       106476                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    126546675                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        49309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12060865                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6488243                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17643                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         78324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1316                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1040773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1017168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2057941                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    118001602                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10401773                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1701892                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  118                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            16857585                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        16600268                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6455812                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.526059                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             117781968                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            117781010                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         68860257                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        179922552                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.525076                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382722                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     88176639                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    108081119                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18465779                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        29271                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1819624                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    202177020                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534587                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388169                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    158295012     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21253655     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8273095      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4459388      2.21%     95.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3335892      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1865041      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1148447      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1028265      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2518225      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    202177020                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     88176639                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     108081119                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16205361                       # Number of memory references committed
system.switch_cpus6.commit.loads              9907342                       # Number of loads committed
system.switch_cpus6.commit.membars              14604                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15514721                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         97388838                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2195535                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2518225                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           326205108                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          256460740                       # The number of ROB writes
system.switch_cpus6.timesIdled                2856830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18768669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           88176639                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            108081119                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     88176639                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.543899                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.543899                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393097                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393097                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       532126068                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      163259790                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      118232525                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         29244                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  22                       # Number of system calls
system.switch_cpus7.numCycles               224312431                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        17107009                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15268581                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1359440                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     11351048                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        11152019                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1026011                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        40785                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    180641979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              97153260                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           17107009                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     12178030                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             21653590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4465258                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       2540883                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10926694                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1334438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    207934620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.523514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.766252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       186281030     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3300454      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1664414      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3261608      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1048297      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3017329      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          476991      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          775157      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         8109340      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    207934620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076264                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.433116                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       178402251                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      4822023                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21610818                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        17369                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3082155                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1622058                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        16013                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     108684409                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        30366                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3082155                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       178652947                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2898366                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1165953                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21384973                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       750222                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     108534770                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          118                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         83907                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       602197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    142237376                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    491886544                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    491886544                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    115375200                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26862176                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        14559                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         7362                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1619735                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     19559737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3184278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20504                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       727992                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         107974362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        14612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        101103924                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        64588                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     19464724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39894850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    207934620                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.486229                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.098717                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    163589731     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     13999920      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     14789621      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8635471      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4436044      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1112042      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1314844      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        30677      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        26270      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    207934620                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         168998     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         68377     23.21%     80.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        57185     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     79289544     78.42%     78.42% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       792607      0.78%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7198      0.01%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     17857354     17.66%     96.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3157221      3.12%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     101103924                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.450728                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             294560                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    410501616                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    127453957                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     98545179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     101398484                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        80331                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      3970470                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          267                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        78947                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3082155                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1908160                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        94377                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    107989049                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         7447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     19559737                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3184278                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         7359                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         36225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1629                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          267                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       915633                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       526326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1441959                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     99827137                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     17605848                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1276787                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   75                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20762898                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        15176851                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3157050                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.445036                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              98566940                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             98545179                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         59627067                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        129883833                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.439321                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.459080                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     78506359                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     88387556                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19605424                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        14519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1350871                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    204852465                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.431469                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.302415                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171941814     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     12927371      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8309633      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2616570      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4340907      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       845400      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       537255      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       491069      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2842446      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    204852465                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     78506359                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      88387556                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18694598                       # Number of memory references committed
system.switch_cpus7.commit.loads             15589267                       # Number of loads committed
system.switch_cpus7.commit.membars               7244                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          13561510                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         77243892                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1105581                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2842446                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           310002713                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          219070561                       # The number of ROB writes
system.switch_cpus7.timesIdled                4009624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16377811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           78506359                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             88387556                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     78506359                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.857252                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.857252                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.349987                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.349987                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       464005709                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      128396067                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      115423464                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         14506                       # number of misc regfile writes
system.l2.replacements                         106144                       # number of replacements
system.l2.tagsinuse                      32764.550861                       # Cycle average of tags in use
system.l2.total_refs                          1689748                       # Total number of references to valid blocks.
system.l2.sampled_refs                         138904                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.164862                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           252.966979                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.827551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4747.532419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.529172                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2760.589547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.920992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2720.729438                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.212218                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1575.884236                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.449670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2932.759449                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.436394                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1574.346391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     10.382865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3629.333951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.393757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2932.645794                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1516.011416                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1215.825550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1312.453684                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            793.075399                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1213.159407                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            810.849998                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1465.489318                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1238.745265                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000330                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.144883                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000230                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.084247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.083030                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.048092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.089501                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.048045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000317                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.110758                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.089497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.046265                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.037104                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.040053                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.024203                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.037023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.024745                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.044723                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.037804                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999895                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        49962                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36346                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36811                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        25326                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        35881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        25366                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        45447                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        36013                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  291162                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            96542                       # number of Writeback hits
system.l2.Writeback_hits::total                 96542                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   970                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        50031                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36484                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        36949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25517                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        35944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        25556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        45565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        36076                       # number of demand (read+write) hits
system.l2.demand_hits::total                   292132                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        50031                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36484                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        36949                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25517                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        35944                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        25556                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        45565                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        36076                       # number of overall hits
system.l2.overall_hits::total                  292132                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21313                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12566                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12396                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        13350                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         7129                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        18649                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        13249                       # number of ReadReq misses
system.l2.ReadReq_misses::total                106119                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  15                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21313                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12574                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12403                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        13350                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         7129                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        18649                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        13249                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106134                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21313                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12574                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12403                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7166                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        13350                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         7129                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        18649                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        13249                       # number of overall misses
system.l2.overall_misses::total                106134                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6289321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3424943597                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5357477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2047654287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5579388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2015868722                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5777315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1161765202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5470244                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2140391813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5896144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1157982150                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5991085                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3012271689                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5348428                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2125963818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17132550680                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1196191                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1128974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2325165                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6289321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3424943597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5357477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2048850478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5579388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2016997696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5777315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1161765202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5470244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2140391813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5896144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1157982150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5991085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3012271689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5348428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2125963818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17134875845                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6289321                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3424943597                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5357477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2048850478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5579388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2016997696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5777315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1161765202                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5470244                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2140391813                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5896144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1157982150                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5991085                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3012271689                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5348428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2125963818                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17134875845                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        71275                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        48912                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        49207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        32492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        49231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        32495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        64096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        49262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              397281                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        96542                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             96542                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               985                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        71344                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        49058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        49352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        32683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        49294                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        32685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        64214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        49325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               398266                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        71344                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        49058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        49352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        32683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        49294                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        32685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        64214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        49325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              398266                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.299025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.256910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.251915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.220547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.271171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.219388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.290954                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.268950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.267113                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.054795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.048276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015228                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.298736                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.256309                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.251317                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.219258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.270824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.218112                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.290420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.268606                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266490                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.298736                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.256309                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.251317                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.219258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.270824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.218112                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.290420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.268606                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266490                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149745.738095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 160697.395815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148818.805556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 162951.956629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       154983                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 162622.517102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148136.282051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 162121.853475                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 156292.685714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 160328.974757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155161.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 162432.620283                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149777.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 161524.569092                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152812.228571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 160462.209827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 161446.589960                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 149523.875000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       161282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       155011                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149745.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 160697.395815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148818.805556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 162943.413234                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       154983                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 162621.760542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148136.282051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 162121.853475                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 156292.685714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 160328.974757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155161.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 162432.620283                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149777.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 161524.569092                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152812.228571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 160462.209827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161445.680413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149745.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 160697.395815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148818.805556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 162943.413234                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       154983                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 162621.760542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148136.282051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 162121.853475                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 156292.685714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 160328.974757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155161.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 162432.620283                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149777.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 161524.569092                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152812.228571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 160462.209827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161445.680413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34921                       # number of writebacks
system.l2.writebacks::total                     34921                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21313                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12566                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        13350                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         7129                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        18649                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        13249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           106119                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             15                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        13350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         7129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        18649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        13249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106134                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        13350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         7129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        18649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        13249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106134                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3841976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2183868600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3261136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1315610662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3484859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1293743369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3508295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    744410980                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3434926                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1362543044                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3687027                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    742766481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3661099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1926068830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3310474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1353974732                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10951176490                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       731418                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       721134                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1452552                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3841976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2183868600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3261136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1316342080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3484859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1294464503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3508295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    744410980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3434926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1362543044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3687027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    742766481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3661099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1926068830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3310474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1353974732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10952629042                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3841976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2183868600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3261136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1316342080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3484859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1294464503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3508295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    744410980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3434926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1362543044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3687027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    742766481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3661099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1926068830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3310474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1353974732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10952629042                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.299025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.256910                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.220547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.271171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.219388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.290954                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.268950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.267113                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.048276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015228                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.298736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.256309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.251317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.219258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.270824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.218112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.290420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.268606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.298736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.256309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.251317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.219258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.270824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.218112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.290420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.268606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266490                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91475.619048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102466.504012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90587.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104696.057775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96801.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104367.809697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89956.282051                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 103880.962880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 98140.742857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 102063.149363                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97027.026316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104189.434844                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91527.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103280.005898                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94584.971429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 102194.485018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 103197.132370                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 91427.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 103019.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96836.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91475.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 102466.504012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90587.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104687.615715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96801.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104367.048537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89956.282051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 103880.962880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 98140.742857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 102063.149363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97027.026316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104189.434844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91527.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 103280.005898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94584.971429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 102194.485018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103196.233460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91475.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 102466.504012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90587.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104687.615715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96801.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104367.048537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89956.282051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 103880.962880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 98140.742857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 102063.149363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97027.026316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104189.434844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91527.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 103280.005898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94584.971429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 102194.485018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103196.233460                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               581.347323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010669724                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1724692.361775                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.302562                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.044761                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066190                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865456                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.931646                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10661834                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10661834                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10661834                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10661834                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10661834                       # number of overall hits
system.cpu0.icache.overall_hits::total       10661834                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8527347                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8527347                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8527347                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8527347                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8527347                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8527347                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10661888                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10661888                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10661888                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10661888                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10661888                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10661888                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 157913.833333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 157913.833333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 157913.833333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 157913.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 157913.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 157913.833333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6927615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6927615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6927615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6927615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6927615                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6927615                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161107.325581                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161107.325581                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161107.325581                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161107.325581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161107.325581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161107.325581                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 71344                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432112367                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 71600                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               6035.088925                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.877684                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.122316                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27998255                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27998255                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7487                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43328176                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43328176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43328176                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43328176                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       249489                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       249489                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          230                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       249719                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249719                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       249719                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249719                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27380248809                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27380248809                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20144878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20144878                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27400393687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27400393687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27400393687                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27400393687                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28247744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28247744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43577895                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43577895                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43577895                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43577895                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008832                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008832                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005730                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005730                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109745.314659                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109745.314659                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87586.426087                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87586.426087                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109724.905542                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109724.905542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109724.905542                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109724.905542                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18631                       # number of writebacks
system.cpu0.dcache.writebacks::total            18631                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       178214                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178214                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       178375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178375                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       178375                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178375                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        71275                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        71275                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        71344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        71344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        71344                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        71344                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7079831576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7079831576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4851839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4851839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7084683415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7084683415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7084683415                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7084683415                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001637                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001637                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001637                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001637                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99331.204153                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99331.204153                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 70316.507246                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70316.507246                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99303.142731                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99303.142731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99303.142731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99303.142731                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.863909                       # Cycle average of tags in use
system.cpu1.icache.total_refs               982467248                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1893000.477842                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.863909                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057474                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.829910                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10787907                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10787907                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10787907                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10787907                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10787907                       # number of overall hits
system.cpu1.icache.overall_hits::total       10787907                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7375933                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7375933                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7375933                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7375933                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7375933                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7375933                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10787954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10787954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10787954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10787954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10787954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10787954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156934.744681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156934.744681                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156934.744681                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156934.744681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156934.744681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156934.744681                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5906146                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5906146                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5906146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5906146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5906146                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5906146                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159625.567568                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159625.567568                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159625.567568                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159625.567568                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159625.567568                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159625.567568                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49058                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166477667                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49314                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3375.870280                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.026603                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.973397                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914166                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085834                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7608696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7608696                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6442195                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6442195                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16057                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16057                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14825                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14825                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14050891                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14050891                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14050891                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14050891                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       168668                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168668                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3746                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       172414                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        172414                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       172414                       # number of overall misses
system.cpu1.dcache.overall_misses::total       172414                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20184445355                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20184445355                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    474935148                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    474935148                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20659380503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20659380503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20659380503                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20659380503                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7777364                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7777364                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6445941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6445941                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14825                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14825                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14223305                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14223305                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14223305                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14223305                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021687                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021687                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000581                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000581                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012122                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012122                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012122                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012122                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119669.678629                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119669.678629                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 126784.609717                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126784.609717                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119824.263128                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119824.263128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119824.263128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119824.263128                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       117645                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 58822.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19023                       # number of writebacks
system.cpu1.dcache.writebacks::total            19023                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119756                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119756                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3600                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3600                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       123356                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       123356                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       123356                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       123356                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48912                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48912                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          146                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49058                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49058                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49058                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49058                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4581623673                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4581623673                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10434587                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10434587                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4592058260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4592058260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4592058260                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4592058260                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006289                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003449                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003449                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003449                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003449                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93670.748957                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93670.748957                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71469.773973                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71469.773973                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93604.677321                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93604.677321                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93604.677321                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93604.677321                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.189946                       # Cycle average of tags in use
system.cpu2.icache.total_refs               982473136                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1893011.822736                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.189946                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056394                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.828830                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     10793795                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10793795                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     10793795                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10793795                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     10793795                       # number of overall hits
system.cpu2.icache.overall_hits::total       10793795                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7346610                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7346610                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7346610                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7346610                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7346610                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7346610                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     10793840                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10793840                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     10793840                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10793840                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     10793840                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10793840                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       163258                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       163258                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       163258                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       163258                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       163258                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       163258                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6101842                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6101842                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6101842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6101842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6101842                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6101842                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164914.648649                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164914.648649                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164914.648649                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164914.648649                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164914.648649                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164914.648649                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49352                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166480226                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 49608                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3355.914893                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.019760                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.980240                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914140                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085860                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7611875                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7611875                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6441669                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6441669                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15965                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15965                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14823                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14823                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14053544                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14053544                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14053544                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14053544                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       168985                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       168985                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3735                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3735                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172720                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172720                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172720                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172720                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20146355781                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20146355781                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    472568753                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    472568753                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20618924534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20618924534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20618924534                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20618924534                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7780860                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7780860                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6445404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6445404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14823                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14823                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14226264                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14226264                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14226264                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14226264                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021718                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021718                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000579                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000579                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119219.787443                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119219.787443                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 126524.431861                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126524.431861                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 119377.747418                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119377.747418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 119377.747418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119377.747418                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         6470                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets         6470                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19676                       # number of writebacks
system.cpu2.dcache.writebacks::total            19676                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       119778                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       119778                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3590                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3590                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123368                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123368                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49207                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49207                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49352                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49352                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49352                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49352                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4577656792                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4577656792                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10309200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10309200                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4587965992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4587965992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4587965992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4587965992                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006324                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006324                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93028.568943                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93028.568943                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71097.931034                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71097.931034                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92964.135030                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92964.135030                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92964.135030                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92964.135030                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.395154                       # Cycle average of tags in use
system.cpu3.icache.total_refs               984598127                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1985076.868952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.395154                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064736                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793902                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11014566                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11014566                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11014566                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11014566                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11014566                       # number of overall hits
system.cpu3.icache.overall_hits::total       11014566                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8776082                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8776082                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8776082                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8776082                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8776082                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8776082                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11014622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11014622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11014622                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11014622                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11014622                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11014622                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156715.750000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156715.750000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156715.750000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156715.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156715.750000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156715.750000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6757269                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6757269                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6757269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6757269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6757269                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6757269                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164811.439024                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164811.439024                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164811.439024                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164811.439024                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164811.439024                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164811.439024                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 32683                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158089724                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 32939                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4799.469444                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.268687                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.731313                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911206                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088794                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8785572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8785572                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6527350                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6527350                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16929                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15879                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15879                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15312922                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15312922                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15312922                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15312922                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        83757                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        83757                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1942                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1942                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85699                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85699                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85699                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85699                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8276727093                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8276727093                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    126260155                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    126260155                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8402987248                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8402987248                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8402987248                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8402987248                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8869329                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8869329                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6529292                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6529292                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15879                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15879                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15398621                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15398621                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15398621                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15398621                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009443                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009443                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000297                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005565                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005565                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005565                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005565                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 98818.332712                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98818.332712                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 65015.527806                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65015.527806                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98052.337227                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98052.337227                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98052.337227                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98052.337227                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       101820                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        16970                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7194                       # number of writebacks
system.cpu3.dcache.writebacks::total             7194                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        51265                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        51265                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1751                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1751                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53016                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53016                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53016                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53016                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        32492                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        32492                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          191                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          191                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        32683                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        32683                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        32683                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        32683                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2897947185                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2897947185                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14083285                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14083285                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2912030470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2912030470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2912030470                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2912030470                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002122                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002122                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89189.560046                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89189.560046                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 73734.476440                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73734.476440                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89099.240278                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89099.240278                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89099.240278                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89099.240278                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.604456                       # Cycle average of tags in use
system.cpu4.icache.total_refs               898742171                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1596344.886323                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.446610                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.157845                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055203                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841599                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.896802                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     10926324                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10926324                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     10926324                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10926324                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     10926324                       # number of overall hits
system.cpu4.icache.overall_hits::total       10926324                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.cpu4.icache.overall_misses::total           43                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6912483                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6912483                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6912483                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6912483                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6912483                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6912483                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     10926367                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10926367                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     10926367                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10926367                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     10926367                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10926367                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 160755.418605                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 160755.418605                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 160755.418605                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 160755.418605                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 160755.418605                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 160755.418605                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5915041                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5915041                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5915041                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5915041                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5915041                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5915041                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 164306.694444                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 164306.694444                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 164306.694444                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 164306.694444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 164306.694444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 164306.694444                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 49294                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               216601645                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 49550                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4371.375277                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   200.139254                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    55.860746                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.781794                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.218206                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     16084954                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       16084954                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3090966                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3090966                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7321                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7321                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7254                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7254                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     19175920                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        19175920                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     19175920                       # number of overall hits
system.cpu4.dcache.overall_hits::total       19175920                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       167265                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       167265                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          306                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       167571                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        167571                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       167571                       # number of overall misses
system.cpu4.dcache.overall_misses::total       167571                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  17592813311                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  17592813311                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     27324483                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     27324483                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  17620137794                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  17620137794                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  17620137794                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  17620137794                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     16252219                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     16252219                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3091272                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3091272                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         7321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         7321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     19343491                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     19343491                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     19343491                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     19343491                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010292                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010292                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008663                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008663                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008663                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008663                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 105179.286228                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 105179.286228                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 89295.696078                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 89295.696078                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 105150.281337                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105150.281337                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 105150.281337                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105150.281337                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6399                       # number of writebacks
system.cpu4.dcache.writebacks::total             6399                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       118034                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       118034                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          243                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       118277                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       118277                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       118277                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       118277                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        49231                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        49231                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           63                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        49294                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        49294                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        49294                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        49294                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4644980045                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4644980045                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4274838                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4274838                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4649254883                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4649254883                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4649254883                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4649254883                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002548                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002548                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94350.714895                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94350.714895                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67854.571429                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67854.571429                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94316.851605                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94316.851605                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94316.851605                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94316.851605                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               494.440556                       # Cycle average of tags in use
system.cpu5.icache.total_refs               984597878                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1989086.622222                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    39.440556                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.063206                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.792373                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11014317                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11014317                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11014317                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11014317                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11014317                       # number of overall hits
system.cpu5.icache.overall_hits::total       11014317                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8735192                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8735192                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8735192                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8735192                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8735192                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8735192                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11014370                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11014370                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11014370                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11014370                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11014370                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11014370                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 164814.943396                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 164814.943396                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 164814.943396                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 164814.943396                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 164814.943396                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 164814.943396                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6935442                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6935442                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6935442                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6935442                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6935442                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6935442                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 173386.050000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 173386.050000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 173386.050000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 173386.050000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 173386.050000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 173386.050000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 32685                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158092195                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 32941                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4799.253058                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.271008                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.728992                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911215                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088785                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8786572                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8786572                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6528778                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6528778                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        16970                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        16970                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15881                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15881                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15315350                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15315350                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15315350                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15315350                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        83916                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        83916                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1916                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1916                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        85832                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         85832                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        85832                       # number of overall misses
system.cpu5.dcache.overall_misses::total        85832                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8299530746                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8299530746                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    127184468                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    127184468                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   8426715214                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8426715214                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   8426715214                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8426715214                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8870488                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8870488                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6530694                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6530694                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        16970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        16970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15881                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15881                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15401182                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15401182                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15401182                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15401182                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009460                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009460                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 98902.840293                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 98902.840293                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 66380.202505                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 66380.202505                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 98176.847959                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 98176.847959                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 98176.847959                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 98176.847959                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       189230                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 23653.750000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7188                       # number of writebacks
system.cpu5.dcache.writebacks::total             7188                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        51421                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        51421                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1726                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1726                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        53147                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        53147                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        53147                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        53147                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        32495                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        32495                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          190                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          190                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        32685                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        32685                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        32685                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        32685                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   2896154124                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2896154124                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     14339490                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     14339490                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   2910493614                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   2910493614                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   2910493614                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   2910493614                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002122                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002122                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89126.146299                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89126.146299                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        75471                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        75471                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89046.768059                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89046.768059                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89046.768059                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89046.768059                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               529.823860                       # Cycle average of tags in use
system.cpu6.icache.total_refs               987012034                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1858779.725047                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.823860                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063820                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.849077                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     10908519                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10908519                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     10908519                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10908519                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     10908519                       # number of overall hits
system.cpu6.icache.overall_hits::total       10908519                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7796178                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7796178                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7796178                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7796178                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7796178                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7796178                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     10908571                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10908571                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     10908571                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10908571                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     10908571                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10908571                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 149926.500000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 149926.500000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 149926.500000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 149926.500000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 149926.500000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 149926.500000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6475175                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6475175                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6475175                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6475175                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6475175                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6475175                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157931.097561                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157931.097561                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157931.097561                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157931.097561                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157931.097561                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157931.097561                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 64214                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               175178487                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 64470                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2717.209353                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.307623                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.692377                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915264                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084736                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7567006                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7567006                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6267766                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6267766                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17468                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17468                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        14622                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        14622                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     13834772                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        13834772                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     13834772                       # number of overall hits
system.cpu6.dcache.overall_hits::total       13834772                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       162674                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       162674                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          713                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          713                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       163387                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        163387                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       163387                       # number of overall misses
system.cpu6.dcache.overall_misses::total       163387                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  18105732473                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  18105732473                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     60313406                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     60313406                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  18166045879                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  18166045879                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  18166045879                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  18166045879                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      7729680                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7729680                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6268479                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6268479                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        14622                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        14622                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     13998159                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     13998159                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     13998159                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     13998159                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021045                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021045                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000114                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011672                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011672                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011672                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011672                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111300.714761                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111300.714761                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84591.032258                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84591.032258                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111184.157118                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111184.157118                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111184.157118                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111184.157118                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        12037                       # number of writebacks
system.cpu6.dcache.writebacks::total            12037                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        98578                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        98578                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          595                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          595                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        99173                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        99173                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        99173                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        99173                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        64096                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        64096                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          118                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          118                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        64214                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        64214                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        64214                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        64214                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6201011004                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6201011004                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7773297                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7773297                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6208784301                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6208784301                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6208784301                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6208784301                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004587                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004587                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004587                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004587                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96745.678420                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96745.678420                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65875.398305                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65875.398305                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96688.951023                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96688.951023                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96688.951023                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96688.951023                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               559.571171                       # Cycle average of tags in use
system.cpu7.icache.total_refs               898742499                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1596345.468917                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.413271                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.157900                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055149                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841599                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.896749                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10926652                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10926652                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10926652                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10926652                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10926652                       # number of overall hits
system.cpu7.icache.overall_hits::total       10926652                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6683298                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6683298                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6683298                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6683298                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6683298                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6683298                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10926694                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10926694                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10926694                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10926694                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10926694                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10926694                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 159126.142857                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 159126.142857                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 159126.142857                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 159126.142857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 159126.142857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 159126.142857                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5797711                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5797711                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5797711                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5797711                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5797711                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5797711                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161047.527778                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161047.527778                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161047.527778                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161047.527778                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161047.527778                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161047.527778                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 49325                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               216598566                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 49581                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4368.580021                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   199.919072                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    56.080928                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.780934                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.219066                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     16082496                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16082496                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3090369                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3090369                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         7298                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7298                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7253                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7253                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     19172865                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        19172865                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     19172865                       # number of overall hits
system.cpu7.dcache.overall_hits::total       19172865                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       167022                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       167022                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          306                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       167328                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        167328                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       167328                       # number of overall misses
system.cpu7.dcache.overall_misses::total       167328                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  17538377330                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  17538377330                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     27326640                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     27326640                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  17565703970                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  17565703970                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  17565703970                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  17565703970                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     16249518                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16249518                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3090675                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3090675                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         7298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7253                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     19340193                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     19340193                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     19340193                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     19340193                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010279                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010279                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008652                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008652                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008652                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008652                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 105006.390356                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 105006.390356                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89302.745098                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89302.745098                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 104977.672416                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 104977.672416                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 104977.672416                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 104977.672416                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6394                       # number of writebacks
system.cpu7.dcache.writebacks::total             6394                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       117760                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       117760                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          243                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       118003                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       118003                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       118003                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       118003                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        49262                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        49262                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           63                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        49325                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        49325                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        49325                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        49325                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4637949436                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4637949436                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4260766                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4260766                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4642210202                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4642210202                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4642210202                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4642210202                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002550                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002550                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002550                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002550                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94148.622386                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94148.622386                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67631.206349                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67631.206349                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94114.753208                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94114.753208                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94114.753208                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94114.753208                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
