// Seed: 2994652105
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output tri1 id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire _id_10;
  output wire id_9;
  inout supply0 id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_latch @(posedge 1);
  wire id_23;
  logic id_24, id_25, id_26 = id_15, id_27, id_28, id_29 = id_23, id_30, id_31, id_32;
  assign id_25 = -1 * 1;
  assign id_24 = id_26;
  wire id_33;
  wire id_34;
  ;
  assign id_31 = id_14;
  logic [1 : id_10] id_35 = id_27;
  parameter id_36 = -1;
  wire id_37;
  assign id_35 = -1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_27
  );
  wire id_38;
  assign id_11 = id_18;
  assign id_3  = id_34;
  assign id_19 = -1;
  assign id_8  = 1;
endmodule
