{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500312060423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500312060430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 17 13:21:00 2017 " "Processing started: Mon Jul 17 13:21:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500312060430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312060430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312060430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500312061778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500312061779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.v 1 1 " "Found 1 design units, including 1 entities, in source file testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shape.v(112) " "Verilog HDL information at shape.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "shape.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/shape.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500312078431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shape.v 1 1 " "Found 1 design units, including 1 entities, in source file shape.v" { { "Info" "ISGN_ENTITY_NAME" "1 shape " "Found entity 1: shape" {  } { { "shape.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/shape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fps_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file fps_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPS_counter " "Found entity 1: FPS_counter" {  } { { "FPS_counter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/FPS_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_VGA_adapter " "Found entity 1: fake_VGA_adapter" {  } { { "fake_VGA_adapter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/fake_VGA_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file clear_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear_screen " "Found entity 1: clear_screen" {  } { { "clear_screen.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/clear_screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block_detector.v(59) " "Verilog HDL information at block_detector.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "block_detector.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/block_detector.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500312078477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file block_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_detector " "Found entity 1: block_detector" {  } { { "block_detector.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/block_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500312078526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312078526 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "fake_VGA_adapter project.v(1561) " "Verilog HDL error at project.v(1561): module \"fake_VGA_adapter\" cannot be declared more than once" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1561 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1500312078972 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fake_VGA_adapter fake_VGA_adapter.v(1) " "HDL info at fake_VGA_adapter.v(1): see declaration for object \"fake_VGA_adapter\"" {  } { { "fake_VGA_adapter.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/fake_VGA_adapter.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500312078972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(1660) " "Verilog HDL information at project.v(1660): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1660 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500312078973 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clear_screen project.v(1597) " "Ignored design unit \"clear_screen\" at project.v(1597) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1597 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1500312078973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(1836) " "Verilog HDL information at project.v(1836): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1836 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500312078974 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shape project.v(1719) " "Ignored design unit \"shape\" at project.v(1719) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1719 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1500312078974 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "frames_per_second_60 project.v(1905) " "Ignored design unit \"frames_per_second_60\" at project.v(1905) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1905 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1500312078974 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "block_detector project.v(1930) " "Ignored design unit \"block_detector\" at project.v(1930) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 1930 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1500312078975 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control project.v(2051) " "Ignored design unit \"control\" at project.v(2051) due to previous errors" {  } { { "project.v" "" { Text "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/project.v" 2051 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1500312078976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DAVID/Documents/GitHub/cscb58_project/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/DAVID/Documents/GitHub/cscb58_project/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312079064 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500312079201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 17 13:21:19 2017 " "Processing ended: Mon Jul 17 13:21:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500312079201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500312079201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500312079201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500312079201 ""}
