# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 4.19.0-20-amd64
# version   : 2023.09 FCS 64 bits
# build date: 2023.09.27 19:40:18 UTC
# ----------------------------------------
# started   : 2024-06-06 15:54:31 UTC
# hostname  : joc047.(none)
# pid       : 18019
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45509' '-style' 'windows' '-data' 'AAAAznicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYnBhMGYwYLBgMGBwYDIGkHhgbMViCSSMgz4qgCjBgfAChGWwYGZABY2ADCs3AwApTCFcCxBIMbgyeQOzPEM+QxlDAUAY0vYQhmSEHrAIApcsU2A==' '-proj' '/home/joc/Documents/FIFO_Memory_Formal/Verif/Formal/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/joc/Documents/FIFO_Memory_Formal/Verif/Formal/jgproject/.tmp/.initCmds.tcl' 'FIFO_fpv.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/joc/Documents/FIFO_Memory_Formal/Verif/Formal/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/joc/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% set design_top fifo
fifo
% #lista de archivos que queremos compilar (RTL)
% analyze -sv -f rtl_verif.flist 
INFO (INL011): Processing "-f" file "/home/joc/Documents/FIFO_Memory_Formal/Verif/Formal/rtl_verif.flist".
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/FIFO_Memory_RTL.sv'
% analyze -sv -f verif_fv.flist
INFO (INL011): Processing "-f" file "/home/joc/Documents/FIFO_Memory_Formal/Verif/Formal/verif_fv.flist".
[-- (VERI-1482)] Analyzing Verilog file './fv_fifo.sv'
% elaborate -top $design_top -create_related_covers {precondition witness} -x_value 0
INFO (ISW003): Top module name is "fifo".
[INFO (HIER-8002)] ../../RTL/FIFO_Memory_RTL.sv(49): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./fv_fifo.sv(1): compiling module 'fv_fifo'
[INFO (VERI-8005)] ./fv_fifo.sv(24): Unintentional sequential element inferred for flag read before write using blocking assignment
[WARN (VDB-1002)] ./fv_fifo.sv(22): net 'tb_wr_ptr_ndc[2]' does not have a driver
[WARN (VDB-1002)] ./fv_fifo.sv(23): net 'tb_rd_ptr_ndc[2]' does not have a driver
[INFO (VERI-1018)] ../../RTL/FIFO_Memory_RTL.sv(1): compiling module 'fifo'
[WARN (VERI-1209)] ../../RTL/FIFO_Memory_RTL.sv(24): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] ../../RTL/FIFO_Memory_RTL.sv(27): expression size 32 truncated to fit in target size 4
[WARN (VERI-1221)] ../../RTL/FIFO_Memory_RTL.sv(40): 'writeData' should be on the sensitivity list
[WARN (VERI-1466)] ../../RTL/FIFO_Memory_RTL.sv(40): assignment under multiple clock edges is not supported for synthesis
[WARN (VERI-1221)] ../../RTL/FIFO_Memory_RTL.sv(40): 'wrPtr' should be on the sensitivity list
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): ./fv_fifo.sv(141): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): ./fv_fifo.sv(144): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): ./fv_fifo.sv(156): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): ./fv_fifo.sv(159): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
fifo
[<embedded>] % clock clk
[<embedded>] % reset rst -non_resettable_regs 0
WARNING (WRS016): The effects of "reset" options (such as "-non_resettable_regs", "-abstract_value") might not be reflected in the trace prefix.
    For message help, type "help -message WRS016".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % 
[<embedded>] % prove -bg -property {<embedded>::fifo.fv_fifo_inst.writeEnOff_rst_on:witness1 <embedded>::fifo.fv_fifo_inst.writeEnOff_rst_on:precondition1 <embedded>::fifo.fv_fifo_inst.readEnOff_rst_on:witness1 <embedded>::fifo.fv_fifo_inst.readEnOff_rst_on:precondition1 <embedded>::fifo.fv_fifo_inst.readEnoff_empty:witness1 <embedded>::fifo.fv_fifo_inst.readEnoff_empty:precondition1 <embedded>::fifo.fv_fifo_inst.writEnoff_full:witness1 <embedded>::fifo.fv_fifo_inst.writEnoff_full:precondition1 <embedded>::fifo.fv_fifo_inst.full_notWriteEn <embedded>::fifo.fv_fifo_inst.full_notWriteEn:witness1 <embedded>::fifo.fv_fifo_inst.full_notWriteEn:precondition1 <embedded>::fifo.fv_fifo_inst.empty_notReadEn <embedded>::fifo.fv_fifo_inst.empty_notReadEn:witness1 <embedded>::fifo.fv_fifo_inst.empty_notReadEn:precondition1 <embedded>::fifo.fv_fifo_inst.wrPtr_increm_writeEn_on <embedded>::fifo.fv_fifo_inst.wrPtr_increm_writeEn_on:witness1 <embedded>::fifo.fv_fifo_inst.wrPtr_increm_writeEn_on:precondition1 <embedded>::fifo.fv_fifo_inst.rdPtr_increm_readEn_on <embedded>::fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1 <embedded>::fifo.fv_fifo_inst.rdPtr_increm_readEn_on:precondition1 <embedded>::fifo.fv_fifo_inst.wrPtrNext_increm_writeEn_on <embedded>::fifo.fv_fifo_inst.wrPtrNext_increm_writeEn_on:witness1 <embedded>::fifo.fv_fifo_inst.wrPtrNext_increm_writeEn_on:precondition1 <embedded>::fifo.fv_fifo_inst.rdPtrNext_increm_rdEn_on <embedded>::fifo.fv_fifo_inst.rdPtrNext_increm_rdEn_on:witness1 <embedded>::fifo.fv_fifo_inst.rdPtrNext_increm_rdEn_on:precondition1 <embedded>::fifo.fv_fifo_inst.wr_en_off_wr_ptr_stable <embedded>::fifo.fv_fifo_inst.wr_en_off_wr_ptr_stable:witness1 <embedded>::fifo.fv_fifo_inst.wr_en_off_wr_ptr_stable:precondition1 <embedded>::fifo.fv_fifo_inst.rd_en_off_rd_ptr_stable <embedded>::fifo.fv_fifo_inst.rd_en_off_rd_ptr_stable:witness1 <embedded>::fifo.fv_fifo_inst.rd_en_off_rd_ptr_stable:precondition1 <embedded>::fifo.fv_fifo_inst.rst_rdPtr_wrPtr_zero <embedded>::fifo.fv_fifo_inst.rst_rdPtr_wrPtr_zero:witness1 <embedded>::fifo.fv_fifo_inst.rst_rdPtr_wrPtr_zero:precondition1 <embedded>::fifo.fv_fifo_inst.never_full_and_empty <embedded>::fifo.fv_fifo_inst.never_full_and_empty:witness1 <embedded>::fifo.fv_fifo_inst.wrPtrNext_maxvalue_reset0 <embedded>::fifo.fv_fifo_inst.wrPtrNext_maxvalue_reset0:witness1 <embedded>::fifo.fv_fifo_inst.wrPtrNext_maxvalue_reset0:precondition1 <embedded>::fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0 <embedded>::fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:witness1 <embedded>::fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:precondition1 <embedded>::fifo.fv_fifo_inst.wrPtr_maxvalue_reset0 <embedded>::fifo.fv_fifo_inst.wrPtr_maxvalue_reset0:witness1 <embedded>::fifo.fv_fifo_inst.wrPtr_maxvalue_reset0:precondition1 <embedded>::fifo.fv_fifo_inst.rdPtr_maxvalue_reset0 <embedded>::fifo.fv_fifo_inst.rdPtr_maxvalue_reset0:witness1 <embedded>::fifo.fv_fifo_inst.rdPtr_maxvalue_reset0:precondition1 <embedded>::fifo.fv_fifo_inst.empty_on_whenreset <embedded>::fifo.fv_fifo_inst.empty_on_whenreset:witness1 <embedded>::fifo.fv_fifo_inst.empty_on_whenreset:precondition1 <embedded>::fifo.fv_fifo_inst.full_off_whenreset <embedded>::fifo.fv_fifo_inst.full_off_whenreset:witness1 <embedded>::fifo.fv_fifo_inst.full_off_whenreset:precondition1 <embedded>::fifo.fv_fifo_inst.write_correctly <embedded>::fifo.fv_fifo_inst.write_correctly:witness1 <embedded>::fifo.fv_fifo_inst.write_correctly:precondition1 <embedded>::fifo.fv_fifo_inst.read_correctly <embedded>::fifo.fv_fifo_inst.read_correctly:witness1 <embedded>::fifo.fv_fifo_inst.read_correctly:precondition1 <embedded>::fifo.fv_fifo_inst.fifo_stable_when_writeEnoff <embedded>::fifo.fv_fifo_inst.fifo_stable_when_writeEnoff:witness1 <embedded>::fifo.fv_fifo_inst.fifo_stable_when_writeEnoff:precondition1 <embedded>::fifo.fv_fifo_inst.fifo_full <embedded>::fifo.fv_fifo_inst.fifo_empty <embedded>::fifo.fv_fifo_inst.fifo_notFull <embedded>::fifo.fv_fifo_inst.fifo_notEmpty <embedded>::fifo.fv_fifo_inst.write_all_address <embedded>::fifo.fv_fifo_inst.read_all_address <embedded>::fifo.fv_fifo_inst.writeEn_fifo_full <embedded>::fifo.fv_fifo_inst.readEn_fifo_empty <embedded>::fifo.fv_fifo_inst.write_and_read <embedded>::fifo.fv_fifo_inst.write_and_read_mem_full <embedded>::fifo.fv_fifo_inst.write_and_read_mem_empty <embedded>::fifo.fv_fifo_inst.fifo_full_no_full <embedded>::fifo.fv_fifo_inst.fifo_empty_no_empty}
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 77 properties to prove with 0 already proven/unreachable
INFO (IRS003): Setting non-resettable flop to value 0 during reset analysis.
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 9 of 9 design flops, 256 of 256 design latches, 129 of 161 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fifo.fv_fifo_inst.read_correctly" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 9, declared: 1, looping: 0, posedge: 9, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fifo.fv_fifo_inst.full_notWriteEn" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fifo.fv_fifo_inst.empty_notReadEn" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fifo.fv_fifo_inst.never_full_and_empty" was proven in 0.00 s.
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
INFO (IPF051): 0.0.PRE: The cover property "fifo.fv_fifo_inst.writeEn_fifo_full" was proven unreachable in 0.00 s.
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fifo.fv_fifo_inst.readEn_fifo_empty" was proven unreachable in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.writeEnOff_rst_on:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.readEnOff_rst_on:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.readEnoff_empty:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.empty_notReadEn:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.rst_rdPtr_wrPtr_zero:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.never_full_and_empty:witness1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.empty_on_whenreset:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.full_off_whenreset:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.01 s]
INFO (IPF008): 0.0.N: A max_length bound of 2 was found for the property "fifo.fv_fifo_inst.fifo_empty" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.writeEnOff_rst_on:witness1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.readEnOff_rst_on:witness1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.readEnoff_empty:witness1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.empty_notReadEn:witness1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.wr_en_off_wr_ptr_stable:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.rd_en_off_rd_ptr_stable:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.fifo_stable_when_writeEnoff:witness1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fifo.fv_fifo_inst.fifo_stable_when_writeEnoff:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fifo.fv_fifo_inst.write_correctly" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 22 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 47
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 18086@joc047(local) jg_18019_joc047_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 18085@joc047(local) jg_18019_joc047_1
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.wrPtrNext_increm_writeEn_on" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.rdPtrNext_increm_rdEn_on" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "fifo.fv_fifo_inst.write_and_read_mem_full" was proven unreachable in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "fifo.fv_fifo_inst.write_and_read_mem_empty" was proven unreachable in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "fifo.fv_fifo_inst.writeEnOff_rst_on:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "fifo.fv_fifo_inst.readEnoff_empty:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "fifo.fv_fifo_inst.never_full_and_empty:witness1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "fifo.fv_fifo_inst.readEnOff_rst_on:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "fifo.fv_fifo_inst.empty_notReadEn:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "fifo.fv_fifo_inst.fifo_empty" was covered in 1 cycles in 0.03 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "fifo.fv_fifo_inst.fifo_stable_when_writeEnoff" in 0.03 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 39
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "fifo.fv_fifo_inst.writEnoff_full:witness1"	[0.00 s].
0.0.N: Starting proof for property "fifo.fv_fifo_inst.full_notWriteEn:witness1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "fifo.fv_fifo_inst.writEnoff_full:witness1" in 0.01 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "fifo.fv_fifo_inst.full_notWriteEn:witness1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 10	[0.00 s]
0.0.N: A trace with 10 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.writEnoff_full:witness1" was covered in 10 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.writEnoff_full:precondition1" was covered in 10 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtr_increm_writeEn_on:witness1" was covered in 3 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtr_increm_writeEn_on:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtrNext_increm_writeEn_on:witness1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wr_en_off_wr_ptr_stable:witness1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rd_en_off_rd_ptr_stable:witness1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rst_rdPtr_wrPtr_zero:witness1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rst_rdPtr_wrPtr_zero:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtrNext_maxvalue_reset0:witness1" was covered in 9 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtrNext_maxvalue_reset0:precondition1" was covered in 9 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtr_maxvalue_reset0:witness1" was covered in 10 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtr_maxvalue_reset0:precondition1" was covered in 9 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.empty_on_whenreset:witness1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.full_off_whenreset:witness1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.write_all_address" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.full_notWriteEn:witness1" was covered in 10 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.full_notWriteEn:precondition1" was covered in 10 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.fifo_full" was covered in 10 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.wrPtrNext_increm_writeEn_on:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.write_correctly:witness1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.write_correctly:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.fifo_notFull" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.empty_on_whenreset:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.full_off_whenreset:precondition1" was covered in 2 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.writEnoff_full:witness1".
0.0.N: Stopped processing property "fifo.fv_fifo_inst.writEnoff_full:witness1"	[0.01 s].
0.0.N: Stopped processing property "fifo.fv_fifo_inst.full_notWriteEn:witness1"	[0.01 s].
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.wrPtr_increm_writeEn_on" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.rdPtr_increm_readEn_on" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.wr_en_off_wr_ptr_stable" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.rd_en_off_rd_ptr_stable" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.wrPtrNext_maxvalue_reset0" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.wrPtr_maxvalue_reset0" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.rdPtr_maxvalue_reset0" was proven in 0.05 s.
0.0.Hp: Trace Attempt  2	[0.05 s]
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "fifo.fv_fifo_inst.wrPtr_increm_writeEn_on:witness1" in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.rst_rdPtr_wrPtr_zero" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.empty_on_whenreset" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "fifo.fv_fifo_inst.full_off_whenreset" was proven in 0.05 s.
0: ProofGrid usable level: 12
0.0.N: Starting proof for property "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16384 was found for the property "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtrNext_increm_rdEn_on:witness1" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.read_correctly:witness1" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.read_all_address" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.write_and_read" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtrNext_increm_rdEn_on:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.fifo_notEmpty" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.read_correctly:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1".
0.0.N: Stopped processing property "fifo.fv_fifo_inst.rdPtr_increm_readEn_on:witness1"	[0.00 s].
0.0.N: Starting proof for property "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:witness1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:witness1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 10	[0.00 s]
0.0.N: A trace with 10 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:witness1" was covered in 10 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:precondition1" was covered in 10 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:witness1".
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtr_maxvalue_reset0:precondition1" was covered in 10 cycles in 0.01 s by the incidental trace "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:witness1".
0.0.N: Stopped processing property "fifo.fv_fifo_inst.rdPtrNext_maxvalue_reset0:witness1"	[0.01 s].
0.0.N: Starting proof for property "fifo.fv_fifo_inst.rdPtr_maxvalue_reset0:witness1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "fifo.fv_fifo_inst.rdPtr_maxvalue_reset0:witness1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 11	[0.00 s]
0.0.N: A trace with 11 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.rdPtr_maxvalue_reset0:witness1" was covered in 11 cycles in 0.00 s.
0.0.N: Stopped processing property "fifo.fv_fifo_inst.rdPtr_maxvalue_reset0:witness1"	[0.01 s].
0.0.N: Starting proof for property "fifo.fv_fifo_inst.fifo_full_no_full"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "fifo.fv_fifo_inst.fifo_full_no_full" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: A trace with 11 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "fifo.fv_fifo_inst.fifo_full_no_full" was covered in 11 cycles in 0.00 s.
0.0.Hp: Trace Attempt  4	[0.09 s]
0.0.N: Stopped processing property "fifo.fv_fifo_inst.fifo_full_no_full"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "fifo.fv_fifo_inst.fifo_empty_no_empty"	[0.00 s].
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.10 s]
0.0.Hp: A trace with 4 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "fifo.fv_fifo_inst.fifo_empty_no_empty" was covered in 4 cycles in 0.08 s.
0.0.Hp: All properties determined. [0.09 s]
0.0.N: Stopped processing property "fifo.fv_fifo_inst.fifo_empty_no_empty"	[0.00 s].
0.0.N: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.10 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.60 s)
0.0.Ht: Proofgrid shell started at 18087@joc047(local) jg_18019_joc047_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 18122@joc047(local) jg_18019_joc047_1
0.0.Oh: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 1.19 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 18120@joc047(local) jg_18019_joc047_1
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 18121@joc047(local) jg_18019_joc047_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 1.23 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 1.23 s)
0.0.Mpcustom4: Exited with Success (@ 1.23 s)
0.0.L: Proofgrid shell started at 18123@joc047(local) jg_18019_joc047_1
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 1.26 s)
0.0.AM: Proofgrid shell started at 18125@joc047(local) jg_18019_joc047_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 18124@joc047(local) jg_18019_joc047_1
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 1.31 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 1.31 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.68 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.72        0.08        0.00        9.86 %
     Hp        0.70        0.09        0.00       11.98 %
     Ht        1.39        0.00        0.00        0.00 %
     Bm        1.23        0.00        0.00        0.00 %
    Mpcustom4        1.23        0.00        0.00        0.00 %
     Oh        1.19        0.00        0.00        0.00 %
      L        1.23        0.00        0.00        0.00 %
      B        1.27        0.00        0.00        0.00 %
     AM        1.22        0.00        0.00        0.00 %
    all        1.13        0.02        0.00        1.68 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
              10.17        0.17        0.00

    Data read    : 51.66 kiB
    Data written : 5.64 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 77
                 assertions                   : 19
                  - proven                    : 18
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 1
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 58
                  - unreachable               : 4
                  - bounded_unreachable (user): 0
                  - covered                   : 54
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::fifo.fv_fifo_inst.fifo_stable_when_writeEnoff -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::fifo.fv_fifo_inst.fifo_stable_when_writeEnoff".
cex
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.390 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
