// Seed: 4116554877
module module_0;
  assign id_1 = (1 ^ 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  task id_9(id_10, input id_11);
    id_9 <= id_6;
  endtask
  always id_4 <= id_3;
  nor (id_1, id_10, id_11, id_3, id_5, id_6, id_9);
  assign id_2 = {1, id_9, id_3.id_11};
  module_0();
endmodule
