{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652302575081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652302575083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 02:26:14 2022 " "Processing started: Thu May 12 02:26:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652302575083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302575083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302575083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652302575728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652302575729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-PEN " "Found design unit 1: priority_encoder-PEN" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590349 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8BIT-behave " "Found design unit 1: MUX2_8BIT-behave" {  } { { "MUX2_8BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_8BIT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590351 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8BIT " "Found entity 1: MUX2_8BIT" {  } { { "MUX2_8BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_8BIT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_Reg_16bit-clk_Reg_16bit_logic " "Found design unit 1: clk_Reg_16bit-clk_Reg_16bit_logic" {  } { { "Reg_16bit.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Reg_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590352 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_Reg_16bit " "Found entity 1: clk_Reg_16bit" {  } { { "Reg_16bit.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Reg_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_Reg_8bit-clk_Reg_8bit_logic " "Found design unit 1: clk_Reg_8bit-clk_Reg_8bit_logic" {  } { { "Reg_8bit.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Reg_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590354 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_Reg_8bit " "Found entity 1: clk_Reg_8bit" {  } { { "Reg_8bit.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Reg_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_Reg_3bit-clk_Reg_3bit_logic " "Found design unit 1: clk_Reg_3bit-clk_Reg_3bit_logic" {  } { { "Reg_3bit.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Reg_3bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590356 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_Reg_3bit " "Found entity 1: clk_Reg_3bit" {  } { { "Reg_3bit.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Reg_3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_16BIT-behave " "Found design unit 1: MUX2_16BIT-behave" {  } { { "MUX2_16BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_16BIT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590358 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_16BIT " "Found entity 1: MUX2_16BIT" {  } { { "MUX2_16BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_16BIT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_3BIT-behave " "Found design unit 1: MUX2_3BIT-behave" {  } { { "MUX2_3BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_3BIT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590360 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_3BIT " "Found entity 1: MUX2_3BIT" {  } { { "MUX2_3BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_3BIT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_16BIT-MUX4 " "Found design unit 1: MUX_4_16BIT-MUX4" {  } { { "MUX_4_16BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX_4_16BIT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590362 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_16BIT " "Found entity 1: MUX_4_16BIT" {  } { { "MUX_4_16BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX_4_16BIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_3BIT-MUX4 " "Found design unit 1: MUX_4_3BIT-MUX4" {  } { { "MUX_4_3BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX_4_3BIT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590363 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_3BIT " "Found entity 1: MUX_4_3BIT" {  } { { "MUX_4_3BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX_4_3BIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE16-Stru " "Found design unit 1: SE16-Stru" {  } { { "SE16.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/SE16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590365 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE16 " "Found entity 1: SE16" {  } { { "SE16.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/SE16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6TO16-Stru1 " "Found design unit 1: SE6TO16-Stru1" {  } { { "SE6to16.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/SE6to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590366 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6TO16 " "Found entity 1: SE6TO16" {  } { { "SE6to16.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/SE6to16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem-Mem_logic " "Found design unit 1: Mem-Mem_logic" {  } { { "Mem.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "Mem.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_logic " "Found design unit 1: control-control_logic" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590370 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file res_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RES_C-ALUout_logic " "Found design unit 1: RES_C-ALUout_logic" {  } { { "RES_C.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RES_C.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590371 ""} { "Info" "ISGN_ENTITY_NAME" "1 RES_C " "Found entity 1: RES_C" {  } { { "RES_C.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RES_C.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_logic " "Found design unit 1: alu-alu_logic" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590373 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RF_logic " "Found design unit 1: RF-RF_logic" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590375 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_logic " "Found design unit 1: IR-IR_logic" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590376 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift1-Struct1 " "Found design unit 1: Shift1-Struct1" {  } { { "Shift1.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Shift1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift1 " "Found entity 1: Shift1" {  } { { "Shift1.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Shift1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift7-Struct1 " "Found design unit 1: Shift7-Struct1" {  } { { "Shift7.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Shift7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift7 " "Found entity 1: Shift7" {  } { { "Shift7.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/Shift7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_processor-arch " "Found design unit 1: RISC_processor-arch" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590381 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_processor " "Found entity 1: RISC_processor" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_9BIT-behave " "Found design unit 1: MUX2_9BIT-behave" {  } { { "MUX2_9BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_9BIT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590383 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_9BIT " "Found entity 1: MUX2_9BIT" {  } { { "MUX2_9BIT.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/MUX2_9BIT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-Stru " "Found design unit 1: SE9-Stru" {  } { { "SE9.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/SE9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590384 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/SE9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652302590384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_processor " "Elaborating entity \"RISC_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652302590426 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M16 RISC_processor.vhd(176) " "VHDL Signal Declaration warning at RISC_processor.vhd(176): used implicit default value for signal \"M16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590427 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M161 RISC_processor.vhd(176) " "Verilog HDL or VHDL warning at RISC_processor.vhd(176): object \"M161\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590427 "|RISC_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIG_RW RISC_processor.vhd(178) " "VHDL Signal Declaration warning at RISC_processor.vhd(178): used implicit default value for signal \"SIG_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590427 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_BW1S RISC_processor.vhd(178) " "Verilog HDL or VHDL warning at RISC_processor.vhd(178): object \"SIG_BW1S\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_C1WS RISC_processor.vhd(178) " "Verilog HDL or VHDL warning at RISC_processor.vhd(178): object \"SIG_C1WS\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_PCW1 RISC_processor.vhd(178) " "Verilog HDL or VHDL warning at RISC_processor.vhd(178): object \"SIG_PCW1\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_C RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_C\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_Z RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_Z\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_H RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_H\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_M0 RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_M0\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_M1 RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_M1\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIG_S_11 RISC_processor.vhd(179) " "VHDL Signal Declaration warning at RISC_processor.vhd(179): used implicit default value for signal \"SIG_S_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_DWS RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_DWS\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_RWS1 RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_RWS1\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIG_AWS1 RISC_processor.vhd(179) " "Verilog HDL or VHDL warning at RISC_processor.vhd(179): object \"SIG_AWS1\" assigned a value but never read" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_op4 RISC_processor.vhd(181) " "VHDL Signal Declaration warning at RISC_processor.vhd(181): used implicit default value for signal \"sig_op4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 181 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590428 "|RISC_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIG_OP RISC_processor.vhd(182) " "VHDL Signal Declaration warning at RISC_processor.vhd(182): used implicit default value for signal \"SIG_OP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590429 "|RISC_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "con RISC_processor.vhd(182) " "VHDL Signal Declaration warning at RISC_processor.vhd(182): used implicit default value for signal \"con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590429 "|RISC_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl11 " "Elaborating entity \"control\" for hierarchy \"control:ctrl11\"" {  } { { "RISC_processor.vhd" "ctrl11" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590469 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S_16 ctrl.vhd(11) " "VHDL Signal Declaration warning at ctrl.vhd(11): used implicit default value for signal \"S_16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590471 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z ctrl.vhd(19) " "VHDL Signal Declaration warning at ctrl.vhd(19): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590471 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c ctrl.vhd(19) " "VHDL Signal Declaration warning at ctrl.vhd(19): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302590471 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(205) " "VHDL Process Statement warning at ctrl.vhd(205): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590474 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(224) " "VHDL Process Statement warning at ctrl.vhd(224): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590474 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(234) " "VHDL Process Statement warning at ctrl.vhd(234): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590474 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(250) " "VHDL Process Statement warning at ctrl.vhd(250): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590474 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(264) " "VHDL Process Statement warning at ctrl.vhd(264): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590474 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(278) " "VHDL Process Statement warning at ctrl.vhd(278): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(288) " "VHDL Process Statement warning at ctrl.vhd(288): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(308) " "VHDL Process Statement warning at ctrl.vhd(308): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(322) " "VHDL Process Statement warning at ctrl.vhd(322): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(336) " "VHDL Process Statement warning at ctrl.vhd(336): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(346) " "VHDL Process Statement warning at ctrl.vhd(346): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(353) " "VHDL Process Statement warning at ctrl.vhd(353): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(374) " "VHDL Process Statement warning at ctrl.vhd(374): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(384) " "VHDL Process Statement warning at ctrl.vhd(384): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(395) " "VHDL Process Statement warning at ctrl.vhd(395): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590475 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(414) " "VHDL Process Statement warning at ctrl.vhd(414): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590476 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(422) " "VHDL Process Statement warning at ctrl.vhd(422): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590476 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(443) " "VHDL Process Statement warning at ctrl.vhd(443): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590476 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(449) " "VHDL Process Statement warning at ctrl.vhd(449): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590476 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q ctrl.vhd(466) " "VHDL Process Statement warning at ctrl.vhd(466): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590476 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_1 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_1\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590478 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_2 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_2\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590478 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P1 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"P1\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590478 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P0 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"P0\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590478 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_9 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_9\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590478 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590478 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M0 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"M0\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590478 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_17 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_17\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MR ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"MR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"MW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"IW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"AW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"BW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"PCW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_3 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_3\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_4 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_4\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590479 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"CW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_5 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_5\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_14 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_14\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_15 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_15\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"RW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_6 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_6\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_11 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_11\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_13 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_13\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DW ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"DW\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590480 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_12 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_12\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590481 "|RISC_processor|control:ctrl11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_7 ctrl.vhd(203) " "VHDL Process Statement warning at ctrl.vhd(203): inferring latch(es) for signal or variable \"S_7\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590481 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_7 ctrl.vhd(203) " "Inferred latch for \"S_7\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590487 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_12 ctrl.vhd(203) " "Inferred latch for \"S_12\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590488 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DW ctrl.vhd(203) " "Inferred latch for \"DW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590488 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_13 ctrl.vhd(203) " "Inferred latch for \"S_13\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590488 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_11 ctrl.vhd(203) " "Inferred latch for \"S_11\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590488 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_6 ctrl.vhd(203) " "Inferred latch for \"S_6\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590489 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW ctrl.vhd(203) " "Inferred latch for \"RW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590489 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_15 ctrl.vhd(203) " "Inferred latch for \"S_15\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590489 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_14 ctrl.vhd(203) " "Inferred latch for \"S_14\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590489 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_5 ctrl.vhd(203) " "Inferred latch for \"S_5\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590490 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CW ctrl.vhd(203) " "Inferred latch for \"CW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590490 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_4 ctrl.vhd(203) " "Inferred latch for \"S_4\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590490 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_3 ctrl.vhd(203) " "Inferred latch for \"S_3\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590490 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCW ctrl.vhd(203) " "Inferred latch for \"PCW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590490 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BW ctrl.vhd(203) " "Inferred latch for \"BW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590491 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AW ctrl.vhd(203) " "Inferred latch for \"AW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590491 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IW ctrl.vhd(203) " "Inferred latch for \"IW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590491 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW ctrl.vhd(203) " "Inferred latch for \"MW\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590491 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR ctrl.vhd(203) " "Inferred latch for \"MR\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590492 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_17 ctrl.vhd(203) " "Inferred latch for \"S_17\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590492 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M0 ctrl.vhd(203) " "Inferred latch for \"M0\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590492 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1 ctrl.vhd(203) " "Inferred latch for \"M1\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590492 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_9 ctrl.vhd(203) " "Inferred latch for \"S_9\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590493 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P0 ctrl.vhd(203) " "Inferred latch for \"P0\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590493 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1 ctrl.vhd(203) " "Inferred latch for \"P1\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590493 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_2 ctrl.vhd(203) " "Inferred latch for \"S_2\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590493 "|RISC_processor|control:ctrl11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_1 ctrl.vhd(203) " "Inferred latch for \"S_1\" at ctrl.vhd(203)" {  } { { "ctrl.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ctrl.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590494 "|RISC_processor|control:ctrl11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_16BIT MUX2_16BIT:MUX_1 " "Elaborating entity \"MUX2_16BIT\" for hierarchy \"MUX2_16BIT:MUX_1\"" {  } { { "RISC_processor.vhd" "MUX_1" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_Reg_16bit clk_Reg_16bit:PC " "Elaborating entity \"clk_Reg_16bit\" for hierarchy \"clk_Reg_16bit:PC\"" {  } { { "RISC_processor.vhd" "PC" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:MEMORY " "Elaborating entity \"Mem\" for hierarchy \"Mem:MEMORY\"" {  } { { "RISC_processor.vhd" "MEMORY" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:INSTRUCREG " "Elaborating entity \"IR\" for hierarchy \"IR:INSTRUCREG\"" {  } { { "RISC_processor.vhd" "INSTRUCREG" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590560 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst IR.vhd(21) " "VHDL Process Statement warning at IR.vhd(21): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590561 "|RISC_processor|IR:INSTRUCREG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IW IR.vhd(23) " "VHDL Process Statement warning at IR.vhd(23): signal \"IW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590561 "|RISC_processor|IR:INSTRUCREG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg IR.vhd(26) " "VHDL Process Statement warning at IR.vhd(26): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590561 "|RISC_processor|IR:INSTRUCREG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg IR.vhd(19) " "VHDL Process Statement warning at IR.vhd(19): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\] IR.vhd(19) " "Inferred latch for \"reg\[0\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\] IR.vhd(19) " "Inferred latch for \"reg\[1\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\] IR.vhd(19) " "Inferred latch for \"reg\[2\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\] IR.vhd(19) " "Inferred latch for \"reg\[3\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\] IR.vhd(19) " "Inferred latch for \"reg\[4\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\] IR.vhd(19) " "Inferred latch for \"reg\[5\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\] IR.vhd(19) " "Inferred latch for \"reg\[6\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\] IR.vhd(19) " "Inferred latch for \"reg\[7\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\] IR.vhd(19) " "Inferred latch for \"reg\[8\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\] IR.vhd(19) " "Inferred latch for \"reg\[9\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\] IR.vhd(19) " "Inferred latch for \"reg\[10\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\] IR.vhd(19) " "Inferred latch for \"reg\[11\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\] IR.vhd(19) " "Inferred latch for \"reg\[12\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\] IR.vhd(19) " "Inferred latch for \"reg\[13\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\] IR.vhd(19) " "Inferred latch for \"reg\[14\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\] IR.vhd(19) " "Inferred latch for \"reg\[15\]\" at IR.vhd(19)" {  } { { "IR.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/IR.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590562 "|RISC_processor|IR:INSTRUCREG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_3BIT MUX2_3BIT:MUX_3 " "Elaborating entity \"MUX2_3BIT\" for hierarchy \"MUX2_3BIT:MUX_3\"" {  } { { "RISC_processor.vhd" "MUX_3" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 SE9:SE_9 " "Elaborating entity \"SE9\" for hierarchy \"SE9:SE_9\"" {  } { { "RISC_processor.vhd" "SE_9" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_9BIT MUX2_9BIT:MUX_6 " "Elaborating entity \"MUX2_9BIT\" for hierarchy \"MUX2_9BIT:MUX_6\"" {  } { { "RISC_processor.vhd" "MUX_6" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8BIT MUX2_8BIT:MUX_7 " "Elaborating entity \"MUX2_8BIT\" for hierarchy \"MUX2_8BIT:MUX_7\"" {  } { { "RISC_processor.vhd" "MUX_7" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_Reg_8bit clk_Reg_8bit:T0 " "Elaborating entity \"clk_Reg_8bit\" for hierarchy \"clk_Reg_8bit:T0\"" {  } { { "RISC_processor.vhd" "T0" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RESISFILE " "Elaborating entity \"RF\" for hierarchy \"RF:RESISFILE\"" {  } { { "RISC_processor.vhd" "RESISFILE" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590571 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg RF.vhd(35) " "VHDL Process Statement warning at RF.vhd(35): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590575 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_A1 RF.vhd(35) " "VHDL Process Statement warning at RF.vhd(35): signal \"RF_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590575 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg RF.vhd(36) " "VHDL Process Statement warning at RF.vhd(36): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590575 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_A2 RF.vhd(36) " "VHDL Process Statement warning at RF.vhd(36): signal \"RF_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW RF.vhd(37) " "VHDL Process Statement warning at RF.vhd(37): signal \"RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_WD RF.vhd(38) " "VHDL Process Statement warning at RF.vhd(38): signal \"RF_WD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_A3 RF.vhd(38) " "VHDL Process Statement warning at RF.vhd(38): signal \"RF_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg RF.vhd(21) " "VHDL Process Statement warning at RF.vhd(21): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D1 RF.vhd(21) " "VHDL Process Statement warning at RF.vhd(21): inferring latch(es) for signal or variable \"RF_D1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D2 RF.vhd(21) " "VHDL Process Statement warning at RF.vhd(21): inferring latch(es) for signal or variable \"RF_D2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[0\] RF.vhd(21) " "Inferred latch for \"RF_D2\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[1\] RF.vhd(21) " "Inferred latch for \"RF_D2\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[2\] RF.vhd(21) " "Inferred latch for \"RF_D2\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[3\] RF.vhd(21) " "Inferred latch for \"RF_D2\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[4\] RF.vhd(21) " "Inferred latch for \"RF_D2\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[5\] RF.vhd(21) " "Inferred latch for \"RF_D2\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[6\] RF.vhd(21) " "Inferred latch for \"RF_D2\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[7\] RF.vhd(21) " "Inferred latch for \"RF_D2\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[8\] RF.vhd(21) " "Inferred latch for \"RF_D2\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590576 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[9\] RF.vhd(21) " "Inferred latch for \"RF_D2\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[10\] RF.vhd(21) " "Inferred latch for \"RF_D2\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[11\] RF.vhd(21) " "Inferred latch for \"RF_D2\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[12\] RF.vhd(21) " "Inferred latch for \"RF_D2\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[13\] RF.vhd(21) " "Inferred latch for \"RF_D2\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[14\] RF.vhd(21) " "Inferred latch for \"RF_D2\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[15\] RF.vhd(21) " "Inferred latch for \"RF_D2\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[0\] RF.vhd(21) " "Inferred latch for \"RF_D1\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[1\] RF.vhd(21) " "Inferred latch for \"RF_D1\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[2\] RF.vhd(21) " "Inferred latch for \"RF_D1\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[3\] RF.vhd(21) " "Inferred latch for \"RF_D1\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[4\] RF.vhd(21) " "Inferred latch for \"RF_D1\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[5\] RF.vhd(21) " "Inferred latch for \"RF_D1\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[6\] RF.vhd(21) " "Inferred latch for \"RF_D1\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[7\] RF.vhd(21) " "Inferred latch for \"RF_D1\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[8\] RF.vhd(21) " "Inferred latch for \"RF_D1\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[9\] RF.vhd(21) " "Inferred latch for \"RF_D1\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590577 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[10\] RF.vhd(21) " "Inferred latch for \"RF_D1\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[11\] RF.vhd(21) " "Inferred latch for \"RF_D1\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[12\] RF.vhd(21) " "Inferred latch for \"RF_D1\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[13\] RF.vhd(21) " "Inferred latch for \"RF_D1\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[14\] RF.vhd(21) " "Inferred latch for \"RF_D1\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[15\] RF.vhd(21) " "Inferred latch for \"RF_D1\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590578 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[7\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590579 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[6\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[5\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590580 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[4\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590581 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[3\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590582 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[2\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590583 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[1\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[0\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[1\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[2\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[3\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[4\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[5\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[6\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[7\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[8\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[8\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[9\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[9\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[10\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[10\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[11\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[11\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[12\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[12\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590584 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[13\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[13\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590585 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[14\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[14\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590585 "|RISC_processor|RF:RESISFILE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[15\] RF.vhd(21) " "Inferred latch for \"reg\[0\]\[15\]\" at RF.vhd(21)" {  } { { "RF.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RF.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590585 "|RISC_processor|RF:RESISFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder priority_encoder:PRIOTYINCODER " "Elaborating entity \"priority_encoder\" for hierarchy \"priority_encoder:PRIOTYINCODER\"" {  } { { "RISC_processor.vhd" "PRIOTYINCODER" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590585 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pen_out_var PEN.vhd(20) " "VHDL Process Statement warning at PEN.vhd(20): inferring latch(es) for signal or variable \"pen_out_var\", which holds its previous value in one or more paths through the process" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "po PEN.vhd(20) " "VHDL Process Statement warning at PEN.vhd(20): inferring latch(es) for signal or variable \"po\", which holds its previous value in one or more paths through the process" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[0\] PEN.vhd(26) " "Inferred latch for \"po\[0\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[1\] PEN.vhd(26) " "Inferred latch for \"po\[1\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[2\] PEN.vhd(26) " "Inferred latch for \"po\[2\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[3\] PEN.vhd(26) " "Inferred latch for \"po\[3\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[4\] PEN.vhd(26) " "Inferred latch for \"po\[4\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[5\] PEN.vhd(26) " "Inferred latch for \"po\[5\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[6\] PEN.vhd(26) " "Inferred latch for \"po\[6\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po\[7\] PEN.vhd(26) " "Inferred latch for \"po\[7\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pen_out_var\[0\] PEN.vhd(26) " "Inferred latch for \"pen_out_var\[0\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pen_out_var\[1\] PEN.vhd(26) " "Inferred latch for \"pen_out_var\[1\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pen_out_var\[2\] PEN.vhd(26) " "Inferred latch for \"pen_out_var\[2\]\" at PEN.vhd(26)" {  } { { "PEN.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/PEN.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590587 "|RISC_processor|priority_encoder:PRIOTYINCODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE16 SE16:SE_16 " "Elaborating entity \"SE16\" for hierarchy \"SE16:SE_16\"" {  } { { "RISC_processor.vhd" "SE_16" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_16BIT MUX_4_16BIT:MUX_8 " "Elaborating entity \"MUX_4_16BIT\" for hierarchy \"MUX_4_16BIT:MUX_8\"" {  } { { "RISC_processor.vhd" "MUX_8" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift1 Shift1:S1 " "Elaborating entity \"Shift1\" for hierarchy \"Shift1:S1\"" {  } { { "RISC_processor.vhd" "S1" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU1\"" {  } { { "RISC_processor.vhd" "ALU1" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590593 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590594 "|RISC_processor|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(19) " "Inferred latch for \"C\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(19) " "Inferred latch for \"Z\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(23) " "Inferred latch for \"temp\[0\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(23) " "Inferred latch for \"temp\[1\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(23) " "Inferred latch for \"temp\[2\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(23) " "Inferred latch for \"temp\[3\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(23) " "Inferred latch for \"temp\[4\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(23) " "Inferred latch for \"temp\[5\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhd(23) " "Inferred latch for \"temp\[6\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhd(23) " "Inferred latch for \"temp\[7\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(23) " "Inferred latch for \"temp\[8\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALU.vhd(23) " "Inferred latch for \"temp\[9\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALU.vhd(23) " "Inferred latch for \"temp\[10\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALU.vhd(23) " "Inferred latch for \"temp\[11\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALU.vhd(23) " "Inferred latch for \"temp\[12\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALU.vhd(23) " "Inferred latch for \"temp\[13\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALU.vhd(23) " "Inferred latch for \"temp\[14\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALU.vhd(23) " "Inferred latch for \"temp\[15\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302590595 "|RISC_processor|alu:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RES_C RES_C:RESIS_C " "Elaborating entity \"RES_C\" for hierarchy \"RES_C:RESIS_C\"" {  } { { "RISC_processor.vhd" "RESIS_C" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift7 Shift7:SHIFTEROF7BIT " "Elaborating entity \"Shift7\" for hierarchy \"Shift7:SHIFTEROF7BIT\"" {  } { { "RISC_processor.vhd" "SHIFTEROF7BIT" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652302590599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652302591329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652302591336 "|RISC_processor|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC_processor.vhd" "" { Text "C:/Users/Monu kumar yadav/Desktop/nowsubmission/sub_ee309/EE_309_project/RISC_processor.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652302591336 "|RISC_processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652302591336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652302591336 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652302591336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652302591336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652302591424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 02:26:31 2022 " "Processing ended: Thu May 12 02:26:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652302591424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652302591424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652302591424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652302591424 ""}
