// Seed: 3471783680
module module_0 (
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6
);
  always
    if (1) id_1 = id_1;
    else id_2 = ((1));
endmodule
`timescale 1ps / 1ps
