<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: SAI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_s_a_i___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SAI_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___s_a_i___peripheral___access___layer.html">SAI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SAI - Register Layout Typedef.  
 <a href="struct_s_a_i___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a></td></tr>
<tr class="memdesc:ab20ff3f0387cbcc2652477ed5d2702df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version ID Register, offset: 0x0.  <a href="struct_s_a_i___type.html#ab20ff3f0387cbcc2652477ed5d2702df">More...</a><br /></td></tr>
<tr class="separator:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96563b10e1e91f05203f88047408044a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a></td></tr>
<tr class="memdesc:a96563b10e1e91f05203f88047408044a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter Register, offset: 0x4.  <a href="struct_s_a_i___type.html#a96563b10e1e91f05203f88047408044a">More...</a><br /></td></tr>
<tr class="separator:a96563b10e1e91f05203f88047408044a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25f25d231ebd0797ab668fafc159cb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#ae25f25d231ebd0797ab668fafc159cb1">TCSR</a></td></tr>
<tr class="memdesc:ae25f25d231ebd0797ab668fafc159cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Control Register, offset: 0x8.  <a href="struct_s_a_i___type.html#ae25f25d231ebd0797ab668fafc159cb1">More...</a><br /></td></tr>
<tr class="separator:ae25f25d231ebd0797ab668fafc159cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45e21023c3fd22f6a7217adf594e1cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#ac45e21023c3fd22f6a7217adf594e1cf">TCR1</a></td></tr>
<tr class="memdesc:ac45e21023c3fd22f6a7217adf594e1cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 1 Register, offset: 0xC.  <a href="struct_s_a_i___type.html#ac45e21023c3fd22f6a7217adf594e1cf">More...</a><br /></td></tr>
<tr class="separator:ac45e21023c3fd22f6a7217adf594e1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5b1e92ab914ccb0f1b97526680f96c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a6f5b1e92ab914ccb0f1b97526680f96c">TCR2</a></td></tr>
<tr class="memdesc:a6f5b1e92ab914ccb0f1b97526680f96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 2 Register, offset: 0x10.  <a href="struct_s_a_i___type.html#a6f5b1e92ab914ccb0f1b97526680f96c">More...</a><br /></td></tr>
<tr class="separator:a6f5b1e92ab914ccb0f1b97526680f96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb3874d5b17f1a69cda183bfb5c19f01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#acb3874d5b17f1a69cda183bfb5c19f01">TCR3</a></td></tr>
<tr class="memdesc:acb3874d5b17f1a69cda183bfb5c19f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 3 Register, offset: 0x14.  <a href="struct_s_a_i___type.html#acb3874d5b17f1a69cda183bfb5c19f01">More...</a><br /></td></tr>
<tr class="separator:acb3874d5b17f1a69cda183bfb5c19f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18c2c7b12ad4a466b93d1a13f7ccda6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#ab18c2c7b12ad4a466b93d1a13f7ccda6">TCR4</a></td></tr>
<tr class="memdesc:ab18c2c7b12ad4a466b93d1a13f7ccda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 4 Register, offset: 0x18.  <a href="struct_s_a_i___type.html#ab18c2c7b12ad4a466b93d1a13f7ccda6">More...</a><br /></td></tr>
<tr class="separator:ab18c2c7b12ad4a466b93d1a13f7ccda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643051e6a1c91721805df0d32f89527c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a643051e6a1c91721805df0d32f89527c">TCR5</a></td></tr>
<tr class="memdesc:a643051e6a1c91721805df0d32f89527c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Configuration 5 Register, offset: 0x1C.  <a href="struct_s_a_i___type.html#a643051e6a1c91721805df0d32f89527c">More...</a><br /></td></tr>
<tr class="separator:a643051e6a1c91721805df0d32f89527c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc336a00a2e2dd4f00a25780a78f6f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a9dc336a00a2e2dd4f00a25780a78f6f1">TDR</a> [<a class="el" href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">SAI_TDR_COUNT</a>]</td></tr>
<tr class="memdesc:a9dc336a00a2e2dd4f00a25780a78f6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Data Register, array offset: 0x20, array step: 0x4.  <a href="struct_s_a_i___type.html#a9dc336a00a2e2dd4f00a25780a78f6f1">More...</a><br /></td></tr>
<tr class="separator:a9dc336a00a2e2dd4f00a25780a78f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4398e5001fa061061fe95e2ceef7a31a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a4398e5001fa061061fe95e2ceef7a31a">RESERVED_0</a> [16]</td></tr>
<tr class="separator:a4398e5001fa061061fe95e2ceef7a31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58acef069a323b7aa2c9c9f5df4b8118"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a58acef069a323b7aa2c9c9f5df4b8118">TFR</a> [<a class="el" href="group___s_a_i___peripheral___access___layer.html#gaeba8ea617f6be01005ce8632e0ddaa9f">SAI_TFR_COUNT</a>]</td></tr>
<tr class="memdesc:a58acef069a323b7aa2c9c9f5df4b8118"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4.  <a href="struct_s_a_i___type.html#a58acef069a323b7aa2c9c9f5df4b8118">More...</a><br /></td></tr>
<tr class="separator:a58acef069a323b7aa2c9c9f5df4b8118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a751eb9bad252d2a0d98a9d0f0c8ae7d4">RESERVED_1</a> [16]</td></tr>
<tr class="separator:a751eb9bad252d2a0d98a9d0f0c8ae7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e887c5c285e65bbc87c0a23c531aba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a3e887c5c285e65bbc87c0a23c531aba6">TMR</a></td></tr>
<tr class="memdesc:a3e887c5c285e65bbc87c0a23c531aba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Transmit Mask Register, offset: 0x60.  <a href="struct_s_a_i___type.html#a3e887c5c285e65bbc87c0a23c531aba6">More...</a><br /></td></tr>
<tr class="separator:a3e887c5c285e65bbc87c0a23c531aba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d58743dc4c7920712e3ffa155b08886"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a4d58743dc4c7920712e3ffa155b08886">RESERVED_2</a> [36]</td></tr>
<tr class="separator:a4d58743dc4c7920712e3ffa155b08886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd87e1ea284e1d076f3578a2baaf46f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a4bd87e1ea284e1d076f3578a2baaf46f">RCSR</a></td></tr>
<tr class="memdesc:a4bd87e1ea284e1d076f3578a2baaf46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Control Register, offset: 0x88.  <a href="struct_s_a_i___type.html#a4bd87e1ea284e1d076f3578a2baaf46f">More...</a><br /></td></tr>
<tr class="separator:a4bd87e1ea284e1d076f3578a2baaf46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578197fc638ed6de2a5d613f5990b271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a578197fc638ed6de2a5d613f5990b271">RCR1</a></td></tr>
<tr class="memdesc:a578197fc638ed6de2a5d613f5990b271"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 1 Register, offset: 0x8C.  <a href="struct_s_a_i___type.html#a578197fc638ed6de2a5d613f5990b271">More...</a><br /></td></tr>
<tr class="separator:a578197fc638ed6de2a5d613f5990b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9560604d875c42e73b93cb4633d13485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a9560604d875c42e73b93cb4633d13485">RCR2</a></td></tr>
<tr class="memdesc:a9560604d875c42e73b93cb4633d13485"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 2 Register, offset: 0x90.  <a href="struct_s_a_i___type.html#a9560604d875c42e73b93cb4633d13485">More...</a><br /></td></tr>
<tr class="separator:a9560604d875c42e73b93cb4633d13485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7349cdff6c10c51c1121cb773a4c66f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#af7349cdff6c10c51c1121cb773a4c66f">RCR3</a></td></tr>
<tr class="memdesc:af7349cdff6c10c51c1121cb773a4c66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 3 Register, offset: 0x94.  <a href="struct_s_a_i___type.html#af7349cdff6c10c51c1121cb773a4c66f">More...</a><br /></td></tr>
<tr class="separator:af7349cdff6c10c51c1121cb773a4c66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2759578aeb0559bb082711fb098cab86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a2759578aeb0559bb082711fb098cab86">RCR4</a></td></tr>
<tr class="memdesc:a2759578aeb0559bb082711fb098cab86"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 4 Register, offset: 0x98.  <a href="struct_s_a_i___type.html#a2759578aeb0559bb082711fb098cab86">More...</a><br /></td></tr>
<tr class="separator:a2759578aeb0559bb082711fb098cab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7710d759d7acf10943abc061455f3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#ada7710d759d7acf10943abc061455f3d">RCR5</a></td></tr>
<tr class="memdesc:ada7710d759d7acf10943abc061455f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Configuration 5 Register, offset: 0x9C.  <a href="struct_s_a_i___type.html#ada7710d759d7acf10943abc061455f3d">More...</a><br /></td></tr>
<tr class="separator:ada7710d759d7acf10943abc061455f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf745ae215ee4a9df2cf2de9ef72d71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#acaf745ae215ee4a9df2cf2de9ef72d71">RDR</a> [<a class="el" href="group___s_a_i___peripheral___access___layer.html#ga80c0651f963a273ca7ead4752a436d50">SAI_RDR_COUNT</a>]</td></tr>
<tr class="memdesc:acaf745ae215ee4a9df2cf2de9ef72d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Data Register, array offset: 0xA0, array step: 0x4.  <a href="struct_s_a_i___type.html#acaf745ae215ee4a9df2cf2de9ef72d71">More...</a><br /></td></tr>
<tr class="separator:acaf745ae215ee4a9df2cf2de9ef72d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60bc672e606a9afd2f1acea711c99ac7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a60bc672e606a9afd2f1acea711c99ac7">RESERVED_3</a> [16]</td></tr>
<tr class="separator:a60bc672e606a9afd2f1acea711c99ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe8d6729cfbc27d5b0d38a2e83fccb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a2fe8d6729cfbc27d5b0d38a2e83fccb8">RFR</a> [<a class="el" href="group___s_a_i___peripheral___access___layer.html#ga7fc5fd1954fef3e26e0a859c35fe5302">SAI_RFR_COUNT</a>]</td></tr>
<tr class="memdesc:a2fe8d6729cfbc27d5b0d38a2e83fccb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4.  <a href="struct_s_a_i___type.html#a2fe8d6729cfbc27d5b0d38a2e83fccb8">More...</a><br /></td></tr>
<tr class="separator:a2fe8d6729cfbc27d5b0d38a2e83fccb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942227c181b38371ccaf6ec4e7bc5abc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#a942227c181b38371ccaf6ec4e7bc5abc">RESERVED_4</a> [16]</td></tr>
<tr class="separator:a942227c181b38371ccaf6ec4e7bc5abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_a_i___type.html#aed92ad6e80b4c577d8f78cb77ac11f4e">RMR</a></td></tr>
<tr class="memdesc:aed92ad6e80b4c577d8f78cb77ac11f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAI Receive Mask Register, offset: 0xE0.  <a href="struct_s_a_i___type.html#aed92ad6e80b4c577d8f78cb77ac11f4e">More...</a><br /></td></tr>
<tr class="separator:aed92ad6e80b4c577d8f78cb77ac11f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SAI - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a96563b10e1e91f05203f88047408044a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96563b10e1e91f05203f88047408044a">&#9670;&nbsp;</a></span>PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PARAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter Register, offset: 0x4. </p>

</div>
</div>
<a id="a578197fc638ed6de2a5d613f5990b271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578197fc638ed6de2a5d613f5990b271">&#9670;&nbsp;</a></span>RCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Configuration 1 Register, offset: 0x8C. </p>

</div>
</div>
<a id="a9560604d875c42e73b93cb4633d13485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9560604d875c42e73b93cb4633d13485">&#9670;&nbsp;</a></span>RCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Configuration 2 Register, offset: 0x90. </p>

</div>
</div>
<a id="af7349cdff6c10c51c1121cb773a4c66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7349cdff6c10c51c1121cb773a4c66f">&#9670;&nbsp;</a></span>RCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Configuration 3 Register, offset: 0x94. </p>

</div>
</div>
<a id="a2759578aeb0559bb082711fb098cab86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2759578aeb0559bb082711fb098cab86">&#9670;&nbsp;</a></span>RCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Configuration 4 Register, offset: 0x98. </p>

</div>
</div>
<a id="ada7710d759d7acf10943abc061455f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7710d759d7acf10943abc061455f3d">&#9670;&nbsp;</a></span>RCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Configuration 5 Register, offset: 0x9C. </p>

</div>
</div>
<a id="a4bd87e1ea284e1d076f3578a2baaf46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd87e1ea284e1d076f3578a2baaf46f">&#9670;&nbsp;</a></span>RCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Control Register, offset: 0x88. </p>

</div>
</div>
<a id="acaf745ae215ee4a9df2cf2de9ef72d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf745ae215ee4a9df2cf2de9ef72d71">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RDR[<a class="el" href="group___s_a_i___peripheral___access___layer.html#ga80c0651f963a273ca7ead4752a436d50">SAI_RDR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Data Register, array offset: 0xA0, array step: 0x4. </p>

</div>
</div>
<a id="a4398e5001fa061061fe95e2ceef7a31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4398e5001fa061061fe95e2ceef7a31a">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a751eb9bad252d2a0d98a9d0f0c8ae7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a751eb9bad252d2a0d98a9d0f0c8ae7d4">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d58743dc4c7920712e3ffa155b08886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d58743dc4c7920712e3ffa155b08886">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[36]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60bc672e606a9afd2f1acea711c99ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60bc672e606a9afd2f1acea711c99ac7">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942227c181b38371ccaf6ec4e7bc5abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942227c181b38371ccaf6ec4e7bc5abc">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fe8d6729cfbc27d5b0d38a2e83fccb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe8d6729cfbc27d5b0d38a2e83fccb8">&#9670;&nbsp;</a></span>RFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RFR[<a class="el" href="group___s_a_i___peripheral___access___layer.html#ga7fc5fd1954fef3e26e0a859c35fe5302">SAI_RFR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4. </p>

</div>
</div>
<a id="aed92ad6e80b4c577d8f78cb77ac11f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed92ad6e80b4c577d8f78cb77ac11f4e">&#9670;&nbsp;</a></span>RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Receive Mask Register, offset: 0xE0. </p>

</div>
</div>
<a id="ac45e21023c3fd22f6a7217adf594e1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45e21023c3fd22f6a7217adf594e1cf">&#9670;&nbsp;</a></span>TCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Configuration 1 Register, offset: 0xC. </p>

</div>
</div>
<a id="a6f5b1e92ab914ccb0f1b97526680f96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5b1e92ab914ccb0f1b97526680f96c">&#9670;&nbsp;</a></span>TCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Configuration 2 Register, offset: 0x10. </p>

</div>
</div>
<a id="acb3874d5b17f1a69cda183bfb5c19f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb3874d5b17f1a69cda183bfb5c19f01">&#9670;&nbsp;</a></span>TCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Configuration 3 Register, offset: 0x14. </p>

</div>
</div>
<a id="ab18c2c7b12ad4a466b93d1a13f7ccda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18c2c7b12ad4a466b93d1a13f7ccda6">&#9670;&nbsp;</a></span>TCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Configuration 4 Register, offset: 0x18. </p>

</div>
</div>
<a id="a643051e6a1c91721805df0d32f89527c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643051e6a1c91721805df0d32f89527c">&#9670;&nbsp;</a></span>TCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Configuration 5 Register, offset: 0x1C. </p>

</div>
</div>
<a id="ae25f25d231ebd0797ab668fafc159cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25f25d231ebd0797ab668fafc159cb1">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Control Register, offset: 0x8. </p>

</div>
</div>
<a id="a9dc336a00a2e2dd4f00a25780a78f6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc336a00a2e2dd4f00a25780a78f6f1">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t TDR[<a class="el" href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">SAI_TDR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Data Register, array offset: 0x20, array step: 0x4. </p>

</div>
</div>
<a id="a58acef069a323b7aa2c9c9f5df4b8118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58acef069a323b7aa2c9c9f5df4b8118">&#9670;&nbsp;</a></span>TFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TFR[<a class="el" href="group___s_a_i___peripheral___access___layer.html#gaeba8ea617f6be01005ce8632e0ddaa9f">SAI_TFR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4. </p>

</div>
</div>
<a id="a3e887c5c285e65bbc87c0a23c531aba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e887c5c285e65bbc87c0a23c531aba6">&#9670;&nbsp;</a></span>TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SAI Transmit Mask Register, offset: 0x60. </p>

</div>
</div>
<a id="ab20ff3f0387cbcc2652477ed5d2702df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ff3f0387cbcc2652477ed5d2702df">&#9670;&nbsp;</a></span>VERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t VERID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version ID Register, offset: 0x0. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_a_i___type.html">SAI_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
