#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 23 14:30:29 2024
# Process ID: 3043011
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter
# Command line: vivado
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/vivado.log
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:module_ref:slow_clock_generator:1.0 - slow_clock_generator_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - reset
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_CH1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - data_concat
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sign
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - low_threshold
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - high_threshold
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - skim_voltage
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - led_concat
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:low_threshold:1.0 - low_threshold_0
Adding component instance block -- xilinx.com:module_ref:high_threshold:1.0 - high_threshold_0
Adding component instance block -- xilinx.com:module_ref:adc_smooth_mossbauer:1.0 - adc_smooth_mossbauer_0
Adding component instance block -- xilinx.com:module_ref:bessel_filter:1.0 - bessel_filter_0
Adding component instance block -- xilinx.com:module_ref:bessel_filter:1.0 - bessel_filter_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - reset1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - run_reset
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - run_enable
Adding component instance block -- xilinx.com:module_ref:trigger_mossbauer:1.0 - forward_skim
Adding component instance block -- xilinx.com:module_ref:trigger_mossbauer:1.0 - back_skim
Adding component instance block -- xilinx.com:module_ref:cycle_counter:1.0 - cycle_counter_0
Adding component instance block -- xilinx.com:module_ref:cycle_counter:1.0 - cycle_counter_1
Adding component instance block -- xilinx.com:module_ref:rising32:1.0 - rising32_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_CH2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_CH2_14
Adding component instance block -- xilinx.com:module_ref:event_convert:1.0 - event_convert_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - c_ht
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - l_ht
Adding component instance block -- xilinx.com:module_ref:event_count:1.0 - event_count_0
Successfully read diagram <system> from BD file </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x09600080}] [get_bd_cells axi_gpio_2]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_axi_gpio_2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_dat_a have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 9.791 MB.
[Thu May 23 14:33:09 2024] Launched system_axi_gpio_2_0_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_2_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_axi_gpio_2_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 14:33:09 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 7545.980 ; gain = 190.609 ; free physical = 8052 ; free virtual = 31155
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

[ERROR]  : Cannot read BIT file - system_wrapper.bit 
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bit
block_design.tcl
cfg
cores
make_cores.tcl
make_project.tcl
python
scripts
system_wrapper.bif
tmp
verilog
vivado_3743.backup.jou
vivado_3743.backup.log
vivado.jou
vivado.log
vivado_pid3043011.str
vivado_pid3743.str
cd tmp
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
cores
Data_Splitter
cd Data_Splitter
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
Data_Splitter.cache
Data_Splitter.hw
Data_Splitter.ip_user_files
Data_Splitter.runs
Data_Splitter.sim
Data_Splitter.srcs
Data_Splitter.xpr
cd Data_Splitter.runs
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
impl_1
synth_1
system_adc_smooth_mossbauer_0_0_synth_1
system_axi_gpio_0_0_synth_1
system_axi_gpio_2_0_synth_1
system_axi_gpio_4_0_synth_1
system_axi_gpio_5_0_synth_1
system_bessel_filter_0_0_synth_1
system_bessel_filter_1_0_synth_1
system_cycle_counter_0_0_synth_1
system_cycle_counter_0_1_synth_1
system_event_convert_0_0_synth_1
system_event_count_0_0_synth_1
system_high_threshold_0_0_synth_1
system_low_threshold_0_0_synth_1
system_rising32_0_0_synth_1
system_signal_split_0_0_synth_1
system_slow_clock_generator_0_0_synth_1
system_trigger_mossbauer_0_0_synth_1
system_trigger_mossbauer_0_1_synth_1
system_xbar_0_synth_1
cd impl_1
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
gen_run.xml
htr.txt
init_design.pb
ISEWrap.js
ISEWrap.sh
job.id.log
opt_design.pb
phys_opt_design.pb
place_design.pb
project.wdf
route_design.pb
rundef.js
runme.bat
runme.log
runme.sh
system_wrapper.bit
system_wrapper_bus_skew_routed.pb
system_wrapper_bus_skew_routed.rpt
system_wrapper_bus_skew_routed.rpx
system_wrapper_clock_utilization_routed.rpt
system_wrapper_control_sets_placed.rpt
system_wrapper_drc_opted.pb
system_wrapper_drc_opted.rpt
system_wrapper_drc_opted.rpx
system_wrapper_drc_routed.pb
system_wrapper_drc_routed.rpt
system_wrapper_drc_routed.rpx
system_wrapper.hwdef
system_wrapper_io_placed.rpt
system_wrapper_methodology_drc_routed.pb
system_wrapper_methodology_drc_routed.rpt
system_wrapper_methodology_drc_routed.rpx
system_wrapper_opt.dcp
system_wrapper_physopt.dcp
system_wrapper_placed.dcp
system_wrapper_power_routed.rpt
system_wrapper_power_routed.rpx
system_wrapper_power_summary_routed.pb
system_wrapper_routed.dcp
system_wrapper_route_status.pb
system_wrapper_route_status.rpt
system_wrapper.tcl
system_wrapper_timing_summary_routed.pb
system_wrapper_timing_summary_routed.rpt
system_wrapper_timing_summary_routed.rpx
system_wrapper_utilization_placed.pb
system_wrapper_utilization_placed.rpt
system_wrapper.vdi
usage_statistics_webtalk.html
usage_statistics_webtalk.xml
vivado.jou
vivado.pb
write_bitstream.pb
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
gen_run.xml
htr.txt
init_design.pb
ISEWrap.js
ISEWrap.sh
job.id.log
opt_design.pb
phys_opt_design.pb
place_design.pb
project.wdf
route_design.pb
rundef.js
runme.bat
runme.log
runme.sh
system_wrapper.bif
system_wrapper.bit
system_wrapper.bit.bin
system_wrapper_bus_skew_routed.pb
system_wrapper_bus_skew_routed.rpt
system_wrapper_bus_skew_routed.rpx
system_wrapper_clock_utilization_routed.rpt
system_wrapper_control_sets_placed.rpt
system_wrapper_drc_opted.pb
system_wrapper_drc_opted.rpt
system_wrapper_drc_opted.rpx
system_wrapper_drc_routed.pb
system_wrapper_drc_routed.rpt
system_wrapper_drc_routed.rpx
system_wrapper.hwdef
system_wrapper_io_placed.rpt
system_wrapper_methodology_drc_routed.pb
system_wrapper_methodology_drc_routed.rpt
system_wrapper_methodology_drc_routed.rpx
system_wrapper_opt.dcp
system_wrapper_physopt.dcp
system_wrapper_placed.dcp
system_wrapper_power_routed.rpt
system_wrapper_power_routed.rpx
system_wrapper_power_summary_routed.pb
system_wrapper_routed.dcp
system_wrapper_route_status.pb
system_wrapper_route_status.rpt
system_wrapper.tcl
system_wrapper_timing_summary_routed.pb
system_wrapper_timing_summary_routed.rpt
system_wrapper_timing_summary_routed.rpx
system_wrapper_utilization_placed.pb
system_wrapper_utilization_placed.rpt
system_wrapper.vdi
usage_statistics_webtalk.html
usage_statistics_webtalk.xml
vivado.jou
vivado.pb
write_bitstream.pb
startgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x0a400080}] [get_bd_cells axi_gpio_2]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
reset_run system_axi_gpio_2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_dat_a have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.162 MB.
[Thu May 23 14:42:04 2024] Launched system_axi_gpio_2_0_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_2_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_axi_gpio_2_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 14:42:04 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:35 ; elapsed = 00:00:38 . Memory (MB): peak = 7545.980 ; gain = 0.000 ; free physical = 8161 ; free virtual = 31264
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
update_module_reference system_rising32_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'slow_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'slow_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_rising32_0_0 from rising32_v1_0 1.0 to rising32_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 7545.980 ; gain = 0.000 ; free physical = 8097 ; free virtual = 31218
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rising32_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.534 MB.
[Thu May 23 14:50:38 2024] Launched system_rising32_0_0_synth_1, synth_1...
Run output will be captured here:
system_rising32_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_rising32_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 14:50:38 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 7573.270 ; gain = 0.000 ; free physical = 8132 ; free virtual = 31236
startgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x0a4000a0}] [get_bd_cells axi_gpio_2]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_axi_gpio_2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.534 MB.
[Thu May 23 14:57:23 2024] Launched system_axi_gpio_2_0_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_2_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_axi_gpio_2_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 14:57:23 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 7573.270 ; gain = 0.000 ; free physical = 8128 ; free virtual = 31233
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property name c_lt [get_bd_cells l_ht]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} CONFIG.LOGO_FILE {data/sym_orgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins back_skim/enable]
connect_bd_net [get_bd_pins util_vector_logic_0/Op2] [get_bd_pins forward_skim/enable]
disconnect_bd_net /skim_voltage_Res [get_bd_pins xlconcat_0/In2]
startgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_0/In2]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.905 MB.
[Thu May 23 16:02:37 2024] Launched system_util_vector_logic_0_1_synth_1, synth_1...
Run output will be captured here:
system_util_vector_logic_0_1_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_util_vector_logic_0_1_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 16:02:37 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 7660.312 ; gain = 87.043 ; free physical = 8087 ; free virtual = 31198
delete_bd_objs [get_bd_nets high_threshold_Dout]
connect_bd_net [get_bd_pins high_threshold_0/input_high] [get_bd_pins adc_smooth_mossbauer_0/short_smooth]
delete_bd_objs [get_bd_nets low_threshold_Dout]
connect_bd_net [get_bd_pins low_threshold_0/input_low] [get_bd_pins adc_smooth_mossbauer_0/short_smooth]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.923 MB.
[Thu May 23 16:18:44 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 16:18:44 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:40 ; elapsed = 00:00:42 . Memory (MB): peak = 7675.324 ; gain = 15.012 ; free physical = 8069 ; free virtual = 31181
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
delete_bd_objs [get_bd_nets adc_smooth_mossbauer_0_short_smooth]
connect_bd_net [get_bd_pins low_threshold_0/input_low] [get_bd_pins low_threshold/Dout]
connect_bd_net [get_bd_pins high_threshold/Dout] [get_bd_pins high_threshold_0/input_high]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.923 MB.
[Thu May 23 16:26:35 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 16:26:35 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 7718.344 ; gain = 43.020 ; free physical = 8058 ; free virtual = 31171
disconnect_bd_net /signal_split_0_M_AXIS_PORT1_tdata [get_bd_pins low_threshold_0/adc_dat_a]
disconnect_bd_net /signal_split_0_M_AXIS_PORT1_tdata [get_bd_pins high_threshold_0/adc_dat_a]
connect_bd_net [get_bd_pins low_threshold_0/adc_dat_a] [get_bd_pins adc_smooth_mossbauer_0/smooth_data]
set_property location {6 2785 80} [get_bd_cells high_threshold_0]
connect_bd_net [get_bd_pins high_threshold_0/adc_dat_a] [get_bd_pins adc_smooth_mossbauer_0/smooth_data]
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
disconnect_bd_net /adc_smooth_mossbauer_0_smooth_data [get_bd_pins low_threshold_0/adc_dat_a]
delete_bd_objs [get_bd_nets high_threshold_Dout]
connect_bd_net [get_bd_pins axi_gpio_5/gpio_io_o] [get_bd_pins low_threshold_0/adc_dat_a]
disconnect_bd_net /adc_smooth_mossbauer_0_smooth_data [get_bd_pins high_threshold_0/adc_dat_a]
connect_bd_net [get_bd_pins high_threshold/Dout] [get_bd_pins high_threshold_0/input_high]
connect_bd_net [get_bd_pins high_threshold_0/adc_dat_a] [get_bd_pins axi_gpio_5/gpio_io_o]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.923 MB.
[Thu May 23 16:33:39 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 16:33:39 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 7902.434 ; gain = 184.090 ; free physical = 8099 ; free virtual = 31212
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
disconnect_bd_net /axi_gpio_5_gpio_io_o [get_bd_pins high_threshold_0/adc_dat_a]
disconnect_bd_net /axi_gpio_5_gpio_io_o [get_bd_pins low_threshold_0/adc_dat_a]
connect_bd_net [get_bd_pins adc_smooth_mossbauer_0/axis_adc_a] [get_bd_pins high_threshold_0/adc_dat_a]
connect_bd_net [get_bd_pins adc_smooth_mossbauer_0/axis_adc_a] [get_bd_pins low_threshold_0/adc_dat_a]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.923 MB.
[Thu May 23 16:39:14 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 16:39:14 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:49 ; elapsed = 00:00:42 . Memory (MB): peak = 7920.441 ; gain = 18.008 ; free physical = 8083 ; free virtual = 31197
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x01000200}] [get_bd_cells axi_gpio_5]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_axi_gpio_5_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.923 MB.
[Thu May 23 19:37:50 2024] Launched system_axi_gpio_5_0_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_5_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_axi_gpio_5_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 19:37:50 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 7920.441 ; gain = 0.000 ; free physical = 7963 ; free virtual = 31086
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {13}] [get_bd_cells c_lt]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {16} CONFIG.DIN_FROM {29} CONFIG.DOUT_WIDTH {14}] [get_bd_cells c_ht]
endgroup
startgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x02000100}] [get_bd_cells axi_gpio_5]
endgroup
update_module_reference system_event_convert_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_event_convert_0_0 from event_convert_v1_0 1.0 to event_convert_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_axi_gpio_5_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block event_convert_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_ht .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_lt .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 11.294 MB.
[Thu May 23 20:43:37 2024] Launched system_axi_gpio_5_0_synth_1, system_event_convert_0_0_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_5_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_axi_gpio_5_0_synth_1/runme.log
system_event_convert_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_event_convert_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 20:43:37 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 7920.441 ; gain = 0.000 ; free physical = 7725 ; free virtual = 30949
update_module_reference system_event_count_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'run_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_event_count_0_0 from event_count_v1_0 1.0 to event_count_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_dat_a have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_clk have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/adc_dat_a have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_smooth_mossbauer_0/smooth_data have been updated from connected ip, but BD cell '/adc_smooth_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </adc_smooth_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_0/clk have been updated from connected ip, but BD cell '/bessel_filter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /bessel_filter_1/clk have been updated from connected ip, but BD cell '/bessel_filter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </bessel_filter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/clk have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_0/for_count have been updated from connected ip, but BD cell '/cycle_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PortWidth = 32 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cycle_counter_1/clk have been updated from connected ip, but BD cell '/cycle_counter_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </cycle_counter_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising32_0/adc_clk have been updated from connected ip, but BD cell '/rising32_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising32_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_convert_0/adc_clk have been updated from connected ip, but BD cell '/event_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_convert_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /event_count_0/clk have been updated from connected ip, but BD cell '/event_count_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </event_count_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block event_count_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 11.665 MB.
[Thu May 23 20:46:14 2024] Launched system_event_count_0_0_synth_1, synth_1...
Run output will be captured here:
system_event_count_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_event_count_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/synth_1/runme.log
[Thu May 23 20:46:14 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 7920.441 ; gain = 0.000 ; free physical = 7712 ; free virtual = 30937
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
