// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1426\sampleModel1426_3_sub\Mysubsystem_26.v
// Created: 2024-08-12 03:45:27
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_26
// Source Path: sampleModel1426_3_sub/Subsystem/Mysubsystem_26
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_26
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [7:0] cfblk143_out1;  // uint8
  wire [15:0] cfblk9_out1;  // ufix16_En7
  wire [31:0] dtc_out;  // ufix32_En7
  wire [15:0] cfblk49_out1;  // ufix16_En7


  cfblk143 u_cfblk143 (.In1(In1),  // uint8
                       .Out1(cfblk143_out1)  // uint8
                       );

  assign cfblk9_out1 = {1'b0, {cfblk143_out1, 7'b0000000}};



  assign dtc_out = {16'b0, cfblk9_out1};



  assign cfblk49_out1 = dtc_out[15:0];



  assign Out1 = cfblk49_out1;

endmodule  // Mysubsystem_26

