#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Feb 25 11:08:54 2020
# Process ID: 19028
# Current directory: C:/A2_project/Vivado/Board_Project_A2_multi_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10420 C:\A2_project\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.xpr
# Log file: C:/A2_project/Vivado/Board_Project_A2_multi_processor/vivado.log
# Journal file: C:/A2_project/Vivado/Board_Project_A2_multi_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
delete_bd_objs [get_bd_intf_nets Kmeans_0_m_axi_INPUT_r] [get_bd_intf_nets axi_interconnect_2_M00_AXI] [get_bd_intf_nets S01_AXI_2] [get_bd_cells axi_interconnect_2]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells Kmeans_0]
delete_bd_objs [get_bd_nets Net] [get_bd_intf_nets S00_AXI_1] [get_bd_cells axi_interconnect_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

launch_sdk -workspace C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk -hwspec C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

set_property location {4 795 -604} [get_bd_cells axi_interconnect_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
endgroup
set_property location {5 2174 -475} [get_bd_cells axi_interconnect_1]
set_property location {3 1355 -487} [get_bd_cells microblaze_0]
set_property location {5 2125 -476} [get_bd_cells axi_interconnect_1]
set_property location {3 1447 -566} [get_bd_cells microblaze_0]
set_property location {1.5 504 -935} [get_bd_cells microblaze_0]
set_property location {3 948 -885} [get_bd_cells axi_interconnect_1]
set_property location {3 950 -881} [get_bd_cells axi_interconnect_1]
set_property location {3 947 -880} [get_bd_cells axi_interconnect_1]
set_property location {2 515 -964} [get_bd_cells microblaze_0]
set_property location {2 515 -978} [get_bd_cells microblaze_0]
set_property location {2 520 -982} [get_bd_cells microblaze_0]
set_property location {2 520 -974} [get_bd_cells microblaze_0]
set_property location {2 563 -761} [get_bd_cells mdm_1]
set_property location {0.5 -262 -702} [get_bd_cells mdm_1]
set_property location {2 300 -723} [get_bd_cells mdm_1]
set_property location {7 2866 494} [get_bd_cells microblaze_0_axi_intc]
set_property location {6 2489 335} [get_bd_cells microblaze_0_axi_periph]
set_property location {7 2860 341} [get_bd_cells microblaze_0_axi_intc]
set_property location {7 2871 334} [get_bd_cells microblaze_0_axi_intc]
set_property location {10 3725 -52} [get_bd_cells axi_bram_ctrl_0_bram_0]
set_property location {10 3704 -37} [get_bd_cells axi_bram_ctrl_0_bram_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
set_property location {8 3161 -8} [get_bd_cells smartconnect_0]
set_property location {8 3165 -29} [get_bd_cells smartconnect_0]
set_property location {8 3187 -44} [get_bd_cells smartconnect_0]
set_property location {8 3182 -49} [get_bd_cells smartconnect_0]
set_property location {7 2863 -129} [get_bd_cells smartconnect_0]
set_property location {7 2911 -96} [get_bd_cells smartconnect_0]
set_property location {7 2909 -95} [get_bd_cells smartconnect_0]
set_property location {7 2904 -85} [get_bd_cells smartconnect_0]
reset_run design_multi_xbar_5_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run design_multi_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file mkdir C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk
file copy -force C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

launch_sdk -workspace C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk -hwspec C:/A2_project/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf
