$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Sat Jan 28 14:42:47 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ula_vlg_vec_tst $end
$var reg 5 ! A [4:0] $end
$var reg 5 " B [4:0] $end
$var reg 1 # S0 $end
$var reg 1 $ S1 $end
$var reg 1 % S2 $end
$var wire 1 & AHS $end
$var wire 1 ' ALS $end
$var wire 1 ( Ans_And [4] $end
$var wire 1 ) Ans_And [3] $end
$var wire 1 * Ans_And [2] $end
$var wire 1 + Ans_And [1] $end
$var wire 1 , Ans_And [0] $end
$var wire 1 - Ans_Xor [4] $end
$var wire 1 . Ans_Xor [3] $end
$var wire 1 / Ans_Xor [2] $end
$var wire 1 0 Ans_Xor [1] $end
$var wire 1 1 Ans_Xor [0] $end
$var wire 1 2 BHS $end
$var wire 1 3 BLS $end
$var wire 1 4 CHS $end
$var wire 1 5 CLS $end
$var wire 1 6 comp_a_2 [4] $end
$var wire 1 7 comp_a_2 [3] $end
$var wire 1 8 comp_a_2 [2] $end
$var wire 1 9 comp_a_2 [1] $end
$var wire 1 : comp_a_2 [0] $end
$var wire 1 ; COMPARISON $end
$var wire 1 < DHS $end
$var wire 1 = DLS $end
$var wire 1 > EHS $end
$var wire 1 ? ELS $end
$var wire 1 @ FHS $end
$var wire 1 A FLS $end
$var wire 1 B GHS $end
$var wire 1 C GLS $end
$var wire 1 D sing_sum_ans $end
$var wire 1 E subans [5] $end
$var wire 1 F subans [4] $end
$var wire 1 G subans [3] $end
$var wire 1 H subans [2] $end
$var wire 1 I subans [1] $end
$var wire 1 J subans [0] $end
$var wire 1 K sumans [5] $end
$var wire 1 L sumans [4] $end
$var wire 1 M sumans [3] $end
$var wire 1 N sumans [2] $end
$var wire 1 O sumans [1] $end
$var wire 1 P sumans [0] $end

$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var tri1 1 T devclrn $end
$var tri1 1 U devpor $end
$var tri1 1 V devoe $end
$var wire 1 W COMPARISON~output_o $end
$var wire 1 X AHS~output_o $end
$var wire 1 Y BHS~output_o $end
$var wire 1 Z CHS~output_o $end
$var wire 1 [ DHS~output_o $end
$var wire 1 \ EHS~output_o $end
$var wire 1 ] FHS~output_o $end
$var wire 1 ^ GHS~output_o $end
$var wire 1 _ ALS~output_o $end
$var wire 1 ` BLS~output_o $end
$var wire 1 a CLS~output_o $end
$var wire 1 b DLS~output_o $end
$var wire 1 c ELS~output_o $end
$var wire 1 d FLS~output_o $end
$var wire 1 e GLS~output_o $end
$var wire 1 f sing_sum_ans~output_o $end
$var wire 1 g Ans_And[4]~output_o $end
$var wire 1 h Ans_And[3]~output_o $end
$var wire 1 i Ans_And[2]~output_o $end
$var wire 1 j Ans_And[1]~output_o $end
$var wire 1 k Ans_And[0]~output_o $end
$var wire 1 l Ans_Xor[4]~output_o $end
$var wire 1 m Ans_Xor[3]~output_o $end
$var wire 1 n Ans_Xor[2]~output_o $end
$var wire 1 o Ans_Xor[1]~output_o $end
$var wire 1 p Ans_Xor[0]~output_o $end
$var wire 1 q comp_a_2[4]~output_o $end
$var wire 1 r comp_a_2[3]~output_o $end
$var wire 1 s comp_a_2[2]~output_o $end
$var wire 1 t comp_a_2[1]~output_o $end
$var wire 1 u comp_a_2[0]~output_o $end
$var wire 1 v subans[5]~output_o $end
$var wire 1 w subans[4]~output_o $end
$var wire 1 x subans[3]~output_o $end
$var wire 1 y subans[2]~output_o $end
$var wire 1 z subans[1]~output_o $end
$var wire 1 { subans[0]~output_o $end
$var wire 1 | sumans[5]~output_o $end
$var wire 1 } sumans[4]~output_o $end
$var wire 1 ~ sumans[3]~output_o $end
$var wire 1 !! sumans[2]~output_o $end
$var wire 1 "! sumans[1]~output_o $end
$var wire 1 #! sumans[0]~output_o $end
$var wire 1 $! S2~input_o $end
$var wire 1 %! S1~input_o $end
$var wire 1 &! S0~input_o $end
$var wire 1 '! inst10~0_combout $end
$var wire 1 (! A[4]~input_o $end
$var wire 1 )! B[4]~input_o $end
$var wire 1 *! inst10~1_combout $end
$var wire 1 +! inst10~2_combout $end
$var wire 1 ,! B[0]~input_o $end
$var wire 1 -! A[2]~input_o $end
$var wire 1 .! A[1]~input_o $end
$var wire 1 /! B[1]~input_o $end
$var wire 1 0! B[2]~input_o $end
$var wire 1 1! inst10~3_combout $end
$var wire 1 2! A[0]~input_o $end
$var wire 1 3! inst10~4_combout $end
$var wire 1 4! inst10~5_combout $end
$var wire 1 5! inst10~6_combout $end
$var wire 1 6! inst10~7_combout $end
$var wire 1 7! A[3]~input_o $end
$var wire 1 8! B[3]~input_o $end
$var wire 1 9! inst10~8_combout $end
$var wire 1 :! inst10~9_combout $end
$var wire 1 ;! inst10~10_combout $end
$var wire 1 <! inst10~11_combout $end
$var wire 1 =! inst10~12_combout $end
$var wire 1 >! inst10~13_combout $end
$var wire 1 ?! inst13|inst5~0_combout $end
$var wire 1 @! inst1|inst1|inst4~0_combout $end
$var wire 1 A! inst26|inst|inst4~0_combout $end
$var wire 1 B! inst1|inst5|inst4~0_combout $end
$var wire 1 C! inst1|inst6|inst4~0_combout $end
$var wire 1 D! inst14~0_combout $end
$var wire 1 E! inst26|inst|inst5~combout $end
$var wire 1 F! inst12|inst3|inst1|inst1~0_combout $end
$var wire 1 G! inst16[2]~4_combout $end
$var wire 1 H! inst16[4]~5_combout $end
$var wire 1 I! inst26|inst3|inst2~0_combout $end
$var wire 1 J! inst26|inst|inst6~combout $end
$var wire 1 K! inst26|inst3|inst5~combout $end
$var wire 1 L! inst29|10~combout $end
$var wire 1 M! inst29|11~combout $end
$var wire 1 N! inst29|51~0_combout $end
$var wire 1 O! inst26|inst3|inst9~combout $end
$var wire 1 P! inst26|inst3|inst7~0_combout $end
$var wire 1 Q! inst26|inst3|inst8~0_combout $end
$var wire 1 R! inst26|inst3|inst7~combout $end
$var wire 1 S! inst28|53~0_combout $end
$var wire 1 T! inst28|50~0_combout $end
$var wire 1 U! inst28|54~0_combout $end
$var wire 1 V! inst28|52~0_combout $end
$var wire 1 W! inst28|49~0_combout $end
$var wire 1 X! inst28|51~0_combout $end
$var wire 1 Y! inst28|55~0_combout $end
$var wire 1 Z! inst16[5]~6_combout $end
$var wire 1 [! inst14~1_combout $end
$var wire 1 \! inst14~2_combout $end
$var wire 1 ]! inst14~3_combout $end
$var wire 1 ^! inst18|inst13|inst3~combout $end
$var wire 1 _! inst18|inst12|inst3~combout $end
$var wire 1 `! inst18|inst11|inst3~combout $end
$var wire 1 a! inst12|inst3|inst1|inst4~0_combout $end
$var wire 1 b! inst12|inst3|inst5|inst4~0_combout $end
$var wire 1 c! inst12|inst3|inst6|inst4~0_combout $end
$var wire 1 d! inst12|inst3|inst7|inst4~0_combout $end
$var wire 1 e! inst14~4_combout $end
$var wire 1 f! inst10~14_combout $end
$var wire 1 g! inst17 [5] $end
$var wire 1 h! inst17 [4] $end
$var wire 1 i! inst17 [3] $end
$var wire 1 j! inst17 [2] $end
$var wire 1 k! inst17 [1] $end
$var wire 1 l! inst17 [0] $end
$var wire 1 m! inst16 [5] $end
$var wire 1 n! inst16 [4] $end
$var wire 1 o! inst16 [3] $end
$var wire 1 p! inst16 [2] $end
$var wire 1 q! inst16 [1] $end
$var wire 1 r! inst16 [0] $end
$var wire 1 s! inst21 [4] $end
$var wire 1 t! inst21 [3] $end
$var wire 1 u! inst21 [2] $end
$var wire 1 v! inst21 [1] $end
$var wire 1 w! inst21 [0] $end
$var wire 1 x! inst23 [4] $end
$var wire 1 y! inst23 [3] $end
$var wire 1 z! inst23 [2] $end
$var wire 1 {! inst23 [1] $end
$var wire 1 |! inst23 [0] $end
$var wire 1 }! inst19 [4] $end
$var wire 1 ~! inst19 [3] $end
$var wire 1 !" inst19 [2] $end
$var wire 1 "" inst19 [1] $end
$var wire 1 #" inst19 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
b101 "
0#
0$
0%
1&
0'
0,
0+
0*
0)
0(
01
00
0/
0.
0-
02
03
04
05
0:
09
08
07
06
0;
1<
0=
1>
1?
1@
1A
1B
0C
0D
0J
0I
0H
0G
0F
0E
1P
0O
1N
1M
0L
0K
0Q
1R
xS
1T
1U
1V
0W
1X
0Y
0Z
1[
1\
1]
1^
0_
0`
0a
0b
1c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
1!!
0"!
1#!
0$!
0%!
0&!
1'!
0(!
0)!
1*!
0+!
1,!
0-!
0.!
0/!
10!
01!
02!
13!
04!
15!
06!
17!
08!
19!
0:!
1;!
1<!
0=!
1>!
1?!
0@!
0A!
0B!
0C!
1D!
1E!
0F!
1G!
0H!
1I!
1J!
0K!
1L!
0M!
1N!
0O!
1P!
0Q!
1R!
0S!
0T!
0U!
1V!
1W!
1X!
0Y!
0Z!
0[!
0\!
0]!
1^!
1_!
1`!
0a!
0b!
1c!
1d!
0e!
1f!
0l!
0k!
0j!
0i!
0h!
0g!
1r!
0q!
zp!
1o!
zn!
zm!
0w!
0v!
0u!
0t!
0s!
0|!
0{!
0z!
0y!
0x!
0#"
0""
0!"
0~!
0}!
$end
#1000000
