Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopLevel_tb_func_impl xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.EXMEMRegister
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstructionDecode
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_func_impl
