// Seed: 3512548615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_21;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wand id_3,
    output tri id_4,
    output tri id_5
    , id_22,
    input wire id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    output uwire id_12,
    output tri1 id_13,
    output supply1 id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17,
    input wor id_18,
    input wor id_19,
    output tri id_20
);
  assign id_5 = -1;
  logic [1 : 1] id_23;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_23,
      id_23,
      id_23,
      id_22,
      id_22,
      id_22,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_22
  );
endmodule
