
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Wed Oct  1 21:12:06 2025

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
######################### Formality Setup File ###########################
set synopsys_auto_setup true
true
set_svf "/home/IC/Labs/System/Backend/Synthesis/SYS_TOP.svf"
SVF set to '/home/IC/Labs/System/Backend/Synthesis/SYS_TOP.svf'.
1
set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
###################################################################
###################### Reference Container ########################
###################################################################
# Read Reference Design Verilog Files
# Verilog sources
read_verilog -container r "/home/IC/Labs/System/RTL/ALU/ALU_16B.v"
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Labs/System/RTL/ALU/ALU_16B.v'
Current container set to 'r'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/edge_bit_counter.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/CLKDIV_MUX/Prescale_MUX.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/Uart_Rx_Top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/Uart_Rx_Top.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/UART_TX_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_TX/UART_TX_TOP.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/PULSE_GEN/Pulse_Gen.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_MEM_CNTRL.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/ASYNC_FIFO.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/ASYNC_FIFO/ASYNC_FIFO.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/RegFile/Register_file8_16.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/RegFile/Register_file8_16.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_RD.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/Clock_Divider/ClkDiv.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/RST_SYNC/RST_SYNC.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/ASYNC_FIFO/FIFO_WR.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/Clock_Gating/CLK_GATE.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/Clock_Gating/CLK_GATE.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_TX/Serializer.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/data_sampling.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/stop_check.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/DATA_SYNC/DATA_SYNC.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/strt_check.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_TX/Mux_TX.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/deserializer.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/ASYNC_FIFO/DF_SYNC.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_TX/parity_calc.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/parity_check.v'
1
read_verilog -container r "/home/IC/Labs/System/RTL/SYS_TOP/System_Top.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/SYS_TOP/System_Top.v'
1
# SystemVerilog sources
read_sverilog -container r "/home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_RX/FSM.sv'
1
read_sverilog -container r "/home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/UART/UART_TX/FSM_TX.sv'
1
read_sverilog -container r "/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/RTL/SYS_CTRL/SYS_CTRL.sv'
1
# Read Reference technology libraries
read_db -container r $TTLIB
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
1
# set the top Reference Design 
set_top SYS_TOP
Setting top design to 'r:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design UART_RX_TOP   ...  
Status:   Elaborating design FSM   ...  
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design parity_check   ...  
Status:   Elaborating design deserializer   ...  
Status:   Elaborating design strt_check   ...  
Status:   Elaborating design stop_check   ...  
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design Register_file  ADDR_WIDTH=4, WIDTH=8, DEPTH=16 ...  
Information: Created design named 'Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16'. (FE-LINK-13)
Status:   Elaborating design system_control   ...  
Status:   Elaborating design P_MUX   ...  
Status:   Elaborating design ClkDiv   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design ALU_16B   ...  
Status:   Elaborating design ASYNC_FIFO  DATA_WIDTH=8, DEPTH=8, ADDR_SIZE=3 ...  
Information: Created design named 'ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3'. (FE-LINK-13)
Status:   Elaborating design FIFO_MEM_CNTRL  DATA_WIDTH=8, DEPTH=8, ADDR_SIZE=3 ...  
Information: Created design named 'FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3'. (FE-LINK-13)
Status:   Elaborating design FIFO_WR  ADDR_SIZE=3 ...  
Information: Created design named 'FIFO_WR_ADDR_SIZE3'. (FE-LINK-13)
Status:   Elaborating design FIFO_RD  ADDR_SIZE=3 ...  
Information: Created design named 'FIFO_RD_ADDR_SIZE3'. (FE-LINK-13)
Status:   Elaborating design DF_SYNC  BUS_WIDTH=4 ...  
Information: Created design named 'DF_SYNC_BUS_WIDTH4'. (FE-LINK-13)
Status:   Elaborating design UART_TX   ...  
Status:   Elaborating design Serializer   ...  
Status:   Elaborating design uart_fsm   ...  
Status:   Elaborating design parity_calc   ...  
Status:   Elaborating design mux   ...  
Status:   Elaborating design pulse_gen   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  1 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'r:/WORK/SYS_TOP'
Reference design set to 'r:/WORK/SYS_TOP'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Implementation Design Files
read_verilog -netlist -container i "/home/IC/Labs/System/Backend/Synthesis/netlists/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Labs/System/Backend/Synthesis/netlists/SYS_TOP.v'
Current container set to 'i'
1
# Read Implementation technology libraries
read_db -container i $TTLIB
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
1
# set the top Implementation Design
set_top SYS_TOP
Setting top design to 'i:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  1 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'i:/WORK/SYS_TOP'
Implementation design set to 'i:/WORK/SYS_TOP'
1
###################### Matching Compare points ####################
match
Reference design is 'r:/WORK/SYS_TOP'
Implementation design is 'i:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         27          0          0          0         27
mark                :         22          0          0          0         22
multiplier          :          2          0          0          0          2
reg_constant        :          2          0          0          0          2
transformation
   map              :         26          0          0          0         26
   share            :          4          0          0          0          4
   tree             :          3          0          0          0          3
uniquify            :          3          1          0          0          4

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Labs/System/Backend/Synthesis/SYS_TOP.svf

SVF files produced:
  /home/IC/Labs/System/Backend/Formality/post-syn/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 365 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 11(0) Unmatched reference(implementation) unread points    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'r:/WORK/SYS_TOP'
Implementation design is 'i:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 365 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 11(0) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: r:/WORK/SYS_TOP
 Implementation design: i:/WORK/SYS_TOP
 365 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     361       1     365
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
########################### Reporting ############################# 
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose syn_fm_script.tcl
1
1
fm_shell (verify)> 