===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.3749 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5453 ( 25.1%)    3.5453 ( 31.2%)  FIR Parser
    6.0919 ( 43.1%)    4.2867 ( 37.7%)  'firrtl.circuit' Pipeline
    1.2902 (  9.1%)    0.6464 (  5.7%)    'firrtl.module' Pipeline
    1.2878 (  9.1%)    0.6453 (  5.7%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1158 (  0.8%)    0.1158 (  1.0%)    InferWidths
    0.4356 (  3.1%)    0.4356 (  3.8%)    LowerFIRRTLTypes
    2.3256 ( 16.5%)    1.1667 ( 10.3%)    'firrtl.module' Pipeline
    1.1262 (  8.0%)    0.6122 (  5.4%)      ExpandWhens
    1.1953 (  8.5%)    0.6428 (  5.7%)      Canonicalizer
    0.3899 (  2.8%)    0.3899 (  3.4%)    Inliner
    1.5284 ( 10.8%)    1.5284 ( 13.4%)    IMConstProp
    0.0400 (  0.3%)    0.0400 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.8179 (  5.8%)    0.8179 (  7.2%)  LowerFIRRTLToHW
    0.1850 (  1.3%)    0.1850 (  1.6%)  HWMemSimImpl
    1.6430 ( 11.6%)    0.8218 (  7.2%)  'hw.module' Pipeline
    0.0570 (  0.4%)    0.0289 (  0.3%)    HWCleanup
    0.6313 (  4.5%)    0.3356 (  3.0%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    0.9478 (  6.7%)    0.4936 (  4.3%)    Canonicalizer
    0.3170 (  2.2%)    0.3170 (  2.8%)  HWLegalizeNames
    0.2645 (  1.9%)    0.1328 (  1.2%)  'hw.module' Pipeline
    0.2612 (  1.8%)    0.1311 (  1.2%)    PrettifyVerilog
    1.2592 (  8.9%)    1.2592 ( 11.1%)  Output
    0.0050 (  0.0%)    0.0050 (  0.0%)  Rest
   14.1330 (100.0%)   11.3749 (100.0%)  Total

{
  totalTime: 11.407,
  maxMemory: 772775936
}
