<annotationInfo>
<item  id="9" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_1_fu_340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_fu_383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_362_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_2_fu_386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_393_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_393_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_362_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_362_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_5_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_23_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast9_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast8_fu_411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast7_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast6_fu_419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_24" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_24_fu_423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast5_fu_428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast4_fu_432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_1_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_2_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_6_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_3_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_7_fu_456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/padding2d.cpp" linenumber="13" name="shl_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="shl_ln13_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_8_fu_465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_4_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_9_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_1_fu_372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_5_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_11" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_11_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_12" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_12_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_13_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_25" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_25_fu_376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_26" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_26_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_8_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_9_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_10_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/padding2d.cpp" linenumber="13" name="icmp_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln13_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/padding2d.cpp" linenumber="13" name="depth" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="depth_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/padding2d.cpp" linenumber="15" name="trunc_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln15_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/padding2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln15_fu_535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/padding2d.cpp" linenumber="19" name="zext_ln19" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln19_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/padding2d.cpp" linenumber="30" name="i_count" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="i_count_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_1_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/padding2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln23_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/padding2d.cpp" linenumber="23" name="height" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="height_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_fu_578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/padding2d.cpp" linenumber="25" name="icmp_ln25" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln25_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_6_fu_610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_1_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/padding2d.cpp" linenumber="31" name="o_count_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_7_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_2_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/padding2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln34_fu_620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/padding2d.cpp" linenumber="38" name="zext_ln38" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln38_fu_626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/padding2d.cpp" linenumber="39" name="o_count_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_8_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_3_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_4_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/padding2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln43_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/padding2d.cpp" linenumber="43" name="icmp_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln43_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/padding2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln47_fu_657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/padding2d.cpp" linenumber="48" name="o_count_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_6_fu_662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_6_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_7_fu_673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_10_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_15_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_16" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_16_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln41_1_fu_243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_d_fu_247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl_fu_253_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl10_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl10_cast_fu_261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl1_fu_265_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl11_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl11_cast_fu_273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp5_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_0_0_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_fu_289_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl8_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_cast_fu_297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_fu_301_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl9_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_cast_fu_309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp5_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_1_0_fu_313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_fu_319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl6_fu_325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_fu_333_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl7_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_cast_fu_341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp5_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_2_0_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp6_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="p_shl4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_fu_357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="p_shl4_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_cast_fu_365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="p_shl5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_fu_369_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="p_shl5_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_cast_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="icmp_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln35_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_21_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln23_fu_399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln35_fu_405_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln35_1_fu_443_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_5_fu_789_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_25" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_25_fu_449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln35_2_fu_453_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_26" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_6_fu_818_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="or_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_7_fu_891_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_8_fu_920_p4" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln35_4_fu_459_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln35_5_fu_465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln35_6_fu_471_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_s_fu_477_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl4_cast_mid161_ca" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_cast_mid161_ca_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_9_fu_488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl5_cast_mid165_ca" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_cast_mid165_ca_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp7_mid167" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid167_fu_499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp7_mid167_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid167_cast_fu_505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="select_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln35_7_fu_509_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="xor_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln35_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln24_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="and_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="and_ln35_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_h_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="empty_54" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="empty_54_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_0_mid2_fu_519_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl10_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl10_mid1_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl10_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl10_cast_mid1_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl11_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl11_mid1_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl11_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl11_cast_mid1_fu_545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp5_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_0_0_mid1_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_0_0_mid2_fu_555_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_mid1_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl8_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_mid1_fu_567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl8_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl8_cast_mid1_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl9_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_mid1_fu_579_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl9_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_cast_mid1_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_1_0_mid1_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_1_0_mid2_fu_597_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_mid1_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl6_mid1_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl7_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_mid1_fu_617_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="p_shl7_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_cast_mid1_fu_625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_2_0_mid1_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp5_2_0_mid2_fu_635_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp6_mid1_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl4_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_mid1_fu_647_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl4_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_cast_mid1_fu_655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl5_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_mid1_fu_659_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="p_shl5_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_cast_mid1_fu_667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp7_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid1_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp7_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp7_mid2_fu_677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="select_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln23_fu_873_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_2_fu_878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_12_fu_684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_1_fu_694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_3_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_1_1_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_3_fu_801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln_reg_1326" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_13_fu_881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_14_fu_709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_2_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_4_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_4_fu_723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_1_1_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_6_fu_830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_1_reg_1336" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_3_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_15_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_16_fu_739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_4_fu_743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_7_fu_748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_5_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_1_1_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_9_fu_903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_2_reg_1361" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_5_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_10_fu_761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_6_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mux_32_16_1_1_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_12_fu_932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_3_reg_1371" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_6_fu_770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_13_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_7_fu_846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_4_reg_1401" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_7_fu_774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln35_15_fu_851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_8_fu_854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_5_reg_1406" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_8_fu_945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_9_fu_950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_6_reg_1421" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_9_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_10_fu_960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_7_reg_1426" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln35_10_fu_965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln35_11_fu_1006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_30_1_1_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln41_8_reg_1436" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_1_fu_970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_2_fu_1010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_3_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_4_fu_1045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_5_fu_1062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_6_fu_1066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_7_fu_1071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_8_fu_1076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_fu_728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="sext_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln41_fu_1081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln41_fu_1084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="add_ln23_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln23_7_fu_437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="select_ln23_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln23_3_fu_974_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln_fu_225_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_2_fu_233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln29_1_fu_237_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_3_fu_245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln29_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln19_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln19_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_d_fu_267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln20_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln34_fu_279_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln34_6_fu_287_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="trunc_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln34_fu_295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="mul_ln34_fu_561_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mul_mul_11ns_5ns_14_1_1_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln34_6_fu_299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln34_1_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln34_7_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="xor_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="xor_ln34_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln21_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="and_ln34_3_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_h_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="or_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="or_ln29_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln29_fu_342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln29_mid1_fu_350_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_fu_358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_1_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln29_1_mid1_fu_362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_18_fu_370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln29_5_fu_374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln29_12_fu_380_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln29_11_fu_403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln20_fu_388_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln24_fu_406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln24_1_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln29_fu_412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln29_3_fu_417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln29_4_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mux_164_16_1_1_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_32_1_1_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln29_1_reg_651" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln29_4_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="buffer_fu_482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="tmp_5_fu_488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln33_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="xor_ln33_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln33_fu_506_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln34_fu_521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln34_2_fu_525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln34_1_fu_529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln34_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln34_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_w_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln20_2_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln20_2_fu_554_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_fu_239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_1_fu_243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_2_fu_247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_fu_251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln28_1_cast4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_1_cast4_fu_255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_fu_259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln34_1_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_1_cast_fu_263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_fu_267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_42" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_42_fu_271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_43" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_43_fu_275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_287_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_287_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="mul_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_287_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_301_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_301_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="mul_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_301_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln20_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_7" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_fu_594_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_fu_317_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_fu_317_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_fu_594_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_2_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="shl_ln" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln_fu_322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_3_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp_0_0" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_0_0_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp2_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln18_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="add_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln18_fu_519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="out_d" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_d_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln19_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_fu_356_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_8" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_1_fu_612_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_1_fu_368_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_1_fu_368_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_8" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_8_fu_373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="mul_ln34_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_1_fu_612_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_9_fu_617_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_10" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_10_fu_381_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_11" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_11_fu_624_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="icmp_ln20_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln20_1_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="select_ln34_12" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln34_12_fu_394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="select_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln18_fu_525_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="out_h" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_h_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln28_1_fu_455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln28_fu_459_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_6_fu_631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="shl_ln28_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln28_mid1_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_13" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_13_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp_0_0_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_0_0_mid1_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln28_1_fu_425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_14" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_2_fu_436_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_2_fu_436_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_4_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_15" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_3_fu_450_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln28_3_fu_450_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="tmp2_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp2_mid1_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln28_2_fu_640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_16" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_677_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="mul_ln28_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="network_mac_muladd_6ns_8ns_4ns_12_1_1_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="select_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln19_fu_531_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_677_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="shl_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln28_1_fu_467_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_7_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_8_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln28_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_9_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_1_fu_499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_10_fu_504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln29_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_fu_542_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_fu_570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_2_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_11" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_11_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln29_1_fu_574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_1_fu_580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29_19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_19_fu_586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln28_3_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/max_pooling2d.cpp" linenumber="28" name="zext_ln28_12" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln28_12_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln29_2_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_2_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29_20" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_20_fu_669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="add_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="network_mac_muladd_6ns_8ns_4ns_12_1_1_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_9_fu_673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="out_w" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_w_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="add_ln19_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln19_1_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="select_ln19_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln19_1_fu_563_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln35_13_fu_321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_fu_325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_1_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_1_cast14_fu_329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln41_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_1_cast_fu_337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_fu_341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="empty_46" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_46_fu_345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln5_fu_357_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln5_fu_357_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="mul_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln5_fu_357_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="tmp_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_4_fu_363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln24_fu_371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_1_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln35_fu_381_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln41_fu_832_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="zext_ln35_3_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_3_cast_fu_386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp6_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln22_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="add_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln22_fu_617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_d_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln23_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln29_fu_412_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln29_13_fu_569_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln29_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_2_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln35_1_fu_424_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln29_14_fu_429_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln29_fu_575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln41_1_fu_579_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln29_15_fu_841_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln29_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_2_fu_688_p4" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="add_ln29_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_3_fu_697_p4" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln29_16_fu_437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln29_17_fu_847_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="icmp_ln24_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln24_4_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln29_18_fu_450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_h_fu_457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="empty_48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_48_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_0_mid2_fu_469_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="zext_ln35_3_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_3_cast_mid_fu_477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_mid1_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_0_0_mid2_v_v_fu_487_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_0_0_mid2_fu_504_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_0_0_mid2_fu_504_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_1_0_mid2_v_v_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_1_0_mid2_fu_518_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_1_0_mid2_fu_518_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_2_0_mid2_v_v_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_2_0_mid2_fu_532_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp5_2_0_mid2_fu_532_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp6_mid1_fu_853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp7_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp7_mid2_v_v_fu_858_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp7_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="grp_fu_992_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp7_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U53" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="select_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln23_fu_633_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_1_fu_537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_fu_540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_2_fu_545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_x_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln35_1_fu_650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln_reg_1264" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_3_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_2_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_4_fu_564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_x_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln35_3_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_s_reg_1274" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_3_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_5_fu_594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_4_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_6_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_x_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln35_5_fu_738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U47" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_1_reg_1314" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_5_fu_608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_7_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_x_U44" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln35_7_fu_754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U48" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_2_reg_1324" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_6_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_8_fu_710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U49" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_3_reg_1344" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_7_fu_715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_9_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U50" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_4_reg_1349" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_8_fu_766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_10_fu_770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_5_reg_1374" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_9_fu_775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_11_fu_779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_6_reg_1379" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln35_10_fu_784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln35_12_fu_814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U54" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_7_reg_1384" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_1_fu_818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_2_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_3_fu_827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_4_fu_926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_5_fu_907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_6_fu_911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_7_fu_915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_8_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U53" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_3_fu_936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="add_ln23_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln23_5_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="select_ln23_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln23_1_fu_724_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln19_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln19_fu_475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_d_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="23" name="zext_ln23" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln23_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln29_5_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln29_fu_492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln_fu_500_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_2_fu_507_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_9_fu_515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_3_fu_519_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_10_fu_527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln29_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln24_2_fu_537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln29_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln20_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln20_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_h_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln21_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_fu_571_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_9_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_2_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_2_mid1_fu_579_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_3_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln29_3_mid1_fu_591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_17" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_17_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln29_4_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_10_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln29_10_fu_1001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln29_11_fu_617_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln29_fu_625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln2432" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln2432_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="and_ln29_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln20_fu_643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_w_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_fu_1040_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="or_ln24_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_9_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_10_fu_671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln24_fu_1004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln24_5_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln29_9_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln24_11_fu_689_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="grp_fu_1106_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_9ns_9s_13_1_1_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_9ns_9s_13_1_1_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln29_8_fu_723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_6_fu_726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln29_12_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="tmp_2_fu_739_p129" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_1287_16_1_1_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_32_1_1_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln_fu_1046_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln29_9_fu_1055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="buffer_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="in_d_fu_697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln24_fu_1013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="tmp_4_fu_1065_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln33_fu_1073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln33_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln33_fu_1083_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln34_fu_1018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln34_4_fu_1024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln34_1_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln34_fu_1098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln34_fu_1101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln21_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln21_fu_709_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_fu_321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_1_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_1_cast14_fu_325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_fu_329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln41_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_1_cast_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_fu_337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="empty_50" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_50_fu_341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln5_fu_353_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="zext_ln5_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln5_fu_353_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="mul_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln5_fu_353_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="5" name="tmp_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_6_fu_359_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln24_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_2_fu_373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln35_fu_377_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln41_fu_553_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="zext_ln35_3_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_3_cast_fu_382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp6_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln22_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="add_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln22_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_d_fu_397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln23_fu_403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln29_fu_408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln29_19_fu_568_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln29_fu_815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_4_fu_416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln35_18_fu_420_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln29_20_fu_425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln29_fu_574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln41_2_fu_626_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln29_21_fu_630_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln29_fu_578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_4_fu_714_p4" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="add_ln29_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_5_fu_723_p4" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln29_22_fu_433_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln29_23_fu_646_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="icmp_ln24_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln24_5_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="select_ln29_24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln29_24_fu_446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_h_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="empty_52" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_52_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_0_mid2_fu_465_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="zext_ln35_3_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_3_cast_mid_fu_473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_mid1_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_0_0_mid2_v_v_fu_483_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_0_0_mid2_fu_500_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_0_0_mid2_fu_500_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_1_0_mid2_v_v_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_1_0_mid2_fu_514_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_1_0_mid2_fu_514_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_2_0_mid2_v_v_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp5_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_2_0_mid2_fu_593_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp5_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp5_2_0_mid2_fu_593_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="tmp6_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp6_mid1_fu_652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp7_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp7_mid2_v_v_fu_657_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="29" name="tmp7_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="grp_fu_990_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp7_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="select_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln23_fu_750_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_13_fu_519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_14_fu_528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_x_U75" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln35_13_fu_676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U79" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln_reg_1264" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_fu_533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_15_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_12_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_16_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_x_U76" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln35_15_fu_701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U80" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_9_reg_1274" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_13_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_17_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_14_fu_607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_18_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_x_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln35_17_fu_759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_s_reg_1309" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_15_fu_617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_19_fu_621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="tmp_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_x_U78" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="sext_ln35_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln35_19_fu_775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_8_reg_1319" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_16_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_20_fu_736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_1_reg_1349" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_17_fu_741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_21_fu_745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U84" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_2_reg_1354" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_18_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_22_fu_791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_3_reg_1369" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_19_fu_796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_23_fu_800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U86" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_4_reg_1374" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="add_ln35_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln35_20_fu_805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="zext_ln35_24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln35_24_fu_845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="35" name="mul_ln35_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U88" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_5_reg_1384" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_9_fu_884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_10_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_11_fu_853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_12_fu_924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_13_fu_905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_14_fu_909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_15_fu_913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_16_fu_918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_3_fu_934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="add_ln23_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln23_6_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="select_ln23_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln23_2_fu_809_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln19_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln19_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_d_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="23" name="zext_ln23" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln23_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln29_fu_358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln29_fu_354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln_fu_362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln29_4_fu_373_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_12_fu_381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln29_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln24_3_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln29_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln20_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln20_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_h_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln21_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_fu_425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_6_fu_752_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_13" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_13_fu_433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_4_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln29_4_mid1_fu_437_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_14" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_14_fu_445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln29_3_fu_449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_7_fu_455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln29_7_fu_577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln29_8_fu_463_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln29_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln24_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="and_ln29_fu_483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln20_fu_489_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_w_fu_497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_fu_758_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="or_ln24_fu_503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_6_fu_509_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_7_fu_517_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln24_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln24_4_fu_525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln29_7_fu_529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln24_8_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_15" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="grp_fu_824_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U101" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U101" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln29_8_fu_569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_7_fu_572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_16" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln29_16_fu_583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="merge_i_fu_591_p65" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="merge_i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_646_16_1_1_U100" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_32_1_1_U102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln_fu_764_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln29_9_fu_773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="buffer_fu_777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="in_d_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln24_3_fu_725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="tmp_3_fu_783_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln33_fu_791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln33_fu_795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln33_fu_801_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln34_fu_730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln34_3_fu_736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln34_1_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln34_fu_816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln34_fu_819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln21_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln21_fu_555_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_fu_192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_1_fu_196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln21_3_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_3_cast_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_fu_170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_9_fu_174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_10_fu_202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_11_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_186_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_186_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_186_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_494_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_494_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mul_mul_10ns_5ns_15_1_1_U108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/up_sampling2d.cpp" linenumber="17" name="icmp_ln17" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln17_fu_217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_1_fu_235_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_fu_230_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_fu_230_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_1_fu_235_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="lshr_ln" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln_fu_240_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_4_fu_250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln21_6_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_6_cast_fu_254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="icmp_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln14_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="add_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln14_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="out_d" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_d_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln15_fu_287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_fu_292_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_3_fu_321_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_2_fu_308_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_2_fu_308_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_1_fu_313_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln21_3_fu_321_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_2_fu_326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_3_fu_334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_4_fu_342_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/up_sampling2d.cpp" linenumber="17" name="icmp_ln17_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln17_1_fu_350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_5_fu_355_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="select_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln14_fu_362_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="out_h" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_h_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="or_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="or_ln21_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_6_fu_382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="lshr_ln21_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln21_mid1_fu_390_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_11_fu_400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln21_6_cast_mid" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_6_cast_mid_fu_404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_mid1_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_7_fu_414_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_12" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_500_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U109" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="tmp2_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_mid1_fu_422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="select_ln21_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln21_8_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_13" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_508_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="mul_ln21_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_fu_436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="lshr_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln21_1_reg_603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_500_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="add_ln21" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U109" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_6_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_508_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="add_ln21_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/up_sampling2d.cpp" linenumber="21" name="zext_ln21_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln21_8_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/up_sampling2d.cpp" linenumber="17" name="out_w" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_w_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="add_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln15_1_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_1_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="add_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln19_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln19_fu_475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_d_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="23" name="zext_ln23" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln23_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln29_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln29_fu_492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln_fu_500_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_5_fu_507_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_fu_515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_6_fu_519_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_6_fu_527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln29_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln24_fu_537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln29_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln20_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln20_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_h_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln21_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_fu_571_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_3_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_5_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_5_mid1_fu_579_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_7_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_6_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln29_6_mid1_fu_591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_9_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln29_2_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_4_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln29_4_fu_1001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln29_5_fu_617_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln29_fu_625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln24_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="and_ln29_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln20_fu_643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_w_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_fu_1040_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="or_ln24_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_3_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_4_fu_671_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln24_2_fu_1004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln24_3_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln29_4_fu_683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln24_5_fu_689_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="grp_fu_1106_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U122" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U122" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln29_5_fu_723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_8_fu_726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln29_11_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="tmp_3_fu_739_p129" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_1287_16_1_1_x_U121" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mul_mul_16s_16s_32_1_1_U123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln_fu_1046_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln29_6_fu_1055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="buffer_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="in_d_fu_697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln24_2_fu_1013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="tmp_2_fu_1065_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln33_fu_1073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln33_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln33_fu_1083_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln34_fu_1018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln34_2_fu_1024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln34_1_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln34_fu_1098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln34_fu_1101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln21_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln21_fu_709_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln_fu_256_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_fu_264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln29_7_fu_268_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_1_fu_276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln29_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln24_fu_286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln29_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln34_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln34_2_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_d_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln20_fu_236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_1_fu_569_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_2_fu_577_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_3_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_4_fu_303_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="select_ln34_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln34_5_fu_516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="xor_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln34_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln24_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln34_1_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln21_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln34_2_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_d_0_mid2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_d_0_mid2_fu_592_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_h_fu_339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="or_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln29_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln29_fu_350_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln29_mid1_fu_358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_2_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="shl_ln29_7_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln29_7_mid1_fu_370_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_3_fu_378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sub_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln29_1_fu_382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln29_1_fu_388_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="select_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln29_2_fu_522_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="xor_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln29_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="or_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln29_1_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="and_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln29_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln20_fu_413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_w_fu_421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln24_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="or_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln24_1_fu_433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln24_fu_619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln24_1_fu_438_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln24_1_fu_528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln29_2_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="select_ln24_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln24_2_fu_536_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln21_fu_446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="grp_fu_686_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="add_ln29_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln29_fu_550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="zext_ln29_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln29_5_fu_553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="tmp_4_fu_458_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mux_164_16_1_1_x_U129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="mul_ln29" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mul_mul_16s_16s_32_1_1_U131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="trunc_ln29_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln29_2_fu_626_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="sext_ln29_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln29_3_fu_635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="29" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="buffer_fu_639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="in_d_fu_496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln24_1_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="tmp_1_fu_645_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="trunc_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln33_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="xor_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln33_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln33_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="and_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln34_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln34_1_fu_610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="add_ln34_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln34_1_fu_614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln34_fu_678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln34_fu_681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="add_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln21_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="select_ln21_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln21_9_fu_508_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="add_ln20_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln20_1_fu_242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="select_ln20_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln20_1_fu_248_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_A" contextFuncName="network" moduleName="network" rtlName="MemBank_A_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="52" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_B" contextFuncName="network" moduleName="network" rtlName="MemBank_B_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="53" filename="../mnist_AXI_Stream.cpp" linenumber="66" name="MemBank_Out" contextFuncName="network" moduleName="network" rtlName="MemBank_Out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="54" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_keep_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_keep_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="55" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_strb_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_strb_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="56" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_user_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="57" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_last_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_last_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="58" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_id_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="59" filename="../mnist_AXI_Stream.cpp" linenumber="68" name="sig_buffer_dest_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="68" filename="../mnist_AXI_Stream.cpp" linenumber="75" name="sext_ln75" contextFuncName="network" moduleName="network" rtlName="sext_ln75_fu_613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="91" filename="../mnist_AXI_Stream.cpp" linenumber="83" name="i" contextFuncName="network" moduleName="network" rtlName="i_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="95" filename="../mnist_AXI_Stream.cpp" linenumber="91" name="_ln91" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_515" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="96" filename="../mnist_AXI_Stream.cpp" linenumber="95" name="_ln95" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_fu_509" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="97" filename="../mnist_AXI_Stream.cpp" linenumber="100" name="_ln100" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_fu_584" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="98" filename="../mnist_AXI_Stream.cpp" linenumber="105" name="_ln105" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_533" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="99" filename="../mnist_AXI_Stream.cpp" linenumber="109" name="_ln109" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_515" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="100" filename="../mnist_AXI_Stream.cpp" linenumber="113" name="_ln113" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_449" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="101" filename="../mnist_AXI_Stream.cpp" linenumber="118" name="_ln118" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_1_fu_560" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="102" filename="../mnist_AXI_Stream.cpp" linenumber="123" name="_ln123" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_533" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="103" filename="../mnist_AXI_Stream.cpp" linenumber="127" name="_ln127" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_515" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="104" filename="../mnist_AXI_Stream.cpp" linenumber="131" name="_ln131" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_479" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="105" filename="../mnist_AXI_Stream.cpp" linenumber="136" name="_ln136" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_2_fu_576" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="106" filename="../mnist_AXI_Stream.cpp" linenumber="141" name="_ln141" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_592" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="107" filename="../mnist_AXI_Stream.cpp" linenumber="145" name="_ln145" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_515" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="108" filename="../mnist_AXI_Stream.cpp" linenumber="149" name="_ln149" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_479" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="109" filename="../mnist_AXI_Stream.cpp" linenumber="154" name="_ln154" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_3_fu_568" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="110" filename="../mnist_AXI_Stream.cpp" linenumber="159" name="_ln159" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_592" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="111" filename="../mnist_AXI_Stream.cpp" linenumber="163" name="_ln163" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_515" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="112" filename="../mnist_AXI_Stream.cpp" linenumber="167" name="_ln167" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_449" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="113" filename="../mnist_AXI_Stream.cpp" linenumber="172" name="_ln172" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_4_fu_554" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="117" filename="../mnist_AXI_Stream.cpp" linenumber="177" name="icmp_ln177" contextFuncName="network" moduleName="network" rtlName="icmp_ln177_fu_665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="119" filename="../mnist_AXI_Stream.cpp" linenumber="177" name="i_3" contextFuncName="network" moduleName="network" rtlName="i_3_fu_671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="124" filename="../mnist_AXI_Stream.cpp" linenumber="180" name="zext_ln180" contextFuncName="network" moduleName="network" rtlName="zext_ln180_fu_677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="135" filename="../mnist_AXI_Stream.cpp" linenumber="201" name="icmp_ln201" contextFuncName="network" moduleName="network" rtlName="icmp_ln201_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="137" filename="../mnist_AXI_Stream.cpp" linenumber="201" name="i_4" contextFuncName="network" moduleName="network" rtlName="i_4_fu_688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="142" filename="../mnist_AXI_Stream.cpp" linenumber="204" name="zext_ln204" contextFuncName="network" moduleName="network" rtlName="zext_ln204_fu_694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
</annotationInfo>
