Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter_unit_25.v" into library work
Parsing module <shifter_unit_25>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_22.v" into library work
Parsing module <seven_seg_22>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/decoder_23.v" into library work
Parsing module <decoder_23>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/counter_21.v" into library work
Parsing module <counter_21>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare_unit_24.v" into library work
Parsing module <compare_unit_24>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean_unit_27.v" into library work
Parsing module <boolean_unit_27>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder_unit_26.v" into library work
Parsing module <adder_unit_26>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_17.v" into library work
Parsing module <simple_ram_17>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_16.v" into library work
Parsing module <simple_ram_16>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_11.v" into library work
Parsing module <pipeline_11>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_15.v" into library work
Parsing module <multi_seven_seg_15>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/alu_unit_20.v" into library work
Parsing module <alu_unit_20>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_10.v" into library work
Parsing module <alu_controller_10>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_11>.

Elaborating module <edge_detector_3>.

Elaborating module <alu_controller_10>.

Elaborating module <multi_seven_seg_15>.

Elaborating module <counter_21>.

Elaborating module <seven_seg_22>.

Elaborating module <decoder_23>.

Elaborating module <simple_ram_16(SIZE=3'b110,DEPTH=1'b1)>.

Elaborating module <simple_ram_17(SIZE=5'b10000,DEPTH=1'b1)>.

Elaborating module <alu_unit_20>.

Elaborating module <compare_unit_24>.

Elaborating module <shifter_unit_25>.

Elaborating module <adder_unit_26>.

Elaborating module <boolean_unit_27>.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_10.v" Line 134: Result of 16-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_10.v" Line 158: Result of 16-bit expression is truncated to fit in 6-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 117
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 117
    Found 1-bit tristate buffer for signal <avr_rx> created at line 117
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_11>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_11.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_11> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <alu_controller_10>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_10.v".
WARNING:Xst:647 - Input <auto_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <M_fsm_controller_q>.
    Found 4-bit register for signal <M_autostate_q>.
    Found 30-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_fsm_controller_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <M_autostate_q>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 73                                             |
    | Inputs             | 9                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <M_alu_out[15]_GND_6_o_sub_96_OUT> created at line 371.
    Found 30-bit adder for signal <M_counter_q[29]_GND_6_o_add_105_OUT> created at line 385.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <alu_controller_10> synthesized.

Synthesizing Unit <multi_seven_seg_15>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_15.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_7_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_15> synthesized.

Synthesizing Unit <counter_21>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/counter_21.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_8_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_21> synthesized.

Synthesizing Unit <seven_seg_22>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_22.v".
    Found 16x8-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_22> synthesized.

Synthesizing Unit <decoder_23>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/decoder_23.v".
    Summary:
	no macro.
Unit <decoder_23> synthesized.

Synthesizing Unit <simple_ram_16>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_16.v".
        SIZE = 3'b110
        DEPTH = 1'b1
    Found 6-bit register for signal <ram<0>>.
    Found 6-bit register for signal <read_data>.
    Found 2-bit comparator greater for signal <_n0017> created at line 67
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <simple_ram_16> synthesized.

Synthesizing Unit <simple_ram_17>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_17.v".
        SIZE = 5'b10000
        DEPTH = 1'b1
    Found 16-bit register for signal <ram<0>>.
    Found 16-bit register for signal <read_data>.
    Found 2-bit comparator lessequal for signal <n0001> created at line 67
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <simple_ram_17> synthesized.

Synthesizing Unit <alu_unit_20>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/alu_unit_20.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 83.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_unit_20> synthesized.

Synthesizing Unit <compare_unit_24>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare_unit_24.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_unit_24> synthesized.

Synthesizing Unit <shifter_unit_25>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter_unit_25.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_unit_25> synthesized.

Synthesizing Unit <adder_unit_26>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder_unit_26.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_2_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_unit_26> synthesized.

Synthesizing Unit <boolean_unit_27>.
    Related source file is "C:/Users/wooge/OneDrive/Desktop/CompStruc1D/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean_unit_27.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 16-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <boolean_unit_27> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 9
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 1
 20-bit adder                                          : 4
 30-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 23
 1-bit register                                        : 4
 16-bit register                                       : 6
 18-bit register                                       : 1
 2-bit register                                        : 4
 20-bit register                                       : 4
 30-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 2
# Comparators                                          : 4
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 3
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 10
 16-bit 4-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 30-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <counter_21>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_21> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_22>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <seven_seg_22> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 30-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 18-bit up counter                                     : 1
 20-bit up counter                                     : 4
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 4
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 3
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 10
 16-bit 4-to-1 multiplexer                             : 3
 30-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/FSM_0> on signal <M_fsm_controller_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 011   | 0000100
 010   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu/FSM_1> on signal <M_autostate_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0010  | 0010
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1001  | 1001
 1000  | 1000
 1010  | 1010
 1100  | 1100
 1011  | 1011
-------------------

Optimizing unit <simple_ram_16> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_controller_10> ...

Optimizing unit <simple_ram_17> ...

Optimizing unit <adder_unit_26> ...

Optimizing unit <boolean_unit_27> ...
WARNING:Xst:2677 - Node <auto_button/sync/M_pipe_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/sync/M_pipe_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_edge/M_last_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_16> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <auto_button/M_ctr_q_19> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 10.
FlipFlop alu/M_autostate_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop alu/M_autostate_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop alu/M_autostate_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop alu/M_autostate_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop alu/M_fsm_controller_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop alu/M_fsm_controller_q_FSM_FFd2 has been replicated 3 time(s)
FlipFlop alu/M_fsm_controller_q_FSM_FFd3 has been replicated 3 time(s)
FlipFlop alu/ram1/read_data_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <start_button/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <toggle_button/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <next_button/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 248
 Flip-Flops                                            : 248
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 833
#      GND                         : 10
#      INV                         : 9
#      LUT1                        : 103
#      LUT2                        : 20
#      LUT3                        : 15
#      LUT4                        : 66
#      LUT5                        : 60
#      LUT6                        : 263
#      MUXCY                       : 133
#      MUXF7                       : 4
#      MUXF8                       : 1
#      VCC                         : 9
#      XORCY                       : 140
# FlipFlops/Latches                : 251
#      FD                          : 58
#      FDE                         : 57
#      FDR                         : 41
#      FDRE                        : 90
#      FDS                         : 5
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 70
#      IBUF                        : 20
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             251  out of  11440     2%  
 Number of Slice LUTs:                  539  out of   5720     9%  
    Number used as Logic:               536  out of   5720     9%  
    Number used as Memory:                3  out of   1440     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    668
   Number with an unused Flip Flop:     417  out of    668    62%  
   Number with an unused LUT:           129  out of    668    19%  
   Number of fully used LUT-FF pairs:   122  out of    668    18%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  71  out of    102    69%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 254   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.070ns (Maximum Frequency: 99.300MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 13.096ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.070ns (frequency: 99.300MHz)
  Total number of paths / destination ports: 98849 / 488
-------------------------------------------------------------------------
Delay:               10.070ns (Levels of Logic = 28)
  Source:            alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:       alu/result/ram_0_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: alu/M_fsm_controller_q_FSM_FFd3_1 to alu/result/ram_0_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.994  M_fsm_controller_q_FSM_FFd3_1 (M_fsm_controller_q_FSM_FFd3_1)
     LUT3:I0->O            4   0.235   0.804  M_fsm_controller_q_M_fsm_controller_q<2>1_1 (M_fsm_controller_q_M_fsm_controller_q<2>1)
     LUT6:I5->O           10   0.254   1.007  Mmux_M_alu_a161 (M_alu_a<0>)
     begin scope: 'alu/alu:a<0>'
     begin scope: 'alu/alu/adder:a<0>'
     MUXCY:DI->O           1   0.181   0.000  Maddsub_sum_cy<0> (Maddsub_sum_cy<0>)
     XORCY:CI->O           2   0.206   1.002  Maddsub_sum_xor<1> (out<1>)
     end scope: 'alu/alu/adder:out<1>'
     end scope: 'alu/alu:M_adder_out<1>'
     LUT6:I2->O            1   0.254   0.682  M_fsm_controller_q_M_alu_out<0>4 (M_fsm_controller_q_M_alu_out<0>3)
     LUT6:I5->O            1   0.254   0.682  M_fsm_controller_q_M_alu_out<0>5 (M_fsm_controller_q_M_alu_out<0>4)
     LUT6:I5->O            2   0.254   0.726  M_fsm_controller_q_M_alu_out<0>7 (M_fsm_controller_q_M_alu_out<0>6)
     LUT6:I5->O            1   0.254   0.000  M_fsm_controller_q_M_alu_out<0>121 (M_fsm_controller_q_M_alu_out<0>12)
     MUXCY:S->O            1   0.215   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<0> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<1> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<2> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<4> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<5> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<6> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<8> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<9> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<10> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<12> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<13> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<14> (Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_cy<14>)
     XORCY:CI->O           1   0.206   0.682  Msub_M_alu_out[15]_GND_6_o_sub_96_OUT_xor<15> (M_alu_out[15]_GND_6_o_sub_96_OUT<15>)
     LUT6:I5->O            1   0.254   0.000  Mmux_M_result_write_data71 (M_result_write_data<15>)
     begin scope: 'alu/result:write_data<15>'
     FDE:D                     0.074          ram_0_15
    ----------------------------------------
    Total                     10.070ns (3.491ns logic, 6.579ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8657 / 32
-------------------------------------------------------------------------
Offset:              13.096ns (Levels of Logic = 13)
  Source:            alu/M_fsm_controller_q_FSM_FFd3_1 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: alu/M_fsm_controller_q_FSM_FFd3_1 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.994  M_fsm_controller_q_FSM_FFd3_1 (M_fsm_controller_q_FSM_FFd3_1)
     LUT3:I0->O            4   0.235   0.804  M_fsm_controller_q_M_fsm_controller_q<2>1_1 (M_fsm_controller_q_M_fsm_controller_q<2>1)
     LUT6:I5->O           10   0.254   1.007  Mmux_M_alu_a161 (M_alu_a<0>)
     begin scope: 'alu/alu:a<0>'
     begin scope: 'alu/alu/adder:a<0>'
     MUXCY:DI->O           1   0.181   0.000  Maddsub_sum_cy<0> (Maddsub_sum_cy<0>)
     XORCY:CI->O           2   0.206   1.002  Maddsub_sum_xor<1> (out<1>)
     end scope: 'alu/alu/adder:out<1>'
     end scope: 'alu/alu:M_adder_out<1>'
     LUT6:I2->O            1   0.254   0.682  M_fsm_controller_q_M_alu_out<0>4 (M_fsm_controller_q_M_alu_out<0>3)
     LUT6:I5->O            1   0.254   0.682  M_fsm_controller_q_M_alu_out<0>5 (M_fsm_controller_q_M_alu_out<0>4)
     LUT6:I5->O            2   0.254   0.726  M_fsm_controller_q_M_alu_out<0>7 (M_fsm_controller_q_M_alu_out<0>6)
     LUT6:I5->O            2   0.254   0.954  M_fsm_controller_q_M_alu_out<0>12 (M_alu_out<0>)
     LUT4:I1->O            1   0.235   0.681  M_fsm_controller_q_out<0>11 (out<0>)
     end scope: 'alu:out<0>'
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     13.096ns (5.564ns logic, 7.532ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.070|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.06 secs
 
--> 

Total memory usage is 251292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    2 (   0 filtered)

