
dist\default\production\Ansteuerung_VSM_v1.1.production.elf:     file format elf32-pic30

Disassembly of section .reset:

00000000 <.reset>:
   0:	00 02 04    	goto      0x200 <__resetPRI>
   2:	00 00 00 
Disassembly of section .text:

00000200 <__resetPRI>:
 200:	af 20 21    	mov.w     #0x120a, w15
 202:	0e ff 27    	mov.w     #0x7ff0, w14
 204:	0e 01 88    	mov.w     w14, 0x20
 206:	00 00 00    	nop       
 208:	00 00 20    	mov.w     #0x0, w0
 20a:	00 00 e0    	cp0.w     w0
 20c:	02 00 32    	bra       Z, 0x212
 20e:	00 01 20    	mov.w     #0x10, w0
 210:	20 02 88    	mov.w     w0, 0x44

00000212 <CORCON_RESET>:
 212:	0c 00 07    	rcall     0x22c <__psv_init>
 214:	e0 9a 20    	mov.w     #0x9ae, w0
 216:	01 00 20    	mov.w     #0x0, w1
 218:	0f 00 07    	rcall     0x238
 21a:	00 00 20    	mov.w     #0x0, w0
 21c:	00 00 e0    	cp0.w     w0
 21e:	02 00 32    	bra       Z, 0x224
 220:	00 00 02    	call      0x0 <__resetPRI-0x200>
 222:	00 00 00 

00000224 <L11>:
 224:	a0 07 02    	call      0x7a0 <_main>
 226:	00 00 00 
 228:	00 40 da    	.pword 0xda4000
 22a:	00 00 fe    	reset     

0000022c <__psv_init>:
 22c:	20 00 20    	mov.w     #0x2, w0
 22e:	00 00 e0    	cp0.w     w0
 230:	02 00 32    	bra       Z, 0x236
 232:	10 00 20    	mov.w     #0x1, w0
 234:	90 01 88    	mov.w     w0, 0x32

00000236 <L12>:
 236:	00 00 06    	return    

00000238 <__data_init>:
 238:	a1 02 88    	mov.w     w1, 0x54
 23a:	80 00 78    	mov.w     w0, w1
 23c:	00 00 eb    	clr.w     w0
 23e:	1a 00 37    	bra       0x274 <L41>

00000240 <L11>:
 240:	e2 80 40    	add.w     w1, #0x2, w1
 242:	54 a0 b4    	addc.w    0x54
 244:	91 01 ba    	tblrdl.w  [w1], w3
 246:	e2 80 40    	add.w     w1, #0x2, w1
 248:	54 a0 b4    	addc.w    0x54
 24a:	91 02 ba    	tblrdl.w  [w1], w5
 24c:	e2 80 40    	add.w     w1, #0x2, w1
 24e:	54 a0 b4    	addc.w    0x54
 250:	00 02 eb    	clr.w     w4
 252:	47 2b de    	lsr.w     w5, #0x7, w6
 254:	f5 07 b2    	and.w     #0x7f, w5
 256:	a6 01 88    	mov.w     w6, 0x34
 258:	60 2c e1    	cp.b      w5, #0x0
 25a:	08 00 3a    	bra       NZ, 0x26c <L21>

0000025c <L91>:
 25c:	00 49 eb    	clr.b     [w2]
 25e:	02 01 e8    	inc.w     w2, w2
 260:	02 00 39    	bra       NC, 0x266 <L81>
 262:	34 20 ec    	inc.w     0x34
 264:	02 f0 a0    	bset.w    w2, #0xf

00000266 <L81>:
 266:	83 01 e9    	dec.w     w3, w3
 268:	f9 ff 3e    	bra       GTU, 0x25c <L91>
 26a:	04 00 37    	bra       0x274 <L41>

0000026c <L21>:
 26c:	61 28 e1    	cp.w      w5, #0x1
 26e:	01 00 32    	bra       Z, 0x272 <L31>
 270:	00 82 eb    	setm.w    w4

00000272 <L31>:
 272:	04 00 07    	rcall     0x27c <L12>

00000274 <L41>:
 274:	11 01 ba    	tblrdl.w  [w1], w2
 276:	02 00 e0    	cp0.w     w2
 278:	e3 ff 3a    	bra       NZ, 0x240
 27a:	00 00 06    	return    

0000027c <L12>:
 27c:	04 d0 a3    	btst.c    w4, #0xd
 27e:	e2 0f 49    	addc.w    w2, #0x2, [w15]
 280:	1c 00 39    	bra       NC, 0x2ba <L22>
 282:	81 02 78    	mov.w     w1, w5
 284:	35 49 ba    	tblrdl.b  [w5++], [w2]
 286:	02 01 e8    	inc.w     w2, w2
 288:	02 00 39    	bra       NC, 0x28e <L32>
 28a:	34 20 ec    	inc.w     0x34
 28c:	02 f0 a0    	bset.w    w2, #0xf

0000028e <L32>:
 28e:	83 01 e9    	dec.w     w3, w3
 290:	0f 00 32    	bra       Z, 0x2b0 <L42>
 292:	25 49 ba    	tblrdl.b  [w5--], [w2]
 294:	02 01 e8    	inc.w     w2, w2
 296:	02 00 39    	bra       NC, 0x29c <L33>
 298:	34 20 ec    	inc.w     0x34
 29a:	02 f0 a0    	bset.w    w2, #0xf

0000029c <L33>:
 29c:	83 01 e9    	dec.w     w3, w3
 29e:	08 00 32    	bra       Z, 0x2b0 <L42>
 2a0:	04 00 e0    	cp0.w     w4
 2a2:	06 00 32    	bra       Z, 0x2b0 <L42>
 2a4:	15 c9 ba    	tblrdh.b  [w5], [w2]
 2a6:	02 01 e8    	inc.w     w2, w2
 2a8:	02 00 39    	bra       NC, 0x2ae <L34>
 2aa:	34 20 ec    	inc.w     0x34
 2ac:	02 f0 a0    	bset.w    w2, #0xf

000002ae <L34>:
 2ae:	83 01 e9    	dec.w     w3, w3

000002b0 <L42>:
 2b0:	81 80 e8    	inc2.w    w1, w1
 2b2:	54 a0 b4    	addc.w    0x54
 2b4:	03 00 e0    	cp0.w     w3
 2b6:	e2 ff 3a    	bra       NZ, 0x27c <L12>
 2b8:	00 00 06    	return    

000002ba <L22>:
 2ba:	91 02 ba    	tblrdl.w  [w1], w5
 2bc:	05 59 78    	mov.b     w5, [w2++]
 2be:	83 01 e9    	dec.w     w3, w3
 2c0:	f7 ff 32    	bra       Z, 0x2b0 <L42>
 2c2:	c8 2a de    	lsr.w     w5, #0x8, w5
 2c4:	05 59 78    	mov.b     w5, [w2++]
 2c6:	83 01 e9    	dec.w     w3, w3
 2c8:	f3 ff 32    	bra       Z, 0x2b0 <L42>
 2ca:	04 00 e0    	cp0.w     w4
 2cc:	f1 ff 32    	bra       Z, 0x2b0 <L42>
 2ce:	11 d9 ba    	tblrdh.b  [w1], [w2++]
 2d0:	ee ff 37    	bra       0x2ae <L34>

000002d2 <__DefaultInterrupt>:
 2d2:	00 40 da    	.pword 0xda4000
 2d4:	00 00 fe    	reset     

000002d6 <___subsf3>:
 2d6:	03 f0 a2    	btg.w     w3, #0xf

000002d8 <___addsf3>:
 2d8:	88 9f be    	mov.d     w8, [w15++]
 2da:	8a 9f be    	mov.d     w10, [w15++]
 2dc:	8c 1f 78    	mov.w     w12, [w15++]
 2de:	fc 00 07    	rcall     0x4d8 <__funpack2>
 2e0:	03 01 33    	bra       N, 0x4e8 <__fPropagateNaN>
 2e2:	64 50 e1    	cp.w      w10, #0x4
 2e4:	4f 00 32    	bra       Z, 0x384 <aisinfinite>

000002e6 <checkspecialb>:
 2e6:	64 20 e1    	cp.w      w4, #0x4
 2e8:	52 00 32    	bra       Z, 0x38e <return2>
 2ea:	03 82 6c    	xor.w     w9, w3, w4
 2ec:	07 00 3b    	bra       NN, 0x2fc <getsign>
 2ee:	09 05 d0    	sl.w      w9, w10
 2f0:	03 06 d0    	sl.w      w3, w12
 2f2:	82 0f 54    	sub.w     w8, w2, [w15]
 2f4:	0c 06 5d    	subb.w    w10, w12, w12
 2f6:	02 00 39    	bra       NC, 0x2fc <getsign>
 2f8:	02 00 32    	bra       Z, 0x2fe <gotsign>
 2fa:	89 01 78    	mov.w     w9, w3

000002fc <getsign>:
 2fc:	03 06 78    	mov.w     w3, w12

000002fe <gotsign>:
 2fe:	85 82 55    	sub.w     w11, w5, w5
 300:	04 00 3d    	bra       GE, 0x30a
 302:	00 03 fd    	exch      w0, w6
 304:	81 03 fd    	exch      w1, w7
 306:	85 02 ea    	neg.w     w5, w5
 308:	8b 85 42    	add.w     w5, w11, w11

0000030a <expcanonical>:
 30a:	84 0f 72    	ior.w     w4, w4, [w15]
 30c:	02 00 3b    	bra       NN, 0x312
 30e:	60 00 10    	subr.w    w0, #0x0, w0
 310:	e0 80 18    	subbr.w   w1, #0x0, w1

00000312 <nonegate>:
 312:	60 11 b8    	mul.uu    w2, #0x0, w2
 314:	00 05 eb    	clr.w     w10
 316:	7a 28 e1    	cp.w      w5, #0x1a
 318:	0a 00 39    	bra       NC, 0x32e
 31a:	06 00 78    	mov.w     w6, w0
 31c:	c7 5d dd    	sl.w      w11, #0x7, w11
 31e:	f7 07 b2    	and.w     #0x7f, w7
 320:	87 80 75    	ior.w     w11, w7, w1
 322:	2d 00 37    	bra       0x37e <signoff>

00000324 <align>:
 324:	82 81 71    	ior.w     w3, w2, w3
 326:	0a 01 78    	mov.w     w10, w2
 328:	61 05 60    	and.w     w0, #0x1, w10
 32a:	81 80 d1    	asr.w     w1, w1
 32c:	00 80 d3    	rrc.w     w0, w0

0000032e <aligniter>:
 32e:	85 02 e9    	dec.w     w5, w5
 330:	f9 ff 3b    	bra       NN, 0x324

00000332 <aligned>:
 332:	06 04 40    	add.w     w0, w6, w8
 334:	87 84 48    	addc.w    w1, w7, w9
 336:	02 00 3b    	bra       NN, 0x33c
 338:	60 04 14    	subr.w    w8, #0x0, w8
 33a:	e0 84 1c    	subbr.w   w9, #0x0, w9

0000033c <normalizesum>:
 33c:	09 88 a3    	btst.z    w9, #0x8
 33e:	07 00 32    	bra       Z, 0x34e <checknormal>
 340:	8a 81 71    	ior.w     w3, w10, w3
 342:	82 81 71    	ior.w     w3, w2, w3
 344:	61 01 64    	and.w     w8, #0x1, w2
 346:	89 04 d1    	lsr.w     w9, w9
 348:	08 84 d3    	rrc.w     w8, w8
 34a:	8b 05 e8    	inc.w     w11, w11
 34c:	17 00 37    	bra       0x37c <round>

0000034e <checknormal>:
 34e:	09 78 a3    	btst.z    w9, #0x7
 350:	13 00 3a    	bra       NZ, 0x378 <discardguard>

00000352 <underflow>:
 352:	0b 00 e0    	cp0.w     w11
 354:	13 00 34    	bra       LE, 0x37c <round>
 356:	8b 05 e9    	dec.w     w11, w11
 358:	08 04 44    	add.w     w8, w8, w8
 35a:	89 84 4c    	addc.w    w9, w9, w9
 35c:	0a 44 74    	ior.b     w8, w10, w8
 35e:	09 78 a3    	btst.z    w9, #0x7
 360:	0d 00 3a    	bra       NZ, 0x37c <round>

00000362 <normalizeloop>:
 362:	0b 00 e0    	cp0.w     w11
 364:	07 00 34    	bra       LE, 0x374 <normalizeexit>
 366:	8b 05 e9    	dec.w     w11, w11
 368:	08 04 44    	add.w     w8, w8, w8
 36a:	89 84 4c    	addc.w    w9, w9, w9
 36c:	01 00 3a    	bra       NZ, 0x370 <normalizetest>
 36e:	0b 00 20    	mov.w     #0x0, w11

00000370 <normalizetest>:
 370:	09 78 a3    	btst.z    w9, #0x7
 372:	f7 ff 32    	bra       Z, 0x362 <normalizeloop>

00000374 <normalizeexit>:
 374:	00 01 eb    	clr.w     w2
 376:	02 00 37    	bra       0x37c <round>

00000378 <discardguard>:
 378:	82 81 71    	ior.w     w3, w2, w3
 37a:	0a 01 78    	mov.w     w10, w2

0000037c <round>:
 37c:	72 00 07    	rcall     0x462

0000037e <signoff>:
 37e:	0c f0 a7    	btsc.w    w12, #0xf
 380:	01 f0 a0    	bset.w    w1, #0xf
 382:	bb 00 37    	bra       0x4fa <__fbopExit>

00000384 <aisinfinite>:
 384:	64 20 e1    	cp.w      w4, #0x4
 386:	02 00 3a    	bra       NZ, 0x38c <return8>
 388:	83 8f 6c    	xor.w     w9, w3, [w15]
 38a:	bb 00 33    	bra       N, 0x502 <__fbopReturnNaN>

0000038c <return8>:
 38c:	08 01 be    	mov.d     w8, w2

0000038e <return2>:
 38e:	02 00 be    	mov.d     w2, w0
 390:	b4 00 37    	bra       0x4fa <__fbopExit>

00000392 <___divsf3>:
 392:	88 9f be    	mov.d     w8, [w15++]
 394:	8a 9f be    	mov.d     w10, [w15++]
 396:	8c 1f 78    	mov.w     w12, [w15++]
 398:	9f 00 07    	rcall     0x4d8 <__funpack2>
 39a:	a6 00 33    	bra       N, 0x4e8 <__fPropagateNaN>
 39c:	03 86 6c    	xor.w     w9, w3, w12
 39e:	64 50 e1    	cp.w      w10, #0x4
 3a0:	2e 00 32    	bra       Z, 0x3fe <aisinfinite>
 3a2:	64 20 e1    	cp.w      w4, #0x4
 3a4:	33 00 32    	bra       Z, 0x40c
 3a6:	61 50 e1    	cp.w      w10, #0x1
 3a8:	2f 00 32    	bra       Z, 0x408
 3aa:	61 20 e1    	cp.w      w4, #0x1
 3ac:	31 00 32    	bra       Z, 0x410

000003ae <finitenonzero>:
 3ae:	85 85 55    	sub.w     w11, w5, w11
 3b0:	eb 07 b0    	add.w     #0x7e, w11
 3b2:	09 00 20    	mov.w     #0x0, w9
 3b4:	08 04 20    	mov.w     #0x40, w8
 3b6:	05 00 37    	bra       0x3c2 <diventry>

000003b8 <divnext>:
 3b8:	08 04 44    	add.w     w8, w8, w8
 3ba:	89 84 4c    	addc.w    w9, w9, w9
 3bc:	0a 00 31    	bra       C, 0x3d2 <divdone>

000003be <divloop>:
 3be:	06 03 43    	add.w     w6, w6, w6
 3c0:	87 83 4b    	addc.w    w7, w7, w7

000003c2 <diventry>:
 3c2:	00 01 53    	sub.w     w6, w0, w2
 3c4:	81 81 5b    	subb.w    w7, w1, w3
 3c6:	f8 ff 33    	bra       N, 0x3b8 <divnext>
 3c8:	02 03 be    	mov.d     w2, w6
 3ca:	08 00 a0    	bset.w    w8, #0x0
 3cc:	08 04 44    	add.w     w8, w8, w8
 3ce:	89 84 4c    	addc.w    w9, w9, w9
 3d0:	f6 ff 39    	bra       NC, 0x3be <divloop>

000003d2 <divdone>:
 3d2:	c6 39 dd    	sl.w      w7, #0x6, w3
 3d4:	83 01 73    	ior.w     w6, w3, w3
 3d6:	01 00 32    	bra       Z, 0x3da <stickyok>
 3d8:	13 00 20    	mov.w     #0x1, w3

000003da <stickyok>:
 3da:	89 04 d1    	lsr.w     w9, w9
 3dc:	08 84 d3    	rrc.w     w8, w8
 3de:	09 98 a3    	btst.z    w9, #0x9
 3e0:	05 00 32    	bra       Z, 0x3ec <guardused>
 3e2:	08 00 a7    	btsc.w    w8, #0x0
 3e4:	03 00 a0    	bset.w    w3, #0x0
 3e6:	89 04 d1    	lsr.w     w9, w9
 3e8:	08 84 d3    	rrc.w     w8, w8
 3ea:	8b 05 e8    	inc.w     w11, w11

000003ec <guardused>:
 3ec:	89 04 d1    	lsr.w     w9, w9
 3ee:	08 84 d3    	rrc.w     w8, w8
 3f0:	00 01 eb    	clr.w     w2
 3f2:	02 81 d2    	rlc.w     w2, w2
 3f4:	36 00 07    	rcall     0x462

000003f6 <return0>:
 3f6:	01 f0 a1    	bclr.w    w1, #0xf
 3f8:	0c f0 a7    	btsc.w    w12, #0xf
 3fa:	01 f0 a0    	bset.w    w1, #0xf
 3fc:	7e 00 37    	bra       0x4fa <__fbopExit>

000003fe <aisinfinite>:
 3fe:	64 20 e1    	cp.w      w4, #0x4
 400:	80 00 32    	bra       Z, 0x502 <__fbopReturnNaN>

00000402 <return8>:
 402:	08 01 be    	mov.d     w8, w2

00000404 <return2>:
 404:	02 00 be    	mov.d     w2, w0
 406:	f7 ff 37    	bra       0x3f6 <return0>

00000408 <aiszero>:
 408:	61 20 e1    	cp.w      w4, #0x1
 40a:	7b 00 32    	bra       Z, 0x502 <__fbopReturnNaN>

0000040c <returnZero>:
 40c:	60 00 b8    	mul.uu    w0, #0x0, w0
 40e:	f3 ff 37    	bra       0x3f6 <return0>

00000410 <returnInf>:
 410:	00 00 20    	mov.w     #0x0, w0
 412:	01 f8 27    	mov.w     #0x7f80, w1
 414:	f0 ff 37    	bra       0x3f6 <return0>

00000416 <___fixsfsi>:
 416:	00 01 be    	mov.d     w0, w2
 418:	4a 00 07    	rcall     0x4ae <__funpack>
 41a:	04 70 a7    	btsc.w    w4, #0x7
 41c:	03 f0 a1    	bclr.w    w3, #0xf
 41e:	65 09 b1    	sub.w     #0x96, w5
 420:	16 00 32    	bra       Z, 0x44e
 422:	0d 00 35    	bra       LT, 0x43e <shiftright>
 424:	68 28 e1    	cp.w      w5, #0x8
 426:	06 00 35    	bra       LT, 0x434
 428:	f0 ff 2f    	mov.w     #0xffff, w0
 42a:	f1 ff 27    	mov.w     #0x7fff, w1
 42c:	03 00 e0    	cp0.w     w3
 42e:	13 00 3b    	bra       NN, 0x456
 430:	01 00 28    	mov.w     #0x8000, w1
 432:	00 00 05    	retlw.w   #0x0, w0

00000434 <shiftleft>:
 434:	00 00 40    	add.w     w0, w0, w0
 436:	81 80 48    	addc.w    w1, w1, w1
 438:	85 02 e9    	dec.w     w5, w5
 43a:	fc ff 3a    	bra       NZ, 0x434
 43c:	08 00 37    	bra       0x44e

0000043e <shiftright>:
 43e:	f8 8f 42    	add.w     w5, #0x18, [w15]
 440:	02 00 3c    	bra       GT, 0x446
 442:	80 00 eb    	clr.w     w1
 444:	00 00 05    	retlw.w   #0x0, w0

00000446 <shiftrightloop>:
 446:	81 00 d1    	lsr.w     w1, w1
 448:	00 80 d3    	rrc.w     w0, w0
 44a:	85 02 e8    	inc.w     w5, w5
 44c:	fc ff 3a    	bra       NZ, 0x446

0000044e <setsign>:
 44e:	03 00 e0    	cp0.w     w3
 450:	02 00 3b    	bra       NN, 0x456
 452:	60 00 10    	subr.w    w0, #0x0, w0
 454:	e0 80 18    	subbr.w   w1, #0x0, w1

00000456 <exit>:
 456:	00 00 06    	return    

00000458 <___floatsisf>:
 458:	4f 89 de    	asr.w     w1, #0xf, w2
 45a:	82 01 78    	mov.w     w2, w3
 45c:	8b 00 37    	bra       0x574 <___floatdisf>

0000045e <___floatunsisf>:
 45e:	60 11 b8    	mul.uu    w2, #0x0, w2
 460:	99 00 37    	bra       0x594 <___floatundisf>

00000462 <__fpack>:
 462:	81 00 20    	mov.w     #0x8, w1
 464:	61 80 55    	sub.w     w11, #0x1, w0
 466:	0b 00 3d    	bra       GE, 0x47e
 468:	0b 00 20    	mov.w     #0x0, w11
 46a:	61 fe 2f    	mov.w     #0xffe6, w1
 46c:	01 00 e1    	cp.w      w0, w1
 46e:	1d 00 34    	bra       LE, 0x4aa <zerosig>

00000470 <subnormal>:
 470:	82 81 71    	ior.w     w3, w2, w3
 472:	61 01 64    	and.w     w8, #0x1, w2
 474:	89 04 d1    	lsr.w     w9, w9
 476:	08 84 d3    	rrc.w     w8, w8
 478:	00 00 e8    	inc.w     w0, w0
 47a:	fa ff 3a    	bra       NZ, 0x470
 47c:	71 00 20    	mov.w     #0x7, w1

0000047e <notsubnormal>:
 47e:	61 00 64    	and.w     w8, #0x1, w0
 480:	03 00 70    	ior.w     w0, w3, w0
 482:	02 00 60    	and.w     w0, w2, w0
 484:	09 00 32    	bra       Z, 0x498 <packupandgo>
 486:	61 04 44    	add.w     w8, #0x1, w8
 488:	e0 84 4c    	addc.w    w9, #0x0, w9
 48a:	09 88 a5    	btst.z    w9, w1
 48c:	05 00 32    	bra       Z, 0x498 <packupandgo>
 48e:	8b 05 e8    	inc.w     w11, w11
 490:	68 08 e1    	cp.w      w1, #0x8
 492:	02 00 3a    	bra       NZ, 0x498 <packupandgo>
 494:	89 04 d1    	lsr.w     w9, w9
 496:	08 84 d3    	rrc.w     w8, w8

00000498 <packupandgo>:
 498:	f2 0f 20    	mov.w     #0xff, w2
 49a:	02 58 e1    	cp.w      w11, w2
 49c:	05 00 3d    	bra       GE, 0x4a8 <overflow>
 49e:	c7 5d dd    	sl.w      w11, #0x7, w11
 4a0:	f9 07 b2    	and.w     #0x7f, w9
 4a2:	89 80 75    	ior.w     w11, w9, w1
 4a4:	08 00 78    	mov.w     w8, w0
 4a6:	00 00 06    	return    

000004a8 <overflow>:
 4a8:	0b f8 27    	mov.w     #0x7f80, w11

000004aa <zerosig>:
 4aa:	8b 00 78    	mov.w     w11, w1
 4ac:	00 00 05    	retlw.w   #0x0, w0

000004ae <__funpack>:
 4ae:	c7 0a de    	lsr.w     w1, #0x7, w5
 4b0:	f1 07 b2    	and.w     #0x7f, w1
 4b2:	f5 0f b2    	and.w     #0xff, w5
 4b4:	08 00 32    	bra       Z, 0x4c6 <zeroorsub>
 4b6:	e1 cf 42    	add.b     w5, #0x1, [w15]
 4b8:	02 00 32    	bra       Z, 0x4be <nanorinf>

000004ba <finitereturn>:
 4ba:	01 70 a0    	bset.w    w1, #0x7
 4bc:	24 00 05    	retlw.w   #0x2, w4

000004be <nanorinf>:
 4be:	81 0f 70    	ior.w     w0, w1, [w15]
 4c0:	01 00 32    	bra       Z, 0x4c4 <infinite>
 4c2:	04 08 05    	retlw.w   #0x80, w4

000004c4 <infinite>:
 4c4:	44 00 05    	retlw.w   #0x4, w4

000004c6 <zeroorsub>:
 4c6:	81 0f 70    	ior.w     w0, w1, [w15]
 4c8:	02 00 3a    	bra       NZ, 0x4ce <subnormal>
 4ca:	14 00 05    	retlw.w   #0x1, w4

000004cc <normalize>:
 4cc:	85 02 e9    	dec.w     w5, w5

000004ce <subnormal>:
 4ce:	00 00 40    	add.w     w0, w0, w0
 4d0:	81 c0 48    	addc.b    w1, w1, w1
 4d2:	fc ff 3b    	bra       NN, 0x4cc <normalize>
 4d4:	01 70 a0    	bset.w    w1, #0x7
 4d6:	24 00 05    	retlw.w   #0x2, w4

000004d8 <__funpack2>:
 4d8:	00 04 be    	mov.d     w0, w8
 4da:	e9 ff 07    	rcall     0x4ae <__funpack>
 4dc:	00 03 be    	mov.d     w0, w6
 4de:	04 05 be    	mov.d     w4, w10
 4e0:	02 00 be    	mov.d     w2, w0
 4e2:	e5 ff 07    	rcall     0x4ae <__funpack>
 4e4:	84 4f 75    	ior.b     w10, w4, [w15]
 4e6:	00 00 06    	return    

000004e8 <__fPropagateNaN>:
 4e8:	02 00 be    	mov.d     w2, w0
 4ea:	64 50 e1    	cp.w      w10, #0x4
 4ec:	05 00 36    	bra       LEU, 0x4f8 <return0>
 4ee:	64 20 e1    	cp.w      w4, #0x4
 4f0:	02 00 36    	bra       LEU, 0x4f6 <return8>
 4f2:	09 68 a3    	btst.z    w9, #0x6
 4f4:	01 00 3a    	bra       NZ, 0x4f8 <return0>

000004f6 <return8>:
 4f6:	08 00 be    	mov.d     w8, w0

000004f8 <return0>:
 4f8:	01 60 a0    	bset.w    w1, #0x6

000004fa <__fbopExit>:
 4fa:	4f 06 78    	mov.w     [--w15], w12
 4fc:	4f 05 be    	mov.d     [--w15], w10
 4fe:	4f 04 be    	mov.d     [--w15], w8
 500:	00 00 06    	return    

00000502 <__fbopReturnNaN>:
 502:	f0 ff 2f    	mov.w     #0xffff, w0
 504:	f1 ff 27    	mov.w     #0x7fff, w1
 506:	f9 ff 37    	bra       0x4fa <__fbopExit>

00000508 <___mulsf3>:
 508:	88 9f be    	mov.d     w8, [w15++]
 50a:	8a 9f be    	mov.d     w10, [w15++]
 50c:	8c 1f 78    	mov.w     w12, [w15++]
 50e:	e4 ff 07    	rcall     0x4d8 <__funpack2>
 510:	eb ff 33    	bra       N, 0x4e8 <__fPropagateNaN>
 512:	03 86 6c    	xor.w     w9, w3, w12
 514:	64 50 e1    	cp.w      w10, #0x4
 516:	24 00 32    	bra       Z, 0x560 <aisinfinite>
 518:	64 20 e1    	cp.w      w4, #0x4
 51a:	27 00 32    	bra       Z, 0x56a <bisinfinite>
 51c:	61 50 e1    	cp.w      w10, #0x1
 51e:	22 00 32    	bra       Z, 0x564 <return8>
 520:	61 20 e1    	cp.w      w4, #0x1
 522:	21 00 32    	bra       Z, 0x566 <return2>
 524:	8b 85 42    	add.w     w5, w11, w11
 526:	eb 07 b1    	sub.w     #0x7e, w11
 528:	01 34 b8    	mul.uu    w6, w1, w8
 52a:	00 3a b8    	mul.uu    w7, w0, w4
 52c:	08 04 42    	add.w     w4, w8, w8
 52e:	89 84 4a    	addc.w    w5, w9, w9
 530:	01 3a b8    	mul.uu    w7, w1, w4
 532:	00 30 b8    	mul.uu    w6, w0, w0
 534:	88 80 40    	add.w     w1, w8, w1
 536:	09 01 4a    	addc.w    w4, w9, w2
 538:	04 00 33    	bra       N, 0x542 <formsticky>
 53a:	00 00 40    	add.w     w0, w0, w0
 53c:	81 80 48    	addc.w    w1, w1, w1
 53e:	02 01 49    	addc.w    w2, w2, w2
 540:	8b 05 e9    	dec.w     w11, w11

00000542 <formsticky>:
 542:	c9 09 dd    	sl.w      w1, #0x9, w3
 544:	83 01 70    	ior.w     w0, w3, w3
 546:	01 00 32    	bra       Z, 0x54a <formRandSig>
 548:	13 00 20    	mov.w     #0x1, w3

0000054a <formRandSig>:
 54a:	c8 14 de    	lsr.w     w2, #0x8, w9
 54c:	48 14 dd    	sl.w      w2, #0x8, w8
 54e:	47 09 de    	lsr.w     w1, #0x7, w2
 550:	12 00 b2    	and.w     #0x1, w2
 552:	c8 08 de    	lsr.w     w1, #0x8, w1
 554:	08 84 70    	ior.w     w1, w8, w8
 556:	85 ff 07    	rcall     0x462

00000558 <return0>:
 558:	01 f0 a1    	bclr.w    w1, #0xf
 55a:	0c f0 a7    	btsc.w    w12, #0xf
 55c:	01 f0 a0    	bset.w    w1, #0xf
 55e:	cd ff 37    	bra       0x4fa <__fbopExit>

00000560 <aisinfinite>:
 560:	61 20 e1    	cp.w      w4, #0x1
 562:	cf ff 32    	bra       Z, 0x502 <__fbopReturnNaN>

00000564 <return8>:
 564:	08 01 be    	mov.d     w8, w2

00000566 <return2>:
 566:	02 00 be    	mov.d     w2, w0
 568:	f7 ff 37    	bra       0x558 <return0>

0000056a <bisinfinite>:
 56a:	61 50 e1    	cp.w      w10, #0x1
 56c:	fc ff 3a    	bra       NZ, 0x566 <return2>
 56e:	c9 ff 37    	bra       0x502 <__fbopReturnNaN>

00000570 <_sinf>:
 570:	00 01 eb    	clr.w     w2
 572:	3f 00 37    	bra       0x5f2 <__sincosf>

00000574 <___floatdisf>:
 574:	88 1f 78    	mov.w     w8, [w15++]
 576:	03 04 78    	mov.w     w3, w8
 578:	03 00 e0    	cp0.w     w3
 57a:	07 00 3d    	bra       GE, 0x58a <notspecial>

0000057c <negative>:
 57c:	60 00 10    	subr.w    w0, #0x0, w0
 57e:	e0 80 18    	subbr.w   w1, #0x0, w1
 580:	60 01 19    	subbr.w   w2, #0x0, w2
 582:	e0 81 19    	subbr.w   w3, #0x0, w3
 584:	02 00 3b    	bra       NN, 0x58a <notspecial>
 586:	01 f0 2d    	mov.w     #0xdf00, w1
 588:	03 00 37    	bra       0x590 <return0>

0000058a <notspecial>:
 58a:	04 00 07    	rcall     0x594 <___floatundisf>
 58c:	08 f0 a7    	btsc.w    w8, #0xf
 58e:	01 f0 a0    	bset.w    w1, #0xf

00000590 <return0>:
 590:	4f 04 78    	mov.w     [--w15], w8
 592:	00 00 06    	return    

00000594 <___floatundisf>:
 594:	88 9f be    	mov.d     w8, [w15++]
 596:	8a 9f be    	mov.d     w10, [w15++]
 598:	00 82 70    	ior.w     w1, w0, w4
 59a:	04 02 71    	ior.w     w2, w4, w4
 59c:	04 82 71    	ior.w     w3, w4, w4
 59e:	26 00 32    	bra       Z, 0x5ec <return0>
 5a0:	00 04 be    	mov.d     w0, w8
 5a2:	02 00 be    	mov.d     w2, w0
 5a4:	60 11 b8    	mul.uu    w2, #0x0, w2
 5a6:	6b 09 20    	mov.w     #0x96, w11
 5a8:	95 02 20    	mov.w     #0x29, w5
 5aa:	01 82 cf    	ff1l      w1, w4
 5ac:	0a 00 39    	bra       NC, 0x5c2 <fixshift>
 5ae:	05 41 b1    	sub.b     #0x10, w5
 5b0:	00 82 cf    	ff1l      w0, w4
 5b2:	07 00 39    	bra       NC, 0x5c2 <fixshift>
 5b4:	05 41 b1    	sub.b     #0x10, w5
 5b6:	09 82 cf    	ff1l      w9, w4
 5b8:	04 00 39    	bra       NC, 0x5c2 <fixshift>
 5ba:	05 41 b1    	sub.b     #0x10, w5
 5bc:	08 82 cf    	ff1l      w8, w4
 5be:	01 00 39    	bra       NC, 0x5c2 <fixshift>
 5c0:	05 41 b1    	sub.b     #0x10, w5

000005c2 <fixshift>:
 5c2:	05 42 52    	sub.b     w4, w5, w4
 5c4:	12 00 32    	bra       Z, 0x5ea <round>
 5c6:	0a 00 3b    	bra       NN, 0x5dc <shiftleft>

000005c8 <shiftright>:
 5c8:	82 81 71    	ior.w     w3, w2, w3
 5ca:	61 01 64    	and.w     w8, #0x1, w2
 5cc:	81 00 d1    	lsr.w     w1, w1
 5ce:	00 80 d3    	rrc.w     w0, w0
 5d0:	89 84 d3    	rrc.w     w9, w9
 5d2:	08 84 d3    	rrc.w     w8, w8
 5d4:	8b 05 e8    	inc.w     w11, w11
 5d6:	04 42 e8    	inc.b     w4, w4
 5d8:	f7 ff 3a    	bra       NZ, 0x5c8 <shiftright>
 5da:	07 00 37    	bra       0x5ea <round>

000005dc <shiftleft>:
 5dc:	08 04 44    	add.w     w8, w8, w8
 5de:	89 84 4c    	addc.w    w9, w9, w9
 5e0:	00 00 48    	addc.w    w0, w0, w0
 5e2:	81 80 48    	addc.w    w1, w1, w1
 5e4:	8b 05 e9    	dec.w     w11, w11
 5e6:	04 42 e9    	dec.b     w4, w4
 5e8:	f9 ff 3a    	bra       NZ, 0x5dc <shiftleft>

000005ea <round>:
 5ea:	3b ff 07    	rcall     0x462

000005ec <return0>:
 5ec:	4f 05 be    	mov.d     [--w15], w10
 5ee:	4f 04 be    	mov.d     [--w15], w8
 5f0:	00 00 06    	return    

000005f2 <__sincosf>:
 5f2:	88 9f be    	mov.d     w8, [w15++]
 5f4:	8a 9f be    	mov.d     w10, [w15++]
 5f6:	8c 9f be    	mov.d     w12, [w15++]
 5f8:	82 05 78    	mov.w     w2, w11
 5fa:	00 04 be    	mov.d     w0, w8
 5fc:	58 ff 07    	rcall     0x4ae <__funpack>
 5fe:	08 00 be    	mov.d     w8, w0
 600:	64 20 e1    	cp.w      w4, #0x4
 602:	07 00 39    	bra       NC, 0x612 <finite>
 604:	02 00 3a    	bra       NZ, 0x60a <isNaN>
 606:	f1 ff 27    	mov.w     #0x7fff, w1
 608:	f0 ff 2f    	mov.w     #0xffff, w0

0000060a <isNaN>:
 60a:	01 60 a0    	bset.w    w1, #0x6

0000060c <domainerr>:
 60c:	12 02 20    	mov.w     #0x21, w2
 60e:	42 90 88    	mov.w     w2, 0x1208
 610:	55 00 37    	bra       0x6bc

00000612 <finite>:
 612:	61 20 e1    	cp.w      w4, #0x1
 614:	03 00 3a    	bra       NZ, 0x61c <nonzero>
 616:	0b 00 a7    	btsc.w    w11, #0x0
 618:	01 f8 23    	mov.w     #0x3f80, w1
 61a:	50 00 37    	bra       0x6bc

0000061c <nonzero>:
 61c:	01 f0 a1    	bclr.w    w1, #0xf
 61e:	02 00 21    	mov.w     #0x1000, w2
 620:	93 64 24    	mov.w     #0x4649, w3
 622:	50 00 07    	rcall     0x6c4
 624:	08 00 be    	mov.d     w8, w0
 626:	04 00 35    	bra       LT, 0x630 <inrange>
 628:	b2 fd 20    	mov.w     #0xfdb, w2
 62a:	93 0c 24    	mov.w     #0x40c9, w3
 62c:	4d 00 07    	rcall     0x6c8 <_fmodf>
 62e:	00 04 be    	mov.d     w0, w8

00000630 <inrange>:
 630:	00 05 eb    	clr.w     w10
 632:	0b 00 a6    	btss.w    w11, #0x0
 634:	4f 0d de    	lsr.w     w1, #0xf, w10
 636:	01 f0 a1    	bclr.w    w1, #0xf
 638:	00 04 be    	mov.d     w0, w8
 63a:	32 98 2f    	mov.w     #0xf983, w2
 63c:	23 ea 23    	mov.w     #0x3ea2, w3
 63e:	64 ff 07    	rcall     0x508 <___mulsf3>
 640:	00 01 eb    	clr.w     w2
 642:	03 f0 23    	mov.w     #0x3f00, w3
 644:	0b 00 a7    	btsc.w    w11, #0x0
 646:	03 f8 23    	mov.w     #0x3f80, w3
 648:	47 fe 07    	rcall     0x2d8 <___addsf3>
 64a:	e5 fe 07    	rcall     0x416 <___fixsfsi>
 64c:	00 00 a7    	btsc.w    w0, #0x0
 64e:	0a 00 a2    	btg.w     w10, #0x0
 650:	03 ff 07    	rcall     0x458
 652:	0b 00 e0    	cp0.w     w11
 654:	03 00 32    	bra       Z, 0x65c <common>
 656:	02 00 20    	mov.w     #0x0, w2
 658:	03 f0 23    	mov.w     #0x3f00, w3
 65a:	3d fe 07    	rcall     0x2d6 <___subsf3>

0000065c <common>:
 65c:	01 f0 a2    	btg.w     w1, #0xf
 65e:	00 06 be    	mov.d     w0, w12
 660:	02 00 20    	mov.w     #0x0, w2
 662:	93 04 24    	mov.w     #0x4049, w3
 664:	51 ff 07    	rcall     0x508 <___mulsf3>
 666:	08 01 be    	mov.d     w8, w2
 668:	37 fe 07    	rcall     0x2d8 <___addsf3>
 66a:	80 9f be    	mov.d     w0, [w15++]
 66c:	0c 00 be    	mov.d     w12, w0
 66e:	22 a2 2a    	mov.w     #0xaa22, w2
 670:	d3 a7 23    	mov.w     #0x3a7d, w3
 672:	4a ff 07    	rcall     0x508 <___mulsf3>
 674:	4f 01 be    	mov.d     [--w15], w2
 676:	30 fe 07    	rcall     0x2d8 <___addsf3>
 678:	00 04 be    	mov.d     w0, w8
 67a:	01 f0 a1    	bclr.w    w1, #0xf
 67c:	02 00 20    	mov.w     #0x0, w2
 67e:	03 98 23    	mov.w     #0x3980, w3
 680:	21 00 07    	rcall     0x6c4
 682:	08 00 be    	mov.d     w8, w0
 684:	19 00 35    	bra       LT, 0x6b8
 686:	00 01 be    	mov.d     w0, w2
 688:	3f ff 07    	rcall     0x508 <___mulsf3>
 68a:	00 06 be    	mov.d     w0, w12
 68c:	b2 c5 29    	mov.w     #0x9c5b, w2
 68e:	e3 62 23    	mov.w     #0x362e, w3
 690:	3b ff 07    	rcall     0x508 <___mulsf3>
 692:	22 22 2b    	mov.w     #0xb222, w2
 694:	f3 94 2b    	mov.w     #0xb94f, w3
 696:	20 fe 07    	rcall     0x2d8 <___addsf3>
 698:	0c 01 be    	mov.d     w12, w2
 69a:	36 ff 07    	rcall     0x508 <___mulsf3>
 69c:	e2 73 28    	mov.w     #0x873e, w2
 69e:	83 c0 23    	mov.w     #0x3c08, w3
 6a0:	1b fe 07    	rcall     0x2d8 <___addsf3>
 6a2:	0c 01 be    	mov.d     w12, w2
 6a4:	31 ff 07    	rcall     0x508 <___mulsf3>
 6a6:	42 aa 2a    	mov.w     #0xaaa4, w2
 6a8:	a3 e2 2b    	mov.w     #0xbe2a, w3
 6aa:	16 fe 07    	rcall     0x2d8 <___addsf3>
 6ac:	0c 01 be    	mov.d     w12, w2
 6ae:	2c ff 07    	rcall     0x508 <___mulsf3>
 6b0:	08 01 be    	mov.d     w8, w2
 6b2:	2a ff 07    	rcall     0x508 <___mulsf3>
 6b4:	08 01 be    	mov.d     w8, w2
 6b6:	10 fe 07    	rcall     0x2d8 <___addsf3>

000006b8 <signresult>:
 6b8:	0a 00 a7    	btsc.w    w10, #0x0
 6ba:	01 f0 a2    	btg.w     w1, #0xf

000006bc <return0>:
 6bc:	4f 06 be    	mov.d     [--w15], w12
 6be:	4f 05 be    	mov.d     [--w15], w10
 6c0:	4f 04 be    	mov.d     [--w15], w8
 6c2:	00 00 06    	return    

000006c4 <___eqsf2>:
 6c4:	14 00 20    	mov.w     #0x1, w4
 6c6:	51 00 37    	bra       0x76a

000006c8 <_fmodf>:
 6c8:	04 00 20    	mov.w     #0x0, w4
 6ca:	00 00 37    	bra       0x6cc

000006cc <__fmodrem>:
 6cc:	88 9f be    	mov.d     w8, [w15++]
 6ce:	8a 9f be    	mov.d     w10, [w15++]
 6d0:	8c 1f 78    	mov.w     w12, [w15++]
 6d2:	4f 26 dd    	sl.w      w4, #0xf, w12
 6d4:	01 ff 07    	rcall     0x4d8 <__funpack2>
 6d6:	08 ff 33    	bra       N, 0x4e8 <__fPropagateNaN>
 6d8:	61 20 e1    	cp.w      w4, #0x1
 6da:	43 00 32    	bra       Z, 0x762

000006dc <checkxinf>:
 6dc:	62 50 e1    	cp.w      w10, #0x2
 6de:	41 00 3e    	bra       GTU, 0x762
 6e0:	3e 00 39    	bra       NC, 0x75e <return8>
 6e2:	64 20 e1    	cp.w      w4, #0x4
 6e4:	3c 00 32    	bra       Z, 0x75e <return8>
 6e6:	05 82 55    	sub.w     w11, w5, w4
 6e8:	0f 00 3b    	bra       NN, 0x708 <rementry>
 6ea:	04 02 e8    	inc.w     w4, w4
 6ec:	38 00 3a    	bra       NZ, 0x75e <return8>
 6ee:	80 0f 53    	sub.w     w6, w0, [w15]
 6f0:	81 8f 5b    	subb.w    w7, w1, [w15]
 6f2:	35 00 34    	bra       LE, 0x75e <return8>
 6f4:	08 00 be    	mov.d     w8, w0
 6f6:	03 f0 a1    	bclr.w    w3, #0xf
 6f8:	01 f0 a6    	btss.w    w1, #0xf
 6fa:	03 f0 a0    	bset.w    w3, #0xf
 6fc:	0c f0 a7    	btsc.w    w12, #0xf
 6fe:	ec fd 07    	rcall     0x2d8 <___addsf3>
 700:	fc fe 37    	bra       0x4fa <__fbopExit>

00000702 <remloop>:
 702:	06 03 43    	add.w     w6, w6, w6
 704:	87 83 4b    	addc.w    w7, w7, w7
 706:	0c 46 46    	add.b     w12, w12, w12

00000708 <rementry>:
 708:	00 05 53    	sub.w     w6, w0, w10
 70a:	81 85 5b    	subb.w    w7, w1, w11
 70c:	02 00 33    	bra       N, 0x712 <remnext>
 70e:	0a 03 be    	mov.d     w10, w6
 710:	0c 00 a0    	bset.w    w12, #0x0

00000712 <remnext>:
 712:	04 02 e9    	dec.w     w4, w4
 714:	f6 ff 3b    	bra       NN, 0x702 <remloop>
 716:	85 05 78    	mov.w     w5, w11
 718:	06 02 43    	add.w     w6, w6, w4
 71a:	87 82 4b    	addc.w    w7, w7, w5
 71c:	04 00 3a    	bra       NZ, 0x726 <checkmag>
 71e:	60 00 b8    	mul.uu    w0, #0x0, w0
 720:	09 f0 a7    	btsc.w    w9, #0xf
 722:	01 f0 a0    	bset.w    w1, #0xf
 724:	ea fe 37    	bra       0x4fa <__fbopExit>

00000726 <checkmag>:
 726:	00 02 52    	sub.w     w4, w0, w4
 728:	81 82 5a    	subb.w    w5, w1, w5

0000072a <normrem>:
 72a:	07 04 e0    	cp0.b     w7
 72c:	04 00 33    	bra       N, 0x736 <normout>
 72e:	06 03 43    	add.w     w6, w6, w6
 730:	87 83 4b    	addc.w    w7, w7, w7
 732:	8b 05 e9    	dec.w     w11, w11
 734:	fa ff 37    	bra       0x72a

00000736 <normout>:
 736:	09 05 78    	mov.w     w9, w10
 738:	06 04 be    	mov.d     w6, w8
 73a:	02 03 be    	mov.d     w2, w6
 73c:	60 11 b8    	mul.uu    w2, #0x0, w2
 73e:	91 fe 07    	rcall     0x462
 740:	e0 0f 52    	sub.w     w4, #0x0, [w15]
 742:	e0 8f 5a    	subb.w    w5, #0x0, [w15]
 744:	07 00 35    	bra       LT, 0x754 <setsign>
 746:	02 00 3c    	bra       GT, 0x74c <adjustrem>
 748:	0c 08 a3    	btst.z    w12, #0x0
 74a:	04 00 32    	bra       Z, 0x754 <setsign>

0000074c <adjustrem>:
 74c:	06 01 be    	mov.d     w6, w2
 74e:	03 f0 a0    	bset.w    w3, #0xf
 750:	0c f0 a7    	btsc.w    w12, #0xf
 752:	c2 fd 07    	rcall     0x2d8 <___addsf3>

00000754 <setsign>:
 754:	0a 85 68    	xor.w     w1, w10, w10
 756:	01 f0 a1    	bclr.w    w1, #0xf
 758:	0a f0 a7    	btsc.w    w10, #0xf
 75a:	01 f0 a0    	bset.w    w1, #0xf
 75c:	ce fe 37    	bra       0x4fa <__fbopExit>

0000075e <return8>:
 75e:	08 00 be    	mov.d     w8, w0
 760:	cc fe 37    	bra       0x4fa <__fbopExit>

00000762 <domainerr>:
 762:	10 02 20    	mov.w     #0x21, w0
 764:	0c f0 a6    	btss.w    w12, #0xf
 766:	40 90 88    	mov.w     w0, 0x1208
 768:	cc fe 37    	bra       0x502 <__fbopReturnNaN>

0000076a <__fcompare>:
 76a:	88 9f be    	mov.d     w8, [w15++]
 76c:	8a 9f be    	mov.d     w10, [w15++]
 76e:	84 1f 78    	mov.w     w4, [w15++]
 770:	b3 fe 07    	rcall     0x4d8 <__funpack2>
 772:	4f 00 78    	mov.w     [--w15], w0
 774:	11 00 33    	bra       N, 0x798 <exit>
 776:	f0 ff 2f    	mov.w     #0xffff, w0
 778:	83 8f 6c    	xor.w     w9, w3, [w15]
 77a:	06 00 3b    	bra       NN, 0x788 <comparemag>
 77c:	04 05 65    	and.w     w10, w4, w10
 77e:	0a 00 a7    	btsc.w    w10, #0x0
 780:	08 00 37    	bra       0x792 <returnEqual>
 782:	09 f0 a6    	btss.w    w9, #0xf
 784:	10 00 20    	mov.w     #0x1, w0
 786:	08 00 37    	bra       0x798 <exit>

00000788 <comparemag>:
 788:	82 0f 54    	sub.w     w8, w2, [w15]
 78a:	83 8f 5c    	subb.w    w9, w3, [w15]
 78c:	03 00 39    	bra       NC, 0x794 <adjust>
 78e:	10 00 20    	mov.w     #0x1, w0
 790:	01 00 3e    	bra       GTU, 0x794 <adjust>

00000792 <returnEqual>:
 792:	00 00 20    	mov.w     #0x0, w0

00000794 <adjust>:
 794:	09 f0 a7    	btsc.w    w9, #0xf
 796:	00 00 ea    	neg.w     w0, w0

00000798 <exit>:
 798:	4f 05 be    	mov.d     [--w15], w10
 79a:	4f 04 be    	mov.d     [--w15], w8
 79c:	00 00 e0    	cp0.w     w0
 79e:	00 00 06    	return    
Disassembly of section .ivt:

00000004 <.ivt>:
   4:	d2 02 00    	nop       
   6:	d2 02 00    	nop       
   8:	d2 02 00    	nop       
   a:	d2 02 00    	nop       
   c:	d2 02 00    	nop       
   e:	d2 02 00    	nop       
  10:	d2 02 00    	nop       
  12:	d2 02 00    	nop       
  14:	d2 02 00    	nop       
  16:	d2 02 00    	nop       
  18:	d2 02 00    	nop       
  1a:	c6 07 00    	nop       
  1c:	d2 02 00    	nop       
  1e:	d2 02 00    	nop       
  20:	d2 02 00    	nop       
  22:	d2 02 00    	nop       
  24:	d2 02 00    	nop       
  26:	d2 02 00    	nop       
  28:	d2 02 00    	nop       
  2a:	d2 02 00    	nop       
  2c:	d2 02 00    	nop       
  2e:	74 08 00    	nop       
  30:	d2 02 00    	nop       
  32:	d2 02 00    	nop       
  34:	d2 02 00    	nop       
  36:	d2 02 00    	nop       
  38:	d2 02 00    	nop       
  3a:	d2 02 00    	nop       
  3c:	d2 02 00    	nop       
  3e:	d2 02 00    	nop       
  40:	d2 02 00    	nop       
  42:	d2 02 00    	nop       
  44:	d2 02 00    	nop       
  46:	d2 02 00    	nop       
  48:	d2 02 00    	nop       
  4a:	d2 02 00    	nop       
  4c:	d2 02 00    	nop       
  4e:	d2 02 00    	nop       
  50:	d2 02 00    	nop       
  52:	d2 02 00    	nop       
  54:	d2 02 00    	nop       
  56:	d2 02 00    	nop       
  58:	d2 02 00    	nop       
  5a:	d2 02 00    	nop       
  5c:	d2 02 00    	nop       
  5e:	d2 02 00    	nop       
  60:	d2 02 00    	nop       
  62:	d2 02 00    	nop       
  64:	d2 02 00    	nop       
  66:	d2 02 00    	nop       
  68:	d2 02 00    	nop       
  6a:	d2 02 00    	nop       
  6c:	d2 02 00    	nop       
  6e:	d2 02 00    	nop       
  70:	d2 02 00    	nop       
  72:	d2 02 00    	nop       
  74:	d2 02 00    	nop       
  76:	d2 02 00    	nop       
  78:	d2 02 00    	nop       
  7a:	d2 02 00    	nop       
  7c:	d2 02 00    	nop       
  7e:	d2 02 00    	nop       
  80:	d2 02 00    	nop       
  82:	d2 02 00    	nop       
  84:	d2 02 00    	nop       
  86:	d2 02 00    	nop       
  88:	d2 02 00    	nop       
  8a:	d2 02 00    	nop       
  8c:	d2 02 00    	nop       
  8e:	d2 02 00    	nop       
  90:	d2 02 00    	nop       
  92:	d2 02 00    	nop       
  94:	d2 02 00    	nop       
  96:	d2 02 00    	nop       
  98:	d2 02 00    	nop       
  9a:	d2 02 00    	nop       
  9c:	d2 02 00    	nop       
  9e:	d2 02 00    	nop       
  a0:	d2 02 00    	nop       
  a2:	d2 02 00    	nop       
  a4:	d2 02 00    	nop       
  a6:	d2 02 00    	nop       
  a8:	d2 02 00    	nop       
  aa:	d2 02 00    	nop       
  ac:	d2 02 00    	nop       
  ae:	d2 02 00    	nop       
  b0:	d2 02 00    	nop       
  b2:	d2 02 00    	nop       
  b4:	d2 02 00    	nop       
  b6:	d2 02 00    	nop       
  b8:	d2 02 00    	nop       
  ba:	d2 02 00    	nop       
  bc:	d2 02 00    	nop       
  be:	d2 02 00    	nop       
  c0:	d2 02 00    	nop       
  c2:	d2 02 00    	nop       
  c4:	d2 02 00    	nop       
  c6:	d2 02 00    	nop       
  c8:	d2 02 00    	nop       
  ca:	d2 02 00    	nop       
  cc:	d2 02 00    	nop       
  ce:	d2 02 00    	nop       
  d0:	00 08 00    	nop       
  d2:	d2 02 00    	nop       
  d4:	d2 02 00    	nop       
  d6:	d2 02 00    	nop       
  d8:	d2 02 00    	nop       
  da:	d2 02 00    	nop       
  dc:	d2 02 00    	nop       
  de:	d2 02 00    	nop       
  e0:	d2 02 00    	nop       
  e2:	d2 02 00    	nop       
  e4:	d2 02 00    	nop       
  e6:	d2 02 00    	nop       
  e8:	d2 02 00    	nop       
  ea:	d2 02 00    	nop       
  ec:	d2 02 00    	nop       
  ee:	d2 02 00    	nop       
  f0:	d2 02 00    	nop       
  f2:	d2 02 00    	nop       
  f4:	d2 02 00    	nop       
  f6:	d2 02 00    	nop       
  f8:	d2 02 00    	nop       
  fa:	d2 02 00    	nop       
  fc:	d2 02 00    	nop       
  fe:	d2 02 00    	nop       
 100:	d2 02 00    	nop       
 102:	d2 02 00    	nop       
 104:	d2 02 00    	nop       
 106:	d2 02 00    	nop       
 108:	d2 02 00    	nop       
 10a:	d2 02 00    	nop       
 10c:	d2 02 00    	nop       
 10e:	d2 02 00    	nop       
 110:	d2 02 00    	nop       
 112:	d2 02 00    	nop       
 114:	d2 02 00    	nop       
 116:	d2 02 00    	nop       
 118:	d2 02 00    	nop       
 11a:	d2 02 00    	nop       
 11c:	d2 02 00    	nop       
 11e:	d2 02 00    	nop       
 120:	d2 02 00    	nop       
 122:	d2 02 00    	nop       
 124:	d2 02 00    	nop       
 126:	d2 02 00    	nop       
 128:	d2 02 00    	nop       
 12a:	d2 02 00    	nop       
 12c:	d2 02 00    	nop       
 12e:	d2 02 00    	nop       
 130:	d2 02 00    	nop       
 132:	d2 02 00    	nop       
 134:	d2 02 00    	nop       
 136:	d2 02 00    	nop       
 138:	d2 02 00    	nop       
 13a:	d2 02 00    	nop       
 13c:	d2 02 00    	nop       
 13e:	d2 02 00    	nop       
 140:	d2 02 00    	nop       
Disassembly of section .config_GCP:

000557fa <__config_GCP>:
   557fa:	ff ff 00    	nop       
Disassembly of section .config_IESO:

000557f8 <__config_IESO>:
   557f8:	fb ff 00    	nop       
Disassembly of section .config_FCKSM:

000557f6 <__config_FCKSM>:
   557f6:	be ff 00    	nop       
Disassembly of section .config_FWDTEN:

000557f4 <__config_FWDTEN>:
   557f4:	ff ff 00    	nop       
Disassembly of section .config_WDTWIN:

000557f2 <__config_WDTWIN>:
   557f2:	ff ff 00    	nop       
Disassembly of section .config_JTAGEN:

000557f0 <__config_JTAGEN>:
   557f0:	cf ff 00    	nop       
Disassembly of section .text:

000007a0 <_main>:
    /* This is the ECAN message buffer declaration. Note the buffer alignment. */
    unsigned int ecan1MsgBuf[NUM_OF_ECAN_BUFFERS][8]
    __attribute__((aligned(NUM_OF_ECAN_BUFFERS * 16)));
    
int main(int argc, char** argv) {
 7a0:	04 00 fa    	lnk       #0x4
 7a2:	00 0f 78    	mov.w     w0, [w14]
 7a4:	11 07 98    	mov.w     w1, [w14+2]

000007a6 <.LSM1>:

    
    ConfigureOscillator();
 7a6:	c0 00 07    	rcall     0x928 <_ConfigureOscillator>

000007a8 <.LSM2>:
    // GPIO
      TRISBbits.TRISB6 = 0;   // output
 7a8:	10 ce a9    	bclr.b    0xe10, #0x6

000007aa <.LSM3>:
      TRISBbits.TRISB7 = 1;   // input
 7aa:	10 ee a8    	bset.b    0xe10, #0x7

000007ac <.LSM4>:
      TRISD = 0x0000;   // outputs
 7ac:	00 02 eb    	clr.w     w4
 7ae:	84 71 88    	mov.w     w4, 0xe30

000007b0 <.LSM5>:
      TRISA = 0xFFFF;   // inputs
 7b0:	00 82 eb    	setm.w    w4
 7b2:	04 70 88    	mov.w     w4, 0xe00

000007b4 <.LSM6>:
      TRISAbits.TRISA10 = 0;
 7b4:	01 4e a9    	bclr.b    0xe01, #0x2

000007b6 <.LSM7>:
     
        LATDbits.LATD5 = 0;
 7b6:	34 ae a9    	bclr.b    0xe34, #0x5

000007b8 <.L2>:

     while(1) {

        LATDbits.LATD5 = 0;
 7b8:	34 ae a9    	bclr.b    0xe34, #0x5

000007ba <.LSM9>:
        LATDbits.LATD5 = 1;
 7ba:	34 ae a8    	bset.b    0xe34, #0x5

000007bc <.LSM10>:
        LATDbits.LATD5 = 0;
 7bc:	34 ae a9    	bclr.b    0xe34, #0x5

000007be <.LSM11>:
        LATDbits.LATD5 = 1;
 7be:	34 ae a8    	bset.b    0xe34, #0x5

000007c0 <.LSM12>:
        LATDbits.LATD5 = 0;
 7c0:	34 ae a9    	bclr.b    0xe34, #0x5

000007c2 <.LSM13>:
        LATDbits.LATD5 = 1;
 7c2:	34 ae a8    	bset.b    0xe34, #0x5

000007c4 <.LSM14>:
     }
 7c4:	f9 ff 37    	bra       0x7b8 <.L2>

000007c6 <__T1Interrupt>:

    unsigned long address;
    /* Place code to set device speed here. For this example the device speed should be set at
    40 MHz (i.e., the device is operating at 40 MIPS). */
    //ConfigureDeviceClockFor40MIPS();
    /* The dsPIC33E device features I/O remap. This I/O remap configuration for the ECAN
    module can be performed here. */
    //SetIORemapForECANModule();
    PPSIn (_C1RX,_RP37);
    PPSOut (_C1TX,_RP38); 
    /* Set up the ECAN1 module to operate at 250 kbps. The ECAN module should be first placed
    in configuration mode. */
    C1CTRL1bits.REQOP = 4;
    while(C1CTRL1bits.OPMODE != 4);
    C1CTRL1bits.WIN = 0;
    /* Set up the CAN module for 250kbps speed with 10 Tq per bit. */
    C1CFG1 = 0x47; // BRP = 8 SJW = 2 Tq
    C1CFG2 = 0x2D2;
    C1FCTRL = 0xC01F; // No FIFO, 32 Buffers
    /* Assign 32x8word Message Buffers for ECAN1 in device RAM. This example uses DMA0 for TX.
    Refer to 21.8.1 ?DMA Operation for Transmitting Data? for details on DMA channel
    configuration for ECAN transmit. */
    DMA0CONbits.SIZE = 0x0;
    DMA0CONbits.DIR = 0x1;
    DMA0CONbits.AMODE = 0x2;
    DMA0CONbits.MODE = 0x0;
    DMA0REQ = 70;
    DMA0CNT = 7;
    DMA0PAD = (volatile unsigned int)&C1TXD;
    DMA0STAL = (unsigned int) &ecan1MsgBuf;
    DMA0STAH = (unsigned int) &ecan1MsgBuf;
    DMA0CONbits.CHEN = 0x1;
      
    /* Configure Message Buffer 0 for Transmission and assign priority */
    C1TR01CONbits.TXEN0 = 0x1;
    C1TR01CONbits.TX0PRI = 0x3;
    
    /* At this point the ECAN1 module is ready to transmit a message. Place the ECAN module in
    Normal mode. */
    C1CTRL1bits.REQOP = 0;
    while(C1CTRL1bits.OPMODE != 0);
    /* Write to message buffer 0 */
    /* CiTRBnSID = 0bxxx1 0010 0011 1100
    IDE = 0b0
    SRR = 0b0
    SID<10:0>= 0b100 1000 1111 */
    
    while(1) {
        ecan1MsgBuf[0][0] = 0x123C;
        /* CiTRBnEID = 0bxxxx 0000 0000 0000
        EID<17:6> = 0b0000 0000 0000 */
        ecan1MsgBuf[0][1] = 0x0000;
        /* CiTRBnDLC = 0b0000 0000 xxx0 1111
        EID<17:6> = 0b000000
        RTR = 0b0
        RB1 = 0b0
        RB0 = 0b0
        DLC = 0b1111 */
        ecan1MsgBuf[0][2] = 0x0008;
        /* Write message data bytes */
        ecan1MsgBuf[0][3] = 0xabcd;
        ecan1MsgBuf[0][4] = 0xabcd;
        ecan1MsgBuf[0][5] = 0xabcd;
        ecan1MsgBuf[0][6] = 0xabcd;
        /* Request message buffer 0 transmission */
        C1TR01CONbits.TXREQ0 = 0x1;
        /* The following shows an example of how the TXREQ bit can be polled to check if transmission
        is complete. */
        while(C1TR01CONbits.TXREQ0 == 1);
        LATDbits.LATD5 = 1;
        /* Message was placed successfully on the bus */
        __delay_ms(100);
        
    }

 /*     while(1) {

        LATDbits.LATD5 = 0;
        LATDbits.LATD5 = 1;
        LATDbits.LATD5 = 0;
        LATDbits.LATD5 = 1;
        LATDbits.LATD5 = 0;
        LATDbits.LATD5 = 1;
 
        LATB = 0xFFFF;
        LATAbits.LATA10 = 0;
        LATAbits.LATA10 = 1;
        LATDbits.LATD5 = 1;
        LATB = 0x0000;
        
        __delay_ms(20);
        LATAbits.LATA10 = 0;
        LATDbits.LATD5 = 0;
        LATB = 0x0000;
        
        __delay_ms(40);

      }*/

// High-Speed PWM

    //    PORTB = 0x0000; // clear the outputs

/* Set PWM Period on Primary Time Base */
      // Complementary PWM Mode ? Independent Duty Cycle and Phase, Fixed Primary Period, Edge-Aligned
    
    /* Set PWM Periods on PHASEx Registers */
    PHASE1 = 10000;
    PHASE2 = 10000;
    PHASE3 = 10000;
 
 //   PHASE3 = 800;
    /* Set Duty Cycles */
    PDC1 = 200;
    PDC2 = PDC1;
    PDC3 = PDC1;
 
 //   PDC3 = 200;
    /* Set PWM Mode to Complementary */
    IOCON1 = 0xC000;
    IOCON2 = 0xC002;
    IOCON3 = 0xC000;
    /* Set Dead Time Values */
    DTR1 = DTR2 = 20;
    ALTDTR1 = ALTDTR2 = 20;
    ALTDTR3 = 0;
    PHASE3 = 10000;
 
 //   PHASE3 = 800;
    /* Set Duty Cycles */
    PDC1 = 200;
    PDC2 = PDC1;
    PDC3 = PDC1;
 
 //   PDC3 = 200;
    /* Set PWM Mode to Complementary */
    IOCON1 = 0xC000;
    IOCON2 = 0xC002;
    IOCON3 = 0xC000;
    


    /* Set Primary Time Base, Edge-Aligned Mode and Independent Duty Cycles */
 //   PWMCON1 = PWMCON2 = 0x0000;
    /* Set Independent Time Bases, Center-Aligned mode and Independent Duty Cycles */
    PWMCON1 = 0x0604;
    PWMCON2 = 0x0204;
    PWMCON3 = 0x0204;
    /* Configure Faults */
    FCLCON1 = FCLCON2 = 0x0003;
    /* 1:1 Prescaler */
    PTCON2 = 0x0000;
    PTCON2bits.PCLKDIV = 2; //4;     // Prescaler: 16
    /*Interrupts Config*/
   // TRIG1 = 0;
   // TRGCON1 = 0;
  //  TRGCON1bits.TRGSTRT = 4;         //         This and the next 3 lines are highlighted by the error message
    
    IFS5bits.PWM1IF = 0;
    IPC23bits.PWM1IP = 4;
    IEC5bits.PWM1IE = 1;
    
    /* Independent PWM ADC Triggering */
    TRIG1 = 0; /* Point at which the ADC module is to be
    triggered by primary PWM */
    TRGCON1bits.TRGDIV = 0; /* Trigger output divider set to trigger ADC on
    every trigger match event */
    TRGCON1bits.TRGSTRT = 0; /* First ADC trigger event occurs after four
    trigger match events */
    PWMCON1bits.TRGIEN = 1; /* Trigger event generates an interrupt request */
    //while (PWMCON1bits.TRGSTAT == 1); /* Wait for ADC interrupt status change */
    
    /* Intialize the ADC */
	
    AD1CON1bits.SSRCG = 1;      // normal PWM trigger
    AD1CON1bits.SSRC = 0;       // PWM Generator 1 primary trigger compare ends sampling and starts conversion
    
    AD1CON1bits.AD12B = 1;      // 12-bit, 1-channel ADC operation
    AD1CON1bits.ASAM = 1;       // Sampling begins immediately after last conversion; SAMP bit is auto-set
    AD1CON2bits.VCFG = 0;       // AVdd - AVss
    AD1CON3bits.ADCS = 2;       // 3 ? TCY = TAD
    AD1CHS0bits.CH0SA = 0;      // Channel 0 positive input is AN0
    AD1CHS0bits.CH0NA = 0;      // Channel 0 negative input is VREFL
    AD1CON2bits.CHPS = 0;       // Converts CH0
    
    IFS0bits.AD1IF = 0;         // clear Interrupt Flag
    IPC3bits.AD1IP = 7;         // Interrupt is Priority 7
    IEC0bits.AD1IE = 1;         // enable Interrupt
    
	
	AD1CON1bits.ADON = 1;             // Start the ADC module //	
    
    /* Enable PWM Module */
    PTCON = 0x8000;

    T1CON = 0;            // Clear Timer 1 configuration
    T1CONbits.TCKPS = 1;  // Set timer 1 prescaler (0=1:1, 1=1:8, 2=1:64, 3=1:256)
    PR1 = 20000;          // Set Timer 1 period (max value is 65535)
    _T1IP = 1;            // Set Timer 1 interrupt priority
    _T1IF = 0;            // Clear Timer 1 interrupt flag
    _T1IE = 1;            // Enable Timer 1 interrupt
    T1CONbits.TON = 1;    // Turn on Timer 1

    INTCON2bits.GIE = 1;

      while(1) {

        LATB = 0xFFFF;
        LATB = 0x0000;
        __delay_ms(200);
        LATB = 0x0000;
        __delay_ms(400);

      }

    return (EXIT_SUCCESS);
}

void __attribute__((__interrupt__, __auto_psv__)) _T1Interrupt(void) {
 7c6:	80 1f 78    	mov.w     w0, [w15++]
 7c8:	84 9f be    	mov.d     w4, [w15++]
 7ca:	86 1f 78    	mov.w     w6, [w15++]
 7cc:	32 00 f8    	push      0x32
 7ce:	10 00 20    	mov.w     #0x1, w0
 7d0:	90 01 88    	mov.w     w0, 0x32
 7d2:	00 00 00    	nop       
 7d4:	00 00 fa    	lnk       #0x0

000007d6 <.LSM16>:
    // Clear Timer 1 interrupt flag
    _T1IF = 0;
 7d6:	00 68 a9    	bclr.b    0x800, #0x3

000007d8 <.LSM17>:

    // Toggle LED on RD1
    _LATB6 = 1 - _LATB6;
 7d8:	a4 70 80    	mov.w     0xe14, w4
 7da:	46 22 de    	lsr.w     w4, #0x6, w4
 7dc:	61 42 62    	and.b     w4, #0x1, w4
 7de:	15 c0 b3    	mov.b     #0x1, w5
 7e0:	04 c2 52    	sub.b     w5, w4, w4
 7e2:	61 42 62    	and.b     w4, #0x1, w4
 7e4:	04 82 fb    	ze        w4, w4
 7e6:	61 02 62    	and.w     w4, #0x1, w4
 7e8:	46 22 dd    	sl.w      w4, #0x6, w4
 7ea:	a6 70 80    	mov.w     0xe14, w6
 7ec:	f5 fb 2f    	mov.w     #0xffbf, w5
 7ee:	85 02 63    	and.w     w6, w5, w5
 7f0:	05 02 72    	ior.w     w4, w5, w4
 7f2:	a4 70 88    	mov.w     w4, 0xe14

000007f4 <.LSM18>:
}
 7f4:	00 80 fa    	ulnk      
 7f6:	32 00 f9    	pop       0x32
 7f8:	4f 03 78    	mov.w     [--w15], w6
 7fa:	4f 02 be    	mov.d     [--w15], w4
 7fc:	4f 00 78    	mov.w     [--w15], w0
 7fe:	00 40 06    	retfie    

00000800 <__PWM1Interrupt>:

void __attribute__((__interrupt__,no_auto_psv)) _PWM1Interrupt() {
 800:	36 00 f8    	push      0x36
 802:	80 9f be    	mov.d     w0, [w15++]
 804:	82 9f be    	mov.d     w2, [w15++]
 806:	84 9f be    	mov.d     w4, [w15++]
 808:	86 9f be    	mov.d     w6, [w15++]
 80a:	00 00 fa    	lnk       #0x0

0000080c <.LSM20>:
    // Clear Timer 1 interrupt flag
    IFS5bits.PWM1IF = 0; //Clear Flag for next interrupt
 80c:	0b c8 a9    	bclr.b    0x80b, #0x6

0000080e <.LSM21>:
    
    if (counter < 10000) {
 80e:	05 90 80    	mov.w     0x1200, w5
 810:	f4 70 22    	mov.w     #0x270f, w4
 812:	84 8f 52    	sub.w     w5, w4, [w15]
 814:	04 00 3e    	bra       GTU, 0x81e <.L5>

00000816 <.LSM22>:
        counter++;
 816:	04 90 80    	mov.w     0x1200, w4
 818:	04 02 e8    	inc.w     w4, w4
 81a:	04 90 88    	mov.w     w4, 0x1200
 81c:	02 00 37    	bra       0x822

0000081e <.L5>:
    } else {
        counter = 0;
 81e:	00 02 eb    	clr.w     w4
 820:	04 90 88    	mov.w     w4, 0x1200

00000822 <.L6>:
    }
    // Toggle LED on RD1
    //_LATB6 = 1 - _LATB6;
    DC = 5000+4900*sin(2*3.1415*(double)counter/10000);
 822:	04 90 80    	mov.w     0x1200, w4
 824:	05 00 20    	mov.w     #0x0, w5
 826:	04 00 be    	mov.d     w4, w0
 828:	1a fe 07    	rcall     0x45e
 82a:	00 02 be    	mov.d     w0, w4
 82c:	62 e5 20    	mov.w     #0xe56, w2
 82e:	93 0c 24    	mov.w     #0x40c9, w3
 830:	04 00 be    	mov.d     w4, w0
 832:	6a fe 07    	rcall     0x508 <___mulsf3>
 834:	00 02 be    	mov.d     w0, w4
 836:	02 00 24    	mov.w     #0x4000, w2
 838:	c3 61 24    	mov.w     #0x461c, w3
 83a:	04 00 be    	mov.d     w4, w0
 83c:	aa fd 07    	rcall     0x392 <___divsf3>
 83e:	00 02 be    	mov.d     w0, w4
 840:	04 00 be    	mov.d     w4, w0
 842:	96 fe 07    	rcall     0x570 <_sinf>
 844:	00 02 be    	mov.d     w0, w4
 846:	02 00 22    	mov.w     #0x2000, w2
 848:	93 59 24    	mov.w     #0x4599, w3
 84a:	04 00 be    	mov.d     w4, w0
 84c:	5d fe 07    	rcall     0x508 <___mulsf3>
 84e:	00 02 be    	mov.d     w0, w4
 850:	02 00 24    	mov.w     #0x4000, w2
 852:	c3 59 24    	mov.w     #0x459c, w3
 854:	04 00 be    	mov.d     w4, w0
 856:	40 fd 07    	rcall     0x2d8 <___addsf3>
 858:	00 02 be    	mov.d     w0, w4
 85a:	14 90 88    	mov.w     w4, 0x1202
 85c:	25 90 88    	mov.w     w5, 0x1204

0000085e <.LSM25>:
    DC = 7500;
 85e:	04 00 26    	mov.w     #0x6000, w4
 860:	a5 5e 24    	mov.w     #0x45ea, w5
 862:	14 90 88    	mov.w     w4, 0x1202
 864:	25 90 88    	mov.w     w5, 0x1204

00000866 <.LSM26>:
  //  PDC1 = DC;//200;//counter;//
  //  PDC2 = PDC1 = DC;
}
 866:	00 80 fa    	ulnk      
 868:	4f 03 be    	mov.d     [--w15], w6
 86a:	4f 02 be    	mov.d     [--w15], w4
 86c:	4f 01 be    	mov.d     [--w15], w2
 86e:	4f 00 be    	mov.d     [--w15], w0
 870:	36 00 f9    	pop       0x36
 872:	00 40 06    	retfie    

00000874 <__AD1Interrupt>:

// current control
void __attribute__((__interrupt__, no_auto_psv)) _AD1Interrupt() {
 874:	36 00 f8    	push      0x36
 876:	80 9f be    	mov.d     w0, [w15++]
 878:	82 9f be    	mov.d     w2, [w15++]
 87a:	84 9f be    	mov.d     w4, [w15++]
 87c:	86 9f be    	mov.d     w6, [w15++]
 87e:	88 9f be    	mov.d     w8, [w15++]
 880:	8a 9f be    	mov.d     w10, [w15++]
 882:	12 00 fa    	lnk       #0x12

00000884 <.LSM28>:
	int channel0Result;
	
	IFS0bits.AD1IF = 0;              // Clear ADC Interrupt Flag 
 884:	01 a8 a9    	bclr.b    0x801, #0x5

00000886 <.LSM29>:
//	ADSTATbits.P0RDY = 0;           // Clear the ADSTAT bits 
	channel0Result = ADC1BUF0;       // Get the conversion result 
 886:	04 18 80    	mov.w     0x300, w4
 888:	04 0f 78    	mov.w     w4, [w14]

0000088a <.LSM30>:

	// Update the Duty cycle with value read from AN0 
	//   PDC value will be such that 7F >= PDC1 >= 3F0 
	//_LATB6 = 1 - _LATB6;
    // ADC von 0 bis 4096
    // i_ist: 0,1 Ohm -> 0,5 A -> G=10X -> 0,5V -> 2,5V - 0,5V (2V -> 2500) bis 2,5V + 0,5V (3V -> 3700) 2,5V -> 3100
	
    // VSM Vollbrcke Platine:
    // i_ist: 0,05 Ohm * 1A * 10 -> 0,500 V -> 3V -> (Vcc = 3,3V) 3258
    // i_ist: 0,05 Ohm * 2A * 10 -> 1,0 V
    //PDC1 = PDC2 = channel0Result; //(channel0Result >= 0x03F0) ? 0x03F0 : ((channel0Result <= 0x007F) ? 0x007F : channel0Result);
    double Kp = 0.1;
 88a:	d4 cc 2c    	mov.w     #0xcccd, w4
 88c:	c5 dc 23    	mov.w     #0x3dcc, w5
 88e:	14 07 98    	mov.w     w4, [w14+2]
 890:	25 07 98    	mov.w     w5, [w14+4]

00000892 <.LSM31>:
    double Ki = 0.1;
 892:	d4 cc 2c    	mov.w     #0xcccd, w4
 894:	c5 dc 23    	mov.w     #0x3dcc, w5
 896:	34 07 98    	mov.w     w4, [w14+6]
 898:	45 07 98    	mov.w     w5, [w14+8]

0000089a <.LSM32>:
    int isoll = 2500;//1860; //2500; //3100+600*sin(2*3.1415*(double)counter/10000); // 0,5 A -> 1000
 89a:	44 9c 20    	mov.w     #0x9c4, w4
 89c:	54 07 98    	mov.w     w4, [w14+10]

0000089e <.LSM33>:
   // int isoll = 2100;
    int iist = channel0Result;  // 0,5 A -> 0,05 V  -> ca. 60
 89e:	1e 02 78    	mov.w     [w14], w4
 8a0:	64 07 98    	mov.w     w4, [w14+12]

000008a2 <.LSM34>:
    int u_k0 = isoll - iist;
 8a2:	de 02 90    	mov.w     [w14+10], w5
 8a4:	6e 02 90    	mov.w     [w14+12], w4
 8a6:	04 82 52    	sub.w     w5, w4, w4
 8a8:	74 07 98    	mov.w     w4, [w14+14]

000008aa <.LSM35>:
    int dc = PDC1 + (Kp + Ki)* (double)u_k0 - Kp*u_k1;
 8aa:	34 61 80    	mov.w     0xc26, w4
 8ac:	05 00 20    	mov.w     #0x0, w5
 8ae:	04 00 be    	mov.d     w4, w0
 8b0:	d6 fd 07    	rcall     0x45e
 8b2:	00 04 be    	mov.d     w0, w8
 8b4:	3e 01 90    	mov.w     [w14+6], w2
 8b6:	ce 01 90    	mov.w     [w14+8], w3
 8b8:	1e 00 90    	mov.w     [w14+2], w0
 8ba:	ae 00 90    	mov.w     [w14+4], w1
 8bc:	0d fd 07    	rcall     0x2d8 <___addsf3>
 8be:	00 02 be    	mov.d     w0, w4
 8c0:	04 05 be    	mov.d     w4, w10
 8c2:	7e 02 90    	mov.w     [w14+14], w4
 8c4:	cf a2 de    	asr.w     w4, #0xf, w5
 8c6:	04 00 be    	mov.d     w4, w0
 8c8:	c7 fd 07    	rcall     0x458
 8ca:	00 02 be    	mov.d     w0, w4
 8cc:	04 01 be    	mov.d     w4, w2
 8ce:	0a 00 be    	mov.d     w10, w0
 8d0:	1b fe 07    	rcall     0x508 <___mulsf3>
 8d2:	00 02 be    	mov.d     w0, w4
 8d4:	04 01 be    	mov.d     w4, w2
 8d6:	08 00 be    	mov.d     w8, w0
 8d8:	ff fc 07    	rcall     0x2d8 <___addsf3>
 8da:	00 02 be    	mov.d     w0, w4
 8dc:	04 04 be    	mov.d     w4, w8
 8de:	34 90 80    	mov.w     0x1206, w4
 8e0:	cf a2 de    	asr.w     w4, #0xf, w5
 8e2:	04 00 be    	mov.d     w4, w0
 8e4:	b9 fd 07    	rcall     0x458
 8e6:	00 02 be    	mov.d     w0, w4
 8e8:	1e 01 90    	mov.w     [w14+2], w2
 8ea:	ae 01 90    	mov.w     [w14+4], w3
 8ec:	04 00 be    	mov.d     w4, w0
 8ee:	0c fe 07    	rcall     0x508 <___mulsf3>
 8f0:	00 02 be    	mov.d     w0, w4
 8f2:	04 01 be    	mov.d     w4, w2
 8f4:	08 00 be    	mov.d     w8, w0
 8f6:	ef fc 07    	rcall     0x2d6 <___subsf3>
 8f8:	00 02 be    	mov.d     w0, w4
 8fa:	04 00 be    	mov.d     w4, w0
 8fc:	8c fd 07    	rcall     0x416 <___fixsfsi>
 8fe:	00 02 be    	mov.d     w0, w4
 900:	04 0f 98    	mov.w     w4, [w14+16]

00000902 <.LSM36>:
    u_k1 = u_k0;
 902:	7e 02 90    	mov.w     [w14+14], w4
 904:	34 90 88    	mov.w     w4, 0x1206

00000906 <.LSM37>:
    PDC1 = PDC2 = dc;
 906:	0e 0a 90    	mov.w     [w14+16], w4
 908:	34 62 88    	mov.w     w4, 0xc46
 90a:	34 62 80    	mov.w     0xc46, w4
 90c:	34 61 88    	mov.w     w4, 0xc26

0000090e <.LSM38>:
    //PDC3 = isoll;
}
 90e:	00 80 fa    	ulnk      
 910:	4f 05 be    	mov.d     [--w15], w10
 912:	4f 04 be    	mov.d     [--w15], w8
 914:	4f 03 be    	mov.d     [--w15], w6
 916:	4f 02 be    	mov.d     [--w15], w4
 918:	4f 01 be    	mov.d     [--w15], w2
 91a:	4f 00 be    	mov.d     [--w15], w0
 91c:	36 00 f9    	pop       0x36
 91e:	00 40 06    	retfie    

00000920 <_controller>:

uint16_t controller(void) {
 920:	00 00 fa    	lnk       #0x0

00000922 <.LSM40>:
    /*Kp = 1;
    Ki = 1;
    isoll = 5000+1000*sin(2*3.1415*(double)counter/2000);
    iist = channel0Result
    dc = PDC1 + (Kp + Ki)*/
} 922:	04 00 78    	mov.w     w4, w0
 924:	00 80 fa    	ulnk      
 926:	00 00 06    	return    

00000928 <_ConfigureOscillator>:
//_FOSCSEL(FNOSC_FRC & IESO_OFF);
// Enable Clock Switching and Configure POSC in XT mode
//_FOSC(FCKSM_CSECMD & OSCIOFNC_OFF & POSCMD_XT);

void ConfigureOscillator(void) {
 928:	00 00 fa    	lnk       #0x0

0000092a <.LSM1>:
    
    // input: 20 MHz crystal FIN
    // output: 100 MHz FPLLO
    
    // 50 MIPS
    CLKDIVbits.PLLPRE = 2;  // N1 = 4 = PLLPRE+2        5 MHz
 92a:	25 3a 80    	mov.w     0x744, w5
 92c:	04 fe 2f    	mov.w     #0xffe0, w4
 92e:	04 82 62    	and.w     w5, w4, w4
 930:	04 10 a0    	bset.w    w4, #0x1
 932:	24 3a 88    	mov.w     w4, 0x744

00000934 <.LSM2>:
    PLLFBDbits.PLLDIV = 38; // M = 40 = PLLDIV+2        200 MHz
 934:	35 3a 80    	mov.w     0x746, w5
 936:	04 e0 2f    	mov.w     #0xfe00, w4
 938:	84 82 62    	and.w     w5, w4, w5
 93a:	64 02 20    	mov.w     #0x26, w4
 93c:	05 02 72    	ior.w     w4, w5, w4
 93e:	34 3a 88    	mov.w     w4, 0x746

00000940 <.LSM3>:
    CLKDIVbits.PLLPOST = 0; // N2 = 2 = 2*(PLLPOST+1)   100 MHz
 940:	24 3a 80    	mov.w     0x744, w4
 942:	04 60 a1    	bclr.w    w4, #0x6
 944:	04 70 a1    	bclr.w    w4, #0x7
 946:	24 3a 88    	mov.w     w4, 0x744

00000948 <.LSM4>:
    
    // 40 MIPS
    CLKDIVbits.PLLPRE = 2;  // N1 = 4 = PLLPRE+2        5 MHz
 948:	25 3a 80    	mov.w     0x744, w5
 94a:	04 fe 2f    	mov.w     #0xffe0, w4
 94c:	04 82 62    	and.w     w5, w4, w4
 94e:	04 10 a0    	bset.w    w4, #0x1
 950:	24 3a 88    	mov.w     w4, 0x744

00000952 <.LSM5>:
    PLLFBDbits.PLLDIV = 30; // M = 30 = PLLDIV+2        160 MHz
 952:	35 3a 80    	mov.w     0x746, w5
 954:	04 e0 2f    	mov.w     #0xfe00, w4
 956:	04 82 62    	and.w     w5, w4, w4
 958:	e4 01 b3    	ior.w     #0x1e, w4
 95a:	34 3a 88    	mov.w     w4, 0x746

0000095c <.LSM6>:
    CLKDIVbits.PLLPOST = 0; // N2 = 2 = 2*(PLLPOST+1)   80 MHz
 95c:	24 3a 80    	mov.w     0x744, w4
 95e:	04 60 a1    	bclr.w    w4, #0x6
 960:	04 70 a1    	bclr.w    w4, #0x7
 962:	24 3a 88    	mov.w     w4, 0x744

00000964 <.LSM7>:
    CLKDIVbits.DOZE = 0;
 964:	24 3a 80    	mov.w     0x744, w4
 966:	04 c0 a1    	bclr.w    w4, #0xc
 968:	04 d0 a1    	bclr.w    w4, #0xd
 96a:	04 e0 a1    	bclr.w    w4, #0xe
 96c:	24 3a 88    	mov.w     w4, 0x744

0000096e <.LSM8>:
    CLKDIVbits.DOZEN = 0;
 96e:	45 67 a9    	bclr.b    0x745, #0x3

00000970 <.LSM9>:
    
    // Initiate Clock Switch to Primary Oscillator with PLL (NOSC=0b011)
    __builtin_write_OSCCONH(0x03);
 970:	36 00 20    	mov.w     #0x3, w6
 972:	84 07 20    	mov.w     #0x78, w4
 974:	a5 09 20    	mov.w     #0x9a, w5
 976:	37 74 20    	mov.w     #0x743, w7
 978:	84 4b 78    	mov.b     w4, [w7]
 97a:	85 4b 78    	mov.b     w5, [w7]
 97c:	86 4b 78    	mov.b     w6, [w7]

0000097e <.LSM10>:
    __builtin_write_OSCCONL(OSCCON | 0x01);
 97e:	14 3a 80    	mov.w     0x742, w4
 980:	04 03 78    	mov.w     w4, w6
 982:	06 00 a0    	bset.w    w6, #0x0
 984:	64 04 20    	mov.w     #0x46, w4
 986:	75 05 20    	mov.w     #0x57, w5
 988:	27 74 20    	mov.w     #0x742, w7
 98a:	84 4b 78    	mov.b     w4, [w7]
 98c:	85 4b 78    	mov.b     w5, [w7]
 98e:	86 4b 78    	mov.b     w6, [w7]

00000990 <.LSM11>:
    // Wait for Clock switch to occur
    while (OSCCONbits.COSC!= 0b011);
 990:	00 00 00    	nop       

00000992 <.L2>:
 992:	15 3a 80    	mov.w     0x742, w5
 994:	04 00 27    	mov.w     #0x7000, w4
 996:	84 82 62    	and.w     w5, w4, w5
 998:	04 00 23    	mov.w     #0x3000, w4
 99a:	84 8f 52    	sub.w     w5, w4, [w15]
 99c:	fa ff 3a    	bra       NZ, 0x992 <.L2>

0000099e <.LSM12>:
    // Wait for PLL to lock
    while (OSCCONbits.LOCK!= 1);
 99e:	00 00 00    	nop       

000009a0 <.L3>:
 9a0:	15 3a 80    	mov.w     0x742, w5
 9a2:	04 02 20    	mov.w     #0x20, w4
 9a4:	04 82 62    	and.w     w5, w4, w4
 9a6:	e0 0f 52    	sub.w     w4, #0x0, [w15]
 9a8:	fb ff 32    	bra       Z, 0x9a0 <.L3>

000009aa <.LSM13>:

 /*   // Initiate Clock Switch to Primary Oscillator with PLL (NOSC=0b011)
    __builtin_write_OSCCONH(0x03);          // Set OSCCONH for clock switch
    __builtin_write_OSCCONL(OSCCON | 0x01); // Start clock switching
    // Wait for Clock switch to occur
    while (OSCCONbits.COSC!= 0b011);
    // Wait for PLL to lock
    while (OSCCONbits.LOCK!= 1);*/
}
 9aa:	00 80 fa    	ulnk      
 9ac:	00 00 06    	return    
Disassembly of section .dinit:

000009ae <.dinit>:
 9ae:	00 12 00    	nop       
 9b0:	08 00 00    	nop       
 9b2:	80 00 00    	nop       
 9b4:	00 10 00    	nop       
 9b6:	00 02 00    	nop       
 9b8:	80 00 00    	nop       
 9ba:	08 12 00    	nop       
 9bc:	02 00 00    	nop       
 9be:	80 00 00    	nop       
 9c0:	00 00 00    	nop       
