/////////////////////////////////////////////////////////////
//
// Saturn project: Artix7 FPGA + Raspberry Pi4 Compute Module
// PCI Express interface from linux on Raspberry pi
// this application uses C code to emulate HPSDR protocol 2 
//
// copyright Laurence Barker November 2021
// licenced under GNU GPL3
//
// incomingDDCspecific.c:
//
// handle handle "DDC specific" message
//
//////////////////////////////////////////////////////////////


#include "threaddata.h"
#include <stdint.h>
#include "IncomingDDCSpecific.h"
#include <errno.h>
#include <stdlib.h>
#include <stddef.h>
#include <unistd.h>
#include <stdio.h>
#include <string.h>
#include "../common/saturnregisters.h"
#include "OutDDCIQ.h"


//
// listener thread for incoming DDC specific packets
//
void *IncomingDDCSpecific(void *arg)                    // listener thread
{
  struct ThreadSocketData *ThreadData;                  // socket etc data for this thread
  struct sockaddr_in addr_from;                         // holds MAC address of source of incoming messages
  uint8_t UDPInBuffer[VDDCSPECIFICSIZE];                // incoming buffer
  struct iovec iovecinst;                               // iovcnt buffer - 1 for each outgoing buffer
  struct msghdr datagram;                               // multiple incoming message header
  ssize_t size;                                             // UDP datagram length
  uint8_t Byte1, Byte2;                                 // received data
  bool Dither, Random;                                  // ADC bits
  bool Enabled, Interleaved;                            // DDC settings
  uint16_t Word, Word2;                                 // 16 bit read value
  EADCSelect ADC = eADC1;                               // ADC to use for a DDC

  ThreadData = (struct ThreadSocketData *)arg;
  ThreadData->Active = true;
  printf("spinning up DDC specific thread with port %d\n", ThreadData->Portid);
  //
  // main processing loop
  //
  while(1)
  {
    memset(&iovecinst, 0, sizeof(struct iovec));
    memset(&datagram, 0, sizeof(datagram));
    iovecinst.iov_base = &UDPInBuffer;                  // set buffer for incoming message number i
    iovecinst.iov_len = VDDCSPECIFICSIZE;
    datagram.msg_iov = &iovecinst;
    datagram.msg_iovlen = 1;
    datagram.msg_name = &addr_from;
    datagram.msg_namelen = sizeof(addr_from);
    size = recvmsg(ThreadData->Socketid, &datagram, 0);         // get one message. If it times out, ges size=-1
    if(size < 0 && errno != EAGAIN)
    {
      perror("recvfrom, DDC Specific");
      return EXIT_FAILURE;
    }
    if(size == VDDCSPECIFICSIZE)
    {
      NewMessageReceived = true;
      printf("DDC specific packet received\n");
      // get ADC details:
      uint8_t adcCount = *(uint8_t*)(UDPInBuffer+4);                   // get ADC count
      SetADCCount(adcCount);
      uint8_t ditherBits = get_uint8(UDPInBuffer, 5);                   // get ADC Dither bits
      uint8_t randomBits = get_uint8(UDPInBuffer, 6);                   // get ADC Random bits
      SetADCOptions(eADC1, false, (bool) (ditherBits & 1),
                    (bool) (randomBits & 1)); // ADC1 settings
      SetADCOptions(eADC2, false, (bool) ((ditherBits >> 1) & 1),
                    (bool) ((randomBits >> 1) & 1)); // ADC2 settings
      
      //
      // main settings for each DDC
      // reuse "dither" for interleaved with next;
      // reuse "random" for DDC enabled.
      // be aware an interleaved "odd" DDC will usually be set to disabled, and we need to revert this!
      //
      Word = *(uint16_t*)(UDPInBuffer + 7);                 // get DDC enables 15:0 (note it is already low byte 1st!)
      for(int i = 0; i < VNUMDDC; i++)
      {
        Enabled = (bool)(Word & 1);                             // get enable state
        Byte1 = get_uint8(UDPInBuffer, i * 6 + 17);                // get ADC for this DDC
        Word2 = get_uint16(UDPInBuffer, i * 6 + 18); // get sample rate for this DDC
        Byte2 = get_uint8(UDPInBuffer, i * 6 + 22);                // get sample size for this DDC
        SetDDCSampleSize(i, Byte2);
        if(Byte1 == 0)
          ADC = eADC1;
        else if(Byte1 == 1)
          ADC = eADC2;
        else if(Byte1 == 2)
          ADC = eTXSamples;
        SetDDCADC(i, ADC);

        Interleaved = false;                                 // assume no synch
        // finally DDC synchronisation: my implementation it seems isn't what the spec intended!
        // check: is DDC1 programmed to sync with DDC0;
        // check: is DDC3 programmed to sync with DDC2;
        // check: is DDC5 programmed to sync with DDC4;
        // check: is DDC7 programmed to sync with DDC6;
        // check: if DDC1 synch to DDC0, enable it;
        // check: if DDC3 synch to DDC2, enable it;
        // check: if DDC5 synch to DDC4, enable it;
        // check: if DDC7 synch to DDC6, enable it;
        // (reuse the Dither variable)
        switch(i)
        {
            case 0:
                Byte1 = *(uint8_t*)(UDPInBuffer + 1363);          // get DDC0 synch
                if (Byte1 == 0b00000010)
                    Interleaved = true;                                // set interleave
                break;

            case 1: 
                Byte1 = *(uint8_t*)(UDPInBuffer + 1363);          // get DDC0 synch
                if (Byte1 == 0b00000010)                          // if synch to DDC1
                    Enabled = true;                                // enable DDC1
                break;

            case 2:
                Byte1 = *(uint8_t*)(UDPInBuffer + 1365);          // get DDC2 synch
                if (Byte1 == 0b00001000)
                    Interleaved = true;                                // set interleave
                break;

            case 3:
                Byte1 = *(uint8_t*)(UDPInBuffer + 1365);          // get DDC2 synch
                if (Byte1 == 0b00001000)                          // if synch to DDC3
                    Enabled = true;                                // enable DDC3
                break;

            case 4:
                Byte1 = *(uint8_t*)(UDPInBuffer + 1367);          // get DDC4 synch
                if (Byte1 == 0b00100000)
                    Interleaved = true;                                // set interleave
                break;
        
            case 5:
                Byte1 = *(uint8_t*)(UDPInBuffer + 1367);          // get DDC4 synch
                if (Byte1 == 0b00100000)                          // if synch to DDC5
                    Enabled = true;                                // enable DDC5
                break;

            case 6:
                Byte1 = *(uint8_t*)(UDPInBuffer + 1369);          // get DDC6 synch
                if (Byte1 == 0b10000000)
                    Interleaved = true;                                // set interleave
                break;

            case 7:
                Byte1 = *(uint8_t*)(UDPInBuffer + 1369);          // get DDC6 synch
                if (Byte1 == 0b10000000)                          // if synch to DDC7
                    Enabled = true;                               // enable DDC7
                break;
            default:
                // VNUMDDC = 10 implies i goes to 9, but cases 8 & 9 aren't handled explicitly
                if (i >= VNUMDDC) {
                  perror("Invalid DDC in IncomingDDCSpecific");
                  exit(1);
                 };
        }
        SetP2SampleRate(i, Enabled, Word2, Interleaved);
        Word = Word >> 1;                                 // move onto next DDC enabled bit
      }
      // now set register, and see if any changes made; reuse Dither again
      Dither = WriteP2DDCRateRegister();
      if (Dither)
        HandlerCheckDDCSettings();
    }
  }
//
// close down thread
//
  close(ThreadData->Socketid);                  // close incoming data socket
  ThreadData->Socketid = 0;
  ThreadData->Active = false;                   // indicate it is closed
  return NULL;
}






