#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb 11 20:34:27 2022
# Process ID: 11368
# Current directory: D:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.runs/adds_axis_adder_0_0_synth_1
# Command line: vivado.exe -log adds_axis_adder_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adds_axis_adder_0_0.tcl
# Log file: D:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.runs/adds_axis_adder_0_0_synth_1/adds_axis_adder_0_0.vds
# Journal file: D:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.runs/adds_axis_adder_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source adds_axis_adder_0_0.tcl -notrace
Command: synth_design -top adds_axis_adder_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 452.215 ; gain = 94.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adds_axis_adder_0_0' [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ip/adds_axis_adder_0_0/synth/adds_axis_adder_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_adder_v1_0' [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:4]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_adder_v1_0_S00_AXIS' [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_S00_AXIS.v:4]
	Parameter ADDER_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter LAST_OFFSET bound to: 32 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '9' to '8' bits. [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_S00_AXIS.v:106]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '9' to '8' bits. [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_S00_AXIS.v:144]
INFO: [Synth 8-6155] done synthesizing module 'axis_adder_v1_0_S00_AXIS' (1#1) [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_adder_v1_0_M00_AXIS' [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_M00_AXIS.v:4]
	Parameter ADDER_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter LAST_OFFSET bound to: 32 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '9' to '8' bits. [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_M00_AXIS.v:106]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '9' to '8' bits. [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_M00_AXIS.v:144]
INFO: [Synth 8-6155] done synthesizing module 'axis_adder_v1_0_M00_AXIS' (2#1) [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_adder' [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/src/axis_adder.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_adder' (3#1) [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/src/axis_adder.v:23]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_adder_v1_0 does not have driver. [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axis_adder_v1_0' (4#1) [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'adds_axis_adder_0_0' (5#1) [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ip/adds_axis_adder_0_0/synth/adds_axis_adder_0_0.v:57]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_adder_v1_0 has unconnected port s00_axis_tstrb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 506.547 ; gain = 149.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[31] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[30] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[29] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[28] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[27] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[26] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[25] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[24] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[23] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[22] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[21] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[20] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[19] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[18] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[17] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[16] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[15] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[14] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[13] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[12] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[11] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[10] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[9] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[8] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[7] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[6] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
WARNING: [Synth 8-3295] tying undriven pin axis_adder_v1_0_M00_AXIS_inst:input_axis_tdata[5] to constant 0 [d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ipshared/c446/hdl/axis_adder_v1_0.v:67]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 506.547 ; gain = 149.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 506.547 ; gain = 149.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.507 . Memory (MB): peak = 880.004 ; gain = 3.625
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 880.004 ; gain = 522.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 880.004 ; gain = 522.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:31 . Memory (MB): peak = 880.004 ; gain = 522.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:32 . Memory (MB): peak = 880.004 ; gain = 522.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_adder_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module axis_adder_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module axis_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design adds_axis_adder_0_0 has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "inst/axis_adder_v1_0_M00_AXIS_inst/mem_reg" due to constant propagation. Old ram width 33 bits, new ram width 33 bits.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[31]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[30]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[29]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[28]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[27]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[26]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[25]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[24]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[23]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[22]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[21]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[20]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[19]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[18]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[17]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[16]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[15]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[14]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[13]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[12]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[11]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[10]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[9]) is unused and will be removed from module adds_axis_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axis_adder_v1_0_S00_AXIS_inst/output_axis_reg_reg[8]) is unused and will be removed from module adds_axis_adder_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:33 . Memory (MB): peak = 880.004 ; gain = 522.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_adder_v1_0_S00_AXIS: | mem_reg    | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_adder_v1_0_M00_AXIS: | mem_reg    | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:47 . Memory (MB): peak = 884.043 ; gain = 526.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:48 . Memory (MB): peak = 884.191 ; gain = 526.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_adder_v1_0_S00_AXIS: | mem_reg    | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axis_adder_v1_0_M00_AXIS: | mem_reg    | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:48 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     2|
|2     |LUT1       |     3|
|3     |LUT2       |     8|
|4     |LUT3       |    14|
|5     |LUT4       |    13|
|6     |LUT5       |    10|
|7     |LUT6       |    36|
|8     |RAMB18E1_1 |     2|
|9     |FDRE       |    72|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   160|
|2     |  inst                            |axis_adder_v1_0          |   160|
|3     |    axis_adder_inst               |axis_adder               |     6|
|4     |    axis_adder_v1_0_M00_AXIS_inst |axis_adder_v1_0_M00_AXIS |    79|
|5     |    axis_adder_v1_0_S00_AXIS_inst |axis_adder_v1_0_S00_AXIS |    75|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 894.484 ; gain = 537.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 894.484 ; gain = 163.664
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:50 . Memory (MB): peak = 894.484 ; gain = 537.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:55 . Memory (MB): peak = 905.797 ; gain = 559.961
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.runs/adds_axis_adder_0_0_synth_1/adds_axis_adder_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 905.797 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.srcs/sources_1/bd/adds/ip/adds_axis_adder_0_0/adds_axis_adder_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/RISC-V/Pynq_Proj/Projects/Yun/yun_repo/PYNQ-adder/boards/Pynq-Z1/adds/adds/adds.runs/adds_axis_adder_0_0_synth_1/adds_axis_adder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adds_axis_adder_0_0_utilization_synth.rpt -pb adds_axis_adder_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 905.797 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 11 20:36:43 2022...
