{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622854132092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622854132098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:48:51 2021 " "Processing started: Fri Jun 04 17:48:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622854132098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854132098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Design_Project -c ECE_272_Design_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Design_Project -c ECE_272_Design_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854132098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622854132657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622854132657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../SystemVerilog/synchronizer.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/shiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "../SystemVerilog/ShiftRegister.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/ShiftRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/sevseg display decorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/sevseg display decorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevSegDecoder " "Found entity 1: sevSegDecoder" {  } { { "../SystemVerilog/SevSeg Display Decorder.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/SevSeg Display Decorder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/roll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/roll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Roll " "Found entity 1: Roll" {  } { { "../SystemVerilog/Roll.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Roll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/prng.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/prng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prng " "Found entity 1: prng" {  } { { "../SystemVerilog/PRNG.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/PRNG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../SystemVerilog/Mux2.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/modulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/modulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../SystemVerilog/modulator.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/modulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/displaycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "../SystemVerilog/DisplayController.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/dicemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/dicemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DiceMachine " "Found entity 1: DiceMachine" {  } { { "../SystemVerilog/DiceMachine.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "../SystemVerilog/DFlipFlop.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DFlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../SystemVerilog/Counter.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece_272_design_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ece_272_design_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_272_Design_Project " "Found entity 1: ECE_272_Design_Project" {  } { { "ECE_272_Design_Project.bdf" "" { Schematic "D:/GitHub/School/ECE-271-Design-Project/Quartus/ECE_272_Design_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE_272_Design_Project " "Elaborating entity \"ECE_272_Design_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622854140114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiceMachine DiceMachine:inst " "Elaborating entity \"DiceMachine\" for hierarchy \"DiceMachine:inst\"" {  } { { "ECE_272_Design_Project.bdf" "inst" { Schematic "D:/GitHub/School/ECE-271-Design-Project/Quartus/ECE_272_Design_Project.bdf" { { 96 368 552 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator DiceMachine:inst\|modulator:CM " "Elaborating entity \"modulator\" for hierarchy \"DiceMachine:inst\|modulator:CM\"" {  } { { "../SystemVerilog/DiceMachine.sv" "CM" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter DiceMachine:inst\|modulator:CM\|counter:count " "Elaborating entity \"counter\" for hierarchy \"DiceMachine:inst\|modulator:CM\|counter:count\"" {  } { { "../SystemVerilog/modulator.sv" "count" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/modulator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Counter.sv(9) " "Verilog HDL assignment warning at Counter.sv(9): truncated value with size 32 to match size of target (24)" {  } { { "../SystemVerilog/Counter.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622854140118 "|ECE_272_Design_Project|DiceMachine:inst|modulator:CM|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync DiceMachine:inst\|modulator:CM\|sync:SYNC " "Elaborating entity \"sync\" for hierarchy \"DiceMachine:inst\|modulator:CM\|sync:SYNC\"" {  } { { "../SystemVerilog/modulator.sv" "SYNC" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/modulator.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Roll DiceMachine:inst\|Roll:RF " "Elaborating entity \"Roll\" for hierarchy \"DiceMachine:inst\|Roll:RF\"" {  } { { "../SystemVerilog/DiceMachine.sv" "RF" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister DiceMachine:inst\|Roll:RF\|ShiftRegister:SR " "Elaborating entity \"ShiftRegister\" for hierarchy \"DiceMachine:inst\|Roll:RF\|ShiftRegister:SR\"" {  } { { "../SystemVerilog/Roll.sv" "SR" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Roll.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prng DiceMachine:inst\|prng:PRNG " "Elaborating entity \"prng\" for hierarchy \"DiceMachine:inst\|prng:PRNG\"" {  } { { "../SystemVerilog/DiceMachine.sv" "PRNG" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser DiceMachine:inst\|parser:P " "Elaborating entity \"parser\" for hierarchy \"DiceMachine:inst\|parser:P\"" {  } { { "../SystemVerilog/DiceMachine.sv" "P" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(4) " "Verilog HDL assignment warning at parser.sv(4): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622854140129 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(5) " "Verilog HDL assignment warning at parser.sv(5): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622854140129 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(6) " "Verilog HDL assignment warning at parser.sv(6): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622854140129 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(7) " "Verilog HDL assignment warning at parser.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622854140130 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(8) " "Verilog HDL assignment warning at parser.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622854140130 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(9) " "Verilog HDL assignment warning at parser.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622854140130 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DiceMachine:inst\|DisplayController:DC0 " "Elaborating entity \"DisplayController\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\"" {  } { { "../SystemVerilog/DiceMachine.sv" "DC0" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegDecoder DiceMachine:inst\|DisplayController:DC0\|sevSegDecoder:SSD " "Elaborating entity \"sevSegDecoder\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\|sevSegDecoder:SSD\"" {  } { { "../SystemVerilog/DisplayController.sv" "SSD" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 DiceMachine:inst\|DisplayController:DC0\|mux2:Mux " "Elaborating entity \"mux2\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\|mux2:Mux\"" {  } { { "../SystemVerilog/DisplayController.sv" "Mux" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DiceMachine:inst\|DisplayController:DC0\|DFlipFlop:DFF " "Elaborating entity \"DFlipFlop\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\|DFlipFlop:DFF\"" {  } { { "../SystemVerilog/DisplayController.sv" "DFF" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140134 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Mod0\"" {  } { { "../SystemVerilog/parser.sv" "Mod0" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 4 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Div0\"" {  } { { "../SystemVerilog/parser.sv" "Div0" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Mod1\"" {  } { { "../SystemVerilog/parser.sv" "Mod1" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Div1\"" {  } { { "../SystemVerilog/parser.sv" "Div1" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Mod2\"" {  } { { "../SystemVerilog/parser.sv" "Mod2" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Div2\"" {  } { { "../SystemVerilog/parser.sv" "Div2" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Mod3\"" {  } { { "../SystemVerilog/parser.sv" "Mod3" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Div3\"" {  } { { "../SystemVerilog/parser.sv" "Div3" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Mod4\"" {  } { { "../SystemVerilog/parser.sv" "Mod4" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Div4\"" {  } { { "../SystemVerilog/parser.sv" "Div4" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DiceMachine:inst\|parser:P\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DiceMachine:inst\|parser:P\|Mod5\"" {  } { { "../SystemVerilog/parser.sv" "Mod5" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854140320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1622854140320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiceMachine:inst\|parser:P\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DiceMachine:inst\|parser:P\|lpm_divide:Mod0\"" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiceMachine:inst\|parser:P\|lpm_divide:Mod0 " "Instantiated megafunction \"DiceMachine:inst\|parser:P\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140368 ""}  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622854140368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiceMachine:inst\|parser:P\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DiceMachine:inst\|parser:P\|lpm_divide:Div0\"" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiceMachine:inst\|parser:P\|lpm_divide:Div0 " "Instantiated megafunction \"DiceMachine:inst\|parser:P\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140541 ""}  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622854140541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiceMachine:inst\|parser:P\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DiceMachine:inst\|parser:P\|lpm_divide:Div1\"" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiceMachine:inst\|parser:P\|lpm_divide:Div1 " "Instantiated megafunction \"DiceMachine:inst\|parser:P\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140601 ""}  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622854140601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rtl " "Found entity 1: lpm_divide_rtl" {  } { { "db/lpm_divide_rtl.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/lpm_divide_rtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_4ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiceMachine:inst\|parser:P\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"DiceMachine:inst\|parser:P\|lpm_divide:Div2\"" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiceMachine:inst\|parser:P\|lpm_divide:Div2 " "Instantiated megafunction \"DiceMachine:inst\|parser:P\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140700 ""}  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622854140700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/lpm_divide_ttl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/sign_div_unsign_vlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ie " "Found entity 1: alt_u_div_8ie" {  } { { "db/alt_u_div_8ie.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_8ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiceMachine:inst\|parser:P\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"DiceMachine:inst\|parser:P\|lpm_divide:Div3\"" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiceMachine:inst\|parser:P\|lpm_divide:Div3 " "Instantiated megafunction \"DiceMachine:inst\|parser:P\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140801 ""}  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622854140801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DiceMachine:inst\|parser:P\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"DiceMachine:inst\|parser:P\|lpm_divide:Div4\"" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854140907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DiceMachine:inst\|parser:P\|lpm_divide:Div4 " "Instantiated megafunction \"DiceMachine:inst\|parser:P\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622854140908 ""}  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622854140908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/lpm_divide_9vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_0le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622854140992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854140992 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622854141260 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../SystemVerilog/DFlipFlop.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DFlipFlop.sv" 11 -1 0 } } { "../SystemVerilog/PRNG.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/PRNG.sv" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622854141278 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622854141278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622854141541 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622854141967 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_10~6 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_10~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_5_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_5_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_5_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_13~6 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_13~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_15~6 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_15~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_16_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_3~6 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_3~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod4\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_16_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod5\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_5~6 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod5\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|op_5~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod5\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod5\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""} { "Info" "ISCL_SCL_CELL_NAME" "DiceMachine:inst\|parser:P\|lpm_divide:Mod5\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"DiceMachine:inst\|parser:P\|lpm_divide:Mod5\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_16_result_int\[0\]~8" { Text "D:/GitHub/School/ECE-271-Design-Project/Quartus/db/alt_u_div_uhe.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1622854141974 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1622854141974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622854142111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622854142111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1593 " "Implemented 1593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622854142185 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622854142185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1532 " "Implemented 1532 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622854142185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622854142185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622854142200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:49:02 2021 " "Processing ended: Fri Jun 04 17:49:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622854142200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622854142200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622854142200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622854142200 ""}
