
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.0.38.1
Mapped on: Fri Jun 21 14:59:18 2024

Design Information
------------------

Command line:   map -i sin_test_sin_test_syn.udb -pdc D:/Facultad ITBA/Ano
     5/Cuatrimestre
     1/E4/TPs-G1_E4/TP3/Laticce/8bits/sin_test/source/sin_test/sin_test.pdc -o
     sin_test_sin_test_map.udb -mp sin_test_sin_test.mrp -hierrpt -gui -msgset
     D:/Facultad ITBA/Ano 5/Cuatrimestre
     1/E4/TPs-G1_E4/TP3/Laticce/8bits/sin_test/promote.xml

Design Summary
--------------

   Number of slice registers: 145 out of  5280 (3%)
   Number of I/O registers:      3 out of   117 (3%)
   Number of LUT4s:           2625 out of  5280 (50%)
      Number of logic LUT4s:             2519
      Number of replicated LUT4s:          2
      Number of ripple logic:             52 (104 LUT4s)
   Number of IO sites used:   9 out of 39 (23%)
      Number of IO sites used for general PIO: 9
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 9 out of 36 (25%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 9 out of 39 (23%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 112 loads, 112 rising, 0 falling (Driver: Port gpio_20)
   Number of Clock Enables:  8
      Net sine_gen.n604538: 11 loads, 11 SLICEs
      Net sine_gen.n602626: 11 loads, 11 SLICEs
      Net sine_gen.n604575: 14 loads, 14 SLICEs
      Net sine_gen.n604214: 3 loads, 3 SLICEs
      Net sine_gen.n604532: 24 loads, 24 SLICEs
      Net sine_gen.n602685: 11 loads, 11 SLICEs
      Net en: 3 loads, 0 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net sine_gen.n604536: 1 loads, 1 SLICEs
   Number of LSRs:  2
      Net sine_gen.n604821: 24 loads, 24 SLICEs
      Net en_gen_inst.n589947: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net address[4]: 775 loads
      Net address[5]: 711 loads
      Net address[3]: 503 loads
      Net address[6]: 481 loads
      Net address[2]: 448 loads
      Net address[1]: 418 loads
      Net address[0]: 351 loads
      Net address[7]: 343 loads
      Net address[8]: 159 loads
      Net address[9]: 131 loads





   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| gpio_20             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vc_gnd              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vc_p                | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vb_gnd              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Vb_p                | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Va_gnd              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Va_p                | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| gpio_36             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| gpio_28             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

ASIC Components
---------------

Instance Name: Vb_p_i1

                                    Page 2





ASIC Components (cont)
----------------------
         Type: IOLOGIC
Instance Name: Va_p_i0
         Type: IOLOGIC
Instance Name: Vc_p_i2
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 2
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 3 secs
   Total REAL Time: 4 secs
   Peak Memory Usage: 106 MB
Checksum -- map: 43b5ffa9f53609d36211308ab712a21bbdbbb8bc







































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
