# single-cycle-riscv
Design and implementation of a single-cycle RISC-V processor in verilog, supporting the RV32I ISA
