{"top":"global.matmul_unroll2_chaining",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["mul_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.mul_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_mul_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["mul_stencil_op_hcompute_mul_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.mul_stencil_op_hcompute_mul_stencil_write.0","inner_compute$const_p0__391.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_mul_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["mul_stencil_op_hcompute_mul_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.mul_stencil_op_hcompute_mul_stencil_1_write.0","inner_compute$const_p0__395.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_mul_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_2_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_2_read",["Array",2,["Array",16,"BitIn"]]],
          ["mul_stencil_op_hcompute_mul_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["mul_stencil_op_hcompute_mul_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_403_405_406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_mul_stencil_1_404_405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403.out","inner_compute$add_403_405_406.in0"],
          ["inner_compute$add_mul_stencil_1_404_405.out","inner_compute$add_403_405_406.in1"],
          ["self.mul_stencil_op_hcompute_mul_stencil_2_write.0","inner_compute$add_403_405_406.out"],
          ["self.mul_stencil_op_hcompute_mul_stencil_2_read.0","inner_compute$add_mul_stencil_1_404_405.in0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404.out","inner_compute$add_mul_stencil_1_404_405.in1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_2_read.0","inner_compute$mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_2_read.0","inner_compute$mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403.in1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_2_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_2_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_mul_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_3_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_3_read",["Array",2,["Array",16,"BitIn"]]],
          ["mul_stencil_op_hcompute_mul_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["mul_stencil_op_hcompute_mul_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_423_425_426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_mul_stencil_2_424_425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423.out","inner_compute$add_423_425_426.in0"],
          ["inner_compute$add_mul_stencil_2_424_425.out","inner_compute$add_423_425_426.in1"],
          ["self.mul_stencil_op_hcompute_mul_stencil_3_write.0","inner_compute$add_423_425_426.out"],
          ["self.mul_stencil_op_hcompute_mul_stencil_3_read.0","inner_compute$add_mul_stencil_2_424_425.in0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424.out","inner_compute$add_mul_stencil_2_424_425.in1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_3_read.0","inner_compute$mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_3_read.0","inner_compute$mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423.in1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_3_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424.in0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_3_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_mul_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mul_stencil.0"]
        ]
      },
      "hcompute_mul_stencil":{
        "type":["Record",[
          ["out_mul_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_mul_stencil","const_p0__391.out"]
        ]
      },
      "hcompute_mul_stencil_1":{
        "type":["Record",[
          ["out_mul_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_mul_stencil","const_p0__395.out"]
        ]
      },
      "hcompute_mul_stencil_2":{
        "type":["Record",[
          ["out_mul_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_hw_kernel_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_mul_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_403_405_406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_mul_stencil_1_404_405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403.out","add_403_405_406.in0"],
          ["add_mul_stencil_1_404_405.out","add_403_405_406.in1"],
          ["self.out_mul_stencil","add_403_405_406.out"],
          ["self.in2_mul_stencil.0","add_mul_stencil_1_404_405.in0"],
          ["mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404.out","add_mul_stencil_1_404_405.in1"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403.in0"],
          ["self.in1_hw_kernel_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_hw_kernel_global_wrapper_stencil_1_403.in1"],
          ["self.in0_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404.in0"],
          ["self.in1_hw_kernel_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_hw_kernel_global_wrapper_stencil_2_404.in1"]
        ]
      },
      "hcompute_mul_stencil_3":{
        "type":["Record",[
          ["out_mul_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_hw_kernel_global_wrapper_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_mul_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_423_425_426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_mul_stencil_2_424_425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423.out","add_423_425_426.in0"],
          ["add_mul_stencil_2_424_425.out","add_423_425_426.in1"],
          ["self.out_mul_stencil","add_423_425_426.out"],
          ["self.in2_mul_stencil.0","add_mul_stencil_2_424_425.in0"],
          ["mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424.out","add_mul_stencil_2_424_425.in1"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423.in0"],
          ["self.in1_hw_kernel_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_3_hw_kernel_global_wrapper_stencil_3_423.in1"],
          ["self.in0_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424.in0"],
          ["self.in1_hw_kernel_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_4_hw_kernel_global_wrapper_stencil_4_424.in1"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_mul_stencil_2_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_mul_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_mul_stencil_3_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_mul_stencil_3_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7],"cycle_stride":[8,128],"delay":[0],"dimensionality":2,"extent":[16,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[2,128],"dimensionality":2,"extent":[64,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[64,1024],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[2055],"cycle_stride":[8,128],"delay":[0],"dimensionality":2,"extent":[16,16],"mode":[0],"read_data_starting_addr":[256],"read_data_stride":[1,0],"write_data_starting_addr":[256],"write_data_stride":[1,16]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2048],"cycle_stride":[2,128],"dimensionality":2,"extent":[64,16],"write_data_starting_addr":[1024],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[64,1024],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[256],"read_data_stride":[1,16],"write_data_starting_addr":[256],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,16],"read_data_starting_addr":[1024],"read_data_stride":[0,1,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[8],"cycle_stride":[8,128],"delay":[0],"dimensionality":2,"extent":[16,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[2,128],"dimensionality":2,"extent":[64,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[64,1024],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,16],"read_data_starting_addr":[0],"read_data_stride":[0,1,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[2056],"cycle_stride":[8,128],"delay":[0],"dimensionality":2,"extent":[16,16],"mode":[0],"read_data_starting_addr":[256],"read_data_stride":[1,0],"write_data_starting_addr":[256],"write_data_stride":[1,16]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[2049],"cycle_stride":[2,128],"dimensionality":2,"extent":[64,16],"write_data_starting_addr":[1024],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[64,1024],"dimensionality":2,"extent":[16,16],"read_data_starting_addr":[256],"read_data_stride":[1,16],"write_data_starting_addr":[256],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,16],"read_data_starting_addr":[1024],"read_data_stride":[0,1,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_mul_stencil_2_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_mul_stencil_2_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_mul_stencil_3_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_mul_stencil_3_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","ub_hw_input_global_wrapper_stencil_BANK_0.chain_data_in_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","ub_hw_input_global_wrapper_stencil_BANK_2.chain_data_in_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_mul_stencil_2_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_mul_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_mul_stencil_3_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_mul_stencil_3_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_hw_kernel_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7],"cycle_stride":[8,64],"delay":[0],"dimensionality":2,"extent":[4,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[2,64],"dimensionality":2,"extent":[16,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[4,16,1024],"dimensionality":3,"extent":[4,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[39],"cycle_stride":[8,64],"delay":[0],"dimensionality":2,"extent":[4,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[2,64],"dimensionality":2,"extent":[16,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[4,16,1024],"dimensionality":3,"extent":[4,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[8],"cycle_stride":[8,64],"delay":[0],"dimensionality":2,"extent":[4,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[2,64],"dimensionality":2,"extent":[16,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[4,16,1024],"dimensionality":3,"extent":[4,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[40],"cycle_stride":[8,64],"delay":[0],"dimensionality":2,"extent":[4,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[33],"cycle_stride":[2,64],"dimensionality":2,"extent":[16,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[4,16,1024],"dimensionality":3,"extent":[4,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,4,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_mul_stencil_2_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_mul_stencil_2_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_mul_stencil_3_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_mul_stencil_3_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_3.rst_n"]
        ]
      },
      "matmul_unroll2_chaining":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "mul_stencil":{
            "modref":"global.mul_stencil_ub"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U21"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U20"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U22"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U16"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,128]}},"mode":"lake"}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U15"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U17"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U12"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[36864],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U11"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U13"
          },
          "op_hcompute_mul_stencil":{
            "modref":"global.cu_op_hcompute_mul_stencil"
          },
          "op_hcompute_mul_stencil_1":{
            "modref":"global.cu_op_hcompute_mul_stencil_1"
          },
          "op_hcompute_mul_stencil_2":{
            "modref":"global.cu_op_hcompute_mul_stencil_2"
          },
          "op_hcompute_mul_stencil_3":{
            "modref":"global.cu_op_hcompute_mul_stencil_3"
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","_U18.in"],
          ["self.clk","_U23.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U23.in"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_mul_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_2_read","hw_input_global_wrapper_stencil.op_hcompute_mul_stencil_2_read"],
          ["op_hcompute_mul_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_mul_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_mul_stencil_3_read"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_mul_stencil_2.hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_2_read","hw_kernel_global_wrapper_stencil.op_hcompute_mul_stencil_2_read"],
          ["op_hcompute_mul_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_mul_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_mul_stencil_3_read"],
          ["self.reset","hw_kernel_global_wrapper_stencil.reset"],
          ["self.clk","mul_stencil.clk"],
          ["op_hcompute_hw_output_stencil.mul_stencil_op_hcompute_hw_output_stencil_read","mul_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_mul_stencil_1.mul_stencil_op_hcompute_mul_stencil_1_write","mul_stencil.op_hcompute_mul_stencil_1_write"],
          ["op_hcompute_mul_stencil_2.mul_stencil_op_hcompute_mul_stencil_2_read","mul_stencil.op_hcompute_mul_stencil_2_read"],
          ["op_hcompute_mul_stencil_2.mul_stencil_op_hcompute_mul_stencil_2_write","mul_stencil.op_hcompute_mul_stencil_2_write"],
          ["op_hcompute_mul_stencil_3.mul_stencil_op_hcompute_mul_stencil_3_read","mul_stencil.op_hcompute_mul_stencil_3_read"],
          ["op_hcompute_mul_stencil_3.mul_stencil_op_hcompute_mul_stencil_3_write","mul_stencil.op_hcompute_mul_stencil_3_write"],
          ["op_hcompute_mul_stencil.mul_stencil_op_hcompute_mul_stencil_write","mul_stencil.op_hcompute_mul_stencil_write"],
          ["self.reset","mul_stencil.reset"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_mul_stencil.clk"],
          ["self.clk","op_hcompute_mul_stencil_1.clk"],
          ["self.clk","op_hcompute_mul_stencil_2.clk"],
          ["self.clk","op_hcompute_mul_stencil_3.clk"]
        ]
      },
      "mul_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_mul_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mul_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_mul_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_mul_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_mul_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mul_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_mul_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_mul_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_mul_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mul_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_mul_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mul_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_mul_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,16],"delay":[0],"dimensionality":2,"extent":[4,32],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[4101],"cycle_stride":[4,16,1024],"delay":[6],"dimensionality":3,"extent":[4,64,32],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[4,16,1024],"dimensionality":3,"extent":[4,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[36862],"cycle_stride":[8,32],"dimensionality":2,"extent":[4,32],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[36864],"cycle_stride":[2,32],"dimensionality":2,"extent":[16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_mul_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_mul_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,16],"delay":[0],"dimensionality":2,"extent":[4,32],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[4101],"cycle_stride":[4,16,1024],"delay":[6],"dimensionality":3,"extent":[4,64,32],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16],"dimensionality":2,"extent":[16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[4094],"cycle_stride":[4,16,1024],"dimensionality":3,"extent":[4,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[36863],"cycle_stride":[8,32],"dimensionality":2,"extent":[4,32],"read_data_starting_addr":[0],"read_data_stride":[1,4],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[4096],"cycle_stride":[1,16,1024],"dimensionality":3,"extent":[16,64,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[36865],"cycle_stride":[2,32],"dimensionality":2,"extent":[16,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_mul_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_mul_stencil_BANK_0.clk","self.clk"],
          ["ub_mul_stencil_BANK_1.clk","self.clk"],
          ["ub_mul_stencil_BANK_0.data_out_1","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_mul_stencil_BANK_1.data_in_0","self.op_hcompute_mul_stencil_1_write.0"],
          ["ub_mul_stencil_BANK_0.data_out_0","self.op_hcompute_mul_stencil_2_read.0"],
          ["ub_mul_stencil_BANK_0.data_in_1","self.op_hcompute_mul_stencil_2_write.0"],
          ["ub_mul_stencil_BANK_1.data_out_0","self.op_hcompute_mul_stencil_3_read.0"],
          ["ub_mul_stencil_BANK_1.data_in_1","self.op_hcompute_mul_stencil_3_write.0"],
          ["ub_mul_stencil_BANK_0.data_in_0","self.op_hcompute_mul_stencil_write.0"],
          ["ub_mul_stencil_BANK_0.flush","self.reset"],
          ["ub_mul_stencil_BANK_1.flush","self.reset"],
          ["ub_mul_stencil_BANK_1.data_out_1","ub_mul_stencil_BANK_0.chain_data_in_1"],
          ["ub_mul_stencil_BANK_0_clk_en_const.out","ub_mul_stencil_BANK_0.clk_en"],
          ["ub_mul_stencil_BANK_0_clk_en_const.out","ub_mul_stencil_BANK_0.rst_n"],
          ["ub_mul_stencil_BANK_1_clk_en_const.out","ub_mul_stencil_BANK_1.clk_en"],
          ["ub_mul_stencil_BANK_1_clk_en_const.out","ub_mul_stencil_BANK_1.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U22":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U16":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U12":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U11":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U13":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
