-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Fri Sep 15 16:12:44 2023
-- Host        : DESKTOP-A0RH3KH running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ gig_ethernet_pcs_pma_1_sim_netlist.vhdl
-- Design      : gig_ethernet_pcs_pma_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    cpll_pd0_i : in STD_LOGIC;
    cpllreset_in : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_in1_out : in STD_LOGIC;
    gt0_gttxreset_in0_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute box_type : string;
  attribute box_type of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => cplllock,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => cpllreset_in,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gtrefclk_bufg,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt0_gtrxreset_in1_out,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_in0_out,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1) => D(11),
      RXCHARISCOMMA(0) => D(23),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1) => D(10),
      RXCHARISK(0) => D(22),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 8) => D(7 downto 0),
      RXDATA(7 downto 0) => D(19 downto 12),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1) => D(9),
      RXDISPERR(0) => D(21),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1) => D(8),
      RXNOTINTABLE(0) => D(20),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => reset,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gtxe2_i_0,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_t,
      RXUSRCLK => rxuserclk,
      RXUSRCLK2 => rxuserclk,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 2) => B"000000",
      TXCHARDISPMODE(1 downto 0) => gtxe2_i_2(1 downto 0),
      TXCHARDISPVAL(7 downto 2) => B"000000",
      TXCHARDISPVAL(1 downto 0) => gtxe2_i_3(1 downto 0),
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gtxe2_i_4(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gtxe2_i_1,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_t,
      TXUSRCLK => userclk,
      TXUSRCLK2 => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing is
  port (
    cpll_pd0_i : out STD_LOGIC;
    cpllreset_in : out STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gt0_cpllreset_t : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing is
  signal cpll_reset_out : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd0_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset_out,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset_out,
      I1 => gt0_cpllreset_t,
      O => cpllreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair70";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33 : entity is "gig_ethernet_pcs_pma_1_johnson_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair71";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => enablealign,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => enablealign,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => enablealign,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => enablealign,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_sync6_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start : in STD_LOGIC;
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of initialize_ram_complete_i_1 : label is "soft_lutpair107";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair107";
begin
  reset_out <= \^reset_out\;
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => start,
      O => SR(0)
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_1(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => reset_sync6_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg1,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg2,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg3,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg4,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    userclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SR(0),
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SR(0),
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SR(0),
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SR(0),
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SR(0),
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SR(0),
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SR(0),
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SR(0),
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer is
  port (
    reset : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg1[5]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \counter_stg1[5]_i_3\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => \plusOp__0\(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      I1 => \counter_stg1_reg__0\(1),
      O => \plusOp__0\(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter_stg1_reg__0\(1),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(2),
      O => \plusOp__0\(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(3),
      O => \plusOp__0\(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      O => \plusOp__0\(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => counter_stg3_reg(0),
      I2 => reset_i_3_n_0,
      I3 => \counter_stg1[5]_i_3_n_0\,
      I4 => data_out,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      I5 => counter_stg1_reg(5),
      O => \plusOp__0\(5)
    );
\counter_stg1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      O => \counter_stg1[5]_i_3_n_0\
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      I5 => counter_stg1_reg(5),
      O => eqOp
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_stg3[0]_i_3_n_0\,
      I1 => \counter_stg3[0]_i_4_n_0\,
      I2 => counter_stg2_reg(0),
      I3 => \counter_stg1[5]_i_3_n_0\,
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(4),
      I2 => counter_stg2_reg(1),
      I3 => counter_stg2_reg(2),
      I4 => counter_stg2_reg(6),
      I5 => counter_stg2_reg(5),
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg2_reg(9),
      I1 => counter_stg2_reg(10),
      I2 => counter_stg2_reg(7),
      I3 => counter_stg2_reg(8),
      I4 => counter_stg1_reg(5),
      I5 => counter_stg2_reg(11),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => counter_stg3_reg(0),
      I2 => reset_i_3_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => counter_stg3_reg(9),
      I1 => counter_stg3_reg(10),
      I2 => counter_stg3_reg(7),
      I3 => counter_stg3_reg(8),
      I4 => counter_stg2_reg(0),
      I5 => counter_stg3_reg(11),
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => reset_i_4_n_0,
      I1 => reset_i_5_n_0,
      I2 => reset_i_6_n_0,
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(4),
      I2 => counter_stg2_reg(1),
      I3 => counter_stg2_reg(2),
      I4 => counter_stg2_reg(6),
      I5 => counter_stg2_reg(5),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => counter_stg2_reg(10),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(8),
      I3 => counter_stg2_reg(7),
      I4 => counter_stg1_reg(5),
      I5 => counter_stg2_reg(11),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => counter_stg3_reg(4),
      I1 => counter_stg3_reg(3),
      I2 => counter_stg3_reg(1),
      I3 => counter_stg3_reg(2),
      I4 => counter_stg3_reg(6),
      I5 => counter_stg3_reg(5),
      O => reset_i_6_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair72";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => \rd_occupancy_reg[3]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rd_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\rd_occupancy0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_25_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_25_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      I5 => \wr_occupancy_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\wr_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ADDRD(1),
      I1 => \^data_out\,
      O => S(1)
    );
\wr_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ is
  port (
    resetdone : out STD_LOGIC;
    resetdone_0 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_out,
      I1 => resetdone_0,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ is
  port (
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg_1 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_5\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_6\ : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ is
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_4__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[0]\,
      I1 => \FSM_sequential_tx_state_reg[0]_0\,
      I2 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      I3 => \FSM_sequential_tx_state_reg[0]_1\,
      I4 => \FSM_sequential_tx_state_reg[0]_2\,
      I5 => \FSM_sequential_tx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F00008"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[0]_4\,
      I1 => \FSM_sequential_tx_state_reg[0]_5\,
      I2 => cplllock_sync,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_tx_state_reg[0]_6\,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => \reset_time_out_i_3__0_n_0\,
      I2 => \reset_time_out_i_4__0_n_0\,
      I3 => reset_time_out,
      O => reset_time_out_reg
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002000F000200"
    )
        port map (
      I0 => cplllock_sync,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => mmcm_lock_reclocked,
      I5 => Q(1),
      O => \reset_time_out_i_3__0_n_0\
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FF040505F504"
    )
        port map (
      I0 => Q(1),
      I1 => reset_time_out_reg_1,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => cplllock_sync,
      O => \reset_time_out_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ is
  port (
    \FSM_sequential_rx_state_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_s3 : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008F0080"
    )
        port map (
      I0 => Q(0),
      I1 => rxresetdone_s3,
      I2 => Q(1),
      I3 => Q(2),
      I4 => cplllock_sync,
      O => \FSM_sequential_rx_state_reg[1]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ is
  port (
    \FSM_sequential_rx_state_reg[1]\ : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_0\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_1 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_2 : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ is
  signal \FSM_sequential_rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[0]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair77";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFEF"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]_2\,
      I1 => \FSM_sequential_rx_state[0]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => D(0)
    );
\FSM_sequential_rx_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Q(3),
      I1 => reset_time_out_reg_2,
      I2 => data_valid_sync,
      I3 => rx_fsm_reset_done_int_reg_1,
      O => \FSM_sequential_rx_state[0]_i_3_n_0\
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF24200400"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I5 => \FSM_sequential_rx_state_reg[1]_0\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data_valid_sync,
      I1 => rx_fsm_reset_done_int_reg_1,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]\,
      I1 => \FSM_sequential_rx_state[3]_i_4_n_0\,
      I2 => Q(0),
      I3 => reset_time_out_reg,
      I4 => \FSM_sequential_rx_state[3]_i_6_n_0\,
      I5 => \FSM_sequential_rx_state_reg[0]_0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCC0C4C4"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \FSM_sequential_rx_state[0]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => Q(2),
      I3 => \FSM_sequential_rx_state_reg[0]_3\,
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CE20CCC"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(3),
      I2 => data_valid_sync,
      I3 => Q(1),
      I4 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_1,
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEF0000"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => reset_time_out_reg,
      I2 => reset_time_out_reg_0,
      I3 => Q(1),
      I4 => reset_time_out_reg_1,
      I5 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state_reg[1]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF30E0E0FF30202"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => data_valid_sync,
      I4 => Q(3),
      I5 => mmcm_lock_reclocked,
      O => reset_time_out_i_2_n_0
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => rx_fsm_reset_done_int_i_3_n_0,
      I2 => rx_fsm_reset_done_int_i_4_n_0,
      I3 => data_in,
      O => rx_fsm_reset_done_int_reg
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => Q(2),
      I3 => reset_time_out_reg_2,
      I4 => rx_fsm_reset_done_int_reg_2,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004040400"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => data_valid_sync,
      I4 => rx_fsm_reset_done_int_reg_1,
      I5 => reset_time_out_reg_2,
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000808080008"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_3,
      I1 => Q(1),
      I2 => Q(0),
      I3 => data_valid_sync,
      I4 => rx_fsm_reset_done_int_reg_2,
      I5 => reset_time_out_reg_2,
      O => rx_fsm_reset_done_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 225296)
`protect data_block
K4NiiDkx7v9i94BYoY22ZI0aejyN17Age7gK5lRkUtpDtk2ms3FCehpB/RK6MM+1CRJgCVcznda4
xl62G6rSk7+Za8bTg8awqm3R1Q79CiqhoKqhhdeN2OSjHfZT0kjQtBEEYreA/ON8vhHvDIWR+EuE
xhxZ5FmRXFPZE7Cpp+vfFU6xhpFveuOX6kb1TJIfkVPTMnSB3t8ebeUV8vYU+HuWCOX9+ezV4HbH
L41iFxcFqlwOVn9Qw7WvGEhuNuS+C09sKF/OLdCQ27Q4+k63Mc5N5aoSpDHuY2uy/IJMwaPXndS8
we4sCbugz2gF7FBHw3LN5joHkS+WMErmr2sZT8+HWFj3XtWm4FOCnIOmtvKlLKlmUP+Syi5wHJEg
ThmiubhzeX8xAOhRWmZgNDPD8LIz9LWiCJkRyJImauGpzhLuxwZJ0z2m5aM8F01YwhVTaxmVDRbJ
ZYinzAIwy77BHpHYmDHDEOrjGMUkl+DSNlO299ZnJbajbhN9ZZ24yiSRi5m6K+NCqmjyHhC5r//9
ArR+x0Un5g0j8gKhZDtsVipuEuIny14aiTZJLe5m0u/r7V8U6eMGb7qGhmrU2vn7smfNlydbbTtE
3zeR/QGH450ptwRZT9+PB1B1b0J+QlMOSE/KrzjyJzyS4G54rkXEOeIkp13yBvFwQtGCpaKD7Wjg
A0YsPzfkl1VVC0QPHGtq+XvkJhSHjfQAbv+eDqLofUJl7eEFV0MBqKTLDPZw5KCFxCGMfOS7vkaK
OO0EkIeynu+coJzImmYy1x7dOCZF4iV81PaRmuQXwVgp2YrS9GQGeUk2x8RyzoGLhlrmnlGkXppG
XT6vcV3cLPzh6xGGYFaI1bQyaI2kZsjj7z4Oq2afIVG03CO/eJ7X224gdrO1w/5FpWU/obb2ypeT
hFSPIt3d0V4TzW+h6CSjRNhaePTpa2hKg0L4BtCtDhhkk+i14QY0YwfGRkl+WXe6+wYeoikiWVrB
MCoLSKMrWv62Nm3eqNbmBHdPkod236H7sTote2Qi02263b5dgQ44/Y3lDxWMoKYeDWxq8N3amvBf
QVSPE+Lxzq+Yp1FEHnhUg9Eo/TJngRtOYXMgUZXBaGGhS7MXHyG7YoePe1+PgR08P8S/MLYeqbPf
3rDuf/S79+XEWBv1imu1Mu6qVuXK+h2fg1R1V2a+sbe6b//O3NAJcyJUmKTo+ub2H96Pn9pP8LCQ
oyZOxJ9fubWWfdUuGNAL6tq8SkoQl0Na9+zLoQvLJQetR7TwQ1pVh/OPzSqzK8RjK1IsP+cjLLV+
0Cy3f1WU5Znrs045JSn6CkgZVZtSlFmeZn2zksPgBdeqIVjR8GRtgRIk7qtTyRSNgfuQrKtuj4yX
GVk3t5hpdoF51hbUHKrxhTAoN/EAMX4lz6NLJ018IdKh2GNA9sxFcVP9uRXSQ9+g1XTrOu1GvIhb
cbhc3dqgGkbRx34n4i1fEm+YLOPINi0QN0OnI8QEfr6zZtXdauRd68mG1j4vuFqSKs51t1O0yWBp
ZWWgxRXgyyvsXIq1OGJ/8b2y9+DxF0hn2lb/xIiPrPoQ4EXLLoMBdvMzYlOQUrYUeQxhRBN+rMiG
rAvH+UVXXUAg1UWFuG8t2i45avrR/ABx457gTa/4cE1e8j4xojNXyK8rAwcFFWS1PqvyAmEIclaK
Wf95Cg7zyxGh8cibImgxfFAD+rNRypnDdPqpLn24gpczHmLKmq0JEmji/6Vj1HJG02TLbINuc6es
WxSSPSOxc1DYj3ZN6lNSko7c8FrwcaS6BFsMq6MBZse58Uhn6YNEWPmDuhZaJk6YdVYfwL6tQxCw
3zdPbDM3OsIKzarhlqItKMqZlkJzrkA2jAwwjyRM1v+oNVXPYF5Qt3XaBeK/YHmJBAZ6xkoqP/bu
I+6v9ECOeDGndhACrTBZHDK7Z7i2ZeMUtc5GNJNOajdBHgrfIJl4Jg+s4/xRWHUhHoryNbQ5G8Um
gdDhvuNXyNDN/rzCe4wGxdb5bwFqlDWQd3xAMzDztWUP78eo+GA+h9RBzRIYCEMfRcblLiOyHLKq
E2taSe21XilNbGG1mnRY/Db2fru3GFkw90mYPRvuziIkuphKDHVIFowcpZ3iYeR2SWGWoikUEZ2E
anWq+wKvnajcqBbboSY8AauTAbPQl+Ft7VV2iuDcueG58rs0DQ+GKmkqzG8w1uGyEQwxH6+/yiWQ
W6pDs+8KxLUJ+UHPVR9oHEXcgrry3OZPbRvzvkphm7dljuRRyVh9qGG04zo/owTW/tZzp5bj+Yam
RYTpLRf5jzj9/BVE1DVf9bZd0CaeIHec5GDAOM9+SbPxnZRb3HSOiAInV2NXz2GRr7U5sChgIEAh
rN23KZadFnCghnrWCi4z8itYoHOP8oEfQRo7Ydj+aJ/avq9p+RlVfVQbaiQq+FsNbsTW5fDXNs24
7waOxTcTvPlQpmYNdwQ+AEiwtb3qoNQjpbbspN442oF+0I68qJHdWyIWF5hNyTL8xJL5QLdlECMy
hwybE3NycD42pt+t6GvUe7IayoNVqPXCj/fSF7M/HTqQSUu9QbGFBFCeLeN6NK8mY/eBUNIIQyxp
XQwTxRxTbfYw3F+cE5/eea5u+cIMxRwHRH0FcZ3tuq3ShSoE0aV1VRu/04K9xfPGDxYQ859ItOjS
1BtMOKJJN6vYEzeoKgU6MQrCtG50TKZ9eNsNpSvDrGS1cUIjYn6ClHpfyXgt8zwpdKPu349JXNnD
umXh6eLSgeAgy/JISZPvNt2MY55UCXEqUBofR9wTA5eZX4i8dRVLlibZw1MCwfOOpGCjSvG6lqB4
usJRRDE43UgPRqqiR9u17IAtMPDym27vAVo8VHs7TFGQe95wG7xg15txyCY8qRBOJ+kL/FQy7n1D
0SipLswofbXjzZDzXKM+7jDW5+FWUhVZTeK+UL/mE8g3Z1ehlA4GqWokXNhNnBOzI0WeDBDjT/YO
uEOK55AxEXhrjAPaYRuhgFFH+56FYLci2mTZuPLaUXfhnQx58/383AJOgSBFyh1A/GruG0QEpSFO
TfenG5EmfLyOx5QTIatjezs3egcuIbuLT5k/LzoLZWGc94gmFuVbKIREotuVZRtXN4ucJ+L5zgfL
ZCG/GIHu3VrRtnaSae4i8LG8KP4UNPS2MYaU20PDwivUtT7Gb2yepKIgAWeTw6xe+zZ5l4/Jmgrs
aB+dg1pu+iAl21NN0yYXygd2rfK7OBqS32LakYviB8DOIDUqFh4A5er/oUic8cKMC5xIuhkscYD6
/LV6wcJczwO+1v/rbtEBE5DMgLA7winuyG6Yw8XWmMU3bLs2wNYiaLFlZSu3a+Hb8L/I1hfrlR3B
KU/rQfUS7/7kTzmiMgBaOOTLt1kT2e8+r/EN91tfFUNK8WQcw12a/tC6e1w2rZQfgquMUVAWF5iE
vh9BtzfIGt5NSQTYlXqtNQpu3tc0DsfMd8dZu5CmSY2yat/uLNH+S3BImZiUnrTcxsyyVwzFGdOT
2B1IoKc4HgTyEJ3mwBU53IpQf7adaJh6unmyKsHj/x1Il9In7lfJrfoH/P7XO6cAlJP3qt+U4qDG
uYFUW1IVIdWauBXMFvSn5zq+5eQTnvk0Kpb2mHRA/AH1tJzB2UfjBKYxbuKnW1OdCrHEv0CMDfPM
mZDGuiKb6Ta1X4aaGq8aKhllatQbc8W8FaQidglYdUxzXegV8a9T9nr3Icf2HmfQ/RsTTexJrW54
/ieWYyU/ebiY0qtT/OQihIzfCx3digLsorFiWuWgmslKVaFP9N7Oat3yzcVbwhT6lPDmSDTVYp6f
Q0FfNjO+koNJMASf7puL5Ff11/hfwnlY1KGgf6soWQ2ORd7zH9n+kHGzm1tsKPSuQWA2wn1sCA4X
FToHBqWQ0OYOAE2UW2D9USxd+orfpDntu1zabmWi9EJKUTNTJeWpfaNJHvA97EJNE25XkBPBMLnq
Tc94iy+X2z5k+gVVbZoWNIIw73easAOVra0HF6pzWJ5uqWOZB9FNkTkM1gslr5KPVusyZRuxiKWV
KZEJYAKpHV3j+sPeN07sL2gTiTOcCQcORAHujHbCGxkEHPfkGdGG3v5PqD1yRU2QliFrDlnI93jR
EhWnmUFihPhVjeLbQTydWbq71BQHaWvI+NP6TvZI+wJ9cLmxWWK2iAaiDhkfZxuJxbxRl3M9f21E
/JKI0fQgyvMk1y6oG0qTJAfn7CS7pDKLUK9dqLqqX/KZM0yYh5oy1JHu/C02KHVvVC6SX3zWbdlk
bvcxoyKL/8nC8D6lwTLq7G9UTvdDVUEcAVY3u9F9b72v5fPJiHflF5dFDC/NZ0g+IXjxtcV+GLx8
WbsOn+q3HOHEMU/QeAm8foclnh+8gVSe/5jhy+byevE2XKF9gPaip2TRBGeACqGmpgOQ7RRJ2w8O
Wi9Pf1nIX/Tk2LIRw6ahy9Gr09SpJkbl5y8v0YqX1Reor5r0HelKejVCe/ONnWuj4AmUKDo6PrPH
5fiyHEP6h0RVaECrD1JX1sxMQK07NfoHEqwjRBbWvmavkXznmoKcbMLzB2NUk0OrwBLov9HEm0Kh
BKpVUu7lUOf3TNsc3xMLCOTHzH6s5XLr3/L4l58bcl5yduvqbEXGHq+4Aang0hmZ6J43fvT5WJNE
cPjZCnGGDyplvjO4qRyBYYYcthN7pPFYUmOhe/Kby8kn5FxOPpZ6q61bo7z84Us5bb+NLe0b5Gql
Sycliz3m31apDTji4kf8FT5ogXkePOAW/GPlsoysR0KtqcrKU1ESd2AhK2tHD3fgA+feDZkG8qy7
zN8VG62DZS2WtTJJvmzvzAv89cQ4i1x/3TyxyM2IfW7O6aP2u+5Mcwdyyco7yj0059J/oObnZnCB
Xm3zmU8VGWV6/4ryakSklJejOEmRAnDOX2KeG3sTSsRb7VkUfAm6fdqlrz6DsFQpZLbgdgS9ZfZc
K6WxPKVNBtrLn04pztPLXzHaUfSg8vurEpa5vVhqDR2BDmNvEA3tply3VHa/6QmVrD293P9ZeXCM
gY35I6yYl3uc1kpIP1qkOB8buFdyRSrjSjXL3/BWZJJFDCGIjW0Uv9qSq+EyuUhhq/cmBG2+IxBB
99emHWHYOgLVfdzDuBTNTNgJsLKHt9ptkF+oEJKCux+HWwRUsk+k4hwMtDnSNykThR6XTUxISuC7
TlKtfjrfeDGB367I88p0rnSszOj9nMsk52CqFwhfxJ5S1SpTw/83u9M++UMFnor2CRrCMjdAU+G0
hW1B8mbbTj80sb2zT9l3duZGnuiJKyn6+43aAwJ9h2Fc51Cq+kMDgKsGYSwCtvABoBRwm2gHHeTT
ciqJNn/LssfiTNNf2kA1ryCSQXgyFjbhCBXnjRZtm3LL6dsrohZn6c8gaDqiLD8KLSrTI/SCfQkl
455NytpAV3I2QrQLB4XIKavzv18HAvl4ol7P74bPd4sxpC0kdZK0TajG1+kx5FoUnSbdYlxF33EL
DRD6g5qoZ6BsenMB2dc8+yYYNo4eQ9OolbjsHFbGOV5NN7UnRkv5e/15CxyX6ip2NmGe8JCVPKvh
LmJL03gbE8/P2aYY9nLxpP11mnw+ngTgbsjJKE1C0wEWcsAHNUZj7jeANBYuIkol1j4cx1QEpT7x
e2Zd9j3jPeuj6Ol/ilya3Xxlzm66qXtahHU50j/PYnGwKZ6ESA9xwHpEgMnhuwmF3cjnjfXW1gN9
xB5kUDBMDhnX5RZRR52ylvNORRQCMJ3PaCzzJ2NTq47AbW1KoFGHzQOAn9J1IyiHN8NFeXEQkXLY
yhNNJa0ly+Kzfe/bKkeRXOyp7F2f2tUMA++zrn05wt2Nv1PhLfF7z533JyYIz1cpfECUM/b6g5h+
hG+/KUCIfbfYj8tGrHYxfIzL05EgxxwNFi5hKs2SmjsToaJqNEQIBlde5ktBIT1G0ngIe4ge1XPV
IQvoo/bAI4pJaMSTTrF21Xevt2qwYsWSZAwV5z0Pk8VsFAU9ricekfEMMKxVjLY+xq2HgHwESRmt
TJtMP4bxgGMK3FumC0SNOfM41rd8A6DsriUBX1TXiiy8zTmNtSLHo2T7b9S1y3bS7D4U+VjDFnfY
JYVyNbPCOLhZF7I7A4bhxbF9BNXHwt5Tg6D+64zliKguUcFIh34RzGaVXgdTylGMUZOxCv45cHP0
mAtSX8z3kh36tGtiCkmAjrAEiB4xUb1l64hBLyV7D85k1564RU5U7fUVGyHjCEVMBpoyKLSshb8T
HPhIVVTJf1sTkJgKoVCqdOCVpJrws/RevtM/5lZ82D9lqsPBrlpS2y32zsITzGf4dzSUuYPIS78E
cP/3GC66XW2SWmXUR+lMIaKw5ScZhGmvpLSlDtVLaNzT2CD0nTP/ls7JRK4JmhohJStBQLKwZfh/
4BBVBg9kO1Px5A/7O7ToVxFakZ7w9oLbyZU/wGifpSFdu2bRRxvkeMfM6cCmlppAFvhsk5iM9Q+4
peODs1ECYj2Gjsjy7oGH0IAVww9oiCcAD87GRMElDLLSZmTodntQ/VUnoxkxIEDT3T5NQ2YaBi3C
Woc8hRBGBhl5PrXSfE9yVjq+P1mGRW/DwjofZRYY6B7uB5npGk7+iYpCE5GMk3Ii9cTdRguFDjmn
gZvrzd5rjJyRGbvOuq+qrHkQGCKPsEmCCTlS05Lu6Af/Q7yKhowcVZARCNANbNeG4S7XXEhWTmx+
fBDz+m0tqg3JyMEAMtFklQDh3PnoyK+58RqtrZ1lHLh8NFj+iTDWVTuYkW80aDdkF+25I6FMAPdh
ARY74FArT0Wv0j9eahBJ6rNjM2IRvqdnTaX/MUg3pODNJFAVeJGh7IInmbJYe/2N2HPEPqosu/qb
spUEhVfAN/SLpajBWalHhq52y17mk6R1lc3pGpVJy/RhQ5Th/iCLxCR2LO0k4vrc6sGb48a2jKOf
0aBSK7isOSJH8YwFKAojGRIznZzuXJzgYPejaVzy7Ja4XToBBsPMmEfwF782nhQMxHjcPZBUYxIC
otmFlqMikzVIjWptVR7ie/kMvBZHmOnylWFKYF1yjb93t6T3Vpi14bxLkln4MNSecQd5ytyapa7Y
bKeRPXtutk2MfMyKvseMBGNC2tA9uNhRzzB90osFOprKudVJz03R/wwM7b/dGQexcGjzHVEz+Gsi
iacHb7AR9/ayqV607n2YluV+jdEhu4W+BZeA/CVpjV/8OXaABs6gLp83EStLcltFRkmDqKuqdYyn
+SnaCq612dfqFAsUrsPKxL5Zlqso99dk1JbJ5yB+H7UGlEm4RWd9f/Pyk9oZX9uKcjce2jGO7ZFk
H6rIYWN33RgULgFLg0cg7E6zfO5OnEtSu6BkQ6c7ioNnZ4rVFY30c+KE1eBuMifRvkLOEgvezrKK
V1PnTxWrtBbOry3UNZjeTqQ5Zofiv6SaiCXP/8i71Es1aae2CVi7GfyF80Zu49JZ7tyw0jKPZPT7
EXw6wYobI7b/k2JZ2Cd/7hSV9t80yyA4k5Lfh5cNROZKaTo5sg1ZQ1jqL2zGwutq2j89vsK07xfS
LpuloYUiH/WzMK8qwJjc3iIwsKelDCgPo2dqBRcRzInJFQKv+XGCz6tSkfFhqWyaIB3LjMw1SgdJ
AZcEojB6V52kctK9jQElzW4UXpQBI3e7N/36PiT0Pr8gS6oLbyWLasYHvR23mj+UiPyG36ZdcG1Z
t5a6IdtWia9kHka6J6isgNxLyD/xwBEJsZHWZdrbd5Qq3d8TMLxAbMhiY2aJrSLFIuWXfSnp5z9O
gIVRTz3mKPlhLbwfGoVj+i0lqAqC/bs109V1n+z2ul9V9MhDrEKwH0sddMaAxDXELPjRItbRmjhS
0u0FK3zNpPangP+zDKkA51RuJG85v24Z0BkhphUpW1XdHiX2O4Qa3licQpm8YIxQeFDMGobh1WJ4
xkmvXWNAV3QTZx+O5nfVEyIAwsLPjJJ5LScOdDtH9nJH3mnVWoyY6bhAuT0CY3BXV7WLXvb22zF+
MvBx9UaaT941YrFVRC5pVJLtP6AmaInrUZnDZ9SwWY+cJ5OjgfvUL+eh0+Psow5oCk/6M0Hy0msO
itKKqQxQXgIv+V+CM23n/41ReUJmVK9zv4wu5votA2sygl+x1bRlNOnLhq+wCadV4WPQ/T9kVgmb
wwVhwLTVYOiGb08HuLtqhw1wADRAIBjslJallb7RoQ6npfljseKLTmkk09FMZj1en3GzlsbjTh5A
rCGHCLkc1buCsL+HuTsB0E/gvDsxLn48NJECG7FLDEkox6yyGo5ub7QQ70cPWmouvfcAiN1/GDV9
7qsCLWUQcMpkCxaPYlYv6yWp0E89Vzn4T5eoluZi0Mif3kOCn/t+/e7+6b+81c3tjsx89VEcPUBm
4zl2TgkJYuxcWh0R8nRdeh5JeVqOHSPQ8VjZwIdtpEuYLarIB0Fpjqy96+1J8qNJbqSgx1qShomW
FF9e5fuJnyo8zhjPzh0+eBI9PWQ/fnF9mb6XuJO2CiQt1cIwb4P7g3fV6eewPMwkAN774m1tidrP
m3N1VsACrTevJxE9VoBOVkogtZ4N47+O2QPA+NPi65VUbFvqgC45eJFdgUTZBRrLWQKJR8klXxLK
SfhdcrNd8YKzDkg01RIzUsWq+KSQ9IpnbvSs1lkKXObgPRocCtGKSRwRh2nlk5f45J7NhSjyqso/
gix/ndkZwP5P9rMVmazj86eZEO9NttoWaGsQRr4W0UG3IlqtAj5oedIFX2Er8Xu+G+jiEql+Mz1N
qsnNztgGnqmk92vAwlq/9mYG3npUHTko3YY28gQo6QXriy2RUMi8Mp8fV5NBC6cNi4iuJU6NMuIe
OpHjwwNMpZEoH4tgF2tb4rxQfmXtNQ6qAqi6YhdsJlD1mHrabqVeqnbJ6E9UmapHR2PSqZzOULtz
rEUjEo5gnCTIiYOkmiGKERQ/pcMRQEgD+HLu73ubtTW0vcDmDRiuSnNC//nsOFLCB2LjCL/tGLOQ
y8iaAGYSrnZ4v2PhHvqS3n2sohRSNC1vgJ5u2ib27lASitjzdtXanCa9PwTZZEyETO0NqqqTtXv0
2yCpWZqPEGwgNLOu9h9J+5S6cwyP/7G/lpcqf90KfQqhd4C8nrKZ9wUs/Vzh/xFZuJK2LYw9kJZj
TjBDMo//wVmqDYkpDMyDtV7tLlHZJLY/KM08tRI0t1sTj0y4/mgH0veAX7OzoopoP9o7hSabPtLU
Pl0c70ofh/xy4s8Wmuov9y08qB2nP5sLsTD/GQt83phY3xhryMknV7TOnfv5EDeF8naH0XE4cpmZ
g+2ULM1n/gDG1P/DeO7nzXNa0BX3Qz0/nVQ5YaFtkm21oqsOeYpMEfqmYIqSP7VQTl52HOBqJObO
7p0vhq3y+JdP74odINQfXdxelDDN8C/ukBf/CmtfQ0udGXOOnPRYjLRw6viIu0D9cYcBHBx/pYZ3
uRu3ct9OYXqGBx8aFCxvsJnEKUy4F6mbRZ9p7u6H2h/lzErTwjGYAcF2VBlkZVtktVCb9tiaRwfE
I1zlxNTLZX0quNXH+PqgUO6crZHtnH7y6oBtTkZtnwL0phjgZY2gFR8JVc6NHKzv6vvYnpTe5PJ+
a1309+m9DvqB5+/w3jipqjLB81PHBUOi73zj/GdEXiBluM+R4X6muuorzM2uKF8sEYupj3U9vV5g
BtzrjWNFofskt31SYbZtZgbGFdosFg3R7vQdqx86z5aVvRhPh9G0NNmWrWHcTCUAklh8WLhbwCj8
sDLBAqS6AXoxO+SXPjRe6JXswRHqeA6e+2TXKUy78vt779W/2Ogt5ifXaGBwmPYgAj7IOUZQhrqt
71fUEb4BwSw25RxCR6BjjFu0IfwJJ+v5pHXpdRbgYLrDdftczsb6V5Y7oG5sluJEcaK+ukHT49QV
0ZH/N+sc6o4ZPWk09CbIUABiY25i7P+0qPL/dLanstRumBJpoffm25UhpQhI7bEvQ/IZeRmsOBT5
jCAE7gC1P9wdyRCPha99h2LG10koIG9m1JKbvV6gJO+/n/Cgde6oiEPdiJ82EDtuLt52j9VB0g3I
kUSQyjI+M8ksGLHIWulE9FFaYT+6fLVDX5sEMDQrH7QG5yDmL4J2pm+/hwjBaPkRIQbDBUvYAsv4
b2gUaNpzazA/rJ40+W7E+lT6rCAJiDLLd9qdF8mVqOsPfrTb8Jc5x7wCNPd53DYUSZEqMUa3cDoZ
Fyefng2vNe4uOUqPV5Bg8KZtr/tyQIm+fBRt5abQJS0Jh51FNPvUgXpAf/TeUqHyRn+22fbKS3sN
5cYTcGn25rwQiW0Lwj+e4bwrHLf3oPtI+Gaxs9lxpaFLKsgj3O9DYdH7hGxSzzM9WOvQrBW3zaRl
BPbiEjDxxui8DPfM2L3s0+Y32J5ZxB/KJbHGC+qs0UcmnaPZgBgUaeL1jmT6FRQ1HAAR8wRK+N+v
xwmgE/sCV+tM6eF0PCo/9MxKupJthqqth+PJIH5go8qCdSb4F/dKZq3mwJCMzir3PCViL8NwSmbg
SaNoi/+/FOwknNGUHs2EsR12M9dbWJhVfp79pkhFTmU/cjoVTOSmfOffhL13xvDEiKPD52z72ppE
n/Eqd3CPf1iz2X1GzaG7oDI4taiMsCkrlHui6fSwZMpouZY+UTV5rmZ5in06Ri/qSD7vhi1lTAIE
ibJlyPTzWJ930mnHsJZgAlOi4Qy3Uou+eNcD2NzfD4QYXUQbffzBssplf2cSkAVvmJFfKvc/zo0Z
hZANT86GROYufq7jvSjrAZvjT7KynCNpcRFK3KiF71exfvVjwCfqD2PMppKJzxoKOjmrkxe/h6/E
Lisg9s7bZSELEF7w/VsUHp96eUD+B3LKPMXMzSE34WJMTyVMJsli85ngzGEaRrvpw18sQUTyAhjL
/FLM0vXCgIvu4v0T16paladkFZT1daan93mpcY/TeoZ+wOj9tjUsoJQDVyUacATANxGolTk5tmWf
6mhuHsjvTdJhk3Vpq4Yhs8SJqalZP1zZlq2PYioCMwH+riXLe1+ivH9jykAGim2NvGwi3v9Y5H3W
zjkif/sF+mNJ0DHybMNTdpdrl4z4kR0mSQLqF3EEHyMPVNZMi4Odz37PwA/7ZX7UsNrIa4jL4zSk
0grgmCqnE4Gn3Xl2ro0sLEOT6Fqf+KHCytnY2ETR/juZhgnQc9C4muC6/whpNAvpvMIrwo3GGnba
HbKRyKKHzqJnvateaDpmQ96feJ42sW2HmFhRhI7AbRkWhwJRoN0nKj1z6goRejoRQpazum7O08so
/WGeNCZTwwQzCcREZ5u2UrlntCHzvM29T9XFkootaH7yKGF+zkt+Fu6qONiCPPxWMmWdsNeaiPJk
yH5twHfQYJnkN1MVeDyr+R5bcaFLYIxd/R2tjxeprgKBIqJyj50vvqiVBamSemDBhcCFAMniC6Qo
BtygHgBchcmC2JzEJuTER+IHTrj4BJjX9+ZLLYjwiFtiiGidOp9rypG0znvMLAPI42uLjtZdqXdO
uOKm10nQlMYpYK0rtP8aADtSdOZ0FuFt08op3g0JVHaMKZPA7GBNPaBoxzJeC+aQkENfKGPsmEDV
r7Qad5Iss+j5/aB/VYl2l7YgalTrupi54WQKRxFutkxOejcDoaPO3jzIDX77BebW2LHclOd1KdWA
MuBPXvsyK2OUYquDdqprN8r5sp2ArK42HGtL+50GCUGtyDRm80IQnIs5tUwu2PndnFHjpftyPwlG
bfw6YY1fg4GSUyFefUpk+IwTccKSuuWVJiaTjsRm5LqvknzfQuF6gIeiEUbCwHHHA4aCXuWLINU+
gpChiZVqDOFqPKhZikZqn0UfdyCojQxwhh3KOVbCe017ZBVstuv0nQE5JVfUArhG/pMOzFxioZy1
W16BIWTIA1al/2ZRMh9mm4DSiop652Q9o3mdC7DfDh8Yv1gzcMFgZtFwZItzjGTTMut1PPny3uVj
QW+VGHjyQFC4Ehr77LesWEskn6uiLdJtWX/96OP4FUf4SWK9NHfr3pyjE1/FZ7pmcF1e2lNRa06f
0wlhPw6pePnFiVHCkbsDBsjmnnYHY8UWk5ZZVld5Qdkz8W8ziq4g7bLs10gvkBhAhzpiQNjFpTpL
vMeMRAg9nODJc5osEPMQArH7OiFMgNlOwFY8mv0jHG92xfDlk+nJtpd+U2+9hcfoaiUTBOLtIQSh
V4RBwIqCkYZ7u+FRUor5oa5LV3fTd7bAn4fz+r7Vr3LZWZs9BXRi/cqdOb+wCjOW26MufALsk+hy
LoWcb8fkJLqAJs2MxomdUZB6D5nQ5qpJipxQg10q16wuevwMCs3phPIqcsqs9NYgPnidn5/hvAGr
jUgN9uTdgLIOCu9sHAmk7cIOyb1UpV5b00wr+H4yADrOOFJl9KMYviY25GKNJF//mhkbC2OvY4dD
tRphH/QKAnQPgD5ceIZRskmahUu7qZQe0l1XkosSpr7HewAe2oUxyVIK8Z9cLl4lqqf/1qFx+plo
xHkhfdDZlycwD+HnzSiXzK7EpOZLvO/JX49oL3eYIQfM9u92+wBmtP11Cm3z1z1xc8HkQyw/TYOl
zp/n4xnhHEBFK+oJKNnN77XOgPmc1nF6NGtGG1WHhAtls6mzQjjwGxIZBAVuc0EpN69lYe899JMf
MIA6+i15EG2mQ4yUjo6P5Yt9souemH29xisBY8HqvuHPvJjjOxMX10YqN+wn0dq4W9WPwFS1UPQF
BEllbjtwaB0y4J9TOCtrT+rc64CGf2KyOUeebbkJA5KyLgUbeUBcDdyIWcou6GvI4CHB12V65YD7
Q6eWVxXPkaeMW6rwly6tLvRLAMQv0BUQDYFjZYR2xVZ0jaPnynsjKzUaCyGN6g+d13hD60Y9ZgnX
vg/oBv0zBffhAoKU5S03wBF0zeRfmrdkXIDYIPaSIECVPf9djEkhOhhJp0Qh73SdzbDalTSxiejG
/rGD5+pL0cVfPskTpn10lUhADxzC3s4FlA4TGthQsPgY3luqlZ4G5tP6cdO+h88OF5iFA5RPjZGk
7v3GAKncQBM/G9cOpSB2PP0Yagm33Cy4kSAH94qdxTofpsVTH2UEkL8eUDVxYe07Nhe+ag0/vNuw
hlvwJ0ftoxZllPxk0gwbZHClMuWKld4dLZHMZrng++ac9QegeEHw19rVG87+OAHMKq9iizycOaC5
qT4Nb4b/tbtWCWOFHBeSCnpbqCawt6NNVr9vnLsRozKbOIOmHn90gQgVvzBehTzRM7Kwb3Pn8DzO
dqgNUmis0AuGJP8Qxrd9qdxro+RTs4IOnJBV5KDOL2lBDz28fHomzXKKQ15hxc5alyiS4IpE63WD
CceBlw6AALYtdck30uJ+HvVltcxlfNHRKkpANst4IRsqm7Wp4dAHCHf11ql5FBqNq2LSGYza4wr9
hQPnV1xZsDy94k5rbVou6XqZo42SYlK+Amxnc9gxylXP0+NGVC+nNPLGqtKC6d7TqDNTJZXgHszg
o8R7JKaXjKjw5bMtxVNamiLRq+8boSekLJfYU5A5MLnysYIW7a9f66w1polMpvXYbcJDnNI2p06n
5MVeuyLP/AtjvhjGRuUJyJP/EDKK9Ldw62Smp+HMbCJSqhuChU4Jsax7ZINRfWtoT6IRJQcMPFom
rRvsIosBELk3gWgksk/eppm8aMZojccyC6pzckXFT/KzuM2Yzruff6qBUavErU9776Bq2ZgU1wgS
dmEC6139RQTpLG4nYNUVUg2MLkeUkk5mGMPp9rA+JKzPCR1rH/TDWZLHWSh9igvr1VPrKpsH678T
GXFHDzrLJ7oFkskpds6lDu6YV1b28hOaJFRFZPSEm0PFiWv+u5VhlMImI7MoU0BsMgtCozMq5mtw
5nMAWYsTkQpEsJa9t9wNDsuDVd2iz8JPPwEP0e9P43/WT+0X1ilErliU5VayLqNlMjUzw3AxVHNw
OiVK7lnRAhK9JxRFK94L5ShErkwUn7pdbCerp0gYpoZzBqzOXmIYf7ZHR810s2Am5/bg/CuAK+ci
6Llw8Imt8MDPyx6Xs7+LsAMGXnT9EATvMJgVrgeOc9b4JiZHgd/TBlkK+PZ4cybpCe1vBKt3RAmG
6/r26AqA5urMo93V6hBtNMIdr+MxhM3jtsldFZsrE9rkq9zoevkbKqNgiX6fyTWw9r6goOIlgx1m
uKsksDF4Cy3c2rGhx5OU+i62Y/l5fJr8I/TchsvFrPtWNBrtyYIUhMGFQSBhXrhZqoXC4zsyjCZZ
ZwML9P+/XGnj2NHpGRJkwwQtFISZCSl+v0v3QCtyVOEwMCk6H/8vUm5X96EnL5lwGCNoeETSHmSy
soxKfWJo/jL6rR/Seirq3IBmxWRIJwaHnl6CLONx/I4qu36iFpyaaLEvYV9sZdHmtE0dmhMlyttw
/7QFK+uBvg/fVnXN2AHQCYAt3IfaIUCydEatkvUbpZN4an7J1JQ3JupiLMMsySlMuVqR4xmKOO5D
h28jvRArnhvDVB5nLZZUSeOVza2QaFlk/78c1pN6N3KBrSgwnFb4XF7W9djPza9wT4nQBb2URT0O
wL30E/vXA5a9kPOPpUY+9gyGCNQILwwrWjfIqahCuHupKEaPkXS+tKOoYkXx8mFwr24yG/0UyZmO
OoNuffQc8ZRnO/JElyZJN+5NqTveKxbC0QWHo7bPuR6VJW8W7+4D2SDfOrzeT0NoguJJ+0TpfcHq
xBKB55QVIAeP+bHXvAnkyp+7T/JaTNtC6TMEUU5NATUnir3KYeAg89le1ii0Ig076CrvdFrbwdtl
bYaXPFKeE4mxnD9H+4DO6NP+OoP0aFdxYcBxrgZ3kiUNIrhlL8Bvm4DLm0ZOELk40ycc3ZhJ+rur
n5CRe9SL0OVAtgU8x9TDgZW6oFRqxUm4tdD9bEnXnM+Sgpb1jAMDCnTampqRYyzn1tpA/lQX2NeP
G9c1uAmuDVqpAeW/YSCpppijzUiPaK9A/h12xl7pqXo7wOdFCuJx/g0zIeD7WpSOJvculZv6YPdC
An31gJ9T/0B1ywvTeIx9JNBxP8mDyiQxB9eBBzR/dcdazEawDfeYeU8EC3W8ewHh4CUWcEbDJmQR
Iwl2cRK4+MDyEhAZzs+7nTH0nEiEDe/esHiIcNmUkf+gerxzY+iILAU5vrf/VxUSyhKpLfNF/sVD
hE3QKWHUyESgvFhkGffk7Ma0e3bPihQDWt1FtF2e5b63THk3AnkrfkzFF5r53jx9ku2qx7QH6lF/
4DwpaLsmmpAO9lE849MaJU8+eRjhWrJ4yUJXQYfYzmYdPQ+vZo+BgmfAKg1Ivp73Z5T2i6edmBvQ
kQKyd4GzFH8KjFzcJA7fv9WZLWmB6rQqTusxACWD5YHu+NA3dy3d9Sh8+I6n+WOCsZxGqh5fVr8O
Irs+ImASa4DI+WiVhVYaw0fBDh0LRaMd/8sl3tZZg2orrisS/fjBI3BIJV9l8f1FIwQXiJUAuX6k
IaLjEX4VIy0RCUOBMDhSO/jEO7ql3SnK0Kpa3dhNCPnB+lpt6zxuZgAwZnjdInSN+x7ey7uUFWgY
AJh5ygEAtzJLETtEO/8BY6CnQ2Mnv43F9MNDW9TIKzvSbIH1fypryB+2q+IpF07uvWx9KOCkKJcY
FKnjqG5mitoT17+0W6c7zqzV1Z2q7WVTYpj8XhqVRqFtVAQqEjeAJPZ7CFPbDLnAH26kWQY9IAGC
e6VSUYktkkhCe75A8HPpjN4wl1I8EIJ8mFBPzVTq536H5nTrHFn0wkrffJXZ+W+plZI4BYJCsKct
lRNtrOrpuvF6m6aIMp4fMYAtw5LBpCR9tyG5+fPcGSuMyqd/z0MBMWL6i2wMFZQnthAd9MBndGv5
Vfu8OXT0Ues0YhQLfKU/PQ7o3J70ecpacUEs8ESVCchUTvuJSEKhrj+rN6uH4K5qYNcQOgMJcERH
KdAsPjwiinhaTJyEQu/WrTVlc/I9C7QCi2egwYsm437oZG0Nf/eryXKhaW5SAUQ3NvXoCbbiUD59
8/mOLjV5hhCQqtSp/wUZXv36rqeS36Ee55z2AaIUGkwpNjERMzmF0xDovfNpHlhFmV8ATnWJsljl
FNdifVBlab5NQzZ52RlhIlsPxVYmffug31YPODI0vEBA/jk9gxJYAdBBmvARx3H41NWYpdLiDv60
TsO7iPfD3s/UwY52EZhhNyI+EzxV/3/BwTt6o7izTpgEUyscTK9FMxfULoz60HOprHt2nIJgAwNQ
Ac7dUrRE8qatlMIpP3Q2fXxE3dgBtwnyuzVuki6uR4QOFalt3uX2PJn7f4bX5IVtzjLIZ/aEAg0b
PlnIW9hK44mSCPkqwgjQfvw0xEyo+wWhetoeGaYkEXW1Okjv0Jj5LRyoGaizi2Ip3Xz60Tj/DOH+
9NdD0YGK6+Fx+eeqttdcysmpr0JBsQy6LR5qqtACg0kafq8oTW0gq+hMUXeU30uwSymNwftBMxW1
c9K4w4WzESILjDTM5Rcz1LQQ/ngevb4HCt6tlw2D5yrP6SM/Aviano2FDSDGYmbZu5zbLKkL+Isr
y4IF54znYLN+hmtVji0nIBCpJ4tpclu8HGm1fu+mlSN2fsSq8GJqHdOChTRjrdedN+ZX/7wr/5SK
fKXvOkVlj82M+Iazk6DyEivBX+MTqTCCdzJ9sSRUZM0jhmcoX0yzjZ0NhF4J4jbjRPmj9eozEb18
HznMKH6mw2gngk6qkPmEqdpSqY1cKuT5Y+jUG8bN3GztXhb+HS2WAPVu43hXaSFG2GbzhS4BRuSP
IJKP+vHS1YsNcHRlEHiqIwbmtms8pn3BJZsf+W77angzJMUGuDCDoUdxv2c5QOW2y4TNevGGE1U6
LULb6XJl+muxpbtpkMsGWGJQuy5iVsAEkNZMvNv5o/SxEgyhOk3emJlzk8PPULXGczjMWFZJ1JYC
V0+LROIyqtAAHhceyy/DRk145cHfFmlGOZKhEhAK7KLyRdrCyxV6WhoNWaLD2hXow3Dk+hSqRqUs
jxAjcdvJzje3ZqaL/jpnQzFVxr+7tD3X859ZKl+aA3qyc4hVzeuD1PTcGnqDfsjYDVorB7xhqczk
1NigtonzCvlS/ZXgVBZk+hYMVfkqwfObG49a5NkiIgtkP2RA5mpmTyBGOfpILAnCq8hUyZkFEU6B
ss736qO06hRxPxqAYSzhKA6iBRBWFhKl9Al8TJMOoVmlnhvBRnH3impsEh0J6Fy2xFdekv3ePgqW
XGF7udVJaGzzBQiwJkFGybWB2qedpP0Z6Eb+DK0t5Cj7rL6ITFcfVFCUnM6gwHfjhvbE8pUYPs2C
J7Yzm2s2U07Q80f5v4fPFKtEWOnYP8cN9skN4drj3T45Fa1Nu+NOd9co2O+0Q5pU/jf8DTu0jMDM
VjqE73/rv1+hRLNGaGC//A+rrXq+TS0+aayjba9k3rvKCSGhzuaBCEPu74851ynn0glqzMQMn9By
fsG3x+evZ7p/6WWE5CV4XPL2gYG0P4F5SUVv3mVRGv0tUeVw+EnnNrBqh9NPXbAbveTqbMggXyaE
f56dzAyglCel1XR75Hx9vRIb+UZI0pbV0jLtL72ynF+Ck7xvaU3w3aspmQ0mNcZ6A3oFkFP1UL+u
/iLfRelrJpt5QWEXI66m3HgOXQDqQ9Gm9yryTYca9obgEpaE3LlAtXvEcDIK6VswwtmX9HPGkGhN
Isuzwc+IQ4PWnwhZY8Qgkp2NCdDZtTusQrNWZj7uHg6TpVeKco+S6uefBIBn50OIy/wBUkcGLJe8
oEtEnp+/S2Mttfw18sBbjGgDDvMVi/dJ3QawE5vR2GQfddbwkkfBVujJTL2htmoD2cxnFrkpQ1Rp
gsrDv640M/dCyVH7JS7AZxVfZ/dv4shROXuCbfJIrBQNpEeaP1scms5IKhF5kDuSC2qesoir+OKq
cSQFDuTD+dHZv44vZD5b/e4viPtHby51DKXKXCA5+32TOgqjfaEXWtMEDax84s8HHzKzPGw1cG+9
xw2JwbFQdiew2mSXjDY1nPbAjSa07p+ez7pULf81NbXzOCG6JUTw+bwIOxX4jt3Fd7z5GxtCmpi2
/pubIp2DpPa4JQ1P11TY5qlr2Ykedj1dqqGGMjLSHK4xfEKpxfZzwrvV92hjhvDdq7YXzUg0A2se
0CBfPAHdO4ZveA8IqMJhpjzEazy5Tifh0Noqd6ogX9IAJsavQE057j6BFW3hRE5P5GEnK9Z/NBMP
Y+Qh4oY9skZ+9xlH0TH7bPHSewCybsVHRQ4FUkTnwYQOlM9gemHnyK+EFytd/LJIq83QOKnZNX7P
5pj5uqkvHcticl6q6MbV3WgZLxIk540jfP5xAzMjGx6i59c9juFv5fDlnw8YsGyJMrpRYL2haUaO
dZZoymC47E6BdL2iUcii+3XwrYkuqBf/YAYHWhoDKpWSlXWaPnqv+7UsCcSPWHkJbk1UkDIToScS
W/OL5mMFsa4qAGttAnL+kgW/ywJ8TnmMXgriCZjrRuQhxXUznmCJQbRYlDUOsxCAKnisFuDhctEb
LQYIqdNGE3AgGbRdtUPAfeFEMTE1YDRPkqGOO5jjIxFai+Bay8xJwMGPeisZL91Uv4sYowyREXSO
/Ky64iLMkGLKkGyJpoKg7F6MO+oqwjnHZgTwOX+ISQKAkSGAgeVFZXYRwJxNSvfYIyr3MjZjTwAr
3coO3uhuq6VNGFFoQ5UwV+ohSnemsoBnfsmxD8KJsVYmRdJD5EvnuIxtohXQr2FdRCHjx7x0NHuo
rpFbBPRLQojAoH0yEC0YrZ/nZSnh+cifCnxd6EGyL1n9IVfD3MEcg1pFlhFR7HqpUBYj6vJ9WjxL
cOmJgGiVVzT/1ddDfv7fyFYN6QdLoS+gfYIzORlA6dCoWV08C+Kh1GxPWHUYcjHf4+gUE3xhXdWG
RRokqF3LHJMjLSUIzL8aCNWjXzCJjRe3Jsn6utAJleWtxFz1rA4kHnDXKcZ9mPBiTUKDXu5eiiEs
TzbMWfSLCbplQAEd/pAgTPEoJwgUGHLF5aqdWWeqHLY5yXyVOYQXQaZG7b9UYIyEsKMMVZ4Pq53J
5tU+r7dccUxjIJghAZ3VeIDePYlk9LEXsjj+gzIzzvTWKyLCmU4CFcrzVcXsuxm/9yERf4j74hgi
xWQYZ+iMmrqWOMC/QZbAAiArEoi1b8V5LRIkqrTuJyWShj4SGZG1EprI7iIW77u7IDeYVQ8h+ILd
i51U1OkrHp2meQDPiSinr6BdUkYEUh7xlRu9cXyrpYTfMaqRVOc73xawlU/+tiqbKWRdrCFXzYVY
Y/LR0gjFO7THsOZD1UY0HQXfAittrzhpiQonjAXLrzurnYAdE0Joqjdcs8dPyD/MNBBzBII8PnPk
iW4XjemI1LpR2FXynne8GXyCgrbfQvjl0oeYsk9qED5P0xOSo2wmdxxukZfkdWsFVKzXcZ35mIhp
ghsljvG6WqN2Kg5NB7Qv/xEALN90PF0bBvgd+22MDiHcqIJM8jVzxO3+FfJ4sMeX5B0bCHOAIxR3
IfM0h42ZA9gcYq3y3ToDyrytsZgeCDLE3nck9riHa/PSGfnGRtQcAGIDKNki5+5Ui6RSGU3Mia4N
SeAD+0nXzzmktWsdcTy2h35O4bNqmduft1HHHlMOHYpTxN2qfOf7SQlEmQTWlQXGoNfzOXr9u2E6
ZnPb6OOCnHyQGzCLFSri58ZBd+bykI9SqbrVCDY6I9OSFKYgHuX6toDhMsOvWm0vJxZ1eV/2c1n8
r5TxQ53AKFL/EKmyLVGnbVpJPzsVDnUQHYlSfhFc/GoYFak8TnjWNrdPkxOHfNx7Hin8Wec3jgqk
XNYeNJ73k00CpscI2Viz9/w4aGyVv5azHIy3iiM1AW0Trck4D0peqZouGXXo+IbO6JLIaJQ0ZsrV
Ek986uBMUMsOXK3KCA7ORGXd8D1KTZH8FpJzgNEuaEroWWPsd4UHcV3xmaDFGjRVd8JGXHFcxGF3
2pOGQj5Y6aNJvzMWmB1gPoV09w84d6cSKGDeGfljKGsF3/ZTm/tEzcGzQH4VhX+TFBa8PMdmlzOJ
0OGtwdym8GhGgZPNq6axq+DNufVcoQnLowelmEBKAM4RVAhW2HhNxV22zXi88zLbh+vypTByANtG
9hDDkgZGCIdSK+z7kqzbP5cCC71T5NxbjZi9rqOZdSaqOy6ARF/pMsEz+YkrzEMEzr/iVYQqK3dk
qI6j8NBfYFfgIoV3OhcRUznho5eVBeHqPCIv1B6YxSCbmb62TJhtM7eRASnLqwufInbAskGZK5CG
CSAe+jhId3LpShkFL7oQ9MxTzIDfue3z/HAX2jp74koEbVA2YYx2vwtoidZxQDmPwkmXNgg8VRE4
zLTuJOMRgG6yYyd+KLAnCkvnOhXYoRbSn9V/jnbzw2wzxL8c1QWAuH6tohJhL7wKQXv6be3Kk82B
KEOWOvPuu1MdnWQQlgLpiqFSfgzcfoBvTAGDCx+W8qy+KaKROGvRCKj7IjBmi7mHroxwqH1Bx/eh
wlZGMI2wNxgZn8Ebwd6TJGEh5jCMciSBLRq66BamEGlBYwX9rgeRoHfRQAHTD7zq/B+e9ZSllCyV
I7YPaqxVeX8PCTDKu/O+0wVNVt003+hl6hmom5s+klbzlir4nR/zWbeMxw+QgMm04WqfapISFD3P
OYPiXEpw1ZUY++nvOI2o+420hxPe16O0a4VqWgxuXvOe2H8E6mM+4haPMIbQrGdS8liEx87yH/q+
iVeR1t5FRkjQOBo2v30s+Cur6AxRFBqEaDOosnLG/HREvBOOYteDgTqQ4ObRGLX+kW5kSNXUF6na
irwKFt54qGVfOdzXZHXK3y/8BOiqBm+DpIRWZdcjUs7D1PmCbjAS+Ve7dOLAkhA01EYr3fHtnIb3
KhAjAD7s/1GLcHzrtHwyRqHhuwWxkqm9wCT7plxOxkfvmxOU+KehRf0Ym95LThR/gP7JoyCT9fYN
n9RI7rklVngSrWiQr+cKQxURhfhwZiPqEHKg1KOyRg4wKNgWHUl9jyX0yZoz3rJjbvPiNQl/RJsd
hI6ICDr/t+UkFZGHAzVHRHqlVfL1IPOhZv5rGCf2sHWtNEciqyTfZuHnPiF4dAjLfROeQGuGuUga
wEkgdu2rc9SKyFrGptZYfCxjnflkPTYpEts+zB69YPmrnASdMi/VPNqQmO5AYoqYbzyWqG0MSqRj
qDyyUPcMrjtSq7ypH/akhV8ojHDHtcb1tDy318Rh4h0yXm5/d4ohqKW+iaaQ1t7hcGdNR7W7Q0o9
dc6cVJH42IvipTfty7ew05MKA1eWrViXsIKhjvC0bsCfQ0xE+jfeWPbxEN77ebkgn8/DcxaEL0BV
ZIDZzwmqD6Yf1r5xHERiVxdBQuu+BIbcoPfefv6ZbZzcV/Cejj5wQsvjKR74IeMUq2s9CTwlvqAx
pyv3NKdivrAeMwOrHNYNNO8nZA5e4SOEszhm1KMZUClM2k13o0blB6asFiXdRpxYza4HNdhdpI8V
EbMSQfbL86qLP1B8RehQW5ET0v9TchtUo6h/kz4UIx8/Grd8P29i1mFIbx9df1/z0/ZqN47h8GiR
mfwE3etEQpIirDr8FvZ/cfDe2TNClJZ1QkLvhb8/E/CeT5ModKFaHHqsqp5jxKNImX7DMvHKPYA5
rsNF8N0VWX2Xe7tQNnNU+YS/UqPvBe8rFbLv21nwCtqA920XKdxfiFzJpUpItSLK6tVIlv6Z7LBj
ic96ugi6tlh8cMyWKUcG9KX4Fa8NcmMbT1K9r+wzgFxc8v5X2UKDtn/BBVw9EwKQTFV8rom24AdI
oY8NQueqN1hrD+yse1Tln8jTcMT+4m7VDnej4z5r9BbyrpgA22hVLCYofKm8N3yxLIzq36zQmAzT
MAVBejC3QN/RpBkA3T/irvPC65u+RUD8qrA3czC1S6Bnclbx5z4AHoi0V6LVmBZ65Xrq73Iqmydd
vVP8u4D0Ug3RK/ISpS3SAPaoHXFCrzsCz+duj1ezCGd+pqKAUxcV+9ofFqtIRcW4V0lJcjlV0w7N
xW0fRAwDnqSH5dz/0/xaLU4ESwa+DP5O9cUkFYB9zXgpTart1U8Q/Z8E63pZny+ZG/tCr/cY19aB
cW//iNeJzh6aF51OCK9MgdPOqVGYJWLngDiB6v1SN0Jn/c4x86nIXRvLZejjQWEqmHym8AR26K+9
zpst95PSminj9klTCfDVUMdJjqUra6wJyoY0tNL9mDazeBYPQF58v0h/uRRL4bP8QaweegdnONh3
ushLxyDjTgzVORQ+i7ImexruxO9BNw5HCXCHcQwy7ZeXkR5BopUSfhq76oZ94KwFhzzjksNUxNTU
dpSiEaRq6Q/xfNs5/GGxvv1V0V13H6X205/3W4jNA644w+HSmy97PtZqmq5Cpyvpflo6CtWUkRzk
3LqMUHxnXkqizT44YfWLwbDbDQ0qvAnKmbFh+freYpOsBngViy16K1JoijDYbF71lWMWQG/iSKmb
yD0oAByHa3o8nOoNMGI0ebWule2jktMyxSOYAEmk+f6eCKlkU0BJ6jk/tP1r+EZ8Urw8jqoKiJeU
qmjxjnObj5z+KNHIaSNjbjuQJ1Jdyy2yFIaiJm7DRk9yoPtiO02zWEoQxrBiq+SmkddDE9XVUAMR
70gK7lpz17nrBVdvXvIzFTFLbbx458Qvr6luYjxLVxNwb/pX7d3GOZJOCsO1Wgn9OJ+KKIrisKPX
8cr8ZlqSsrGfHy9nMBd64qxzbLmzWCXFdDLLCo0Vr0b7h9K+XlIy78loVAitKBxjuSW+PMKh4vbL
S9NcZm/47IcFAKWhrWHEg00pL2xJdp+e8Bo3n/cclRfs0o6bvb3f5bMpA6Qkb6THpKACDmgbzXyp
/5YYFif8vwX3OAiq6gCV9uECcaRomtY/CjjvKRvhRxt7saEHbPGx8FDzJqQHoTF3FwlyHTFj2eSL
6gJzi87V5PhQtEJnHKJ3NDhWrwb1JBUsZ4lUTtK52k76nqZXuieQurAOMw+FE15jUGMxSxumTaUc
9GAn5hMEtyIFXIUc4TKjgO86FL4Od5ri9i4Qcqmz2P7iKgRHLRVa/MCArjWskDgm/CEoAwPopluZ
8UW7O29wpXqry8Ee2oBS/7rhfXXDR4h0tLgITEwr3rE7jiyBsic1qfTSK8EP//64nDLxYKoxGYbM
/93teJmQK1Nenr+3pdU+9rwElmD/lBpBWti7lm0GR/alZ5s1xrdGU7cQEzstFXkDYo9ZLzpuBH2S
CtSF1gnE9jnAnsLFJUAm6Trx/C03E74S65OJztedoApCLboWqaVEIslbPhTyInUCIuzlplZPw3eZ
XfrAKv+eD2TV5bCbAw/8y5iJrS3u4RlMb3szodl646Zcx89j3fE5pScUfyGLMNit8pyUHeFqdQLw
DdJhcvalm6+BNEuC1v3b71MDv1OXjeQHoBCN2yj3OlzKZZ9qtpdYoPQDDae6cxWYYZ+XxtWcjHcG
Vs/i8lC4RkFGs7M9ngoCNyoUrLQ7QKqtCtxGf5bysgOkTI5/I8U5BY/qt5rWBJyvHkLUag3SVfQK
TP/Q4YmmoRSWbbKgeX7xuz0o4LlpKLbDH8aS6Mg/lLeIz+RJ2lkgkH4eqzSPIUMm1n3/3A0uGBd8
iswxM42kw5FW/dcZS69kEG/Kc9WaxPEU7P7vPU2LbSX5ISLVvPvtl/RwfY6pIL/q27qs8X6r9oAy
ahppxJ9ZgkSbMDSHAlJwUuF0NUrFcqFq5LzetJKD8cYrknyXaD7/Tr4afVXLpYVuJqczezkc0R+S
92fj1xl8osxhyiY9x3k5+u9ep5h/5hemlJiH768WW3n6ib6zbOUUFG+MuLVlG5ktkXHYYjnMxSTi
TxW2otrdTSXocxShSqhA3m78Dmgm2bYsIAaGQeGWfaGmjACEiKUyr4xgmdWMuaF7JU4cL8i+Q2Qu
XJqQ56YcCC0z4XeaLHonlPYSfcfo9NKFhI9NGv1nisAlmz8byjSjO+aGWDMqJdfm4C2jjYF99F8D
N9GGDGyz06CC0crKzPQLhM6hWNfqxCfeqMrYar+tiVmGoQ5CHE2ia5SWfuNFO2xvZDHTCdXJV0Fm
CNawTOYgAYQztsAkgT9yTvOv2M8sAv+tYKq56/nfE+Fj0B67jOgO3mzOkxIhKHn6a+N/MduCYKPb
y54iQOUomHLCJuOI31tq80SiySfmvfzK5uaC1mab56UbKcKaGbGfDilNo0ZjBRVGWd6nJcQw7jOO
a/cnWoC8LrRnh4iLE7mFoOdg5VST7txoB34kPxjnHzJdO7IISIbBswGMk2CoCeKchOdxcTFpLoe/
oTEsDev5LY4y2BAaH3HqeskBHil8PIVdF98EcsIGaEFNGQjj7wyFgJeGAw0EzeXX4hhNt1gOn0/r
IkDEZ68efBcu5kQ7H+b+rDJXv7mUVsXnTg4qsSFwf6hYLl6qLE37bH9HOQZkYAeVi6wOZPBd2Ruk
Tj1LnjnYYcjBu/0vmLKJCZKNSuLdSKwfFgBcUyEkJymsGPYEYRi9U6nG0EHENAFfdVOOU4yUDEj3
hUP3XGZi350EXs5qFIeTmtt+bzO4zF6yfOyH3s+rOvBMrit/Hx3DNcxJDGdgXl5Y7VKwxYCAXs69
HmnsQZHicxVcDCHcFHLAYfyjJ6PSlH4gJd2bXvmT76EoxBLgTxQedj3DCHf2Rb7kasrtN2NH4Mdp
QRotmHCb8GZGDevEHwRzEsnlKmCIiYcbmA6w3L3XiM+c5vnYZtcqc5TsrOc4XCiTiCVJVaBUHB1D
5NpA6f3RMlVeYNFcZbRJlnARuPw9SMxnXjKrpFCwiq/iJ3/weERdG3aoYrFTbVO+Z9iqQh5JBPdf
oiaKZVYa8lVBj2bSy6Zl5X+AxbAd7BjUOZdK6GQ/2HX9ULuPXSACFUdYv8s8qmTuD3Th81+v06eO
/wQlWSjnaigKTgbrDv8znBKAwaBu8nCYNN8THFKrnUzUDKe4ggM9eOiNLy1bH0x8n6kh4Vqa4sp6
m+oqbE2fX6Q9khOb1buksd9/v0WLQWzludYvE7hT9EArb9AUEbKN1s/88vvTxxpJXvHUyZFxitOQ
KuSeellIPxz1TTGYZptTq6q7Fj5VRJPyZYH0/j4pGWNyal52a3ZX2yEYGc0P2Wgs/ALmGB16bZXN
/Xxbb7p44cYNc1JD8AEE4vvc0ndU77q5wcRHhFTEPPDVQu9kBwLutUY5QbvBAyv4HRL6FrGG1Ov4
wwwqg+eRLGZJSjAswLbXi8pXZHHjoQfBf09tj6xBEHf116+s3T+LYcWIPy+g6SVkuzfGJq72wX2w
xDdpu3CHiRwRSLO+kRGBzwHHwBaCzXVGPN3Y9D7rATOWV663MyiiCbin+9QOjH5m4g2thMqzEzGI
1BNxJQ8sMlEmQT5WgblX57GRnAAucuZ0xLTKG5tlyryEGRhX7hWY/JOfvrwjFr/cq3y8fY2iz1V7
GxiZqJZZNNgNqPWk/flH9Wdkw8BZ01xCy4QvxOs8zYMd16i8yqMwZS4fVU12RIicP4zotmYYWnW3
S6PlMa0XJq9P5uefBWcyOIDkG6Cs+VFtoDGPoBWBBEdtwYRFgDw54BKEFXTu2JmvWe5Awh63Bdov
m69ZC/SKXg04dqb72qycS+60qzoQVXahYR1USzvxd/E7brasB/DMQmohTswxA91zcnuRy0xGg0in
0TG2GEpv0MZSA4FmgTsR44FkDV5OceUbD1nHaHrVsYwNrV2N5g9whTVc3X+xfp+PT2CmJ8W8DFei
EX3xS+PLWgw45q1OnvzacPHuU++GPqdoclUDl0T0YlIFdo3RthP1OORnN7ZsyVxG5CnyiOCCmHlw
Bm0kPAPme+vHuJnnom4aZG5YkBS4OcS+U9PcMEstUb1QrZ4G/OBAtYBkxwxPgXGp/DHq01wbhP7Q
XG1hjMJHpkFAYy+6rkk2R/eLaFWgtEPJBoASOPdF/GKNHd6T7QtUPTzZ01G1B6OJeEiprQJpqzuJ
zWp64w89YIFN70bsG7xv+6kOZ1m4A6w4wqb7J0bDJfY607wQCk5h2Qg/GdnntJd6d9GX1XIH47JZ
loBWpaRA0b0sz6e3I0UhfJGeK0+Z8KCxXKXFGKG4JUqKAWF7IunqkYnoJtDlmUCTVGeVWOWQPnwI
vIrWzOVkhxRxZsv4tFzEQz5lv+L31WjnfAeEzbpS3+F/AFLG5m6AAZqmXzgw/RH63qEH0CWUz4zS
TDdTJ1npeHfrT9TrtXjhsdp6uiv7DMeCxPx9zRr4/7FmlLcneM43/IMfr4rvo/TVKJuAvpIjBgRS
Ipd2w8lG+LsaCi2mmyR6Q6f02X4NI6905kxt0YFrunB06+vZq2ID2dvmOcpQpCylhG2MLaR6Ka9L
gBp8rr60La3J2iiSalTKrxL0XU2dfJ1jBN3wXhwBrxjZ/J6uVt1bdZa2n689tr37iO1sojSiGVzF
cshqua4LcLwzg0sPSqlKkbGZ8jY+/stJ2Mu5RAG0eIJ770YuVnIgZtf/15KtgCugJ0zO3cYX/oDy
nu9+L/jttWxCBT6nmLFtCL4b/wy+c2wlRp3MPUvbr3W7tYNc5BNmrjwDDvUcCCaEgu4uAWkUoKi8
m2SvxFtH6AwGuEKApShpt7u47Q1UOKBvHXpjix87NggwLwjXJ7X+z/voXrY9roqPXE17Ls7NH/Ay
GLGGRKmUZB2Vv/tvB3xzdS6Dr/Bozbu/Yzgh6araljkfaghdjwzeF0uU0ehg7e2aEjvzzbP6g5qD
IrZCkAzyrEUg22pZffyc7QAyLu9EwuB7yzl0vUeWV2izlMFEvVKoi80Jr/KNqdDVXoIK4Xhvp3wC
gAmdP25yX13IW4WByN5XPF8nx3Xqy9xs7TwqgryDA+QIHEzSizNjrTpIi01M8s/ncD408t0xgXa0
3tywymldJ9g6WodZWwo8y/JbIguRxXVTXvQ3oR0W0fg+pVmLFyV50orxyFZys/WbtPK6oXTplsCF
rLTwguIZMXPa6smFktcGKuyOmqaODEtBVpZ25L4Uwp+lPEMOqyeBL2gNqJZkISpuk9RWUvnyyas0
vwFtlQBwkOj1cTEscE7Jm3z/DLyPsrEAoL5oVf/SSSqREzn3J3rY0luLcXhybI7ccnaGp6jo5ZZQ
DJ0iNl4absMSPm985fyAIOroU1O9QTFk8LrXzWAqKV4HfyaIaf1IejDSI94BfA738B3iVlLlRo1A
uaTz64tB2OFQUZcp6j9FyIezwfeuvO+CsHW0Jm0ldPH+crLnq7f1xS5fses8O7fh22Gi0+WHXvd9
56DMGd+D+MBmXKxVvpA8u9acauzOqDmXmoDyKAEc8sdRxa42fCFMCha2i2NTaMUtwsQgRDdF/sy6
5qxTGPBxrYN1h6bQzr4OHemTsngoDlH++WxeLWzhxY7bE07zbNAqVnQe5uLmIZs4yXdGhtGCI3eR
fY3KQZfTHKbSH7kYkt/gJvO57LBZ3gyLH3lL6GRKCw2+5qSMaBi4eAieyIgpBcUn6KfW0/UQYV/P
fmKH/Gr3og+RC2JsBjFf5I0QC456zsp9jC96A6M3N8GNMpv8WMGR95h9ldtb7iSw16R8C3uxP0M/
TVzY0zHevgDBhQVRYOyZ39ll9kXu1blvNbsH1Ibw5ewT5fS5BRd9NGn/FgMPo/cP/2O3o/ozJpT8
eRIApLJ0IFBqhMmvjtwtLvV8M5LKhEcCIn3VoPbHwvFFfIWnfGjavmDavi7Op9QQ0ziOllyYGV0Q
KOjIDtOe2ECMGSPm+QJYSrXsiBzktE41K5kdrxPrY0vpN0UBtmCq3eQGOjQ36S9raCyDlu33jBGm
RtjqigAZMvtyYFLh1DP9Fx0iwUG1+rFI09siRxo3SxNtEhNagiFLDZtPp5qKar1yHbBguQUsFPry
vms/x3W8GvYbOtAL9NDIO/9VblB6bRumBx4nQs8vZhpDyO9mb2lrdITXS/Uow46vuBvCXyrVg169
Z1Wrs0iYct/jJ9Eo6sj3pKb2pGKy5B8l1rVzAlz77iaYHQw2IFCbgSsw2vpuudurSwrtHA2s9eqv
vx4KLe4tEpz4atVOVa9RimzKZwDpSRA9RTF2cB5Io9r5aszWxoE2Eplz6aJR7iueu9mnG/vjT40u
ufUZBnZBCX9tY8B2kfJbAaaV1VKa/m6yfLIzpOzOX24RBuR+ne56npTWdcSpsJzIfNB7qh5EA9qz
XOFxarmeFczJADQsf8oqCyqrJZPVIRbnBRdCr2IEhbZUi1WoC3XwQs4tgHVpXQbrfR1kyKIuI49W
+L7a7yDLr5yGxL9gWLLseP4kDejwy8xXkCHZKvD3NOnQ77C8g+hqqKTsknZiEKnUQUini+JdWbai
ja8VJfEeLXVaOYH2vGNGSQHeUVr4tXJdUUiA2GYfiiGvC9rvJ1Nk0NsYc8zXtWQJT0M8PjVIov7q
Wc9WcZ6rVvC+ANdrfr2g6vfE8ZdUWvn5u4MOrMzlT8hSrRvtME3e8/aBJhd42Lau2JnpYu7YB7Gf
IHHCoz3My+rL8Abc0J2xcU8dDjTmkZ/M3uVVWFwzEeLDyfljWCYM9xzG92di8E7FBN77/SWoMs2g
RU0tUm1RKh5n05dbBec966RpoRszRGIQOW2mWIEANLDb09cbgjpnhd//1ewN28WPSRxc28bChBPv
cFvbL02GNYlU1/RTXlhRbt+qlZ/JdkMJ86SLEguGDc9R4l3Ge5Ib7zvqNvb4HUT4F6qUv+dYXYxB
2s9xk48JhtDeJHofiwLLKY/crx7BIcMJeZ0MkR4D2N7/jeAfX7gidtD91bFGq6FkByzOvvKkR4P3
HGO0XzH9xNQc1hFpCfz1vv7D1j4rjeoTojTiNIanV7+pO67XVtaoMo1lhOp6c79moPms2Y4W+k4x
VaGPRpAH2D321GHFWR0dgSGV2Ze+DqRv+oILVRdnyac9G78Kbvk/qcUi9Nh5Nw0JgQ9B+HlTa30l
5ALxzilkIp9Yi1yS6yPAhfBw4QP5gL8xAg9GdraqOou4V3794OG6vKyzVh68MC1GG456kX4ZxsvV
iCeAO3u0UcGbSqx5hcte9QxUiSTijTGK+vVSbQUUjsOP7G2eQLGEz+I6RbDbw0+6DXMAMLUCUmtv
+LC0nwrBlRx24WNdvqnEvmM2KeoPIPcAtokYbrU0Is4cS4429pNYHt4xbOk3qpg5A6tTNIrr5p3r
eG7AKmV0XDxcFLhprvAKNklX1XqxzTl+AGKk7xo1ewkxbbWDxTC8jwEA4RPC2QeUOQgmfP0R9RdH
LC3ECQJaI9yT6hfnHeAyROMXIk2+LUlUztNWYKI4BpOK/ESEYmr03FGA3cSv3naI7u16t0/QOIOY
oeK74GSCd59jLOk6lSkUSglZ9obame86esOxBqXZ8KM6PtQm4tIV1Ndqr1uScK1XC8QsZTLkOkQf
D/7FR6AIiVgkIl1Rej9sSIezxuEk6dh7xW6fG07Yjcq9NzOmmRG49BfvE8sydQjuWXMxyWgxndEO
YD2RbPEvaPGh/7s1jhj/r5FXLfGyQsMCZzK1OIYEcZvCzRbGd6hEJZFCnrYi2/9s+gUhHt56v0fR
+SQEnDE5oQ++xdS+z0qxTbKTWhjZblIkDUW2EHc69wIzo+fp1QyobIQAhni6eH7D3b6eHcFGHAfa
AArL3fYI4erSXSXOtsGBZKqRhmNapKGlepemeNWSY+M9j2qYkcwcbJRkIigwejD7ewBXIsura9Uw
ewxvjrt4nzLPxUodmJEXyzaqrVeAcmAOuergCpLkC7sk4gDSfYWI3AcwLr/HEGPNE6mZ+z+sn9aJ
eCzSaEdl7t3OJLIE30olAvYuO1L3LMr0HN+l+eLOAq6LVnmx/oO6mEu9gC5XBGNgqXVGeyd+Hoe1
9Ly4MZ07ehTTJ2yRY5C9iARxWqN2o4DDflHDFQ/N9p/kt2xlqL9n3v/cPMkMJGNiPIWJ0bGJVmSB
dNUzzVc4bnYl8qNzpUUDb2WLwEHbPS5ixIZkJHzLIp1vds7XhlHWAjMjLuUfO5hMaHCfe57LlB6H
rjRaZGXc4s/oYwH+YtHxDQ88uNKpeeBMQTog/gL47vphxYWMNmvUZeknHqGg/Kzhx1ppqtrF5u9K
KqMWv2hsKUAnjicex56jpziSguSS+6cM0b8l7ozWb//he9/veNubk0sp70tnLE23dbuPHHh8fFEN
yDby5GA/dolbDwOHBriwbOc8lzkQhDdiVt9OWu90Hg8XpQ+dEn1t4rV8ObRFI5MqqniFEMUKQip2
VvVAf56p3/bcxKtnEXX7MZuDkyjHSpEwMWDrGwP8jNstsWJ+4/PxFV4BvRhn6HQtRXIB4nifOWz7
SmWG/delgzDDvtmmJwKI2A2fWaaX6kn3W0RA9UUUiCJdrT3orGxUMvYtI1KUfX9Y2U9jxSNXAHxR
JABdgrTK1Zy+rGdnPwU2u+D1VK/1GKFkh48LHqR8snpdqCRJwngOlt/2EZnq89kEli0apWTx55oN
X7saFpRauKH098hR4j0DbCHUqSSynDEsLxWaENVgUcjEx3oUVZMyQ1L6N/YUlmz/OsbxQGh7nVab
FUOhSPAvO+7MC1tWN0MIpVr0MVj6vw7K0ngHAMa/ujBFnpcwB+5fV8xI+uKMB1XO/VZzKLFBLi+F
56dAVaisK3Ui1p+lf8mBNFjvZFti54V0y8FCG6cMm+7/N+Ql+LGDz6K0EWc3kOR5Ln9oX7WGsQCH
BY/uhE8m+zoDGYVI2QTS9sWckbRjDcXtPLXvgiOcLiNzhEWZ8ZP0cZrJlg9ul9zNDSFq59Smrd0a
W0XRMUIMNzu1JMlBCZE6yjM7I+4d45ZZmv03bX4u85WI2AF8JkMk9KRV5sgNukvctmzC33qwxcIT
qlUYZF3O9AqYmmHjOZf8WZpb8mbc1KEw7XDDcNfnvfi4AhoI7DwVITxbwQ0yY0byoD9ikp8bnobn
eDxuqpDZpT9t5C12KwqbGcZ/gG/VabHznjLf9zoZBUMHVZ+xrfTXKJyfj6nbhNRprDZeRQQsatxw
sQg861EkIzjBbWS9Dw3HzJpQwbcACtfTfB6wE/Ualv3ElD+aALtD+pofTt6mwjR7A25e+nQdcvFN
4FYUdT/orszJZ+fJUynKbiVwrTxqHPlb2+aKNJuYNuJEvm5ybcaKRmmQ6IKtfMxRdr9BmX9Mbbz5
b2VQ2hYiDY1qOCvdePsVrYr8Th24vbMKQ747vmjS/zzxBeJKLrqNxkHFby2BHYJVXC10hSLrGzgj
SCfVuK/UwofE+kPeRdip3RCe4A7NGpka9aXvCKKLMmRS7f5XDDNuAzTycHhxxK9ihRDxDssusOw8
vv2zswAkS/aY5T2mztZyYc++0p2VAnWMavO5fmBfOMKuiWfdT23FGxnrgYGZHeTlDQIO/Y+0AFVZ
EpZpW2lfkvGHTJt8KMZQSp0diWQYZvm6N4V9vrg43s+gxKCIQ/lUmBaRmPqiPHYmarHPsnkFH6VF
n63iIrB4MMF+njIqtaSw+IRDl0F2ZIq4bvlBNp1T4B3mgxicnyb0BzG8Z1/4ag1rv14vpZlreSFr
l1Hq3Ryf6RlaBtDfrYrJ7PbS7IadoVW8d/tflZFjQIg6vNKTkhY9OK415bcYeE2FYYwsxIQ+C4qx
oMTiGpAVqsm0Gz6/JwjWJXb96RS9fFEwpQaoyOBdXdy355JkVqGBeL/O4yZHhlIH8gnYovjP/52g
cuyTOznAwK6CitSq5FA3MsxCV9HllHxS89Nh/o6EdZAbDnOQGiUVkb+quQ93n27THliboYKH+EHc
db1rlPmqcKg21KgnYtAXIXet92MKzZeBuftg9DAu6ABed3o4W66W0L7xEt4Ttt75TH+8iGXmv7eZ
uGIj0etLEYbVNbahd7OzwFpVlJnvVklD//YaKLEu6+9MGhQ4bmduZyYISbNkVqy0ZYoOxVzqrLCk
eWnY3WxIi7Q40mz202ONtCudtKvfV07pcbGLb7o9rJyAlqp+n2iDBfPLljqiKH4wIDP9kLQSdsoP
mytiSbS/JhXirppNQMY4y1w7O86dU+vDEnYarLGcVagisyp3j9CU7z7SCmtme3rY6YyqaYwwVPln
pZ8lWUwwbbqjcFMtVGdtGiOl3R8xXXJud+h/ddk2VPQiz1AALhNljwlwqqpBOGpnIvS84lLtEB+g
4D7jvfRcFN2vbdhWg2xQsp//btAWsehos37uo3wHlK2P6sPI2j8FePw/DTTOtze34WkZQUWikl3M
hHsmUjL/HPtfpMQzOwyX93UQ7R4lEIt2l1DkpIiizJ3O5muUSwljCSXxgJ/aDbjtmJyV1zWAgWwJ
cPIN7HGzUqwCTyeZTsxpyMT0KPGBrZvQruiAflVkMXFbomXaKJah+FNqVoN9orfPGfjyfVUHr9n9
8hNfBJejpUTSDkksyQUiLK5V+3SL6dHHs9XSMn47TiIRxjdyOXmmvvAhDYfUUwnDr5Nswajek1gk
K1MnXUKsyJRdAWPzYDtHf8jHW8DAVEqdrcKLTx7Az07biPgdYnucDlD3k3xxWc0YhzynzqiCAOCR
ZBTAe8SbQ7r8cDqgBX0+or658U+TY3H7TyCcb/v88R3uxOWB3qT6AUrxCqvBiX6rfcOGCporFqUc
7W+QnEz53UQ/1ffn9ZjHrEHMXVhkeifkDT5Kcv2z+4grNledSsx+maFpwuGFk29Hz8waWz8wtziz
gRnb86Q7ByPudllap0n0C5sUxYeTolkpDhVyeBW6No3YBJuGG9NTA4O8t/JvGmIyhXoO0vlv7+/e
37Gh3MConq7cuPuLLYJ2FfN7+8V2UPYitWT7uHV7r087kXJT6Bag4PBHGiZO1vriAX4hrB6aEK8j
6e2sx71J5rHPnAt51XABX2Uh+kSAual2PMkZ++gi03cUyXRgKeKZPxsVQXcTXgStPTI16yhuB2KZ
pJdKt6ab2M+twmjujBvqxOaORHEIHZNwoPcRtD4skg8E0b+Jg1zfbu9fODAXbEoxZ5OsSlUWoq0B
hUiFg6THnm8YIFNGvJ7V4tkQNFu7jH2zwN4Bi+RuBAfAvClSCyXXVEobkDpzdMczMEbmN+AVjyyR
VHZR5vX8/HZP9IPHyLIkbPMbOsR9L0tWblwnCMKyJ4SkPvZwzNGbweUrNamdsoo7YwCcke/jM+Dc
ZMkRkvrs/qKyVCA3cn917Xj/NuCwoAyghHXC7VJML0BUN0IY4Oa1scRWVl66JJqUGXaZvPzUS35S
KkTBTt4qJEc7d45Z8oqvk54z+3CQIkCrq7rXZu2FGxLDwwd4favq+pb8eERfMA9lQ04TBHdtQ5fI
8zDkH/Ox6AhIIa9qWv/3NtLLkdwOwqSck8aoywORBmrnWBYB6ZZDq/pkK+3nct+rXeTFPn8Sp/dT
kVgFMNmKkWVZB+imUZ9e8IG5E2FYAEg0VIqYZlt28jJRRWuMFgQQp4DXWrn7/sDb+D8cyF51dT0Z
XggqXef6P3SExvomXitXJTYJr7uUZh1f1zRn4ZLkHsaAjmwUI/uFOFDoTRg6IxjXYGpQZLIt5nbk
nJvFSdEgJW9UH75tl3O7Nnm7sjexFA3g137ihm3U3Lo56dlAfmVlsD8kQ488LqwhoE11cxQTGNG9
1TkFyi0lG7Jd9B+EUHXBhpgTKpJXj1Tw56HA6jNV3GVqGQh+IU/Y8FTGz8Y1PZXjYMA2brEAMfrD
mqbLObHN8wxTV7mgNxETpLfo56seK6rgdTnFGwa0ua+FPM4J7hcJORDyJLVf52ccDK5EIPBhOb7u
wWxwogS13R2iOzrGp/ecpjo7IePnBbT/itO6YYX01MX+8IwuNh9fpsVWu6t9ILVdsl6EjBAgTbsr
y5o6D+c0vP7MC0mxqHPH1EnK3u4+EKS1uF0DRDSt6XQHBtX9RM+jXhCIbw0orY6BFMHunM4npQ8v
u2xdDqIThNRnA2WgxfyfI71y1ua3zufSlaNsGmj8RLNtR98mzZ9BUPLfjcAQzhf1+EOlYAKPNNdX
P7U2NkwWiPYW4y0wwOzHE07EONY4idj43Z6kOs0yue15fV2AhD0alPPUVLDB81jIG+tbnpUgEXE/
B0pYVXjggjuToec6AMwLs1lq2K4yrqs/8ygI/cysqgWUWQpTjICMTJoM21LhE0LkFo+ch+KOpbWR
EU5q9p0GDvbZPaY+LhIaroOqJelkQBUca1rvWpYd0QoT4ZlQFzw08A9mARRp522qolD0oFFiQkIO
AvfavXmWmh23+sPmfqIgpF1mavpWODph6BtRRZJCk2fa0uOyhNuaVpzzYvLvbJAUV1NqrA9CrXi0
sJD9etREWn0fYWul3JtZg+5oM+941TPPhrVus09HCqBypxIlqS/pvsXeOgxpjWCd9c+rpJr4eiWN
rCGlTBNZniGmpVQvMQf53Q9SkWP9CDRDAoYL8vzIaU/UqiHLkYzDJ+zxkYQjrUm7Xk/UtZ8E0vvP
L5/cznk05mgufu9CROMb62AAyJRA2CXxBA1OVAS+VYJTvQndWwutYkEzhsIpdelqhfCbFNMeNB0K
EEzWmwW4p86Hu0lVcdO4mEpmHOJQAhc39TpXIXpiuGvS9wtarhj/AnQbhRFKMlX5tnqJigE50Ymt
EnL1mT+TzaKYd9UH5xK9FEmVcSHu/bZE4oXYqRCuC+zILQ/gBLXMUdY9ormjCgudfp2P652Df6pT
yjAzy7bvDuleYF61y+ASeBSAC+4g07gJiB/nWW8L8VyKPB+wn3Jj89BTrKxGbBVc4ETaP+ExzCR6
yLnAbY8jvjLB8SLrRtHrvEh7eNQ0JOdedG9ACOjL5eLP4d2DcAfkbn4tJLOba8ZnUL7mffOEPgRw
RCJNlqVREqEs7RD6THrYk0zvkQGQypMAwsXJ2l5VM/rQNpqgQUDMwjg3mApkosbEmBglBXqj17sT
bpR53K8X6zeU5vwleSOKn3wRBnrTOY9iPHi4ytb8Z1XktSISrzgB5ZUdmcbuQkglyTBKdcu8Ig28
uuE3ltEBvauj+LibR1ntukB/7Eusqb+MkdofYqwv6C1P5tKGhhTcqdMBPj+tXX/5y0v8rdAoIRKO
I2RpnnEc8zpyG3SIcwN7g0x1Sb52Q5Q7DzpUKe8ui1udg/Vj6eShY9glb2L8Vt7fixg5UX8uV+Ko
swdT2CA70lvgmitfkJHY7AVU3YKgQ7c+SzpxfKG1xYcf+iwfPG338oMt9M36u31qHbpdGUHyFWmk
vIGGuxDgcwEDNAnWhMcxOybsYepTo6O0Huy1CNWPB1A3UCU72cCnGYOMHSAY49zhO1HqQvpQJabe
k9lMGLRCsEgqvMRmuHvbmuAAMzdmxdFZZWlkOF5ogkxPujWJXGIhTC9T02gmD2yZ+FUHi9QjuxE7
ZRkVR10yBUy5fAikAG+0SGogVeBzinTIGmgHF1ESSKjfb5T2lK8o7BfP/m/DiRvNjenANUO7xKj5
pXUgxP/ZlafkbCXP8H7H6bCQ4eNwsq4gbuOTqpR1uIMrnojWY4N69ftk0ejN8qPWSMfPpCvGSPIM
Qy3NpedFAyGnQs8qw2eskZBqE7fIUf+7hU+m01azeMPID2Djf9kZ1JxO4fwkN7Hn+WDfAtmQ/CJS
RQQXnVIW8CkJLYmKdx7BRaEJcBjqfNbrGqTV7pbzzqRieQayWHmx624nhfW/MzmWazQbbVgO8OBG
PyWn0GX/2A0DMc5XibXvEGJ5YP9aOPrRZnuL/8BIR6rExX9m5D694tAT553llRMLx1s9ummfQ9HD
Q6uQZrwCaLfcXhFEfIfovw1pa7abDH6GNPnjub+Gf7R+1odaWhK1MSTgGlg/odnCqLGdw2rto4AU
bQK1naGYkkXlR7WyxtfPRAUfOJw9lg5YIdcyv9p65RQM/6ETukWJTKDeI8Hec4vmsU7Mta2wmPIW
fWjS+J7YISldyKV0vw+fqiy551uumu6xS38dzm9Q2ZihWCFG7/EytDuEeCbbQM4vkCNHPxKb0qG7
YUlZxQ6wMqK6RsEwZC/LJxGgp5FNyGlCTG4baDL5cHOoynvN4oSr32SJ2ZLDLzUoi3oeZRTZDuMU
0mr8/xN5FUqtdR6XNy5DoRuZVeAvngjMt682NtOqf6/ckZcpT3aFdDJ0WW+mOhJ15wsruB6JU97v
7d1axsQpv0jMYzbHs0GopmaXGaYZeGzhwulQc1cbBvLBspBrCB6iB934rW7SI7OgltaTBQItPqYD
fV13KJwBAlNnFbpYNLP56mfCjt2Ty1jfjSj0FOcQkAfC+QqUMGpb/aq7w0Lj7uH4Xbyx7TY+0L/6
IZWgijJxSudQZloqJprWNnU25i+Y4Ff2kdwRcX9FXCSTuMmuhFJ+uQsUipLfteaBS955Msbvu8ST
auQHY1aRAq9t2Er8OvXmpz1JSEtq34U6qTDKm1viaXlZr9eIZCkXcKM7eh+qbwSD4jNbhNEU102r
vYdn8bXNQ50J5ycgXS0jYDrTO+d/JrujrNA5eVDfyLX8mWkTDOz7vfdaidKMdQGp/sMWzEuhzoLL
p6FMq4AHMspLLyCLHrTI2lIMj5Csz10Yzg6LtN4eayc5XoSbrwviefgGHwcKXXqJnasgQitnW2LW
K+MU7uDuBkPdU/XocE96pf5Ln/KlAWg0BjFT/yonQTwPUVczJ8L188lJh8H6mrhf2vYmfMQwimry
n40yZV/idEVxA/vifcUOdCGbjWiP+J42cMN7t44TExzATeA65EGyvCD211cMElzkGLJyeu0IB3GQ
fnOqDZ8h7+kiF5tiqkpnEEZdP5rEUATSfC6AJWKOqcpVOVErrjsZC9G3gs3fOsbf+ZnYclx+w4Jl
xFS8mBFG6NuOxij73e+LRc4qKO8y/obiAKtoWgmRgq7pXDflIi9IlZdRsr/Y+p1BUrDOPWT0U47Q
3bQGct6FOLsWzldTsPEisgjV8EVhVRNYs2mznSt9HjeJbtcih5rredkq0AlR/KeZR2ruImWmuJrl
+KGkbUjLegScdyYTCE5gXagHJtQhVXTbTge6Tf8Ux+U1ngBAEox042iI1w30+Qt3zd0lsiXKgqid
iWj5BDls3yw1dwC1dJR/mxxh6ppikxVcq7BvIsf2X+jbyF/AdNNxFlY/Kz6Bxu6mvpx6hnASPUga
n751miXdz4/JaH6Z0ijp4ud7vZJw97Bu7Av+Q1rWoU2YCrN1WzqNSuD31yxoLFvsBkrd+aeIm9TA
eIGDXJnDy9TmNRYC88+4mXUqeFNpMOMYalcMsM4TFUQizM7IdEZE6TfQzDUJTrzxOjMWPC6dlX46
UpQTo1OCGlEwyq3Dr0OT7NxYL3b3ycRxC9Pleede+fRMJWkH4r9z4PIs10KTRHQRmFz+p7fcy7zK
xDt9+cUgKIn9xXTIcYpn6YsiHBY+Lu5O6eI8Nljh+Gh1hqrR6VKIzEvc4RKJntjyBndkei179Hg1
6rSy+J2FttGCuU6YEJFkmG5U8dPyMf2OiEHUKdn14Wo198DZsf9LwC8SUXks4WyRa8lQ1jK9a67y
UFrQNiApxpzUuBYqgeyC8jEkI7g/5XE+TnRC7/riSMmUfMvFAo9k17WyI50Iu7TZ5uf62f43dRnF
o370F2jxuRaCRQEqYf0C8svc4aJexye+tt+uOOrj0VzzEtagbylue7T7xaLiK4jZgsm65pwjPMFe
UOxd1cwwQewi8DLlJf7/rFBDk1DndX59rO2vU64iMEzvbmGxBIKpkZB2SkknowHw9P+F/hkqeRlI
Znl5QmIFG/9wOyvFbQxxkXOJ2IChtDxQX57rXETLEvK064wOY2lBDwUIg/E58VLKjipjBoQbInyq
+mIxkmaHBSgzjUqWx+y5jWA0f36aoZzwgldC46BWkRoW30egk9ErNbWpa8Ah6P4yrM1gCGtjgDIS
hno4CO0hDqF3Wy0xSZfZN1w12GM30ugHkJqERtgJ8+66Y5b13FMjK2F5cFViEzB+Lt9M3KgWspwl
UTk5hmf3B4AWu59+yfUJYCa8wkqT3mVu3Lu0I8J4Af7AE9wX5Cq3UsGtrnxkU3/zoK/ARkc+w4MH
IOlTEn49tE8ZONPXl5u0G+QEcftkZSPWrP+JPqeD9sKgq1gbP7gcuQI6rwhfBsQpnKJstkGATIr2
5Ay36MOpnxlRSuHTNYkXRLDhMjupoxTxk7B2gx0+YhstCagHRwgCbvQNNIJxMQDeUlAsoNmD7WzQ
5lHGcsBoOwj8ZSLjXQzroKC8F7NHl4lPHe82oyVH7EQrBy4X4C+iUSqJpNbtGsvIbB03shBbxyoi
5IKBPijybDGbsv1e/W+TE1g6ozD/eYSj9ZdGMj6mO0Z8q910gTSErRZEs79sn5PKpI6Yi2DdCWGL
VqV8UkWfNnNFlJYSxD36UVKtbUIy5on/natnmlY+4zrEnFHUqab/B9ig2pR9SjhNeLDY60SviEie
jpOb/Ncg21w5Y/DKcmj2T5XQ819hQARGQh/ZhTHZU99n0WG5TRkpvpUGeFN+QLkxKj5WzaIOLFMA
tGHKBMnuM13DEX597PFWwFlaZR4k9oGdAKugw+BjsPqXEH4qgk7vXZBje6tnbZghLHUJGW/CaIvO
ub7QzSTbC+nEJKtK6AikmbH1ZOE7m/QIXPuP1H+Ld4EkivrTHiuurT6dK5SnnGpY1dliaaTuYqRy
uL5l5w4kpNY7qyvJXi8u/r0nYOEeTZUAnSNob+j/QvbbBhNjDSGDo0ve79B/zqUdwLE1h7UaIv2n
paP/VugUj5Q5KceJfDm3wcdZ+nk5HJtO37Hm/QCwAlVSWM4NUa4jGVmFFVXz/bP8HGke06W/fHfD
7Dx2NV+U8YgmprFqIit+88ReMHTcB4fQ3bJ1SFWU7d3nOorHcgv+ZiNNpLCaxAtSpc4IDAYfHg3R
IeBTvvAg79AqbUqLUEWykxNEq0PHoHfu2T+WYQAJIaOfosEMlavUecZL9kWQVmS4InJpg34txO+V
NSx5Euc2M4u8R9O3Rw958Xc+bp2D3jWSPaZNLzORB/M9WOmtovEK7s9raxwXZhRmUPYz9A81D72g
j3/fd2jiB+F4jLGYaM9iOWZSLNN4thXYXfSZkv89W+3kAlAIpWSUMhVjByBxEBRCgbSvFuS7P9F4
obOSH0P8B8P8azdH0WIfpYDW5nKUr7G3h80A9YHhapSn2v5aTwzJHXKcgrGICkR71Guxib4vk9OH
BUqll+qEtsBiC3UDLnSpKw2Li+H9LstiLQJYB8dKhdNQWZ8BKq4ain6helT0EKssJn9Er1DovW3c
MwZl5W3qC/koA8ECavvVLDvIJ+jM/SptaO1koq/cCcwOVth+3zQsa+PFkNEV83XDocQJBthQYxLn
UVzUE3VCAfvIUw03p/QGU6C2jweO7ky/3udIiaSKN9MvmE07SsGiCpQwamdj4ApUdb7bpJzgTBOQ
ladHS0L1l9DRle87x2Y4ScF9ZmC0vFw97yjbpOaikCs45Ow471+guZgo4QRlXkHH5jYIiH+gmh2g
Lgih0ORJOXJQDUlN83IfmBhLEiz2PzOmJRqFEHWpQch2+Yg/XKushcA5UsHchupsoWCYwp5q5Uhe
/PKEB5mtYsKr+M5YlbTrO/RdtEH7oRDVQ+1jXNBHLPaYqio8ia9XUIrNi7PA0zKj/8nzrf95i39e
6U1ZGu1dkhayAURQyUvrE+o8OMOS3X6Yf6dCIjNWmgUjzV/WU0XLlpstHXCi/KPijRq6sTJQ7ANI
NwSk0gmsYeoJc1Ie4kofydIpXHyErj5FkVat3pNK0o92GyaY5S7G3V5jiRmle3ETFjpHpeIIz6Kf
sc7f+cZi6TRr2j9xHu4O6Lh7mLfifdtURZmkyYhY4urmN8GP2GhoH5nw3horgiVy/1AwolTD5POX
FeUjGCLJQEpdiT53BZGPcF0mKZ1jhtIVs4SlLH4TaXi/NIMYurMXrA8GzsShrOgUJ+2fMgshCYNZ
dYjPbJYBWRZ2YcsFNyS4l44SkpfViClQubC0i5NVncQ9YIcZ9wBquZtriNUdOT2Pv+Ta5/Y1iXNA
MblliCBnfIDQsem0MjsUwmHSLM/jS/b2Org+eQL+P86qMCVDPbWZg6wtl210E9rm/tJMaT1dD++G
wzAUvtHdnqkNeF4okjSk/K79LMDMSX6WJ5WurgAEkJ9vn0JCE/HxGpVJ+66UyfjhP8Hizu5DQvnK
AMhSdEpmpwTu2vUoCW1Tn6lFKVVxkj37q76kkCC8IpOfcqq8l9pjPvLf0oGgZPhOAZilFBZJYMZ7
6HJFceQtM6aiP7RKeAOmL0Bbnz3Cv6Hlw/010RrJtmX4ZAooQAjR0/SWyDMJUTjheRZ1rSrUd7D7
FpNMh+0Kz1lV6jpkKmu7ygNvD5ExI6xNBIFDaWhpv4DbmJn4DgIOUAIyDudvEmfM6VOexuDeiu0Y
rZUEg+K/mTsaQmx6PFO1wAHliPkSmparv4nLqgKrHb9UVNAp2JbPpq/ZtO/IumPzhOID/BJZRDpJ
MLJ4zmAgmy/f9f+NpmYcJ8mfCFPKwL6YD5ZnINYr2KwHCUdePLhWAHQrPikHOQ+7YL5DEnOE5vj2
zf7pi6EEh7zeCaHaNE7S7vXSHtKrDtXXoa2ZCsQHf/E87Y2MjIZE6D0a8EngYkfKifPDLDbdIIzY
mk0UubeSQhS4YPf0hSZ1S0waadYyBa04aOAD1YXrGKtpys+pdRWjWntcbNr/jm4c5orbr3kvnQIM
lGi3e73jnPtxBzzrE2238WFPOnduXoL/RUzpZzAYX1G4AjW4BSyFZJkexVB36g/mXzIs8WpvAz3C
jF45tr5am0lOBCupairHkhdGTbY7WLcM9lzZuJJyVsgb6bh0Ay1glbKcEg0ab2EBpORVJqYNqVrb
Qxy1cRFYEKqD1h921ujdk5RcdkCyNCtAkkSAzn7D7P6oPLWW1/CaGa9+dLwSQ/cOBSFNF0cv+o6R
icg1eFOixyGmaWfxmU9dvBSuFByLVjkIUJiiHKURYtHc0jqATxSgp6o3yLNpSFyDDMLkohiFM7yn
dpHXuAUJy2jccQnQDpMuW0rdSfZkyG+5Zhi4Yl5KQq3kc2Uwh/noBCO2Tk3I1t6lzFETYHzrbIYX
vpQOttd01YOe8gYqFisPwaUEv7ZRcAF15XGKQQZFqiCKU9xBd2zwe4TrFOVnzSORniYoGUJL6D/F
/nLW5Kr/IkXzdaComkIqI2rDNAdoRspi2xVxhbrbncCEVGYXPooTJSz9h2/914H7M2i21PEDEs+5
/wX22TZvMU3/LhV26dlq6zN8P9jAnBtcVKn5cHR7v1TsUVgmt+x4WagGvb3UfSvwWZrDL/KgfYmS
Xt+oteWypseibQ/W7jU4R+OkKPbXdxx+EhqGSJrOPFi4sfcospCGeEhLf099fuacAOhfwcpmGMpx
Qm3rElMZkqnGi/atGEn1ECkS/QW7WDaT76MpReNK6DhJIxNM2t8dcAVr1qnEipwXNmbs3P3kT6ei
yq/FrWlwovemPku5xOOA0SP3yskgqWUSAjDnyZAPe5PiN846DFwljoJxVusfdcL8/8YYQvcMtZo0
D6aDteygEklZb9duiVCY6cP2ZhGb92MbT+N5Oz2J9s6peuJDEyTBUKBiKB0kuEKC9JBtA7pBV/WZ
mdyaC76Ckw+lNJvfH6Ci34g+b/RqpFG+QLiGA2+Zj6R5AZ/UXfj+VBKoSru2laGe9AmV8vc1FVdi
mdFD5vYWKi79tx9XT95PZzWhsJQH1pSiusJB4lDn6c+010yufzDVO0nHlRj9jkL6K2XO6HW0SmHf
Kdd2aHDq71bbG6rjkZQqkuwCkeqmt9TE6B5+BH1uGy8r/2vlzesKdWRet6p9RwZg3/cAkyEbkfDH
1glNA6RJlup7/1NeuXEc1fIK/McdkKYWWUeZK4ynpsvWQk1EUJcjbAHbpHgU0ApZY/VNwCcAGENR
jof+YogJ9Aly+io3UhM0I4RFDUre7AY5HD5mM1638l9tM+3QMkLCH1EZJ4JUNSsEDykolcLX/MMY
5xBTdsClSHdthwHm7dC54LvyaQYgFiMPU/C4Aqq3EDGCntI0xB1Q21nb9IVupPWLM7Q6EOLbb2Sv
2Rghr/wgVlh/tRrjVh/QbzSFNFrUGUj8bHcF86BjSB244YN+b0vPgAPkJrgTysFrUYnxDAIcasJB
3w06HeQdGA6y5iJpZOgDtJ6elsX2U5B7VXe8cg5lese1x9TA+k/mtjHNpPM0CSX/Md7kNO6bJQO5
giXTVSJhUFvrD1clBnTFnLRLYR/mSELSHhjk4w4Wlh79pWQkobMJgxGI6/x3C9UpY2OgjyIlrpOi
LbNR0dGndjejyNe24zxFaurDrRSKZFU5bg8JE+hY6vW1r0IgvkZWYPIlv8YSlQt36JIt6n5zIJif
JvBHj+gV3guzLkB3wVKnwY8ZA4bi6cAqkX+9C037biQl3qeG1Gx86bvu+RkuaigIayTOhRUJNbwF
v7ok4SSGEKw9CKquRjn5Bff8syIFMOQs3UmULxUr9ct14GxlGPc6/LZ7MHzqsyIKXe9hsl7Ah98G
GBh6ixVpoTFaJo67mTj3D5OoHWSKIk+69ncyCku+cKhTOypIA+/zXqHgSyQIkqilQ21JLH2HeO7v
B3WHMLK8aiYqj05IqjIJKXpDmgcmQqKwQNgT0OZIzn6y3KQOkNX8Do37eXv5MzRsZ3E5OPSJtCgg
ENdiBr0KW4HiF6vvlO+gKjhBIwMrgnjjpF9bBpU6cmQtObBRz+erkDXPxttHWoRXp/M+WiMmtpaJ
YlngKKMT/ajurlEU5qarQJEQcdYDyl+ZNxg1N3QhH8nBtCFKB8apDgtuelC05/V68K2U/gaWLvxd
yfXtJKdZuhSrwjnJrqDzo/Ad0XSdaykTmMzTrRX0+efgJSXkU97ojmUBE3erTao+DUTpuq6ZqJFG
EdLx25h+9df2R4IEnLIl2meqwkzR3hAuNRZrl9jSM+Hh3YtzPxczPnn4g5+jbTFKUVaCpBVbUg6v
iL5asLKPwFJb7TR72oR1EcJTdosWtkBxXAwXtTba8IUjl0wmvVFUTyKAKNf2OUAQWHDDCi4HGjZY
61oACGTp7wbLVJFJbqeW+FUpWb7jnTOTEOyl1E3jtbAJUaLvm+1JWvGkGEeNwCtqFfVIUny3HeVG
wSjC4LDNsPOow798EDkL7Lm9NqELCxs1Az1UWpxsM3ixP3ZPfxL15BWr5oxo0obNyr+nds30hYyE
o01IQoEAucKUxVX4TnAN1vCB3UQPWS6XGKJr1xzuai6wo5Slf4rkwIkgdCtCBHYfgpFy7dh7MNFj
zB22TH3Rz4hRFWFq17f9f0QaPlAk2gDhq5oAYufGUcAYjdeptmb/hr1CsZgYScEr8xdi4jk9wIok
8krKDRMSNmvrx0mM1I1fXhWdj3ip1K3m0Ym10muaE3E5iZ76XJSrnfbWEFk93FL0hFpESXQsq4zf
9HonltxWF+sHzU/I88uVj+juxOa1YilYAl3cERDsf7Qgchz0HeEvSxapG5uZgNvhKyXQi7Be0tzC
YOTWtveqBX0vVYYAXO5pLEdIQ+4PEpe+863O1kK5X1JQ88fmDtsNJuwQ43mFt7So+AtEwIPZqhIj
KJZUa7hkXow4oLAQr9gGo5Noq4EK+GzZPJ8i42auMBYk5ttOtIydqUyjoByAGqLHYYSOxkWanubl
DN9eaHZW/WHYqLPTTfSeCNO7QnRkK0idhP7Y04oL1QJG8l5UvWEN0lN4aDDHnZicC/UU8TRKgzTT
ziFtKVfKn28tuRgKkHxfVJhH0griNiEmiWhbTSX258JEx9IkXA4QrhEn7D0n747JrBUhskHTXq1k
0tPCF1VV+R8tpswJJAzVCPM4rilvrFx9YmexVsqVZEtksJ7wDd7iKeicHQ8q55NBDCWtOdotkPyy
cLshY0FTrLxQ06DdZI3N/3nXZdHSQ5dR4ofbVwAqq15MZjApv3qZtmW+cVbjnoLiXWch3Su8/2Qm
6I1bs/7Py1YPcii1i+zEJs52kaDQp6w+ycTSfKYntB3nB6Ct3M+e8dnMD0T6tn1jthMTACPJ9tMa
dpfvh1TpXaq0COdqgANWKel16sFxGRKlsn95dxVDxLk1ScrOz6OsLLJN9wjc0xDVAFlciJyQNpNK
tugINb1MMYtRI/DIZjuzzmZeIIud6L264Xf3Ce+HeiKlZxdNHK3HMSf77pRblMiXr/+wtVhdTIVv
M95q1VTb6Yca/4F3N2R8//Iw2hxfr/ZgnkiSo9B+rOeWaCCb50SYI/Rwe8xYaxuMGGFqnoPn2AOx
HNIrv/s7L/1Y+subXs4gFGrRiB+qhAW4cWfpKxvqAaVdY3dREFTzim5K2N7h6l42Tpa3Q9LcJ7gO
XsGitJ/2vdsI3wiQscG4vrbcfLisik5R/J48puMiwJAuDTMs9blj9WiFprezv0QxW/mvHRJtezkF
i56hc0tK1Z/6pO3HeoZXdqqrb29dHxShd9V4QSJv9JHLStg3L82xWAd3QpYEo1EeZ30eHYqH+mnM
FsLVrI3jl+ZCHOupR0zjN8x6rlHU2Luw7I0vCrnm/AD8yI0NvwPa0+jfvixFjaId/TMaK0Rs8eaz
6p1AxQj7MBSWIMJGI7XRy6JPVaz3ognUDwD0siEvzg3IaF9UkhUXvaWIaAHVQAzulY1kGGrTpR6w
sUlETHnI+4CHYZRc0FrFvUPAguwCFDhmkLsUPmNpPWi2GxoP2HJFu/w0OLRBy3oLQs0mTqq/leYr
wz4oFjeh3NMGoOde5bYs+uevo0pElJc5fav0AWqqZsp3tEQ8A63nR7usYn9gcy0+oCGB47ZzTH9u
gcteAejZM2C62niNuuwkOluV6Vjp/X5eDJnh/jfH/62MotkAplG2uKjs0f7quYiONcgJKVD+2bJu
ERvuHbZtrRRtjnYtq7OfIlYYetVlUyYfN1RgAQG6f6wUVuSx52P8Oo8/FZtAqAx6Z1L6+wIuDN2w
GuJsuvP2JyCIWZ8+U9Qdm93MRLqSKzgK5WfTZ/NGR7BoIPTZMd3/9Zu0gC8pJ61d2TVLlZ842dPH
zeIRcMCTDJ0eRJxigFoc1WxCtGBEepZ7uq9Nox2CzcwSfSO8EGOOUD26Fq3JjdeTAnHoLf3tKl8e
TsQP7UbjYGbeITq4KxCCJxQ+axm6sp4VzNZQP7NgZEbr8WgwY/FveNvoCInyXKQiUfjgs8QuSLop
p3GMH8SYAQN0NrMN/C/VMWfoA2x7w/0Vg6hAlej7G0i+ltMKRr+73HthJZpZv4M4xRyPD2OwgPxs
7oxyuyFAZ2ExUHLBbxkLYpj3ekQePHjHUetKqC7rufrfseS4pO4uRiJXVfddUNCmjmK/WngxLAOd
HfcZWWfKY7uqvbf7vLr2Y/oBAcj64f0L7FojNnr9JvmacC8MskdzM89V9y2JpnzlHYzemz43jnYY
hJ3QlJQwY3qSmd6RyaHN0U/4qUiyq5XUbk+eIJJnkzyX+egyui95uH8T08GvaqOuwQtC9Ych/o6H
Tgg/5zb0xORkeL4GEImnD6MR/RK+dgEsjrR+PccjEzSP9QWZPIUh64QXwwtZGRulCw9Laf+qCruD
cPyMjAzpYecE7byn+7y/zxExVJpf+K8Ves0ik6sQoRmuYlJRMRInsEv47OCoL/CgPGw09cxSbNQc
e9W29zSIIeIP2EKLt5M2rqOUS3S5lEbHaBVEbTmPXZH+4sdSahnFlNa+TAepGfkIhdQlikCqJSr1
3jfR5dYnCL0cfImAhants6/MWiYWh3ZKw0VKaeW4A1qtVb7MpR8VAnY9Y9kKV4fYRA5yfKwAv8DP
3BT2rcApd9huv9HzWmQsRMaoiDk0On9hpf2516yPFgMwMUamEPlgQZ/CsoChrwHZG2kvbK3GGK/j
r1o8B6tC46ibuheMfgrugyshL4j+wWfbzqCCghZpDZG+FGcO4oEKmfS+YVhVHBtBOH+HdkFR/KlR
BlnYcylI5YB38IEli3DdffqaykdPULE0G9ZQHfgnji3AbcYEEdRRd35aOgJb5bV1cDkqNIUcIa2O
6HH2/TlTaVrj3VjVUu4ZscqVypUVwqjtxlrZJyv8u88eTS5KzN4tChI9p0QDVfgECUDQBAAxoPpA
YjZ7x54RI/r56oRmqEU3yZzhUsd69EUVfoDf17iAQIydS/oOJBDEuf97/i/oEGw+cw2KclOzYZwW
hBB6M7PLNF1q/PsFnhbBuuz6fexX6bvh4FmrWNr2jqg4y3SjBlfu22NCulYtpMA9mKSG3t6JSdYs
C7vEqotDuKROlCrVGp3Brk/JIMb11hppFlEuDxibz2ZS7MNh1lzw0mRJT7yRdXUSA7CL8kgyh13l
OmF2/EPtZ5Y+38FDHIklMO9cibk+wExaRbG5lzZr0JpvpkPHvH8uZEuQuspx6rrJ6MkwP7YVHgVQ
fJY396qul4reJR4LFkTPnBWjY832MusLdACvnOb40IWBAdop2QXmXTSXDW6yS0Rl1o+empD4B+rs
G/u/eX0+X9MwwurX9NTN+62kXfblMXt1cY9Taw+ZuMAh3HrBMLAF/muA9hRrs06beCedao2qTEi3
Idlq7178DaWFWdQi1Q/QaElNAhiIRhcNCp6UTGqqumTEWixzcuGImsc4W76pucBv9www8vz2FkXU
H+TGnFTcHXbpK+srh9xhST78HJ1BuUQ0yagMXt23gn0T5qSIUsVju+erkNi/0k5upG+2I7AhsKXG
XmnsZ+jz9uxfTZNDp992VfSUJE1pTLbRISrBMMrPjXHxZQmCRc6XFBiBCgwCROK32SXA5Dx6LACf
rsTLuCO7vl0SgJpr9iJ4g/nKhPgtHbPGEwWFkWGhDBTx9cBRNdRK8r1CTwd+ZOfVrrAQX+WuaJr1
1TZpP6Pq5za8gF2EdzMFOIpHAeTp9LAnPPtnKPyVcKVUD5tlvnJ9qFV6TM0g4+5eSrPhhA43X9c2
n9mV9l7AcitVU+GjwP0LrGxhEcs+bvMu3nv1V72x+EOLpSJKkIRFwjc7KCPhLg2VRspFUSCJzGmr
6jVtBAbgaqerYIJTV/NiKABxiKv2N7GCU9u6D5V5p0d3A4+zuvH+wLytrktBFALBIZFzFlgt2P1D
WLnMxqkwmsn80tCElTTGgF4iMWbA1PAIxmqDSE/8Voy3iQeO8UL66mtKAXbQzMt5WpSV/OdFwcMM
r9jeXIuQ+qlQ1Cfu3sD9zY++eNCVEszLykSXPiK5qsj3gGyhbGJffUTZ7fCxtyK/JE1UFLlZd74i
qa5UWjHLbg/cUE18Qag4hKK8dxiEnITZ44A2xeWY26qbXWVMZzIzwV/vKEVsM+7Qqyq79mNg4saE
yKO1nATzq0rbje766sPLHCaC/+CzLidKlqGV3mL0Dd8LzlBcLKCgbh1QDphKs2VV4TzeF4J1zOpX
NqoZtHn4TmHlG8cMBuN5mR2+3mAn5CXtv/Gwxxyk2ytvhVLbawjwFZoTzXMzhaUzpEDAI6m1DDB9
3pXR8Hm2GvS5YMdH/5PDeCB8UvQ/CtHaD314K4/kOZICBdWg7tuRnADcu0Ps3nnurSfsGXmvrAEy
Z2OBYZ3ymUS/I7UkiMGjj0V6usjk1zuVv+Q4vbLevpXgrmBBl9Cm1uVgZcPZjltRe+5rOF3xVx6K
IBZ8I/SCqo15CISJMeAS7c1L1bR7YpUU5j9r/EsMidwfRPaWPtkdoPnyOwdK0cIm43av1NpRJHYo
B2zEqmJzLam3Eu0jB43hA5XS9gcKGzkwi2BvD9vWTPtV76Kx5FoY0x93C9YaMGrftJTpQkxMS+v5
RcjTVKSiKbkmMUKb8XYJSaG7bENL1wzJhVRulYjyMRlCXu6E58eSV1pHVHcA2xdm59dGewOLiGb4
8MezT+kjXKBkNVxx9nHbwYdaWz2oMNPqjt7qqCW3nlVyiU93l1G7TTXOYpI63t03JEtXYkIhlBeX
GlwA+pJb0EB83H+wOGNlaJAjd0hbVoGHjwRc3pRg8TDWprQC7n1TQFRUnTlmxF3pGn2ZWtNo9WUh
9IfCX1hJBHUyxZz9/YsQM+T5xNTAKOIbVZlrOPiA+f0CQensKLDhtEs6N3sx7Gb/JZKz9vs5/xCH
HUYMsA8YnCR2vWwKGmsWHmIjurGrdcN85KbM5WvLGO9VY/QlwuDNIqHbvbhun1o8VoYSeMNsOwKC
zdO7K6Yv8xTkljY1ktdJbUTB34rrxDob8zIiIeDgqRb/ngeVKivNwwg8ftevMaqishlu45GiKe4S
3D7BbC+gvMhRHBmH1IAqx+kTc5Iv0ZNuGP3kH/I4XP4zrNpLiVA8JB4xbxpclRl5BI+wZRxmkxrt
7DgGM1r2K0qHsduuv2kBuc2V7ZBKsQojx+fzoQRO0gVbknqKzWvCng1+rcRIasP2W7+A0XJYRNEb
LjtIPoqp5KQ3RCS8A/+nir/cO7cVjLjwVaZY9c0Wr0agjNr1F8UvhSW6XN4yDdS2g4g35wdqDWqv
BDaBite3D4jnv8t3HPPyyJ8oEe/Sf86jwENrQ+bqibQDgwc48FZZGcxJe7S7QmfnYAck2uJa4uCg
ghOpP0woFC9TfJT+1eDa1qda+RpC5fb8PwmfTZL2NeQJJqmU/It63bDmio19NSjOgHdTM0H9cgMO
DnFfwT1yPUaPDcZo+Gv/9sHhm1kB0T9Qse8rm2C5Dmlj7O/pMcnwKK+UZS3KCnq0I5SPB6FUvs05
kL14dWh+V2ymyVihCKyu1r/eQV1QH9Gzd0YzkWzF6ovF64Z3uvlYpjWWStEpkQCmNtV+UxOjyzS1
qiMjzxjjeEwEfB2VhjUmnEgj/+XVY/jaDupGhD4xyB2JWUXjOb5wZZGK4bqmCRZh9rPffv0Zq2L5
7qmFfId4Wkz1SuAoWlpcmp9tkoPAF4pGycD56MNypFq92DtvVwSagucI/RS0aSKnKmNYutS2iP60
EKJkaAKIIvnf7HdHq8y7f9wcW5EbydLUW1WL4WWiRf83TApIgK5zCc48cAdpQcIRIukl02coqWGU
Z3QgVdPZp/SDXy//3P151P5A57w5nvvtWgnnV6pZ7AWr18gq+cQbNs0QytD17OwAG549CtJubKRH
RBNFThFwrdSos1GTpjN0C5RdXUFU8c+EVzrLytti5b5jQKbnN5tezb2eFPlM/BkVkuy3y1jh/XzS
SDDYYNN7QyWrqn43T7ajW238D9QA+ahOQbrJD5g4x0ciM5WsV+FmdswUBueWMtzVBl9Jq4zGeUvZ
qd9uJ5qFcsBDgGkoEeBslhMrputIqwjPK9HRVT3wTaH1VvC3c91ssFEHI37odDY8Cbz3n6yEcooQ
gqpbWyLjhtgy8fruLLyMHv3SFlrVW9H+A4oqAavVVFnZVVD5q2mQOqd6Jj4Lcp1ldvlw0b2V6kB7
bznQJqwFRmHONdL1wbWK3/N+uvXwc0+eXh00DmqnfUl8YeXyYt57snT58RMMNcXDyip5L/hui8lf
F7C/7R+Yx8I1ao0QkZuxWOSBB+mU6dAwtrW0HL4oU+tihKIipfHQfiKKs+pxe2DIHFnGPdMQJN4l
ev0VImI6cs7xxMTBXrZatGEqeimlamnJhqKSbDR3EHWowumlC0bAOBDBPON8izUKS1PH8Bhqe+qY
2h0hMx2In3lvMhnnVsobMFZc6Lb5uzm6t7CYV4pbbnWDnZPTK7kfTRN0l/V6Ecw1RNZ4UoED27Aw
aZzUmRk9Mkdb+3Nog8//zOdg8LyTFv83Fq/vApk8VznnSHIawW8eEEwDPqMqiEMTgU3tfkUFHlfs
fuZd4awe4sy/N6Y35wXIk++D8H0kKtu8YynkHwcH4fVaamPB0wCKXeQrs6s0Y0mVwS9/0jz9OZpt
UAC1vN9uVeY8ArDiOgl13Y5jvMU9Q0XlIZ007Da4WT3doPi85mT7+6RmQgLHqzXaRxtUDFlHmv+z
ttEIrphrQrHmbuMIrP4lx6G8TVyXau8FjqwdoKZcpascBsMNDvkDfBcp6Wn65iZ2TWl+Rcy05BGs
n5aE/WVSBPjLlRObmcx9RWxyDlocvRhd/43HYU8N0clsX9a6KqoT3hNIHl2OmOyYVRzJNwq/lcj4
wXcd9qkDZ7gEA6aIhPvWvDLeWOX3a1SD/7DKdkS+DUsgB1qjaJx6iuh0D2oIczyt3Z1k7OOZSP9p
B2Y1hNMsu8dSo3BrxNnOnK3TN53uuSsWHKTfWNk81VhbLFVDQhQEsfbKYuKB+dHLcnHf0LUjNDwq
Qn71PelM+t7uhxlbs6U3Onto4D1olErjmmpr2NFwOu7VA9F1rE1Y7ojut2omefRzwamATOKbyqb7
AFQr4k/GIpdMN8UHmKW/SGd9RJopLOHLeL0Hqxfw/APEoG26LPw+X35jfIAa+yzXBTDJo2t1i6iy
4S+MT6FQcD/5GBLxyG9JaVIMwW/0Ub1Ag7ge7N3jWLYq53C3wSaOGNvxR6dAfI3ByTN1KB+OiUIx
vJCsWNCHMS4Hg/w7OBjI62Upgz6Liy0dVpHEbGmG13qQNhrYPeIS48KSPHOIQQtmDKU2D4CqMTxh
bHwpcaE85e/3YDAOq+F5Nl5wI9hpxmqpeCupZT6K5pG8EWdUEyYwbSsD3Jo1emaNx2TGqTrskV7f
cBBg5QQ3H4X3Jw6uWbx71JZWp01PLX5+oFPRF7Gfv5a5l+tjnBTHdBxJrplc8XhwpmCZvrqapz2v
h7FglerUz1ANHZm6lgC61YHid1KYBe4vaJUsF2mfQ0/A1Y0zKWoh2a7UMFH97B0t10+VvLSKGbfs
2nPymaMkEITFYmte5w3MxOdhrjHeVhBPvKSUS4rF71HLl/qhKJr70TPATlyZweRYCsEq64MpeuJ3
uEL5NlMuineES0IwWQBHLI0UtgcrfBhfDo4LZupFrE/BrkHF39PoMAjEJMAh3g+3FdkBJsEAEeoW
jfdj7XWDyz2P+OTki835QhHQX3t6dKpEMNbgDA8yhNqd4Z5hsXU+Xp/8SVODD11USWjiWBIRpqXL
rBrnLt7YoEr9jnEPsAowcBilG7PJSJCwsdZGyLoFeVAEtMCQ/JL+5oOwHNoxXIEQRLWNDsERDv1f
HyvWSK/wJVVvjtP6geb1hO8dpEJPpw4HMvJA0vA4kFAiWvn2U1aHlFvTD/rmIqamqPVNO6cf09/n
BkkLGPT4BO6uChhTOjkFt4LpGv8Ol84SYqjVp99PpIdOlry28l+eAqxk5PCzwu5zdy3InmkimAD9
HdJ4Yv5dto5y2SP6hSk8Kn72gkpuG/XyCAtsNVj7XpkMQYY5F4X9WizG6bl3J2+uFKklKOVDj531
UxZMsOETm6v5bfHG1ziVPzuH/ezl1ibXZVq8J75/79ywqXvVy1ZvAsEeoTl/t/BxnGA2OyDJ6fHZ
D5gSCSUsrLjFIWrz08Z4drPG93CqMYhuPCDqoCi5PZYj3STb/47IRPOpjfoN1z+mo8az3hYvrOHi
unI8VwZ47MBxBHAiyUUj/syeSNT0j3f+Ijeo0b0sluvidGGKVQGSiUzewvX31Zd7gGDhYG9wso/m
0pf51EISLVIguDXBcf8xRWBYyA10Oy1wXO7dkKJl0OzapREUKRBB8GT1NLzCFLokepA97NHeougS
ZXGJqMSMecIwukgIAkd/B7tEPyqxN0HvRa28ZjmTzTJTkxwli5iKR206hgOT3Y/8AC8tOPaTPzSL
EnkpOVMPUBigfxAOR8WE+rJsdKVXzpeerDzGerHoHdZog+dDL8lIBuD67vofVsLGGOgRC/b9nOse
xwlF9gBJPPAKWYFsVRbCTjAvsqLUHPM13LlTW82ydQlXSz9hrpwlcE87deS0x08XznwKfIWeSsML
Rrsdw7m1YvfUsWdP30BPJ7HAoM4Vr2w7MvMDmAjDwBkmrmO1ItuUHwBshw6gJhCYEDKSjWLC3/xw
efGL7SbzpQGecRZssTrd28XPQH8VZ83vBUsiCpEh0A2t/NwlRBdmcH0X5Wf+Bg+MRfgtQP9cPTip
n6A5X0TCMdDs0xNmJUSRXLtjkZk6FIndSJcugE8666E1MHM3D833j/8SzFg0ULQmUiJ78UNWHV4M
tV8aMXp+eQZKstubc0rNN2zWA7NV8Z5MCt/ujEWrTC7Q4Vh2CBIT8PDhtAleA2+5dGRkKlezBUvG
QVcR3lXottfItEZ2Quj0mzOsSo2fQBKa79d+Y1bfo3rERD4DhCfPYmKDLew4sNT8f+FjcOcecpJU
QLSPmYAvVJH3FITpDwNq2sdBNXreJ0TTG+UjAphhO73zz3b7emPr/9paZWdokpq39XVhpMvM6HKt
p3Xnv03e+SV2OGj846n3JUl4rR0XE8t7du530wMBYNI8/b5mHQ869H1oNwyTU4CNoJ/ONdmy8bFw
gDyzghKh8PdayQy/yEJz23ekKghfdURN7CTMDI30dgvXkCn9H01/qzZjjiL/MTG/utCCWIpB4M8L
j8H2MgavR8Ms195dOxxO2FC83CNXPfW/toe5ZRVGGWIr0cH5yBXHxXBcDVxQ60mPANcNRVs5wEFz
6lPvNbBf+VjV+ddY0tbWrNhcLz1C0CvfgZHzn5K8bxd60pSw33PtrFz1xS6lCU/qcLS/bJpppWH7
dKAwt0UjXV5gu2T613AtqP8PWu0su684i1dJhZJpgip52KVdvbqAim83vCqmcaynD5lFjhb0bYBm
WbmyzT+McF/sdV/s93SV6hvKsyQiB5fAxr3GH0AG9um4P4zY5gG88SNgJsZus7lnLnU2VCNNRpCV
Z36ScGRO3erILeCxx6+9DRnj+5gf+Y/F0472Aiy+zw2MchnwqTwbohMGUPZ0b11gxEv1apgJwz3b
daTNclG3V3stFU17Q3o3AwCOKZJ28To6dP5xgUXeTmgPew8V/OdP9Go7Q77IZgXSdxsSIlDn7bNE
3d92Q8o0qcKfqH2Ic+Yp1sy3KP1+7ALfaDYNchlfCMgVSJSFsxcg7L5QklIZ2SDTkPrdepk7rYhC
BYYvJd/JwE3NDa2W+oFsNo6lpLZOSkkpPwG03EadTlVnCJsod+bdPOf+KoclLp9O7MbIijmf52WB
ktajw8NO9GotWk7m9YCEkOx29wdGLaBUPCO+pBg8DagILpI6ySz8t9QuDoS9Dz58rqOR5P0/L3YP
6gIjfnNsq06D2fASfkIIm6zLVBuEa/MynO8ajPjSH9y1Nl9K3C0UFb/jkA3grAN8q+IXNtzeoAP0
9xfU9eakVGtVrNLE7sFhW2fouLMx1bephMcnadSgvAotQIoFw0mKHFh0GL3FNxt/57IlGEVlKRJk
Oh27qtAv/0z3q4bd1UXhpiP7AXowONYEgxpnPSFMnaqICemOM8pgIDEYHfi7Tq+vJA9iK43VvOxc
iIrTZB+U89HVHHZKcw2TIaHABb+RJJc8RVDEiHPDe/5XlzGMY2oR0AKtcEMwLL5WfU05uZFcABvV
QLzywnixdl80NDq9Z2GkwiJ9p3Gqzl+BYe7DkvYHNNb3oRc8lkQUDmrM4B8QjOsv0K+9L3K+UmFA
W40HTOxulW2z7NdIhEMCcF9nf6wgNxh1IHY5aVOfIrnNwFf4/bcilAfuTKXZifU1EjOpExxsoNTr
15QpdBgnAmLDqRBJ7AYSOolkwPaH63nl/Ep1ArDOhu81zgjOdB1CZDfrLCXKI2s7WRcwC9cEBSeE
XzXCDod2iSgUvX6hvGdCDIpx/QA+mdL9dSbSKMFBU+2acW36x980uPa04B/uEVRD9Hn19yh3xpiP
QtYczLQVobFUZLU3gg1A6hpT2CkDTSE9olBf7yLCqn80oBImMFEMH4EHs4y1U4LyqHclP+PIIk9A
NLbYr0/hJHV669j1mtoUKlGLSaJUSaBdFT50t5icE7iYMY20KRX3+WdAVpi78pmjB/hQPOV1y2Wp
8t9LscOOoe5z+wjtIKEEv5SxLJ+QYiEw/SBwEoQUOtI4tmfzo6abDqRVorOA8kurwtmKEXfQ9ucW
3LBViM/aRqbT7yqfqfO0jlNVjJ9u0KEjJ7RiT+hMFLNYAVZP8IfjEDG4YrPX0+PNanoe0cTK3+eM
6BfnZoAJHJWo3/UxDK4kBX4kpfe2klIC9uxP/IgN5Da7ZoA0rcdD5M84oBSAwYKgvSi+rkryxDlA
qMtUm3sO2EX/+PNAJV7MjMVs/0iMPfUR+sGJiAc9fehPO6LdxDpTVNRdiE5tDVYAiGitN+FCMSh9
Rrpz7FS3Z4HIYd5PXH2A4ve9QzxJG7IyDPLCebnrZibRwGM8w2Nk/UqRJHvEKxM6Dr4Wc0mT6nG/
JDFnBkzzaqj87F0rVOzbpzQ/LnRvLr461p9FhUcNnajpjwFLHjiw/W/NfyW/epreimTreCsaXuAk
qT/n4z6yK2RT5+Uyf3dfOtMgbEfcQ5E+w5ru8U63+z5z3wL3Rprp0zroJqmFmnX+3B1Wt7r1T0Wl
B24Ck48MqV6GOO31qkjWtOPKmUfyQGKDSVd4TzVMBoD0nyzQVjfW4FxolVkuFoN4a+DcVbHZuRpz
Kr4tsHgWpA4Ch1G+iYUx39guq87cAB+XBdbKyXWM3uMa0In2eCzJT1sLtC1tz7wACfrbkt+rBIZ2
05XLbNraIRPtPukUyAVAikc3G4WfogFqKr1I+LcJYtu4av61mCOECQY66YZE97OOwV4ZROcI9uEm
R2akbQXCl2NsMgiQisKVdF3bPSnJy6lxamwyo0UDsz8S+jqd32gtdOqIO40zajyeE1XQ0nXj8qHA
zOkYeSqCIAuuaI4dhjnjTtQo6HHKmCcSxcfbg/MjbeFM4f0gDbiYEmPUUnz6EaRlN9MZ7AoNSsP6
4rir0luT38pb1f9lk9JMWOopccDU5TttYdMnt1EHf6AaV8uXt+9kxhjoXnbPi+z034HKkrdLlcUO
CnGU2cb7cr7JMx55Qk3Eqw5cMjkZoqKsvx0OLkI/Sbm1zgPVqFe0O8XP7Ny/LrEXoF5b+Yzsdjpb
FlrrpJC2trnHiNk6AtQb/aa6sB8jzYHG/l6LjFaMnmBGcka4kPoalUls4dWGbUzoyH48wMcTUrxP
p5K77mK7AqeayQ+Qz9wqmLszQ342rv+Y7AAtfGKyG/OomXjirlTacFtw22lAfO3vNSUUyYdaG/MO
kw9s8sze89dyGQn1GLDt9IJLfA/01nuMdIu0vT0DWkhXgMZy1vsv4HyxWeWliHM6qNSLCx2baJGs
TQwClaO0mafyJRjOYC6Bzhv2mYpBTemrpK2poozsjPPHTGtTrYTxm8z8DVsY8rb+xiPvIkS8RrON
mEcctuZPhLebhabkw8JVclyAZ2x1a+CyAsBqHhvuY1h3WPi7xW7ecwXUyTqex7Sx4soZLAdaxCkG
fzPTtrwh6uIz6RO/PZreNU1vJvsOjOwneIKDdp7HlLUUVZ6BscVNpdNlYo0xH7bOhDp/2fKd83ey
jzacf2E04gAnOR3E5ugDHMBrMcjy+fa/wS+RruwSj6euj2+tWNJIn2X9aXyQ0gSbEg1QIT7cYlHb
g2Q8msjzls8BqJtLj/aDt0lOIb6q8oIxeJCiQ1WgqZrh4qal9obF1S/4A1/afVo7D+dtoUcVa0xd
L5274uQwxe/bSAds45aAucCbXRG3KjBOa/0ZwHm9XNhbtoxVChdjU/cTCWUvZk/zY7oS8cGBXtP6
hfTzfmr4BfPb3EqZhPgHPf/VCcXThvy778Ud/p5AvpUUUN7IZkSDV9Sn1sM9t8at/yqaRoiR01av
xsiLQ3muh+5Vq69ONA0Da6J+KkK8vK04FHMDuY48rZBpAQgX/MEAN7CerMF0LS7N+A4yJhS+dRDN
R6DBlCkYLC3nbMzdwbu0BoIqwxH6Rkf7wEbIy7pfCIQeD/yEgUY769yvD9vMKdgfMA5aaTQaREY/
ztXfEZs6QQ3ew6bvdoU7fVZ0JS8iRZfxGqS7ZchGtgyPcNM6QvssmoXYYZZBeACHF+WZ4JIHp9cg
HVHOLU9ytYQcL70pDZadO3G9Gn0BdymQXgSqrfxYDFtwRxYeFOVv0ir5Jz1HjjqOdZDBrXowH5jM
5WSjFS2Qzp31T+hcH+3WCENzxaT4ugf++S1SNFwN9EaAUkMFfpyrtPjfDhWRwBi+2+2iX5IpbuaB
fIY8hu/1HU+t/9wyNVxPZwCnietZ/R3EMusYnj0vg5ZCfhZuG1GLZ2rG2eBfkOnCOT6rtV015pOo
93NST3D48/mlUT6xxxpqbYqcvmv0zfMQESscYOULCaupb3cVv+x/nxk+GDoHzJl6k9TOPSOsbSpp
lEYmS7n1U1FfXa/nZs+hJ+dNew9a99vzurm1cKJWN99xF951b/gI8Ze1b46q7fN/0JbC5JDK9r3O
ENHwin6ajcC+pbZFf9EnQPIrsARnBZ1XEOyc41bBBjOftO7etMAdmY/oGJdZW/zyXxbbkH/8TyMw
swcEIoUAcja5L+jbLZuq6C/hsg55UztTII4v0sEqAetUIvPPshxYEUGa5NBkNWqzX/WcppGb/keG
4oVl1yF3LYQJ7Fuch6lg+XsHUHcHvoAQbWnFyauNq7ywgobp1tgdqHaRp9ntMD6Wl963RQ0XjbfB
cVmR7ZEk0DF3/KwmZ2TQqfG+zqAHDbGJXQCQKO7QDisG+QGpFKHVH8pVg4uhXqz4tQ74B8UlFo6u
FU3bc5VGmb5t62iRK7cvIAoAAz2e3c5LI3U3Ia/RxQwDbWEXiQJD0d3XRqrdg6oVtihOdvanmokL
hfZWC22EP9jxu9+MTqoseZDqOQp8XWpUNQGSia+La3+3Af2XgcEololZMUhssm7XWwNJdtRheI09
rk8A0clBCwinJUqeeoxUICgwaChvGdYqGepY10xoZLf4d1m/faOP03QUkDITgKYLuIrKkn7Gidh8
kacsczWuH4nBKobIHEK/NOlGXr9jROcirkUV5zMgtADp9meIoNp/LNYaShLSAwaUPo6RW3B4gxp3
iCO9Kq9siKyAuy8JsC2W9pIENVX8HEOCJb2bFtq0VqwIqxG+/RzDdJaxKS3GcVjZ9jD5+TKoEjZM
vuq4iLNGTVaxbCaF64/dtchrgMBT9alS/Z+KY648bQL/AeEwMAeFO63SF8cL+bXvC+NSo/OKYIGu
7qlCbRntm0mAlhu6asArB/ze1IOjc78gjdnb3jOV0BZwDhgPtVboD8IzISeR8Ml5RfC0H7tAagAo
VUS1bhBqpa9LavSblBRLjTLALRByScugUhhM/JpOQvN183ACpPgFCwgNGyWrxc9P6x9CFvWLyT5h
tq592sFBmKUNW51pDGarZVq/8ygPz9GlQtu91M1mg8S+khpPEV7B7yfWlsAGpIXcykrKZi8IMHMF
bcO7DynpoqfcLHCERrq33861n2E5cNoTBndAKhME5WakfdzRcxLdB7qnxDcioOJLaV8gTWClf5Sb
cmIlk79k/4NbFah/AVyscoANp8AeeWLvyhifgIW4mhAIC3dgN0lACFg+76AqymZNoIeRuQEIIwu4
9TFKkagmkLwB5/k48uvxcEhkk9XI/RpB8ysWKMGpUOOAsPYxDgJ5WjPsztwQ1blHPZHyBn970LEa
4I7mW97weNh+7zFpF/k/3M+eD+0TKdEqBuTXIIpvNAT/L7O0gIfs63BCDseGob7bMuB7Q6YtMG+K
DoEHMiFfVe62GFrmtTSvUObL6fRHXpZsI8rv5zuyPNkhgtVmRpixwjDYEuobKZz5j8kx4N1C8HE1
TlrqjSUZxr/BBIzg3Pvbh4tOh3CNNybZiJzPJT5ehCwhu7Q/W+p4Ti7No2C+o5JE4BaoESccF6bG
tqVU1n9Cd+g4I/eippdvFUqlYjkm676jHAhfe0LNae7i+Znlw+op8rA7jeBGifmsRlRoL/mxdDOc
ka2FMms7hgBjWsJIHcbUfxGsuctIlRnN4OMrnCffYFtFta95pK+m7qWMP8NLCDXy4rSTtLcxiL6o
pZEyImhwHWPLJu8UIH+gLS6DEiXTJhhxlFENQKw6WADBbReSzvNCp073bMSz9xz9SoWS3cyi/DHg
hQ+Zc59Go5YPTk18DAMQvg4pT7YkJUQTh7aSycfFMwSrRbt6lGKHiBM7kVCdVE4l/DNVOwHBq7rz
AEMlMcm8hM31//IE/EOwBIBiWDEF71dJiPMm2qvqKcwj5P5DwsBp5xDPtFM3ZcsKix0m0jyF6R/3
h0AYWfzzIpLherawxA4WPRydjH+nnbsJGJX4sKq9y/5lWFDvyA4rE9SeBpsxUEOxuIsitPniZxjB
hXfAHCAAXkiXDJnPrZDbcxX0WgTs/pp7FW33Es05kVQJknI/3iIXgHefy6DBhJ18ycMpCCeQ+2oZ
xV7qLSzPdvZgNB/0Ma9L53aa/POwspOlsjATpCQxU/SgoPy3qROMY8aQwyQ4MxFsOq/0lvEf97a1
6RV15MFyHa8kEsCnLZvHnG7J4zqdGk4FSdhR/Qhd0WhwSrlGc5PNdxo6CPSSJDvr7kKE4yddx+o2
2+HSlzxwYCNhKMJC/j/SHdkV6+6vXq9tQd4A7EUvQg2JDkZvIO3wE6O7r8R/Dbg7MnT5ZRaSrn8S
hLPdfibJoTgleJC6nB4rWauJAT+VD1keTgO5FE7LvjcY+yt2mEuqjsBaucuiArvSBpHx0E4++q/j
isQb5T9rDny6aJAb5Ou3FXZ6HjzZ2g2b46QRacmnRw8XBIrLMeEDaj2aj36NpkOTMW3/0ntbX6Xz
UZfdUmf8sK1W/dUj3a/vWmcQ6OcHK7Z3+bNyusjWxHwGVDHYw9CqdJGPX2s2CA+VGWseAiGySyQm
UyC9kScb26u2LZsle1tVfgou4oobBM3hFD0TtqFBa2I5BxgfHoNLGQ3uXEop4Gf10AQJFJlL4feq
4X8lzf38VAhncDKIe9d0go2dVZLd4V/S+dP/kvvuS5sj8L9z0TshQ7Zb+yK4ZjafnyY8ookgEYJI
YrSHoSLzEDOqvCXUJSmWFgYwpsVoHSAXaH1Mss2m5nVqu+zW9INVoQCfMm9H0IQ32pfakHTJsWc5
eQyC95Cc6stVj6k+jSIsrVfPbnKYIHrH0kFklZqfmaUbwJxtnzBFlX/aH9uEkGeeN5EDAGOFMw2l
Sqba/hjnZaAp5raIs2hUsj/eCj8rVNlEKde2DuxIbzjRtTpxaHGwo6guGATVKysleIbZSFbx1SLj
+CUewrqS7X4juwg00UpB4By7S2n0nbh/WF2PY65cNmbP66F62vOmZW+/kX0iJVVhL4fJ4yuOipGJ
YLA22aJyF7uAeXT5TcMYRjUo37jwzzN88y/+Yg+aTDaCKa3yt//MLatOnt0oV6o4fHur0/80Caol
sW/qqLRzqDdtMxpADzXpPI0i0TzPl9PMBoMVsEXu4+u5SaLLRuOmM6fvkuQ+bJ0tSm/edpFFZ2CY
7Arj/3XOFo8BjIGleAf3axMF87JqaNRdwg4kFz9/H+zitEBYZGsXLLzrwNLUFWz9TqAMvJYN7EM7
pRiYOD/Gyv2VGNNgSVOfF6v9lxB+mbPrMoMwmrP4fx3ewO7ElWcj2cUujtJKfa0UvfXk9Z5IfTbG
dyJ8yqFlcor6OWidAqGrx3QCGfyM0B4kkjIk9AQP4t6t3i7DZQY9qDdP/k445CNiRgqkbgbn1YCH
u7gJ7naZrbtYMgVtghNJgE2+8dgRq3HqnAaqla8u7ZevYx7WH4LR0pyrmDj1PY5tgTuVeC0J8LQR
hgo9vFEfxefOXv08pH91B2LOVKnd5o10ulfOoRh4eXM9g3VdM1OE6bKcWOjoDnoCOcw1dtPTL5Qq
Kf+W6JLoYxCRJhl7q3G0kjkl7DHgor+GWAAHP4rLUix5QafFvLt9yvdr6nzxHQniFyKha6VpkcQ3
mnT4IFGmuT+nBKrZxzKfmeI9mHtlfe9OVgSJG6eAc2igOj4uBgbUkzAE3r7+Kz+j3q7ZnteEZaPw
J1Li4mLb3mHzgtZ6O8fNSwxUDBMsXVCg8r0QCstMwKrbqRUHuuF9CEZRheNpmtFVk4X8wKQXHFbD
0aLk5EXSCddvt0kns/S3WbKwGCuKtJ/ttrdwnLNvrMWKBKg2H4LIFUwuzxZt8iDI0uUiE3Zb+2E8
bjQsxAfXvhHa/zT6QvYqFTdwQRQS6mzHP2TSK+vGrWDlPIV8PGGGigTmkUslq+Ldgb+cuinFlnF+
8k+y8lpwBi5uMizieIAYlFn2NDb9bHzHc9NhrBpeRrnJ1ml/C81o8AOl24gXWSqDc+ulxisTA+QT
obl7BEsBXCZNJFfRTCfPQJFcfs4ZGU6AloJ9RbuXflNMjLh/fwmxoNFOxSEjU1D33cAUAgryPQUw
LCFc2c+QPBtUlEEzy5ek1PL/iV6r9c1Av9b8/FV/7QMyd6Y8J4W6nRlsBw21CsX+e0NMb+HaQjBw
5hhbobuNWSHV5N2umwe6XQTlne8UXEsthWuicv80cAzmoHpGTGC5Pez4AQpdFcUcWk8ku2CXGyQX
ekQaXAIY5Pes3A0dodYrUnKcaz2E66K65nMA5jt66FWth1BQGbCBny7RBs131ubRgAeAYRudcS7r
ifHDsrR2gXoYb99BIA2P3lQIvREHwero40CEwxJEFPOlgTCP5z228/40jNxPSNekiMBq5KrMdZDD
1fjWiaFn3E9cFt9ebmALw6zvp8MjygOcLvy5ou9ALQXANYGHO9h01YrjBHGFrC4ocpT93wTZ6QhI
z65E0RUv4MBxhEoV7yTAoZ1ecjD7f5w/r5e7iCyrUk2FfO7wUa9jgL1pn77qU3ZaQ4l+cEfM+1Uf
JqvlcvHcml0qlCK3HoKUBJPo/tmZdjMcFHURu4ZQuk/x5BNNJTYBMMtVcd02UDFi2TQ4z2coiDTz
aJAYR8nOxCula+gjgVSSL14NPvyLSOyT3bVmspVvJGLYALfuDTww1bS6C1a+G/hIdVWdjk67VstY
kLd8N3Cuce7FIfch95wq+TtK/bvm6yhAJfULXSZZo6BQtxcIzkGpJJCEzHkyD6lkceKBoeQ5JcsQ
mJLU9v9FEXE2KT1qKwbRUI8NUtAQNwkZhpGFhR6HEdJkZxhD3+WHM3h4Y7sAG1QaAfNjAxGui7gD
HW9MdtAvIryXm0V/z/CLUGiTIRqjdAZftavdBlOrKUpc87tKNOx6IJQfizA4ou0NvgHozdioHDhr
KZC8QYsXzGeI2Xghj9cGdm0xwxs7Pw3FCLlvXaAbGOq2IJJsHM+hpDGweMqCkc1OZRt2rAPgtYhx
yHBavg3s82bRPoBaY8tqQU16M/ddb3UNxCmaprn9J5EBR1Esa0vI4qSqD6GM/Z6iLBtl4UliACng
xO1SL/5CuBoV4e2iAgQAsN9tMntDna8rOLVDWGk6H48qJHGi91Oqd1lFk96UbMN1zupH7Gh9Uidr
UgTJZGlAhgbpZqhmvh++KW8PRg/XHIQPNhPPfRkCfvjjwLgjroKtQ4EsbRuYDnCVDbpeCR90xqgq
8Sr3XdG43MVJAmaUeRl938h2uk2qeCdFqiTaynN90BEL0mY8tFtVtjUsB2+ghmU9sH7OmU0BSx9B
R06lPXxPklJg0RoA88AyVAdZxpVt/XHOW/L58llIR/+jajMzZDwnh58pCmub0hTEVyGpNkNJx5Ds
YvlkHPULWiA94HHbrml88ZbSXwcfQa9/H4J4DwQmjcSzVtL4wdeAoS/BLSJQ5BYfJXt+1C9B1NEo
/UnXovIieBTfjE/64b60XrbSrrBaSH+EIUQde0qWNpNne0SwR0HMKbmrUUIy4Bevmb+NeiHax2rP
O56RT+Ig4xqTRYl/IqrO5dUduVqKaFJda4jF67fFlz1WOvFY7L8+nWRShJQF6gzy4v5q+PCHYOiT
7MCTOc3FeEFx1msFGHaPsEtFaE1A3QKM7uGiAeig1fAZPM0pyBMCZIYOYACSziElbPfu9Qw5Vb8h
xJ8NqhkQub7OROZK6dY32gXtwkovzDRWrz0v5snS5ZOdiWDbm6ts2ouVMmlRs6Zci1Yo4w2Uls9u
Ugm7AujIBEFh7UMBwBK3NgJdnziSDvjPn5Stegh5zy1/fD7qJGlrMGyAHfwEDQwomBGL0J2FoOGP
QegiIe27rgOns2hTu8dmbNsrnx9daDG6NEulkhSPbzesEk+MhdJTDxAxfS6kp/2VtTj3CMo/ndlP
ATtoD5kcDjrbCYWQCvpcuBzubsUQGMBG+obgRXGGKv4mtEnEUuljihQFH+v1NtlWudSyKHMOrdOG
C2AJezKZu2w77PtRYVIxPZHl9wPlDxzWyAwVli/1BsGhycV/Szirhjm+3G/qzjs5Fku0bZHMgAr6
RBY7l6bXw8bE2nolCrn8bH6A0CnF/4VhcfE8SCXDvEmBUzEhBxJ4XqH0R9oeUF8iwMH6HAtd0jW8
SpmNXZn0SXH5sZ0imltTrMj9H5JDFNBdSQsOCw3QpNN+0m22vt7CCs2FnJCUZMO10gnc/WMl4sl6
5e2tsa+0K4sgAU0NLSM80CQNeuibSIiftm5YVtt44nei2POC5qsvB8U7eS0805Qm46Z1gN/K7gpk
4PJ7BIL/bPZf9koJPwkIMfTKMqMAx+ssmxviM43wT6p1/IirSoOxdALoGP9SycYAR44CjjyCYNb1
eGXmYyxmpCT9Xz5NEbDXNbAV6TkutFPoTxumfbJAxyBwfMOrZXx67KSkpSiGfi8XPsz79d6ovc03
fMqFYig2koNMBqTI+IXFiUXoYh77y2glKbUkQ5nL7QeiUZCLAgGcqjvFro57IgCkkO8G/J74iwRx
yC7pEBhXrEu+1OPo/NFUMcraqZQHTR5l2kTEZxllvEakyPOubg1DenMKWEDPsJ76TKWbVr7hySiP
fi7Gp8cCoODXqt+rjvwZjd5LzWf7Yfvlatbl14Bex4YjLTnwDA+Wf6V8jIaClRI0E7cODWUO+K+Y
hRuGroe0oPdMOnML3Kyoa/SS10BTY35kc5sLBkadiYukwLVI1QsZBrH4jrqQ7xZBmLlJ0YVvkYsg
NzTJIInHMJeYHoA1IsZgml9hXtXGoorVbs8NJPc33o/WgI57ZsTT2EYeXZGgutfBOjD/iSItgxkw
a4L9kBdy8FTCZbTZIwXEitAgvY9uvHlBsnPQnywWre9eGftGyhPlRXv/UQisQzLHEM33r8iFYUs0
uZDn+d+zsCLtzTQ23wexjjykHE5bxoiHfC15Js25DH5Z3aI3J8ABjJnQ+bwlLPXUCitCKfueOFn/
9sQvjK6IarIlPtQiseibhujHVc94SoBaIFNV5IpXaT+yAaURZzdE8DhmsuOKzLlfnrPmGQNra/VZ
rKru0nVP5RobQKO7sDWcwc1F8vo+ML3E5b+5Tzjl/NTAK4TyrfzLsBIoxvvmAzT1jkxKO2D0KlQI
p+SoP+0B9VgK+RgDL6078qoFlSlens/aPqDBtIcp9kNCDumf3zgmmLwi2ykJJmBqUsOAk6XWVm9i
HxHe/PJApsOpYoIfb337M5WuCOcZ54Rzz9Vljv7nOXJTmNGyEExTS13nb5oICbPK/Ge9QyomABdf
qBVL+4coUjjjvV4iznJDETD6vR1oyPkZgqRPnXg/mp2DTMPX8Kyr7m7nVW1HHvzBtRBr+67twHaB
5oOKcPJpXt1l/CIR29h66L5V0TdNGknvBDCtvss/SO9hG2B/yEKk7wFoMZ5sIkOqFvNljKLdXTjV
sErCcP0tLkLRKB6OoetiNoGyezYHgPhDNpfHVz+I19P+xUWefLS2sYETAk0FoRcKDwWJfIb1hpBv
+ewKUYXOGsYKawPgzOaJ18tKDHHJEBPRtuY6BQjjhzeQ94L7PAgH6K4wrr1CEKPEA/Bz+1FXwoC8
0hVRRcYYj6acjd50V3dph/umBj3bgx/9hV8YUZ6/amm0frhBu2s4u4Tw82IvjVxCn4S5ZTZr7lxi
U4LbsiOzPwmPflD49hLxO3o5pnhK86PtC/MVPyNPNfD3yZ28lM1Wh5S6KRvXNlZZa7X0loHLV6ZF
hDmboY08GlvlD08RkzlTF7LECOIQmZ8RaUDx+uUcgcvcRqyYi51bB22PChUSpAYJ6JW3YbY/POWH
TGIDdWGQ0Ffb4C39oYQdCVmIo5oKcLmZZfRnX5uOQNDMztu9JHL97XLhQvrB99nqfXcKUFgUQ9/e
DrxctWDb1WgK2XQslP27BYIhamFnZ5w3LBTMqo7ygfWNA6WnLD0YbrXxFgQnxl7CvmXHm9alXTK1
e8/8o7EPdrVrDqW8Y8Gy8++1JcPcn8JluRgUA75pw1ROSs20KTsrUaqECicoGXfq3KH6CCmY4LJn
ZZF/xj+Vt0GN00wmd/MZe5MGtV7YZ8WUjQWjSCFxcTBo619P4KWW8cDRIrQDYt33kO2WoPkTrfVE
HvlX88uWk4cE45cnmysDmbB7PaPXYVoGoAAU1NFTSr/RpSyDzd8/RpNRQkm6Qm2mAFsrsKHEuMSl
L+nYTJNpz+uTs/+hWZ71y2v/gathWzQfrfxctM1CosJfZlDwrSdwv4gDfG3GVwoA+rViUYBChzXd
LvuxGaP6v8KvVS+lN1LFvD+1xP9RalkOyNWAUPxOLsKXlM5vl+VCE+617F+sD0oC1Pr7kfJXzcKQ
6P/oP1bTIEwt9CTgvJxCRt3q2O+upfOGAUkny12/90Et2xK5oNAgM8hANFRkrWUR+oPnPBbRfJKr
RQFW2DvYxWFRgO9xlVhD983/C5cfj5oCmGxp7uV24dz75D4ih8J5TN9Sw0qLC9eoApdBN9wGWF67
IkqhuRzQQQpTJFFJVq6N2bteFB7//matoWG3yznLqYdNtQn4ZaOTetz0zXhWgx8pjD7m6fgWlHdJ
0mUv2lkpXY6XlQs/XmYPiKJLJVFXx2YkbE48aFNVX5y/N25BieTCOmu6Fic5zNaV/sFec3eKAjRv
9rQbpycRTu9XHdcbXShz6Vl2W+xGki8v453WaHg6Qgx9EbkPsDhfsYeuyeLge+Vuk281Zve0s/dK
T2P9os8nQkNmgFlyzwwLTvZfYAYUsMjON48EPodkd/ip27woXKsjz4DD20EYO++QcNH/7l0x2tXJ
FDNQcdWGeWeOD+550baB7h3htqpNI+ACIjj0v3Rndy6C+ps4659y/pJ2bbf02MKBAeSIOP9vbMTt
cZiqMkkOayULUTtEzMqsVZWA4vp2C29r0CSTybbiKEIaRhtzBPpcoyQ6sDToO6qHL4hxUCjBmjOa
rlsQDf9Hi7r9feXhblATcHL8ypq5CeHfhWoYBnKLpUQ5cSV2iykA0QWlTqkTTsAKxk6eA5SaKVK1
sSwS/JDZU2Hxa1tSVG1D65Y7Nd/oteAcy9gRmRAHH+Y0LqzzzZUh3HasHAhm6GSI4OpxYp6+Hxiu
BPKpzBfFhMbNcxgCs6ZLPxX2qnANGw9J4Wfem/g4e00FqZK5Ur2ZikXzksn5hv7ChZaxKfMEFkrC
zBdNcg0E3lwLcDPpAB9t47Sr68BDEqresU/m/ccDH7k0J+CdrZmU1hswBDOXIBJ7kBRutR/86DgZ
Y1AKoC1uA1w/IRT7955YsDztMfO9hsVb35opeoCk1Q0D2MuxB2TqMirHi7I+qWKlq6yuMnLKcFjZ
cXrEIhTQYelceuvXyrVjIZ2pWywOXxNsE3TxEMWJ9TTJ6aTqnlctRxBizZb5sgyS3lqGPmJyJWAw
0FiIZctELBcFQEQWq7unC72cyCUiUgjCh8ejQsgQinRbkE4r+n4SKU75kl1YwzVnnltrb2y4RTfF
NfTEU4Jefa3vwRbVJHvDvzhmlGPKKiKdzx7T8XGIPdnJ6RbbLvAZFm7JSAbp0ZC4xA+s6ww6dULw
8tQVmgtCodualLpYErEwo/OyPSViqheyF9SVlJFUh3lHUipCD4e7qnBfP9A24kGBV9iXmj2ZU7nO
37Qf5h1IF8kJadfaHPV74xYkYNw0OC/udjtzmohYiQFJNe9HP0oVmEsIYuLSnAV4wsetyKzM63ng
nUviirKoPBbdJpu0ki/3IP0TcOzTbPfW+f6NDJ4KG8gZjrRW32d6TNuS2bqkGzpTssDzRCMEXcYv
nXy/J6Tf3kQzEMbhE+j8kgSeL27k+k9LJg48VbJqIqf9UV2IALrZkkDKizlE4pQo6fwLNEJVEnml
v1CSjwGG5QcH08zVmNbHzfQx+k5SQRSfzMetxdVlfj1PGMkRgzT+kfAl2pUwdJaGS17zgA+b5c0C
AHtvtNMMdRGY7+HDKz3ykPedVWJ+ECwHooxhsGK1D07OKWY9eybC4qw33MVgJ50/IHETmgzHVlec
5/+DWmbD0+xkicvrxmoNCX0iNDs173bBzO5+XM16El3rHYBMzPD1rTVRPnSNdvPSC+Kj++Ts6U0t
UqxuO9Kc1YbKpcKS0BoqumdW5wAU0GH2ri/zESVRdwsZHC52BNgQuMVZBkoVHCifj44wtlqoo51R
We7tT48d8Oe8gVEVD9OceQZ8q/VK65TkRjn25m6bWwP65ddoqtCaX0pMxBS+gJCSrjwkaxxnxr/X
zcV7N0AeOiRoBTLUrf1wNb3ZXzDKlrT3g3WxKBYvm3jeVLZn+CD5uua1620XJpvS1mdQ5W84YORO
aDiiqqoXpYUmNJc68xZ11I4vaKzdJ1ECfapnK0uHW1+DnvQ885n0PCtzDc6FXnWzofO9ggGIpQyo
+Mal7NNtbDuhsozKkxOF/YFQeO3rpkeTDnJvAgOTrqU0mwp90rMf0C0f/D/MmnXmYMuuCH5vagLd
RWtgwevK5gSCRx3XQ6p0woSnxcT8uvU2/N4OG8Rel6GBA4zHzkc9TNJjrQl6iZ8iiqTm0eOXarr+
NUzYfcy3Lj9QfC278RhpooSKsJafsW7Lae5prbXxN+gsru2ZJsGo3b2OSA4G6GZuFtOXovQWNPLQ
leQcAeuGRI0kQNYRwVeXqZWplRW6G1HjVldLtUOuRBL9E0owemHZkBpAn2CIKjlwFlGaqpBBto6I
jv7djUa/CyV/8BEAw+VlRcFmSwuxyHaz66ueoeXYnmSmWtR0j1u2VVFF0zgj0sQCk+XJOnJNh60P
wQld4yfguyvzP9eVpGaQOvSmDd2HCBPSNNVeKotor0HGBu0PzwM2SH8k9OfynJf0QpcRE1CgpVHV
UvQpxdt0VUmP9hkJKIaUzqIht5gbJ+WxslWOS4l89Zw1Ixg+OZVN4eDdks87JldMUsvk2Qt3ocqD
PtdJglUwmZ8fDeuzYR8ppOMQYJngQVKHfsPaBnGQGogf7/WUGUD6ppSISVC5HiQ++o85DLCqQxnV
JgtzdJreZaxSZ2SmcgWdLBWUs0fdg93Yt3tT7Yxwn4U/2HQPwqX+6F36W2fr/BFJOoHR+BzR4Bls
hx8RlgREFrNSeyWgy924rLTCD+wt/mkIAEMcc5gXcGXZ+bw4aiefvWhQPxVSj2dENfY0/70rWv/K
2jgF1X4gzC9d7YlDr34Qjt3SBMjZS0xxH8WXZKXFGXtCulM8s2PhDD5ROFW8SYkQfDaQqQrx1Z96
iTv2zI7f1cAd3A5F8cEEEou2t6etNPx/IoB6usyEnzUn5Sp/OC/GksxfBWsbJoEKysNvoMbxfbzo
pMzki57FKLlUlimSp22Fe64k7oiK/iIhJzBfS9yJPS674mZmI26qu4KSNJP8daB9qdUNdqFn2jsY
Hr5ZemsFnkEN/FtuG4xK/EVSUBsfLxxqpbe0ph0buD22blpDKVrUhhFgiVUgHz2wK84jR9H7qGtI
EpT7N2tRInfZ/5GUFvzQmBcs+xVcaC647mH2ucgnRgHXpD1nbZPUJJbeGB2oNJpG3f/YyADUY2cK
TEBOdHhrZyyfIF8aou4z22w12CXw+pXb5mD90kfB9MY9HyG49L92PqV59Vi4Lv6lRwuybSPsUbrn
+Su77P1UOGaXuqZGAie4x7+5ZJt5TbIyP/VAY5Jq5BRdc1cfYZmR3Gowc64d8J4iFSiGdsJP5mPp
WEkDB3paCKpCQIc6/W0w8A0XsuWSelYNZtHYyDJCSgHnwtd3D+GkFaEti6nd40KUbyRAXd/FLC1H
zo02BUQ25JgDWWC3dNOvAQG5hHKk8IjLaosDdLMFkLRvV4AatwmNXRRet3BOGm/BHQ9UX+Qe+mXi
Nl19UMY8ZUumm2u9N+eyWm3mPajQtZ0iM6FFCOKQo3etiTSLJOB2zoBWimonxroRC3su3io9C2TH
+Gq4WdffEfH706oeJFRzFN2dqXvjUU84rp/sjYSCQ6wnD/zvzIrZ16/wzgCOguZeDVfQZ8rfUbjG
BGOpAkpJakcsoDDIZnqwuGdsrMGSQoXwiYUW1qx8rLDgQyiJoQ8JiTJUIBc092oSV+JNFXnrEXuS
JVc5suY32uzMNFFu3/WsBlYzi8tfYDAZqxyhZ+JMkiZ1I2/aEkZBA1FZMzsX6wlNAbh9wfnth/n+
f/JiA9mzgc3Xv1AKXuNh1IlrT6ktHSmpa4q7RXFrDelbJDEUk4pvJkqNTB0gnPatGtJUa63/H2X5
kwVNdNTeUsBt5IllDqdpn44xhmRmAtvn5Qn8ywhIqdgIjcpSF3mIi44tn+OFzWmOpeShy3gn3ogU
MIlQx2H1X4tV33qceRaUKFzNenxaoyEJda2rvWb5p9aKskinpEDpkYvnAZxE6Qwmk9yr7GdVr18M
WtwNYZ3sMJCvESjcedNklQeuXTs+4E80APXoFcZ+WT/g5sWdxD9YC/RXJyhIp3B4d2xKksO0KP5c
XyTP14QBsv7x7IFv0RRIHpBAZgKizUFVVdHZfm5jBMXNI3McugDOYkNi5O4+Nf7RP/6maWsQbUyK
q197BO/3VDsyEeOA/dsBklgQjMC4AMp7TgIEmCAJgc5LSPC7DGg1ow7SVEWjdg+Sr8OERGRQQ27x
QMGNCowrES/8VSsvyGh52B2Z991jZUPTQnHe2+e/rP2VkLUoGsq0i9pW92oPQsfJzAAUcaXGHGJy
QLN3paasWMADFQGAaaFBH9I65jX477BORaFsG0QLhPP6p7uiat7ziIXFCE1i0oKP+T6nhVWwpbjz
plSYogq34nHglj5vhje8nsliGtzlmncrnU+cVxVFo3V+06qwfdQIrNBlv55xmQxnLOrdLwSU1lny
EM2pVNuYwdQXiKPFdi8eXA5qqoU0trYu6TxRz/fNQjvXZNdwW/Zy8tQeAQy3uHk9CX/VvHCHjEzZ
cNNJzfjw4xHKB82itq0D6mD1yYf6R2aWuxUAD0d+6f52FSvUnacagN1VDERdj6faIRfvfsLuPpNL
Lha6LddoftuMaDUMQU2ta/fjidM90DAbWytSzdFpMy/lFminoUEY7yz6U7XtIbVzy9sYN+GQla93
Ir8iB1h3n2JphtvRTP7XD2R2iE55JTJuKPvZCEJhLI1z6CvFN8fGmgAkbJ8oY2Eqk+UFo6FwEEmT
EuMkK4upu/aV0QC8nyp8zMaJxjNsAwoIk5cE+Cl5QEvhdAD2Ms4uOs6omubPySjn2K+eY0UxwtG9
JJNovWBoZaj1Z5Bnrr9VdMUiJvGjrT0zuALDHRW84J6itXEPw6dHB2f42Na0fqbRYHtjd5op4qVc
WrkGxYjNiIshM+cMQHDdXE7H0y5aWYsfI2obg44MoxMcXjG1sZG/QtLXmCckSr9dXhnDGAOeYAb6
02LZrzacftqwyFRNv2G+cW14eWYObWQ8e8Nqc01Vt5ZNW5gLAzroQpWlBlOkqXJGMZ/6YfM6+eIE
FlGMA3GSVrA5PsDMRm7DT5Tj0p5/Pk7swmwIIY421Em0R+UyrENWl0sOnL5/Oj8cIijLnIr/JD2+
1tWI05/vH11OfQ5SDlNHOrE+xwpYwNGNftgnmSB10Yfvo4lm/eRnJN5l+TqSHHa/FBO4MeDkvae/
bU40TbOOfBj/Z4ckJMWa55+erzncOCSOM0TpNyhbGcd1O4wW1vgubl7kYqoOcg8LEn9Yc+4KAiVa
uPlMtOlN7DPl5lIoR788FiSGn3BHgnbiYRLXjRdXxAa3K5VAkH+XhzrSfJdIxxyIF9jlTaisaPkV
KWgQm8pzUAqtg6FhY56Tn1mZk+0ZuPz04cvIXwYzSylA8GKUIi8B6DK+uHcO7L/FkTGs00l4L8VX
4xNEoEAtdM5UhPpUrRIXaA7bjO0B/2X47ggDYejkmwXz9sowYUdfn+eunTt9mzN4GFrOaZH3g4MO
bEJlKSgqrYGTDyKROaNGGxVAqRXQcDZL/Xjme7yGpWkL/MyyoCKSgruWp3qQDjZ7JRLFMffmDLbr
RZghVBQhFu/ztb23ieSifIoi2qZGc3ULwt82vdBgXm4P0vxn+wOzn5H8wR2oW0iXU1Q6URZ0El4S
PR4JT9UoXgDnuXv3iEkrdU4aJ+vJagLFSdhrBgnP1s9bfKuZiFK089NCoh6yg/MHISpR2CsakaPc
PwWstcWW1c5ljEKDScFvPbcr+pfAL+tgLSe78JyfDWY2wtIP23lc2OQwPUqGeEZmr5FM5YNeFMEn
tKdpBG9vjGvSGenDhZIA0gTS6ZwHtBw9azYP9EWWQXQzz18j7lJuph1O95KIgUQODxsa8sPW7GkS
x6m6siiHwTNnFjv+LVGl9js9ND9XFj6Sc2+SxgsqPngYz1Joc/Rj4Y+8N8DFDw0d2UVJPTcTfTQ5
0l5zXAInzT0UwZhFlHI2Dw2Py4ljjasXp8IGcOF04P4V/eNL8H6W7/gol3X4WBb8Frd9MJWtdgfO
jZQFD4SuqNFXRvh6mC+gc5B2cjWA/Azl8Vg1TYXJMMTyp9xZPykTDinp6P37/YMnmh0Dg3BIrmY9
K9l9vJGgqVsLuwU4oGNQCxxEYFgAKuT0qfUGUGZvoof73ksoUBSTYXDKaQkXHf8Av2QGnAN/WVy4
oEwYZJOxVJHjCPiwNXCIqEo7kyIQP3nSKLI1eBSAha9+QSd/AWqMAGxOKQ2zj3aZ8Z1qOJIp6Nt0
fxBqiP17fS7mQZ8L4G+qPETBVvnWtmjTxHswfkaFwqSD34kW1AKUo/upzQmY1H8r6/2ptapjlSep
OULH7uzDYhovU5U4WjC1K9Wc/JlnXWn02PPmseFu8txrnJpa1OhqqfbYG/WEe5aGWbQp4iX/rxr9
SDVC+sj/aRkN/aZDNg7HeqH/LZQSDctECuT+QzN6S7f4qVeoRpYpI49QiAdxXAvOqinCLWVsqxPa
zmkea/0ZuOuZX4De/3SztObaSN1aoset8OpDUIXsX6xUEc0EgchC713CNk/Vd1iy9itWtuvV4SyA
HJ/mJGka1TqM+6Vm4Hcwy25nwd3ZtuxnXWmny2HdKJu4xQPsd5Z7GG28sJVX+XwTEMDJ1uQiKPNa
ArYdifmWlDNIBfxfbtKJYccX5lzxAtuJLsU0mjnXeg55wxFvMv/OvXRRC3glBz+sk4RO0YGUkoNE
5FjvChMzZy6107zQmUXD2zbYqSsn4+0k6r1GAahhqKw/YRWWkIqCbh+wZ7qzkBnN5oAV7yvNPFsW
t37h6XUdoLsxIgSuFjcSO1Qo4GxqPBdZJUFsKvhSlAAjYKRaddZNTZDxxzNAadJcOACO6Z6sVWf2
kp1kzhO3mlxkjttKcigKkjtq0Ckl4CCRplKgoTsjHWVJ2ru4tXT9z2wBn+dvzM0Dj1+dPAtUuLlK
uyJkTkTQmERwvsGaMvlV95vmpd6s8/hf4bgcUfjNPYOsbaVwtrudtenFXGAsmMxLPFnfmr8nA+NP
YRySCbxw9UZgdHyJqPNDSRZfzjuoYaQ7zIoc3UCss0PBcRNaQwyTjuoQMNNGNUlMsZMjPuYTH+1t
p09hsDsMez5vGutV+O5OXKXnmIzhPVJkMEZwYqrt1Ke0a3MZuBNL8NzxB3xj97xgYtduONEsIJ//
jsuGUXWBNJtT/gP8QYym8HKZwp2BVRSFeM6OdlSeiB4h8Z5NenavgVE/ltaJNpwkzdyvEkA7ITx8
aOqTnHnFCidphejdJ7BzY/9/fnjKzlI1vDEbzRR3leIo5dSHIGYCl3uYy755Fo4vD8Vo6Aqo8zBT
9BDcVhHBLIpVVX4RGJrwcnZZ6zdD3mmZXWF3DpLxCFrLt16qdv4fCC6GSLZsSwkfB7nDbU44Yxkh
3+ehGLW/ISn8M/OP2gBA8rG3swgNc3R+qKlI1KCBGWUOcxevBWrdFUnQSp5BGsk+Dm7bDYibvbzy
+WGVZ++6oqj18dty3YV6zD+rMQRFU7XD3OCELcSphJ1rqV1tG61HkgQX3kcz//EdaX59fVShm63K
bS3qDjn4yhmgTi7o/knIdJeEaXYgaoAl6yBGKb0zFJy5nyg/k+ktsEMVGHxDn8tUMH3qZCBwqoz3
j5P/nIMQPbX6bv/4/Sk/2IiLXGCA3SGY4Os+kGBiZcN6TYg0WIJw5Il5bzjNDl6GrnZd8gw2t1Ig
2r2hrkXXSMtTXQ95UnzxBD3KGmdx/EOAcnzpkbXRdkgHdf4qsMA5nkn+XfsGkhvxnypD/4H9Z9v9
9LrIJ525NfjFu6+QJ0Ww51hkVflgszpXSAgP1JBl/UANP9Usc83DV0F9P9ISF8eJiOg0fxYgLJT5
SwV75a2ymuo3CaqWYrBHMWEfwe4d6z9NCWY473atPqH2Kw7XBIcAIxSA2gzo9hUIZHaxF9Ln5/zZ
/X2Co2dI5BqJxS9pejVWIRwNfkFkyVyoCq7IXschd+r+WddSOgX8Z0mVmNddVZ2aHuluUQpAs2Jk
pFM91R2MSsk2DCd/5k5DwzB/2aRqkriQbexU8iEqTiw2KNkYvwGKZ3I1khV3V1pkR6QQMzr9HZOt
pqUAgJunvw2eZPA+c/rmesAgSemEe1VitelDQX8BYUeiRVrsnoD6xjuZuhfWqnEIf3S7cvuRrGlm
AuqK/slv/UsWwGSVhzJZuaRxBBddkIT7WeeWuL+D+DQICgv91XHBqgDcBiVR0qi4DvoHx6yIttIx
lvIPIK2R/Fl6hXJhPSjVTHfu1KksGV9zUkxctFOqd09kNqqLoVXkEgNFdTpZHy/tTQBlxsjLiZYr
wT9QdZ/s0TS60Reu4suVgi477hX/hZEPx5XDiPS7ADOCcsBk7Xm62TiVfbJmc2HhpVZ8N61dsBpu
CGJVzPlbci+0udBfdGU1HYnsw8a4yJLcLGPK9EQibVscKXqRAN2+O1aNZWdzNT8G81i8PFdPKVO6
ufYXDT3Oyda6ZdwiYTXAwcLWnQRmUt5OxHCH2U/3DgwI5pBhd0Y5yUYDTMe7Il5nFFcmjFLGbvMX
5J5LE90FUi7+RD5eyU+QG+py/JY+wubLxQI5UTRcRbzywYOsbBziVBvSFKgJDhfkmtRvFbDfhQj0
IjbPFJpWYI5wvhi+1S02qdDJ1yTLwXniXA3UzRDPJR1ZXF7GLNFNPOv5Se6EXtkUSfi7J/+INB1D
xe7yaZjHSrcLyVOIyyx7liOaEEOWhEbaF19ZMGRcAQ4N2o7WP8q41ntDv8sjygbNFv9gV/nyC/0w
CkZgxaZSp7kxDn7VsssH7N30krbZA/3SuaeosR5ePKm0TdiEA/w64utBY9++0qMX8qeYpGCxUvvY
DqL24bbVWOrWD7W0SqP0XVBy6OOGRXbtog+5mLKmOuaTfyOkjsk+PsWsAJLrW07kw+/PmbC47guR
JJX1PHksTZaqSufeuuyoXfaMTVxvcZN9u6T/L7uF4HlKzKbI/cH+TyUtefrkEP06l0QkEpT6Mntm
PZ1xVi0TY2DLHIEWwE16/OiFSyP/shYGITSM+PFlOFXKwVkHOaRQGopmb2SzEveRKCA+T6G28oYa
c5fumm+xrLkrwf+PKgxBBvHkLtid2x/iWAorVVA+C8vjLcPWp/l8xxI00J7oMH7XPnHIeUhJ2C6B
56JTr7EXHEgM83wBBohVbvHr4o1ZXkk4Zw8roZHVHNMPmG+h4TMo39DJD3tlPFjMjQS7OQGk2vuX
007Zxd4sp87UGvn+e93Zw94IezzcdibHtqBcxI2e3Qz6X89YMWdxBH3J1x3M2sgvBhAs2FcI4CIr
n3DMHsMmW8eKPW7PdYBgpUlMAdeR3PUR7HkOy95thD9wAu2+ME9cVdrUac11M3YbzotY/a2FSvy+
SdUJxpBqzmnhyJuyPHQ3CIa+2fW935IFDlMHsAIBPIW0RrShVsWjKzhuAmTPJIb351iJ05wTKaz1
rX3CuMCqqmLKrKI8/TKPLafn7vcal0xQPKCuZq2ey8m6UNvFh/jOxj6KdQVI04+VSEnXojuMfqJM
6KCf6XCPNE50GhVlFBxNZbRdU/bKYUXlYQTrPMckl08J3FOrzZGZXPA1qip66++QtL0W/KRL21lO
JlaNlvBdZFivk5NS9BT8+7ykAH+bgiG/gwlkcUhzVHm3RwiMZvSH+rJF5R3iDtOL4hpriPg7qRJN
IXZaK+bkQWwNwtR48hFvxd1ti+NBCviEk/TOTtD62wT6RkWV6Zhg2BTTufABwnUihcF0Hyle0rbo
GzEjPdFwhKD7s29ruauiI3eBwzsohXk+3TifgLgK/OPgRXgO6PFfnMt3Pe0Xq0Ha36y3jNyF6usw
qsn0NANJ4aiGMZRKWICyQ6Xj1prKRQlNHtAImxh9GjseN3h1AQgWJzxshtVJ2Phyy/APzSFwr06m
YWgESHHXS6c70WUacMY/XN0IbXFI3y602eGwwDG2VNuKWgiYMugTlnB86OsKosdXeW2S0+JYZeVz
uA/0Ts0yCEK7/77nT0dW/IkwLeSot73/h54puhM8ChdYqoYfVJV0PXWXhy5ZwY1jHmB0yYUEoYTY
N6hjgKK+gCc0ePKo/U8DONSjNpeoCHSiIfLk/nbiMr3KJZkQI9dGIYPsQ8h2v4u+5sjysPqqO1lF
W46wSQs+qhvN1M8+QxbxLu6Gfjz7gedXfV5GSQfC+WyzVBeeIQ4VT8YgykNQ7tPPayrsFGkqf086
LGn1cs2NxrnROuGG+hrIyJ4IyIdxe4jPkfH08e6tgWe+tGeTEcimao4T44vppZ7ZmfuaTB1Lv553
0Y6UpqFsWeRcQqQqCbQlz0/1kb16jYyn7LDLXa4BfZOAHJbWTzHbZCv6x2jy1jXUm4hz19umUznX
7v3yLKVB5lIMesNOFIXRO6u8+YdBwRICDah9e2Lv37dHUaNYhk8San1ULvrk85CDuk6x6Wk9tnXV
f7L6iG7jNghQmGOOSNU5Pba1+6RmOU5xIJkdMlIJ0dsRAyRXSq2bodR86okT2p4dRA75uIuCE57q
bQLlKHqy3z/Hjz6CEj+1CNS5zoUSxsDV6RmhAa7zIBaMMskP0ztutr1JUMMo1Dd0Z64vn+L9QZSO
JaQ2CRG9yDrpKn7XhmwMAPy3K0jsXyQRyM+SDbtB8IRnBJOynP7s1PwpjpgQrpE0XnpOBmQq9COH
k5hhPRVwZCcVTdWwGK73LZg13ecEKo7JWPz5TJZLETMOOp7q0lzGiEg5Wd5D6jnVuiiqIZMhCj1w
SHvFr6aTHEfHifAbzwbGRXeILvT8qCrOMttp4oR7sOnDWEZUpyubv5dpqwXv84Zj0vijZoUKvs6X
Jdr3TmxoyGY91C3PkR7BDPKL4xDN/rZ3g1Dj03iFydwk2hknYu5IWGb6TmwyFoDGwwxc9u5Xjm3L
29ghLHrRwi6tZJfwD5GCoDzwqf95ypQJNGfs1HZfrYNVEvXX7kcbVws+YE71ISfdQkiL3CJhJRfl
PxCOCQpFGDrTYNzeSPOhtK/OZWD67GqovsCepsHd90daH31UCsQ+COX5t4wgkA4txOXdXoa0oSC5
tvw8QKBO9g1x8gIGiGwGjgrw+SsAS3qTzSutEv9cN/PLXmepijVjTiDA14NMDuaQ3qsB3H6bdkWh
ChcHfEm9jDK8X3bVEqeiGtVaMsX/OmwoLp/Jj1JwUVHQlTj08DPwnhdm/YwSF1S2qIhimSGO3Win
lD4nnPswiYMJi12iPDJMhBwlUDGDUadGNMFyrVGMCKbVvtGCcKXrljDBSn8RazVKoBGVxTWaxCKC
6U0EbxlUxptGuLAcknzLc0B16lCq6jorE0EkuzpYFLpgfMITntiNXcwHkQeIq6QVeHsqSFmP3vDe
uqIGcEfQ6p7AcFZNu29E5yLp2P5v06CIQ88GXBSEXhBaUfuC71PyITJvpdUWwItXnGHxoNGtN4N3
KT9QN2nesnsNg7kBF/9slKPTBmVxgaT0k/Pd6tqSpRpXacDXj7d+sqSAj0Q7IokbhsCetrx33rEz
XdGjYTK7gXAB9RKP8qEdiWJ0+UwiDPYOiQrBJDV2O4k/u/0tobp6RLAy2dacQRaklB902h7tFFX1
hdqOpCIaQFNzmXT8i6yw2LkrMgU/92y61cURkvhgVvflseLRn6xpKr+j8uCYcLvuDdisGYtsVO5b
Tlrz5d8qN2OY3RrCiDSQYxgCWuWjZ6C5HnrsQ5Q87IjjWBYkTqm9rv9KhK6kb6QoP6Hb4hC6VAzK
04NBueONAva43MNFyTRepqFn06wPVh/3Z9cPXuX8itmWI8KkuXcWyE/JZhBgdZV6CeSqBaN2YCdQ
0a46Odo1bAldlQ3C+N5x57euu1ikfGnQpk5VQG0fbxRoWMJXTEMtJI7YocEFyfun/ME7q2S8DOKX
q916Qed0AjXMJ9ay6wM/Ntj5Fw7pxS3HhWYonVACqBXznLl7LFsmlvNbfHo/l/Zsm/EDbMuFREzF
eakxCmzyCo+o7aKbwWt1BsD8ssasqgwdjaW2H6BcVZXbm1+YK/hqBmbHYfLa7i39pudlCgsF1Cfq
PygPXWp52MoDpOkxprtYXAjP5OdsLzw6/y7YgUmWvzUVHqlGipdpHZ5F5fxULnovBSZJ3ZVqKNRA
hTQhCAwig+UTcrXQggXX6F81XRFpL5s7v3GWTD7hf8mCT8JmgeE79QRFnMrx+3PwjrlIufY9AKgW
8z0ma/aY9PEoVeZVC7wnKgGux4fA4didgSsvhAGIDgpFjhKelVtNPe8es9M+k3qe8tyF9W0xWbJB
QL07B4qsTL4Bz8igQBQQHQugnfYA9I4fkSQjBpkTfalhV7ATIMX/YmyYb5AsBqTrCMNpJMt5WFIu
4cU7VUzKjav49W8has9U3g9vS+00OQiwjiQ7n3O1UdSgWT7jXOuuBy6nLbQAO9c8zKzVVKsSBDfw
VPVIxRmA3h0hwjsxOaQojz34aEIif5AkvtL5qqp2SqJDbYFSvpCCkDee0jXzLTtHV4vCQjVGz8Ia
VPqq+qmzShOIJTRmL9TxPdvRDLP7YavmPH6pUfkyExmlbuzcir3GV7qRtSurT/9tCHD7J75kQtLO
IYq/aqTv2vhz2g7kyqqPGlchzYr5H5ZGi1EleEpxVsaNnzPCCXYcu27v/ETP9QXfLbJaPoESPTa4
DfxMXhlBmbxW9t9nvmccy9VvY8C/ZPHMf7rZ/MXxfCfD+x6CerZ2FOEvfQcrXAay+jOnlQ/q+xxX
1HRuPYW+EF/Fd6JPDCdPLTgb28uQQFjC9OrKnHQaXh1pW3BuNBtskv5eyeByY3wyG5OcK31FyiPa
UXA+LuZTB95vMUyoS7Uxyyb7Bkv6SfdGdLtojvZDDkZ/BquJXdrfjYanDYPCRxX2lf8C+fOtDDh2
3SqVhceXfNZgNni0foBBIcwNx+3EH4RqBGynIP3vykxGgnZ+U8GRmeb+ZHJLsrjAfseQ5T8/mISx
ui5Xz86g2GGunpNknFFX355I9EnXQjJz8h9vm/BAq4CxzVOoNWp0pHU5w4wFCclvt0/smH6E4wTP
Hpt8gGW89jxvmCvOTBoA1u6ncOEzTWCubuOBh3K+/Op46HZbdY6nsOBwOXjBWT9/qDYY20JAgBEc
LJmSq858edLAAiNhHQFPKPcOnpo33vz5lptCFJwEZk4d4LiSuAZ0KitbSX6Xa1+28ksz3cZzyMiQ
RIXidJk9d9KNv7tqma9Yhto9Eg+1QuDi8quCAxQzcis//sXKoXjW9bFL1pXMlJoddaW4JQoY6Y/V
9A6aQ/Byf155QP/vNJm0jXBK3K11/oXq1oxzJZhKLsEUmD1gSIaI8SKijqVBk48XG2vds3KbdE0u
QK1qJJ3TgL6VEKYBIfbY3d9rp9PeDJwMKrbNNVTdbjVOFDUE2D4ihnwmFBoqBK9JcrlUqgSFTBA3
x8TEjsG4V5BKZ2Aq7mmhPXbMIytb8pxSn1dZMXnVvnWalFPrFqeXlvFRS2Pgr4aUgXui6BbMkPNA
PkT9KL6WvQm0akIOzs5uDvJZXkWW+Yhnpng2dxKPTskjqAsoJwilZ9KTUUZSqF2TifgoUzEhnpmk
9pt7//ojf7vRuhYIbg4w6lUyzognhUox7vuNlRLangiuQuaWejoTSmQfhA8u8nAMwX76MLnk/odE
SFjMCA/Px2RmqaFJJi6PTIoKps8PtyOk8uaF4V5gopWyQqdZ2L4ap2xMzV/mWj849N16Owl7xIhX
Zk1qqAq9Z3MdOP2kakIBeg3dLlXTVJwd/Vl5VZLYnchMu3EAQ9JyHEg5504mAbqljIBPDL59yTX+
yaWFOnuQPbCqYSG+jVYPeX0uveGIWtAQlUOOJQLNtsfylMJ7tgl88VxtgnJaXEqp95AJeng4zlDO
J8GGeg2YavkM6zXx5QcZMeMXCvyu1/rRRkgSm16lDVDHV/vQCOwKK8NRHFnwoPHBsPXJONGFfPoT
dlGsMULYiP41J+/NQpn0OBvN3wVRFuXfGMrmh0ewETsyZM8so2HPo48TKdydwDW7zSLAvPXC/9IQ
+Z/iyA22oKfo4yE6vSW8ditOGkWjWgwva3TMBJDdnQRm7YYNYBAWoNvETU4NsuFxf3x7cH1APImP
adKHAFbv1x9cltZ2ezl2qEc/pBZy+HYsYBZpfQz+tyjV7XU6+oL2K5MboZOT5U7s30MdwUNTde+L
gOKqciF7Pm4v6iI47BICv+d33Ra7uRoNJPVRfHWL6Q+i8mwz0E9mijKWgurkm9MRru4dE54MlSwz
MKUQn1TFHkl53WUMvOcYZNu52buUKZtjLnCprckW0Z0UipxZa4lKGoP+ZA6VGmYPUwJj7yUIgeqX
jgMu2yCmHrWsoQdoFxhO+1HbJCf3mve6aAjRxNRFY44DilkSOZo6xHfHuY9ZPQBLYz8RVNLIM/yq
8483zSPiLebUU6m39oDBUBOJ06dYn4qVzkcgaL/jsnc3skTTKFC6BRy9d5MTxj4xcLmfbS9YFNX1
b3GDxS/MJFnZLd+X5OJ04H4oPA8YSyI4jMlf76OCydYMGKDtqjOe9V6VtkFZaFszk4HjPbFUxmgE
DhyrGvUALXI/z73P8jQxQ1v7UkLFGKy6/BKxgrE5lh7/0irpTqyw7cwTgNG3pQikMLOBqI3mfJ7a
XG428fwVuIihxpyFRG37Z++sV1wDPxhKUjFpVH+R6HcKD3QdjAgyXrSPgLNJGsSs5fCO+rrRu+0c
G33SlZEvoXj4tmLHiQ4XVYXCM3KjsQCDA25Ugg5q6DSa8c8H/YpxKaepOTTYl+dpqZBGMJCMsPNd
mAvbQNK9D9raX4PiQoAYmXpGADOd/wIttUSuZdmxaICiWntPfIE1wfJZEvJ1i60N5HfGfeDXPr0X
viQCfpNoLlfidpthPXt9vH74sWg9FufctrUEjXzXUesUdSLbvG5y6h7zrYVh+9Zz3IS2hRBAygjL
mdGwsjMYhoAgiRGqaoNgYhQTc9yC+lkYO1iqh2+HSdvyaq2U9nm2Ssh2pVUZ3+lA6XX/fmjbtc8R
03TEOGOOzB6ZKZFg+8GvLSuOyIiKD6vDzQ3kVI6aeuKIrHiVtq68Wrrm5UftqlHx8NhYEGZnhFBY
zw+kDgxFV+Nxi25Tqn7+Ds7YXjOi4sSnuS6Gj8qSYuz02BgcdljAePzFpwazkGiH3JqBGqC+Cy8b
njh/01kASi1/XKT6AO1s5y69FvWlojHSA1a/wqnYLqkjYhcg85Nrpx6wwSwTdZ+RD41vNF3yxdix
+lfisrruC+f0rLC4kdIyJ+tzy5vaQ+Plal1mHvCXC664UIK3YzXeTtBQ2RUMFXwEmhlWdJJVi5dk
Ws/R+lndNK1IcyiE4/H0YnDs2WwcRMsIdl1X1zEClRtbi/dO/2oiVpA6gn207MQIhxHOsf4Uz8Jo
9ru1zfm0jPGe65IHmou2RRrbKpGtwPIUbJbSipzDc/VPCwTRwFOMx5VnOUIW7Ii8EiIOwSb0y/p6
Vcbh3e9oeFe3jO+aZQu8z5Ste56Gegq5BQYucR8ueGbJAUMbC8yytrHYAvfl7paZrk2I4/GsGZrU
BzeliEzqhUuMD+XYk2ppMHzYURtoU8q6XyMkzJX00gAxAZsp2jvn779hzr11IMSrClE3+K9FgvzG
yjbmMSS4DkEmwotLCvnPrtZZxLvxVVPjE8atyg46g4kWAoh019dtKYVpwol8azgFSZ5PMX51v8p4
sw8Ry07ufFN7f4eoryR4HMbvvaJq/ax03BBT5jD70MUNrCnD2ibhro/zS22pQUei4dqs+e5Ac/5S
rmVcqmE9IpdQAznKpw5ebO4I+dKE5WAwCOvWQUq9vcTmsvFepkSFauf0+ja/vmxMQa6Ek5HeWJEU
shYGR+ja9cy8B6S2tES75xhY++Rc8YuMDDt0bUkcK3timiqBmrjDf397nn9HEq6rUDCYvY/FJtzf
g0CxJSe5FU+S3Jj8fr1Ige5OSdDoEx631VVfC6Ok72IieR3zlASaJqwfS+ww2TLGoHvmUVdubZm0
zJl0+NfPCEoyyZl7JJ3TfW3NmpTa9SdhcSOrUduu0OlrOHXEOxHtMirkVF6RQgnLsrq8Ih9uVsXx
OhsppJtYGIqA7CuYqHrp8ST3KeANDXWwpenMzpeEdni3SpLPfi4c1OnNiqq9+0eWCyy9pd0bpmxe
lx9+zeLPijWJCy/1nfZSwgcfPIV5dkHUivXLxlthNdVNRL042liHhe5qCGm/udazWhJSge8m/JkD
roXYsna3SuhbsTrVF0/irVDXkKT99JzkuDNC8t9HyMR/o+smEZpKFHyeH/SwCi3z3Ri+bevfF3Ld
0HOrWk3g8KiNdFGB2dS063RmBoJM2c1Qrj4snk+MY8GI/riQsAB39jy5/lqD4YmpQCw3cQ6cO3Bp
TZnnouRHnETCjkcp2ZSCFHTQAz+afsXplOupcWmbcSz3Iep6GKHKaynmvJd/hWZrEdTsLoNFicBJ
+zVJj4zeFjgPJOy8Hmj+7VWlwqlz41ahf/m9u7FVUwm50nOOtqwvuffa7HWfVDNWXjoztBPbcUV9
zOgLSRFZcUCeujQhhWKNyXmPZBrs4f+Baew6G/NV/0JLkcTWW63m38ha72ZGdLq0JVeAmMX0rXWa
Plxs//Enh9xe9omn9cowsZFzHvGwBppL4M00jXBAa8knXIhsUZpxJ9ncJ0RjVMV1YI7Ahi1byMSz
rE/zM+qTIKS518guFqn2/edHy51UrycCZsH4TQwAImDXoddOqmPHJV3FqhHA1SHQPtDHF0yLSOUC
X8TFrQ4oAq9xhfdOVxPEHuFdJdDT/f+6aIIVKjZ/6F5+57SGN2btebmB2VIVjAS+glQBR9DYOIlD
McRA4Tl2WpRnBV6if7vB7m0N5NWtt13AeS9yt6DtNwBXyH/9ZhTX9GANBmKt2PbiFbPK6sYRH/Ua
lBupkp2kA9fkfJPtGc8S4GeeZtZda1DBQHgQc11WGaPCnPK1kosoqGsSn+0zX+UTc9KTVTZ5hlmo
0GiJ6CSW+Vl5NJERvsEZY3nUouFLLUg2jSPd8OX7qKEL7CFcuXMW+TrJCVOwIupfLR1j0hBnFn6N
Rl9ug0iEZlf+N+b19SbiECvIlXk8AHr8oBsIpccZJ3FPs56wAB56AfyGw8/jq9evFHmu345T0KLt
QrBWL2oqsC9is4mb5816XQlKjGAXBVzl4HWU2ButQkY+yft1mXdt/UWvNT+TLCoA9ixWYK5APXaW
bzVkAA2UfV3G2k1Xu9EmGSWm9wZ3iPqNNUM9ICPjcq9iC1TCd2/1+if9vEMvjHp75olYP/vo3Ypc
r0mtLNqv+c0ZfjBvC6Ia+PZzuEC7yDCiKjNqva6AfGYvkCA+ih4oA0e98NTpsbQd/S24EUVV0hsU
kRih5rqqr/IAN+g6giS/arnO7kVDVRISt9GnTEqXGgTagbWvdmj0LaV0iG+9pa5h1NUNqj0GPUdM
PYjwurUi+mmew+PATMMeH7GBsj/Fdn+sxZJtr+WGl+bB1nZm+OJyYFrz6ukgoyVRgBBHAvLmJYt8
/Rv13YLdv8CPiDNazIxtoZWo3ROEiYQ88tG4Tjg8S4+jCmETMn7kJCEXKnYjP8oWdYmEEH53+oh0
YonmLLlL1wyfAyguBmyurcbYZlzNcLhSBTpOpR+zqdEp3yEL4f9zbdCucf4I7uBQcGCGzajmY5O7
Q+eXO56RNaG3qtB7iw8HB7SSZbApZDGEjyASYsXVwdvz8N7eR1qVne9u7IgIHGHpdoOAi2L/Zk/o
suyvK+HAdBuHLVL6KGfBVLHsaPJlEZhbalkZGcrZT1xihTWF41bTDDIolPdToCH6QXcYfn9hittZ
f9O2kZwDxm05VSACdiDycRqBhBgZQEx+xb2yzvVBnUQHGGiqHD9HR01I1vvR61HWSY68vHG/0InP
03N0kCRkdALT6JLq7L62YZ2sapMqfc2l54oSSDzhHvP3TKDd2rw/8SZLRQhuzduCvhbcpysBcyCw
7sYn3nmrzVBmt8WxQf0wNshYF07trSlq+S3wmlZ4dFNLO4vP3cM87YNoyG5N8vJ6xci4n4H7PczR
O9a0jmaJqo8f4AzT02vZkgALk7Ny+iRt+SeqiyIC0fU1wawmBIUvZ530QQbiS9zKTkAitB2lXGBG
SjgWfBivftVoaCSWXsk0ok89iZwdV2mkDuwTSkw4kzlEMTsqErCWwoytqO3OfK9OVKjEPFmUV0ew
lrYbmbeclM6G/QkP/OfuB5v3nmcuOK0lBL54ClYBURGzkyClQxjHP8ufYjsKjTp3t0GDBd44URhX
pr1qMhotywcNTE7cMZ1yRXASCYiNxWRS3PiOXggWSwVLV8vzVgmho1uWGjHcAI7YyXO0OfdTc5QU
8JYM4XK2xkPQFhRN9wca3R6jmHb//ahuCsun2zV3FhZQiaGNXbd47RXX30WguC4gJFqnAURgXa3w
kN9XDbmIrA7ji1Cp2S1VhWNr06TSA+RQdXL836qAP/+kBvUr8ShRq7MGorUltEY+ZFtolz408bpy
TSFriKf1aZwlPcJGYyI8uQz9ZnbwWqWx94cAUUxqpXgUXctcCoX0YJPlM5XnBuwYIf34EcwTmB54
FHZhUmtyYwxyp78lTFI8oGzAyLtU5nC2csoBmOVxmLhSbjDVBmzmX3sz2k503dsKfwiNamfMPRGg
eO1LyUFYrHoOygBX+y9RZ3tYzl5qFsO1nsWuVR8UUMOQ925gl/PZlDRmPhrIh4qPi2riBHROAPxy
BFgbVve+lJ7DwphX01TRd8wan/6f11/J6Cx6OtVPBCcYckvX4MNT7iz1z6TAbWtV047AgZZbAaI4
b6iTCPzbKqcojRXARcEudnofdDI9WF9QtY2kwiRCZOFV/QBOJKUZkdZkoclfs2VUyVZMCQzBNrmF
RfNhfW54klNotyxZ6j8PvXPBPNZVaOybsMS/scMzQ/2AMvRxbSHgU3CLmzGPKdv1qKveb0V3Iq6D
pUw9DEb9km9X+FZDvBT6ryQkOusu7EihxMlDgFKkRoYudSN8gapkjmmVGYbpev6ERhEqBRwis2Dc
DeX3t27Lvak9VCAIsmzTknGVHXgdCgs7Ji/TX/yewGkVfmhvspy0OO9hZbX474qZPssH4i3ll4vP
8/jroGeIPeBJ7EHzlt88v7IJsJDkF4nxH8cRbCDIIJfpNPXzzmfgWaDg3p9Y9XkUI9whavDOIIzB
MyX1MEBe8bytQS4VwQ2FwTBZi/zXJwTdBI31lWfYqGfTEPcRu9/vtkybjbcpAZS8BhtDe3VMYJld
ru+LuS6BkY121JfV+VNLBd6s3MJrWFSEYGB/H+6fmSmbcvbHPSUcxTMzeYX8BF14uFjpgRMP27kr
mxRLpcSOBm7lmBZwpw29QI8r4hdlMwUo2O+A0cfvpVyn647042qHQbeWI/IsHSYst9BwPDHNZopQ
3mIHczhpnUkajFp/jOb6f/u15nO26nAbooSsJLAmZa5TYB6RrAsjFryP0B9Li8ITCoD2NjcsQUgE
Jkszt8ze6kLCk/9pfN7T2vOHypYL5OBgo4DGeuI+AGYWKOHqofYZ003kb09SfCH90K+27AymvkyX
T7QckC1LHhlfQDkUrte2ZNovDZYLx63YBQJJgc1M3fa7YEfi0a/Hsh93CRJq9NuPSrskutqlnWL4
KvDwPkIclITRofpWacm4vDfXsoz4WJJm3w56x6BHY7+o4BokSMwj92xpxtSGFsLnemOe/vafFZbI
jjhYMaG2OIEei7Mz6rNtTECcVo9ZerTmPuiY4T/pUIOPfPPoo3iNZU5ZInfcAycwEgt8QZSYjk5o
KfQUw9oDBBouOSAUJoj7mmDSUte9riS0g0TTkhEt5oGhJT9nJlNI90Pefev9UXqhpCpo2/Ecypgp
JcaIdwipQJnQXddCVu7Cmm9XzyF2OnfO4FpMOnzzbtTiPpFyV+fb1QMSVQYwQ4VTn0HiFGzRppNr
9ay9iVeOdXvHKwXYA2BGAk9NEaIELtOUViOzNH6NVcCwbDlAdIbs8hBqBWyFMvuNWbYeGkPQJk1q
xQ3tZ1BFu1z5IM/5fmC6qUMp8+hf0CFeNSPjGqA9P7mqrWNM4cGS8IIHCF1op2oFF1Bxrxc3JNbr
yG9XntIusY/V/ME9EZ+ouXnmB4LIjFl05+UKgfpRJpQj4fxwxiAJXBLjDTM2SEm13ZxtJDz9Jgg4
xOEapxbSI2ypiHoGUlRTufRur6hYMRIz1+hATmdlh4U6QyzyJe14wehPKRzkubh1CGmJLVW5tT2Q
FeSMOl45Kl22fFXx7GXs/NNQl4wrof/gdpLmHkgPTMGZRgFNNDckW7e520vioYSaW2jTkJraBuAL
cWPDd5s25IZtIuWsP3sVGkyWbwvuuG9kU4mT+MY4Lbsv3ZLyS9PRlSSnf51Te7sKIrMCXBC0lLuu
sTg/UlygGMggc/1e7exUUsiJ3uftcRdLpeSGhcUw8fw6cHK/KhYmQmSCkK+0XEyVjNP6DFWVlKGA
9Hq7OTr20xbdUbPq4QijlUHEfWG4E/DMaV1i1pupLa1ybDgDbPMuNL6peFLoAy0YMV/Ou09eT9Yp
eAaxW/QRCbFBgSuG7E4IZyLF3zGU1D/nhZx7FqvQbYTNZ27qghMWcV647MHu2ABVpxNgyjhF3/Vy
PPVXO2jdVIFh/TJ9gsOyeHurtauE7qwecY96Mh8Jp2XXYh+G776EIXxWrLveQapyqor6vne5ueHd
YShv+q8RfTflcl5RlN2fBNpN+Xx88kM7zjsn3kD8nqx+/yozKBkyVv05xejSmKgCM8TI7curwQLd
w0pBzzr8lKI8kxlphSxsRdNIeIaqRr7hHQYrc3I1dyjhdfBlIIToKtwyrc+S/XjIfyYopzxcPV8G
DSivb7QvZDGRqeZowCAXfrZzqYj0fPIK/vZh+MamL5kmQEVunb4CBgQhA9gCr2eSYId5laOm1ezk
wzvunAm8tBuWO8j0MYBEG1KwZ0PwvfHkEy2rVziscTmtTX0EVxsP8Y6gwHWRzDT153EDoiV9Wz4y
/lDk7qnyHzryllKWI9mifK96rmcwgXU9qogFplxYvumqHZWrz/wKJCp0fhnh6oMwU1A2rojKQzxe
UOIA3TaeAWn/r7AoonpUX5ZR8xVzk5/1T6qSRhdGW1dYtATwcFoMukbTL2VrLkAhug8QpygWJ7Wa
zigdJBnW5MLVOG1hxdURQVR/qD5wmuRDYyXZGbv+Zf2qqmdWcS/QdlA65nsDXY83v9Aat29MwUEf
vtj/4n4GJQ8dfkKJa84uwskmJnhsjeKrqSU0bTUAHwTqq+yC5fXmpf+hHoax2S5FPdeWAsyHpx33
GzEEMH49UMJf8zZeNKzsexEQl1jBMD3KOe6cycK9FT1VNpvG9z2xXIn41U4KPmN9khnOnDKeZMMB
KmMsOEGoOiBp2VTd+l5SV9xhPvVzWEsDshPP/06FDmOnoAy0avk/9WyEigPyW8nQXAxxYaqjFAUB
qOR2sbdwK83LEBoAGtKFZMeXfNOy3MJzxnu0RIqspXtWrTuOhCSTl0wCQbS5phLL9WOfx4QVnfW4
fmswrf5AeaVshwkEFZP8tCo5kxOIHS+CxYJDr68PZIzC9geDCRl3wV1KFT6EA8KE9SU10vSTEoIY
dBCtVyeKXFnc6JAIDh37zcokJUlc7Ls6ZMefcofFfFhpZdmaMAt6VrW1kQs78xZ4kGs7Nuot6mUE
LVF7+CJqF7yPF/D7dK+E9r6VcEIjam3abuH9KHdC3USJyL6zek1n9iLiGIhz8eVZoy1hxZCEK41R
7Q/M6Mu7YTxEqFGsZ7xhjzFPq9jsZYTyDu+0n3ZkhQNDBt7p1w1WQIVMPPfxH1Q2MLnry6/gw2F4
n7ruybkEjN2Xr85XgVGvWB0aWhCIo6tis4LTVjNq0hOAkorX18j3O0J79KKRm0e0jfI3P0K7TMx8
6jsIlx1UYShMKqs9f3a9AaRS5O8dt5AvoPrQOeDTZezYpeICrRP1xbhyVVH9IA4yJO49GdXjpIrO
OiqL8C5GIvK3EGM82PiJ8M6t0yK54i634MRbJq2vdDT0V3sdyfcjYP6T/9cAXaihdDVQW0VqEksP
suKgmub4B1Z1T/jJ5JIAfV4ao2+WWwQ1dxu1zcQEwdHDTp8eonKouzwSTToVYePE97c+90cDGFkk
PziTQagg9WtTmShQoxuR4nWROwvUCd1kgUcpZSXRWsVCwVE5uurnlHSbdYlp1XzBJVqj/euzY0qj
vO2PZn2/TqlEAC6l7TJzlLAC21iG10XZyxWs3o8MrSI1gp44vI02Q3uuNUgnNSFX/wLL8LanB3AN
UPiuWrfcehDvV2mXtYiKCyFHJfqEuK+hf5qPYtpnxRIjNHZbAEdx0JzROVf8wxp7BYvv/KMv/yYX
nfmJorvt8qY2UTTLk+ck4G2VkRQ0W35ChCfl76vRAuWZOOhUzFf6Hr043sXC7VEKG51s4i3ajW17
wLP0OvFADQVnT1+58cWf+Kj0uHz23LM+eHmVjfjSpS9+6hk508R9C/EQ8ScZgmx4D6p0V0xGcuwo
mp3jx8gl+Ny4zjKP0IZ6cwp6lL9iWAfADJjUfInOqdO12O2FiXlruXOLailnrkbB86D1QI8k+tev
L87PuHASPMj9/4DOEd0QaWxO00rQo1vtM09mHSc6Pod8JVumbDVhOq113itJrLsKRai1ZFP0LzF1
jBnQ5rn9bwMKORJM4K+CWCrfnL0omcEjK7WI9uxovF8a3I6xDfur/zkCYjmd9xPu2sZHUfpcf8A8
HOoEWN3kaNEXZLNM1IHDY/Pj3CZE1w93ZDTf9xVnDqNMMQ/BeNuWwRmh+DQdSacNiTJoHGE0We4F
e8gxHmkMYqehUaRaj9fBCKvGwMVvhlRGoM4L1f0VV7xL1ttVBinC1W9njHG6Mqx2QJCsjDaL/fCn
NSourN7CagartK5dwB5JhHjb3QTfeb4BBZK7gAivTxEptF8g1kh0HdtHxrSA1xhAOGSUi/hJPfCe
dKnSnkhQ9hp72jT2Ht3qpqJzP6fpxkXxfP53LZGruJvjSD0IjycNdNTbysuug+nghyvDlXy/3ksR
Fb3s8Jb3a/lU14ceNgfV6HgoZu4VODxJphmeBzwRth3QOwZIxstOgtxLwAd768Uoh8ampyK5OXQm
jh1THlI9iQmLHf59RZLbtZh6dFPPmmh2GM4rIVGZUFhQlZWdhmbtxsFfH2ORhAJGHFSlzOdmX6vs
oBkm5LyjfCpO5NFIQHbvZDZv8dIumG9nvk6jFP58j2GczNrPtthFqzgH5277+KUfcyqAzXdwtEBd
f3Do7VzNmq2bLPIwMPqU5UbXEKnc76seUIIzG53qMN+QSo61TDigRvVWN+JYxfujGjkxYHHrUyVy
grlx2WkEdh/75p07BW4IVKz8FgSpZf88ugAPd27gQ7RyDx63T0X5qOmrRycoET78T+9UvP80h7E+
zAgGz+45iBWH6rETv72vDMwb5ZuI3GyiNVhyoMRrCPRYPBv4885gXIgWjfMzpCbIkE2RO9nBF3L9
lL3ZN1qx2MZUSqlPfm7r9nmOR1J1G/srKMbCktbkYFU/AuMAbjvLk+7JDM4nLj33lvxdFfOEEuEi
VrN/Vu3hVZZFb3/FFyvwITufqUR+MXfbCux/hkpxgq7ctkyEXgLyjhIoRorJSXjvESXJYet9S+io
Sq099HZzmWSgFcyuRQefQLwSLMWnyicZHjZ5cdBZZt90F+jOsyL/NnPXXE0Fgi4kXUr0gg4rbZFo
HH4umMYLojfqQnVZ/UvDOjaRw9qhHsly2t6LhIDkp/FoF81FS6H3hCjiWU/g73WO4MNong6wMGP1
zQn9DmChcHxhgwzI3vMjZXJc2rICRUIqciO8L2xOxOEZqW4k2DhY+2a1DcJQWjgCf4pxlHfkS4iP
GHOaqe/Io6kVzLABrGK38xyrOTWdyDfdTosajGsvdA7AxAZiGAx+cMhYwKmoWviiz1fy2FzCTaXm
yyi3grFc2Ro6onBqDCbqHGgrs/oncNegxHZSU6jA1ZXfk8bb39lz2b5FvPr60D93jh57q5c7rkhO
7LOuipWUog8j8GFzNv5rpBqWQBJGxKhBNGDso1/+xDqyorBcJiTptErczmTbg5WnjwAA7Bhuhign
yG8gtmC2TSwBwzYHJpPocmv8S5g92oCO+i9YG3G4512V3vi3vdeBkscLTv7wskUVrZoOSD5j/nYr
FtFLaftAqUaZNkYRakmH4Utci6zvGIcrS8qE8ToSS/zRbgzYtZVGq+OdG29InT9t9VqVglHy+/b6
0aEe20PCGsu4jiAziIAGex3W3TQFQG3cHXlf7ZGFDoGKtah/oWZ225irOMa3VN08YuBI/I0UBB55
spqGoGVVxCbzTDP06E0zsQ2eejWr9oq9x/igrLMoEoMXKl4I6H0sxMZnC2kDQ3Fc3VaZEgQGoUOo
m506bwn2YT5BbvXv/Gk/CZqhjLC9bvUEU22DLgcsFhOrgV4y33KiAEqTP7L1zPL2L7/G6U0dcDBx
vfo4NlIXNvwDnpdJ3GlVaziRNq7X5SbsptpXIpbJv5ceUsibto6pxPuna1tBGuuNxSg8/bP+5M8d
oCnVCdshtf65u30wb1iaoU5jKjcC95f4xFCYks9KFlTbhGtLIWFaYO5SJ5YShrO+wNRRYfxaQe0v
nok6i2kjhR842ZOKra+LzDahiaK5P5FoNFkkhcYEtLFru/6dvW15blGfrIFZ+svJKMcErLa/r7+6
3thr3XAWgwJKg0UKzCfqzDEd/CP4qxw4KBeuaMD1uuhTUN9u9MCrDhD/cVMoLMJEpTaa381YUpZD
bzVJNTqGaEXAgFIyoECN5g5h//4ZIo/mZvyvHNvbBKZdAkOkvvTUo9siVwYkTBoHy4RCZxoi1UEQ
ZJaYapYanXAD9CIBQs+xbBZe8q/1Brxtvqir8kYue6r/1s7TTbCoff4jz8AjbjeQKNJQxTKN0vEW
/KoAyQMLFy1jtsAjvdyysCkX0CS5wSbAJ4+5TzNbtajJVsN1DV9XfiozXhCjwx+Qlj2PFQU7+5+Q
sxP61KXSJpOIkNWbaZSlMS3120DfFWsAQM1Y8j2qtm0bXkfGevMLuu9Xc7+bDdaEtclxQ4dsHm8p
udih7H8UY85074FbvH3vRbqJDw9skxKsht5XAdxWtkoFr4wwA9WJE5Romhyeq9zMMnl7CEGtK9+7
/TMyO6wC91Zrihcl6EtyMhBbOoF5qkCVrkDAHfxoERgsdzAvHexkwmpSxNFGv4Y4ouPWFLdSK+S9
YSq1oIqdQHaRnZa+B7F914VvODpCTBFM++m1LvzCI4JU3VNDp3fVzAsW/a79Za5cZ/D6lrx15V8l
wBuFZeLY83D4mdQ46CyESjNgw1Kln1CfuVh+ZAvwVeWLE/DGvjn999W3Uk3mips6hR8RziQNXCWP
+Sc6BXJSPoUkdMgz0HZnyVDUMAnHfb8IK1RZGV/+5Ra4Un/1AntD8R/VL07SNW3iBXzp2CMaa7Dx
e8JXZH1CH6BHZB9rd+DBXt+oKlq1GlCogspMlScqzyQvoGDjqWJUZTuqB3ndHol5n9vuSSOT+VTn
53q2bqGAGKgGoq6De+j5rv2O3YaLl0BMAI9J8CT+Yn3W6S6fVYgnCbrfhXI+CZ/X5fGo9eCiT3c9
wSeC/CXyksNaIyigOtmwaAazZGup6fQhe1gGLj+SyrO8ChtLazsuSpEGooRmG16qiV86HiWGzpAf
70194uOor/dc2mNauO4zgTktbC3W3KdDHyno8GOrIxNqMuKJcDtaxkIaT/rOSnL7BQ0o/5svq1AI
uf5w83Ib1xCMCy4Yl1xn7zuh4rsx54UuxMWE99v8zGh5/ROiw6Rkp5W9A7tLMsimJj7xuye8sNXv
Un/b4E9RlNTUoHcBQTO4gU6Fno3d20g7nC2JlKRaix77X4C+8qpFpgmvGy3yXkGE3pLz47FQK4qA
2Iuo004mdjJxBhMQbJTN12y11Aqge2dXabVeApTO9Q8hW9md0hiWyMqeZIv7+KdBeqg6e5Qm6pwC
ZRQ2M83HKmkLiEdHjMuur+MVa0u/J8n1z72ns/29mfnlRMENdG+jey94fVl4i4N8NWII/PEBFExX
VYgc3t5hrwaxzuwIXE/16jGcZO9XpuqdlVw39WMyobx0Ml3vPvoe/9SmEhQBrhzxIrEkC7vzRP6S
NhI3zJRtjOZC7zEV6zkFNTkVJfSVX0+fUPxdfolr5IRWGAn94nVlBpaLYbjRoZGVD3puwHe7VlgH
7bbceGoKU2njL3dtgsvPpDD2zKZCeHChifnizTefjJrHK1/gqt08qZdL9K/5tpBZgzHYGY1fZ6rE
pMonE96psH1+IxOKt3+gCXSh2c8/fZDdino6i+6n9TcaFCJuh04E2GUckLEuu+//Jovlugc5J53K
HdTz3GIUJoG+Uj9oMo9Wu650ImM3ITsmH3NR8jp9ZCKBv83O+QIKstHTzK8FhvXeN4hPk9J90YJ5
XRRFKRDKqWHHFuyvlD3jEev6KQhb11X3V5a8hrdhFvFQvNGbGFAkDFp/llL4TSNUqHgp0Mdp1U+E
5Rjsq4iYd/3ZvW25O1VCFPoKUc6vhfYqYajRh/9lqJ+182T1lBM6XKvg7H3lTSAbg67ztzrLMC19
ZWN/NPfPOmo0kITZ6yLK7OBp25r7LudM85TmgDENErgEyMSXhj+SjhrOqH0gqTL3H9f9LBT+qy6r
U+UIqThu6k4fyHh0UjW8keU1U0CS3z4qFyVjhTM8GLGHTtSCOJ2PztY8T0S90SloG8QKOVuxhRTf
vAvoEEpfpY/8eQdXGsrOiqk0UMS21y/Di3ChMtHrG90MHRjH2tpsxFC5Fz85ze5HNX66feX9KR84
AD93ie/w6gW5xJ9eyYKUwAMbh1xHUY7oYKiA7yFHI0pwEbVQPjLKGbtbYBr8prybPTr93lK9aaMx
W7XrQ8oKcmxeHMT1ddTWE+M56BsEgVAJxA8YdRSmznZZHN+9vN1eWulhQm/yEqYGlZLkM26Mlm6U
imnpveJOa/QnIq/us8n26GynER9K0lWqj9/NB2mruUL0FbepljBXi5dsGfb3S/5CoddCHJ91SwsN
ly09oBWnCg81sSnUXDXMDULvupiEb+qShg2ruUTnCKP32RqYTP8ZzFKqatLPLwBz3LmgsVilIL5a
I/OK9hp5kvtBs4y4zETVAHZG4UYBUFPL4oLYwvbMw2/AF5rf3eRlCiUubHALiQofst1TbCvAcvmu
Z4Ajlu/jl1/KMh8a3y1Z2bYBAQ14DQ9liWU998r4zSTxRJsNvEXRBjveK98W9SLmVe1vUEeQL1fI
ptAuWnNYBeZFJhaQ2KBwXDSeirZd1szwqReqTcmriVfjl8F3IVSuMocCqoye6DZAOZI7t35PFVlf
aQS9Y34Yfjv/n/VLzawWUtGdXooHmyJu0LoEFu0E9l9MHSXkWC2RnXjxfBPFWAP0DiBFtJfVRgbQ
jMMh8FO7/du3fljc4Lx0prEButFjXRxKvChp/peMQZqAehCghLhOA7R7lAd31GQbB2/8RRgxnY/I
FJWVo0bC1mj0krxHA0Q2tgRGxwR5rWAx3OAX6AE/ZW3jViXpy81+5aFGAyqByG61kZ1MHkzdArd/
q2QqS2Wq1wG6+bgjQkhdTd2teFYVyppgfhQJ01J+fXS0oD6RTF3NuxObKw9fWqtLTo98OCSGKuUm
pynLk5F8oa6qjPdN4DEMG+WxurrRQXJRY2dTVeL3IqwuFMBXg0xLELsEU3LpzHBFcJvYWgJbjTnM
SAoKxSz17SqRs1xCBeLMYTcoikB2CoNAi5LRJKRZn53qhLadx/2MTdpdLM7jfE3USDUbwdAlqePO
DcpT0VworIf9upr+geIviL8OOkDyPAX/AcbQH1hbWH0RNVNWPS7OC2MvavE3sYKvowN0TW+vEWVe
Zias/HE61YCFVJL2TtSGJUkuYGowem1MllYVV2UgVDRbwpA6OFoK5DQggTDk4EqcFHju2lGD3Fce
9PZJvWBfwiNtyS/cQvomhynOjb69XOnmprU10UB72mWs9YeUgr3kLpsJAgPwul/7i2gf2Ypj19+K
AK1Tw2zI04+UQb1qBA95cN92E1U3+yj0y7Z5oABy4p1QpPjaX5H09w+BpuSJIXf3tsiYAV9kGyft
1GsgDg4ErKoEqxW4EBf1HAzpsWXKjb/tZcAqha2c55fGJGSnMh1EoPwFj5fHOpsvBymAjE7FFuA+
C7WosTxmjbpN4xfbYU8uWWMe3Tt1l5yYZjNfzoKqrEnC6UsupkiwqZTA2Jx+/8hHfVsQKlipKYs+
yWWUOqSAKD5Qf7Mp+E0M0iA0j1TT+E2IJfso2vwbw9KI60IGie2UqmbWVQ6FvTP3AiRZkTxvTX+K
y5C6+0i/7zFKlVcYG/BCZ1g9RWhrmkD5grkxlNdETCf/LXYGNmcyj6lqp8aBoNMbGQ91mz9flbVU
KhbRME/vwm5HJZCaYorCD+8EibQXSr5tHv9T1Xz1YyS1yRmjvPTDZKo3Ujfz3t3DZlrE1Vp2png6
bwelcYt/nRtUs1gsL+/QnpPiZMoBssv2YBbzZ9wBLe6YaSXiJcA5031zWrRBP3m/Igpy0J3cz0cR
qR2phiwVftzMvB9J7CnGFfjYquo3Dr+IoNCODPPC4K2mO7YLbT+HFLf0lPxULeuCWQWX3FkX6kOo
LA5Sh3Si2hTlyLHDz3s0MAO0k24iespNxVRChbM6X84ZkhVHof6gvBIpiF7A282jp0QqTEokHhTK
E4QeTzCl4HdgaZpGtGD3B+zIjweMiI9PCqSnhNnZ5vv8U1MkKZlocBp238ORPCMuJRaJV0WT2J/O
n9qrty4EZR1E6VEF/weRzFerWWMFHx1ODresjqsiYZn4aPzNenB6dB4cp0B030R5mqRexiNXa2JO
QAbp5bAmcSXdZBRs8ouY2CjPwJk1g+23IqqDhH63BTY07epzhg0HIQusiT03KtrlXbUOvHjWRv81
mJLlP5TG/RDr6wXevPb9Z+CNbC3Gba7CongKaj/RuQY8YtQekf6Hzk9UOMPzboSzKE8L5pFf/TJO
qeSe+FTyx9BpZj5gmz3XK8X817aPkcWHZFlB3f+psr7lYlo78hIrWq9o2EUZJNiJBVSdbuZZ0q/U
OxesY/jB+G9SEffiaKP8Q6gKMsQBsGAy5P0lO9+P2cOUBIlfrwohAldKIyyMIki8kfim7TXSfgpA
JhV5Pw6B1LZqxq8xcYarVmFzmPGd7kV0iDQvMB8oM07Bza2dhymgqzuMQ9tfju8YQ3OgjazVuDKy
anl6zCIO9MeWV2l7AB39JdCukwDlpk7vCzqmVn5qP3VXu/wXkXchqUEwRgANI502/37PAWAFl/Tz
eynBP5VT/bEKpHpi0uJCkIG7BBXrBgvmxLEk44eG8WjBR7k/HJZLvgvwkKS4qPTIOOGyIScEtrEx
aRHbC5Hh5yyjBVF6WUmpti4jXVod00wTAu7jfyXEZWwl7iWn0ZBInC+sxakY/bKBGk6Sk/YX+k2Y
wG+0wWZXL80QxxEjUfrH85Y1tPjm55TESCUAOymuB/Bb3we5ClWMILHe/NCCL5THRd/Xar72cvni
GZT9sB38wHfThljQuNW1wzuTrEhvWWn7NrckitnCXxE0uYAzhyOmiLTei8SlVOfUiuf++f5seHM9
Zwaq/XneH5BtQ2fORNAviaz1SGBvZki9DEoxgwbk8voagZ0LtZUvDey9b/KoKhDMgMinnHoHC4p6
FspGLqn9SO8FsDEjmCiA5B2LFApqOfyXAx+vtrlpnY9g9CRCKgZxX9ZzpPfEQhzWGzX8w6fWkaq4
QE1xU6IlpYrYMh1YUOjg56jdvFj+hlmrn5twFEAthR2C779aqftJ0leup3GBmoMEDE6/+dfOzTV/
SHPR4oWMSEQyoz6o10lyv3vyttFwQ1YgZshnCAr1avfIeOd1mbgX9ARGNmOVPo/PnJGuIMipXwsh
rFHdeJwem9tRoHsU3TLUXyJ4YZEIZwBF6p8hC3bO2AlH9ED3a/mZV2rUzv/jROjw3JiCrCkEznYo
OAFrMVYxSz0FsGvjtxxYWCXkdV3/4MbHr5LN3h3dWnILdswq5mys9IQMfuez57b0zJLfCfv8V76U
OEY3qgN7rY+qoBjzYRfmO70JZajs4MsNYSPtbHZnUtkdZnAoCrcsi/8iiQ3FWCGu5ct6a6SnIUjS
pEn4tgr0g75Aw+D1/+QMRfMl65rov2RnnDfH04zPdbKPqcWfIB0R7bFwn5mOID59gXbb6fMJ3nA2
lLdnTjDZ2I/iDFRF7k/JPjmr7DxBFWat7FF6JZkWSevo3j7oTiugEZANE4L7JiTdHIkL4WdlWbky
xpG7rJa4hgyrABnGPCebLWeUkqs3AOYkj34YMswS8HxpfN6Toj2V66I9AOHUaIVk5vHg6pgKBNPo
fen4x8Ns2BKTelkXPWOwBiH0ri60gKKPODsgQgTv5JMG+aibTPy9IFhud4bZB5G90Q9MfZJW11NP
gP0UdfFmejJAaPRWBKQZIoyq75ceHaQ51egQR9aJbnU7d7uq8NMNU89l0psWo0dDFq3B46i15umY
p/7asHOJGcnQhZWppbBvJ5VSA2Xp++RTzQh+gqX7Fxy4HKH3wB1KejMt1sIruU4ZbFbjzEgIC6rg
d+2HDeSuJHfdemdoLyq1JqYbULB09PuHOniixLxO1JsQ3cedJeCjzbiiTbTpMAobYHqH1dcEiJSS
0omWW6mO1ckLbJ41aSVJd8ibmBtQr9ChJzTQECgK6o+/pCxFWEBVkr9uHOknvawpdhTBF1uatd+M
qrpfbtNd18YtzUhaUgM/wF70qdRyVv244hSxI0KgCzIFkpoQ4/OsGgmYPDj62z/Map0kEpVJDoAy
aDKIMjGhu+aBZBMKbV7BZPOuvAhWVT9fh3x87SUSnLPBhtTjsQ5rZv8aLP/1Dz6Tvx5FAF6CjIVd
PHUw/tHu+/jOoGj/RIe/CvSuyr7TZgytoTHrzL2Tkdv3Nb0386fFRxnFckm/4hADvTjZq/x7Abbm
rPXW/dMJpdbdeL/0oGdWXUVS50GJ7kdKoOoGnEH/bZafOS63EqIXWbvnFgvgxXPwP6WY2RXclV4h
kfEZ13KW/c+cGlc1vD/gXut52I9nRRtrAz20VhCbVZdu49NcikgQxlxLuCf/mKuF1HRGAa0MoHgu
R5FEWIcNUST13Ii0Jtjw5VhLFNNWNo+wE0nkgYZ+BfuayMe3vX9wdcKPM+Rv09q71xDmQe2E+MyR
AIYcXUAaD8XjHu0/R28gkwnONgZG6WzRjCkiofMU+IS19ZNRwV0PnzwVXPz1v2AoYZCvMzE2h6pn
e8Tra0niRQvhxcB7fuSAUVmtoc3J60pF9UT58UjYAvtLRIKWcO21q62m6P6U85pPKkC3SDameVyY
6Hjb3Geh7NNu7Ueem3/r0/MY7/79OMGRZ7hBB451xATsXHCIkTfUFk5PuUh4CeYTitQlD1zMDebo
CoCaIDPX3Y/H7dcGRcJWcO31u4POhm2p9qrunOX+mpzFxIgHw38lJrSDllMeBe5RYvqoXHK+78c1
KoVYuIP5RwKuQAXw+zo1Chqf8IplUzDyXsffhjL1ZcD+Pac7Z+CC36rcCJlU/6E5CIoBEVSu2jul
ofw/jgqh62a96vcculmLr9E9h/LtbIbh5dP4liAd0c90RQzybtAOB7Ts+gbfexYblK8Cp07g141E
cds0fRbcrlz0qEdf1gbcvaKnqXgnHKpWU/FnKjHT1NdbQ+move/I9C776OAh0KfreTLLPq2YFieO
HCIGhFG2HbDx1HZlz5sEjtVFzPCrbQ09bYEDFz+i6h4hvU95yZezSUwstBnGqkCrjtDZICoDA4l3
2XLP0XBpuId4aVPsAZn9rfT++h3Wakrc+AhW2+iBZPTqskFp9526R1cfpZllxp5YnDexUBa4iLZI
Gop4jUkQIi7a+ZsF9RchGw2I70WMGG36kOxaycsSze9KLCtJub0plnI50poRA7H7jDva0TwYD4S6
w6ctqS8oT1z/hJofSqhmyem68L9x06DI2NSMQEiEzTv240W+ORZ1Jk40POmBft3PUnji85eXl56k
8OWtu/i5Ma0kDq4dxkFbKLki9CW/yP/rnyODLDTpe+eStgkDkEinUc53tDo3DAG2P3TCqBIldk6O
25WOPhs3ypv62V7NXFYYJ3BIo6lYWEKnRKBpFm2Kt2h7zaw4jUHq2Om+eKMoWP6bXYeEiHnOE8lr
VDRD+uExBs8PhyfqNnzzFKobIJRUWph3BdTcSWDjQpE1Fd5oi+4zg+47whb5KzPft9GrJH8rrgRj
TDW/AyV+70iIYLFOhhKl74cIO4qS7+xUIN3krjZHeBHyIBSt+3lpdcKZaAVP2By1VRIiCoYEHIdj
X0yH6jG3DC5WvSE8Qby//jFWIfF6IQJcM/NFQpx9vbKtZ1ad1M1capH3AsyUBoUq3zy4UfO3uz58
OHg6LIY0CCiWUBLloWzmaIVqUKfdpr+nhWfl55U2jv81wcahtQEz+wHPdQ/QU3bsRZmHp4qywrwA
wBcZV+2fMY0aNq8W9ECoKpHV9FP9joUjxEUJTyorIhz13g+NFgxOB7D9CtAi7frxqOlLMezm2/GV
u6IcDR3d3wx9j7QRbRK3R4ODoZgXQ4K588HGsc7O/tu1R+CXVvlQVhqRCwQurVWTbwiuHxVkygK+
ZW4lsufXGRRuSXSqhFdBlqcOp6IfWKLDurc4Uo1z7WqROwynagFa5VTi1UNdDnOK4AQ/bSeOXpV/
cgeKftTDvtpxGfKyzS2yPFTfC6aoVQ7O4Ex2KQzeETReAFkIr0nLXqS7mj94RlLit+2e08cqFWXm
Juv7GkeycOolgUMKuZtOl6+gVMmlRPA0GifmxVTuaejoT/v3sdi6Y5ejp0G0MZt2Lv3H/WHlc7WF
10U2Xj7qKH3SdgqbBV+Ji2ThFjQa4uBEIIGcHRWyyTO4q+ML1hHBV0XIyJ2oWaqqDogIIzbXbtzc
tzqe5/dckIVPy62l2AJm/E6yq6RyyNorKq5QQv15WGAzQ4Vr3I8j8oRpGnPUgB8vshKn0xuuR6BI
rvAJBhHj8gbZ6ySn2kKd8dhEGh+CsazeWh4QAQ53mWCCgNFB4W89XJ13kJ19Uu82Z9WIHt31V/Ti
/GyvtmfWfYwojZULFmdke1P7euRqaAHixwNxWiQ8LGqtp8oiUeQ/qn+541rXtRT40Mwysv4F9PgY
XWEC/uB6p4iasiVuxRVYkWy8+mBacf4UCemk8kZVEi4ObKO9EQMlheLm1f+8iuF/TdBbbLPMMeSN
+6Vligk1GQvoB7UE9XT4wmISByrF4TeM1qMi2++n94UIrXClhQvD1mcIiELRfdUXnxXrXA/BmKJI
vPGB5V0lO/L6AvANKUSQSbSlMGNhyNDwVGMVt3BCHMd7Nw2vXFKXZkMJK75R4uthl6udOlE/cvH3
G5juADJFBSrMjUdu7oHh9BRXxmcYh0jxQm9tlivSgPzoptfpYn+UjznUUfit5QNc0ybz6ctESagv
Hh2JX9w79rrunGTtHBv2kIkKWNrJ9CmdQCZB0Hs5qd+NEDTkyLiIriJu0OJONj2JSIui/UX/Mo/I
q2VgXj+GSrS4RNLIs65T8jWzXcv5w3oquu8Ylc/+tqVLe8BdZByb5xDlI87+WTJ/s6YSa2/B2a1t
Og5kPAHv/ww0Iob1UMGliLlw7v+Z8rScKMz5na5IRNgqXS4vF4w8L4fnb0FNrKs1iAtprYY0UZPl
2ksFdg5PgUsxT7t6u9h1BuqXs7xOofaE3aFzOiCD96OCoX6bXTcj0+Y7ra6sEaL0CKULn/AsUSgV
hsoZa++Hsk6Ip6cBH4yW3XMUqffFmzcSFkqzC3T7ioXFzYoiV0YoeGCuMpGFl2L4u1WmUSxFGOhM
pKFpnGIPjj3bKtFIE80bYkbR7niJ/eB+SK3XTBmxlB8XNruaAWMHSZRAHD7ogZtFkNahzYaZ2QB2
O0Iy187Oc4/fEv5P+4ahXDGztXbL78kdT73rIUyKtEn/UI+dfJZOC5/q+BjkB7GhAo1k/TgLGnn6
sAVplx6yDyXl12RXFvi+Ma4N0pscOXOekDowTXqo0jyTtjMSoFthcU48Kflerfmr+jM9eTo7rmXD
A3BGHdkNmOIAYrI/1deL1ARShKG/i+qMc3jy8mneJQt+O23JL60PeZYVPg29iAoIB43iC1gMPU5/
CSIZX692NWiCwrD5y+MZ0N8FDGns3nV+GmopKjwKbTU2Xjbf9rOAysN4KSAmOCfhiq7QaL/F1tyv
51Y83zjbwV9dLmbeCHdW+H/Y2CkuejB0PCcatIGj4yMJggJ2JcZ/MhGWDv8eMev0BkApX63JsVt1
mIYHJY0liuWsjpB33jOqArVgUM8oNtoSzXF94BFBP4PzBHXImO481dbB+hH1EJG3lgkm5e/yo1fK
WKeX8qU+9WLEcsp5xJwALFPZxt0CtdyW6Cke6eN8eO1FKMA6I3dlDDEk/zefgOy4ml9xwQK166mz
uzBTDXFzJaojT9qQ3iX3f2st5fQKo2xcoHbx7tAzpObuGxUcPdaisUi7hbLZJBpE0immUIayRsms
HHCb4W/rxGIih85BTT2WRzF30mVqRnOdsAjWpb/Zh2Q6t/Dxpys6qAIEIpCMT43p0pyc4dmPlRxL
T1t3M19A5gsyIPKlxXFIp/9tdQRRqBHDHdE0tz8MFvCqqpOp/TqO0D/uj/7NYYBRsHIQU2QQoJlF
mlUXmgx4d3b8Thbjw0A60shgWGTxX/aWE9cWNQqt+5O8dp9xs6SKEUG0i2P8DhRuNoNGYPrAeJO+
v7eRzytYlNImCNQMA+Au2CoaGGLqERoWXyS5HT4G+Pf7HhkkOUL0kJtQsh1ULo/4xtY1aXMqqZc8
UU0+rMOP78PflC6tdQ+wLc6mRS5yaqtU8AlOTyKsnlEIGaAUZTHcJEG4qp+X+awN1LktThftxR48
cQgfaFT7EEIGkRJStIZwZtIeYPFfPIQweswXbTFrzevLNG2bmENGtEsdszspnR0xlLdvBOMLmubY
jzMBCMKY1GGd+0yZJrWZI7a6cW2XvWiO7RCvzBMZyGHcDTCYR/jUR2by5FSiN3oiPlMcf5lnkRo1
qh6wVs8dXLm9bVDFC6PtDOumVrAbqFEeOGxWsB8BcfTXgD/7O+yd6Zis9vS7/diFNrzzbByzvOhw
kkJrNif+PHiyD2Ikj1X59sPcxG4JLTys12+Y2EyJoXHLZnqxGSvRSE+a+wSNDMFrdS8PVHefAKfq
ugYJP9SDl5BxNJ1bbJZ9+7nb1MLuFd9hrEiHyxdKdHrrE+4qV/8+3PZqt/NEl+Rb0dKIESx2f7X2
iSFP0t9EQg2YYbOQCgK6uQjvI2WuyRWPFQJ+W+SSLhb/CEH0SxgZf1hkntXPLB3pMueNiDEGM3v7
6QAGojzpAzDjWaDoTqwpghqwqOqB+rsM/UxCFSn7oaCex/6iD1MYZMMCHO7zBfWRrXd+8Ao82RY7
v4+s0hsLXZcRheJchs4CNvOsyx/7L+nM4INP3FdXi9iANnJoJtYfunrgYPlAZpBUfsKyJTCZgYby
vHOGGisdf3qe8NZCkopHh5/pG9aPDXQ5PT8+665bIgCGI1HuUcxJlI7OG6Nn+7IL5f7q2qVgDBIL
n79QvhoAVZojiyaPnm6Th3/jXrtlAsgEblhasNuUbHP1awbTLc38wXifshRqZCKK3ZdTeXb0XDHG
5ZuemA02Z6T0IzMLVSfEDWobfN+wZxXDh2Oc/a5zEN3HJ6AFaUsX084Ko3ujiFPqRxjjkykL+53T
EuAGdhfLlouAiV0SMLhghyRZ4IVKXtAeK1r1282RkC8HVHLbqdzgRNjFY5R68v/V8ifRmsybqv8f
rhHBykQxwFYbICvTqq6gQGKKahVmPmIDYhwZsXRG5+eF7N8EvWGK9yqzK9vjHzvXzGRLS7v0TfRn
Q/S7cPJZpgFGbEkUH82lRGFYeMIK/u6OZfVtBUIX25XiWwythiT31xwOOIMisE8XUCUQxOr001Uy
bp9w16WU/Mjj0BFTgYiNIIJ5w0Asfr1Hw6Qsa7s39rj8m4ikXtLM0a9nU90r6PlPineVLd7YRGjn
AkCWdy+dd/05NJjYQD5kNvk8ZDFuT93hJy9OGUxyghaxJKk5mOlR4v0g/G8d446q3zzZ0aV7Zbqr
mU82osE1bMdQAgSBOufbm68itO1e7FPEXLVlLI0vxHt9/O4DribU67tfs3FxGGdWG+C/qlqShuFj
SEv3ASwLUTKadFOxIod61EUee1xXKTyk/QHqBwX+BPC1pBM6hoFQrF/PenO+aSPXqLnVrGtwlyVR
qoq2a7UxJjj8VlIFVTo7FLMPN7hz1WmYFjc0U7+7BWxvBUVqk4w4VzENyL/1BPupGCHXgdv2vSq6
XgedebuuIi0BhrT9Yqmc+AmtMS2KkqkvLclvALqcS8tqeEaxeY/gwVrlg9NMYfsBitAdsmvWTD86
/ymmbPmfxnPAMoRxH3Ob1fLn99CiWVvLQrHyHM1Aef1VKaznR0Wjco9buuNXusuNVJRlYTVBLUqq
tCOwPLM8nYPcSRE3Ku4U+tUF8rF29Mt0uV8VrljeTP563U8uXoZQr0aGCWnOFeC6KAJrmyCyhsWo
MnW2n9F5GhFDjYVOIxLlki4z9O/8YwBw3c2qMzy1zF0opmJYpIqiuMF+ySAMWevQNzUYNqP7QCL0
E3i3Rp7I5JvWR2s8OlqQAHXclhHAwhuUlJ0B6O9teILn5lH4xZ3cA9tP//vzUk1tQvF8vDNC1cH6
FhXj0mVDfAu8CsBgbRklgyaxDvptm9STsx653+SRwgnTdfKo1HWg4UX+iUsPFodOqj67bOjpKPHZ
c4ag568LS78Q7AFxYO3V6dJ2sKDqD4h31j0PQhtUyplWNz30Uw5ep2/Y3xDEr6VeCLhw8sE00I2c
BpSIr2zb/mhq6nmW4hVAyZxmcsNk0lUqbR4hIHkDobAjQ51iyw+cwTAoNcijMHVyhngKa4bMr1Ra
pCjU+dESPIufuWZpdxO7R6+ijYcw/XOMlfOWmJB49BpdUmd2jyxSwHkK6NN6FNWj/RqWkksXjn6l
FGLn/jBhmCCty3YEPgPWHZFg7yZJ0EPQKzx97KQyOdJ4Ppgn8nwWRuJeJJ3VEbEH5gxk4x2GzafW
fpK3KEeanko8Izf/KMxebTIAz7uL9Jsnbjj7AVJNPsvEIYA9JFyHj3pGzgh8sQWUiYqC0186cSbg
TTtAZ31PpADSPkkx3Hi6T6oF61bBkwyJCWhUOpLKTl5HrB5k7U/rmMCdgR7W723GSMPCIr7emC5i
vsGvZJiESUN/QCS6tmA1DszdALownsPu50g/t/vlpZbdTjicORa7bcrEE+W02MGG8IDLgpBZKLWs
qhSEEQzhEqbXb4SnHSGbmr+itJYwzpXdwm8cm/Zq5X6bLYFOjCJA6WNGa4ZEAYbit3fsK7tGY7zq
pCJA1wYDwh/UMHwqiUvQoQ3z6JC4UwF8wCBqKqdgGqdW48ehKyYzkqwHyKfPCiSqjmPTBHHYPshV
pIWYnCBKGKtCT2RNGNddqKj3tHfycY2kkAdKajt00guK6QpW68LSc4bjcts8t5YzSdODJEBiJEce
khN3cCzkpr3JBUEcspkA4DiIYGw5sHYrIBXIlAWeezEdqc/z1FPtOxtLoZ1OIsAqZkLJKhYi+75r
/vBQQfkrDwyP5PgJELzZWU39HTXV6SaNu4kOhZQYpk3caCOnGOxcT9M1wxkDdF3rpH9P/E21YRDD
Rx4NVjEheJvhK0l0mY5/5nQOggUVQiTxT2/dsrsRJ1VN9vBqdrZvQxsuoOuR814m144Pb4RWI6Fm
gLID1ZLdCPE7lPr15I8iyBAdY+oGhaAOt8DCv55H19xzCkS27kvZZkXubzfUz6+30UUYakgzhYOo
2OAgfhE9R6ojiatjPGrV0fWlAiGO+0giORQtJpjA4rOJ91Zr5v0pIB3/UBMOBqzrYfOIASiz0xDC
mFNdQaEdFQd+FDRVK0i++YKc2x++6Iw+N4yZaPvhclJu/YPy3CUFbL02hMlvAQZrUC+NPyshAuwO
BtyMfcJkpZul6xQkgvrUBaDkHQnM4X5u8DTBxo9pjSXZH1iKG911pNf0eErcPKzOtZx6J9k1Q3XI
PC2zEKkAppm0J6dZZX8pETFJZa4XMX7n0beYzj1piqezn/QdPKnIzTiB6nuucXN31yR6vaf8BzsM
ZUR8jH7HoCTGMB1ZWqoypNPbe0ZeFk6fMt06a2p9UVA+RONjV6Pv3rZme8aNKwnO9kyNQTnhM6XY
lCK7Fd+2a5naym/TNjp5bWw2jGJFPuDsqeKb37O36U4X+Z71/qz16lALnfs4jWnLHZLPDprhMOIy
DU+ArvRjn3CJPmYRfsPyvD2SsXQEE08DGbu4Dcj0KLOBp7znFfR7SLnliPq7vBE1Ewp78mY60pdk
DqdxVgUkobmpRJBxavs3kSXdpzVKKtFzvQjP07MTT+2zc5MSQrg7ewNf7SGoNqxSfQTvrO084d8G
jkOxBGNCdm17mT8vO4gogS6t8h7RmQdKGD5p/LiEe/n7vkoC0ris0ox3HAZCwXHtmajQZsHY1gTD
AndY2WkGx3PH/EmZzkwalGXgazxXOwiMkqbr+ix8hpQzA5ql/PnP85nnBgXXqoOpkpvo92eNlX2k
AS5j6xC3vAWswGP71WikoddDmkkNg2R4GLuZetTxs23gjKmJXyAkNL+SWL1O3CLE7lg+xHyNMArX
oTrZj9wflW2NvdgubXqYUKeqI+0hM6AGa9GFz6VR+4PpHFuN9MbnlTXBQ/0PikMLoFOUzCG6Wk3q
+080UKy6jdJjfCMtgWhaBRgfF5pfKFocsEMn1C125bMhes/4wExQ96V3s8WwXqWA/Mx5F1j9QjET
1Uw8ygO096Sl3Myyn889HfkikVypb7P9npriJSHoXV9BH2N2oN2bMB24chFFhQKN8ht8qPdmYE+W
tt0lVbL+ytEW4l1DAs09+b3rXCY/uP/kDjVjgTTCuIqpPhkSImszZ0FCkH191OWDv3K4Mt6QE52B
0hVRh03JADgskEv6/MJKanl79HSyR/XgeddOsknjzypCpSNXPUhtioFSQFqGYyhVpZQixSJhhQck
TqnleVkjD0XabVxKDYBSJB+EL9E2p0bPVTeevnV2/USq1NOXKFsmIo+9YW3Jj1mAktUZU6deZBd/
tuXl0dEW74Jl+MwSoRYX8UhwFJi/YcxIZHMrLGCoAAP4wzt61SyK4xuax8JYnFec9D78DsR2P+G0
f8H4WZF/29Fo5T1Si0VGlxBoA+fjw3YyYfaG93zcHVTCDUbxVTOZR4SRkhQALVnhii23XdLPbZ7I
nvh0bHUbpEU5aFQ3kSgsh4AATLlufddQSIXg604o41SWjaS4npPlVQb7I58dToI5idY7JNXwHj8S
S9Wsdkw0Qn/wXp8HG/Juda7BQCWUgoSRLRvpArhheELX6MMyxoRIVT4r69kIN9b/VXoOjAy8RCzQ
2cUSLvlukf23NrKiSh4mrmHhp2/NqibKQqvoMwEUeTA5b9L0/7HHxUNnK+VUNC5SDM0KCGkjWAMy
AOg0H0EBEyw9VAOHgiFott16c0cVbKkWjSuPVmCJhDjl+LI9158Th35mO9B2RFfnEUhrDfGe7avW
doTxzrLFeL25JFng939P5UgFwRUcTDH8GTSyNJ/HEUQoAgBkrP1njTQuwmEePqBLgqfSShkuhSCT
H8B83eLTMNENkIiwOINvmPFsZKos6HIpgelSSi12Xn3edRZMoj9UuCeSmbEHau3UeUiJ/UPGcwrP
7bzu58Rx/t22kQW1UwNqwFMXj5rnaoXtLOFtGL6qM6mkuIyveHqcYxlDA2sqm1QD5FbczFs2tGwb
JkyxIzZ+Jt50L7dv2fEGfKSQ6X/V94azXuoTYygS84LE3ZGGjP9Mqp3Xp10FVy5QHCdxBfTo0H7Q
N6M+wQIhpFcWovXqUTihOSCyNGD//H1e992bo5Jx7sYqeKHpqcpVQP0KS49cRiQicJL+wId5rwPJ
j18GxOs5pWRbRxeddoRJ9vNly5YXJThFrCm25EA8SNWpPLiWfT7SgZ5g5hijn03oF67m9a9I/WmA
nlOGKkDPDSBfKOo4iRIERpiEoEkRKyF/hu/qgwcic9UjwZKmQ7xgX5n0epJIUMk1dXA4ifIV/plm
hqKGR02/fwkYqsjjdicFs4tuHtSz46TkJ35mxPz4v9j0+EdfAaRY0rhH4qKYvrKH2OjIL5xbB191
3LxzhMNJXazt93PNicg7/8zInpUrgz1JPvP3L75Q0ZrXJoVvEeTwuD4QI5vWpAELZBD6/6NYIDuo
CN4PrbyXz0dMFNjFC0yNlZxjALlFv1ckrvQNP36orXxmn8I3z/anFzHE2UuJKUppO5eLOpnvr6mo
BlzdZ239LYwYdIV2qD8Y6qanFpmirt3ROOKNi68sl9gqgPo7Z6oMWMig8nGMiXyaLaerDNnMwNwx
IvPkljpiZr640XzNcpW2UGrX7SgRMSyVFBIIQU7IqQGy4zbaLhZD4Hsi2eJWUxo3/l+sCA4TlCcR
BE9bRj9XWS/6TgSj3m+usi2Ifqq++EJ1ixGpKeJdgZ6M384oAzv7vFYpL+Fi4xMdY4nz3gvxJm61
ngqvBV0eZ6qedHkwdQkSHXaED5VfNtRl1PhuyaLIlt/lNiPoa/JnYkUq1Np7jvfH4eI6UGXavNtK
DbdAw1dVf/R7/RnwaWD5c9mZX88mnBZ/luqGCm1aN09upvu1nTOgqsnbFzubaujwKnba71aGamQp
fn+mFIPhiludhLiJur+R3gjeHViV24yTcanOujYW/QO36QT7rK7e6WuiAI/vy1IBpSYmJOSVoMRK
8St1fmYdJK2Wzs25HWCO1/062HYhbqhLEcsrEBLXSjjBdaspzYA9A/+KfqLvn76IfnqtEZMZ0eEo
J0d6xEXl/fqfYYFEKTX3kj6DpYffOZ+/3oyTU3oTiVqyAE0mb/WYazNAa5q0l9KdbrETvjn3flkg
t25irfbNJddB2+XOYS/jbnT5CNnr/NuCDnCwAgjQ8gOQ6uEPuRX93HapdSdfQ1S/CCOix27e80Qe
wISB3v7hRGPRQCkBtlzdFFALzrLIawk0+pl2vlQnVh5gka/iZIj4R3qYATdFSbyEheC73QbY8G2c
IjFoQLwW0IZG+Me2ZxVeNAGONmM448L7nvLD/JTBwuV62DFy+6w/mBlRZkMkCGsNZ2ehQgNQzWJa
+1MsSOULVNsjJj+FrNVJxgB+spx9/jcE7CNN4jcc4t7d+gvnc40voDPmmWTCgojx4DCmvI5mhvhC
/CngyMCIvd7WxtDoNoEeGfIVw1rhdO1guyEaBGm6StrRUhoiDcVzHYXeelTat/tY54vYcKAK5hSB
IMt6MHqcKAb65KWHPrjouKiSlq0utpCRx2qSPa3BeaZDBUkLmklofW5sKFQXYlW5LJMk9AHSCiBV
aHsap4AXI4BhYLDXFNf4qitM4xpolwR9Cqv04zNMgw5MLtJCkMW7snzhZ5NY9o/wlYqkBdC1CcaH
OKpOFvMn6lB3pNKVcDpNhSN0hTXgPuF4gwN4fUuNg5jVbyUHvrfXtzSVDYTQeAsDALoG+mn8J0g7
cySIEIsU9xK0KYqTrpfUDAyPU0IVKDHy9uIvHS4xvstv/DWaF1RPXPr4Vzig75UvRoZa+BXdUCk8
2fHsrvRE/4miOinOeGL4oSG5uRfFRsQ/DhnAsET/rOz1w9ufEUJbo0NEZymz1XnQCQKlv2ksDsCi
GMhcN1H/a+zhR+Cp3pIofoOa25heo2jRP2Bd2n8qW8bk5PUpWDowb6fnLO+eyOiRbbiv1oCBldLz
V2/vTV/I1495jDhjMmBYEeR2v2q5MW7RYIJ+AXdoZinxFonYi9vAzXT2N8ZmVP125wBUbODwkE2b
nOFuZhcUKqLWCp4f3NpBNLkxOUvDNXkWGGYm4NoxLQTKUIndxjnfDegInNpU8FGmqwcxvyBXYCJp
WrRyBwJSS1TZ9K56zTGbEzVuRRWVMMDoIM4Nh+ZvSU2Xbd8JByzHi7fk11wunk90RxmoWL10+8Xu
hzglz27lJgWC9q7ERnVp1fgNY6plMFNycJpYDwo0ru+misydmjx2glN78E8MF7LuU311NKwiT2pD
V5p04e+fqBnV+Q31gqzgxlIiKdERxk0qODbFNLYvKD4mbPYM+jP476ji5Je6eqvKEsJWACkeMvy0
+2cGbbhzLOphYYdJnEg2L5fEAEzIMOAyVt8UyvR3I4feCkwfd/C2Gzd3ot2b8pE3LDn+guH4eesW
ZpSUOOzqPu45sX2WA8mjTJqVIq0ypZ/3+oAItlOcMQHAaFJelxS76GD1JL/jtgIb7iIltyMAjWyn
RnH5rGc7bNLH8N37yZxLobbaPe5o/ux4n45p0qfij2DUsuDXumsvnpIG6Ha/ikZJAwb4ydgWa4Jl
Z6RvUIe4aGLcf9GsTi+7elGtxyda/HGTqBqsmxQmBYDaU71cTljYny8XhFLVL1+iWuDqbmi6K8Jb
Is/o9rcNOvD740ZwU0wHyQWyx2eRXVZAzgH48+lSyWMi6WhPPMD+EWVgSZnZDE+exghoHestATbB
4JMFGfNxUSuxsqem9dBxCMCR0u4JWibrovKvv/RlPlisYm8GdwkzyAuqDcMXa4x/eTCRl+xBbXlp
gkO3FdanzCw3AsniLZ0xdKb7eVEfD/KYzYkUXdGa9Aez7TQSffmBzRLIHMrFkJg3TCAninr/dLFT
PZPVLaaUmlSxUbxNmwMcqJtG6Qnx47/o5JaqGkkW6aQb7MrmLDsji5A91y0KurDGWIrNddeBfeQc
TE/QKjfGhsvSvfGM2SJKRlrW2ILuMzmJArGWZRWS1VSUtv0TyDmBjyHlgwJZw+667AZOBnKHNBmN
HNUWu8DFawMOKqsQR6bgWW+DPsG7fsjV/PSLDvrd99NVZL39n1G2WGMu5fgvMVT3kwTd1OOK/vqd
Gt8Qi+wdZ2Gi2fM8ZbvEEGGsGPMQrpgN1+B6lnoSlFjuDL7Cib6isteX1Ybkx/cBZ64zvIu4FL7D
jup/6FeGrinyRm070czV15Sb/SDhUu1jAedb1BYyt6GaAj5vwprrEc+2iEuVxzmPq+Gv9Z8J12ZS
5XVg3cQmenh1B6ryQsFoFzwpxO7x7GCxs5EfcmJJwkcgOlPy54cCAsZsRAZ2WPeLi/8LTurt2Ddw
cYLG0VwrUrL2S9yVgOOqLWakXroV0ExnI/j+oZQkDG7fzBlCjKrr9Z0XPb1hsD1F++aU8OPSzZyG
lizYiR5nxygaw8cRHc0aDC4c/Tv/gBrhEHtzvA8f7y8iM5Al6c2Z91AbTGdTT55k4iDuqUAKjGFl
i0Ci2bJj69+L1PtWhfeskDZC6CQE82rlm/8d+3FT0e+Yb01OcXF43LNpjdqO0eLZ1BRxhWtvhGgV
huEq1sjw+aqa48JyIC9muHOEPNst5xjIx/c6tMw1f/ml35ILFnjP1lmFCHNyXFAKXrbdsuNDDq+/
JlbX7jVqCcdaRkqUb4vGoSHDUwcAdYDxGFG6Rq5TUdfxNixdRmFyDMy3BzDUdO++FT5wrjvc0GDq
3YmhUp7inMfQtjKYzAKA70/Ur8HHymkfS0AWo3M6zvk6Jtvo7TlJiTuujWWb9LKA3vPR6lKPj0OH
8Hs3yxtabaGxDTP25RXn07bliy5PtsXfRedeX+c8CkVzUej6hxx/OosFNaCtDTJ6TSQkQ0T0AGZd
N6HfwoVxhq2A4ifU4IKCVD6BcRXfENYnRWczCPF3KyiEpqpltAvTIfvaxuuFkzuBHG9d93WF2xUY
3JJGRsf5k/05C7JAYpz1AtJae7il+oFa40gFj5hqx0GYeTT9B1+dVvf7KIIySjv2yGQAT7NrI56U
5ZKfLYzbJcsKpFoOhc8u/mqLFsjHHMHoT7p+7ievHGQHDp9OnAwdw18QRyGe9u6v2eWjMvla1L8J
uPAhIwuS2RoYFm1um3UBLjPCfZrgoFzNkFxw2UhNgM824/6Uyr84+vyFjscA/+8qVUzbeJ0YpXPK
xuFQYFj1cukwUpFlVRPrc3Ro+ScisYEkD1cSUtsxL6a/af4liiPC4Va1Um1IGLGgYbC3ERINc93Q
dXoAvcW1qi2GqwCfA5ndMSkyhwOSKzajr1aZn52UBiGzB5RnETLv04s3VG/V8t1YryXcJvkOvLu5
R4vlexT4JhFBp0dZuV3K8eUULTbsbKzgAWqPm0xCeks+IMVaYXybLJyeGttueLjZpD5Tp+jcaunV
foUl0Lf4FwD/9b07vJG3SYOVnMmNtf15X51wJPjzqmGmXLKO+3mLZk4Nrcs5SVjR2UlI6dc/SGVh
scNCwtb09CuTWXKB+VvUk91Pxfmp39mUxYkgxSPl/pos3EIelUghS8MMlVMr3ry4dUzXIVUptjn5
c563Nxogs5KO5cke2GD9LIM0Jd+UoizOErNfXddlDPgZEZ3wNkp+xl0H5ob3hBPLz0bCtPu7OscR
tbnfCZEez1YKtt3U0BQuDKO1I/4+0zUPGqH1v8fak82EGa/qxq7yKAtUjgJpG0Nletyiwe5dtv6I
uwJTnMsIfDifaSU8NWGN+rie7csLI602d+xJpe8qqM3cKONWSezTYSF+HnDaSmU5396VOqApkiJ+
jgwCeNh2Kfa/y9pIWgHZUirVuM5Ael4tVAyEXBRbRZyTWnHdlgKNROn05zTZw9Bj9UW8fQER1ZKq
ilYCHVT88xi7rqe0vTsh8FxyIgQzE+AI/nRGsinh4ix0Tc1LwnyfbVA2rf88yG8buNc/trSoQsJl
QxhdjcM+HrjEktM5DWgvyimOdVKAuRBHgAE9/tWKd053R8/eW+8kVQh//U+HlccW/9pvajc2yTLJ
x0080zpxRooSu3TMOYTQ4uQ1ySVBUQpRPxxtFGIaYHeow4FDA4OK4zSXBvL8heGVr4ceGJLdWm/H
/stB0KEgdlYL1tGN+5M1/l1ItccX6qJS/rvhkcFDCUUtiIy9OZAqvk/gUbgE2ObryhsA70Ju7nH2
E7PbSKx7sxX6z/pWANeGvAaQit2w/Ns4iU5XRZzXIOm1rpZOpasOwMklcN8qmGAIJ/kTcADA5jlC
DRd0xTP6i6+CtbENuj7QdDfIbBYBa/hoeWnZZL2g8yyvoWZ/ahWrxEWxAvMas7yLd8vAOK1m+scW
94higRLvYDPx9A9IsSBKbxVTpDWGIZfqfueq80IAE+AN/T1ecFjRaxXbwSL2NDhCLLWFb45/I2B9
uEm0h67D924bEhFr/mxe6aQi/3M+YVR2HaZ5cVLnbbtYsLLROqGfSlLuv2ugUxOcdIZSK3LrewJG
8rEuVnmL7v4Ytdl9cTzApsmTcZn7Sv52bR+xfASDCH9Hp5sr4d0wmJQ0c1ahokKsiJCWY22gAht9
bBBSbUxofLzxPEo84kxUND8jvYQFqFA1tkmvSvoJP9c8TIE+G9ulPaXinnWEt9WX555vQBPh4hu5
Wyws4NomFahn4aHLcKwEtZw61NUtsQyU5dB2vAimE/Rx5j9R8Qzs13jVZzWNVHgLkoElyDCPw4x8
dq1Zo6XuTBFyWmrQg8Bnmgjt/LDezae2+ax/eOH/nEfASHWInr5PeLEb84QQPSZ3EuCCr4wpn05s
IM09Zuvzq2pbTx4U4o3tcML2K2WOl/e5iai1zeAvhf31Y6lQIdBgUQ4DKzCKoUku9J6WVRS0TOFn
4SSg/k1GajmYhJc8uG1a0MxvAsr/e95e0fuyhNpZxgtHsAhyYX1BECQJZo1WCsYW5jcffi8JD40B
VOZeylkgDe2vW8sifv77goS3LDGmLqu8W+wW2f4bOk5baMiVEN/l4yLtCm1bINcI2+0zKO61qD2E
gXndgb9mRAR0mIlkVyQfqVXC2lf71mnY/X6SawPlWLemOd1/1hYI85971/p3KTYS3dayR0vrapbz
Ea5z3KeF3xP1ZV7cAQmgaOngBJbrnqmZk6Knna5ciCV4NtBYFWIXCEqElXE9LLR0IqDRVvsbDQVy
EY/TKVJyOgA45RwgBHv9fMg42EHbLTUlLEaQjxJa5jIbpWjlSL5M/7LRu/Xfn/jNkJ+elh5p9tdF
6SDuSaW5dd7YVHfVVloQMMnfzipuER/vFstzm/kNjvEPVYbFsaO8uuAAhaBl4Up+fsUuzwH/HHtk
vzTPmU3NZAE1MXxSf6k8eGWBhU3NB6hfkMysCNoJ1bH8lpqtPehB90G5Fa/93AZdjES8dO+uEbbj
ZIq0PPs4769AKGxKGuXIeus4UKSQv75jy5NelgyNuJBre8NzX0/YkLsDO3xtzT7scP8LTehxdfAZ
DweXPwiNNPAZ3ZktolmlwN0BLNmUhqqg8HCTUMf2ptOnxTODqjcOlIv2kQd2lDCW5WYz6G4O/M1+
y+RAZFF7qN+LEykxPp9TTSWj4GmulOqk7PjgGvbbXfbcO7mnqi7MFtOGGcX5sAMv9Z+T+MN5NTdW
i4pnkZTLL7wboOm9YcW9AGl73R34wMlwsRUTI136b4darJn5lkuAogj0whfZhl9UED6r+Pn7kPH3
s/NiNNWgJyMWboxxaby75kZ0USxrLAW9ypR5vyhJiRCBiMzX24qkS9Izo7RoYBuW06ctqUxLr6fM
deNs1fxYx0nsxuPLk04elGyIHONalEWcrBTmjyOVVpNSrWvqxlYngIA12Lmnx0fEDIb1ctE1SXX6
qx2r9Ox+M9bGHoE6L09UMtgrRLISeT4LuZLwT3uQVvBIfIv4n5dnDZDwizSHqyZA36xV5Dai9L6i
+HxeOtNbsoEbrCQmaUQGRqR9HOre3eaHKbtiixmMimDlx+wbs9bKX4gVbInZYZxLPfbxVppu7n/D
VVqjIwGYxg1/31ILXtlt9XKp3ptfE8tSKo10c6SE8bTMTbzVTcyzwRuNZAjCmSjwk1YlK9lsZwuK
dkVkwbfe+bTC5KLS35VxiPXCHsFSBoUS5AWBH8+80RckLYkeBzeB6ifJErX3kkC9gT9nMem4vKzl
Wd0ljJ91wBSj6vmxCOOttCiQz6OjdMJc/SLrv2YuQ/tSuD9mF7xp/NDCm+URPGNwf41u2XBQJDwd
YHkkrXeEe3rYxUprEKZ81tZIbNvXkDn/KwGuw5e9uPzEstRC3AUi1HYZ1KCT8fNpmQpOT9bvOVZY
ZvwzpwyCRy0b5HiAETNArzOEgjRXKKu1EIMHBoK0rCh9pz2z5d5C/ueakV4DHVh8Z8aiyF3rMiFe
8OHHI21XCorREtocveYYncTFFH+Wv9PVmRxGp2stOvHT9fOr46HUAhkFQxcJm63YuRJ+aHzzHPnw
JWl1UqFkV+UlXz4ZrXFZaQKY7brSt0x/AYuITfbYxWgUf/PYxqCqymPIJaro4jDNV5xRy0F/pB+i
dEOnMHdJ7vqwpaPVMXTuF1RdTh7Oz/4/5jyTlKZ6rdja+OF4Y9+G4d6SWK0Zre+3bZFipUivoLQT
iHmTSOP41xhVaFKHxFui6I3cVXUwD0vWjT4gXaUCbconoqXW7DSasZUWauH3q2HVObCJEXh2Vjh+
U5ddMm43vpZP2T9NWD0KhQ93MOgSWs8CknQH1SRt0BGclg4GW60aX/Mj9/7BMyfb83UNdEAldzU/
N6j+h9KO0JuVGFPra4txeY5C+Km11J4khvBW0le5GgqzQqOgGr+J870B5Ktm8z5CoKsRDeeax1tg
72louvApgcdYIfmkggCvoiTrHCrVCa3Vu/ulgPHu9Xpc0WFTKljHVWvU2Q3UBO66zblqvGqvNgdb
ugge5Aa6cQwHYsq3d2bN5rYnrT1FiSUrkV0A2hXxvfD1ZIw3XyQvaU5T53LYbciuoL9M65OyGaM3
URL3HmIl4VPPDpVjeLoSfZa2jG5sfnTuw5kChduTyeaLPCbkBxzSOPuDE0KrrOCYIoV5bXW5bJVe
2WwsFk69jzIt7ceqCTY1NG3zeA+qBmrIfemHp4648ZcuoVAkG+XDHT5bVMwuf8GLncYlaxhEpri5
PuBEtlz3pSuEXSQ17vYA7cGvMjfAxX1t+6MDXm4kTaSn/NmAAw8YcElM4BvES3BpqBB93A3U/dZV
9P04Jf8zBAf9j8BYyJfAQZw/9zhylA7OwntwXEOJvzzEx779KlTVclfQnImJliq4POXeLwzY9Ybu
60MTEoVOkzxtzQwaXwrNp9u+PPp4Hz7ynYJ7VWAfBxfrteehBSBykEQGHsxBbC/tWYumcAktw+k0
pB+iXDbS9MRpwf2Su9Q7YJHMX2XugtYjOZ9J3XfXzw3ivNMEg83/AtonDkF/UGChR4ypDqM30C93
4dRnxoL2cOL/hgAwF1qMAy61nWCV9ljrmxao/7Nx1N6Q/kySezUZIwcCLWy7L6RnFWbFNXMCTY/K
1X57KFk7qCjsknZ/4b19LngOWcv4QEfPNvK7kxU10sWWJEBFPbyBxFSvsTgXr6PxuQBO2TR459mY
z5nmifUsGb6K9in6uLhmdZTs+Ha7zH0uDeDFhZpPWo6EyJ6xn7Ck1olo0Yn4MeljLuObm476LctV
sGqxwFhJMk8d5izcSaPktCndXwOqJ1uf/eBdz7Hvqx2ft1vcSVNjWtfJQzR5uj+u4JIEbdQ1RxSk
UTrGzJybSEc9mRfilm/NsAtdiRWkSbPCRyVFxW4x9UAQIXEBLmxdt7miBZa35QBdNFttKSOflXSr
bV2JoOKl+AVaHXx1CQkws4sFcGuJl4AtGUlYqkYmzq/RDSpElFLx2PuG3Dvk9oFjfk+pOHLCY0hd
1lYXBz417iqahopiHEPBUMpLacPguGsX/JJqTR5dk4K3y9MrsOEEbzahluPXYZrdSjK7tmA/IFWy
CqO6GF7d9wBaeuw2fCHq9JQ4PckfYL9SW8JZvUUDNIcSHor+vG/6dtHPyRz/Oc4xr12xz7mE+52E
9aOFB9OiLIPmSZ22UFV/2Uc8Hj3Qf/QsgsZgWE1hSltKFejsTNMTwAE0TPYm4BljrMQZ9CXB1y3q
pZLKleaJu0zhIx6+X5RqEQfguCnP4RA2KYkHe2PSJ9mIJyl28Z0wEA/eP1YlxPtw/STEgzTUzPSq
vLdOtCzykxYhJRy3PgILbb5XY91dVw+n8tvayl71y1TgxhmZizyU6pdmyN/oUeNkqdkV38wz/TYH
BxPMhFCV/8GmmUJdlVJs+ckTyeOGi05IALlVyx4medGo8tkSh6DupZlmiqYpwZqqvCVRwu528HAf
WLgPJ6xZTAN+Ropkh3w7Pu3ySSAdKmni9TSLid+p9x4o+6aRk2/birm8nlD8CqL1xtQIKteIY96i
ny8qs+noaAlwwqFs03yrsu4YFpyAdc257ZcradTPRaj2vtGL/QutYDItM0UqNErb8wtDSztCxk6s
TZs4ajryoV2odLmVHOrcMp4cm3b6DdQ/1jMZi+9raPblgtLGoHikwiiA8qGC/ntgJyEjQWV31ais
KsNUsTAOLrSOxrbNCfCuo+gsFoa0+5WarjorEmRXA2CYFldYlbsEeHCrFanbN3wqdsJuRTAoslyw
Q2a1UZAdgNWh4uu/Ck51bQgmZs5d7gYLuYjJU++NbLadDeklc5YWHNYo+hVpwKDmgUXMc4X1txcA
5XCS4+W8qC0jYIxCULp1Z7pfKBJoITpo+/eir0uJpQAZvn+a5MCpdTIq6Zv3lR9twfp1BEzqJZAb
W2cCTmKXpmbT59bOuh4IFUkBB/+7wy5o09l66NgqUs1EE5pjkrL45TQ4NH4aAMYgLrej6iVUiEIV
xbH+OR/H1GH7W9kukQYa4vq7zrqfxlK0d492NnbuDE7WMgR6WDlSi3is4p7eaYNnpUvlj9iLGuCa
JNfr3oDa9LnOR6/p9I0Xs8J9/cngIYLYlmPI21t8cta4oOoL+u8PHidObl2LYrC2ONCqosEUd512
INe1HWB64V3V25I3+p7at4WtzhqSwaH93D25WPtYskNfEvg+7ioG4DdHsF77w61tuIfXZVrQ0dNI
ic7YNv/9cMZz+5rlYb/g/jkRXPBPWuQKpBwodKI2BbEnL+KcE+A+0jJg6mZUn/LRVGGYxELvNUd5
QgaTpeluhUkwJELWVPIST0l7Ke/Kw33oFZ+pheTZgSTk/5GvvNLLDgKsZmUiAwQbslLIPRk4hbTu
/HTjgRMfnF5fnsjtmo814IvoEVfeQUlQGt8eA3WKsADqe5+5tRbvRKW/RcTeKvoWYPy6wpgpLIvo
6ppXriX6NYGk8FHlsHsiOXIBBUsyuiMc3Bkq8ba7o2BpT7+RiyEwfdZgIiYNLHo8LbZ6f5y3/sea
bxRiX+3zMMXu3Pi6hUCdCUzbgjp4B4xIh6GfRuoSQaltdC81m97CE9Q0w0U6I99NQ4wgErclctGu
5ftdLn/3HrivdgfixzRwoATM5kmHU/ge8GmtKPM0+OHPeN/5blRbg/RR1GHggE0il7+tiRudMslo
nQJjpMYnLCkJpd2j1nP/mNJZeg9umLzMJSttTgK9SuWVwMyJM0FwCc0dBL+O//yOWIXsV1NWaiQY
Z8RWfQD6Aa/wgRQFgtSQFPW33tcNkV/d+9KewTsbst1oakeW0i9P2XttTjR23aLFfCQTFQ7apgxT
a2TMMckdIV/EY68RNZ2O6WKQ9/KIOGSCHdKhciO9BC7nCa59LInHxYBC8KUyN8cdqMP3uZGQw3WY
HfP/mn1FdZ2cdCA9H6CUztKZxxprvYeVBhIQpWgdoQ80i6e/7izRdt4PQwqVr6CUop4NsTh4+v6d
C0LZz6RwyJ9VO+MNtG5o4pCz2XPOqoMibeN6bfLQ+GNwZaqkuBaVSS06BZQol+R2TUu7yYggTI+J
VuTZRbEHv3KIc96475Sc2Qol8KlVLQrZddfho4UtOi76sgpywJ9gUJibN7b91BkokkYca5KXW+rV
epPM6TyXfXA7PoGvmQJd9JVNDlB48ypBUMPc58ZQX0QqKKndw3bFk2Z7v1z+YPLoBzN2F3NOeC6p
agvcR7E2yhL8icz5ht0eVgXFQVYrfE9hnfinSoIsmIDg3hBFtUpxrhnM5fH3mVA4lxv+ioTIN1GJ
7bcv9nR2aANGpx1c+nAvl2vNh0rEbgQBKMWG4lVO7Hx14wKLvfy9TikuSEn2hLR0r+UwzA9a5CNX
qGCgL8fB/Zfo3i/ggN2sd2KpiWoHk5F0k3E4XUDa/xIkTUMCK0dBlJoh1e/Ba5N333uQYPcl9rEx
qyiklNob/WaLv6/Vzgze2vnZr5UoMZWMmsDMuhPsO50nxNVbYxDhYHslt8aJAsNwWe08wW9JiC7E
/r+RFJqPlOwUGk929BmvS6GNBHvSgyuJnpa5s3uipLKTonzlT9gGejE1G4+dIhFAb55EMufnumQS
t+ub+DYrvAgs68h+mmOPSAV6R14TsICSigxx8HF7PLRtQiOZQwGvVb6aBp2fppqjKOikbkm4EWwJ
OVbatSLAnHRQKCLPT7D8KIBMcINwje0j0yEr2NdCoE8S5yKTMxvW5PV7iVmXgblJtLC9Jx+Cqrdy
blpum87nC0Jx1qmMsP09YmB7oTxEfu8FfRQvElxF3estRC51tcxePAKaHcfEd6rgvsorMehPo40y
1cg99+f5dVWyFSC7B555eplU5Z/26nBnd0e+pU0h2kw8Ueb4TqMaR9MTNs4F3+5XEcH2R03lI9qn
cSlYAvoeLLdRmDnLuw4iaBL/xM2kCzuVAjK87BEk/9ZAQU2mXzXq7Qbi2DJEkJGZwGJHZ6/H2o4n
mTI+Vs6MtupFmY94mrwm4FZIyxlg25HrriKyox7I2LGD6mJj4ZrkG7iHV2HTdAZ7sP5Mq1YnxWFB
1CaeAczEKyx7n5GoOYs6nC+xcgnzVNmdpo1dk5APfeBeDnL59pEwIZ3YqTqfaY/bD0qHy83qqqCt
ogQRKuxyA8Nib4zsQk20fXbbuw3XezE1lxVglooPiyFm3lcZB58hps75oDxRdLHpUL5F9nbuMpet
ROJQzm12d04VS8nifxq+9nAtVN6fMckI4CEQDFUik9/Q9IuJuPPQO9YiJAlC/OJT+x0de2EL4mrb
k55AjPzCszRlD34JK1+EC8xOAwNdeby8R5EJoCOh9uMeUWkY2EHolTbDTtPUCV75cJPNtdVb5h9N
/IuTaCK65ZiPce5XpNk0q21nx0kkwZ56Yhgoi7hg5FG4f7f0ZipIa+tn88T0kr7z68g4Bo/j51+Z
JWfMGWRX47G7MApfkRJC3wp6FYSqGMZPPmOgcJ4/b2hOnk+jYL/h2Y1IjdaQnv26x70RC2SCvDj9
zMWgbkijBpFdwCOI1gg0nPIv5BAkYUjvd330VeHzw0F3ymEXscv5rL++3XFldSD8TZTYqQKiSHRz
oDdzLKboy0sQd5YUqtnN1Ocwe6CYWGBjy3RO6s4BQtEP2xdLa76lotuRRyKiSyC/NqeGcbJoPYRV
iovEmRtsHmRY/zVc2Egm+zhf7f+3d4h5SOjYll+V9suNMIZ3UJxqXGrBYomx/vTG7w4W9w8CHMHA
6ecTmuRxz1+4uiru2I1PU4iA3JaliEMBbmwXSSAwRsf8sKKdReHJboaE2h2updY2rzCwYkna5GmF
3AqoLtY7+D2oaPT+XgeB5KagD8sv4bntWaiHw2QGinVk9Mw3v+xlNSZfik8SfG9OC+BT6DbR5Vt2
Om+AMjtSSAN95eILKmdjJqVQVKzICLPih65BtOWWMlU/UblAFiy+crAwjvfctkvjDuyFskS+fUKg
+I4N+2iCOfrqYQIlT+sPBs0+wZb7f6zkKKFarJRU7vBDaujvg+9vqh7bv2oVL7ZIJ7z2ZhWYRV2V
/TP690qWroQMAORbtmvEg7x2/P2phT++aaiOY9jZvcOn4CHogwzeNAyWI/QSNVqM7e+FAmRusy/x
LxYXIb8eTWlhW64LriQyNqNT0tWzSZcRj+N4FlUS3Es1FYQ2ou53e5W8utpImFsvR7y4QIgp6jUq
TaxDvv76G2rs7c2dqHfklWK+2bLGhV5Lbdp7n680Qy1tIuy+uAyytlaCX5owt9QubnDvN+l8B5cx
KRKhSAzURz7Ts0wBotQTGgUr28/HmYOhdKx/lmnvThREj2pcjJ+QvD9hOZ67OVT2UmbVSaFv0utg
rn+O9k9nrRT418oT+1VHK7EK96I2geO3SdUckYjxEuSMnlEQepG1BlWYqGIZY0abZ0DqiC8PCha2
FaUN7eAy9lhDPtkYK9idml0hyQtgswaXSAmNrpLVAeIiqrVOYYAXJ0YhpYA5YZ2ZlMuR9ixRHPvX
isozQ4pyyu/KcyheMH28OQWVI7PDvJkPACSEWM/xN7C6AVJkoDuuG57UtAHyW18srKSCfXXT4Ul7
Y7hue0bYVkSFUVqh7X/rCeMUbExrmijA3jwJY3q/v6mtceGEWjwxc8C7g9sNV7sM5UslYH4rECFl
PkM09L5Ljjmd7CvWGU8JOSObqAG1FpzKbYsDCzULfDoKe7rxiL3pYyIwpr+Eb72HSklHMHL3ZuWr
MmtJ1I66F8a+D2PIEZjHH/JppzEAVZaLIkVD7V+f2ILE+LezZlUDb5iZxyRxf9PzWX6s2YHkr5/M
sWI9BNYmqAz1IwBv/rrk7hfRiZ/yACAlQj1PnP/G+nIoOd9AWCmKBDPg/xYWl9hnP9XJkFTHFDnP
ktPNi2EaYGdfVFtmsXnmvpC3PGYm6ACj4ntxkcCs/y+DQdPtpTaw8xI9Bw9p1UJ+ZAESp3Y5FSDf
7QO2HO2nQdG/4WayxOmu8157nGHv1kD4AzSXxEgZuJD5kh02WR4Rq65RKIYOmtIHIXfDdugqtH7M
rJLhngHUJ1QOkZi8nr88VPcF2U600DxnDCnw0a1V3duEUanMrOdUzcqa8mCbZvUjkB4g1lvjmorh
v3iMBLICHEcdNMxwbrUs6RS0SBEjgKYaRWzRKu68SThihdiM9Hhsg04PCzmF9KHfIsmIrJz9YjzK
wG2qej9ClKv4dfUaCL44UVN++RikfEScPihojpKQsQUt5HRzhPOgdfkWcGCxFSi6ABB6Sjw4yCyN
2AhoNFZuWaCHPW22koVGR9FTZG97mTMRl0PzrR2IOpDuXSbr8GMCmpo+u22A9uwDoHG27M6jFf+f
6HerHRpEh9vxD6rcmtPGQlAaF9Xz7tjq+d/nC0mh/pih4L5P3SiXkdeFNnjN7Lz/ufRb5MMh/K/u
cNohfnSXoKX8XgcPG/5uOLUYkI3qYCRZya+J2r90TP5CdD+f+avDdBti6SazgI6RsKC8jhqDmV/Y
ES/YfqKiRFwahlac0AwJZX/w+2DAeTADgBOzk+iwWYe791tr0OjcS1XWjdi2KDkAVxbMJrsSDWhI
FJg5HeYM60C8hHD41/4dyvLOrDp8v/nf049FYKWNae7f+QaYVs9Ikuctq8DWaiku17HEhtZfAhfu
VZz4yHpR9YllAL8HaUSB/AzuVnbP5UP6A+ZlMNDNaCKerYGOAW0sopR3f+lArIhHXyOILL9l2fw1
3wIhbEXqoK6ghJZ1O3OXrI6wjmbY1t1FDrPXoy0LsP8rRBodkp0GuVQcoUSLOBsnRiP544vKi27C
DUvA6HMS3KKvfzNi/v7xozs68Px5MdeeGM9f7WbqgpsllpcvuHvQ05nqyMIFITaD7av1ltreN5Aq
LRQyY9053quEP3CwBJRPZ1W8MB6lFpu4JTg0ysoSjOFWTPhVQONRAA3CevInhbI1FnbbvbfnUE3p
RpW4GtEy/unpo5vquVARJYL5oqaAbjCNHMCsvjIudO9IVoG3+VDGoseABngzRX7aTpZHKTIBFSco
G3JkVrtfXSUTDDvUF4SK7By7I9BNQi1tMPRxZZjWtSH00BkbdHzbfP+F5uFAdcUo3yWbE+LyGfi9
uuv7T4dtezzeZ+T0reFCGpYXJwGmJoo0MVgvks8cLnPHwHkLimLjjbn6q5iQXDXPjuGgbGM05lSM
p00RvuIB5EL7+3RrkkQ0ATCUfvvfFMy+At8q1lSCWo4nYCD/EXXfTiYWW3Yjj7zHVwubu1jCx8h8
oS4iwBQBVZeHS00KtBQdASAqR6hWA/5zcO+ALT0FfIBAdAQzSgLUjG3AVebHLj7mfW2LgxyGHOfL
ErSnh8j9lIyiHMecftTOe+zWhxYsRmC/rz4NdaEkXmDy0nNMESpsS4cT+sb9qStG/YRT0W1wwPKD
RnEnYhAJkL0Lk8qvXK67tlyMsvTJBiWldH34XTUBNZlfqILZXHJ79QEX0vi/neRCEejjvkyI7PB6
45c99dAzZgD3VB0zCIpEdOss1g8PRQIeO0LbN6zKmtKA3Obo2YTf7JmVaPT3aGFrp3yYzydIC29o
b3jEMVpcLk7KxoLj+MpfpEh7VdQDEwBm5jwbi/c6PYmUdrNfYdEqLYlLNf6KCZaMsSub2P5HU1Cv
329x47+yhOT9Dcb81O8TTfa43tm0v96pKVgmTiZ57pANaWkQzasXRT9Mla4CWcTGD7Fj2B033WvV
GOIVlAmg3q6XBDplC3SWkhuPyPDXQhoqOvuFbNR9xFNdaMGpVfC6n08JAUfYr5aqwM7y6bNgI6WU
c93ri2NN203+Ng202rIV6HP7z4TC0YmV3Ws8SYKhdVmTgDBcuEGEw9KzezHtZsoO94DzMTnbYK+P
74+AhyL4IOnjdOnjSZyKwxOouHiy5Eze8yrKt6P2HXDeZwmBR0QZbni1mqMf0qAuDazfzKdeIA7s
Hoiaalic0Qe2mcNS9DxP5YpPDLwTLaQStSpd9p5bGIOy5LSzWSsVu/UIot/xdNwIYNeqpmBqXSi6
xBo8NT57+JOP08ca5f9jNu+IDU1ruhav8M4sjhFOVW22pM3jY8b0bgkmXSVF3THb8Ybx+e3Va/pk
dT4CY2YNeLvpplWIj+d0d/Grq0Ejs9B8p7DXdcM2KpgL6CSm3JLlQ0PVY8nMEunxtfthAohdjGL+
4f+ulfOb+pCgTWiRxlYJ8kR0bmYdHsVK2jctx1yzSCSUeU99MqTzHmtmwkfYIzhA+6SwWle6YtCm
9leEwGBB4aWb85XTocEjM4Vj7LyV8myCTlncLH6KBUlf/OGLzpWwm9ZWUIhDt4c/d0VlzcESttV6
2DsnQ+9w9tIH+KQePmhRp/I7f87RTCv/IeYu1t4TcRMF5VCFLmm+CGTc71aCdc39C185ly7edgXT
6iNaXVdz7Yok5SX4xaQEqKA2K2QNGHZiUbs/aKc7xGhNxuMv6MXwW+nrT/bnVMwo2p9PpB4S7a+K
9eHK24NotqLPiDrrwU4x4D8LQHjkHK6vywArbMwZsq6ucTDRrGsgViCV7tcD7B7ShlPJ4W1Fbjwx
yA2qF12/jD3GdXri8DK2VPjwB812RCVpEFUbVtqsQT60Gd7LPvwlbsoLOWN6ISfi1+57aQMiM7BU
0BCtzTYR0VlIETVlRmj35l/Cdmz3b4tVPHMXWr+pq1Y5gJTjwF/5+fDnn88PyoyupSZYVvHPJnyy
32ACKiZtTanW4Byc47ErhzSAWYGZYfXNIwlaDz2kAcJOZbBbsYN/Bebgey4i8cBC9qJC8cQEHR6f
bFy7xh2kaKob4ZknYC2rLMPRPam1VHcEikoDto4Duh30/pQN07vfV3scOo3St8A08fGS9F9xWm1y
fh7s3hJNdpHpfCLr2ca3sj6Qk4TejpOsd40gAGGCwG3geJKXWzw7j3uH/3IXl631kHF5t8Ew7ynk
DBAQMHsT5PHFoRDJuvlzhgmdf60NmiHgYzqRKIAopcpDGBI89NMEP+Agfyp+kEzUuyeWrEinxYT7
C/LLADw2Uzp2BZfBmWFfH3fR6Ma7O3wLjLWNsmF7Y2xFCaJPi+mPnm7cnjsr9pbnrgqfpfQ9Hl9q
w8NGoGuxYpVuNKhlx4l7BbX7V9RLEl2f+8NDEN5XKagPXCrNBbEDI4KNP3a7nikxvzp5r1LPCntd
IMWXbU5yrXmeW5dpDiqWN9SFaGpg4TCxRKGKSJkZH3A+YzQ/dmRtUx7ykBD7Cf+5afzh0dO9epnu
HFuibh/BSZ6ctP1dC9wazxcYVHqF2Y9E47EL20Ftr+J+HcmNvTzh/HPvAgLuYjsvJT5ml8gQi4fk
IWXp0iqqBOUkheYnEYl1a7aIMplGk3wmE8cJnROcS5DNXkO8QfdWCLV0rM0J9oBQrEOkFKl2ijOL
aauUZKiIIgw/F0Yu6HMP6jd3VFJcx+JPktQY7GiGeXw/oV3YI3FgMSbmvRYyS5G/74rvy89NVidb
KRyxueVOE4wolxnzzCXVisrxTIVpcBIrlaRaUnYCgxRl35UvKHTuMiZESMWxl9kG0eIeTlIEtSTX
psUGbCdVCSG2xwv9y4weNIWjxSawrWMIIzovtBrtytJCbCdiQeCoT4gYLMtHv2XJ+fL3ZrzU2+Ee
Xno8FPW7liQKNA+TxCYkty8JplsHNaqpiD48cqaDeV+N8CGQ3s66amYb7N12ITVi4bUj8ooXjBzj
rCw/vQ8CrvTfJzIU99Bzix0s7KGcXcLJL0PUZjYXZvf+Lusb1qCun2LBD8BJmpgYTKLght3g2GZ3
yoj4UajuukK6n10T5Hh0HOo1xs48h6SMKrVnP+lckCLkkvgn7b1jypPFQP83cPDqve4S99zCfKCt
tQ/OE5VtzBHp8lvPRdvTH5SdbbWlJCZOU4dxqVRYZvLOqLXHTOtCRv1nzYagzJTRfp1vTVC/8IKy
43Ckw0cQchgTRPTV2zlFbzjLoKd1V+yUlcPhc16NeNq06OJjNpBbIcQNmnld5O3nG901k3rDG+4Y
+3nOG3JVCI8+DSqj97ha2q0zRtnbqrzWh2Ki7snHaO7j/0I6DLlZCwDbcvt9xDuJedRLd88rA/Je
WrrkekkDF7O/gad+wo9WhKaQYmg3ClY86wFTikoh/reCKl6S6qivldISNobUVYWWXpMEihcsta+B
fCFgch+nBYDeBqB7MOYzSFjQZT9gzl5/cTWfU9Hmt57hsLP+8NFfGKu5jkREU8+qH8aUoD9+VW0y
FDjrJWsbT/KaZ3jqau4/b8FRcX0J/CN7Ki0Nv1dsG+uLCAUM2UV1aiD+LKD45zLj/D+UY0aQpVdJ
KtEPEbflqo0cS3hSm4lwi6MDloue79RBkMeCpFlNA23iuAKS0KZ0Q4yBqZRR44sHgEdLpptIv+aJ
tw5Ay+x0F2AA6IYzcHWda6ezYeBSsBPq+xb9VsYbz5w3fr/d16gu4KaKNJlXxwLPoxOOF8sqGQCN
IJt/IW5qaiYpcRktUQGRakhtO7tO3l8gnRc14mwHj04++RY/kvCAil6ED168i4O7GV20fT1tEZsR
lutU2evMHOhAXYYZPW2iwaeCxvqirPty0r0pjM1pUu2DkDGb+xKWyCHozrOUpawJWNfYz3zVP+CC
Y144Zm2cfpErjC7iRut1wyFk3T/Wupg5NJU2NccOYujZZeuIaBfIzP3THX91pgYe1SkrFOJorgIV
0Us51lG2eePNlylJa+fY7Wt4gRutIz22bVPfyq5YiuX2w+F/+S74j/W+bdLfp/UhcOHj4IAEgLHt
u4+Tl3WKeFnX1P+ZUR5lRGOmpq/Jt99fhhL+O2oX1m3fNm2KFQHqOQx3wZKyxU4qNuQhQf/cPlEX
p+OIE6X5aavXbtQeUP8jXu9lbcHaPdPMMT6OF6LzskCBCvNdof2qkG4kWj6J6W3oFM15mdUU+hOE
Mx4hVBgVd2i/4nl/JUNprcv6RByXPb8bpIstLpag9P/puX8hkd1VmtyGzeWvUJn7NJMlO0DPGbeU
GS0HJK71wMSOYIFIU9IvF+8MxCFA47zTDD7aZ4uTIJ3GoCb1kgSjCEVHGM2GLgZvrsTpt7GF9Ql+
DfVaVUefgMrY1jhc/1GCaxrbHZ09K9Oxqw/Cm81xv2WAETmMYS1K1Qd4xhjBUh6z5BwLiAML8ZeF
WKa0YPlriniQqrNxxHBE8T39Uj3r+mN3QrHPLFAxm8/2TQWOCgOfR2ln2M3D1z6JtT7LaD3uqAHr
/92vzzS7Co5Rj2/GPcGXie8FH5RlUIN9LNAlR6MpU3fDGNb4W5ftBEb2/1IK20FJ1cagZbW9X7is
yTmB5oZaEMLL64j9UzLnRRnrkmhNFhzByUDooEBGcm+2d3qXqXImSocC4XImChAW60sytFB8GyrT
1PXFXtSPVtj/buEJBcTcTRCFYArEFXH9wmliJUW2/LXXSdq9IXqgMqKAdPLUej7LG9RXi/ZnUVot
l5U0JVOknjqC3zdwpXH6olY5yAph0T8X6hckh8gh4PiVYUYwrOP2Qi6gIo9S0w6NaNRUp1R2xtRl
WJoYrjQS/hj4qcrV3i5NmAcCrH/32oUhHWJKaMvqYTr5LCPQYNe5Rk5yoOfzzu+6Ex2q8Pi9I1yo
pZsKXm2Bh1AMaNQkKY+qaB6o0dxWDu2jNc3z0B2n0bnlECEo3lVNLd+5RZ5Xl4VBS8A3Utg4GFEl
9+StVKwMzL7F7fB844oswGIuLPrXdZXbFyMJFBTTC7jaE1oPA85Zt80j8c5/2JOIQCVo72TVrnJx
ec2sGd77KF5AcCH1Fw6Vh+f3dsW0cRLfp9hX4TF1VzobANQjVujA7rZCSIyAvuMeiF4q1CodV+5+
gbjJpylnCr+TiyzjllwZkDq25IY6ubkXfiAex7wGVIoc/AmVu7bmB+5AsKJ8ZBBRS0oeQ+WMCkDA
4KW6aTvx7pZ3d0A59pcMPDXUNq5GZEXJzPcXsM54evm7dNr/bQmuUl7lKusFlYQwnVXrvGzMPKOi
JDCOdmfl4hrYqybeld2LTbGDhKEnJo3D8WHXuW0FONx9BxZYk8TMTriOk7OBEHu+entFoXq6q2xY
Ri5tE/PmnjmjrXhQO3BgdTLVMmGBzlUxwFwFF0zyUwepQhHjSclEzrJW1ZIfmc9BpnA6pADLWLTq
zD4eoAaCNwIlU3j67ZLA3MZY5Yjp4x1I5iALZE6BXcXsItc9/P5Twnj9fcZw+x8xIyNreG/7aa3K
utXVFOfX2rxwRXEJAHP3XcwO8zX5N46mfKTWQcBNQirnvGy1YKi1E6dhYvYVWaHzsuJWs2fTNs0I
krrlMKOZg46CtlFnNR0fgmjNeV1Sa9q+BvEdAKtVTwEpgajQCrc5egLRis0mumTKJsayB2WI3hE0
sjPf59bg94YFnI5QrGCOC0ZPYEUu0Fal24EgHyf9RrX4HwAt5O85gBPs7VHZXbuAMvMxf7t6Go1h
xUtjRE91HWQGt2SE9RRIv+0tsnd4pqrDoMyAM1ZN0b+g2yCNBkjIDZj0plvthgdsJBLUoe2AS7fA
HbjPNGDX/+b75lKXkLlxYtGZWAIePl/pYZDo7QDuuAHwWVvyeiOmj+kX3ldPORdtqo6MAqRD0fV+
euXHZi8UGt5X6qB8OXV0YZXm8kMfP3LwM6EU7HoNuYVTQ8l6jOQIHdx78nQTJ4FItnmYMvm6yL0/
LPQ7sv4iXHCmqcivhKO188AMWLfnhFXcUiRo104PIJ8C5WhzmbF0YlaBxjt56AeyeHwVVY4fVSvi
0WkDLIAAdvRa6RH7l23MjjVkyccB48gWRtzD6MXRz7UsPEXQ6Ews9hlp8/3a2CBDlR1o8qjntFuW
EWVAYiY7XjcpPPlFNrPNxEoDtmRIIvASXMpcXMjJMK1S6byE1hfm05ne106Db7V6VMMmJE6Tr+2+
zOUQhLbvxfv0gtQS3OpZYRCxYcqK1QIxtUbVWkEk62lZH6lh4JqXDO0fjXbX4VZ4YaRwQXHLeYSo
G+8tGElQufKHeoq2f3uBUEokEWUomLJ9DhKPHKNSPnUQVDbTYVCvSb/SW3Hw8jZ3nTkBh026hH91
hb1a29JFlL/5jZ036UKkhF2Folr7IqjD9GlZgL800ChT4oJKsxfE/MQRAexaT5XN4ey4e/Kw5Qm1
eBXJSowmA8SqUm9KFb66dU49ABpKACz7JmsN1byEad54r3ENshXHPy37mSax2R8yGnhBcFpVGTr+
lD1JFtfNZF1CgR0qaJOpPnLUDvPlRgbjfzwWz+1SNa5dz0Tlk9YNDhe5+1o5tj0+oU4Kgv67U5XZ
UndVtDXGMfvU0UxYemYUNdTrfHe34MVmIq86GaJYNUk4+8w1ZHnLZwwoilmlSeWuL8dpvqQCjfnN
lzbZ09Lr8rTlm4VhFkGY8Uu68FIAwqNpJ8x4hFv5C8uGyKEf78Lg1JIMLsqXn9+sq1fYHoswORke
Q5mGPJfdzRiWLHPovUB/S0n2hkfikWFutqiP3TS+uGtt/rUzJ2xl/Ls9zt9roJZ8sHeACKwgVwIr
OZFa2QdLtvCIm0t27p0t7zQVbSE/+J48FDltu83Lqo3ZDjScEykFXqZWz2L4QYVe19MasHdfmwEJ
l2aH2K0rmv7QmJk/LzQk0IzEmsltj+gWTzSW/+p7G9/tlEjj4OoXrK06qP5cmQXV+IVLGnWDqk8j
y7TTOcVROsZfgxm547JIw3r4L3g/Rfy3ICVwdzoUNmJDoaEwf1IL10sYeePz12VHIjjJTINJyzbb
ljOfsNxaBQYCjwsnDi97E/3YHu/XqqvA6Z6w5IC5cQkt+MlHNMW7MumdhOcUoTO/AjvmsJsmBwwt
zlk05AeSO1Ftd0LxqZkByoDzwUXb5OvqWhQDBc2mD4ORwFjFQWuBqTJsVPw5Zg2uBXt1NjUHZsLQ
cFb5TFmjspKahGd/ye4aZnHEdFqyJ6oDC7+IdFiiVwtjDQe9pKPEzokpmRccmYFtt8LJxg2ZYaqL
zPCmDv7j1+a2G71PfM+rMI+6fsggmXToN73tcYU43CuWqEDLs0Hwce4psd2E2+2+3DjNPtzVQ6wc
oehySGAXK8h0dKRSMIy3rBk7Jz+k2aA9UcYW2Q78R2KhfbTLn1S3Mnpeb9nZxfe22TA7583OcUEg
GLvh1F2ylw9IAyAtZXEN2Ug9siiIfxj3orRD9JspXSM5qLLWdvQ+zFB7qDz6mIqgEQ5KSlW53xJA
snvHaWiJk9d5m5sso7vzipjZgNWzg8Nwo33snSGfl5yQOZGU36Ns4N6neRSBs5CORWVrPhfCmoJP
39hTnn8g0JBC9JOwSPrw0wFvJO8/NsZU1QNXAOdZLMOZluiWvzcBhSnYALF54SS3qv0waf+s8EsS
FmS91lRjk8Z+zxbHN8jC96LZRLG+rjxS3LBz9rgFfRAQlQDkeGSn3e1T6jIgzeP0K4Jc+uwdF003
zF2AXljxOUotmmpixI3XwL43Ecxf6QT49VKM2NB+pKN+04ZD0QMBJhfqrGaUn039wU23q69cGtWx
ShrEl367XQiTTJK2/jg+X56YLIr7+Ch/crSRXw5WbHAK+MlTcwYaf8tyhL8Sp1d/NpIC2+tj9N6I
QXEQSIXEY35DMz027BsKii552OPDbEyGSb0yxK/nIGRTULBcmwFevUG8TbMti2mmJHS8Oom98Kta
odRcO2CKC50nfT6ly3Ml7nk8wHBrkTOniAJ/Xm+Hvcwou3x1pF4U0No/cJs0wRJENU2fMgqacjkz
FirCg81O/0pSQ7wjSpMF+yxtAsK2ZcuCAkdbOLcaDf5Mlt9KVmCY0B4ZC9LY60Em24cee9zCOu2S
lTjp3gfKw5WznDC4TN2mJq4jiiTDwZDtI6n5TccodJ7Au3k3JNpZCEHmReqpUd+eRkhUIF1gDepO
Fp1bepG9a8QuYE1h8KT2V8EEM7I6CmWZQfn0VwZ2+EzkqGlKvQPJem3tPp4IxY/E2MlbG39TW9eB
4fz1sUrTPB1Xvvn+eF5Ir5yQwG8GMTsnB1EipoWWKzX10uc6rdCR+JN7pxuoAVu50zyqHGfzLfqn
NW76iwOX5YoEjzJNhwbi/lxz10VOxz03M0uKdjVRurU77pUCbQobCnhM1zbi9jNPapKDDT0seC02
JRCtGQbRwLs90/RACqEDZ4gTXnt6Pi9kXLN1UbFv9/psY1nVcxmPhAjH4RwF1bD8L39MC291EifE
kllHgDtiPdbgaSPNdgDq/38poNGJxJzgfSNH/vVvnjukhDcrcfGkrAu9ECThYi7LFoUyQZayzhWC
pWcc2dzFXKkuFjhGJbsVIH6/o5JbZI3nBB1pWzV0ysjjQ+DiupE99cLbvKk1M1lWXDC3aXi3F7M8
O4IJv3+FLEao16RzPiFz8vxX40skA7nJ1tPjM1aU0OeWLF6YtUOzWqFFlTXYTg1+kGvcro2O2Pck
wSFNFjUKR5nOioWn3C8O0JgZnx5qY5+UTdRmU0p1XhEX/kmdU1fB37HGQmWPFIY3iP3DBxhdx/J3
X3pT3eJ24lwiQrunGGoV/1K++T5JxAXO2fW2mJ1zmb2eNOSKqUzXpV9/bIYmeZWabaPDQVuojJP6
rUh3/wsToDIGxsB2DpDCNPrc+SN0om6t4NgEUzkQqbTM43KyYTqusgO/6UoboNcSLGFUSJw81O5Y
g5LRZWgxZ9Jq9mJ6mg8FDMkftsjIWL4GD5+mj6+bfhQYmUVFvwmGXO2sRAutGaC6+sqERyCA6wzd
DJrmv6eU7udWApRfIuHc+Ol07zH8KjtNo/mVGuhv89pGFsFS/hBEibhUxABrj1/N5WqlOk615jHk
gAr1vNCjXnfHeYnVSAsW7b+vmfRgYkqHIdrQ2So18Ycv2hUeKZhtz5HCi3recKOmh7ywLhhRv+LQ
wn7aRKJPiJf4dNCk9ntcXLYdoGKBg5FCNL3UTAzRICJGVHvfk5oO+GIutkopND8B/YBPUVvyTu07
AZ91m6hzIUleZwdSY9xd4bYXb8Ka8WTL3DzZXviczrYXsncOfXcUq5Rxm5DA11NaKi2GWAkDvaTC
o+wsEGljiSRXD2IDIhpSA0z6K/QyEeYpODQjLdfLJ6n5IqnzMAPHPahmo4rojrXOma65xKJ13z/7
Bdnz5dQ+nxrFAv62Hi4ITjbAGGT1A1agQ6995M2OAhTcjoHASEj14FjorL+cU0I//ujI6vPRm28Q
Hsq1Of1gdvMaDHVOzN/I1dGyHhbbi/5hj74Z/3bpaf4uiD4y2QPKFlXxQfMUgp1ZWy4FTQGOXDbv
xo+c9T1sdgKN+EY14psiywn517bviG61s/xIdATB49CpIoxTs6u68hG3SThCwuC92sR/GfCYZhkX
21vv0Gh1QM0h38EdUMo/O5xeE+7RNwHrU/KNf5zZ1xzITHD8y67ys8lLpgqKH2Gu5mtLnCPkRa/1
E3uCqpVkhN31px2dHFQC9ssi64tFpCxmrVHqgIUuLNLclKbi//bM8qmpOdb0PPUCWtu5zuZsPRTJ
DNXWFO4G+Fs3Urzz2tEhIz7NfxdScyyapBp1XHjXycm5ujL4760U1l/4YckBUmxoWgkyHRWK/vmR
z6cXYKI0ISutbCop3XwpIXE8iaWdNbFgyCTvggvIiRcST9PH/FwVHq/UwQGy+Y/6kkZZs4E6AOUT
83HK2UA1+kE8mW2Ynnl/qNcjPyYoytzo6D4kghjCixvrmIq42C5GSKgzXpZ0fARGAqlPzdidSIRf
91sh8RaE5ZRODkWmn2vlq6s5Pqd7jkgEVMn+upwE+4p2Gty0ebNyX80vmFiygKwsxW6YF1fOkg/0
UZAh/1txHc8rHs3udvf59dLTMR8fx8WJD0o6J+C5VMIK55BMYQ7wUmrFBPm4IIO+ay/0Ah3Jph40
Y2Awxx2kyV8FrVdgGe5Onlwfd7OQYLTgTGi6S9X1xlwANy0HCZAlYfp0h9jF95uoiLfCDDm+OS85
5bDJIiFEFcLFEWvEyvBB/2tEm/sHYl2vZX7TDakyT3UlXg29sHNHXJZEYBJLt/+GJIGGG6qBvM9Y
DmVwZzj37CxgaJ0pUUn1ZdJEcFAf4L8ryb0G+tRde2VzvuMqAunW/a0U7X1VTV7+5GB9fv45u3KD
wljsMzU3Jgl+/iW2y/6OpJWLaYuMznd3ahbqaVKFVEDeVnBxXH+Cucn4ClRTVCC5ApTaL/8tdnP/
2vCoL7X7g+Q3QyHtQW6tePhHZGLe/+J0aIqXDDaZFt5XWTiNK2qRqEmQU1D6FAjS8QYWbPbAwCvk
rRw6O7Nbh6PPPZlF/dZth8MAe6E5bugociaF2VX9RZpm4LyGz6x2gUeZjMwRUxM/Ic8pWMgrMALo
5GRvAIsiYVDNwW6FARtu2lRqLft1i+6U9vRliIQiK9+WMn+Ep/kMZfg2y35ZlstIL6sjok2g/jpa
X/yS5ytXJsvOG7jaP3cXmkykPcfwgIpcq9MzgjuRC7kcdmhpwYpEM6QaGFQaWu/TsyEa/t9jWvoA
FpYOezrfYXQOvA3Lv7kWtYViNlf5iIkCxbs/o2ExgGyOdt9KFIwAmkid8cXuPNUuKG3Zw+9QT2Dp
E9e+jZNxmkWnoy8PKptSQ4N4tDO/JVfxZEobz9v4RLUcvCAyzMXd9pyfAzThRQh97UyC/qn/m1Jd
OFzSa6UdWN0gI5oULHTc/tWhy/JzqU9JuUF1Iiw6p5f/aKegIpPZFaxmtPaqgldQti3akDJ/AV6x
4OjePAjBeshRq+q5DJErIl31jvsE3EFP6I1Qi6b+/L7DlxVnrOJiFGB+xbB2Re+k56E7sAuRuRv5
tdHwSVqUF/qz95snGv/sl8wqRqeDeqRls/H5QtkPhNpSpAJUg3t8sGGfp90uz1jet/RHTJyHCc3h
a9GCyTX6PHcFNB+zaDvmFy0OQwqzlF96OhNoSUftvx7irBWRc2Mxdu8aACJ0ryGrsHBldGw/Nn16
grvCT9U/t0ftXpYg91DYzIG8fZsUC7wZuii9SFPdNwBYoK77mN7L883xNTK6wHrFFT00wjI6+ZU5
xDrN6u8faqSxVOb0cH9qShFJNmyvGhsvHUELvEAoTCTULBE9zjxrhSOWYUqMv1/oI0X9Z9UBd3Ri
Ku2fU/QlNfV2oHjyN70QHEMqMUdUvDNM4JoKlwd41iQ98p6ARvxysOWteEZ9MZuxlxXvk/XrjWpb
SJE1Pt1ooxwqqIAQ85A3P5SlO92y4pUsOpJE2ZOLYpjZOKmGRaX1xxX6r83DGwd6IYq6DYG0I9iV
pEn84CaCLlrstuxnWAU5cz2gS4Xydt5S6mNwJPzUkFGONyQ30qUbHaafsfEIVz0fdeU/dNQRPR0Z
TWJCptt4db3ddETFmtWqxCZAKwTl7qGuhKp/Z/NLYSamApoiWHGiGsnkpfL2Q7bwguMcxSCsRSOA
MxZ5iSnUdaNfLzBdOLu2G/Mz52c8Qp7jgo2OqVjnogRSclt5n/nmBuIAtIczDU5y0QUaJWESWf1N
kjPmZK2Ow64TW35GsWvx1kUbfwgtOYPvShx29YdD6J6onOo6tMvU8A9N/al9tlk7bhKqKDA91XFj
9+IfA2cz6+6me0S7lzVn1BiKxkRHHpK62/utPmufpA1zqUmIjCq4p/2JIb9Xp7X6FrvcwYXmjXxq
gDT4cSASGjUpU98UbOgKVrg90XYvnqO2RJA3KJDgBlRkhwSc/wtfJngUZibec8qLjio2pqwaseol
NKwfRFfYZ80rVHfscWcxUHA527FwFGjJyaFgkg5wXS/PeCySf06lUETuzOo0h7gBBZMoShQpVf6p
ailfHCpm6M0Bknxnu7R5QBCGMUB4k5RpmrThrmjWttjkGg/BGvBhlvyYqS67LDvrgq+1TlEmvvGl
MoNvg7t1WtATI9mIJ5BjEA7/XpbLNw5Mq2iyZkKVD5icSVpGgFtPIw/cWSDdXPMCT2RshW+n9ga9
whgPJrVrDue9F/qYupHbmQLHvT12l83iLLDjfbJ5ggveYYH69fgSvd7uz361KVmBNu/t4iYhOiUq
mR8QaABqW8du8vidjvnTcbseOHdfBn0frhMt+Nfav64bTNAr2vzPW3o1nK7uxMsK1MYZ7EFW4ac6
7tK6NpYH6p/FjZnODYiXx46CTuFYKkCA+EOi5vNE6DUwcO+K8qpa2UYM6UGRCUhWj8WjEhwRSjRA
GJwZ2Lx4jTPnOM6gZvnikOSLaJULTT9zGFsZ8PC+BWVLwHiLCpCTztHGWCO7AOx3cxkx0bFcqk9K
vppPi4VLCUXRsg4zg02K9Fqp1XqWGa1OaD2Q9oD/yOBE5jd0aO3sFhXMVyvI4KQ6sJfNnu1c3gx5
m7Y1Fwftu0FpZ3WE3ydpjl2G3IVYzPOiOL0IfvhuVuhEG15w4YZOL8E3GsNSh6XSQBRvYkVVIAB8
u5bYI5tcxequeNKisVMZ0jFzUgI2JyoPlBi0KUvzXjAOdfk0gBQXCjn7trZVxwQZMM1qAT6WTMUc
uZRvtpY3KkkxZFc+7CGBo112uyUWEf5jPQ2vJQiXrsIXDGTtiYKcXCmd4BfPxVn0Gqq9PZ0YAbqr
bWHIRCHn3kioh4b18CFPE9F0VGOPQIhJrBZIRQ2Cs1tZOkJyp6bfRg6CPdYpdIVPdSNPHxITu2yz
97b746U3WZhQlMB1PXfpwr1ezHf/R1qgYvmK2cnzyUWCx/lI0COiQBFq776fFfhfP1qpSUGn5opV
N+psAA+amgry1fOWxpuDv38tmANQzmkkWI130uuMbbN1g6kF9hstPgoIsznYJdD2ckV82tj6B6LY
o1NyeEmjt7sP4DRrPeSeiqNKvx/EmeUJJBz7Y9C/XnQitgCW2D+mBlBqEHbK3kZZOGg2RsZvpl2K
GpAGZNOQO5VJFYVfFinlwfGPo1TCWWdo1WaNM3BPCtRvdJn1n87pw/BF7x+z4hLR2hnZCk1exKcY
HWzRvxHV7qip7otPj3HxldcgpR8/EZlOMC2D6SrHKilRUpsDBdpPyJuGBLhkWgvEvgstUXgMYLAs
7Jxcq9NIs8kTyeNN0nE00r3FZdi8o1Skc1aHcAvjyuz++ceTDZO8JPWIDxVYrqHVfYIYuX/VtfsR
kmfLBlb61/rpT/b2may+pFma3h9GEQGev1TgAN0v6WYehXaxKWd1cw7KqJfMrw81NqaEjgkGnL4u
kaGYsaV4Yj1cOT3/wujynN6tk0TnUVgiX6p/EYgo3zlT/lGyOvbbmp/KrGU0A5YKhH7r7XpgWcMF
Xbv67S+T/4uy2qpquvkHIqwR9YzLiySS1+/oA5Nb5LyvIgZkuvch8ygcmbZm8j1kDl5PhYVlLkal
VSVo9+c0KK/qjBOJJ7ytntcShEbhLplSn8Nynn/e33n1mZherUhLk8BO0o+80rZ8zG+Bn/wENq+d
SZttgla5NaV58DkEVrcPuRUI9U1OxxPOKaCF7TfRkDuqDhC/rQ3xxVQ+tF64yAqeCaE/NKXndjdF
QzajZtqP1yqcW8SJliapJrKltkjoU8Kxci1CaTxu3LmFqzmYvUHQwN/MoXybfWuhqDnB2JWernUI
MJwPLru4zzR8yvqQYk2AcZDSejmYGm7aFnjssjN0w1+h1kQ+rtWs5b756Jqd5InAyBJabQTS6KBA
A8apupYAc/FixI+X560J8J7UmtVyGrBVKlaXr6oJAzOniJ3zfdai0pLcnwat+7JPIXUDM/UzBGfd
aZeAvDxYJH3NC+sp9s8RMX+xR/ToSeIsUrnVwFvPYdko7Tt4p2YIQZm7voDDXZRg/sgSBRsWKRLL
rFFnt8/G8wJcBe6Isxx+EcSUzxUPhjITugKxOX/b5AvxAiXiw2bwIxxHckhQEslCKKqHwjIzMF/F
g+P9phU0QWLY+cysJ8J0s8JsmuDLo/7oVAlcPYc+WwvvN5oQ+WesCuvc4rS8Y+xWyxn8mlTLftMv
xOEhNoG0ocX81l7SI+VTYpK4HVzoH2v99vsrFSx6BKU/YKubp4D/IWiRr9FW8MXnIqYyMTtdKoiU
sNh6LmZ+jlCU7D+GyGgXLPc/cE23JX8tGMwjXSdwJD7CObONo77eX2egE3jjFc8wYObQ8GbL2FY5
U0s7O8TxXul5mm7SjV0Q/1bdtyWyxqyUNfSHj3GM2R+cHaBZ8Zmc7/9GaXF22Lmz1vYth0iN6HTT
NbpFxcgBVacedzB/xpYR/H0xJhD0cS36A9Pa9bNK2ZceiqcdN941zsMpq7/hhd13nVFvB0RU7Cnh
UFedOyhDFWbXXm3kcibW2tcXF39Z33DY+EeWdBiU76/npDwcN0n/b1+rqH8yvO36G168AYlp6sIQ
OHHQRb7yCf0GF3aqyZG9l0mK9kndRuhW1UyhTtJLHP8VGlf8gbLrDZdjHxzGB+Fbo6D83l/9Tt0o
3q+sag3VLn4XLzRTTg1dLYHHUkpwhnrdG5XvUA/7o+ZXwVE3ALel6PTsUu5GALqKXqVx0Em02pNh
wnjx6HecdwrY09zlwM+04/t+ARfH/gzawnmvjmx337aoiYZCBoa9cSp0CC7LFTKpP58UkGDr0XTa
ZBxaIH8yso8sUiaGefeQk+rtpicQrJTgCghWLEzugSoixlGDI/WtSbXpRlhGew9tFhfnY41gT6eP
35LTj290awlIkeO+JNzkWNh0k1R0m0i4qydJvqqF8ivvSzdPtCQDWsaoiRs50GY6Cb3aCSeBSvde
HSTVLeeZTNDWu7kLpgFc8SGrgN1JIdVkX7DkHkH45SEfk7LKWnuDjYU58dJ80vbgROw0YB8TQz7q
ZPMkPN86mQ1swF1V1MhJ2stHQ2z/Cb0nXnnhUtur/wSieIeI2FO4Ad44EF13wV3dCOo+rKTS9+Dr
gFyrRQYLpOLB5Ek97AgR1JbfhmsKZSx4xqpaB6jvueJ3d01ljARMXQDSo/XflpKHryunhhObheuH
Cju4pUbOSUpqZKrxA8Mvb3fPKs3obLuwihM1SaiKtiGu536pNe9BEmeS7RvxdZ3DI3zmNNk5Ym48
HqthnSzJjuZTLCcR6+0W8MG6keAOlXc5PJLlP80AdaW+YUWCOq+41AfgfyN0syOLVyC5WrfrbB66
Azs30574Pt/TvBaHh/z3I87MuUj8bXUek3HoVcwgvQRvBsf+Y/NomgTY6KCVQ1LIAuoSKvIf93NY
YzzgBPNwhPpWj5K7hrRpd77HOEt0hkG/ipLWxDh0M+6tiCSpTe7DThLZ06uVBQaNW12hnEQZnArL
ddNDf7k3LG3f66c+S9cOD4QD7U/7LF5fynqqaQycZn1DhYjmz0dmg+jiUZWgUIPs+B4iXHWyFNY9
9R22LfOFlhwxm2C9F/97YeHIeuLyE1A92+2yhyl52OsyEnkRNUQXNWXGyU+mZUJPMVYRJs8oTxJF
aI4MIHSf1CHP1rnnUninSJpv0AqqSWerdHUzZtQKes7Ye13+R5JUOdBlNOz1DXLpLVMR9qUppmCf
hDmQP3SurfonchaYdb36tPt5bfjbts085ERdGkUmn6HEUb4ynW9d3fLlDl13DBCirrgg0gNCGqo1
7UzVhQ/F8I95EesaOAhmkBrdM8oZbftNMMzSvmlL9L+ESw7uuV9ZfOeKxiQTqwUfKIUX0fG439rZ
ISuI8vnUTuZNe1uZ8qrRIht92cYu1fZ3lsCc5ZM2oQ4FX/oKVdthLWaSiU+oIeyMyBBYt2mAM+r7
a2kN/PbIrtMQDQuMP4NI/naMdJnuiF80lsXzIEBTGAnqlaTidD1P75vrae+naxRrWD29HKZ5UXqU
MCRNeXBDwAoy0JJYsArhHUZLL3QhbUhgsEzCM9cTYtz53OkeE/y+5uw7AlLmwCgJG/Hyw2ZPPzDq
WCehjoVRs92ft2PpXi90Ch6mWWiMHpIhk4RAN5uq9MtmbTWkVJYn5OEFkhom15FuyXwkz8peQD12
5/H6iMpbY21PatBo5tdnGhqLiVt878wWsz0qQ0aRI7uF5OI4LGu119u7i8wLczYSN7RnFpfY2kh8
PcJ8L+jRGX4QFMn36WiXIzYZayzITVdVIZdkaVlyETHkiPHCpf5zhjDVaUYRChKzaPxnxZ9gzcOw
gCPUkNindE+lI0v+3f3xtKzUjgxA5dVCQYwpLptiH0iKakl8HGGtd5DGhUtcxXiprpVRTueJbCC+
h7tOL4tWTlSmFJsIdD/2MIuVMKISMcs5xys9H1VRdLju+WwxWV1NAtKDNVq+T6rvY9IN+xB63hMz
8mzjDhAbDx7n3P8NH+O0ik4y4B1HyCBBCFvBmpV9VQe8FDzyxx/0EAu8B2ylxpn026q/roEgjYm7
2W3vPwt7HpVJGBR0ufOGkWa9KsZiYcIHm3x/Cs/V2VXwhJBfjUUSp94R4bYLUQ+HgoGcoWr7wib5
A64IGFqA83pDwdb/3oG+VoDR0IGtcoT/fdmyw5xkxOoAPLANHrrLLfzk4Ph5+A6ocFneYNjhY63m
5exukuZZslD2LwTkfupKkiYlTr10jdqiTvwxMhwnUBr54CqJb3Ukdcu63Yq/3vRnfvDQLmN299Ey
fFk7EjNB9yu20vUcG+xWxBsTRKSMQ73jJpJXsBJuNBQxVtqPp48MvvFxVTd+C0DfRhZsRPh02mDE
5UUYP3P5scgjOIvulagcvpGC/XTeWkFr6mZlYXKA8P271mkgd9rs+T6puQLI87TruyLZeH44Zgep
m9nqIiIzbgIaDwWx6/5vkoEWFBaxf/SmL2wQ/JsrjBL362GaYtq/BX1Um4vU9LsdLFmvmkC+aGdW
asLOQw6wpBVX+9xIndKBrt9zNWRUbcAklblV6nrjVRuvw6j83+avJ80meLqEWs2cD8/maG6zKMFk
goIMhcroqjs7enHaSFv09Z4tdxThlX/ZyUAfVKb2Az0klma5KPPRRyAWzMytybZlFLHUS5E7sgeF
52m+X0/V2LEQN17B8QULtBOlYlUAGh19fOjVNYwXkzBOKTkrwreuFqJD9Qoidn8gIIteWOzOm5+j
etvmMX23k/7I0e82C1tJtvEmtVPuxaJe69I6b0zdMPaWoYX5TkYanmwWt7q/5fYyc2NwWT53Y9Op
ZADcK9yZ9y7jFuoZfL3C5TNJHYt0FN9nDPrh02hEvwBStklTrtOkWjJt4k+UqGxR2cx7xm31KE20
RBxnX8gs/G8bujq4V5KwdTs7/jxpzdhvcUtT/BTYnqWrrQgS+a+k86Zkx5AvkAJQO9hwlPYjvWiL
59F3XmGKkT3yBc2lL91isKo+44BLSzJrFn7BhB17BB39G29LcHdLPc/Sc5OJkTWskpoeKLlK1LW2
f9gWUzsq2kvHIpkyf3vQeAu/HPL3ut5uTo4GzDq5et6WmLyfY5bfGibaSs+iGCideSqUh7DEcyqF
Vt+25P6Gp9piJTkp+sFjzjSE3cFV57ICWuwpbewm49GVxTETkVmUozUJixQz1rp2R/xhT9eOg6MR
nJtu3+9MVyBOeREOTgUGb5gaLHEl3h+AF2EctFbC/9t3Cib2vR5PSWmZcVyW5ypUNpXNMAZ46mGX
kgUzgIROzH070rT0N1eLdQNvTPRZbpZnARQFll4Kr/7m9JurI3pxpk5S5vBEOaggRLrbXE7A5ktx
AA3cpN7lUyIHtjVbWyScX8e1Ic303pTRfH0BG+oEPTla/iztSZr3StpXg2Pb68Ep3ALDhNqBb6Pz
3HBmCsx4XwmCqs502OJvi88BEDD+CNdXNTYZbuU3jullWt8snXAGIB4qxhBxefAjiAlUkdRLu/S7
DOy+qgv47bStL9DVVVk3vyg/eetOSopbicD7d6T1SocJE4doptFFEyBJldMDZgUs6LczTDEUk/Ml
cWlM1IKBER4qfD8G9Eqd84Y1mH5snyL/Sg288SvxUh6mGElN3vlILFg+5DwQik67Kou732lG+9qm
IFMAGiuEusKAa87sQUaLCSsGcLXmx1AdrFK1meOZ/Si4gqDTyTiJSemzOk7SWGcIPjeBcF8ekSut
eROq21y8SdgKUx7q1H4HHMtiQVTRcrJXShxzRo7pm4/WF0xXX0LjbTJ0+50wO/dzrRy1Kqyk29H5
SLZxtynkbXiVAiUlkxJnyTQPO1j8HxGplozJVgmKQxT1qrXYSaeOO1JIfdkm+EDRVPEt/+/4dE5O
fhtQRHa+9X7kXY0EBKxz5ovjQL0HKZ0nIRyjrptOKKkaRDLZV86XmYbboQB+zsIMrgUgBEV98POw
4LPmltRFN6ky95KZOGiyCA6UHvllxX1sNAsACmNqTL/gKBU+lUy05HOk53wWFn+7Z6kdqeow1Dsh
1WrOP1YuUCwl9QNsYkuNpBV0hKC/Nf1nr88bj1HKjBuGeUHflEyvSSzc1vp3gc1JaNJy1upwQMTo
a8N28Gxwp05l5W8h26nhxF5wO3pXVOmNsyO7I+XEoHRhjgiK7+o8wV52yR+XqzkiHxc8gG4sCNw0
a0iDS1jS8uLigKoAepxz+HhQrZEyWIFOxzWKGSyP20ODCZChfZcQhkvWjc3BrayTDaS51hCTQgeT
ZVMFNB1MZOLuAA3l19nd863x5Pfv7HdZ/6bOLPzoB3VdKPOjuwbFMjYmjslbMOfHdze/13PCXZ7k
19I+61Kk71WJ044NnOeMqxTLpv1IhNTKPhOHvGnL+X+zUOzsOgOfJCt+sDF3irqIzeilpyMNodHj
Gi0EpEg2LZFbH71X4TqQJSTXaZFXS2X8/ZE0xCyaWBMEEGuVBHDa0FIduD0zp0w5ZCTOyxaIJf0s
/8gJUwSvlXrQ6QSJcQxUzxd5JPB8Wjbr99tHkSxjXa9u7AJUUR/bn6DgMLpSNMLJ8XNl4P+XdZIk
b4uMczF+rIRQF8SWWxagaDLnB1zGxA7pyBeWlWWtoolFLx0gnIgbD1Zq91K5nzCIYn4jDUQ1qC47
QxMifPlmosdHB5dMJ1WNwXysOuBLBJUxLWd9MfcGOnWY+0viLOATIDpqsZZtjltSGzfHISz/kU0O
PCyRN7IJDlBZwNsMOXOUM1To+ZvHQcfvLOJ/ym3jHk2qIa7Rh8lEegSIlLhOovYEa1HhRdn+qqmM
ShqDrEbmHCaEHQBYoBwgjLu55YSDKWSrbFfB+4mhIIPHb7vvSnt0zUS9Famvi/l85QrwbLVNbVTA
VzFaVaqrq7VZua3x3n/8ylddc3+ZWWlDv0/xUaoYsilKd9xyCmXwJ93TpfWhH3K3niN5eU7khik7
o1suvK0/tQKAsZg86Vg90aKHwTXPjtbeqkAH+SBbyClmlEvVNTpYBac3uRYnpQSjntj8bMcRJpsv
US6HcQEXD2FEJVFx+hUu8ABG2XwPJz+4UmXHjHMQMCpBnKW/PPC3wqCtU+fAqxbUWnveckRtjj8g
vKmpGh10aUwCd/BZo5GgF6prneR0FngiPU/wTSuVbyE5uSJnSbe432xIfR8SzXV/feIQO6TND9my
FLd3H3xpYI52BGW3sPsMmKn6EJi/lxc44pW5o2kiemmPJszGtKVa4BNiZaX+S2rN1DVR3Kj7J6/T
wLw9TtYtGKFq8aAkSqm/rjW0Gah/r2PTQ9aXFnKwofIyLnGtxjs1ecul0DqHVPaVvm8ZbWs+JQOr
wzvhhU0Y3gW94hKRW0sbFvYMTfiww6FRT7CHS5ZArLXWPk6mRaW4LV9ywghrgGWVXLMogwqjSdzG
+HpdTp77NvN881LCd6XU3nbNT7+Nw6i2Z2qOPlj+Jj4hx+y1mVhE7NknGDR0xoWDj0RwaEsZ9vhW
wpOujxt4BqBVVnMXMzX4+85n8ioVuLOPddv+mfyrp1+f0WFFaXlqR6U5SJSxQdYxPmeML7MI91gU
GRlAbf5gttAGQrdLBs40NHLECQo/BObh8oQQz23jzHhc6fr7dvNNLU0HkVgH9qgnEU2FzUvs8YKq
3FbGctX3hEPScgZW7VQSZiirdTClg/86Lwc6VXYW3SZhT4hFBf+GJcxjOmKJomjbObSEKetU/KpR
0THrKhXS6PgzOKVpoH7tqU2P55/vy0vj+OB0hFoaQTOiPDcW3lGu+caP31/EtNo11k6ex5shOhdN
l9Iz0AR5nlpwUvqAEBP4HH+vAMhLZoiEwCJddyE5y6deKWZW8u6dwz7VqNth0kWGLTnjniaRgrNU
qxKHIi2rFdgbIo6NK1i4QAeFg7V8AJvkwljNvPyx/32pmxJpw3JAEhnwgiwNn0MVY2TEoPTFez1H
FZMdfzNIWi/AqjZliaEQWXeHnk2MiO99KW3F5xyiLbQpVyU830x9cUTzErv4kYeFa7d0xDkTp8Gx
vfAbTtgl8jVDYF1lmZsF8ebZRDSdOrFaYmt0OnI/HU7WUfjaU7V3HZmfaJJKDgeLNtr2g/yZnrry
2TTfrU4t2nhHYEq6/U8pKM8uo10qOy+app3txPlaWai8z8w0nbtEwN2UMR6xX3w1xA9lP87nij7r
Biuk0zgD5EVrPUHmp/0BlUZm3hc4PFfqVbYb6INjAlx+Ah07QRXudi9Btkdt0RVR6ncVsucOKt4V
zBGyKWjnfula71jWZOytMtuMYDNxGZZHmbgd9JWPXnjlxPs8zUZqPSnIR0EtjeDjiDOb0cFJ9S19
y+Hi+yW+dvjp05TG0KTNNKittvk0VzIAxZ1Wft/5nKM1sx3LZJnXa/lJx7COql0qtplMPWGCNxPA
oQqU8NmkYGwLqsRQXkGLQhUTE/EJX4uac9az+n84HlKNv9uzKnqh1LGHBU8OEamMdhs/bZDSZs68
br+TFYq+ccJZ+1e+1Y48uh26GZ00SN/qIqaoR8Ass9ISaK9Qy78lGoHChJL7GiRZ/r5n4QWRkx7Y
Q/M5A3SWO0HLoQwlBl2rWPmL5w1MRMTwMgOGMxdh1QOuPHKKjgZH0w+plk9NUv3UelNAGnT872QL
IxicQSqrBDK7XEXWby86I2o/RWz/AuIDqTP0yQiM6evRC7HsE07jDq7aN+tHOOtZFfKPzGSdV5xS
lmj1bKzgcia2mifIb5QFJFV1exHkCWEoHjxmwq+btYi692Y+SQIa8eyC91W1nUn//7BV1EGi6zow
RKukxBUl1LWHJzsQffALXEsEeAxx8og7wDklgeI2NBJpXhEDHsLzd0oqnDL6VrVlawECw3lAoxM9
YGlh8ad012YmDjJOtzLktW2Ff+ULyU2Bzz6M2nUpyulofZrzkfLy2UmvaXhCqaty3Giv5+lqrMNc
j2E4ejAdWFLNuHee4xMhGv4QPnwItA4uaR5n7m34bO4gi9TcHbnMXjqNw5slzee7HrGkKbNQCZWL
wEpgvezn6A6ZvkhVdpjw2+WGzS8tSKM4ZnoiYfZI7t9nLVSsmha6UXcK8XZQKKKyUiW/v+6VC8ca
SfM6nnM/JKLLjFwbt5Kuh9WzIkaW7JstAiE8SdV/XiBO55/Nsff3YhhPVpgr1sZg9ZmfbMjTvGfC
Yyl4JSkfjBThzSJtB0aLwxbW92h4JCnXwAYB98eZ+VA8+pA3fPs/v+TvGyyDiJUzrgG+fWbsYHXv
E1QrznmQOXS+lCQyLvKtOA7LPnExoXBHtcDpCf9P+eUHLMOE7mYmFCugAjpB4LmrR+tA9pVv34FA
c9LpD+v7G1noDNfNlppfuxjwnks6bNzg4fqhXaEE9bVnFm3bg3Jf7UffxlYIXHI9gX/4MNr8HD7O
yscKBs/qWsQ+tfV+l48JO2F9KTknXjHmOW1Lvu4kG8PpqcZlbdowtkO92U4ETUYZ7j3XmMcZQsPj
CgrcqOIogK8qSvCPxBaoe13f9we60qK3zdhijrorHrclI9kUVNwaF+Ao/qMQpsMbfQ7VwpArqiqT
rfNAAr6WpZDCfzWy/RwRF6shIZMpbMjy3FbwJ2614A05KSzNSiX7nMn3fVKAFEQzbMFVghBA0cS9
Dl6IfT4s+1mU3zv/z8vgz5UyRt118OKIb5HNwBsSKvWrx157lgP1h/5JJ11bWPi1euvNpwBa2BXk
gkkODUdgrrq8MHWP26TOalSEXTarnSDH7oHXbQJUqc/SYPvjNVCX+R24eCXp58vSk7yFVcafbiPs
qWuKR2wVlFdaMCpa6B9BqhQuvFUzpTKtyjzaNtJzqQJtT8W5SQFLwy2np3C4CbfSykEWqumTrtU7
GX8e8pmQr4Dh8DaZxDB+TcRY7lEYnqa/Ene3PAIvHxsyyV2mt2lFB5C/asxm2zb9ZYttYdX/keTV
Zcz+ZifSAxNGGtm9iuI9jSv4OaccAcZcdiRVqZFIyOtWQfaJx3LeBdy6xr9HPlpuJfIHgIfxpyk0
gXXHOlWyeMsimz1wu66yiDM2S7j+mVjG89GB8MGTedfYU1FTB6RnPv00nKVd7fnU21gkNpki6Z2K
aZ9osfScOs3+HG1VCShMG32GBYBkWf29GRdaQZfny5mIWdNbULWQ/LtRS4cqFnjaysnZ6hwDv40u
7RCKvse33TaHT1qlYWE0vTcfNBtiGq7NlsFuvsyhCAScC6poJB+N9WyMUekQ6wE+AMtEiqIUkYDK
ljKr1BlbgY6KYUcWonBAkQ9F/oug46z6fCNV72BIcHqNiaPtkdQSFw15duF4gJMdcxWHcDD9Cc1N
+XktP10CJWWHzJfnFVZuwvMVxtWL1vEdFN6wgpZmfTAP38qQEVLzY9rhThjs1R6Xy8Ryznz/e58Z
DhgHCCEBDpp4DakNu+L0uRoVzr5AGtdl93yQ/b0o2COdD06kqJfFdUvi0yblMCEN8uFv7o0Xccvm
6s4evF7ZFlefLrxlW7adeZLv5HJhJjpUui7p25ldBID0sN87GOHUCXODyJVumSQ/WX30/S243llc
tG6uM36BK+OcRkGiuZZsiDc/wA4lWOrCcm8KK0TvYtMWUKOfU9Nv8YZ3A91WxfAI2EK86fkN65MG
v4pC+r1fpr0l+quPU/Kt0PbYKfrMYwJ6YyNX6fN6/t6Q1NX3hVSSbqDAp4as3Bot2A0RQOdtVNOZ
vgkR9TCUSX7x4ySn6bD/6FMxrnGRd7xun3CA140orHzkcGGK/vVQgAKtb6bASjIDXXdeHAsODe+5
eowbs+2bEPmSkqnZ/k+qPvkAduCdDI94JTIlyWSqkbirc3P7Dot8C4p26r34SdZTYCxQaY3HDO5b
PGgUDAt+ssH0oL8Il29KLsGdg8F2O++2psKwb2PV9x8QkvJVYbXoU08j7Kx7QY5Hineb6OC1UFL4
1Bx8ZMAa9wMIc4mvkY+GkLCVs1TUNSxXS2WnTiX0H/c6mbSv6SEgeTW4D5S9ZwTKMwgWvOySJ0fs
RrGmuFlo/bT7JSvpgRIAOSTxSvVRVkXForMqQDk7g/SHRRJEs6YJ0MiFga/njibsx+Db547+6ZTf
UrJHOfMv7Mtn3BsQOEb5e92XHx9QHJ0RY+Nd49sgYlItoirrfMTOFqvKyBQTF1OWQPzvZPzfMn7c
ICxp31haBjRjYP+0OoO2GvhR9nv6JktznV47SRcrhjp5nkotvdHQOhk1LBf4Krg65xlEUmYInBld
WK9Hzs5bTBJZKzYy5N2vEhbvGDi3Vo4N21ubyoETX8NXoI1MkRsMVudQu5KjlgJxuvrJ4tF5H3BK
lHtKtxiTQu7hhCrwC6DttOSdlGLG1VOg7PAkVgCH1FQ2KLbXOaRyr5NU+Kr6RQhFK/XjKqZPQELl
9HxgbaVKLd9iKyCVZVN5b2p6rTyDBZ2lNyMCyosc7wEcWicb0zUVIEhJeXazqw7y9YajfPVBRpUy
ivf5vkm337PVsIFMuDowggIkyCBAcq/svwkZOPWuLsOFw7PLiRXE3yK/tuq8ngcKzRbAEjD8A39S
1XiS3osYofnsOC9HUoQJ6uvVhjjI/dxEWqi6DiqLzVUSvWcKS17+97v4dixPbw3GVWMMdQiqgZwM
8TcUp37oRzr48WdZV5R57na93lLsl4gpmVmra6DnzrNNFR4mdfkmEUirO9uAbk8o6Use+VzvXIa8
IbMuX1c31SpKcB+fQEfc0/TdFVvPebVIsYp4tiQhNXkzeYlcVOK6h68X5oVk6xrQOm40trxoqiJG
mvWkGpFZ+9iIhTYVdRXVqe+eFEoNvSI7sjtjWIJ2VCThYlHVos9eGo9geUdo6i9lgaOurspOVLxj
1ultBsEXaELcYmGG848le6C7pqTjF7MypJHYd/spFi8EivB/3ITR7XA7/FBDqjSwymTnbQWiUJBi
4pfjdPJovKw+D4ufNvqijM1FJXKW0dftNreiAGm84U1BqT/vvu7YLHNisgQ92znNziqT+S4GkNFc
YNdDqNFYT/zQ1lJE1Z8TwrMKRTAXLnZWnlvxjMpoeLkEZ5e04PQGs7tBes8HkgENKkHd4H8KwmUC
5l81aRpS2TU8w6DCZ9fIfzBBnuBS2VHOCsVbnluxiyBgkNqEYviT4n4Tep7NH1F6xqQcK3mNohuZ
t1kLFQQfZ37Q3gcFTvQe0i5KIGYcsaDlxxR4ovKNJNHMlaQR6ZNTTvxO/VITyhvuTSKg32+TvuPf
4JCkk8v4/GQ8wOElluAHNV3mPM42KiSBhoTjGqOWGFZpGAoHa2Cb/aiujAkRF9tH6YKvYWA2+Bfq
KIn2tboNlrdYiu7ppmO9DLxE3ZY7OlWMnA0fExFUpTVIh3DJh31KWfJdbSFE/04mZ/2n4kU0wHfz
2efoeiNgub+IIbc4l48aS8kkxrn0ixAMIimpH4MSZV59OF2+kLhFwFRld7sDi4LMqmOqBkF4p181
BMgQSp6Sn/aXaYdVXBFAbdqasywhEONN3EeVEGuUOGyBwhTCafItr5OFbmr5Nin27k2D53BEz46S
GUSK/M9PF5lGMBQAKaWY1KqDcg3ef1vfQvJTcenY6wiuIlltjIYrqjO8uLDyww4VBJfguKMdttm8
smnSI72HFCRaXKOJ5phqCa7tGj7CZ13UI+OHSEzIU3qEKcoGDNwszKmq5aV3f/pMCTIyQadiBEn7
9zLV5jzy0Kd0j4uuMeSqOaFoBp1kd1y3HepfobBxdQy+yOWrgx3EptezCmLWhlxERYg/TYJ247og
53WBB38MEn0iqrdNjvlVIA+BA7VTQOEIxq7xZ2NkrF/RIM7BADR50WUBJ8e7KDbF+Iqyf+hYU9L3
QhYBk50xFFf9dbmZdLSXkHREdNPiHVV53nqUTl8ccBV5KdOykj+qn4wyNsUjk3sK55Vrn1+x0fev
PvzYnsVlq4VLhRmTK01DNwURp4RqkKZPjaMjNRkruH2kZEk5Z2jts9anguCX05pExXazeyvbl8y4
bh/TSP2JWlssdgR7Ses2ri1CsDmdt/a3u08Hw02cmY7GiEmyVEozsUSCPe//G4vAYvKL8cQeFHZn
vOTOu54LpLcEKKay2bm2MnXFvOn7qgXSlS5R4RzN8elkY52OqBRpqar5A0xZ53sZTHZK3CP++pNf
QTNJ758h+q/TviSaXkZmzzCalmrx6RhLHhOQ0dgjJuCfeMdBhFj47OxXa7dBSTS8C1jsPOkNJSno
MPTrpAlcxb0YEHkD+ezgrRdhWQ3pEbn7RmokNr2r6a0OOSi6fMXBILchlNybWIULiEj3OlaY57/N
yiMOOYBkMXp8brTaRy+v9FoHU6N9Ifc4UFqD4M+svh/IT3m1tQuQhhgY+tWFHEjCPm9lfOOB7Vp0
mKzWqaazI7fUC+thvw5sB48TbnThYJNbrpmkwKRp5cnH4p7SMfCf4OH5BuSnFzyWTj4boPjyWiQa
EsPbrk2FGc7uCEaFYpSVk+GdtfcefimaRPpjKamNhkQb3hBgMtjSlntw15KxeEGVPGdGikE0Edke
9tK+INf2Wk5PPORmd7Ul+VTWSh8rfPbuC3f320qqs9rezC4iO4qRh58+CXXqBvYURPAFOPycRNJU
74WJA8ZsO6rcY0ygQMx5va0Y8htetOaynMbidQQUXIu2VIRLGYsIQkRitsxxeuIXZFolzFhmM054
9iDymmx/BNuL/lDkWTtF+iZwoB44RYUKCfbja1/fZARo1O67c9wej4KimbQhUDWJqzMcbiamK6v/
8eKC2XJfbdyMKPzzX+XRWU3JNJXplD4x80eqDe9MKV6VdJ1daPD/qUIaskRffrxuw+vke1jm/aC3
Qo3JlJmVYjbTI4ZPSG9z9mzaSJF6+XWQc30iii598eqISLGw67uLNqANTbpR2H4p623htUGxso+Q
FpasnYHLeYTlqi0l/iT1gV8oHVJqub59+mYCpwQUh6Ih6kefnzHxF89AhLHbjQAAton4Vvy5glQ3
mLrB873g6jIXZRSWc4NgZ8Oqga/GjXZixXX1kuMzqb+UcXGYFp2AVBuB5RZE5uR6QJxJnbCHTOlX
FzxsW3I1TgofnOP09LWPObsEsMR1SjXgxVFaNK6OxZlYRX1AcESrx9I7pbM3Y7aXPDoqqaHtKcB8
f95Dk9RkRW7Up8KWx7TWzBgRuQp635FNmZRabCpCeb0tUeai4/338aWF+ylFLV4zMW/VdTO9TyTv
XAMUqne0+aKpMcvpnScD5HE6979jPFz6yvRvqWekN23qI7aTKCQ3U4k6udG1xynnFjnIXA4jyyQS
GTvOo0rPDPSGMCeM+9IMXL98IFStXBeth4XU+0ly+ojMQxUXA/ltJfoFsFrz3SR906kNxf6WdNvP
LNwhTEcAff9JqXkR+cqC6DRr4zu/UsHzgwvPtDnLONagtI4+tLqv557iZk9YM5wk19GjkJ2+Q834
TlGNev5DsudSGeOKapEVrp4seNZhQpKaQQW8MsDOW7XhP0aaizJtVku5v8lkSRiQehAisnngnsXR
6/u293tzqpKA+XddzAUycWcfBKfeA9dV0CAtJDQ5E6wLFVeOQud1BDq4x1XGpMSHHVKkoRRIdkyX
8l80HgEG9c9klNtCZYCac1tYvDsSyX2wfRRk0T+IBS6CzhnbIo+noR/r7IGKr2OqJ4A3Ve+UpVGQ
Ec5j1W7J6v/tnrCqQ4Vio525w/z9o9n/AwXoD0Zf+e3E8YBOzmjfMpEevD/4/bs4HZqjIje2u1fc
tAEdShpc6Io7eelAVJ+WonUAkCR9iGqoOC+D9sp98o2k1DhQNmj/M5OAxhrm9Hj//viWpTq7cuCm
1R7uK9QjxiJv9BwTc3xm5suWzoV2x30JPc2KZXWOkW/zyMarq9LvoPU6kJYF+MxsLMIAWQx22kAp
XX8bkg4+7a/48/nTDqKuAsG2F5DzFqFYxYH+m3ApEy0fcpvbf9p7ryzVibSSOmGMVLngzqBJCcL2
uc4ccinbL0xZO6dL3wcNkfTp7JvWQdz2aw1c657b8Mt4I6EZw2aocILd4wPOKgO18TT8HvJoptkV
tEpNoZEurs3cwTQr2ZrQ+HAVI3NY9BXiotPB3rRabrpQd32su9dv0Yu9L2Hd/dHPXx6vvCrehuIq
0GVq09YECxg/5xLY2JvjN27/C2gGoXKygJ4nR0ZI/e77JVznl76i97wNsHYMuc+yobfPxuYrf/yf
HKAtvwfyn0mKPKKiWuy62BrUHe4dSisJYu6GS7Y+v3fGn+fIJ8SVVmQZSlm6Bdta9wZWWn0aD7G6
vYksfybaIcTI7n6VQc27rN+p4teGLgR75637HUvtUnofTVw8rvXzxRZoCbFjJVzvk78L1I+yHJbS
taajzdngacpBsfVXyGgQYvPn1nSQNiN+UBMcF2I+DLZY8rFTjWRHtnMvmCQyB7yiesKjlqYtogZD
IxzrKUBI+j/Zc5IBspimCP4pxMHYhRwf+A0O8TWaXhA5QXbcm32FGivLsgPAHwBgNp7Dp8iWyosk
qKl/9TewZP0r9yGeCaClacmtK0ZCZcXJmoOnYXDjCoi09CkbZmcp1Ing/sh3ZhBq/gUyZ3m9sLFq
cM/wszHr6yGDdBZA5ey0LnXNXFSJ3ao5GkFbe98y/ayV5Ae+D8Zpx+ji8OFqSKs/NCdvcP/rWN9X
9PPtUvYJ8gTNaxmf6K+gmcOdSR76/yrXroiaFcd2rUe8nVd7RbNKmFK4MWwSSnN4aF9gXJQDXPB8
pqQjK+rxXzkQcb+rzwX80WY+00fpPY40b1tKi1Fd3Hxx7Jvtg9Rdfl0i6HmP2nYst1ps7aSX9S5Q
nF70UmqjxbXffaAroktrnpVVaAHcvWbnxlQAaEnGSI5VFnbsN44BUmpy5m9x2wQWV1gsJG+7Z/j6
a1KN8AkvWCPvIRGBXLSZwmsZBCmEB7h8oCboraY/8Lgf0fbjNWkPsgwH8zuDeuzdNrEoBSRlCAb9
VG/hz82kH1KF7B4LAoTJMcJyOlDDBROfyeHPpd9uT3Gaj5+/tRIUxj/gRkOqjmDI9cnpJHbtA3d1
oyEGGbwMtl44AjPPCSC1pXWAylmmmDROkdXq6IuDHK8fsy4kxAjXlaecy5h7L1BEr+HF7fIh0e4n
tJGA49ldxOkGQ26rMwgvHPrH1zjOd0YgAn7dXrpzj8kqcn/GkagyE44c62nRiKcO433W65aK4O9X
IxvL4sExYHvO7QzbLzT2LnIhS7uP3ATJqnXabFghbUs3vOS3s0lYEE0EY9vpJY0mH5npJ6EostmF
4f3eLDf2gB63pzU5NgJPW4cJX/UTC+GcaQW3AcQqRJkWHga2unDDQvjjcmuHZ9WijmJ25cW4nuaA
eNplKugywxmBeMCuWdI6dVkadltxUicDaAwb+RpnZl6lopS7k+dJWL6btATF8vKgvRsLevFqSC1c
ZjYKNBEeVOt1Al6nh8mpEoN2/Rfp6V3UsMI8rUkdMTC3oC1LMWtKvYpYllHzn/TnPLM80SewFuD3
ojdLaY7BsYuHVPmhxNThVZiVOC6LLi5K5pAtoZvNTcKGGXQ9VfdwOIOfjCJYzZfcK5051dXUIA6E
9MLjFya82r4KDmHBHb+T2jqqSCRoCAWbP9vJw6gsWqe7KKo2oanyXwMkupSyr1RLrpobWZOTviNE
Fz4hjPyldQZmjTTVWs4prOcvpu1SKIeiTmARNycv3aytJDheElowjaDPMApzJHFuX+PpH6KgbXDd
PbzD9tAgiXaZQGyC4GGjovMNgQ1pJD02nKl5tbkslwjJV7W0SjEuNKf8RG/+VlOGJvHMz56GcE68
9CKU7Xa0e6aRBvad6ZgVDVLcTERQ3zPIMBpv8mpCZt9kdJiRZZoRo0L0LgcgCdXOKdd9KFzi7APB
CYMihNUuDWIEULwjxagN9S79sFCqao5U5Qi4v5casdQrX3xDvx5mQpr9N8Q8/Qz+hwQdTmP5VRGX
YgrmZMx8fDUp9eyFUMKpZPJENqqux5iF8G3kRyJjoRg9F2fgB10wU7akFAle0bHL7vruwFK6rh2P
y+Zsole5iKU9MUV2HckKCOQV/9/Cg7IqAYX9su/ZIzER5CwwtGT5OizVQ/4KCV0f/cvVmJJgg/MF
2fPNgPFess2xwfUbIOms7z2pfM4bPjK2cTb6BUmbjpPdtyJWmzCcGrJHU1XVVYYXrjqGSje5GBWv
yPMMU6qTMMqf4Wl/wQwY8zzVwYCCuMoKq1COyU8lOa16QD8AQ53j5jebe1UEM5IYRl8BCnxhq+am
AiL6Tkj0Ud1D3kabfY1ILasWjBzwipiofVe39sBtyeo6277kc6Bm+Fv4H+eMQIkL1Roj58rx4cUk
fKRcmy9/3PkKs5JUEZS2zVQooyQb9Kx5ANfgfwFgcb6KXCbbw/Q/Q6ViD9uGfHfj8nRxdYVQ5Acz
yjyCJK8eOfPdIRRntd1t8J+0xtvMse1JQAJafE5/QxUHjv7M3KhaCmU4jsBn9CI19tXmpvKUkZjF
Ne5/LQgJdkzsko0cbgVucr6GNnUlK/R5fOZ9O2jStRvToIdE3wiliIfsLJoTs0DlkNoExREQLcxz
Y9JtFCKCxBb6QiB0nffjPIdbQp/Q1rGhY/Wz2MmJ+x1V+Ks0gaIbaLm0ztw/VgTTzh9nz/UrqyeX
eVreaIigH5iYPjv4ZHewbQV6di7z4xkcabbYM2KfidiH4SMmuTvFr8aD7tKnlKElKJRIkctKizEt
GpiGr3XXbMatEqMGSjRcKvDlZgDKFpH8ylro9u+do6MrACKgtharFfuPCHORDzTTIyCd88/+0oXq
2Wg5fIr8OyKY8fPiYvx4EW/L4UjSOK9Jo5RyOSqhbMbaxuq3Py+F9J+XiAghSRCpdoZIfQjvypwM
qslG2c17CHuIBam+DWTkTckkTHxiGciIPCLuk8bl/TuAf9rAsD8wxJcAU1S7i+k2bYAjwMTaXREb
gk3V59da/aMkXFAqQcPLsrLiKNRF6QsHHdmGVSE5Ts7QB92EjfOWraK/AczDkLbf0ZTWO2O89fTC
JbTHfYBm9zKrtFN7k8iaDM1oACrRrbolHIoDd/ZEgxMs3p3vGOltY2Rr4emab4prQ9Z55MyKFTB1
pycexOsVV6av43V2PeScTmvhh/RS7ddHmFSz572PH5kN5t7FHmqwOCX3MxhnOXl6VzPAlOmhhI8l
irZx1rbOLYHJzjptrKYPCdbzAkDeUrywi+lLtG5cGO3p/cMz7++4YCXGOi1DbGl17al0VFRG2abH
1uObSyTiGnKDQ8MXZ5s3dQy7V4HlNqzqec12d8hlrFkXPm7HhBoOCVp7PWYXQ4vEa+Fg6TuBMXSE
5K6WMregG7I5lwCtDJQ1MLWs+xnI1ugTsXYi0IaBYYOgMCd/q0eQU77zxaU5FC91sT1ptNPS4fMC
g+96w/e6OgkvK52hNfHx3Be4Ydvp2EZYPb/Nk11ocLzQhHqSDjz4nmlTHC4lAAGPNdFc7va8PtLf
hVCEV5qFuj6g2VYl0S+NLnT2+An3R/23F+0nn4936mTrJzs+NPM3exqIJP6rG+pYejDerXtGjNvz
zCqxfxNOPAsruG7CIQhwiIaFble5xtB3BLtf8RVwO9qAKkS5BmSFAlqs4J3JTnMWChvK0yqLZ07F
/JER4ZLFwdmX+SJpnoVutajcDBlP1FZG16E/WnQc3fiA5HuVaOXPGwuu8rqIZMLkGzDxlRCctz13
B2gatUF8nOYio+fR3G/oOdivm9hI2b80uGs91RSEboBj+onmxYPE5FWBqxaYZtNvb5SviXR78PH5
Qbdx5iYvJ5tlwoRETLfjX3yH6KXp7m/86Zpw2ulLX7/NNypXh1PdNIXCLYk/J/Otd8EcqJMcHsrF
7YmFccYqd8oDqjFcTkTFzEB0rUNOdY5pu5+i6+L+NGC0hhwlhcEtkiOhGqYCEHMhQpzBHUMwaIGp
v8vY0P/Y+Tfg5NITAIdXgP8oeodmpN0I5yCDz8+gHXQ3QYdyY71CJkaP9DbFpOnnBcnTbQYhUjyR
lrE/xJyWUIyMa/Vth9GltUK6rMZnxbdHSSUzj8rZBY3t3JO8Oi4DbMpNNeY1vQxkMDF0pncXJofM
56DgC0Ov7agHOSgqOkKjgqZQTPVntKPJZVpkh+H058UjQWi7xTYU8ye9u0gKoY14hkK6RaQvhPs+
NAiJT4diAFbDl4HltbUQfS2TeKXTUKTqZww0ymQR5GFPACoPlT3c7M2v/a4RwdXsWsd2PABGOQ6t
8Y0OIvtgUBnXnSybVabV/JunTxLc9jNO0bieu2pXp2PglVCSWNEa3EUJK4QHdMZOTPq8neATNRoS
Hsbyhstp9LuCCwajTPDr1HbG2evdkr8r56KM02zCOKskb8qOfE5PS+/VuR4pWawXbuf6ZcliVzEQ
loBETUleehIAp4rlxah1EDZUNRMgsdxHVto43q0Fj/m8RqGuhn+JqotkYSKwwZip5uP58QxbgDlq
sqgfb363G812/yva98YAsGgxMO2VSygoN6V79++zU3g7n7aZIBEPi2MuK6xXF7dV5fHy0EXDKgYM
tNAcoe3QjK4OlwpXBqHIk16w3luLRSeCicKtVZEl4SOKvGC8FX/WwIZ38vH3us0F2jFfVY0XyPqv
/GonxaQyNuDr1bK9nieQ2mTOEQwbel9OhjoUjkn0OMvF2agZI/zQ3ofeMb8I4bfzi+oqGTKQYl9r
tti6lehwuNUWsRuR7wYO+8+aIA68Y57NlO8zb9S1XBnKQpI7EB6u0ZBNTdV4329Zuk6Uo9DMUlL6
OWUWdUJqPv2Opfm5PdJNKMio+7TzDku88D00S+7nOo+XAXy6gJ7jiH2mwANwsNmPRemTOtir2fL+
4s9dnMeCoIcioyqxif1Op2vdWQzPxL+k6r3mlU+p4/vDvrLysrrxpS8NkELW++1+wCYLjhggQJKO
sal7fkkhcfuCjR4URdEPMkNto6iWZ+nvMbeIBmJsD9Q1Gln0CB3DpqIhcOJM3/ZBd0qARzl5vrHF
j1AmId+DolZLRNy7dC11blKMbJNgdBlRa04eJNShBRvMA3xD9dxO3cnnCRwF88MXGKWbJUcXW1Gs
9SGJLMMjd0tRNEk2kDPsOszXl7/3C8YA1YGeM3lSLOUvEooIJ2s/4/kc9aIaF6t3qdB+NzZLybky
lm/Cv1uV6GrAkmv+RSfUPMP5LibQb6c+nzBCkSfv53olIhlB2W5bQm3rmI9waf+BpZJOnZRjh2PY
gTOgY1JWrSvzw8Zsi4yiRPfK6HrSee+J1/uKF2Ajx5cswXHXKBDgFam68zkQRDUXOq/hJN6yBgrC
B+kPqYuZur1veH53tOPVb6XDRZ4Qnl8eVgGobkwIFbNMOpQ6p4u5oh60GUzahBK5kLuSvRsRFTOL
sooSl9AiP2bzamZOQCaXrPUz68dvJ+CQIiYQpNnux43ConG44wOBAGI9vftHIuaYtp3+bJ6FDtsS
N5Mv2+9RKztPnNZbzxFbmh7wKi4O2QRwjwbmdDqBJgijbCoQaLp756RLlK0fzvnI2yZSleRpEIWf
BEOHHrU6/pZjSk3hCWblpWZgJrc2BnrilbhpKrM8m/iUswApH++L1KLtGTUOgSONllAaKYgw3u9Y
cdmiG6GtS/lsX+1IHjVHJA0rul4iPcUFmH16w2gxy3LTwQrWvQ3QyDc1WtezTcJeRXiC/Xe8Qk/8
zxvuqmJodUT8O9rxzn5QaKRwKp0DI7b90PGLe8m+Av+xHbzD8oHHUSBVfeo0YY8UtKt+BeUu6Eku
guuxZoFupm749A2QFnot43ipm8MpM934UVoQ4nZ/qyXC5IAEL5Ri4RKSPduWxMeSQo72CI999wUV
5iQtz8hqgW+wT72tYRM9COXby6aJ5GrOceIl8UMf6dccxG/DpBZhZY+EFByPuLZyBZc7P6947vgl
6a/OOIAJ7cmArY/MUO1VFW7AYYpjLs+oQQ0+WCRmffymdGzIYVjv+4jZxII6lUPxh04njulChmNi
aMxXK57frJcZO4W5JTO/CYjYpFH8rRcOg76uZkoxnDp4QVw3F9LZlNYSUo6+SkDnaVPZIt0Rszme
r6+wG4bkWDlvPllCKj38KQwkRdIgNoWC+oDBCCmH/SX5oEGLLE2cMFyYMiocF2IoAoh1EsxFg3JH
eu1UZbQWW2Bw1lnLeLRywzEECWUOvsqj0x43mwr+fYamOJRb5l1K7bLa1Y1R60fD479xiayChSg6
qBn7Zem9LVWz1sRNPhu93emXFHFh/3JjNDiJsTNZ7d0FvGvEuFrZHEjvFgqw1U3icRCd7A8Ooc3Z
221mZAOLdPkV0XIRA1pVBGnRN3ZpQneYPKOVakW4doNyf8W3EanC++g+GjCtTU1R51BQdqQkGZ1B
WvJJC+1Xrte1pnjxkWmTZLjrHbYICB6LckFjpGRTUo4cLxE6R5AusfyCWOEz/yRLTGUcPWFnkqfD
U/fMJP2eBmrpfXRLROteR3prpmJkJlxQGv1/80v6HrwcS3WwTHPd+pC0BcY/LCYSX7E1hK3SZO+x
4gY4H9omXMPEEP1By8Zy2SaIJ7iPhwb8HMz59nHV5q2GM81I2613QlkrdJOpQwMxPwBH0fkl7vy6
kKuf7vuGEfxHz41Q2BPJbZuIaMQsTl+dsFFp/o5VrjMbLsYxPw1U9JajLBKeogVZc9B0TCaoyeVI
Q4so7/mCB1wfQeyZqRsJ6fRv93MCBGqn2qu6WbnADJs+0r/o5VgXhuyQ8jFkKezG3Vls4ly4jN6V
pVW30agQGx8BMs46+nlvctozwawpNq3hVq0hacmo+19PrXA29c6F+jydglbDGNecVl80xTut2Pn7
2Vh6Jno5ROf44fekcIdDaMB9BbaajtzPE5/lmpPOi0SNpfR8ILtoi6s/i/xnEwyUzNha/0eK7sCK
k3vKte7u9DkP2Vl6QFKCDOjf38VwRtzAH5YQM2RaJ/6cdmnaoFF2wFCC/zJ2D1q1h7KxdYaEnZuA
lXKkAEnZ8qgclIN6EZkALfy+j//XsVelP5CbHcVrkE5p2vgyjlYigCbljcmkKZsp0L+FbVw060QG
RgjxOZUoctYgJnZvwuqpf0jX3l6qegBdoG7HNHZR4ZW0B7DWTLL7OjImFJ8SsA5QfVaZZ6oUshRe
h4R4+UwVTbReEbmoNWNRdjxnXb/n1mdrxTR0IXCNzYcMYUbhBdklOpPA/Py9C5SgbV3wdN+eqb+0
2px44F22QJHKzUDRAF6lZ8ZWxoj5qFhvSmo/NOW8cpSRwTjzw4WqeSLIq7bqSZTvHf3pC1ZPMIrY
SX7eGrPYvmW26MTDK1B0z54Vnlw7CojCONye2p30FP6BxctI9QtvI0R4mWxkZFaT5gAqYyV3rqXm
OY/Rp601SjjDpU6BJW8uE+fsUUXsEjSBeuD1RxQa0nsuqD9+j8dcvN3mk5gXkq9B2QlvY7pI760V
obPbmgapQYFXATfLMRWGgm3zr0vxCx5okGb9ZV9EjThP0AyK4inXwsBb0fGPR5/6gbqqsvpTFdN7
MjSxW5Ts9/srZqg9w2aZPPlFZaKg/QDqnZwC6YVxMEeT8mdnS+vFK+XiPB3o6BY1+SKg5NMI06PU
jF6orJzN1KRd4LGftmwqZDvIRkb+fxlSXmX24QI/c1XXrqWegH6XN3zqX6Q/3hgxA2wcJxJTGraJ
BmpnRBYQYAHuf/ow6k8OBHvPHEM+Rwc+kvPmTOc7k+clhrDsNnG/OAanJ7BESTg7o/rlvPKVfhUO
um+IJgvYSrN+ghOGMoMZHnWr0zqNw6VjQmxiySsj+ppeSvzZG37kFJlDxMivODualuM3hGJ3baAG
vG6lhAQQDItYK6q2QHg3pods2/YHW8cCE4Lm/E8Au5RROR0T7Ogd9QwLQ5FGUPW9Ens58+1hVhQD
oyHsiD4gvkGShw332qrAqUq78rK74dxHIjr7My3u9WiNjkMZ95pig29yZ1ZmMh26Lq4H2Txga/Ot
/cLl7IK45q/zO2WXo6XfFEe7hdeUgl6PY5nSAWBk5khkhzo/MDCC8aS5J4YGgtSc1ycpIv8TfHiE
dIkVJVM5swIE5v26nxadb0wDx19i2kASw1hSL1NTiU7rUfYOt5VnStm/RIWcCd66BcQZtT8Ncd5p
at6/cTLwSX3JM607bP7tPlVHloFUahjqja883w1UhLdN4jTh2Bi/q/zF6jXcQ4+/spAay9ZzGGBK
59SqZ+Seda2Fgbx3uyQDF7IDSToBGt1YKv/ArYoOdmx7MKd1Y9nrAfrV4pdsp4083NO7Hu8NIrCp
ooT9iHQLDT7ZDlzl+3bjG4ZIpNqueoMsyezf9IF4no+iggEyddCAyVy8XfEIPLFrNO911kmR/bjW
2+gghDMXuXg17c1oqtVBAQdfQ5KURSpWqfOEyFG5KyIY7FVMmL+4T+k8mFy8uo1Kr/ryigl8+cuq
9OzGRUy6GCcBGXBMyxZ9IIYpW64YVzNCSmFKFi8XeZxXLGhTRBk7WK8ppNq5R7VBCypdT70NRPS8
3ja/f43TmzPy6mZ0VOsItlUIRy7mzY/nFJNCbbfSWtF8vclK2IzmSqqu67+Gb7zn6O5dss/j3CME
l9SgsrYqb/56tP8derGtbMOnv0WpcKCVY3Bg96u+DHhTitQ2NZV3Op3S/RYS8+SjHH+G2o7vMKRa
+atcc7bNKg8G0hDDeeC3Y1LqxCBczpam9K2xRfUtTz39hNNP8KWZfCXLm6TqfkryCsY18BfLrAdm
08pBYA85K7TcyAt1kESvE9yDAvkJpG0E0oIpcZQhsgGE4BdBWLOLBspSnKJb7HwOkRj6LmJZPz/f
6KlfcpbiIxxAuAInI+1XhmmJwnCt89QISMXYzhljBcQzvG/l1Yj0WDHLnRBFRA1LfydZb3TWFTxt
OzKcENPbEScUfSkOe8yZ2ewPlbLsvxg84P4OhCJEqIIg9sIfzegwqg+1791xFY+EKiYyRwYR2irW
3HX9j8EXyX2TcoDa6hnwhcy+RQJKNxZrUWLnZ/qf+qWlR+6uVcGBRTMeKodpaSToQFLoakjQ5CRo
MEROtnZYRxKgAvFS3Li9JqPn5LVpvs5gvfDsCFc6bxOWDhkd2AbqKC/smMHg6sZSt1nRe514Bqkz
abMdvqUVdRZizJJW0txJm4/OJNTKIzw6RMS7ygyJhyfI756FwiNTElHEwHePc8gFglunkAzPAIX5
r48XvwNY1XifGc4Owlw114FOvspIigb0hFrmZbnSIIcbbwvWAUdTsxRJ7N7PfvvzM4Ohxr4SxvyK
CbaRKm0kBc+KMCDG0pyzLP8ooSDyNNp6zds9RO/PTmo1mthoa4B31Z0AenQgJ6LuOloNuJTyOzO5
+g0bSvhxWb2Ga4/zuKUW4ZnvW01ptp3demYQmK5CPGPUSCwz0dChrHEO/aeNtAXk+zFH19bWf71W
84kWNAilNazJHoudZ5VRmbYJHov5RZxA2zDXZExrOYPq+OysOty2IYUaqwr5RL9wWicA1puEBzvY
hGGSveC5hSMFw3f5GS4x6wO0gZLOKJ6/txSgZ1SMvu4MkZvXHuGh5FT4hjhUv7AXlHwmA0Rb7enE
v0LwMXDHG4E72qaNn+Ns3D4imzVufWzFgxdYYeXijpc3dp6B5PUAEwP+y5KABoSjE0qE4gB1PUDl
IU/dfQpqZKqPRIo5EwrbvXeUSRRIpDGph/+ZcMAvaQphRoszccQCyy1FIK4aS0hod8Iv+zVxsXhR
SD1I3Y0k/RsmKGfH69VmKuveRM8Tttd1+XHqDFgllQl7lM6/u4aHaG/6hxTnh8mgZlt5f749YZjv
Yks3n5oG0+wxOAJ8YMyGUU/tWSttxUkeBqP07KgyoubcmzZoZ3xg1LrITytO5RjxtGGNi4xXQwfZ
cYbYi+jk1xWTqgcKoVJKxaOi0R3Vvd/uxrRU5sc1/FWB6+62GRfWH5bzKqybXPlvOf5o4/2OuBBe
kSCTT0YeXgUUSBR3nQ8iDHTPw8c8PXMolLcoPuWNAClUfECRtCTrnSvkhuEGx1Oce/VRhI2kIIO4
8ITFOIGkA/OOT4X68wBxJM2wuPb8ey7Cgezy4kDPOM6V74ENf3jK3AzQ3Ka7WUQU05wVDlBSoypH
8CEVCeGceZynkQsrJI0Kj+lf7zZb9mnz3wCfpTe4VBKQgnIdvpotEVxifJhtf0jRJsHXXqFW5Mkn
WvfFEAwY4VD3CrClOSOppDRcIOxsqzdYNN8EyHNsR1gvAatYSd73HznMhRzGRQt+hRk+1o2icV7f
Z/yyTTwXQGSiCYRdQpCbJQOlRMiRrcHin68U++g6aazAdE2fGxzW4R/3nBssF4MR3zW0OvFSQszF
L0/kdZNQqPitZvHVkpRWcPUUn8j2hKyhg/S9PdFwtWai7AMXU02Zm4VUA+/fL1+/jg954rGYP4gZ
CvIkrwga0rulbd5N4yyvEzKTEVrN2iMB4g97NAXW8oC9w4VUYRqw2dLbaidXA6CL3QkgEPO33iHc
6fGxam7Jrh8ZLrWWyG5Agw4vyJuUUGjPTkWQlfh1vP1yLDZoHYrwyyBI8G1COe4j/70ryi7H8gHU
QLj2YTAQ+qLPuVOXPjKRMwfd6XLvkP6VKza26nvJvfFpn+6WP1AcdeD/xcNZfxEiDmDGqpmZjQio
WaxgLe+/khxmsjP+EsV2KLtbY2VxoYUB3ZJcQqiq+9n7ZBEUM9tPf06YwadT0Fvn13EW6TpdCHm7
Eyes+JaXO7iJeC9gc1/3ZykUe9rc9jsXm7UDM2SamPG2FFIYLU/1GwC7BWOzKHBkXdXBujihF8vy
mrhhNMSXH9V7W/BnJY8CCKTkAp0CxFcNgWTVx++QXQcKH5WHMblyTmDHx1S/Al9blm1EJUPOQ+Nx
D8B1RKdSFt3xWMv/rBrkB4013Wf0XjNlwkhhOb3mCQEa6j24A3Xprf071Fbct/k0Rsp9qv3nQh8v
9xSh5d8SgmDfj5SsIKXm4xyfN8IZgN/wF/MZrEKmHGpCs8n9qyZdzJsusA8UAJoPx3qhf63HeauA
Ug4H8Dpm7kgzJNvcaRHptBZVEcl+rNGwdkTev06Cl9Qth6nerXTlH06Kq9gkvEFQi6itNMMVMASU
61+HBZ51Wu2TUFE+8cNUA/ndRGLa7vW341OmT1R5joT015QYlagsx+f3YG+CbU1pcmm1Hvldy0b+
oV/PzC2+Cc4/CawdA5O2BrHiPB/ysc+Xer9hCaKGB/UDlrVaxylgomoUirm5RSlYvDvYbqsGt0KV
JPoagLXvS5Ez5V4kl6/3m+kJ9znhChjTLKvox+Wu3VfhQL3HRCV0WXOWty/6OX1f+pyIDXa6jIum
onj+rahNxLOnRK8qBd/hzKlx0BLJzh7zlYw8OI+6jfqznGnZ2wDaXFZMgxgUxMopJqPLobMU2KUX
0A2EvUi46E7lF1uwTSaL3rWl/bqIdmtIOFNM3VIKj9JkQTQQSsILLZlIj9pbbeP8szG0yaJ/saWD
ipMugPz5UEFj4QQuW58w9hetmfPSra2ECCKxAyVjH/1u9Im074xjxRoGtsEOFk+EZn//SDI529Fc
beZsD7DtvBqga4/7F9QfRI9jOjvWkvGbzJFqwuixjidEiPcuD62Uxk8SFGSDGujoV5l+Xjt3XXf8
2gsr5inZFRV30aKdo69Z+CqVrlAHld1aJcnEjK6gd/reCnivW9zizn5StmoUMuL5rsKAHTJB+GtA
1O03Zi2B8NYUY+C3qJXS2oPlm4S2EOYFKf8nn0Z9xhqldHjRe4+DeIqvTNDrqPsFUZKdWotn4OOJ
fF4FCScakw+7vnDVHITqU/5RUfjXh/XMi+UO3lvCgTsjHdsFAS8c2RFDKoNRrX5ihX8JGaJwYIvq
psqXMdJIC545aH+duBfijgCaf+N+moLytayAyXFsN7NoF6qYAWcChgftjKfq0g+CvFUvKiR0oK9Y
+RHldCDvOKc/85hUJYLoupCXIo4Ou3SWi6ttmwsXBJWvLVDquLpmdmtm/pit993O1ZEbYW9GlRBP
VIwySc2mNs2uxhVg2PXEmg6vX0rcZCrnVEQoj0If9Mcg5iuTKQH+r2MSRKhpvl7BGvFSdQEe3foX
v0I3JrU6Ft3yWTr8dbLOD+ysBYbAv2lHYPblLuS8lc8WIVchODUZQaeISgkMC77pHL5H3cUdOLRC
3i2vdjOWgdO1aySyAkP2RcO6S9IL/9HugSXRqFIKn31UbUY+uicmdWNj1LnT+RAn+RJqWcdXDds7
N/TM00GWJTw0pdOekSF9lD9NQTUI609NSkJLwGcdvfiU7qYye0UQmWMIE7yrnQw2IBAwcaajR69C
lciCz/oqCXCcr8/XEcJvSQ1xcrdtFmsNDA9yiOQdfV2L32AzDIK6Vga2jnXEtfmyPsKeqovQ/k0+
KsAtHkIhre1fgoG2fDNHkUU+m1sD6AhQeG1ARVPG0Of0XOlJO4M+P4Dk+Ht/0bURw1tIAFKnwwsd
480I7tDH+yizX47uUWDnUccsL+yua+FJLaNJw31rL4n5kzQPLmZW8NGjy60bAlqogcxfNKHK3M1o
On+9mPm9XqH7SjbirYNTph4UX61BJ4OyyITQ5E3SVHOpPWaLQU14+xs41iZY1/ZD6z6MFXbBGsAO
Fdd3HPS49e9llkVNm6y9V1DMmhTGCSd18vptDRGGH+CcRtnhmrfrh7ywPXu15JE4WldsnP1E40sB
HoiUSUH6Bo4Aum53NnRekJqWLvYquB1KSHZyic2SS35jbcr6DOJl6EMc76cW9cMAk47apJlplrha
6sLSCSqb3yRR1+eJ6bjpINcbKBWMJ3T9cd+ZtrSuehyYseMzukfvMHMTDJlhFzhPC6B5vdUcvCDE
4Odqjd+QI++sZEYCc5ZkDexnWlahff1rrHUp99fyh3OwgBfUVM+u2QrKV0C7OAPUyW+Buh7iT+2a
yQzjBt+u+Ey/V9F/gSrQ+OpCgfaNQ0gBzOO4jdJ5JuyFPQlPs/BY7R2jBgQCrNTTRnPRJyq+VoIl
irE8fqahY/PAELgKopgpUV0917HDDKl8pEzc7NhR/MOjKRtR+daKAaPsRrpJjuSZssVuqH8MqntU
U0FkiWE7OI+IZT6DE1MHhWqi2RcyCjVxh79V+V4bm6d+xGumNziJCU9vvyO+F1uOnx9QC+jaM+F8
B8PnZn5038GLngb2rMpsvsxu5NRNh/jVqq0AbxNc7F4DvRUUElcujS0Dd1GoR0LcuD2WwOEOHRnc
TjThsdeFPNP95PbewtKu+tSuNLQANb2SRjD+P2xdvtij+SZl3SSNc8bgzU36HrrobmlLFxSNs2bZ
W1UmSszuFP8hwqyj5HMJlhipgA4V7PNnocZ6adfMFFr7dAihf3n1kOdSzPyNQfVdzTeV14t741K5
V1vI9cza3z+IluXNyBPnP2z52PTn23JZpzSRA3xh+/zRIs0eFa57GDoap1dAmZ5UFCQ6Wj9Om/AI
MIw5tPGo9pnWHFQqcBKhFGJDJeDN2IqjVVZ5mViMY9Mt2wFopSTp7iAH+GyVyr1UWt07OjOIl+CL
NAXO/7UUFzNZ5Y2XnkNBbgYjNCR6fJHZZ6QcV0v1LDe0LXdRzxuQxRHi9y477kAXanI04gbHazbh
mx3SV2IxLtM6Z3DmlHbFAwPZN/JQ3wcfqUkX6WqO3LKBzg9CuTm108b6/QC1xqdIBxxeiEpLnU5M
PW/XYnqNLGPNYSei5LoawgeWS4OgLpEugooJi1AUX0LWcR0a1oUhMexqjV0arvIbjUc85ofxGUpC
A0HHKUumRqok5wZPEAGjCpT/PllHze6UIemSIetrFD2e0Fvu5UZg0VMtsnDQojIKF7aCLvoL6pxP
NpOYiPOqpsGzy8VVOksQEkRvqq57re/QX4qzDEEdvXPZra/SrIQLhxaXrqG0vSwRx5fd5VRy39cF
AjXF9NmJpu9GEXTbNMWzOHw3z1Xcppd9m5wSZKcqezJk+N7LrD+OKLkmrJlmQV47LX71xwjFlWUt
AuCnxOJaEBRiN/buDfVu3y5fjUFfcuNnbXQpURbOUjlZqXszlPz1qn0DBtkar4CYSsSkXbjXMbzX
AknthdwLZwRrcT6MsdfAmdzxRxvXCBWArOqdr+iq8os1NtY9zsAdKsjrC3//g6wu3MNxw8xplSiz
gz5CEE7poHfYa498mEAUhz1nSctGfy1MHDzMLi9GWOi8fiAjuAawCfxSQs1U86oL7XhzZrtI8iNL
ya3IEFgIaB6m/agnAk9Bblr0az8F4Iss6zy3OuSJdkQMzxtirukJtrlnTfcpDoVtDdIhP3MajxYz
SEsyfr5r0PNXbhaqoQ94+YTfKSHnGi092ck14TwE41ekfiBOF8Eved14La/YuYiJiyKzFpS+0hoC
NJEdsA6n5o1vwpwv4QNt3Snqd9SxNc3Snr7IBtK3ZYqxntvGizg5QxIS6f2SIx/sSr0A9O9JjhYu
6uXZB+tuX+0Azc3lUBgbfSIwzONAHWHyJ7fRN3eM1ry6sIiQHhDu6yHPTTHb0jSbBMEZs/w0/Jmn
6Vpwguk2N9ndRU4ygtfNxoUg+xWOJsov9sPcP8ooWHZ86O68yIeXVOtgJVsZpSqUvCoYXKt6w+kg
MyM91ZUFaTqApCw3hSuoc9ysMe6gOB0l1auOLaTOQYEoRLSow1IVCv+DX7Km+1E5bjb1OqXKO8Ec
gIUN90tGGeF5syP0WaATPEqj5HTs8oR4K+Od/H/lPu2xrH8EdsNWaxKpq449PYi+hhlc9TJPEUaH
PoltKLLVE1FCvaWQrWxQGFRPuWdNPGmUed6f1+v4Y3XvXadcN2e2yl4GDj+Fi9hdD9u600x53QPL
7OcvmMb43+yi7tTj7hnFByBiyVuldz37gS9tdmUgt/bVxk80ZqrgwOBp4o5CQQefiIAw4tafoPHS
icsVXSX/PYmxLZ17EK+4jTHpZUiVzUC80SvB+6w+PcToEVbxTBvOwKxa7SmpHUs/NlrgTUCH5w5h
u5mkU9CXM+0gDAYUmrLrQiINzUcR6rcNqo2pZgb5ZfsRc9vIEnstrAP6+p/PDM/aZjoefAoeWi+y
UuHTilKHQNd5p4SelL/mzrVRhxfi2fcyWUse3Q7iBlQe5WVZh1xg3wMVb8j4kUVKA0mEm9WGuB/0
sQqvZ0fFT4oaHbZXgLGGfIJqjDycZMRNBrgC7MWUFUCLfqpW8UKLt/1qBerjf6upW3A/YMqKf0nH
pcOZbvKNIrgPtZotffqhL73wsFh0jlKvrxB4SYHFHizwp8UqNrxe8XZB3ELcS0Sk0QBXbf/Y9HRO
/vGbHm0iugsS7trvUg6LCG4L99CnXaOfx/xCs6pcdfvzo8p4H9VU3OlvKEiiL4bzNEUoFtRBQFUw
ZIpgsO8BkTCBUn6fStut7t1oawnZqU4MO8Wb7q5K4Jr/RfT58isI9oTuqiiR8UftERyOxME8P+LH
aZFKAxzCeGXBLZSbBP5QPtsrUWx96lCiO+S0bU3i6bQlwqQ2JFkHYpXVdLmrM3Tz7BwBbyrdBMM/
bq2cEHqPhxVnoLCmHajJq/BAxDutmFiHmQAJmHJNHiuXqteIEkdW5hc/cbfaFC6hQHj4mLEbvOn3
2nBE5SuEWQ40v2BMshrp2mSG+7zsStPoO3sPTXHL9JipGwiwcaRLJX2ybDD0jqyWZnmsx1xA1K8o
daBKZyOZHb7Q+b59f+3LP6SVO5oix235e3HqMD29mjtE+b5cHiWEo4PEYPiiz94+MaOVj9gUpLg0
k2doKtGofAiLsdH2PVFRhqbs1RsqiWn7Y4hYbTWHzWTadpCSHqAlo2dPCPngkOgmrEWAsVSJPMlm
wAVIC1YIfLdF1tmex3533iOkROB7KPMXZTXZttGmBuqe8qRSxaWGCBj6NLms7jtwewuA/zZ02bqU
wt6D1HCqZChZMmqt5yXrR+GAhx1y+mok8+ardN/G7qprdJvAseM4bpdRuolkoLisRSmueNlBJ90x
ukCsuNQBq/SMjOHKznR48BgR7ipWrosM190ERJpqrvljeVOgc9RhpdVaX2+pvJc7yNgQQLP6c+Es
Dx80laLpDGETGUhmJbQf+msGcWQcgBv6nyj+xcNQ4TClwcTOwRwJ0l+TfHhFfaA8UBdjwqgOqpFO
swm3WKxaAfyhFTdc8jKtDeY79SsVAsn8Bt0nee7tPlTFxGUYq63iXgA3fPUC/lgugAq+NUOi0HaV
6E/xj3BEYELSj5dzVY8bsx6Cogo2iWwoml6V+cLAwiz0we57eSMf5aa/wOg0TSyI6lZPC0MgR+iM
S3e3GlOcfSO0rdze0Hh7IaYVfkkwUDYc81W2Hn0yKgIrh5EgtsyyvFmj52IYLjNiWtaYnd9zJs3I
NUwFKMMgKxWfzcdiVrRGOhmmMCAHll4WscrKqQXK5qua9fVrsOfjOv2dpSFXutN9h+WuzZYKu/1H
MOnCZvetQbtFIbYyW68a83rjEsLqWqffj1STjGuj+PJYp3D6imwmGik6owICp1YOf1X2AnM92gEM
nGDolfzTRTj4LonCInXyU8vY/FD0yB1LBEhuoUiKrK8OOPkZJXmaETgZljvDx1mym5VxPMNUQrn0
mm1wu88HyjJdmDyMYsnfAI9jI6tHhROnm6yaPGWEao/WY0+ev3gmTK3qEZ8rxCcuChVNcEm2xgCD
cR1dhwG1g6AMVPz0Wh3Ly+xbkQ04K1wbYactv+/qKUj+5GNENEJvtIfiASe55JTXJJaFa3el2aVR
1mBHcbxblpIh9juLyDMY3kic7jx2oDjmbK12VU2vE55pARAj+PUff+MV7Ls8FMMCSRMq2bLep9tv
DJhi5uPLLfGN2lXZyhI9GxV8DDPjb20jULVMWiAGZITi4ul7tVDxrCpN8HqcJXH52WIndjQ4KI4r
8GfpTphtyJf/sVLDYproM/GL/Rncc/JkbiQD98dUG+aKdCDyCBspBsL1UaLlJxOL+JJS0dhBpKhn
eQUZSmpvzve5fWUNvCCUMc2HwRVkkfK/ObhzR0qHhz6vfYrKO2fp1aC5lmNHSfr7AftRzmYVV7uY
IDcMqw5OJhZBis4b5QcR0jG1wfWUkcAX2814Dp7jiQ+aPt/oTsG3wKUE31gOeDNwLzSuqgvXu+1u
iYA81ldGWf8ReCxhuaGZuRAGzsKtGxN+fsxNYZcurBTDqwQHX5Vp8s9V2+DxDzlqd+sZp0UtI8uD
jKuMBFiDOOaofMxcL45gfMTc3U5gfw1LbVZp/Zf156pBtdvlSs0+DyiD+/bwW5g1sPrIUhZe7KjN
LUTpBO2IEXB7IdX2Xco/BrfgFDoT1FWKhPIM74N/imFXR+J7rvBSFeOEWWQns+52lOnaNrKDR9C0
EcfQo/jX7VFKzHdHJY/Oi/htkTqXOnIHUsXBRoSrZeolKjejzKAoQSSUZTQrKgSushexSVGSVVwa
HeuuM781OYfd7xbv7ehu1FZnpdeJPQNZtPoTk4V+QRooldpwaTcQjRP0GSpbPLxNFBSmqwFXA3By
aCRaxyMxe8OnrvOr64Qs7doUxtJSOMAKgIoxysZpAwVTWswwAgLoFhS+2GqGQN2vt62FzOVihw3k
2wlr9hkURPucI4Mi9t7ML3eKPDYym+7Kw2IuPptePlCFSgwQ6nj35UhdsBKvH6az1LPAPBMyfCk2
KRzqgWNxe9qKZDZjrTcTwunjpxKSQ0iAvpJiB8B3E6A9Z6WP7M82Dgyy/97DdZ3NLCMeElm+QNJA
PnTnXDehoG0vLifICcPnUnM18O8DrBnE3wf5u2bdaHukI0MGxTC5g12qkJRzmt9jYCE7BGkT2BaN
UBiF0pUgLi/VYQrzh/OU3zzRRtpF8J1u4QofwOR6tBgcgjEI+DCAc1LBcIQX+CTBhJM0pcc2wCpw
J7YLWw4WNMFhNHselhDzoCmsxTapvTz4PlgTvVc1UtXlWAvofvc/2D+ZvM1akwwJ9QU9W4grBxBl
CRhhKiD9u6YCJVk8e5IA57RCYTeTQOXemoRG1kNatQSWR9wrIGXskMi8nVDwyDrhMDuwlvN+CqJl
Fn5NY7NLalms+Yl8X76fwSn8Onc2zA6MqvdSEhj7rzi6O++GqL2CVxHzgn7ufC7Ec38TzQry5OvC
IjVcHjAtbwquCJMHXpC7F7XGN76FgzRfDyVNmMHcGNx3B29LRJ+lwhMsCGG60UsR09tVw0nRLW9b
63Y42yTRmkjcc1AE2XOM9OhsmhSRzKb2EereI4hqon6Q10lGbT01BGE4MjCJGCTyioz8RVLA3CiB
m9P9BSFnk437FGs+B42VVb+K2Le9mcW9a+N1AI0P/FnYI7i3QBb+1eHatBvSauEoxZNY4Q5Zmvw6
rWjhHKUbv3xLuMayBeOh97jMWf6ySDC8xw+kGvS4e8Um8XPRJwltxGXfX1kmu94Drftv2t04phf9
dIjFT1vJAig/Am/Ta+wwwYdGyl8Et+DCqqEQqp2M/QcDgcl/fouw9TBPalZRkSFuuXLGIDJZpN74
DlsFphQJ+cx8mY4WRHxi6w62PXRVP9GG27gkk4zi4BpmvdrplDTRNVV22xIPhtb0DSXCLpZVXoXy
lxFwgKdFjfknY3MH6ZUOwHt9QplHvIGFxi/rqO+Z9lVkbQIyNVnv2LhKYuHjgQqcpMu2WWqReVCP
wVPqiy06iFq7DwSf/fKNBWa9ia7izUEHdKQdwmIWefmCEHK9trxNQICW1+P6l5XheXdt/spQIM/9
2rINfze/Rai0a5ajh3aRYyjtDeqKpHBI5fUaY4euvhECduH1qfyJ8WzdunGJLMFnGVNrKJIYcBo2
446fmq/u+omXvbCY5lsxcZPUNOO0q8iyKjWdc4gIjjm6RY/w8NgivY3kh2Y4GtZsB4Rm8lEpLSs0
smOTmW4T0n+WsqFX/43PPZ6te1u3F4N5CZ75SvmXbiSbyp95JCRLVtZ36RS0QZWq164T5A/oTg2m
0xv4njqu8yL9jp7v7enYXp3d6dQQckJWb8J+YJ7B9owE0zRkr7jogGPpg7WXOXJ03jrY4UJlLwSI
M/oYNAT0WulzzD2R4NkaH+f2vGw0YnJ401eOeusyK1qRSGSk5RgCeaGicJK1eUZcY/qcaqqiVT/C
ixfPGwkWJ4ySHkQaDAofTugrvbbzlrtVTpo0TtEwitxNQEuBhIwqrN1Zi6rMIG7VaQTA1qwXMzp+
JF5PlS7V16LiN5q2SATsf7vmHXh3ZQ+AZj+N0+iNQ99mKPIPgg2GEMMQFXmn26aqT2OzDhgHodJj
XehxuJqDqBAcuEztYwxEAZkyOVALDXoQ6h4Xz+LoAKjQs43PBmF0yOn4jbU+9yIp4sl0L8VXhXvU
uUqjCS35990kTFMxwbttVsyizolaDRMXeBu2BtsSMhlUY1IOygSKjZKI7pwmRGaD5ll3K0EoyplG
IG7HkyAm71QY6IRXQ6kzJNyGp281jBsPfi6q495WP/wzauRqeF8Qr/UMFTvH2eNAIs22UBGjMA6L
zr9B5/0/vsJEJ5TV+nmIv1cPOqGIo9tEJlUSrySq5LM04+7orCii0xSm8G07QWkr9wbQi+RLkT2f
X3pVVVWaeT65UhrlO4Oy9GsLf7J0WP4B+PWgyIiKGgF579DuHzOFXl6VdQprmBFLvgojN96vgDM7
O0rywFJ9ru7WF5EOPh9YhwJXVo0P5QLNdKe0r3sGABnyoKmPLZxcfD1/HQT50yIlQDUYs211YB0D
fD8yNYtc6TLKWZmk0PxPLH1lD6G7UiLYXzLlM34pqpOJtQy+XgnTzTTD07GKiyJGwM1giTEjhN7B
2l7syWSnAkEJeGCuoIZXjH03f7el8NBTptm94GbJVPEJ1qXa8YRqIQSMWxyJLZZOy1KRavWoH65w
ukWZu+LWR9xIbLKV3R10/uezsYynxABbrVAoqYmg+3TqI7qSKD8TYQ+8ryxGy9plurP0LEovnmIh
VRfA1MC4U5XhXCphYLifQyCrGfsjod3GH5TUuw7x3pemQtHjf5d7h+lmarJ+iTKewXqV/E25OZXy
9rGR902Scp9UUxbk26L9dM8iiFYXgj4+yP13ZHMHJEIQO4RKFi4/5fAQ/k5LirJLMxaI99St6DaX
2lItIT7nEidEshk/81J8aWZqn8rK0lC+m2oaWZRDU2t8+g+qx7SaUUKKmwBWQ5KOm6SGURnf6XuT
Rc5nC6gF55hPbHSw1ybAqjRTsobjX1aGwlvYV7jBhL8TPYaZxF/FiingXNZ/TVH5Se2LOOwjg5F1
3GC2ep7nDAfaXkee2+ajGWN5l2xGZpmKdI4Hb3VwEYRZ/YYF7Ec7sDs3uXNP/7lx7wK1OfOJC1R8
OOKSwHl+oHWbGOkNNnpY2wYJkJ18K6h1PTvO9guOKA+usXDNdBRMLOE4sW3PogNtg+DW+/sFu8CH
3sUsPhDZ/6CaxRFjglFVeCzyGXX9ju/v9PZRnieu9LaRuIc50txhNXg1M1phe/9L7futamwgoSZJ
93NqCqHuv1Upq4wIXaKLPZZ85DKabrDjRiwRIhURLgi18XOwAwcX+bKvmZrzM3C+RCP8M76DCG0D
PPuPLHqBwUE0Y/5jzQK9Gfu2l2o4+e3QYS/m7JrMExdeo3w9ft5suhhNZimNjBGggIAW6zBudnrd
SEtJrNDN3Mn7MHHJ/Samv1Q4o5+K2V1wT9v4fr3HRsTbtAzofYPGhmN59Aql4ccOUt3+9eqnxdQp
UKHg/iOV9xxUFhKtd7zh527fvSC9vHIoMyzvLTWgwujfb35Lwthe+3n1iLbt2wSQeTKHvNIvY1ze
vEWykLEQr2vvsgja76dCLdsHqtKrkmZWNywqKDeHkd+xaQqzkLLxAyxcLUAZcDgbpOCZQ9w8RS3Q
x7zhrs1bMRlebzC/vrP1jeS2P1sEJlJx+ItEUJ4Iam4mrpw+G2SIrNN/jwwrA8D6cLd/4Gq0s2oX
0UrZERF3QPa7rT998KNNKx4PxXzZvfrdByR4uE6rsvsfB691ehUDnVZaM2+SmMEG5dl2UEzvezsS
FvK7vAoHUYhqHQ3vQiIaMA1CnI0S60hwa3euHDg7VKiRjsoNxRieOBaTr1haSEp8GZfJCrlz0scS
OUspAlkYSAaGV6LfQdwc0jbOYKu1MK3o7g3bsQBooohATFzBEf9uCrWKk37StWI3yZjUONE16Iyz
5peB2ubm7MK1SiYSs7jZaCHsTAEPBo/j8b6ey7V4d/vsQcf8MWyzmx05+ArIy8KR70Hxn38QCX0K
DdZyN2OvD+8BiwAEiA8LZO5MDAl/t0rp0rxPreFwkZz1zeY0fNB9K9w9N4bnWjIDBXjztELN17c0
mq7BYxMfSKNMxFTlp8UHnJELPRLRkbo3opfBVIQMtrPpKPCWmwIhf+XCFim3lHL7h2cuw1nfON9P
PNdGxxNi/4gfrG4Chos8oNRc9CtfBPdeoko0dt4nLVjkrrx73p49a5VHAUjesPS1U0Jzdd58QEqG
071EutslVX0XKwgg7n4rJgVbDlttNq1hslUxJGStPj09YMOHHzCbVNgP125/rGPFJNN3o6DITweO
yNk74KJpQgdnl31rYK9+QVJlO8+EN0OQZqcSI+faqLS5UOvFer6GtqKVj7iYdlkfkpAzCJ1FrkLs
QS2oMLcH6FjM25KoNeBIzf0/popwCMzLgB+tuRUQX35e1ClwxPsUXStuo8VBGkV92lfZ+E4hXXJg
PvwLAf7Kwoa4+QiSVRlWE+04UCtS7flGCe2+bMr6EMccj497HqJDGBzxIQKdE0W8L9Vb7CBvjEBk
xCjCOwgmO48Ljvow8LjfzwW3XVbl77DV9BFCrtSAbVu35vaO9KSk5DQTE+5XmUUAfQjNgrYpSsFj
6bssOF/DWv1oYTaeyPmomzBKhhzz55T1K4fyDhhVGgO1OmVEttZbTb2pW9q0du2X50R95PddRIKn
CT8sWWydBxi2+xh4wP18GQdIzXktliuihANafKrFZs9wuZlqNMyOgnhGQpdwbnCSgeA8fYKqvSEb
cnr90L2oR5NWLEUt1Za+OIaB2vkvkoFvEXLpR5C2ca2QY1liOIgVxR52Hg+zUsfYsyDjgCbyFWtT
sfUmafR9leT0jx62SuOqj8/+ADyOQP0CZBYrPWubnsKMKwp1sfwDmC19qw0PU46dg02wN+sq3ox4
keUZJm5PtlGHckvqNb5ztMEbqGZAAIOve4gw2tWYODGaPWVhGszQwbmRFwFsUfs+TzTgQAxS4ZsC
bJRMR/Sro7Qzx++dsWfFSqF2QDFnf5NBolPMc2y1CALPoiyGQqtNMFOOefcQ1LBe9xXkOsv6MUGu
WW5qqkNg3shkTvgpiKgJBoz9D9iEIhmiCKwh6CqVYdb6AtVN7Wvnb4qbIFEe+S2A0TW78zLKi0G7
dubHfyHYDYWRI5dy4CunQiJxazjOXDLQzf6fYfjnsxqHOsemyBkfS7JKKxziZ2IhecXxqyG/3lvv
hVesEziglH0zNPkr/urh3FlQhAhOvQ+uKl6KjZ0pOEcQb1ixwzGp9hbyx+QBYuKOHhR/V02JAvD4
ru4pV6FPT1Y9Gd+gy41vaOdJ2P6towta5RO+9p4NdldtXMtRK8wN89WOvs9CCUbd334aqxRA2aho
RWpeH7Qt8SwAoQ/A4JOrnW0KZv46SgUcZqyBtQwC8Pzfq9i+PAYq7K55A03X56RI9yYBHeT3K/JW
9HgZCM4LyELy20Sloc7wS+0XNzWF/r7O5erMgZpX/+bfeOGNMJLd40UGymigX4B3sp4LYEd4+07O
DdxkFhdMro9wCd4U3zaorfV6GKxuK6SZW2m4Ijqw1bs7QbRSQh322ZPE7lTPuOYnfH2Nu3p1dZo3
EPvMspQ5IQ8AGYLLBtc5Iesl83n7j2vSWfxTrNBoM1G576d/SCWiYziMIIbcTuM+xJtJbeUQeA//
4siBrgamHOOHpWIrhT3K4FlV94rlpzpfQ82LzG9wY5IsqdF9GDmIjd8KcdC00ZGMKP0NT2BfGlXT
H0BNSTtFVWJNDQuESn+YSKiQXUobjxK0l5PAnhS4+qAN4/UJP59NcvlnEUs4O+TWRhE6VjAZXCXI
QTIBLVOuOJ7H/35q4EADpU7pzlkQO0/aXpEWcBnpOq8c8ocxbaDi/DadHWbvumVmDhUMWvG6OI+O
PBJNRnzsTqnvHWwPyP5EoIFvrThbyHKsY5TJUaK1aSXGFYnZuHhXwvUkNDnTcbpmkPm21VxwER1d
oAGtVe70G3jXjAITbGM5kFw1MyLg8sDDIYs/9O6I3cdumi5Ulvu6PO739YeuyNi8htWgIvyGRY/K
p6Lablgt7Elry0bldAnDLQKkPGty5bvtycoA4pxfvzDcqusrQTToJ4sSG3CLO4cbMNKeec6m/vGn
wRKHyRjkrwBvoo6BbSIWQdJsasZtWUY99nBwI/K9F+Z2QP7ZEs0LYbpPKkY2IsrMGejFK1B17nxs
Tme7J5U4f53dLM12xCgNbbN5oyweO+QsFTmuNUKMz712cRzQlonGD6XkgEhgyVW0J9a7xF0K2JAD
hHH5ZcDbfp0EtGGTfqwg/VsQq1WOhD1LepgfiXhqKP8wJZNbn10fHOz7UJ7mFDbhMCt4o5R859QW
IwJU618cj2F0oRPWM4aaTYwGLtShiIm5XR0Ky3sJSPg9tyGZtSX1gx4z96vUxivmKIbYE7pHrPct
VBnMWdl2k0Me7J4krEtizbfL39E83aHxjDL6gAMB7jZwSDWkDhlHxyGmyJZRCYnYt7c5x8gVoIXB
oZdQr/d0wiuWh0n/7oCpWxL3Y2rWrgerspX8P09wa1sKvtf3gf9GAZdwexfKGyZVyowm7UCRZ7US
0L4j4ddqg8qJgwc0gTjPGG+JromBGVyznv7fJv0qr9WINEoG0O6GE3OczJXyjN4VHB/HYZTxlZuO
WoIUR9UVL3BLkgBVRGpD9Tnva3GhqMcU1cpkv7Kn2brnXxdTZqQvXHfsOyysTpqTu9E59bdS1WyL
alJzqzgPkg9AUnO0uxJmIPxf7woHA1Zp3ytseSpfGYSlohG18R4mymAS/U4eyLFkwccvnVKA+Dcp
WRYAy5zr51f1Xd0DGCqr+zp3TJsS0L5zc0+WvRTLLFZmoAJyRwOkOvLRQHp0cLCWSxcqfZU4cTfz
9Evs4iaSHJ9ksFjIX7JXP6sxCkQXhgSJJw6/UXtbb1jl1SDc86TwPNcXGlzh6GxY52FLFKxCwmya
R0+CuwO+PQfOYXezXu3mhzSPXYzqxmW0ITyWoz1Gtt/hT20Vnl5V14+TmUoEI/Pb/89ByFDyi0aK
p0l+/FC23X9pThhCNRxDHPF2tWO9CIjWSP3II2qgoYj+t4MdYMS3gqqEAQphImxi9PouL1gwI0Pn
CpMwhGiACykjI1Y8ac9cVeX+qXryjKctLnmPyV2f+tQC6LQZAExHYi1m0K+1c64Wie5Ud2089kYg
xKoB5/WChfvM9kMdOuR6t9T5VKjWhnTOFF56pdYfypvDBrOXODiF3r2vMj+unNZtu92gNZvvKqnk
gItkpGbHzhshawhYazmug94r1hjYd9UjuKk7WvsLxjyFfaSKLupaFbw5CTzaPszk6rfVcN7cJB+V
i36NT3SosSefyWIsVB2cUtt2qlgsJcBCItXGIELtrdN+8ynwrg9coO180Ek41YRy5taH07kvhORT
rVrinZCkFwM7zx0NQNXT9bBvKdA3zSFHB+iHMn+t2FLN42TH0Wi7Fo9y9KP0Cnfzfz5JcH8+Ax3e
TZ19BkENhLyrs+arUJ7HmlU94+GfH3gbjeq39xaGinJzV9IcyikGBNBL1pGO9CXXqq0Uv70dHU0x
dLdYQdFyAgKp0FQN+/CWMBNhXEecWrT1lhLS9SK6dFR/cpb8Kj00GwjSB93KsmSeO2IVW2/Bih+L
PbDJvjmzNXPE0mQPBk69hpKhFO4XHj7HdFmPKYWtX0rCym+VlyS75iNK4cEpCv21lsZa5DjEL6WW
GhyQyly5HU7zPdmyaqeTaPcey+xJCdHdM9kSx98G7jB1BQcniPmMSdBGo8mJ0X8qKYcnf8hIAPHu
7XRuA3JgXcGDvj3kQQH38nNsaDfAUfg+5RYVVoio0vtoEGx/tRWzzvqZf6+rpMm7JgQuIfBLZrw9
kjpgh8VTNDOYjAJUybteWpRrNKk/0hG/76Mew2oqv826wgJRY2LVf1HC7mGJ98dbqIkmkLkusckv
fmwsKMpTt/ZmpxvV4nt40VqLjPBu+uvX8kKlChxr24YubD0Bijm33dp+Yat7DnNG7LfK3rXADjqm
lqRrUEEGDmoF7fT8re0j6XCgzu3tM+gfWcV9x9iHmu1YTZPPWRDe6E459fLX+iAJ7SFeSN8kTtQJ
A0mICl0ARbwZ9qBpB7gaDSv9xPwNDdl1pAiFmMMFEMgiJhA3TERrcBolxkzJpG8T538izzpEKNxX
t2cSoLU7YUMJ2NPcOIfGAIYkWjXui9De8KWlZcMpLAOHEaMlAhX06I+rKjDbuXMMkqi9rZMtE3YC
F+QEqhYHeghlVFYlKrUi7oYToa3J0Uq4Siecxl4D/QjLJOFQl9X9VQxD6tqNMmPMnTppx3Zs82CY
JLkOiS27/jV8zwelBqzJBNnOKXBqqgtyt6RTfyMUGRp3W0i/uKftlr29r+cp0q7Hg4kSnnuqGbkU
pIL0dI0Wy12U2GjwdqzCXjkJewhM/eV5F4zTeicAmZCXotXSWaMALKdFAkniFYb0i+33pDU6fMxZ
B8IqdIPzbZPjBhxcYy9imfXSCCYH2ZaNRqSsGjVHeiVSMNtOdTOgEZ6LCVUpUVmuXVP74eqLjmoF
3+Aquf5nxpu3bnM7olEj3PPvMuqI2UrTCbBASKQyWLsFQKY14wfZRGJHj/6+VEZ//9Xxm3iprhk3
KW7Ezc2u3wc/A2nbsAwz0I/qJ9IDxs5HO+V1hfARwAEwa1X61rjU3xaOlIv01DtYCD50sdit3tmJ
Wt1z38V8uVfA6fzjqAzEoUrHb2D9WJLDgNuK9Pga+rroF2X7zJVsS8el1LiHIKRSwWxQ2lPclEcH
cF/q0nzYinOBKYTbzy9WzIffFc+eYNBR5aUptXmCqkNT4WqsOfO68yFB5Kjeu96ckhTisFwn549r
63zNGmwjii94MPPUxjcYk/X7Fj06mufw15Aas92pinMPCx4T3GnApKQhlFiAkSeMiUIiaOor7/79
5VOn7MswdBCYp8W2Ulk+zETI3Q8drF+0KAM++ZlgnKstv54bRGlUv/MOQgH1R5n1jk6+u+XXsRJA
TTprnUaFYl7tA8GugcknTDDULKMCY+Sxm931L5H/uXo5r8a/Y3Rv/gb+qkgtSMUksY6LxpIYMp86
M2LNxDAXYSchFn8kGWxs4w126f60VFq6pq2yCgR9QQkXVzaEiGLVRuPDKsK6jnFI09nL2LMGnKLF
O+rI8r4H3xtUaebffF+Y9MOMvHsjXTZkeLwzdkj0eADZwQtJwtt8KUFbZR2jH/1aQKUw1O6AluOw
d9SUP3Qlwk7OtSxnFWwjHRJNJ7Q24QgxZxi0qDAp5AL3/h/DyvAVEPPh1Kb2IGtDwgcW0+wFBX9T
MHiriZQKn2tlIvBtz6lVAUgXyJv2UJiIUIv/yxL1BWZ8iopPxpYL+CJ4tAOGD9zbIK1fK9EYNE7W
v1ww/umulwSnbzVgO7e+SDL8ePCkcBGt0jDGmYHGaMAcv2BHXJKPOcq4h0uQAyg5JGc1Ki8w1ndS
PbYhLLIAJxE7fdErTHGfWDqIdvzEjBV1lnhZH8OiaBhMUMQqFpL402EYg8dkN0+2tRtgwn1WShov
mfFr5duDmhEsD1yRZwbaJ7cakhwo1v4xG3CFrS2BRiat66SywdbKaYP7Sio9VYAoV5+/31GGNfGd
b/d7EPGnHJKSAkl6K5KzQ2doGxv+AecJHQ5VQLvNdes/ZAvgA4/3mc/+ygmzWW1F3CbOoxp2KnzT
0t9zU9zvTtvMUmqeExpFM+5CRVbc949LkTwRUIG2B4lRr3THFOF7ETTxVdnhVz4QbeG98lHZvBId
RkZdbdBSLjDmQzVp9FQmNJ94IayMSZF1TM7xTiAYVwoRAJXj1hfzK9d8ebYWgCG5Y6/r6mIh7dn6
cWei3J8A1tf6Td0nh7vS5QrxUD8RUwg69vnpqaytLmQS7R/Ei2OefN5to7TAs0O8JdthBd3tWvcC
7GNlAEvI8n3QdofSgurYuePpaioUIJqt+DomTJAcbchqaXnQYaVDwMNask+Bid4KQoEQCVc5XBAH
sl0Gx08q1uj3HXKbFMT4+4Ktj+A5wpFIuCDZyiBcaecsAAnQBu301bj+jKIDdAzsH5kY4gaHHZfg
dbJKjFrxuFIkxsM3k1Ya1ONAWpSG44R29PlRdoQhoK07eCDEMzO2zXN51AakDJy8VmyhJX2h2vw2
9Awujspq89H956Lu0WRpF+kVZ2nUJlPvzz6F5hovg5vBV1bBW7EZoJTJcn1JXwo0YmZgpIrCjmJQ
bQ7em0TqENjgql0+UtXVpdWUl1qgDzoFM8HcuIgaiLcTTOrCAT6NNlnQA3Z2wxUJYxzZiyZHu08E
wi0jV7cE5cnpbDIrqRakNYYXv4g8wwp4M4KT4IISRSemgAA52qLGSpGpRrsrCpQxfTHfPp1fOBJ/
b5x3IcFpBk+rXGDPSHg8qxyrAYzXk0MhnPOidOOWvk3SxUI5uDvhkvRUuXTmawXdOYcWBD8X61+O
R1xeBQxuSIPVjl/ZbEjeMNL7pBPXNiqzwjzTlX30d+NPnMs8oRDMwdUTYD1Ab0m/x6JTVaV5uGJH
ecX7X+AClH2YghQUnWcOwmFWB3mbpaShVPCsA0SSJTRTD8wADcG+UUXrzati2uJJfqxH84wMt8F1
Kxy6sTmaAsmMztMqmAee87T1JXDNIsdeM3xD1Sxvpr7VTZUbAnnF7JsKP9ZYEKO5B9jKI10Kchm0
/a0qOsm/CmTWaG+XNuv79IE5OjqYZZTTyeO3B57TqCp0DTitFkvSbwFqhiHom7l+avc6YJdd0IoA
QS+hzDxDAbcnrmi5Fg1bDQY1rHjxVskWOoR+G/V7sVTGVnPSk+Y/2X2dgz4Jm6CoH3Is0FXRwH2S
GQSEJx/cc4RQhYKKWFrauzad0bp0PauYxK568ryEVa4EnNZiAtep2Xy1pj7hpRhgCKSy9Vdbd80X
lm5zmC/Cv47m3qtzsX3tgCU4M13ceexg7zyj9D22XrUD/7TVn3Kn4g45FtCIDTjairaKoOl2BazJ
eOnpPDGJ1UmaQgdtcgtdLJIepp6GTMdblqbyuboLxPse1vfMmoWsX1yTKouHCjdZ/n4JTbDLJ0ez
XRN7AE9fEwewVlKbPIWeMBFliC5wSH3tAKjksJUUqwS5uJimR9ZQhIwkutbhefUnHRbgr+zBTmFo
4m7XGMPHajLR52auAUeypKy+NhLFwTENW7S8fLgyyKs1zK0tlZZgIecuKMpMPIJq2D1lZq2fIEYg
+M9/VKlsuv3YvsxJvBo4B0PEEtZbBLXGbmHHan0Yao80IyS3gDGtiAsw0StrZBq5C7NtcvUQbtpE
ioFuiI7d7i17YuDvhDZEuVYzlVDGri0hAjIT8MTl8Z2C96NudRm4mFIHYcx4rWJZZv7GLYNyp7N1
v576tpshV+cd2nBuZWjJtlIhzJGbVxgSzztvlZtDWjJw/lPvTBl+HO7jOrGCCp7ug6Ij6SStoakk
xiZ6YlIN43TYFskXnyomXK+EXnQtd2NkP5pDZixb/1DWnT8yRljTD8qD4DlXdvf3oi30mvNpMp46
d3Oth4TknvDNjaTG1PNavo0IRg901RIwsjpxb4Ua1vUSKXakuuX/Zhs56wpDih+AMaSAF+yyluAn
ATU0gO4MM9A2EvT/gBsE26yAPHlgLcXTwQKXGYwz4sG5byUh+dqFmxMGnZl5zHNvGcRDkv6pPZkd
1XU6FgrkJNJjOspnvH6pR+ZulFP6eJ0wi5lumYrdgerXKCM/2m6pqqb5x/AZxxfjCIh8VXBm+QuH
RDFhRrDocNbuP3fl3dehhp39bAMN2ngUJTWmpeUBoSea2tTuic8QtyxBj3XxhwYIIX9Yr8LPjIdy
cPB9E1p65QR88JTwH/wPKy1G8QBLyQn8P3UkSMO+j9UD6/Zzqm5beSPrGB2SsIzDhgrNsmMM+agW
TWdgYqjmcaSaHlRC9/zV0/smEyyWzhjeo1Q5sbhUdwbhTlYjYY+zHxa6kQ8cxQ9MJPWXaAtH0y1+
hsj9FH9E4jBGmBNqjfdOewm1TYyWTvcpsvSwhM9nBXuX0LbwARS9h2/XM7Vi697etId/cgZBAgYx
4vWXzmoycYaUoe+35q57XJcR0YWZUsoMmo5GwsMke1UL0Xm2ys3H9r0sSag5zVGrg3XJfqVKJRWI
0PrduBPqTr0nMVHh8spQLvqEsl1EUIxIYvsW3+8K2dGob8ReE66+vBuHY5G8Q05gccncv4niWwnW
obztP2an6Zpm/zJKWkoUtdNj6bKDPapBlo+hH2fHjlz3a8MYrvWY9wIk2VdLxNyTsFvivOb5EfEK
PL/ZM8EdhARnJUllX28NgI2rz5af/aoGEsxlcXhUTbc6BnejjN52WxxceL/+xFsJgFhGsTfz0+FS
Ng4Yh8IWzwgb1sOMCFVQ+FZPt51Tg/kWpgXosyInitS4+aNOmlKA861LsCT91hGK/hV9kQ2soPyZ
opNLfNXrLyNCgYSlD06j/MWUpNsvM2hJR22mKUnwpzBfkeQEcSvi/ovFMSDDi5pOWGJ+ZkO3mhwZ
UPzY67VeSkN+WJReekw5zcBOWK0fajRJaqFRHCeoA7rK7RSMo5iQ2d0MOFi36UTwDrzWonh41/Kz
azWRRH47AubCIiB+ZoyYnip9SOZGIbtXGPJoHqtejkZwD7pZQHUFjGIX2sXOT+5K8dBqbZXxs51E
8xHzLI1L9xktmgurFeT9UK+CWnirFs2ndrvB+od3pJrwLGBw+wM7L4n3djuqliusMTwNjOl5yNB0
pL6VVRWcJS9eSH6YtY+262cGldMC+FtN8rEycXlSW26O0+z/e7CJCT1nRE1NAa3oSa2HP3n/Wtjd
BClboJjNlyIGHMkjWZ8D7JUZBDGltKh6EybNTlvn3DPQ4hkfVG3QnLBj88cSmvtWE5qCgfhKEFFm
vP0TWbGbkBp1oxjAVDqUSEgWujI+c63+WWIxZQrkLV7ZQW4JyS3CLTMNCauANmkRKM3KvjSkRjYi
W+Ob/thBIpOAVq2zh9XwWdDO464b3/c9Xw0f0qTO8eYrxtfcd8VrcU4c2LysMzQhGbP8zXufCX2o
S1LcwmDKmWfCRaR1FvIGnFE1cJzutf3uHP7eyUm6IcUYsKPEODn3FuQxA5oVBPMrFJWglfoUACLy
tiXYM6sMcoKEpUbncxO4bWHIpDZDkeC5kEnmfYOe2h6uQKNTyUAB98xOppdI/4xFUnnAYxZT3BC3
bXFBL9Fff7+zlWJwmuOXkDnYKhkPccOHvCREFjxLqIhENDMOXnc4Bi+0YH3wVrLVoFFiooEoS32A
hw4GKOPicjju6UhelPaN9V6eeZAgtRy4P66Ijz+8QZlvI4ieOKA4OJ3mfjtDS30KDXHUhg404Uzz
kytKVEKbPEwYO/n6ctGtp9vN/rvihsiU6e1qZMcE/UBhrQF/2/Z9pi75Uv+I2EdZzzCkxf5T73CW
EtS0h/idGRHUpCditBHqzUmMFe8HzCMN++kQHj/q4jy152gdhuJxSkVtgr/bmVT8dPhUSYB6JxCr
PS5FlQrZlOcesPzjNNpqhe1UV+ZvJQKu9bM5qLhfcFb7m7v5E2V88vptKDFiSsPewnqBR5QBdO9p
CQ2flcmDcdplpMpHce/Lmh6/40quLdk/0JbZkKBgzfxzPyj3pibTCRNCAtq3lyPAWTpgz022JASb
YyUvG/xY3bx73oLC8SL9OMebioLZvV0VTPAECriCKS04ZEYhjWUcNK0t9tHW/+8FP+mB+0AJDCW8
rkB80AvCjInpkZ9Bt/nYhON+mvs52L4jrLLDqEGQNUJl5AtE8v1uwvZ3R7QBpCUlajvongNxAKCk
4HTRdO030HqURNrcehwu/E2EyhjgZtGcpGSYAULlSHyeLYjnPAA2b7slfWjt4Jc4jUBpQkYW/+lN
oiJz1eler/7MO0cfc5k8qP2ca2iP4OA1++TlJIiRNs7gNyNrjcBgKWrCoa5XMbx9ZepwQ2atvjbo
Bkdwe2yReszu+hpsUhoRsIh2e9RMFLkoe5CCaGANqa7GUIJRaZB7O3kcASoedUXm+F8k5V3PrxyQ
TpFVTHMq1vq6amQKU9strdZlk60lfW0gabe0jnhNigS5dq+/QPt1cZikd6EBdOtx2K+t0X9tfvlc
kG0tjf+xz50iP/g9Jl0nBNqBjNzU/v84R5O2Di2Io0Hg24mGFG7+Qhn1ghFU2DZlkOpaRzMS6q/z
viIcwBFjtU3bX+1iOHqObsyq+3U8EiTaXKFiXKisdmjDVHoSZUQ2jKeNtDm8jWCFxXD5jvXZrPsv
An1cz6qiZ2JHkMWa62Ce/94L9AMONa7vEUmCrM6kJ4CFnjv37jxSkP2UqzPtNsAum4ANXn0Y0bYw
GydRGonQxht+zwJW4nHeTb7h1osSoNl/8J0Gh9+WStLCq6wRNxoH2+KdsM2hB65y2uJVKIDcVOwm
x/UwEj7XlLwsUPOfCaw2whvuqp/B0PKBWSgkfYAcdfpF8smljyZlfkYO38cLRFMa1fYTl8A6AsvD
ntzQUtxP9e7rp8ym7erDols0gCd/c9ePYXmDiT6i8Hqvs+X1hEkSUXZhqfkgqofoUIzSk9FZqhv/
o93VHrUSGEdAJzgFDj9cDsRHuLdJ8EAr3yQYer7A2W3NfguTfTzAdboWkmfJMh6t+iqxEes8cFvN
NuqzQzB51naqZjX64V0xEDmOmjeINmVSdtGH9iMrkTnZsVTXmxLYiJfnOCAR5cmGoSN1hIWmSu+Y
V2s1dqfBLxg7hqaC3/V0WMGQghZ7QzsYUkDmQkjoChQFo6EX5SwLzoy9AQZEumqAhK46aKekWXm3
6etdb2S/Vonp2swP594n2VNpLNvUgOzFQ75ROuGxQqoFrocVLEG5gN0XP0xMrkCy38ZqAx/wvV7H
1/hhZgo+Oht8ewhU32GCywzLjUmv/yZ5QDloanKcY6l14cX9IqStpu8RTChmaQ7TY8FVGoqvZJvY
zJnzFiKpGkkHjxrjQD0QyP2vM960jmKYbofbIN3KI7Cf7P/dgKQTlfrzR7+0aOff8hnQUFXxLi5y
jkxC7dl9woWhxy0R2ZzXyXFQ/t3K6f3ks/OdxXnsX06VFvOoLcuaz5BI6zJHJk9f2rS5u4T4WsKJ
TmZUB9XGY3buyBzk/RIPaUkw0SHgtuHfJBxazrMc/LY+WVfv6Qf9KEuTuwrVA61r1zkhIXHyO520
t0MAEaKApq7jIEb/QBsy8Bgi6+pjzjMEVnr8hLnEhX+wUnD+ec3LI0ZEllQkC0DyURUh7+92/eRL
CBHqdhPl0LUVLJ69vexT2sUAJE3Thja6HiFRZpHXWOaNcYQdoNaZwFH9RRY3vATUJGJt0WqcpdAD
xJnwhEIKndVpH0QnrP31f0fgI9G6uE3zTZn89uY9Ue42pl9FVTnS3ze0jVkoklqznwSlxavpNQJa
NRKIJDek6p+mJFMvhGoasIcSy9oNtWmbv04G77PlBDOHGBXbsGTljxnPCgzc6Dpfs9rSZ20W08s4
3vdKUTo2zzeX9RlnC/UmhMU+c5fsynATQcJAWodCCS4ORwHInmC5AweLBSLdLoZfQM/sB1nWnfOR
MKwiYlhxeVjS5jx7DHThfaoQgCIoy3Y3HWDfnGCQbc98XvY3phAVw4AFx1IcX8gWlmxHiMgBXBJJ
72Rzhbu+Rh5FDGAY/bmhRrDpYqGpOpoTQ4pswLg42pMZo0FH3+hIoRKE+N16Dphtopomy+uLgO/f
HMBJKCZ6lrvR+sjZ7swOzcA8qrb1RK/wWvpl9O+LleO+JP42H8kuXjLAwQfEMkWynb20xtK1gg83
S0Bs2SAcmMSQLBZUfwKIo/KMSl0HPh2QfbvLa64clag2bkGZRB+fN7AWCjvkV0FLJuUpQFHznIqC
2BWY0FiY9ZOehx3nFaRwJiDG+q+a0Y+cc7YgIaTr9NTQ7hADlfvL4AayfVumQ2PWsgKGd/GmH8fj
4sgg4ukIk9ct/TsAbuo0MPaNtGXv0XlkW4uneWMBwyrHwYfxNNROHAK0xT6Iug1hYZpnX7fAd2PU
GRJpuZ0MMh4an0LCZtlPIFkMY/pOw9Z41xPzfrEftl/kasRy8raPK6bRd6FPMu9mfffhaW8EDW6D
mM2yVw0gFIH2I9J16wROcqo1aOXP90tXgBW8OP9gPBSyMB1tZbVYB3hAgJe3wFFXoGhoYggHtFlQ
RehsEZtkdzBgCGNShxANdDNnUjSrnDZukk2h4MtJZ/rOvKre+tuX4Viceh0JEne+DPlutC2sH1PP
FBxnHSdOStGydX4/fDhlWELQHfTbRMljj93sc46E6KCcw3Q68LG/CFeqQa4FXBxXnOJOPTg1P/aB
48rpm7UHEmoOqGTR+lwMNknH4UYL5qjLDYOC9jniefnj2OF4TBflDvnSu5CQlj88w2BQFmZZeBhb
sbdQHB6JqdX9WqP9VSLu0LbCW+h0THy8iCB9HjEMMQNgXtMjbeEnu7KCnjypMsi+bASpA33JCwzb
/sYD+4bhnmU+UdZ7rzi8n1GC3EO6T94IUMmVjqLJj78hbAmTy6Vbj/jmn08uCy5P8w4hfTLEg2Wi
Uuk1yjl51mhc1vujfQgmm6yhpgsiRtBtqXwxacTeTt6mbhJrci8znR69Yt8RBGmbDlIZN/IhMErm
Yr//4XC8EwJic5ordZp3rZ87Ah7Fl+z7OGn42RLWkUoEjYy/k16WBeRaxlDP1B9slE0/w7J3sWhJ
bs927WTNm/8j4v4TXAoLp0jVjXN9gmnb+9qLW9hrI7zapPftXH1b7IPJV7/nQOstWvPcMHSPNAy2
UfTj5ADlipQfhsxAaIIT2jq9ynGwJX+UdZFQ524LzfHdQyGkCKq5tMPBlmhEEOHU6p4CMN5eAlzj
GZKSMB6jKp2oHY8D8d7R4FoOSRFyMzOKKaHAS3SX4btMHtmz9kMUj331lBuc2YcRs9PnG/bedqsS
sPWJ9M9vCWV93dGBZPTqDSjZ8wOw9TmgB+HUVK38cyDh3t77KZ5QO2vdJX9nqchCOsSNI+1tA5Mn
/Y2XKOJBMLcOG1yO5YKQtvvJgygNTl28DpJ/FC/bPaaCWp+/DF/VsUfkoUrxwi5ZCz0f1qFbiMqi
wNAPq/YJUVf2IDkNexLN0Y3q/dmQd4BvbDNpBrMI8J1bGLo3TBHIueslFowXIG19XTSEcFJepJy1
GtSl0AZwEhXkis5mhoL5nTi7t+CICJb2wRh1T+SXRYKp0stjZgzciZN/a0H+3sodYLjYJQ5H896G
JWnPZim9s1c6FmqnxTL7+vHm1ELCT9zUSe+2DRgukyV9BBWIW1Wrud/wo82eWdbtH6Fg+ssbIIDz
BHq8KCsrynEddXEGrTxEWCz/DqfYMQsx+tkEJblMmaMZ6TDoprZJW19SSAyL5p3Zxirdt043KLzL
SpJSfvdvLtngsmgROT31UCsergB1J1LiCq+SM34tvNqRO6NH5ZM7GDkw5vVZHlkeLVlhtYy13ZNU
bn24+BwBs9ZiAO/7btos+XdPp9Ni0JeDeNriXkKR+KuZ2nh+P9A2hXuL8O69WD0HUsnEC5Q+wbWY
u3H/tnZF85VU8XgIcAsiyj0tjwi/DQsOTdMjkAThhnTSGsAiNaPHaqhac+j/Ky2IJ5/RlK+KsO0k
q9/8QvEHLi+/vGPWVzFxvyFXjCcdFJ9Cs7z2LJzn1MyUPZlLBND/GP/8iZUPb8qB+6dn58dK6k5K
V44v9ihrIEeOvje1ZXGo1xOZiMES3yFyTkys7STy4mc3GeyOyxHk7ff7Eua4UuEAUZOdB8Ggn6vK
Kf16NaiNPSCDHG1Vrdfw2qzcFLQLN/ote8l5ffhdjZ2GJtp04CzE1/S/IA8NG/Dv4887h08x9HyK
Mcvd+Gdy2D8OFlywzYhadxb9Oj0ALcykpqn/bq49HbGnneCTmIrpx27b+57/bVYCdvHHSrXAme/A
sZo1crZLD7maiD9cIbyHjEsDaAOWLvnwYJ4k8F1Ix1XIBTqIYHDxI4Zh03GFGzsz2xb0u7PU//Dl
8A9By80z599Fafn5re5/4j0H1VSR7ewbZ9pNYzDu83eFv933L0skhvYtyttMQxpQn5voGg5B73IB
GZb4l9cjOVGJLY5Hzzr1PIodl6qvItwqUiSFA29dirpuHNlctKlWZaUeYze8D5A5ErMqM8keqgcw
+xTgLa/Wj1934mpMxZhDiGueGwAnTK9KGtCCanyAhvyo0GDPVk/w2Nbj2x6jplrTErt5jOdHafNQ
aWAtgkDUC2jYAHTK/f3STHAnMQ7cPZimHMlpwBOFNkPKCHunVLcaZVuZGTxMS8iW3x9PguqSddSx
CNmmj83WTs8pavKqsNS66kpgtS2wHuUazKJPKOEsuKU24kXJhPQaR1y34HNWzf6jAqMtyWuyirkU
LOvBxM+WJj6RTlz7iSeIEeozQ3Ms/0j/XH6rwiowBAjY+F5oxQdsIC/mNx63GdH84dmKfLY7QI81
ysLh/24KOocD8OtuJQpvYfSih+8aykfuDivzz8Ii/ztdFWKF2jdlhlxIc+zOK3ACtt8RkhMHAd++
xSWqxAbiT8lbXS2f/J7GNIC5HyQtlzEzdfsh+va/5nB7O9a2YHvh7tpNbsVvZx4ay371bW4eIk1E
PeKJ3d3+bETzcO8MtoYoatduxtoNCmWEZdc1VLMXIXii2d1QBGJlZX0i3bTQ1hQr7Ka6NqaCqoiX
pzAp4VesmF1qfA50GBCRTZg8Q8rczQ6FfP2XB97ut9wd8s2SJj3wexJXdifhuuu+Mu4EtzZlh9NS
N6YBKQKehc/0aPEWww8Zu4IvGQ1kzBIRO8vqeYfcqJX2842RD40n+XQLkbVWaGPcaNJtsnJfSDwL
6o1GjIGin5n3QVP0DyVTOMuCPaetv9GdNx58+0y10CksD/lKtlQLZPqjI51VOVlBev99zt4OUCCO
EAWbhoUMFmHFtaT5b7bA6rqWFblh++XNohK3DlQrAuJR444lQCv1Bla1jC9kMnB8QFoydC2/J5vU
2llqsFpllIdfVONOLAVZMNuw65/OOxa+FzS/iePpSPcspGvjld8AMdjanyKTVB+dWGn4Ug3FNKRr
VdgOnbNgH+LEXxTq80gLjb8jiiQG3Br0DkCknqP+5VyFMBj3St3l8Gz5Fpoirvu+rURJPLC69Izd
MX7XBWag/cPgMrx/HCX8YYq4gxhv4wbNltPz4+5XVnruOcNgQvyOJZy5LF1GB71/eDZgM61Fctb5
FmcFyS9ytB26Meg/XS3krK9SMFxzOSgwD4bhwtLbKVGXbCQ04LdGBk/T34CHVORkK9BKJUoEsS/+
ZgHOsWI7SHg+DOG0uisZY1bam5V24a8oRiEYjh75/RzN7YzUlFmV74X170i1VxwV0cq+0MFbtN3v
D8MxLnyEAFbNyuN+SsQOAIJhn5bQMjV+MgxbE8FmxcPFpVxUF3Oz9jbyVzPXlgpVdll5X82LZWRZ
xaJv2YT5kE5jx421YrDvcYk2nM23ghRV6HE3dGj7G+IDA8s/xxOAutM2NVsFZq28Tb/AK/G16cxX
CqrrmMo7jc97+a801RlTABLm1Iua4JM3HG3UdTmnqYfxHBMqpdAsY7OqcMm7zFxAB9w1Kn7quUiE
wbudoyuS6wxn/7jhPnJILDISIQD4bNpg01uOKNCQrihZzktwGtVXOvE+1AG4FXBIikhARF5N3EJ/
W6CoNLVHBWMXnnWlp/oac0QEqwxVae4jv3fMXh5vdQueM8HtXsI4Yd0rlvUPfqDtPewd/KTmUM6u
WVGQHu4zR8KX4scQZCVGOG0IN+kUVLCAEOXwM4tJHZKELdFXZlSkH5pHp7qnzk5QX7bVM0sWqFmh
b4PNTfTLIatXmUMAwz6+Vr6lDqTeajZmOwzevEaOnsZuPfevU43rtVcrbF4jBpHZU5VUX6LrxL8P
/WTWR6GQyOtoXpnd3JuRaJ3m4mIVDF9yA5mP66VkIfNzTAYl7v9MQhNMykgXWJE+rGniKdCNbIR1
QcsHkYew70hsCDTMB7lF6aHj/N+KI7grFsgA58D9ppDb6Cwa0fmdWnx/JyvyOkfD4wZD9utEUtUV
mmYiLYREk3HDoRayGNd17oCC8TPTphqemeyu8ndNi1+FXSOczdSbUXU+aaMWLD7+TMeUTTcGJS83
zj20FAy1sYY6Id5GmftUxdavirFQLPJWPoJxOccUqF55CNKlqbZskF6ctoKeehrm2XtSERdCrfz5
8X9tcLVUmWRu/oJXpJjYWHJdojtz4RQiiGuwRtTs8iauvwnVQh32SyRH41nbPUfpbXDimmwvUSkH
kORMW54u/GYIyHb4qeEFkEVKfmdKQNeyVYa9f5QEjjCcswl6eFWtY8DqouGz04qUzoePINvY6tFF
oCUSMLqWfkGH7p1zJR4gtzqGp17g/EORO5Ap1WAah4JCAEi16yfjmfhiHItsdJPKFZf0ZGzKXGQW
FzX5kmFEknM3HApK/AZ11TPVpWSVl6PwdzeADEyzyLlFiqjNly/zYFNaWZiE2B0TfvuSjAGZTvoa
aDtUCF9neoY9CVHkK428iXvAZQiyjIi/CAlbffWLbsXTsAaIdKh77nmTPWGaIjMcvNtDP/W0M1MK
Mk5nLzfyjYJ2iB2Lr6suzZW5QfH/6gCKhqj48RbOXaK3KiE5BHiK4YguHMwdvsKsjjfSfZV/HSg/
6SPclQe6GxaTKou0/AiImNLZUnxKxEts6RDwQMs6DE8XOEZ2R1miD+Gu9m0/PqEIS9ql7VAsAYtu
KvagO3wk7nDSzbvi/8ILzNH5m9O7VGDqfRWpim2bhRFDSIwVdRsJtwVi+Q/hkVwvZWU4ILO++jp6
lhA/mY3ud60E/2v8/Xy6rWvh6jg+8MZ2eXVhVS2vsOSEz1X87UeMg3oOo0ae5QVXPChvJHwkEv+h
yYtr/Qt01xLrSf0bSoRk+sniVvezXMi/rvCOZQwBcUsDRQZQfBoLE1b891CUeO0nHmWAC3ULvSte
/mGxL5qL/AGzENAV/ORy0iTobeSOYQr2m1PYVa0pgCQFOIWd16uHjc+2if1RtZRnxB8sihyof2Us
X+2Gv6cfdZg8y35OdPlbcgcWjMw+YLpghiZ6oH0FQRNV6jk34IlrCpjbQVCOom4pQiuxfweDcjdB
2xm3RiXF/BQxyUtIEoq56Ku/nkvYnLfupE6D1odKUg6iNESY00ytN4uyM60T0AXH9vY5OmXPSFLj
ah0/t05x9WYW/v+norAECcsIekKVG32MTx2akcEeq+1CtVOgyRRDyB9Fte6LizN3hNq/ava1WvQz
uNHRd1W7zeb89if5+4y/zqLFkj/EWVgjIUN7ZMfK3T6VmJc/zmbONF1IBS7zQOt4BJDk3hKQBVsL
ql6HnPvbaoaHi/qUkPcCzRXR4OFtBHTJa91yfBjSJLeEsPudno8Ul+VsGOa88vwH1mDpB95AxV9z
ZZenQ1Pj3ppzYPyqMkkZB2YYvz+n5uGY3Iz/AEjd0sPouX3Gdh5eVQe7BQ++9MSdctgohSPD4QbZ
iwL48Gm9BKLamwHmAOdoFJPzdrcFMv7Xm75LyH7mDXla20u/YRS7DMlmg0cN8Ov5TfEkolb5MZi/
QSuoyk3boZxUTbhETstbjlhUkTBlFYfmpPLxpXfTI2UWNPkIIEa2KB9icDkfhUw9hpp8RYNWjFMf
jabHk6ggx23W/abtxezgUWqYwDY+nW8qz8l0Wj8zHmR9WyyFA+hLhz+9YCitnD8+7j4aS5QW7k8Q
Z9BI7Kr55z9EUAqqVKh19TTeUXaAbWmIUbV5caCGfKJcXM88s2Kb6BLRZIkJY88/qsM8+WjGLHSo
+a4oxTyOYEEfEAW2fuI+4lheLUJSkYNhj6y44tOMSY3Uu7ni+q9QFaccUNg8yUxqBAWMUnMjcWAd
8OPKm195nz/+QHdcI2hwMRqJwrR0W0kXTAzxEi0P0+mR4D41UF99eplb53mPILfZZ73Tl52w18b2
MGxcQWv9p0LatI9ygZMTtnHhz4BRwhaA1H5bQhWm34OP3SnD6l7qzldcg3pGaRRxiD+F6vM+7dCK
CSsHuzIsZKXHjVzN55ryWcB1AVgjAn1uoPsjHxFltviWyTiGv3eEszONApkh3Ulib7qniJIojaTC
pErrat0nuWxapdObCltaOIOY6cwFgdzz/O3J33gYlEeC94XE1z6G+zjcMotppMbPDAkg7EdXQhvI
RSebQLOY4h5Evxvr/y9FltATxECo17U/zt27j9kB8YIIEwcZQjck0K6vmPQ5+EAU44APryDws5St
eqK0IW4f+WnUD6T3KG6bpZf8FKLf2ZWtpMxqLBErXh+Fel2Qh6cB1Qws2NQDjwcjAjEFilyFD7Or
pzxBdGC7xhVzvaGVPf20qG9zNiywoYgo9tAUVGqFpfH3gvyMyP+Je76Ihl171SoDk/cCqdPQ14+I
5NuSNkL14z9cnaWYjArB+QTuIRm7PtXuvPyw0iMEPoUpSEMajYrIKk1zt1QMiJhDxZoSxpQ+LBdA
2iyDC2azoNfmtdSMs8u2Emrlb8X0vuuN+x3tq1HMq+naon8tSzlhhixn/LEIBmfaWqfjeA+4IzTk
8Xi/Kpqf5vy7STedfEknY+MH/3S8qa9EfJQgK7qd1axRs5w0hF809QXrSR2H57A4Vg8gHHDSPBcZ
kajq+BvkkxCGVQ+JkA86JA2FtVQlz5N1FlfCO9dKc2y5zqQL2CDzmJHZtQIYuFW0IJT1mJDBn8Up
5xHB/LZJzS/wchAaP1dKRcLvKM/fD314SpwyzS+75WhIrCA3hF6GcnXHxnBh8TgY/7uonD2gLRun
DgiP9qmR6DgLW3NEFt1eUE62rtMk3imk6+QdbkAvrz3VapVuvQ0iz9i5xCtgGINbh9K/R/HH63NX
h6Rh/VLYUBe2oXr2f6k5c7WueO7DTmQE/nEe30NEae/0Nb5Ti3HiI08mzunA8xrWfwwyyhG3GzWu
XyhxvDPcwxteH7A4B+SQ5l2rOmW1W/u4UC41DHS25HyIFbbg5vDufsMeO8D0KD3MMxb0OdQxZu79
opWfGXTta/RN7jsJP+UEy2ER2MOxNvnkTcFiTXkHQ65Dv2B96Ce4cjWdM45d2hZJwQY7JDrIGd49
y5FCpng8ke6BjCM1k6208aHmdYPfdaL6P99n45iCmEYSKmGQZkJ2l1YPMheR0Q31/aIkXy7WdLxq
tcbTVKMJypi99Dl1sXpHPiA2M4BwmYCjfMZ9rUHVwi/sEEIsiiz/8a25nPRIWgP1xaYAGzlmMjc/
q3TpNIG6Q7M6VANBvVv1pY0YdiQIN6jISUwToeM0Dw0fC84hT/Akh5/+n6V4SlryiMnDJmjC6XN8
SOaI1tOxFoNsg9628vypqq5pTkITABco33ZGIhnEotWvxhSN2yo1qA2jQk9ZBmBUIbHgFylXMnyn
el47ltOk8hMrV+jxKr/W6NvfE7you6NUb0LlAHRO9krPRK1oSLrNAvZgVRwIsiPVo2zTbDjn/pcJ
cW9sidda9y9GTQmYVPUrp1CDC80qFufmodsaU4Y5qzFDAR5b982/WmcZpkqWZaUNmt+KAxCtyRol
dT+w98kD7V3e5hVAdkkdVyZl9V/lUG2UYyYQaZKY+Rmp+UikS0pnY8Kpt3jEmTYTGFsCj6bZChLp
qeYkH45FGxBDURI6ZgC5C9YXkFm3qJFlrwrdb5q6Ry79sSB9/21RejpRnuOtBFr8JItNibPwg2gQ
PQWChgOXmW9/MNzzjMsP6zdz1M6LIHAgitX9XyL+ZE7DKkJ9t42wKjLALwot+dFaETrh4/72KjG0
D2PMYeT4rmKW53ayTxJs19zJXh6EgvoXF0I7jG9FdkTfeQ7/Ket6vYWk7q/j8Ycdz0aSiAQZle+M
hQcuXfllv659pRGnpJrwS2mhc9i4lK7GEILFXXxYFKHZHAftg27Z761FjjS9wJ02Mx5UW+NQ/3Jg
e3C0FBPhwyk0vegR709w/m6uFFt6f8lbJnZszZReUhUGokCnH+gCEuJIDAkoO+hCg559YA5qb6Ig
s4bSUPSbes3SZJL9EhQuQGJEMT4j/2plwEbKBhBjgyZN8ls5RuKLBe5tnNPvBw4XmbSHEHSwXkj8
6HlndWGP60C8oxzZb0EtMgLo1I4uGl2zWQkfqSk33DAdhg8HfIHIWIMzNXhO5ymv99DzYpr4G0ea
rLUMhwwIHcvuodlrcE4hM0/ITbz+Y2OVxAwppniblur16OF96S5JOTY987N+mJqxpkp03nzeRqLH
OZC6VTDpwVC/exg8Orc4/CDs4ZMKYzlhCYzC86+CfdyEg05eeVIt/ccjubEOlkmCSIdt2d4jphUv
ZqG76h7erZ7yuoWXU+Z500+cWL5qdIf3RVHCKhSrcHJVhq04diXGotcjv07SpBv/GQT75YBahw4I
RXZM0NbMKSktWRPymtFKcUzvB099mlL/6RCIr6d/bZn0VbCbgXQ/7a5CMGKoaElOPj94Yw1theDO
+YR7Hkm9EbpTN67upBqWMxFoyGPkqVnw2TrllZ4b+NuN8t/HDoLXtxcRRFyYn8Uk/z+9Kv+ohn2U
mLyjlTnKuO3pyTOYxgXqPpCaUpd9Sa0ucz1hE3qiyr1d+9LTgbW3qmHM8NbCLVa/WfGJ744GKCj+
8vFnYupAhWsU/zIXCdKDDHOSeHDZ/MZzuDHSn1DEayFS9mXuJnAtZB1yq4h0UvqF2gKhfjHKErd5
fLAodTbj2tMBBwdKyIVyPp7wmWpVYerD+eFgeM1OC4DLNGVE2EifY5H86QOLCgE6MHfqCeFE5EOt
MBjaMHhc2X+0OnC6sXGqViuWKW1fWTLj/ofPyq2h9bPyvMwqGvM8lEgN778v5SHHP4OF0C+0xm2T
F216iBhjEl295wQqlgo0sTrhMUQ7oQ4Hl+fywauWwsmxp2cuIf4bQoyeoJfmTxmD4RFH6N7AGh9U
E1gd+YvGX5DulTPqHgN//k6/GjFQdCBv/jMDkAGFoZe/4QB9aZZqd0tsWEFHDCVbP1gf1ZpUMmDn
Coc0ixW/V20zLqgiYnLK1VSsKV3xlGRAZi7TetqibO3k3MJG9WtaEo+zIQtYsk7gqsXffNQh1H/F
IfZMbGGktynrueP27/45Zyb+1EXf8r0O/B8sgqU2x24vJ8yk5QG60dadXT4wpngIEtx8NFF2xv/y
LVp+jdgN/id9zYksZ0wrjih2LezXXcga4uvbQ+XP4j60s0O20Flz56WTjNltAvWbXuQrUWOKNHHM
YV1mlGNzPF3/SM1/b5me+pPCKaAvzDiSdVEJCOjj4g2e8zDEi5nxgELdK9SZL501MHRD0JmwlR/H
+dZ/DEvxEtbfIsFz5ZjfKmXvlFx98KmXmDNvZjlyROkWoFOV1GZN8z4f19mJupUBwIEqxLgSK8XV
hrvzcKhmyq7Bq8ReZJhTeIutV3EyvVd3uNXcgA3O4Tn8uW/jiVwGphGDn+Wo3pv1gqgQWODpwVBd
LIVu6TQR/cZXBMoREdAVR72X43SWDOjHPrvw0PEDIKsqYvPxz7aLCs+bSLA3lnezqlPy4QN+AkRL
/OJXs/4hVpuP+/us4l8tnaUgklMSotl5G5/HoPbQL4Y4HofPvgD6kiTDhitX4PnFqdsSDm5BwTmk
lL2ov1yb/o9eHcR6Z9nHq87zx9aLmZImatrqCPgfsmkzjLhTm6sdjKZI4bOBVV+nME7niJAJTbs9
bCPtdF2Nn3yIs5tVRasGrYncGFxWacssDU9vFR8TB438f1sa0x3/bwm0GgMb28m3AuBjYEKEIShJ
mETfPzWJc3Vum5P4t02Tw8Wqx3TvczdL+hfgk5zRZsxnUzAfgSAqF+d9sAmkTSVQG46uaX+P7jGw
I64Y5MN+gRyPopMQD01lS1IUSYuzkd0tYGz2AFoaiMpS+jxq3ERk05m7m5SWKWSiUnpw5d4VlXPD
Y1XmienZcl7MFnLko82c6WUdy/+trxHyi+TZcl9ex5Yj7pAO9bpwHkEzMeYj8Kw+h2s2JL2MdoC5
syZH8V0a9uhCTQVCw/pH5voLFEcBYE6vun1S9e6hS8Nz77tewFGWK85RKHEA46VX34ogBppA9xLW
cci+gan0oiyn3sFQXuErwDlv/qKy0RndE4U+RU8xQOXbw6vOMxnQ2MOhcRQc000aBUkxU/g6ayTe
rtYzrPz1UgUHJI51X3BbJUUxXhQJ/ecc0pHL+L4lBUDCXUPlVgKtWnxU4Q3vBpQ0x8gJXrWWn6QN
cnKquKZ7iCqzaL6NabffLDqyR4AdDf/NLZVdpnkZ0DDd//45kBGmK6+h1tAr61ggplFVT2SOsMS+
cAjhKHDyoiCh6DGoDaT1GgKcPPyVd3etgsns+4nuH8xWBdi9rUXThuQtcZty3lxkWncg0IR0VdUk
AszNFn0o16dSTn/3dyqJfbawPx6IAw2F1V3W3K8VmM7x8aqauq8DXxpUOQ4L5kFuvSuNw7fp7Gas
fI7qCRVzfrwxhdtEOV9LOtyMcx9J0n84LXwJ8p+BwFNw8x16HEf9BacIswY/EH6IT0ivPXaqBW6q
Q4/aokKAAPnG1ZEDvnGJl52pSMxJeSSg9/a80vFnU9S9FIBN0wt8t6e2U0/DyueecY1rlOH64Lll
U1RqstgrZ8dlFQWNsxccLA0uB7CKrDTRRl8jle9V5is58zCn0O437Dcktfte+OPGHQfiGWmlRf53
K5UMcpYxv0Sqa27TtQRCVuNquDwGZQ2K4Fm+5cpNY7kSNEC7D3nY57BT/lxQBaE6h78dyRWUgHE1
Pop0B2UH9Acp3Irle7k03Kq1PX4N3Z5kb5mfJ/ZmS/MSQd+gLWXhG39xwMor+DERQKQkn6uz6w+3
24vCium8AbXD791zlQ93wlsXDudbjxf6g+bP87APyCQrx2Sdd2g3iOrqwY6jmex5DKn3kDYo5t2N
KeNNIgr0jzhn9G3oOWRr22fW3Ynw+n761Q3HSCVgbspOL1m5U6UASxxzD2+SDLy6op6ziUr8aJwk
53GtkX/9H5D06ThF/9m3ZcQbqHWCb2niBref8KtbW/lDphHumA9q+2XopbRx82fwe5X/tWPVWJYt
QDWQrZqjWl9NqmaVowqX3HqN5w/UkuVC5gtqVmsR7OMc2PovYrkA3096B4LYq2dB2XS/16DxBYTF
WbvsIPnSDsMwJTXC/6u0lYG7HKhBJ4I5qUqocVOa7mEMzVo32l7xzNXr9QytYZ40yGg33IP6Tm45
qyj+2mCOEAQ8xLb2dFwMyAZhgS5LVUkw91/2kWvtTNgnSaxV4/ao/FPHXUazabr3ZstxJIrkxUTI
iYpWMYuOTpjsa0mhjFv8nNVpsRcoDjyCcBtC+kQrR4jwxCajU0b7lk4Lff2G0uzLxHOOEkbABNIB
uoLv+51c5/JnoF8kTJ9lkhRbs/1y3oQ3kRKEAk+osSC6pty2QFjFRhgGFAf6VfeK/no98pELhv0i
hHNOYux5EWsGFkN7BrPvpecX71enTIoh1SGZzd0K1ASb3OqblsFSXL7tJxHhrY/s295F4UIBBNqx
jN4rl5bT0dyRtvQxDrD4B33wi6g70U5ebMLIfBNdi4RBmJmLm18mF7wv1OuCAtk534l78bCnWt5P
RR3agUTqrCrpsEY6H0mj39Ujm3QFID3Kr8RH45bUtaMv7AFS2OvcE35U/2Idb6huRe/fgdKPV+RI
1w3UxgD+SQo5t2awvlvRrL7tTTsF3h0DnsXcfOYqf/ljoeS6P1uSVlbXz+PGxH3dU6XID2rUH2AS
J2aXSoluxrTXs3htphE8+FSfHTj60alavPCZBcz3QksZlRrL+rD+g+9OTkGinmlVSNWfUsyMrfSU
8Md8MbwwTgqh0X3rgmI7hpfGeCC1RSoAUZS+JFeZvs2Z551cv1WuDLXao3AjTl+LdmqKiOw9Wpa5
2f94/9wQ29ZTsc8CMiFwiY518sDptWYDOIq/dXjovIcBqRJyPLqKh2KD0r7atTr90KkBCg9NnEHy
4jpO0JvEptExvGec0BOLRx2f093JNjqoToT3HVJdDXygrlUmnSO7wYshmWlAlz9iATCIqOiIYCUG
XMlnswhrISKMWQvCcCTE4PuuLfxieBaccfYIoVfPRDthlA5dKGwZaZr7iDcPcCmSOh8tF9hPnaOp
97qdzXD+aHIhOxU4dWekwZzRteuFKQq9XfPcPuKR39AaN1p5EH06bNiDK7SNCFhJDdilwSIPM74j
5k5c57jMvJPovxyexwC6o9NCWOTcLLkrIWRNHqxtGZNxxjR1lTCWdaYRr3uOvrn31S8HyuxY5/fw
3hOY8hJKT/IQQMFJtE0a+VvwVO+vystbj79EPk40xGGs3hdxM5WFNifWK3ozun98yeAg0GxUVSxl
6YsOZaPMLAZjVg4+QDJGaPQT4H/vFvSoHQ7qxGzP4OK+T22XRgQZN3dyrN+5yc3r6XKHsdjrvSwZ
NNjBb27arhMFc+7xsMWVB+4OBZLM5xL1L5PWYZTkCciwLvFQ85dmyEXdsmI8d+msGKFyRTpnYT8h
0BomvrJ4fMTAqkY739/pM29H6G3fybBbfgjNWd2CScAC+nvAyneXuHEF/gkHvp5AlMdSme2wPS7D
RxMdLTjNZ7ZV+enief9YeKYEQg9fL4RUb3aIQTFpe7g8v7XFPin6KOi5Sqtkzp2l3STeIhnALyWf
hcTRHtMx30kPxKnpWH6AJQ9pldzrdsK3q8FrTd7geQ7OUXBAu3clNRw01SnsLQXd92Mmq5Jz3TEu
f3ogo0SFK4w40DJHVXTGnFZfOjx48Jrrsdroa9ZeRc8//dmkDWfTuOXoS1R22xiSPWKf+0dCG8LZ
BkrJd5494LGO1Yc0J+5W0Qz8c3FWPwJq59Z9g5qPzya0Kvb4eX4SwrpNkcbguu5VxzGUsoP6nZOv
NTATKIX3HNRE63BCpUC1nClhOYFhGDQfzMgCcTJudj7sixwdMLu8dRY8kDiQiRUybJCWrLjntTT8
ITd11Yuxt3/6/R9+BcUKMB4xr5UnGGHXZoq6efp+szQoZPVRP3oInj/HjuSEMqF0IbEkfu0CEJYz
I4bSqkUWwfBK/lGRw2bHQU0dEiVxEPIlMYoOtJj3L96q10irZW2iJEIy6NzGbuIDgUq6Rm+u1dI0
lVAXlD17gnDT/wTXMPijaU6A3MPDM+Znw1+1g1zJy0QFe6MLn89BESPt0DTXuVZyc3jTcOL8UQtt
lVNMokOY9Iw7vrSQLRcnXi1syV0Xhpyul3sTXMkfrb7uqHZ9dVKpSlwbTCexjhoqlTENVoPmNGQB
aCJGjWJTVxbB7PWugXeQEBUMx/foG9dTKAzz+xUncmEGGcaQjbrib8M8INmQXlB4R+BQFQdaUOWK
V9/RDgrwq1ch+T+D4w94GUHDN1YTuwyqpMpSq14u6RqPyQv0fYtloTbvSfuzU2ioBlW1HKaRtaON
QQcjkPjJt9ElOZYLTJTGUHd7DvPzS7bsyS6Sh3ylUds7BtjUR7R2G8Tp+Qz0KpUnL6ywXAzmg7jm
Qv7NOMGrp3X8nmex47QS6KoE/l7CEHpzCIKI9D5kmc56pfMapupsk+zUHtnNRnoVqXdVqW4nXHJs
Q53jRPaGm5dqnX8gIBqKq9DNB8GXc5FQCXJFCQhs6nj9fxIAf8QMYQ91ePB/NwyyZtlgVnq017xn
9XkGc3t40cslACZvSURPjZOYD9HeIFMqJW/phrq1TE47+oW101GUh1ZfNdOd/23wmFkKuhpQ+UMS
/kjkKHrVHdx0zrO5MGoyAJnLi3VishXZ/R4cCfsVsFd1b8jPB/OzBq09jzwawYUKdhhJlHZogEBz
adFnNJbBFRxT3oTPhZ68KWI1okeK84schzqE1ytiSqtsk6WfgfO6SwHW9zglu+SWbcoXigy5W/IE
jIKUmXk0fVDfxiQBxgCyJG2CRaJPDgX0V4UFBXc9HWVyjVND1Q7oEVw4TNzbEH3sr7pAteWcXtVZ
L5yVjbpF5tTN3St++FP0hHDhIf2zrL7Kq2iNEmS6gfJNR9VFE7UnWuInfpGYecO+y1QxbGAYZe48
coakTWDbUQF/Uv6gxaCr0K24wPatY/zRup3bcDjyrAJTKQqaeDWR8wJzOGoYt1vmGitAzN2MQbDV
vP6ApuKzF0AnFEJoFja6CoJIsNagNhHNOlVoRGpdNFhfxxXFowHadksHUqbP0RPoIv7xsAiCdh6r
IkjmO6zAXLMoljd0RHDcfuNNouzk/O+k3wBllv732lIkqLRNkP0D/FJxY1k5jLkH6O8wYaWbKDa/
7q8iyEGHiWnj++iPEDAAbFcjwW0DBdCfO+zj7W9HwOfZvgJZb2pSVw500l8Rq2jUjVesdKLPEHcG
tG+4j0jFlKNDdJAkYfoFhiNp/Vh74VwzShje75kXEBaMAa9SqWBhO34FMstEGgTI2b2aClBg45Bh
+whFqkrp7yHW20uAIPwDs+yTK7Wzm6Eu60iTBIX5phE66ToR+GWUmWPsCvn3WPVE+gU1Ex1heRc3
CsfL4XuSLLO5Kghmqnco/9O53t+6ZSA6PvBJJBxJdMEG2c0rV48v8OX1UqgFFhNBNNZxs+W9a1zW
6pKkF/d42RAm8jWLL+ZhXdoXbuHORLFT1aUF8cHv3UG0ny54EH39V4xxpTikOy5kJLAirRdw7BV+
vCQRoSVMt4fFgenqopCZ64351CXCfL7cTDl79p/oCau1x8kTLFhX1vcVruflP2dX+PoYiE2rUPpR
hyDWHZme/q+BCAAJJ2Yy9gQ+FhUk0YeRwcO/6yqlGsAN7if5QoxBXfh/HJy9GF727lja8ZSMqkue
z8XsKZvebHgubqvRsgUuIuTXNwWhgqWZ0DQN6RLrMN87vVTjQxJVylRhZr/pMhju0isBzniMLFSZ
mOXWeIMb3jdu0R7gsNKktfd9SW3beMmmi+lbpLrjaro0e13WduTXRINtkvb1IZyJ11gCioF8N9dG
1YwR9EHLgdZVrCTy3aSeLDUrFyJWcgjLuBzQMdntOCdmlrxnJWHNK+SGUadK1cQ6TFEXsmT3uTLh
jOeZQTIiksAbLQufhBpMxkWQKQeI/HvbKkHmctZLPt4XvwNmzQUkplfHuxxVu35TvqDL1CHi8jhd
A3namQXy4ewsTnb3Tdc+o0jx4uEGCVLFERTKU6WlzziM7a7NRhvU/wQp1TJZcVSwlzL19wCnxKCb
Mv35tSSdMAG2xuAuUJleFp8Zfn0l5LE1aA5YomJHgYkT7P6lhJN8/qeH3l7DcV1+rV+tJ/p1stw1
gryxRuL1yKy0gN9qhwnM0O+A7YQyo2u0M9jgovU2J5BpzVXKjx6S77ZH/yKp1s5EQVzfrun8ALGm
FSbyD/jiVoBhBdr4UiL1CH+cpKaRRYQS07c8ljnxUDZqete4OpiA/ixXWb48SNZP18aP1CJd+wBW
7yUoajHqS+z7jJqZf8SBHm8OOqnN/t+NIhT9TBzex1Lqh4mtBQj4USBjoVFhUbV/4BpO/W0W9SRq
E/16JCwa+IGI36AuBeBWVrjp6FRKBL5QgvOhqHK0iPenh9jJRShDPJ8vHfxYJCV6xGLMJacIW/rL
B937dXl3ncbcq8z8P82EGm+oNIIbSgbXa27GnFf3UQD+Pezm2dc1+NIfD5jmvNv/CiFxye8/I9KG
BMLnALNXUeZNFTO7vY9Mx+NZ6fMVdYsnwWcnLX+jO1RLD4cC99S/0vhNUHg36TAdg/7mhEeL5mNk
CPPPxAnPqDiZtqBBxFw29klW+NWjlpMemMX6dMSScxUlaULckNUZYUJhfM6yc8nOF/D5GkC178Cr
wEI9RDsF3GptGGkBDH+EUaWGEIKOpWilWizodjykYSb1kFYiCBRxg9+F5EeLC2ah7vbGDt/bHpMc
FGzMuw8AM3bZSWQjOZEc6cn7Rl7kSCxNYglb0bQKoJQL0R9qrAiDzBZr2cionthjE0OY6G1uNCyv
NpfimXxEZHmbzchma0CIv0yAstJpyD8Vub5Lsj2sCPpz9CiwxVbTLnpgy1ZkwlPtF1FQLMx2Sem0
Cu0HEnRozVaYarKO+NTjz3YNcGsU//yHM+1fe7F6rLIUT2Tu5ZBPCgyc/RZgQTs9DNA/bTzlD+XA
dVK7JLLdmh1gTFKJn28ED2mq/yFe2COXr/V3BGidQA5ocmnU2MAFjR5AwqpWb/h7u4qR913G+ObZ
gVSujrJXmwZz3mI6gxCaf5hvV4BaYRREFfEayeg78AtLv1VllDGltUQAZAAc2hZsWXjnRI2Ljhag
/H4rtOc1kXoajps71zD1RU/4vSq5F2PIQ4NHU3jX46XB9KAjeBPGJ1aFKeAc8IxsSnBepRvu4mEY
ccL6rKjjBZ1pYMVRzo92VIyKS4v3cvmqKu3e/gxp03nBnz+Qk4VfkDx7JcbL7GNjv29n1DPqMIMD
24I9xZotU8LxITp7n07yHhXzsHTdQt6Y3BaNlRByKYxN+RLycZzL/1+ExEtV246GhOKvWrrLOV4t
8vWM/SEM13DAnLbun6iQIG76TWUebWM5K/ymsjKeIjEEeHB/Vzl3jbxUCCXlvL6EfZy3RhbmPstC
7mAFv4MaFEXDkhnRGnOkWJG2gZSL49q1bVtSwGADVLAVprMlZLreJZb9uTybY4U7VDyCM2OgoZ2+
G/Y1RPKUXerlNMpXPLfrj7Xe+wCjDvfSc9odEznUQMkUCjjegICTYfHNYw33mVVImzm0EaXnnNBB
MFpi7yZEg6Ghn+IABLJhMdunx7mBmSZtsbuKY5jw1hthGBB3AR4URMwYLsH58eVmT4IYlyaM2k1Q
WCuacliMA+Ntj94xc1nTrzfaHVkBynxeAB6vDnDTDvtv1b030aqvripLIeG7AteOMvGg2eIhFRWL
PqTGXDyp0csXrjOBrGaU4kbe5FdjxyszMbQ9IK0AYXUd/T8QT+kveyGL+LM/1ECKHgWD0C0gnmAm
rWm1smeLuH0YHCvnVAiV3v/X+8AtD13pim68DY1mvvDrOpNo24/01YGf5ZAWGLrKqJ2iPLxDzs8+
rtX2c3vwPcP6OiMKgMJlkX78b0ZlZNEkRvsfHA0+iZpnsSp65UTUfH6uj7dsfvH3A6GNGAQBWQrF
cDSCQdoxpDh+Pa0+51EHjMg/eaJUyWBZeIZ3gnZ2jbrFGtLrfzSIpinaO1zvNGm6kAtjUhE3gwe/
4pbMJHcGEjUS24SQNka/R35y82qUxwkvnaNC12w3YPG9Y9RmySJS6carYSSa8BN4was6W+MMmxKg
uA89wqACY+w5dPMa5fRR2mIAj2tmMGP3cQNgT9+CYiZIXFB4+du/2sl6Sqn1XliYZ6IdvAY2UkEg
ZG+60KedDU/mcrJtqV0mKTozk9Vg9MRLUXOIlac0oe1AHTFWV9MnOU0JLU6YFFmfOpIA9/9D96NH
7ERLCo55VCaSOSRfYQcQeAx7vMT9noMdsCjt7sluqMWP1zPSYAm5jY08PetQ/6Ib+y1vDvmIPSki
oECFb509zmtO/jkQND7c+bPWbmtw+pATE0la3URlvRrivpe2SP0S+EU3EIRpppro9pLQuRc1IsQ6
cMy8RLyOVY/F9tFL0QVEy0SqUeiXvy5nxCc2W/hDEwfWukPzLKOTg+GyKXlf7nPsAAAVZ2Z0mE1G
l0tnZAawGqXjyPF5+Tl9ctZ+/bPWnkKvOkwIDkoVjiVMC33fa/Wy1NvoIvVMYEUZvCPFj8Lecqms
RM6bFzfpxDOn/bP81iL05u+wDMXwp+ckwQu6NrFunUl9Z7o+/7whq9RvGTtAP3hQjQJl+j+yyZ7O
SD7FucVnGGR8UNRzDLBRR+EQITJBFtJ7vRTHLzpdoCAekOMnCQoMvaRE2gfo0KFlYG1a1mMOTL9L
sa8X6g/42OgbXM1oyUeuoFKYrTkU5wCL7E8BBdZemjXvE/FZz5ZUP4Scputs2gVUZJozAuNFLbTd
UZg7NFtaSMkkwDSVUlsaxGK2VJYWBU6PLm167bUalT3E+lAY836uEEdsU5XpoAzQaWjGh1GAo6L2
i8XvGQAr1qTUibySMq2E5N3v4+Y5jomjYU8JdZyeQh1yJ3TZG3jsz3nhiZ/nKNlBoePVej4yIIg5
lNgQoBLDOmw5Y2FSU7QxAllPGJTPeIomPkTsbCDZWEnfXfmnATO4TUysb0h1bi5WTL3MrFgxO9PG
w0JzEHlB1V/XAMs19Ugz/UF0Rbtgs4JbIxyqC1Fgt3AHyXMyGpH38rwYRsREiUey4LH6LVCWPUXF
3NpX4u+CquMM7mwUVN57372llrl1I+M1/HP2nu+jbaXcXVU5aHVs7PkLxFO3gNiWggu015DO414H
U7YlaDpYAyLi/5aMWHD9l1rPtt432lVida4GIuaXCXw7koWkTd19y0kgD50J7l3BWJfbnkJloJ5U
cROhSI56BIsWSfJXJ3oXJP5Rp+oZjkmVC1AvBBpx2iVGs7e+CwNubWtegNKHz5UGCfLBEwTQX+De
ZkcOt5F39Detz7dmH99u4ObNJCrycxnyXaxLIBhfmfMuqLozoEZaGp4P7ySPiZIT6B1cPOvabTR8
cHaREoA3xeCklpLRMHo1d5H4Y6bE4tBa1ayz/abiyqqKDbMa4kp8tTfvqmTGU+o5fVZ0JQsEUaa1
pEFwZFdIJraLHOxidwS69ljj/M0mowB4EvmLrZv0uq6hvHpvLvNpZ/PSBkJHtBjlf2xzTFl6396R
Th/6DXLu1um4iOnmJVzIIHCTNIT749XDGaxrqngWPVQT7/YGWF77a91tcyN9N4N/5yCRluehZCWM
fZhRmWvDeWPZisgiEILgLBQ1U+e0QZdBUqZ75fBczLAdWGrzW5Wx9Zuj1vJ7rQeltcJ0wq4b/+/F
RDPeICj1jxRjSY4KPGER1G4BCC3IPctARG67rGbAcZwrHuyezuu+S/GcRIQxCwGF9oBYPtXC7/+b
HyHswDXTPeM7Qz/OMc6POD8xLB16cZ2OI4vLL6T1QVtknEUy4lYSjmFo1WxJFw2n0c0QniJmnCOu
OkrGIl08IA7x6KXKPd0kKM3izxc3mq/L6iL6em3S8EIfujjgjRMqTnDtmujglzEAYRjJAO3hjHim
+bqihG59dUtfrwR2Y6HnWzzRQvZTUUwjvqC5Nci33CZOmg7Tb9wdBNWxTbh7ecq+w6k4p31U4PdK
4dD6ZDLsCdIOwdp+FPcmFBFz+OeeNIssdoK08gu+bBWNC1YWyu8R6B7WZB6cxvn3ZHO01WP1GkXq
+9eOWcKuqY+H7x1te+TBK0z8ngG0SSno+vXmkpeOSx7K1f6OMyJ2zanfasbXDe1szjUn/SQoyPM/
niW1viyekpqWypAdTEzsgR8gOzaVv3GYazsn7WIZhpKj06xL1MMWQF1GnWDHX1jT5KeDbMsOj6dc
bR2/pK016Vwo3ujgT7UCc/uNIGRdyARBOsjvsa5Kp4yFWtEQgmu8mghlHI8VHhE6GMLu2xUlg3SY
uugXgGCVk48H5L+7A4FTt/zlx0CsUPTnrCA0GSBug90K1wfit5AR1TfxE1wTGfA0kgH4pFQAbaKK
tcIUowlxPuBwBMqZWS4H62z1/lx97cK0JXqm47UYLxg4DVIP4WwC2BYRQmxOSaf0Q6h3tnNuGo3M
nObeB0bARoJimhmWEax4r0AfHyWMaKEJauPPgfonlBmFXJ6ii1cOMgTYpNsfF/R78DMkC5v7UtSK
d1qVQHM2mrjsoYrtHzTcbAJn0wgGujS2bNIv1bBu2eVvNy1DCn+YR3H1KA2yEnIGsga8TMF5WaaW
ulCJ01cvHIqGfcq/UWWn5NO4YDWqU4F+QNh1Qd75Cyz2Wmk12rouFpdzAHWHiYa+OF+4kkqf8Tzz
4sY/U12iwQb1TMDFwHHs6qvULfVkwLTJqcvws/OXkCZWgap8WSov+KmmHpMj5DbW429zMyB7jjfh
4kq8VvGfuWpdbnj3fTbRWGXLDxH+7rWqRw6n3pEbvNUjGOsuBkIyGC6oTyKvR40ufioSviqsCH9O
Rwh7pjp6wQh4z7Kr3o8GYSRlZjAloRRb1VW91QHDQNOVaelYjFTg3k9QD2rAxyvFe62Tg/aDoXD3
Yh9oRn+M7N84LWzQDsismEKfNud4sPwW4XBQewbRsTFayMzmEMBsLIRgJG/36GF9OcUsrMVQyi1Z
ALQ67/bTiOQuPVM6RJ5QaHQsSRdJ0exVV4ss0tLqzny6XydjYtVKa8tznTVk/ENzleZ3yT5RJlVi
mYuUQx3hoU60dpppdGY/p7LU0ceKqedn8VF6XeKCqIriF+nfqxccekBiuB3CtIt/EhyjRUk63Vlc
9FH7tUyckxWSZv0Y5DL5xQufiobhhbYAcQOkWnFeNFzEQ6Z/B6YhdwFIFeA7pAdY6cWJMDWQszx5
Fu4K64Gxz8VhcWY3Xvm/2HUjXandSodWK5I2bRXYkid4uygAZ22omYVntaywLAZQ1f1jCIvULDie
574OOMYZNHw9a6FC+qMykLN5esuyk+1t5ZN8ulacivKW8dAP1hdHkOpFw8FoZujgGriJtnCUJYJI
pU09NswVqEGvz0p9UmS2xoNjrVrFv706qV5TKX7j3i/iYns/7SNuq4ZA3H9E61xSAVN0dX5O3hws
AL2nasq8ocqa/pLcGIdxvo5akqWkDTRIksVuFVmmzpjqGIqjM4tKg1O7TlGDRn6KKBlOS06Y7rpE
AdlkYMGwtuhu2rc05wxDBxX/T/2MR+ilOsqMoMU+9vJ3RnUBJJcV8LpDObPGJJZnbcwbkpont66B
Ft2eunMp0XXvKVD4OfM+1ceoOf7IKfGZzt4/U0CYjHR8sLo0vTcvCgrebDdFUM5K4KOMmPT6kwQ3
mB0bws8yLfUex9gvoIR5jG5/qRtz94IS+afCEUJ4lAVxBc3vQvy328dzxqSolWLEkAG/TopLGg4N
8mOH+dJzy/5z9S0PIYJxvMy8tLrzIlt+BEPxPTv75OCTAlXfCPsl6ozjAzLZQZEo+I9YmHUEJUie
Z7WK6dY0QivGoRt/r0+9AoVj1/du83Ydr4972vczv57GjC+BIf/QCKuGRRxCsmBL/nInL1DXmpIb
pZLIN7OlxijbpNVyxDJ1RHJeTCPZ4QlUezURTSBI0v2DZymW7bBdb9cm/6QtDPmCZEV7wz0Z7+Va
sc+UanjuVVTvoL1LUgg9goKezBHxE6sK2su3eQwQP78s+XaMIKWGodUgADOkoh9bXgq2Pki6QCoz
oQ8pfsuQx59FfdT56PA0Mp1Q6V9Qn2jDvvz1GZIIHkM1BIzcLkZDu3tAw+1VaJvr0Ioc6uXc9TiT
65zvVVnrn7YxCGkzXBPKT8F4p5gkhuDB31JJJVDuyTqoadVTjwTSeFhpA45+ZFMfVdEmeCK6ZPAz
idzRsCVMCwyH9jiqgUYv1HsGwSX4kn1FWCFQrccs5yF4KmSnRkByBrS2a0lnI2P0TkCUfP4vEvqB
smYflBEpMa8+qwhFvWWfZZ4r02crUEJ6g/tTAE/TCtIS18eX+8jkDVU0Z/a0YSlrKC4D+9IpsInD
7HFI/vZQWIjzqgGIXVKKv31jchb+j5XGED8276ibRxLoDRo1vovx52ZtXIWLtRjcyP8OhEL3dE9s
JaZgz9apXBEeBFj9uPb09CJrQfVuIpyCyk1Vc15aePnVr30PzAE6+CAdlVCTbq4/oVLKYsPcwVUd
IDFHh/ERhXT13SJGm6+uIW+gqNZgpiUM4b5lQMhReZQ/k2mQcLAyQ1bVTNa0pTgMxzzSDTfMecPV
+G/aDUyGNgUIbCws8+n7fi6ela3mKT7bgLvalMGZccLqBVkxx3mW5M5I61031sLe/EZlRLfpPzg4
K6XTkLNZSg8/Gpmm0bAdOdfQM7UD5+/w9xj/OeqwGiISCi9w3slPYDMsK/o91c5o/M6tjK87qBui
k+3DI07jaJ5HpK6uC0NRjSvJGeMEcSmOVqt0og3KSsZlbEBj348v/hR8fjpW7iqP7nnDrqL/r5Y5
qDo0Yb/VOgXwBmgj9YvMX2EpvUNSPGX3r+/cqW1y+mtsz0xAAUkjPomiwvXjMVqngCCsiryy4eRq
5ICeS8mcNL9DgLSpP7/wNcYb8jzugV2q1DrwvMNpLl7evcLxy++OoWL+i/vZ+rtcKd2TiG9VCXvC
27uyOzw6piKB0wMyhPEtnVML2YkB5WeJumC2XsNEzXF7rwj4hl/78akP7OX6waic1dtlvNwUmdeb
1QtGNjtNYhI/rnWb7CxqUhwWlBdJ2YKL1SA7QUqUoxzgsjBj6lIbe7B91zCp7rGGysCIThjyrK01
1dU+EfPAxtrgHCZ0HbyzB0rBFeQHvSgs4HgnkmaDwe/NlVLPg6bDwitV9m1ApPPJqLIKhon85Eox
+XkrMkEuiz8YT1Y7/9/h2EhCW8fzWCnB6R1mG4mvx/IOZ0meWWLEym81pOXDDqsTr1qKCUJEAWJf
l5+HbwHNjflnkdeUEb1ZdBeTtBSl8iNBjKbrlB6wIUNJa2lCrmVtvzYs4gDE1caL2XqzXeDAMlPp
Y+5NMIT8laNtwPxJgyiLTgoV+p/Y9m9oBJqDFmMwJxTNxlE0lzCA9R+Dq0hXmSGNdlnNHg4mnRYw
aaPT8phrvAk+sNMOa8qKewmwPLis87o6HGJyUWFir3UZREsixzq9JnFNoSZ+6Y/EDX6YsGq53XHh
ZW4nk8RC07CqL4mdDBFArwTsxww+TP/z0BtnbV5iEwu2yw9BgoNOiGp1eqD0TsgaNVlkvv06D7+b
VQgHgTlOCz+hfv0T9sjwOsIU0k12BhH/yDPYWChYMXIxUylbDDvwKNY46J77tY/iD1zSApFCQUl3
crs8SAywMqRUy+C2dpNDRXwYOI1MsWfuVnzQkXv/AUP9swrTKLtLl9s1GUOIBFeiMH1QWhk+HNmR
XBf+kyQbwDFxMO8Q5Q/3SxpaBWHtdjUAQReQiStv1bq65vlgNQMlimnLbSA1QumRDwhvR8zhScoV
aM7uZTPjE8K9m8vm8xnTWs9a6jH6T2xVzHuQCaq4Bh7kXXJB5k7B54aHDH+uQElYGmIzSm58hqIk
ENFGYNDlp41hTJDvDHuDHCnHbTPj34/hkcE/RUucBzkJYJK68rL7WP6932otxQEzlUdzHRutu4G8
Uu7K2HQ59LF07LS9sqp4ftx4s8U+YSPhZT7IfHaQwRCEgBAWBtgjuiy2cmEN1unRtG3vfcGGKmkn
zYMALI4H5JxzwWcnT0dSsqZM+V6VD2cTKhT+avK7KKhJIuP+PexxJZs5+wTnMrHbj0nWetLzKGjG
A/5AzSqju7s7R63imyYxZaBpY/9tumwS1NUk2GBa9GtZiP9G7vfS2Jrrc93LDYvLTfTCdelrOj0H
uhkH9/2L0X0geE+Dh90qFBl2hKmJ9PVRnrIZiX1Ge5xzYRoCd83qzVn/cKGKPAkX1TVBv2CsJDAG
eU8F8Xn7ae5DLhLDWMzuVt+Aur6POr2mmFGDGDAvu/iERfBS2GvdCJpIgD7LZhBeF3pzJ6XslZIS
gZHMKVp1D83IYMdHYobT8ldxu+7yLZi0TiK5KOxLZpduFvJcsG2QKOOVzOv0m2CP5EAEQcbIoEcS
JQ+bHoHDHkbl4YNAjS5OTjhtz3PuquyyMtgiUsJSjyS9Sd/nL6OUOeODD60wVsKgKt8SWIez/Xay
kw6g6B5g9W6/cYLSiPEdoE5NEZqSnXVNZ43UyQC5SZjg9vJtaZ0LbWIXU9u9PCHw6CBsH7V7INR+
pPInxATbm/j3uvb3wRZ7jrkhycDxlSuLdhoZdTQ4CqSn9O88bdJtGqjYO0Mpn4NYIlpv23+Wd8n8
YOkpJm+wZFQO8UTDfJjTVpAMrSW6UM9gxAeaJbTa3p/pStrVzlWfzH6OWTIwBPD7pHYQI9AgCxf7
SXswxmAk2Bek5yanGHAaNEd+zonEpi6CWs+fNVEVMGqC9RI6/SKDIrXuiSk+rUnW8rhtO736s+aZ
aFOoZqKA8KcmsubD1VTT6BQj+ULYVWXp7s+K8lYOFG5LgAHfGv4mbqpe0Wa26373ZdOUfdypr6X1
VdaTD3jYhy4oA9sQL0eai2AsR/M6Lc0c8sZPv5GuFcd6so9FMs2c3LpC12bEbqy4V8JG1aMyz1FC
d3yWoj/4ZzvaOGBc0DWt6QdgZM/8Y1iawIAA9r9Xy3Dt7WsYqBLSuWEWnu97cEjL1gnVOAg1fWk1
HDH0Ufp2FwlPS5PsRSOP3JhOucCvcVMloXcr90biTW4c19WHDEYwQYK7OZo7Lc8kxiHwc4cOd7r+
z8ocIs12jP4EGkvGnHucmjcliA1hAWJINvgPG8gwKljmkHiBk5aV8Cc+rvW+kvRlEqM8XGmE4jzl
zaxejc8BsdaHGKyQDzAHBNCLRaMV016600zRk4syHJwDiE795GZBMTP1Sd9NdvrZ6lEZlEQT1gI5
8P0Hk17gyWHaLr3HEp8cPGEsUWthygmBq7LtYoV29LoiV02+KUTDyHncdFStIqnlY6FaB1ntdBsy
0lMdiCygo0jTo9q5A/xSf2YLNkI6ZxQNkG9L+BcjqCK6S9Ic1B07ywqAOhDZ0ZQyBOSIL80wkKnq
tLNlOexZDVwRzsdj3dpNFxyFUVujJkxFgzQJXC/0mQeAccpRbll7EgLliMdHgM1aJL1I6PUECAMT
maEVbpuaGT0mZoEzMksE0vbTqRBVNthaMHSe9oVNHxSSqvbGj97uckCW5WR0IPIvbfKgChCxzkHc
HoU+oVSQ/l8DuzvjaMJonCPUw0yRfjNidLRpE2O2G4G3XK5yX9+9rJXEA5NdPDdUbuo4u+KJIjcg
tCVRU/tdKs+m0bfYUFexCna7QbAAla7TkMMGj2DT+bmNSedull+q1YLxC+t4FinZ4TTx1YzWvlJL
IX2HjOk9B+wmSLbdymjZKOsm7KYRvOTMHCY4ujV5fZXJDPmXDZIHotBZEGOlwKGS29D8PMUprJAi
XgF0ppo+hnFFKtIVf9g+eOIgaANQmJgHJeXC85PCg8m6hPVnAIWoL4tTrEah1I9WPcVJD1Zistab
GlZY9RgAykHF9Gq25jiFCUDaiNEDTxZhQQSWnmRjbTjHPdQ0sOjXooPA6wZjACmi6CQwIH7TxQp5
IGwEuDN/aX9kkHvAGyEe8ojqlSic9ZXRU1GvmLEQpwdAjakVXbuRtdwK0DYNMX4bEWAdS10PL2Pn
d1HfMkDNc0W9cd5bAo/nEbnhyPQC1KtvshcUpW6NMv0PMAtIfToUgqe+CG+XWqeDHUbOjjj+pamD
gwu6LJv+uEce2N2WQuZKN9flUGcczsEcRE3zPrSVWd8R6GNRo95WZuSeSkJT8kPik73GwN+ZII1t
rzi5bvW6fUaQQFsvW9sjMXSDKfO+8vRjZOouIiOu++rfExiKE6ujEh8JktRV5nZAAiEw3n0Xb82+
9yY9h0ZFqVwqbiLy3276ei96M/KEAu7Vk6FnE1//6mvVRFWaQnjndCij4q2Gixb2fsXCl+jeGGtf
umja/pM5ObWFOsB725fNCrFNR+mjX7hpzXnU8InuYhJ+AC/wjJhxmOkBBDNCPAHmDVEVsQ4Z+Nop
yzyw93m6+0lKBZW/OHOCERosWkek9tx5lWqnDS8S0hpX+q6rXNkfFsFJTckXTb2qZ5hXt8bibH8l
6zcc+IMeWawuxrrNk9zd8/0XJCmUj8j+sPvpctBLfeweSnlDuXeeXsSEfoGzCRNAaEKtoBA7Ot++
wH8M3WSD1LQAe4AF3pu0QLZdb9eW8/SL9M3dXRDsZIwoy9Y02oPrSqTcein566FX6SN1jo99yYWK
fPr6ua5bR2iVeOI3ilXuLpaolrExbXOHK7NvO5UFKGqLLIxR6lgX4U97FdrDe7p1b3H3VcUf2zjE
nE/IOO1PV603xE/Ed075ZmLe+Zz+9qR4nwxb1LixHzDyZXKu1r80kAYDwxMSL9WMhy6e4b0iZm9A
4hU1IwMQ0OmmKQruJf3/AKPqBqW37daHgGbd2bH+w6n+8U/8eWyOmiLgpElv5d+/DsIrjqjQqwGd
d/gpv5FtFppGkndgz7F4uZMM4RE7mJTHk+VLiZHXz+ApsBIGKQ2NC9HwBPZqBwhdudGVqH7Nfq8B
D8KC6zwmo3tBgYSKlfSK6fbK6OZjbMLMpAlJZQFqymAsIQi4asZe8MY/nX5RlRbeDemzEMqDza08
dJ0b8Y2W9DA3RnamMMFSCSWnIIoUoaPoJpTCVCDnksYAot91+Ks+WjNN0jFg24Fpfh6pZJcLLsrm
la4Xy372OQc7vAXK6/qdBbKZP4V6zjGJ9ysQDc1Dh5hZ4Z1/cTxZgPliWb3FHOUh//pQyiBuySyu
SH2DZRIQ9mYB4cKNrU1h1VekCbHcbzTayFlUUVL1mDAJwo5qAh73dhhXRdNzAsGUT9OMsDD5ypFd
pLjAzYSFbs3bla5SofIPFXamcP/FE+YJERMKDZp6AvHP2ECd/vQwJDkwKDsMV4i4B4QRfAoKbcFd
rrpUlJ98ndDOcPorWNxXBSpQmxubf3PJmIO60fVD3eHcvxfWfVYAkfONINizUCU0XG0fDyKBndI3
n7H9HVfjZKmsIgADRzyRrf2uxeVYjuRqFeiYuBdMSUfPhdhs+uI1wRBFVmV94+UJusAdx71BpdRa
lDqFwv+gqBgk3yf92GvjOobjYpSGC/uvqjUQKb7rzEZbh+V+KfvJNI+sEmLyQig0nRAIbi8GP42M
+CqPw1v5ZTg9MKTFsZ5zQ4Au4VY6E/NG/0jj5Da306Q1EjWSvXBCchGCUTKqr5Ng4NAwxcI18f07
iMHbZMljXQgsde0Dk2tRZfBZ/mXq7CyJ/Udj/IcU7MK39v9zTUkBIgAiKn8+vDGvbqx1AH4weWMS
f/NmP+jVCE0ugn3cWKAjVRe7W275o12Ouvl9yNHO8bGOV7yvm2cD96G0qCcaV4SntYybSoM0U7ew
0dI7U16XKG4diU3t8coE4RApV4Vh68Y4o7tNVOgdwBpPM6gxPJp3lrLpTrc/UQEEol4qZH4kFwpa
7TUdFByhG1OBEW+Nz9XCN7rcHVed+nFPbFeHcPWX0ASFha4iwelSlWHXzHEAb1G3qk1z7EAnRW6o
iL3ULudAu9CXOF6/kEpLdLE3GalJUMAmyZI7VRhEtrEgtjb543hgGx/zsVUQc3CCz6qHV6YORuE9
pK/fFk0ed0FOeqC1BjewMMIpvJCpzrw8VBmH4NeoaEk7CqR5X7S680PnKUh3kD99X/V10xSXqShr
Q69ph13Svw6YUTKp2t3X2OfjjW502lDzJHZiZyS+aWaC2Z1SBo6EeYwsJvN4SmktQ9MU2qwBbM3X
JTLFSY7bi2gcZGZ0dB4jP1HYzZsTLjDAdxffMXQcTHXP9aG0BBGsu0wXbPDqPaKGeJPgdAEtprj6
6J/q5QSC6k/vK7D+GgmPa9t9fwj0ifBlmdygzqxA2zbV3ydeta4lE/qkbTAUEmrqd/anUbjrLRT2
9LZmJlBoY6Vs0Nw6Xlq9dnaQR47JnUHPQZXGJ7yobO9lggdTbKiaWkQWIbds4bm8bnR8C6BIpD7F
zgBnXnRE/JvJln+gArpk/ZzzNm3k+hFneKimJq8W+dwVeRB66PX52sSBLOrkr80oJtCsGjjivpDi
Hi/am83tWI59Sc+PLoCotIt3HeA/zqo3BNSLA9CVy+55XH0mg8NQzJxdIN4/j4ZbL64bRH7lJMw5
gA+kPSSIEu9m3TwSFplqUppVJ9ZXlcnB2i48poCDzuFmiubDfm4wOgz5zqqd2PmOw3TAeliu1jwe
Hl25pw5YRGuUZIXL23k9miWlpmCCIhHNGEUVqAUK1NPxmbb0mfl7YxxtK1Ni9R2H/BxNqpQstQ4z
VrQlyUkwsHDiX2h1RA3lrEUPbPVPSdEuLMSI3+HmwzuD10hlKy1Wk9Z54tyKcjXRHJNxVkrLkk/g
gwh0mhw5NfAqDjuAXDMJWml9Gk0IK4LUas3dcJYHe286CvroeAxEE31dvLoQiT0T4ELrFUOGdWT0
WhERr1YjmoGkH3w2N1XdfwHkxTjpo8FooiQA285KxhJRAm17R2OQrOPsIqM+EvUbnlVZw/VSpp2y
9n8StfBOl++YeshaNYwNpBwdn+zGJF9kI86FMKwZHbVt9xzsuBDx/MnxECZYVB+JcUFxJXu0ESvr
+Fl/nhDcz7lCIqvWaC6KCcBprvJNqcOsMD7EljAy+5MZ4AxSYw0MfRQfRBT0dHwSmYrxNxZ8qEbE
Mf9PGhbm+KiIZoMnvPrzhqgLf6y0LXRWeB3k3RizGraRJ1otGW1MSmksDpl7jKGn8ogFjGmrBbSd
YmRhlClj5nXTMjS/RVRGjQukJkNsb5C31so824gO4lSYsV/nkmQ+e7ibSE/i4yAKC/BVtWewT0cI
YNe4GQIfZudjV/BksFbONAAwjV9rIVikD1jOHwWg0jtZKuLofvnJgbjqgNTv6pNKm365HKgGgtPh
gGoUxDwInx8SClh020siBjZxzxWIfFeDPhh+SGUWKOxY9ajDRLqrAzk62g8HiFaMxjtzW3q2qpjD
KhR+C5MpOb6DzE844D2lvMOGFsvZaf1fTavVES2TkAxS5ytVfXWamjjRfULy623poM6KjIqTPrma
5GAX3BWzW1FwN+PGOqoGXB+seoZYjyFkb5TGlYcPmc0Dy8j2R8Dtg8koBUbLB2u832J8iwiURoQA
MGReQNOnOWRWK5INsAj7RiiAf//O4TF79zrxUAh8kLHJxBjBJRSQHOIlmPv2luBhRDall+a7p19Q
GhJSCl9dEJh5Hw4GpT0/bLDeRDqwZ3ENNPGCY3pNZ8F2KiHITzlCK1MtWrtPzco31ogRh14jTEHh
WTrkZccR7Jnq7/8V4EuwxqS5rNG3agws88Z/IqrX39uaOdj8ldCk740k1+P5P3oTjO6vognXtHDe
fRUGUnYneTUOINpA/Mvp5fMtxQCoDWQFvY4TCN8nYDjlnrCd4xrJzZJaNnFlb1CFkdzTVrBQAEfe
IrW95rbxz2b/1l4XEkerr6QctXJgWM0F4mH1v7yq5mEZTsm2aFlJugOdzylYLT0ZAP1I19qvQ8xj
kIBk7xHqN+H0DWrgW91yrLmyQIJ/tYTE25DXn6oJIMCNK1bX2L2pXQsM+fyft1joJWSsbsC5Z9sf
b5SAMpJG/XC4jGzVyxq0tuc/8j+HIFye+4JEX20Wa353cJRR1Xu04WpgLKkC6NGARZI7bcrwWqbz
DSjwjCld5iV7+p6/CApaRiRXZGQThXtXYK0nK+yH3hOskhBUyRyucNC73xSl+gYH33guR5RazTd9
XMcXJA6RxTYKAvwgnai+PzrgiQ25ZAEkN5dbfq3DAQpcMG/+6vewGdNKdXRiaTx0jMIVZx066Wil
FyXkRBLJnLxxplW2ELOJku8wsOBA3o8demkoQ38DjSuhudphFVUTsTvntGTa59OPYUquEvT6XGPp
m0gfk3eZAJ8V048/m87MIggg9jFrlDb2p1WZ0Du56RQjqCuGNmD50Ho4OUnSK9oQ4qZvhW3qtAMv
Xf5ueIkGDWM1T/YcgyvX0z1WuDBttxL92eJ89iRk2da7hS+KwcOI5cvbc+oLi4/7We2c3xssiZK3
ur7Nk8EWfO+/mHSjCSnE9q1n9W0C6GOUUhgn0K8ePPIjSsfnvZREzwISQzCsIcnVOQMgAG4CLwKh
kpg8Mk4OvCrm/4UCMObWEnmVEZ9Litz1j5UybkcsZMKT5Q7wAWB7jsgEU29h3LHiVkaiqlQ/2Rc7
0Ii5XA0zQONgAmHbGqMabFHQz78U3Z6zwMZJcql4m665K3AvkU4jwCHFohGr6MutG+vyC66COFsb
fs+kOYtE4iB3/A2pA/fGCw3GRCmbhsd1mN8SySV8FyX1UoE7HJyoBA0ydSxnftvvVbjFAT9K7uvb
//bOqIa1hw6Y+Pbqmvuj2T+71+L6W8YqNXn5lDBBtz4PmXxtxQgdbuGhWqny9e9gfZyiF8Z3S4zg
xfx+gavWdYR2TgaTIJKw0kRNxK64XGfBPAlJwPHOqiGT1VBkhHCq4zMNuJgE3X8nD7z2vSSiBbt8
w3MwrBSKw588cuCWjEMhz8vIkFXHhKf217gtEZi0NDTpXj5DpagQm9DA0L83yqxjzr7Q4wh/Z3ZQ
aKu/MPyKSYWJCMAcoxlSzOe29gaGRTpd7iNklEwzA3vnSWall0v2UNvW+O/U2HbzM4GPd/UYVdUU
P4EEPQNFioK2wT/9U2j8xdqOPZMOV30cnd2QMVi0S3oFtb82I86eB1Ma9Swr+LbdhFicyRD+AZ4d
ypdXXKDbz8Na8FMyNhI5zJc5cM6xbzCMUrfkI2FwbThDsMioaOoOXon/wqmtuDvMPTFPwVGlH65X
3UVU2LgoK8QrvNixi8jcfRRi4n7eRVORufkU0XPyrjQVrMBLu8LUJTSuiSlkHbDYkNiYSNYdaBSk
WlOW6C8N4DBbhU0aIxq1eVRYOkOaZOvmvQNUu+3/b/hoamgxUYvF+21NHKajXm5UGZ6zl6PmghSr
E+zDuj6fYRsfeD60Ydw7v0/Vm9hUX30h02Qzp24UQdNkJ/aFl/MNVFvdBoWbxYJWCEmXlv6IBhzZ
XiWxyTnccVWNW3+dTT7KaH1b30asxD7MCP0p5vDXXTVHieBsKlpmpD/Q2BzKi1cgxcr/rP1LGPTL
a1fDWdHuYHdsoTDX5/FLHlPoWeN6ZR52VTPqLmj0TpTy3C+yF3QOfkKR0Xzr9AcNfIVQDd3MHW56
6/Hy+zaHCuUYz1bUStjZcHwtqEua3d9onnwCIMN3CAAst5bSJ7bV1buHj37wFxqZs9BpkXEElCEw
CMn1Rs35+CnYQm1WY0q1TmOwbvThEljEqqYvIS97SI3d3ajKV3gF7HyvSlvjw4hyIjaUdTlRv+Ua
9tYtqan1jqNDaJtuUNcAudivkuSykNpA7XI/d1J5upO2zq6sC7zrL6E3P03gwfx/whY3O4fJex4t
0YuhHgFkyYl9UeulhETHQC9spI0xL8ojRVBcoDGUu+AVLJrupnpjlq/BlqX8GQDkwyEmOY4ruoQe
PmOAfPSqQ4gtJ4qOAaEn3z+2wF6RCujzpZFHq1qqb2eJCu1L7dzgtoWZiYxeiye7JtjnOTUI/PiN
xCSXr8w2EqCYkYZa84/LBq2rBn1mn02y/QO8XVTmfr4qZdE5hzJDe9wAdSix7jF5mgILAzMj3tlX
TRfnqyE3wTIme2SNjcv783CwxzOsvWknoAp7E6KsCPfmtDUP8vRVaYUOHHYd9MDMwemImcHeeCp+
L3l9PI/df+aqT7F3U0fTuxm548jed8FNE21lBJ8XmHdasvty2/ZZmzC19U6o9mloGNa+YkAEzHnG
2FXaa78k5NCCAg91ozZR9i/WWPnLmCR26DOKu9ZoA1cT5+q9CBnAxQmCcMrbKlQ7ulCmCnS+UNRs
al5T1Ptj0Km7IUBke8n3Cq7RbO4760fM7iZ48rBMlnKSReFj2KOZLD8fn8UcgkEfdh++ewStcvDn
q1hgZQLm9cLdNe4jLyoXjcVKgrav4X4fvFswB4+zrxhUdoHooiv8E8hbc8UbJOmf1AMZ392ZUN9Y
wu9tCDJjeT6Aw3R51Fo2F16JR8M/1UvC4OCvzIAnytIAyTB5juTpbFDTRuEHNTd9t2xars5O1oPt
vElEWhM9s2ZHF+gFzMYRdZ3Yj9KBNFU+lSunvjREtEgxems465uX/Z4R2G+s/2h9rwYnAcJxAi0/
/1a91MqiBFpU6B0r9zqQ19FJ+P5JDeiu8a/hvYLDgiLI0QQ10ja8TNZlHq7yNmbLL8fufC+FDFRi
6m+6XFcueJlIHwx/YZQZ6ENP7rOsIPd6m9EY9hDuqof3eTC4/lxQ2NFXauhC8imeafa0kM9Rv5Xp
8FvIPwrEqDXDhx1P6i5Bq4vAHOTPOlKyqv3oXvi/78HxucegrfxSZMpjrDsWYXXlnhIA+SIqkq5P
s4Kb5/dDXI6W+eI3kas0CskuQsStXaEXa/60VeYAWKGj1uuSuLjRoJjU770HFjjq7aIAgEj/JNEq
rb3yag5x2QqsYQo/Lf88fd5px6OCCBCNYDi8g03DgDmHeLKVWgmnr+cS3VSbZY9azBEmJDk6sRtq
Csf9LNRnJQMCyD79+qZQ+ry+FNcVOTk/gjqqRoTJNrHiwrmxf4ebj4eVUbkRvBoURiHp0fnZqBMc
iMvg+D3DgsMeWnGCHFOQQga4jiTj62bZWTnfZC+Z7eRROlHEkQsap/suC3XfH6WbTHwGsi12udiW
Vp6iPPSZtGiCK6fFYU2S4GvyjCmBtEU73ibf2VD3WmZ8Wcy52QM+4ZgcFTJW98EMtXlkCAQtK1VD
mq066E5HXZBnG5t88bQVVxTOkMh8OeLJ954H4COgI4flKNfFTcIomAl6QzAD+ZpS2JweA96/ZKII
s2eHM8savlPbTf891lq/7q9qF7PJtjgGrwri2D33Eq7wvP8qB7WmgvEu762Gk5O/1uz7ov5pE93Q
YCuka0xULB3b17Bs/gysJmj9ppNMrndrKKGz8ScAQKQMc4Zj4yIPTZPLwXmFNeH7HhpeBDVqxLWu
YL8Hm57zgAGJnPgSBIEB4Zt05Ce0JpPHG6bAVRl+gnqq/y784Fx8U1o4ctX/Wtag7GSrxHc/7HdF
tadbITe+qR2wsRjiyMCugY4qC2EDDoYNxsSF+cx6WgHI/5owfeheZj/5hy7hzX7bSlH4lpUpy8WS
LklvDNJEqAdU5/RgJGTMJtKKFrtB9/5mKzIG9UoutDoBExgI685onLAaqo+60VKzzJWThK1ORcOd
HLb4sNlznPPK5ZtF0ATjwVisKEtzVuVUpexqIqw1UPFekyfzSUW8nsZs7BF7RPLdWzrkgY6+7Uz1
1FDnWrdGUKt649ew3QWQONyeuZFjj+cj3iiYE2ilRJdGEy52T/Lh05p8FKq67949Ce+7i4G/fewu
+0oAYMKlJs8f++EYdT3mGE3e2Lp+4yI9O/6MR071W8kVgnQFRHaWj4eHSD1lxthCcOkDzuFANVdF
EvxJ8DNSeHU5HtjFv1Z9QpsYBc6nHZHygFGp+6KAumGTK40tjGSKk6FH3U5VOI0m6y1RDvWGtC4O
e61BjuFNvepR1mTsmLKxcc0zqCwA0r8S9abbptCsA8ywuEgMetkeegorC/mt1XOs01FppsPdndde
b74+8mQK9DpRA+a2bK95DzXZXv4sjvR8sC8AOisT2Nj6Fmtj8x0SR9dHHgkeBHp0211e/p+y0Dyt
d+fpwrIvCYbcdyfTxvkOp06T3hiJNlmdm4dRgxIbSx1gxPZ3FsaHuphqecTlFKbMOnGlq1QtcfRc
DIN/PextZ+nRD+T+J+E17WJBml2fNTWTReq2+3IKbK/CHS4ea8LYqZzzVLzZzrkoVUywBH8jcexS
FVHI23Oy1PxU+RUmV9jQ0rtU1YSCgQjF5GI+i8rk/LJ7eaTCKhstIEKL14Bp4cKvDe/fAtFcRuW9
14ADrwwZNSYwGoaZApIB9Bh724D3Luy94TL3GtVriLZ+n7cJuyqVRsYaMcio35YKjs7hFiN+jL7Q
1BTZqyzXA+4AJUY1v71iTdfRpqQ1u378gArexMYU1teufrb2SIyRQ084/6sIw67rMkgyh9Ax998I
zGCDUAreGN9PnSA9B7I415eCWHthys98Z4sxekiHneGl2c/VmaQ59PCAA+e9eXvx3a410EbSj8Ox
5FGOaVTgWNTu1qGumgB5x02bqYzYAAcGLQ7w/3NAriWMXRaZGh97kKDhVpgmDpN8KWN8sqI6Dj9x
akRIkkBholjNG0DDpBzX3geBUHECe1bMoYl0BOXcD4waSI6s9Oi6fF6em9OSje1EGmhCkvQCZpjM
PKfc4Jr8v/9cE81qbG2f+Fvq33YVuxG+LYYr1fiIgNbNZnLoEbEmnGoUg2MdS74hjg3tGMQRy+eK
GJIWpwyJOgFlKBXpY34MvPb66Fy6B1KaaQOnANWBITw/e0Nj7Q4Iww6yIlc63vpT9mJ9cALMyLMx
xfZiy04W3vwLCdqqn2qDt/fyrEs7C4Bl+Pwu/i7EYvvN36IjqyFsVbsQl5oEbe5+nn88esEWmcsi
i81raB3jgDJT2nsXD0nzEms3NLqd/1P8hDpdn7SCdFsmCceMiiytUoXeKB7bq4LuYXWZHKUnpPGK
BRh45OznfNMZbqXhdzXX1b2CYt+CvG2Ou0gb2xwLrl1rzVHM1KFbIt1IBLTDKG5mDxt45ity28sE
nJdW6XwfhA23C2dhrE3/94rGQWexuMFCDdAQMVehrfo03zg/nV/lsVbbt36liI8DKCn/5zLWaQRp
2e0ZndPvVqyNAefmRHaGYSdr3Ns1SgAw4Hm1si2fHr8jPxKtf4yL4pmcs9ZcN0tf8edwXVPTLFw1
nxUfBtyOnsRZQ1PB5OQgieV/4X/bft2rQDKBS+/2y/jJyuzklBoyQlTOQVnUkJhpeApUTOTcS4Vs
h1WKV6vxeFz7Wnq/NZi7X2BGwuiEXf/qxdD8MVctcJtb1fNNEaEFWWhljMyUx9/K9lYth+8snf6R
cCM8oCn8ak4MTtPhf9tyBYhZo0nS51YJ6CMsbX0dFBVokzDF4IK56t4rkxSt//sFXhZLWFN/BQ7p
GtGRYT0xftA6Ccf5USXPCwXCEYAM3H9QquYUT0qKbPB5I7aausyBzn4LLUpEcUJxyiDkFJKyucCt
xOZWsnA99mTrLPjzVRQAQO/mrqS7CLmcDRuF2OUAmP4jLOcihjfZGFHbKFgdRYoUyj2h5O49Hg/c
rnQIfED3HOGGNp+OjsgKyJ8L0owY1dJ+Fhu4NDKq1QrjPnTFbRQ/kwxPmBaG+1iSIQpVoEbJziDj
cOO9AydRQfG3pyPh75iQM0Iv+8DeY1o8WPjvR1AZVvrr/larD6/6u+CJLmrA1ZrVg7n6lt5Y6hG0
m3GZZJdGVxSoneiMaBGS28+hPCOajrYQmj80iKHtkwpKUCdATq1qtgWgzJKuELCsxw5LMOOoZVPC
CBQNfxrbqpaTfGA3d9fHncXS5j8pbKJMhGO+RH7yUbxu9690AgIOGK4ZGUQb1DbJ4YJm5h1ay8gL
is0FGe+jFby5J5Pxgie2CqlqfQHrXJdIshyk5BWH8wUCovzOsdyxha2ZYvoGoDdURy4GP6GNZtHP
AiSM/ouKVS3jTQtX0/D09HU5jbzvH7W774IgIOA3LJ+dHrKD7Miy4kd7Iezjl6o6mn/CgbOkTRx5
WQi6Afu8DadwY5QD13wRoTZDZO/7XzkMUx2ava29P8jCy6Q1hJCGTzvvczzChek8jVM8YoBvJ8My
61eLMbWcM5YIJHgGuUAzI23TcG5m7jq112F3mBZMltWMdBE/RBNNmiOHz3rQ9kaqTYVmDIJQ8k28
W0o6lOEN6tEghXMRxy6vjN3RPGbkVpX8a8eq27dKtvOUihBNpIhCwiwdb2TAPHYPo4XUfuMrlL94
LUt0ZCeg8jZOhVjxmkkuZWqdPAkQJOqy5f+eFKd7ukQniFA1NaZx0WWD+h1aD6LNy5OOYTaDbn0k
05bha7Snf7ZQEzMmUqY7qBI+QP+F21xVQtWv2mxv60hL+FnMaaycE5MXLvq8GVhc8/9yJVBn71ai
L+nuF6ng0wQP5vF974pe31IcVP+O8chOhGtpZEC075V7Uc28/jjVwXWZxSvDLU7MYU/s0wdVW0qE
q0SleelSrv9ZisS75vLeFMD1K6rTdmb+B1vCYjTHcjv5s3kGtkiS7y+ZA6PITmuGbTnNwrLSv5bW
hR5j0AC+4upHKgSIEJYDPt5+saOj0WC5awe6a0lBUksaO8SMW/zfMBnNGcHHeXq9seutjzh5LCQx
vAKNK9pTAi+S9s0IlZ9FOPv2Y3RsjLPalOS6+eUdpCPZSTs0Q4CH+eYeVUk7a4+kMlg5rIRVVBv3
CeXeJk4ifpRHYOvLhWgBrvVwWOGuT2OMidQcdF1JjVbRNTnd2RNOjJkyVwrFDG3TCnUmJfOeoVM3
1DgVfPshzg8abLHlx5KHv+clWQDpr4wP/D9sdJJs6StdiX8hQoR8RraR2ZIvUsJ58lbbqMiEJhhX
+I+1DTK4j5hR3cg9YN6Mf+qv6Hq+/cm4qcPlh/gPI6VlVwgaCwBt4B7sleB8evq8D8Z3EBMirffO
Q6TfsOoQEDCGQxLgFDv9pOn1hBSbqCAP7/G8/txy67o3Oy+glEuxY5iVVcrhl9TvfpNJGt5gaw1n
MWsDuYc0dKrNkRHtIm5B1O3RVpa37gP3gD3An2ftA6hjJbLR7BX1j8itPvWTCpc2aJ9BHY3oPB4L
Q7Ns9ZdJW5AQmlk8CnswUrf5kujz8MrYuyvwu6UvhpE9NdcPehaKRSM+3zVURypPSebu0kcu0mF+
7JkaVE+wy2eplBOVl8euhanb/NU5MCCVN62CSLHEjrhJmXcZUScHeTfqJFSfp6MWNyfdUwuIabDv
vXoszkyiW9aNdfNqYqVRV/KYznsXbII5zg1m3MpsV6Q9gsjeNg0c2B47sX6gi2rSkd38FlENgDnC
/yL8sju9uj0QV7f94AY3Y3ZDGpnnm0Qc3N4emGk23VDJ925hHLj4KGzzyqfjgWTSpzwJ7IdcvOMW
GtArbtR8KNgdqwipIzKctHMNgC+wyvv6TzB8OfMIQ5lUQHN5UA7NVoZ7640iWM2pnM3+prIxocx+
3C6soRH4K2sVs73kFuDGDenzxApVRyonaYjpt+PtOSgt+zSptfrAEzw39JgvDeshVFZAcTR4geud
PcgzbMfzqdBzEzzszB/5TUDuDVYsK+cSxjGN5BUlDtDI7vk2jmasxs1yWnt1NsPn2KkBpMZJInUC
uW+fKVVBvgsWXcBSvzeAyKJExFTlhgAi2ntRhTJfB2BnBREwRlhklV1dPVa3UJMjbgHXgleroER5
Zl8B0HRJB7PviMGndCxSkyqWUx4ETi2sAxmGok5/khcJ5k4UQTarDSgyNWAB7HgAHwlVOlA3fYVf
fEJUKslkMO/xvlfXTPtBDR/SCEQlPfplfuD+MnJcbC2GmmXoK2KkPEyOpsKgVAyMrsGjOqKuyqyk
t4IR8uw0zWXfuUXYoe2pSJiHoOrk1s5ITZyMBDzwrvYMOJuaXj7RWozNwUe3RWNLsiCyLXhhTEqw
p5g+fQ+aC+A4zvnSLs7sXlvNj9eUsrmLpqGrbTz2QDb3oeiaY4ioTgIer/C/FUxqS6oW6+LBKPn+
SHWyeg9z5g/qkl/W+V0mVZj/5zaKRv/Kb+RFQ2MRMBP39d0EgPrZmOc0117yqDW2QUoMWiJT0nes
07gwRjhWJWqfKFahIqIPPeTNgw1laS81tP10/wcNiHbbuBhbpB64TU6m1Jsxy17WaF55aCnVgywC
Oh+Lmn6glwVnT8fDXCU9csG9FP6t5OeBeyHbTfGZwqhsjZrbjZYq1k5tyCgvsm04QJ3bCbnqP95I
XSOAmNxLt3oLv2b5+Z2751RJRi3vLSGPrz8wyIaCzlPsg5D9JyOskLtQyFwD5P0XFS148kxE+ZV7
i2RxfMgAJCqsUhxw0ihpUfy3ok93zqajkwOcsXwTPrk8ZsTXJ1yOkttZYykAJwgkZHwEONQkxBQM
rUC8bL3t0AQQrGMIcgL98dIYVFZC6xdxfadr2Pv24Ec98ADe7aJ9ngOT1ZhIe+Uv8Ldqo+GKOGL/
4+0L3MYPmSywuLZd85OhUWDtJkWH8KP+Ex4Qa7ZGSJ7VvfR2477yG+RobaG7vDVvFi0TU2SF0aRK
G5nh7JdXLpbCBrcA7fLRc4/+SZtVBle/at6+ncIvv1dObcUFg3ea20AnwWqUMFCXT6cs0rAFUSv5
+qoC0Nc3XQDvKSpDR/GLOHzvods+UkLHks/fjqkdvTTksuZ1s6ZTLMociLNgoPy2gd2Pcjla3In7
ZtlIuQQKgygtbJKeR5N1JqWYLbbkNNCU+WGMzCeD7g+NjVDbwVXUVh3KHOe4Wop1wKI2fqPAFp4c
psCYcSvoP5TAL8x7WGONmaVrCDZeqOsYI1zEyn6Hoa1KNg4k62MO4xomyZMHkardNM+ARCo7f8qx
nwGKmiYeCyFm5Phy7ZDIijCRa8RFxsSJ1rT06c7pUXCOAbqPt9aUKTfKOObz9MFEUI9ptxYxGjGO
b5z2CKkjb9ff0e6pc7yEXy8MhszXCk7c6R117ogVv1/t6J4Y5Qwbmbpw5mHpW2lFAsz7oMM9Lq7/
33NJOSqb5czHzBjzhloDYr6LJkKa3sXgRPfYpxkiF4aD+ozlOf7oobBZxxTVb+xCuMWzePMZSrT8
o73QLIaWit4CdYWI0drLD+wYQ2h6+tz2S2AWB7oo84+ToEoKnuBuAnNTKnQa+or4NuyD2yNKfm4v
IQNUyqxsOy3wi/HgkF+rV9KiCPNjmlOOOycDaH3a9gYzCxgLAbeZ0TYkDxEng8WpOhr6cSsk4t47
LCpRpPoHmQvG3UISeX2WTtldn6b7nhfQ/NRX31njd4G1J6QN039BnEID8srZZ8bujDUDPK113RA/
rEDzfDbrpBdwpnqy71TBykP1RVe1tvrTr/EsRabhpEBUvWtbjfM7gl+3ZDOdM/HryLjLNXNOEhRg
EVfou5y/GKp6KL4uG03eGtiesSJ5wcFNxdkttaPtzLBADtByvXRe4X2ZqLwnX5lU6J/h1Mt8jdSL
RTeDhEmS314Vwl5soF45CicLfiqjotzgWpLM39I93NpgF+hz3Nc1sRhivm8Km2xig9IiwrtdBy5J
byDrcIssph3w5DPswLIv8ftKsWuszhBAM7eKNBA1IsfgPUb4H5xmsP8x9LKobfS2APEErtwY3tbx
4HcY1wbkKlOgHqnu3LhBil3wSBChrJ7oWHDb3crpW/aSqgRF5w6Ff3K8Ok0QBcyWYLkmHuQuGyot
Fgvcbt0X9zgdYfqQJG7QxAGjeibMPE8qar4F6w59EIqTT3F2e0CVno9jGmkhhfuzkXKWRVx+vn1X
Uzx2diGqKypouAEymgXngXGBgMADYcxWOkJEfkSerUAlC+hXyw2c7qqU10BBRmUaXk4ZISU1UFYB
ZUFg1Iur0YfzY5yNG19QTQ+nghIyjACPKZiz4lgRqXFnVkB8YgtCc9UQAsbpGmbbDNMc2i/NcP2k
HCexKNdgjXm2QMA4aRkeWBvlIc2QWJW/XcjXbBFgIYz31rLjbjhqVGrqPJW+/F1eXY4S9GIbfAqS
ZNm3IweQaFn/CACR/+PSiIPqJttpIb6Bg3qjBHPbxYJ3AskvjsPN2w24Q/TDKov/N4Oh7IxRI1dd
mKZ8PpDyw1fOG0Lp1ClOGBUrxRC2aiBlYG+r9EPCt1omsrsygaHXiWPiWF2PMrgz2E1EL67UktI7
1YnXuiJnPlxpRbIYxQ6scWnKlfxn4j/eh9dXar1IBJsEJNEbRE8llctbvGKmIGjkrwyhjaK+1HUc
uix5JDyhrSWo+zFIKYLFiqdKIL/y4EN6qzErbInP1I+sokgiA0JByuFOYDST6SqGge1m3CFt+Tn1
s5npzJxBiaxYpnK1Ek0O8jYgtakEsp26Dp9Rv640afAGfdwiT1PivScCt9h/TzQ2zfHhmSFge8sh
u2Vf0hCG1d/sgnQCO0et9COMWyakqJQXXk/2aHDmBailKKr3lis5TzF1jDrAV/AhidR0xLn65aih
nrcY+Zdo5FV8nje6M7gU1dyVJSZm3167LEADS8nVvaQ/Y2bt5wxqgpdmm0l15hxLMtLNmHc1LI8R
hhlmOz7B8XtSm5VkP50UEixMZRUdBg7iN5xXcV5auh8H+vcJUYLqlPdiIryDvVmfBPTNhVRc/FFj
Hoiri7iMu15dvDslNt1TrWGXADowFAyVn1pdvHpDobI7/A9OEAm46VkzkXzxDcGeHD51WOyvIqOh
uEb0wGojSXn5JoyrO16XYPByNoJjtCiD0aL5rAlBzHLwvJnpNE5iQMZ6Ad+8kZse5yLhpugAtZTQ
YpO9Ky+o+wPWp1+/iWSxhqbqitT1WBV3Iq/EW4QQO6pZvdMnmLkWicdSg3QPm37x0Y1gp2o5wkPV
r/QM93GeOLu3Ytb0fJJz0WLvLJKIn1hBD6cCv9jrDaZbXIY8TudMwjn8I55/EXyvhYH+GbogPNgW
JNft+5ZSNV7CgH8+/NE0INYq5OOm7LS7vlHv7XvjKfQUx3ePZIXXNv//0s4vXSZqKctAi38SfqQD
rrm5DTG9T8gG7JMy9Jt7aEgEdMSYeOR3kYOlhirtqr4ZdVdY8WtPiBrsves8oPeSreSo8I3j1JnL
xL3r5htPqZAXzy+Z1SqlC9QgBPflAaTZ6ieAcY8PTX/2l8kVM7S0BZt51EcbV1wPkyXmzqldQjxz
Ejya29CLTnS+9YuRQ8iC7NB075n5HECLF/PVf/3rswFur4hcFD5lJ+o0sIqQeCls0ZZjDcX7vcKR
t7Ug2JW/NTlBKff4fM+t5N81qrwBumxwb2coqO7n3qAZ2FNTkOI1vpSFfy77ZhMFlPzwF0l4yPOX
5KWA2POlQgvQP4DOSWUxCj2nd1fGFMredBQx5iP5SF9B9GQA9d2qO0jYOil44IQijU7ffd465IGa
8uYWwV2cwLfSI1ihFR5uoJiQIlvWlRQDo6zdJmNeEa07K4k4CMaSc5eXQAkhtkOEkxwWpUy68IZ/
ilMJ/aEc8H8rF20r2tyUSlwUDIcNS14V9mX0gwozS5MMuYu2B76d0AENCHhwkuOluTzVkSYS7LdJ
i/eaijwvDjU/8LFjyeZTsDUo0E8ni1cBR0S4wKWO1m+4AxrCxQPQLacWKbyn1Tbn/VdKhjkm3Bpg
afFtty6x4/ulpKtzvYtSl1CO3ggR+5cuR2KtcAVZ4mYvL5DLrHp2bK5pz76Jfx5WvNMoufo6fvMB
VHfk4VLQRff9uVQXyuiih6/qTA3gSUVENgPZuJxfwz4KKJ0/MRlxcAZPM24SDgPBhNE3FnOU3cS+
suUenj7R/2vJXvz204DHGdjNoit6JwX9S6k625fHA5uosSy9CvlTXtb0R40ZuzC+jINpV3mI6qAa
dDs/cmxUyi/mvGpxFqkoYzyqy6Ewc4x1NzB+JUrXHqBBBGpGb/Gnx7dAkP8YjgIfUAlCF46tQfFd
RGzSbeip22ZXiefptuHNa6Q7AiddZq4U0laPQbSiRoF0WaTpnvzGTix48jybY0e0TzYSN77bDZHJ
Y1oIPVABzS5yif7n9wvVUO1aXeUfE85bcoma6sB2jueeP29vRS+EuJcFaMaG66hY66PYjvwQoeW7
/zjazvg6yVz8RYxflh1Aa97HsTvpnG6RADeHZxIIdmy0FNVFjDTBlGCacfH2cJdxw4Fm4Jf5/3Kn
yCrXGi01nocSIXLc/jLi48hmyPlgTC4u0mhsPY/dg9Kdw4miyC4RUbwl+hl8BVAR5RbgTel+GC9z
i2tKS4cyQB1A8Bkf1iUqkZ9JwlTmHT5x6f+LrziN7gNKS+6YvNfcAzb7ThaP+S2pycZIjZBzsRO+
Ng+B26njJCbs/2FGqELkc3fU1mbAl2z7/lAORyavT+XaSACasvqOHfAkhUEz76SXJpz6ivpJ8d1c
18VZcLcKBDgo+HcE4xsTvMelzYEB7T6tuVLp1XLYdw36Hu2Fw7b2sG6ctmV8Fr4JMP49RKvXi10L
PF23bsAGhp9E/bIQ+k6CMCmeBjQtOLnG7vjbgj7TFgfXV5Ta3Mq3oKxMuXM87NyVSWDeNuR41WHV
JGjuaHvxP07xBIXMlpV2Zt43M9QU5/6GFw9Xjyu839fFmrVdBu/LziAPSXSWh4BtPKWjMi9FS5Uu
jwRkYOGjoZleRD92oz4s4cbZ2qVf0HH7g6ErofeVZ53krEAB5ymGYf+tEC8TLPS369EBYCjLd6Sa
qgaDEVnAale58VP3OXuRKfoIsmcyKxbn6JODEMzXYXIcklLVKpQcjhipNFEskURL96TeZDwaUO6a
PZ4PLjdeKk0N2erzfLozELftLCxddQOoRMOm+4Jeb/C4vhQsrach8uDqoZb9q/C4jlboSV8p9z0C
3GmOq1x5EW0eCl+r8ukfRWPgJSV/QTyS4dGQ4d1//0rTQQgRT5ACdFazn+Dm6R2VZBTixcalmh/Q
q/To0BlDrpZNN1vmJ0oeGxVezG6m9WPEsH3kKSo7ECDSdq4V3U0rBYeYW974a/b1sjLpyn14cqV1
1/EIge5/BOtSDjicS5Tfc3/OqMhq1p7viuv+cPQf6KOnqZAM5lHD30JX1AU5jIYcRvyE2/Q6lw6F
D39ArVJ1brzDQwaSq3Gh6RC5h1rU8DxddFyl4AuW6VeRvs6BtYF29MuHfURtWax4BunGmgbNLZj/
n77eKSOkXfwb5sBaGMQklgI4sk+L/St254nBfmt2IeSncoP0f94aBDOt8pgPTO+rab5Z4vkb4kJy
7q8MKzdEOwqz6Kxn3thXZJl7lvUponZuW0qxGduBkMOrjlL2Xr7aRnPw9s3KrWGiWXkMe0KSPw0s
iBr2kyuSzdUKvFcu9C3/uJdrflppWkh3oq12+Zx+WxGWJY0jQxzKVe0mKmwP2UQ412hnOXBqbs+x
Kd7FYbgz4Vw6Lw2NPzyvspMNSvlrM5C9a10WYtlIbd4IYq3hHWqu3vkRBDf2tIFM2ayXvh1obg5G
ycAx7xkrOSW/rO92mul5tG9Hql+w6l93wvoa5qOkIzh1TZpK/lzFP6PwcsN9fShgtKqKdTxOd/yj
17sNuLmUeZOWxpoPVt86xJwtKpnVp9QKcys9sB840G33C3uSdtIH6q9VCsG1WmTspKVmBKaYEGAE
IUvT8OdEjNEYFKvD0kt6Wlht3lWXjaQvt6XzO8NcOvN3Jk0qS6UvsG5HERu2r3P7OUeHUcVXPdZJ
5aDkFTAIEG5u7Q2uCHEfrm/LIVL0Fh9ew4+gRzfTALEAojWU7l9BFb+AQYxuERx97m6buGeWIuoa
NSmAeiHtM4+67tdNTlOJDFbGnTSLcwg3mTR1UOC78VWV/c/GHBqg0rtWUIzlQvAqKOJGKGaDNjr+
fPeYolI977FmaancU7QotRHCvv8vZEgQfQPq6r1gb8ZTllBDTELMRYinuR0osv/o9vQXRTNnKnM/
uyHaTunnxydVcoADp5lc6SUNKecYWYZhh1lr4cy31ise8YmGlkh8vFg+JWjga2ibLC7PXzyp3aX+
GC1Wrfb4UDdKb0Y62cXkhFBauyH0sNz/GAC2CEf005/P9JIJZDb/1HknVCWauztacbylSFFHc+QG
/kVEm6jSpF+mbzoB4ZcjvGbLpWM6MkzUI7ZhLLi2HaL0syTWbhMcivjkwVnOiAYFbiWWCKC35Iku
Ctqb0uZEfdAKW7SkVQrudn/0itKs22kTb9VVQrpodwcwnXXP4+FHZlADyMKYAmICeTBu+5Sy2oTb
O9/Km52t6XtRvpcWVyrMxkMIVAG70lF5MZAqktsZqqvybUO9KC/D/oOdo1xgkt7luF2eNacCALB9
Xiqhcqx2hBorTc41E+fGBEBZSgRa00wskJAFmwoqcp1Wh/o7dbDfLAnrGuv0mn1SKNM1GH9JtpCN
ndP3y9LQ7D+ZRQjf0AcBBQ107fl3RJTV7dTRx9t7bqNfgFrXAQbFbnw+Lr6qMO/oCbsyFuy4Qyg7
aFlTkGp2l4jwNcYwmzIx7vlvDJgA2XMPCYqDEW77TgJ51oPZEZFjNsvDMcwW5ANs3xU4uwL/pfVf
oQmfA7fJKkTJTtiSkRG7Lrec62Kt6/vUO9FXXz907BP/G6B6IsOt8FavfmdtiMcXUNm1dYG2i6ZG
irzO8fM+cf2/34R+4qXimLlvahQjRJzczuilbCmGoKLBlWgiXPMu0KA/E9jg+MJZ8iDTTajU057F
aWZoCDQAEfX3g5lgR7O8Da1+8TeGqkeBeqkkN1zQplZcgnFfV4Pur7lugS/U8AC8pinShvq560WC
miGSTCVj2VBKS+bsUUx5mMVF11d5TVvMr39bMUAG1SiO4wjLTP158pp38Dl7pzNLmMaPW3ipp3+P
SSGsP0Z2FxM3Xh5pXUjXgdfUwrhcidKtgD9J62vdnevZO0E1/z3uRx+b4ghCegvKhMgiCzNruEhp
eL+OzGzby387jJIiL4nYgdbyDJr4MP+RfcoWog10OyiyMtGR/dNs18jH94NEIhDid9uMIN4x58oJ
Dn5x3/5h9oB/SYkB48ajOuNfR3wKS4bQ90eYbftPssfHihmXrg7sNQUG/fyROGKTQCwu+WOUcou9
I1RZdRMScb+IDm8hQT/UGIlmfWh7WyENjM2hTts0fF4sQzIAogVnemMag98FR9Y5FiODY2R/FEN7
n8If2OxDgZYu4sGydB2Uaoe8eIORLn/fjKBfhzW5Tt3GcfaNg8Y1LMok8yHO+2YPKs1CmlMtI7Yc
b/Zn66qZ2UmxeY5c8VZW7KIkYMA6C0Z4h6P7SvCJsJ+lstpsTUQfrvi5RENal7BriN+JT+f9UG2L
xwXFidqeUe8WdRddktiq6gVrvFo9W4L4kBHlPZP+phhOM0sY4e8QR+nKiA/fos/Ho+GAquMpHROg
oIggSAwYQCNTYjoNb8SJpXQV5B6+xmTd3v36FAyvn/6Ty6Y69tWDn5jSGidgpj4fO9IXaY+NsqAd
pWQ3q1DotWzq8H8ioaL1uKlxzKEVXWBM0oVRT7dQQitAIs6U3/jEX7x8AayhegoGYm3IB/5MDJY7
MXSfsYu1j6+JFhMcQiW/1oWtAs2/OkDwlxbTd25oFCf+dQkO6gZW+r5jP4w2g48zWMDCEvXewLaV
T+OPXro+wFhJofPLxX++OniGlD8MDgnzG684HwB0pUjTeGpqK27ywCFwuIVtK97xfwsFKJ4iw/E3
XEhNb9ZQWRUIBI3E8IItHrWgtpbvrShzYKvzEeZ1lXILh/6cK+m/oDC3lDJ9K5X/LjyMdl6GjqvP
Q2OfTjdEFzrQD/Qz/5JaB1wSKT/k5p4sjlsd6MK2KOwUczS/kubKGtkHiyi97ACeTDUubfrGh8C/
NFrNIt6cUNTk/AlILY+iPjxZkdLHoGuIJmMijxBKeQNcyXtOlWr6zE8PGLC6BNAzu+Oke/0ARcg4
ZCpO2+20sfyLxuYCrJioRr4FhaLYMa47IAwPuJ6xK8gA6hchuEli5VKaDWICo4zY+BQyGxjrLJJt
fMm2OQfitiC9AzK3umWi+bj69kBopMT3IE4AbkH3ZL4Hfq/OLlBUSuIv7+8/CYq2AtzeRCPD0/Pj
9AGxglPO1i4xF6prDG4ube+R4QsLa/kpzE7CEa4MsGUXaA5HnytoEQhSeopwkAaFfhSVRi0VA3Zc
xZEF4wJxhuGJGqh47pv+3GuqJXY4+HYau7rpjRQ8aFzeUR+84muPUJWh36G/q9gLAFXBJYBt9qmL
hd/BNsEvPdY5e81OV+GnxJ/J9h1hKBW+Qv7IeHgyUN/uEOMEi6tjAVhN+eepj4Rk3hODX/BVpN86
LwIniYw94MUj22WwkQ2xQM3slM4N5ZK7dLoKCVmr/klsnnYwVJcGi2a6derCg4jeJJvU0soR5AFO
c5D2K3d97dYLbNG3FblScW6C8YPnt+GGVn/bXV32PCr87bS5xp+j9fu3XMUHNaTClVKODZdq3dBX
bEdzepzczaFxGl29xewjU3C0k79QqIp6z8roGnn+J0WvOo4ne8qkwFyvaVtVgNiRHG0otqPV29Ho
RGjiEk53W71Y65k9mWS7UlJz25phW7ujxAVUleS2iFmcWTY9XWECh242ueZALw5FOKqNYjQ2z5T+
JFx95r7gmgdWrL7Q7mJiyKRZrPCGur00ZiPDtYLyNw7qKf+4pTbeFoX/dexAC5C+OHxvUjRiJ4rj
C1B31J8bqYUgmxEuJfUpE8Cma/WI/qvaCM4dMieX+afUnpWO2Z2sFi8aD+/3Lgl03RFuJuoDmJqy
yuf1FwD6q8RoVdY6hgXdyolakbK5iGieO6qZ6EHLHLRE2i/QCfg/gpPgwsfN/C/DpcWhhhv6Ur0X
I5cbpVSlTFC1XgAQEzBC+QRPJov+pl0P6DAeNUAfNGBG3Fulok5uxV/EdqqYlEdsKIn9+w+YMx80
3ycYpon2t5urbH/P8d5wHgHmabs5ZjdXnW61BXlGEVMUVLkAHcQYtQboSFIW18zG1gMczxooaSCc
7+1sozYPYefegfEsvyXOYupejJ5quSd23p+RlZdFI31jpoZyqVq0HZqQ4uYJZxcJEqhCOXIycZWS
A6Ewe6VSrdlYksjjgb1/g1DP4cElamgjjfpABOTZDhsCPlSER0UV9/GNiSOAGfTTnl/hUT/HXzW3
kbW7CT78D0f8OFQGEAkbp+6t3ulQUHd78tbO3C0qanb7HePTSNcTmJZneih/RWLnM202l/r8h0dT
pak8rNgT111qYPnQtKAmLs4WFj6k5JZD/HXqeoKtq6Q7shrJJDwEnd/U/AXwoOc+8UaKBFwmTnwC
VpmteKiylCk5B29BxYtWB/+SbyZMogS7kuJ5Cf2kuODh5pxIIJQYYqw+A+RzUjt4qbxHq9H/0BlP
i0/k/s1umjfVkRQxPPIMcK3FREgOfKPdZTsQe+2Fah3E2rQvfBR5Te8ApC6P1CKmWqxhJ5dtJxI7
5UGsjx9XatSZUZuqqRBi/s1nGJCG1ujAgxbhuVK3wvsIYjk8LtvPpREceQATQcwNbWConEhp7rEX
BsrwZJmzzlFE6or4K2ox9/7AXe7dgi8vm5ttoB4kmcJPPB6PGmXog0owpC3HjhseEL80LdtsXGdD
aDbtswqiHfuN3hMcpK2l6lQnvhi2r8M5v8wGGIF6YBSC7UaGF+okgItBE2Vo6SIo5xrrrx+a42pR
k+GB5W+ixVix1r6DrlC65gS5X+qleEb2fLTRtImcaLU2TS5GHiTk+BiiEdi/iXhw/lEyzPahioLp
Z67Ob4siTCT03baHS98FOYcC9nLpuRCLe9LvvJUr8TXaRaitIHUYEfyJFnM53k9QwbCSV9waIERm
ohGFYkJXlGAGRRuyjg8+j26p8pdwC9zZR0wy04yGG/szHpRpblHq1hnztj3K44leLDCskmQi2qbA
V87ylUNK7KnNx5RsgP0yqdCKsNuez1WnAbZoO3lNt3YBaP7X2PSJ7Z8/F0mdFWPKlJmxokULVHVe
272F4lIAuUmhwK1CfE/RQAn8evldKm9oW0Ei96+9pnJ8blrDrXzt0EJo7BO7Av+CmezgrIPczVgU
xSFD5EjItQNOUG5mEBWOy7KleJmmmq9hAG9+vTfb4izvfrAAtv7Rh4pxHr/9PlZklW0zFEzlM/Xq
lC0pIhtikwNKbz75ocyl8641ZluCNast2jfjfq4WIzQLkoNAa0NEeRM2E5PCJQbNOZ3hiyRtvCRR
LhEmK0GXJxjB138UVhZ/J9821x7TJNpzd0H/hvzD6XRJHyCadqWGyUP+ctgdqrsKYSE+zggZVUxI
e/jn06Gnh8BlPT+JiBUijFXxSFtKx0/suSKsmNokUVYtN8CpLvQMl96N/f0CftK2Etfdou6hljkg
48JR1MqA9DhsMpXmasJLXVhSVMLeGVqASMMMbTtFHOAFJ/QTQBsT3LmU5IzwGSn1eK9nfLMLgxrl
ynEvCE/0VTzVphe0V928WXe5qRKUPn/jNbB70bCb32Lv7kpEvzc0M5MkcSJ+dv+6mY9/VhaQ0cVP
4NKNVqGzt5oXQEnpDSy4sIfYZV1WCbdjJF3PD+BSGBlOXiDZVEKIhHTYTSPjIgC9kGJGOMiyiTht
3Qs3SakSMJQ6XFfgEe8MhYBKP7e3X8+Ul1LA+Huxe+KDjKZCS0xxV2raR3Sl6X9IY67MO1mx0rGq
dWOzFdMvofEBOom99UOoMT3GqvUgV86XV2oyA4+IyyiyMJVX24tMjyyCanoa+uFtabTA2W/r4NKM
brTjl+aBZsjvHkpoYyGRciT4M0FpwW/D3nPLnq7ynrZZOXxSQVTZD2SuNQ9Kz4CDZehDtCDuReDz
KpLDUcSnd4I/k5Bi/fj2GrMg7Jp59MwAqCW8jbhm3p7L+hwD05UvruNZ2oMBWk7zcybB32MxMWnL
bTY+o8KaXcjbqniFSzAJaXqlfEbW7h2mAnhpvax/8lAC1GEOrqgYrt3mm48agt3fgjxPNFIt1Sjc
MC3VUcq0nCHAjlxYCjGvCLbaFdhd7XNtG7svvYCXEVJ5bQk7pkuoPUXEJAOfV0mi85vqweQV4izg
FTonZIAiAHjArh3vqc9UIWMkJQjFCK4RdifL5TivQgPXgGiDP9MqOeE9QvNIG6SHD/0wmxl9B6Z6
JDctuqQaeq3zEsPJsnsxLONL9ROvtPO/jcFY2oPjeMlFu21s5hCDDuKqLKaTpdZJuTv/wTFRCX6J
yeB0nPPgwxR6RDGQPO1l4fWJHktX0bggX5AMg7Phli8z65VDIol6Li8WOX+Zk4QDlMPP7hDMGB6G
IbjK9PgwShGdA/W3d1bAf1dRo66p0TE5lEl4CSZD5BGFXXPY3crzS+fQydPXQhGszuwQs9uFzL3i
B8du10wcLzHiaaIgKi4RUbUjaWdG955KdtGy516KEy4C9oSkQhEihkCZZMkx8+cT3hRjr41T+pLR
91joGNIxBN5HL05bebSUWSSGHwNkBx4AXXxObISfvGyuVyt45CoUH51HNuSZGQDD0Ik/49+u6e24
dLb+M40cMJ1Rtm36ZyC602ZKq9fu+iYEMzj0eL6zthKifocjHarxs+EdCv2pzMQSbxx6OyvjO8aA
W57Osq6saEzsCgCMNKODuCpoAQ8M2+KosAH3VjVt4ZUlSvv5fduN0zW9p4aiQQ3M77+9Y4SNSGUl
J6OzY6o4mSLaft/rScQCaXL4FPwQYjACShOGGPWSW9WwUgmiQ6C7tn65RqD5ZnOhR4Qi77mq2gCq
/j2q4ZSZCymlwx/IdU95PxsvpVnvTFXybtjAtvDoWNwGqXugPIPE7m/RjlYI+aHMQOUQNjSfiLop
Z//ZvvCewHxSYo2XSlyjc878RAkePGL7qedMepeAxYSJYRn3/5i2ar4SJl3tNyKY6zfTPfb2J/4o
z60TQPLEAsFbFEgiOrfz4P3OrVeHmfozZLxbRUQX0WYWvEnhDFpcfa3hT5B/S3XdVaPaOcUNj7JU
fJsvPdZcPxlF/l1WRL1A6urdj2Yo28fC/8xzthZV777NrJwnS7LJRaYdJTxyCnoizXOCenNwWTNK
MhWB0NijLZVautVA+nC50oclKf9rNKjYC5GInwXnmtxC4XB90UEN2dEzkouEvgty68h58xrkEovq
oJNflUJavz/7YOW/wehnkt485DI/Faon5H2FCVtVSpKxf+yctep+LqOYt7zCJYH4WBFaXULektE3
MIV8Y6BWOtaQO/+UEsSbNyPe978jmmjDT/yaVRXnejWcZqfXxwXmuYQU0Jit1bOMn2oLz7s5RZeW
yx+PoCeOucLSoZcYJTjcL8WHBmY9pjdViuB81cUQxpPlmcx97jQWCSFvucwjhnZLIvM4uM8/Ov8T
7GZomZcbvgsiPPBRwy4hgoXl10hk/y5BJqOW9zp78sQo7nDzIdhB4hIJ27h5NOZ6cysgRhmI/sqX
bZyfwpo7PfkhggK/A5uM+uM4Uw2jdPjqa5jDUc+TShUBa0Q6h2oiGmBP3M+lBC35zhD5O0MsRAcG
Iz/jG03miiQppT1vggDIN6uJCOk1KPG/m/ZQib7ClpW5WCq8z9BIN4qsuJ5H1Et+3sA19V3qP1PT
4umGC/EHGYrO5V10cp9aUUraBz2somcTWqj+Pggcrxh16HiCSs2nAruzfsLaY/YwTi2C1+PZOXz2
V2zW11KuE+Ja73vHTQvRBQcqd7ZeCtPQxMpBIdU/8ArFC84x6FNZXmFemCvr5kiy6T11FFz3gXTj
HKPhHex98V4S8Z8CkMXxB+MhoGaf4G9MqqhVCbVqiP1pDHsIlxn0Zt+BG5M8cxwgc9TvPWVkua4l
QPa9mIYjnCFjTcc+q7jzWwA5+CP7n1ocfKl9HRMUJNmyrDzgqvKvMZCahDGMfEhVkuyXuznerogX
3xVlbK312m72hsZv+o3iDVi6tMymIkh4xuoD5dQvHcvUpRkQv3rpcfahs3DUtaZ/jE+2TJV8J/a0
0nnDEdU5fPp6F7ionpH+3hOs5Lz8dCcnEaUmGzw4wzpYcf7oBqPDQ5w7oGOkxRjyBRwVLqBAIWyO
OEAzQf9o76sIvtXC4ba/wEcIjyNdQLesPGLPCOXWs29aPExpwf5rjPGF+f2Kt7gm15E8KXEPdAfs
Zua84OxAXDfoZKgDJqAm27Yw4HUIA4/bw9am9TE0PwAfkNb3gi6oaCjfz/2zdFPM7dNL+jijNbQf
KxYA1l82NGLXGNpF53r/xUIEDNcAAybDy+1+N+TCcfnVuiPuQYK9XbCCHPLDosMWP6XyzWf6Br9y
8YoScEp9ydVxgwkgJ5R6v5JiVC+kpH2lgIeMvEymcR9QFsWQKy80cyZ75ZxpD7SWSAYYn+3rc31y
Tr6Nkw/snCqSu6cy/iS4qUktPQGC052GdmJnCfsTcOrfgFPborSLQkP2+RR3Gq7EuiFL+S5vOc4/
y6+dG+CMC5Q7CD3h698dUOQGwJ4yu3dq1D+j164ZbFPZ2ik9LKCC49Dc97S+MYV5lHdjQADWWGxt
GfVpoMw5nM0aKPpf77yvsN9kJ94wXIJUy7+n4TqixKL7450eyovZ4nG+Bc6XiCfmK0H6Fk2XhRzc
hPKFPxSlvceMLkCBFV1Jb3kM6z3SllKYWf54pGfIQRUcmo0VJFburUSp2BswtMVatWKVIbgzCjZz
kl1K5nxc4k/S1+PSVC3uLcls3Too9cEiDF+j5gUlbLLWlMR0zpJq5LyVNHWKwwv3cQhKP9m68g2B
GovUTgFmsxP9A8dcxnIbrXRW8i6x8TsvDzo9W7Pz3/thB1R6j595+VNdMTMtiQ4wpwEL6gEzu3MV
zMrmNUitmm2XPvhVe0VcfBwoWFSPthGO4gaqbZLEer5mZ9Z/4OvoXx607Ug12xUJcLWL7177VlXY
Sj102j1tyrK45hVPjTJkyTxKNKqCA93LDk/5dCx2ZnV3WyZMwEobyuTLmW6jwFANbSdUeaJWE/+g
niggk/rwGPu+QeVXGEyT8YJs2U11ZA2aYj9hFWuNr0Una+5/MzvyolEwbSS6PNgivmmT6rXUf1Wn
PR8WblQ6/KLAg4U2yVqnoQle8kK89aTyAvnW0Jdbj2963gDe7uLlYebbR+ELNRI6/3YR765Z8PU2
imk4R9d01+vOIJUgSkFwLNFSUGvp0xotqhdBv10XBjY1KCYQdULgFG7V14EHkriYHAqvOeHWhJN0
n1OfeoC80HOfF5nkoefp7yDCQfVWbi+pXgV2w74GbWHIZE1mUZvKiX38puPq15RKFpFGCXhuOJMB
ulc3fton8HIpLuc2htrgKkL7Z7wn3ai4obASjHiD68+I9YgVVwHA9BXpzmAj8GU/eGSz7tqLcifO
0CuIW7lrmsGxNqSOYwymrNl612yz2iqgX5SudDqmwFS6TIalUO41yCHyQr/IY4NqxBSalMrqnBB9
ndiWkoAQt/De37kklG/0slbzdhA7zQZCwzEdEftCe2Tlbh5/u04bkvlWT9BKfF+B27S1rpGM/Csm
vpJsfcDSmRcR/RoIZ9B1ghm9s76mcs4Pp7zXdkJQBd2oCVdAAKI6iWOaWLDTIGHns+K0qrJuytkS
aPYbDgbo9D3lvCoGkBnaLGsnJobxQrb4igyqqkYKHWyTXpyCplaWVoRRJ0rwLvF2DYiqcjHAHxIc
Zq0+yWABklDk7uBeBxiAsVPp/Fsp/5CLYjomD/IGyCBdcwplWL7tI1zttsZK8pjNADVu5zxGNbRQ
SxNUQNmasKx2w251xp/gvkQnY3snE7eTRGlGcYabiuBOdKBb2LQHhbmSaNHxjogkxib2wQXrJuxb
j0c2Ciah/sDCeg2BOIAh6xUB4B5Vb67ypNDJIqWm0pmrcS3flXnfPHA3vong/pnzJfJYLp7dHiRK
ntNAmQp95Jbw1vl478m6J1P4jbnJW/Xs80z27g+6M41YKvRd07hg3VAodShO9InkK9iLQaSRe5b2
SjYtEOzsrlrJhQX0uKnQ1IEeMeD+Spc2e/olWwseZQGliIDGtazRYhD16LV38X8n2PgO5bHpRFZv
tsi24fWaWWukVBPmjlyJ+qcvu7n5KD4UmcZAEPI9VLmen+Cxipz7DoWs5E+B4bDIuGKg9a+uPvNn
B/DG8wr49CNHauwE9op3sA5efx8u6WQ4S0V2QkEOKEwiU9JW6OYGx/XJ2nEQVK1sKxH1kPCmnzig
H646VNjptFGEu/e3iPsMm8EQ0DMuE/IMVcJowU2zVMXrYbPscmckPjdZlaGd8CGx1sayxRXYTiwy
jdtPXQUFCmzp6/tTJXfJWm/zo8rWFziysF7TutQ/dULypQUFwML5Z/79XbMwuAETcGKmVQUuzqkY
WSRpLq5BBGaoqsvPHlx6k//o9xzzohmcYfLE5W9EkPlGu0kAjgHURgzRkCiph6wnsUUS8ODl4BtL
vbuXrByLlbTbNNgqkdQs8d19DEJEaNVlVX3l3kjKyBDNr3Q6/ohr45AL+7Iab7tKfT03qrbyBpwo
sWTk2+gmpLleSm7zpz1MEfCedx0I6zAxXUPjtfYc0a2qiFUNA2jxJbenLoImWeYr5cUvSyfpSPAA
AvI+KSc0KUXgpCnzpzkvvBo1BPuAP6Tp8v6FOatxCmrca48K46UlhIC8Nv8Yo3vfNIzBH7HJY8+o
sJ2thIPbjmdc0Yf8RXN+DJfrTctuJxjScXfR4kfH073UDfawMIbQ0uTKSSI2/xgF7gsqQkvCIvcY
JWaZmHc+iC74k3oNkUqx24+HxQ9aDIp6afubbCNfUPdlmZtDcL6EcAEaOWWLlsnWHGxL1kgKdJ2U
sV8EpYPFtoMFIkhUtiAsfiKSMh98OL1NoEWi4+CjKxvcUj+QMm5gYVqRZwE8bPZcgySqi3cc8zLa
NbOsfub8bpyUkhE+yslIi0iO1CAjx/TEOfOMdyTZ8PjwCe5AOPsf8UEbHTe5vy3gvFuRQEq3TGOc
R7FBm6g0IDHucnRI64s8frQOyqw2wNx8LW3/0gzfMsSSxcaxKufrNEtGMVzBitLm4qAvM+AQe+Hy
ACKuO8H327+rBLWNOyFn3oIQ21ogREA4e5ONXehEeH9QWnOgidYkZJo4V5vpxSGS2+7rdI/lP80D
vox/YwRnfsRwFclok5ayY8YO2Tp2HN/Wuh03XDzY1EKSUM4PevfrH2Q5JjkWnM5lomCqo26iybjX
mCBCvP/huXCExWYpf9i5uVk3czb6pd0rMTrOL+hrySLA1quE+iE5jIVrzObE3eLKQq4m3xtCeZG0
BdP4n86wA12RIxPmW1Z8Ubja+1pVxcAbVZbbdaxCb/ir/3JQajyR+E/7KTn/x9b+tyrg9YZitElP
1kUqAvBHKR2PuN8lz6bnBmdplpJfLXOjzq1MJLX4AlCaaWh7fzJcG36N4naW79bS/nZiuNbIHVQ6
W5DjXRbOMX5vw5MIZovTNmsHvwwJ+BxOCkQjR+CSY6zh+1V4lPUkc8nn42RZZS2gufYKW651Y3u8
xMADugA9cQGyYbKBTDNnT8hr4c3j48xPYjb+2eZOy86M+JQsg24PWe8ofvU5EM0xMAtGLnP9+sKw
OK8UuKHQzo5gG0vVND5VlfLENV4fA2Yd5V77D/DbYK+mUIMNB5z7qb863aKGdfTIfAMnm1iVQWVs
8CkfusLxvK7NVOcqQZfv9HCuRaVgAscrvcXtr5OiaoWcrK5yKVu+7fHZefiRyu/tlo5gjZWARbHm
xJBw/E9dR4mwNvKD4Ec/3VOO07gf0UhrISlpHJn/EwpJil3pb/V5mqDHO/S7gs2xfMllpl3deBau
HFajSVKiMlc/K55v0Cz3kWmQY27sMJ8e82qf04gXaRwbK7At/fVwzksuv/omOOI08nfMSmbRe7s8
ONdGCmrlWLvkK8Km2oFhqLTJtbVrer8pJwUjbchLixm3zwNrQ7U1+bDqP6gJVndykteXqqUGKp44
oFDFOeVW7MwjI5stdZVD3i78qPwud+247TBuyvWWDg3qKVz4u+kBWMqxnw6RVssaSFkkWjD9gYCg
UIk1MExcOJt3qdlTzK7nzWrRgLdF/QpmWaARrqfWV8DOkjsuwqQBGuZtlXUV7ljnQ3WzW0Uq02up
9v/hl3fuphGpBCQ5dKcwDjiqym2a9CbA4hpyR6vZZR55qRZw1EVZ2t4hic1OaS00x77xBejnpEQu
1MCVh3v6rrFwexljZpRw08PIDhenMpc4qBWi4eIG545dZNPe1wkyBU9YNZ9lm3WfoPeK5UyRVJQm
zmJM+vwFwM8SlxZ0bq08nwCga1trLwoASYBaoOfmV1y79RTBhk9ME3lJhFTVVTkkkXTQEQETbUjS
lkoLuwRMY5poeNdQVKF3+lHPhocDwzt4m7NkjIewxSvg+b72h92V0EFdt52iOpF0GTowKFfiwWIT
vchJmDSHxbjGOFTEg7BskH7kDY9uzb5VDdLfwCqe3y+IXWSFZeAaG7v1urIvcE9nqR1oDpkE+EfV
kfJ7TwWD6FQKWD0398LW7Cnn7y8fGUHd1D/MwruqGFp01dJUhilWQIQbwZzF7XeMNZIdAwjhQwtS
ozIS9k0DDW2NPT8A/IdUgH4rizzBTlkVGT6lf0BPhQm7v//6NAPK2ORblND14ft6+1Eh4dLBDKEJ
QSIcfp0cZc5T+hit46cZjrrEsnrP+n93oaelvV3F2khp7sKiJS04QdiyFo1cO+Y2S6PUAFJxXzRr
O+tbwJtnxB6PZfdh3nrgMk218SsL9Mq7+/W4JyG+4wSlYzqqo+ZaNyzsQPJmQyonRdXRIJIIUrjt
MwPQIPMXUZe8ME6W49NnksYuzdRyxVyBSFY0em6dnFlIey1JJ8H4MmKOt9nkUw0oSYmU7yhpO86x
iWTjyI/qVOGt9Vq3ZpLxcDuxi2IXbKaCEDDFlB0PcmKTFCcLP7ZndwkKNqgSxRzPI6+UkoLr2Z4g
AvYgSKasl/nANSqe97rN2gZaavGLjPQnbVRovRSctsxYStvlOb3V/1rDO8AxoR8eyt51awoFluIT
apkY28UdXHh5TyCbrlkEvO2cLmtVZyooyein+7hk2GivxLIuzkQYKYNl35KxD5KrFQG521NkqEDM
EJ+Zuz/6SRAWab1YN1LvPl7AVZMDDRfqbs9LCV5PCx1x6e7F6NAdx9/KwIJr2LC+0FsMEckdwxe9
VFaDY4TRseLP4XFRIXEE7ro+A4miY2Nx6mgK4q1YiO5ysKArV4eSysbKJg+MKRvro4EPUyNbflPP
gQJIV2kB2y8vW0w6hLAP2NkuccmVKRSdq5iimzFo4aBuVRk80Z1YvLfWNgZ6PlautPR9iQkDZAjK
IMd0S0DXesMnvvpvynG6UDWp99/RfMnPCfHgxJjICi096oxiXONF8spxNo1B4KdPhWNdhrn8VHNi
o4O0wFKbEFkxmMK8f0wxITYvQWiYSw9Lrzphkecn36VIIV5bi/jb2QGZ/C8cwbEJyHUigYWyCFpp
Gv3JRT4brOP3m5JZnn+FShuqkvrdbwWXU4QRq4c3Ye2fD4T3EahLQ2itvG+lbVcYzX+8IXS1lPDX
5MsPpgBu9dzxxATuXtZmjVMfBi6TAaAZF1H0SE6aJNo86WeQjXp0foW7mPNWD981VZide1tXqMO9
iclwI/sP3uOkjeWfH4xXKh44dQdr/7pfX4ELH5lK7zol5roRz4ZhJtmlrHeb0YhDHMlKSeUaZzMk
VIkpxHBL7TxpntNrcg8KBX1hZ/VTW7jbo7cOQAtBcR9/3eMNHktXGKI3Yx2B3IxRIRIYE/y847xS
4BI2ZN2JvO265rULv1XyFtZ6OZI58cvdoX2oUbiRiQ2xI2CUkqecIWfIbYSCAdVfjGbHnzG/z/Hz
8Rf4tDyT5U0XSPQjTM3UD85U4BhQt9XxHKTzxWxxYRhOxp1FOOVsvFfH/EzUEpWqSBHnU997A0wT
sg5u+zMnp+Kr25p9U9itNybVFAc0q7WS9idBTodIIXXIHjl9C72kBO5pJQBoXBNqiW30dOYPdQ+O
s50O22rKbsP9gYnDo7Zi31U5dJlyPLfpuhXhQNaeyGKXQijYtuHpwpnBG665e625lWn2E8eSnpBb
XdkUdhHuAcaU4jy1T8vhVCaFZ0iSv0yWdFK1A+1nKRN7X4GImHblZ3UhmYTCDtOHdoPo/13rig1/
wh4s8YR2aeGJUUQ8oYfTIMPNJudxTD04MkLqmj38XpFFz+YHEGrM7yhfN4uMLOZWR4DjOvz5Mk2S
qSJhVZOEYL4erbxnbAoh/eHoV72fZ9IPDkM9h7rKUE6YdtpHIe9CzDpFzpwgGAFmInKA9Alf+bsI
90tBJNk5g7kVshthFyFPt6oPzJBn/UcGbsciX3nHrZgS1pT5SrxSmMSloHi+e9b4zzcJdcAe3KkL
FEWK0ebzCE4p33YNPGsSZzDyEEal2cQLC6MLMc3qEyNvVndyUN5+6z4iIQlQQg0oWc4VO4rtk2Ne
fQ/+dCcTgOsBjtkiDu2R6e/7Tl3EMoVe63ihhANTUhQooO6jj3ecgbXhAhyRm38IKzoIicxY7g7/
wpZoIVoVRzrSpay5QBjjKbuBWGbTQw4I7t+n8XUzKNvqeh0Vyv5Tlb6Cv50QKDV3DkiTgCXSqtm3
BCqXjk6S+yYr4rPLzq6ilSaSBYqRpwNKLrg6vrpa1bli7tdtQpqwddDGSgnGMq2GaztVmfbjhXXT
DQQ/DGrnCGDEUHGoURSLnUeWCvixm+00FDAr3Rh5gh2HRFFeCkC2Ihvye4smAYyiChcBBLAvCQi2
E0gFS0o84ouLwn9IoXEJwbqO+MkUkxaBRjKmlfjnCgqseJKXYJecT4fJokJbcj5JdcjKb5M6pbTz
Z43YiNDQkKmXxjdEwaCIz5TaKq1tBJY0QmyMG61B0ub/KIHsFvHHWo66CdeowWsQ5NviqIXS08bM
HJqRgIH+vbgaqb3W0MlaSvvq4xIoK6ahRy8V0eqb2IgAjTT/qtSWsVC7OJfzH1kMpHAZ+BmDzEaT
BSGmzsBRt+rekCpcqEUEfiOGYpgJIFTcj4PRan/7o3C0t9itwk4snlzSh7R2wqt8vBNxgSKB+Yud
GnDnHeILcU/bVsCw2aDGUZaHDE2gPQ6idGZkoa4LfVJIg2xmBQoFq1AQI/sNOGtrrE8ZvIN6sTk8
kg4NBjqnYD0i8YynCV62a8GvWyAOmtllgXTzPPFd0zrFNdUM15srCmT6oZdfWPV6sFzO8Q2hj+jf
SZTOMEOfp+RyIt/TPiwAz+kNDHjX8eompB/R/VHlfy9fGlckQyCHUeOVLrjidGA9FmhRoiojziLb
GMjJh0sW8RuEXIukElrkzYev2kc0Mm3gWLCp9p/tAoukUSXJgTdQceLojjfpDICrlIcSM/eFqAad
jpTh2zJ9C8kNU/OQdYdXc8ZJ/mYtJxQrs76+YKgi1ZyxfxFm1x0BSI/gBsG4oSw/iBvJrU42c2Wh
Q/c4BxqaQsvx3XViXoFXgu263AwZH3c8AR0NLZ3vwdGWA6Jtvx9YH/JI1N8rv0YS2swp+RWXGo1g
3j9E1Trs9GO7cknP9nb3YGxLlayMljaO22GTKjFrxVVIW27TTZwWbZqEJ6U/ALMRixIJ5qpdl0e1
bAM2ia/yg35RGjT2h3JJSJgcDdEJBqITX539eO81lRqUnjJB7dDq7i7/DYb5cH5rxHFOQR1IhDCi
SuUNqMeAxLrzZjMtNFdOr7OsJ7OkAaNIEXkXOjyy3qzofBHR/sDarq/Pw5yWZyNbIJvBCGWQaI7v
wwDTM+yfDgorhZBSi1eOJYv/KM8X5Mnao0HNOQGg6sHwDzjeaL696e3gNpkDli47vY6/nwxbMXjO
XlaK/6+VfRIMGm25Q3he9WGtDogC6woxYcOIntJ1nwuzHUuPlg4HAW8+R7bSftx5jm7q2AtQGb45
GEX8drb/qFDyXUBO8zVQgSXcxylfTa0kTGBnES6CtPHVe8aepYRBkfsgL3JeEc+n7x1sBEmarS3L
c1demd3rygXD7q4gTHgaorUOOxg9jz6taX5xYFaQDmZG5Ce3dRF9UlpDgS+cOI9gDS1C2Augqbze
wXFqGlIFdx6LomzSLI6P5N6qotVV2rT1AXmc8mfBWBXqh2UXUO4CCcE0SiqknuLrAOKAcVHSpXB5
7nWBcP+Xh4Sxo7w5y+FBXUGS/MR+fiXtLURsvBQN6Xs5DLN9LzQ36EqrR5pKmiouk11FUhqSrVpW
jBwvi8Y66ggKr/UltsAnuOxeI7cliAhh+cHW8Yj1xauhvWbfh65IzNXU6/sgOYqnAHUiznSj1nLF
LbriCjpTty7FSJ83GlWF9/FhnF6Ym8nC/PnsD0CilHwbWld+8rzuvR3DY1H2yQQVNz+DItuqFJlf
fiZ/pjCbyOnE+89XNXRI3/CBXj1r++kcUCqXQXyh7BUlRh1mr+88QbrGaXU2KwhuyICelpyw6j2o
9DUCVgYWJkcKkq/3wMisk/2BW7M+/Gz5CXuafZHyHEW2IBPsp60uNugXSQvuKmoIR9uRa960gLQC
T8WGc5V+O2tPZMrA3JHECM8joa6JuJWjbaZSNxh7fR5AYd1NZ37OCCFujA2Gsp+1PzrxxZENCFlz
1EtVt9uFLwo3PtYHlaMs+C/L+H59L8MCtTb55x7o9SjJZ0Ku9E4kDcqkinZzJyPWgvNJvIKO60ah
posaLeLMmXdGk1Th0MyVSqJrIsnTRdxaSa8WSUKTF8mtC8CNMm5KoO277zk48OwC4BcgsLwSFR+n
HRRex5G4xMXNk8QYnjd5Eh2jThO2tHG/79Db4cIU0uuiil9sbeJlegP3SgUhqyjzIyYZ49vNYJhN
6/lmc4miTnq+u5oPkRunuzeFxdyBWmQ7T6/TA+9sCCRw+Oxb7eF0rsBBq9n7Y2/S8gDmi6maymok
cEqwq4+nVBI4NqnrPhSyKGttgRirlKskPO/69HMwyWn+4tkec5dAFbboUu3rml4/ODSxKVQqkyTK
2JinvnBOsOH6ZOGcZtQhg4ANcVwkclFM78XC7dudozHOpUbTC5zs3ZftbszTH6z/4+CbXlsaFBUo
jzmewYONBQ2tlik7I1k1ZW/wIjeU5Eh1o23oLUzok88RGNFfSijrWIfwzSjzmu0g5GMY8jl9NhBf
LRK+qet5EFzzbZwzpW6DxZpgEfCRWGEAy3g0RJBfPqrcvoLi1HzfZeEjqpnl6uoo6GhaYUfJwvGb
XzQhSePS9fru045TqYRAWdXVcO+kh4HgMMcViui4Pp5K7Xws8rKoYPUxT+EciYwJYyNB4Kh2d8CX
FmrsgmEnfYj1SjSDn2FKd3JmKZ5VGJuAxdUPgxc/WratpoSbsGg9L9m6S7JiyijmrkzMwmVNTrOR
HyAPvE8T/4hbTVC357WzhEjnvvJTur6VEZb01IS20NBcofbDKeZLfkR2APkG15/YdLEY9UGCTU2R
XCl9V5Hqj6ZDAnz/gThzW9DGl7XnOJC8JVubfD9+Z+8Ht7LgMgq0ci1gooMt4XeRmanubnC2mP1Z
acUhYbfvEkj2uXqronZ+iAM0W4PPMVOLcqhF+hJvOnDIz+WZPqC815gywsglKU2npvkbrMDKuhjI
Bw1B4Tciiudke06VSBB8U3yHAYIu/xBkBXOuU6MLdZxvkL6Hke9dU5mlAYwbjrwy2eLFURdcaPtm
haDEokGUGDAGnNn8Ye9gO1uuW3n0w1kurz6s8KC/OmYs4OJYbehotkV/90vUH1nSm18QZk2RyJCg
OY4bFrJZtPXshxpDiD7i2bboyomyUAmKeRdhY2041UDubG1CUGR+syZiACP0D9JuYro5xnuYzogV
NabdUnKV5JfEgO3aou3uLtJXAyr4RrT3j4TJj1Y7fG22dJfUbQUD6H66VSt0uZQYiAoxHVhFf2El
JcOwvraR0bDIZttUkNSYZ96ByD9j++I7wkAnbiotbo+jrHYjFmR/UPSgYFMpZubIE15g+EbFX9pg
hlqwCusqMgnWlC/R5ajI4SJ3runwhjhMpUOtOjVijsx/Ns/qgTtb/Fnevqegt5HIlGCqP7KmpIW9
4YRF6onC5bOnqlAfTvwy832QdvZj51uRe+xglg7HmPJFWarm0n7lAtrzgBlaZ/s/oQY5n41NF2+A
+b2XBlRybeARQYh86Y+IrJfG/BJEU483o7Jrj/BUAiKaFbrGctf83/Ecsn7PSaJ4v4B9iZBOJj+P
m9IcCwXiCHkWokgR0qSTHZ6itvKLORjUrGMwRtO+89SW+9AydWp+sq33W+uDyrcaq4AxmN+3g0LQ
9ZMcHsQiG13kfLUGC1npaE77Ct5Vyg1KBEu1Nx40xZ30Kbxq3/yItQSgu+8w1nUSU0OWgrIrYSHE
FowjC8cW6pqdyLymUw6AheZmD+kBCajaxmoTMKJv938VasBNqkI1Bajhs33SmGkwlBwJ2jriYLx0
NhAHE5jD0Y3F6dMDy8djK6xEuMJlyJy26XEh+wdr2Pnbk7PHf8aL1Y7pkNIBKvk3CcSRu90MqAK6
Klp8wtBfRCinzxpW+ufwYgwQDtBUgTmzKpcFPHt50bQkj4vF07FYCSus7i7g0pKam7ZSAZe7EBGp
ZX3skZK7KsJID27mSFuH6+MmSX3jR/WX5VaFyCG8wEk1+s5L5NAtI+vFaPo0H0++Pypdx+39xG/l
G3DD0GZXXPyfWv/RTLR7JXSxAdoYXaxn0N/9m0xTel9EQEiVXWPagPieo2hT672rpwt9OHx7I9U4
5O6SDm7aBm5Vj1cqNo+Fk2Vld3gbPsIQBn9LNlLWsyBLuvm+zanW/hIZXTvrAah4S+8/381PGGNv
+N6f7zAQAT2CYSrkY0vlKkewYmu1pJOqHRzxY9lfNjuZO5wCSbWDGQJEbsEiDscHh8WV/oZToq3U
i5LPC+1uHylv9qimYjXXUaU1yuUbAs9y1kRoM+IXpA7O6/O4G0jB1QQBXqcPqr9Z7KtR6RNq3bPc
j4bIbiN/eRnKJt53n7s5lDQ8SpfCucb45fpuuAehTYb4GmH+2wmTr6ic4UYCz6qZo927iiuW40ou
EgvQvx7VYDhr69XrlqvBnxR4MmSHQzBHyiwU2fSppvlZv2Rgfq6HBZpuqCb427RRmZWP07TdBz+g
AK8p36Ve4xi2Nhtf/ZOZfFI5ZljmYLuhJd0fAHLVxPyvOpCdn9A3pFTkVN71edUA5jNQoCZmNRF/
fPE+rOaAG2DKGv8fkmyZzkJLxIY+Cgxtr2KI0RJD+0vX7GbuUnISmx6RERySDUrD2Z2lC2P6JHzx
Ti0hZQvFFSPKmkHM4tcHOX1jmVf/pdBNmWJ9ZeumEpUSHYySjo/sgq6CbP5Yf5QJQldZMCZSKjGR
gtSZOOCGe/b3spztkDGXr9zmVJegwqWPcCMMnnrUOMcoySk0E15RxZJKquT/IU5eKkxMgRQR2Gen
KkZji3GjdIyPhfF5oqU0wEUxAJDx5+9VEfWecYdZEiyeKZeCrE3KQbwLDbUl07ZRFkQI1UYPB8Bv
TTdyJJFJZa+ciNajuhZaLbmcXzX6HInWHxZvxnCWB0fcG0j1Zv7ezDVlU6h3knjewN29lp4tEv/I
qvc0W17VTCRzEaNF6sSvQwTHw+KzRjdvFKX+e2bv0r1qJA/EEjbnET4xlLUBFsQ4ka7PmQ14ANDg
7uj4x7XsjYntaS3PCaRgrkEEuE923vN4osKeplhKb7b2NpIwXItDtz1dNuYRbORnD1IwCNP1m8i0
FlpFywzNedNyWf9JdURFIejFlwkF57PAP6X3P9O+HwcWKICYLYubNF4UwenIQ0qjWdsSjabDQT01
y7xPU8sqrGp5LAurD+zJYEEDQVHP9Jpug33HXAQd5VYFnJxkNujnAi1eGUXNZD7ejGFTLQfgs3Xk
SU5VbXkA1e6YFTXLJYkPXE+wgOcy7/HskCHHkwI3Qq+kQ7jVUbCqU4yaQFJ4NzedsKJnRIy3lPCs
/PbxettTT6HllL/nayESyrYqepLrmJNbkdgLqS402h8g3FqGvGBsMsfFwpC2kGSur9//H4M7YnCo
/hk0/cZS/ps4BC1xBA1uKX2DUYxwLFu9YyaauC7UcC1ueKv7oQxfC4c6jIljB6mBIFSp3z1hE9Db
GuOjBfzOrbpD7aLE7tWLTIyqieezH7AYmWw+xQxWsPOGz4paqeY+S4uKsDvBBXgD6xzTM0knmNMS
Z4WWK0WergdxmK/fPC2Ia5SVlZTE+/jzcGY9YXU0ZUP/8iuTTaGnLwjEHIP8arVfG5Dyr771yIfW
IPiupu4bWS4TsNFH/fv75nF2LTRpDku3uH7xjRfg2OYwtfkPb+BsDQbnWbbu0Hxtp8RuQ2rLLLF4
FZcdwnjrNwmw6VZwYbWCteICcFJCz8c7mNXQLFwBd3Qo6Ql36ZzZP3Y3MYVIb0nnw8z0q9rWGvd+
IpPuZaCXPKtExHA0a0pl6DG9AV1LxkeKTFr/Omob0/Q/ttfQTUInSQEGNIUnPKylvds4Y0/5lasO
Y66F2dSFVJ07pNge8BK1WEONDMrIdAORrozUpomRZPMSbN2/hoGbhYWBulC0FV6GKrZTtSsJU/CA
EaAnNtKLU+uN1CUqVfLNA2pwYQArqeAARWzsG6InaXHwLnHEj8DxgY4sMGrpzCDHsCpD9x2TP0Xp
/ByJmEpDoOgmZ2KKHMwnxEJSjKRTh3l8C1bOk+jzo5K6hZvs+eJ13S1nCFVEXFRcouHmbO1mL4TC
cPTd/UZbT1hFvXGVIJeIRJ5EInDwvZQ0+5gVA4HXfFhrQZaK1gy7B1FK57QaeBQKtcwIROieTUCy
oIGmZINMCCdctAljDgUdvU12BKeU86aQNGXfhGBZvVyukohtibXVGqEsZjGOe5amf/1zNCbOeBmk
cqXMtJbE1Hx8IR6CCJg5sZ40Fstcxbx0YIOXngIaO8K+DoHSdCuj6fy9zMxbUptxv9NAB39vMssm
U2CDDqxYDL6MdD9LEsQneYBTjAX3AQAP+AOtKYjSevjssXf+zAUVDQd0gkZrUaPPUDzNe1n+H4AG
VvJSKAwTNVbpswZAeBC6UphcZjciGWAWVV/8C3A1cJsEef7ECerFQ6sz5ADKMfeFHKHRnBr3Pnct
HSZxoDhOpVUxvKBNZnnFGwUkkml9P3CCN/8Sg0s1Cm2DA1dw22l7etGkxqcBWe61TxDytGQ7rOSS
zcieDSnnQtJ/80mjUFZwXFkxxyo6gqq4me5++hA3bbFnAWuQ34bxaUxKz867RDZu1WLdnqEqdCIy
aSa0ueHBIshZFiyLoE5jAKkN1bZnkwtTFxEGxxO70NGejuolY5ryRHtgh7O5IEBmn4jESKyB0eq1
YGZYPBu8EQhx3KSsFgl00caE/RQG9beerfi8/zm/SNnM1T7cf6XdzzSxG/uDwbd30yd5g0LIQJuL
0pZcuPSvwqVF10daXjVYjKL09YE7kRM9fDnLYAxsoDxaERDpZaUjlh/POMiBfg4irciGUhFra3OH
RsNlUxx3POq6VWf0HCRq5c0jkVinXPH8XWitB0P9xFqk1XWIc+EjS++yRbVmPm4btf4q9leD3sB8
VgWV3HbLsEhaTW7N3ZpPIoCJP20BIA9sK57AsqT9aU5r+amlfHp3RoPXCf3pk8SxNOpkr4iPhCDl
Gtugys/7RecnRbOC8SOq71q5iXaCTCTVN8kWES/UGeZeVFYA4NjSS+RDGvpAD+B0q//80UC7Mi9K
01dtcatXXP2K25y39Rq8BNmPTLsiAxKiG26ro9KvHH+aDDayUPaKY4zkAo5ZuwQPqg1NlJvuhbrt
RcNw3Att8MvqfRcgYMdOUnac8rCm2ajfbGp4rQDrCUAGA8vfumwnAc0t/I7Yh9LV0xdmBmAwxydG
+4xqWs1HSa0bhk7TLTIkMJpEcFYHocSbLU3FtZ/1n9NL7zyuvbSU9MAa7X3ztEIBp52GKNrYYevv
EW2fWZC7KZdyaD+VPrBR+JOSSA1rKOq5lNfx7X0HXtN/JG08u5X9zgse0J9lgdxvLRvOlRk6WZr1
V7rOH7fAVNSRhDKghBuMeWtCZHq2fcyvgXBQ02W3F0LfXRtzqggzC19BgwjFlXLszld5jQjgGVuF
fMnKR49t+EUswdXg7N2DHSqS6zKJKYow+AT5v/ol9Llf+3r15UJOucLiiBjPEK8qtmF+aUswwWVj
0ccWaIKmaf5+jhhk5CZR9cTFlIKa333UBoyJ+Cj3TtfvG26puHA8G7GXKJJBWAUZoIwp6Wtt/8O1
LtqSBbQDG2WEdyvRSvXEitwa68i4hhPaGon4HSKm0Jfp57OKxw36bMGHDATmzW6szxqBoLanxIdE
/0Of+/lMiAPlF87PrY0fwi3W0Rq7AzjW0ddO5Zyhk6SoHjRCyMPIGjV+9zxI+KoOT74pB9Rf1kiD
a7WicxckLtDi3uDUUKNAt3YK0jUmt6r9bVhzp/3RiHWrJJLkS6wqSkF3YqW/QqNXnt2CsPO+rXKB
I/e30N6X2AC3H9670BM/Mg8TRftS9sZKBnd1bJQXfsrPsjFncl/ZKLgg3+O1BgsC0QSoeWwGZyFx
0EMMg9kcF2+RkEC7f6F/3O+ayUqeMXHUWWP9tFp8/wJUhhAcP/lPNqwaNaxKQGOZ4Wy8DzMz1Jzn
Q1BH2yqAk1EjF0JK3kUlAuwOAJq6kkgIXvhi3MYLYDBpyo3QVEqG8NuB31g/Mbt3L4y6HTZIFTPu
T/zmYOupUFC7X9Zvw8QakzchzakT2w8bTcOvYGIZ8toEi/6UNVxfIBQCtIsXj4XFyWkco+O0xqbL
eC563aJLu2JX8k7PBmEL802hLQRoF22LgiHgzYgU1PheIRWVIF8d4yHiDeGfTvWnUNxkeKI4p9RB
bn8vOrNsSarBG4d2+e7OHAZWehaU9LxLDS6WWlp8bZ+b5ezd1YTvhIvCm5dCO4JP9opqnciowGun
WSu66wMR6J2VJxCU22rAMeMw3Mac5i14gVyc4OljPzG+kP7tOxerR/noUm9DQvpqXJeEV8+tJBPA
ARTQZtl+Rb+c28GU7Y8JFm0idYrjOos75wzgo2NjwmmEdlQaXzXPir4lkgoJ2bR9MYU5Y0O1ZMVE
w2O69pV0ztMIA4ys7Vm+3a759q19peSm+XfPCxUrZP52JlHznEOUn56cQbU4kYZQzlXTcaV1eya2
fXQMz1orvAFqY+XkaiHCoeWuO8lXkmp/ZVAgYAsDbZ3PGFV302gKAXp1lAutJVVdz542dem7rxh+
aw3beHrDjvfAgrOWQCITw7hI6MWAlVW8boOo4TFvpwxxh6zHlyTNIPQxliXr7NqIUtMwK73xK+NZ
8qN0ZOCHRQpQFNBC2i7fl+kJS/PWnkbGvQj3l9yNssen8HpHZnvwasI+oggwhjMR3jPk/z8Pgf6a
13aO4KZC5/wg1xt5ieoccIMWYBfcMmJp72yQLkH1KoDt/+lou2lVJpHVVDjeFrPnFC2ujbsaSxUv
tTNKQjA0F2BNYcWu3kT6YsdZXhhcJkk4Oy99Mz+06P7RE67ejBYR0vlrMFB94zvXAhhXhtx+iupp
0CWfv2cSU/TjxqbMA7GpMRlxm5AVf70gBo4csZd8+TecCNdeo/LiYQeVramyATGnAdiit45TOOO9
lT2Ej+wtDjnwdTJe4FZHECin04GRbFZvj+6kyskZR2z2tJOgKgcTyyJztxnfC2uCRqeUkFwSqjCJ
AYIyWPxXeNwRJxLcLrM0x7KUe+pAZQML034yu65CVEutexl5DwX/tAFygBjKrqTedJcUojRY1BiI
ahVE/b15SIUK94PiL1bi1N9bfPf4WGPGp0eqpW7PNh165F3dqGUZzRbJphWBP0Cy5TjbMXMxZLCa
nAB539M5ukJOVi8xEkVEDWGeUu+S3i3Sj7Yn8YBJqTzL0IwyXhNxxp3FF2msQorU6AMF9lSLSsQf
8ddle3nM42jykcVkB3PNBGCCMOxF271lcHy0UGvd02s9YMqJv1/ZQb5Jy5AeKOLfS8MRW1l9YKlD
hUIuKWsKWghGK55zkabDjnryg3zRErjJEGrtQ8ttk5KfKuYiVS/bGtc0y4wbe0GHLtcRm/Nzr3qf
gQ/t5WK6EWPQH8CIJkhg+g1uo3SWIIfS3TOonFcWhCtqP6DFvHSUAUX22e79nmWp56YmXBrVDXLv
N8Asmj0BDoZ8Ck9Yz62NsfZr3VBCbCfk5YJktcIMKnDykVyN6TqOUVEW1rM9wpTFXpbdmZj2Si3V
HquqsI6xdFfT/ttMrQlcvf72PpMnDgNxj+iHGHhPHYMlPQsgYQMZZesJAUqxw84V60dytq61jT2t
TfaeyvgzjCWT41Wctor9FC1jJkP5umKUmMljVgr2LdYD+mzK7sze7oDDIAlyQl6gLoo79JBIGhsb
qv0/uiNFdnNrofMm1DGWCffw351+w5i91E9EDnH3QmUQfhMd3D+iKrcs5PNFQfGiGok8V5GUdqba
X4emYJ2WJuJH522Q4FwYwRR4hAmn/cGeHms0F83KpkIla4yHUxwRlk2tn02+vDcdBGrRc1256Ro9
+zxuLOZ31knZFsMTlADsFZJIfbvVa1eEbpMgjI/2ioz15SHmm7cw/PeMDkClnsg4KQZFxbhPNqsq
QmgVSebvKNs4quTIdpc7DfXRLl5rC3LgFTmsmOCdh/8LuQ3CCPzToN/Wfmc/IYMGozXjowZsQXon
I+EcZ6oRXknanDRO4NaBF6sM/DbydFMHv0SjlTJOWe+seHGOf6mi6RJ77qSdph/epTBkvV21FFVl
2nCKWIFiuKb2N9yJ0UhhlpijmUD2fWmAUTOn6o4kCMD4S72xS/PhqrZjxsAm65m1NDLJhVV/thx4
3nQ4+QvezkyWoP8fhC2MLIeJCegmPv2Wzdsj3H0zH2xgFZVJpEjnXUP9ZUTxYHwfWu+mfZOshQOn
glpO2vjQnEV3tp+mb7JnHw1VdVCW/2BwyEeK6ClEJApJd4BN1n7XXv5KNIxyJ6kyQLS79EDFSUvi
P1nNI17gN6R25oHkXKnq5KBdK2QyBK5pHt0++iu1nP6/OwB1WLjjNeFJCOT9A4ysVGcqcYyXFv6H
oICMwX9zazpHomu/f8QYr3mOyZk2MnNPOZlm5Gt50j7rjiV68OIvXyUg8/ATTwR/5HlHquxOZ0uG
T5l9H98MyYi/0cA+ItXH+7tKtf4s7mC4jjyZr7ugJ5h/SDvjVGy64hjZln+PAkq7I47l6lgOgquG
e7Y+HyZEj0G9sSJpTxklyD0+oiP5ktBh6v8hV4yiv7LPTHE+mu8eMTkRVqZ0JHn/mCPo5LgoS146
892e5nJOUIkZ0GlrHO5p0uwiNNirRlpXhC+9dRfp0vOwkkKebo9u5CnCJrEihSnfOSr2QfRIsfKW
iBXEYP4dlbSGFWBQEAZTdq3RVft9az8/J3N6CgdY+n6O71gys3/t9HAgdbPWxP1rBLKxUgMSfWtv
BBxqqww1Vv3UNqhu1nF3eVzeEM5sWj/vY0lqCEBUrq+Rk29PWy8J6/XTDDEyp7vcDuhRasDWAn/x
9cSefltD7X72RePBADumhA+C0KnyIAtm5WGX3hRn/oNSc/6UZR7YThSSpzX63pmrDW3aRwUK+BAO
nf/b/6y/t8lRtUgpuIa+PE9Rm9UXMksCwE0uk/ZNoF0+dYVIN+17TrL3Ur07SpOoldLJjHWCcLxS
PURVga1q0vURiYgDNhoawr7MEOnLpUCZUNOVefJBGEi/aDur79Nw57K7jeTPi1/Bf3qHgC0mFuWF
MYGxJXMf8y5sODgH+uN6C8aVzuBmOUcCO2PCkhNf/z0EBoP/7+RkPjoJgt3NrJ+23I7xmbOHhBqm
J30TXHw9q40/dH9iUCG06Z5eLcqNqabaOqEaxp2bGTgACw/2KX9wHmSIolZzf5LfqVP5O7Fl2GxV
EyAfI4MmE69cJuj9s4AGvZwyeP9v7mmbIaYrX9aZer4C7cFxt6sArulE3F9GGLH4Xk7qMCg2JmtI
fm3EWc2NUx6wPb7kgU6ZDyILepGfuGOTLFRz/mEjWJjm36VOPOGkUr6ZNMz1damwMQBplZoH0vEF
Ew//+q8vSvZv9v/Bk/oR3FFvPDoBFYyvFKmF+BMYGUxdRlqnxoQa31fmnBl7PbKeab3VMiyGkU9E
AEuIAs/aD4nswLWdAL0GZKoBKjWFS3q1tdCYwmSoJ/1yh48YIhwN8lgbC5fOlKDZSLRsIwlYqF36
AXzDFhO0/5hAC2FT0y5AggQ/YpemnTokLup4rHshKudkyhmcUcdcBQBIc5qe4/ooPPH3Cs6q8/s2
Crv9u7JcxH2Nqo5WZL2CQkX2CVT+02W5skAvz+Hch8fUGvxITUttN9JEYMFCQYXk28Tn0IFlaf3s
r1uLFRVFL4FeIagdD1qISLOhBox0MOXfx1SuRzDB8lV/+ilOcWHW8WmsmEAD5syYG21wdH6Vwu6k
lDFSr44sQSgPsWqfUwnvPfSh7P4gTOm+Gcq+UJkICsvhSzD7ZeDxS4hsaxuwZyryBX6qAxpOy/Id
KEaLXaTA7o//714mvY9e4S44o4DOybePbTARnmFYW6f0gbHFZMMmF8nhb08UiqUjgQp4hQpNoYn8
1n+htDF6xFw18RNijsKuEONDJQoPxBKQ9BQQD+OTpMNAxVNGatjq4BVFxwyd2olTi3mjfOOEY/W7
te9btt2/om8u1ivpTJtsK5AIiZL6tgOcp/pUA1IhtNJfFbQZvyUU2joAtCybvw5u/D3JHlP0/TX1
bLxdB3u5zJYLJD7Sw6XomdhWxLFQItNL9QNHwJWfVg0v1UpJfPBDUuZrZzPyAfGrxubN8e4w+cue
KDcc/p0pom7oviflpvlTX4sZxtnMHosXfkdAGZjjjzTGdMbYXnAwtZkP/M/BJ2tKPl1Q/AmIACHT
Xfg2ffWsM2obWisCg3m5yPx5tdpk7jcpKfibdcjVDbsXUoO/dTEd84emf7ROB8OyKdTs7iJKdbig
KajtmkUVaWQQQivfUSfAv9arU4rqyGkefwD7SmHDOR8TNeQ4dHsP3fQLAvexhdgcBciEw/u9II7O
LW4k0bOD7t9+ky+fHIhmFgfMqXG56l8MqOjT59ltvqCh5gne4hs4DX2jk/28tSXI+5h43+SoO8cB
9Y5xC6WW27RJV6ImObAbQAyaHlzWNriIvXGrzagpO0eGxnbImygDX9kjOAibICEhumSdu5WTH9EX
48z+hoo4czg1CJ5UteePn/e/IMzO6Hn6VKqNMC4++gViRl6JS2F0SZGpjEg5uDu2LSZZddkmyR2w
hq/lXrUoeAK89SYsarH6G7JF3GQMyd+0NpZvXIcCo6ER2cakZ6SQegxTeaIw67X5hNx49PWGeDmR
kQVlo1QGJAWA9uHAc9X0eGPre5KcLP9mM7dX84hCsaWSdEptnxIEl03eaCN92F4TIvlYpbayKTu3
jolOa5YN/Jcv5gk2Baaw8NAqs8bQllCE3bYpKZJbpb1lNuqeMJJJ1wSUcNdkkkB/QNrC78tI3mBf
f8Rvcs5OBO079z+B0sLk8Mz8a0qg/EtXVCUKpONuYduFficKl98sWwtyoFX6VXvVkj1YMC77Bp37
If7uVRHPamezoy7QiNgOX8j0zsWlslR3mk02smLGnSHQyRMr5/rqau0zLGVDhWfyHPmCSnP4LijA
C8V1qWWgVYY7cEeD9F2p5fMaJT2u36XnhyPjGSBheDM5Bif5rkTUM8dCPHsvG8OfZXLxxP1iiqJ5
Ujl6QIOJp3oZmwomS56GAevJTgoMtrDC0S2HmdkYXsdrzsWA1kbdS/kzktwNjxdmZHNBESeWZE1x
9Np6AjBKVBB4+3wSYull8zhRSlZhVCBzT1MESCTT56JCbIUyzbioFNRqHTA0v1MLSBcVMDblxyzd
onatqvlEMkC2uP1qCWoIpgCYhfBncT7qVP+3DgmMuVJRN2LR3lw22+5Uhllnfs0viy6L/NLo2wCX
td+reOy5A+SSHJMZnJoU6mfdcFR9anaeh6VX4PM9oq34CVW+5huS2dYyZ9VzxmTtKkTCMUrHGngb
RI4sihi12ptwhqSX86z6MO6sg3UrroM/333qZ2OXGRGvzHYiZktZ5cfUXkXuZuvQgDEzJIjdFDFx
tQa90dppHa1wcJTupxL2rMI9TFlFh2ioBdDt6Oeyijn0QZ5RwnZtY2qXiX9N8eSXrUTnuIU1ffue
JS/4wRsKpwNccwZQlpJkIT5lArJZ2ZZ7Xn6qyd53hows5X5U/EAeGx6ZZ6LydEOJi0qa9Ry3fAlr
ZdXcYakZWuSfZAmhBgsaaxJTQb/oiEavblJptHUfgZtB7rUcfDNzvQT+7hr5A6wI16+2xzPeRMSI
BuMmsl6UBTZImPcIFKbc8dJioy/DLUNl5XEoY4UGBXAvmQo+r5xMPa+mCLb7JMXDcHF8cXuCiN4U
fsKgNRuL8G4ji8vitQC/pewnqS3/0jYcbLMNlYZucay71S1BdSx8o3KVexI1dw8ng9KRnZfHreKq
hgjAZQ3Tr/qD6XfAbDiGYEaPqgirLQ7XzhESex1QVFSsM43qohDitGKxKCsLoZDEnoUhTx2ok6M7
ZnV8CvHKYVmjffT4ZHgkwEcZbprf8sLC3p1LqncR+UnSxJ78k0jYoAJ1bjMprP0JRAoKufmYD5u3
2QgUsGjHDmu6+0vJ13cwodoPQ0fVJRUQ087FursbGCSb/6Iejr5ycQmAVqJ8KUxqJGNKgph48upk
ekjQ6haNdQmlnnK91getuM7JBDk2QPttb0AOknSrI0W1ceKESJXi4vWyzHSg5hNmyx7ZCGod9KuC
BP1psdqS7Fpjzvp6tnrBAUnNgRrbaiujWJkGe12wn6a8p2SA86q0GMuZxF3xVruZQpBOPQOlC5xY
UrSRzDPuQOyeuk2WhHOjoCGJZ3TSm36vZfEkIsKD+y4af4ZO+6HufyGU1B1NjUrlyrNN8pvo3dL5
zxIv+gidMzf6L4aH9S9iqM+VAFaSH8h81kgviQysgbHcYcMahY+qMi8e5D8GCsHdiVa/bnYbtolm
NBu311p1z5dj6YZ2YsHKLNg2UHRnD1Ur06YyJSS0FbvyFuxCiHEafe0URzguZIncfr9Ark59utGn
6+4af/CXiIvhhCEQjZozwlv3d9Tg+ldQ5xFUcdyCF3eYaJMG82vDqwPk7Pyw2VJMOJ//L0rtQFH2
iuFtr+Tg6YZH7ZyKuHNTqtMkEktD2ajkNmN0KXVWjTOnfeBPkii+UORc1J6FxjdWytxj6HldqFz2
EBW/I5svuzQDYyQRknmWuEiyaSS/juJ3aJoSQaXeFMuuKy8tNTQ5qQcpEvF/lqppa9jxAHYhvnCp
UyyUdQARY2HD/EyM3HbbF5bujFh3vMRuPcyNpOVtEtEhHedS5XfPx66beiaVl/XbjxrhbQ8T/jPG
/OLeuGWo6Dg84fHeDjajcAFIDZX1zKZNc2dZna5gRAoRLggi3AXZ2/xP/asiitkUfHUQBHdUf/zr
fKMulCGUB/+Nr98nz/boZwSuFtPK8pkJG+TQHhRJaJre0v6EC8k4rNYJGkfSwsnaJuYHCTCdGGom
t03u7nL2jtHZTjIjBymBwgCd/YQowPTgZGyjssIc5XKRezQ7FYy9t78WO42zMey2TawtplmebKn9
e9sKovZHxJIxYgutfS+zJGpBrDFFVliNu9p4KfMqh9Yhic3x6jhQeS25bPCrEZafRtjgybJz8IU6
GI8rniU5uYBybDw3xD+zQeOKsrZCM90B2J1x+vJ+e1+QyPV06GtecgbEX3Wec24+NM7l4QoKpv44
SZ/GTE+b11OGdbwD3CEdb8S/rdBpW9O0y/sPF9BvQiwgKW7vQjPgMbpfKR+l7UIFSj0c/Jbt0aLm
zD1ugapdg8Omv/cLa9zk5AnadhtlnpVcohhLUlBHlF6ujzH8V7VvR9t8CoMhlx+MtR+G6mfQ34L1
FEZ/+mH8IWHpetkbmt9Ewsz+vCQiPoeUg5vjC92Epf+tSo1MDfkqcOfKvGpW4dxVJUQtwwoUMFde
r2SJgxzg/DSKMyCIO98d75jW3Fch93ITAqJYS5Kyx/MHqgZ26A5bYBfF01LsblbW3AbZXat/E/3M
Tn2gGWV+1B68GyXYWkIUaMFlPoRO2VfuDAJZUQIjwr4Oq+aZGHK0Fhgt+ZKnrlGuaIBJCZULt57r
W3ESq1ObcV2KvUGl+bRukZkphSA3bVXboqiAR+zczg/Xs5T/7MC9umzh97kJHKGksQ3bWz4x/9i+
FCdDlrmFoUbM6OuBMMKB5zCdGAef0gmKDzK+XidG2GTMf0GsjUCW4roxlQzenPJnW+aA4OVS7oq0
S+YvL4tfQtf1JDrQq4YUytNiQJzPJq0xp+NTNwfw+E67j3xyouMvK/LQuqvp7w0s0xvoixqnKYS3
XeB3VLXoHCnHQlRnUuBD6VYzYr3mEUj15tNzcXj5uRlYS5xbZKiAjzPTAtrqN9tMZyCgjYq6/T2E
0AxMUEwhQiZc75jbZyH6Rb6z0O1RYJStcYaJsSP3jQT4a1kc7OnHNtkSy5VdIxEU4sqw0IVM2Dhv
IcUH/GAk3838oMDJ6dq/U9tmkF1g+mBIbe6GhbQ8hiJfgNb8MvjZgmLberWWxCHkgAkBwvowdomn
hgq+7YzjjiVpYXlbvLQaD62ORd3eZy91QDDbqNNey14sd2oPE/qVvyjzxjt46ELA31GIbkJoBOLJ
aFTdeSe/gdif33hSOhkNSXvkpVh1/DvCgHSANZVg1wjiYRhhBAb3gYMz7ooZ2xFkOGLKEc0ejQiC
tKcxiuBR9iNd33OTsn33Ekf99aUaZxpZCr+4Hok7SPSJAbxVodoVca1u3Q5cl1fBB8frFlQPjMYe
qIAin3Vf9o0oeFZmcyBXm9WjmPIsCQYqGsfHZ/7Zm09PN39NYjK9I8Ferz7qT3bPwWxK+GCgSwvv
2+qMYYvQIHPdeGdWhtUJhbstSo448itacVxFyrlikHr2DYyThoH8K+6mBBJTMOeqVQ32pseP8zkW
iCK34CqVHQ0xbqmDzpRlZcI/cqbje72e2zZMAnxMB6ZAbCn2vYV7GaefjXWpO1it7Fz6Z6jDKbBp
LFyAUoqfKP5pBeY6r91mW+EoVCus5gXWs4eCagvTUvmKR9QUvR7B+av+nE0V8ELx6+CKeCjnG+DE
rQSoCXq8/eUv01+PsnZs5ymIni7IjBKak5JQzNNvGqKv8SRgmvDVhyWAclBbFBAh3ziH/yKzpJbk
krMmfSnMcGVA8EICHBvksRsT33uyZP+SsnCRCa3hySbLZp8sFjIyPdtqu0vpeqQ1mxj4Jm1OPOHO
yLIrPH023+za0DlSeyyD+OFQtn4TE1wF+k6srG4YXNIeunIemepwi6srOU6pnt1888c2sI/yWzSO
YtJhrhdOMW/YT4YX5ZZc6qQ1hLAU/JQY2TMoJOU2GXGpMBAzV9DyCaOtA8A9Uc+M+XM1eCuwoYp7
dIgvQ5BUsxHdjS2ihJXbKwQLhdE+dHe2w7q6hKEDTYQiY7t1sMGrHtN9cBhTUJpJYW+t14ffuOED
csQz31d/sii6NH6a/N10YqpsRnjsaeeozU/11wWmJL7s8UN9elv7R4y5PsiIroUJptgO/ruXt+vk
5W1D9x6sSzaCV9iDWCRmNsrjeoSD2DTnMdgse+sEepN1mFLZPYLmuiclD356VgpVRrpVI5PfOzfQ
b33xFEAVCzmtVrEDyRtCdYKROENnDht98ltniOrhsPj+Y9QYm79tqCm/YO+6vYWjBo88ETUlMsua
24Do90ftQyE1B5ujXF7xIJyKTnWXpOj5lo6hKripl6UwoPs1GYFkLfChDmjjjArE4B8bgI4da5a0
bLY00I0JODXIkFolCo7gHSV90bgRdpsNDtE30KSlkQZXitEQM20+KMNTEFlZW2K9bOv8vEnh5Aun
bvE5vSvY6KC3X5F2ZsagRCaOA44t0jOMJkKU+ct7JN2wV60yPdK+8BeNZ0esX3VcZl/ip6YXKzvE
kAO2AAizbOO2AoUOY361WZccf5ED0G5tRQnuRGt3cAX7iZ2gwxYwSswsYLxkzw3j7kMhjIekcuui
Wj1FtEkaeeuk9W67Me5RH1PKDTaDN+rO2LkwFd6hh/JlsciKZtUgFY15yZtkLeiL0ZRc6EJxb/rE
WRZc2lwb0hGYf2nhw96dDZpWRF1GB134KoG72wyontg2Ic/cxkLHyWwK29JHdQKCwIr4U4j9yJJT
7Bu/qqVZgmynNZQmxUFKkVIqGXu+xF65AxpmBt8L1TmZ4F5MAc3+zpNA3HtaBjPU31cNaLl42+lc
iPF9u0QsIJpIfLj0gPm0Wwn2/JvShSKhFTFken5tNbKxl7UF2TnqWV3T9O/hLcghpCEqoyyqhi25
57IW9ofe6WebJ4z8m5smYMYzLBcVgS/kdsU6PR0cEAebus52WOG7mLTaBLxplXkE9rC0tDZQtQ9S
lFZTyO9Sz1jFKhnJHFRJG8OYzW9iUP06A52Vm8cXNVDaRJjjC6pBl3az9PoXV26JKw+29RhSJuYA
2D4t1tVH8eB6lV1L/jxgvHVowTS5d0l5nmi7l78xBKQl4ZrZmPb8dmjRPIwbqCaQQNFzrBQ8IZ/N
pyq8lvk1x6hyBBJU2V4eUqEWqGcdsl0BbLuTgYXxVg0It1GP8Y3eIUbFzq9HyqGN/2zfJi/epStD
vlspKmVKLCdM1uL7ZVNbPfvcRBLFiK9onP6JgcU/rSbm4ZJVGp1LeJxHs1YU8lBFum1WvDj0nGsQ
ys6Bbp6YNO8pEgi/tnTruaoq64BgSrRCs4vnJ13x6rcfZzlXCwZSErnvOqKqamxGUl1T61ifRHBA
PUVBOl1Obj0WwEdqoM7TkjxTqqdhW57FhmXxnL3IZNxRzjUwpkDZQLQ7bJPvQrCzvKaw7foMijff
XXd0w/QtRGs/V/hne5yDRbpU4ovLUyD+fEsVlGOt48hxjVU/mdAruMo3JyxuIfRnWAQmr/6JaRQ+
n6BPpgygibCbwIXKxQgoeMd7rcTSnVEJLRh+ytbX3C6HBJIePrpHArsa/JLop8yZ1JOPUV9XrCjK
fwUezukfDwyVA+z+36yhzyItqkBXobU3ujPPKG/ngzGKkpXNW11C9j+Y3mkzQ2jWRp4Jvz0/90+P
QHqyfkFQWjIlu31KGJDzDgkzxe+uMAoXHQdu9OSc/d8XETqs8J/pOV6rEM9jU34ULJWJgcKonLG8
LNtQwwFyV+c/M7ONimKS9bwj3SKlcrBNyH6FmcfQ1AKeOjTq9ghsjMp5AUOGR9Lbs+ilohz5kQ9h
1EctjIp/0/LLvlpSqQpDWv3DB/yPX3J/UYbNB0VRvC08CQootM9FWHTFeZGtnTmyMt5zYlwpBKSS
KeXaQGQGQG9eaUnYo75DeJA6I0uVtaXxGBn7uAHATkuXA8fQgKg/9XmfBU06X+RnSEFWO6tsPdM2
7y6SEbmgvPEu8D1APx7EAUcDTCqCXhFmQIJiKcKvQgY3MG5mRQSJJkuQTPSmCnzFSJWco3oBkMOL
NjsigIdQezD79Zu/7yRmLZ2d5ivIAvc77zBKKBFHC6JPJ0kJC5CZDI9fZab7FgmRaUb/b/AoSFp+
Ny6aWz7BTyAd/ToFGQSgLkK9NN9EVVWG1eFpoKsiLWuocZfOVEHtrpe/+bjvru+sJEU8+0oWjsg+
GhMlpr2fvD0bFdYHh2rlyHh6Hz2HOKjyuauvdStDOaclUqH/caQpuNdBMGEdZ8OFxOfkezQyxE6T
cUDwN3R5388E5XceUtia3nVfF1M+aMO8xHme5Zna+bqG0Pc2YvGmFFcnn+rnpj1AWHisSnKnppAB
tHOAsuH+Ue23HyidACPWcAvq0htdMuezfPP5gCb0w5kPkVFu/Q2E4QNaQntEdezjR4/k3ryKtHCa
+E/C0PHQ6yV419TolsyUxq0AcGFf9+F23jabsUxUc7VyFmDGcpwZLsBPxbeQMLVQMHGiIGAOax3k
7srXqMt6PXADNCv5JRR7wi2xq/O7Db1dCwaoJqMP6MegUtjLE8m0gxKNvw/hfBZzCn+zGt46NKb+
rz19cB8uTAdIMKAPY5cL+WPEZYqS9TI0bP9nwe2m4OpqFDp/QgMSTeJ0VUtegTRhZPI4BcaTVoxc
Uw/hKJZxoAPbe0y86qgVpBwufA5ta05/8HMshyeHGVnZUJUyTseE06ziP1hi3HN2Tm4elaYpA3ir
YXVQEKYwHK4qyg6q47E1M/lCgo0oKCI82LEgfl5H6NN4qHvD9yXEnNoiAaLSFgEd1QzuR4F7lg6c
5vGkvW25EFdPOPt1EUI3uYsjH8Miin918UyfLGckzZZGxhyFH4gvaWRiRr+DVnM1C+A2ywgUHeNg
kvJrvu4yzqd9rCqjmfyOdpKdxqFDBrJ4iGFAkE2prfOzoBzMtsWZTkhtMLk4zMla9TDd56DPka06
BupjYaPZckZTo35GM+qhIibSt1xsgJ29/kqrrEBS2HgQ/88znNLE5KWqC3IlijBQyghvEXGDOz/T
ChzalKRTL7p6uJgrCyzIcNf1jfbbkv/tOV32XLfrobfdj5uwK68P0mj6zFJKvyDrj7uCpnYdAJi5
uRQ0fg77oTeRk+0LcGoeeF1DsRh2mDkeKzOtp1J8y8FBTvlPPETBhJKjCgqPclq8ILIY/B42V3Xz
154cq1QH6hT5DNO/HgVw+eOrsnxMsfNjuieYwl8ygsz3InEaYjlPedax7RzOiCiqLjqQDwaDtJcW
mGfU4rqFszVmf2RUrnJvdR6v+IFKVIP5pdQuzi573WerB4Sjc6s3MTMPdOPz+shRpiTQ1ZU++Hlq
30Cdc6vZrtWCCM7DsFEz4fN0eR6/3RotvVUDLsdK1BQ+jjVnaIas9SZwN8Q8PnGI8bhEEi9HH3uz
pSnsbnEoktk7jbpeLhPsHlXK6Mej3fST6vFN16A1yLO49W4aLT84m+I3zIZOPzLe1mvSmqMi8tmX
Fa02zEuhe+lrfY1LD1tfchWIF2/1ih7vxX1utJUO9M811yuCFGkezYj+QZnF3DVaEyj++meDN9Fs
SuWOVG14/2btv3V9lVoA2o3S12OVg6EChpWUWrcgrF7noZZaeGRfz9t7IclI+X0msWk2m7wqrJKJ
h5qArvIlB/SshbOTyUtSDaa6Ti1+r35bGISPPhKgYxmtF0rB4lKRFMEg415C3KgrhO4Q8VSmkDnb
90XvkPDFha8lo0oUfddtZzK3rLqVc0o/eD7rD1FPwaufcdX2tXEv3nWAO0luz7EBvQ2/MfsmsSoC
PBf5sptzm0a+3iXddI1jLIrSi3whErm1oNYTCRqVlApKky96aNXfw385VJT8VYnMcobzKdfe/uEl
tGezru+HekzIOSJuYFvIgOCpjy24kNXMV+z939yCrQW2zRP82CRpzVU6KowuTiOUvD3oO46a7cFe
e0pTUATy508LNMFJVIocznrdNOF/kk/Shm/DnHo1I4tH9UNkVn8aSkd4noLlFrQ86zw4BvZUwoWy
lK+zz+aU5NtubdK6bz+LM2V5ocaohVWhvv40SyKBLj2BJjZl/Ow1PsfobyX8znnqLQBGEPUZ8cRq
fD8fygfZM2sIz78XvZMkFmQCJXfiT3v5ppDVn5HYvCAgdyayHZ1l4+4BvRqg1/+8Vw84rMmGCj6m
l7Tnec7idf9dKB9GrDR/TlHA/jNF7wN8JoPBUZfzUaovseKYyAlK1FZTVh73ei1FWUPvYcaG14dl
YNKeCmLm0XFU0TzpBZ4H3VIeq7iyjkSOpKzWOWfNO+LlLKfgQX4wnklI4LSm7SfJ+6N0iSn0m6/j
FFXktXeWfjTzFnUTTMpt/p8ymE2YLjfHL5LTcgcUUgSB+Xi16F5sj01u7B1Mc3Qbp0TTord/N18p
VY2aHCjqEUT4WXsCSGfUEnBl6nDrJdOQ/MQ3GaP+tQ67WmrrdbZbq6OwvWWQmmOsBCaUWjlsSj/2
CgZjM933dEQ7m7vaQju5sVVZhDPvOxoGl59KKYGz2BMWIX4jH2ZF9ZLEVMaC1x3k4VxbDqQZ+nmZ
PYiSXbejkayclcSiuf/5XuuyH1X6f+f27ESGXhYk9OvVzoE6OtGOur/BUZpn7yMfvbMZCeMqvZeT
a9U9kf1CMiDTUwP0sBjvCbhE5RcXTahhjCAEZEMldaSeG/z+5YgfeIcKfpewWFn3Y76Chj1icgVl
4WRZw/zEzbzQkFmNsdRnQJgkrNLz+lymEEd3Q0kQpgL33CVXRjAuI3n5oip57fNS/6iq2t7xROTe
8JdwbLWofLjl7nhjCTPT+Mt5I+QXjqdqs0Jl2r6FJUQDuOv1VpDTP3zQemNgyy8mzYdLNL32WYCH
faHbAiBxCAMxKgxhDAewuyy4mcT+2W/Aq00AX776nWWItitBG+OoNuCyjLlYppcCJLmNxxnVS7z/
QmXmrHckQDJhNktszk4zRmIltbZ0i/QLYpv4OI7GwtLNA2F/f4y2Ogquu74LKSRQCU0lSbG6fYxQ
/AzKG5/lgbbTNaTxTQAWPuOqX4kfKJrIML+NcDnKYk9vOCLHF0islCcKagKg+lrvzoYqzIRP3C7o
jKT4li2yUK5BXQW1B6E8dNQfXxDt5wjjNwhNoDIqFENQDkN/oQO/76zegAoLhAND5Q2C1dJqHHt9
glonz324309cZTGhJ+EY2B0ejuDBG7bI6ektoer30er3/bzIdEf8YV7EziHzW5IAtpU6cvGxu2ll
e/OkPXCX2i2m+y1RS3mdEjBReZHNmmpYiuBfQwsM6uteTR9JWh59DrgIrpPqkuabMrJjTTGSjYam
IzZKwKOaOR1DO2BMFnIkNK8ZPaypzgQ5431AbCy4LKdYnq2jjNFPI5ezj+AMDsGdJB7O9RNS+116
VWlRcWW/eN+sLY9fF74vrE/2FzfAUr5BtaSkJX/J8XbfzPT1pqNGok6y/+paVnLUbIwfRLS+l+w2
qHcjIwIQfgVUJqh/NWxGVaoOvdnOb9AkI14GxlUprDQ10CFiV8XnIU3y+APJ7RzFno8tGxmwgI98
KU6z4WKr/mKqUFVGkf88kUfrzuKuVRMr8k8xs5iXBpUeh3lcKKLbwA8KY/0SKDpnmNBotiWSs7Qb
zf4kJoHFF23lNIIlhhqXCqIEzFbqgGL3zEAaY4yD2IoR2DSVisijAVmKARJoTzz2gtbdDjSxwEKn
iqeh/10Rp8jThXskY4Hd1Heh+oCO/6YavTeLkUWxYPJ2t4S8BQQIbGyKLShVjxEQsZVHTbdUN3Db
WqMOGIgzs2Ze7iQNAuABQpCDJT52+pL2Nd8R1WwDIejMcyNAENgw5cfGdFzC4AvZeXweKq7mnq6c
foqEay/JwIU+qr+Gkank652H040EAB9AfGAk2WpgzywgFm2HK9otoyVGp5Bb/7p467KFU/8nKfik
70UkUfCWZRqFx4yPFBrvuxU0NiZ4hR7vhg8Rkh/3VZQKUOMcaSSNtgE2OggLKmXJuR7nAD5A7DTo
anMorIEgqG1O2fFQtM9/dAtiM/V2GiBVqYXrDm4O8dH8SI0tadnjSQaQ4+V/o+AR4oikbmCOu5Iz
Elc5BYGjvc6Kj9lAVJaRKnkn9n4IJo8AWESlYThPcR0OMMaTE0GdpgtMQx+1AZdChNVsZEecuTzt
ICqnL8pM7xeohZ8ySirqHOP6jhdkUL6LLHMbrqCnSjBjzW+JO8is7kuh5W4zWEfomT64dAcBNKKN
5hdV17woq/xWtHCUI5FQ6WWWXHQQPnzFNKR4rPJbAWNvXWJwi4td6FN6dGFmB8iDZiBAc6VFtnHT
2CAtvtJnujnBycr69xrL9W3UPuc8wC+GFuqKiZUqb0D42Rsh0ycN7F/34vMCCCP29QV7I17sM/QP
+l6l+yorteO5mfpxuoBngaNVklUAYyxL2WkDGc29Mh3bT4XB2iBmuLpFetxknzy/ZUAjapd6wiLc
krrhJ0Xq1wE2rTHw6S/Edz2A8mKqiIXqsBdRdplOgwukR95y2tAjmQSTPnfKV+1GN5loU/ssrPw5
ntthXZ5yjuh2WBBT0D7HHNCVyx2euxS9MOIjND2r9c3Ab/g9kMtVz195offPoUff4rEpUu3ddn2R
SFvugCyuD411oU9CvrgEvuiFA7jYVbKH4IWcnoPDLbFqvwaeLIMZbhBZOzZJa638ShdAgUrlbA2p
rTxNfCSug9P6rP/GzzeHBLl/i5VgTnE6DnrtoPRalkG2WiVamLmtLw46iMFFNYQHP3Ba9tS+vP2c
c0nEL5ib9Rn6EA9mP3E6bbsgHKzG4Va9Ftl/1fDI5mvu3/fm/Dy78mx3NklpDJJ1OYQ+M1f8uKMq
xuxb1523blys4sezmVzisPZ9opNqGO/GYB5+2WmKngj3AduKpNXXvP+s5G4LBDkD5P279Z7Ijdds
S3OjdnQRxXwojgYpSRA2dulAVmX9+7L5OpFBCY+tz6ICTYI4JbaP09NuyISeQdwlgyJzAGEUZBha
HZXOUPNM3ZtSPV7fv4JIKoWXWpsIDnH9gJv0POtoroCZtNA1CxVrNb7MnuNG1KTs+9sgHNmVDE9C
kKP6rx5z46S3ap8nXHHbo+Cb0u0y7Efl1dF7mzNUnLMsHMzJoujVQchP5laaZgfz6ET/0woOtfGk
iZFlGzPTdKDZUw7IvxWBV8nVqeiQTUzX0G6v+/+q7/gAFHULp5TeHIGNb0Y5zM6/HmLHCOJSRY5H
TcWcVhEo17vWyXvt+Mf1KqtFMDT70YYH4ZTMb8qxabKkQHTDZFClYQ0IoeJY6qMvw0jI11+ZCgAv
oXBGQcOfOD+Z0ymU+J2jwDjn3kPZcykH/JOhYyRFx3gb3C9qZ3GZ0eg0nGtShjjHHaeCVIRLnG1P
U2/4CRjgmEHr7Bt3TphR8cm1ewskqQLCNizcHYmtwCH5fHXJ1ezm80EZYLxt0wQT/GyoIYYQhWxa
GqbdrfDbo9LEihbU+UkRSkLTr2nKUDpV0IGg+QxeM1qTt1Teh2NWHX+Yz3OVAW8+6WtCKsvY0urH
yvpdMz/xtrucfyDeC/CmKNGV0OMdZrmjJCxvTbZ2sG8dnv6DMTKUwqp80YCXi9sBajjoRso/3wWM
pyqnjzntlT/yv/wnOTx9ZuQKnijmX7+Kuc3+TInzaw9UEYR1FIPyBTsAoL/RAjoJdkfJu0f0z1G7
74ADaVvlqfDFBL6iH1WSsu8I/yTFG9gvKe2cjFPV5Q0UyrJh765dHwsq+KCgb9h0pjcJ7651g2Th
luACmG5xai2lgArNzJmJkcb+NpdEzWyB4YU+/Lhx5KxKS37Lj9SkcJ9RslUziG+S4ZI1rBvxn8hR
QAwgfdTz0PoD5ZojJ0Nhr2Qe+h35OjaMvBu6VxiFtp3Mw3qw354vAcdb0N06ZhF6gccL9oFDt5Im
sdmQCT5+cTnAzXiMIglPSKB1sPUz+8ACcnAlELdUZGC6aydxtDv9AA1bU1BSU8ZVKXo817zlHGT0
RzOuWCsqgvZj6mKRWTgSLhN/hZ1uw29FFCFaE+fkrSZOJ8duRbrnjxvnARrl4LjJ9HAKklimDmSU
meQhhymRPhyG/1F6G/0d1hRc4cbSr6TlndTrwg/YiT3PU47iNY89R93XxHwwKHZUy4//fhzeNZLW
0IEc743edcp2hyD4s9SWlPtORN6f3hYViNUAKAjraeL3sgSe4kPm3FbvKKuE70r1sx4VhmBtlbvP
tKkTsmYNIM4aEzewmXCpGInzFScfX5FmC/poUe3AJGmIWz35Rs0TgSfvkLyJUBCdmqhlqrPHRQYs
HCCpyOC1rYg67vGeAguGZtxOiGpyQ8WlPpUP+1MrvnmfdV2R8m/+nMIJLnitPz0nYDDfSOyxNE64
LiCVjZiwu5eSMXEpxSZE0T0x9Lt31PY5bZMtXtJVjR20CNvP2x3IKKd5uWERx5zCSt9qvVFeWOey
deQnodtv1hY/SscEMYm05fybe5JclyMIiXWGNzOMbQHCnuBMyOPqgH0U8s2S7NGHf15851azXzCC
BiA+KBltRN07GQXsrnYMpMtznXK3dkTBbJUbAAtCadFHC59L67zBh58FzhbqcngEuFuiFjj4of4q
POf9vOvKBFE6AoI3bjOvjWLXiaRagsWETYG6hu+w1OdgF+17XVg/bSZVvdSynzyfix6SHHqtKeld
EL7D5Xb/OysnEN6Z1Jx29Yvf/iLTny3v976njgHMtnuBn5qLA7i0CACjNLro3gJYVNOejCLecdqA
c6f69Omrt37bbvWTBzj+ZsHnFdRGhW3jOA+Q98sgHSZaUFHZp5ZnV4K/6UqAgfHN5fSwOfbO2Vwl
Vg5GLnZGIQx+e7uP45ZS4N+Wfz1sNOPHQYKR083ObCAX0JzIXH8YZ7Zfxk/iyzYziYkN/9kg2jsI
BhnY4+GpPQ8ex57dniBmvTqLAYB2yZZCPpSDIcsOPAf4BpsC1Zqf+WGbkg9joRZ8ykVhAUt1XNEr
AOuuH0KBBYumGvDJDUOlitpMnmOtphMqV+/OcBW9POnF8jNZI4LfmvdcI2ROYW2XbaS9+EylmF+6
7UIEExv5ewkZMNm0e7jDlyjkEifuJcycU9RJx4t+/m/14KcEPGGTTRYsqHaYJSDNsNQOJRR654n8
N6ZiKk1E1A7H8HRBd2+dRJPbLclhlp9/16kIu1zHpnDg8Ug1u2zaDGJoIszWBgjXFertWdi4m52V
9m7bDqc8KLO1nkof0zwgJjwgT/dEz+1KBf5uREDM75gezt4wM2eJoNPt/DgCTc02ECzM0M7ST+Dz
69megvOuBTIwuYzMR/rIihc/4EKUbV3M1sjNvgTs7INCA0VDeUBs5Qjm+gcpBYUfcygMoPtwjqXQ
Sf9LB1x5u3kOBsd/wwzVx/HkRRffagTjz9TfcznpadJ/9dbdOxORCfL2iiu4qdOhm1rwRl23borU
+K6VFRLmp8b8JNPlRHqX/G2Y909R6HwV6CgjFtCvkrVn4g49mCymf3Tzk56nFxXpiIPPhu89fht2
oHUlHNwrIbA2EODb6ASYpwb8HqrvD+hwnv+6fwkWYgsAyvxMp8AePifQCTknao7Lmc2im6pqJ7Pw
KPpz8OudVlZH0KHUYODvVkzF/HhTkSPrNKfA71+KlptJLR5yebgY+5swvCJt7nqwSlW46T5yh+lA
8uP/2R/I6Aewu7FJ5yH8uxO9L1EKLEPP8Q+IK9ZTjbOd9J+x49erA9Z2NsB24cJiEkzhfvFcIy58
eCkXcPdtIvH0yRMU+09JdEnXA+qWXoBP23kWRc8xy+D0zX0YMWy+r8s8ANRhtZkhzHRHIyfN/Ktw
0l1fqGrYAA+OcnjMZbPUJe9hQcHCP/z52nlr7UjCWH6AMV6uQhlN4bC0aLyvMamL/Q+jrpcLidqM
d8k2iSwibcDMuuQfd1NtLedX0Os9u6qf5h1iNpudinXSJxUEp7tniwuKt2BNjgEjfSzQ0c1OGu4k
YvFTwMtmfy4cxO0A8BIZIaVD76m38Op9qzSmP/j/03UNr2hFXJh7scHAJuYhUY/fosxy9Qoo81d4
jI8D44XEzF0T/Mdwly5rpkSw0IZJcR/17tREzKQNRFuWFIvQN0OGyB9mAKtjjDwNxeNw8KeDtlvB
hENCTD0uTRr4ye+19KlI0BCT5851Wtg9ww6oZGMwwMI3vR93wdiO+YHiM0+2NewGCiztVb38K8UV
PjZcBby6mAkCGxAzPYSZQGYM/S/ZY4ivl+UVNt0WRnLtkD2vBqjvRFjzqYdtczngGbUWxdTzpsPk
yCcoDo6bOO4KEdjHCZv2deFpsAmiPU+IlbRzGZPCL0Esry0wt6RMvuuSMPjEGV9zDR5JcvTfeoWq
fnlG5RHtPem0gHg+Eonlz/hA3P05POBTksHJHZQXXKjiJ3uQaG8FGiV5W0m5JT9B0uepg6/e7PKn
gH07cuGZ72esStzuqqki02mUYr8CYuBV348vXLRrmr9hUhXgWRCzboL9kKyuGtoWWoh8adTQ0+Ky
pMm7uYyVcpOm+6TFIPc7OdP22QczJfjN9hEdORFD9nVYZ+pgAoA89t0Wqpr72Q0++H81kICb1RMC
njUoISI+EASm2FYIW6N3QQtry2vJvLUcSoSKUMLrGGsDWDiBhNE5ReIOJCIf/8W+jVqlyw13qLrS
1mZKk70CjZj6rOoKp8IFju8lAg/0xRsaqXZ7/Q7T3AGuI4GWuYGzkUlh5dFGPdqDwp14bf5zQmJY
xgcPJDimFeFopGVwMlEBWnwYxarWKfW3jWPz+UgeuTa1aYjF6tx+n8DySh+L5AkAU3qGW41emdFd
29arF3K79hS1oIf1voJ2YGtezK8rI1+BkJTrj+rRa9kixa4ddu37cvDCQz6X45dKYVMYpDiQfbdZ
YDZeDzEKrVsqyxX41uRurwKECHINX/HtIvE14IU19i1gI8QMwc26gRH2hGAx+lVYJUOsbWaDjQlV
YU/HM6aYo6ekB3c0QdttYi+J6RDieWxSdqUpHBHb0KrvwQpPNneNfXtyrlbMuW4GF0lUijPddalF
yVgvT5ntVgfY25E4KzNfythvjYU+fAQgMfmZ/FrwVCPTpsZ5HIHt9QDuMSfIXzKU3KkZuhjZHkHP
oOo4lcQaLvRWnQtcnoqdYTwU7W+9n4inZ5N80Qz/6Awm4QZtDfWLgCuuaDs10WOvCLZEvs18ie/j
/TbXWrN/KvgGvhtBzg0x7jy1e8v9IpydwuNaiVVIbr8zWYRlstuzjiCgR4mf7xtFXxM9OKjN4jCz
1SYGgnhibRjYKT3tzdmMFxm0II1SO7e3SKb95Ezj+J0TqpFXnHI2iITMTBHmLL+ghz0mYU5LxXFT
5qFh5LYKJkAhCyO0jiTPT86SDHckbDTvlu8YBexl4/50B7OMifBDwUhRtWwrgdIdeXMoQxmukdTG
ZAVFrVAo0iieaPprw8H8tSV587VR7trPiBFirQhBtAMiUtkra1IQUMAbNHVu0a9PkIY5647vltRi
FHCLGG7rVfChwpO+K+ITXTdMXCUZApsl5i0rjAAcPiWu7lRYxUEOvXnkG/5dAlYghFdjBBexdMQd
aqYFa+mdTDm0MZGChEgnG1SWe06I4D37HaCaob86j5Vqt5qrsBocrr3O67B2JEZtd3XS5o//Z82U
9hWEIJyT3+Kj8w9btAwewVblFxvaH4XaVKUPnWfV00hyCmjgWxnEbrPmIKK7A4uXhbMjojj6O98h
Mj/vJPMJfPcb95JDIb/xx/jjNYJ46acDSEShP2epwpInmU43lYNWDPPpc7ZzSpxJezdIZRVWZmQ4
Vb/BfV+9sRSJLzZzoOatGyEHcc5lIo+tpqp8UWRs1VuscOh1M9gCWc+0ka5jDiJB+yp1C7Qv81Vw
DLHkzG3ZasNgPpl/ZhwSP+7mXcVFulbkE4qAqFRMGi/IHmRokLJCA31aQ1NI0XjLA/1t+F3Oj4Y3
OujSMeXE5BTAZ4TXcpR4N/8w5/yZwzS4ySodOWE6ZlcO1dWxq3E8R7i/528O0UyuQgjKYCF21/Vw
6dU6IpGyDeMTF2sskVLUT2phhpPn/yYZIO11+8FNkrFf9gktbRoVxfPHR62/47oH9EQRWNcWp4k+
6BOZGMyzUQ4WtPuRACFGzFFxVWR17ptpANpatj2NP1O5ZRsRvL1KKpUH9ta86ZtPGi5bKnuqjE8c
oJSCYDdVNx2Z3Cn+hsaRReQgykXKB7jP9T6cTO9G8RmJQKRGTRYMbOukYP+6i2Vkt/g5B+SplVrm
L75J3t3+hHj23+n9Zd3ir9P/xhLhF0Nd8WYJxZ1zzNKM+nx4KFwAmGQO4VL7iEBe3PWrPd+TRP3Y
mfQ+a5hfu1ONMrdHAgXLwDPGnFJNMpG952JXGeJAfFdZd5EWHv2XWcywhmkS8Y8Hbmt69s0i/Yij
DvVu80FFmHEZ8YDo88scrj5ajP86mQvLf+Zk6beNBggVsJ2IfanApg15dDTI7+KiRUX2dvhQYHzI
XdFc/PiulsIZFMSxHR2iFof9ZU15mevFF/rweJmDnR8dqHDN00WtT+qt/KIKFnv3ve3WBVaDUMYe
0kXfWXExZly+1lkKeIiS6VQ5O9PQkGrG0D0w7z9OJZVf3HQUQnf8WCtLBtrNDf7uRvYxS9n5JFME
9viMP5X7OURTR5elDAswkyfXXl6eqMHhX+4chWAF+FsMCvJ/rOXPLUQGBP9V9we9O9UcrbC7B8Z2
Z9ypNQRpw2xvrFCi2n4NytzZ+KQCglspzygP4348uTS/8WgdHeius9CLjw4gTn60CeiVna/Yh2ET
LK1h7QWWSycq7UczCWHel4xLAx1ryNq0XaSy5USmzOtc4HWX70uCRFRjGliEk/JyCSb1aRQrzrZG
WR/Xdkx44S6vsjNBREnzIRrSWS2+hceS2G/CDYY/RO6Eb/YzKeXDv5KEVx9FAaMR6Dsd1/q7JJoy
pBCcdUhlfs2s/XmexgS/EWRWPcE+noqLX1vd85cKn3KpVfrUrIJeEVLimClFS5Fv9CHd0yXS5wPn
EBus495JAy6kLifD+M2MC78Ey7CyBEBRboYbUbKYUwCxgjubYQrsjBxQwlVzFdhvKazzcuR8PTB3
nG1Flh6Nc9p2C2qw2zj1XmIUFtTo3loFw9JxBme0P4WU9PhoTe9agBL8iUhic8hrtr8JSrGID4+z
KnOPpAYMzM8U5ZLM/GTupdE90CoyEakR7irsJGmDC8Iug17oPD1Z+nOFnPapq3OKzG85YA5jC+F/
ie4ZH2xPmBk/TQFCxDDuA2mtRGcA8ZfaSxne2aa8NZcnJtFE9KMJwnSX/QGbs3B39rZJxIqNAV5d
L4N+YClXLdIaOTJki2REb4vdq3echNrHqRkSeJ0uBp14aIuN+n2fZvYzhEmRP4CtTknUk+RkNp+H
h/MxfmG1YGAh5X8cCcgo+T2yuqeQyP+jgfVWH6Fzxr/fciKNY+ywkUhyvTtFF/2azXR+HcGl9yrw
7yFz9VYrorGsh9i0r4De+x22aN/XVG+zz7YugsAXCf6lIwqtuQSGHOse7lkC9VxBwIffiABN8PT9
NUJEy6TITjJE0BdX/wbRwFIZi/WYMKdscqaZ9tsMPhjVP9AjE9C8cSQR+wAoyxXMl31MJvdNjQ0J
N9nGQ1pldN0eUAgwpaSpAXk1TLip3FDuFo5M900SMQ1TeB19r9mzUwOQJ/xbVvFps5DZEgdAU0U0
M2iB6VrhXC3Us+5J2qPZ0n3Y3UuwB11xNrQO7QEbwsX+wYxW1kvDnMaD356D7PVIkpCrRE5zj7E1
p1tdHkvS2jHiwvoqwN5NSpBtQ6x/3gO61L63l1RjxPtl3ASlKYlAz8PGK4GWX/Oir3x5/aPxudzP
PMCZbeiXF7iyV758LzUryV83n6LZNwkKCC99VSsviMGwpSwEqDlaXZOWWNrysodUlICfioT5a6Iz
7i5d5AibgN79vnmpQl2f39I81lVrlb/uuJKzbl7NYK+TYho5bbeCdQoJVAeL+Zpw7K6JVUPYUAYc
We5tTkwNiW5lYo/UWl8e9I8yqDz9uEqqiOT5z9Oa0jc5Z3aXpzba66wklBLpqFPhPclGdXbH6iy2
amnbSkTPmKWMUCUJzW3Any1t2GWMahcICwOUTYrXVjNiSBOlfH+WhwhFi+OoZ/renSTMhZYjVvCt
7x6ZKSG33ttR+yfC7Zb8tHGWNlFZeHFDNd/pZDc1ZEDFmfncJqaIcBfYBTJYmOYG/JDDJb8Gz2oU
/UPkn0kOd6mgZLKwuY3/37+FhPRZ2gno3KqBwX9dB2l2Eoaz4m5PYlo8iwe+iWdIRHR3Trb5POLv
Z8OfsPvAhiWx38XMjkytrKIaoZok7nI2Ui5KJ1MeswMA9zEOnJhETfHWeolnijzrNTicEe+Z4j/e
iWkDUOdyqorBjNtc0UCXQcyAmGHKwGwNlg49taCT6sxaBWkbK/AfIlakksgAPJQMpFgyatjjUgfl
1b1PEph4HBLhjXQcvk9bv+flzc0n9W378+bIoYSIExDF0EcHG8c5Jxrn5bkG7Zyv80btl8nGJ36i
6GiA6NlhuXE0Hl8elFRSch/To+s49XRTBb10ovqniPJuqL9Cet8mt2v9FyyEhWCWAOTHxvlAnMGD
tLPfcQbNm2ilYm722tbN2FwZgE2UPTMJ7+2fjJzl5nmHaJZAHpO9VjdHng/LQR5+tOvqv4ssZeuf
uxfEiUrePbk0H5FGTfTDVihaEuQGvM6ELNV2lVCyTvDJ3fjipf707lChe6wuf6abP/NmMeyJQtz6
zRqoNwgcdUetbX8V+/3GYTGoTJSbMXCm+RcW+3qAWoAvnl5LLr8q6SVlKVZdyG4Z9mHAzpeZmXGL
0Gge1ivtYuGX+lb2g1vds2fEX291BGVQTo/RFFI5acKPYwF0wwckp7AxDP/IfleAZn8BPgDfbl+i
6Ix96lQR9PJCWirbEyclA1mZ6zTjlYbZGyECPiOX3LCJCGabRxCvthRDGFPOTSGfIUvhXUdc2b3M
H3VaQf3zwxbrZKM9W9pyvNdLU89yoVwP4AqaVaKLy13IzkTlGQAMg1f60OBAjAPRXRNmPtnL72dl
GFhqlnclsC7HyG7wv/aMK0QvMLdkrmiDCTaWyq6NTD8tTlz+iNa2K1OPIrtBp2y6Zyh5/PWu+bqD
sB+hFeq7TPnKPy9MLDBOE27DRI2MOGLG/3/K17owR/MjHAT5evwijZEjmpjbjrw5pRuMrgv+s9dn
QhtmxOxBRb2+aXp41RK9kCjyTF4KOPgVbihz0YmSQkrmNdpXAsd8TjXEzC7JIvu5JudK3jHqLXVd
5uwTa+6MIKsEHed8jsaynOKaNZVt8exLoCVBT81XAL7TCqbpI7X822r0py6Vok7wIPguOJ9mGB1M
AW4c9hqopsa+AD8Vrwl7V8H2IVPVyTI09qKe02TI0dRT+QDv/L/6D3LxORJY4X2dbOfPouR0h9ql
ntBOy3/eOcFvVwBLnclVXVTbOeyYpLlzdTj4FTCTo3kQ9z9QIC25deiW8ZtY6b7A9uV85WT9ZaMg
XSENuShOxl3728M8AhOjkufFwLjMwVv0NjQ6KweJK/pluza2eOPKW8PevhxWaAlNc/8bFMXQoUHr
Fj0h3/jdEgGV7jwuuyEn0PfpQMSiucMhGPpkGL+Y7S0vftr+fplOzWAWRrgFzdJ+xoubfDA6E4bP
Wv25iBQAt9/GVzHus9fbB8FlZQ/gzNvh+pjygUD3dVi/o6qc7at6LKkAHvpThpxD68Ymq+qZy+Ei
BwiA1ZzoDQAvQ8Z8B2fnjg0S73Dh8R42UtACrzqOrUjfMrnbzjSyXhVEFhBPRbhGlextRDPSM4MO
uTfg51Fg/uBi6rxHqqModYHe9jCjcivUruF9r4LpueqG7oEBXbCnnsjJme8rqsH/zLqwGKwWZEov
VPK3fMbQf+r0k2zbi7SKY2BxSS1+8egYvhHoZf9Ua+KXj7C/NsfQHDaLt5vJEFaN7DkK09aNw26K
dptKiFoSn7LuYsJllHy5iZbf2fAoyjj6wmvHjPyvuM0PtdSf7kvC1WFo8eWA+sru0Sb1DbWC0VJC
Iu5F7D7k5Nhtzl6+8UGeN4lRYHl6b7VjS0twpmCPBXrJ8CBQyHCAKj0Ua7j56EmsTBq/pMGbebJC
U9v7Id3h/knon7z55wDjgYxJKGe4g8e+2Swf3WYiZRLWcIN0OZE7Z8wEhWF6Q/+ZiGyINGl+KH58
J0AIJtws7dqAwrJeUwIhNs3jWwFgZf481N1QQiAKTFJCX8WkiifPjDSBzdzhH9/WR1TAQ1aIhpVZ
nkq1Oa2EANANJ5XamuGkbeMeconbHyjv22YIdJFz5SwF1zqF+lKs17o7GVUcVKDAojP2obX3V1IH
jMfQpqnuMczjzCmn3XhCVpeG81NIGrYu/0xvBL0cDF84/nuYoVNTcUl1DaMw67s+DlLDUGrV/BlG
oJ7olnHMq/pBwIXIAMSr/6He8661BlSZfavxbyqfaB1BIo8qY8xyJAI4wo1DOFhfnSl2Fh6xTIE/
UwgASOvujZo2ZuV8yEi/vVpDijifMqGo+cvzhFQqubLKIFgac8N7Y9eBkRK6Pl2qySCGL4RfULUe
zKjL2Gp0YRJwGcm5yB4auacgOv/E6dZHU/An+VO1Ozm/nLSMm+hdlczrSPUkYUTnIODqeMg76UEf
i1Ta18jG6IpfYZa7r+4vCPQSRemVKHamaRGuEZdyE4QUqaDJKkgmirf1cdrUomWWVUqolRMID6tn
zvQZTMFrzt7InzdOn3t6wFV4HV+rZ2iVL3ev4kaBUJ+6HqntJZJIRuS7WFW3sc+c21YMs3AWHO4H
jQfEw99Bp49yNycYolVQhBSV0WTFPAq08xEQu2nBbfiYEOeKSf0yPqadKFoPUOpbzkPWENr0TfzD
J2jWYq/6Bvk6CSOb8C1vkfAbKnpnSk2eDMmrzSxSNNPDEpad8ylTx1G32KrNG3RboCmKE1CNTZt1
Y9Fuo0hPXZgZHH1DWSzuJH8btFskPHwTcGkf6Xq8nsZp9ciMY21sDr76lkmjTuLsxJ4+TtXzN8De
QtruICi+YnedTHKsW7CM4a28oo3RMJ8CQ4PKqSoAoqyIU9n+UlzHnGgiKOpePHFcE8pPMEeHOuPb
1lYD5pvP7f1Fivm7MUKh+YM/z8ENP1TFUrpR1VD/M+lHkxi082fA5lMtONQD+iFsJCgso9xx4Bjx
IGaqWsCm8DNBjP1SaROLCf9PBumox5wPnUCJWQbbAXTci7tqPNk9KR8paCqPdPUPzuKT/yzXS0YW
mWEhsOkBoAflue0AdHHWCyQwdn0CVBPSwCok60DsLcGd/FvRMZlp6ievW/SENnS1cwzhkoXkgirb
ss78qMOHjymsM0TihlNsc+v9gaCTiHfO4UP8sV/ZbHL1bbvs8PPj86DQCpV6ke/8u2cz6eZAO+qh
OpLEY1YGvg2sgoqCt1JVAxBDpSS+yTd6kFpOcUYkZHgRHvj4ao4ash4CDoNIR1kbRtyjaLR77UnT
65lKpGXcVuQzAEOAPJhxrc+b5hoq75cIeoCihVyLRNR21RIDT5u4lCnL9wpDJEUozt5kcS3eaez/
55jlJm6skYZChCBRw6VWezCW4W6Huhj+PyZF3g/c7R4qUnPMjMQht+NVMHtarUuvd1p/dB3x1cHz
pXS5CNP4111QEUPI4irAsns3vz2mcGpW9VhWyOMiESJJXCUQ8z9AjLS3wj0tu1eSlF/0GA+7Hn0X
gTmNI+8vBu3rRWKwwjLF82qiACSPi+cspsNBkOUEdbN2Gq9LbQYZgpPES/9NvuJ5k0BB/cTgCFsX
RE2mcucBybnsIsh4RaNRjtQ/B5NWYFIPC9EdH8J7RGeO4eUI+aQAHphRQbmQGfWMY70UcxYm4q8L
+zXt30aqkuWpLLUugGbTOJHuJjjfziv9vf00JyFEZkTLCA4DmF1jEKUmTW0DjwgWKvGvXYsUm43q
zv25YeJscXYnbly5QfsxXwlZ09KvfwkrYoiUC2IX6YM1Ut2+OowNnIJFPU3XWb60USn336ERY98L
Pa9w1I9JUD+OUJwAPcZRRDbOT8kDCn3pHwE0GQAo8snbU/H9CSk5gPjOoF5zADya1EXVAaDAyYE8
eIk61yr7Ik9XsrllJ0HQmmKYoVxwGmSrUDi1E5p8xY82r63pVoQ6PAK005Vge334DNmIGvG55SIv
uHL691JPP/5rpQFznwV5Wh/dQ2sZWzt8r52ERxvZLE0xrAedRsIX0AUsW0eZM+GEgR7ulpYBVfpa
kmlj8dODJFfgo72Jcc8ZT6MBnaUprfIouKazf2Sc3SKHR2xpEj7edEK3TfuvYd5yHWyF6W5pQSzV
CvP+zWL/8zn4Hkaand+GLXiPl4NYsPgVuLxbk3B+n/8UTyDXZu6O3OC7DhznO6AIwxFjcxBAKgJC
eRCxD8HP3fu9qFtxLBq9ggw/bICNasbgezAUu1zrybnZkZMR8PdYkWOauyUCW0HTHqlg/nKDP2ok
mYkbNYSSiUGFDTgJlH9YW7GCw+a6xKjFO6LMl1qot7gSAoZGXgVbrR/0Ca+3wJIUqYB3YotnNWqF
ATo9XeJ5F1cmd59xXevWy1jTHWn/cTESnOuZWAl5C5w/ULko5Yezjo9cLIVzLsKiJGixUGH91NQK
k7Yz5QLs1GP4kk3sXYOfmLFRXgO9B/dAe5AdWp9O9FBnxZ6GkR5wT/aAO+Fd6aqmfplIaOetVKQ4
6L/SS1qhxwV9QMGkiJH0kPA14xhvUnwFJnlhkItzJpxTioWsKc1298A5eCTLJLBtoJkZ8jZwnAab
Eqa5yuDDtq8B7NGfBJVEF+LoQRdiYfMbt2bCjbPbPT8qSSesN+LdJs1zZjO9U31f+MHKQy6rTOK9
ucro84jcPpCSd1/5mLS1D6oIvl42V1Bm3otIOtW5QCQWWVwfel15yaJOLks4W7wCFMPtue8+2/DD
4IGaLyjRULI0vHcrVwjMrGRGX+4RO81j3UgTcOujqkQsPbzB7EyIB0DB4xnxXaWRA95EZNbkFIf7
ezeBVvPoNWEvKtmOXkh6obktRAQ23wa6ukmYjC8BgFzhtsRtTraP2n03GSZoUK3xmu+AHAMMe3h7
qddrSuQTx1qzTzfDFDaGstcWi8JWfMijDkAUEJ6/fYWpLxXkYycZTPsoQwLy826l+s+T/cjgRROi
qA1JQdluguFUvuJfmLFIPa1QF9Q/V/TcDCCfKq5L51sNj/4YQylMb9A29cogyOz3npqHHZvnD1z4
PlRmgGVHv8FD9p/SnfwP6WPpOmtn+nWTd4ePbLMYB8cz2ZaUh1WSEUhM3GLmuL/cWG4Ggle8p3eF
uTmSzd6Q4l44wB5vuZt/ETz0mbiRwMbrMWuxLYUCwSL2X/TzDYdzKJKndJdxBdAUG35OAfNYFSmJ
8cklCST+ufjv6GLD+zzFTknMd4GgKfydZPanuqvI9IKDWoY/N/SwwjZ9wVY45/IzEfoQo+qa8JmS
7zVarcENs7E9lBzAHLh52CuGTYGi3m1yD1fctefLldD+VedriMfnJIL2Mw7g53/yhHpqSTlXYoh9
UJakHRl1P4v6ZbQrErxV03RX8llTPCFkIYHDUr0/VzoMAJlwmSxJzLTZt3Jnd9Vi2fNcWfqHCcjs
dopuEjrv2sWVJfu2W7ts93vevAMP+bSDRg0DJqaG4eAZy3vUrqSYzT8DGqkSnvSPMxZ2ZjryILwB
DIn7oEn/ZpSfHIphwWnCZ/wEXmnrtH51LRBRZ3NQuYDm98jYsunF0+lhQJZII5hiIE5mXYXAqp6l
oCkkWlbLNmnolnXMUoPke/YNRVVsed1YbOjLe4Kh0wV+Sc9R9Is/CfaI0sWZSx+ioS0UIoDtPEkK
cuKJiVPZfdFm4oTs674UjNlcDlXXuBtiGhYTGc0vlEzJ4f0xlyA8XgYTwZTagJIH2mhYzdVHHGCc
UyOm1uwBj50j6pUr/bAjMgZV9jHbPyD9cjZAtMexKonk2+GEmA6WE74YoNs1HnaKtEBEsuwNfQ5R
BYgPNH2x7vKsl92S0OsaOe1sZ11g6USd9XLMATjH/Bw6zablk6lcjtGUPJPtgZxLirQuegrdHlt+
5PXtMQePfmpqnJFHZfehNFkXLcbi1JrnrNnZzj9zGPoPeGlUTCqCXviFMJhHTRcqeEQLKmYg4HfQ
x9zcSJDqATZqTYGiKJL/5/gW4v3KbNwzTdAm2zWfbda/XRkOWttuBQ1j3S/Siz7h2oew47nS6amE
7VA4mZuj2aQRLPeDvjr5e0p0OibNl5DOQMxgCtJ1/Xut/yEHq7VEZ+5HjhPf6p+szmReU/HEjjAK
0gS0y0mFYbyr7GApMeqygrwm3DcdcEGuLI+syViNaqlpTFZVmdg3d5pYQu254gsrY7ZkUwFVYEte
Cu7JXFrqpvn83rmx52jDX4IM6mfClguuzlHTk5SSDp06iP7NDKUekxVP2r4H0P3iwk14BMVRe0oo
YfstuwMXNOPr6ijbVz2mmR1BebgnBc6HlrsM4QlAZCqFum2N6HmHOa+mN/WpyHS0a6epucekBrWu
ftF0NHFERbT/Mb9ZbGKAIMKq3msdeYk+q+CSLdoxXhq3C5qAoPB+2lX0b36AWsSrJPnblxCROX2f
l1k+0pLkRLdKSOU8EVhwznYTLgzsm+oluiknmL/leeyABQF41p8Qcb5GrIoiKpA8rKFDc+xnqf5s
UG4ObL3+5903XJiXdUp3tJc8maDjst8IaZotf2IbUHN5MYDLkC65H46j36gVabGzqLFeUaToYogQ
qM3cI/1JEA9kATR1HR0QGaxkGRlLuIf346awXyJsU42X1Bcp7tw9xZbNYsEe60TdA05WEAYWiSnE
zMDvvr0lGDpKgir4t2JzyZ42VmXUJtLu/VzWbzufE9VvLXsfav82PN+p7IRmrf6022u9nl/CbSsC
NsSDBBuMq1+6GqPJG+x6XFQvpXrxRWPnr4u59CEXjGvxngB34epWsWGsHu+fTS/mGJMT65NBH506
C8qurhAa5VFhmPmXLkI4dC8IKNFuITpxpTQrF9rcrkjk+8mdvPYACtV67NaBkZvzu9OXiOXXiskT
zGTHf2ccq+nXPeg0UIwtEcLHfO3d5PO4fsr1+GqPcDiripn1wPg+tLvaSliivJY8N0G0R8o6Be8t
WRRjVoWQNbmqAltcsQN1hGm0C04nhzBFEyAzviQwNhZH5YW3vOm3e/hLNQQcB9fTLq52orBbe9H+
Von0Yr1c1n2gJ1GP7dkkfOxN93G9s9msCodN1ejsrAOxEwB+D7jYWqwzWg4dJDIXl0nqC6ftnTjK
vz3Qgm4WhymhCQou92ZvdN9d41+OVGwmakMvi3yevLX89f5G6WBx+XlvZn8DD/eEW/ynQ/MbVfoG
kUXUdktexqO/IBI5bfp5K3wjD0VG52BZpPcR13sR/4nXwNKqf0FE9A7thsmvQN2eClT/qCbHX1xW
0BpggkjeYxstrmWxRsiNz+Bf+sU1KB3c4zyhjU2LQqgCtsyAftWuFIWIOoQTBDU0Vgds1G4ZIZ7+
J+RE4gB2W51RsbG0PxdOe9GaZUduigMrazSQqx0OtGGKhlDRiv+M4h8+NJeQvK37ySmWe7Ej5N4U
DNz5jUM+9VGcui4HrY20/7Xk6v89JVXmyGdluCyOOhKyke9L/I0eSqTPKIUgOg9FI2WNHjNlhf1D
RYqrQObAXQlO9Wsgfm8c6dUX748bqcAdzhtXEy8SnGP+KhK38F0cEozmd1abYe5ejFK3vWxBmcET
fV3iqbP6tITOC/ZCO5fTV8KyTShdkpjdnY8Ddiq1lg7C1ReMhcCUGZP/tUHLNiKh4UvYHorQ91wF
8RmzMD8HpljhdbqOjGTfsfoc1aIaoUMqPISdLV6hFRNBSW3vEd2V7qlB4rvge3IL20uqbOsQGa3J
ydVfcIwMQwtHzLB8hsMVNlrpo5easlpGuMZeDlck0ScWRrZdtue/9sdPDpz8/8bxvYXweK3t2Pj4
+EBYWNaYyhU2KBqHlj8GtWRo2+0xP3qc/SkajTf4w7V+9c5/dtJkY5if8kXr319eece8fok7yYLs
yOLO6V7bnCpPJufb6OplXXbR91/Qbb+FrUIQwCweGclK/6FKse5KKQ7u0Zk0OiGTMjfp9JykVFgD
TeKDOmEwNUy/p5cTyTO3FnbDhVX/JF1HHstI+FR6jwDKBp04TR1xKtqWHWDZQkQjqwX4oGEH2eI/
nXOkoGBv9pxx4VTV5k7t26MxlGYqrdnaPZ5NISZwtFvHECaH/fUoVkR5tgjam54F0V5VUpFviWIh
d+2E0xKmG+Z5dJEyViHzwb5DgnvffGcSKB8yZQd3FDLuA8z5DqwcCRu7+W21KcfJBQUBEJVMYORD
U/4UiMSa9mZptsdLjU8wU/HB7kB7YlWyaab3qlDJtG9RR4BXbWwuvoP1+eNtwa5ozOira9fVLmOz
HnA/JOya8HyQnzIORuomaz83xDRVOhNAOGUW0vZNvYVjs6ZBCDiM3Iin7x75vwiQ5ep9pk+Aervk
B6o3XvQb5Mkms9tJkXIdeVyu2Wb1OyeqBP2hGNUTecQOURqyFG4yP+zp+b5yPgZm0yd7hkfdeNM8
KWQ669a9YE0BiLWPHv4GaUJbftVr7Vx3AlzBoR1GwV1FWjs8oef49m5Os+P1jUjdFYZBuE1l7Sxd
9hhaVbq5QkSk+i+o6QnWtUm7ApGKR+dvhNWVv8emsFoNJ9pz0bX2spsvoYRLIDEcwsK9KSFDnBya
ODHOh98xHgw7cqniUlyg+/A/ctfcpGcFsLTVf/D/SclbfOjI+fmiYdPNdsvUxuaa06pw+my8k2pH
dWbr2a8NP1ebGqC5biZNu0ffMas/R6X5LzxUc/FwRFs0aOhKrECQghPvN7fC1IE0gBKk/ctYzR8W
JQpwzXWktSMRSbkNLSN9p4pi4wxXwg0L+vMipKLisikW3HQuqn1gSascyaCvOscEK4QONNuOlE/l
oJVoO0/MdzCFOAoS5m/XEhNQxPyLLjQBv03uvySyO/oaRvlsWEzC3aK6EZq9MY0hyzc7FwPfhKDU
jQLfTcJUKT5xkRPhIm5A6YISY+bdFjPSpzm5U/iTrsFUKGeMxYUkEznVZV0a30y89+ntrj4G0eZG
eqkrZI8GbpWztygXRAfRY/9AfgNA4Liv+8VEk8ovt5I+i8i2xUxCl7zsbI++Wcvce8/ypLXA7yYT
N0F6sSq7GRDEW9vlEZrol/Hbp+5u+RqGb/5tcRsA8jogh9L30G5yGRoaPkOppa7A9elE7tBJYxcJ
tfkgfIlORzvxVaOdw0gp1cxFCq9RQDDk4JDmQG9wP2+G4HsEA/UbogCe7d20IUrrVCzpZ+SgS2qn
PBec4hiZT3+gR/D4EXyNreaqLeTH+0K+QAHN8ASkd/oBP05ZyYhPg4jhlbUQFEcTGz2Euc//+wqF
2IVTZAIMOGHjezYWifUS7qH3wHoz0KQ6uDmWiaFLSQsU7/vJmUCilQsUu95b3os4AscqRLWo15+h
gzhEl8c612ETFKkCZ2l3Gfbkuc6V1VSXAvEB/HMr9Q7E7/sbZGDLkL2TCgHm0ZDr9PpNcjVcSnGw
hCNgdQpE34RmlKN5neSG46tKNvOMytfZGuUnmTm87giSK0NhF7R5Zsmow28ydGc/oJfM1rjL6QG+
+1EwLdCvZpttkJ2/69p0dni5JkO3/gnzsP3JI9wxv/QkbMPveysjf+6tWPmoxChnid3NuouzsLv+
YzS/B8tEMC30o96aRqSnQ5ixEc4BCvK+QZQjuyeE1oyTB1P2wR2OsfIycCzpfUf+ih53D1WamhFz
NzN7Tn57TFL54Iyux669q/chwkHb9YpnnUkPgJnSa1OprVQUYOXj7Qr5qVKw/r+aVRSL0s1cR/Lf
rpQ1GmLNiiuyuqrRpJyadRkCoaKTUNbKGlnBxEdpw1dXVXUGTlx/M0goVC8VehhHrE/hpS3Of/HJ
xC8ow4VIrYFiFQK/ZRWas3sKJZi2b+Uick0a8/sRVBHPB2uiyC130M0b9AuYQi2wFD5N4hEB88jU
C5iOeZC4yfb9NS7IC0dws+xtFYVT429S0JyhTxWzukCWOQCtHkXwWb4rRGkXtZotwFsEKU1n/StG
5oJ+MQY3sT/VZwcQWQOWkqzRkek+1p88NSU50bgeK4IdRA8ftUj+sZg+1bJbg7vPy+lHE5H/OSUx
MbP1bGyoiy/1c2qDSdXfccMSFn17ddJO5Ucf7xiWtXzUvXoT+C4sf1rDumX5m6lfPbgoJlhqyuLz
xEm3MBFUetty7EXOFLmievswdP8A65DWVUwhf6+bAxUe5iBXBABkarGb0g5AC0N9AKY68AdNwrQz
dKHAcV24CVV6hJv4ueM9Q52X+8RXIqopZ3dTT+itK5Uws4Dui+2uOI5kGgfXLOvkQ6HX2W7n4v7c
nDD0rWfDNjaRetAaV2aSejgKY+DtJ5U1V86Sx82ucqlLjKzRf9ma8hTx6mbzLKjSy79VpxvchZry
Pzz6iUNes5Piq+HQ5sUSFlqA38Vr8YjmG4Whj73Ro23dSdhhdMCzvrB7Hx1U8vMQ1QDCggUMhxC9
KNg8afuV7fEXo/7ATTtwHtU2G11Pzxqb35NI+/Zv2KE61WCcwmJGFaZlH117+sdAdPtNDxGr3K96
++igIS1soFwX3fgKz4u3OnySsCW7hvf5QyEeis5qFSDic/fs3V7UqqqxFRV/N/nki2u53PR+MdMe
HP4F9bob+Zls2DsuEYh7xZzI8EwYAU/0p2g0oPELAMDYAwWVrOgv70osH2jrrKRVgTHgu+OccZrK
82sf9NBUhO9foK7u6Pxly0+8cvqBP77i2Zv1wfhxVtTokuCSI/pyrB6y+/lvm9kz0nbQJqHJByWC
gS9qgbVOVQvt/0FCrNZRcxekTcS7OMSSn2e3H/Io4l53JqFtJfLw7elSa3UO6MMo9UxOl0Atjjbp
C8yRzimEMR8uU2R0E2UM7LGguQSUcdkd1eof63hIj6tmvrrY4b/Co30PHNp/KksFXIkflWBWVZ8/
WPNexvgnbvhiWC5X8MthwW1K0NwgU0VCvmCiNuO6I3PWk24lh8zPDKn3x9y0t0nR9YrCIcnlPktR
tiG8an6qj1qgCwUUcIIZDhqzF5T83Eyzw/AafYFal589inG28L/AlN+jFc5XTKyIbYsOfvjDV+3Z
s9N4XX3g8p+1Xqo2LCKc3GhQuYD64OoUnFIAK5MCu7WZwqWpersYN2H0Vnq04dZv/k1RWKzUr2jZ
jlENUtRBmPoRtoqUusJiIM/0/kTnLhtIIMKNp5ga0PRmcEFf+q/JuVQctNJgLRX+2EBgaBTp3GUM
Qp0kCs4LioyGrvnLAnSVrylj3YS/LLGaliPzCIF7i1xIWauVfgtbrzZ7ioFTlPFECZSnKr8LRJ6L
8pWn+GrRdj5sAz1mUx63OrUIUze5t8FpiGFl1yaVJKDw0nLlTseUms9fV9zQfFShP3Q8iiOCLTdX
Bgsn5Im/2I8yhMKdVIb7Y7T9+f1AlZYlaYCGYmmwAGdEcuMFF+g1gUbAchE/ezzqdwGz2OVBXZJH
VAecXY29RKKUt3YzagXUeofPYkcbpc7ttjaWwTR9AJFZcXll2Reug00LyRa6cD+S21HUszILBiTp
iHURiaQmPgOJn2xS8a8sCwoMtnkWydx0VvKxN/1Y38n6JIWIJhEL6oTuNy+d1HSuij2fq8CLtUKR
LaTvCBntbnPtgCIrtGy/GuNtNycvNTKua7cXpNgVHQN2wH8b362vdqJtYThpyDm1wu6Nun2EYVlp
DMtb1w3puztfgz04p0ZBKCTX3bOC4V+eF2k6WwgAONdGnmPDRbBEFswSTehxGOWjBPS7mf5Fd7Yw
Fteqemsc67ajXxKWgtdGvTrbYk4/TqW9o1X09Bl3oesuOaMOREXFC+WiH/ZMJO1qpxp/z1PDi/Fa
hVqci3+ib1MCqPPjkiRZ1SqGY4UIF8IvdAZ0jo6Vqz45BnEA1aSnhzfN89tfNqP57wa2DeiqXKJ2
s31DgPGR5EQ/MREN3UWPHp09x3E7ZarJNFheBaS3o0PboZLDkriFoayTnkXMUYDbT0bHOlGyRdKW
57Wq9g33/n9+NFv66nfc+FDcwEqxgTQqtSEC5jSsOr1gVhfBZg4HiJKUeM6wjucYw2ES+tNC5UdV
G/nc2SPmM0eOEnhpQw4ZKEAbu2iL6TxgjT2aZzwjz+dAwAt2zeUtZocFO2OcHQzK/0gv3bX+B7q2
iZ9OvsIZBt8n08zzEbElgd9t43+N5RmzT+QhZqKFTNIS79oWeG11HEBSuzRWOcySHBFeXD2LazNa
QaC8MRarAazOPdWux2slJ/sl/dfX3DEkddH4j/GN42bdCQxjTpFFYyu5gwyF+dJBthkY9IDvgS8s
J0M5CwXV2hqodnhvYZuoL53wKMQQI3m4OpmY7clUbS5r/O66Bk/DSWV9IJKEVNxqjAe+fTVq8KT1
KRDWgh7JFVwOSHo279zEzVWc1PIsBNlpLbObg7ytAYSNv/SevO0Xiv6WFkC1zEOB/T+vxc2np6JO
Y4j7QR+mEECWmCKab3qJaOQE3JQXqCOlkMfyH63kuKjwiQlLpefyJn4sX8p4ImrUdq/wLM5ZT6mn
bovuvTjJz0AR2Faecg+63IOxbqEJP+GFnu1YgU6tWxkwso9C15joRwWu3drrEPAveV12QLFsRYHE
T9936PLmKdrVRTcOKXbGxnrlXZx2fdtr2sPtqy433rMjH2cygJ/RlyEm13M6JaJY7Ggs+wU9jDIF
VJQWv8wz7KXK8bJ5wLC9NxmQptPN0XRd8sXSg5Omzun3Lw/WJza8EnkpjbDB5ie9OAe/3J7aDKB3
uOWlgQznd652mea/EHhXWqpDQJZxmyIrmy5ggdfOVKXlZHGBhT3YC00qDuhcmSBhNGGKN7CktruI
ZaulFNdQ1b+NVfGFnKOgrQqsmWtV5Ihnde9KB1dtMN+1cby9tqlSRCDK1SqTq1gMCT3fxyZhUaVW
OFhpWEUktNmBdD5vBZCAN2kqskJbo5rPozvZOuessKiao8OtdxEKXQzN6EErqsCQZxD3mCizilGt
xa+GARxO2TqiiW8UfGuoqJOQQGp2P5g3chD6Gjdx581dIjeiRevQlin7tYuT0KdRfxYfGT8eSQZv
HvJLP8+wzA+mpzWrdHIr6vx44zcRak+XEIa3j4bwbs+VCu52v3+g97uhy/YANwSf1BSzauHegX1b
sKXKp0liKzLXye/vFSVbIpwyJSrWibzYzMDmy5UISXcrWdt9E3AAk6DH1up/Quw4Gx7iSWas8Dka
RqqEDD3aNFTyrZOnbx9HZ9X1DQdQbiqkHIMzLHUTy3CvZGH50t8+5LxO7cx2ZYcqdgg7wx/GeFg6
O8Ed6qxw9UQgoN4xntMmt8dq/sIMRbUi34fg+aiZGRlpVxepgdi/i1zGsBS6UStt/1dLRufT4LSD
DDHrQzRuVZkV/HvVUqnZ28Hx9BxZWrX6JJN/N8ZBnoY20QtzPCn5exDT29RjoaiRjdzOHjOs3izY
CNfNo6VJlYFA98B1aRlQA4xXXr2biYFIRwvLSoyanfRvoiHqNfwrEeMU5A7030KWArvBQdQHu+k9
iBpOSNs/D6N/8/PPO4hCmNQR9HiZW3P5Cto7mSV/s+51k0RFGtROALtIbfyQxek70OJ0D8pMMkpn
7DPL/M0MFUi0c1OnSbAbShGhTPzjRo9/nznhhwkGtZeDdJbkItpSfIB7j2NFLpGd9RHIZCtX+AcU
Q8zDq+oB6B08JE/nsgQQi1PopSWmfGStBu96AyXLMAKyDoBgFw60T/cRJfeIRUy06wV/uYjX0RIw
J+Os+sUfGlmdaTNc9vfWXLm9omoXvRPMOUFQBPTsMNiATN86+pQngGIXGtqaTCoGn9nYkgfC/jQK
Z1vp+IQeAPVDrb4xODKamNZWpjMdRkKHnJQjFR/cTtUt5iEmMKb13AqbaDc/OeMzrQvbQ0jiaIQ4
5qp5zceN/mLlpRW/V5/TGLVgxi5ASXwwfUVrifBBRytxWLENLJqrfClLF8po8a6g1aO9krrT4+Io
YpeCo+R9IUxLu3+GAUDyhYomRW1KW3JEyQIODDlqv6p3NAv0Cz5WGeAmaRy4SVsuo2Bay3bLk9+m
S1k1aDD/WYItWPUnrTNX5H6dDL4gWzuOH7dBPPWSnolVZleegtMsM93B47OBMYNJGvdJR6H2Mh6q
wgX+j6/Xsl8syQS4HPfBl6OkdMRx0qXvJrCNZwddJaseYI/OLFZ+RIZwCjrVMrikzrTf+JDgxPtQ
8mw+Cj3DicrdGp4TxvlZ2BURijxPY3aOX7FDkjcUK/tSqSfV8fiLAifyiqVumM/kI1zo2ysj8gw5
UihIQF0O8BBvkHTuchjUABIuDaEFj7OkREqoi+U5gDFFuMoXQ0GjvpLfOHTzaIWCObf3ZSVfds9b
hkPv7W0V3TEjp9CrewCdEa6rv7LB1nzMfU17zOm0x3JqYqmpqn/Ue0/OBwfzr1M8MdHryvT9SWCZ
8N6D8gw1IKukFZclrxwt3uYBFW103/0lUAzn8254nnfnvND6M8TCCsQW5ELiBcY92jW/Cnz7gnEw
IhhbQmrfR5zUkCSJJ+CvhOF8tnfKOznKkGopnJkOx33hQTLgUyZ84u+DZkSlcNo8XbtgaBPqZXpA
FIB/UmLLWZZaqGu2ueU8IIM7m2GYc7pAxo+oipuPMe7VWcy0oXN/kcdUfHRwbAfxrR14HE2ILt+l
CVboahUsc/4N34/KHnHMh1AzpB2c8TZUCxq1STkPwiT46hfilyRo/sZDAoN3UzNHVQrjQUPG/3MA
x9XQAt6+C0TBWnXrxP/SavBcIqEXxrrb83j6dhMacpsn/Md4cwxpqifSN7sW2R1PZgMg/fDI/pmW
bE0OLzuswCWVvbIZM6hxBspwj0izb6ywBehqa8X1uPbXwDZYfCZ+OqM8UqQ1XvydVByWVgiYeEw0
K74WPdzYBxhQeXKY+j5YVkEuUZ4hJ2fpcl6QibK1fKTUAEACYs4Q4J0sdVSVxgp2sSIfmMWl4/hO
ke6qPLDsGhvNIgIRFo5LE+/n9Adb9pYvttvhz8BcZVOgomBI0zlQwzPZliZ3BMDsPXuPuoxIU8zf
ZTe2+CKHOEQfC8IJiOthNPkj2J31bP+b2cRwMfvzCKDujhsJXmB9aC+V9EROdt4/tEKX2QlRomII
8oWkylSz3Alz/Hd8s/Oub9vJGu9wb61DICVwLthbIYfZ8713B252M75NuWCvX4YRa8hw5DlIO8GE
6qP0rnMOCzm9UVToDp8Wbu2saw8hj2ehAR+W61NRy11nQ+9nyrir2C84qECRwGIlRM5XBHAFmIEX
XIm/u/s7jGVIGRObYiMfla6hUzJIoQwVrgUWMJvGa5+vyccF5IIwtS84DivQPg5h4aYbGgIH4FDz
0lqAflCYJC61DCT8Tk6PHqb8bF2U6FyULFDKRDafGP1ppng7+yVvZBwk4CPhZCPh47WO7dUSigSA
PUwFSUAahvnS29sLYj/62yMQCYOpb+MtPLapSZY6gIPrNJaclKdrE+4KrPQchs0iwfdBoTvA1KRn
AnkiHIXKl+G14MkcNoeYSnAKhxE2IcJsz5WabuaPJeCH/OrP6RWW/JimTNCKPCf7UzT6/OEdvw4J
CIWvrg1WdpPDWxLpwTYG53lLzo5maniHuw4p5UFSIX1wavRNmFONe+GKR5SDDK8J8rgrT86gOll1
xK5EDZTZ99LNoH79rU06pcNLUGkhlQBc6bkYuwDTz6Xtomzzkgc+BehK9B4ES46/uc8w4ki8p1RT
itwZayNHahDbO5/Wpkd+GCODHSntgR1/uIWikSt4XCzsz/r1OamDfsCmS6eUt8E7Cgb2WfMdQ9/R
MJyvQKheDeuolYe7uea8xksBksEht38Y6kaFRZp3xYb11dxpuCL2pSNL0PLL39X2b7LfnsomUGL+
78LBUZZmQQwlKAarTU9ygbxl8EYPYpyTWvCyhdMGA5MkPlZPB8gv82dynB1mDLqTR0DSkmDnB7aA
tdNppKfxKPGWUEzEureUGTEcv2eaW8riLaPz8R4EMitfs+Xwix1odsdDSK69VyosWqj7EANYonB1
dKrfDgygMKM5WSP3knRdLMePQYc8AU81+47FsR6aDyZT5Q1qIaflKO/M2YoWvvRl1fOt/YYWGynS
+6eF/5d5R/X4JvMSfrzOk1T1I+HgofaRTM4YtUEN/i96xs+9MIMgMQEsq9O9AQq2rL/aeF+bCcUe
b9TYFqgIe57H0v8V+BaLQyQXkc57BG2h1Tix52lSiGAgSQjZU1bJ+QQFfF2MVKQgGTghLgv1ISCl
Ssmxg4X4LCFe4yx75gCfCcLT84izJfGvU6tqxv5TksIjhSEC+RRQaeBkgyMTf2KAnM5imdwptrV/
ENcAW5vAKXktx/T+CDWAheiFhq7loCWRru1zgAZ0XYvVHjfVibmNJMyAZ+7qRTxnHgflBvkJRy2a
3xNhDtpZwVRkYrTbbiroAtcKThEIn0hRhE8XFygmnos6yvmxCzI02Y7Ye24VSos69Xh+6+PStzcK
ut59X2yvS6ITmc8P2DKN3LXbH5PW+yuI3sQle7USHbrnkPnIiz1Yb8yKBcHhZ4LTc0Y9Qb2j1587
N/zBtCeGGjgWf4r6NmKO+ccPHAyl0BrDrS2ePrXl4b4QMsw37zuu7UFvrDICJyIu9A/HFBI/zVUM
/PFR96/WRhMG+WcSMl85hjsgPzL0Enx+1jKdrdru6GJrYc1vV5LEw/PkZWRp6JMpC7OhKfWjls7v
WO7vnz+GI/otXp58JrK4BvigqSS8kRkROBPkpBvd2wr/1G4yc6i9D7hRHlg9BMh9CQwlqmqfkGAp
IuhuiS5OVAMLUWzNJxTaIQaQeEEhchYK+XjvcSKtcv01PQGe0v8wB7N5tl7Bs2tm4Rg7dJdLWYaP
zmWmiOL+ISP2iZkal/1vEhlMmSHOMoNZYmJaCEQ/FF08nsuyCihkloY9DwFlYRBPZu4liJBC+9GV
IfwDuCXUsAHOO0SgroD0Pp2sGNgMrZwhIabACrnaSpvFMVo1jSyEINvaxO6fR11NJGzvG/dfya8G
6+syOagXrdpD/EB/l7CpXQWYpuamuOWuraXRVULPABfGW6hSz5IiGz/ZswWggbrokN/qYdPlXvv2
P8B7YyMXrUPGL8lV9ZTR9M9i/FMlhPHGwnelznP0gcqM/NoqbiFQxZoiko1Spfu3AoL9P6yWW+rU
okjrF2B9J1yefx+SZyT3zfXJldu+8m/3Fftt+C2OWyOEPoOVONyC74LkL+g92AUSxnYu0E3B24qB
MsgvsGpmYr6f3Uh5rNrTCw6DgHaGGV3QV5sr52tJ74OHC0CAP2jXdwf1aXCTDP/rmbXHbuodukLF
Yab+my2DPO/I1UdW/n3BpM1J4afG6XraGFEP+h8hkWLEWYjccHq52XsoPaJv6LhSVFBrGpBWaATi
FOIlDWmU9xxiz8D2uRb0BHbHQW80QRmGcabv5k0RvWv48KMnlffJehtWpqVIyLD//0Ff2OWS7kat
GAQVsyGNEA+7BFZ3cZWlf+g2JSwt+wX8MGf50W1FlEbVdXFjtHFdIMCiUI5AHkF872J9ee1HI+2q
E1LayQqahJtcEOjkCJ+Gi4jbQ+E0H1seSZLMp9OyQX+0cw/ASPcjJa3d/UrxsEo6FnD53/Avh3bD
0vPdVs1Z2dv3K2lfFzsj9vytKdH3VgvL7zJTbXUj5lclOnn16DLsBc7eDdmbKBVElmpIrzU3LluL
Hk2NlYKH+OWuk+PK/h7Ck3i9WYI6i0ScGtAuAK329rCA4epQd4++D9Za/pvubHJl4jqJ797dgypt
wD4Fp1wfSDVQ0Ky4nJkHDbPNw8Dq7VBtRTbyJXLmTNa8sJJy85cJufTTY513iDJR/ibiYlEKlHWn
VBPfwip/ol0UTatg0w2APKq1qVA3M3adsuEhPOqT4Bngr1XlJDtkR/TQKYbXhJ2mZNlqjo6q4A5g
9CHFRTxcciTzjvSodyO+IuySyrMCYY2tieAqRkORpajSkekGzLOXEWdyD4jLqSB51XpiE4Riskrz
KwGbMGsE2F1PSem+1S7q/F5LPpPpf4shgSj689TfwORjmjs463n9HHcgvubihPOOIU7a3FNxRuSc
/Lsgnhn4UFpKrFOzSypt4KTxKt8gLqboa6rLp49GjIRQ3+s/HDrlqgeKV9gwx7blMQBv4E3PrEqJ
F83liz9sn4m1mN9KeEPUtvH1u43zWyES3xQmD9R3yjSh+SiYAmJeuP8WKrBwzwxlDSLgvXwZgYG3
E2/XrQf8pc/WpAx54OGcmy9NKTnaguvNAXOj2BSnFp1cPf1vSV7lcn5ABwgfeNc3kdd1M1/aK2nU
TWnwTLAJcmo4CV1eVZA5JpWGb3GWqGculsJflPeeMKmqkK76ApucPw8aR34YIXaC1fy3o+Akk2je
LsuVf2WTS/PvwL/NKHKOuOD1BLsyjHZoz+47REe5Zc0ebbQk49TJUyTO264ABaMKgXci5R1l5KoN
uSJsp10bTIk82yyh3/+DQkN7iPN6sMBQu9mNqXNkKQcme4XQdZoJS6aPlGD1zHP7jbaVDcOU37AR
+PjtqTDs7quwfBWbVp1eW1hpkIg3KdUPIJgFWrMwQ1WyvYELDDlnUbkjTspAqiuvQHVOE5n+gza3
M7cQ6X3JMRqQfcvnGQzVW19if4a0kS47YD3E91gzCUtJ/x7ct5FFhsY+jwV1EdeRRk+Ko0koLvnS
GQNpgyIrHbfYgkJwJkldpSTH6HgRVRdKInp3IB6sbm8IGJYCQmw/rJ07Fl5vHM2FiMvIDx8ZaW8S
VCeBhprArIMqiWX1Tq6M6tPueN4e5E16y35c80hfRVGXCsYQoil/ONed9nX9+kTugNZPlC0Ym1lX
CH6x+v/Y+lFvXfdeoJDVsD61bmRsz+hy0uYxv3G0rN2sWUNk7b/64+IRR7yTXeZpg2Jv+TYb7m2Z
flEdGgtTaxWcebqEWas8uTwLN/FyYF5BijExfkE9ZdmiP5MLDh1vCnLArGhfZ+OKBQI1mqL0tvLm
xX2MgLmhKTmWmHSE1jY3CLoIIzpQg1qWgwhIlMbnVOsLuGNREIlDrfKzRm051+9qD3Nm2s35KNxX
6DpHXVZxWP5YazkWd0OdsAcx4AnStXGJev0riPmOmOezunmMm23NX5F/25GS0mQYFPZIbiLbgvkI
cSUgU9gOGPmdAvxkyk1zDQLzW3B2q2Ys0MlW0kLrma/NdXGA7nhzLsDMJQHyR5oRfFGNPkVzznLx
hk8ix23j3IYwQwv7/+mlZ9fxgMEPmbe5fDCoo+FbLiThJGSiPENLt5E/68mIyrWyjNNtr1PASNpj
gnl6si1EWPmiR/xdBnu0CiFsFIkweQGrYUtYxqjeuP9fhdMHGBMN1alZnziEWm+z3hPe+OZI5YK4
jdW7iQSSG+FvaShjkwhWtv4eE++QD/NPwYzX7b63QKDG3f9ClaJIVZcaEhJGVJmSXyzjE2nfOyVq
g7drUqZwrsbwZYx686I6sRSW/t31T6b/qCbPZBLMps7YLRtRKX/j93HYZuADNeWsTKNxvKx3Cs5m
R8i4orqt0JnZjCIKY8QQ2Qs4wRg0/Dwm1Qq5xnbT5GGt9XsJl2taI0hBPtM2jUt1+UkexcX9hawN
pWNKW0MmweZwg21Fv0abCTWk8Nitmr9DHt9cqwOF5dPYHVTUKqhoabiAw/Y3JNMbRwZ48voS5LGk
WXzii1tAZKR4t7LSHHeqJr3dOvZy4mNHK/E6aontN+Avrr3Ze4B5xVxaUoUwHYfwyPqdMbCCAOTM
jXNq2r4j+sqcQRwVVwj5+FNOIXvw8ufuvbZEbigEBAF0ebdVwpsxhsMw+ZkhBYWQwkzQqS1HU4nP
hPb/VYDqq9MXX01XVEfpXSJhTjDpfZ+f0ugY4xPNmXWh/iCRfmdFtzuAXbuCXCQIAOuTYRo0z3dk
4LRzhlUqxiyZsW4Pf/UtiBzZJ3QZhGwKkhBNos59/eAxFp1V1sAKFGGiCA40Lb4W9ftVNztlELVD
wq38mACB/SNh2lcu67o7fFxXfPDW24BQx9AiduBDy6Ds6DZ3JwLKggqn2D/300IfBame0JQ5EWql
X1tPM8oea0y/eb92HjwLZckut7lA/R7qAjgGhamdLam7ULpWcf6KrjRu7KJktUbLxgZ1X5pSkay0
MoDFEh974Yfp2P1K1dysxXtOJk9PHcmMpn+GiICPWtx7dpbJxxfnhwh59UGmQhYLjVCofpjh2LPV
a4avTV2ILfY3lce/SyrZNrW0Mx3uvlhB1XiQgRPTXQy6QaXhL6/63PlEmAjKYxuz64L9GiwfFFCR
i9EpUglK+zIrdRTBU6mGcAdtKTltlnqXFm/ZruYtcOMFALhYbk37YemRYTYH1crpmbCaJLqGFLT5
5W4Ec7GJk83h9Q7ss6xVCnQ4UFFXCDceVwSUXYnszURNIAObczsIeguGSdsmk7BhgPCGTDZ+CLWb
d23h29dWYuOms+au3T6UEaIK757PDRl8+qr9QcaPhR6qJn6BjMN5j4yb9nUYJ6Vqn0INo0J1z1n4
3nMbY3cJOemQNM6Ba7eWeFEzvsHZmTjvNAi8EUSdfSeSGvgggx9IxbX/MYg8UkPI/JTzMUEcrB92
ol4cHGWyNw56fdFnfL/PRaTcdaOsSvn4nHmn3nAu6O3rqaw2XRDkIocouQ+u9bDi8MmXXvSH9VT1
YpISP3LzD1JEUYNo7FXH84e67BjPobBuK1HOv75uevGZ6Ttf9WQQcJeI/UEoliRxbrg5ioj1Ewhr
Q7PBLndkih6rsvBEp4lfUt4b9s9Nc/Bw971dD/FRjnYht2A0BFAMQYoFGvZ97eVKzvaIx2MILPP+
X5GL3rCKwPFPoXPdD5aX72rqfqsygFcjMP4RqAsvoWmJJAl9fUkSlgrhrNQ9AKxE8Tfa2XLe3YDV
Cy8pjbPKPyBg1wLWaEtBxUKc2Z2G33AsU4HCm6D4i2f9jBhp4op5VFF5CZxW03n/DnHs3r/64EXa
htX3wxiL3P8ByxOfVllDZvORFeb90g8xjZXiJ1zso6TVq/fC35MERHC+XmZf9l3tkHDW1wv4SVAV
Jtl/VCrQmCXfIRNp2glT5zqFGONCZRodLLRmri8XiUeCgsfIHEm+c0fpOIgcPmIiFPwUoJ/X7bWR
fYRrrRZ2Q9geZ9QQFnzRPDxCERYYC3N9/luzRMZezVj4VLDVWgThMA7oaX9BT21HLeiYR2IWpDIu
7Z6erIwDOZnry2s5Vo4Xvu2d0pxMN6b9g566kUHZ7DbmBdGHKG++mFs4VeySj9gunnZpyga9ldp6
+PSqK68i21PGo60AWDw5ojEcaoz9h+PncLKeDBdY5Zu9SyobtHnDg4ZCa3u5Sai5ItQfOiQxkdD8
V7UfIAwFBwPIM7LqfOBFlWrEJLuvAM3x4eAMAinPR/iWDzGTxDiavqHfGfoCl+NJvAJ/7V0ydlEK
jfcoCpnNgl2J7WGDtjFu/TtrG0/YCApGly8XDbHXFbdFX+bX/YZSc1IxfcUDLlYklx3uhFVzWzX0
8UutoD4/TZFAzl3H5CIohAssNe6NKQTVBy/mEst9kGzfceX1o9Cix1vfu9xOrw8ciObXHUPD6OwK
iOr/EodojBqAMViroqDZmlxsKtqaN6Xk2SR8a9DtaQ+cpHvUs115bzFbahTMsPWzaP4LDpBLUMf4
aDJ9ipTqLXlpzTwesyUGrrq0D23Q6wbFjZf+TkaC1n+M+c9d/NtZJlWnD0iOfHPFs2bOB7IjUFWo
WI1C0yf8CrGc7Huhx6Dl8cABP9EsOdTPv9qURtS8qJQ3BoL+uzo4mU+vN93yqaE6bgJ7Ui7znVLF
qKEpv+eRu6GHsQu47IBSxZYnr2RvyKMK2dJMLSGnVgbky+tf50iEIe3FbYxQbD3aTxet1eJt1k+J
CTpMifgQRWnB7SoynFdlzbOD2BRVilWuwEyvKJUcJIDTZfWMOOoX5rnOhs4fSxrfa+XDqi28x0B8
S9MXis6rtfqEI254FGpOZvEidVL0NWfSU3BEwGSMOYhGUBXqa6PC9WCBaonb1+s+WQBuJD2gG/zv
ahSYww82wqF9XzDH/HNJjE1kDZeDIldfX7C9dHYZiBgdirVesuVWelU4KTjcMKcOX4R7zWl9fHSp
quk1XDCyhpb5cFdIg4yn6yEg/g4yJZxPmsBY2cE7PcsPYipAycDviK25hvf5nFTqmrI4rqI5+n/a
YkPKnjHhcDQagUrcAK4ooCXm/q9bqGeKL1k6mH2g2H/OXTb9x5R9VjycdmNh8r3ViooHFz8io62M
RRv5lEYXqs0JuE6Mr/Bk/M4me04YvqM6TdZ5VH5sZ1BkBneVnfS1Lt+rtpRldXcfpVVeY2OuKwtB
LiM5ffNQa+6DWlFGYj16c2nybTTN8/jf8RxS7vJW+wfvk2tz6gX581iHoYy1GUAbj8WOZdzZ+Sno
2rRE/m/AfSOJj+Yy6WTrv3WHJTjKUk+J9ut8W4eZZxl0PFX7ycW1IKjfAx5uF0yhhJc0fMYY20Ti
84me+RNYdO+NBJBIe/1Lc+zddlpqmVVYeWjl3qDbHaNzwdRA/8pY+SC5yylNzPnK2+RepU8yuzf4
fM8VXlEnki7nteVGitwymj30sa7QhxNnNgvyG6nPiKUEOom0VimDEd8sdIvmjLLJ1RjVjZKPmuNo
kEkK0ziU2VTWfL67MDoV1n+kepc3cqcOen+G4NcVY5TrBeLGrh9W4Z+O4fx3Ibmu3jXUT8qsXtEF
gkWgN7FYuL+4HE1ddcrDaijPXoYx2UejFyDe6cezQ09QHsDk2JRvshFAwaZ5rKG0dfgZzSO3jVsf
0f3/P+DrRtruWNXyt9UXlDZzJcpmgQWiaAjEEx+nwV0si1eTaiRNXI+ZRjCmxE6Jlp9VJ4YiA+73
5tOoERVbJ+AKI89E7lFDZ6Zz2NFhcVydyZA7tijYifNSImPqXX4MmMDzWwYXV7ATGntfZwZcT18H
FTDzH4gdaEmZt33RVT/mBFcl5vaygBUZ9SSHtmSbI0Q62fYSNXFWohnQZgB01lNTxAvdFOnEa9Hn
Zl5SPtP8nyfQtFXV/wdgVgLeejrzdyPpHeA9AjeUrf4GT/KL8jXLP02vFSJ7KXVQTeq/vHOAzrQm
EDP9FStqPNbInGRpgoJZhV5ysTrQYkxNLffZAwnWsOmpFadHvm7J8x9FUXmYKFRHClaOWXLCqYS1
GpmZuDujQ9nEOXbEXcxDvu8JiyHVNwyzFvbZu64OJq4+5K8Fgfn0Ry1+o0bndhVvtXMNlcBz/pKj
SBd3HcRKEzj0DTSaHx7J3QtfU7ahLypuVRnk1SFMoHaqdD8EPLOOOe2bN3jVXIygDMrSsJ1W1Ddd
G+BD1dZbs30CQ+MAOibPLstl/yZzlhm+z9H676Bcd4NLbWCOOM5vDYazZZMohV4VtX05yac6O4NB
Axu0hPqjwpc3ApgeySvQWHjJF/JQ9hfRSlfxhcUlalVVI0ufbPuKChdPaReLv13qYVNbNQauIhcZ
8i8I3JwlSuOidmm2PNN3a2RZ+GJhyzKi46vrYsu5+14pImYyAtJTkbenb3q6ARhtNCUUL3EnoOlJ
HsuXWmvU7pEaK69/Y7coUAgOI8iSoHKToYiuNwdpWdryjfbPLaLMDXbeGGD/UByHzyUxkg5+sbVi
Hn4XVkQcwTMz/Cde8f3hlN9xys/g2KT6Bi2t6HZBO42IWA01GBqNaeP94nVPEQ/piBOToGS2EvYC
2Is/wW5hBOTz0O1v2r+ZCCDQlTlolIP+srLZEJCJSfGKdd+JuH4gk3U6ddTi3M0qNOyh1h/xIu/h
WhEJ8q9XQTkwkBJPN4Ysjpv/V1EF70Jksj4M6v1VF2iABoeCSBrD+MUGGjw7rBI5x0kVyCc8yF1L
c9bvcrfw0K5ir4xPo3y4HPk4Ue+v7BqD28CkKwn6N2lW4COxhd7I2OgcB0YTz0ax2AQtLDqdL58F
tfnOFMXS2DTTVwGj/n2yA++a1PI21tHnvJxu6fnoQ0izdF7WreW4ZhqCrte0NFsYKYKwmr2IbkHf
OR6t/shy10cti+AYVI2H4ZaEw6Et99Fu1po+qUBNGcy4bk7pIolMqxjuSHnov0iHqFj5yYFYL8Bu
VWkZBwMtEyqmY8MQ3+nfqmjsb6FGoFCHO1l4SW6opiezNUn5awx7JkAEnRUDZNb2/s2IB3WmhY1u
8ooWa0HjgAyztHgsZQ+DpDXpZFAlqUs7ThDiPp5yF0gzAUKlnc+LolxpGmYea/eCY0u3cGL4AoHU
MN2xsuSEiPTXKkwNBb8CbKbXV8aUJTC33DudPZVz2t5wZjJafazp3gl9Wb+6WAoTonZHdIbOCcuY
lOmxmFimJsgSm9muAksmsX3pyQ5Qu2TOYmNOxoqwVPNGXhAEGBOCLe77atgpRXKTegmogLv3TRJY
uCfXnfBuEACSVfbEoourdevtZTWYSoAE7U71MCE31Xe+tDagvMbtcF79Up507hXkCRLqF1SeccXf
S9O6blQ8jkbTZzoL0OMLwq2YB2j+y7xRmreOApqoPJGioZ23UCn3mQZUwI9/lTR609SbYzIfa2e8
R54qkw9sOcEvXZN5/JeFcbHZAFC7ageeepULXdl2Q9Wn2ldMDi0qa+RtTKyD2FJ9jfJpQkzmqXaw
0O8JIgVLngwvYd/cnpa2y/SVoSTQRv5TP/Zn6RxJIw4rdczB37WkiCl3ABivItFW+EJsM7kMSvT4
08fxrOKFtwLfUWj/iIP4TLAbFWiwFuGu0hA86JyO5nbEMCeNjMy5k8bctOa1Lg4vZLXsvFoA5QtA
yHFjWiGbb/FysyVPHkRZEGlHDuoo9SlIGCPqlH/0ckStVzMtYdwQDNL1gvF1eGVu9ZDYuzYiO3nW
KQgYEqvS08tc1qjibt7zGtvDjo879YX82Wog0QFIGJhifN2C87ZIhmWYHbmGBASqfsEAF9DPdCuu
sSpgCKu83P+WBaTHikEz16cEdgdzA0ejm3bmjcH05l1bLlVL1+rtIkhNL9vBfhkf1M30yZnZEEkm
EwXiyYXvohwPnI3k3urdSBDkp7+1P2lyrfwavXzgYw2m5vDMp/TbzMW2rXi8IgEGebnD/co54Frq
WHGsNCc+1CbTWZcEhYQWN+57eWyH780djQW2AJsjeyTV5Yr07Jav+AGqiP1vTrp7KWqvDdLG1gJ3
GkhZMrBxCVSYysRDAaqZOqUREGxAM5mLUUyEqBgMqs7Qx2J6on+9SjKtG1LnnJNm4tBvng5hTKi4
AchddtrH505hk6jnGgGwYzedBxcJ7/5xgoQpaNqUyA0rBr/fRp0aAjdADR8ApJu/1daJCNQM3X8A
gxKkvMMRdSrRlJ95Ui5tEUj1WmCCjHA9wyQbSsOEiUfSVunLR/mfKqHc8q9rOqNCgi0edCFjJmM3
6+HGGEFc27VNQjVgtt8sYSdKVA9lZyx0vBKkMzwZyEk77yJe3DJJwmsr1aj1vhOG0JHX72ZLLGKn
oYNJ7edBVW6bO5YpeDtFKf93p8xFyWGKw8d4YfFjU8l5nDd41dd6KL/NNr/90OJjOtgoHH0dBi8z
Hp3yL53zlqA77CfDCLbaTAjj2467Z6hcdpbFhdSEo4Pkn/mKR5oCToEBYQijpcKu+Ta3H3+RtMEz
ZwgtHbW8fiI44MTWO8wbboop60+lcjCyF00TtnM3uMOfVc6IXcUY5BgztRsTzB8Kh2XxYn35I2Pl
0U/doX5Zm922VU5sclRzGqAleYOp+GmI29VTaVqi9+Z4xpgknowDjcpdxnBmC+y9dBmOWd2hN3v6
tgTGpBCoEKcdTZVgFUSs02+vkogMvSyO3rhMCEITBMy7NoYRhEWovEEPaz4M4J10U4ZlT2mpUneQ
iNdn8tWn6NZlGCxLWB/ruuCBXeZ8w3EU6hyGMddZlchmAD32pKWmNbXBl3mBR9rW/tYqy4FtpnnG
14lA0WvG3rmeEb8GdUiFnrKxBRpRwCkO8OenWF9FL0jLuX9aQ/3fbUFxqo0Fy7zBQR8CbXHlhBAr
U+cKmdxDoTcYbUjfDpcNQr7apnRRdNo41ACBYUpvNAFPhFq9+AZRxsBWgIB3WtkTePs3hA6CnlrV
fABsJ2MnyRD2cSbVnmVwPh2IttK77veVczqpW/p8BLnfNkmScSBVt4Q4f5hPk+ReJctNCvqrX5rY
MLz4HJxvTLauyEFdWQN33TmKfr09FBZ5RG6CbAfVfmLCz+3XPCc35dK7MPRSCcE8IvS76mXKm2qw
KQeEpLcP0FEl+b9NL/0qDk224u76FmYiqZS8UrnZH6u3wr1sx0XUADJpZLwKSapJTlCstP2EYJnS
ErA4Ant6PsfaezEQxua1XhHHttLtYCxEZf+DGuWMrokXmgIPnF7wsWY5J/JwFKLM0tsXTsrYRlCP
nfIO5RL5BsMNhmWfTqFc2yNJX9v1Goi/WnFkv26t+WFZc2tWGrFAtSFwSvshW3h22L94inZSUT5v
reN2MTdLVKa5cyNyyhMxY8j/lQGYeSnTnWIUY0nHJlwkckqrTXb7j9DwTaFq4qh/LAElxtwBCdPA
z2VSsejC5fg4NR1+QKLLYrDmhmXJbQpcI8Ux42jL3pvSUXBcTzkkcpIjxQhzVjbjwluGbEtWay1F
JtFEOGM5fxlsTJDUuJKlUNYUfOQies0GcpwvtQXb39lFz4FDeouiIjsUsUAFvFmcPKBsAUvZce+G
UYqHGfWTxh/av4OxJ+y7wbfOiG0kMfQX+3dYFdx4qSNu7KamSitkobq0zYg1OxSYSCG05X5pJ9RR
yAcVoxHRkbTssX3dqx4YaNOaSaLReZ+3qHVUmA0r7Dly02PSJK09S8vSxdQ1nOAze93Ty7BM9G11
ILHQXCTWCKTMR3FODfyLSI7JXOH48dR4aR0xaJueCBCfyquUGUJxY+TjDylZegxHYRetiQ4hY/Hx
rB5foIiYf3zp9EjtOoJ7efAl4IJnzNxR69NzBOmSemNuYoAcdzQFUSSm6ekJriZc7goavSgG5i1Q
FnMiT+MW22cIqKIbJJuzd3tPaLVlA9c1KBTIv0OUOP5KSbaoUtZPNtwea5jyWWrX/gluCSm8NkoH
iTUL1Iuik2TrqdvbAJz4LMbLsZy6OTtX4ptI/YVxJkryJ7tU+dhfx+ObYFDUUmX/djgwMnp9LwQR
zRDSbJbY/k5pw12WXqQ383Bvjrwa8876RBd4x+8n0JSXJ3kgr4cn7aHv0iTw+HypsHceu/JJwxIA
FZQFc66QdjT8B5vw7qGU9uyI9+V7FU7aQYQj/UqP9AXeeuf82UM8n2PF/nuok5oZm/7mbl5iEfDL
JrL7nokJbj+JsuyHpHSXv0O4MxuoBe4wNy0l+g12kMovV3+R/N8rMm/PtWbfgu5a3C2UWvhd6VnT
VBZavDcquYDHBR6CDH/vyZig0YvuvAR+eI+RM/H1eAEl7fO35lUqRG7M4/s3fsIE+UnKxIunNr9b
+TN2wKJbBl3eIxWohWBB9RWQXfMH4D/4r6D+lh60rIEup9NNrkYyicgToJWRSHu9NkC9DOrlIee6
c1+IJRuCWIqLZx9onN2AVIaZ8TaGmAXQp7GeZ2JxPAs0f+rTWxLBYnsTWx1e0ClB+EOiWrITfee8
bJBClDdZ5tRMvexeWwxuM91ECdjJWLl7kWDcX6v5m3vbSWhPHU+7jsoldUF51IBkYz7zRayF9tKP
Qxb+howhykcqPvlHO98n73drjgeIl5ft7Mn4EFE2+lqgk+qW6xVRJ6gg5eIOInSpo8p5KNqLDbJO
0+bj/z9zeb5Dhl2c3tg1tC+FmZkqzwkgRUNv4LwAjkivdrYFCy6UURWifh8z/zbpqTKfNEgzowma
fIGkSqBT0CoF3VLwi1pfAXN9zuGps3SLMdhCK8WHN5Z0xhCBDbS2BGnaEoTbzVQfuhvjImE8N9IV
vwAQt+s5BC01BR+UojMtNCBamPACcldZr1LNPc7OKTIfg29si/lth/m5Roe1MfDnBap+LxfHGfpn
VMIR3GZ21un6ZkDEUxja24xtdB3MrFK5jGTx5E81zkfn9+ST6hdE4xwMlnErDdP2cD6bXPxhkUpO
JUIUri2rxxEubtlcBASku24lCMQJKnQWF8tqBLqHOPbRm40DUy1d5yZvzuSWs+EoO7FyWMzo+RXm
+2EYcp2eygX65HwYGFKJ8YBRPSDeZDzrVNEa3NrocLFjtrIMJLJ6J1rk2kBpv2exunq/Wb2i10PV
Vwc2RHPIMk5dVEChZC6qHc/a7yK5Klf8p8Zfa8qjVbhem4YlGCIJ9UJTka5ofLhnu4sGJUukbq2q
WnYM+sHQOGGzkTKEMpH9VVzWuvZ95YRWA/4X75WsBAwLma94BNyJ18alC03NXHIcxX38poylZ1Qu
kYx3Zqe2K/Hf6ey4GTJlBflxgend1Jh35fFEZjGy3GEzhsud2NCwgJSk/TaL+i/BT7dLv0IEl5Cj
KxNKVKL+u5eUzUrbHU3sPpPKFXgm5+0wYVy1Gw30AvxHFsae6TwOLvr59sv2iJOJSu0ALZsOn5vI
RCTtaMty4/krZT8gQt9TwsnBKt6Z7J0bIIMdxmA/ExzcNNmTPpzciynibMJEL7TiJi0HIpcYZBAP
r39bgCd9X7Uq+6EFoaLLdkwRxYAVmg96Riafxbv85/gfR6gSpirqBdlOuP7CCZrO2XZlahcQ9Zjr
/CfyyBCa2vibfQWnyLmQpiuYc+Gw3BEoJ48d2e0wJjKtZo2XChkbncAt9+Vcx7lgIXOcd0JkCJFi
NCXQ8MVPv/iZwrKVsP4ElT4hxtzsHc2fh/RN6Vua17/3P6DsTDnqa+S0nh1XR1n/Ukj6pzgnf6DD
klL7FTB3Lmh6tjX6A6XpxJPm7ScC3gkPoxoZA+4pIsdWiCdw++v4yl6QjcEEql1mqhY4e95lH34b
uDPuLYesJ3RUG2Elbuq2AEBCYhDNfvamji6A/2bOkCtnxAddAtHPOU20kB43i3OYs0FwK+1xnKPN
nCIYKfphQjUyVr1S5HyIfnVANQ0wGoWVQpOBpEEHiqOmqUAmLE5DeIhA4AZ1J33UFPpMwEnT/z/B
v5unZVSMUytpxVwHlFwEKrqRkPPZX1SRJ4xaXuTQTfHaWg9KU47Rx4DvrkLRx5QIjDlTCayyzUuH
t82vBJIXuQc6EXfV68OkzbCaWzTV6/EMJjgm/6rxrGDZt9FXsAZ87RtpndkH49+2nwS4QtqmQSl+
PtHV0oAUBssWomi7B5bvmMT5horKIkg3vfMMDwz+U24wVwl1eM6/SNS6VKbF4+k5hrvGSpkJ7kiR
lHZu6eIcaLQXga0V6YxIEM7B7uxY3u/wYFeEFSIaIxhGjSfuXEW/n46Zkh9CAdMNLpsBd/PJRJSF
wnlBbxICUTjR0xOEPuNL4u7cp5iHrllQ9RMi5Kn5V4fZAr3cFFB1g32Fz0oTcBRVVx8l0CLBXepo
v/23ibYGC0R9F/Lfm6S5PR4Bcf1xMt7FPB3wwjRpUno470LvnG1pWD8+MthUcX6qoZiW6EjFr1h0
PHR6m9leMhIlZ8Mx5OKJcPtnxPc6OTRlIB8NzPaWq+wV9s6lCkCcQ4bqnMsIe8np3YAqVPZAiBnw
yW0KzxyJi+1izxzRbKEyrpZ6aOMyk9gZ5OPGUGmHOn0LjNz5+wDChf9Wrppp8TEP26bKW2Hjqn+4
9Fj/SI4vRmEYUGb0185BmimPtQbtDeP+bJJ9tt0k2skXVuJ2zHpcaZmQZcALQ5WZ/JRFjxQG59RS
UiNehyuVdUiwAiXh1aQitDKlaSRXP42793UcbiZnphlRoMDnIUODWXatVxJptWTr4a3or5AC76XF
o+dhB0vAfpQtL1xy+RJbtmZbArlXHJErncyTvFhQx+i57lhwhwtpnmDDcoAjvqxLtk/UAU+bYuq9
enuDiJPSrN2Bsfg0mZkILPQIyc86ZJTZNhjc4BAw5SCdnkAEu3wpyq4eSWyIOgGbGiNXHE/bQD9u
SDyzTEw+VPEDCYYZSFjHIiImjKmgraWTD81fRYknW7mrRG0SvLAyQBc+oY4vk5FPtcxVoB5bbv+8
963xLEH+DAN/BjkB0/4Ny9yFTkPli6po1d00bNhHNZhPp+d00Q91438dkBEoJL3iMkzWZ3kJTpz0
9dePy2+DtPWt0V9199AaOZnRihFO2FsgeCPorAC+uXSqO93hsZXY5YV4oIBOqR4fWRRuWvv0Qa1N
diaXRxEMW8eGiSNf4esl6aDmLh6SuZ5ZBb7nzbxy7CJ/eENwefFeknfyCayUcTpu0/89zrPeg0tx
ypVRbXoRmG18h5LEJiFZj4a1a1IffDYkPXI/HrDLGEx+Rd75mGe0R32RBFmpPtmfs09dxvfK4weA
dutaCcotWuqUlJboGcPCr6zs1fa78+nfj6WEj8KknZac0qc6wkh57e1wyGHZbxGeDdCXjAP5t+CX
sFTPoCn30Et8vlIN/G65CB6CB9wkz+SmaoH3A3Bjb/ywHCHdSsyx6ByNWGApU8jDgNIIY7jqT5DO
8d+psLQ2qoYgsJWM7Wy39ttkPHYp6bPBLZZcsa9hhsSU3ju/XW5cWaXdfY1oDgx5rtOGx8Ql28Cc
H8utvPKZDj117hUrmTECB5rvjM004/jZTc++PoHybg2Zx/Mavv+J40zNaSMZKpEjB/C6qU66Xb1b
N4hgqpJGI0ssvB8oIooSiSrqgemjg2ymRdXIMSKd7AqQMSX87t7XT7vr9a438uDW7ezV6QGK515Q
WWg9hp6zZVPDEHH0hD+eCrLogtXIughM8fZU1EOhJSNugrzps6R6tgrFF9m5iESumuUvtCggpLQD
wri1dnVJ9QoeaTcfXCgySMQT3BxDada0/HaTkCHNS5XYPP/K8w94QM/iWVlPgZTAN5R8FVnjB2EQ
3nfqWqaQE18slu8k/TwWSn0oaoortjeZfKavTJty5GofdMuSlYJs+z3WrUwebMumCWF4x+GKX1En
MTxqQuukosyzQvYVBr6BCLHRddR+mb3jDT6pS6jAOISf69lcT/z5JrUc+hRuApUam0PORmBmx4yf
Hqa4AsLfuE/rVwihs1FqMmkU7EFNawgkf6KJHXXau/kT0BhRVnmSpTTdm7+DQA+vfJ1otAnU+oty
GXAKlhDinkTkDVU/Uc7yXcmFpXeWIWDJW11i/LITKfesISFCcxwMFfCk4uI1q7wBpmpFF7u3yE76
KUuwKi1iOXAoT3C5XgKjd+xVmc9SLwEj1XI3HVQAk5Sqg+ET7K0KoJZndws+4j55g3yqgDzZ9RF6
K1IUgwkfGhQfUzt8Ekw5mmaVYV8jsDu1WXKtjmp053UoiA00mv4Yu4hWFAp/I6hcrk2f/eQwISvC
doa6y47oPas3uLHIC6H3h7Qh7YTIC7ZF6i5rB/iUDpJrb++nBQKCG8RsB7OP/s3wKebObbcpNZPY
WIh2RqrNwOKGShee3m852GV0uky1kyysVLuW0ein4GAx5hOZ5LS68LN1yjm4VWgqX/HO1Z1PxMEL
iflgTC5kTKu9nCfKbOGnfwsTsP2V++oP+s9VcosMYeHo3q/YuUj9uTqDl8SNda0qVFJ/dxUlnJte
tzX9dylvFdpAi5pHJN4d0agERb9lKpp/hpKWxNTQjKLg1kvYWGIHVIAvI4fqsj6MUT9uU3Xx2mg2
pZNJ2bx2KxIETK/DqY6DogN1twCsaLIfyYkOaOJFO4kn9MyxbDZyV1ZOigdBzyJH+yMoWac+1/O1
H5zhlW8zryq9p7HZLt6QAYbpJOHIkS1SwjIqaTLSq3U/QpRTwOULJk551rYPN66CYWsmiaUwVaTK
qtukaEKsQq24Djq7Yz0kGujXCxlO7hJ+4iK6EeOizP0pblcYekHIIwPKy5Lb4X5USS9PKH0eiO0s
RqaFjtD+Mf5/xVdFcNLMaJwiK9v9UPcH44w/0j4bG8LSUobq9W+fzYSQFzVnrkGS29evHZKG5mbg
bghw21T6mWWUp03jZu9MhCdkzTziO3QmdO0Y6uHHbgMEqaxdFvfdCIyUGCUHPBvUDFZPSUX9ObAU
v34KOgt5xImYGpt7c0LFKmqI4ZNAC4Ow63rBWxenAhnz0jHg+LUlOjGxozYqU5ZfN5fxIxuaeDJb
fPOlIFnYqrpbpnJWfbSRLC5v+5UzFT75QXj4+KQyTuoXVsRW6/vfvAi/zQluiA1jjHnm7tF2SFXA
KUB41uw6tiJ2NEKBtkeSXdrk9Wqp5voVsG6s/MhvRfSFlWyOs+ouyUl4/WSl6m2/tQxfpHaQA8md
otuprrKWi5S8fZYdC/1qkR3fMiZcjRhqgeaUwDCzblo8voIWoVQR2XSKrptR0/xVlFnrnK20+MYl
xKofzLJvZAB9KfKKOVXI0bl4I+w1U1K8E16IF08Z4BkXQgen70jAIs9aeVtjp8GL9eCsZg4kVmOn
JCAvIr8taYyupvby4aqwOkdEORoRbgyO73AhATukGAS2Fo3hVFemoh3+bDQ4aamIt6bi6rOozPLw
UtvFXq7/c4xuWyRtlsLk3b3rymMuvi/o+R2xTTramccHiCV3YdzrwwYN7diVKmZUzalRzJJkJpZ8
nwCeOIBHf6ucVETx2wRYpDPuwDiO+IEnYDUj38PLJTZi6WJrShBXzbimC+KvamDJaYLj9vPJruoi
Mg1hp8JtOdAQoqAuXd9cVNZ4zNXALygulRWHRGta+upFg8CuO6XDfhsrJ1Jqnwy5sGs8ahFRzXZb
/8wuF/sGmBbHkS4yz2SNGYwMJVoeLm/88FAsCEoQybnicn0c7ulefpR8wrT18GIzxgOnMBu3FzoH
q1YNMktmiGlN/qDBz3P+SNQQlbxuGpCu2wjue1NDxPXJODI01pjkClYAMOXHcfEvb+fIca2TbAEA
b4BwaHpV+9bAnVzXz6fwdAgmPW/puGuZLCBU7Hkm5bTHjJ0G5W4odERFSI4K9eRLA7o302ZUcb+4
GEpw9PHv5k35z3iTDgJDVLmnjXOsX0oFrjj4VDw8dJH/W8KVWdxD3HWun/P6bJIcwmjKilYjC2nx
ZQxfA4ejQrM2K0RqDpsaijvMrzM/GqYbMyrd3Z2/J2cT4H+ZJi7g+GuhWkV7+xpQBzwGm2y3mIj+
NqP8delRxHJnZ5r4bfGryDWtrqcrEoReIOlzwymWFtRosij/5bCbiF21QmZ8YVsfaamBSsnH+rZd
VrEuyg4JFJP4mNGq+EyPmhi9DpZrnQLbcATCDCPUT4K97eJ8HZpKRVyOKLicts0YGeIhZauUN35K
qlEKXyXAQ8MJsjdybIwC4UfRQevznjpxRLALu4JXFUTYwoS+DL9vc9lLGaLwTb7KUHRA8P1UwHIT
ABow/GHbUctHEInCHvVTR627LdS/3rlAOoLRcoLrflv4zUkPGH97qqQ17JyNQI1gK5xxNR3HLDm0
baEdrPUOg0JLZPPUoVf7BE/yhojBjFdflMP3Ml1pLYpLgbJo58FgCc36G9piDbbW9d8nLhQ7y45z
AegZjTBx1+l74LPZH+mhMFfDvxGkmB/QfB29MvhqAns=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_in1_out : in STD_LOGIC;
    gt0_gttxreset_in0_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_cpllreset_t : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt is
  signal cpll_pd0_i : STD_LOGIC;
  signal cpllreset_in : STD_LOGIC;
begin
cpll_railing0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing
     port map (
      cpll_pd0_i => cpll_pd0_i,
      cpllreset_in => cpllreset_in,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gtrefclk_bufg => gtrefclk_bufg
    );
gt0_GTWIZARD_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cpll_pd0_i => cpll_pd0_i,
      cplllock => cplllock,
      cpllreset_in => cpllreset_in,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0,
      gtxe2_i_2(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_2(1 downto 0),
      gtxe2_i_4(1 downto 0) => gtxe2_i_3(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset => reset,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_t : out STD_LOGIC;
    gt0_gtrxreset_in1_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_out_0 : STD_LOGIC;
  signal \^gt0_rxuserrdy_t\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_3__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_5_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_6_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_1\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_2\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_3\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_n_3\ : STD_LOGIC;
  signal time_tlock_max1_carry_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_6_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_7_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_8_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_n_1 : STD_LOGIC;
  signal time_tlock_max1_carry_n_2 : STD_LOGIC;
  signal time_tlock_max1_carry_n_3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wait_time_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_time_tlock_max1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_tlock_max1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_9\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute SOFT_HLUTNM of check_tlock_max_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of reset_time_out_i_3 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_5 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_6 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__0\ : label is "soft_lutpair87";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of time_tlock_max1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \time_tlock_max1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \time_tlock_max1_carry__1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair88";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__0\ : label is "soft_lutpair81";
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_t <= \^gt0_rxuserrdy_t\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222AAAA00000C00"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(2),
      I2 => rx_state(3),
      I3 => time_tlock_max,
      I4 => reset_time_out_reg_n_0,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AABF000F0000"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[1]_i_3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050FF2200"
    )
        port map (
      I0 => rx_state(1),
      I1 => time_out_2ms_reg_n_0,
      I2 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I3 => rx_state(0),
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \rx_state__0\(2)
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005300"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      I1 => \wait_time_cnt[6]_i_4__0_n_0\,
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => wait_time_cnt_reg(6),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023002F00"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => time_out_2ms_reg_n_0,
      I4 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(2),
      Q => rx_state(2),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => pma_reset
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^gt0_rxuserrdy_t\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_t\,
      R => pma_reset
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => pma_reset
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => GTRXRESET,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => GTRXRESET,
      R => pma_reset
    );
gtxe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^data_in\,
      I1 => gtxe2_i,
      I2 => GTRXRESET,
      O => gt0_gtrxreset_in1_out
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(2),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(3),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \init_wait_count[6]_i_1__0_n_0\
    );
\init_wait_count[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \p_0_in__1\(6)
    );
\init_wait_count[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      O => \init_wait_count[6]_i_3__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[2]_i_1__0_n_0\
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_count[3]_i_1__0_n_0\
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      O => \mmcm_lock_count[4]_i_1__0_n_0\
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_count[5]_i_1__0_n_0\
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I1 => mmcm_lock_count_reg(6),
      O => \mmcm_lock_count[6]_i_1__0_n_0\
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I1 => mmcm_lock_count_reg(6),
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_3__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__2\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__2\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[2]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[3]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[4]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[5]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[6]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[7]_i_3__0_n_0\,
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_count_reg(6),
      I3 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34347674"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      I4 => rx_state(1),
      O => reset_time_out_i_4_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => reset_time_out_reg_n_0,
      S => pma_reset
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_out_0,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      O => rx_fsm_reset_done_int_i_5_n_0
    );
rx_fsm_reset_done_int_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      O => rx_fsm_reset_done_int_i_6_n_0
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => \^data_in\,
      R => pma_reset
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\
     port map (
      \FSM_sequential_rx_state_reg[1]\ => sync_cplllock_n_0,
      Q(2 downto 0) => rx_state(3 downto 1),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      rxresetdone_s3 => rxresetdone_s3
    );
sync_data_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[3]_i_7_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state_reg[0]_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => init_wait_done_reg_n_0,
      \FSM_sequential_rx_state_reg[1]\ => sync_data_valid_n_0,
      \FSM_sequential_rx_state_reg[1]_0\ => \FSM_sequential_rx_state[1]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[3]\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_in => \^data_in\,
      data_out => data_out,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => reset_time_out_i_3_n_0,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg => sync_data_valid_n_1,
      rx_fsm_reset_done_int_reg_0 => rx_fsm_reset_done_int_i_5_n_0,
      rx_fsm_reset_done_int_reg_1 => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_2 => time_out_1us_reg_n_0,
      rx_fsm_reset_done_int_reg_3 => rx_fsm_reset_done_int_i_6_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => data_out_0,
      rxuserclk => rxuserclk
    );
sync_time_out_wait_bypass: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk => rxuserclk
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => time_out_2ms_i_4_n_0,
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(16),
      I3 => time_out_100us_i_2_n_0,
      I4 => time_out_100us_i_3_n_0,
      I5 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(14),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(13),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      I4 => time_out_1us_i_3_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(12),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => time_out_2ms_i_4_n_0,
      I3 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_100us_i_3_n_0,
      O => time_out_2ms_i_2_n_0
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      O => \time_out_2ms_i_3__0_n_0\
    );
time_out_2ms_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_2ms_i_2_n_0,
      I5 => time_out_2ms_i_4_n_0,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => time_tlock_max1_carry_n_0,
      CO(2) => time_tlock_max1_carry_n_1,
      CO(1) => time_tlock_max1_carry_n_2,
      CO(0) => time_tlock_max1_carry_n_3,
      CYINIT => '0',
      DI(3) => time_tlock_max1_carry_i_1_n_0,
      DI(2) => time_tlock_max1_carry_i_2_n_0,
      DI(1) => time_tlock_max1_carry_i_3_n_0,
      DI(0) => time_tlock_max1_carry_i_4_n_0,
      O(3 downto 0) => NLW_time_tlock_max1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => time_tlock_max1_carry_i_5_n_0,
      S(2) => time_tlock_max1_carry_i_6_n_0,
      S(1) => time_tlock_max1_carry_i_7_n_0,
      S(0) => time_tlock_max1_carry_i_8_n_0
    );
\time_tlock_max1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => time_tlock_max1_carry_n_0,
      CO(3) => \time_tlock_max1_carry__0_n_0\,
      CO(2) => \time_tlock_max1_carry__0_n_1\,
      CO(1) => \time_tlock_max1_carry__0_n_2\,
      CO(0) => \time_tlock_max1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => time_out_counter_reg(15),
      DI(2) => \time_tlock_max1_carry__0_i_1_n_0\,
      DI(1) => '0',
      DI(0) => \time_tlock_max1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_time_tlock_max1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \time_tlock_max1_carry__0_i_3_n_0\,
      S(2) => \time_tlock_max1_carry__0_i_4_n_0\,
      S(1) => \time_tlock_max1_carry__0_i_5_n_0\,
      S(0) => \time_tlock_max1_carry__0_i_6_n_0\
    );
\time_tlock_max1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \time_tlock_max1_carry__0_i_1_n_0\
    );
\time_tlock_max1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      O => \time_tlock_max1_carry__0_i_2_n_0\
    );
\time_tlock_max1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_tlock_max1_carry__0_i_3_n_0\
    );
\time_tlock_max1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => \time_tlock_max1_carry__0_i_4_n_0\
    );
\time_tlock_max1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => \time_tlock_max1_carry__0_i_5_n_0\
    );
\time_tlock_max1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(8),
      O => \time_tlock_max1_carry__0_i_6_n_0\
    );
\time_tlock_max1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_tlock_max1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_time_tlock_max1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => time_tlock_max1,
      CO(0) => \time_tlock_max1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => time_out_counter_reg(18),
      DI(0) => \time_tlock_max1_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_time_tlock_max1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \time_tlock_max1_carry__1_i_2_n_0\,
      S(0) => \time_tlock_max1_carry__1_i_3_n_0\
    );
\time_tlock_max1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \time_tlock_max1_carry__1_i_1_n_0\
    );
\time_tlock_max1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(18),
      O => \time_tlock_max1_carry__1_i_2_n_0\
    );
\time_tlock_max1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max1_carry__1_i_3_n_0\
    );
time_tlock_max1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      O => time_tlock_max1_carry_i_1_n_0
    );
time_tlock_max1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => time_tlock_max1_carry_i_2_n_0
    );
time_tlock_max1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      O => time_tlock_max1_carry_i_3_n_0
    );
time_tlock_max1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_tlock_max1_carry_i_4_n_0
    );
time_tlock_max1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => time_tlock_max1_carry_i_5_n_0
    );
time_tlock_max1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      O => time_tlock_max1_carry_i_6_n_0
    );
time_tlock_max1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => time_tlock_max1_carry_i_7_n_0
    );
time_tlock_max1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => time_tlock_max1_carry_i_8_n_0
    );
time_tlock_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => check_tlock_max_reg_n_0,
      I1 => time_tlock_max1,
      I2 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt0__0\(0)
    );
\wait_time_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[1]_i_1__0_n_0\
    );
\wait_time_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[2]_i_1__0_n_0\
    );
\wait_time_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[3]_i_1__0_n_0\
    );
\wait_time_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(2),
      I4 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_1__0_n_0\
    );
\wait_time_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[5]_i_1__0_n_0\
    );
\wait_time_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4__0_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_2__0_n_0\
    );
\wait_time_cnt[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4__0_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_3__0_n_0\
    );
\wait_time_cnt[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[6]_i_4__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt0__0\(0),
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[1]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[2]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(2),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[3]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[4]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[5]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[6]_i_3__0_n_0\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    gt0_cpllreset_t : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_t : out STD_LOGIC;
    gt0_gttxreset_in0_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    userclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal CPLL_RESET_i_2_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal GTTXRESET : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^gt0_cpllreset_t\ : STD_LOGIC;
  signal \^gt0_txuserrdy_t\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_3_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_3_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_i_2_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_9_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_i_2_n_0 : STD_LOGIC;
  signal refclk_stable_i_3_n_0 : STD_LOGIC;
  signal refclk_stable_i_4_n_0 : STD_LOGIC;
  signal refclk_stable_i_5_n_0 : STD_LOGIC;
  signal refclk_stable_i_6_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_2__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wait_time_cnt0_0 : STD_LOGIC;
  signal \wait_time_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_refclk_stable_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CPLL_RESET_i_2 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_7\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_8\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute SOFT_HLUTNM of MMCM_RESET_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of TXUSERRDY_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of pll_reset_asserted_i_2 : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of run_phase_alignment_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__0\ : label is "soft_lutpair92";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair92";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1\ : label is "soft_lutpair99";
begin
  data_in <= \^data_in\;
  gt0_cpllreset_t <= \^gt0_cpllreset_t\;
  gt0_txuserrdy_t <= \^gt0_txuserrdy_t\;
  mmcm_reset <= \^mmcm_reset\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F0000001F"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => refclk_stable_reg_n_0,
      I3 => CPLL_RESET_i_2_n_0,
      I4 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I5 => \^gt0_cpllreset_t\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => CPLL_RESET_i_2_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_t\,
      R => pma_reset
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF3F0F5F0F5F0"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => tx_state(2),
      I4 => time_out_2ms_reg_n_0,
      I5 => tx_state(1),
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005A001A"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000C0C06020C0C"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I4 => tx_state(0),
      I5 => time_out_2ms_reg_n_0,
      O => \tx_state__0\(2)
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out,
      I2 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => reset_time_out,
      I3 => time_out_500us_reg_n_0,
      I4 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA000000000000"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => time_out_500us_reg_n_0,
      I3 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300FF00AA"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => \wait_time_cnt[6]_i_4_n_0\,
      I2 => wait_time_cnt_reg(6),
      I3 => tx_state(0),
      I4 => tx_state(3),
      I5 => CPLL_RESET_i_2_n_0,
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400040000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => reset_time_out,
      I4 => time_tlock_max_reg_n_0,
      I5 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(2),
      Q => tx_state(2),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => pma_reset
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => pma_reset
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt0_txuserrdy_t\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_t\,
      R => pma_reset
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => GTTXRESET,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => GTTXRESET,
      R => pma_reset
    );
gtxe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => GTTXRESET,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => gt0_gttxreset_in0_out
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \init_wait_count[6]_i_1_n_0\
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      O => \init_wait_count[6]_i_3_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
init_wait_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[2]_i_1_n_0\
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_count[3]_i_1_n_0\
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      O => \mmcm_lock_count[4]_i_1_n_0\
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_count[5]_i_1_n_0\
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mmcm_lock_reclocked_i_2_n_0,
      I1 => mmcm_lock_count_reg(6),
      O => \mmcm_lock_count[6]_i_1_n_0\
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => mmcm_lock_reclocked_i_2_n_0,
      I1 => mmcm_lock_count_reg(6),
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_3_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[2]_i_1_n_0\,
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[3]_i_1_n_0\,
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[4]_i_1_n_0\,
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[5]_i_1_n_0\,
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[6]_i_1_n_0\,
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[7]_i_3_n_0\,
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_count_reg(6),
      I3 => mmcm_lock_reclocked_i_2_n_0,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CD55CCCCCCCC"
    )
        port map (
      I0 => tx_state(3),
      I1 => pll_reset_asserted_reg_n_0,
      I2 => gt0_cpllrefclklost_i,
      I3 => refclk_stable_reg_n_0,
      I4 => tx_state(1),
      I5 => pll_reset_asserted_i_2_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      O => pll_reset_asserted_i_2_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => pma_reset
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => \refclk_stable_count[0]_i_4_n_0\,
      I2 => \refclk_stable_count[0]_i_5_n_0\,
      I3 => \refclk_stable_count[0]_i_6_n_0\,
      I4 => \refclk_stable_count[0]_i_7_n_0\,
      I5 => \refclk_stable_count[0]_i_8_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_stable_count_reg(13),
      I1 => refclk_stable_count_reg(12),
      I2 => refclk_stable_count_reg(10),
      I3 => refclk_stable_count_reg(11),
      I4 => refclk_stable_count_reg(9),
      I5 => refclk_stable_count_reg(8),
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => refclk_stable_count_reg(19),
      I1 => refclk_stable_count_reg(18),
      I2 => refclk_stable_count_reg(16),
      I3 => refclk_stable_count_reg(17),
      I4 => refclk_stable_count_reg(15),
      I5 => refclk_stable_count_reg(14),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(30),
      I1 => refclk_stable_count_reg(31),
      I2 => refclk_stable_count_reg(28),
      I3 => refclk_stable_count_reg(29),
      I4 => refclk_stable_count_reg(27),
      I5 => refclk_stable_count_reg(26),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(24),
      I1 => refclk_stable_count_reg(25),
      I2 => refclk_stable_count_reg(22),
      I3 => refclk_stable_count_reg(23),
      I4 => refclk_stable_count_reg(21),
      I5 => refclk_stable_count_reg(20),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      I1 => refclk_stable_count_reg(1),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => refclk_stable_count_reg(6),
      I1 => refclk_stable_count_reg(7),
      I2 => refclk_stable_count_reg(4),
      I3 => refclk_stable_count_reg(5),
      I4 => refclk_stable_count_reg(3),
      I5 => refclk_stable_count_reg(2),
      O => \refclk_stable_count[0]_i_8_n_0\
    );
\refclk_stable_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_9_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_9_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[16]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_7\,
      Q => refclk_stable_count_reg(20),
      R => '0'
    );
\refclk_stable_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[16]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[20]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[20]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[20]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[20]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[20]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[20]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(23 downto 20)
    );
\refclk_stable_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_6\,
      Q => refclk_stable_count_reg(21),
      R => '0'
    );
\refclk_stable_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_5\,
      Q => refclk_stable_count_reg(22),
      R => '0'
    );
\refclk_stable_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_4\,
      Q => refclk_stable_count_reg(23),
      R => '0'
    );
\refclk_stable_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_7\,
      Q => refclk_stable_count_reg(24),
      R => '0'
    );
\refclk_stable_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[20]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[24]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[24]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[24]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[24]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[24]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[24]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(27 downto 24)
    );
\refclk_stable_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_6\,
      Q => refclk_stable_count_reg(25),
      R => '0'
    );
\refclk_stable_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_5\,
      Q => refclk_stable_count_reg(26),
      R => '0'
    );
\refclk_stable_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_4\,
      Q => refclk_stable_count_reg(27),
      R => '0'
    );
\refclk_stable_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_7\,
      Q => refclk_stable_count_reg(28),
      R => '0'
    );
\refclk_stable_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[28]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[28]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[28]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[28]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[28]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[28]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(31 downto 28)
    );
\refclk_stable_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_6\,
      Q => refclk_stable_count_reg(29),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_5\,
      Q => refclk_stable_count_reg(30),
      R => '0'
    );
\refclk_stable_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_4\,
      Q => refclk_stable_count_reg(31),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_7_n_0\,
      I1 => refclk_stable_i_2_n_0,
      I2 => refclk_stable_i_3_n_0,
      I3 => refclk_stable_i_4_n_0,
      I4 => refclk_stable_i_5_n_0,
      I5 => refclk_stable_i_6_n_0,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => refclk_stable_count_reg(4),
      I1 => refclk_stable_count_reg(5),
      I2 => refclk_stable_count_reg(2),
      I3 => refclk_stable_count_reg(3),
      I4 => refclk_stable_count_reg(7),
      I5 => refclk_stable_count_reg(6),
      O => refclk_stable_i_2_n_0
    );
refclk_stable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => refclk_stable_count_reg(10),
      I1 => refclk_stable_count_reg(11),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(9),
      I4 => refclk_stable_count_reg(12),
      I5 => refclk_stable_count_reg(13),
      O => refclk_stable_i_3_n_0
    );
refclk_stable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => refclk_stable_count_reg(16),
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(14),
      I3 => refclk_stable_count_reg(15),
      I4 => refclk_stable_count_reg(18),
      I5 => refclk_stable_count_reg(19),
      O => refclk_stable_i_4_n_0
    );
refclk_stable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => refclk_stable_count_reg(22),
      I1 => refclk_stable_count_reg(23),
      I2 => refclk_stable_count_reg(20),
      I3 => refclk_stable_count_reg(21),
      I4 => refclk_stable_count_reg(25),
      I5 => refclk_stable_count_reg(24),
      O => refclk_stable_i_5_n_0
    );
refclk_stable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => refclk_stable_count_reg(28),
      I1 => refclk_stable_count_reg(29),
      I2 => refclk_stable_count_reg(26),
      I3 => refclk_stable_count_reg(27),
      I4 => refclk_stable_count_reg(31),
      I5 => refclk_stable_count_reg(30),
      O => refclk_stable_i_6_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440000FF50505050"
    )
        port map (
      I0 => tx_state(3),
      I1 => txresetdone_s3,
      I2 => init_wait_done_reg_n_0,
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => tx_state(0),
      O => \reset_time_out_i_2__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => pma_reset
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_out,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[0]\ => \FSM_sequential_tx_state[3]_i_3_n_0\,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_6_n_0\,
      \FSM_sequential_tx_state_reg[0]_2\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_3\ => \FSM_sequential_tx_state[3]_i_7_n_0\,
      \FSM_sequential_tx_state_reg[0]_4\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_5\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_6\ => \FSM_sequential_tx_state[0]_i_3_n_0\,
      Q(3 downto 0) => tx_state(3 downto 0),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => init_wait_done_reg_n_0
    );
sync_mmcm_lock_reclocked: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => data_out,
      userclk => userclk
    );
sync_time_out_wait_bypass: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      userclk => userclk
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__0_n_0\,
      I2 => time_out_2ms_i_3_n_0,
      I3 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(5),
      I5 => time_tlock_max_i_3_n_0,
      O => \time_out_2ms_i_2__0_n_0\
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(14),
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => time_out_2ms_i_5_n_0,
      O => time_out_2ms_i_3_n_0
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(6),
      O => \time_out_2ms_i_4__0_n_0\
    );
time_out_2ms_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(1),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(10),
      I4 => time_out_2ms_i_3_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => time_tlock_max_i_3_n_0,
      I1 => \time_out_counter[0]_i_3__0_n_0\,
      I2 => time_out_2ms_i_3_n_0,
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(5),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_tlock_max_i_4_n_0,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(11),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_5_n_0,
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(4),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => pma_reset
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => wait_time_cnt0(0)
    );
\wait_time_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[1]_i_1_n_0\
    );
\wait_time_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[2]_i_1_n_0\
    );
\wait_time_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[3]_i_1_n_0\
    );
\wait_time_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(2),
      I4 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_1_n_0\
    );
\wait_time_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[5]_i_1_n_0\
    );
\wait_time_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => wait_time_cnt0_0
    );
\wait_time_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => sel
    );
\wait_time_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_3_n_0\
    );
\wait_time_cnt[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[6]_i_4_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => wait_time_cnt0(0),
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[1]_i_1_n_0\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[2]_i_1_n_0\,
      Q => wait_time_cnt_reg(2),
      S => wait_time_cnt0_0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[3]_i_1_n_0\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[4]_i_1_n_0\,
      Q => wait_time_cnt_reg(4),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[5]_i_1_n_0\,
      Q => wait_time_cnt_reg(5),
      S => wait_time_cnt0_0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[6]_i_3_n_0\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div_stage1_n_3 : STD_LOGIC;
  signal clk_en : STD_LOGIC;
  signal clk_en0 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div_stage1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr
     port map (
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en0 => clk_en0,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div_stage1_n_3,
      userclk2 => userclk2
    );
clk_div_stage2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33
     port map (
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en => clk_en,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0,
      userclk2 => userclk2
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en0,
      Q => clk_en,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_div_stage1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer is
  port (
    start : out STD_LOGIC;
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_addr_plus1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mgt_rx_reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer is
  signal bin_to_gray : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal d16p2_wr_reg : STD_LOGIC;
  signal d16p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal data_in : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal gray_to_bin : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in30_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in18_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in6_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in21_in : STD_LOGIC;
  signal p_3_in36_in : STD_LOGIC;
  signal p_3_in8_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in10_in : STD_LOGIC;
  signal p_4_in_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal rd_occupancy0_carry_n_0 : STD_LOGIC;
  signal rd_occupancy0_carry_n_1 : STD_LOGIC;
  signal rd_occupancy0_carry_n_2 : STD_LOGIC;
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_i_5_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_enable_i_9_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal wr_occupancy0_carry_n_0 : STD_LOGIC;
  signal wr_occupancy0_carry_n_1 : STD_LOGIC;
  signal wr_occupancy0_carry_n_2 : STD_LOGIC;
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d16p2_wr_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of d21p5_wr_reg_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of d2p2_wr_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of k28p5_wr_reg_i_1 : label is "soft_lutpair116";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_21_23 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_21_23 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_21_23 : label is 63;
  attribute ram_offset of ram_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of ram_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_24_26 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_24_26 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_24_26 : label is 63;
  attribute ram_offset of ram_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of ram_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_27_29 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_27_29 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_27_29 : label is 63;
  attribute ram_offset of ram_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of ram_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_occupancy0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_4 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of remove_idle_i_5 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \wr_addr[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wr_addr_gray[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of wr_enable_i_6 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of wr_enable_i_7 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of wr_enable_i_8 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of wr_enable_i_9 : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wr_occupancy0_carry__0\ : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in21_in,
      I1 => p_1_in15_in,
      I2 => p_14_in,
      I3 => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      I4 => p_2_in18_in,
      O => p_25_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(1),
      I3 => wr_data(2),
      O => p_17_in
    );
d16p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(6),
      I3 => wr_data(5),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d16p2_wr_reg_i_2_n_0
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_17_in,
      Q => d16p2_wr_reg,
      R => reset_out
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => reset_out
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => d21p5_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(2),
      I3 => wr_data(1),
      O => p_13_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(5),
      I3 => wr_data(6),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d21p5_wr_reg,
      R => reset_out
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => reset_out
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => d2p2_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(1),
      I3 => wr_data(2),
      O => p_10_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => wr_data(3),
      I1 => wr_data(4),
      I2 => wr_data(6),
      I3 => wr_data(5),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_10_in,
      Q => d2p2_wr_reg,
      R => reset_out
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \plusOp__2\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \plusOp__2\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(2),
      O => \plusOp__2\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(2),
      I3 => initialize_counter_reg(3),
      O => \plusOp__2\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(4),
      I4 => initialize_counter_reg(3),
      I5 => initialize_counter_reg(2),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      O => \plusOp__2\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(0),
      Q => initialize_counter_reg(0),
      R => SR(0)
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(1),
      Q => initialize_counter_reg(1),
      R => SR(0)
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(2),
      Q => initialize_counter_reg(2),
      R => SR(0)
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(3),
      Q => initialize_counter_reg(3),
      R => SR(0)
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(4),
      Q => initialize_counter_reg(4),
      R => SR(0)
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(4),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(2),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => SR(0)
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => SR(0)
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => SR(0)
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => SR(0)
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => reset_out
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => k28p5_wr_reg_i_2_n_0,
      I1 => wr_data(16),
      I2 => wr_data(18),
      I3 => wr_data(17),
      O => p_18_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => wr_data(19),
      I1 => wr_data(20),
      I2 => wr_data(21),
      I3 => wr_data(22),
      I4 => wr_data(27),
      I5 => wr_data(23),
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_18_in,
      Q => k28p5_wr_reg,
      R => reset_out
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(12),
      DIB => wr_data_reg(13),
      DIC => '0',
      DID => '0',
      DOA => dpo(12),
      DOB => dpo(13),
      DOC => NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(16),
      DIC => wr_data_reg(17),
      DID => '0',
      DOA => NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED,
      DOB => dpo(16),
      DOC => dpo(17),
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(18),
      DIB => wr_data_reg(19),
      DIC => wr_data_reg(20),
      DID => '0',
      DOA => dpo(18),
      DOB => dpo(19),
      DOC => dpo(20),
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(21),
      DIB => wr_data_reg(22),
      DIC => wr_data_reg(23),
      DID => '0',
      DOA => dpo(21),
      DOB => dpo(22),
      DOC => dpo(23),
      DOD => NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(25),
      DIC => wr_data_reg(26),
      DID => '0',
      DOA => NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED,
      DOB => dpo(25),
      DOC => dpo(26),
      DOD => NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(27),
      DIB => wr_data_reg(28),
      DIC => '0',
      DID => '0',
      DOA => dpo(27),
      DOB => dpo(28),
      DOC => NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(3),
      DIB => wr_data_reg(4),
      DIC => wr_data_reg(5),
      DID => '0',
      DOA => dpo(3),
      DOB => dpo(4),
      DOC => dpo(5),
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(6),
      DIB => wr_data_reg(7),
      DIC => '0',
      DID => '0',
      DOA => dpo(6),
      DOB => dpo(7),
      DOC => NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(9),
      DIB => wr_data_reg(10),
      DIC => wr_data_reg(11),
      DID => '0',
      DOA => dpo(9),
      DOB => dpo(10),
      DOC => dpo(11),
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in_0,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in_0,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_gray(5),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_2_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_4_in_0,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \plusOp__1\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in,
      O => \plusOp__1\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in,
      I3 => p_3_in,
      O => \plusOp__1\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in_0,
      O => \plusOp__1\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in_0,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \plusOp__1\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(2),
      Q => p_2_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(4),
      Q => p_4_in_0,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_occupancy0_carry_n_0,
      CO(2) => rd_occupancy0_carry_n_1,
      CO(1) => rd_occupancy0_carry_n_2,
      CO(0) => rd_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => gray_to_bin(3 downto 0),
      O(3 downto 0) => rd_occupancy01_out(3 downto 0),
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
\rd_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => gray_to_bin(4),
      O(3 downto 2) => \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rd_occupancy01_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\
    );
\rd_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I1 => data_out,
      O => gray_to_bin(4)
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in30_in,
      I1 => data_out,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      O => gray_to_bin(3)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in33_in,
      I1 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I2 => data_out,
      I3 => p_1_in30_in,
      O => gray_to_bin(2)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in36_in,
      I1 => p_1_in30_in,
      I2 => data_out,
      I3 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I4 => p_2_in33_in,
      O => gray_to_bin(1)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      I1 => p_2_in33_in,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I3 => data_out,
      I4 => p_1_in30_in,
      I5 => p_3_in36_in,
      O => gray_to_bin(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => p_3_in21_in,
      p_25_in => p_25_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => p_2_in18_in,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[3]_0\ => p_14_in,
      \wr_occupancy_reg[3]_1\ => p_1_in15_in,
      \wr_occupancy_reg[3]_2\ => p_3_in21_in
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => p_1_in15_in,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => p_14_in,
      \wr_occupancy_reg[3]_0\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[3]_1\ => p_2_in18_in
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => p_14_in,
      \wr_occupancy_reg[3]_0\ => p_1_in15_in
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9
     port map (
      ADDRD(1 downto 0) => wr_addr(5 downto 4),
      Q(0) => rd_addr_gray(5),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_out => p_14_in,
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10
     port map (
      Q(0) => \wr_addr_gray_reg_n_0_[0]\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11
     port map (
      DI(0) => gray_to_bin(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[1]\,
      data_sync_reg6_0 => p_3_in36_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12
     port map (
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => p_2_in33_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[2]\,
      \rd_occupancy_reg[3]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[3]_0\ => data_out,
      \rd_occupancy_reg[3]_1\ => p_1_in30_in,
      \rd_occupancy_reg[3]_2\ => p_3_in36_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13
     port map (
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => p_1_in30_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[3]\,
      \rd_occupancy_reg[3]\ => data_out,
      \rd_occupancy_reg[3]_0\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[3]_1\ => p_2_in33_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14
     port map (
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[4]\,
      \rd_occupancy_reg[3]\ => data_out,
      \rd_occupancy_reg[3]_0\ => p_1_in30_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15
     port map (
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => data_out,
      data_sync_reg1_0(0) => data_in,
      \rd_occupancy_reg[5]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      userclk2 => userclk2
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => remove_idle_i_2_n_0,
      I1 => wr_enable_i_4_n_0,
      I2 => remove_idle_i_3_n_0,
      I3 => wr_enable_i_2_n_0,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => remove_idle_i_4_n_0,
      I2 => wr_enable_i_9_n_0,
      I3 => wr_enable_i_8_n_0,
      I4 => remove_idle_i_5_n_0,
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => d2p2_wr_reg2,
      I1 => d21p5_wr_reg2,
      I2 => wr_data(17),
      I3 => wr_data(18),
      I4 => wr_data(16),
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => wr_data(2),
      I1 => wr_data(1),
      I2 => wr_data(0),
      O => remove_idle_i_4_n_0
    );
remove_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_data(17),
      I1 => wr_data(18),
      I2 => wr_data(16),
      O => remove_idle_i_5_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => reset_out
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => reset_out
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => reset_out
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16
     port map (
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0,
      userclk2 => userclk2
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => p_2_in6_in,
      O => bin_to_gray(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => p_3_in8_in,
      O => bin_to_gray(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_4_in10_in,
      O => bin_to_gray(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in10_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => bin_to_gray(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => plusOp(1),
      Q => \wr_addr_gray_reg_n_0_[0]\,
      S => reset_out
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(1),
      Q => \wr_addr_gray_reg_n_0_[1]\,
      R => reset_out
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(2),
      Q => \wr_addr_gray_reg_n_0_[2]\,
      R => reset_out
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(3),
      Q => \wr_addr_gray_reg_n_0_[3]\,
      R => reset_out
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(4),
      Q => \wr_addr_gray_reg_n_0_[4]\,
      S => reset_out
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => data_in,
      S => reset_out
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr_plus1(5),
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in4_in,
      Q => wr_addr_plus1(1),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in6_in,
      Q => wr_addr_plus1(2),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in8_in,
      Q => wr_addr_plus1(3),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in10_in,
      Q => wr_addr_plus1(4),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => reset_out
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      O => plusOp(1)
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      I2 => p_2_in6_in,
      O => plusOp(2)
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in6_in,
      I3 => p_3_in8_in,
      O => plusOp(3)
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in4_in,
      I3 => p_3_in8_in,
      I4 => p_4_in10_in,
      O => plusOp(4)
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF80"
    )
        port map (
      I0 => p_4_in10_in,
      I1 => \wr_addr_plus2[5]_i_2_n_0\,
      I2 => wr_enable,
      I3 => \^initialize_ram_complete_pulse\,
      I4 => \wr_addr_plus2_reg_n_0_[5]\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_1_in4_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in6_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(0),
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(1),
      Q => p_1_in4_in,
      S => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(2),
      Q => p_2_in6_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(3),
      Q => p_3_in8_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(4),
      Q => p_4_in10_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => reset_out
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr[5]_i_1_n_0\,
      Q => wr_addr(5),
      R => reset_out
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => wr_data(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => wr_data(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => wr_data(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => wr_data(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => wr_data(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => wr_data(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => wr_data(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => wr_data(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => wr_data(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => wr_data(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => wr_data(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => wr_data(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => wr_data(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => wr_data(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => wr_data(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => wr_data(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => wr_data(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => wr_data(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => wr_data(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => wr_data(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => wr_data(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => wr_data(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => wr_data(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => wr_data(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(0),
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(10),
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(11),
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(12),
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(16),
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(17),
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(18),
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(19),
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(1),
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(20),
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(21),
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(22),
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(23),
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(25),
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(26),
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(27),
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(28),
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(2),
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(3),
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(4),
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(5),
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(6),
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(7),
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(9),
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFDFFFFFFFFF"
    )
        port map (
      I0 => wr_enable_i_2_n_0,
      I1 => wr_enable_i_3_n_0,
      I2 => p_18_in,
      I3 => wr_enable_i_4_n_0,
      I4 => wr_enable_i_5_n_0,
      I5 => \^initialize_ram_complete\,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => wr_occupancy(4),
      I1 => remove_idle_reg2,
      I2 => wr_occupancy(5),
      I3 => remove_idle_reg1,
      I4 => wr_enable_i_6_n_0,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFABFFFFFFFBFFF"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => d21p5_wr_reg_i_2_n_0,
      I2 => wr_data(0),
      I3 => wr_data(2),
      I4 => wr_data(1),
      I5 => d2p2_wr_reg_i_2_n_0,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_enable_i_9_n_0,
      I2 => wr_data(2),
      I3 => wr_data(1),
      I4 => wr_data(0),
      I5 => d16p2_wr_reg_i_2_n_0,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(0),
      I1 => wr_occupancy(3),
      I2 => wr_occupancy(2),
      I3 => wr_occupancy(1),
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => remove_idle,
      I1 => k28p5_wr_reg2,
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(2),
      I1 => wr_occupancy(1),
      I2 => wr_occupancy(4),
      I3 => wr_occupancy(3),
      O => wr_enable_i_8_n_0
    );
wr_enable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => d16p2_wr_reg,
      I1 => wr_occupancy(5),
      I2 => remove_idle,
      I3 => k28p5_wr_reg,
      O => wr_enable_i_9_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => reset_out
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_occupancy0_carry_n_0,
      CO(2) => wr_occupancy0_carry_n_1,
      CO(1) => wr_occupancy0_carry_n_2,
      CO(0) => wr_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => wr_addr(3 downto 0),
      O(3 downto 0) => wr_occupancy00_out(3 downto 0),
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wr_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_addr(4),
      O(3 downto 2) => \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wr_occupancy00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 69888)
`protect data_block
K4NiiDkx7v9i94BYoY22ZI0aejyN17Age7gK5lRkUtpDtk2ms3FCehpB/RK6MM+1CRJgCVcznda4
xl62G6rSk7+Za8bTg8awqm3R1Q79CiqhoKqhhdeN2OSjHfZT0kjQtBEEYreA/ON8vhHvDIWR+EuE
xhxZ5FmRXFPZE7Cpp+vfFU6xhpFveuOX6kb1TJIfeR5UAAbJNgsMWUmgrSlozLUDvxnW6bU8hD/O
2jdeMxAZWsTo2O2oh+zflhlLb0pU54id85tvRrhddIeO9UrdA7hMPAHL/Wnr2xdH1mN3Gu9DlXLg
InCqIjvP4XLNWFvQwxbSFzEtBp/igyDZYfgNoLN//dJJIyojnecAapSmRIGQ55R8WwdrjfGyjcIA
cfamj7dBvImYzVmsmdn8FZXmH+0Xfv2q/ydUbQtczBvW12D1QlFm5kjqA4jvKkn+oObzmkkoyOt5
xcH+/AnRlAR5SIHhoJJ95JxbuNNPqRf6x2oRdyfTPMI0i4lbqYoBxtW8UShRFqreUx0FigbGXwPk
u9LATy0mKZjQKi4MC10Ls00Y2gwIDM0RlXN5Pgqt+0s75LT2tmy2zqBQ4uXZTITc2u3vM0WQUTxg
jLSZEsbdy5KwcDgyzMDHprY+VIlauLC2IkCHtBTwcKpHPQtU/LgbWHzk/OwxRJPygkcoHL45Q1FF
QKU3CyHWTbdXBh+A1b9D2VQ46K6kj4AaUIXP4Sqcr2rTv9KFgzq3rNmqI11TEkVmg4lAMkhakAYW
VHatoXwsMsN/3+YmqXcmSaJkOxYz9QRmwJqUoZCWa/zSuMUrYSb2jhqoRcFqyv/0GtNg++CTE28r
bT+hiRZrcSiMaIH5ev/NA5Yn0mWufs9BnjYoVBkr3t27RzZBVovhJHbkWle+7tTo7eaWPPJn4V35
i5htS/BJ8X5TcjTOKy9HF2/c97mV3wTsdBCnsz5lyhdiluS+BmODw+zucmiKmrM4Ax3bAF5zD6Ex
HDLGbalVa3ny1Q0QPk+BVi3TXm2UwtvkYLgGj9ZMa1KJtukmsv/OZlvVm/aHrUiMeRmiFE9ngRw6
PP5SEnml8IM+xNjqSTyKNKQ1WMMIPg9mRdj64LEpPxf1D+OmBVyGVO5RhFSuk9zyezLbW1hHT9Wb
kwFj3i0gd9UfSJv94pYgmfNjGNwKQUpG8lUabJ4w9lGMWCJwkkhx55JPGSjZzRV1Y8+99xbe7Qf0
OxCKK+8UEo5Icc301bjKeTUVwyl8stDAaV0UbVL15JhAYU9rQAr/kbLyYj7mqtFDC0DKAWtk0p+T
skyvpmJQATSgSM6/47lzsqHhvQzSOK+KwzIoKHZaeTtxExqR+I1HqzVE76NsgNoIWyi7tHkmaPqg
XtwyxN3QSToZjyRW28T6cpEa4n7UErtJCFQIYc3TxIyMgqo+NytOTEwbqVBlIsHtIoiD6wYeCoIk
gHgPQpZLbjqFFe92wVL+ihqmsZNT7Iy4y2B1uQM3rbcNECEyFNWujfF1OgAlNUfDNXCYVKJyh9sm
H+7eF4/y2/8cOFeSd0vM6o7nVS/JQd6XOW4FdwCmJVtEva0qEf+g9j6WFfykg7HgxeM18qh2lXAm
Vb8wqsZ1o139npfJ/sbzA+hyvH67to+iB4QDINz2r77ZRfsfsPkOq8CxH6/svlsNsvxoRF2W1rfA
/ko6msUx7joWyVpXN0JVXYDLEhGStNT9TgtTpyobWq5Vj/RCWSrh0jtt07qCa6L3aAzluPdMo0ka
abq93/pvuKb4L5VFSfTW+mwcq/6DzS2sVYSZc1Mmcte8UtZrbExNGmo3HgX2QTI+Ky4dzCDIFgAu
Q+CgDHZ0khOwldcIkIwwsYruNcwoQCV6P1UrOZg1pGYVdeRUd9xyHkzSK0pHLLVZVcPpoKw+yzdu
gGcd+5x24hjQP9bpPgpx9XK7LjeQ/fYv79gFitSXX4gxhn/DAoJr4ES2qz2+yEAVOcPDTzC9I8k5
zNN2p2QZ/O2GhtlPrTyb9FPdi/gGH/3vdaeAPe9xVKVvbxsepkJ9KkTyba24tEsFPsG5CR6mGbTm
piSLLyga6cuaHvHI+A28SXH/rRID5f4Lu1XrloS8VHZgjq/lXUpE7uPafH3eeSgzL5ZduFK2Knvp
R0MO6bq2m/BwWAWUJIyJw9YAc3N/zIq8v66aILkQLlg8YiThkyhvRfzR71dg7OHqLLlvR3peRW4j
a2lw1yWrVlYX2D4zKDJrDN95vgKm2b+geMnhpuD36j2hZXqZ7PafIJ1HuPnpMB8kfrEWZUQIR44L
B//yegZko0cxxjDHQPKGIydZidYN9LyT5lBtnh4vv3NmqZ+fufWyjQxssCTPOI8DLCfhUF+3lFZY
1/536SMUHrOkEP3Tp41/oEYwZZJqSMFnixsTHIdmi3rVUny/kbBlWPqiE7+WGEFJin6R0CWsY49R
fMIHsjwDwyAYEwimo8B8QAyemavWLtfYy7KczRW1fYjTNgLaw/3xqiDTYwE0LDP5zF4mC61YDkzZ
8zt65gO23wkdw++wSOrF0pxjhrSnRVp6JOWviGqguVryA4x+4j1Y6EdmRkeP2XtWU8Ctd7LjybUt
2z945co+//4IE/MsUMDvVpxEHHWdTCeFKfjlCRQgqbQ7Gy3+Hy2rbTlyL5/wXfq4ZeKeg96TSlSv
GLCMz00V4ztefJmrwLe+9TbYHjOEzidUy0SiyIyPXceZoFCzKUnfKWAPJPLuSnLh62pLenI6h30v
I3dohEKU8gfoZRC0Y8/ovxypDSb8GYaUNCbJGC1aIkmDqCtq9mkw8xcXWLsRSUPtCbvWNpZ7lXz2
W0wSJHbF+JfotSmnxyaV4IzjzqwmrMq2bAW2rEtk04cC2lI1hkIJJFN75NCDcLifaYvdzQTOy19X
B4Uy64jUeTXZ67AHWXd7PTjuudtsK3itv1fItT94unvEYmEVu3fSqQnkNo8svaVyeAWmt5sck1hO
F2Yt1Lw2+YQLnQPpPaiJ4D5n7L1PEFaDWinOAyfKL1fBVqFNxCEYaUBgf0f9RyoBNFiG7aLPV4a6
iASqVmI4cU+ulyHmvVS5TBfkkV83RQDjsvtTdO+ghXzZP8bc/EodY5ZQNAYBdMq6rO51b1q2tX7y
0GOjAQ9Lb1jcUR5hNmnQBSNJ966gNXYoeuQO0cofJvhfpj750NHiz+EjtJ82PJqTqd3cIbq4k/FG
vz9waxjfhExvepwJ4jmxxFYP+GVEUnfBX1afLYiBcYbIx3rIRTwfXVNwC64ancG4VyfxnzN0O42H
Ll0jDmKUMto5Nu5H73+k9VMgUSqI2mhTmlxbQVtFX4Wd4rS2Xj29kVZ+tv4nbbCZncLxf61D2BWN
4Pecw+zPOXpUTQeCPBxihEfeyTH7mxRtQJwZlW/aor1+1eLfLAXS+cf5hWl1Y8yitCDbugEnuclE
lpNbWFYKZEo9DIXUX9R2SdYs2ELnFJjOZfOv+BuTPIx9Q9CMf/BazWqxYQMdj42dqCp2hz0+1/BC
5F/HhX0nMDXky+94fborxA9cZTYHAaqWpCu99e1FwYMKgc/2t97MWmvLZdHXQAyx7lReYuxBGtCG
H9SuQyk2rxxXXUounqFLkhKQfiSV2vd6OMt/559e1SHrM3y03a4oyzav/O1Sox8e8XXTmkMEZNrb
tzmqI1e9nE65u6hl+jfjVq7+U84Ye32jfgEiqWC7xpAPuVmLHl2/3NiLWNXi394P7RUNHnCXccx/
gB5LrIHXreTAWp40/IX9z6pndrqjJv34MkWRkoF8dOPYf+GrrahYgcS9So8w/gvzW5EqicIJfmuo
MQDp7y9R+nD/V1aQSww4I/rR1R7drR+5Oj9fmOInjhGh4G57H35I3Sm+kuZUidDe9/+38qa4Gfqk
eh/FJ/BV6/PQbiRqrUP2Re4hXoA7e7xcP1PMe3cDqxLhQZhJWiVEl/zLtK4+IpPihhtWI/rJp4Yq
jUCo3A+ibN/voYRsW7c8aCx9y/8A2L3Zun0x7uwgR/nv3zV9ea15dqVwy6ii70ZtF/37utSMj9cG
Rt+1StWIuMxZaqxpJbXB8jOaY5WH+NLNb/1u4WS2EkxmeT3fegmFvkhbKEOZF+oxHmKOdRyO0pjw
kYAzqNFKu2kzq4MB9b9hb2p6FOlSLB2OayVRQRwopT961ExL4LeXxUrM/16Liqs/Lioi8WpE9NLb
cbKWHrZSHuh2+dLMyUNbjMphuR+KhwTkRh+rKkTm0YBBvJEXNnnbRZ2w45hJS0u+RZ2W7ajGRPMk
/Un/RaxpN3Zf4SZe5Uyp7ZDKRJYhmq83nNFdSTNZwh4E72STx6HR/RRtgJwM7jKEX7qEhAUiZjN4
YICE4plwTwAp9kSA8MRcn0y+8od6y7w3bVZ68KObfs+T/6wIfKo1iGEvIUMaM8M02tJ9hV5rk4Ib
EXfnMvGtUQSJ3H48/3stNUMRtFIZT8SnwCjZYBgwbH3ZNXBv/ZTOigXzEXhY2uPHcjxRcFbFvOHi
Dq5z2Ietwu0YVcV1zwCYz7aB/E4BTl+XArizw6dNEfRAj5Iwua1/Vqq4BDagS9O4fhvDSYoYfwez
7yCn0XEhWm1yryp9gQHz9XqDawkKdL7qMxptviHLCYoaLLRC4MHMTgFHKQcbUTVIeKBJse3ylR9i
oLrmK/mvSwBLJeq0DPFEtO8NM+qtwsvJ6y7Yzs2DGCEtT02iTYk+VNEU3SdvnbsTD2f/kYPsUlKe
WefdJ8BdE3wTSLZKl25HULD4x2/H8OLyQ27JB4+WYbqAbPW6PJlTzJYeRPt1CNeFS9k1KNP77GSv
qZhb0ijoG1knW9st5mu3FdVJm7uHFpnYAhdZp81tmlTBCQGhmGZ+VTI7ZXFmMPuPPjKERMA2QgV3
lL+eTKEaQo83sOaeqZdXcTY3R+PK2Bup5Z3YPplV/9olZC4gQuJhjz/HkgZ1BdGHKXIx5ULy5Rf8
C3ph8tqCpkbGxf1EN50UmFJinCfI0VuSm6iJ38sHHoeu8wJqEeGhHiuR9K7xEopfRLzVXvLQkrvZ
wLmemh6O9BqrSAlk/IIu7tz8cjWuSrqfkjlvSiooiVPXuVKV+fKDfm9BdMKQFCwDGpF5ZyDpVDuh
cw1Uj8jNlaBdoOmy17C5c/TF5A/aO9quZaK48OBg97x56d/3qPQ2Q3GYcNYgHHpiVb2xvod/mJWC
JB9ePRODzNvVpHVmULb9rIJMS/Z+3WMfYJi0SXGp9QLooTg2b6/KJo4YCeecF6HkNHsU6rw+n1iS
0ujUXxALFfJBdwQFOkfKmNj9nYpmVXdX8gC9GyDKMirYBxvbPDqbAdH+Wrh9opB/fvUJte8OLkvV
hDis/ilxm0tni7CYLVIRigVhikTrg5tHrmzD3QaFdRzhlGRQdNJ4PlhPS0uClhShEgIyPYK64yf/
d5LtExBhWcjDmHdDpd9DvO2Xisd8Dw9VZwPUKAwkjbf1FqDli39lndWNyXTbLcZNvsaWdityQS1x
8wbbFZ54bxGL+d1103qETpNeKswGZtiHcIpM2hBgt/NhUa1kRtedNkwr9RDVypMB9hMci6Q/wotC
xGetO4dQBnMpNA859Gqjs2f/LhYba8GEPE/fpuYUT4UqCSOTtnrC2DmZkbhCQbhSTtqibWrgyJaI
suwM5oVdaQj75hwPZbcCOXbG5SdzAApVGEh9N4vff8/OurGMuljTjZ5ENmBXUiVTolwRM6L+j6hJ
5y2xDh5HNy/Ot92xpRR04GfMaBbnY/JXMmK60P/PhrMj7yaFfcoeMZi1Hrb/EgNS+adVoNvRl+Vb
pOGr/T8JE3aaAbUMfq0mTFJrAdnCHCHRDYd7Qj8SlgnZNWg/0+sJN+UWTUdMlOCaex5T++v7PHeJ
a6a+V44ks6E3ye0Kw0eXN/i9MqHUje4ENYEtLEc6rj2xKBCHaY+VV/3reivX/NuHNj4qKe2KBImJ
IPHrCgIltSMeQ+aoZ3Jc2VsdPxzW5931edvQC8EVCBMmNOAp6+KLDg97RaIsVAQ4oJLWOSiLYx2e
bo97tXIv2kJ+e0CkBaPDLdq77VJwzKeVslrnA3nBo4YAaQj0klIVaLlSAUBLCv3C4GRyh/hxu5Ex
Jor3WD25FcBdZTT+DO808rUrJAirBwUxaNPqO9z57l+RD/dh7ygmlMGr5eQPdmH5d0M/zWrzZ+/f
B3WCcjKhxZ7l60HrdDMP05cBB+FRxV8eSgDtdfCW5XP9lBZdOut7I315AUr4fwjXKjqVp3NT6rGd
Le7sk9YJ0UfQw7fikuujQwJ5ChjmUR4GZIq0fQYbbE6Pw/J1G0XGGhrcGjlGsfRsA8i69EorKQ8R
v8cSR73CLHhbhPeilNAkn2CNsC094gPJy0qY4UO71yuJdE9Sgj69ekpd6VPjzMi2wAi+xMno5JPE
mt/PJ903N2yvUZjaLVw+rxGAxzEQXJbc7kvWYj5x2mCZ+T5fTT/aasZUbABhj3cqDKWyyZ5q1c/q
RrtLequ0C9xFfLGKtb8fmyUWedRngwgyPd4bHnSj8OPyj3I1hjqFkbM8q2ep99TpOO2wUKSnkkPz
eQAf3HJWwAhOuJnIHvP1r1uAZmwaS3n8hPTGVmvbC8ydJ2MLhn/cvNe5YzflqqOEbAfhn84HZyJW
qNNpeUHKA7svqCyJZcVrJF3wBHs+wWYOmETaC/8KmY3LZi6H99OCw+e8HCcwRW9/hlv5au6bYkrX
dmruMimwb1gqrPdnXvBXQbQ4p01wBN1IQAD23VFpqgibXWCBylmHiWItEDzPn+S4Lp5YegBxSSl+
7E5njZeuiHeP56vwathDbksVB0OWIMn+0kBAG41+edzC0MqTlqZN1cmjXC5da+vw2E5qqJxA/+sT
2VqVwx/KbyTpRitu7HWDFq7Y7S2DT2qPadbd67o5KxpS+mEJ1qXa7ZZHfzTjTTKSDlZwZXnqqtd/
l3KMlHH3Ke2uuMKR0KQIiUf8laXMrmrnQmRqzTgDUqXmzFA2J/Sx5g865lrW8h1d51SHKBo2EA67
aVuZjsOz1skp36PqEmc4R2p/EdSQjveGTaqATtuM1B9H0FjvpRUQW6wQDmWu9tIhlV0xxR1/Cx9D
ZoIzlcsNE+B/YIac+pflk1QEGvlCgl6uGBCvghVBCArUlf1PbNv+7aXcL5m8WNvZArUv+oIzWEEU
d947CEzIo/02JLS/tGzjWkUYTyfcuXTdNQfZMglCM7UJ3Pv41qRSKQ7zEo7EXPiCELgWZkGvoh7e
Lgl0g/9QTKX1xALFJOOl6Ll/fEVT5nPHHMn2VIT0eHerioUPbTAwXPb+/mKLcxhuvB5emBRx8cS/
SDikh2WswnLm49+Jsu02JbxXm3bLz56x83qfyHDRDpWQU7VzBJnWukj4q8CgesCG1CtjL4XIEEkL
KbETdUlSd/UtYK+I2ggpTLDpCSAVanpAna36UxU/P/RCnMmiD0woA2gnFbOiaH12Pge8oAAa13fC
5QNH5+yasDqhfHY+DtHMYWiYAjipMnZDaCLsV2CN06oyVJuCA8dm1EhdD4p+jZmE/9P0syqaOFmN
tNV9boodZ/W9n5jnRThtHiBpHd7mi9tbQoUUb7ZxPnupuDmuuAbT0Bwf/ANtDMNoVv7WeZF3UHIt
KYhR+DLKe36LTICOej4zbDd9+bdoWUAK9lrB0jtfl/bYNtthKeu+cjR0Nou+NEHIwNuFO4FHhuzf
NOrIbj8Z1R/gCfcpXMAZsTkL6t8M0bKVuHpL1cotepCEl1wHqDTsgtMIVW2/RWNO+VHE0cdZ2rM5
bv77Zc3T6+TUeTmVhLWoxQlNxrJiqwjHP8nndn3UYkrihhjoYL6LeY8s9gHbEQDE+1j/o/pQ+CuE
l9Q9uwsukHsb8xgkiPydPdeazrymBEgmEa5miSpNejPo4lnvDnqK7xzXgvTgN4A7jJTN6nrrZiou
jhE2VLYCBM5lDaKOnJD0/dN2lw6qM6nvlJwYPxtzm0QfkVrV5/50sSqS+p6f9AcQOXQ63k55XhMr
l0n4J60btCsex9V/rd/m0G3B8AQgxby4gvtsWXKu4NEfJK9mzjnflEzPb5MODHD7vxiAf4EIl+6I
NXiYgyyE/IqcleTYdyrItRD5FGnIkmjxBWrxQELtGlS5id57P2VQol0t6cfoa0qpyvkFHhlsoWx2
mFX0uLiwF4o6nz9Zv0VhP7y+JawfqfA6ddJhU/x90GMiPRbq56Lo0Y12PEhngf/+FjAWsT5JIgK5
tDXbyqFxtkKmL8wjUMCcPZKVUIJOj8OhgqBQwchmfG9iBOXpcXYKg1Pev+RXTLX54bkxWOn37r0a
WVDIATe94WuTnCzXgv2yOg9FvckCgTDBz+1tLem8qDACc0lQj/ivbPbueNWYiFbdTqnVrpmapBCm
jTqangBGqw8FttVdFXptbrnBvRzDoKCwBmg8UQhNjkA0qdyG5sZbxPTSYJZvQ6cRL7TupFLaVRK4
cEYijt6Bz6sNDmTLntPnQ5rzfSh0hlA59N5OHzPxvyo5x25x2XrVIohpYCarZKeqnkyz0HVXCl49
KCGwvLPqyYi0J5Q0xv9QaNej+Xja5itg2Git6dxFWVaYE4WwX+g7N8pSDiI3zPA+TCuJLcAx2H8S
+wPfgrZmrLsfO4/0FodSSojMYdMq9gZ8tm53soXfBT31s2eQPcX6c7y/+TdKMGhZ+DipmUSe7KaO
4NNLH9ldg7MqfJkKhgVY5LUjuRPl5s34HItV/EQBcajGuxVTOjaRqyscI3jLENFM9nC4EKdzvMVu
iNwG7C/R6+JWTCkVSlueY7kQPbCa9saTMeH1heoHUvmjZXFFU6iq+SbHpd212zjYMtSXNCBYZyw8
oWfXEKSux1Q5PAbyuRTLmP4ooBrJkLhSTmBRrk4ggimZ/Fo6L9aPTezOpciI890J0zpxs5SG3HJK
Eb6zhDk8WfXyQx+Uv3srCNvExAWK/G1qBdTbE1g4OL1nJlSxCSWzi7VM63U0fkTXkpMXgb4HAqTn
Efn2wZbaorQzAEcJqQaM2OCh6szZCxPtBRdY8VCdQmP13XtWOPfljsS7ekCkOdzo7ptZf9aWXJoK
YgGTxjdjScc4G1YpTaHkEKWqwOwx90Yy2y2ih25PFO3gqIa8TrWA7jmANw+TvHNP1sQMb0O24Zh2
Wmd02w5X0+usDHO/weM/ad127trHTuQSHuOVmhztgVKqXBAznZEupZqosN61nQSCDke311585t8x
tN/urQsoqEQDLD1yKLqp74STVLCK+3YuHK4TI1NUYf4oaFEgjNUHcc79phQOEBNznSWWsfIznbZK
ecusMzbMu3ugaDYCWWhfUr0WBe/bGQ7qenuklsTU+QcP6y5n9Qy4AIk3HvHof87DRLX920lhtCDM
Pg1DliFunRSf8Z63mf1ADW4uhdlp1AfxQawaInAX75xcXuSrakmin2OneXNsDeBZQ40oOM7Ep1Sd
mPDjJ/WUboDWMJz7NbB/raGjm00JCGPPdaxaJRXzMogtXIUN08A7zNoGAvAqs/U9TsYS3rDJb9SW
T+xjDLxWKthWii54bYmcTZESqvDWB3NPZrp9twKl41PoJdHHid4q8U3g+g6E9LwXjNC4TvgZBJ/Z
gj+AVRn9FYMkj70A4rECO8fIJCmptrm0zNYOoeWXrgnEjHD9frpav6oJ2u2N8gpJkjkEtfHVbOzs
BupSSFElG4018aunZpT6w0Io6qpSsj5ChDsKkEdlCcCFfYKyZvcQNQr363fGs2ifcUELP2QwoT9v
HNUshWTpnBdG6zBAGD924v+aYuoxnZG5CuBL3UgmrxQNC+dr/ReLvxPwd2AM1V253EPLnNaXsR4H
tPIDPJNlclPZxxbLqhBF0Ls1H1LYkuz5i8g1AzVO1Dp1jUawENOcT+V9cL+O+wSdPft8rRulbBP8
tu7lgAO8qvobTxByA5jF6kKU+1mHIZ7SJgBEGKtSzkiOVw6RN3H4qjZsGHXKkYnl5xUaJiTiPvwC
KUu3AxWb+JQpgPc+Mv4SaNoq67JAgZVZJrRo0hdXFwW/pojnOPtAv3CYxFycUlQD8BbyNbMoC+Y5
RiOpmffxgAXPs0iWviij3u/HyVpCn+QgO2lJwLeik7aW6Izst/F3fsRNZmawBivq9y9KmmfAR+WV
XPVDIi+TCrZJDTibHOuHXgEsSYpt1H5eeLslz1S8xyPVeh5v1Q6t6Ua4jwmulBmLmCdfU+X3BYVu
UEGhw6USoym7O8laSn+8BEQGRmtu9LE+K1rcXs3zS8Vs8XObpjHhCLPdSsxBmmYn/qmipMv5wTXx
K1NotyH+z8nRTuicwATeGa+vLjh4841rfvpvuUbS6bgUm0qmAbAXzgYaBJGwT7Q6o22PfAhsvJr4
f3DBZJqB1b5+W2Ej3LuZW6wVmNlSXwPjT+WhPQqgbt1tBDklG5VPlbl5i5fvBr7uzVyfDl34PLQL
d7QdZXT3PqII6y2IsF2vzJC/mgzNpkSjf2L8JSVvCm/mq4U+2eGi97nt1vDOnnH5QpmELgynb/9D
q6gIH8B/8//bMp8cNflE4Y6o3kt2QNW0ZP6N//sjhC4g3RvZYueY5i6Dg2IR7WF24yd+4fbWYemu
wH7dpRueGnSfVLfJe8JZS6vORVM2vdRkWWW9dZbKpptNTUKV1RJfnie2expkT1Kbu9IJnZghQ+C5
DRODqYZnh8Z722uDvYrdzfZ5v86JRWEFGr/vGcfilXT9yd5jHxKsyz0fMVYz8ivngGPZOCqzCvNA
HNfrXVF/AaEGCzWG3XDOCqXkeoxpauqA0SBFttiJucerT2M/KWQUm47kIyaOShW/hQ/29gaAPo4T
5atbLIepGeghumz8sy4fDeFe3TUuHrSy6ZF8fduJ2eUu6TxdcbBVDXnAEX8sLWNsilhoG8UYcjo0
FQQZJ7RDw6BWn9S+Z9RWW1Nw1271c913H3HU/06eTtWEaibEyCp7Nxrgi62V8s/lza1B3MWEAFGs
uMUbn/J/PmkvTWVC4OA0tABnH2A4tk1xQzQ7EMA4SxxCFdCVj3dvFENf6s5Bv+IVL+c+hQaKaGz+
oNoIdULhbr34BidwHL3sXtO2Rnmsy3wNFWJhePh3xaAnfbT3KY8w3HLGXrWGhoRDqzfNiS/SILs6
KlEBowU/0//jLfiSUjrotjCLo5wCG8Idr2owQpHO38OLuFDP4XyuF+CcPTULh31VgkV9oiozO0fR
bsNDkDCFFlFxpObhEHqJfr/vf8DaYLZaL46j1QNCQgt8HRrjxvA64ergAfgwMu+orh6ewMysW73e
ZBBXHIl4/Z+MAzLIusetOyK8CAZv5jWVOyVBnfBKj4qTLCIptA8wyQRGw2qQOCrBp966KhFSDQyq
zBnPW1kvEDT04/CaHOkVO/BZwgqIUXr1BJlnpVmYpf4MCGwrHEDICMdCBzhq/EOajT3/IxFquUvv
kZPm46rED8j2eov8rGP828n8/IbPMQxLn9dAs/Z1SH0aoqnOVXcohCh7rh6ZUf6OtaesastjAvZb
Pit4nn+4TeT3OYESvXEXuCE4fMQjcnAtnlisZblEWDF3KtBTdGMXPvJsFRG54BeRyXk4LLxP2A5x
4y9AwFuvjUFBBUD818CSO0+FaQFTu06wc6OP40sQvDcP9ckmCysv1TZJxCUG5ak2dJJA72jxO9Ps
7qI8TQt5RBlKvm/OWaCw2LH2xkLb3F5nNOg4CxWtp/n+Kfhf7ZuAAOYtGPFztEeXVzC+6enFHlWa
1w6I9IM2DktAdtHZhepB+iI1TZXgmLBE1ocV0Ym0Vi9QVMZ+igLTvlaR7XqqeKDg917S2pSAEZud
j8XEFQyQdSaAaEMfju2tGNoJvQuaGrK6qE+xeSagfrgTHIYgOzN3FKhRg8JAVxnkpPKE6vNwp6q9
pM7Hf61XOEs+rO+4pgmxlmppcOjAD18aYHrMB0Pgzz4Xbu69um2BALhu7nzGzT6mfjwkL6/8USPU
zJavJOKmjLWtesG1FAPGU9u3C1nmLQn5++4fnwd9BW+Lbb2ysvC7+5ebq1QF56W4pniMtdxsD6/Y
VsoQP3sxVCCUmdBqLjAgkqR2wMscmfkQWpJTEcfP/CGINJDY3IGvVIiIOzGNAQCqrEOgk/Z065Xc
O1Kn0YbN1B18VizDkBW7w3+PGU+xiqGYjzy/RMSJVnM2eYsmeXLT00sRC+lxFYkQupCNoFsLIDns
cE87lmtx6aKIIyXvx0vfsZtmT3HQiBasyRcsbsCiUc1HlcQCDV7ecx689ayAbteiTGEPLcqZIYl8
/kOMG42I4hFHSTjHuN7HHJsPyOTWnPUpWrXSdQBO1krrOgUTABcVpagWrDTm59tP2AP8X+GvqYhY
nKFwHehm4/tmDWzDoiPj+suOOXf1st73UgEMyCBB/ehW/1E8pFb/jmjL7Fg4bR/zH5DBs1GiH5mp
uxnxGC/+YRsEq2kssxWxT1qgaUBWGMEPPeNLBbuyVkEVJwOL5H8EW1y8ausNLZniekx5X6iPIlmV
tEo1m8jo8EK2QZYp55mpSIl2sVnZH/aDRe+PnTXQvZ4reNX+s89xPhuXNkvcVhLu3EVo86UQulPn
xfrszFVAzwPq2VzkvJ3kFN8onNXu9/LKmsupqi9UQJZL4ZcJjRkEBeXcZZK9P1VYpMSGtT/LLo2w
OWegRfEO9IBIEYz0wcQABazLjz6FwavVNM3NohErnd/jJQjRcme6PrqCp8dH5qAGrA6AZ6jr9+Y1
Ai7k1OAq6nD4A0aNm0xsEb/twX5aO1DkYlxWaEeKxU4l42GN+NB2x5cLgA/fhBFh08zd9azcDHJE
oluObdsY3lECdIOUqHg0rfTnIwIKLiihvvLcAxsySVI9J8WB/NdAN2f+Oe6rs0Uwh+/AxGrfUwxp
pndK2mwYy/Bhq0y06o+gShKtKaZKBwXxvmsvZnyuEZeLk6iQSWP+DdsnNf1jVWtafXXOOAY7uoXU
FoKhQwYC9DBwunV4Q0oy2Oot+yDlxb4p+j9cMf+ztBDA2Q+GoPTJMGd8qrog8yWy9UwCYaoOHXTF
V9sw8IjqEtwRXCpPr3kzMfjNsCdoFWhJXzUQ9Rxhq6hIPN1f/SEB0VNYIT3yQC4d/RSKqwloOnZa
ohGutwrYyVnP50qMfvHDdBZlusjmgnH67q81XWPgFxByEPmFNhysIksEiYvbqf+md9i22qUQkS59
j3ZvNv9H0ZLq2YK+S9LYgHoX5f5ePJzXv/hEY9sOZKfWlMlL1sv/pZZ55ggypVnph7uPyAjo8lC6
8+WPvzIJIQt53DPQ+ZLycmJoqizOdwGPXzhTc/F/qFlQjHnj3WuGfOnn9vf5ZBnNDaw6w3HOuAPX
CPlE5dwOv7MORCAonKNlMcC7HSTdiEmYuvQKxK+g7sdKI0cDxnR9XoL1LUwLY3XNTESel8LCCqXY
xSATlNO8x6iLuiRxurLb+vWA7kXb0vWZyCz+T7fdZRiROCiLS4zABVrOl4yu+Sm8VUBT0HeNScjZ
BUJUYUo6HvMqU1wo7ZxoYvpI0L0uFxnhdC8IZ1BORLdVOZMad3xGGY1d+fHxrOC5YUmvAOhjwRft
+xkPgvdw4Cl2KP91o7Es9KHyte3FfDoHxo1ZPyyXXeXo9WNuX59FxKpH5OsfDCGT9PtOgKGu1jfK
gL5YahzU+smdq+Ydl86ShhzSWagxsJ+1CVAl/NzUPyqctTxf9kXgCPWczNXb7wNJXcQg0mass1Th
lqWMNwbsbcjJtG2iBGekQdQA5RAPwOXqLixLJgmksnDpgusDJPfel507znKq5h0v8VrrGCNn5xzT
q80lq6G4hcAdpL2gEy7pvpuc8S2S8grYUhJLPuOn/amFd9kTqmeW5eeqVGeQRMDvVaQIGS+ie7lv
9gq/7bzMc4KIICwPSRYp057cdTLS+Ot5IqOV9Xj5JcN2kHzpK4b93FX3y6XKgrA5yOJ0JzkeM8cJ
aYAG2tzJN72R7HyiwYqIAJMKLRu60UumtlHQFOYanVTZz7cdbxTU4iv+9jUwuI+2xKIr8JVpWRSz
KRF3ObbMrJDMLsvLmYSFtwfcI09mCV/7cpaqtFsWTYtm3iIywMOz6TMdkH8Oj5RgaJfv/8lgifdx
ftD2WFBXBaFx+0fRtAgkpoYZqPyxyCDwrkW2RMIcN48bWAfIVsCgi5wdPNYWolgM/m3Ic0scc8J5
UbLEO7ihyPHl56uo/H7gEEVlEc/sSAyD08X+1Ny7RNyKDZyAreT3LE6vJXajHES/mO2CsVhIYQf7
z8JfQOfhhT74YQcUYi86OtQsMrXQkGb36zqbMVoaBY4ueoVCkij4vgDIlJyjxRcwxuElo72Bg88R
80wqaN++NRcgpPSPMQNoZFDqvDXMB6YRnsz58DBHNa7GrboEPqLfwMm7PFVEO+RpQ83ri7ZJoEIw
T3Cy5uKV1XfT0u3PZ6QEZS0X6Rw6wcVYmKhjt+hR9jUoJWf9vg3rMSzyJdC7H3u3JbLRfRMEMJz0
EiTep2sxp4HVLCVNgfNfvFdykb/9/TYUELYQICVCwUqDPDW0XWNNml+yXAm/olXSigpKXvmfj7gF
cMUXXC4Y2zDWPrSA9ngyyI1Zto9oJwfeyID1hyrWT+CMTUT2i6mMxACLP36kGU/2Eox0Qxx1ehLn
rYAb7S4JkzzzSUqe0TiYThQFd1DJmPNLUczb/+pBZYfx+bh/u9JJeuS2dw35bg7M5drsI5wmCxqb
LHyDWNWEOIO5akze2qI3E7QdvzKrZAGxKuRXXDZH2+fmzuJTbCr74j5Pn/IVgHYdkoON2L+2zpH6
nUrUYwjv8xv1R7FiHQXb2IREjg98pjD8bZsVPvW75zyKPoA4s9SOe9WM5YEKCX16y+8BWy0YWuH7
igdJn7tMiCzde+MQQ9xFfKNHzRhScE4VlEWwerL3Qm7JZakfzheIjGzV7FuCuAvkxgu+d+Po3Ynx
/V1K6zzIVEyyI+x/iXAoKL2g3nO9DKGfD4b7THlc76W5lpSLHL8dpNc2huivB5FOUcpk3V7l/oP/
ZYafg/R9sQ/PW6p4/8gxncncyvc1+xSfVdSXj0rAyn9haJAnSKBMy4HRlW1/CHkpNb/xh3sRxNWI
jgAXk05Mfj2HNiqrhZeKd8c5i9oz6HFNmgMyCLN/Tli6RXSlqPVPQ+LqXAL2CQqb0myWV+Meyk46
nH/RHJTR/NxLLUSrxUSzIwrVplSUwAYfBdIBJzKSUsZI3RJTHI5gjBWtPO75hnaUshs5Vz1PCAju
+n643TvkeghJdGY0dmQ9SBSQUuE+1+9ivTC/Z1CEkzyhF/R8cCLs/BIdPbuOx8/klP4tUI3rn9NF
NPvryRFV30J9smVauaejeOi4cT/BU7b8Rww+vA9VqzUo89UWLKksQOpUbNEC216iRjYZoVpX+jQ1
vrKO1BOm/NME+PGtbQufZq4FTnxjs/ST2m9vC2gYO5+Fm7ZMkvODHXjBoyGONVNGfhpE4lM8bpgW
JgkmNXhUteaxb587gEidXIlC1OJ1inMbaWzuXXrM/2l7xGDwu5FDL+2zyh1JtkJZsoTO0h8HVut2
9/2MPU8vagdPT7IsWVNjO6y0cmax2PN0Lt6dqxfZMXlZVpkmylVxi+Vlo4ZG3li/WFNqN1NcKydH
UTcINhkkY938UFlYNmSPnRYveW4EnNbjpByz4GbKyBCPT4C3sAGZotAiOjJ+anY50JsbQlbVMBXm
eTywDTQGSqDwUEeHY/NecyuNEDwIebA2gAyBmrfpk61pAHDlij8t3rOtk+qdcMzupBylyQrP0Buo
eWlIQMJcNy3LVApqiTeu+WX+T9jXKHdkxu7hX9g4qFUoHhrcG66PI1lrmnHGhRgFkO0E8/m6sSBT
bj3oXzUpKtjDPcZt5pusMoMs0PNGoOLKCUKQKT5ZoXSGzgiBI4TdDjNEREO7n7UclDi8P8eFNe+a
e65kgnEAlGYVB45VeDYv0j1Ezow1H7Vu+3PvsGEC927S7wg8V6Eqhd0jIeijj4qpPed9LPXb77R0
ONmb06UNpKEs1IvHiddjDYh5c6s8Is8W85l0dBOpRcgiY46rDG4GzZnCvV5DIic1U3NA4TlLD1Zn
HiC60ovHDjYo0lyLiDXXXlU8RIVwynXSANqTJAkrVSajbfjLI6squ85iRm11DRqjTUOMCOXGMEU1
/rad/k95lf4rCiOFOMHfRx8tQOKZAbAJilAx2qtjl3mY0nW/Fb5tT3lvuJpG1+e78jo8NnI5fZ9x
o/EVUzsLk13rTMnvKa5/c1HuC4EPek30snemTzMZhTACuryDpkPgOIgL5CS+Q0z0x+wjv+6HaByR
+s3vh2p0jK8s5S5rbMqnJ7OPG7M2rZ8SyafO4Twdn3WFRUBnG7Ub0FbbuqSQP+CBjIT7eRVkPd8Y
axZ9LRqTshlCNOFXVvzKDZHFQADxjRom+3PkRhGhKK5xaa1abv1a9jd1/hVCDSrGBr2A7+Ur8Nii
4vbpyE68fYXrj7GILWeu1u+evcdfjMKJ3UHZwOqRKWC+ovd51o8OeYOcIrsIAtrkCth3nZrfThFY
UqQ7yKuuVi22c203feaAVk7XJ/+6NFZPEx5yrNzarfNQHBhhBVOrKopWLtWPAje9zD0/+qH000b6
6aC1esoQTxkairJFgusKztBU/wGE+D5nHDEOSiZ+Mlsplb/2X2rwh0ZaIp7f5ev2MF4J0F1v1kxc
Ie3D/Q75W/kjazJcOEdXYMq1d7Pt1QNlJsSaajqTH6/5IWSICXE2Xs3C23cJskilSo3/6z0WXrBA
lmD+sf1ZeqkZX25UqXk301EAMOIeWr5l/fQTrczlySK3TFY1PdiiJwMgKn4NUn1aygimct9orGXf
Caq79qs0WvyzJYrSfKcUwxqOAfVrMyJJou/Itx5nI5Nlip3GhKQWWTF00txLKd2l4C31dYtMTi/M
JmBedqbTG1zKCGfJg7RcQx3H5jhYx2uqRuuJgzH2RA/dF/439ebXzxya002PvaktEjJiM/hIJO0q
yZJijOQNk125s4wbBU/qo6Qvsw1zsgVResVIpTOntsBVhF+NG4XX+5BoY5a0o775oDUy1Ie2Ofvo
zwbPd7mFwHRFYFQtpkkCx+t/5v3J7kpbhUsYrouYf7Vs9GLxpW8WcbPxezO8M/K18vWxmlSpLAhT
fuuU0AT+fEiZuX73tsHxKMxUbA5hoz/tGdEKaavOUWUUwANjf7T79VJSmlDoWnqNNsXF+ogYHrcx
5/ui52a5XkmMD7k25lxqVmSytLiuj8bk8/83M1aUQjk/WgdI8L8hpSyRC8w9Xwx1UGub1UMCXvf8
B4cDjwxrsEZwVTzc40ZeTOVX47+aasxeFcyWa5CE1yrDZcnuRa5SI+LoQgKaC7n8R1EbjOMwwN5b
qAR/lD+krG5haGi0RH5fngBHFeEkKsCRInQfl+nn8giPhddogC5g28dUq7M/6snB5ICpSJl6gfFF
V1NPj89/fAXIXNsUUys9O+cM2RXWKVBh14O/jo9WUxBna9NDsrT0EU+cJmcAiCOaG5yvDOh0Kiy5
eMN7/TIQKkWzzGbhdkyn+tsNNRSTX3+V/xoF7gzEPP4DqLS+yJJEzOmcB0GBflZ1GFTbEnHE/Kcl
V6oQA+au3DMFdrqLGWo3X6Bz9tEPouR0XYwPayE7ShLxN2LUcLEi//k4+ohkA1nkpTijWkVB/p3R
AIEW+PXVq40znSeU21pv9ohEoe0vHzWjvx2zJ8pLfqhe41ji5HEjriEt3URFmoZcduc0LpX7rJqb
sKFzkexRgzt3wxl7gCYbUPSrtvKvivHl4WKzDY98ZAJSzvieAcqms0CzE3rbE6yoYj5vs5/UEgM/
UL27WTPDq2ixdxJTW5UNYFLlrOMKPc/ahJUsg+69MlMDKo13qO8WkI8bmzvtA5m2EOreEpBrpDJu
+EIjJ0FdHPVrZKu49bzcDb6tRTuIFI0gBvA1f0ES3P+VQwHl3GBgKniK2CNapLsGMzgeulFSFlGu
mKwCmRZi87grfy70PPW32XlBIe5kCD1pGp15H/1+iYJJeaZss/+ibYR88g/42SGbAPb/3kdZLEjk
Th6Im8Q68ykskKsjUOc/XneKJAoOxvol507u4UpEtd+fmIRGc8wQHUneVOtYHVbGEOl4iFKDZ48n
XSrPPmT287gghFwZVwCTtu7XqTapWrMQ58AstLVwK18NGAiQbzhVldTmTgJP+niw4OvClNZuEpUX
QnJxdYCq7r8QVKNzn9AgUDOSL5QcsztD50M7HGajKRLhw9K/Wfok1dgNkD7H2uDYleFJW0Vlp3/Q
lCS7+NBXObQsepIlffFoWf+l6RHGj4lwmDuH3gZcWOd+n44oIfqhT7+tpTiA0CnD0LASpa/gr03B
BcPJZZvFWmGin9Fr4sWNqsEEdgNza/IQUDM2TngNcCd8aMSpG7uKmahK8r4hG9a+DrhiV6Ezf+2t
sYc2zH4/2yTb5BI+Rnid59BrJ+qlR1mmvDKuEl9BcTwY44PMENGFzs4+4QkYKkBrwNyaqPp0D67i
c58c7Oq3xCPXgQ3FYyZ/57FLJ9j1c8pXEo2qdgvBlmOY2L8DUdlTCdNn331wIDn9EwhRsMGyAa9t
X+4a1rgfS07h6ldLfFJPujmFU1hDNbWmgcYzGpvYfD3O6wpuh5t0h7kwBnpyAH/BggT6Q9CKQJMZ
FhrfaefLn4kZ8LrQgXCeFcflolFSJ9nXj2ZS98TTdw8YGwHhLUMjDaHvO28we8V5Hs4ufCDp5KSr
XIyLuWmnCZijsqzsuE2oq1OkfTg3M5jNiX1MNcyyMbwrgns37uiaYXa20bPeoNOPINiAl+mlC6xJ
0VsgmHU0L1lxi6/+rZ96W/glEcFfVZ8n1WWnlXWAWelrTPR3PZe3/GdquxNTYeZZ1jaXl9Cr08dB
p8qjeJc6ymqQJoRE5EBHu5w09XP+wEdpWviEOMbAIF5XNBBZBwvbW8Qg9e32EAz9vcZqjYXuC3Yp
sT3NmE8uU9Zy1KiDN9F0IDb/JTlHVlR8mBBF13m8rxbnDtskBk/lP213yiDY9Fa1uE8IsChz14pd
V96Itx8peX32ZElKRdCyzV9ALwqBoZeT6D/rCnLvw9nlgQNTgVVDm14+PLeJJTpTftrdFGY3U8jD
34KiAv561T/N8zd3KWJKsXVARdhTZwPfEF2O9tPVR9ajak3nY4ONyN8p8qAkzGxJIbN8TLKQN41j
qWfUiayH4uZF/B26hJ+x0pMS7Nd8gIuXatMKA/x+nlA05Ubc79CuP2qhir12WvaXdfJCW5rDZ+El
xRvm1yd2lx6SFaSQK6KXE/AhNtsuwkiQ5RXpv9/J2tScFRl677LILbhLyZ67Ma9uWYwAvNVddn26
gGFWkvScOdgWVKg6ZHxRu0+y3JnCr3zYMRc04KWnLTLt/KqI3u+oCJg0zRfVoiJx2B4U2nD7bL6z
JjG7cggrFzYxkW2LpJK0VdRau/Dzu0nCuK2e9jk6LgCSql1gbc4UXgaQHId4lt4MwwIRd5Z83jfm
3VxfPZDlI6MLYv7FHJrwzmY4mJuCl/LN9C2D+37nTUNY45Mg2lt0eN6ZN5Q32LISy1J/tsR7OSrJ
NDKEdbt8GkWHudXNs2iOrXSrV5TJUSLYvkcSiTdc0oLEU2LNIyXg2VcSLG9VPllN4DPAWm+cX4r4
qIaYwq/3TzB87LP3XGoiZFajnSeUG9LKXB99SmU/IcC99XLAk9V19HWFk/bJOiFNh/st0x7de+bD
kjnqOUojLFZXiwd2E8E6banglBnUy+HLmVcgwjNpOHpgpUNjGh1inZjw3/ojL9YHEATmSnN+doZC
9pFPBEyvCjBfsaYZEf+I7/MgRgGw/UxtRmizsCoMjPtZxtB767KahgwcMOTHwyi/cpQ7KXO/vEEa
4WvqsWAQLR2pMmszUEDCaydDQ/gEXu/cl5G8H2W3sylbb+6kB/ad6/NhfVy4DGtQnsweB89mk8Jb
9E/p1/dOF1SKIGg5b0Huo4cbbkTypk42vNxb3/jwG6nKEsFicqbpVssAuE3miCtbZCuil+kgabje
cCAVq4qvCyEhjmCUAetBPp3DW31+23CSHog5KR9I/IYKtYGlDFbz0eYwEC0OEiJq1BOzaju+0OYn
3SEfG3ZhSgi2K+FTN5j91H7f6nBtFGYSyZnLbFYMJBWFmw0W7T3EJGq37ld9zLLqiBIwP9qbFN/X
4T/SW/riPA/YHbYhL1agNPoFVKKbuahNDT0YM6FSkA3i18BgLu9RakC5YkoPKt+qxVfWizT8gvOp
LBBu+xuSu9kEApX+mQcDP3+JMIA9EU4S2r1vasSh3C8l3J4h2sseiOIrgdVKjIfRVk113a2YTW/w
JcBxSuNWDksnUIJjTlTkDvtx87pFiPQx8yuMU5edfz/XMbcpYWpbriKPKIUH45hWJgUgLLju9pyw
73YtMNvwMctVKUzve99v+u0BYc3FIjbQAVk3YKJ7AV5QdnDtedWTF2079/N906F8gRHkqllS45Nw
wwItv+EJglVw645/yr6R9ZCiz8X0h8fMc+ERsJmnBfAiqipwPrKxSPbp+HLh0OvkJjdtVVeIkCg6
zypVJKRls9nES5pVa0Qq/hEJZJ5eRWd12DidYwuReHXAYylXtLkuaK9G9DBCdEvPSFylT4UwYBm4
PXNailNiWpjq7VV/fzJZVdTjPoeyFSxyZlamLSYZkwlRIJRXZFoh4XrdmVM+bMDZ3xD4lzfWAvip
wbsHjMlVd22E+TwIblcOV+VVQ4adJfW6q9IpoWa4Wf4SEsQlSdAv/eInv9JzJSL1v/LP5SPzhr+X
ZBHgip3VTSbeCokRKkMY02/GcNC/1jOhuLEfQbyv7KoBYzZHAT5RsC3aJ5KDK+Xqle36XZ5jEN20
OY0ZKAJr4dFsQJhjRpelkPpeJ0cBOVWGJdukYVDokftKJ3Bndnp7JIk+Y77OxLcm66bOf0S1aogC
6nF+3n/JDTfPTQLBAw1CPRdwxVtvvLUj/gCJhWq3BjeZHNmowJk+lnLSgLQaTKYtzi6PZqZAPEZE
yu6bboaEhFPOEbz1IcsqVOghhYmvTamaQEP0w1U75/DYrY5a/FHdlPQ4GeJRVGN4jeKl8Ky8a8T+
KrtQrCkozzCLSwl7lMbjw3YuxbPgssQlSnBHij+07dgTHzXoYUztqDVxKQ2iLY3QJ6M2ssIOSetq
yFG75ZHyYiF6NbVXdZX0PNe+ed5i8ARhiRLYa26k801oWA3pIRhEMVJ6AN9NWdI+GbfvgPM1e/aH
xZK3RLXxbm2V8FQfvSqRrsU3+kJY3uVp9l+RFXHgVdnB013wwMjVYtmgN+85ETXF/eP5HI0I0zyx
YpHTT7H8JatMtm/8YypAwexPNeKLHntvB2/6Lgr+02NPfZp7Ij64It6kPEqHRbzjhN0UzDBKdg9X
zVtj95fFnqZKw4Rl0/bUKT4gs9sBzh1OTHIh0JbUB3YnkbOJp4FKT/Ia3v81hSpPKpL1+ieE3Anc
y39ygSrY1CXjm+DrlfoHKY4u3UZEOLi6eysqLe3oEGu1E+RZvn36JDOEz+raUgCJTZsYluN152VL
GXKDA1FoOku18ujZa6yoAF9+elkSfFBaYCprXxNZnTJTSfXQ8kI8IB4+i3vbbtywaBAOh69qeIMO
oITQZZxIqjXQSlt+wtMW/hTyCeyKydiTMuyW5L3nljmCc0caIN8ZQwD1XEVYhU4JZeTnPnBXqPaA
KCezhlU22lPW9s/hIaXfRVLsyHbGrxap6XmHXsEkgB/4aV4DZBW0oWTLFRy709wyx2uwOO2ibagP
/3eK9wwlELjZoSY+yGpCHsIo+ui2sv6DnYo81hdmd4ZNGiuW6e9pGzr53pddcOA21GcjIzt2PWx1
NzxMGoeiejeHxx+XY+rZSPvmy5QyzIBu+A5AZL7FdsFA0zNYotJc9jeLfrk9upfXUKBZXeMmhmbA
ConqDIM1N7jcTbYg7vuVPQe71XtqiXvDkzssMA/VJIpKp2jCpm+e1ynkqBVeNFlRPB9SVDbYYMyg
NiQBw5SpQJDlpIZZwQdpQx29SIxjRXi85RVo+kTp7UWDk2TauAyT6qKtN6jCng1a0WyqjsiiSqJF
EqOTAZm1ALtkwUUBzGxAXMYNpqGk+ut0T865hpzhM1prr+pHPZPhg5Jkt6QoQ/Ux5Xa1tDyJFQYH
mk+yapCqYCB5KDZJKmEG3D/fSsXYiIyTHFWEJqT/96S5zw71EA1hbtywHhxaJ/GSOz45MwjCuW7d
HIArZVtqyC0OcLoNWcr8nVYWv12LR4zmoxwq5lXe7HUS8CWNOvqU4Y2m7YIIPr5RwwnimmTAIPQJ
EwnmbeKXOxKBXGal0W5Ls4upBT5fMnpcCFFfbwcY7JhOSidEG9AdnpdIa2jltvI/nanHefT8ZFQM
korXDI9pjePmrP1No5T1b+R25v45EGQh9tozXI6WqmXbswvZc2ITAsd5OMHc7Q31bPTDK0deZtsG
zzN++jUvFSeGkmPVNiv4PicnE6w9gCFFwWMyWpGqjeClh4bWtoa4CD6jd8IcJrksc2bP3m9ZHriW
sCTf40bsssFrZRWQZdvLJahPhywKzzOiMAjCyjKdoawqxurs+iJOVekrD75ZY7SI8YN1NtzZTM1T
wiEaTPJ01OrIzrcQdxx1eQ/ZsQTTIQcsk/rNxn013rINfow++VzFSL+/NSD3XbsjwU+5RIFnCEKP
V5GXMGFcmYmcWHHIhUUX0R5Jfs9HYx8iuLYiHPPxgXcNfTlvLSq3uc5XMZiDYK+H0LhEND+RrTVx
BtiBcTNV6M2Jm81VvLkG/CLNp3yA5IG9G2owe7H12KO1PnPQ6bl9l97pkiOYjrrXlWkyTKfMZ7EJ
yA6gl0m7WP7qjeKg9yeVfYN+XXvcQ4RRttEzjqb9DVOzXOjh1yuh7gx+UcjRThGfJgEWRH5sn8S/
Jcg5vyFqtzFSY5/n1T6okDejgzeTw9oQd5r4R9M+iT6Zr7MVQwroHAdaS5DyIofkBLS2ufK2i7tF
Q7koIPKlYBDyHx9UNovpoJYVbYylOn5SbN4d0x/PZe9SfxftT4LCPokVW/ePHq6JZmZlvY7Ot2Bm
ly5K3VzZR+PybDXt4XfXVHWiidOGYGkN7LpTNMaeYfwBBECq+HSoeT6j0WBgql4HTesDWVSpGlxJ
2AcAtpyxLYk/YHKT6r/zhTCnZ5n+IEiwMdrof7HwU2Q++KO+pvsu0C1OfB+kt1hOOSzj7KG7x40L
u2vkui0vcx3Bc9xvel9IajIxUucK9cwX45azaeZIg5Fbs72eISpYuOnH2KkBHqOVxlW43wo3aK66
373LJ3FR1z78N2QAcxAZ0etixefOS+RZJJUPuja7oLj55asXd4exSwYPkjMZf64meCpT0Sjt7InV
wPHNH2JQ+2EjHrPVVLAhHT4E0fUGtoPSzjxCEG5ndfohiNdAETNfNYt4bapGvqmBovkp+L2Jqxoe
u6OyetXPmPb1piLx7asD0hcenZBQPRWX3c4pGGkkahAxFVrZExOA1eI7Dw87d/atbaLccxvFHsJQ
kTonVmU+zrmqpwgkOsmyKR4LnZ6Xb9ptn3RCj+P/mN+prY7OmQJ6d7DoZx9/wMx2YPE3NhFV/hbJ
885P5l7sCzuYrXkQtmPXvfDVm05jizRLjAfnWJA9wGpgaAPa/gLgb4Wi7gntkaIY03Cnm/0+sObw
F3ltUsqfR0rkBfx46uhUKh7vCZ3mwqAo9Q1Ihd1JLEhtd00EBGoD+uApRpQn3Iem/tC7nclVFGV1
DXRJTvkpiGQ3XXMckHhPElUf0rPP/o0f1FLH0Gk+MYagTR6wIqosPeAVovq27kzrGQi+5P3R1tQd
VUeEFQitcd2BsvHZ6VI10OONGFIRJS5aIEGdGmalnap+6hfny8LfN8iNHCD8xI95V5ItsuZuLJDn
OPAuvKJ5lXDzUUlsxzEUkrcpAJeJIKs3JKRjtmFTU0e7E1T6avXwQyz/Xl/M/521RE+b5xGEVopn
TzzJ/X0vErfvx7z5OLfLhqmwVIjw7PZgoR+TSlHs/fEp2kWeyEK698bC/U4Ep2lj9bv32/X3vyig
SNdV37fVoBq0EuVvP7pcDFmv0SJsS5l6Z50r/2E1cKZ804qRAw+DSUEytjsj+Xbw7YluvT58ueoY
P/OnDvYzIVgWMKiXrIUhsB+SIHB+MyEiwKnsmRurAZ6XDnixtrUT+GykoOrj9ax+oatyY3e3O1tE
iFt45sNtcIvC53fDj/Wkos3HSpH54QmXNM+je++P000v54N0u/DipcCgXtr7pfFcKIuKMW4IbTnv
J0W7X4w2ytVWn3undgTge6DtlGr0/F8gi2LjCcChfHGMgLnwMa9h/oQA855u1zGyTZVCf+iZHHEv
yFHAjnSIqFseDkSY+XVjy2Dz8V3XSsffKwv4rel2+1DCTYjgicQgv0aN//I00BziDrKSIa3dTdmo
Brs54Pf1op+H7NpSIQgLQ30Q2SLwB4ctAiOY1xJ+Sv6/BTmdFGAL1ZM6YQxrN5gSIGFdO7WLMTrW
ZOEl6xyGE/rRxEI9VcOMBM2Kbr5VIRLh0JUIfWsnT3YD0ZqY+uvPUjrpmYVfcZN7DyHGosI2hGZq
t7zFSLBxSyEXhDQ3YkSoEpKzTK/Ut/MAVN/Di4cFHx9IgjSQUQmjoo3Tu+Ma66jgXeLZFrUO2c5M
tG9vPVPkaWkSeWQ9zFsii4PV+/6G9SMqiFYE3bfJpRoSd0KiBAvLmgk2NUvHSSJq5y4NSEpK+l2o
/a3UeWve1sd0FfkuDIYhHfa9clIUL1SlcPnd8KzWQAX7T+8TRZ1KPzXgXg68hTE+kqiZLR4zujTe
EZ/H36jcGg2AjP16/u0QIRlqTYvTFbcWnHwZec+3dD+O7F2HdvzFtCOm2ZfCXNZKLqHSDv4SnfCU
105hnvvpI6d8geng7YbJUdQqodZAPw+lcllDL09DOT+fxlB9zWUlSNpuoNKq/MJB/D3/HYQhNH7b
xrNaOXowPpRgW+7+CD0qT/6M8nsh+h5lGMh36FTcmqDQKrv+AqphM+sIqFbmILzygTWFHg6yCxT5
IrICxwI1u00oXy1wlCkxv258BCras7qYcX9bBrUS/6eXDI86rEfY6IkhFE2ZpTKSmfEaHRtMdmDg
Iq0zosmlBkuC+01nlnEy5miiC8ABirpNBgGqsKCFd9sX1cSLsjpiaaUfDHkZkq8cJJw/BtAHbwdR
JmleXKPVSq1AEo65dw/sHS+sEVzDx6P6sa4E3y4yXIjPeacYSmDBi2DAfOUG7arXHELnQ6IgkCT9
z3adJBDwe4ckr6lHkRu7k6FlLLJvF61awR7Q6zMa+WOv1tKhB4Rx6fEduslROLDiccWtiocGUkKo
O1WV696GdNclcF1dbttQWH55NgBbhztiKTBYjw6sqG925XPmUqc6n1fPfje7uyqgl1am6XWKKa3k
o49cGiJiSu0iGlKwoVGvjgqsdFB4wGVf3cC8g/Fx+HR0yfAar3GRvgwFaxv/zAF8jjloqUgD62l+
EMlVqRSXrFjgCE29wOyc7fVnnrkPajtttaw4vqZA4LQBYA5E2+b2/iu8QbTHDdpwcMSrvegq2Il2
kBUcBP43dZQiSGIGU/87b8besTaJ3cXu9XVt2Q4PpLqfakBeVxp+XP4wrgRf0mdRZ8x564drEfV4
I6ZrZQSBg+WS07ieS+EVCvaCWn40Ktb/ZdXEHjPOdo87iAKAzmLucRsgpyd5kPadfL+zaH4bL70B
+TKT69AD+vfgW6ebanmZa8j3D0zruKwpuOqVcl6WSfDRI+PdgHxmaW3kxgbokCt8dihxa7GSpsZv
C3VQrqfXpqgfBlrV6a/ZIhqPOQ1ZhNJEHUIh8zx8WQoQw54Yp1peRQqruSkSl/yxhfRiresfWZJT
/tr7ZlBW/cDwaBFl9Cb6alSIVcJUqwj+2GqPrOWuJWObMDSSPIZEDlGO/THOdKRKbu4Sf42gESgT
/w1P2nDGXu/xaNwY5MRX6fYkfbJJIMKG6N2niokH5m2Twgyx1oV8r95vL3uBeWDfJU06bRogIGIk
+dleqYQoddKONTl08EEJq7N0A+Hw8ZnMYC6V1K4ZRaPq1s4XizZ1f0ZTAd5qIhDbVobobsRU8IqV
vn2DBVGlC3P/kc2nHdUHdQ4b/L/E1/mfcdSs/xIEHHo2PNQs2aOVVtDyaMPppHP6QYskaftIPNzO
9GtUcOIRTUWe9mb7uhwCeogL9WSmcp776+uLNOLwKc1S8vdI0hqPhAqDLkD52RQq+j+r00x+tpxC
9dbFgWBAEbocEbrD6AhjVzenBc/UpjeIDDlIZAmHyCKsMSC/v3MK2YIOMrYCyuK/w3RY/ndAq0W6
zEE9CTXoef7rnVKFqhUFJIRaxjfd6bM0t98arOg/1HUghd8i41BHedITcwE6Z5Mu/CvXQrtg4Xkm
BOZBeLBYCrxry8OqjQhH5iMrZ1DmAjGiUFyD8XmEiTSWYQYv1imrTZQ1Qe4cjvjPrDtghcTFWA76
Ukw67ZUPwkjJsLkBo3Na6nQskiMWYAOoH3tu2XNusGE8p+u7TOehdHn4G96Up8CIPU1Vpnf+iK6J
jzmvg25x71z5Dmojl8931mcdKGzm878aDJ4lay9+qCKxuRv/CVCc/woMvMkxlOA5wZ1RqncgTwW3
9i2ayvt0LRvKzla9JJ+epbctOGMt3g8jt3WeEDoxGtEXRakBQU1rgOJmAIn2JR7mqLPqpLxD+Fdf
LuvR+zIRhcq8aEuijOA1M2cJyAO2h3qiPDakKnF2utj70y4QXe8byxbcGrVCtyx5CCUHGhVeu0Im
Mxqx/qiq+BkfIzR3bMfXB6wrTG5dELzQwPS9PB+wPGbGLhV5R10Ir7xauiqmkI9t8jgCJicSEW/h
1oaNAi8V7+X8fQ5l9qWokH98DWzVcd2OSQYpbGa2r7ucgXynsVaFmyTcEhhRl2GLO2JwyUAbUfck
PdfGUGNCFdRAfjjeS0lm4K2+eQpxDpi25XS28Jliy/qQPpIcv8FWFJ1T5FNBMrPiLCDfdFDK8qns
reZyaK9IWmVwF0KJd+dGrmwxNOnwf1IWWDTyvZrhBDeeG0BJrGY9WCtjktjy97DaQUFnjYomBOSN
o0GieBOZ7mDJv3aDnsUwTCFdlDSFugmwbuaxLpfzUwYS4fNPeMUOeDwOC1I11vCI/BiDWmeVP9yG
f8jKV4a12Ys+mH7Q9q095LpfbZ7PEoJtuOWowpKJreL0k+OLAlEWZwJtbbzTv0e6JBmrjoxGaGPy
3tbF/r1Q3ivEkmeopVZTGZ5R1cpVhsINNBVuVIvufEMvPIDHkjEu+LJSdhbTF4ePm6cCKMOPJ7yT
VtqnoKlv5mFuUUIdC6XYCxouTqNcqbNNtbOarw0M6EP3d3c8dT9T8wenVzBfN3xsa3PpM4fFZaB8
RQ+7iDLxlw5CpIlGSOkSCgs1w5oh2FcNCLxkbzjIHhV5O4KafS6yvy0pjebSE/qt+O2GzdzXIi3w
WvGpNWQadYJMN1mrUlxHXp6hRfy+jker9Om8WOZygiq5wYM1zBKDd92mrQQDQshAGM23Gt/oh/4x
A25EkBqbIew5AJprN6QmxHCW+pAonJbyN0W41fHHRHv/AYfCSbtb3CJkvD6aaXLpQw0MgYEnvHJU
KZWt3C6C4tR7opXKaZVphU2cycSovMAqrfu5i6ahxQKW1rS7QXkYIQvDuP8v4Y4um0oKn9Ow85CK
hqMI12v1ecd9yPnQT+Fze549EFflmVzr3ZgBWBsgnVMLlQx7WOluvqb6sS+6IIgUNrO8mxQukNhJ
mVOKyY30DrU4JxjWVIeGRhGgHQb/MG/XT25bsfaWvjJLJ5aEO1oki6nJRZpY3HzuPkqfXVwfxDZ+
PXAe6oc8Nu5djIj6VpFEsw9jcNTlUZvZ3Y0fxCAKK1Z9m+7ajCwOwzn/u4vcmW9IaSkQ5M63L9ip
syLDyPEZ1sl6m67J+Pd0wqMJNybLNv31ZTplzcdDAD1LPSMuXMAiTw11j5uenZRYbfaBAJ1dIalw
lnPuxtKv5QjqZyE/I19F1H5b1tVVCk6n78ob44UD2g+CMdkQsIPOMal8mCASxKyjbnL5DL42nhhT
O/s/Ywy1RRO669qopIPRZjH4y+UDPOOcNv2S0/oyktG4ZvzSJeCwdxr+Rh6N1dYStzgYSQiQeg6N
uIvsEk2wxGfBowit1Qh0Kc1QC3aM0T00EHKoUTXDRC3cFFkpsWjsw2lItmYzB8AOG9lGCx2K3xVQ
VbKCOH9gk3iukp39PvaPEnU5WJmWu03tQHMOX/cvHodBOtS5O5eYCYdBgwnOdtzIM6wR/AnkRFwd
dlcLLH4HVh56QG7itlrPk9WoZKptSZgkQ/hKwU2yY9U4AyO+ThKYDaO1OC/pIaJHkMAHVMSBrl4Y
9Ix7oNXfxZ7teqAUNp1Psqv0ewtc1CTROcnO0PBRm7vRYQawyJ0fCe1Mg7HTzl1aqIaVWRyc1El3
du5iv3zH7c92dkl5mRHfhpLy+CYs82ZtzNtS+3dDefvyFFnI2+6WhU6yfn5SUJqLjVdRBUI5p/8Q
Fj7g6aYca2I5syayQ3WhXscXDIUWK+vfo06Su9U84t0BfQcWoQfKE9aBsRLS1or3gDG2ZL5/p4oW
OvYwCEaFkHPrJgygT6PKoJK61oZIYkG8M0izXlPQs8XspVt1Zsgy2i6721Sokf6P192GoO2TRyaj
s/m0dgA0GxyjHUm+qYwLjhYnvZTVlp8f0UFFrzau8gDpeanxzRZKMsftF3QYKkoiFZfuVz4RLTlQ
aaQcoaQJaBnXRFLofNqqjQGKrFu2a3xmiMhqwAZh78KBCVJFf0M2TUk+12u+rNMGSVRT6W2DaFef
ofD/tw8tdby9YeZkZNUbitdgCzvRi8CaOC0s/FV1ecA69RKMaScVtXQDWVsCjfMH8sQTJ//vrRrP
MEC7en5hRVgPCLzHrfKA/86g5ciGsI7UqWzx/21ZDQ5suztASfAA0b0KeNxDBJ29lGXujPlVJQj1
8hdfTOdi1zkCDa52f0GzTJKZNIZuiY53SHvx/FH8fpLIbnzJJXCPrfkGMPBTxgJYmdhnNWnJrd4Q
7ywqGCwjsmVjYiQjhXmXmzNV3amR7N0JI3CUxZgFgR1R16ZNbbYqOS5l5dlzJ2w5AQheHBWpkfvc
cdHYQw8ib3/uLA7woiP9tPaoSnJWD6adxTnsxe36NZFN52Xu1KOojx+zEb9ki9wgsM6fKzoXmkrs
cpCdj5Tm2e5fGxP1NH5wjqdiABI1DbqXwXJEz6wEn5K2koK2Xt807UjgQmLpNQUk2nUcVqoAIN98
0ozjn+zTQ6TNtW1CUqV7zBUw6VRbvRu4DoQnlNRp80psg07Uj3y4whnh493bHhYy2QK1W6FOw5AW
u8vufE0RBYMLOKnqdtvoPAu5SIyCujASKNiSbPdvm8zVEOmA1kyy5cq+DTQTtXstyIYOF5oIF1VF
vsY5T1Sr5SlSR4RuJ2Y6u+6Jhqx8fmSdFnzm8HR4tD608VKtrpBRT6FnFJyC9zHWX6kdrcH34CSW
G0UyDtZhvtharsoPE2pbPubY8r+sNk1TdHPnH8jPXBcVl3pWzX10RtNVcxXuKFXJhn6cOPEpK//J
WfJpzGdyL/zT+BvXXb/QyF7JTyoZZDF4SdDGF2bbdDMRcqSZumqdELQWmYp4QwtYLBzJgCpn44dQ
+tmo1kHNs5NpywADyDaVl+VuROsQ6hGqdmqCvTdfQ7unBzm7ZRh2Hy4cE9NzI+xNEXZrt/wnI5RN
5aMcYQ26nHO5yGdLJ7yzERRXz5GdD72q9x12EgonaX73MlBNMjgL+tPAoACApUxxQvzu3EKnJ5K7
RnyU7QZF1KHb2PAQtEUI4kQg9fQKvC1g14Y36RecMD5PWeO73/bDxTD7v7etGCAzKKKA6jkFdnoD
pZhP5iXeaayHa9ntdKGKPWr06sssIIbImS+pZyrL30bBuxSbybJlV8+GJVjaI+4kH7uJFTNEYKWk
wPnr+Y9faOD+PmAK8AEUmGqkWpYyfSp8YBt3wEZhPFhYKTXffOe1mHe3+Rt9OPymWT/fAgQ4ypCA
R13qj2SsHgTrJPVlDOU3Hb+7UCWFhFuoEFQJhPISi3sHEyAMVZVc73G4WRrPOJyzpG9BICx7amA4
IkTKtvuztTS086YXNTtyIxrr/h1SeN6/IeS7St2nfqR5khE5fVshboERCmMpfJ4yG1Ms2I2VO4CP
rV0mYQxJlzZmVuZs/aMSUZBaA9nvW7x+D1rSL/5eIQcCgRChdxdZRuUALmuQQpk7CwrjwfWtQ3/x
xwk6+WY4XUOxoupULvO4bgsC+u1oWUP8IFlrVd31E6EQfiVwPNUgElG5gIVdII+vh7RWh2hm23t3
Ig0bKgMxm18wNcX4jjRM8YD25Pp+36KqkVB4/928azOxwwe/2iMQspWZWhCpPCtnhQ9xPWKky/0n
x94Dj07Sm7on/nIW50Vdbysf9DvG+CW5ZzwSBYSLb5FVlWK8F4nC0H7acv4YyijAuriUgUoAkL0y
bJXdRBsCazAkR7QXZfxDJqOTv3L/qfTBnno8l0CtZSoYAHXfRAxJnx5dpxgaFllpP4IdI33do5Md
rIV8chl39VVA9sHnQ2xjZkYBSdRyGaD+n61s6WdsgRLLTZc5RjMSAfFnvuJNZeCw3W2UwgE5BWil
wKeg2GA4jZCoHkG/GLHZRbfCQH0rSDLvVjDe0AqDmO/562vZNhPSC1B6dX70vd/PTR3JgGHPvn6v
00QBwW9lNmufY3Blec2CD+QzwDX44zkAII3xQb7gPy88lz+AsHykXjkWveMrxvM5Zcb4GN6OxZVq
TItH/BclCCAjCO2M5pZk7vnzOV6XSbGJhjrsbKIErn4cJ+GeIocMsUwOIJ7Rm0Gaf831bQkC1rRO
Dz8rQ5xHri35cQmN9htKfVaAvv+/IBhE0ounArNxMil7cnM/8+mg4ogjlUjoMpC5JEryw8FQOwy6
ewm4pwNsn89tv8+byjlcix+uAkpaT95gsX6uaRG/kxTSP37DES00ItDGqcaqxEfIbg49FMi6qwL2
7WeHb/JFE0/P6a/iwvXNY2B/J29EhCwtePWEspEt4WKxfOZfwE6LrfD+eyrfAcTySNptvJU2QDzf
MGgmMZDbS+bGAwTTt1GMbZo1ijuT7CW6d5xYq3E6Qj50OyemJMeDtQBqfqIwMu95ybIitiZuooTQ
KgtNAuJ9pwK3Ca+BnAun3G3EqJO3H8cpMgeF9AGsmG1wJUQ1ta6y/gwZZK6ykpsVKiR0qZtKnLJU
medUE+53agHUUCgpI9U1D9Ni0MUuVuwRd28VtEyQ15ocXzhu5HHNjfdKb6GWUcWnmHtL/mUwqtQv
YVlFv2POZgbtgY+z1Er6nQAqy5ouqUdeW3kAuenDMwPQF4b+Vez4g33kfLVAkzQz8gFUD7HyaqES
5a9KNclnlN2uVmeNkKbCjfV4XaHN+mC9168g5xQnykdVCQ+0+OMdh37AHlC98qb7vU+NwoC4rVgD
VUjceYQ/1x4H7LEaW6P5j+z89YSirAbRn/gc4hNRh5p9SPp4uWIVXP8Ld/M13nr5vXBo/loRgTR2
XJqhd2JJIXU6N0I0rNU2SVXXpiL1juhMXQZN1GoA6mI3jzbKyUJhgHJkS+RKs0kNq4tNt7Fq6oEK
xrcIz7LyRzfoTA0GlqJecB7TuPC2+B74LjQgcIIBlNhExiUX9EAhtcNs5BeA23Lj2jMly2pqg4iU
XkbY+1TYW3jrBJuFQcroXjCy3SPoWBkY4wyifEznadAhQHAoTmIGLyEh533YJpZ+KW6tuGk04Iqh
0AbstK8sJ5LIlyx1ZvykFsfWcaPSRALdysbSPZdUEgTyTxW6enr11Sa9Y13brsqZbCmNAgd5GAfP
IgrnD7czUSLllwxiXmwSuKFWZLJ5FL8QsJh/0mnI26w9ye7SSey4qogsBv/ck+5HkKulr92uYNVo
LkBynmfwpEus5oKFcM/tqq5l/H7Nyo1HQ+aMfrNoRXuX+7c+WDWEVrXoc5SED0af73Z/K5NmHNHz
dFfT6Iq8tmwVJXx8VkvZzdC+p/Cjv3T+pgkOtpvVQ/0wiZScO//ajOx27kOcaTsKmHOwGdWpFKqc
p3NmJWHoT5No2hDoiuCHZphjG7Nj0D3BVVyF8lKGBRr+j+CeC4LStBGZARFBC8LvoXan8PNYUah3
T8BGWrRDhrqmftRhXtqCp9avSfU4MKWuZ9RWrusxCTQK9cgmr6YdOooglEiGISK7liiKWUxfX0nL
7Ur9HZ7MLRyNa0eK53hu5QzgC4BSweAqhttsRF8nZtldUP7j6VP0kTG/9e5FUVMQJb6Lt0FwRz2/
Q9pt+wMse8+jfOy8876AEg6bX7WFASqvLAx04zXsyAjDnhIYPH0E7oswjPOs65UajXSY/M5JLNYQ
VJ+Y5Rxgwf5gwfuPF8qPz4AA5Aa5GRr2jMxquRU+5RZEP3bNyirYCA1+5Z/ujP7fUc5AODiehQFO
I5gLGiOFJ827ybkupQvGPQItNIIXSOO/JzWfdiEe+ht6fyzobPl6Le2BM9ZFHje413SuAfELbOaq
sD8jSwdX9/k0ymwcC9dTVEnkJyL2YKNVpO30ubvSywRYVTxMLdR1gtnozhz8BcmrqaYJ/AWSe7Mt
vITLLvSjli9B6BI+NUBKXIlVRO0KQP5xvBs5X2/THn0Y4+vF/29L40DKpcvp/0akQ0ekIk8K4cnf
5CxxUJiDUvZKkYhJnKiJz5CGGsumxtKxSjGo74jMLaRjuk8IheZjsAwr9VF6bz83+Cv6SDUHbLAB
XzKNi+KCfhSKAWBGbi2alk+cEP2tnmgzyJPM/J0fD1KjEaOe7MZ/iR2/ckU/hoGRV/Yp1xsi0eTP
HLq7PLhKz2Fb9fFmHiA87T20eOVwjg4ed9J5h2HtaBslmj/BzC13JT8Btrp7LxZRCgIgDJML96Xr
r0pRadWUG2J2wq1U+uXi7xfIqIVGcW3xyIotxp6D0HVvs8vbN//WNhvqRsrHz8UI91TSH4mzphhS
HhZhbhNxvnzLY+NgKurAMjqOMKJ56rInrCOLDYIfpsXoDhRZFWy6smvTGjLBSA8RId9ZfAki6q6M
NsCQT729G9ovjJ8rd0JJ21VWG0cBgattabkzCJhT4xz3oZuOvVQ+XN7/PDYpoWRFKhg90fz9fvdO
7DtROwB8NvtEr3R2geUE7+HlsbmDOxJ6NGv5XYUXD5OKqNN3EKQEmsm7H/vV+Gyrj+mPgEYJClxB
TY/SNktR8WQi0l4k9vLugypZW4Hle+X0cLhtH9mF2IXipI8QtValhzPtrw4avzzY3khtEYLbNhzA
5V6bPnNptc2emFawqDDmAPjsTaj4kT0Kwzq7OJsv74dpvzPaQq5VT87AZ/G/gAdMuVWDY7wW6UOk
8628pgqELPQn9Ase+DpQav6n8DPxJQU3quOfNrqmrjouatGNlEkGGETCE5UffHgnEmAQ7BaspcuT
n1WFzi/4QLzstEtPmqHxQAACK6zLd1609mvv8VVSX+LQymvqzkWEcE4GtCQ1f1vqw2fIksrCbRnC
Ae0sZvrwaW+3kEZkK0KsXsqpFzLWP7EFn1te1GY2jReoMQy4wlqGStVliMbCqsgvvZB9gDPoqH36
d/q8nbT9gPqDq1DaQwnQl8iGzP/KQnQqJ0jnf9t6WBDBnZ/wAuKD39PO1guA0Jg52f+1ybYcuIOQ
983GmtFgJ+yFBalr4ZGdagl41+tjVRQw2Nd0cUwgEPFyoPmOrdpVizIiRmj/AfpdqMztTxBAQ3nB
ilEzNLMn2kcMvL5rjf9d4bUnhlWod2gmjYsBw+WFLDQVXRCDQWtlAsxMybLbjDsuoSC3SaD9pYtk
XFvOUL140q3cUIOdUCM1D0gdNRQk24RkcsFyTQISsCF9YYR+iC4J9A2BlSYeq8xzrKg4MSXC2lQX
206NNTJQxuowVGWmlRoVA9CWuL6VMSWxfAOu2gOCb2KHwn8UygzekvjTOJ1FpXri06VGJE1TiY+K
EdGRB9igoOPw3rGz0L05/cDdwavcQp13CzVRF/H6fYSRtGxBZQd9fwctyKGkUvgkQQzAqGdhFQH3
m7r5Ey8bZQ3DfBssIdUBEEgKFXX1YwPCxTbDEf+SDTrfxOti1wIirJUYI8uSLQjPgSLXRwLS3OMl
x/Wf2UQWC4pdgOrpwu8u+nObK7c/WbdOOrye7m7vmwunu2NOugLHBXmZYnUhGEfLux5yLW0vQiWG
+pn0RJahvbyW2oqAU4oEllhZSHvdBzUeDmHa9V0FbHtRuWlhXPdRuz3prfsibeme1K/sSeU3noeI
aYbzGr7w8CRfg3iAjnVuKx8vV0m+Xc6WrUVW9eZMjG2YRfW7AibO2QzB6Cbo62TdUoNGlWg0sxba
koI2sYCu216U4DjtU4ADe7J7w/eeLDsNM74f1sAMVtCdnCkW/YRJOfU+3SkzPNp3cvGvdPyPUhbs
cmCzuH6F6nkF8TEjFmzEY4K0uiOG2hCUTonZMQoN3PWCQZ2TO54SAaD+gj3N5HHygp5tsuDSTP/E
TSCyWEWVtC1p/Xf9/bPl3HU83uMbzv+qutedn7wfGCObCiVJulX8CE3K0NDPthQgBOUphpvolUYu
/jF92dyTgu+PvI7sZWMFzrDRvdtDL5i+PiIywYLEMFaY9J5vZWwMWMl1oVG/3/AgfTs6ralmA7Bh
aR8UJEFVP9HgB/IwKTVaYJE6x617Qkxe81lX8qlefC5Wmpp3dh/BLabz/Zdkswzc+zrxMjhVq8SM
FnKeKlR1yeW49lBjBEO77PMymXXynYw8FiqcQveZwPhG7Bg08SJDaoslUVizktIv9z4KTADIIPRC
2tSfWAhUXa9IjpAZsiQCNhSUDuXebzWr3d3aqPEbc1n9l4sDKjXA4L/qcSpPdz7yKxa48h3F1/4s
UTbOj/UFbzC7XClHOLihgnkoLmvo1pstSxnT2ct8jUo+kGgtvcSDZg70wsI7NJwJWxDY/HKSNPt7
p1kqAqS9svq8hxDr0HnMvdkfs36niQEPW/IaQZ3tiBTnxdDKvJ9ZoEpMoh09Q6vzG8mNd9C5phyi
Rb9yHglEkqFqeq9uPFSYtcDeJVoXXKT/irrclHzY8m4sXMi6dqpMAd/4aRGJYNaBxMwm5EAe5SoY
Y4vY5fBCXGWbsV97HjtHNJdDzEcBid1YYcXsufifUU6suNX3IR2vDgEAJ1vbjRL1yJre1Nh5Y6wd
XuyyBKjx1PkjiopOYnVbv8mApbBNILZBf4lgShtBA6QZaMV2eQlJzc+wb7NqxNas51LOg+ulPpHW
bgxO2Hiu7hHWZ97eGcTirD/Jtu3JLzdd/hqFWv+4nkEFFPd+Y1UAnKvDpxKcyO3n4MtJjaSjsYWg
ZPL9teQSfOLX4355D4AYiylXTbbs2aT+NQCDy51QZ/DYa5F+lO1pmro7dhR+YgXlfNcWrCFMwpet
3GddUfNFgxXky3Tm0uoLfOEElAAgAGX1m1kN7Jyk5/9MsdbBCtkkNO18ErVFptfxIbw6/+SA2bG5
NsMI5ABGcOFA6P2d/rx/LykRaJnXJ621V5N0xWWvUIhcGtsIFl0Jrpe+qJG4K46HiG7FRLwpo8YI
5tTRGJNdFNmOJFCjlEltijto6fK2z5DEtTUNUHW6C+zmeGQZRowmJ2r104Xz0cFA9/9xDfqZnFWk
47VFEa0dQqap70skX7Yk3eUS1tGLhl7kVgFshA6mKbYQ5QT4wuwry7Evu1jgGagTdzFrSLjy4yUr
TU7kz4h1VZrjV2kuqirIMvEeNeiQLrrzqj4wjCjHqSxV0ytvHpFJZqg3TeLBPhVCT0NWgN06uErb
CeLZaKPArvePVXmxfnx6LjjqXLaxQzsNyQLmTJ9AzcKfZneXWW46TE3a0scaE/jrvk10RS7D5Hib
dOVLa7ztpU6JAe0fYVJ010JzqfoRn/v9e0pdilcqb6tZBYVKlz+2wAZu+my0sahXHQ6xhp6Nmy8T
BP88DXczJP4tyUZ57lcJPzJqA7t7VssARAFVyuO9WauaSSFVVdIgGhmB4kxK+oggnHwkPEXTwc+P
oBS1zLJJ4aaVLl4mj9uMj4WZy4kCoYTS8m3ExWmDwBAAFZENhxJFDCNJ7PWl2VyccU0Awf1xB4kA
czAjn+RIU3mge+p8oFPLZj2kABOZW5v2dmOPStPyV+IC7ZHVpMQRSwRB8t97TqsfSnBYTbzyu8kc
vcJ4hNVrHOaqw4bK+V9c5OAjdV8BL/wFuR0aqQdzAmrsPrZX3PF4cYQo+uE7mODrfEeMXyRiX8cZ
TBEAO+tWrNFQgUWVtnAbPUf8AcJUrYUl1tI5KxMjSJ3UIDz/1lDMQL833hz/+ER6gpmuWgdsDUd9
WWNTnQ81d9lHdd7wjyG5V9cWKbgg+u29YX2MG0e0sNTtEXh8buLA6fWLNBWFpE3t3yZH+WjSJ9YO
i3OzWX8iE6selqeY5gD6WLsgMHdD8GBekHcf/yO0MIi/RShkVSpQiJZn25IO2Yp6xIV9A/na/Tel
fV4Pc4MhzLrqCXh6NFA4oYAm3M6IkbRE2xLffrursqe45wQG8lbmG+U9ApGFZ60w7Fsq0H/P1Ala
40RzR6DQx4reJxsgWmoVq0gGZJ5BrRJNEDgAMIOrUGed7lcWECrS3+BZ2DWXGKrB047wqF+0WIEo
ntv/I/DTygcpfd1JlBMr2V9fZP6waNQiFfMs1C8tRk7e/RRieWXt0hxBcMF/ndOuQI9LPF1YBREl
l3hQa1V2MgnaBiJWyv+KTzxdf+4NetnRr2NmphYcHCXNVL518bb5qB6/ml2EpmpNw9O8P6KBXfEM
hZmbd/1lEh7YXctpGqcv0KVP/yxhY6eobpRz8iume29jHHKdBXlujtfvgXzIvNJX+F4nBgEVqcDp
QmS6lbnujHvizgphrca4cuHoyT1E2Weh52N4/0hVvEulJZltuX1ACWjS37PMwAVi0r9DwK/ua0vv
BzeQ/51krQrTzKAufNZDI0ioGYwb1LI4mwKNHSzpk5JnLEkERNUcZviU/cQmokkVR92V6i6cjgk3
vYrpZiQV5hKbzaFNIeFIAavWURaNj998MaQzZSqBzJtPAxWh0iIpKNT6fE7+VwFVxTFs3GGxhm0g
oBG9OXsQnXyebrDukBGO2cjHIUoXVPMRanlIYVUldZDqoqT6H3GxGQYlL9QRf+TtwU1Ob/Dv51t/
niZZeml2TYyx+Q1RkkbHmEFKffGYxZzX+TIY1SM/SmosD3te0ZT9yRRZUVI+2QtpeO42INnT47/j
fvtoEzcV+DY8+xItdMbcjqlXb5idGvQ1nbx+4wotUJJA2j1NqhnlYc46zdxfOOKEPC+RBsmcxHtX
LRWg16XBOnM2HOKOmdr2HYoQeLcsuItiKUvAmGHKeJgpZVVk65NcvlbFWHt9bngn+Udr7ACOwRIh
tSMipsvuUaJyFoXyveFx6+7An/twbATjX5ds7+uZ6zoa2UWyWfQ+ecDTE9Stt7L1IHCQgU6375Nc
YSY8tbjvKNYZDS36+NPKx70nU2kjB/v+uriw7FkFAHDlcDx5fd0YDHHDVEPymlDupG/LNGOeaxLJ
J1+cWpOMW81/CkMRFR4Yo4fv/40Oyr536x1rA3mVaxkuVQiLJKwHMSLwEGaCpQSQ8G1xT13MmX2h
te0hZ13xfKGCUPuc7EGdRCF0+/uCu+Fn2TnbPraqMLtoGscS80K/gCfu7WzDi1W9jlQX7p5kS7+S
cjZVTbdrDnyIlJQi0pUN9hK4sRQHNaWJvW/coh/witJ6vUXq2Y5EXf6Wsl9MoNbN/z3QcT8z5/Gh
51j7Ur7My1Q9Ac2WUxvOXeJmvZf3CpEq0qwmRI6qdMSnBSQTxIlHPrsgRYAfobCxXtbgLPk5G8ql
FWP81Tnwpj/zo8pWZekQPfHgLwaoqTFv6VGdmsGx4Vu+qAKCB1iU1Dm09nTcFAt19cuEgqk1+mh1
bXNYICS6sFwZW+b/CyV2KpYAnKqZQ/KlkAJJXOHHLHkF5ULEVVSvKN7Pa4AowaCwlSMGIQk16yKW
P2I5roex+Eg5w4/2e8ZTV7cbCOQ2UphOW/BF3zuTnHeKgTAqdaoedxc2Zwkw+SMZy5Ts1eBEsuAX
3B1jirw4O9ejcaefrpxbUJSvVb8DIwJol2vTdJF3Vl+sDBT1es/vibAStr4ZLltuOoUC7Qg0cjy9
uqyeRL5CBfRPTrQ3MuLIzFvgYC8ZfGstkGr7aamdOF8e5ZwVn4lKQFYlM8Njvu4+1ZVqvSyVgI9f
Duv5hADqZk25dKcRbyOMO2xP1g7n7sF0uUjkF7LQ2hz9n8Quy8NUomcpXgPzNAbFNNCukGlL4rni
UeFU7pQ4jgS8JCzVz+xgVcwDVBlx317RG8WtVyiZVidmkq+hiY8bz+MooSg2RypU+T8IYQgSPHav
OwznzMqiFArDwHwAuH2r00QUHX8314rYR9xpRJQ1RMErRtG0DbVTuBuneLuwIJ0sr6y1bW9Q6E4Y
oTuZP6/Wb/bvuDQ/eXNkTVjLRK1qiNQNgXzz8DhZcYIJp8PeIB4+44R25VnXMDGlmJYYHq+1TLyO
/sCR8A3thFveJh86h7AcmeRCPG0vY/NaAZLfB1eBoqe00COu/HZPrSbZcOV0ckZeL7L8XE10HIRW
cw8R1IHf0k12zKR/QLNYOfyJoBjBWVSu5V+B5H8KkKzExl6BEHajC7pWOoS4N/TERRzvu/7LkhJi
ng7iBtRuUupFfxNMj1kZOQheWe1bSUzDneuPtcxvxoFgTHsG8us1nf/JS+ity0nVimIkTsHlRlRe
hUL+Hwth63B6ZSctFMyl87Ug7K+1vlE/8FpJgp5lEyZYgU0kZ/qpSZw4G5hPrYlcWk0RM4rFOHDo
n4e/aTFyFxCBGjfBjBSe64LHuBCg/F4GrMcYvkPD3cGbz5ucdM5WJzSm+4ENrEm/BcevDu8UcGbr
RRZn4bRbARJLqq72JBvgjp+tjZTBnvFNXkGCwRvHB+iBnDzu/VuUeJ+KQY7a+ghLIzdQ1LDdeLuS
HP3RgkmWk5/9Cfqvjk1KZi2Cf0mpgiTW9ecUOnfe4bX3yEqXpYUqiXTHj9nsGxZu/2+VJK3PXzph
COa2lBkLbdMDpDMq/QDrpd9m9VrSYCx9c4QqhtaIMuWZi5yI7zdJC0HfxaFR4n5NeQBzF8oFoTbB
foDHdCWpTZa/HyfOQPjW7GJIh/1L42KSvRfVk0uXmNRHWSVrJcmiMddvyuSvN+mXz8q4NdwvTQi+
kRclIwTqJcTp/a0hEMrSSjbZ2Y13sCx6AEbhm0T3GzskUbWWpkgNkaHb9AoiW+JciVy7GkeybCeo
Nwaqt85z5KJHxcJzbBBPPycIIo2Nf5qxzW5YOCEiHDt3UxQFHN0HXUL0yeGzPZrHcKaXQH6+kBYM
ZBOXDVTFVL1gp9YkvjGfM1y83DYElLq1Zzi58+TRg9dHG8+77PZlPMyEtlOVdKl219C44jKPHBDi
A2ELI2AmOwa08ch5wSS5/2pPTCpv/yNa0h4TdIfT/n+PmDqOc3J/G1CzdWvRwJpFHeAUJC7WGuGH
Xc89mLE1bYSuD9pAy66FfA3BRlgyMfv/kbdhDwXPZU/MY3+4w4pPgxwxdSClka17OVNwP0NOiG7V
/wfkmOfVWHxnm1O9AZys4go0Wn9NyGDB+HSx3+LTV5g4cV2ZCpib4rEzu6PGAP6ydVhjM7lt9oz1
jFvuZtZTNCIoznQ8p8GAEMwp+Z3PWO0t24tJMF0ND2W0XescHKP9JTIFkXPS1z19h69rx0HsMHg2
Ip8rGIEq3lSNawZbSq/Ky9RVeFphm+jmdGVgQp5hx4ji4ax06/3roYqqekWB24asUI5beyUlvRB7
arE2cKYzW+JyN/lV76VMCxj3tnFghUKCVm/qDTvOfunsuGYJw1XjIAvgsB5D3Im03VZDYfDNGx2u
ZwRCtYGnUf5DZSs4qUtTirVByqYPGRaO3b9Q5JE1Wxx8V5L3o1rQO4uny2K0ANbbR701GrIhVb9R
p4WMVL0pSKHng6PlXu42Y7FASei2AaBedkZ53F5RyrnqcTPviYZoBtEucTrGEImim429IfZz1Nr6
MfuEwXFwD96g9OPRxlPqFkkqfMmyehDK+VmZbbs7pzf9YfqOGuwGQ/3f4HpoTyVPhQTwGwMKYP6A
hBJY1hOkppp//coHdQiiTRoGTUQW5GPDY0cvGpBqgl+COtlESd8Oetg0UhM7rdREQvTriro6XnbZ
+76kG2Oaeorq0ksu98ZQZccf6OgLJ4zd6g4Zk9q4VQG9fOO2y0F1bL3u4xnvWGn5Noi6hK9wwnZ2
u1+sWsx2xBeaiAvAOD3zlh4NEEUAkckhflo+HIqFWdkJ74d0v6+25dgJ5k1noXJu7HvN/mDZ9+Ms
mdseGJ3xMlZLdO1i3T2hXS6rEcGx1SNoTGTZNMFozvoHCqmmCIo6uTs+VfkdJscypmQ6H5sVhQfR
8v69CZAtE2Niguf1PnwR07Xwv23mBSM7bLzfOQkFdTo5xbgah9T8WqO/WIteUD5bM6ylxiQz9fJw
eG59rs9NFVYi+im28eJmeqdML5uj/s5UqvnMcJp9TvKok7euki46TCnaEkm12p/tx08lYaQwMNcE
3OuBRebKv83eMG5RcXuZVXX/9wyHDzliiT53hoZWT8tRa6RRSeTSZzp/SM9jU8PYxAGgf73AnHy8
/MR3nSNQ/RNSnWanU+k4AsaAjKHnRgj9KNOx0wqN9It9PQsOXP39KQyGWvkTCwT4eKNywPAgZVnP
MgLvpr7oGcNzRrqLGtJg4e9ZoXgdwUe0tsRjj/HzBMvJHtqYkkK8iQ6lL9LmlrKWIxPVSc/xYLK2
LvA+mm/IG19oy7JiiDoCHBRTCop24tnRLBZQikKWZIwe8wZ8RHzRvsCVoeNg0UHz/oYU6tVH0BLz
xdTx+aS70j9Dt5m6zuNz/yT54l3fnXHHNSxt+mIcCU5KrNNKJq+KFr5j4nHTpadrG28Xhhtv/ruK
wIoIkeXVLHQ9CJMWgmvMqzUsxeXUx63790v9SXy/tEBw6fc3aG8SvAFZhId+wfmwm4zRWSVk5xkd
RrLBDjSayy5PY7Ex6tSNhf7qMu/81t3Annaws6pzkXfEQrhFG/MwWpDz1uA372zu2PczdoZ0TnbM
UtsdLGBlXtg6iXGvYjzyFpMauOdo4xNXG6/a+qIQBewVTZ6dEaAzyA3VKW3CAspW4hsIxZf+1xX1
bc9PjTu9R+pei63rfpLmdzL7QVhvch6lQEQR7Sb7hpgl9SAqv5NRX1ru8I0xKUuLdY8Dbysu3IZy
v5J8XU3obZ506pPj+p/kDPqXl2/DsjawOvomIT6MrKxFfRS6Wm0P6Ee9AgwKbzv4/k4yQTVwL7XJ
h58BWwUkRwK1E6TiRcOpBoR5thyxhtuG44emR9rlYFxd3GrKQvsM4HVQDhXy9qv3/8GW/5YFCkdR
cYamiTecanmn53B/1N97oXKJ/uRR4/TkSWn1RFTn+EhzaZ93G/jPApw2xq8g1zx2uvNe++L1ecxR
upwM086v1hgNsPZ9BuUkPhOUozS6jLYSUC3r8oeZnmsYszqT1ZqtpI4FOvKu5cTeWFnQ5Be6z5Px
Wr14nuHxAtJOy168vt0oKnFXzwP8UWIg/DcMhVzG3mftDmCln9juYF33UMDEqIz99R0tuusyJtNs
P5AgW9wsF0gJKFvwMjmgJgfCzXTvJ/oWDYWHJ5Gf7OrexY1QFiTMVCJqBIGQ0P7CqHXWIEagDFh8
1koGvik+J+ctnIZurvzKJQpbRkgyug/2zqdHQAWPjpnKTjyfqXtxQftn+1aAVWG19b1rrNd8z8ZF
MfZqHY04ZcCi5GCvGuLiLRo+1MgiQOWIBv2ZhVIuGR1zb/KoZ5U6fkdpQ3yNMn455SLSA1AHUK+l
jkJXUr6jqNCAlM3dp9M2UWDTnimtefAWrrPdudUFOzf7PQA+3cd1YZX1U86D4oJbMn+pm4sIDL71
m6h5t+DHRNfnaGbrF7BLfv5WUcJyx7OBQLPMtVaXxMGsFd0uRYCX7Q/G+z81PQHxeE0ZJUuZSVUm
mXMNs7MVvDDYyJ2Ll7d2FXIjHMY+VC2dtXQfMr5q9EcA2KAVMLSZW0nKWPkQiNw/62jh+lBJkEPo
8jJmvQgbIkDUPB624Si/DvSTOc6cOAgto023z6ebYORf6dvWQB9jU7dg03Wr0Mtv/C0+87hiNeOf
TEU+emXIuKfVsvxwg8TXJvDZ+nkJcQvaoniF5PWjwnrOx86FSdKn+hIlYel9WTShQLYgjcMdR4F+
YTVnS/8tvMRhl9v+U3FMQX/obkptRwPM2J7qn+JpHmjUnw0g8C1F6ESAK4CfyZh4x9AHiGM2/JC2
JDclLPnJ/Kxe5R2Wvib7AozP5IpUxglrgX/Jj7uJ407xNtx/7GC0No9QtJfgRRsi0eStinRr27UO
Io2AtbYgdMamGHaITO50vv4tck6EZndrgiWrEVdle38Z42cAsQ/FCGSZ3QF9ec8RtoYMzNVddUAE
CzJ/CKAo0Mk69iq76bHHwLmn162/vkN5avB4VQjH6s0n3aYhvFHrABaUTnudWOYM2SZNoPJQcnlN
kHt0ZCp7DH3tMtQXZKsjE6KWcotP18KgBArmjoH00CXgPWY4A3cAjj+3NFS5+BUPvN+yUJm4/8oj
JN/6nGpjjKHbGQWRnaE+CC+lZNm4lDzYU68wWcsDGgtMnbEKOM0Trp/mhfXGTsr9ug6W4dXRLARA
iGjX/zrHbc1pxA6MklpgS/KRCnMPZ37bOEAZNV3/bWZ6TChQLFM4X3aavvtYBBgrMCBUuDt+VaMI
ErCax1TSFHYxITB1tlFGGDtxf4f45LKtDa/EIGPGwUnM4iPaUAQIYRVof1TFkPfJ746C5ad/UTgW
yS3+7nVtJZPUbYfQaP+JuvIb7dxvyiuVOlvp0N8fSi1TwU+8rKq8MkySLP54gweVZk01SVo0TmX0
9+hqVOo3RA1t9n2XubJtnS9+FbiPIrzEJufO5VckIntAcPOTWMNyzfsWNJHX1QaDrsYXzdm2ZGm7
piphGG92dmtJGNzY+CyOnfXasTqEK0FlYBTlW4A33qfUbl05zp24MFPIxbDaKyb/zFOXhGIpZjsO
GegQ3qriCCxs25lKj7/f/ax6dr1gba24FDl47oK9ONfX03JNlwNrGskKsqSwWMKodg+8ybH/nb09
V/l5NXFPvW75Lsy59YqJut2iL1JiHcpXmNIe4Qm0N4RdIDexluvlFHJrG7QqlwdckZC7zDefukfc
Y87Pu726nz6d10k+MlqCZ3oDK11niUIoxtEns1iMTyKmhIU0S4EDwBf8NNLv4ygp4qBFkPNZE3kl
CzXnX0f5r2ZNs6GbGeBNW736sAFtjffBOhD3gcRXDnltGs5lk28aa2mmNWlFYwh12itjO3WfGlmW
zU1o0qCJr0v+vbLf8WsRjxwuyyFp+3sJiXWKT/TrvA/IaWUPtmM8NEGySunFyCJddb3Ddl1DXZf8
a+RZlv1nv7TmyT3aJzOcsM9qqDuvNsXfqkeC2yK5yaZiJvEsbVBwoWIOGN5/zHbuI1lMPQ6HgdBx
lRCJ1onIsr5Eu0oAJLYRt5Ps5qq8OH4N+jYMdisVfJd5TOzt9U+MXV8brv0I9Pq7IF9U9OiUSt02
XFpB8P+jsK/2j6vU229/59WmjfcJaDeHjTff+Sfz3b6mwIgknjktkzbWM6Fo1mlDpW3cFGq4kQsj
XFN97ad9iSE1ZQn/qXQPdk5t24C8ajK6gQaqKCKR+WxXImdCAK4Gv0ft86aWx9UnO9cdWxaCPm5n
HZIptTCt8l3MU7N4T5d1eA0F+87eSxBZB4nKibqYzHiEsnb+tDt5Ll/fQXvGncbylnuWXocK0hw6
Kq0HpbFj6iwhsfeHzxVt59YD2Y595YRN01Pnekwy/XCOlv+yAe08mZY8sbqIE5fd2HBC4tSegtFl
3jxy+Cc7ctQNsb4OJENZcLi6zAqzlTKfo2675//asjHk5J127ERPX62xQ398oBF7EnJaOI9ad6h0
WBg9EJvsPGjNfW6ajqTjw3fte0K7ur9fdoDeGQ3u3LIavPJ4WyHvPicVTjJnImfEK7kNayDCcbJy
eX8tlJzMRaiXQuPuHSZYHyTjg+s29Ge+oYRglNbhoeb51+etPi1kNPyK69nkEFk9qWFYHgJzg93S
IMbwGDRvB7VapUf2wU5+VGf1IcVPKPCLMkrz5gmOO9nB3VK7WiYWcIck5LydprHNxa93aYrgmgup
MAryXc5TOcZmmpmbBenWIoIK9xxE3fQUr5LD+eBxAgP2W2qKBFh1Te/J0Q4pVVMUt1eO9pCrD+Fe
6dInduLfXlAjIVn2fi/6YzhYgntXTpC7CQkqE6WuHAM7Js/8LlRZwp2s/orVnHDBpuThkQjYrrU7
soVo2bEbjubUuqEP5r6lqwEcjj3HuwgqtCDr9Sp207Pt5tavwD/ej/yTS0khlGCIYgE4ZYId+GW6
jgno4NLJk0wRuWacwUcX7q1+zyJLhEAi7mYXP/5jALvaPflXkSKYL//OuGckIZJAa0QQRWVZM7eR
KEaolIE5tZIW690xOe4OPP3Z6kkj1jtjIGSrrR8t+U8+LJ2K1FYi+IqYqsZpKtd3zedyNpXmw3Pa
4LiYflm5uMYyv9CmmfzcAoVmmhT3s2a5wVNgUiBkVCeJ+RCcdIWQkbPIEGSoNxLi28qTA2QKS6oS
xm7uViEJZqt+mGYxKanb7b4Hwqtfg0t8obWXguJPCcotvQY2OMYKtlLzcw/uu5pf1AlhJ5F4Bijz
BnshtngDU1b4L4hGcygFCTs9UKD/sQPLA2LydZNP9iEBY9X+UhWsmGetU868XYqxXkZzeVrE8OMn
toKZPOSyH3CzA5/mxcn0oQIr6rZ9pgNtvCjw2OPVG0CRR6EmiBefphWHzidPWV5UcJCFxdJek8Q3
8uIQefLIDbfZgpRLj0SR6DYMPgjT+IXYsMOqRninnWS5z4FLcJvNHLI2hCtQk2yAtSWtcLHm2wjJ
+Utinza9tIBH2BPgfBV73qloPSRaJuCH3qjOkiHAxxRnmNK9REzOsQjNjklCnyz8HUN/m1I3X/b9
Gvl2DUmgWkFiel/5xB6kJ5CQ3YGFe84QXIFt0CJj1BOlygb6186nuOubDeLeHXYQ+GREGdm8cgee
hr2CzT3svkJeE+pyCtSCsQjh6S+Ei6Gp+BbAAVoKdxwzOG2H2OlEPNdrkjYa5MsxL/kbEg0nwb2S
vOKegsQ+I/9Dlm5zLM22wHyoO5u4Dxf6aFxs7SSGSDv8clNhVo/GFSmdIyaoKHIOPBH9JqpU4zK1
tNeGszb2HXGOKFsvLdJQVoScBg8U6Q0hD9AsZIa/VGq+lG3NqbukSe72j61ivdg3Yrc1XJVIG9Vc
kdjlnigt7T2Vor8t+N61gusylIqnqgjZRpQ1QUvsYcyS2aUsBAQeUhR9q/QECTbu5xLU2dgSvR9S
K9reLAP71bYK1Ctn/dcAzo8GSsqh5CNFhUgWMI0RArGk6KoOf3sh1gdY+m6J80gvrc75zYWe+dWr
tXa7N1CIinRSVz5vfBPOceJJWe1cB7QBv72FlZ2lRfAktNZZqsPTyiqLca2Zvbz5LU8t+XygouOz
TfMHUlu6ME50pn4rRgBE6gNQI/7GDniDcaDCfkPVb/Rm4UlAyrwZjD67T0+jAULmsevFtmh+tMcS
pUjX0LPfKd/reeKdQ6kU6Wqxe6uez9s3n0oLE4+qNmotkWR791kQSGi2+gH9Qjn2dcOXyV8uw3Pj
T7nBGinhy9TzSX5vuOMTrZkVBthqLkPt0xw1Q8kev8epgPaYIoTuQza0W6voiHef5Ew6QDNuR7Ya
FLIbAnPdVyqqR6ennYrLF/WtVfs8CJPj+/XUw00hUm06CzbFsW4n4lkVip4UnEw+u4Vo63sQeweF
/uuemIzOWjVl6zE+P8NmnHHWr37X7VXtkH6hFxhuPVTH1Xk5PaXVLx6zxyRilZfbuqAKyuInAooT
sgsVlljTN0g+DP4T4OSpeiVa1afJww6+dJj9R0FjYlSSV/95VEh5NUOsu4OBvhMQcrBkdHJVD/LL
WfODm66emEbwo2T3hELSJRCvO4d7kDOJViAYwt/l/ugc04yxEzbVvANKKrjP+F5unimkpqMY1r6M
gBMGEcDexrC9YZHPW0UcD96WPjvIOPDL0OsBoUWk2DmGAF3IfTXNAksQ1v/f2ZMKV+94yJmbgcu/
dZ6GVpSfoVbNyxqIJm0uhvD+pHz9xLzDEexAeBklbQgL+Nwtrg24Mv7DKizpjod0+XlCoj4n0A65
PnpmuFrfALuK1+j3eEnvAlYAeeqVM81cb7a9sFc5+N5k0FOyqfcLEMBICg4fZJDjEanavmwND4C9
nVDidD75FiPGjX/FquKF+BaemZDw0u0v/SpL0CRcoVVWGFlgaeBaPe3/zF6GxI7cWwPGxrIdaqTV
A7WADwOsjxtws4UoEEU58Si9qoG5+WpzYW8dOsQeOOOpyICwcw6O/7UCDswhDuCaiLb/CosVxE5j
ab2XpCUZSa2J4Yfgx1ewJ27twHBxtMTj4nG+WvVYIX8aMNfOVJ8xeeq5PEu6QBtQLartuqLc6VLj
yrl752QTHP3+dpIzI1kQEiy4k1iTczB9b3NGxr2rFXIk74K94QrKHZSO2vwf4pXbAZ9PA7RT7JQP
2Gme7Kl0WDwIPd7lDWLhJX4Oye3akYg4IVHFJtHoLOAPihPvJp5aJ6uPabhwvh6PEl5UGnxbBIfx
yG/Vh6abXJv3xeqNADRLRLVbAuKffEwlgt4sbrgFkEwoMlgaI8IMVTwA+hV0GMNx3max22i0nozL
gVVQ0AgjGAXdG/XEUPEFh4id4hYSAUaFX4cNEFhzh7ANhPwFRl6kdurDDGBc6CR1EqnmjI4gSk28
1nJYZ8bX4TqhiAG0bmdAj/qsPQD8z0DfRWS1ZrgtYO5W6YQMfPaaNssSE2AsUvZqmo01gJYM8bZy
SsLP/tjBePjYe3mOljoy4nW+RHzL6tQaUZm2zjYe8fS+0oiXe59BMQnRwz+lPAUPiTShojNyUOxk
fCy+YXiZu8KeeILNMWE+ilEvBoaBnIPKyLwgSi4MJJGvyqYFtVk19+2H2Pq2W1U9/j+iADxTajq1
VAwBt0Vmr+J1l/dV6Rxmetv/D0b4oSpy0Axvqsjeoid8ek4WqLVq5AwMYp8pMyf07Bb16EfB5+tQ
7bBuaGclGbbSARwzAJaSf8iil8H/qiD3zTBPNPrDs9fSEjsiD8AVghDe4BhgiPrylGYfv9VimetG
svP9WzeD0/+XyPAdb5ydxczO6M1ylXDKdgaTouz0lv8/3MGbVmbxt5ODpZuK9hzIwBViLunLNcAf
BKzTHoeV7Bf0IHZecBdHe12MdFEDAB5K8jQZc58cplkDTK0D18/VuzR9OPhiA6kzb07Ea0RcG1+z
9NMAVKFR1lcqadomXzFH4c841AbGP9p0R3FQo0loJnbNHcro9M3sfxfUDAVU4LyfTX6zX8y7OWyN
8ysY+nrKdZlD9c0MGEfXhQlxCMIrU4OPx9+M001vV9kW3eGxwjFPTnbn5GREGT++2MyxfBWDqmEK
sRNfm6Wsrai/qAUR6971YFBzIhdovZkzgjQyTE9ia7+epNkWUY6uILo59IEhfaupajCuxXji44f6
XlK91deWDpkvQPaVvVazB0wiWn9rRRtMcy69axeMI2M2na03mfvScMxWCPnOwSCNx/NTXwC8NMWm
5gkx3Meb0SPlsFMtw8xpqoo940POcH4NAlGxRnZoF8vwSRNv1duq4/I/t598FZ+Vv630YccUudTA
n0D5xUDFsM4oBCFZwcxqqecWgQ4jp4KsSV5bZk1D6BoCpQ0lOJqS5ESMIFisZmAYonTHVoCLLgeL
K5uGtMmYaHnhUMhN95ng1Xho+OdqgsUKBJCMd8pBWHCjJd3QnNu29j7TkhCiqXLl5V8V/uUSYQBL
NW1g20bfcbkLNl0rgaFO4s634Ft0NavW4pwxPj7ZMsCYtTDWQtTwvrv44Sh6ahIe2yEDVQucJru7
9i5HB6NGyfbkYif2BRrquZhRWcJ42bscv7X+ihCClgHYd4yDWLYppBiZ5fHHUKPm2HHcGkkN5o7F
jQJljnxZNP7I8H1BbQWLBashlrPFLwM1C7w11Dyy5mUbNYhWio/8exU53YhI8EV5TLSvB9+7cFbC
XUFVTflmJSjxCcDaiEq2rlZX9k3ZZMsmQP5PG7pPveOfLf9RWBc/KC7jCP8VOU2jPeSoM4jYSh3x
8R4bzdMeSfjdZ24FcNIymYZUrQjLakhfTMW7mn5hF80hsMO5IAVyx4q/AiSpoebbmOUefIMOAjy7
zG/QuykeQW5jECWHlx5TId47Z/jM81+IDn0IQuxMek72qkoPwoUJNmc+7425qGI7AL/yf0hTRDNr
sceUm6gyh+27QczKsJbqaajzu3eG38ODZzlXLJurG7KlLFtWJDwkVA8k2ZwRxrp9DIX4mHCLbgZM
FMRw0enOv5Mb4l5GBWGQEhPyVwCdrW/NaNCNWUJoMD1vb+9l4wU3gCMXE2vjzC8Ju3Ru+BcgZ2SQ
SkPdWLupkeR6fEcKYPSq3o5qHwgICQY59DYvovAJm5g7/hh0hMHh3vLIMykhhkUXepU4R/JDnGmM
h9Db7vqmR3CihI9KTMsvNDZu1SUVUUI95nxQR4ntG6cafTNEVZZCh1yRJ/wybn+YGEY0cdf72Xxw
7/uNosbEMiVzH7PEc/daK9xmEN4PvOHR4Kpud5RVtGSK50ka+mb0c4btiEa4FDobLXjonSNP88aU
vTM/5nEXjuMrdeM4M/WHISGKwGhjPniglyMg9jvgtLCX9/lTqVvYbLlw+56lpTAL3mB73XdAUQay
mrDKpY3giDE1GMy1Xgw2Mq6AcTs0p3VYQdQX91gPKB20Axd2W/Jx7webzrLgb6LtSWF1VFq3Y46f
XAhOtL87PmWLNKmV5SnN8A6cWgmDN47NETXuBzVy6SWSf5Gu7kwF/TPc9bC0VAKKBwUXZZDurMsH
fn31e3ctnFwLF8TqUP6hRcm/ZbOMivkOZ3CC4UhH22j4QgRtYEVvReWUaikLe4x4QtIOfSRCHWFW
1OSwfKSlzFyvlF6hz7omYpsyDw8hsca0Yrg+7BKlktVtE99GHFG0BqrFRxAZ7crRZ8L2o8O0Ch0x
ux/Am7uUgHWICIs6Sju6ARfqG/QIhok9XXw9rNpzpc+OJkaGuB40PS5jJ/laRjuxwTAecsMbnM7N
VUXudo1V0QzR8H29cQdScawaJkbvzO7JC0nslSnFo0rOAxZ2fECUvpt7xxiytNRhm8nv3v1eoyqO
qpESI+vNsWBKYLWp1PkatPyvD6J7pYp9HKRE0ZW8p+A2Cx2qFo837K0RO+usqccrS/vYhOjZRNDO
D8iFzgf/7YyCmQxQ4/vJxhSazTG+dXJem8SyIKZi635RV5PH8MvDujSu5F3kHoNBnJHHBjN4eov6
Vs617LQIyud6jmLDc0p6uIQ42TGdkTYLf5S3K/4VILCIYhLBxnG30mLttqoUugupxKyMD1bk0S2W
H9WfCwPDKSX/JEdLQQVK6fmvu6FPX2/2FlYUpaYCcS2RCA+l3gMKjJJ4YXDkhbAXWlrkaShOF0u6
0ZLpiy6SxLMzdHuMM+Qpt4PZzVJwvo5HRI2Yl7vR1/eG2VXwI0+e0RfFeozI1ptZ6KdSmkrMnIQq
j0nn5LrBDc8SMUgiBqift3KTQe3+rYbv72rCJeX1uuAwnwFmKDY2cAyFS663ChfkuOeFK8ngUuks
ZmSebwEKtnFTpgZNZQY23IQIB8RyB8chKQhU+2PKfL5KD4dVFOU6JVHfFrY5eLVL8IsOGLMzobFh
l3kJTWtBkjPXOWOM/MVoZYtSprra4AVlayw89j14Qd1Ve4bi5i/YZjZiSYdK7vBnNCKJ2VWHW/38
cV1LQvAtA++QAcbyRKiFP0yT9FJytDcZLrmptAxD6yZcrglUsJEp8MGxBArP5+N6TDz1l1zhBnRC
Lwfku6OKzTfSN9aFJ65Drpm5/ZrEBAuVO9AE93tZE4s2LwzVFa2OmeLr553vshtoQqs5u7503EYc
NMOxYMRulErJoW6f+hG4Xd/878w4K8lFyuCyPdD55IL1cMNysQCpiEnVf1JImmpIMO6d1MkoHqYJ
9PR0KIdpdYMnzz0wAq3Ihntjpvz78Ry2rprtcFfJFLQSVJd15g03UKteKAJE5IJhWdC+38/ngkNB
y7da2aDN4K1Mcr8uTYnZgM1byfXeXOT0SJTOLSEzUgkYDJXGaP+IZfZugRBnbZxMTFq67+cBCC4P
6DJh/moq5sDWRR6qubHoXLdWt+ps435rr7PXFnt0vI2pJdYdGEvGCCPS63tVdOVdK4S3ibcSFRj9
3uZZtlf09rfd85B2FeO8UcbFBiLrnjQbywHNKWsbwJrcIWrV+6TMtTcEMCPhdQWZwSOFki4Lu/q8
Lt0ugDc65JnVJgyiqWJb33l7q7iE5BO4lLDQS5oirZmlPiHgkIL1Uvb0uR4uKvn1XIn9IN1QKJiI
ikqcjv7gGH2JNLYsvv2HvN21Y8/I5AZ2dVvuogqJH7c/fydnau/dWTYQ8GT4mJsXPSLHW11nXVoz
AGY43P8qClAxhaQK/GMkrlD96vhLv/eeei9Ck6cn+ipa7qGpw8AOG9eDvf001eLWTgrXOl56sMMy
/Sx7Ovi41gOO9fBIWpoFLo9f7JVglZOR5Z+ufkPsfuXsfYVoS6/qmZpCKjZ5iOzET6cqcof/GnX4
jJi+xDcF9YH7AOrnb0df9UZgwRkHE6R1kupBe/d6SSwQ90M9QVfeWyOh7kZN9IXiF1hVIHhUEGbd
jSm+ntEht1ObdGrG9pWOzCJLWenRjTPxO2515kpIdIjD1oir4TyAfOpITchbBgnovmGnveNEdsFS
YBIqO9MOyw3kmW4XwbzUmziwOI5m5QhzHTdY5YLsOG1ouQvosXZ/LAMX1zXWYviQ0d8/FIazOvv0
jU38KpToHWEuyATKa3BWZracycmiLyzJa3dN0e3SfrVGbKwrOmU08NTjbiC+suaNgCwRN3pRZXLK
ZjeqJ4PEpAoIJ/HDsEz+sJky28CPIxI7p5lc5QbnLjEYyzEnMCTuUgU7cN5eBanzMLWJjVsds04X
lDBWLk6c4J0YAC1rqBri9ZXw95z52ZjRIFuzxWA9an4TjojK+dpu6m9Lztj3jo9vqHYJPJI83vFD
b38EyOWKuTgVV6pE59PMNWBX2RaV5RNs+fWmM0NPdoanEK3CIbLCuCMp5GEelDimtSYQiIMnP2j2
6x/nFWNnFU2mCexyJAiCX/SpB8p0RlpJwm7Df8sk6QU82hnBm/NW7rXCdNtyNqEciHBX9QT28B0K
Cv4MW+Q+eAwdS/BMU+0AUeUfmwgNTT0Muit5CiQlm1u0C3LyKTFycLsWeXKvD+HHce1A+nQR/wVm
f6Ku52e6oA6WMFRbUqO7jlbvRRM3WZWeRyJHYfRlog0u2kskWZwE0C9rKqLyAn3ez1/ewlXrlmgl
+h6CETQstQ8wEM8XZ7hWrH8KuBcoYpIE4Xftn5yT9TbzFhmYAm7AGi4b5JsYPm2MwwtdzD1mhbky
0l7EDzU0gPmwBP9XVW60qJAeNk7gDrUJjzYb+aZxOilo6YQNncqoyu40Rsrt9VLQwNkfcF43z+tb
pO13flDbHqnLz69lKQ1GBegjl93qcjMDG0oJ2O+aqNJx5SS7lkUT6ydLiEpzvbG/a2m5ElRVXk2Y
+K5goQOiclEkdaA7/DWF5ALBUu5D+ZW5mfUtz0Lv9PhtibXxnR6PnCWd9OSe1C0c9QWshT/8kFVu
HoGeW+U6b/kgG7pf4xwtVHhQFIK8ZhX+yo7VXlBNjx1TqYEzq7DWlTg6WCfGM7P0dAxtn8O4LMz1
Z6z3Fh1voVZbt8IEdpebY0lLRzEzO02TBR7Y15TVo+oRCEGHKsZyqZBybAWiKxjuVA9h6XPazW48
SDvu8ch7z0NDDYVmFLJi0NIbkJYmhJHZ/cxt8rjm4+bbF6iSLMVue0tePtWE6f9CE+4agVS8EGw7
uuEJP8mQrjvWl4FVXySkziWglIjbrhSnbOHCE+w3VgoRp2tJlU/nylJneUdlx0b2u4zzj5dDNufa
SjCfCeL6R4plEPv9grVE8Pw1x5o8hu4SweOV0cntuChH1dqowiWV9OuV7byaoTlp686O1d44DVOP
w3SDrM3Uw5ikgkb3M6offhKSzaepGKISSHowUL/zNIMoCS5w3qzl9PVKKXPLhXp3zgdz9v2PlEq8
vSZ80B3fUYVHojf2ILE2ssym79D+BFLL9hB3zJsdCFG6WwK6PIRN63nvd5fvHQcp4Zm6kod8ndMw
RDp9g2Hsej1DqeZmfG2I6DOolH4ok++hGJeMzGYh2aqFrid7IccYmm6/2/krf5FhukR47dlSRM8u
bYn0IYg5uY3ItWfPHowbepQ1IvN4DikMT1iNOOib+Y7AwTEVMGYI2ax9Qu+JeH9kG1r89jVnN3Jf
C7RQb7qEHframcNvVqngmjEb7pB8+hVXJWk6EaZf6qUFR810xi3JvCWpWJoYhRdWLq2XPS+LtIhh
z/m/nkXDH61LnyJLHFn45Jby5iKUK+Pr4eJBkJyFL6xWz5BqtmFXFYbZnzx2c74vaMc4EmAezff3
xswSyJ1RkY5q2GnMJIKz5wZ5qt5Qt98LIUDw3gvHfFBPrEr8fc53VNAM36JaS4QQ8BD1ZQiG35XE
dXVSrmQNxdQ5EWFc1kitfRjmSo7QF/OUxrC4iDn2pOaB1pda0lBveDbEGwbL28rLCmfP1Rv/jGG1
LCwIdE92lzFAQDbvPxToj12d9mZPV3weWAB2bzG3CWdGSVh7WsAf0N1RrJVIW1gj4RO72r0SLQMA
BV/rpnW5MSZIU0RxkKXSkVu5wSxOSyUhEJ8nF0+5fTTzqSRYuf2wTOtkNQra+7pyszcMffWgFLBA
1pzIWLhtCy4GqttpQtv83vZBS3/zXsGQ/O0YrIyqt6c0LlwEnkc2Y73xluntE24Tm7laxq++2IB4
+qD4y30PvI9Swe45WfGMuH8LE8CiJ579nX3SqrtJ89bvlWz7X2mZgqbF1dbkFJvLEKyE4T2uxlve
Vmry9B0La1eLLgWT6fNBhE7Saq7miPJ+tCRwsOT7ajqoc69HaGftxf6wnLqEW01fAkxU5wCqlHsY
87BIIQB5IqwMYd/rMlDiWrK5JnChOjjOtrhIovP6tGfc4zR4av0GhPNEvgYkPIbLPtgmQOgnRmBQ
6jnJPD5zPzMQK8yv8UYRPFcH2YK8Z74Z8CttDzLYnwX2P7uCiE9kyMCKGwE2dTOB9PMXHd+7U+C/
ZvMwmd9D4LKO9hSdfA5Dmj0nfW8NT3bWlllceSOJfLmC46MelS+ZRvvCPjaeFR/nJe4HwjIgRcvm
pnJYcoKl/17yXJpyhUdryVN1y7D/2ZRfn1u6ZmZRBl1gAdDg79ZPe8Ds4YocHGTO8Zgjr7CcjPYS
FzMKZNiX3DTbMdUOOagT3GvKQEsDhMereUzJsCgd/NtMoXQrlRgJMlwNbwNLOf8L1VwwhXbhO1pZ
RNAszdTcCEmju3dfUYK1+DyHw7VdN8g2bfNaFlyX7YOFcdDJVK2An7PNl9RSgP5sEjgYNxxuhMyc
ZtleDk+WIgKvqjYa5EzLRLT2kJhveYQ80niA1fs8Gow0SctN7AgcCPe/fhhBQTynnGiqE6LqPZWZ
W7UyQzEBoNQkCBG+BpjD/Ltlx9KGLB0gN+JTPBxu4Z7Gem4kqtW6MEobtYMgohT+d41OP9Ud23sP
txedWyYyxNepqfnbVYhOOpZltJI4+PF2ReuTqJG+Dp4RwP3qCg2SzXo3RCJ+NnDorxBzWa3eOGbz
JyLMVS7DcZUTUsv4NVdOXMkI76HAtgPhjnPkn1nUvNMJ+yn3pkqMcf8i62B2KQEFPYyrUB/BhqHN
ZvCnqkmeeotU5SyPj+S8koNlX9v8faRGyv6BT+8wAYtUZhkVnDQievG5fjx/2I9/ivT8RjsbAgaf
taaMBV7sWn4ZgKjIHIUY5bt9jNxa7NFmDGXTUD+s7yOQbrdJWnU8z4c3JnWpuBRdBmYVUibTcjCo
PdYF/lDJRJdiLSOCsUGbz2ySgTYm7qx3VDIbK8Sh4o0ajsRs+vRjZfHEXKUTD0M2W6skedJ0gteE
WtW5pIdgOixzZgjTaG77oXK6nY2as3vRbW5GCunHazmIhVdec+SIxzvdhg9pbNsGGX/2uffB67tH
M0KoJM/ykFm+NY7ut7eiCXqV+I3PXIjkL35C7jafO4KocHxNqIaJjWRxhdJWpmnBFoNi94hVHCRv
SsY0QjDH1hq4qqvr31H4U4KPnk4zZ8LJBfCXbLnbzckMqot7NyVHRYx4T2qb+a9rS5U4IeKOQplV
D22Ua9kP4oQfkneHy/mHwfl1WLdRe05LNvowj2MoJdYGX/pYsRM/txYY3L7RZleIbameMF+T85Sr
b39nh0SAsaIz9UQH9jEJWaRFsZxgct3wnOAkQK2t1s91h+iuwDYMs67IR66C2aKaAmd8c/Ep/W/l
1pJHuY7baCYrp4hC4APzmp2ti0be43MJXemj8yEGwdC3hefYdVerNwUFoLMzuZLhPRM1U0O8ff+r
qm+4uqD7uk9G+glNmKzMjZBaoHycBg9VtyljvXrHDTFahMCdmYoQNsLIjX17PjMYEqTW44gVPpaj
Vfjo3hgRTl0UdWV7rWQNZrU1Zdz7eCa2oCv2pE9OjJpa+TyocKmlF9kVOv/XEhSshfct/lDfd139
htdx/I1QpGDB1jXaFX7i3KbUfDN9XXBIJzbCNvNieseJwv9tnxrb1e+zT+U8mjAmmygScdxUD5+I
PFDicZoiP9Egh1vPsBnSWqaygCVKAFrA+ptvFOe/VFT3ur9TR6yCNT49yqs2PKeCbNZ7mR752xzB
CqYLfFE0vO6mrgI3XYnFPwnsT8Rdk+8N9sAglA4VHfHNJUm2eqQn6Zgathw+RBzWa/kcWSjuFcsq
GvXQju0lHUD+UvCT59HKceDN4gItrOZxkfXHSzuYUz1QsuS4hbro5qpb6sLz4CKHaZk7us9mskx5
cf6V9ZHMU2+J1gI7Bjx9ITcxypBriXjTSWODMLGbn1Xney5RdNYRFJV0Nzu+Kxx1Q9cKWcrTx7/b
QVtRvrT4c0ebVemCwD587OzWaaPwnBLSLj+SW62Ruxiyz2t9w/GujpQewnk0+OPDzDMcvymf8NZO
TAa9yOwkttM8cch0U/eHIZXAdINgXQy1B1dOBvUmXGSyJoHuSIpQVqZLrquepJRUDSQCoUUDhX8S
wDgm6xZu2OA+yawMlLLnL1KWUk8cUyLygdMpbpUpq8WY3P211rCsq6efLP9xNzRuTbm4dLnstf3W
6zFr86bG4g2yZlu37wsIzIBoy+F8FlBxrCkGMvRPZ0Rr1754TDOoY8FqIcPA/ViydgM4YXFbQlVO
o9Vfj3A+hElObO71heoyOozOQi92F92nhBqtF/6zH1GU5T5DpPcOkPKwQthlfrxZopCpwdCaKwH+
7ym2BK2XXBIiJt+JtuKOXlfvLzmxf8bxdgtBeP3yL7/htL4Xr/F3RUX7AovQu+DH56xCylZRP0sU
fCHYdwc2OFtQmEzW8rEENikRn9UYEIPQdJ1MT1vBN6dwCd1bFrDsFRdILLKdaI2uXJq6yA5k+Zzq
uF6p1944YRyA3Vv+9054c26DAB0678qdCp2m/P1hYsM00yod4VZlvNDC9kfA/F38TWPYIjKh8o7l
uvDNPRoN74CPWys/ujt7AcJUkf0/hq6EXhaOiTWVtFd+k1RRDAzuz4xK+B//YJI63U5qPGHe/q0O
YP3qAxDFEH6OUGHN26u9gYdmumwSkEGlOtvX92He5deWzvCtnxqsx/S1QciFVrQdsH2jcSjyLaJz
1jxm9ADHAsRjaTxXwWGRGxZ+66gXww9p+WYOB4Hh0d5jQvWd6NlM6VHZ1uMlwImPoJh7B/fxLFyc
IP3F5ZYz6ovsY/8/jA3z/qOQzAXxfBTEFWu2H3F/8o3OMTeKawa8ZhyEu5OSfTKd+6inv/T/GHSr
8X3AudhwqDii1/NPiMXiugRdUxu/TaSUjMlQSypWLxzB6rDj+jt2HH5mHeATW1eIiij9VG/bO6dN
pgzqSqItqWm00xKaT7nLovLIOtoZ0UlHeMOIBsJ7+xm3+DiJwZW418ICyF+9QRRDH9D9zNwcuDsQ
oCB+Kw/OvxjzMcXvmcx5jvYkKT8fAo7ARO9osvXm9ibMqQUNwQGPopFcucZI4n8b4uDuAqd7bzlp
wJjFKDmSUsS4W61QPYnH1m7XPWwDirw5EK25mfax17NjeQtDxVAZuyATh5kq1/Aag4WEEfhi08GB
KCi2OUnizUNF1RzJyjnfBwqIw7bZcJctEq2SPqFNOtRfe7tCYlxL0TnpY+vFlkqFWa2BVaYHD7mZ
eEttII5rqBgJ6y02Wp1V3r1JE2YB7Llf9C/mdR3dW4sUTc0wUM7ifN2aK1cCQzjJPyULa9ZAWp5p
CPsm8w9taGtS9R0b82Sx91srTmYOE8xo4WyCgjMb0WB7x3QlIIwIMC4D1LQRYgWPZG2ezpoHShjm
iYi2sZ4HzyDKnFDHy53w9tv/0ExZZuH9fCrLXcb4y7TjlERN8KmjKjSfT6tm38+KI+5pQAIzCmT7
2NjR6PuF/MYZ/wrqhy2AuhxBzKk8Nut2/3G1Q3EMaSyiNegc1PIzfyOMbxT0j5jcs4a8w7qqs6VV
Y6/88iNnb2bNlfKhgJLIiLYpCXgE/b2uB90w/I4MnZtP8deiPaPFiYon6es6kEkLDHtO3XkIqEU1
MtbTHihjlcXzeqzaTdkadWohbucOelIq9UWhF/KnAMirsfRtmJhAj5E4rDFD/UBEXcT2b9y/myPw
acPxDfi+AEx36ot7d2Se28HDINmEV92qXFMKXccIHbA4qxJn/L8VQBY5k5Yms/0T/BlyZ/HNETXR
qp2Q2XkbR8snYAd63aCcGI32aMTVL/llTE032t60f0gXSk1TgvThFB2crx2D4l3pypLj0l5QRVKm
U2sn7+Ay1EN+VxogolfG4HLfnrprsD3zYGiuKbKL8Uoav6XbSUcMRUJnB8m6JwRvbu4Ylt7v88Bu
9zFV7V/8R+zLUWPjRBdn7Wszni7fWxsTFOHTICKoaDLkHFH30p+w9Bc3g+BQzNeA7pCpn/yAEEhM
Ju25X2Uwyyf3mia6zmbyqdWbJPptOnE4qJ7f34NZ+egHfScShw93Z4waOqqy0CVZ5W9Sc/2v7sHH
FHVKGwizPEIzA01QqHec10oMtnQuhJ8m/jMxXzBcck2ZOJ2Nwg2RPfSr8+xnyDgO/PU56R10fq+3
bEXIk2GwzUB4Dw9d+smCvXZPGM0wTt9cxnZTeraoxnaiVINEgbBsbsBec2CDdonxCNswx3fxoQoU
0kuP7uwhEw3Ga2kxyJJxGNQ8pFQNqyblSBJc1XIefc4XyiaDCrvMGqUzNT0kherW7ef0lLALUrgd
68LI5cYUQik570FJrXqWNQmStaWLeXpx+E3t4V7LCuhxYtipKtNuEuouQQ3r/963rwZUSBagoB5B
nKTRFlNtUQ8zPxVvDswrnNWgO3wWIb0Q2RcUMbUNJAiLCi/h9ph2Y63IOC2E4wGMCxy84yjU9Op5
5cxHHtpV5pDXHeZvo23hUEAfQS+9+Qn+z9xvLhInXyhlMlM/sFDQjLAYejMffRVmQ8thytbteSy7
YdjL/Hy1FdIEf0renm7Zq3b5+pgY4naK9S8vL6bPWIzvg5aYlbuQAcmpFUB6U2XikuUqhYoMEjY2
V1g34iy70oeHkYoAW5M+PeIL2RysoZnr2JciuWiVurCruCxesElPb8ilTiywnpixh8krYxqqS8W8
6Vr2b8JST2Cvc3PHObcyc7PGadCLU4mFCfXF3zl75QZQECveqZ6lMziJmjRvdZWgewZ/IRNfsSu6
mEhmXTAzKeeai2yJNfF0gpKvk4bBIpQMrMeL1NfHmy4fdxCduKZhtTqePyBip08sbDi9fk+6OQNs
gXdC+EZm/36hpx3zFMAruh0ewuu99ameFAQEX9QkrXiP1gxO9EaUIZqdAfO5tRlhTUCG/x6E4sU6
E+b5k0xy9CmPBh5kKr1G/mX+MLOGdR1ZsndwEw0KnKE/DbMPu38zwKCcFQIRVv7f8EJLHgWceFf0
pYZe742aMdKDOajBB5Lm3n3lYVMa62VKWpW5lr77/qajJAj0lxDUYG/QjMjUUEKkkJ3BqL18Mp0S
wIte3fsmmGjooMI4TFmOySMBYSQ+G5eShu7SW6Fod18oUTkhCQH7+avW5vHsVW/8zTMGitW77Bp3
bV3D9zONW/lzS9VUXf4DQfIrN1N8IlH7l7NkvK9IdmNNWlmHIropLJXwmXV8Zv7jb62VPhjv8ZiZ
iRnDi87z6eylsmYVy9aBlcgwv74SNvX+920oiKFHbnUSzAu+5MAJPXTPYEK+9wPp5mH6fENpd+6K
vNmWtTYKjnEZb8gMMuF9FSYwenVtYAvDwwEWk2WbjEYao6u0HU0z61qe4D8DLTIaHbjr/a/hAVAZ
AdEA+SjBWhjRKoQRaZC97NuYDUhEkaD0IEL9r2YKkP/tYEvht70e5nAGXj23vFGMZ4VwhtLnMRI4
vTUPvwomuOcSGy2NNCTtn1OT0z4rs/yxHo1UpP2FS3Kxv2RsOsWp/6240U/9IMbWyZpPr+xLD7yi
v/QN/tM8fryMyyb7dzVxagGQkNEVzKtivQ+QrWa+nfGl2/WPnWh3LyPSkC/5TsYVlbKDUfxHUod5
OqtSnaNi5U7ZfWGRG2Th2SDP2lZrx5KyHHyySv8F1FPZgkIBdQwkkG0woEuILQlBcctiNG4QE6j5
mzeGeLaZm4wRH6b1x92jDBeef1rQdoKlMjlOxbk+S3gpe/54ztovmzGuYWDf4DhrkCiUrIQg4On/
HiKCQ7OhmJ+HTWLx6S96dI31/I0uWYFAJ3N2kXCtV4mr6SfDiLBTXnu5pd29S4jz5fM7opmZ7kcw
A3dq3bsFfEGnQRMoiul8JS1QYUmoIps4DAxD+dWCQNRly+5aqPp6vWDhG+ZBp7sIHprWoP3OkIIj
HbNMr6zkuPMplkHzrnx1CByOHhMOiwpvIjcE/O6gdJT7FS65uXGp+z4tOKBhqLRaDoqgE2DPZXpl
Wee5Ku8AnqxTSss1JT5FOAOgFCpkg6DgrJA/dtkWKpmmiZ4uKriRsNYubXeXTiWMjZJfBsxv1YGI
vVxy/DFyC29tXVDw25YrU1dUBBGfbtQdxd9wF9LpjclfR4hJG0AVNLcPNh6o7Pb+u58bcqlV4/bb
Fidw3fi9P4pdYJax3v+xB1tQ+S/LHTniBeOtzoKw9cwB0ZF231V+Ma4znVy8rUyB1kgLIptvNUk2
uISrEtwakpc/PdO/hJghmbYL5aXMMOEsrp0yRZFPzSSNu92EEGaz0UE6UgM85n4++ZlTeCKf7dtl
xAPRidA0V2UsqNyvG2oDGkopPViIhPRrtNlXwfbTdRIw1o5iiake3gOp/M+7J+tL7RQDAcCKo+BI
JW9bVbVZqS2vaa2+rdNPazN0cP7yWOg6OExnZ97xcFPvS90G4VAACAqCEoODXGYp/if4vBBsMdHC
5DNGQYX+f1PV1yvnUwv2jX/CMb8/cGyUTMiX8MRnvHiae8MRVC9JWL+vf4PQ+8uN7GGK6WtF+cit
4/qhAN0Lbeg0l86DjNmJAAHqJxEWJiZ/bEW355N3Z6DtG5n7BkywaRIHsAUPIt8Txmxsla1fbehx
UzGOxdijupdLmbivMIlzK5WhK/KtOAb07DusdfF1EaHYGOoCE4EFjme6Y3K9Mm1wU8LdGgz59HH0
7UwUolTLHFVWdmJXm9TO8W5eWRetTkV+6j6Sxmgp0Vkh7f3PJpgbV7sLtfmYw8Ns5GsAFXOIElGZ
PZkQxEBVJK+BDHvnCZAgu8C0DBCjDz0dHvcZgmZKu/zfr8OJaTs7nd/M14kprd3U38iLukGvuDZT
Fpwhzlw3xhFE2FOG11xY5xvDBNWk0NgHaPkVUhuPv5A3Yvp4yb1pjTZGzjIpZY2DBkx01NAqq6we
L9xqaMvEQNrb/57NjmjNudDZNuzskID9OooRAi1xs5iqW3MrOkdxZacFZv+wl8mpmTBqISS55rhm
5/CAyEV4UPypxrjKg2aTdT8lQfwCmt3BuMu58u5/HPwg1LCl8mPnbDp6QGfk6oq2TYiA82ZU66qb
1aXK+YT77mtKjL3mSOymXpUdoalUtnqgCU6ZEtKshktD/wlWVbZNR3V3BAlgblCZHy3Pv7WgOVM/
+Pe68mDTgoLB1EuJcB2DuxNlAvrNFaGjn9V+itwoQl5TZphlDUSxo9NjBDFBvp5C45Caz7O+CtJb
eE/m5P0o/EwPRygvsZf9tV518PWzkpw+rHiOPX/Zb0g53wQ12rbeDkmeOxNjdPKLxVhNj0Lf0WLU
BMTB5F47qNBeMtAQcTwvs9nYPbJG67ogWGIkqrmU7QnCIomFNSJi7xKGpRUb1IqQGV2ZLU5itiLJ
EcChgDg5AUDgCS773a5kT4DXO0SA7rjZtEwovn1LeNbE0wgWXmQLThLc85vosiwamEpTQtfH0ZAj
YzQTkWBUxg4Paol5nABnTTO1i9mYgrPjIB7dNtlu5MoAub7BTndfchnIZJEOEHP1U1CgN6Vrh84F
50y03/a1quOEXrLR91GSjX4Qf125U4Le51A8RULD3XGI5irUrb56VSPNVlJduex5iRBYjFzpJnIz
QWUnEkCYxxQr/U3wzQPEjMCGYnRmNDQixf/5eyh3aippmQEenAiexp7ry67ItmtpptllAQ+X+hH/
IoVXfa/KEkKEtoa2rAO9VDSxVRZmv+wlJ5yYekHvR7cu3L6l3dIGb7cxYO8Z+TwOS/QY/HV29I7E
EETr7hjO29JxO2dF1TCZp2pFVZDAnv+WvyuTpXkxHobfGPGsccPaxu/X13H7ZrycIHPRMwtPmzFh
Rg+KtOiRZ1ehHxWOcilxjSrr1d1zNbJcDMdoCrhl78daKrlGfJ4V6J6aTOrNok72iDu+0JK/5yuC
hx1wILogS4i6RRIe9kiKb2q5uZjUsounPKQUkQDXaMDHe8DkQDMNxAZSJdRJuz5aL9iGVyMNR1rH
Pzr2NZH2QjPxWoXSLUPEkoIfx7FvsDwcJJQ6Ig+a4kBOtoqxFjSvN7cvabVheeemov6kD/IePZeC
GWQ+sRvI77lZngYRRBN/rMdB/Z9c4I38Tg70A/mQDc2nHTYmv9MbjCzDaW5hHV2AF7k3PCoO5ytN
wVm92v+swwMP9BYdzpD1xM2EJxGDWEY5QcNBkZhqEbbsmTj7txxwHcjU66zcUeixeIa+BFRwagj1
144AaFhcmodjiInQc7aS/sR2Bfr4WRligNP1muCC1ZnkVR+ywkQNc+dHVeKduJ/pVfbhhzK/6ZJC
mOOMJKWRyJhHbw5UyNcp6hoXN9FSEZKtgrb28/8JckzNtisI22FuuPOfkF+PvN8kalQGoBhgF6dP
8O0BRQRJD9UalXPl23LFBX6ZD0xBN/0pyZTdSRwVSZAAKhGzM40VQubEBJdTmjmAapLmyNYnDD+z
QMcdS3ZAyKjxCASp5duV4JNOqL35Q6ryZVrYOo4YQ7f0lhTHDjGr+tP2GmYUonim8NB5Kbi4K9dJ
4cp+3dTTZ3IS20KLlA4fk/tRuu3zQmuX/xOclO25D5RTYOk+FBVmHRK/Wzp/lSHcnn7NaXf10LdI
0XDLTm33Ownmf9fFx0q/BNOugsXLrjhgBwwbJAXn5TksginU3j7dmLUQcNJAhs7D+Mk+JkvzKw0E
jcCKX0s5CHhpAzUXahjtHE4FxEoh7DqRTPXc3v9a3k84ALqntXSuZL9k9FNhR+CWcLGrWJvpdi8i
C2Hkn04nguUCt6SYOzqAyVinqeuexfnAsABK21OHR91qq6A5Oq/Q4MA82tGSSEtzkFygxlPvt4Eh
vlX2MCfj4nSD78Y5pvtw4ybwIoVSLkpnDH9hCPmR2kcELtfq17S8GG1hqkoMUPDV6CPYuUMcrhS4
yZErCWXLx/dm7dEME72EAe6vyV7n5JaLoOMzVbVgbga1eaTG+tLBRXvfBt0TlG+aURWIClkqi0mC
x/5kGBPlRhb8cWva/n6pFUNJgFYSIOQTicFdWMX9WiwI6S73G+gcwE/Cm1tbJM8F8bA0h2FBsZ0s
zS9l8E1ZQaBM3Lf0jwTHy/pknOu9PMbQuz8vmzUmlVBZ2IMKSSezzwNVSY9ePaaQzn4gqEag3uYO
O8rXHArNJLy3JdTazUaayOsGZq8F+29gAKRHiDyQ6lE7QErJOgEOEyUhopIZFnIoGVbEGxOiRp+n
CDa5X6qB36el1V+LSuI6QPdXDYb8ol7KQ93FOrkR9OGuSbCrc31FS+zCDmwZlselv7X7p1v+MvQb
fd5Ck/iBBySmu5tAmmsABcMveEY7qP6ogvL8UxEAOBiiBMNo9lAvmkU5TDaPItKfircmDioq0IUG
KlGT4ug3/AtdD58F99KdY//lrF+W9/Ois6SCgQHgkXio+R7gUbJVqSGAGiOmOvQEisydzsm+Tw2X
bSEHHB5tQQTN4eaLH2zEgkqrAWKo2fhq/5vATgWvzescfhHRKMsD1F4WheTx1Q4bgex1MNp63cSp
Zqf/EKbzbHIoiIrz6MkoK4B1OKm5v0Se2ghuych1zpcn3fIB0/rCa97ToObkjdMLYssaN9LnuqSz
pdBZL5rb94HBoB4NMSsFZkwNz8jpdkRYLNOQ9s9oVE+hdjrBDIOVhRz8r29LLJPH/EJHfvi5yM0u
W4BzHzzdRyRulSzMxT68qLNHGohzzz2YGiujpVHC2f6265whO3TV9fYSjWLkY3uD/E/Er2HXXvrf
TPKc6AKmrmN9WLauJt05+OCmcW+Qv7hNcYnEYLRwcYb6QRWu5/e5Ie/MVP7HHMW9NUJyhkZhUoWi
OBix/tVjiLwsyOzJiB6OoI9S5UxgeXIXpsFFEgZuIUXPPtxlonaJgeM6/QJr09GIx3b9JQw5ig8X
t6IiGaKbOm9lsmMGowl0eVuyVnopj2sxiU4IgWjnAOXYP5dxtt0wzdlC6xr+qG2IX4/KIs0QbbDy
DS6ghHp2dl+yxuZgnfQBHmdFeyaVSEesnjLhNnntpEBfmTste7Gwl3I/Ke6crvXR83HXx8ml7gJp
UfJCOnez2LD15HXbsFvfCD1pArbDlDofYJPyUaFRjdTW+MBkgSUPHBFlEGPi10CXxzc+91+BoMHi
X7ilkLGu17kRWNY/0YTZG7QLpD+hG/JWlQU4Mbnj1uS6HuCZ3etgkKBES9lCt3f60SoSiBhnD8l2
uccL6zpw1uHZpBOSp61Cj9rX3X0HGHsh3xiR+MjEdrAg9Y7CaLTu2v5smBiMQ5uYxBsJ6lfduj7c
DXfU+dgaVL6l3YLdeh99w2A1R32DwB1V/J2FhR1O9edv5R8tz73cnlUAemCjugqJaABtIXZ1BQyo
FRvL2RBnduzQMXZXQOteLuYZCsZbK+limFRu23Lw0PBY7rJa1odaljeAO+cFkvziqmOkwWG8bowT
fHPakeQZ1EL2+XXvx5Ml/LKnfWMErQ5oMBVqG4MbafJBZ2q7dVwjRe/MnHyfQONuR6d1YsaR99O1
m1jqhB2xdBSY0rNOBtvXEef5Sb+2CPt2W/7Uf5EcrRHuw39VkapW1EVEQUEJfYjC6PgNM6DedA4H
OZ4BZABXkA+SVWu5j50t4y+PV10Qyo4hBZLme855ck+VHsUOxlWlWYBF8egjKsJjBRVlUKVv5w96
6V++H+kWc5Xw93Skkfk3PlsQoQivOYq3ADrAGnVm5vYuw1SlNkeJE8KZGnigYP9wWRICnKApb9jR
TFdqhtyCJ54oWIylLbbV6r0c8BmDBvr7o9+xTUKh5/9jm0aQGu4sO7QhCzsvOLP2pofPRoQIxSjj
KGqgI033Z9E+DQuLxREfOK+Q59Q5+zNdJLJAB8KW+K/qPXwexjv96NGVlIvtPq7ZIjYSdl+ENuD9
krwdZQUyMtPQwKAmxyAyNQk76JVmhAElfJJghkEzlNE+DoC7/fb0XrzLgWnYcSYI31uHhL1Jj0d7
508W2ryHFIKTSNaqp3dapFk0sTyoGcpWkfwFoaTR2dmLYrUbqwi3/YdA6y91FD4aWJpnAoLwG9n5
TJcFBeWxh64yOOvDQq/fU2buFafkTbtxviukEJ/e0vMMyQWIOLuPRc2bYIngBrHOEaiBsrgulA6H
SAki22vER5sI1HR23r9H0n5i/InaQY1Z6/co0WrX8KMX84obgVsrRZLJGOzbiqab2oqLoEj7gsGB
F3rP3YkUh6BWWqSlMbuVTxBRnBA5HdHv692+0LS+vSaLXac6sTfLoeNvYD7GpX5+raEDdF5rBNAg
j5rSQ4YKw5gXPpI1mjUlsxvRMXdh+s+Evj5JJB+OvzwM2PlPLxRL6Qp4rGZeMT/u37EEB1uMTR5N
TG5gYCqNPHlRLimLbw6BSweHOUPzvXe04j9019Q9O4V/wskyKrSRMFEd1pfW91DKpo632tC4VLdu
ouI1XANq9af7r7wSK4h/w2KW+RRSMqSJlOtk9/qiJGIZokGtCs/QQa0SrrMDNt6AoXwrZ8A78wxt
62FamCx4zm2OAWpVK6fy9zZQgHDSuqbT7zhlo4/T66N9CpNHNTS8p3Uu8I2kgkzfn6dqK4R0M826
bJ3JRnGnfo8v712SA6T7tqAkPh+B8jmRpGCE93Xuk7dVmqpeQFr3aVzq6YgLRpgukhAXM7QHCEht
184SUOKgTwXpnlRn3uG7gqtZz1YiquXjvYgdxUW9xor4gR40h0C6m1IinJv8lIf8ZAsv2sXq5W7Q
M5LAbRHDt21Okq+VI24KQgA0drFzU5b2muAPOKEYxJpUHlcBsPQss81aMky5mrCDfHs1YCIXimpI
Fpg76/eAoXf9mTv+u4L2tuSdbzg0qCjm8cnljfT3JUGtw/+BVL0jtwwMv5Z/KGsY+g5QHwog33G+
vHO5Je04yWHQV/yzeXYiVb2zEoWeneEy3jnriu2P/ujjnNwZCr1CTyAcyCiSJUNLLuQsV39glqxv
LxDGMjvhKoEFvfD5HnE5hupktIEz5ld+kRFjLtSSmwyhC4/0dEmx/rftSP5cEJsrkY/oQa7MuGxK
CMvTQ1WFIaNQkvg1e3JXKjHAcOBeUn7Cz+mhG6ogBA0KlTUvHOyGqVunSvOCtXJMW4dA8Qkf2zpS
qyqg3syJeNHdXevGsO1q77ZY17IHffCUdqJ0F6ijAOf8djnHzXLSn1ZAkiTlHnXvJtq4JUUYV4Iu
5xJxwvZwnOsXy43ApxL6FHVbSaghUUR1Sc8XpD/xY+nIc8dNvQtvNo+QkSeKu1e0Xe5WAgmSlRbd
cyYN/2hblDz5ZbV8zW9TqQNzK+r/vblYITRAJvEDjDH6SlloQOFtry6+WeY5UREMkNjl3yALzoPE
+X+JrNTjXucoYqn7lE/agznLVaQMqvhVk8QFsWD9+nWmthiubLWY6HECUfIjZSutgd4ZdHa7fEyz
WRB0rPSnknOLVfJ9ZVuwAmTHrAZqQ0P2Thak/5906icsvXm0MSJmqL0uHINP1V2CUV0cIoX7xHJq
CBgGwtjXTMySjoCB5q7vYQ24f+8MaMDEQHFSA8+VDFbKBTtxKXui720j2S7asxCNV0uNVo4J3o4d
CpaNgut8+unqBebCT65IRYVOjw5nRNTW/awIgmxaQtkfvU6Bq+kbLcxfbRk6TZ0HllyEtgLJFqei
XzBwc+687FvZlmJPlTz7iy7ga8aUkaB8aCEvNE6CYbHVRZ++63LqTjbm3QlkKsjBK8162pjDxkQB
cpOPamhODcGEaWfLfzvuQik4ZUpY0rGBDCxr6aUQWeaSwcNAq3uCzxd0ICjN4p58Rt6F1artW7tE
uqdgxXJAz2P/BHGtN7CRCbt64q94yTSUWxh6B2fnkjgw1L0OhCk35rzGGN3FDWlvIwDHXyMRqVQi
O6z5FiQFMHotH9tfktvzWY09ouaYyhbmpAOik5FnLH/6p2PDJcCkIdLlHBAGcbDETNYwsNKAcH2Q
oZI+pulkNdItj7njqRd3J7ntfHN8rgIaI8ztaqKEy2k5qx3FuO2y7b27RGdBAq2Mm9cz0hLJC6Ue
j0zU6Sh4xIRrM03/6ZrApsEhQ+4LzxuRsNKWNZo8yOvq1pdlyKHqRh1wuV5Ol9ulcnDIeP9qZNUn
UpMbVr9/OGogApWvNkAzT6HjJosTBwPDBOxBM7LYsUEma1Gaqge14NarQQk093tIw7cEsPT/t8Pg
eIQ5L+cBNgZqzkZ3NXI1uqBh/H2rrJx5M/zrYOUkxngc6EA8vY5acbrUdMvR7A2a1tAkg5Pk7Y5k
c+Ae/Hu86dYZ+5bDcyfMHVFqD7nqL2RgF1mc82Fe3jXhdrcOtENwaGstgw/01nvajRCRNWWq/dGN
ukxXSRDQwP0s0zueF+rk7zhG32l4Xo93kQD+Dv7gXQ+kklHnPOwz4zoDh5qMhc0crTxZXW5yMUl6
+ZJ6wzhz7Jm8UFReelReynAyFLhAHUVOtZsxRLL6P93jLFZCcxE1LiRN+/aiFC+ai2imojXtt4RW
vypxXyIw7Sfu4diccFgJ+yJk1SuN6d5juuX3KeMJ9J/Rups9a/O0yFYyqqyoRZYjupLEovfL0SXv
CeFxKRi3sbwQl4FwhAwP7h5E8VZMsg/Z1J0c8jPp5BaGon3YIKDOv7k6SxU2UlgSLU4iqM2eal7x
VlMk2X3wp/S2YowOSf3tvqNduvGU8sC5vAzo1LEH7E9Lodj3BsV82xZR7GMo/QLobTviTQjA/5pQ
+ZoLoyBPAOCLi+cThGKFcaHz7aDlG8cCukpF9JDqAbKlJAKmCxcstv/tSCjQFiKq3uzouhQlwHGH
820w153Sd3bBejH60t4pQ9gZnyNpeBfTdGm30zUNDX+h+Kg3a00yIHB85pSYKqRsNhL0mVO7zOEO
TVhOJQfW5GEFPdtI1iDPI/TDr1YhAb5Jh5BYlQj1UIugC+J6vDd/4942GQXQqAncBtlVOlO/brw/
saQ5vjQksk1t4jh5bem7pYf0L2KbRZU6AX3R7UyxQLLqDV95ShgHMbdlmVqE5EL3Y730eYOStGtt
vTU6X7PeiwoxAzuEfkaVsYoNwn69GWrmHZ5jg61MIHcJZddgKHm6G8vOR2AI2ntar7QVOSZtIU+r
S3eX3O/XrvrP7WMhXMvuBFPkF/8VCNHl+eOhyK7jykcjs+fupz8hbmcizp9AugYOdjlDbnE9k8en
bdNzPliBld5lKzqonvm+jnbYgjM1dBeBEdrDjZYQFLiFwgN2H9SgD6Brjfwu3IdsK4+3JW4ET90k
bcZezv/yAiGqzIFihxAgreMLlIyih1mEGcSD54JpVjOBfwzNzzT1ez5VAu8436fPofZV3Ctnez1V
kKtN//fsh9kojJ6XErZU59UM7YLngxsP9cG9cjl/jjyCgnuGrt4XJ468PWLJKLZROaNQZ4pLqllt
78FqAcmjkoEa9LKxNyc/BtZDwTwGD/iMbrXPi+IQ4yBZyPsjoai6Q+/59zOOjg7ooCcrBor0uITU
SENk7/0YA8nwJ5MZLX5dhwLVF6/oLgQcuUW2GNz1VqxvjBKYUOci4+Nxpj5YMmXvr3MO2escvpHA
TdXQxn0c7lyhtYuNxadsaR0r3AyBL3MGhQRLVLQuApySXVDYWKJD9Vmva43WEZWqEbJGdl0ZjDFD
EAOJOMxwWCvJuKdnpNpvHHfVM67eF/yBoHr6f23oBpbZakItn8b2oZL609qk5e7GiXQotK1lyz28
6tEBYghd5bJ0TwlrhApgFv6c8QrBqncAzzpfjRbusemgmnz/MH4styA+Mcoj7h2m5yBnE0UmKWvO
XZUGwLVMikhSVpvv5A+6ElJjbjU4gvXPhvTOYBH0MjKRw/Gea+Qq1qQeOxzAmcp6OoGE124Uv1Fo
SDe1Pf09jEyS/Eg9nARRGNtk4XNjybUc+uZ1pw7vtLbCvbL3on9XrB888AkKQo/y2cRYWi1wI2g4
T9dwdhKCHkHUylSPaEPADIkRgTdWrORbE8dp9Cjyqb57euB3PBIlSzCvlHGmC3kUjF94dBn/IFOT
0ZR+qfvgSqjVvKZQxEE8NSCh5qboToR0oUeU7CEYYisgesLDayCgZ2KVPs/7R96MMW+fgvYMwY5r
aTYMwdU+vsobTFBo6IlIRa2+FpLQZ9telC48XmtGhsw4Wb3WhD1Oc+5Eazxggw7onKplSaecYbSj
X6zKfU42WY16rb80BTJIIldk0WPF6sWGSt86WMrV8dmwhnQzDOBaE7JL9joZunmEDINrKfj2BVL3
xaSTpxdfKXGwql3izF8x+idYyQdchuZcx6f1tZraU2jRz2RSbMsWKi+hPxhNlg70Q3S90r9M+dYt
KdOFxdpfKz0vy+VoPDLLtOg98/bl+8WEs8rOA62hBnDDS6ReYiEjZWMjzE+s3M9Z5OWz7FlwMgNz
D4s7i84AX4cWJxTvdFSOyyZAczMp3tqNmpO/6eqaWhskkZLwClV1vLDYKi/Y09O8I/wzS4AjXr55
/yhy0ikOPD5Ww04almDJDHjTG5VYjIILcas9FvJY2JDN3Byl56sPKhbSQvVuje3HL0bYz/2toeJE
l6XmYOK297EqHVrHNn1U2U3Y6cRIZg9LlaP7d6AlTBVyj7BIPZ4MhuIPpNZf5BSZLI3/bR9GVfFn
q1QLyqw/UkNtWhfrMSckrtUKE514TWdh1ec92jUZ5tstorbgqv/qg9ob4BG6AejcwrWdROMo0K43
aN4+ILPJpd1F6CCItPxPAUVfFiyh0P5e8NFQQ4z3LrEbVSGYWz5WkBWQ3T15CSofkozqEob27u5R
hlzWpI9VjkjeSFFcsuQmq1ZsJAM5AZjiUa6t4JmOhXbaoKV4+i80/FAuaNZlwx4cdR7X2ojFTSLd
Ov7l54zsbV5AtxGKbri2cOnX/KK5d/f8ksibcUsYFwAmAua8D6AlMDtjPOCTK3oTXba9ggJN/EKO
f4XlDtkIqJDGCezYo0RQv8VObrY+XQ/SZm+ZZC65QTBNUo779Ld88on0GrAh/w/0ms3Ty1MttOuI
y4HMKWFPxiPA2cneqw/DyiAfpIYbC1SnA7JNu7HQFBLCKGYlfoGYLjZYqfLeEsEv0N3QyvsyFIBA
w/bmzSiiAITqzE7LTVS1ZabEcSj0blo7xLyBk0K8Mc4glUOidZcUvF8vHI/0tpiSPHuVWqvioUCy
ObY2zTmmq1WyxHC4i7Mnc95VEUnhvynh0qfbqi4Tgq8D8AD/xA6LLh5LGnmtKVEYyNVMdFutDg5Z
tgYZscqQ1lHBnCVWXGzOCzeIW42umUijR/tQerU8jmdoNs5XpYK219CGPMxrcqX1Ps4nL6R0xfmF
+GhrlWt3TFCb7PSfwTX//SqB98Hq7oiIDJtCa9fVBh1Dw6tuAN+UCXDfXL4D8lwk7tTCOJkP2Yvl
hpeXaX44nfnZJF3Vsi6DxwoIYlDNaOyKhbVZNmrPm5XzqKgkm4CmBct9u0wZaBCEEqKKrbc0KORu
hB3d43ahrpUDk/qYugtAUnbY7a9FUdG5H9BCucGrc5xpF2FaLIvyjWvor2Jdm0WLSAOCIpnNzdRa
nraiRXViFVTbEMudUu+bxWSjp2iElIUBUXogWOzgUirW1PlNz7xZmVc8PoHOYizrzGE7UKHA8Ka5
3DjFD83Ga+s5A9TFMPQxXQfoZegPDRyJSyOU1oQeFia4/XOw09/B2yVs62AIC8rklV/bi4tPj1Ze
MpFbrmCVCX4001OrJmLSgo4Mk0W6yY9880y90ZODbpJWg9YqdOUIw4XlE6v2aLIK2niGFlq4HMwd
Oir4uUNed9PHPdUYdivAIT61xP1rp82IHWw363NT0DGNfZhj8/eK4hltCIpgDboK1+aNelXVRfyY
MW3yGA0HOt+SYKDbl84beTMdFk+XRL5HXsKC1NGvfwBovweNHzyOJ0jgl6atAIIyiHT58nD1LGci
6/GWOkLYZsxHBMAIWThYxy0GzFAtYZaPf8iZ4BiIsThE8wbWDIugDa3RUzma5S1FE1arrCwT6mKt
++9ldtkhxZE/aVVH0oUc6g1qgTUoGrFZ581Ofq8/SFXngYx8qZtSz8XnlBgU1/lPDtliEqWg+Pqt
MV5F3sLkb61FBjsaJ2oz8DoHNeLEJzciQORbLO6tH/F8CkjuEokNzz2TZX7q+i22s3iBa4nGloip
0sHyfodN/IMki/24y6OXtgto/Z8W3+45YcxM7hz5ar8gXFfl8ei9NVDrleTqrQaE9T2U/1eIaZiW
V8W6UR+wx0htmlYHioVcKWMzDM4nYzDbwOi1WcKjoco1Qz70JFrAEZ8iL8Z0Frq5H0cKoDEPiWhX
t7GFcWixw/cHO0kw/obeI4ALuWearNoV0BoihPRbEotAsN0a4tHS3VTNuG1yymglrkmyCZDXCjIF
aGxPF5sob9Yz2T6Y/WzxS7X/FKum1H8DxqzKAOMKPOjWnzQeAitK2wk7WuADcseYBliMhJFqDBmU
JCpZPcKdqjTZcVjD95KPDqmQAYlu/XcsRiBDGqYwf08vM0zOfve8pmpQy9AP+/7P101xaYkbu8BG
JS75pQVisnC9/MneRhSmD7fQFU+0h3Qmmc0t7Jkf2N84WOBW5tCWNzcS/LFQ+XQ2SLtnucSL8FZd
nXtuVJYGC7JxNsiW39t9MZjXZ3a1TPOTVzwgyvhvEE6uRDzkvLuiW6ut0zBkeGN4Hl2eRKUVMuP1
8ZVb9D38cO3RZPJPlHuv+kbZdHvd2RrMlUYJvyIKWpn8HW5aemxfIqIPomF3KghNHNBnzAGG9JNJ
7Yn5IhICutwHAw4q2FuyGen9+TS1v2utdjn+lsNK8fs7lab78lYnI3P/rwIYM2sAqIFVRNe2GCEE
6sx5SDT3rDyJ0BZcziYhFuMWF0tSnV2vmdYojTXyKHtmZAs/De4tni0k9B4xy9Ar00CKiH7SC6rW
5zFjLSuAtuKmPeLwY4yzN+8EqE26azOhTb7rBSRI3vpa3NAbVptq92J5ZsC66H1aVI1dbD4t8kR/
2Cg4llJudHnHmWb95Fwy1XxaDy225L8m69ntTVH4eMXfjGSfZcUr4nZwqTbAFXOVrf7x/1mSTH2E
j1Dol2RS6wuWEgRLyrwnuLUBJKrqqA8JmacrRkaxJOaxefs5Wv0ZHWUfzFu/ZGGH9gh5Qojtv9Kf
l/9OVUF9XqccIJAK+8F5KAikMvzNUky+vtDzeK4r3iTI1Y2/kJAukQPVYMld5yCcEMFd4C26/hkn
HlQeaCUOkuJRcbdwqVvMjmFAJst1KTVkDOinE+YUvziidKA36IN5RldgHdi2tJ77eMkpD2Lgsqch
Sfg0HQs6P9roPY5p0dVzxk2ekkSRcr7s5a9fh5Jh4jBI7Gl5sSqAY+SNrVIHbdgNgbQk9c68jUVV
4s9JjXzB2vNtrX51QEvm2wDCcI7OVcrtL6RtsOTqfNkS5IrRj/QCsaV3OaaWF6PEd3v/4SpN/x6d
Oc4ImkVHIwCBPup4ds+IIKSkkCRz5o0Zr0hsluWMlZMmZriee27y+DKIVTK2i6bR2hvcxnS5vn+t
8m/XyVCHjBz8mPaOWrSDEgX/em/OxVUuiVHKaAPZcWUesmV0/dnfqzIfUqQ6uF4nQJRdgnuLJhQx
UzmukBKQEPNhXGjY8IPWCiduZcu0ibP0aiB+khKFNs1BL5Z7GtK5STQPBeURvocXBwFDMlsfBfRQ
j/hdFWTs7hC4rkK4xZnw27qxQinEVyxMb8StnVsL7lQ7+sqmnR+6KedU1Fx4e5HSfCqPtI3A6EuW
bG5ZaKD0ZaIjk7IYBzTJXpq2cAEjt+xNxQR9DKVUNSN7TQlLWUF99ftvPiUb3YAbNrWpgjIWmcE8
zWEOJQBL7iL8pvwEzxETkwe7GABAuS1w/Mbfr+p1m/mzKHw+435Yaoh7L4AuodH1NoXDTjAPOpod
ycMV/RXGketf5F3/aXGD4k0pHVgCPkAaIzWMEH8DCzj7EGIhVAhwQBp1Ycot+/+mTwEVAnkJ3ij4
GTqhEpLosBrQmxrr4a+kuZJtpvAuYGfuwXRDqtBrCkNWR7PsBL15mqAsgJW3UfJalg5kQ5Doc7ee
NPV74JitzIhQl6qAjJCegCQ0s5E6nsCbc6kRPtifUNytACGdivXzZbPZsEDSGNGMbK7k0i/CW9l/
u1udQvGO68c9kTBLEpBSkf9k9nqzKE6iXygjX+vqiKSVISWEQ/gtxVNd6G0fwm8V+6y+pRcZWik1
I951nd6DuUl8eeUfDSd9scPmeXNsSHzUleWM0BL5MtgFQuGX4piJDmXZDIDQwKywGVB9xLo6OLdF
O6AJNKEawDcDFv3gH0SiPYTyBXUai0BKAF4WqyXPWXxp4Vv9phvGWIhXPmimCa4I544qe0RlnZ1l
yqUfuB4rcEC6JRezJrVamtoi3AbvVyAEh1zSxtcIOYT3tJgVq9r6KaRpizutscVt/zfCxA/PZpvJ
+dbpskFtiY9bNweD2WVkVfjow8RCygxjap3XDqhIeajOi2Cxmqu5Liws00XzzMJ7JcgAt2Q2lePt
aFqWTKLFAaumjG8w3ot9ox3mwBbIOSZDvbyPIcP4mXlSfHCuHcQjXL6J3K//R4V8wA4MmJ3nF78l
aNCyVx6EW0R4kZbuCy+YvcOxbh+TewWWZANPjROHVNaHQ5t53Xw3tAZOErFgYe/jc8dX0gzPZCm9
Xsc3Cs3lkBcrBh+SeIl6QteOVZyTjCPL0WHMDhB1CLFSnL9qOhSxlgfeCI2ljtZcnu1o3X8tBQoc
s+BaSW5cMdS1tTqyTAjqzDy2iKPOla6b8CYDHtVwKDxWIgCFXuUnh0qpSfBu1H+K43pKwK3fZVhp
/62tu8eImuwFF2RPER6xKhvbWp3IfA3aIRUdKfQIBY3DU8VSelNt4FfGNO/U1w0Y3lAkbe6KHj5A
dIgvUjHRygADfiIMqaNbP9dEU0eL3cGdOE4tdytqqOmIxg8a3OpK+do9PwCVIich57E3YvpCkR+1
0i4qGdGT36GpfE7nX2dcXSPLtuNMIFB+PfNB08PhyrAKX42vaSIAI/H7iruVW+fJVzx4XsMNKN36
XfjoAXWQPN0AtQmK0ili8TYCAgnFWQFN4eEUoC+CSHGbQ6Zp47YRYD95sSoy3VcIxqMgshyiJ2EL
h5MvJXpsT2G8u4wGLFoVko8mCLahZSixQCdBwOoiv1TY2ham88JulZDEaksBpQWaPWbTBbaVK5lO
zLvrKSNrAc5b4GqN9k8hhlmXyKsILWuoaToQdibGnLrQU/z1IO0DO2DYwcExbHfnY68K6IWZz/vn
k4O3JddsWE+loLARQSMUh581kFp5RqwLAaGWMW2UAe0rXpeu9I94OunJ6e39BCxGwQp1tk7zvKl3
/x227/E1QPKrV0U06vDfrvc8dJ+1/nu16uTd5o+iw6Im+4ibD0D8miAWvh62AzFdD8G1sKEpvxRq
Q7Qe+fczLZ6c6va79C9uZesjTFvlqxthz7pgKA3143BMPyyxq9eLMPH1gnDD5REgyzlqj6pqHDC3
iwPrRgYCvQLRW1QYVjPDP8JEX3Bw31/Ou1TygQbMRsZXoPT5LEPE6uO73/3CyQldcVI1Hc0tm2ue
41+06z4rBD0TpoVJ6aWmSBy7pao0rKpCnYU+0u5ZKOrdzVpb5H3Oy5BaPU4KlIP1N/lVZDmkzBBg
VBl0Nkc5VOESJHcQYHVjrdXat/6BS9XWaenblgLZhUUZXySR/XFxAvhgzACqjpUhGB4oKeJJ+8pz
3QFIov/ySzEpMHYfZfLeU5whX2C4fJtlMhVLKl48kuMSfYAU68th8EDpCTXRnMmqrp9r4oSaQV6m
i8eXRd0pDPZxrRiRrrXC4l8/OWKgpLh4Jx9VC6vsnsNZa/tFAPgMTUU7mKnnCzeDGrf7pZTrl5bB
sqTNwwP/b+Qf3kO2GoxviNkZRUmGU+6zLHx1ZEUcmewZCFU+2xUSJBlgmwSuxfyW9bat2NU9VsEQ
GnJKHXiwBbhoXOEzxnt4z76F8G6MW2+mH8PWWoCMswJDbhgYQl+xb3jcwYmsro3URQ0sszBmsIVm
Bjc35hIKYdcF9/rghUaOJZVzZu3fnPBMZ7mHkQthzo+qXnBZjo8C63WiwXqYtSrlab9pddoi5quZ
Fg2QLUP6vtmsyu4ot1cHRSnIH5S+ikiWg9FC6PvCeb59pNFUr+BG6PNNjCOmNPXG3Wtk38+Gqc0B
TRsc1az99DHy8qkIJZSSGVlpVtaGUBa928K+ulGdDs1aeNlzimDSJX/c+XA8gCvxdDylO4VUrm/B
RBQj2RU/THwkhXxziarxxYuHAH6CGotvCr0QPlrSe8CO9YezrtpE6T1Xddx6myE4Pu3M5QSVcWow
Zm4CeVgQfNAb2KLhoRzSLKV2CmJNtSTQ3W4CDl8e8q4fOYg2V7onC42AmbK7geoZBzkUpi1luAYy
432SZA/bdUwoAPhP3yIST3FB1nElIsQoIGeSRJAgVFyD293OccMyVPboP/iGCrMkTTCOJFXC7p9d
XV7KFEytzXsyz6NHDRlP3r6YgDv5S6p0c3YndaE7LWhp5Fut+CvwyokAp6Xd0+3ktJTOtQL1oumn
lQd1JVRyqSxE+ABcEyKSRDMW+1To9zAZ2ZZMD2cQI4/fdtB9LNKNa5H/pv6u//qLoGrj7C5meAmu
NoILiUT+1LlFO6mpYSgarm3J4c/HOKNbgzaeKbnONyhwsBxrLafD306RAT2enIiD7VhDHDjY+oWI
GIdVIXXG48zCeyFeEBx7ir/oduGsqEhrRF3HtqAZup29r6SfJBdY/oKMZz5hlc7nW4NC/qeR1NZF
+AZjuuDwydCuFYB7ZYu5rCF90EleGPz90XsigVNYCmV7WdTtypkE5KAjw2exKRMMFNEBy+CXpl7+
XAAQp8dfvfk9EAMPOydWOkq+FFTeL5Z+c4ETZUZoDfTIVVVOlWDX/BbHvToV62HhMb/zlKWgCCgN
HFWWOtZFQbrGD/eGyvxHnMEIEKHCGjjglMp3M36NLd88X51lZulC5/o2jDUMmcCyhb+lMpgOW1iS
Aamra3t/+3hUXSIsiOktW3rlYUAfIMgnex6GZJ3y8FrH0PQlpEbAaaAPhSDjcDShKLR8vdNrFoHZ
d7TwtI44kJfWw2HYUZv89iDtD4xm/cxC7Vw50220KDMqVSM5HPgYu+fYeaOHayj3y/nsr8hghGUn
uq4c2oWtWasPV7Lur/wbFrz82ratxqMQFSERU8fWzmuQkRBvFmmd0M7SWzWip7B3QrDKfZz8fkHY
h2qI9eVNbMLEV8Ex8gdgm2mUsah3DMnbFSsM2kzMMr1aI3/XfLvmyv7lEmMsPFzMZqbfZFwNJm64
zly/QJk3YEYrWAa8bw0OiDT49XtHlWSE4ReIb83m00fTE6AQqG0csS3Bc49hplKV/e9465gl4cAO
Ra60H2iIcFFJa0CLBrTXSyvqibU4c3or6fLfROWNy9S91s8HWYf7tTl9l77ahZW3BHdsiKbDWnXN
8l5Bi8/Ur+LEAQilWAcQ77ajyegIs/FI28LQHKinym20qP3mbvJYO37odQRZj0QGYmuRuNt6xavJ
JahHJDSqB5opfm2PaVc8kutJ9BWHLVCS/9rUW4K1s9DMGMyd/eqG6mrwa7VLAsH+782y672Ev5ox
rfRTZd4JIy0SwQiGUUYL8D9YbzyPt0v/RF7tMw7lDKKqVRoZP2Sr8Uey9mbbuMgNf2E0m3JeM3IS
TU1SenL9k091qImQ9mCfRHjceWDk3IjeTKgJ571orTPeEoZi+T0UHFqxtoYTYI6OAU+IMAz5Nptu
alnD/WNkwOvMtyvi61soU1STRKrF76X1uvuyGJrdBWJyGoCicc3+LBFLQUxECi54ADCUOGxk+fo2
wOlofishvYkPgA7rR11znCGGqQ+A3eXQVhLe/kE6myk8yUzwHjFS7NMApamZ/JbOnuDyLprdEI1x
cUyD7+rKwLCHfmX/b1HwbTTLyVxIQh9CvyEZzl4vODBj3Nhvv3ohPnPEHJEB0Xsqi8oBTJH6IfFW
ySr6M9focIcOeq503ao6+tE6ZTkcnVywuml8Yz6qlLMpWjQxjxrCaig5S6vy7PgYtXWnaw8U2oS6
c4c+265PwOZHSvjJSYrYNoy3rTmg2FqYQdXPm+Z0fiwf/nHFpDL02uBqyAUKlk8ornIM3YR4Qyup
U3FiJAR1/N3E48jCc0NlpG4b/EiXMUU1JFNfzTYc39WXoFvdDvVWMxCodTytTuTtG7ymRH5/s0E7
3L14nHGr0lJsvwfnJQVN+jLtzllwggORMLNXW+4exSL3IkxUllQVALMuV2dYVLIqjTLhyxJbxq3f
75RX7RRrw6QfVCTXJ9FJ/FhcWereDaV/645FFeCOSYA8a0ZfKkCwSDn5szRIFpvnMf8FiMhFmJME
8EtOuoA9Q9bmG3FhUxj0jN2hF+vP67J4eCrNNj2825URJeSQdQitAr+3UqG2+HVRW6IeF2RJ1Iiu
wtPt/Cm5ac1li03waR9rGcc7BbCoEatxK5PSu368VJIeZ0n8E+YjUt71LpYabXdp3l2bLiKrlrWB
kTp3IOjN657xhygnR6Smof4JxCkD7P4bhvS21B7tM0qQLugXeP9myQ/TS5Lk09tfu8lwFrgPGyo8
y0asJGL8UWVhbDbE4EyjcmT+DTfeyj85Xr29i1sCe3OLOzGVSHSzwYOfc2aBj1KOUJhaBmlBAkfM
t22Mntk6uoXJ0OjOf5SaodyQ8wK/DXnRrPReqHQtIJwxwD+TfFp4KzsJMYNvitdgKi7evpcRDoGS
ev0UDaVUrQLhbX26U1SX14vSFipwQUvFIxYs1/anYwdhzLdR+J1j3ceMwBaWW+JXKYLk71fIe/h7
1587ST36exo43KEy4BWs5xrCpOa/b1Re7lrrXHBT0dQpFcZlH6IXtOnQ4J+M/5pDo9/nXEBSpkxs
5GSfJrpL2BXMOoSU7TTD9HSJF/qT5O91cPDU1CKedqmIEaWCrYwoihKxNjNGjIy3Q7aR4nh5YlNZ
BCXq+FZbzXc+ZneVkGqGyJOCnc5aidmjmAXAHU2GTPpUp74vHz2ENSpP3X4YA2cESfp6FXoXnbYk
vu2dqojoXn2RKYzve+FMh1zKVcvMuEyydFIpd8whT2atEwOG4XfHh4D+KKfCp2EfCz5gSQRp9Ftd
YLVfKypVI2fOfKAdY2zCFW6nX8GJrsrEUoFxihGcjhrWuH26CwoWFk1zDJzfO+34rZ/OgP50wbWH
bvd6Z/2S/iAT6CD7HQVsbkQRW8d5O+B0xmySLulUvxuQZuT2a//eFJNvJ8BBK5mIuKESOW1ZsCRZ
2zGvt0UI0K6HJbZxKUisxgOoS0w7RtK89zj6rHMoN/yFu4Z6X1U0lBl/NutoRA8ZtQ8JeLI12PnS
49e5eIsJWoksQ164aX3mWGcbnm6+6ikhLYrjTMCv0m5s7BFwk+4O0BY3SV0znDrfYrDF/aIkU/3l
oA3N/8EXY+wUS+tZUNowAKUfn1iMs4PSJGY5E6eIQlfvA0UiOGU5ZrpMmuLmhkNFP1IAcXQ40Sek
rycPpcqjJeQ/mZQgP/Y9XnLNBi9tDA8i8xZH8s10/qMhQhOvYLH53qnIIHqcY8d0ZP42h2hkqcRC
Fw0uCUOJERcU7HggWAT2K5Qy8BrUYwGAHpjeafNFZKWRHFWcA3jOUhbKhG9fODCqi7ncYH7FStxZ
kpG7jczEaJuz3QkOuWH4LbqhAa8UyAAWIWx3W7EIsrHS8e894tV+lV0SeFjkcP+zT+e5H/vLNP8a
BjTCBr5CbWSl7LJ0WXf3U5gVokkngoNly5v8X/Ao1M2Z8twB06qzdGQDJrIrspBde9pvHc42yn7q
ZTQ9TJAET6/LSjzV4RMRW+5ToquLuitozp+tORPkicc11f1EFfyYjl1kXzZ2y1gsjmIMNiBGQV65
pKeq13/6W5EYVDPE7sI9NXwmEh3NqbUayYTze/MlIpZxEKO3HIwXMYNKIRWyUrHRF3XptZX1DSBp
fe3csGPF5XrDQCohh2ZqyLz8bxdeMTSZoWyPng/Od+bA8PC0fdeq4X/QH1/nzkbcpS2XSDUiiqJl
Jl4PR/3bhG3qNEHqESiZTZ9uzIsB3QSK4XFTCdiaUQUG02WoXlyCeutaLNoOLngOcpo6l9ZL68kH
2RtnaqM2E0LQMb0RrwAYqULf8wHnuYcKo5XBkawcNLycfe0qQ5uA5VQOKD+CPM9MC7b31FN/Ls7L
TL7FXSBlbI8NWiR5XPY/nT6GSCDuAk26aPGkbjMF8ao6s5D4R4Xm1r3gCzvTAYHLvrhyeRQkb2KQ
c4Pf3MpKbbEVZljiJv0v2u9fUC0+ToVj0jLsB9K2IPiSzspWIxLNfKwGdIDfH5lVWVeJC2/MI1O1
aGF8oGHhQRWqksUQfQ+wYKVZyXOriX25+fGxgNYi/13LevBntLrUnZt7vg1ylQEtvuU8eNLJw25h
ZeFz6AVA6CkPpTijlnJypdRjT8PFsUziI//5CUWSYzU2Vl4fLD1cgQhkUvmP7crUYMt/RlpQ0dFf
w9xEC9D4PXYsAUDZUUzFhGfnCH+d4vJTBQ1bLajqg5cwFUDYCTHznaZFy+jcwRfbR3QDXW7wCml6
5gFI8t37cHO9A/uzgvVnPy9N3QcGYPlHO5kUcBB0AencJZTdmYxm6NG1BcrKFkjKbAr1bsPO0Fg7
8t6aFaQ0rwEH8gF4d7pdc38M+i9rsqEU9CcqybtzFa3mpo/ZxG0E/bnJPMs0NIEdxLL1SgXc/Dsc
T/Fc5KMbFJoVP4UkYtplhR7fYhY9MMp1GHFh2kKX578Vn6jNtEd1zzUEW5mB6SBtFrHWbacX2fei
yby7coy18Wcg57ZRplzUbUo8BmRbamg5V0joDQhwOSyNAwxMpd8zjgxf6DCjqgPhOWz4JzqbMg1T
9Bb7foTtjLOjqPrzfaD2VvHH4zShscupm4BGZ8sO9KNjzOR7l5EbRLj1bJbpoPb+kk0mLngnqh6t
m3AqN/8VQhl3XR7t0mZT2dHfAlSUQB6013V9EV1SVFIyYlETx3IaCrXxKYAQlNXFCtgbPyV3DQnL
5V9wUiQ3GlKMaBwHa+M1xLRhMeuqyosZt144oA53hncpOFTCqdV4J9drDBfnfPdo2xpbnshm2Ihl
VS1eabB/2DkGA/Qg5kgUYmseUmczuUfykAr0jjukdGTzlUwWPLcsX8NxpD91RJbTyoGEW3GD78Hy
nri2fjeOjE2KTCw11RhBBhZUYWYqT4vM7RrSgNJHWSCVC1NIAE1TGdu1ktBV5zLPOJbYMMk1UsV4
KA3EXFXONLmchcuS2l8zhOo2s2nPkqMzvZbb35JwQHvhTrX58GMDUrjZHDoPMuMaiD6R8CtBzjdl
TAZyZLi7/jNgoGRIO8J0t0YCE8B1h8ZmwhchVBoIPVZvZI/W3ZUKwYLzh+CNk9jnhYEqsom5vRm3
axOG9CuPomZFHisb406yh/yfdcbCKDbB3VsRZ6P/bnVsOIalLRz8M5hZqK5CDXv+rVcteCY6AtOx
pvrK6szJZzQW/fUe5KSL230XXOLbZEvI+xdTs1vW6/fI9lxOjFwsXvj3emXLf/F0seZbMYbUTwmq
FND5UmcvsT6o4vIUKTIuWMW5xnkDSvwQO8E8JgiS7Xh3IvXSwmOrsAevJV9UjzDbhtKWa/TqOqGT
4FFR4VRhiMWvHXxd+AjYcY7SKdfxwLtOn8sS7JiX2BP6h0r+yGZg41CMwp26Q10NVjgr2BPF77Sz
l6wwksfuojGTkAgudXKB4EaSnM1kO0WvenTCXP7Zj/eurBSHE/VjIPovfDiQq8+us4b50RjVGn0L
XEj1u2RK5i06dWabk1DatAmqHSDwdYhdcLibb1yHcdQ6tSEo7xxj3eGpTx9p/0LYy2QGdETa8DJ/
XISEDoo3s8BUeoN9MW6q0TroySwhI3ZWxPbUKEFYzFXUKVgRbY70cw29nU+vgR0KR13DBwdVTPCy
1PUVGLJJzqPQGw1sX8ICCj2GCHwEpgiJQuep9zv/9+68v1JkK/+NqTNu7i33fV6z/FYvgx5pv7pi
oOUyesVZ/4gC8DLNMvYklBhLoeJxohg4sMsOlg9zYNJe6vgUJtvAR70NRodZlp+4du/cDSN/e3MF
9oUoSW3yJRitJfi36kpnjzrzzE6oa4/390HmVVsmX3O/uGbW2lsaj8l8JbinA2isIfAQV6Mr6EE0
yj/NkM9fcjvVMd134OYKW6o5rMSQfBMHsg1zK2h29RphOwO7ZZoce8lnySYxDQGq6OKCjgbJEAzr
pxdCWTD3fDwJ/V1wAcMaBg4XF48YDDD6aYQjtN8BTR8zLxm9PvQLl7FA5BNQ/Yijxi2jy7d3rMrW
5gwDdjWBzeVKbbeWnuNutSzFMBVNR2ssBvjXXKtujwkUAgpYoXKoi0foPp6oC2DKqcGzTjAb9h4O
TBf9WNT35dH3Mu4vGWy546nShBRIDqVZZeBIqkVx5KKuT4ACy2E7DsfQHvQakCNLQgP4KnJgdUn3
YD1JNmwoonhpvmHFC0DycE32mncjgczQqs8f6svTHC/5yUVt16Q7YiNRG0ezCa9lStiMNZarRZTy
cVF8AB+1sLLm5+WgdtlaFfcn1kaHP2RB+HJlzrK7m9c30JYNhwl/sNPjKVkWrtesn2pNvhwCksNm
/WfdZY/s+BWHmbTF/LWmHN+c58NyzotqwqK+YDvH6iYauMyx7sOXtPCff/u1uJGu+k/1xTqUy7+t
DduuTZ72TLIMlCn+i+2MbqBGMEFnzJS3Tp0ryY3i/FVksU80mG/9h+OQrroZ+X+X84zM3JZ0pL6H
Gq/p9kxSYkMe8XWfKb4QrbZIHm5BK2gR8pBaK5mu0MqvDJ0Gp+kvvM8v8/+/MEwtc06TtIUsSVTM
C9hKJEwkq3jLYpMn93fnKD+mezZWd7kfsWgUl7U+lftDGSKM0ImqzqC4UYXNld3RQLtrYxh6RRKE
pEJx8yehOtyHW/Meofo5OYnAcvEzuoTbXmkXNRc8Qdj+mH6dG0hCgK5r+mHrYYK/4UDEwuxbIVlg
FhTAL4Ch7sDKuK7AV541FoGnVQneukE3E2SVdk2458m0Dmvs6wSFGR50VNilinmu2aQ5dHTG6DXd
rD0zoX3jjGaC8z5szixyPw3gQ/vdALcm6E68TgIbrWYI4H3X5d5Ktd6wF7+iZ8Sxi2aw6O43kkXR
5OaHhiZEXoV4D36CvY+LC6pE31FjrL2Trg6PUOs4M1LIOrCXVwWNkOEFxxmUUUtTrkeZVJR+WOnJ
q7VifecEuecSUN5PRoY0oPTAHBEctepOUcOHvyf0lrdYSF9XIbk1B7BQfOeNBciZks6WpW2pLTun
t1mdMvyrOPFb9XUsx9ZgcaXChYzIS9hEL/HoaiRaLeqaY39FylDfSoHz6CXucMCMKQ38qTfKDyXE
63kuWIXzyj73oFr3txrTz8WqLx+zN2KqHp+2TlKRiwORUvMfC9JvbtX1WwdWWRL5V6NOlDNewln2
92KbfuDlmHcLEDNpRM4qzBMhdXfSp/F/olYqwVtlNX72y5ixlhLCN8dhtCqDhMeQ7BqBpqQ2RSw+
PsIHLtLe3313phECvIKPsHwy/sr63XFQTYkSta5jg+yS5KJdrKD7ZKvKoXwWb5GRlIE+6aIZB5vd
2P/MAtHul54UhXydNVA7hQasH10nEaeeJ5ssUVkqa0b1uYxjxNF5lVDwcf7nayskpH6DPGFP8Kbm
LT/kexPmAMXXihWd0whl+xbEcQareOrvH55FJkhzybpf11pwxLpvKgrp2AdLu/xuGBD1E5Vbjbz0
PRHk/otQiwItWVOoIPyZ3RrtMqsRicgrRpsHQeEE3YrH9qLYPNNTnYr6Hw3ekkbtfBsyw66r/XLo
ZAp507nxrGUYuFhW9SEW/oZgCHqJ/s9o3e2US6sSyHizE2x7XEZ6mUCVOf0WSJqPbb2+mXdhxcDU
ubDhyQxkJjtT6iX3xJo1KrKKjX7ppGEiGNKr4mwh1I8nvSCGqYRTdfnS0KA9OaNN2ag3hdMoeaBw
mi8z+uGdYogIkbJWSAYkVfDu9Zgln8/t/0fRx+SaKGO2IbU0hUafEi1/QlDWVQFewb1FrQli7NaX
HfEOjvS+1oo8gQcZEuQukD5NNEYWJGsMx19nnuevVDL1GQEn7DsZH2I1v26K+kVeuwgrtIR9RXZl
2+qe7Vv64StAapbSFrz80Ef60Vycn4gNqFLE8iKnbku4yLT/S38F+AH5TRPIgx6n0V4L0dHTAusB
QWR7JQOIUJT6kWql5PTUCJqe0Zt499Nsr7EUbpZosMihiqsHq/2w8CnlkFyf3J4K7Vo6ciLYJzol
kdSqp5HHpCSVMcVJVYYutNJwpCfbRuPvLZ5R2+EHIGpVZ0rydu8MdAJrk/EwGQVPeTcnek90sZZh
z1TWQPN5M8ec/6Nun7yl9HyUsVJr6nSRtfARoNoM143omGPlOxKn8z+gL6bIphiTM+Ou1gtWtFtw
jglg7ByDIsb+336WVp4ncsqHg279M3Qhj7u28eqW5V/ZBq/gRFRkJa1r2oI8ijGkzfbp3ack1m7K
7mF877GvIUgoYf/nUGoUsseGhli8qOsOJuxLA4o2MOAg4a+0lCdSomg8yD16lie/oN78r31vFkfT
gPFi/2Ssy88uuPo7uhXrcXg5CmKVXTqP1akiR+hz0iljTkU7wRQOtDbMiFPjGRNrk4xIxmdGbXt5
mlYIkvv0HklZRcbhj2fe5pf0TXSjbW9nEf4RCzJWnRJ+X3l/3850QrZhe/dcvKaWw7z3bLEVqqbk
viDeruLOb/DL+ezfPb1usou0Bpc7KG9LYVVRzy2dQpBU85k0NADe37lFUNaoXnQgqsCckNruP6Ln
892dSfQkcPXHl0HWwehrlGGnhFdOrD2FPD1mHP6a6V3rxf+UXtu4jB368AAVPbjUlGc63HXXES+w
starkU/PaXlz+syn/cPTLcBRIYfwb2JlhfDBIe6hbT6aJAwnNvsZaCzmgdgTQOKmSo37sg0AmbWN
GiUZvu06kk5cnxBeG6i68OyIhdHkIYHcKk6fkJPLLK4xwCHHFlRmc5GSXPSeV6uIR165Czwtq5Ym
axI2cB78CLXgGukbCDSvIQuAGZv+TvdH9ZPOjH1KXmR5YxaTBBCV+eelLovMzNmdh5j8IBL7CGzj
XssNgSkTsx2K336q2yxDGshJec8wssgLmNCP3ujwE80bHOMVxwbl9YibQU0L/g5UTmKhCASBQR42
TsMJyQlHQunQ7UEFW7phOtDsdKBKe6bmPJOGPbuNxOYIu3VDxwHdpfXzeeo3d0T4vOBrwk1GaWHh
lQBQfVHVEjJoa6DjSpXuOPjiM0UUb+0lhcn4eyaBr4gYbvjXi4j6Hu9ryGmsqqEd9bkA0oNGyd3a
PYct9mQipUH7WzQxnUxOhXaRAV89f6bodLJTrrBs5QLBAIhnMJVT/PDtMLO6/lpTcSJlhLcLs0Oo
qw5q7dJKlCru6ipGnD85TYba/8i/01Ppc9CN4tBCBZN8ZTZ4c9WLVJOvPuJEvnOoJXe309V7YpJA
yumzKfUpCcUS+tIe7OZ4lw5xmjsquRggE2OxduTtk/7usdk+NI9p1s5iR9yhLO79gDfsSvuXDMe5
AaZhSrd2muclqEWqKDEgg9kAgAGzQvZ0CRn9LWQPTVuE/x6qpAEn3Y84xN7MJCrGWezXKRKjE6wF
COGn3iLB6ahgPumBcKvNh8RrCQDBveMw46Edz3fLRgrggahbNSN7IWwogFwNSDYu8M2D/kWMxo+p
XG7AVX8OvKECgDyB/68hgLAhaacDEbWGDeCqnKMwm1jE4Xe1fbJYXXO9hBcSLmr9QlBgM8W5c5nf
s9jHN4iFw5TIEwmtUxIH70TCs7e18Jtin347/emKw9a1cOz9PPI4QVeTzen8xT8+Vnt62Y5cs55z
u2V0hJEFxm/TNMmREk5f0WoCtNjUwR9qcKYV/GK2vpfbOOJUhoCaecihJzO6NH5DBfCE0WsyYWRJ
ON0Rk++6GPJiL0lyxdf+/M8BJOuYmCdHnO2VEelsGvAiVqNjO8ozPTUNHcQWbgI7Auy8faEUsOib
UTd5tsAbBnkef9T/g0+/ab4LwEuEAOu5MpHPLzzkXX3bU/hcyY+M36jCZOV074dI40pdbImo2T/3
1W90wGhrTh/oXMVkxcp+oj9VEA6k1ZYzUX2Z8qVN2SWJgxggRjmF8cAHG/ppG/q/BJHUyYI7ErUk
NVkRQi6f+d0j/BKOagF9sE9MxqziHazjqewq4Zd8RYsz7r6Sfx/DqI2KQtPA9eMXDeue35QKDty+
lUF2lAESj61i+Ts/ha9FVtvCX9tfsoKQONxyG+eBNVFB4IdwtUwNplkHYYQnDczXN+gg/FL9suc6
Z1FqQwD8GDwBH9d3AgVox+fWDXRjDSumEi81D7DkLk3JchLRlJTcvm0pVlDXIkN9wg7IJMyB0dkn
5IAXRy3zoKTIzOyl9ybbzOmh8PsUtUAMMXTwSbe01BmWo52gGg90TPM3BG2yvTkMY+rQfZUtMBWV
bnRf6eQBKzC9YYPQVAnhSi2mnr9yoa/L3TKI6NZoXzq70USV4YuYxnxEBqnv5o/Otu8XvccMsZcG
misWLmD3K1MEb7csmHjt2bNBj8syvyHxI4rQvQkJPpiCZRJADIhStwKZWGHWAhrkD7GYF+8nFxoa
JEhOXBOKvcaoTKJX3td8JxCwVFp245IH+SldHvbGnT1pFpKjzwQLWBko6b/KBccS6VsINeEk6VgT
mc2An8ZM0zzKcxNo+sQX4kU3FAfOIy+EWwcih+MHt84ZXh7kocS5T44+LG4eBeqqDWPM2ZelO+dg
4YmvHxwJkH6V1g8qYdLnHd6JTPqWfNPcZ0g8sEKMM/5OLXvLXfH4zoibbjGb/eiYi8BgqGBnPdap
iYVQaIRM9dkk7K5soEYQb5EA/ctAwHR7iubvdaZ0Onh1y4qNhGmxkUDCQrLJveQCf9SEbI1QGgPm
zrPXn2KbSdEcE8P8fQB8r+wBorit5IA3awUAe+2LGw9x6WHSMojtUwyTlIB78fGUE44YnldUHpOw
aMqmgkYHw99w5QhkMEMCGSA3FmacT2tgfmy9fjxylzgx8wR6DNmRq0MF6USFMF++oS4uiWgG+KB4
wJBjgw+x9gMVfUn8DtL4ikwkCpMJJ9pWZmEa8l7aIX2Tue9BQAts/Hwr93ujVMfnYpA57+zOLQqx
qbM4qA6MAT0CIYGgCUssyAWXJkxmQ+FKwwAHkXw1ETmadNqvPtoaPW9KHNyRXiAVBu9RZDxj0QmP
KSUfa9Sw4JSue5u6T04STf/IgXkA0wYJdvnO64pWs82/NYK+efyHrOmyy8m0/yg479PBp5WpsvO1
PCPa4nK27TPdcc3od2M0fPeynhZEWkh9LTiWGdYaPS003GcpfiqvK1kFF4HvYgdG8KGnZotLXrSk
lT6XE0BxvfU3KbToLREmTrMYwBWUq6qrDeEwpJTpL7ntucK6YbmugnffEqc0eFcgO12H5z/BEN8H
s8HXRzfF+r9KiGkNAdBGFrbFIuL6sA5yDkXoUdVelossgrMeel3+w/H1lb+ekZL4Kj7t1rQjvNGA
og2D5pEudNiEnIolw5iPli7DNZcXed5o+PX9YjjF/Nxep/LkZka54kkdli6Mmff9IJTbkx7bU5P6
F2jjoxynDqvt3rXHx2pIiAy/qS2b5zVRhubfywEzASD142AhynnIXQYuaKFrBkr8TNsI1OpZOGWx
5cgKpZLKhtw+UVEKfz9IBNv3bzUUG1WRmijVxFULmzRoyLflY7xbjW6GzCidgRhW75UsahXvxG9d
3rbPVAdqk3ANBpIl3v2af67zwrE+WHiyWNWyehfZ6bke9lysHSGmIWJUBBv6XMs/r7g0p+c7OYEL
cGlS1JGLGZcxF3FOBYfcvXsOliq6g6KUqIay0QMOJKx6HFHrxcNjKWG1Sdu7P0IBlGNoArfQ7CFi
OW4PzQV3wfyW0abCmbSKCzI71+zbmuxGBTqrfO6txzDUQeN8lh9KOV05LHTRkDsCg5k+OukAa4Uq
eRa9pn6tOsFaDCDhmS99gj0ikgV/o098jH8unA04ZsBIdolGBPo0A6pXf28CD3UKEfPrEqUFRCBb
jOPMZO1k3n2SZSSTUQ0Nb2Lq7SwBUb4iiB2v1Qkp50zoETm/z6Y2DNepHrQMRA2hSLTffMbdm50L
Xiu7zmf7O36SJbVRzkRo7cbt6cbVxtDNOHkdUn7dr3vCDDiULQ0co2ay9GDnJMWld1WF8vaYLaPx
VimmxP3Tp7aO3EbgMRJufJ4vWm7xi0BL/aUWLmNUhfeEoIxbL0DmMu0F+4br6c/es5WjCOaRExg/
aHmK7lpqA2Whl8+spnc2Jn0V7t4ZG/KEk9xyzNFbBySS6eNCDK0hOsOOy/A1igIAdHPaXxjpiF56
tIVK5Jd3QkjN0856kcV94D5mlqFjP0qpOxDqX9vxLdCSgPhCRS5U04krfcTKMJrC7aa3tS60Cfzo
48qO2vfHrWrtg6uxyzDTne1Bl2dwenxokT6TwRZ0mDosVc/t2jMOGr9H9sfioM+vraLgRG/JaEmx
dOfzEmERhZWTsFhp5jx3SauXZlRWoTytuMzXCLV3QGJ0r4j0omI0qy+fFxPvJTBZxL6KW/EieFRY
IiO0jqYNfbrB2/5N37nqXma0jWdvBmDXo83wf6MbXOH2/dyCU/piW3lZxUDenZKX66j6HyFc6C/P
KmfHIGNPOIvS8gEzeDg3fMtXW55OYe4R+exHsSerbGTR9cKuX7Dw/NQ8HhRJFMvfJk7BgY71GJI5
ltbp6mb2VLLTo1ryCtjtO1z+asq3XLR28vYrP+M4Ezug9ib3UtOZaeMcWWx6JDu6dbZ9zpblB3oo
4Ld4Vw1rEgdtwzflePQvIh8JAH3fgYJwxvO+uULalkTct2zrLExJ75/YX4dGGJXRQcI977In1B1R
veH8PKCMdZB/GFYRTWSufxGnmRrFA9nigwPwcvoRr2YnxKKCHFX4ae/lDbtG/Gs2hiu7JtIisdXe
IPUcZpi3IpQoL9RiPFhJUwouZruEKoHkEekhrEppy3/1Z3uc3YovPK4WKD3w69oxC+OF6QdcTMIc
4gexOKJdUvaxkm/LPMTugaixIsuNMUWkrY1fbX3H72dyf6tBVQxjnAtdJgQ9f9aPCJREUI6JSI+E
i31MSt5Un5q9KwL8fZWnfdGArEKq+fXVIc4/DfZ5YVOu3UNc1F8O840gzWNqXSyYBtsMhlYmPr2+
sudJsNz6tOdUfmr/29fcHC2nNe8CVPafLazKZ5oa6xVOM/xeVA+jrDJtIYaYKFzgDHGAzKZ7QH9W
hd3gqA5xasdd0dJdY9i7SU2HnVbo2tn6Si+EbcrikqpiiYzk5GHY/wXhsY1lJlSNfV9/4CrQmvRR
DAato87V/Jz/x2aI02Rv48871ubs9NVIZkhDpxic2fw73xujIsCnx5d3S0AfYTmA9C731eD4C4qZ
sORswybadA1CxfF8gkZbYxYQpzgJq3b9JZf/80K8Vdn0lNAxqBJG2WWqjLzfaBsATHLa3eJEIGXZ
1BpZiU3ZwwXaHf+cLJRPKhPgQQ3nuEAjQ+mnH8LYUQ1sxoXMyB1Sbic6QFtw4+pRXto9YmgzQMf2
sZbpZpw1m1Xy/haCPYxR9ZXTR/kNlY0F6NtlZdzOCSiEXcaY0n4xOW1As+vMluicoLaeaw++Oujz
mrBDlMxXNoMD2/PZ+QIxH95qa2r4qK/+9ClrJYBE8Lhm6REaRke8FQqm45YLHgLfxBKYbDa6GNBq
9PXJrrcbKwumNt8Ck2Z0rLYo8mtOHlmCcSTx9xxHoGYsXQCfl0uUtv9QB+O+o1H8cNLvyLSi1G0/
rewguxr4S4zwSe2G+gOe8YK3PTnMOBxnRhDhQCzZl0Zjaihjr2Sy5kRRl5+Ms696DfR7RFZqlKtU
r6JcQI5DeGkm7o7hK/9IZ7spII0rGDSzOiI4JWTl8HFwqjF1369KMpGCO4WeSUPdRoGeCwJhTdvR
UzuhUNGsfmtwSRlOwDW9iFYPBSBqlVUWDEluv6bfZYuOrZr0LD779O9h+gfznFHBlJLNIOzjqCNI
8gmUAK/GBXFFUirxJn5xG3vouZ36suU5dmLyVLX/Nq0TRDDOoK4H/w2ZkaPm6p7rADBGDQmU7cfa
/MfdDbLqgb4HLz/tcI1nZdAOC6p4ji4Rlf8qRE5RxObh4xIxKd31CbGFPVCpGRFEFeU/Yaosr69b
Sd3tHPDIH9p4otOc6AjxbZ29SqTOlR71KTaApQhBg41GEVSL2bGmqE/2bt+wiL5eOirSx7BPqBTm
3VaenGG9UIcdN2c53LkjqvovVQ9yfVlikFRKg9l4VxSaLuoX5PMNSndBZwqBkQ3AcN5fcxOt7Wh1
ZmpVINIIQ9zRlk7tdL6dCqTFXMmho9QAy8lTCayA+c7J7d9B8SYsUT8u/n+Xj90+6qFB8DP2DUbc
6MQbprxZPXa2n/3WxtN3ztCyGTIATUppq1rpgWXD/5yMo401nN54eMd79wfFqN/Rkwfbux5BFlqF
3D0gyNQ5XO+GBe3cW0AyzZYQoTuG5xR4GNBebn0WYJQE5+Z4Hxp8rNhCtPqiAk67Q3dc5MaMkWm/
S7HjeGCwwysu0NIqNIpAT6f8xPRMhd78er6rQJnGpqE9NzyLg6Tzqk979KhN45U24Hmwe5X9iYua
seqrRfL/ylMwT8S7+fBbjrqxmejg845X1DGQGQ/9vFQ+tTydgW8uGsUIFX3avn5I1Pm+FSVN8V/L
liyMUfGLrYZvgUzQXQVBObiCIo1fUYnLRAqtjUZINik6wYWRirxCMuw6ipeXB1SEFvCv0ygcrcyJ
W+CyQUUczxkpvadX3ovWMmOdNp6Y672NjgoP+IwnZxNjNeidqsKqqLrVNafkKGrrGpAqCubeJ29A
/p3Zn59JS5VbdIWDpq0aXF6vstruQCdUCxq6bC0xwvKamrl/gLg+p58mgKNjfGZOX1K6Bw/1UJuw
eb3VU77fgZiwK2Xw2LmyCRM2Bp4RmQLTwFVBPJlkc9OJMEVMOs6S93Ids+1UCG4dwI+qjdEmXFUn
p/ttRFWUjPnIswmEnrYxx+mA9SLuvb7G9xGUzCB/2kkcK71ntBxbLuuU3dUwu1PWeuGz4TkK77d7
Rn5CKkNY7T/GhVSPkP8uPkwocihTZD0Et42Vq/+oGqW/QamWr1wiMfl+aUFjU+r3rxizR9qdeWgv
OJbXSmwfdGN6S91sVfQ58BCMPIMmsxJLrQJNCQ4vgnGd3Fb1J548en7sabyPLyRPiEd64LirPjy1
Z6xT7GumUPeaxnk82t/Qp4nUnrLgJKn9+wWvAOTQOGBrlW9XsugCiW41xheTXcfXGYr8yoGJ3ClX
Hwa5NXFvhEi1WhKQ35ggFrPuW7TM98KCFvdubk/obwCzana1fszbUkhpEtWojzvb3+tHE8yGSQE5
f5jYEfIjhqC/we7lJkeWvoFjmNxoS9aJMnNbNqNAGhT8s3iR7w+syjmyBGrBYd5CqptGFog+7ceq
yh7zbdclkgdekTG+32I2BRRJnAK43Mx+B0pVaQMngjoyBlFxs5KpnVODe/8Y5xntU6VsNFdVaQuU
W5wREHCZUjMj35AFW7v0YRhDpeKM/u4rkTNy4sY1gnJu4/mtNr5uUw0n0XkTDylMzJqNhsNomG0Z
cfUZ4xZ195qIVRhq5eHnnIQfL7w5IY4RefUuElnkCJLShw+PhrBYhOLs8wp4d2DchCwfaXwdw0/1
/BSS2xSDRwtHBR/FwOVo5c+TqeHAYecNikVIdpZGW6bL4q/zblJj3wImxFVDjNbyKo/mhuYsUM27
Wux7WWwtBs2YjYBfIq+muL6rLgVXN5hD3bYbIMuYBig+Qrjw7TseoYr0skQ2tSAzjfsb5LuL+pyp
PCXVSn6hTipfQl2xB7s412OtMAk+8+VLNFJaNY7b8I7vZ5MpPeFHJMLg2BwPqiMn8ZC4nQQFcNKF
2r3xOztL6PfThxxIjFKxCCtNnEUQ9IITgqMAADTWT3zfesBEBVmg6W3+9PLY4QGAip/yt6YoRL5o
AYNBdI3haoAQOFRNhzbp/cTdwL5keVgizYK5kZRORcrZzxTl+9DHxdsR8TR0yl1K9UDZghfpwZwa
4EaCdM4eQAgT7BYSLFPARQfHhvD1YRA3w5qsIHXbv5OEEI+r0vKX8MFQ7PY0V+GFRDAZdhN5TeGr
I5SNdvWdGTH0ZEe17eKhYr4SUNReHv4dqS7/y6+X8gGBPgENvCijtrAIbcW5+/L0agvxQySc6E8+
KiWQNhWZqZLT+08M56KS+fUNhVwQ4tEsvb6KXVHy3xXypjvE7YfwfBU1zw0ebcUdpw7NnIypL+3N
OLbXhf458FWV71NsCMXKI7W6KXTZK3H6Unf4rMV83NEJlCP+NIWGAS5s4fFeWnpwVrGJoAy/7WLW
i4McQFLXmdDOMfGs2rhPjMf2y7/xWOtGFfniX5YbqzuX53TPdG9thmoevM7TzgnQgozHoHB9/edf
Kh2dZPUsAtLgmGo7jUntUiS4HuH7evjjSMNjZ6x9PQAccHZ0ZLt5cMKn8o+XOGgQZ6wfp5KYNMaG
8QbRSBhVVz7jX5wYIR2BUCnyen+Z320G1VFY4LEvQTtGHOm8ydF/fLbHzD5RsgWj6pL5SaOYKK7h
1RdmsfSs30X/A2nPwdpy3AQPn5+2G/9et6CAp2y9oXvNyVizI2M2r+k5MKR1HZaNATTeDZBjpb7B
DWzQuNEbrwoajNOoUqrBLE+7J4KwDgYDYz48QHug7W5qbCvSlECZ+Qts2lk8XZoZAmZkelNd4nRH
8o07HLtTX+UabBWp9dng5WK2Jl+wRr+vWUUmaiqcTpn4reCSG+duK4XS7fBpsv/lcCLo4NKgeUsq
ibHdUoCGkTnNotYa8x+GsgmMrNCNyVV3I2rvxSy85BwB2Z2vDXe//Qxy0Won8V1H2B3FvoI1HWMd
WMld+Ok6MWOr1av7W3j/u07Yd1cqWlAwpoTCMqtsC3pih49w9/Lzh73IUYAaxxaSYXgaB+fBsPdm
Legb7/QuqZBkHd8967T83V/2HQZ2ti4qqZdU62OE3YTlRUsebri9eWoZGmMy2q1+sAsFs3o2QVA3
qLtecmyKZyw58lgDwM5G/EKF84YGrDZWFo2gXNchKhW4X00d0/kWGhk2B2GWTwucBpnD/yKyKvar
LxM+h0/JYhedmP5p4v6JC+k0sQ/7eDL3P8Mfzr2ga81tZ4VjIRSVl09SvWf3AqunomeXSvEePPik
lgvRccO+EhPeVVmXyliLT8G9/B9jzDHTSy5+6ZQr16e9sjdVw3AMwx6GCZsuJJzI5phMulV8v/Jw
M8YGaYCklfxuv4rsTPc03azBnQaXdgIWk7+WUCQRfhES/eJuEUoWPvPRA2ocJPXXKGqgHNLUSiW+
BunHp8PMOUk8K+UCou6O2t6siFbWDYrNUNAUqhye5/LkiEedAzVZ5TSGZW+SIUSlmd9i5fYAHK4X
XoDPEt75/x5ZD3hh1de0FJNkjyFZoLgIPcD7nkj2sJPOfHt9vwJChp09u2mri5o1lv3IqPIP97aa
3GAQ5pOtyLr/2FSyVI34WmtE+V7QqH+WX9ue4gZCjC2tTWByKPLgcy59mT9os9U7mGQFzGD8BLaA
GTR3NZxv/rEYHpe4xgas0f8nYvETqo2mMTVoyVcZBxoXJD2sRYQESeP/Am/fG949Wdx8SAJ1fGCN
BOvp3hvib4guOh1FyQEZMkeJmimkmBsOFnc088+uMMESFT23HPEvsG2YFGB7d7b00WQOgmU1WfQ1
9o8vy0WKgibP7jzYosTc9HfkssPWGvjX+CWH1BMa46v3S6y5bfJfwKM+RJYNB1oAMIkW9Tbdv/TQ
ALhLHsLg+N2Ne97AtTWuCRgpdj0TW2MEZdzgD4p0CZ+PBqGdTl+vaHafjxmBR6IpA4kjcl68EorU
+KMcgokDUgkqlg+P545vP+KD8NsyxRF+czsznnwaDN74JNo8m5xDMp1djaEg3Mgg+6DypL37F7tA
+m9WBLZY9JjF89aZ4CwuB4YixXflGWbdnFeMMT2VDVPxSqZnCDbK8celCpcV9bC5UsjFi8qkZ8cd
Xx7jGZdJDdXWEnUB+fazPPtfUxPTPdO6AxFiUxoHbxrWBRb/IaLJ3gou1hLilDLiE/s+3KxsgQYC
6FzE4B1bjbgLrbtrM++DSoKQ64n3tj/Z0hYvqTBxAcL4LPJhYML3eP8IhLgTxlidxLQaBsL+koXA
Oo7VvKQ+Vx9uyx8k4+ZGq9/juRa84ap9tKXhPcg6mTcfdQky4QGX8DrhgJWTVntnEuGRrDFlbMNG
LLQ55Dss4qZd0nO+3aH2NE3rHPASEex0/L0ru4ZJkokhyQRc8Fy9Pel7+ZbjetpCy8KK2jBzoLAR
A9KPcupP+pMzKThnG62CMcwB7Ga6hBF0fSh6KfQObokxYYWFC1gEELn+f1WuqteVjRiVQOuM46Yc
NXkwBBKOXZE1qL5gMXiTToyhIpoKYKfIKp1mKhU+mGrKcNtG/38oQaLrFxK1FFXrO6QP7JKBQH9K
IXlZV86gC/jlJe87mczAuwYiE0TX4K17SPH0zRB0O2VwDlIopAZAtzC97OR2Lmau7qyJ3Oysz0Ld
eLJHFtg/vBjNkM2V5rwQ94ZV9Ke+/x97i/JXxUmRtJV0lFXWryDdIFwmLAWpaVfkRGk1Hel/+tdf
u7dRoy0P1gPZ9q6BK7DJQGJ3lNN5RfFcbZGL8Q8EU277JV/viJR2IV40x/4EFHKfVQy4vTxNy28O
E3xi20nKBkbfRmjqTZ+LVZijw2UFUXRdPiNpSFrjS1MZ2SZHabL8gAmXLsGNp6b901vwt8uHQ2ap
c0lYA/o0HqswMkkgObAE7IMQGvS83m3vJm1u1+RpMcc+yojQeH3bsx3/N3u8h8I5VSmDsWWfeXZc
hCXmh+TBvEBnlGUpg9x7JBwyeqhpEd4myglTmuuUHORPJTywDdvJoMYPhBb3U8U2Fec+cuDTG5lf
simiAHfw
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init is
  signal \^cplllock\ : STD_LOGIC;
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_t : STD_LOGIC;
  signal gt0_gtrxreset_in1_out : STD_LOGIC;
  signal gt0_gttxreset_in0_out : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_2_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_3_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_t : STD_LOGIC;
  signal gt0_txuserrdy_t : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal gtwizard_i_n_7 : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[8]_i_1\ : label is 11;
begin
  cplllock <= \^cplllock\;
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[0]_i_3_n_0\,
      I1 => \gt0_rx_cdrlock_counter[0]_i_4_n_0\,
      I2 => gt0_rx_cdrlock_counter_reg(1),
      I3 => gt0_rx_cdrlock_counter_reg(0),
      O => \gt0_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(13),
      I1 => gt0_rx_cdrlock_counter_reg(12),
      I2 => gt0_rx_cdrlock_counter_reg(10),
      I3 => gt0_rx_cdrlock_counter_reg(11),
      I4 => gt0_rx_cdrlock_counter_reg(9),
      I5 => gt0_rx_cdrlock_counter_reg(8),
      O => \gt0_rx_cdrlock_counter[0]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(6),
      I1 => gt0_rx_cdrlock_counter_reg(7),
      I2 => gt0_rx_cdrlock_counter_reg(4),
      I3 => gt0_rx_cdrlock_counter_reg(5),
      I4 => gt0_rx_cdrlock_counter_reg(3),
      I5 => gt0_rx_cdrlock_counter_reg(2),
      O => \gt0_rx_cdrlock_counter[0]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(0),
      O => \gt0_rx_cdrlock_counter[0]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(0),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => gt0_rx_cdrlock_counter_reg(3 downto 1),
      S(0) => \gt0_rx_cdrlock_counter[0]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(10),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(11),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(12),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => gt0_rx_cdrlock_counter_reg(13 downto 12)
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(13),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(1),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(2),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(3),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(4),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => gt0_rx_cdrlock_counter_reg(7 downto 4)
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(5),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(6),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(7),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(8),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => gt0_rx_cdrlock_counter_reg(11 downto 8)
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(9),
      R => gt0_gtrxreset_in1_out
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAAA"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlocked_i_2_n_0,
      I2 => gt0_rx_cdrlock_counter_reg(0),
      I3 => gt0_rx_cdrlock_counter_reg(1),
      I4 => gt0_rx_cdrlocked_i_3_n_0,
      I5 => gt0_gtrxreset_in1_out,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(10),
      I1 => gt0_rx_cdrlock_counter_reg(11),
      I2 => gt0_rx_cdrlock_counter_reg(8),
      I3 => gt0_rx_cdrlock_counter_reg(9),
      I4 => gt0_rx_cdrlock_counter_reg(12),
      I5 => gt0_rx_cdrlock_counter_reg(13),
      O => gt0_rx_cdrlocked_i_2_n_0
    );
gt0_rx_cdrlocked_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(4),
      I1 => gt0_rx_cdrlock_counter_reg(5),
      I2 => gt0_rx_cdrlock_counter_reg(2),
      I3 => gt0_rx_cdrlock_counter_reg(3),
      I4 => gt0_rx_cdrlock_counter_reg(7),
      I5 => gt0_rx_cdrlock_counter_reg(6),
      O => gt0_rx_cdrlocked_i_3_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => '0'
    );
gt0_rxresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt0_rx_cdrlocked_reg_n_0,
      cplllock => \^cplllock\,
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_5,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gtxe2_i => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      pma_reset => pma_reset,
      rxuserclk => rxuserclk
    );
gt0_txresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM
     port map (
      cplllock => \^cplllock\,
      data_in => data_in,
      data_sync_reg1 => gtwizard_i_n_7,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtxe2_i => gtxe2_i_2,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      userclk => userclk
    );
gtwizard_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => \^cplllock\,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i => gtwizard_i_n_5,
      gtxe2_i_0 => gtwizard_i_n_7,
      gtxe2_i_1(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_2(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_1(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset => reset,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen
     port map (
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
gen_sync_reset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30
     port map (
      SR(0) => SR(0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
receiver: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt
     port map (
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset,
      rx_er_aligned_reg_0 => \^sgmii_clk_en_reg\,
      userclk2 => userclk2
    );
resync_speed_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31
     port map (
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
transmitter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt
     port map (
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18048)
`protect data_block
K4NiiDkx7v9i94BYoY22ZI0aejyN17Age7gK5lRkUtpDtk2ms3FCehpB/RK6MM+1CRJgCVcznda4
xl62G6rSk7+Za8bTg8awqm3R1Q79CiqhoKqhhdeN2OSjHfZT0kjQtBEEYreA/ON8vhHvDIWR+EuE
xhxZ5FmRXFPZE7Cpp+vfFU6xhpFveuOX6kb1TJIf52YmSM9kn82n52n6HO926NxHQS8/lKwwRH+6
Fh3DzQnCnef28K75HAQsW5rze2+NoHUPljHa/7NbUCQEFvGcDK0NbtRCbBYQTb/eapO5S2I3mpx1
Wwz8JJFf6G+Siq39mpA0Wlzu5PTPrFKJ7R35mSstVtL9NEvrBPcTWhs2TLUNRDOfecC4CW/u1+6c
goCPSi03CB+0tTrSw7/2VyiRIzKxmlO5edYusp0QlrWLUPej8E6hm0RSLi33q5OCEPOR+3D75D1S
iXVXAFAl8co8jsksA2oVCZj9liwqiU838gstkQsJ7kKKS2GuUay79rwIa2IFV5pjNSBunVvs883d
j6VD+klBVg64UU2SYxlJxtqnK/Z9VyL4tJpm6c4yiiyZc3niQ2gBrboSIlIuwd3sF4epmEHelgMl
iRr8L6YLRC/S3r4AE/LJ6JK3FH9ccohGE+77I7087fZRTvBs+em2qfqHHlMonwxpQimXDjKD3OUn
0SmNkSQEDlw19jHCNw895sdsG8JiFytUbpkL+EL+ohRQFXxr8Q2Y7kLKCJsrYQd7+5EWO2+MNMah
W7TRyVscUemQ8WlSD9iRgfGfU/fMQszaRhddJybFcnfcAiSxOwxAg6M4yF7e24zDWmutSRgYRH5Z
pZuLkL0npH4DcPsJ8s4b8AtzsVLtYLDM8Qw0t24TOYPRx+te7rE33sjrXFx5gvqsM8aBsYXoJnMz
mC7z+540M0e1CtmINNMEWncY1H2I+saBeilJwqpu6KT4wjo89bkmPdsjpXVrR6Xf8nPKmj72jb/U
1GULvRpC5VHyhc99swTEJehkW7PvM1NwOkEoIakSQnv2TIZYJTm0xGdfHgO79oNsyImIWNhAr1hk
wNxrDbC6roGZqT6lHcHkziaJUPv3NVDwapUzGcygs2D1lKf+1q2kGs51NvmYs56Y0Pelb9Qf/t/B
vE/9ZWrqiFEz2RfIbiKMFoIFkJU9sf2LErgCQUCzJ6loKGYVnHAe76jRemdf0nn8oqUu7ixIbGFt
Z69hEqlXOGXocfYjm4QujvCmONMzcpPg/6lnlpnwnlU5Fq+v5m63uhbIsBwrBYklOB4wjBPhRfdP
R3uWZFVZjCOXzgAWKaE+Oo5G9nMc5UkS5Go1EnekJPOJ5xkO+Jbw52D/zPerykw7pUncpRkR0bXx
5WUj+Q2Ztm4hVdMcm4uCl4npAO2IkaoA5eAO68dHMTEVbgKkK/is7kevF05MAvY3iTeAB1XdA5F7
Ra0Tdjd/uiBKWsJsojxrI/NXY+7fEmZWmKH+PQSJGVYW6tQTMd+QYeqMjo/yVVLcorQFnGyM2RW/
lTS3UFgDORWyRUVAHLNbLDKPjCT5d5LrNJKxKxTZSDR9J74tIOYwSDVxDQb0pYeqtB9LNhCVlq84
pAEzrxQA+Pn1zuZps6rfIt+odV5QrEhhMPWQxyEtV9M27t065gZSTzLcbtralIhP1MUzq8/fFko/
AJJlmfhUh/kjdj4JSJkl6Id2R1qETF62xq8gi070LrjHaN+fg6Bigvdj/MQ4gseo1icgdqKuvaiP
8TXBVrEol8R64z4qExKAjkUCdCcVtgWaq8BrCQPZlvONQxDAa93GXOimwwNfBwO2NplEMrCcuAv/
Itq0uKH4g3UeAv4ezwj4MF636XT0qKvbNx1jqbn6F92UxN3bB9tlOhezmWNN+xl7213cRyLE0EWY
tclRZk/s/leAiC3HZIWEdk3h+XZitmfRkWotH3vgF0Y86XhNpR1cIwZ1Q4QLyhnI16lcJf4FyYbP
ZeVF2XGyw05Z6t9qVAKffMOhj8OFix1SyBCJ+WCWQU57bseGBawVY+UkyBphnGqO8wrMgbuSXrNy
vbruRqCQobE1RgIENt4U/yZ2iCTv8SgeStdbRM2E4K8Xg3iuRk6ZmV2v7eKw6ooeVyQo3zODebHy
5IWDYuNRTp3k1eXXiUFkEhdQ023VvBrWKQMGNGMCFO0Izt+Yga+KDNx+TI0TroW8TvP8JcEvydly
D+UhUwHcm1UA/daNG8j08v5qPEby3GpS7mvA91IUo34jvamZHjPKQRiVneOS3TswxXvQ10W9MHI2
l9SvkRKR6FOf+s4k6NCmOwzdakUyW3uTdXWcQ/t1y1BcouzQ1YaMb+ivQdK9M780i4K8VxC5l5ha
y50sVSIcE/v7vD76JA+z9dAhqYJ2cX1zxNEbTXWMb8LZzMiZFE9j96QE8WYeRosZGWK5g+EYPAZh
ly1IGBOTLAurVWXybDYH+lECMI5FVUFs/zvVQts2xAcdZzrkbkaoDzjUDIg8nm2ZYdr59aKMIudz
S9llefCrPv7uc6YonJp5t5WOh2yfP2R+RZbVT2Fq4Zr9HUl8OOcLxqh445pn5U6K8Z5kBXYmaV3+
iPQQGJcgf0p0xD1SmBkGQIA/IOpVGgTjtMJUl3S9gPJrjPL1qzgZ8NE3wAlPF1SM/74aF8RV3cAD
U9Aaxf2y0XgGNLJ1Z5SeobU2yuRlGvJkYJaQ7ICwoRFIjRDjzPmRl04xoSRG3+hMY92VuTC69m91
h91yDb1PPtv6q01la/jNk3ZBFBn4nLMblgx13xTpyaPFQbhJyFHwNClqLe8EPyZNryROYpCtKHl1
Lft4arAr1L9+eNI9+0EwAWh9nJPxMc6zzTNrFoDs48kBkn5XsXeNiPw9KWoYkV6BIVrPV1S1uojN
KCDXrWTI4Ok2WKGQecaEnCF2PUUXAv9hKfh7KvsmLDECcVwpaNbDWoiVk5EHNGE7dlAIi4rhd2ov
Wp5Apw5DQx3K12Yu9V1y8NmPqhNup9j9HvR9UWrpc6qAEx1Na9KOFueFOf1N8iOKtO1fJYO1w2Xe
t/s6z7zfWpaJPyFGsk8RBO2Jyl1E23d8KjF75CPQzmiGdh3xp9nvwm2d8MOZWUecb/0DRu2/Yic7
kD6s3QWZOcBSLTNXTfF+wUNSqmFNjUbCgF8hGgjdW0zPqD7c0WXvNobhAuq2pSZfvbT/QOzlrYap
lGZmFHyto+MKj8QeLdJtT3KT1cEb17R5SfeRos0kE7cL8IGh3FCisXQEInn+liY7rnW7bPkzr6Fl
zxNqj4xIiYQBzGEI5h09Fu0UWXjfdi2VZs88trmOTgo0YL7Tf+fgrH34EprwzFNWFe/1l2plnYlh
yVPE/pXHKE9waQayCnrkJzCb0hzoa19QAY/byxZecjD/kQHfygZhqwT3pycJwI0QyO40LrUkxOGK
aG6ELMkzC7PWzZV23RKaOJc4JpV9uDdcJzrlFl4zCtAV9UnmRAkjPp9vLWiyDTRtXK36+LqR7hAB
RZoOQ4jjk3ldx7g+PGTRjIGeXg1yI/g7E7lDPa+uml3YtXDXQLhrwLVpXZhOILWCJUlv6SXZK+Vv
mwNqpSxzy7N055XQh7UI9ni2x4XdVOLuJjvjkZNHvGBHyIIKI9TNKqStFbHvXAKPyW8+7xcqf/qA
Ef/DshL0K+YsiDnDbYlxzDNyRWGL1yvRj+QgJ7L6iRcoNP14Pr+U2nw8aR85a9htuT50u/5+W/1T
Ct1s6Bd9vqkYzt1MA76tkcGwjhs28FWfoBQ55rf3SQTpOsIjTDBtQNepUVCwGEahwzQXfBeT3Vdf
LSo+kYedmcNunUtvHAxT80TpwQnhovP5Oiwf/BNtL/r+ieWsHZtoLKLjC2ErtpJVAnF/IaA6j4db
CwHHjw3vzTc4+ykRhZi9Sq6nVX53ZASj0enLKonP5BQbIJFc/JUYv4LD6PQsPSbzmF2rFrnD5Lvp
ZI1tgH1DJq7sIlmwqhvD5qlCCtLrrPsWoROziiE0NIFKI7miVaqEXTMEzxGbYo1hrjyDeeuai6fv
grM+u4mHG1ee1BbmLUIKS9WSfrl/Ha3A3uG1iVb8a3LFUbhD3iRP3L9ymFT3eG1ESaQmsE9klH5C
i/ncqS4mJU3NkUh3ZM1J0deEFFRf47E/0rlSInxav29yx5A188yck/X+0hXq+WJ0RCbbs2CxzJic
jmu+HlYZ+Jk9sswHBIlCUmSM532KSVmigPc60JQOTAz5aQ6anCkvs5ztphTXjoXCwt+KxkkTw23J
Xx22cvENIvVVH4Wzdzaz9t7HN5csLZUOBXDViawGAVjsmD9zecmHw8vttQelyWbffTbT0RV8iHAj
3YrWGjCd3nwYVb9BZk46olBqzM8vSyTcG3I4POxyIwQI4OIxT/WVhv6JvLvPIsiOsIexm/pR1UU1
dRQqkZkY5/VNGg4WOImbi3AAVoEVXwFaq1cx+QRZd1r5LywT8EAGJO3E+iGGNpOpspRxgRVn7+Va
gYobSbcEElkuWoHm6xkzsZHBQNr+Tp8/7rXDQvB/28j5iKwkGecZZWb9VlxaI+oEEH6qYFKxzsUL
KdGANfYwM3O+qJsARbmKJ9w9P/yortc6QpTcHfNrJDKR+/XpnWgZ10WbtG03NR9t3E68sIevJv5+
4Fhu9MeLEcIRIoYYlqFRYC/3o4IXKGCQAm66tASefOZji9c/+/kCOomRB6xVIqzkXcTUK1nbLaRJ
dpb+SsEathMosFWg9rcCB4xMEbOTTTrZLdKrQ1l9B1aXNQFz7PYY7F1+J7zkRUe9BeVWQJDEReD8
sfONXG5PFyyKthP+eyzLLMKqLCjUYVFH5lRLgm3/lv0k6qdAjAB+wQd3E7qq6mjfiYjKbmuIook4
yHXJpfjopJNEjNe5lZuO9W5MVZouEbuy6UvUiGYQpAkvNbQcoOe8KY7zQRFbOUW9J9gT7ToMOGD/
xgQ5w6pYwcbS8bAL8oMyXHFF6E8C5xK56TyvLgF8iTJIMX98aEWUleoLfGwbsu/n0a2Vmyukz2Ge
AiQVXBDabS+jR5HJZbZMGM7l0hVP93jWiyb8Rqa/31gqvtZ8DtFfkTDXUHAAlWpS1yXnq5TpGuhJ
F0QNDumEep3VxBk+WR5Jyti8kPa31MmbmAlVmrP2Ke/AWXUCdOEevaqir4v04xVpb5fjnmpJkaLt
7pFvdCcxgwQHWLbDEKtJqrTWzuexJ5p+B8woIpRZmI/5KpgBTrJdXOojl+mcMsPbZsHPzZbyWfJG
o2HcSmQekidV4Sm0jNUvWsx6F77WhuUhHhPwfr7acFT76+w/WFPVXRMebWj6fEKvsynbP5tDKjFz
wcYq/BMbCDSY004j11U6a8vs23zyy1QDF4RToZ9ACMCGLaqegPNmuBdRT6IYTMNWg5P/FLE5K1vg
iNCfuaw5WfEQu7uoTYU8goUsets45b093GVGbFkjROx48cRh1tRMfCgHYB9JsFQn2sarJUq6vEQG
7acpor8ZTr41VxY2hWlXtR2TKz2E9wfsdlQpk1y2zuBrKhJYDs4CZqXhQHi741jsSvIt1flqrzAZ
Cy1azgxTul6BnlaKwLGvRJUaltTeLwR+CzhS8XAd7CC0RTplzivmbvvX6jMXSMGEA3ZBe7/eq3Dc
RO59vNNIMAe7w/Ru9GHAXJoNv95kLcTKQnlJmq1WzPgbvfgX8+upoIL4mVZr8z7bcgkjsQQhEIYZ
3sVZcIicXauUvh9SrowiSp4zwbZepdFzzyT4LaPfc10emOUFP9087nxcyWnXCgzI3reObCYxRcvJ
ESHtwSCkPLXUEWDTsb2Pr/cJl1ozxPkcgqElbl3PQt12zl0yObIXNZZoJsOkm71ic2jc9KioUUq9
EJYylPyVmlAbLSX2JaPdEW0tlOkkmSjdouw9hllfdZi5a6Qz4k5stcPxmLXvyxR5tg8qKHSOYCJ3
1r6qCZ3rY9NBiQtkDiP/4e0XSOrI8+OQQyqIe/8uANJ1DWJ4uPIabbofR9kite41ikjKDRz/Jvzo
K0ZnkZpvPfoEs1pHKN8twlO2Zb4yT2ofD3cT5iFHadTTDP0ccUvt83Btwc4A0VHBbv0v/SEWQyLS
Zg7hai34lzCMHRZ98T47sJRlmVKo0fVlX6oMGER01vNYOsov4AQDt2AOG+YwEkL27hcGRq6Tn0Lg
FnI9v+nI8biWl1g0oKh9EJBiSCkAxz7Co2OBdVkfrWqm213hyuRAEM6d/ApJ0DqUfd2IHKm/AcZM
C/ZGLMQxoB5A6ZA4IR7JWdc8BQJoWC2EmjP0j4blcOYoGLHlL3+FejGIb430nHJvv5N6W93TmKWP
XOI7gS3lgoS+TQTiZE/ivrjWl7XxAackYii4uj5rfmFCwlWPTE0Ikr6xZS7K1gInqMkWyDxibvyr
r2nOyeDVSAzLf4OgyZ+xnqIp09dBVfDDlsIM3bGYCKO4qYlgKAI71qoMfdgXJpGV7wkWirboKECR
mwOd7tsn40ndrb4N8FGKCuOXifPHuh/PoqFbEB1pjRm9hQrUWwNnvXjDI4MzvARAvPgo1kJ9U5BY
zZTuYcIPGdCai0YuFZ2E3nq+px6/mASkEsguBEguSuPtMTq41Razu/jupwom/xPop6GMcvcpZiQ4
HbAI2sChOPbwHAry21RP7yVyEwfUNW4YfpST5u54I8VsRaXUktW8SA5kRnrkSmc6VsYP++ZUNFaZ
S+gEwEAcEZrKKxnEyNNtiX20Tx9QKBzDMFjUx7hooxvJsDTAwe/F9XWdEVFq6AbRyj2x6wdlo+MT
Ry+QIMYqOYo8nB/ouROjdhOZW2jZ9sWCF+fyDjIWSHsxzBKu5wy9HNVpB05qtyHvOEtVcY59rDLB
4gKnN6PEq78MBPIa2b5Cs30cO1Ig0DndTnjp2fjh45Qk6O9+5YhREuEQBC3Gr9OY6uxlJqtAeoIJ
T3jOeyYphmUEYKfLM3hsm1KYmdxa4swY08r6IsAVaomsKDF2cLq8FqWJvRzNWErI62EpbX7z6FkC
6zP5hqeFNQ6puf5+G9DVCvCs4So5R0GbujFBAAuIgy96hqLmAA/Bt5Bcg5wjdFLqWiwb44/tERgE
KYSMy7r6ViqciCtccjKo8JUZ8BlCxeWvpHQTGKDxiH5Ndw75IZkNAbWibvaw+YYhZvLZjK1Hn4wM
5EdrrCMQUuvlhjoeqtnXkOFzo2TKwx2lf0EBiQngI2PSjtQsie1p6L1KNcDMYlnF69DRHXnftz7Z
AIbLuVB2AwTR6F/POTIYK5Jcr71PVddxCf/NJAfhJUk+BfS70NjL3HvOUtDX//6YkKMVWL1j1VyG
rfgRhhL/upvyz9oN4bxf/YfkHTKa06kSxybFaft11WJiJBw8h6Fw+oPkVuu01vwf7FAK08V4lG2a
+YJXUX5PrGcpCA/9rra8bF5ulSvtIdH5DcMy4dXQ7e0lirm+tulZxAZqs+bVhH5YXGBUrtYJQc1H
WRRffWOXxwHvm2Wp1jt4JVzCjAguFH3+XG7lLEu6oZjWBIoZOztxcmweo73vePOMnlaFfa2ycjgG
TyXojIENLzq609ah02eOtW+osTVbNFjkLK+YNks2zAjmFtgA5K1RlClr1cHDykg6TtUopWPcP49s
Y8v+XzCg1qy70UTSkiNI18to0YMYor1EJix9hqm0Vu7mX6/uJb5CZdmVz8D/59Wwk1T0Cd//Y3z7
cyqmXkwq5UU9pcQHvodIiXVMgd2Q8IDEy0pYP4hPJQgxZQjK3Corw54QQa6mdmtkItCxmbx+hzq+
qdu+Ucpop363ZgP4l+V11AgJ5jUASoBb0JNiEi4hqgXwQahvZ59UQXQq3OGOiosQ0rjMpy7VSg2e
456WzcKVjNesXCZhYgPq/EtpQqKwY4eUfJn2qlYXWhn29loBShw8QYrr7ONway99pGBN0eLSAY1f
OAKa83H8wcVNS0D9Is5neyBnregOO/v78GCWTWFcuiT5zSYr6xSUi4vKVsctMhXvYfj+o1ScbPYc
KUHHtbUx1mgpmzdRK2DLlSq4B9JrhtASNg61Dw0h/FiJ8XsepVpWRK1HVSd8hjM3p3fceAb4OdAD
/WkGO/+84R/VdU9GagnVgWET/tiW+MSyELy0SrRzD5oZe8Tl+UUmTCwss0v0clQiSg4roDptxe+n
PaEL+js4fvBrzo1RTya8U3LKYYFXXzG4evbK37QCw/dhu9NDPBuRmVOXYhGRWV3Gu6ms+CyW/rdK
S4nhiiZZnNIVCfbs3zuYJdlmWE8p9v3IJT/gQ3awXC7TfXbrdwTqQz1umfdG26AxAhsKAlMdTB8I
pCgYQBLnn4VYokUNxbpIx8/Wd0bxd5ipJ8CJBrnuosRka3LBToGIAo3D3g0odVJREQNVznrU0T8K
C5k1pi7tNqYH2YM7ABipX76uZog6FzFaP8ojEpuOdTwdCdPCfIMT6nCcjUWlY4KCmPvRNXQ4SDE1
XdHwkA8izJYuQWVX8EfC+IGZf1gJTFSAT3sa2GhXlCqPcZvTZlHuSYT4NEby6P199Ffmvoxriz7O
BmlO0bcuHy+F5WhRSnuDVcqfxU0yh/NMj1sYDDz35BJCpidcfp37eZLInf+ztFp1bhNCa0MN/dC8
AbT2YyjTdUGFgZjOIUKAN+4LspjB7ibuDrtPo1HVlGQ12ImRfdJGI40Lko4X0uY8C/Ujp7mV80vC
XETiA174Ch0LItY4GYC2EKpqHhO8AWOGXXkg1ixayl9BIkbfZsAjFhJURCVlOEgFUD9F/s7OSJOK
+J3NKzQad9EfMbayAi8WQcdGjtFpdTHYynP/BFBpyauuY4ItSE0cNapj3J11eZ2UwO4RaaSlDZTB
saX4B5zdCyp6iNtwJql1BmQF5PKNGXkEFpqrzyJeHgMOXEjtY6cNLLze+xEj+wja3VYwNVIvL7pQ
yj74p378SCh1g30IjGAknkjuN+h7tWXBoIt9YnuSk+gp5VSoPffAAb8KklodWFszlJOOby6PrGin
PU177ANEm8X95R7nBNi6MnnD1U3JJveTSuVKjXRFEFtTVMsMv2OjWiCFfhMMu0HbFrxl+o9D97fI
1CO+/nlacHm2YsoGh5aCf1JqqQ7dHPeMSaozzM5e4+cXemAjOb2n5K4p0Yv+NYHYqceHoLMIj9j4
JUCRNJBnWwrmkM3u/AmZEgdbakJEGiGncGuKX6H39p6KgK1NZ5E7tN2+TzG5AvHgh0kJ8E5Q2+BT
rlG4qOot4GNdIZJS95JfSUT9dGGGB3/Vv+fR2uUZ7mowimS5AocY2pSp8+rqvqIiCSwkX0Sje50S
JvLczdKfF2n1r79OCcIot0pptt0YMuOKR/k/F8XEiSXGBmVeUr2K3wdVc9YrUzhqNEHr021VCn1O
QCQ3qLvnLuMdJWD/kRXXBEeXlbBStRQBIJuPp8CtHmxlema+v6d8VGBMYUzILvsTSCFJ81nIm6Oy
gnimysgFgmHxcp5eRGb0uWJoI4So89Np3Kw2VyBPSjpKMkQbFgfuKkI7VnkCnmumthvEDQrTk6hG
xuFzj9cLSVxAJxTMMBhpVHWTVVA3b5dl/Jz2gX6A+p//1HSvvtEq+qHRSEYLNSBudV20Ri27/e74
AWFCbOMzyKHD7Ljtf0va2ygRGUFaVm2gSdDX8bbL1+eW/mIy58qDbrHpJR90X2Q1MZo7yXGUH0mV
2Xfgf2Y56VfBs7OFxbU9gmVkEQ6wuJKVf5yA/I8GAhE8ln4NvIu6R4eWpj21/sbaHYF91mVEHEmw
DQjqfVETXcFAX3mtS9zq18nB+BljstA2hQ2CGj1ZM8yoZByjoAw6+5Kyn/LDv6eqHfRtm3FPkpGa
q2PE6DE21cMw71fHPO9DG4jb1Gvr3zKESM2AfS7qF5GlHXDEbadUMwchO0EIkFmyALZKjrutWff7
Ivo9ch5iRRmFWsjj1LIUaUe0IktVxNUkCovTiTHktr8oMMRDwtHMw3NfbPlx27gvcTxsqWj9VpHb
pg0tBU6R/zHMxAfIPHAdJ2EZy1C/LwG4UAnoGfBOW63ZE1liV7Gm2na4fnWp7zmj8Ft2kFq5DXXr
xjfmP0YRZP+rhZ/00pCciDmw0Gamd+NY0haVlOcTde3A/Ok7NwG4p1EiZYlBKiH1yjtQ0vdi+S6t
c4GLkECzxi7v4Bw2JvEySpuoA96IOtf8HK4g+VlOQCBRwR1tJOFe6nIvOkMcosuzMLX7PaAeblQr
UDkBCxVKPZmeDvqGc6Dk4F6nh05UFfLVTPLK/WR8iMpTzp9Hka7Exgk+NOWQPX/Ew4CcwFSFUSpd
fb3o8H2MHHfEH41ytdtWpMTmvaXZrUVRA6IrftkvHwh+S/TC0gdIihxb6BJQWzLtwdEOlihi9L7d
Se527RlW8YfDKTcCGTFI87IlnXaOkT/xjTF4n8rX2Z89tMBnd4Xov6pVdBof1/fM56tUMYalRy9X
5S7B6SDcEJsPt15eaedmRpGPqZkU2EBqkRwI+3zmrEnOms3j6q7xgI2NMWQz98y1ZGsVSVlgvJIB
9ADNff+g/FgGiRzLY7248DwGJ+4jXeGnZI67Oxjfr9J3sk4Cs1BWkIys8RVFnL1dXoHd8wrIwyX7
PF8srxqdX4ASswlNl8bYcylIoNK77A39nRRW6e1ABDISFo01RnxGepG4d+aneS5QFmdPaqeGQHBb
MRxw5HZxq1YrqIaPg5T034N8wdgAMdR7rpFH1jnnx3/KI8zoiD89NOdtc3aU/rC9Q0hgwJoHrE5y
dJX9I9Ru/aZ/vGp5U8QaCaIKvJVcmDTgLpEdHi3zAL8pyc0mDqdqqdFD6xIM5QjncyIWNn/phAS0
61m+XJ1uaeIQb8ALJpI3h8dzLSo3WhLW98cakoLsmoC2WcT7Mgq7zFBzgiOYifwnbnHcf+HKPVZ3
f2TtFt+uAaasWgG8haoz3bMO/ALayL7mxK7howqDsPQev0Z6947whB5ne2ExorM0wN57XRmcL9lk
CHOux7c84UWGBZRLG+2JWrqGOeEzCOjbdsFedwGKiRVl8FxMS666gGNxnLmdjyZCTMMzBpcl8r7O
xKG04XijBX1/6KPeZVZH5U6s06oyc36HHhFwD1t0JCfnEs0umoA+kPAqi9yr6pW6PRQY5MEvdWjI
ggzS7RJ9Y7Hiyrt1CTPGuT6q3t1HlUN2sR2t5M/BjtprtRTHW0H2oQIUw571bibkdksnAEWal/60
QErSpcmVpUZT6ZC+qagNXfzcUYtQohVCTmXBvtOjT8MKGBL+vsUt7B8Q+cAixZF52DLXR/iQWHNl
CqZLVUMCcph/85+RKxYLCGOi3xgxXsGihigKPWgZH3Bx29W7v9SLYLZ9HhM+pISmt3DPDCEvHvo1
s1bZrOQl8vRTMPvEQJO+7cpW9B3FnaVDJG3Pb73Eeh5wjjMoHQHpnZJ3/FCxIV/nayUBdtT8f8aq
NEN+2a7gESxsEYp8ViBtI2WQi/iswahnzVTe5wcAreLnz4Z8KHOSSqXX1RyDRmPPTTOcxnVLeTz2
sJNmgZRj3aBPLu10FjTpgTKU6MjFfyF9MPOu2STK6O1dXRWB8SPfB1/AG50irOnDVTWB4Fpdeydq
n+eXNGdWjTiBW0Ix4mPJDoaWsRKyp/rpmx3xYPjiY8EaKgPisjOQdsOjXPAgqGUigKMnbibdFxNs
SBxlByA+unlb8PQBSDhGSW+Mq04BlNQoX1iID56sXMt7xrhUe/+CzAWhgFY5C3mwW9paNMPZn+xk
1/ftYyn+0dFRD5b4wR1gNXxFqHBVqFqzkBYHy/QqHSfAPZ5GFW/FgWfNK+dt3+mFVBiwtAVNTyTe
71I7RAUJdt4aWYH5HyC+3Rfe+hWEhsSbK6v7GJQ2UE4+w5Cjx8frWyG6ePrQoDn0WIPVh3ZadD/p
8BtoVd0JXk2t1pffxanBuRKTIAXFMpf4fyGIGrcTSit3TP5+PuyZKtcZ8PPoWJHHCDU6mP7sQYxB
p1lWhkOIpaGpuQfkSUEqlYz+f831D2YHYgXhqHTIR2Nvs5oZu9P2b555IYC9jSaSZ/Gr3K4dX057
JdWVvT4Y2/55nOijklXlCQEihCuuTL2XiAStkhKifcGrz8eeLR/DRk1V+dkcpRVl4NFF60Ikj6dV
1pec6su1gy7DqipRhHYF34pQVLE/u85eSu9JfpIeNbgz8S6Gx1BfBNsr7wzvRjwWnCkrxceuE7W4
QjspylfsHAAXqNqyr/6jemc5cJz5uBjdTKBzFGAjIKaSxf5kqiWPu7jCS9Dxum5fBI4vx7sn5UaQ
7k8I++8ibEr3qOb810UXfdfKqIb1/bPN5nNK/LDYU+Ti4KH2yryFs73nyhc3EDqbGuawEpS5IlXY
gs0p8jmdW7zJoZpwOdRXd/HevC/shf65Je58sw6I738B3zfjdCJAdRVfv5m+BckHaayMv+dQ+lEF
Gth1k/tywkPHoJkl4+yrJCD0+4wburUkQx7NS9nptN+EuxaMnK/BzRycaGGqJpnkvg2kjmxksBK8
5xwjsIOhB2epqK/En5OnxiNJ8lbOOP2GXkY0fc7gs2kZqVfgEvcD3GE6od/j9cDBHlzdAU5AcKXJ
g+KgVfvHHqHmiKDbNqfvLHGOcrCkcgfZ/DLD7uc+EwI+HqVNQ2x/HGruufR14C6zCOdHreGNR1yH
3MdY9gjMrjVVi5grlkBwmiCnCODBR9iuIvOteWKi56HuC5iUlNj66xsF+b/VzL0AQ2pGFOCUDOs4
mg2yVWWGIx6ZoOLYK2UvwV95OMmnmM7Lu+IoP7OrXeKmKRuO+xLv5aOBbN5GOKhw2nX/FLjnJtew
XwbzFG4m42vyJHNxyODl+wYWNFFSt1L1w2TcYKnE3rOBjKs1hUuNqY0hsDDMp/37cAW1en1Tdzxk
5xmsu2igTHAr5XO79p10XyzWatAS2JdE/j+VsNhBZXmyJRS+sjfYZRRoq3zS8s0w8OWiEN6v498y
AEDH4BjtOw9kszhKD9Cl+DGtz78WGbg0n2PFvcENBSwJjaAodbkNPAGpEPUUJkkGVB8IRzDtEpc1
QItUepKis8v4tZIil8jYDpK7lohrv0EBnJnt/ayioyoxOHvFLXXCFqQfBBKYxQjTDH4Wja/KCEN9
ChFR2ePGmogy3bj8Tl6qaLJB/ybDDh/4IALWYhgxg6wDTQc07JrwYMZ9wrhLbRE9N4yku4/AIaZX
MLMUgsgsiLXBbLVU3SDWbyroRyB+g/cAauIf1Fos+HfzAmQbRZiSCPVUFxg9U8exM4/amh69IjdR
YicUYJzk70KIz+CXXWCE9UNmxj0gzbUcsEolQmSK76P3YQxn4db1WczL5y6Y8NDFH5h2zk8wHDbs
YX64+sOQy6qiG2xN99k0UG++eTNkD8y+WGqctU36vX7gJ+38qt253tjxWAj/83sLlN2N7RZHw1//
YZH2gYTleYc9e2NHUe9INsgYdPythWuJIFL3rQF5Fxp7ezkH2OnWEC61iLaF4jnyumTfLfsaQOUw
zjdFiaYILWisd6v7eIjVZV70NQOBdJkFANOoK8cGVCJ/3+j//2LAAT+rcYICMHAnjXe7G6gggq0B
+va3OU8IHAuTwUP2zIUFlrO40v4iAGCap3J/fkh8pwDL43m1pKxvPvH/0rzYGauqdeqoPgELgEre
vQtUFYq+okR6xF2sEjhvgYogrq0DUMMWeKKAouChnrd9RgXrlvXTK99wamfRfXZVIt4TGz4vxim3
6tb8GC+VljzNBAi77n3a3Ht64lDVUFsFrDLC65Fn8jH4fO71Id2lJKxlk35Aksqt/3Fp0moTLB5I
okLXZ2+YwMfpJD5vgG7/SIWuXRyGgbNsVX7X/WRhIsXJEW1friMQzlQnQtOJWw5zmyApongLJO3M
fc2qjAxHv5R1viaboVG1bmUfsfDGGgmyHah0yL3R93UYfo3odCJIGP+xrBjI2nOOBevbpsdxWzbQ
koaHsTEC7+5jrsSwWHWkmQ9U79ajMYbQExYmjSZLqm4p3Pe3v29s0jt8Z+TfYwYFjH+m8/eLfFWs
7pSw22AYj3hFZ0Hxy7V5D/XuVitauH6NQ99feTssSypCzzkbkzn7xhRZPCTopMEZgtZWtp+V83n1
UK8St3sOHsIqg5qChA/ZMRpPQDboWAPxwM+AFZl3n3EuFSKd8gIvEukkt1e4jgV+HKhY05mjH0Qv
gUB/k387EOeTGb3ofE+89907+VuZHJ7amACpzrSmZTKnqCjhJYi9PQrhEZu6Inzu3Zb75ru7Re/p
JUpWuc/MdoRrvCKA+t5AkxsPZjCDvsFPw6Xm4et6aXkczccVCnavY+PZyVQIkfdnmpydS9IM/6+n
tCXrajqwX86C5XIAd3JJ8olxh8XCjnhNrkOYQ0AjoZtiaqpTpaMcvaCnTY55d7nwO7MqY/cnA3SG
T1FbbBqWV2mnNlPQfD1l1hSiuVs55UTDK/K3b3xrQc1XIHVspJIhdkXfLA8vHiSX4ITI692qm2lc
GjYSFFfOQ01QD7o65PQzv7LjRSmoj8L72gF24JBwPFXoWDzBHQ0Eme1Ixq0MXK3/Jhtp+JEDx/5H
YaldAgVp/98CbIWBYBNmBUUBVPbNODTSctNkKIaSpqNKWGF3Qp/xa8P9T3ciNWEK9AuY0OahYG89
HQNK03akySESWBCSnCX3TEuA3Xs9UrK7Jh+PZrjyLe6Nxcgdcn9LrgVnqDLj/TFJI4J59j16ZKoX
DazF7cj3Ws+Jdgr/whxHI2Fr3qArIZVyKXIPuxyqJasQBnqPNh3+30Qr8usGLdy51EwUeldt9nAN
tTPr0P+r+uvxeLF6Gjk04EmAisG4Ocj26sEMFGlo9lnEmX5LowKfw0/RPcPtwzRAbk2RtSW+HDok
VW+hNqYOc8OEfYP8TLLN9UaUrzyT0zLiCn6KtO0/AvTzGfeyf6keBi6mm/5E0BK/PFDF2BA10EFf
h8atrPgEJm+EqwlPLX4VZaiouk/VxjEXouTPluDMV/t0HddI6FeRaVHRHSKB6/MTuaZlY82ACgRf
+V+/dtJ7QZmxF0XYVHCXU+UWoI62dAHyyaO1+igu44mjz0+hqtcT4CKDDmwzY4Pch9MZkhTC8ZKz
1sTTMBnvVuC0LBaPaXeBOq58z0b74xW/KjlGiJoeX+/AHFkkNdUeqrRADfgTUhCGoxAcOG0n72F1
OG6byRk5GHY7ZA6yrEXUrKjOVDfUdAMLI6ytz67tHOOPbGEpJ7IDBY2EAuwgl+LgS8Xtzivbl5lW
IpABkQxgfz0kD2Qz2GXjhKul8r4Xtkkrq8PeIMgtgVaAAwB0x4aGRQcR6y0WcDgIS030gZAUH3r+
VSdX0n78Udy53WNYf+StaRELx2RbKKVtqLNL193doXEG3y96WpJ9l1aVwFFDs1gDjEVdSSrNbwol
oPTB//nmxD3HAklfuhRv0bqgElC4Ck8/MlFJNuoTY3haZVeBizs4w7mPqfjgkn8T9BmJhkkVvzY4
Txr3mNWpWPottMa4C1rOmQq7soqQIa6TcXa1bH32aTXNGWTUZeb3SO0K0/iTwBzenoZ9q3FN46Va
0ZQqOtR1BIr08MXBHMC8WTbzEBWoydhOK2w5ibGvm5IEYITE+X1xt3+CulE/fXJFiZsAasdieRZR
BqfKxgzyjzH1kPu1rFH5P5Y35mkQ4Mm4FUtRQi9jv4r+7po32XMX26BdJLMsRMRRxQ/+46q93JsO
kF2veUj6RZbps0XAqCrMv6lrdIorXddHdf+jlOKr0SxwwvLC/5F5J6w0iw4besn8uEdDiT3Rr1/7
XaDFmzFelpGmDWKhZiTZEZu8itGwenrbh2ot5A3OWb6FcUDAcvap0uN6Ifh6RAz68lJoDhBfIjFW
RIVnyHZfkrxqdQMiPo9HV539pO/SeKDwoYfSfBFjO6VJ3P/QmZ3R7+f6udKzjAQ9ZfGJP7qdEwTb
uf0596fLtMmcHd2WOFEa9WBABJCGHnTLiDuKj9KP2DUFGOIig4hBId0IeOvB52zKEA5NTeMaiNfc
VNXFu7+3ryJ+tNHN+yNXoNB5hs2T3n3iXieskLwjY3QAlSkCsYpwWMTc7Vzv3mTx4v2S4+wxhaMz
NimjkzP0VPnz/4pk9HVMNjJYtwZJ0/wlm6wn3aFF65rgpvtoG7BDGH+wsm/bEXsfJ+BtFO/GmahE
jDuD825IjkABU/GI4XyM1+VQeLhUDcI3OPj4lXa1MYLJnBQNo7i4997BQnLbdxFOSi3Eh3hONssX
uyKxGbP7RmOIJEwuiBbciBoCUCseQEszgjWHCmaLIbM6vclPxpVvgI05spA6FG1AettRp48RggLk
3QontELUVD0S+QRZZOiqR/gsUUHMAp2VaAVZcMNpKx/lO+MWs50fzWH2J3ZEZwWjc7Hg5awcrltm
H8Gwf6abdK/+T5EOCEZHtMAeP7+4hXKtyX6yXXUyu76LkfjXHJdI9qs2KP1ydqDm1a26giLK+n2+
CGVUfdzNv2tpHQTH9D2AXB169dwrUzN/uoSGV1IV3o8JIBrkFAJLfk82ZrBLXi2zaIJ8uo+OPJtZ
nyoX8iMFNDlJZtinAaX1PoZHL3RT2yn9MhWG5zeteXIrVV3u9wOfgBKMW7oUF0bzqjiOqNXaBvDK
0whDBlV/wsjLjOC5W1+bIl9QI/sCh21MtF9x5ZLhPRMZxdeaPuKkgd41R735dLeBSO1SzQVcTEhx
8L8+pFOYeQYN+Lf9ODi1dDQeekQGr+k0ihXjYCeqYUFK+QCrxZuS8QLJocQ/mCYv7CQ0rpQg5MUM
vhGny3rJmgyfQG8MO/d2bib1TVE2A3aYBIV1xxv4KpGdV9P85RSD4tL4kHqikwXjZz01JHLq9uat
oEr+qhY1tpfZpM/qAaNCnXkQk6+3fYFvIOzlqHRVfLVqrDAoRjJL1jof5oNN277J0lEeLNpkWeOy
6vZIm2gpqc9hOULHSaty39kiHgvcfbGwCyN1DOZQ9hYzp27jqYupPcN8BZoXC3kzG2DJDi9FqpOO
mUNVlMuFM7A2dj3WOvjCoP8HdMj8y9eGY7qbARcucTUsvaJNpa+iJSoZCnqLAtpSsAM8oQ2kCOgo
Cg92Zv38Hp2cz0Y47zX3kiRFFm2IwcYzVWsW+tuHynBcvCYV1EoSKdPXq5woqAA5lMYdELiPsj3X
fsxU3u7fu/deFxESvuV6iX/RSJBcCjsCfJIhTEC8Mo1MX4M0b8ulbYsOLTQyD/P1ez8MgjfCADuI
97ILAYMwGWbn7yv7rJwoFB//SO/pjF2ELK0lvMRS1wI/j3eCn2X65TksW2/T/3ivMHbCHML0DpLh
0UbGWpKwORe+ciN37x/vynAiL3a6lx/RfiunBHPDuzQ8DQVPFAk1OGIgJdm1L6LUVfkVrQLOjm51
cYq5hafj6bh1nfQ+Mk6vwag/Ed33T82vvn0gLtzUFONdu8nDJOlTis47Z01hHvikZ06WOg9xIelV
L8T8zrCvZFF0n/SndVquevbUSf/P2+UXd/V0velgeQ/zghDofcp/E0jBNyUGRfF8VB5BZ4bh4mtS
o6TffUPYIV8DCxZ7VyNHQW9woTQbaN6bGtNK++H4mPMqCvmaVIRt3oXNGThFoisNgrkwqHQEGcNZ
hC935m5SaO1YTYkpvXAUGJMIAJudMJd13Y3pFrx2e+KHm0DorKC9ccCzx7MmNGMS7BkbPGsX+Yy5
xOtyBHITj4u9ndypMBHFugeIk7ZbUccNnzzSx/v9IOZZnaRI4juzxQ/zUpaE69f0UjnhN9lEF/CR
PjxYupSuH47GJuMsz4iZqs96NHScSwbAeRYIPUsCDF0HhLuCuSzF5El2c9+9eCgQfW+3CFlQsw2M
aunBwIrkAIhEpIprarJuy11E2P792YC9oszja68aKBxCO55+aspzKeknwZe7XHhJ3jG1nbV37bDj
19wnu54C+xIgDXQXcQhAwHB8NOIJYP2zPJBlGZleGoYeqs+XIJBVE+p54pK49EMPN7sVQ5VmxKeK
AZobxGaXzjjPw9QZOXyIF0bn0Owf4FTpicXQj3IXgNxILaC8YKv9ax+3+gc9x3d9r03L6RT2yvzJ
UzR72suvA2wYigsVSVvXkNSM6mS0jz+sK36gxSp5ruUm/1j7l6xq6SwsturEzoIUNJRKVXYg2xYK
mFtphFlZG6UwsIo6tEn2XfrUkrvplHlotmNwW6Fl30EFjZMVUighSBbnKhJJS44tGw4v6XYl/6d/
QvkR0G07YY5pKBPydZEWipyLztQeP+LlGL80MmLPJX2kuo8yZnoAsMERid/ysjEl7s5tN4oTnkIE
ShIrQRNrzvwnx/mlh2k/m703e8vNaQXV/TVQ+/Iyzy8m5lyQhvdPts0daQmF7BrNzM5Awu4Caj/G
W1KW1INnc7UGdcsGa/J9QbL+eX2KGfQhKID1hZMF4Xg9w4bEm4rZ8M9gtpPRDA1SkOHFryup/+2y
bCQir/r7Vye8XLxaZloH9NnQTQu8fN8DqarRfeCqCadPoKRiZc3sbqX6y71s8Mh6AiNjlxV74v80
VtB60aLo9105/A+QfJbJcpU0MNTHyUqFVi10dYBl7sL6ZbFKse8jK82PbvwyOiVjTBSLK/cZC387
0zmUIeO2GAfnobBUm6LCD47/iOE/JSnPfvN8LRJQdkwIuc8J541AvNGtD61oyS1+GE/8h28uz5j0
1UVgaAMyvAF2DxxwDcuaDEca2d5BZCS7pmq3PBEGiYzqw4SHFBjKQDDUj5WKMY2sL5MWLRleIqlO
CYzx91b3cffOzT3iL6BWRPz+y4VeJbpVqkSDJaWOIK+oUUANhgOUQKVWS3sSsWGlTN4po0wTIe5h
jABds1jJb/IFCRtQyTtKoG+3jxgO0YLTNU1ZGzL5ek0mICb4MkzItnpPo+jJP8X18ngQ7b5xb+Pr
rVVDxFYLOWCffsvAQwP9zfee3X1wPc2expM1/3P+zoez0j/H3QwMkkRAeDwjtPnBFDqfH0Fl9+c+
+LYSv3W1cRh12qrjGSK8JmS+G/56t4C0yX5zIJaDElWkrqwbu7As1Uwj5YuUug9jyGox3mMZoHN2
8TV3N3aOPCJZbOk2PQNvW69xBl9S0lVPhSMQi1ZG/LeyxddJP57CDuMzIGSopKAQffZF+/yOJhNJ
0KC8w6tc3lsYxP7IPsSfSTBPfldfwWSbvrXbxWt6RsUA1XPH9Uzz1EfN/ViGZA0xnnRy5RMqk7ln
Ba+vpcu4n3M06F0KkcrwwUB3uI7S19KtafRcflWtHA7T6B3K35t2fJs+bE0GUQVtlJb6Id1RvLrj
IpYngxlft9yDps7EexIwE8AVQ5nm/O2/kFcshTSVBh9zy4deRh3W16VDh+G2CgEhc/kDz44/Dhc+
h/rNQ9wo5IY2KtTuNDcBISxB0CfBz66HREGlGg3pD8w09JcA26C7ocgcTZWC/IG/W0nAUCPA+z2y
YmMbaSSDzSAHL7St2qm0Qgzmr+YjQsZFrgx3OzYO7G9howeZpogKLlyMxLbYkMV5m3Gj+bSpA27p
oiEOeOwb2sfpiPQW2w3uL68BeqHuZlCMGAUDTcg9aSthUSJdWnosP/+PqQ4rUeknsXbnW7XhIKw/
lQ551tROyc/E8pDjDoX9zaCvCSVlsH7buKJP852IgFXTP1ftKBAI8lyt5pAGX1TklMZ/p2zGB/mF
v3FBJtHOQP+DyVL756C9iciOUYBFNIHpY9jx/S7KCuV/lVlwIqGWW8EfsHQHcb5z9S3ZBxRysm/i
9k68a2xbL9FY7dXyhX7R42+KeW8IRF4EFUGpC/I19o++0UUFVDINeYDqcHoJqnyHmg835Ka+AXWc
q9hEzGxBe53Jx1S6D2eXIs2O/wKDdqs9TvqejTuIsjdCV6xLGRF++8yDJ7YA2Rue2YGnwqx/5EeY
etRq74WIy1nj2rBFrPhnl+ZN7I75u2QQV0w7+dfZHxcNynnTPS3OPGs4OYDzYe+IOS9OySEAPTA6
ZgwruX7fgbi001V9tEV6MTAgl/Qrhxetr5GM/n1wN4B4RUcphXHl/0ZtumNbDnZzAzNGTdfCNtAv
f45/kzdcpAIosLS0ucLYZJHVJ8berwM/UmKjXTN5Nbuq1V8U1E1NcVd0aOoMqAlzUxRBOfyUfFLc
BqchHYrg/0k3ai83GCQJg9PnAAmOUl3HoeJ4Yl6pk64sXokDpN2tkPRCsGHUHv3q9hnBn+tSG3Fk
v50xPw5/fvwhFwOi3v+VKHRdIsqe2fkN+hv7OkWIdFrpMJntiVU/sO4RkfyFKbH6NMXIK3ftFvMX
tbGfWU/1hNW3vUnmtM86ZTu1rra6KS3QelDM8UCxpW6JnoC88Man+jvMkkG02Xqs7lpNMJQuNI4x
JalxMdqVcTX4mFeMnPCDOZe8ejT1bJQ9QPKvz2r4ckWC48Obqpct9DP06K1/ELL9T72gv3VZzPPS
UxSVYay+VOnwmZLSvgkpYThiJcAAG7mkQ7PdhkwfO5o0l3SXciRj97Oe54m1aqfy1G5ltLmPtwC8
Fu83SVVgFt2v3wvPOe9jZKrcJBFFdFc6n2HROu9PT5OIQ2joBDW1yN4BmE6hU5HPrj2uNcZ5wtlh
8mQuLUhrleISnarT/09nYJLtkd83I6o0AMLcgpXUvVxZ1JXYvkHFkFBfEj76iIl3BOQgHi3120wo
PL7xGMnFI9GKbI4NK2uN2XQu+qmqmPXBNA90lxPciUpnY/sKaw2wvKI1etWciII2QFHQlhkrzKns
VAXCe42Rk200fcQCU+XCrY9HDbAMtXGDE9Sy4R/Uj7+rklBbXmLnx2fNZaOxTFOvpxenaqH5jy3f
3y1X41JMuQt483O2D2zvq2PM6S5nGSLme0MN32f7b73AoPa+iyGqqMSyTTVnjVX+e1ZH5keUKz8m
eD1e/+pGgjhR+fFygoiUsIuByKrP1QvxvffS/zx1aSFElf/3do7Hjkljm4eGyqqNFxTGhKC7l45V
zkEPqDt1YTk8m7c0wLgRr/ifJC+c/VDBQ5s5NQqdbe69/HR3tout3GjwwjdlL/50vvdGP8w9huSi
ttkUz17qL0od72reZn5VjNh752uYDa1WD8mLMcE3mSgXlkdxdBDoA2Pj+v7FzjCsGja5EuwHunmb
DWuDt9oXtyuPKYEIGRran6U7fjpizUej40tCZ2mXOicuCNpooTt68DNg+6q9su1X5l8y1AN1vVSS
AHf/b1pE/2MDsIGNuoT48BkIOG1fVuzniZxkeeibaFcNiK9ht83H9DKuXHMaOkbHXdDTl5P9mdQ3
gQyXF5bzQa3lhYkrGCg+kUjEg1Qs4RgE1NKKegclGdkhrVB0XCbJteq/tjZLwq+7v9WUvDV/lEtJ
JT5Hpx5fyP66YRXnWp8/bFAcN8/xlAznfkVAzzR5BjZIjHXbSHPdFapLV/vhipe0MFHElvdrbsrA
/xhSCKYL/kQqswYqhIswyESOhZQ1kU0k665OqDj818WBHH6BdyP6nphDBpfJduh/gSPETovtjcwl
xCPYDZncOR/tbp1ktbMXj65vYcyNdwITruEQgquRPE3eaP2mez3n7xk8PPfCLskHf7vTGGJ2GC04
m3rcUrsigcic/Hsh53lrdL4try4e7IiANO/2RoS/j6d1sgp3kHLkw4Q46CUEUQ7RbZM2waddpSSu
8/Lyp6+b0cL6zjahEvFUJddK/DxaHqlLJmNuqjMJwK3IqhANuQ9ePU0p8rdUnceIGHtmQjafL9vU
KRtzvPFVGO63WlOh0bScFyNP9e17vnT5lqTOUkS3bWsqkD8wQiA7fTOmwPKv9YUV23HRhGyzaS2H
3HF90RQFfvreQTfZumPrr6W7HU5zALlUSA55eOzOwP8teOTcm6dAylnjrxonfv+BxWnQbYmS7BP6
h7fB8LoxnigMwsYSWPwMXqThR6plx1t5e8BKtuzowswDa3kJ+hGCm9T3vG4IaPWW1vPE2BNXvHh0
hT6oSzNyTSofAZnCT49wXyd+SJcXCcExBFHfVqfQYNBElnbriFKk9itlirPOohPLI2uiGtTC+8px
2ZfhgpjR7MgKWU9NtnNNzCcclW5CtZhixp8eCrDjhrKXZWcqszgxEBmm70GltJ/NNerJdAYMf5KG
GsiWhumpgwb7evUxeIvEEstugmrqUgEcfh1yx61G3rLhYBlLcfQyCnu2AlOEq3ko60cTgXQsjN2q
eAQd79+dIOf0a6f/bhcvwE2ZurJ5n4GFn4252ovFDEik484AgrP3LzTRhA2EsVMPwENDELZwj6vk
rM/NdQrUXam7mYKAVCPJ7HwCVBwg+Ms6f0iTS5Nkp/DYEH5pJvZVIOUae6FckUwYSA3qgy6JQraT
+je90gq/DSE/F9mservskkLizilyFSQRPoCIvEU8o6qu4i6hPDkdl3u4NJxkV4542u8h1q9sxsBh
Wrm8k1gnP/IsFV3ZszIu43lxTZ7/YhGOTSLNdmPp1c4NKM/BDXkCF7Biix1fhilFlYhZ3zqQgEm5
tT/FeCyT07wCbgYfH/QwPRsPm/fFI5UYloyKtS0wvyEz/RJASjmEx1IRNkJ2IAE9IeD8WYU122ub
LG2qPoUyFESsUzkLQLBbqNYALtrMBvjUdwpBbS4EksW9brTj1qSV08J5rpe7VuZwapxU3/k0m2pf
vSs2NUPgyXj3AtsGPlbRzMMdHi6EjB1F4b6qM+be8C2XetaWkejclGVzV2/r2Y8TYLFbgQwxIXma
tYZx13sPorTFR1WWdB1zd10KuW0hUp6gF5yuyGbKQFMwIFh9EvNSclxPgAUYZrlp7DLWO12r7TQt
6kZIc+e8pDcTSBvrT2ANIM8x/qrxxddQQpxaI+4m0MJ+LHfSliW+P2YqnJPSgG6w76q/0sHb1cO8
K5Thz9xr/BoBXsxlFLVzaWWi+4PopsFdwXrKP+2gLNREE8wUePNKsTMSJrAo0D9u8ge1Z2kN2BxU
xCsVmdzrH4qY8qSse6YGMOy8UxdTw7giR2s5XfgSPzMFRjaU3qssE+YMdbFE8quY9eiPAf78iFEb
DxMN4cCKKxhqnhkZdAYOCcmQLv4xp3fyP8KOu4bhdrDUzmwh12UmL3l8uDpbE5BAHPtNMjSSKtIl
EoAhGvB98ryZMuqrPXuH0TTd4vN9PyxPKPKa90jPPrTxLfkn1D5v+mAaLCwqBp8egSYPkPAI/3du
3joZYbeqs0cFB3eQgxTJVYpnEd/fQB/AMZPnyq6HvjmENib9+PpYYpHBCsV3JcyQPoNQJzHlM6g8
OPd/zMfQBr4f4ks7+PMrRb7uYgsAoWGDChqeo/XUURIQHwKPGbDr2/JLmmkjbyxCnaWhOegZx0HW
WhkcPg+hia6sm2/mZtTFa7wEM7dKIzbJagNJBkA0HPfOJxrPZzYp+3qCevMIEqLDWaftiuUOoaYz
Z+4Qtxzzf/VBIwilLzNficpW5SL/iV4ZZVP0sHD0t1LLtk5xc8r6tyUfpBCLdGzpOVyj7um2hJZI
YQsHw+VWmmzjgCCqDkdcldUdB/HTfF87hzjKQtY0GZ1U60XW93k+E/BRDwApQYAUuPuzepkDSzEj
g6JYVodqP/PoddCc+RoB/X2U8xk0Ks70gxY61Q95ZNOqEajkZM2iXJBCFmbagycMz5mDFRWRNmc+
dzj11XpXkT20MmSFLVRtRVtqeUvYB4uEncH1r+sm512QlQsjX19GAv3vVb9/q+bbPW70YBCx0pBd
l9NSaSqVxFpvTubkJ5oN9ECnYCobI7dyu7VOXNzFtyXZ5uARLVQrsEB4SI1Ig3thkl9tiw/DApve
xd+uRFFG8ahrOSqyzh9adsTBH9blDNuER3UorC95IZNnhNrBW5+lWSaCiWmkruHxYijvnGUINLV1
8j0+lRF59TXdRhFqihTRtWIurCCmWndBZKEAA/svEOGs0ol7DNzXkqncbLlN+CtMftLfAzdRDKhY
WIdkA80wDIr0TlaQnhAb94FN8W+gTlGCA2zq3HLuDn7+H2N0LIFBb3yXHoIZaP+1j8+nYeJlnhcP
3L2dbKPi6yMWoPszWlP+GVH30ml/6velEk7R1vDOw8CONoB2TxvL8IuiuiMNZGrAj+DYwSMEHwD2
kVj3vQ93Ajty88E+RlNFYE9NA/mOQPShEd4JpPb1w3+/cjOD
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD is
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_0(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_1(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_2 => gtxe2_i_2,
      gtxe2_i_3 => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset : in STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwizard_inst_n_5 : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal reclock_rxreset_n_3 : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal rxchariscomma_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxreset_int : STD_LOGIC;
  signal rxreset_rec : STD_LOGIC;
  signal start : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal wr_data1 : STD_LOGIC;
begin
gtwizard_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXPD(0) => \txpowerdown_reg__0\,
      TXBUFSTATUS(0) => gtwizard_inst_n_5,
      TXPD(0) => txpowerdown,
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_valid_reg2,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => txchardispmode_int(1 downto 0),
      gtxe2_i_0(1 downto 0) => txchardispval_int(1 downto 0),
      gtxe2_i_1(1 downto 0) => txcharisk_int(1 downto 0),
      gtxe2_i_2 => txreset_int,
      gtxe2_i_3 => rxreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      reset_out => encommaalign_rec,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
reclock_encommaalign: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1
     port map (
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => wr_data1,
      reset_sync6_1(0) => reclock_rxreset_n_3,
      rxuserclk2 => rxuserclk2,
      start => start
    );
reclock_rxreset_ind_clk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2
     port map (
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_int
    );
reclock_txreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3
     port map (
      SR(0) => SR(0),
      reset_out => txreset_int,
      userclk => userclk
    );
reset_wtd_timer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      reset => reset
    );
rx_elastic_buffer_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      start => start,
      userclk2 => userclk2,
      \wr_addr_plus1_reg[0]_0\(0) => reclock_rxreset_n_3,
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
sync_block_data_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gtwizard_inst_n_5,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block is
  signal \<const0>\ : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  signal rxbuferr : STD_LOGIC;
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal transceiver_inst_n_14 : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_gig_ethernet_pcs_pma_1_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of gig_ethernet_pcs_pma_1_core : label is "10'b0101001110";
  attribute C_1588 : integer;
  attribute C_1588 of gig_ethernet_pcs_pma_1_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of gig_ethernet_pcs_pma_1_core : label is "gig_ethernet_pcs_pma_1";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of gig_ethernet_pcs_pma_1_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of gig_ethernet_pcs_pma_1_core : label is "zynq";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of gig_ethernet_pcs_pma_1_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of gig_ethernet_pcs_pma_1_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of gig_ethernet_pcs_pma_1_core : label is "soft";
  attribute downgradeipidentifiedwarnings of gig_ethernet_pcs_pma_1_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of gig_ethernet_pcs_pma_1_core : label is "true";
begin
  resetdone <= \^resetdone\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
gig_ethernet_pcs_pma_1_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_v16_2_6
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_enable => NLW_gig_ethernet_pcs_pma_1_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => mmcm_locked,
      drp_daddr(9 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_gig_ethernet_pcs_pma_1_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_gig_ethernet_pcs_pma_1_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_gig_ethernet_pcs_pma_1_core_drp_req_UNCONNECTED,
      en_cdet => NLW_gig_ethernet_pcs_pma_1_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_gig_ethernet_pcs_pma_1_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_gig_ethernet_pcs_pma_1_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_gig_ethernet_pcs_pma_1_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_gig_ethernet_pcs_pma_1_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => reset,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000100011000",
      rxbufstatus(1) => rxbuferr,
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_gig_ethernet_pcs_pma_1_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sgmii_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt
     port map (
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
sync_block_rx_reset_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\
     port map (
      data_in => transceiver_inst_n_14,
      data_out => rx_reset_done_i,
      userclk2 => userclk2
    );
sync_block_tx_reset_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\
     port map (
      data_in => transceiver_inst_n_13,
      resetdone => \^resetdone\,
      resetdone_0 => rx_reset_done_i,
      userclk2 => userclk2
    );
transceiver_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver
     port map (
      D(0) => txchardispmode,
      Q(7 downto 0) => rxdata(7 downto 0),
      SR(0) => mgt_tx_reset,
      cplllock => cplllock,
      data_in => transceiver_inst_n_13,
      enablealign => enablealign,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_14,
      rxbufstatus(0) => rxbuferr,
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "gig_ethernet_pcs_pma_v16_2_6,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block
     port map (
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      cplllock => cplllock,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_U0_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_U0_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
