--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17756 paths analyzed, 992 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.764ns.
--------------------------------------------------------------------------------

Paths for end point CHAR2_p_11 (SLICE_X19Y25.D1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR2_p_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.234 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR2_p_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.BQ      Tcko                  0.391   countC<2>
                                                       countC_0
    SLICE_X30Y27.B1      net (fanout=3)        1.331   countC<0>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X19Y25.D1      net (fanout=20)       1.329   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X19Y25.CLK     Tas                   0.322   CHAR2_p<11>
                                                       CHAR2_p_11_rstpot
                                                       CHAR2_p_11
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (1.121ns logic, 4.579ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR2_p_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR2_p_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   countC<6>
                                                       countC_3
    SLICE_X30Y27.B2      net (fanout=3)        1.151   countC<3>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X19Y25.D1      net (fanout=20)       1.329   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X19Y25.CLK     Tas                   0.322   CHAR2_p<11>
                                                       CHAR2_p_11_rstpot
                                                       CHAR2_p_11
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.177ns logic, 4.399ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_2 (FF)
  Destination:          CHAR2_p_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.234 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_2 to CHAR2_p_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.DQ      Tcko                  0.391   countC<2>
                                                       countC_2
    SLICE_X30Y27.B3      net (fanout=3)        1.078   countC<2>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X19Y25.D1      net (fanout=20)       1.329   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X19Y25.CLK     Tas                   0.322   CHAR2_p<11>
                                                       CHAR2_p_11_rstpot
                                                       CHAR2_p_11
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (1.121ns logic, 4.326ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_p_15 (SLICE_X21Y26.D2), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR2_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.242 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR2_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.BQ      Tcko                  0.391   countC<2>
                                                       countC_0
    SLICE_X30Y27.B1      net (fanout=3)        1.331   countC<0>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X21Y26.D2      net (fanout=20)       1.318   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X21Y26.CLK     Tas                   0.322   CHAR2_p<15>
                                                       CHAR2_p_15_rstpot
                                                       CHAR2_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (1.121ns logic, 4.568ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR2_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.242 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR2_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   countC<6>
                                                       countC_3
    SLICE_X30Y27.B2      net (fanout=3)        1.151   countC<3>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X21Y26.D2      net (fanout=20)       1.318   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X21Y26.CLK     Tas                   0.322   CHAR2_p<15>
                                                       CHAR2_p_15_rstpot
                                                       CHAR2_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (1.177ns logic, 4.388ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_2 (FF)
  Destination:          CHAR2_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.436ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.242 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_2 to CHAR2_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.DQ      Tcko                  0.391   countC<2>
                                                       countC_2
    SLICE_X30Y27.B3      net (fanout=3)        1.078   countC<2>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X21Y26.D2      net (fanout=20)       1.318   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X21Y26.CLK     Tas                   0.322   CHAR2_p<15>
                                                       CHAR2_p_15_rstpot
                                                       CHAR2_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.436ns (1.121ns logic, 4.315ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_p_8 (SLICE_X19Y25.A4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_0 (FF)
  Destination:          CHAR2_p_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.234 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_0 to CHAR2_p_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.BQ      Tcko                  0.391   countC<2>
                                                       countC_0
    SLICE_X30Y27.B1      net (fanout=3)        1.331   countC<0>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X19Y25.A4      net (fanout=20)       1.140   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X19Y25.CLK     Tas                   0.322   CHAR2_p<11>
                                                       CHAR2_p_8_rstpot
                                                       CHAR2_p_8
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (1.121ns logic, 4.390ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR2_p_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR2_p_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   countC<6>
                                                       countC_3
    SLICE_X30Y27.B2      net (fanout=3)        1.151   countC<3>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X19Y25.A4      net (fanout=20)       1.140   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X19Y25.CLK     Tas                   0.322   CHAR2_p<11>
                                                       CHAR2_p_8_rstpot
                                                       CHAR2_p_8
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (1.177ns logic, 4.210ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_2 (FF)
  Destination:          CHAR2_p_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.234 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_2 to CHAR2_p_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y25.DQ      Tcko                  0.391   countC<2>
                                                       countC_2
    SLICE_X30Y27.B3      net (fanout=3)        1.078   countC<2>
    SLICE_X30Y27.B       Tilo                  0.203   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X16Y29.A1      net (fanout=19)       1.919   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y29.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>72
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_3
    SLICE_X19Y25.A4      net (fanout=20)       1.140   GND_5_o_GND_5_o_equal_9_o<27>72
    SLICE_X19Y25.CLK     Tas                   0.322   CHAR2_p<11>
                                                       CHAR2_p_8_rstpot
                                                       CHAR2_p_8
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.121ns logic, 4.137ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_8 (SLICE_X28Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_8 (FF)
  Destination:          CHAR0_p_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_8 to CHAR0_p_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y28.DQ      Tcko                  0.200   CHAR0_p<8>
                                                       CHAR0_p_8
    SLICE_X28Y28.D6      net (fanout=3)        0.027   CHAR0_p<8>
    SLICE_X28Y28.CLK     Tah         (-Th)    -0.190   CHAR0_p<8>
                                                       CHAR0_p_8_rstpot
                                                       CHAR0_p_8
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_4 (SLICE_X28Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_4 (FF)
  Destination:          CHAR0_p_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_4 to CHAR0_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y27.DQ      Tcko                  0.200   CHAR0_p<4>
                                                       CHAR0_p_4
    SLICE_X28Y27.D6      net (fanout=3)        0.028   CHAR0_p<4>
    SLICE_X28Y27.CLK     Tah         (-Th)    -0.190   CHAR0_p<4>
                                                       CHAR0_p_4_rstpot
                                                       CHAR0_p_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_2 (SLICE_X28Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR1_p_2 (FF)
  Destination:          CHAR1_p_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR1_p_2 to CHAR1_p_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   CHAR1_p<4>
                                                       CHAR1_p_2
    SLICE_X28Y29.A6      net (fanout=9)        0.031   CHAR1_p<2>
    SLICE_X28Y29.CLK     Tah         (-Th)    -0.190   CHAR1_p<4>
                                                       CHAR1_p_2_rstpot
                                                       CHAR1_p_2
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR1_p<1>/CLK
  Logical resource: CHAR1_p_1/CK
  Location pin: SLICE_X24Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR3<3>/CLK
  Logical resource: CHAR3_0/CK
  Location pin: SLICE_X28Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.764|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17756 paths, 0 nets, and 1434 connections

Design statistics:
   Minimum period:   5.764ns{1}   (Maximum frequency: 173.491MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 16:40:19 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



