# No output component

.chipsets:
input in_1
input in_2
and gate

.links:
in_1:1 gate:1
in_2:1 gate:2
