$date
	Mon Oct 28 09:55:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module conversor_serie_paralelo_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ d $end
$var reg 1 % pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
x$
1#
0"
b0 !
$end
#10
1"
#20
0"
0#
#30
1"
#40
b1 !
0"
1$
#50
1"
#60
b11 !
0"
#70
1"
#80
b111 !
0"
#90
1"
#100
b1111 !
0"
#110
1"
#120
0"
#130
1"
#140
0"
