m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/simulation/modelsim
T_opt
Z1 !s110 1738468797
V9;R]F?6eHMij=bD?V1G^H1
04 22 4 work Stimulation_Half_Adder fast 0
=1-40c2ba52dc6b-679eedbd-273-66ac
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vHalf_Adder
R1
!i10b 1
!s100 nkZ_60@9BjM3PzPf@8>T40
I3ImhmLgkkg`WUC^I4I9_k3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738467159
8D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/RTL/Half_Adder.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/RTL/Half_Adder.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1738468797.227000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/RTL/Half_Adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/RTL/Half_Adder.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@half_@adder
vStimulation_Half_Adder
R1
!i10b 1
!s100 J5dd_8S3l1C]WS`jenJ:l0
I`@:8zeejH[oWS[TTMND[`1
R2
R0
w1738468409
8D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/../Stimulation/Stimulation_Half_Adder.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/../Stimulation/Stimulation_Half_Adder.v
L0 4
R3
r1
!s85 0
31
!s108 1738468797.310000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/../Stimulation/Stimulation_Half_Adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/../Stimulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/../Stimulation/Stimulation_Half_Adder.v|
!i113 0
R4
!s92 -vlog01compat -work work {+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/../Stimulation} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@stimulation_@half_@adder
