-- generated by newgenasym Fri Feb 13 09:39:50 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74ahc1g08drlr is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	Y:         INOUT  STD_LOGIC);
end sn74ahc1g08drlr;
