#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ceb5f96f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ceb5f56350 .scope module, "fifo_router" "fifo_router" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "soft_rst";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "lfd_state";
    .port_info 6 /INPUT 8 "d_in";
    .port_info 7 /OUTPUT 8 "dout";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
L_000001ceb5fabb60 .functor NOT 1, L_000001ceb5ffa4f0, C4<0>, C4<0>, C4<0>;
v000001ceb5f564e0_0 .net *"_ivl_1", 0 0, L_000001ceb5ffa4f0;  1 drivers
v000001ceb5f56580_0 .net *"_ivl_2", 0 0, L_000001ceb5fabb60;  1 drivers
v000001ceb5f56620_0 .net *"_ivl_5", 3 0, L_000001ceb5ffa590;  1 drivers
v000001ceb5f566c0_0 .net *"_ivl_6", 4 0, L_000001ceb5ffa630;  1 drivers
o000001ceb5fb1068 .functor BUFZ 1, C4<z>; HiZ drive
v000001ceb5f56760_0 .net "clk", 0 0, o000001ceb5fb1068;  0 drivers
v000001ceb5fa3a60_0 .var "count", 6 0;
o000001ceb5fb10c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ceb5fa3b00_0 .net "d_in", 7 0, o000001ceb5fb10c8;  0 drivers
v000001ceb5fa3ba0_0 .var "dout", 7 0;
v000001ceb5fa3c40_0 .net "empty", 0 0, L_000001ceb5ffa770;  1 drivers
v000001ceb5fa3ce0 .array "fifo_mem", 0 15, 8 0;
v000001ceb5fa3d80_0 .net "full", 0 0, L_000001ceb5ffac70;  1 drivers
v000001ceb5fa3e20_0 .var/i "i", 31 0;
o000001ceb5fb11b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ceb5fa3ec0_0 .net "lfd_state", 0 0, o000001ceb5fb11b8;  0 drivers
v000001ceb5ffad10_0 .var "lfd_state_t", 0 0;
o000001ceb5fb1218 .functor BUFZ 1, C4<z>; HiZ drive
v000001ceb5ffadb0_0 .net "rd_en", 0 0, o000001ceb5fb1218;  0 drivers
v000001ceb5ffa1d0_0 .var "rd_ptr", 4 0;
o000001ceb5fb1278 .functor BUFZ 1, C4<z>; HiZ drive
v000001ceb5ffa270_0 .net "rst", 0 0, o000001ceb5fb1278;  0 drivers
o000001ceb5fb12a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ceb5ffa6d0_0 .net "soft_rst", 0 0, o000001ceb5fb12a8;  0 drivers
o000001ceb5fb12d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ceb5ffa450_0 .net "wr_en", 0 0, o000001ceb5fb12d8;  0 drivers
v000001ceb5ffa090_0 .var "wr_ptr", 4 0;
E_000001ceb5f97350 .event posedge, v000001ceb5f56760_0;
L_000001ceb5ffa4f0 .part v000001ceb5ffa1d0_0, 4, 1;
L_000001ceb5ffa590 .part v000001ceb5ffa1d0_0, 0, 4;
L_000001ceb5ffa630 .concat [ 4 1 0 0], L_000001ceb5ffa590, L_000001ceb5fabb60;
L_000001ceb5ffac70 .cmp/eq 5, v000001ceb5ffa090_0, L_000001ceb5ffa630;
L_000001ceb5ffa770 .cmp/eq 5, v000001ceb5ffa1d0_0, v000001ceb5ffa090_0;
    .scope S_000001ceb5f56350;
T_0 ;
    %wait E_000001ceb5f97350;
    %load/vec4 v000001ceb5ffa270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ceb5ffad10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ceb5fa3ec0_0;
    %assign/vec4 v000001ceb5ffad10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ceb5f56350;
T_1 ;
    %wait E_000001ceb5f97350;
    %load/vec4 v000001ceb5ffa270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ceb5fa3ba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ceb5ffa6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000001ceb5fa3ba0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001ceb5fa3a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000001ceb5fa3ba0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001ceb5ffadb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001ceb5fa3c40_0;
    %nor/r;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001ceb5ffa1d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ceb5fa3ce0, 4;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001ceb5fa3ba0_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ceb5f56350;
T_2 ;
    %wait E_000001ceb5f97350;
    %load/vec4 v000001ceb5ffa270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001ceb5ffa6d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ceb5fa3e20_0, 0, 32;
T_2.3 ;
    %load/vec4 v000001ceb5fa3e20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.4, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 3, v000001ceb5fa3e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ceb5fa3ce0, 0, 4;
    %load/vec4 v000001ceb5fa3e20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ceb5fa3e20_0, 0, 32;
    %jmp T_2.3;
T_2.4 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ceb5ffa450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v000001ceb5fa3d80_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ceb5ffad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ceb5ffa090_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ceb5fa3ce0, 4, 5;
    %load/vec4 v000001ceb5fa3b00_0;
    %load/vec4 v000001ceb5ffa090_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ceb5fa3ce0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ceb5ffa090_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ceb5fa3ce0, 4, 5;
    %load/vec4 v000001ceb5fa3b00_0;
    %load/vec4 v000001ceb5ffa090_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ceb5fa3ce0, 0, 4;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ceb5f56350;
T_3 ;
    %wait E_000001ceb5f97350;
    %load/vec4 v000001ceb5ffa270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ceb5ffa090_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ceb5ffa450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001ceb5fa3d80_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001ceb5ffa090_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ceb5ffa090_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ceb5f56350;
T_4 ;
    %wait E_000001ceb5f97350;
    %load/vec4 v000001ceb5ffa270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ceb5ffa1d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ceb5ffadb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000001ceb5fa3c40_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001ceb5ffa1d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ceb5ffa1d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ceb5f56350;
T_5 ;
    %wait E_000001ceb5f97350;
    %load/vec4 v000001ceb5ffadb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ceb5fa3c40_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ceb5ffa1d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ceb5fa3ce0, 4;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.3, 4;
    %load/vec4 v000001ceb5ffa1d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ceb5fa3ce0, 4;
    %parti/s 6, 2, 3;
    %pad/u 7;
    %addi 1, 0, 7;
    %assign/vec4 v000001ceb5fa3a60_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001ceb5fa3a60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %load/vec4 v000001ceb5fa3a60_0;
    %subi 1, 0, 7;
    %assign/vec4 v000001ceb5fa3a60_0, 0;
T_5.5 ;
T_5.4 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "verilog\router_project\FIFO\design.v";
