C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\synlog\report\shiftRL00_shiftRL00_fpga_mapper.xml  -top_level_module  topshiftRL00  -flow mapping  -multisrs  -oedif  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.edi   -freq 1.000   D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\synwork\shiftRL00_shiftRL00_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\syntmp\shiftRL00_shiftRL00.plg  -osyn  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\shiftRL00_shiftRL00.srm  -prjdir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\  -prjname  proj_1  -log  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\shiftRL00\shiftRL00\synlog\shiftRL00_shiftRL00_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\shiftRL00 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\shiftRL00_shiftRL00_fpga_mapper.xml -top_level_module topshiftRL00 -flow mapping -multisrs -oedif ..\shiftRL00_shiftRL00.edi -freq 1.000 ..\synwork\shiftRL00_shiftRL00_prem.srd -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam shiftRL00_shiftRL00.plg -osyn ..\shiftRL00_shiftRL00.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\shiftRL00_shiftRL00_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\shiftRL00_shiftRL00.edi|io:o|time:1550790906|size:78407|exec:0|csum:
file:..\synwork\shiftRL00_shiftRL00_prem.srd|io:i|time:1550790903|size:8466|exec:0|csum:5086E7FDE16552F0CBF203DE507C591E
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501917816|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501917816|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:shiftRL00_shiftRL00.plg|io:o|time:1550790906|size:487|exec:0|csum:
file:..\shiftRL00_shiftRL00.srm|io:o|time:1550790905|size:7356|exec:0|csum:
file:..\synlog\shiftRL00_shiftRL00_fpga_mapper.srr|io:o|time:1550790906|size:23483|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501920714|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
