# Hi there, I'm Guru! ğŸ‘‹ 

### âš¡ Analog & Mixed-Signal IC Design Engineer 

I am a VLSI Engineer passionate about the open-source silicon movement. Currently, I focus on designing high-performance analog blocks using the Skywater 130nm PDK and open-source EDA tools.

---

### ğŸš€ What Iâ€™m Working On
- **LDO Regulator**: Currently implementing a Low-Dropout Regulator targeted for **TinyTapeout** fabrication.
- **PDK Exploration**: Deep-diving into **Skywater 130** characterization and layout constraints.
- **Open-Source EDA**: Mastering the workflow between **Xschem** (schematic), **Ngspice** (simulation), and **Magic VLSI** (layout).

### ğŸ›  Tech Stack & Tools
- **Design & Sim:** Xschem, Ngspice, Gaw
- **Physical Design:** Magic VLSI, Netgen (LVS), OpenLane
- **Hardware:** Skywater 130nm, Efabless Caravel, TinyTapeout
- **Languages:** Verilog (Mixed-signal verification), Python (Scripting)

### ğŸ“Š GitHub Stats
![My Stats](https://github-readme-stats.vercel.app/api?username=guru-gitrepo&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=guru-gitrepo&layout=compact&theme=tokyonight)

---

### ğŸŒ Connect with Me
- **Portfolio:** [guru-gitrepo.github.io](https://guru-gitrepo.github.io)
- **LinkedIn:** [LinkedIn Profile](www.linkedin.com/in/guruprasad-karmic)

> "Turning sand into circuits, one layout at a time." ğŸ—ï¸âœ¨
<!--
**guru-gitrepo/guru-gitrepo** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
