+incdir+../../../../../../rtl/verilog/ahb3/pkg

../../../../../../rtl/verilog/wb/core/peripheral_raminfr_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_peripheral_bridge_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_receiver_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_regs_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_rfifo_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_sync_flops_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_tfifo_wb.sv
../../../../../../rtl/verilog/wb/core/peripheral_uart_transmitter_wb.sv

../../../../../../bench/verilog/tests/core/wb/main/peripheral_uart_testbench.sv
