Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 24 23:29:20 2019
| Host         : natchanon-MacBookPro running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/pixel_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/VGA_SYNC/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.332        0.000                      0                   44        0.236        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.332        0.000                      0                   44        0.236        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.021ns (29.724%)  route 2.414ns (70.275%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.622     8.581    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y25          FDCE (Setup_fdce_C_CE)      -0.169    14.913    VGA/VGA_SYNC/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.021ns (29.724%)  route 2.414ns (70.275%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.622     8.581    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y25          FDCE (Setup_fdce_C_CE)      -0.169    14.913    VGA/VGA_SYNC/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.021ns (29.724%)  route 2.414ns (70.275%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.622     8.581    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y25          FDCE (Setup_fdce_C_CE)      -0.169    14.913    VGA/VGA_SYNC/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.021ns (29.724%)  route 2.414ns (70.275%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.622     8.581    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y25          FDCE (Setup_fdce_C_CE)      -0.169    14.913    VGA/VGA_SYNC/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.021ns (29.724%)  route 2.414ns (70.275%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.622     8.581    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.502    14.843    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y25          FDCE (Setup_fdce_C_CE)      -0.169    14.913    VGA/VGA_SYNC/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.217ns (33.986%)  route 2.364ns (66.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.620     5.141    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  VGA/VGA_SYNC/v_count_reg_reg[9]/Q
                         net (fo=3, routed)           1.115     6.734    VGA/VGA_SYNC/v_count_reg_reg_n_0_[9]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.295     7.029 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.412     7.441    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.118     7.559 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.837     8.396    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I0_O)        0.326     8.722 r  VGA/VGA_SYNC/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.722    VGA/VGA_SYNC/v_count_reg[5]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y26          FDCE (Setup_fdce_C_D)        0.077    15.183    VGA/VGA_SYNC/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.217ns (34.063%)  route 2.356ns (65.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.620     5.141    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  VGA/VGA_SYNC/v_count_reg_reg[9]/Q
                         net (fo=3, routed)           1.115     6.734    VGA/VGA_SYNC/v_count_reg_reg_n_0_[9]
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.295     7.029 r  VGA/VGA_SYNC/v_count_reg[0]_i_2/O
                         net (fo=3, routed)           0.412     7.441    VGA/VGA_SYNC/v_count_reg[0]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.118     7.559 r  VGA/VGA_SYNC/v_count_reg[9]_i_3/O
                         net (fo=9, routed)           0.829     8.388    VGA/VGA_SYNC/v_count_reg[9]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.326     8.714 r  VGA/VGA_SYNC/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.714    VGA/VGA_SYNC/v_count_reg[6]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y26          FDCE (Setup_fdce_C_D)        0.081    15.187    VGA/VGA_SYNC/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.021ns (30.986%)  route 2.274ns (69.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.482     8.441    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y26          FDCE (Setup_fdce_C_CE)      -0.169    14.915    VGA/VGA_SYNC/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.021ns (30.986%)  route 2.274ns (69.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.482     8.441    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y26          FDCE (Setup_fdce_C_CE)      -0.169    14.915    VGA/VGA_SYNC/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.021ns (30.986%)  route 2.274ns (69.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  VGA/VGA_SYNC/h_count_reg_reg[3]/Q
                         net (fo=11, routed)          1.036     6.661    VGA/VGA_SYNC/Q[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.295     6.956 f  VGA/VGA_SYNC/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.441     7.397    VGA/VGA_SYNC/h_count_reg[9]_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.521 f  VGA/VGA_SYNC/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.314     7.835    VGA/VGA_SYNC/h_count_reg[4]_i_2_n_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I2_O)        0.124     7.959 r  VGA/VGA_SYNC/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.482     8.441    VGA/VGA_SYNC/v_count_reg0
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504    14.845    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y26          FDCE (Setup_fdce_C_CE)      -0.169    14.915    VGA/VGA_SYNC/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.469    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  VGA/VGA_SYNC/h_count_reg_reg[6]/Q
                         net (fo=13, routed)          0.154     1.765    VGA/VGA_SYNC/Q[6]
    SLICE_X0Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  VGA/VGA_SYNC/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.810    VGA/VGA_SYNC/hsync_next
    SLICE_X0Y29          FDCE                                         r  VGA/VGA_SYNC/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    VGA/VGA_SYNC/CLK
    SLICE_X0Y29          FDCE                                         r  VGA/VGA_SYNC/hsync_reg_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091     1.573    VGA/VGA_SYNC/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.469    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  VGA/VGA_SYNC/h_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.149     1.783    VGA/VGA_SYNC/Q[8]
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  VGA/VGA_SYNC/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    VGA/VGA_SYNC/h_count_reg[8]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121     1.590    VGA/VGA_SYNC/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.304%)  route 0.143ns (40.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  VGA/VGA_SYNC/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.143     1.773    VGA/VGA_SYNC/v_count_reg_reg[8]_1[2]
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  VGA/VGA_SYNC/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.818    VGA/VGA_SYNC/vsync_next
    SLICE_X3Y25          FDCE                                         r  VGA/VGA_SYNC/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.977    VGA/VGA_SYNC/CLK
    SLICE_X3Y25          FDCE                                         r  VGA/VGA_SYNC/vsync_reg_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.092     1.570    VGA/VGA_SYNC/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.676%)  route 0.113ns (33.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.469    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  VGA/VGA_SYNC/h_count_reg_reg[7]/Q
                         net (fo=11, routed)          0.113     1.711    VGA/VGA_SYNC/Q[7]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.099     1.810 r  VGA/VGA_SYNC/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.810    VGA/VGA_SYNC/h_count_reg[9]_i_2_n_0
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092     1.561    VGA/VGA_SYNC/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.213%)  route 0.186ns (46.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.469    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  VGA/VGA_SYNC/h_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.186     1.820    VGA/VGA_SYNC/Q[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.048     1.868 r  VGA/VGA_SYNC/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.868    VGA/VGA_SYNC/h_count_reg[7]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[7]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.107     1.590    VGA/VGA_SYNC/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.445%)  route 0.212ns (50.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  VGA/VGA_SYNC/v_count_reg_reg[5]/Q
                         net (fo=23, routed)          0.212     1.842    VGA/VGA_SYNC/v_count_reg_reg[8]_1[5]
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.043     1.885 r  VGA/VGA_SYNC/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.885    VGA/VGA_SYNC/v_count_reg[7]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.131     1.597    VGA/VGA_SYNC/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.858%)  route 0.186ns (47.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.469    VGA/VGA_SYNC/CLK
    SLICE_X2Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  VGA/VGA_SYNC/h_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.186     1.820    VGA/VGA_SYNC/Q[5]
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.865 r  VGA/VGA_SYNC/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.865    VGA/VGA_SYNC/h_count_reg[6]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091     1.574    VGA/VGA_SYNC/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.247ns (59.563%)  route 0.168ns (40.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.582     1.465    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.148     1.613 r  VGA/VGA_SYNC/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.168     1.781    VGA/VGA_SYNC/v_count_reg_reg[8]_1[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.099     1.880 r  VGA/VGA_SYNC/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.880    VGA/VGA_SYNC/v_count_reg[4]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.977    VGA/VGA_SYNC/CLK
    SLICE_X2Y25          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.121     1.586    VGA/VGA_SYNC/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.469    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  VGA/VGA_SYNC/h_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.205     1.815    VGA/VGA_SYNC/Q[4]
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  VGA/VGA_SYNC/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    VGA/VGA_SYNC/h_count_reg[4]_i_1_n_0
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    VGA/VGA_SYNC/CLK
    SLICE_X1Y29          FDCE                                         r  VGA/VGA_SYNC/h_count_reg_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092     1.561    VGA/VGA_SYNC/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 VGA/VGA_SYNC/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.686%)  route 0.212ns (50.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  VGA/VGA_SYNC/v_count_reg_reg[5]/Q
                         net (fo=23, routed)          0.212     1.842    VGA/VGA_SYNC/v_count_reg_reg[8]_1[5]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.045     1.887 r  VGA/VGA_SYNC/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.887    VGA/VGA_SYNC/v_count_reg[6]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     1.978    VGA/VGA_SYNC/CLK
    SLICE_X2Y26          FDCE                                         r  VGA/VGA_SYNC/v_count_reg_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.121     1.587    VGA/VGA_SYNC/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    VGA/VGA_SYNC/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    VGA/VGA_SYNC/h_count_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    VGA/VGA_SYNC/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    VGA/VGA_SYNC/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    VGA/VGA_SYNC/v_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    VGA/VGA_SYNC/v_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    VGA/VGA_SYNC/v_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    VGA/VGA_SYNC/v_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    VGA/VGA_SYNC/v_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    VGA/VGA_SYNC/v_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    VGA/VGA_SYNC/v_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    VGA/VGA_SYNC/v_count_reg_reg[9]/C



