Version 3.2 HI-TECH Software Intermediate Code
"48 ../io.h
[v _Debounce_Inputs `(v ~T0 @X0 0 ef ]
"49
[v _Green_Led `(v ~T0 @X0 0 ef1`uc ]
"50
[v _Red_Led `(v ~T0 @X0 0 ef1`uc ]
"16 ../api.h
[v _GETxAPIxVAL `(ui ~T0 @X0 0 ef1`uc ]
"13
[v _SETxAPIxVAL `(v ~T0 @X0 0 ef2`uc`ui ]
"5 ../State_Mchn.h
[v _Train_Path `(uc ~T0 @X0 0 ef2`uc`uc ]
"15 ../eeprom_settings.h
[v _Eeprom_Store `(v ~T0 @X0 0 ef ]
"15 ../api.h
[v _DECRxAPIxVAL `(v ~T0 @X0 0 ef1`uc ]
"14
[v _INCRxAPIxVAL `(v ~T0 @X0 0 ef1`uc ]
"15 ../junction.h
[v _Junction `(uc ~T0 @X0 0 ef2`uc`uc ]
"15 ../train_move_right.h
[v _Train_Move_Right_Start `(uc ~T0 @X0 0 ef ]
"17 ../train_move_left.h
[v _Train_Move_Left_Start `(uc ~T0 @X0 0 ef ]
"18 ../train_move_right.h
[v _Train_Move_Right_Brake `(uc ~T0 @X0 0 ef ]
"18 ../train_move_left.h
[v _Train_Move_Left_Brake `(uc ~T0 @X0 0 ef ]
"16 ../train_move_right.h
[v _Left_Mountain_From_The_Left `(uc ~T0 @X0 0 ef1`uc ]
"17
[v _Right_Mountain_From_The_Left `(uc ~T0 @X0 0 ef1`uc ]
"15 ../train_move_left.h
[v _Right_Mountain_From_The_Right `(uc ~T0 @X0 0 ef1`uc ]
"16
[v _Left_Mountain_From_The_Right `(uc ~T0 @X0 0 ef1`uc ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4550.h: 49: extern volatile unsigned char SPPDATA @ 0xF62;
"51 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f4550.h
[; ;pic18f4550.h: 51: asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
[; ;pic18f4550.h: 54: typedef union {
[; ;pic18f4550.h: 55: struct {
[; ;pic18f4550.h: 56: unsigned DATA :8;
[; ;pic18f4550.h: 57: };
[; ;pic18f4550.h: 58: } SPPDATAbits_t;
[; ;pic18f4550.h: 59: extern volatile SPPDATAbits_t SPPDATAbits @ 0xF62;
[; ;pic18f4550.h: 68: extern volatile unsigned char SPPCFG @ 0xF63;
"70
[; ;pic18f4550.h: 70: asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
[; ;pic18f4550.h: 73: typedef union {
[; ;pic18f4550.h: 74: struct {
[; ;pic18f4550.h: 75: unsigned WS :4;
[; ;pic18f4550.h: 76: unsigned CLK1EN :1;
[; ;pic18f4550.h: 77: unsigned CSEN :1;
[; ;pic18f4550.h: 78: unsigned CLKCFG :2;
[; ;pic18f4550.h: 79: };
[; ;pic18f4550.h: 80: struct {
[; ;pic18f4550.h: 81: unsigned WS0 :1;
[; ;pic18f4550.h: 82: unsigned WS1 :1;
[; ;pic18f4550.h: 83: unsigned WS2 :1;
[; ;pic18f4550.h: 84: unsigned WS3 :1;
[; ;pic18f4550.h: 85: unsigned :2;
[; ;pic18f4550.h: 86: unsigned CLKCFG0 :1;
[; ;pic18f4550.h: 87: unsigned CLKCFG1 :1;
[; ;pic18f4550.h: 88: };
[; ;pic18f4550.h: 89: } SPPCFGbits_t;
[; ;pic18f4550.h: 90: extern volatile SPPCFGbits_t SPPCFGbits @ 0xF63;
[; ;pic18f4550.h: 144: extern volatile unsigned char SPPEPS @ 0xF64;
"146
[; ;pic18f4550.h: 146: asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
[; ;pic18f4550.h: 149: typedef union {
[; ;pic18f4550.h: 150: struct {
[; ;pic18f4550.h: 151: unsigned ADDR :4;
[; ;pic18f4550.h: 152: unsigned SPPBUSY :1;
[; ;pic18f4550.h: 153: unsigned :1;
[; ;pic18f4550.h: 154: unsigned WRSPP :1;
[; ;pic18f4550.h: 155: unsigned RDSPP :1;
[; ;pic18f4550.h: 156: };
[; ;pic18f4550.h: 157: struct {
[; ;pic18f4550.h: 158: unsigned ADDR0 :1;
[; ;pic18f4550.h: 159: unsigned ADDR1 :1;
[; ;pic18f4550.h: 160: unsigned ADDR2 :1;
[; ;pic18f4550.h: 161: unsigned ADDR3 :1;
[; ;pic18f4550.h: 162: };
[; ;pic18f4550.h: 163: struct {
[; ;pic18f4550.h: 164: unsigned :4;
[; ;pic18f4550.h: 165: unsigned BUSY :1;
[; ;pic18f4550.h: 166: };
[; ;pic18f4550.h: 167: } SPPEPSbits_t;
[; ;pic18f4550.h: 168: extern volatile SPPEPSbits_t SPPEPSbits @ 0xF64;
[; ;pic18f4550.h: 217: extern volatile unsigned char SPPCON @ 0xF65;
"219
[; ;pic18f4550.h: 219: asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
[; ;pic18f4550.h: 222: typedef union {
[; ;pic18f4550.h: 223: struct {
[; ;pic18f4550.h: 224: unsigned SPPEN :1;
[; ;pic18f4550.h: 225: unsigned SPPOWN :1;
[; ;pic18f4550.h: 226: };
[; ;pic18f4550.h: 227: } SPPCONbits_t;
[; ;pic18f4550.h: 228: extern volatile SPPCONbits_t SPPCONbits @ 0xF65;
[; ;pic18f4550.h: 242: extern volatile unsigned short UFRM @ 0xF66;
"244
[; ;pic18f4550.h: 244: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4550.h: 248: extern volatile unsigned char UFRML @ 0xF66;
"250
[; ;pic18f4550.h: 250: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4550.h: 253: typedef union {
[; ;pic18f4550.h: 254: struct {
[; ;pic18f4550.h: 255: unsigned FRM :8;
[; ;pic18f4550.h: 256: };
[; ;pic18f4550.h: 257: struct {
[; ;pic18f4550.h: 258: unsigned FRM0 :1;
[; ;pic18f4550.h: 259: unsigned FRM1 :1;
[; ;pic18f4550.h: 260: unsigned FRM2 :1;
[; ;pic18f4550.h: 261: unsigned FRM3 :1;
[; ;pic18f4550.h: 262: unsigned FRM4 :1;
[; ;pic18f4550.h: 263: unsigned FRM5 :1;
[; ;pic18f4550.h: 264: unsigned FRM6 :1;
[; ;pic18f4550.h: 265: unsigned FRM7 :1;
[; ;pic18f4550.h: 266: };
[; ;pic18f4550.h: 267: struct {
[; ;pic18f4550.h: 268: unsigned FRML :8;
[; ;pic18f4550.h: 269: };
[; ;pic18f4550.h: 270: } UFRMLbits_t;
[; ;pic18f4550.h: 271: extern volatile UFRMLbits_t UFRMLbits @ 0xF66;
[; ;pic18f4550.h: 325: extern volatile unsigned char UFRMH @ 0xF67;
"327
[; ;pic18f4550.h: 327: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4550.h: 330: typedef union {
[; ;pic18f4550.h: 331: struct {
[; ;pic18f4550.h: 332: unsigned FRM :3;
[; ;pic18f4550.h: 333: };
[; ;pic18f4550.h: 334: struct {
[; ;pic18f4550.h: 335: unsigned FRM8 :1;
[; ;pic18f4550.h: 336: unsigned FRM9 :1;
[; ;pic18f4550.h: 337: unsigned FRM10 :1;
[; ;pic18f4550.h: 338: };
[; ;pic18f4550.h: 339: } UFRMHbits_t;
[; ;pic18f4550.h: 340: extern volatile UFRMHbits_t UFRMHbits @ 0xF67;
[; ;pic18f4550.h: 364: extern volatile unsigned char UIR @ 0xF68;
"366
[; ;pic18f4550.h: 366: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4550.h: 369: typedef union {
[; ;pic18f4550.h: 370: struct {
[; ;pic18f4550.h: 371: unsigned URSTIF :1;
[; ;pic18f4550.h: 372: unsigned UERRIF :1;
[; ;pic18f4550.h: 373: unsigned ACTVIF :1;
[; ;pic18f4550.h: 374: unsigned TRNIF :1;
[; ;pic18f4550.h: 375: unsigned IDLEIF :1;
[; ;pic18f4550.h: 376: unsigned STALLIF :1;
[; ;pic18f4550.h: 377: unsigned SOFIF :1;
[; ;pic18f4550.h: 378: };
[; ;pic18f4550.h: 379: } UIRbits_t;
[; ;pic18f4550.h: 380: extern volatile UIRbits_t UIRbits @ 0xF68;
[; ;pic18f4550.h: 419: extern volatile unsigned char UIE @ 0xF69;
"421
[; ;pic18f4550.h: 421: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4550.h: 424: typedef union {
[; ;pic18f4550.h: 425: struct {
[; ;pic18f4550.h: 426: unsigned URSTIE :1;
[; ;pic18f4550.h: 427: unsigned UERRIE :1;
[; ;pic18f4550.h: 428: unsigned ACTVIE :1;
[; ;pic18f4550.h: 429: unsigned TRNIE :1;
[; ;pic18f4550.h: 430: unsigned IDLEIE :1;
[; ;pic18f4550.h: 431: unsigned STALLIE :1;
[; ;pic18f4550.h: 432: unsigned SOFIE :1;
[; ;pic18f4550.h: 433: };
[; ;pic18f4550.h: 434: } UIEbits_t;
[; ;pic18f4550.h: 435: extern volatile UIEbits_t UIEbits @ 0xF69;
[; ;pic18f4550.h: 474: extern volatile unsigned char UEIR @ 0xF6A;
"476
[; ;pic18f4550.h: 476: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4550.h: 479: typedef union {
[; ;pic18f4550.h: 480: struct {
[; ;pic18f4550.h: 481: unsigned PIDEF :1;
[; ;pic18f4550.h: 482: unsigned CRC5EF :1;
[; ;pic18f4550.h: 483: unsigned CRC16EF :1;
[; ;pic18f4550.h: 484: unsigned DFN8EF :1;
[; ;pic18f4550.h: 485: unsigned BTOEF :1;
[; ;pic18f4550.h: 486: unsigned :2;
[; ;pic18f4550.h: 487: unsigned BTSEF :1;
[; ;pic18f4550.h: 488: };
[; ;pic18f4550.h: 489: } UEIRbits_t;
[; ;pic18f4550.h: 490: extern volatile UEIRbits_t UEIRbits @ 0xF6A;
[; ;pic18f4550.h: 524: extern volatile unsigned char UEIE @ 0xF6B;
"526
[; ;pic18f4550.h: 526: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4550.h: 529: typedef union {
[; ;pic18f4550.h: 530: struct {
[; ;pic18f4550.h: 531: unsigned PIDEE :1;
[; ;pic18f4550.h: 532: unsigned CRC5EE :1;
[; ;pic18f4550.h: 533: unsigned CRC16EE :1;
[; ;pic18f4550.h: 534: unsigned DFN8EE :1;
[; ;pic18f4550.h: 535: unsigned BTOEE :1;
[; ;pic18f4550.h: 536: unsigned :2;
[; ;pic18f4550.h: 537: unsigned BTSEE :1;
[; ;pic18f4550.h: 538: };
[; ;pic18f4550.h: 539: } UEIEbits_t;
[; ;pic18f4550.h: 540: extern volatile UEIEbits_t UEIEbits @ 0xF6B;
[; ;pic18f4550.h: 574: extern volatile unsigned char USTAT @ 0xF6C;
"576
[; ;pic18f4550.h: 576: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4550.h: 579: typedef union {
[; ;pic18f4550.h: 580: struct {
[; ;pic18f4550.h: 581: unsigned :1;
[; ;pic18f4550.h: 582: unsigned PPBI :1;
[; ;pic18f4550.h: 583: unsigned DIR :1;
[; ;pic18f4550.h: 584: unsigned ENDP :4;
[; ;pic18f4550.h: 585: };
[; ;pic18f4550.h: 586: struct {
[; ;pic18f4550.h: 587: unsigned :3;
[; ;pic18f4550.h: 588: unsigned ENDP0 :1;
[; ;pic18f4550.h: 589: unsigned ENDP1 :1;
[; ;pic18f4550.h: 590: unsigned ENDP2 :1;
[; ;pic18f4550.h: 591: unsigned ENDP3 :1;
[; ;pic18f4550.h: 592: };
[; ;pic18f4550.h: 593: } USTATbits_t;
[; ;pic18f4550.h: 594: extern volatile USTATbits_t USTATbits @ 0xF6C;
[; ;pic18f4550.h: 633: extern volatile unsigned char UCON @ 0xF6D;
"635
[; ;pic18f4550.h: 635: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4550.h: 638: typedef union {
[; ;pic18f4550.h: 639: struct {
[; ;pic18f4550.h: 640: unsigned :1;
[; ;pic18f4550.h: 641: unsigned SUSPND :1;
[; ;pic18f4550.h: 642: unsigned RESUME :1;
[; ;pic18f4550.h: 643: unsigned USBEN :1;
[; ;pic18f4550.h: 644: unsigned PKTDIS :1;
[; ;pic18f4550.h: 645: unsigned SE0 :1;
[; ;pic18f4550.h: 646: unsigned PPBRST :1;
[; ;pic18f4550.h: 647: };
[; ;pic18f4550.h: 648: } UCONbits_t;
[; ;pic18f4550.h: 649: extern volatile UCONbits_t UCONbits @ 0xF6D;
[; ;pic18f4550.h: 683: extern volatile unsigned char UADDR @ 0xF6E;
"685
[; ;pic18f4550.h: 685: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4550.h: 688: typedef union {
[; ;pic18f4550.h: 689: struct {
[; ;pic18f4550.h: 690: unsigned ADDR :7;
[; ;pic18f4550.h: 691: };
[; ;pic18f4550.h: 692: struct {
[; ;pic18f4550.h: 693: unsigned ADDR0 :1;
[; ;pic18f4550.h: 694: unsigned ADDR1 :1;
[; ;pic18f4550.h: 695: unsigned ADDR2 :1;
[; ;pic18f4550.h: 696: unsigned ADDR3 :1;
[; ;pic18f4550.h: 697: unsigned ADDR4 :1;
[; ;pic18f4550.h: 698: unsigned ADDR5 :1;
[; ;pic18f4550.h: 699: unsigned ADDR6 :1;
[; ;pic18f4550.h: 700: };
[; ;pic18f4550.h: 701: } UADDRbits_t;
[; ;pic18f4550.h: 702: extern volatile UADDRbits_t UADDRbits @ 0xF6E;
[; ;pic18f4550.h: 746: extern volatile unsigned char UCFG @ 0xF6F;
"748
[; ;pic18f4550.h: 748: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4550.h: 751: typedef union {
[; ;pic18f4550.h: 752: struct {
[; ;pic18f4550.h: 753: unsigned PPB :2;
[; ;pic18f4550.h: 754: unsigned FSEN :1;
[; ;pic18f4550.h: 755: unsigned UTRDIS :1;
[; ;pic18f4550.h: 756: unsigned UPUEN :1;
[; ;pic18f4550.h: 757: unsigned :1;
[; ;pic18f4550.h: 758: unsigned UOEMON :1;
[; ;pic18f4550.h: 759: unsigned UTEYE :1;
[; ;pic18f4550.h: 760: };
[; ;pic18f4550.h: 761: struct {
[; ;pic18f4550.h: 762: unsigned PPB0 :1;
[; ;pic18f4550.h: 763: unsigned PPB1 :1;
[; ;pic18f4550.h: 764: };
[; ;pic18f4550.h: 765: struct {
[; ;pic18f4550.h: 766: unsigned UPP0 :1;
[; ;pic18f4550.h: 767: };
[; ;pic18f4550.h: 768: struct {
[; ;pic18f4550.h: 769: unsigned :1;
[; ;pic18f4550.h: 770: unsigned UPP1 :1;
[; ;pic18f4550.h: 771: };
[; ;pic18f4550.h: 772: } UCFGbits_t;
[; ;pic18f4550.h: 773: extern volatile UCFGbits_t UCFGbits @ 0xF6F;
[; ;pic18f4550.h: 827: extern volatile unsigned char UEP0 @ 0xF70;
"829
[; ;pic18f4550.h: 829: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4550.h: 832: typedef union {
[; ;pic18f4550.h: 833: struct {
[; ;pic18f4550.h: 834: unsigned EPSTALL :1;
[; ;pic18f4550.h: 835: unsigned EPINEN :1;
[; ;pic18f4550.h: 836: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 837: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 838: unsigned EPHSHK :1;
[; ;pic18f4550.h: 839: };
[; ;pic18f4550.h: 840: struct {
[; ;pic18f4550.h: 841: unsigned :3;
[; ;pic18f4550.h: 842: unsigned EP0CONDIS :1;
[; ;pic18f4550.h: 843: };
[; ;pic18f4550.h: 844: struct {
[; ;pic18f4550.h: 845: unsigned :4;
[; ;pic18f4550.h: 846: unsigned EP0HSHK :1;
[; ;pic18f4550.h: 847: };
[; ;pic18f4550.h: 848: struct {
[; ;pic18f4550.h: 849: unsigned :1;
[; ;pic18f4550.h: 850: unsigned EP0INEN :1;
[; ;pic18f4550.h: 851: };
[; ;pic18f4550.h: 852: struct {
[; ;pic18f4550.h: 853: unsigned :2;
[; ;pic18f4550.h: 854: unsigned EP0OUTEN :1;
[; ;pic18f4550.h: 855: };
[; ;pic18f4550.h: 856: struct {
[; ;pic18f4550.h: 857: unsigned EP0STALL :1;
[; ;pic18f4550.h: 858: };
[; ;pic18f4550.h: 859: struct {
[; ;pic18f4550.h: 860: unsigned :3;
[; ;pic18f4550.h: 861: unsigned EPCONDIS0 :1;
[; ;pic18f4550.h: 862: };
[; ;pic18f4550.h: 863: struct {
[; ;pic18f4550.h: 864: unsigned :4;
[; ;pic18f4550.h: 865: unsigned EPHSHK0 :1;
[; ;pic18f4550.h: 866: };
[; ;pic18f4550.h: 867: struct {
[; ;pic18f4550.h: 868: unsigned :1;
[; ;pic18f4550.h: 869: unsigned EPINEN0 :1;
[; ;pic18f4550.h: 870: };
[; ;pic18f4550.h: 871: struct {
[; ;pic18f4550.h: 872: unsigned :2;
[; ;pic18f4550.h: 873: unsigned EPOUTEN0 :1;
[; ;pic18f4550.h: 874: };
[; ;pic18f4550.h: 875: struct {
[; ;pic18f4550.h: 876: unsigned EPSTALL0 :1;
[; ;pic18f4550.h: 877: };
[; ;pic18f4550.h: 878: } UEP0bits_t;
[; ;pic18f4550.h: 879: extern volatile UEP0bits_t UEP0bits @ 0xF70;
[; ;pic18f4550.h: 958: extern volatile unsigned char UEP1 @ 0xF71;
"960
[; ;pic18f4550.h: 960: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4550.h: 963: typedef union {
[; ;pic18f4550.h: 964: struct {
[; ;pic18f4550.h: 965: unsigned EPSTALL :1;
[; ;pic18f4550.h: 966: unsigned EPINEN :1;
[; ;pic18f4550.h: 967: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 968: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 969: unsigned EPHSHK :1;
[; ;pic18f4550.h: 970: };
[; ;pic18f4550.h: 971: struct {
[; ;pic18f4550.h: 972: unsigned :3;
[; ;pic18f4550.h: 973: unsigned EP1CONDIS :1;
[; ;pic18f4550.h: 974: };
[; ;pic18f4550.h: 975: struct {
[; ;pic18f4550.h: 976: unsigned :4;
[; ;pic18f4550.h: 977: unsigned EP1HSHK :1;
[; ;pic18f4550.h: 978: };
[; ;pic18f4550.h: 979: struct {
[; ;pic18f4550.h: 980: unsigned :1;
[; ;pic18f4550.h: 981: unsigned EP1INEN :1;
[; ;pic18f4550.h: 982: };
[; ;pic18f4550.h: 983: struct {
[; ;pic18f4550.h: 984: unsigned :2;
[; ;pic18f4550.h: 985: unsigned EP1OUTEN :1;
[; ;pic18f4550.h: 986: };
[; ;pic18f4550.h: 987: struct {
[; ;pic18f4550.h: 988: unsigned EP1STALL :1;
[; ;pic18f4550.h: 989: };
[; ;pic18f4550.h: 990: struct {
[; ;pic18f4550.h: 991: unsigned :3;
[; ;pic18f4550.h: 992: unsigned EPCONDIS1 :1;
[; ;pic18f4550.h: 993: };
[; ;pic18f4550.h: 994: struct {
[; ;pic18f4550.h: 995: unsigned :4;
[; ;pic18f4550.h: 996: unsigned EPHSHK1 :1;
[; ;pic18f4550.h: 997: };
[; ;pic18f4550.h: 998: struct {
[; ;pic18f4550.h: 999: unsigned :1;
[; ;pic18f4550.h: 1000: unsigned EPINEN1 :1;
[; ;pic18f4550.h: 1001: };
[; ;pic18f4550.h: 1002: struct {
[; ;pic18f4550.h: 1003: unsigned :2;
[; ;pic18f4550.h: 1004: unsigned EPOUTEN1 :1;
[; ;pic18f4550.h: 1005: };
[; ;pic18f4550.h: 1006: struct {
[; ;pic18f4550.h: 1007: unsigned EPSTALL1 :1;
[; ;pic18f4550.h: 1008: };
[; ;pic18f4550.h: 1009: } UEP1bits_t;
[; ;pic18f4550.h: 1010: extern volatile UEP1bits_t UEP1bits @ 0xF71;
[; ;pic18f4550.h: 1089: extern volatile unsigned char UEP2 @ 0xF72;
"1091
[; ;pic18f4550.h: 1091: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4550.h: 1094: typedef union {
[; ;pic18f4550.h: 1095: struct {
[; ;pic18f4550.h: 1096: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1097: unsigned EPINEN :1;
[; ;pic18f4550.h: 1098: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1099: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1100: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1101: };
[; ;pic18f4550.h: 1102: struct {
[; ;pic18f4550.h: 1103: unsigned :3;
[; ;pic18f4550.h: 1104: unsigned EP2CONDIS :1;
[; ;pic18f4550.h: 1105: };
[; ;pic18f4550.h: 1106: struct {
[; ;pic18f4550.h: 1107: unsigned :4;
[; ;pic18f4550.h: 1108: unsigned EP2HSHK :1;
[; ;pic18f4550.h: 1109: };
[; ;pic18f4550.h: 1110: struct {
[; ;pic18f4550.h: 1111: unsigned :1;
[; ;pic18f4550.h: 1112: unsigned EP2INEN :1;
[; ;pic18f4550.h: 1113: };
[; ;pic18f4550.h: 1114: struct {
[; ;pic18f4550.h: 1115: unsigned :2;
[; ;pic18f4550.h: 1116: unsigned EP2OUTEN :1;
[; ;pic18f4550.h: 1117: };
[; ;pic18f4550.h: 1118: struct {
[; ;pic18f4550.h: 1119: unsigned EP2STALL :1;
[; ;pic18f4550.h: 1120: };
[; ;pic18f4550.h: 1121: struct {
[; ;pic18f4550.h: 1122: unsigned :3;
[; ;pic18f4550.h: 1123: unsigned EPCONDIS2 :1;
[; ;pic18f4550.h: 1124: };
[; ;pic18f4550.h: 1125: struct {
[; ;pic18f4550.h: 1126: unsigned :4;
[; ;pic18f4550.h: 1127: unsigned EPHSHK2 :1;
[; ;pic18f4550.h: 1128: };
[; ;pic18f4550.h: 1129: struct {
[; ;pic18f4550.h: 1130: unsigned :1;
[; ;pic18f4550.h: 1131: unsigned EPINEN2 :1;
[; ;pic18f4550.h: 1132: };
[; ;pic18f4550.h: 1133: struct {
[; ;pic18f4550.h: 1134: unsigned :2;
[; ;pic18f4550.h: 1135: unsigned EPOUTEN2 :1;
[; ;pic18f4550.h: 1136: };
[; ;pic18f4550.h: 1137: struct {
[; ;pic18f4550.h: 1138: unsigned EPSTALL2 :1;
[; ;pic18f4550.h: 1139: };
[; ;pic18f4550.h: 1140: } UEP2bits_t;
[; ;pic18f4550.h: 1141: extern volatile UEP2bits_t UEP2bits @ 0xF72;
[; ;pic18f4550.h: 1220: extern volatile unsigned char UEP3 @ 0xF73;
"1222
[; ;pic18f4550.h: 1222: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4550.h: 1225: typedef union {
[; ;pic18f4550.h: 1226: struct {
[; ;pic18f4550.h: 1227: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1228: unsigned EPINEN :1;
[; ;pic18f4550.h: 1229: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1230: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1231: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1232: };
[; ;pic18f4550.h: 1233: struct {
[; ;pic18f4550.h: 1234: unsigned :3;
[; ;pic18f4550.h: 1235: unsigned EP3CONDIS :1;
[; ;pic18f4550.h: 1236: };
[; ;pic18f4550.h: 1237: struct {
[; ;pic18f4550.h: 1238: unsigned :4;
[; ;pic18f4550.h: 1239: unsigned EP3HSHK :1;
[; ;pic18f4550.h: 1240: };
[; ;pic18f4550.h: 1241: struct {
[; ;pic18f4550.h: 1242: unsigned :1;
[; ;pic18f4550.h: 1243: unsigned EP3INEN :1;
[; ;pic18f4550.h: 1244: };
[; ;pic18f4550.h: 1245: struct {
[; ;pic18f4550.h: 1246: unsigned :2;
[; ;pic18f4550.h: 1247: unsigned EP3OUTEN :1;
[; ;pic18f4550.h: 1248: };
[; ;pic18f4550.h: 1249: struct {
[; ;pic18f4550.h: 1250: unsigned EP3STALL :1;
[; ;pic18f4550.h: 1251: };
[; ;pic18f4550.h: 1252: struct {
[; ;pic18f4550.h: 1253: unsigned :3;
[; ;pic18f4550.h: 1254: unsigned EPCONDIS3 :1;
[; ;pic18f4550.h: 1255: };
[; ;pic18f4550.h: 1256: struct {
[; ;pic18f4550.h: 1257: unsigned :4;
[; ;pic18f4550.h: 1258: unsigned EPHSHK3 :1;
[; ;pic18f4550.h: 1259: };
[; ;pic18f4550.h: 1260: struct {
[; ;pic18f4550.h: 1261: unsigned :1;
[; ;pic18f4550.h: 1262: unsigned EPINEN3 :1;
[; ;pic18f4550.h: 1263: };
[; ;pic18f4550.h: 1264: struct {
[; ;pic18f4550.h: 1265: unsigned :2;
[; ;pic18f4550.h: 1266: unsigned EPOUTEN3 :1;
[; ;pic18f4550.h: 1267: };
[; ;pic18f4550.h: 1268: struct {
[; ;pic18f4550.h: 1269: unsigned EPSTALL3 :1;
[; ;pic18f4550.h: 1270: };
[; ;pic18f4550.h: 1271: } UEP3bits_t;
[; ;pic18f4550.h: 1272: extern volatile UEP3bits_t UEP3bits @ 0xF73;
[; ;pic18f4550.h: 1351: extern volatile unsigned char UEP4 @ 0xF74;
"1353
[; ;pic18f4550.h: 1353: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4550.h: 1356: typedef union {
[; ;pic18f4550.h: 1357: struct {
[; ;pic18f4550.h: 1358: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1359: unsigned EPINEN :1;
[; ;pic18f4550.h: 1360: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1361: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1362: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1363: };
[; ;pic18f4550.h: 1364: struct {
[; ;pic18f4550.h: 1365: unsigned :3;
[; ;pic18f4550.h: 1366: unsigned EP4CONDIS :1;
[; ;pic18f4550.h: 1367: };
[; ;pic18f4550.h: 1368: struct {
[; ;pic18f4550.h: 1369: unsigned :4;
[; ;pic18f4550.h: 1370: unsigned EP4HSHK :1;
[; ;pic18f4550.h: 1371: };
[; ;pic18f4550.h: 1372: struct {
[; ;pic18f4550.h: 1373: unsigned :1;
[; ;pic18f4550.h: 1374: unsigned EP4INEN :1;
[; ;pic18f4550.h: 1375: };
[; ;pic18f4550.h: 1376: struct {
[; ;pic18f4550.h: 1377: unsigned :2;
[; ;pic18f4550.h: 1378: unsigned EP4OUTEN :1;
[; ;pic18f4550.h: 1379: };
[; ;pic18f4550.h: 1380: struct {
[; ;pic18f4550.h: 1381: unsigned EP4STALL :1;
[; ;pic18f4550.h: 1382: };
[; ;pic18f4550.h: 1383: struct {
[; ;pic18f4550.h: 1384: unsigned :3;
[; ;pic18f4550.h: 1385: unsigned EPCONDIS4 :1;
[; ;pic18f4550.h: 1386: };
[; ;pic18f4550.h: 1387: struct {
[; ;pic18f4550.h: 1388: unsigned :4;
[; ;pic18f4550.h: 1389: unsigned EPHSHK4 :1;
[; ;pic18f4550.h: 1390: };
[; ;pic18f4550.h: 1391: struct {
[; ;pic18f4550.h: 1392: unsigned :1;
[; ;pic18f4550.h: 1393: unsigned EPINEN4 :1;
[; ;pic18f4550.h: 1394: };
[; ;pic18f4550.h: 1395: struct {
[; ;pic18f4550.h: 1396: unsigned :2;
[; ;pic18f4550.h: 1397: unsigned EPOUTEN4 :1;
[; ;pic18f4550.h: 1398: };
[; ;pic18f4550.h: 1399: struct {
[; ;pic18f4550.h: 1400: unsigned EPSTALL4 :1;
[; ;pic18f4550.h: 1401: };
[; ;pic18f4550.h: 1402: } UEP4bits_t;
[; ;pic18f4550.h: 1403: extern volatile UEP4bits_t UEP4bits @ 0xF74;
[; ;pic18f4550.h: 1482: extern volatile unsigned char UEP5 @ 0xF75;
"1484
[; ;pic18f4550.h: 1484: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4550.h: 1487: typedef union {
[; ;pic18f4550.h: 1488: struct {
[; ;pic18f4550.h: 1489: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1490: unsigned EPINEN :1;
[; ;pic18f4550.h: 1491: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1492: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1493: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1494: };
[; ;pic18f4550.h: 1495: struct {
[; ;pic18f4550.h: 1496: unsigned :3;
[; ;pic18f4550.h: 1497: unsigned EP5CONDIS :1;
[; ;pic18f4550.h: 1498: };
[; ;pic18f4550.h: 1499: struct {
[; ;pic18f4550.h: 1500: unsigned :4;
[; ;pic18f4550.h: 1501: unsigned EP5HSHK :1;
[; ;pic18f4550.h: 1502: };
[; ;pic18f4550.h: 1503: struct {
[; ;pic18f4550.h: 1504: unsigned :1;
[; ;pic18f4550.h: 1505: unsigned EP5INEN :1;
[; ;pic18f4550.h: 1506: };
[; ;pic18f4550.h: 1507: struct {
[; ;pic18f4550.h: 1508: unsigned :2;
[; ;pic18f4550.h: 1509: unsigned EP5OUTEN :1;
[; ;pic18f4550.h: 1510: };
[; ;pic18f4550.h: 1511: struct {
[; ;pic18f4550.h: 1512: unsigned EP5STALL :1;
[; ;pic18f4550.h: 1513: };
[; ;pic18f4550.h: 1514: struct {
[; ;pic18f4550.h: 1515: unsigned :3;
[; ;pic18f4550.h: 1516: unsigned EPCONDIS5 :1;
[; ;pic18f4550.h: 1517: };
[; ;pic18f4550.h: 1518: struct {
[; ;pic18f4550.h: 1519: unsigned :4;
[; ;pic18f4550.h: 1520: unsigned EPHSHK5 :1;
[; ;pic18f4550.h: 1521: };
[; ;pic18f4550.h: 1522: struct {
[; ;pic18f4550.h: 1523: unsigned :1;
[; ;pic18f4550.h: 1524: unsigned EPINEN5 :1;
[; ;pic18f4550.h: 1525: };
[; ;pic18f4550.h: 1526: struct {
[; ;pic18f4550.h: 1527: unsigned :2;
[; ;pic18f4550.h: 1528: unsigned EPOUTEN5 :1;
[; ;pic18f4550.h: 1529: };
[; ;pic18f4550.h: 1530: struct {
[; ;pic18f4550.h: 1531: unsigned EPSTALL5 :1;
[; ;pic18f4550.h: 1532: };
[; ;pic18f4550.h: 1533: } UEP5bits_t;
[; ;pic18f4550.h: 1534: extern volatile UEP5bits_t UEP5bits @ 0xF75;
[; ;pic18f4550.h: 1613: extern volatile unsigned char UEP6 @ 0xF76;
"1615
[; ;pic18f4550.h: 1615: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4550.h: 1618: typedef union {
[; ;pic18f4550.h: 1619: struct {
[; ;pic18f4550.h: 1620: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1621: unsigned EPINEN :1;
[; ;pic18f4550.h: 1622: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1623: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1624: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1625: };
[; ;pic18f4550.h: 1626: struct {
[; ;pic18f4550.h: 1627: unsigned :3;
[; ;pic18f4550.h: 1628: unsigned EP6CONDIS :1;
[; ;pic18f4550.h: 1629: };
[; ;pic18f4550.h: 1630: struct {
[; ;pic18f4550.h: 1631: unsigned :4;
[; ;pic18f4550.h: 1632: unsigned EP6HSHK :1;
[; ;pic18f4550.h: 1633: };
[; ;pic18f4550.h: 1634: struct {
[; ;pic18f4550.h: 1635: unsigned :1;
[; ;pic18f4550.h: 1636: unsigned EP6INEN :1;
[; ;pic18f4550.h: 1637: };
[; ;pic18f4550.h: 1638: struct {
[; ;pic18f4550.h: 1639: unsigned :2;
[; ;pic18f4550.h: 1640: unsigned EP6OUTEN :1;
[; ;pic18f4550.h: 1641: };
[; ;pic18f4550.h: 1642: struct {
[; ;pic18f4550.h: 1643: unsigned EP6STALL :1;
[; ;pic18f4550.h: 1644: };
[; ;pic18f4550.h: 1645: struct {
[; ;pic18f4550.h: 1646: unsigned :3;
[; ;pic18f4550.h: 1647: unsigned EPCONDIS6 :1;
[; ;pic18f4550.h: 1648: };
[; ;pic18f4550.h: 1649: struct {
[; ;pic18f4550.h: 1650: unsigned :4;
[; ;pic18f4550.h: 1651: unsigned EPHSHK6 :1;
[; ;pic18f4550.h: 1652: };
[; ;pic18f4550.h: 1653: struct {
[; ;pic18f4550.h: 1654: unsigned :1;
[; ;pic18f4550.h: 1655: unsigned EPINEN6 :1;
[; ;pic18f4550.h: 1656: };
[; ;pic18f4550.h: 1657: struct {
[; ;pic18f4550.h: 1658: unsigned :2;
[; ;pic18f4550.h: 1659: unsigned EPOUTEN6 :1;
[; ;pic18f4550.h: 1660: };
[; ;pic18f4550.h: 1661: struct {
[; ;pic18f4550.h: 1662: unsigned EPSTALL6 :1;
[; ;pic18f4550.h: 1663: };
[; ;pic18f4550.h: 1664: } UEP6bits_t;
[; ;pic18f4550.h: 1665: extern volatile UEP6bits_t UEP6bits @ 0xF76;
[; ;pic18f4550.h: 1744: extern volatile unsigned char UEP7 @ 0xF77;
"1746
[; ;pic18f4550.h: 1746: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4550.h: 1749: typedef union {
[; ;pic18f4550.h: 1750: struct {
[; ;pic18f4550.h: 1751: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1752: unsigned EPINEN :1;
[; ;pic18f4550.h: 1753: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1754: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1755: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1756: };
[; ;pic18f4550.h: 1757: struct {
[; ;pic18f4550.h: 1758: unsigned :3;
[; ;pic18f4550.h: 1759: unsigned EP7CONDIS :1;
[; ;pic18f4550.h: 1760: };
[; ;pic18f4550.h: 1761: struct {
[; ;pic18f4550.h: 1762: unsigned :4;
[; ;pic18f4550.h: 1763: unsigned EP7HSHK :1;
[; ;pic18f4550.h: 1764: };
[; ;pic18f4550.h: 1765: struct {
[; ;pic18f4550.h: 1766: unsigned :1;
[; ;pic18f4550.h: 1767: unsigned EP7INEN :1;
[; ;pic18f4550.h: 1768: };
[; ;pic18f4550.h: 1769: struct {
[; ;pic18f4550.h: 1770: unsigned :2;
[; ;pic18f4550.h: 1771: unsigned EP7OUTEN :1;
[; ;pic18f4550.h: 1772: };
[; ;pic18f4550.h: 1773: struct {
[; ;pic18f4550.h: 1774: unsigned EP7STALL :1;
[; ;pic18f4550.h: 1775: };
[; ;pic18f4550.h: 1776: struct {
[; ;pic18f4550.h: 1777: unsigned :3;
[; ;pic18f4550.h: 1778: unsigned EPCONDIS7 :1;
[; ;pic18f4550.h: 1779: };
[; ;pic18f4550.h: 1780: struct {
[; ;pic18f4550.h: 1781: unsigned :4;
[; ;pic18f4550.h: 1782: unsigned EPHSHK7 :1;
[; ;pic18f4550.h: 1783: };
[; ;pic18f4550.h: 1784: struct {
[; ;pic18f4550.h: 1785: unsigned :1;
[; ;pic18f4550.h: 1786: unsigned EPINEN7 :1;
[; ;pic18f4550.h: 1787: };
[; ;pic18f4550.h: 1788: struct {
[; ;pic18f4550.h: 1789: unsigned :2;
[; ;pic18f4550.h: 1790: unsigned EPOUTEN7 :1;
[; ;pic18f4550.h: 1791: };
[; ;pic18f4550.h: 1792: struct {
[; ;pic18f4550.h: 1793: unsigned EPSTALL7 :1;
[; ;pic18f4550.h: 1794: };
[; ;pic18f4550.h: 1795: } UEP7bits_t;
[; ;pic18f4550.h: 1796: extern volatile UEP7bits_t UEP7bits @ 0xF77;
[; ;pic18f4550.h: 1875: extern volatile unsigned char UEP8 @ 0xF78;
"1877
[; ;pic18f4550.h: 1877: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4550.h: 1880: typedef union {
[; ;pic18f4550.h: 1881: struct {
[; ;pic18f4550.h: 1882: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1883: unsigned EPINEN :1;
[; ;pic18f4550.h: 1884: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1885: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1886: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1887: };
[; ;pic18f4550.h: 1888: struct {
[; ;pic18f4550.h: 1889: unsigned :3;
[; ;pic18f4550.h: 1890: unsigned EPCONDIS8 :1;
[; ;pic18f4550.h: 1891: };
[; ;pic18f4550.h: 1892: struct {
[; ;pic18f4550.h: 1893: unsigned :4;
[; ;pic18f4550.h: 1894: unsigned EPHSHK8 :1;
[; ;pic18f4550.h: 1895: };
[; ;pic18f4550.h: 1896: struct {
[; ;pic18f4550.h: 1897: unsigned :1;
[; ;pic18f4550.h: 1898: unsigned EPINEN8 :1;
[; ;pic18f4550.h: 1899: };
[; ;pic18f4550.h: 1900: struct {
[; ;pic18f4550.h: 1901: unsigned :2;
[; ;pic18f4550.h: 1902: unsigned EPOUTEN8 :1;
[; ;pic18f4550.h: 1903: };
[; ;pic18f4550.h: 1904: struct {
[; ;pic18f4550.h: 1905: unsigned EPSTALL8 :1;
[; ;pic18f4550.h: 1906: };
[; ;pic18f4550.h: 1907: } UEP8bits_t;
[; ;pic18f4550.h: 1908: extern volatile UEP8bits_t UEP8bits @ 0xF78;
[; ;pic18f4550.h: 1962: extern volatile unsigned char UEP9 @ 0xF79;
"1964
[; ;pic18f4550.h: 1964: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4550.h: 1967: typedef union {
[; ;pic18f4550.h: 1968: struct {
[; ;pic18f4550.h: 1969: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1970: unsigned EPINEN :1;
[; ;pic18f4550.h: 1971: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1972: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1973: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1974: };
[; ;pic18f4550.h: 1975: struct {
[; ;pic18f4550.h: 1976: unsigned :3;
[; ;pic18f4550.h: 1977: unsigned EPCONDIS9 :1;
[; ;pic18f4550.h: 1978: };
[; ;pic18f4550.h: 1979: struct {
[; ;pic18f4550.h: 1980: unsigned :4;
[; ;pic18f4550.h: 1981: unsigned EPHSHK9 :1;
[; ;pic18f4550.h: 1982: };
[; ;pic18f4550.h: 1983: struct {
[; ;pic18f4550.h: 1984: unsigned :1;
[; ;pic18f4550.h: 1985: unsigned EPINEN9 :1;
[; ;pic18f4550.h: 1986: };
[; ;pic18f4550.h: 1987: struct {
[; ;pic18f4550.h: 1988: unsigned :2;
[; ;pic18f4550.h: 1989: unsigned EPOUTEN9 :1;
[; ;pic18f4550.h: 1990: };
[; ;pic18f4550.h: 1991: struct {
[; ;pic18f4550.h: 1992: unsigned EPSTALL9 :1;
[; ;pic18f4550.h: 1993: };
[; ;pic18f4550.h: 1994: } UEP9bits_t;
[; ;pic18f4550.h: 1995: extern volatile UEP9bits_t UEP9bits @ 0xF79;
[; ;pic18f4550.h: 2049: extern volatile unsigned char UEP10 @ 0xF7A;
"2051
[; ;pic18f4550.h: 2051: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4550.h: 2054: typedef union {
[; ;pic18f4550.h: 2055: struct {
[; ;pic18f4550.h: 2056: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2057: unsigned EPINEN :1;
[; ;pic18f4550.h: 2058: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2059: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2060: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2061: };
[; ;pic18f4550.h: 2062: struct {
[; ;pic18f4550.h: 2063: unsigned :3;
[; ;pic18f4550.h: 2064: unsigned EPCONDIS10 :1;
[; ;pic18f4550.h: 2065: };
[; ;pic18f4550.h: 2066: struct {
[; ;pic18f4550.h: 2067: unsigned :4;
[; ;pic18f4550.h: 2068: unsigned EPHSHK10 :1;
[; ;pic18f4550.h: 2069: };
[; ;pic18f4550.h: 2070: struct {
[; ;pic18f4550.h: 2071: unsigned :1;
[; ;pic18f4550.h: 2072: unsigned EPINEN10 :1;
[; ;pic18f4550.h: 2073: };
[; ;pic18f4550.h: 2074: struct {
[; ;pic18f4550.h: 2075: unsigned :2;
[; ;pic18f4550.h: 2076: unsigned EPOUTEN10 :1;
[; ;pic18f4550.h: 2077: };
[; ;pic18f4550.h: 2078: struct {
[; ;pic18f4550.h: 2079: unsigned EPSTALL10 :1;
[; ;pic18f4550.h: 2080: };
[; ;pic18f4550.h: 2081: } UEP10bits_t;
[; ;pic18f4550.h: 2082: extern volatile UEP10bits_t UEP10bits @ 0xF7A;
[; ;pic18f4550.h: 2136: extern volatile unsigned char UEP11 @ 0xF7B;
"2138
[; ;pic18f4550.h: 2138: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4550.h: 2141: typedef union {
[; ;pic18f4550.h: 2142: struct {
[; ;pic18f4550.h: 2143: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2144: unsigned EPINEN :1;
[; ;pic18f4550.h: 2145: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2146: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2147: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2148: };
[; ;pic18f4550.h: 2149: struct {
[; ;pic18f4550.h: 2150: unsigned :3;
[; ;pic18f4550.h: 2151: unsigned EPCONDIS11 :1;
[; ;pic18f4550.h: 2152: };
[; ;pic18f4550.h: 2153: struct {
[; ;pic18f4550.h: 2154: unsigned :4;
[; ;pic18f4550.h: 2155: unsigned EPHSHK11 :1;
[; ;pic18f4550.h: 2156: };
[; ;pic18f4550.h: 2157: struct {
[; ;pic18f4550.h: 2158: unsigned :1;
[; ;pic18f4550.h: 2159: unsigned EPINEN11 :1;
[; ;pic18f4550.h: 2160: };
[; ;pic18f4550.h: 2161: struct {
[; ;pic18f4550.h: 2162: unsigned :2;
[; ;pic18f4550.h: 2163: unsigned EPOUTEN11 :1;
[; ;pic18f4550.h: 2164: };
[; ;pic18f4550.h: 2165: struct {
[; ;pic18f4550.h: 2166: unsigned EPSTALL11 :1;
[; ;pic18f4550.h: 2167: };
[; ;pic18f4550.h: 2168: } UEP11bits_t;
[; ;pic18f4550.h: 2169: extern volatile UEP11bits_t UEP11bits @ 0xF7B;
[; ;pic18f4550.h: 2223: extern volatile unsigned char UEP12 @ 0xF7C;
"2225
[; ;pic18f4550.h: 2225: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4550.h: 2228: typedef union {
[; ;pic18f4550.h: 2229: struct {
[; ;pic18f4550.h: 2230: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2231: unsigned EPINEN :1;
[; ;pic18f4550.h: 2232: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2233: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2234: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2235: };
[; ;pic18f4550.h: 2236: struct {
[; ;pic18f4550.h: 2237: unsigned :3;
[; ;pic18f4550.h: 2238: unsigned EPCONDIS12 :1;
[; ;pic18f4550.h: 2239: };
[; ;pic18f4550.h: 2240: struct {
[; ;pic18f4550.h: 2241: unsigned :4;
[; ;pic18f4550.h: 2242: unsigned EPHSHK12 :1;
[; ;pic18f4550.h: 2243: };
[; ;pic18f4550.h: 2244: struct {
[; ;pic18f4550.h: 2245: unsigned :1;
[; ;pic18f4550.h: 2246: unsigned EPINEN12 :1;
[; ;pic18f4550.h: 2247: };
[; ;pic18f4550.h: 2248: struct {
[; ;pic18f4550.h: 2249: unsigned :2;
[; ;pic18f4550.h: 2250: unsigned EPOUTEN12 :1;
[; ;pic18f4550.h: 2251: };
[; ;pic18f4550.h: 2252: struct {
[; ;pic18f4550.h: 2253: unsigned EPSTALL12 :1;
[; ;pic18f4550.h: 2254: };
[; ;pic18f4550.h: 2255: } UEP12bits_t;
[; ;pic18f4550.h: 2256: extern volatile UEP12bits_t UEP12bits @ 0xF7C;
[; ;pic18f4550.h: 2310: extern volatile unsigned char UEP13 @ 0xF7D;
"2312
[; ;pic18f4550.h: 2312: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4550.h: 2315: typedef union {
[; ;pic18f4550.h: 2316: struct {
[; ;pic18f4550.h: 2317: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2318: unsigned EPINEN :1;
[; ;pic18f4550.h: 2319: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2320: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2321: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2322: };
[; ;pic18f4550.h: 2323: struct {
[; ;pic18f4550.h: 2324: unsigned :3;
[; ;pic18f4550.h: 2325: unsigned EPCONDIS13 :1;
[; ;pic18f4550.h: 2326: };
[; ;pic18f4550.h: 2327: struct {
[; ;pic18f4550.h: 2328: unsigned :4;
[; ;pic18f4550.h: 2329: unsigned EPHSHK13 :1;
[; ;pic18f4550.h: 2330: };
[; ;pic18f4550.h: 2331: struct {
[; ;pic18f4550.h: 2332: unsigned :1;
[; ;pic18f4550.h: 2333: unsigned EPINEN13 :1;
[; ;pic18f4550.h: 2334: };
[; ;pic18f4550.h: 2335: struct {
[; ;pic18f4550.h: 2336: unsigned :2;
[; ;pic18f4550.h: 2337: unsigned EPOUTEN13 :1;
[; ;pic18f4550.h: 2338: };
[; ;pic18f4550.h: 2339: struct {
[; ;pic18f4550.h: 2340: unsigned EPSTALL13 :1;
[; ;pic18f4550.h: 2341: };
[; ;pic18f4550.h: 2342: } UEP13bits_t;
[; ;pic18f4550.h: 2343: extern volatile UEP13bits_t UEP13bits @ 0xF7D;
[; ;pic18f4550.h: 2397: extern volatile unsigned char UEP14 @ 0xF7E;
"2399
[; ;pic18f4550.h: 2399: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4550.h: 2402: typedef union {
[; ;pic18f4550.h: 2403: struct {
[; ;pic18f4550.h: 2404: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2405: unsigned EPINEN :1;
[; ;pic18f4550.h: 2406: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2407: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2408: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2409: };
[; ;pic18f4550.h: 2410: struct {
[; ;pic18f4550.h: 2411: unsigned :3;
[; ;pic18f4550.h: 2412: unsigned EPCONDIS14 :1;
[; ;pic18f4550.h: 2413: };
[; ;pic18f4550.h: 2414: struct {
[; ;pic18f4550.h: 2415: unsigned :4;
[; ;pic18f4550.h: 2416: unsigned EPHSHK14 :1;
[; ;pic18f4550.h: 2417: };
[; ;pic18f4550.h: 2418: struct {
[; ;pic18f4550.h: 2419: unsigned :1;
[; ;pic18f4550.h: 2420: unsigned EPINEN14 :1;
[; ;pic18f4550.h: 2421: };
[; ;pic18f4550.h: 2422: struct {
[; ;pic18f4550.h: 2423: unsigned :2;
[; ;pic18f4550.h: 2424: unsigned EPOUTEN14 :1;
[; ;pic18f4550.h: 2425: };
[; ;pic18f4550.h: 2426: struct {
[; ;pic18f4550.h: 2427: unsigned EPSTALL14 :1;
[; ;pic18f4550.h: 2428: };
[; ;pic18f4550.h: 2429: } UEP14bits_t;
[; ;pic18f4550.h: 2430: extern volatile UEP14bits_t UEP14bits @ 0xF7E;
[; ;pic18f4550.h: 2484: extern volatile unsigned char UEP15 @ 0xF7F;
"2486
[; ;pic18f4550.h: 2486: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4550.h: 2489: typedef union {
[; ;pic18f4550.h: 2490: struct {
[; ;pic18f4550.h: 2491: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2492: unsigned EPINEN :1;
[; ;pic18f4550.h: 2493: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2494: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2495: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2496: };
[; ;pic18f4550.h: 2497: struct {
[; ;pic18f4550.h: 2498: unsigned :3;
[; ;pic18f4550.h: 2499: unsigned EPCONDIS15 :1;
[; ;pic18f4550.h: 2500: };
[; ;pic18f4550.h: 2501: struct {
[; ;pic18f4550.h: 2502: unsigned :4;
[; ;pic18f4550.h: 2503: unsigned EPHSHK15 :1;
[; ;pic18f4550.h: 2504: };
[; ;pic18f4550.h: 2505: struct {
[; ;pic18f4550.h: 2506: unsigned :1;
[; ;pic18f4550.h: 2507: unsigned EPINEN15 :1;
[; ;pic18f4550.h: 2508: };
[; ;pic18f4550.h: 2509: struct {
[; ;pic18f4550.h: 2510: unsigned :2;
[; ;pic18f4550.h: 2511: unsigned EPOUTEN15 :1;
[; ;pic18f4550.h: 2512: };
[; ;pic18f4550.h: 2513: struct {
[; ;pic18f4550.h: 2514: unsigned EPSTALL15 :1;
[; ;pic18f4550.h: 2515: };
[; ;pic18f4550.h: 2516: } UEP15bits_t;
[; ;pic18f4550.h: 2517: extern volatile UEP15bits_t UEP15bits @ 0xF7F;
[; ;pic18f4550.h: 2571: extern volatile unsigned char PORTA @ 0xF80;
"2573
[; ;pic18f4550.h: 2573: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4550.h: 2576: typedef union {
[; ;pic18f4550.h: 2577: struct {
[; ;pic18f4550.h: 2578: unsigned RA0 :1;
[; ;pic18f4550.h: 2579: unsigned RA1 :1;
[; ;pic18f4550.h: 2580: unsigned RA2 :1;
[; ;pic18f4550.h: 2581: unsigned RA3 :1;
[; ;pic18f4550.h: 2582: unsigned RA4 :1;
[; ;pic18f4550.h: 2583: unsigned RA5 :1;
[; ;pic18f4550.h: 2584: unsigned RA6 :1;
[; ;pic18f4550.h: 2585: };
[; ;pic18f4550.h: 2586: struct {
[; ;pic18f4550.h: 2587: unsigned AN0 :1;
[; ;pic18f4550.h: 2588: unsigned AN1 :1;
[; ;pic18f4550.h: 2589: unsigned AN2 :1;
[; ;pic18f4550.h: 2590: unsigned AN3 :1;
[; ;pic18f4550.h: 2591: unsigned T0CKI :1;
[; ;pic18f4550.h: 2592: unsigned AN4 :1;
[; ;pic18f4550.h: 2593: unsigned OSC2 :1;
[; ;pic18f4550.h: 2594: };
[; ;pic18f4550.h: 2595: struct {
[; ;pic18f4550.h: 2596: unsigned :2;
[; ;pic18f4550.h: 2597: unsigned VREFM :1;
[; ;pic18f4550.h: 2598: unsigned VREFP :1;
[; ;pic18f4550.h: 2599: unsigned :1;
[; ;pic18f4550.h: 2600: unsigned LVDIN :1;
[; ;pic18f4550.h: 2601: };
[; ;pic18f4550.h: 2602: struct {
[; ;pic18f4550.h: 2603: unsigned :5;
[; ;pic18f4550.h: 2604: unsigned HLVDIN :1;
[; ;pic18f4550.h: 2605: };
[; ;pic18f4550.h: 2606: struct {
[; ;pic18f4550.h: 2607: unsigned ULPWUIN :1;
[; ;pic18f4550.h: 2608: };
[; ;pic18f4550.h: 2609: } PORTAbits_t;
[; ;pic18f4550.h: 2610: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4550.h: 2709: extern volatile unsigned char PORTB @ 0xF81;
"2711
[; ;pic18f4550.h: 2711: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4550.h: 2714: typedef union {
[; ;pic18f4550.h: 2715: struct {
[; ;pic18f4550.h: 2716: unsigned RB0 :1;
[; ;pic18f4550.h: 2717: unsigned RB1 :1;
[; ;pic18f4550.h: 2718: unsigned RB2 :1;
[; ;pic18f4550.h: 2719: unsigned RB3 :1;
[; ;pic18f4550.h: 2720: unsigned RB4 :1;
[; ;pic18f4550.h: 2721: unsigned RB5 :1;
[; ;pic18f4550.h: 2722: unsigned RB6 :1;
[; ;pic18f4550.h: 2723: unsigned RB7 :1;
[; ;pic18f4550.h: 2724: };
[; ;pic18f4550.h: 2725: struct {
[; ;pic18f4550.h: 2726: unsigned INT0 :1;
[; ;pic18f4550.h: 2727: unsigned INT1 :1;
[; ;pic18f4550.h: 2728: unsigned INT2 :1;
[; ;pic18f4550.h: 2729: unsigned :2;
[; ;pic18f4550.h: 2730: unsigned PGM :1;
[; ;pic18f4550.h: 2731: unsigned PGC :1;
[; ;pic18f4550.h: 2732: unsigned PGD :1;
[; ;pic18f4550.h: 2733: };
[; ;pic18f4550.h: 2734: struct {
[; ;pic18f4550.h: 2735: unsigned :3;
[; ;pic18f4550.h: 2736: unsigned CCP2_PA2 :1;
[; ;pic18f4550.h: 2737: };
[; ;pic18f4550.h: 2738: } PORTBbits_t;
[; ;pic18f4550.h: 2739: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4550.h: 2818: extern volatile unsigned char PORTC @ 0xF82;
"2820
[; ;pic18f4550.h: 2820: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4550.h: 2823: typedef union {
[; ;pic18f4550.h: 2824: struct {
[; ;pic18f4550.h: 2825: unsigned RC0 :1;
[; ;pic18f4550.h: 2826: unsigned RC1 :1;
[; ;pic18f4550.h: 2827: unsigned RC2 :1;
[; ;pic18f4550.h: 2828: unsigned :1;
[; ;pic18f4550.h: 2829: unsigned RC4 :1;
[; ;pic18f4550.h: 2830: unsigned RC5 :1;
[; ;pic18f4550.h: 2831: unsigned RC6 :1;
[; ;pic18f4550.h: 2832: unsigned RC7 :1;
[; ;pic18f4550.h: 2833: };
[; ;pic18f4550.h: 2834: struct {
[; ;pic18f4550.h: 2835: unsigned T1OSO :1;
[; ;pic18f4550.h: 2836: unsigned T1OSI :1;
[; ;pic18f4550.h: 2837: unsigned CCP1 :1;
[; ;pic18f4550.h: 2838: unsigned :3;
[; ;pic18f4550.h: 2839: unsigned TX :1;
[; ;pic18f4550.h: 2840: unsigned RX :1;
[; ;pic18f4550.h: 2841: };
[; ;pic18f4550.h: 2842: struct {
[; ;pic18f4550.h: 2843: unsigned T13CKI :1;
[; ;pic18f4550.h: 2844: unsigned :1;
[; ;pic18f4550.h: 2845: unsigned P1A :1;
[; ;pic18f4550.h: 2846: unsigned :3;
[; ;pic18f4550.h: 2847: unsigned CK :1;
[; ;pic18f4550.h: 2848: unsigned DT :1;
[; ;pic18f4550.h: 2849: };
[; ;pic18f4550.h: 2850: struct {
[; ;pic18f4550.h: 2851: unsigned :1;
[; ;pic18f4550.h: 2852: unsigned CCP2 :1;
[; ;pic18f4550.h: 2853: };
[; ;pic18f4550.h: 2854: struct {
[; ;pic18f4550.h: 2855: unsigned :2;
[; ;pic18f4550.h: 2856: unsigned PA1 :1;
[; ;pic18f4550.h: 2857: };
[; ;pic18f4550.h: 2858: struct {
[; ;pic18f4550.h: 2859: unsigned :1;
[; ;pic18f4550.h: 2860: unsigned PA2 :1;
[; ;pic18f4550.h: 2861: };
[; ;pic18f4550.h: 2862: } PORTCbits_t;
[; ;pic18f4550.h: 2863: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4550.h: 2962: extern volatile unsigned char PORTD @ 0xF83;
"2964
[; ;pic18f4550.h: 2964: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4550.h: 2967: typedef union {
[; ;pic18f4550.h: 2968: struct {
[; ;pic18f4550.h: 2969: unsigned RD0 :1;
[; ;pic18f4550.h: 2970: unsigned RD1 :1;
[; ;pic18f4550.h: 2971: unsigned RD2 :1;
[; ;pic18f4550.h: 2972: unsigned RD3 :1;
[; ;pic18f4550.h: 2973: unsigned RD4 :1;
[; ;pic18f4550.h: 2974: unsigned RD5 :1;
[; ;pic18f4550.h: 2975: unsigned RD6 :1;
[; ;pic18f4550.h: 2976: unsigned RD7 :1;
[; ;pic18f4550.h: 2977: };
[; ;pic18f4550.h: 2978: struct {
[; ;pic18f4550.h: 2979: unsigned SPP0 :1;
[; ;pic18f4550.h: 2980: unsigned SPP1 :1;
[; ;pic18f4550.h: 2981: unsigned SPP2 :1;
[; ;pic18f4550.h: 2982: unsigned SPP3 :1;
[; ;pic18f4550.h: 2983: unsigned SPP4 :1;
[; ;pic18f4550.h: 2984: unsigned SPP5 :1;
[; ;pic18f4550.h: 2985: unsigned SPP6 :1;
[; ;pic18f4550.h: 2986: unsigned SPP7 :1;
[; ;pic18f4550.h: 2987: };
[; ;pic18f4550.h: 2988: struct {
[; ;pic18f4550.h: 2989: unsigned :7;
[; ;pic18f4550.h: 2990: unsigned SS2 :1;
[; ;pic18f4550.h: 2991: };
[; ;pic18f4550.h: 2992: } PORTDbits_t;
[; ;pic18f4550.h: 2993: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4550.h: 3082: extern volatile unsigned char PORTE @ 0xF84;
"3084
[; ;pic18f4550.h: 3084: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4550.h: 3087: typedef union {
[; ;pic18f4550.h: 3088: struct {
[; ;pic18f4550.h: 3089: unsigned RE0 :1;
[; ;pic18f4550.h: 3090: unsigned RE1 :1;
[; ;pic18f4550.h: 3091: unsigned RE2 :1;
[; ;pic18f4550.h: 3092: unsigned RE3 :1;
[; ;pic18f4550.h: 3093: unsigned :3;
[; ;pic18f4550.h: 3094: unsigned RDPU :1;
[; ;pic18f4550.h: 3095: };
[; ;pic18f4550.h: 3096: struct {
[; ;pic18f4550.h: 3097: unsigned CK1SPP :1;
[; ;pic18f4550.h: 3098: unsigned CK2SPP :1;
[; ;pic18f4550.h: 3099: unsigned OESPP :1;
[; ;pic18f4550.h: 3100: };
[; ;pic18f4550.h: 3101: struct {
[; ;pic18f4550.h: 3102: unsigned :2;
[; ;pic18f4550.h: 3103: unsigned CCP10 :1;
[; ;pic18f4550.h: 3104: };
[; ;pic18f4550.h: 3105: struct {
[; ;pic18f4550.h: 3106: unsigned :7;
[; ;pic18f4550.h: 3107: unsigned CCP2E :1;
[; ;pic18f4550.h: 3108: };
[; ;pic18f4550.h: 3109: struct {
[; ;pic18f4550.h: 3110: unsigned :3;
[; ;pic18f4550.h: 3111: unsigned CCP9E :1;
[; ;pic18f4550.h: 3112: };
[; ;pic18f4550.h: 3113: struct {
[; ;pic18f4550.h: 3114: unsigned :2;
[; ;pic18f4550.h: 3115: unsigned CS :1;
[; ;pic18f4550.h: 3116: };
[; ;pic18f4550.h: 3117: struct {
[; ;pic18f4550.h: 3118: unsigned :7;
[; ;pic18f4550.h: 3119: unsigned PA2E :1;
[; ;pic18f4550.h: 3120: };
[; ;pic18f4550.h: 3121: struct {
[; ;pic18f4550.h: 3122: unsigned :2;
[; ;pic18f4550.h: 3123: unsigned PB2 :1;
[; ;pic18f4550.h: 3124: };
[; ;pic18f4550.h: 3125: struct {
[; ;pic18f4550.h: 3126: unsigned :1;
[; ;pic18f4550.h: 3127: unsigned PC2 :1;
[; ;pic18f4550.h: 3128: };
[; ;pic18f4550.h: 3129: struct {
[; ;pic18f4550.h: 3130: unsigned :3;
[; ;pic18f4550.h: 3131: unsigned PC3E :1;
[; ;pic18f4550.h: 3132: };
[; ;pic18f4550.h: 3133: struct {
[; ;pic18f4550.h: 3134: unsigned PD2 :1;
[; ;pic18f4550.h: 3135: };
[; ;pic18f4550.h: 3136: struct {
[; ;pic18f4550.h: 3137: unsigned RDE :1;
[; ;pic18f4550.h: 3138: };
[; ;pic18f4550.h: 3139: struct {
[; ;pic18f4550.h: 3140: unsigned :7;
[; ;pic18f4550.h: 3141: unsigned RE7 :1;
[; ;pic18f4550.h: 3142: };
[; ;pic18f4550.h: 3143: struct {
[; ;pic18f4550.h: 3144: unsigned :1;
[; ;pic18f4550.h: 3145: unsigned WRE :1;
[; ;pic18f4550.h: 3146: };
[; ;pic18f4550.h: 3147: } PORTEbits_t;
[; ;pic18f4550.h: 3148: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4550.h: 3252: extern volatile unsigned char LATA @ 0xF89;
"3254
[; ;pic18f4550.h: 3254: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4550.h: 3257: typedef union {
[; ;pic18f4550.h: 3258: struct {
[; ;pic18f4550.h: 3259: unsigned LATA0 :1;
[; ;pic18f4550.h: 3260: unsigned LATA1 :1;
[; ;pic18f4550.h: 3261: unsigned LATA2 :1;
[; ;pic18f4550.h: 3262: unsigned LATA3 :1;
[; ;pic18f4550.h: 3263: unsigned LATA4 :1;
[; ;pic18f4550.h: 3264: unsigned LATA5 :1;
[; ;pic18f4550.h: 3265: unsigned LATA6 :1;
[; ;pic18f4550.h: 3266: };
[; ;pic18f4550.h: 3267: struct {
[; ;pic18f4550.h: 3268: unsigned LA0 :1;
[; ;pic18f4550.h: 3269: };
[; ;pic18f4550.h: 3270: struct {
[; ;pic18f4550.h: 3271: unsigned :1;
[; ;pic18f4550.h: 3272: unsigned LA1 :1;
[; ;pic18f4550.h: 3273: };
[; ;pic18f4550.h: 3274: struct {
[; ;pic18f4550.h: 3275: unsigned :2;
[; ;pic18f4550.h: 3276: unsigned LA2 :1;
[; ;pic18f4550.h: 3277: };
[; ;pic18f4550.h: 3278: struct {
[; ;pic18f4550.h: 3279: unsigned :3;
[; ;pic18f4550.h: 3280: unsigned LA3 :1;
[; ;pic18f4550.h: 3281: };
[; ;pic18f4550.h: 3282: struct {
[; ;pic18f4550.h: 3283: unsigned :4;
[; ;pic18f4550.h: 3284: unsigned LA4 :1;
[; ;pic18f4550.h: 3285: };
[; ;pic18f4550.h: 3286: struct {
[; ;pic18f4550.h: 3287: unsigned :5;
[; ;pic18f4550.h: 3288: unsigned LA5 :1;
[; ;pic18f4550.h: 3289: };
[; ;pic18f4550.h: 3290: struct {
[; ;pic18f4550.h: 3291: unsigned :6;
[; ;pic18f4550.h: 3292: unsigned LA6 :1;
[; ;pic18f4550.h: 3293: };
[; ;pic18f4550.h: 3294: } LATAbits_t;
[; ;pic18f4550.h: 3295: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4550.h: 3369: extern volatile unsigned char LATB @ 0xF8A;
"3371
[; ;pic18f4550.h: 3371: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4550.h: 3374: typedef union {
[; ;pic18f4550.h: 3375: struct {
[; ;pic18f4550.h: 3376: unsigned LATB0 :1;
[; ;pic18f4550.h: 3377: unsigned LATB1 :1;
[; ;pic18f4550.h: 3378: unsigned LATB2 :1;
[; ;pic18f4550.h: 3379: unsigned LATB3 :1;
[; ;pic18f4550.h: 3380: unsigned LATB4 :1;
[; ;pic18f4550.h: 3381: unsigned LATB5 :1;
[; ;pic18f4550.h: 3382: unsigned LATB6 :1;
[; ;pic18f4550.h: 3383: unsigned LATB7 :1;
[; ;pic18f4550.h: 3384: };
[; ;pic18f4550.h: 3385: struct {
[; ;pic18f4550.h: 3386: unsigned LB0 :1;
[; ;pic18f4550.h: 3387: };
[; ;pic18f4550.h: 3388: struct {
[; ;pic18f4550.h: 3389: unsigned :1;
[; ;pic18f4550.h: 3390: unsigned LB1 :1;
[; ;pic18f4550.h: 3391: };
[; ;pic18f4550.h: 3392: struct {
[; ;pic18f4550.h: 3393: unsigned :2;
[; ;pic18f4550.h: 3394: unsigned LB2 :1;
[; ;pic18f4550.h: 3395: };
[; ;pic18f4550.h: 3396: struct {
[; ;pic18f4550.h: 3397: unsigned :3;
[; ;pic18f4550.h: 3398: unsigned LB3 :1;
[; ;pic18f4550.h: 3399: };
[; ;pic18f4550.h: 3400: struct {
[; ;pic18f4550.h: 3401: unsigned :4;
[; ;pic18f4550.h: 3402: unsigned LB4 :1;
[; ;pic18f4550.h: 3403: };
[; ;pic18f4550.h: 3404: struct {
[; ;pic18f4550.h: 3405: unsigned :5;
[; ;pic18f4550.h: 3406: unsigned LB5 :1;
[; ;pic18f4550.h: 3407: };
[; ;pic18f4550.h: 3408: struct {
[; ;pic18f4550.h: 3409: unsigned :6;
[; ;pic18f4550.h: 3410: unsigned LB6 :1;
[; ;pic18f4550.h: 3411: };
[; ;pic18f4550.h: 3412: struct {
[; ;pic18f4550.h: 3413: unsigned :7;
[; ;pic18f4550.h: 3414: unsigned LB7 :1;
[; ;pic18f4550.h: 3415: };
[; ;pic18f4550.h: 3416: } LATBbits_t;
[; ;pic18f4550.h: 3417: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4550.h: 3501: extern volatile unsigned char LATC @ 0xF8B;
"3503
[; ;pic18f4550.h: 3503: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4550.h: 3506: typedef union {
[; ;pic18f4550.h: 3507: struct {
[; ;pic18f4550.h: 3508: unsigned LATC0 :1;
[; ;pic18f4550.h: 3509: unsigned LATC1 :1;
[; ;pic18f4550.h: 3510: unsigned LATC2 :1;
[; ;pic18f4550.h: 3511: unsigned :3;
[; ;pic18f4550.h: 3512: unsigned LATC6 :1;
[; ;pic18f4550.h: 3513: unsigned LATC7 :1;
[; ;pic18f4550.h: 3514: };
[; ;pic18f4550.h: 3515: struct {
[; ;pic18f4550.h: 3516: unsigned LC0 :1;
[; ;pic18f4550.h: 3517: };
[; ;pic18f4550.h: 3518: struct {
[; ;pic18f4550.h: 3519: unsigned :1;
[; ;pic18f4550.h: 3520: unsigned LC1 :1;
[; ;pic18f4550.h: 3521: };
[; ;pic18f4550.h: 3522: struct {
[; ;pic18f4550.h: 3523: unsigned :2;
[; ;pic18f4550.h: 3524: unsigned LC2 :1;
[; ;pic18f4550.h: 3525: };
[; ;pic18f4550.h: 3526: struct {
[; ;pic18f4550.h: 3527: unsigned :6;
[; ;pic18f4550.h: 3528: unsigned LC6 :1;
[; ;pic18f4550.h: 3529: };
[; ;pic18f4550.h: 3530: struct {
[; ;pic18f4550.h: 3531: unsigned :7;
[; ;pic18f4550.h: 3532: unsigned LC7 :1;
[; ;pic18f4550.h: 3533: };
[; ;pic18f4550.h: 3534: } LATCbits_t;
[; ;pic18f4550.h: 3535: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4550.h: 3589: extern volatile unsigned char LATD @ 0xF8C;
"3591
[; ;pic18f4550.h: 3591: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4550.h: 3594: typedef union {
[; ;pic18f4550.h: 3595: struct {
[; ;pic18f4550.h: 3596: unsigned LATD0 :1;
[; ;pic18f4550.h: 3597: unsigned LATD1 :1;
[; ;pic18f4550.h: 3598: unsigned LATD2 :1;
[; ;pic18f4550.h: 3599: unsigned LATD3 :1;
[; ;pic18f4550.h: 3600: unsigned LATD4 :1;
[; ;pic18f4550.h: 3601: unsigned LATD5 :1;
[; ;pic18f4550.h: 3602: unsigned LATD6 :1;
[; ;pic18f4550.h: 3603: unsigned LATD7 :1;
[; ;pic18f4550.h: 3604: };
[; ;pic18f4550.h: 3605: struct {
[; ;pic18f4550.h: 3606: unsigned LD0 :1;
[; ;pic18f4550.h: 3607: };
[; ;pic18f4550.h: 3608: struct {
[; ;pic18f4550.h: 3609: unsigned :1;
[; ;pic18f4550.h: 3610: unsigned LD1 :1;
[; ;pic18f4550.h: 3611: };
[; ;pic18f4550.h: 3612: struct {
[; ;pic18f4550.h: 3613: unsigned :2;
[; ;pic18f4550.h: 3614: unsigned LD2 :1;
[; ;pic18f4550.h: 3615: };
[; ;pic18f4550.h: 3616: struct {
[; ;pic18f4550.h: 3617: unsigned :3;
[; ;pic18f4550.h: 3618: unsigned LD3 :1;
[; ;pic18f4550.h: 3619: };
[; ;pic18f4550.h: 3620: struct {
[; ;pic18f4550.h: 3621: unsigned :4;
[; ;pic18f4550.h: 3622: unsigned LD4 :1;
[; ;pic18f4550.h: 3623: };
[; ;pic18f4550.h: 3624: struct {
[; ;pic18f4550.h: 3625: unsigned :5;
[; ;pic18f4550.h: 3626: unsigned LD5 :1;
[; ;pic18f4550.h: 3627: };
[; ;pic18f4550.h: 3628: struct {
[; ;pic18f4550.h: 3629: unsigned :6;
[; ;pic18f4550.h: 3630: unsigned LD6 :1;
[; ;pic18f4550.h: 3631: };
[; ;pic18f4550.h: 3632: struct {
[; ;pic18f4550.h: 3633: unsigned :7;
[; ;pic18f4550.h: 3634: unsigned LD7 :1;
[; ;pic18f4550.h: 3635: };
[; ;pic18f4550.h: 3636: } LATDbits_t;
[; ;pic18f4550.h: 3637: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4550.h: 3721: extern volatile unsigned char LATE @ 0xF8D;
"3723
[; ;pic18f4550.h: 3723: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4550.h: 3726: typedef union {
[; ;pic18f4550.h: 3727: struct {
[; ;pic18f4550.h: 3728: unsigned LATE0 :1;
[; ;pic18f4550.h: 3729: unsigned LATE1 :1;
[; ;pic18f4550.h: 3730: unsigned LATE2 :1;
[; ;pic18f4550.h: 3731: };
[; ;pic18f4550.h: 3732: struct {
[; ;pic18f4550.h: 3733: unsigned LE0 :1;
[; ;pic18f4550.h: 3734: };
[; ;pic18f4550.h: 3735: struct {
[; ;pic18f4550.h: 3736: unsigned :1;
[; ;pic18f4550.h: 3737: unsigned LE1 :1;
[; ;pic18f4550.h: 3738: };
[; ;pic18f4550.h: 3739: struct {
[; ;pic18f4550.h: 3740: unsigned :2;
[; ;pic18f4550.h: 3741: unsigned LE2 :1;
[; ;pic18f4550.h: 3742: };
[; ;pic18f4550.h: 3743: } LATEbits_t;
[; ;pic18f4550.h: 3744: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4550.h: 3778: extern volatile unsigned char TRISA @ 0xF92;
"3780
[; ;pic18f4550.h: 3780: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4550.h: 3783: extern volatile unsigned char DDRA @ 0xF92;
"3785
[; ;pic18f4550.h: 3785: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4550.h: 3788: typedef union {
[; ;pic18f4550.h: 3789: struct {
[; ;pic18f4550.h: 3790: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3791: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3792: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3793: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3794: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3795: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3796: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3797: };
[; ;pic18f4550.h: 3798: struct {
[; ;pic18f4550.h: 3799: unsigned RA0 :1;
[; ;pic18f4550.h: 3800: unsigned RA1 :1;
[; ;pic18f4550.h: 3801: unsigned RA2 :1;
[; ;pic18f4550.h: 3802: unsigned RA3 :1;
[; ;pic18f4550.h: 3803: unsigned RA4 :1;
[; ;pic18f4550.h: 3804: unsigned RA5 :1;
[; ;pic18f4550.h: 3805: unsigned RA6 :1;
[; ;pic18f4550.h: 3806: };
[; ;pic18f4550.h: 3807: } TRISAbits_t;
[; ;pic18f4550.h: 3808: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4550.h: 3881: typedef union {
[; ;pic18f4550.h: 3882: struct {
[; ;pic18f4550.h: 3883: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3884: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3885: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3886: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3887: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3888: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3889: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3890: };
[; ;pic18f4550.h: 3891: struct {
[; ;pic18f4550.h: 3892: unsigned RA0 :1;
[; ;pic18f4550.h: 3893: unsigned RA1 :1;
[; ;pic18f4550.h: 3894: unsigned RA2 :1;
[; ;pic18f4550.h: 3895: unsigned RA3 :1;
[; ;pic18f4550.h: 3896: unsigned RA4 :1;
[; ;pic18f4550.h: 3897: unsigned RA5 :1;
[; ;pic18f4550.h: 3898: unsigned RA6 :1;
[; ;pic18f4550.h: 3899: };
[; ;pic18f4550.h: 3900: } DDRAbits_t;
[; ;pic18f4550.h: 3901: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4550.h: 3975: extern volatile unsigned char TRISB @ 0xF93;
"3977
[; ;pic18f4550.h: 3977: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4550.h: 3980: extern volatile unsigned char DDRB @ 0xF93;
"3982
[; ;pic18f4550.h: 3982: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4550.h: 3985: typedef union {
[; ;pic18f4550.h: 3986: struct {
[; ;pic18f4550.h: 3987: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3988: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3989: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3990: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3991: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3992: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3993: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3994: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3995: };
[; ;pic18f4550.h: 3996: struct {
[; ;pic18f4550.h: 3997: unsigned RB0 :1;
[; ;pic18f4550.h: 3998: unsigned RB1 :1;
[; ;pic18f4550.h: 3999: unsigned RB2 :1;
[; ;pic18f4550.h: 4000: unsigned RB3 :1;
[; ;pic18f4550.h: 4001: unsigned RB4 :1;
[; ;pic18f4550.h: 4002: unsigned RB5 :1;
[; ;pic18f4550.h: 4003: unsigned RB6 :1;
[; ;pic18f4550.h: 4004: unsigned RB7 :1;
[; ;pic18f4550.h: 4005: };
[; ;pic18f4550.h: 4006: } TRISBbits_t;
[; ;pic18f4550.h: 4007: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4550.h: 4090: typedef union {
[; ;pic18f4550.h: 4091: struct {
[; ;pic18f4550.h: 4092: unsigned TRISB0 :1;
[; ;pic18f4550.h: 4093: unsigned TRISB1 :1;
[; ;pic18f4550.h: 4094: unsigned TRISB2 :1;
[; ;pic18f4550.h: 4095: unsigned TRISB3 :1;
[; ;pic18f4550.h: 4096: unsigned TRISB4 :1;
[; ;pic18f4550.h: 4097: unsigned TRISB5 :1;
[; ;pic18f4550.h: 4098: unsigned TRISB6 :1;
[; ;pic18f4550.h: 4099: unsigned TRISB7 :1;
[; ;pic18f4550.h: 4100: };
[; ;pic18f4550.h: 4101: struct {
[; ;pic18f4550.h: 4102: unsigned RB0 :1;
[; ;pic18f4550.h: 4103: unsigned RB1 :1;
[; ;pic18f4550.h: 4104: unsigned RB2 :1;
[; ;pic18f4550.h: 4105: unsigned RB3 :1;
[; ;pic18f4550.h: 4106: unsigned RB4 :1;
[; ;pic18f4550.h: 4107: unsigned RB5 :1;
[; ;pic18f4550.h: 4108: unsigned RB6 :1;
[; ;pic18f4550.h: 4109: unsigned RB7 :1;
[; ;pic18f4550.h: 4110: };
[; ;pic18f4550.h: 4111: } DDRBbits_t;
[; ;pic18f4550.h: 4112: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4550.h: 4196: extern volatile unsigned char TRISC @ 0xF94;
"4198
[; ;pic18f4550.h: 4198: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4550.h: 4201: extern volatile unsigned char DDRC @ 0xF94;
"4203
[; ;pic18f4550.h: 4203: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4550.h: 4206: typedef union {
[; ;pic18f4550.h: 4207: struct {
[; ;pic18f4550.h: 4208: unsigned TRISC0 :1;
[; ;pic18f4550.h: 4209: unsigned TRISC1 :1;
[; ;pic18f4550.h: 4210: unsigned TRISC2 :1;
[; ;pic18f4550.h: 4211: unsigned :3;
[; ;pic18f4550.h: 4212: unsigned TRISC6 :1;
[; ;pic18f4550.h: 4213: unsigned TRISC7 :1;
[; ;pic18f4550.h: 4214: };
[; ;pic18f4550.h: 4215: struct {
[; ;pic18f4550.h: 4216: unsigned RC0 :1;
[; ;pic18f4550.h: 4217: unsigned RC1 :1;
[; ;pic18f4550.h: 4218: unsigned RC2 :1;
[; ;pic18f4550.h: 4219: unsigned :3;
[; ;pic18f4550.h: 4220: unsigned RC6 :1;
[; ;pic18f4550.h: 4221: unsigned RC7 :1;
[; ;pic18f4550.h: 4222: };
[; ;pic18f4550.h: 4223: } TRISCbits_t;
[; ;pic18f4550.h: 4224: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4550.h: 4277: typedef union {
[; ;pic18f4550.h: 4278: struct {
[; ;pic18f4550.h: 4279: unsigned TRISC0 :1;
[; ;pic18f4550.h: 4280: unsigned TRISC1 :1;
[; ;pic18f4550.h: 4281: unsigned TRISC2 :1;
[; ;pic18f4550.h: 4282: unsigned :3;
[; ;pic18f4550.h: 4283: unsigned TRISC6 :1;
[; ;pic18f4550.h: 4284: unsigned TRISC7 :1;
[; ;pic18f4550.h: 4285: };
[; ;pic18f4550.h: 4286: struct {
[; ;pic18f4550.h: 4287: unsigned RC0 :1;
[; ;pic18f4550.h: 4288: unsigned RC1 :1;
[; ;pic18f4550.h: 4289: unsigned RC2 :1;
[; ;pic18f4550.h: 4290: unsigned :3;
[; ;pic18f4550.h: 4291: unsigned RC6 :1;
[; ;pic18f4550.h: 4292: unsigned RC7 :1;
[; ;pic18f4550.h: 4293: };
[; ;pic18f4550.h: 4294: } DDRCbits_t;
[; ;pic18f4550.h: 4295: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4550.h: 4349: extern volatile unsigned char TRISD @ 0xF95;
"4351
[; ;pic18f4550.h: 4351: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4550.h: 4354: extern volatile unsigned char DDRD @ 0xF95;
"4356
[; ;pic18f4550.h: 4356: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4550.h: 4359: typedef union {
[; ;pic18f4550.h: 4360: struct {
[; ;pic18f4550.h: 4361: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4362: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4363: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4364: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4365: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4366: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4367: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4368: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4369: };
[; ;pic18f4550.h: 4370: struct {
[; ;pic18f4550.h: 4371: unsigned RD0 :1;
[; ;pic18f4550.h: 4372: unsigned RD1 :1;
[; ;pic18f4550.h: 4373: unsigned RD2 :1;
[; ;pic18f4550.h: 4374: unsigned RD3 :1;
[; ;pic18f4550.h: 4375: unsigned RD4 :1;
[; ;pic18f4550.h: 4376: unsigned RD5 :1;
[; ;pic18f4550.h: 4377: unsigned RD6 :1;
[; ;pic18f4550.h: 4378: unsigned RD7 :1;
[; ;pic18f4550.h: 4379: };
[; ;pic18f4550.h: 4380: } TRISDbits_t;
[; ;pic18f4550.h: 4381: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4550.h: 4464: typedef union {
[; ;pic18f4550.h: 4465: struct {
[; ;pic18f4550.h: 4466: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4467: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4468: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4469: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4470: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4471: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4472: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4473: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4474: };
[; ;pic18f4550.h: 4475: struct {
[; ;pic18f4550.h: 4476: unsigned RD0 :1;
[; ;pic18f4550.h: 4477: unsigned RD1 :1;
[; ;pic18f4550.h: 4478: unsigned RD2 :1;
[; ;pic18f4550.h: 4479: unsigned RD3 :1;
[; ;pic18f4550.h: 4480: unsigned RD4 :1;
[; ;pic18f4550.h: 4481: unsigned RD5 :1;
[; ;pic18f4550.h: 4482: unsigned RD6 :1;
[; ;pic18f4550.h: 4483: unsigned RD7 :1;
[; ;pic18f4550.h: 4484: };
[; ;pic18f4550.h: 4485: } DDRDbits_t;
[; ;pic18f4550.h: 4486: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4550.h: 4570: extern volatile unsigned char TRISE @ 0xF96;
"4572
[; ;pic18f4550.h: 4572: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4550.h: 4575: extern volatile unsigned char DDRE @ 0xF96;
"4577
[; ;pic18f4550.h: 4577: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4550.h: 4580: typedef union {
[; ;pic18f4550.h: 4581: struct {
[; ;pic18f4550.h: 4582: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4583: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4584: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4585: };
[; ;pic18f4550.h: 4586: struct {
[; ;pic18f4550.h: 4587: unsigned RE0 :1;
[; ;pic18f4550.h: 4588: unsigned RE1 :1;
[; ;pic18f4550.h: 4589: unsigned RE2 :1;
[; ;pic18f4550.h: 4590: };
[; ;pic18f4550.h: 4591: } TRISEbits_t;
[; ;pic18f4550.h: 4592: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4550.h: 4625: typedef union {
[; ;pic18f4550.h: 4626: struct {
[; ;pic18f4550.h: 4627: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4628: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4629: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4630: };
[; ;pic18f4550.h: 4631: struct {
[; ;pic18f4550.h: 4632: unsigned RE0 :1;
[; ;pic18f4550.h: 4633: unsigned RE1 :1;
[; ;pic18f4550.h: 4634: unsigned RE2 :1;
[; ;pic18f4550.h: 4635: };
[; ;pic18f4550.h: 4636: } DDREbits_t;
[; ;pic18f4550.h: 4637: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4550.h: 4671: extern volatile unsigned char OSCTUNE @ 0xF9B;
"4673
[; ;pic18f4550.h: 4673: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4550.h: 4676: typedef union {
[; ;pic18f4550.h: 4677: struct {
[; ;pic18f4550.h: 4678: unsigned TUN :5;
[; ;pic18f4550.h: 4679: unsigned :2;
[; ;pic18f4550.h: 4680: unsigned INTSRC :1;
[; ;pic18f4550.h: 4681: };
[; ;pic18f4550.h: 4682: struct {
[; ;pic18f4550.h: 4683: unsigned TUN0 :1;
[; ;pic18f4550.h: 4684: unsigned TUN1 :1;
[; ;pic18f4550.h: 4685: unsigned TUN2 :1;
[; ;pic18f4550.h: 4686: unsigned TUN3 :1;
[; ;pic18f4550.h: 4687: unsigned TUN4 :1;
[; ;pic18f4550.h: 4688: };
[; ;pic18f4550.h: 4689: } OSCTUNEbits_t;
[; ;pic18f4550.h: 4690: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4550.h: 4729: extern volatile unsigned char PIE1 @ 0xF9D;
"4731
[; ;pic18f4550.h: 4731: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4550.h: 4734: typedef union {
[; ;pic18f4550.h: 4735: struct {
[; ;pic18f4550.h: 4736: unsigned TMR1IE :1;
[; ;pic18f4550.h: 4737: unsigned TMR2IE :1;
[; ;pic18f4550.h: 4738: unsigned CCP1IE :1;
[; ;pic18f4550.h: 4739: unsigned SSPIE :1;
[; ;pic18f4550.h: 4740: unsigned TXIE :1;
[; ;pic18f4550.h: 4741: unsigned RCIE :1;
[; ;pic18f4550.h: 4742: unsigned ADIE :1;
[; ;pic18f4550.h: 4743: unsigned SPPIE :1;
[; ;pic18f4550.h: 4744: };
[; ;pic18f4550.h: 4745: struct {
[; ;pic18f4550.h: 4746: unsigned :7;
[; ;pic18f4550.h: 4747: unsigned PSPIE :1;
[; ;pic18f4550.h: 4748: };
[; ;pic18f4550.h: 4749: struct {
[; ;pic18f4550.h: 4750: unsigned :5;
[; ;pic18f4550.h: 4751: unsigned RC1IE :1;
[; ;pic18f4550.h: 4752: };
[; ;pic18f4550.h: 4753: struct {
[; ;pic18f4550.h: 4754: unsigned :4;
[; ;pic18f4550.h: 4755: unsigned TX1IE :1;
[; ;pic18f4550.h: 4756: };
[; ;pic18f4550.h: 4757: } PIE1bits_t;
[; ;pic18f4550.h: 4758: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4550.h: 4817: extern volatile unsigned char PIR1 @ 0xF9E;
"4819
[; ;pic18f4550.h: 4819: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4550.h: 4822: typedef union {
[; ;pic18f4550.h: 4823: struct {
[; ;pic18f4550.h: 4824: unsigned TMR1IF :1;
[; ;pic18f4550.h: 4825: unsigned TMR2IF :1;
[; ;pic18f4550.h: 4826: unsigned CCP1IF :1;
[; ;pic18f4550.h: 4827: unsigned SSPIF :1;
[; ;pic18f4550.h: 4828: unsigned TXIF :1;
[; ;pic18f4550.h: 4829: unsigned RCIF :1;
[; ;pic18f4550.h: 4830: unsigned ADIF :1;
[; ;pic18f4550.h: 4831: unsigned SPPIF :1;
[; ;pic18f4550.h: 4832: };
[; ;pic18f4550.h: 4833: struct {
[; ;pic18f4550.h: 4834: unsigned :7;
[; ;pic18f4550.h: 4835: unsigned PSPIF :1;
[; ;pic18f4550.h: 4836: };
[; ;pic18f4550.h: 4837: struct {
[; ;pic18f4550.h: 4838: unsigned :5;
[; ;pic18f4550.h: 4839: unsigned RC1IF :1;
[; ;pic18f4550.h: 4840: };
[; ;pic18f4550.h: 4841: struct {
[; ;pic18f4550.h: 4842: unsigned :4;
[; ;pic18f4550.h: 4843: unsigned TX1IF :1;
[; ;pic18f4550.h: 4844: };
[; ;pic18f4550.h: 4845: } PIR1bits_t;
[; ;pic18f4550.h: 4846: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4550.h: 4905: extern volatile unsigned char IPR1 @ 0xF9F;
"4907
[; ;pic18f4550.h: 4907: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4550.h: 4910: typedef union {
[; ;pic18f4550.h: 4911: struct {
[; ;pic18f4550.h: 4912: unsigned TMR1IP :1;
[; ;pic18f4550.h: 4913: unsigned TMR2IP :1;
[; ;pic18f4550.h: 4914: unsigned CCP1IP :1;
[; ;pic18f4550.h: 4915: unsigned SSPIP :1;
[; ;pic18f4550.h: 4916: unsigned TXIP :1;
[; ;pic18f4550.h: 4917: unsigned RCIP :1;
[; ;pic18f4550.h: 4918: unsigned ADIP :1;
[; ;pic18f4550.h: 4919: unsigned SPPIP :1;
[; ;pic18f4550.h: 4920: };
[; ;pic18f4550.h: 4921: struct {
[; ;pic18f4550.h: 4922: unsigned :7;
[; ;pic18f4550.h: 4923: unsigned PSPIP :1;
[; ;pic18f4550.h: 4924: };
[; ;pic18f4550.h: 4925: struct {
[; ;pic18f4550.h: 4926: unsigned :5;
[; ;pic18f4550.h: 4927: unsigned RC1IP :1;
[; ;pic18f4550.h: 4928: };
[; ;pic18f4550.h: 4929: struct {
[; ;pic18f4550.h: 4930: unsigned :4;
[; ;pic18f4550.h: 4931: unsigned TX1IP :1;
[; ;pic18f4550.h: 4932: };
[; ;pic18f4550.h: 4933: } IPR1bits_t;
[; ;pic18f4550.h: 4934: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4550.h: 4993: extern volatile unsigned char PIE2 @ 0xFA0;
"4995
[; ;pic18f4550.h: 4995: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4550.h: 4998: typedef union {
[; ;pic18f4550.h: 4999: struct {
[; ;pic18f4550.h: 5000: unsigned CCP2IE :1;
[; ;pic18f4550.h: 5001: unsigned TMR3IE :1;
[; ;pic18f4550.h: 5002: unsigned HLVDIE :1;
[; ;pic18f4550.h: 5003: unsigned BCLIE :1;
[; ;pic18f4550.h: 5004: unsigned EEIE :1;
[; ;pic18f4550.h: 5005: unsigned USBIE :1;
[; ;pic18f4550.h: 5006: unsigned CMIE :1;
[; ;pic18f4550.h: 5007: unsigned OSCFIE :1;
[; ;pic18f4550.h: 5008: };
[; ;pic18f4550.h: 5009: struct {
[; ;pic18f4550.h: 5010: unsigned :2;
[; ;pic18f4550.h: 5011: unsigned LVDIE :1;
[; ;pic18f4550.h: 5012: };
[; ;pic18f4550.h: 5013: } PIE2bits_t;
[; ;pic18f4550.h: 5014: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4550.h: 5063: extern volatile unsigned char PIR2 @ 0xFA1;
"5065
[; ;pic18f4550.h: 5065: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4550.h: 5068: typedef union {
[; ;pic18f4550.h: 5069: struct {
[; ;pic18f4550.h: 5070: unsigned CCP2IF :1;
[; ;pic18f4550.h: 5071: unsigned TMR3IF :1;
[; ;pic18f4550.h: 5072: unsigned HLVDIF :1;
[; ;pic18f4550.h: 5073: unsigned BCLIF :1;
[; ;pic18f4550.h: 5074: unsigned EEIF :1;
[; ;pic18f4550.h: 5075: unsigned USBIF :1;
[; ;pic18f4550.h: 5076: unsigned CMIF :1;
[; ;pic18f4550.h: 5077: unsigned OSCFIF :1;
[; ;pic18f4550.h: 5078: };
[; ;pic18f4550.h: 5079: struct {
[; ;pic18f4550.h: 5080: unsigned :2;
[; ;pic18f4550.h: 5081: unsigned LVDIF :1;
[; ;pic18f4550.h: 5082: };
[; ;pic18f4550.h: 5083: } PIR2bits_t;
[; ;pic18f4550.h: 5084: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4550.h: 5133: extern volatile unsigned char IPR2 @ 0xFA2;
"5135
[; ;pic18f4550.h: 5135: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4550.h: 5138: typedef union {
[; ;pic18f4550.h: 5139: struct {
[; ;pic18f4550.h: 5140: unsigned CCP2IP :1;
[; ;pic18f4550.h: 5141: unsigned TMR3IP :1;
[; ;pic18f4550.h: 5142: unsigned HLVDIP :1;
[; ;pic18f4550.h: 5143: unsigned BCLIP :1;
[; ;pic18f4550.h: 5144: unsigned EEIP :1;
[; ;pic18f4550.h: 5145: unsigned USBIP :1;
[; ;pic18f4550.h: 5146: unsigned CMIP :1;
[; ;pic18f4550.h: 5147: unsigned OSCFIP :1;
[; ;pic18f4550.h: 5148: };
[; ;pic18f4550.h: 5149: struct {
[; ;pic18f4550.h: 5150: unsigned :2;
[; ;pic18f4550.h: 5151: unsigned LVDIP :1;
[; ;pic18f4550.h: 5152: };
[; ;pic18f4550.h: 5153: } IPR2bits_t;
[; ;pic18f4550.h: 5154: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4550.h: 5203: extern volatile unsigned char EECON1 @ 0xFA6;
"5205
[; ;pic18f4550.h: 5205: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4550.h: 5208: typedef union {
[; ;pic18f4550.h: 5209: struct {
[; ;pic18f4550.h: 5210: unsigned RD :1;
[; ;pic18f4550.h: 5211: unsigned WR :1;
[; ;pic18f4550.h: 5212: unsigned WREN :1;
[; ;pic18f4550.h: 5213: unsigned WRERR :1;
[; ;pic18f4550.h: 5214: unsigned FREE :1;
[; ;pic18f4550.h: 5215: unsigned :1;
[; ;pic18f4550.h: 5216: unsigned CFGS :1;
[; ;pic18f4550.h: 5217: unsigned EEPGD :1;
[; ;pic18f4550.h: 5218: };
[; ;pic18f4550.h: 5219: struct {
[; ;pic18f4550.h: 5220: unsigned :6;
[; ;pic18f4550.h: 5221: unsigned EEFS :1;
[; ;pic18f4550.h: 5222: };
[; ;pic18f4550.h: 5223: } EECON1bits_t;
[; ;pic18f4550.h: 5224: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4550.h: 5268: extern volatile unsigned char EECON2 @ 0xFA7;
"5270
[; ;pic18f4550.h: 5270: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4550.h: 5274: extern volatile unsigned char EEDATA @ 0xFA8;
"5276
[; ;pic18f4550.h: 5276: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4550.h: 5280: extern volatile unsigned char EEADR @ 0xFA9;
"5282
[; ;pic18f4550.h: 5282: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4550.h: 5286: extern volatile unsigned char RCSTA @ 0xFAB;
"5288
[; ;pic18f4550.h: 5288: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4550.h: 5291: extern volatile unsigned char RCSTA1 @ 0xFAB;
"5293
[; ;pic18f4550.h: 5293: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4550.h: 5296: typedef union {
[; ;pic18f4550.h: 5297: struct {
[; ;pic18f4550.h: 5298: unsigned RX9D :1;
[; ;pic18f4550.h: 5299: unsigned OERR :1;
[; ;pic18f4550.h: 5300: unsigned FERR :1;
[; ;pic18f4550.h: 5301: unsigned ADDEN :1;
[; ;pic18f4550.h: 5302: unsigned CREN :1;
[; ;pic18f4550.h: 5303: unsigned SREN :1;
[; ;pic18f4550.h: 5304: unsigned RX9 :1;
[; ;pic18f4550.h: 5305: unsigned SPEN :1;
[; ;pic18f4550.h: 5306: };
[; ;pic18f4550.h: 5307: struct {
[; ;pic18f4550.h: 5308: unsigned :3;
[; ;pic18f4550.h: 5309: unsigned ADEN :1;
[; ;pic18f4550.h: 5310: };
[; ;pic18f4550.h: 5311: struct {
[; ;pic18f4550.h: 5312: unsigned :5;
[; ;pic18f4550.h: 5313: unsigned SRENA :1;
[; ;pic18f4550.h: 5314: };
[; ;pic18f4550.h: 5315: struct {
[; ;pic18f4550.h: 5316: unsigned :6;
[; ;pic18f4550.h: 5317: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5318: };
[; ;pic18f4550.h: 5319: struct {
[; ;pic18f4550.h: 5320: unsigned :6;
[; ;pic18f4550.h: 5321: unsigned RC9 :1;
[; ;pic18f4550.h: 5322: };
[; ;pic18f4550.h: 5323: struct {
[; ;pic18f4550.h: 5324: unsigned RCD8 :1;
[; ;pic18f4550.h: 5325: };
[; ;pic18f4550.h: 5326: } RCSTAbits_t;
[; ;pic18f4550.h: 5327: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4550.h: 5395: typedef union {
[; ;pic18f4550.h: 5396: struct {
[; ;pic18f4550.h: 5397: unsigned RX9D :1;
[; ;pic18f4550.h: 5398: unsigned OERR :1;
[; ;pic18f4550.h: 5399: unsigned FERR :1;
[; ;pic18f4550.h: 5400: unsigned ADDEN :1;
[; ;pic18f4550.h: 5401: unsigned CREN :1;
[; ;pic18f4550.h: 5402: unsigned SREN :1;
[; ;pic18f4550.h: 5403: unsigned RX9 :1;
[; ;pic18f4550.h: 5404: unsigned SPEN :1;
[; ;pic18f4550.h: 5405: };
[; ;pic18f4550.h: 5406: struct {
[; ;pic18f4550.h: 5407: unsigned :3;
[; ;pic18f4550.h: 5408: unsigned ADEN :1;
[; ;pic18f4550.h: 5409: };
[; ;pic18f4550.h: 5410: struct {
[; ;pic18f4550.h: 5411: unsigned :5;
[; ;pic18f4550.h: 5412: unsigned SRENA :1;
[; ;pic18f4550.h: 5413: };
[; ;pic18f4550.h: 5414: struct {
[; ;pic18f4550.h: 5415: unsigned :6;
[; ;pic18f4550.h: 5416: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5417: };
[; ;pic18f4550.h: 5418: struct {
[; ;pic18f4550.h: 5419: unsigned :6;
[; ;pic18f4550.h: 5420: unsigned RC9 :1;
[; ;pic18f4550.h: 5421: };
[; ;pic18f4550.h: 5422: struct {
[; ;pic18f4550.h: 5423: unsigned RCD8 :1;
[; ;pic18f4550.h: 5424: };
[; ;pic18f4550.h: 5425: } RCSTA1bits_t;
[; ;pic18f4550.h: 5426: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4550.h: 5495: extern volatile unsigned char TXSTA @ 0xFAC;
"5497
[; ;pic18f4550.h: 5497: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4550.h: 5500: extern volatile unsigned char TXSTA1 @ 0xFAC;
"5502
[; ;pic18f4550.h: 5502: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4550.h: 5505: typedef union {
[; ;pic18f4550.h: 5506: struct {
[; ;pic18f4550.h: 5507: unsigned TX9D :1;
[; ;pic18f4550.h: 5508: unsigned TRMT :1;
[; ;pic18f4550.h: 5509: unsigned BRGH :1;
[; ;pic18f4550.h: 5510: unsigned SENDB :1;
[; ;pic18f4550.h: 5511: unsigned SYNC :1;
[; ;pic18f4550.h: 5512: unsigned TXEN :1;
[; ;pic18f4550.h: 5513: unsigned TX9 :1;
[; ;pic18f4550.h: 5514: unsigned CSRC :1;
[; ;pic18f4550.h: 5515: };
[; ;pic18f4550.h: 5516: struct {
[; ;pic18f4550.h: 5517: unsigned :2;
[; ;pic18f4550.h: 5518: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5519: };
[; ;pic18f4550.h: 5520: struct {
[; ;pic18f4550.h: 5521: unsigned :7;
[; ;pic18f4550.h: 5522: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5523: };
[; ;pic18f4550.h: 5524: struct {
[; ;pic18f4550.h: 5525: unsigned :3;
[; ;pic18f4550.h: 5526: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5527: };
[; ;pic18f4550.h: 5528: struct {
[; ;pic18f4550.h: 5529: unsigned :4;
[; ;pic18f4550.h: 5530: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5531: };
[; ;pic18f4550.h: 5532: struct {
[; ;pic18f4550.h: 5533: unsigned :1;
[; ;pic18f4550.h: 5534: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5535: };
[; ;pic18f4550.h: 5536: struct {
[; ;pic18f4550.h: 5537: unsigned :6;
[; ;pic18f4550.h: 5538: unsigned TX91 :1;
[; ;pic18f4550.h: 5539: };
[; ;pic18f4550.h: 5540: struct {
[; ;pic18f4550.h: 5541: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5542: };
[; ;pic18f4550.h: 5543: struct {
[; ;pic18f4550.h: 5544: unsigned :5;
[; ;pic18f4550.h: 5545: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5546: };
[; ;pic18f4550.h: 5547: struct {
[; ;pic18f4550.h: 5548: unsigned :6;
[; ;pic18f4550.h: 5549: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5550: };
[; ;pic18f4550.h: 5551: struct {
[; ;pic18f4550.h: 5552: unsigned TXD8 :1;
[; ;pic18f4550.h: 5553: };
[; ;pic18f4550.h: 5554: } TXSTAbits_t;
[; ;pic18f4550.h: 5555: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4550.h: 5648: typedef union {
[; ;pic18f4550.h: 5649: struct {
[; ;pic18f4550.h: 5650: unsigned TX9D :1;
[; ;pic18f4550.h: 5651: unsigned TRMT :1;
[; ;pic18f4550.h: 5652: unsigned BRGH :1;
[; ;pic18f4550.h: 5653: unsigned SENDB :1;
[; ;pic18f4550.h: 5654: unsigned SYNC :1;
[; ;pic18f4550.h: 5655: unsigned TXEN :1;
[; ;pic18f4550.h: 5656: unsigned TX9 :1;
[; ;pic18f4550.h: 5657: unsigned CSRC :1;
[; ;pic18f4550.h: 5658: };
[; ;pic18f4550.h: 5659: struct {
[; ;pic18f4550.h: 5660: unsigned :2;
[; ;pic18f4550.h: 5661: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5662: };
[; ;pic18f4550.h: 5663: struct {
[; ;pic18f4550.h: 5664: unsigned :7;
[; ;pic18f4550.h: 5665: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5666: };
[; ;pic18f4550.h: 5667: struct {
[; ;pic18f4550.h: 5668: unsigned :3;
[; ;pic18f4550.h: 5669: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5670: };
[; ;pic18f4550.h: 5671: struct {
[; ;pic18f4550.h: 5672: unsigned :4;
[; ;pic18f4550.h: 5673: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5674: };
[; ;pic18f4550.h: 5675: struct {
[; ;pic18f4550.h: 5676: unsigned :1;
[; ;pic18f4550.h: 5677: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5678: };
[; ;pic18f4550.h: 5679: struct {
[; ;pic18f4550.h: 5680: unsigned :6;
[; ;pic18f4550.h: 5681: unsigned TX91 :1;
[; ;pic18f4550.h: 5682: };
[; ;pic18f4550.h: 5683: struct {
[; ;pic18f4550.h: 5684: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5685: };
[; ;pic18f4550.h: 5686: struct {
[; ;pic18f4550.h: 5687: unsigned :5;
[; ;pic18f4550.h: 5688: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5689: };
[; ;pic18f4550.h: 5690: struct {
[; ;pic18f4550.h: 5691: unsigned :6;
[; ;pic18f4550.h: 5692: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5693: };
[; ;pic18f4550.h: 5694: struct {
[; ;pic18f4550.h: 5695: unsigned TXD8 :1;
[; ;pic18f4550.h: 5696: };
[; ;pic18f4550.h: 5697: } TXSTA1bits_t;
[; ;pic18f4550.h: 5698: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4550.h: 5792: extern volatile unsigned char TXREG @ 0xFAD;
"5794
[; ;pic18f4550.h: 5794: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4550.h: 5797: extern volatile unsigned char TXREG1 @ 0xFAD;
"5799
[; ;pic18f4550.h: 5799: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4550.h: 5803: extern volatile unsigned char RCREG @ 0xFAE;
"5805
[; ;pic18f4550.h: 5805: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4550.h: 5808: extern volatile unsigned char RCREG1 @ 0xFAE;
"5810
[; ;pic18f4550.h: 5810: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4550.h: 5814: extern volatile unsigned char SPBRG @ 0xFAF;
"5816
[; ;pic18f4550.h: 5816: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4550.h: 5819: extern volatile unsigned char SPBRG1 @ 0xFAF;
"5821
[; ;pic18f4550.h: 5821: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4550.h: 5825: extern volatile unsigned char SPBRGH @ 0xFB0;
"5827
[; ;pic18f4550.h: 5827: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4550.h: 5831: extern volatile unsigned char T3CON @ 0xFB1;
"5833
[; ;pic18f4550.h: 5833: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4550.h: 5836: typedef union {
[; ;pic18f4550.h: 5837: struct {
[; ;pic18f4550.h: 5838: unsigned :2;
[; ;pic18f4550.h: 5839: unsigned NOT_T3SYNC :1;
[; ;pic18f4550.h: 5840: };
[; ;pic18f4550.h: 5841: struct {
[; ;pic18f4550.h: 5842: unsigned TMR3ON :1;
[; ;pic18f4550.h: 5843: unsigned TMR3CS :1;
[; ;pic18f4550.h: 5844: unsigned nT3SYNC :1;
[; ;pic18f4550.h: 5845: unsigned T3CCP1 :1;
[; ;pic18f4550.h: 5846: unsigned T3CKPS :2;
[; ;pic18f4550.h: 5847: unsigned T3CCP2 :1;
[; ;pic18f4550.h: 5848: unsigned RD16 :1;
[; ;pic18f4550.h: 5849: };
[; ;pic18f4550.h: 5850: struct {
[; ;pic18f4550.h: 5851: unsigned :2;
[; ;pic18f4550.h: 5852: unsigned T3SYNC :1;
[; ;pic18f4550.h: 5853: unsigned :1;
[; ;pic18f4550.h: 5854: unsigned T3CKPS0 :1;
[; ;pic18f4550.h: 5855: unsigned T3CKPS1 :1;
[; ;pic18f4550.h: 5856: };
[; ;pic18f4550.h: 5857: struct {
[; ;pic18f4550.h: 5858: unsigned :2;
[; ;pic18f4550.h: 5859: unsigned T3NSYNC :1;
[; ;pic18f4550.h: 5860: };
[; ;pic18f4550.h: 5861: struct {
[; ;pic18f4550.h: 5862: unsigned :7;
[; ;pic18f4550.h: 5863: unsigned RD163 :1;
[; ;pic18f4550.h: 5864: };
[; ;pic18f4550.h: 5865: struct {
[; ;pic18f4550.h: 5866: unsigned :3;
[; ;pic18f4550.h: 5867: unsigned SOSCEN3 :1;
[; ;pic18f4550.h: 5868: };
[; ;pic18f4550.h: 5869: struct {
[; ;pic18f4550.h: 5870: unsigned :7;
[; ;pic18f4550.h: 5871: unsigned T3RD16 :1;
[; ;pic18f4550.h: 5872: };
[; ;pic18f4550.h: 5873: } T3CONbits_t;
[; ;pic18f4550.h: 5874: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4550.h: 5953: extern volatile unsigned short TMR3 @ 0xFB2;
"5955
[; ;pic18f4550.h: 5955: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4550.h: 5959: extern volatile unsigned char TMR3L @ 0xFB2;
"5961
[; ;pic18f4550.h: 5961: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4550.h: 5965: extern volatile unsigned char TMR3H @ 0xFB3;
"5967
[; ;pic18f4550.h: 5967: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4550.h: 5971: extern volatile unsigned char CMCON @ 0xFB4;
"5973
[; ;pic18f4550.h: 5973: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4550.h: 5976: typedef union {
[; ;pic18f4550.h: 5977: struct {
[; ;pic18f4550.h: 5978: unsigned CM :3;
[; ;pic18f4550.h: 5979: unsigned CIS :1;
[; ;pic18f4550.h: 5980: unsigned C1INV :1;
[; ;pic18f4550.h: 5981: unsigned C2INV :1;
[; ;pic18f4550.h: 5982: unsigned C1OUT :1;
[; ;pic18f4550.h: 5983: unsigned C2OUT :1;
[; ;pic18f4550.h: 5984: };
[; ;pic18f4550.h: 5985: struct {
[; ;pic18f4550.h: 5986: unsigned CM0 :1;
[; ;pic18f4550.h: 5987: unsigned CM1 :1;
[; ;pic18f4550.h: 5988: unsigned CM2 :1;
[; ;pic18f4550.h: 5989: };
[; ;pic18f4550.h: 5990: struct {
[; ;pic18f4550.h: 5991: unsigned CMEN0 :1;
[; ;pic18f4550.h: 5992: };
[; ;pic18f4550.h: 5993: struct {
[; ;pic18f4550.h: 5994: unsigned :1;
[; ;pic18f4550.h: 5995: unsigned CMEN1 :1;
[; ;pic18f4550.h: 5996: };
[; ;pic18f4550.h: 5997: struct {
[; ;pic18f4550.h: 5998: unsigned :2;
[; ;pic18f4550.h: 5999: unsigned CMEN2 :1;
[; ;pic18f4550.h: 6000: };
[; ;pic18f4550.h: 6001: } CMCONbits_t;
[; ;pic18f4550.h: 6002: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4550.h: 6066: extern volatile unsigned char CVRCON @ 0xFB5;
"6068
[; ;pic18f4550.h: 6068: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4550.h: 6071: typedef union {
[; ;pic18f4550.h: 6072: struct {
[; ;pic18f4550.h: 6073: unsigned CVR :4;
[; ;pic18f4550.h: 6074: unsigned CVRSS :1;
[; ;pic18f4550.h: 6075: unsigned CVRR :1;
[; ;pic18f4550.h: 6076: unsigned CVROE :1;
[; ;pic18f4550.h: 6077: unsigned CVREN :1;
[; ;pic18f4550.h: 6078: };
[; ;pic18f4550.h: 6079: struct {
[; ;pic18f4550.h: 6080: unsigned CVR0 :1;
[; ;pic18f4550.h: 6081: unsigned CVR1 :1;
[; ;pic18f4550.h: 6082: unsigned CVR2 :1;
[; ;pic18f4550.h: 6083: unsigned CVR3 :1;
[; ;pic18f4550.h: 6084: unsigned CVREF :1;
[; ;pic18f4550.h: 6085: };
[; ;pic18f4550.h: 6086: struct {
[; ;pic18f4550.h: 6087: unsigned :6;
[; ;pic18f4550.h: 6088: unsigned CVROEN :1;
[; ;pic18f4550.h: 6089: };
[; ;pic18f4550.h: 6090: } CVRCONbits_t;
[; ;pic18f4550.h: 6091: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4550.h: 6150: extern volatile unsigned char ECCP1AS @ 0xFB6;
"6152
[; ;pic18f4550.h: 6152: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 6155: extern volatile unsigned char CCP1AS @ 0xFB6;
"6157
[; ;pic18f4550.h: 6157: asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 6160: typedef union {
[; ;pic18f4550.h: 6161: struct {
[; ;pic18f4550.h: 6162: unsigned PSSBD :2;
[; ;pic18f4550.h: 6163: unsigned PSSAC :2;
[; ;pic18f4550.h: 6164: unsigned ECCPAS :3;
[; ;pic18f4550.h: 6165: unsigned ECCPASE :1;
[; ;pic18f4550.h: 6166: };
[; ;pic18f4550.h: 6167: struct {
[; ;pic18f4550.h: 6168: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 6169: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 6170: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 6171: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 6172: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 6173: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 6174: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 6175: };
[; ;pic18f4550.h: 6176: } ECCP1ASbits_t;
[; ;pic18f4550.h: 6177: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 6235: typedef union {
[; ;pic18f4550.h: 6236: struct {
[; ;pic18f4550.h: 6237: unsigned PSSBD :2;
[; ;pic18f4550.h: 6238: unsigned PSSAC :2;
[; ;pic18f4550.h: 6239: unsigned ECCPAS :3;
[; ;pic18f4550.h: 6240: unsigned ECCPASE :1;
[; ;pic18f4550.h: 6241: };
[; ;pic18f4550.h: 6242: struct {
[; ;pic18f4550.h: 6243: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 6244: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 6245: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 6246: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 6247: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 6248: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 6249: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 6250: };
[; ;pic18f4550.h: 6251: } CCP1ASbits_t;
[; ;pic18f4550.h: 6252: extern volatile CCP1ASbits_t CCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 6311: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"6313
[; ;pic18f4550.h: 6313: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 6316: extern volatile unsigned char CCP1DEL @ 0xFB7;
"6318
[; ;pic18f4550.h: 6318: asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 6321: typedef union {
[; ;pic18f4550.h: 6322: struct {
[; ;pic18f4550.h: 6323: unsigned PDC :7;
[; ;pic18f4550.h: 6324: unsigned PRSEN :1;
[; ;pic18f4550.h: 6325: };
[; ;pic18f4550.h: 6326: struct {
[; ;pic18f4550.h: 6327: unsigned PDC0 :1;
[; ;pic18f4550.h: 6328: unsigned PDC1 :1;
[; ;pic18f4550.h: 6329: unsigned PDC2 :1;
[; ;pic18f4550.h: 6330: unsigned PDC3 :1;
[; ;pic18f4550.h: 6331: unsigned PDC4 :1;
[; ;pic18f4550.h: 6332: unsigned PDC5 :1;
[; ;pic18f4550.h: 6333: unsigned PDC6 :1;
[; ;pic18f4550.h: 6334: };
[; ;pic18f4550.h: 6335: } ECCP1DELbits_t;
[; ;pic18f4550.h: 6336: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 6384: typedef union {
[; ;pic18f4550.h: 6385: struct {
[; ;pic18f4550.h: 6386: unsigned PDC :7;
[; ;pic18f4550.h: 6387: unsigned PRSEN :1;
[; ;pic18f4550.h: 6388: };
[; ;pic18f4550.h: 6389: struct {
[; ;pic18f4550.h: 6390: unsigned PDC0 :1;
[; ;pic18f4550.h: 6391: unsigned PDC1 :1;
[; ;pic18f4550.h: 6392: unsigned PDC2 :1;
[; ;pic18f4550.h: 6393: unsigned PDC3 :1;
[; ;pic18f4550.h: 6394: unsigned PDC4 :1;
[; ;pic18f4550.h: 6395: unsigned PDC5 :1;
[; ;pic18f4550.h: 6396: unsigned PDC6 :1;
[; ;pic18f4550.h: 6397: };
[; ;pic18f4550.h: 6398: } CCP1DELbits_t;
[; ;pic18f4550.h: 6399: extern volatile CCP1DELbits_t CCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 6448: extern volatile unsigned char BAUDCON @ 0xFB8;
"6450
[; ;pic18f4550.h: 6450: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4550.h: 6453: extern volatile unsigned char BAUDCTL @ 0xFB8;
"6455
[; ;pic18f4550.h: 6455: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4550.h: 6458: typedef union {
[; ;pic18f4550.h: 6459: struct {
[; ;pic18f4550.h: 6460: unsigned ABDEN :1;
[; ;pic18f4550.h: 6461: unsigned WUE :1;
[; ;pic18f4550.h: 6462: unsigned :1;
[; ;pic18f4550.h: 6463: unsigned BRG16 :1;
[; ;pic18f4550.h: 6464: unsigned TXCKP :1;
[; ;pic18f4550.h: 6465: unsigned RXDTP :1;
[; ;pic18f4550.h: 6466: unsigned RCIDL :1;
[; ;pic18f4550.h: 6467: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6468: };
[; ;pic18f4550.h: 6469: struct {
[; ;pic18f4550.h: 6470: unsigned :4;
[; ;pic18f4550.h: 6471: unsigned SCKP :1;
[; ;pic18f4550.h: 6472: unsigned :1;
[; ;pic18f4550.h: 6473: unsigned RCMT :1;
[; ;pic18f4550.h: 6474: };
[; ;pic18f4550.h: 6475: struct {
[; ;pic18f4550.h: 6476: unsigned :5;
[; ;pic18f4550.h: 6477: unsigned RXCKP :1;
[; ;pic18f4550.h: 6478: };
[; ;pic18f4550.h: 6479: struct {
[; ;pic18f4550.h: 6480: unsigned :1;
[; ;pic18f4550.h: 6481: unsigned W4E :1;
[; ;pic18f4550.h: 6482: };
[; ;pic18f4550.h: 6483: } BAUDCONbits_t;
[; ;pic18f4550.h: 6484: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4550.h: 6542: typedef union {
[; ;pic18f4550.h: 6543: struct {
[; ;pic18f4550.h: 6544: unsigned ABDEN :1;
[; ;pic18f4550.h: 6545: unsigned WUE :1;
[; ;pic18f4550.h: 6546: unsigned :1;
[; ;pic18f4550.h: 6547: unsigned BRG16 :1;
[; ;pic18f4550.h: 6548: unsigned TXCKP :1;
[; ;pic18f4550.h: 6549: unsigned RXDTP :1;
[; ;pic18f4550.h: 6550: unsigned RCIDL :1;
[; ;pic18f4550.h: 6551: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6552: };
[; ;pic18f4550.h: 6553: struct {
[; ;pic18f4550.h: 6554: unsigned :4;
[; ;pic18f4550.h: 6555: unsigned SCKP :1;
[; ;pic18f4550.h: 6556: unsigned :1;
[; ;pic18f4550.h: 6557: unsigned RCMT :1;
[; ;pic18f4550.h: 6558: };
[; ;pic18f4550.h: 6559: struct {
[; ;pic18f4550.h: 6560: unsigned :5;
[; ;pic18f4550.h: 6561: unsigned RXCKP :1;
[; ;pic18f4550.h: 6562: };
[; ;pic18f4550.h: 6563: struct {
[; ;pic18f4550.h: 6564: unsigned :1;
[; ;pic18f4550.h: 6565: unsigned W4E :1;
[; ;pic18f4550.h: 6566: };
[; ;pic18f4550.h: 6567: } BAUDCTLbits_t;
[; ;pic18f4550.h: 6568: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4550.h: 6627: extern volatile unsigned char CCP2CON @ 0xFBA;
"6629
[; ;pic18f4550.h: 6629: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4550.h: 6632: typedef union {
[; ;pic18f4550.h: 6633: struct {
[; ;pic18f4550.h: 6634: unsigned CCP2M :4;
[; ;pic18f4550.h: 6635: unsigned DC2B :2;
[; ;pic18f4550.h: 6636: };
[; ;pic18f4550.h: 6637: struct {
[; ;pic18f4550.h: 6638: unsigned CCP2M0 :1;
[; ;pic18f4550.h: 6639: unsigned CCP2M1 :1;
[; ;pic18f4550.h: 6640: unsigned CCP2M2 :1;
[; ;pic18f4550.h: 6641: unsigned CCP2M3 :1;
[; ;pic18f4550.h: 6642: unsigned DC2B0 :1;
[; ;pic18f4550.h: 6643: unsigned DC2B1 :1;
[; ;pic18f4550.h: 6644: };
[; ;pic18f4550.h: 6645: } CCP2CONbits_t;
[; ;pic18f4550.h: 6646: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4550.h: 6690: extern volatile unsigned short CCPR2 @ 0xFBB;
"6692
[; ;pic18f4550.h: 6692: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4550.h: 6696: extern volatile unsigned char CCPR2L @ 0xFBB;
"6698
[; ;pic18f4550.h: 6698: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4550.h: 6702: extern volatile unsigned char CCPR2H @ 0xFBC;
"6704
[; ;pic18f4550.h: 6704: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4550.h: 6708: extern volatile unsigned char CCP1CON @ 0xFBD;
"6710
[; ;pic18f4550.h: 6710: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6713: extern volatile unsigned char ECCP1CON @ 0xFBD;
"6715
[; ;pic18f4550.h: 6715: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6718: typedef union {
[; ;pic18f4550.h: 6719: struct {
[; ;pic18f4550.h: 6720: unsigned CCP1M :4;
[; ;pic18f4550.h: 6721: unsigned DC1B :2;
[; ;pic18f4550.h: 6722: unsigned P1M :2;
[; ;pic18f4550.h: 6723: };
[; ;pic18f4550.h: 6724: struct {
[; ;pic18f4550.h: 6725: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6726: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6727: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6728: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6729: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6730: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6731: unsigned P1M0 :1;
[; ;pic18f4550.h: 6732: unsigned P1M1 :1;
[; ;pic18f4550.h: 6733: };
[; ;pic18f4550.h: 6734: } CCP1CONbits_t;
[; ;pic18f4550.h: 6735: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6793: typedef union {
[; ;pic18f4550.h: 6794: struct {
[; ;pic18f4550.h: 6795: unsigned CCP1M :4;
[; ;pic18f4550.h: 6796: unsigned DC1B :2;
[; ;pic18f4550.h: 6797: unsigned P1M :2;
[; ;pic18f4550.h: 6798: };
[; ;pic18f4550.h: 6799: struct {
[; ;pic18f4550.h: 6800: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6801: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6802: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6803: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6804: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6805: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6806: unsigned P1M0 :1;
[; ;pic18f4550.h: 6807: unsigned P1M1 :1;
[; ;pic18f4550.h: 6808: };
[; ;pic18f4550.h: 6809: } ECCP1CONbits_t;
[; ;pic18f4550.h: 6810: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6869: extern volatile unsigned short CCPR1 @ 0xFBE;
"6871
[; ;pic18f4550.h: 6871: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4550.h: 6875: extern volatile unsigned char CCPR1L @ 0xFBE;
"6877
[; ;pic18f4550.h: 6877: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4550.h: 6881: extern volatile unsigned char CCPR1H @ 0xFBF;
"6883
[; ;pic18f4550.h: 6883: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4550.h: 6887: extern volatile unsigned char ADCON2 @ 0xFC0;
"6889
[; ;pic18f4550.h: 6889: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4550.h: 6892: typedef union {
[; ;pic18f4550.h: 6893: struct {
[; ;pic18f4550.h: 6894: unsigned ADCS :3;
[; ;pic18f4550.h: 6895: unsigned ACQT :3;
[; ;pic18f4550.h: 6896: unsigned :1;
[; ;pic18f4550.h: 6897: unsigned ADFM :1;
[; ;pic18f4550.h: 6898: };
[; ;pic18f4550.h: 6899: struct {
[; ;pic18f4550.h: 6900: unsigned ADCS0 :1;
[; ;pic18f4550.h: 6901: unsigned ADCS1 :1;
[; ;pic18f4550.h: 6902: unsigned ADCS2 :1;
[; ;pic18f4550.h: 6903: unsigned ACQT0 :1;
[; ;pic18f4550.h: 6904: unsigned ACQT1 :1;
[; ;pic18f4550.h: 6905: unsigned ACQT2 :1;
[; ;pic18f4550.h: 6906: };
[; ;pic18f4550.h: 6907: } ADCON2bits_t;
[; ;pic18f4550.h: 6908: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4550.h: 6957: extern volatile unsigned char ADCON1 @ 0xFC1;
"6959
[; ;pic18f4550.h: 6959: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4550.h: 6962: typedef union {
[; ;pic18f4550.h: 6963: struct {
[; ;pic18f4550.h: 6964: unsigned PCFG :4;
[; ;pic18f4550.h: 6965: unsigned VCFG :2;
[; ;pic18f4550.h: 6966: };
[; ;pic18f4550.h: 6967: struct {
[; ;pic18f4550.h: 6968: unsigned PCFG0 :1;
[; ;pic18f4550.h: 6969: unsigned PCFG1 :1;
[; ;pic18f4550.h: 6970: unsigned PCFG2 :1;
[; ;pic18f4550.h: 6971: unsigned PCFG3 :1;
[; ;pic18f4550.h: 6972: unsigned VCFG0 :1;
[; ;pic18f4550.h: 6973: unsigned VCFG1 :1;
[; ;pic18f4550.h: 6974: };
[; ;pic18f4550.h: 6975: struct {
[; ;pic18f4550.h: 6976: unsigned :3;
[; ;pic18f4550.h: 6977: unsigned CHSN3 :1;
[; ;pic18f4550.h: 6978: };
[; ;pic18f4550.h: 6979: struct {
[; ;pic18f4550.h: 6980: unsigned :4;
[; ;pic18f4550.h: 6981: unsigned VCFG01 :1;
[; ;pic18f4550.h: 6982: };
[; ;pic18f4550.h: 6983: struct {
[; ;pic18f4550.h: 6984: unsigned :5;
[; ;pic18f4550.h: 6985: unsigned VCFG11 :1;
[; ;pic18f4550.h: 6986: };
[; ;pic18f4550.h: 6987: } ADCON1bits_t;
[; ;pic18f4550.h: 6988: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4550.h: 7047: extern volatile unsigned char ADCON0 @ 0xFC2;
"7049
[; ;pic18f4550.h: 7049: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4550.h: 7052: typedef union {
[; ;pic18f4550.h: 7053: struct {
[; ;pic18f4550.h: 7054: unsigned :1;
[; ;pic18f4550.h: 7055: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 7056: };
[; ;pic18f4550.h: 7057: struct {
[; ;pic18f4550.h: 7058: unsigned ADON :1;
[; ;pic18f4550.h: 7059: unsigned GO_nDONE :1;
[; ;pic18f4550.h: 7060: unsigned CHS :4;
[; ;pic18f4550.h: 7061: };
[; ;pic18f4550.h: 7062: struct {
[; ;pic18f4550.h: 7063: unsigned :1;
[; ;pic18f4550.h: 7064: unsigned GO_DONE :1;
[; ;pic18f4550.h: 7065: unsigned CHS0 :1;
[; ;pic18f4550.h: 7066: unsigned CHS1 :1;
[; ;pic18f4550.h: 7067: unsigned CHS2 :1;
[; ;pic18f4550.h: 7068: unsigned CHS3 :1;
[; ;pic18f4550.h: 7069: };
[; ;pic18f4550.h: 7070: struct {
[; ;pic18f4550.h: 7071: unsigned :1;
[; ;pic18f4550.h: 7072: unsigned DONE :1;
[; ;pic18f4550.h: 7073: };
[; ;pic18f4550.h: 7074: struct {
[; ;pic18f4550.h: 7075: unsigned :1;
[; ;pic18f4550.h: 7076: unsigned GO :1;
[; ;pic18f4550.h: 7077: };
[; ;pic18f4550.h: 7078: struct {
[; ;pic18f4550.h: 7079: unsigned :1;
[; ;pic18f4550.h: 7080: unsigned NOT_DONE :1;
[; ;pic18f4550.h: 7081: };
[; ;pic18f4550.h: 7082: struct {
[; ;pic18f4550.h: 7083: unsigned :1;
[; ;pic18f4550.h: 7084: unsigned nDONE :1;
[; ;pic18f4550.h: 7085: };
[; ;pic18f4550.h: 7086: struct {
[; ;pic18f4550.h: 7087: unsigned :1;
[; ;pic18f4550.h: 7088: unsigned GODONE :1;
[; ;pic18f4550.h: 7089: };
[; ;pic18f4550.h: 7090: } ADCON0bits_t;
[; ;pic18f4550.h: 7091: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4550.h: 7165: extern volatile unsigned short ADRES @ 0xFC3;
"7167
[; ;pic18f4550.h: 7167: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4550.h: 7171: extern volatile unsigned char ADRESL @ 0xFC3;
"7173
[; ;pic18f4550.h: 7173: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4550.h: 7177: extern volatile unsigned char ADRESH @ 0xFC4;
"7179
[; ;pic18f4550.h: 7179: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4550.h: 7183: extern volatile unsigned char SSPCON2 @ 0xFC5;
"7185
[; ;pic18f4550.h: 7185: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4550.h: 7188: typedef union {
[; ;pic18f4550.h: 7189: struct {
[; ;pic18f4550.h: 7190: unsigned SEN :1;
[; ;pic18f4550.h: 7191: unsigned RSEN :1;
[; ;pic18f4550.h: 7192: unsigned PEN :1;
[; ;pic18f4550.h: 7193: unsigned RCEN :1;
[; ;pic18f4550.h: 7194: unsigned ACKEN :1;
[; ;pic18f4550.h: 7195: unsigned ACKDT :1;
[; ;pic18f4550.h: 7196: unsigned ACKSTAT :1;
[; ;pic18f4550.h: 7197: unsigned GCEN :1;
[; ;pic18f4550.h: 7198: };
[; ;pic18f4550.h: 7199: } SSPCON2bits_t;
[; ;pic18f4550.h: 7200: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4550.h: 7244: extern volatile unsigned char SSPCON1 @ 0xFC6;
"7246
[; ;pic18f4550.h: 7246: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4550.h: 7249: typedef union {
[; ;pic18f4550.h: 7250: struct {
[; ;pic18f4550.h: 7251: unsigned SSPM :4;
[; ;pic18f4550.h: 7252: unsigned CKP :1;
[; ;pic18f4550.h: 7253: unsigned SSPEN :1;
[; ;pic18f4550.h: 7254: unsigned SSPOV :1;
[; ;pic18f4550.h: 7255: unsigned WCOL :1;
[; ;pic18f4550.h: 7256: };
[; ;pic18f4550.h: 7257: struct {
[; ;pic18f4550.h: 7258: unsigned SSPM0 :1;
[; ;pic18f4550.h: 7259: unsigned SSPM1 :1;
[; ;pic18f4550.h: 7260: unsigned SSPM2 :1;
[; ;pic18f4550.h: 7261: unsigned SSPM3 :1;
[; ;pic18f4550.h: 7262: };
[; ;pic18f4550.h: 7263: } SSPCON1bits_t;
[; ;pic18f4550.h: 7264: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4550.h: 7313: extern volatile unsigned char SSPSTAT @ 0xFC7;
"7315
[; ;pic18f4550.h: 7315: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4550.h: 7318: typedef union {
[; ;pic18f4550.h: 7319: struct {
[; ;pic18f4550.h: 7320: unsigned :2;
[; ;pic18f4550.h: 7321: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 7322: };
[; ;pic18f4550.h: 7323: struct {
[; ;pic18f4550.h: 7324: unsigned :5;
[; ;pic18f4550.h: 7325: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 7326: };
[; ;pic18f4550.h: 7327: struct {
[; ;pic18f4550.h: 7328: unsigned BF :1;
[; ;pic18f4550.h: 7329: unsigned UA :1;
[; ;pic18f4550.h: 7330: unsigned R_nW :1;
[; ;pic18f4550.h: 7331: unsigned S :1;
[; ;pic18f4550.h: 7332: unsigned P :1;
[; ;pic18f4550.h: 7333: unsigned D_nA :1;
[; ;pic18f4550.h: 7334: unsigned CKE :1;
[; ;pic18f4550.h: 7335: unsigned SMP :1;
[; ;pic18f4550.h: 7336: };
[; ;pic18f4550.h: 7337: struct {
[; ;pic18f4550.h: 7338: unsigned :2;
[; ;pic18f4550.h: 7339: unsigned R_W :1;
[; ;pic18f4550.h: 7340: unsigned :2;
[; ;pic18f4550.h: 7341: unsigned D_A :1;
[; ;pic18f4550.h: 7342: };
[; ;pic18f4550.h: 7343: struct {
[; ;pic18f4550.h: 7344: unsigned :2;
[; ;pic18f4550.h: 7345: unsigned I2C_READ :1;
[; ;pic18f4550.h: 7346: unsigned I2C_START :1;
[; ;pic18f4550.h: 7347: unsigned I2C_STOP :1;
[; ;pic18f4550.h: 7348: unsigned I2C_DAT :1;
[; ;pic18f4550.h: 7349: };
[; ;pic18f4550.h: 7350: struct {
[; ;pic18f4550.h: 7351: unsigned :2;
[; ;pic18f4550.h: 7352: unsigned nW :1;
[; ;pic18f4550.h: 7353: unsigned :2;
[; ;pic18f4550.h: 7354: unsigned nA :1;
[; ;pic18f4550.h: 7355: };
[; ;pic18f4550.h: 7356: struct {
[; ;pic18f4550.h: 7357: unsigned :2;
[; ;pic18f4550.h: 7358: unsigned NOT_WRITE :1;
[; ;pic18f4550.h: 7359: };
[; ;pic18f4550.h: 7360: struct {
[; ;pic18f4550.h: 7361: unsigned :5;
[; ;pic18f4550.h: 7362: unsigned NOT_ADDRESS :1;
[; ;pic18f4550.h: 7363: };
[; ;pic18f4550.h: 7364: struct {
[; ;pic18f4550.h: 7365: unsigned :2;
[; ;pic18f4550.h: 7366: unsigned nWRITE :1;
[; ;pic18f4550.h: 7367: unsigned :2;
[; ;pic18f4550.h: 7368: unsigned nADDRESS :1;
[; ;pic18f4550.h: 7369: };
[; ;pic18f4550.h: 7370: struct {
[; ;pic18f4550.h: 7371: unsigned :2;
[; ;pic18f4550.h: 7372: unsigned READ_WRITE :1;
[; ;pic18f4550.h: 7373: unsigned :2;
[; ;pic18f4550.h: 7374: unsigned DATA_ADDRESS :1;
[; ;pic18f4550.h: 7375: };
[; ;pic18f4550.h: 7376: struct {
[; ;pic18f4550.h: 7377: unsigned :2;
[; ;pic18f4550.h: 7378: unsigned R :1;
[; ;pic18f4550.h: 7379: unsigned :2;
[; ;pic18f4550.h: 7380: unsigned D :1;
[; ;pic18f4550.h: 7381: };
[; ;pic18f4550.h: 7382: struct {
[; ;pic18f4550.h: 7383: unsigned :5;
[; ;pic18f4550.h: 7384: unsigned DA :1;
[; ;pic18f4550.h: 7385: };
[; ;pic18f4550.h: 7386: struct {
[; ;pic18f4550.h: 7387: unsigned :2;
[; ;pic18f4550.h: 7388: unsigned RW :1;
[; ;pic18f4550.h: 7389: };
[; ;pic18f4550.h: 7390: struct {
[; ;pic18f4550.h: 7391: unsigned :3;
[; ;pic18f4550.h: 7392: unsigned START :1;
[; ;pic18f4550.h: 7393: };
[; ;pic18f4550.h: 7394: struct {
[; ;pic18f4550.h: 7395: unsigned :4;
[; ;pic18f4550.h: 7396: unsigned STOP :1;
[; ;pic18f4550.h: 7397: };
[; ;pic18f4550.h: 7398: struct {
[; ;pic18f4550.h: 7399: unsigned :2;
[; ;pic18f4550.h: 7400: unsigned NOT_W :1;
[; ;pic18f4550.h: 7401: };
[; ;pic18f4550.h: 7402: struct {
[; ;pic18f4550.h: 7403: unsigned :5;
[; ;pic18f4550.h: 7404: unsigned NOT_A :1;
[; ;pic18f4550.h: 7405: };
[; ;pic18f4550.h: 7406: } SSPSTATbits_t;
[; ;pic18f4550.h: 7407: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4550.h: 7571: extern volatile unsigned char SSPADD @ 0xFC8;
"7573
[; ;pic18f4550.h: 7573: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4550.h: 7577: extern volatile unsigned char SSPBUF @ 0xFC9;
"7579
[; ;pic18f4550.h: 7579: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4550.h: 7583: extern volatile unsigned char T2CON @ 0xFCA;
"7585
[; ;pic18f4550.h: 7585: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4550.h: 7588: typedef union {
[; ;pic18f4550.h: 7589: struct {
[; ;pic18f4550.h: 7590: unsigned T2CKPS :2;
[; ;pic18f4550.h: 7591: unsigned TMR2ON :1;
[; ;pic18f4550.h: 7592: unsigned TOUTPS :4;
[; ;pic18f4550.h: 7593: };
[; ;pic18f4550.h: 7594: struct {
[; ;pic18f4550.h: 7595: unsigned T2CKPS0 :1;
[; ;pic18f4550.h: 7596: unsigned T2CKPS1 :1;
[; ;pic18f4550.h: 7597: unsigned :1;
[; ;pic18f4550.h: 7598: unsigned T2OUTPS0 :1;
[; ;pic18f4550.h: 7599: unsigned T2OUTPS1 :1;
[; ;pic18f4550.h: 7600: unsigned T2OUTPS2 :1;
[; ;pic18f4550.h: 7601: unsigned T2OUTPS3 :1;
[; ;pic18f4550.h: 7602: };
[; ;pic18f4550.h: 7603: struct {
[; ;pic18f4550.h: 7604: unsigned :3;
[; ;pic18f4550.h: 7605: unsigned TOUTPS0 :1;
[; ;pic18f4550.h: 7606: unsigned TOUTPS1 :1;
[; ;pic18f4550.h: 7607: unsigned TOUTPS2 :1;
[; ;pic18f4550.h: 7608: unsigned TOUTPS3 :1;
[; ;pic18f4550.h: 7609: };
[; ;pic18f4550.h: 7610: } T2CONbits_t;
[; ;pic18f4550.h: 7611: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4550.h: 7680: extern volatile unsigned char PR2 @ 0xFCB;
"7682
[; ;pic18f4550.h: 7682: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4550.h: 7685: extern volatile unsigned char MEMCON @ 0xFCB;
"7687
[; ;pic18f4550.h: 7687: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4550.h: 7690: typedef union {
[; ;pic18f4550.h: 7691: struct {
[; ;pic18f4550.h: 7692: unsigned :7;
[; ;pic18f4550.h: 7693: unsigned EBDIS :1;
[; ;pic18f4550.h: 7694: };
[; ;pic18f4550.h: 7695: struct {
[; ;pic18f4550.h: 7696: unsigned :4;
[; ;pic18f4550.h: 7697: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7698: };
[; ;pic18f4550.h: 7699: struct {
[; ;pic18f4550.h: 7700: unsigned :5;
[; ;pic18f4550.h: 7701: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7702: };
[; ;pic18f4550.h: 7703: struct {
[; ;pic18f4550.h: 7704: unsigned WM0 :1;
[; ;pic18f4550.h: 7705: };
[; ;pic18f4550.h: 7706: struct {
[; ;pic18f4550.h: 7707: unsigned :1;
[; ;pic18f4550.h: 7708: unsigned WM1 :1;
[; ;pic18f4550.h: 7709: };
[; ;pic18f4550.h: 7710: } PR2bits_t;
[; ;pic18f4550.h: 7711: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4550.h: 7739: typedef union {
[; ;pic18f4550.h: 7740: struct {
[; ;pic18f4550.h: 7741: unsigned :7;
[; ;pic18f4550.h: 7742: unsigned EBDIS :1;
[; ;pic18f4550.h: 7743: };
[; ;pic18f4550.h: 7744: struct {
[; ;pic18f4550.h: 7745: unsigned :4;
[; ;pic18f4550.h: 7746: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7747: };
[; ;pic18f4550.h: 7748: struct {
[; ;pic18f4550.h: 7749: unsigned :5;
[; ;pic18f4550.h: 7750: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7751: };
[; ;pic18f4550.h: 7752: struct {
[; ;pic18f4550.h: 7753: unsigned WM0 :1;
[; ;pic18f4550.h: 7754: };
[; ;pic18f4550.h: 7755: struct {
[; ;pic18f4550.h: 7756: unsigned :1;
[; ;pic18f4550.h: 7757: unsigned WM1 :1;
[; ;pic18f4550.h: 7758: };
[; ;pic18f4550.h: 7759: } MEMCONbits_t;
[; ;pic18f4550.h: 7760: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4550.h: 7789: extern volatile unsigned char TMR2 @ 0xFCC;
"7791
[; ;pic18f4550.h: 7791: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4550.h: 7795: extern volatile unsigned char T1CON @ 0xFCD;
"7797
[; ;pic18f4550.h: 7797: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4550.h: 7800: typedef union {
[; ;pic18f4550.h: 7801: struct {
[; ;pic18f4550.h: 7802: unsigned :2;
[; ;pic18f4550.h: 7803: unsigned NOT_T1SYNC :1;
[; ;pic18f4550.h: 7804: };
[; ;pic18f4550.h: 7805: struct {
[; ;pic18f4550.h: 7806: unsigned TMR1ON :1;
[; ;pic18f4550.h: 7807: unsigned TMR1CS :1;
[; ;pic18f4550.h: 7808: unsigned nT1SYNC :1;
[; ;pic18f4550.h: 7809: unsigned T1OSCEN :1;
[; ;pic18f4550.h: 7810: unsigned T1CKPS :2;
[; ;pic18f4550.h: 7811: unsigned T1RUN :1;
[; ;pic18f4550.h: 7812: unsigned RD16 :1;
[; ;pic18f4550.h: 7813: };
[; ;pic18f4550.h: 7814: struct {
[; ;pic18f4550.h: 7815: unsigned :2;
[; ;pic18f4550.h: 7816: unsigned T1SYNC :1;
[; ;pic18f4550.h: 7817: unsigned :1;
[; ;pic18f4550.h: 7818: unsigned T1CKPS0 :1;
[; ;pic18f4550.h: 7819: unsigned T1CKPS1 :1;
[; ;pic18f4550.h: 7820: };
[; ;pic18f4550.h: 7821: struct {
[; ;pic18f4550.h: 7822: unsigned :3;
[; ;pic18f4550.h: 7823: unsigned SOSCEN :1;
[; ;pic18f4550.h: 7824: };
[; ;pic18f4550.h: 7825: struct {
[; ;pic18f4550.h: 7826: unsigned :7;
[; ;pic18f4550.h: 7827: unsigned T1RD16 :1;
[; ;pic18f4550.h: 7828: };
[; ;pic18f4550.h: 7829: } T1CONbits_t;
[; ;pic18f4550.h: 7830: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4550.h: 7899: extern volatile unsigned short TMR1 @ 0xFCE;
"7901
[; ;pic18f4550.h: 7901: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4550.h: 7905: extern volatile unsigned char TMR1L @ 0xFCE;
"7907
[; ;pic18f4550.h: 7907: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4550.h: 7911: extern volatile unsigned char TMR1H @ 0xFCF;
"7913
[; ;pic18f4550.h: 7913: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4550.h: 7917: extern volatile unsigned char RCON @ 0xFD0;
"7919
[; ;pic18f4550.h: 7919: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4550.h: 7922: typedef union {
[; ;pic18f4550.h: 7923: struct {
[; ;pic18f4550.h: 7924: unsigned NOT_BOR :1;
[; ;pic18f4550.h: 7925: };
[; ;pic18f4550.h: 7926: struct {
[; ;pic18f4550.h: 7927: unsigned :1;
[; ;pic18f4550.h: 7928: unsigned NOT_POR :1;
[; ;pic18f4550.h: 7929: };
[; ;pic18f4550.h: 7930: struct {
[; ;pic18f4550.h: 7931: unsigned :2;
[; ;pic18f4550.h: 7932: unsigned NOT_PD :1;
[; ;pic18f4550.h: 7933: };
[; ;pic18f4550.h: 7934: struct {
[; ;pic18f4550.h: 7935: unsigned :3;
[; ;pic18f4550.h: 7936: unsigned NOT_TO :1;
[; ;pic18f4550.h: 7937: };
[; ;pic18f4550.h: 7938: struct {
[; ;pic18f4550.h: 7939: unsigned :4;
[; ;pic18f4550.h: 7940: unsigned NOT_RI :1;
[; ;pic18f4550.h: 7941: };
[; ;pic18f4550.h: 7942: struct {
[; ;pic18f4550.h: 7943: unsigned nBOR :1;
[; ;pic18f4550.h: 7944: unsigned nPOR :1;
[; ;pic18f4550.h: 7945: unsigned nPD :1;
[; ;pic18f4550.h: 7946: unsigned nTO :1;
[; ;pic18f4550.h: 7947: unsigned nRI :1;
[; ;pic18f4550.h: 7948: unsigned :1;
[; ;pic18f4550.h: 7949: unsigned SBOREN :1;
[; ;pic18f4550.h: 7950: unsigned IPEN :1;
[; ;pic18f4550.h: 7951: };
[; ;pic18f4550.h: 7952: struct {
[; ;pic18f4550.h: 7953: unsigned :7;
[; ;pic18f4550.h: 7954: unsigned NOT_IPEN :1;
[; ;pic18f4550.h: 7955: };
[; ;pic18f4550.h: 7956: struct {
[; ;pic18f4550.h: 7957: unsigned BOR :1;
[; ;pic18f4550.h: 7958: unsigned POR :1;
[; ;pic18f4550.h: 7959: unsigned PD :1;
[; ;pic18f4550.h: 7960: unsigned TO :1;
[; ;pic18f4550.h: 7961: unsigned RI :1;
[; ;pic18f4550.h: 7962: unsigned :2;
[; ;pic18f4550.h: 7963: unsigned nIPEN :1;
[; ;pic18f4550.h: 7964: };
[; ;pic18f4550.h: 7965: } RCONbits_t;
[; ;pic18f4550.h: 7966: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4550.h: 8065: extern volatile unsigned char WDTCON @ 0xFD1;
"8067
[; ;pic18f4550.h: 8067: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4550.h: 8070: typedef union {
[; ;pic18f4550.h: 8071: struct {
[; ;pic18f4550.h: 8072: unsigned SWDTEN :1;
[; ;pic18f4550.h: 8073: };
[; ;pic18f4550.h: 8074: struct {
[; ;pic18f4550.h: 8075: unsigned SWDTE :1;
[; ;pic18f4550.h: 8076: };
[; ;pic18f4550.h: 8077: } WDTCONbits_t;
[; ;pic18f4550.h: 8078: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4550.h: 8092: extern volatile unsigned char HLVDCON @ 0xFD2;
"8094
[; ;pic18f4550.h: 8094: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 8097: extern volatile unsigned char LVDCON @ 0xFD2;
"8099
[; ;pic18f4550.h: 8099: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 8102: typedef union {
[; ;pic18f4550.h: 8103: struct {
[; ;pic18f4550.h: 8104: unsigned HLVDL :4;
[; ;pic18f4550.h: 8105: unsigned HLVDEN :1;
[; ;pic18f4550.h: 8106: unsigned IRVST :1;
[; ;pic18f4550.h: 8107: unsigned :1;
[; ;pic18f4550.h: 8108: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 8109: };
[; ;pic18f4550.h: 8110: struct {
[; ;pic18f4550.h: 8111: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 8112: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 8113: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 8114: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 8115: };
[; ;pic18f4550.h: 8116: struct {
[; ;pic18f4550.h: 8117: unsigned LVDL0 :1;
[; ;pic18f4550.h: 8118: unsigned LVDL1 :1;
[; ;pic18f4550.h: 8119: unsigned LVDL2 :1;
[; ;pic18f4550.h: 8120: unsigned LVDL3 :1;
[; ;pic18f4550.h: 8121: unsigned LVDEN :1;
[; ;pic18f4550.h: 8122: unsigned IVRST :1;
[; ;pic18f4550.h: 8123: };
[; ;pic18f4550.h: 8124: struct {
[; ;pic18f4550.h: 8125: unsigned LVV0 :1;
[; ;pic18f4550.h: 8126: unsigned LVV1 :1;
[; ;pic18f4550.h: 8127: unsigned LVV2 :1;
[; ;pic18f4550.h: 8128: unsigned LVV3 :1;
[; ;pic18f4550.h: 8129: unsigned :1;
[; ;pic18f4550.h: 8130: unsigned BGST :1;
[; ;pic18f4550.h: 8131: };
[; ;pic18f4550.h: 8132: } HLVDCONbits_t;
[; ;pic18f4550.h: 8133: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 8231: typedef union {
[; ;pic18f4550.h: 8232: struct {
[; ;pic18f4550.h: 8233: unsigned HLVDL :4;
[; ;pic18f4550.h: 8234: unsigned HLVDEN :1;
[; ;pic18f4550.h: 8235: unsigned IRVST :1;
[; ;pic18f4550.h: 8236: unsigned :1;
[; ;pic18f4550.h: 8237: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 8238: };
[; ;pic18f4550.h: 8239: struct {
[; ;pic18f4550.h: 8240: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 8241: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 8242: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 8243: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 8244: };
[; ;pic18f4550.h: 8245: struct {
[; ;pic18f4550.h: 8246: unsigned LVDL0 :1;
[; ;pic18f4550.h: 8247: unsigned LVDL1 :1;
[; ;pic18f4550.h: 8248: unsigned LVDL2 :1;
[; ;pic18f4550.h: 8249: unsigned LVDL3 :1;
[; ;pic18f4550.h: 8250: unsigned LVDEN :1;
[; ;pic18f4550.h: 8251: unsigned IVRST :1;
[; ;pic18f4550.h: 8252: };
[; ;pic18f4550.h: 8253: struct {
[; ;pic18f4550.h: 8254: unsigned LVV0 :1;
[; ;pic18f4550.h: 8255: unsigned LVV1 :1;
[; ;pic18f4550.h: 8256: unsigned LVV2 :1;
[; ;pic18f4550.h: 8257: unsigned LVV3 :1;
[; ;pic18f4550.h: 8258: unsigned :1;
[; ;pic18f4550.h: 8259: unsigned BGST :1;
[; ;pic18f4550.h: 8260: };
[; ;pic18f4550.h: 8261: } LVDCONbits_t;
[; ;pic18f4550.h: 8262: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 8361: extern volatile unsigned char OSCCON @ 0xFD3;
"8363
[; ;pic18f4550.h: 8363: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4550.h: 8366: typedef union {
[; ;pic18f4550.h: 8367: struct {
[; ;pic18f4550.h: 8368: unsigned SCS :2;
[; ;pic18f4550.h: 8369: unsigned IOFS :1;
[; ;pic18f4550.h: 8370: unsigned OSTS :1;
[; ;pic18f4550.h: 8371: unsigned IRCF :3;
[; ;pic18f4550.h: 8372: unsigned IDLEN :1;
[; ;pic18f4550.h: 8373: };
[; ;pic18f4550.h: 8374: struct {
[; ;pic18f4550.h: 8375: unsigned SCS0 :1;
[; ;pic18f4550.h: 8376: unsigned SCS1 :1;
[; ;pic18f4550.h: 8377: unsigned FLTS :1;
[; ;pic18f4550.h: 8378: unsigned :1;
[; ;pic18f4550.h: 8379: unsigned IRCF0 :1;
[; ;pic18f4550.h: 8380: unsigned IRCF1 :1;
[; ;pic18f4550.h: 8381: unsigned IRCF2 :1;
[; ;pic18f4550.h: 8382: };
[; ;pic18f4550.h: 8383: } OSCCONbits_t;
[; ;pic18f4550.h: 8384: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4550.h: 8443: extern volatile unsigned char T0CON @ 0xFD5;
"8445
[; ;pic18f4550.h: 8445: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4550.h: 8448: typedef union {
[; ;pic18f4550.h: 8449: struct {
[; ;pic18f4550.h: 8450: unsigned T0PS :3;
[; ;pic18f4550.h: 8451: unsigned PSA :1;
[; ;pic18f4550.h: 8452: unsigned T0SE :1;
[; ;pic18f4550.h: 8453: unsigned T0CS :1;
[; ;pic18f4550.h: 8454: unsigned T08BIT :1;
[; ;pic18f4550.h: 8455: unsigned TMR0ON :1;
[; ;pic18f4550.h: 8456: };
[; ;pic18f4550.h: 8457: struct {
[; ;pic18f4550.h: 8458: unsigned T0PS0 :1;
[; ;pic18f4550.h: 8459: unsigned T0PS1 :1;
[; ;pic18f4550.h: 8460: unsigned T0PS2 :1;
[; ;pic18f4550.h: 8461: };
[; ;pic18f4550.h: 8462: } T0CONbits_t;
[; ;pic18f4550.h: 8463: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4550.h: 8512: extern volatile unsigned short TMR0 @ 0xFD6;
"8514
[; ;pic18f4550.h: 8514: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4550.h: 8518: extern volatile unsigned char TMR0L @ 0xFD6;
"8520
[; ;pic18f4550.h: 8520: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4550.h: 8524: extern volatile unsigned char TMR0H @ 0xFD7;
"8526
[; ;pic18f4550.h: 8526: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4550.h: 8530: extern volatile unsigned char STATUS @ 0xFD8;
"8532
[; ;pic18f4550.h: 8532: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4550.h: 8535: typedef union {
[; ;pic18f4550.h: 8536: struct {
[; ;pic18f4550.h: 8537: unsigned C :1;
[; ;pic18f4550.h: 8538: unsigned DC :1;
[; ;pic18f4550.h: 8539: unsigned Z :1;
[; ;pic18f4550.h: 8540: unsigned OV :1;
[; ;pic18f4550.h: 8541: unsigned N :1;
[; ;pic18f4550.h: 8542: };
[; ;pic18f4550.h: 8543: struct {
[; ;pic18f4550.h: 8544: unsigned CARRY :1;
[; ;pic18f4550.h: 8545: };
[; ;pic18f4550.h: 8546: struct {
[; ;pic18f4550.h: 8547: unsigned :4;
[; ;pic18f4550.h: 8548: unsigned NEGATIVE :1;
[; ;pic18f4550.h: 8549: };
[; ;pic18f4550.h: 8550: struct {
[; ;pic18f4550.h: 8551: unsigned :3;
[; ;pic18f4550.h: 8552: unsigned OVERFLOW :1;
[; ;pic18f4550.h: 8553: };
[; ;pic18f4550.h: 8554: struct {
[; ;pic18f4550.h: 8555: unsigned :2;
[; ;pic18f4550.h: 8556: unsigned ZERO :1;
[; ;pic18f4550.h: 8557: };
[; ;pic18f4550.h: 8558: } STATUSbits_t;
[; ;pic18f4550.h: 8559: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4550.h: 8608: extern volatile unsigned short FSR2 @ 0xFD9;
"8610
[; ;pic18f4550.h: 8610: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4550.h: 8614: extern volatile unsigned char FSR2L @ 0xFD9;
"8616
[; ;pic18f4550.h: 8616: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4550.h: 8620: extern volatile unsigned char FSR2H @ 0xFDA;
"8622
[; ;pic18f4550.h: 8622: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4550.h: 8626: extern volatile unsigned char PLUSW2 @ 0xFDB;
"8628
[; ;pic18f4550.h: 8628: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4550.h: 8632: extern volatile unsigned char PREINC2 @ 0xFDC;
"8634
[; ;pic18f4550.h: 8634: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4550.h: 8638: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"8640
[; ;pic18f4550.h: 8640: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4550.h: 8644: extern volatile unsigned char POSTINC2 @ 0xFDE;
"8646
[; ;pic18f4550.h: 8646: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4550.h: 8650: extern volatile unsigned char INDF2 @ 0xFDF;
"8652
[; ;pic18f4550.h: 8652: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4550.h: 8656: extern volatile unsigned char BSR @ 0xFE0;
"8658
[; ;pic18f4550.h: 8658: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4550.h: 8662: extern volatile unsigned short FSR1 @ 0xFE1;
"8664
[; ;pic18f4550.h: 8664: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4550.h: 8668: extern volatile unsigned char FSR1L @ 0xFE1;
"8670
[; ;pic18f4550.h: 8670: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4550.h: 8674: extern volatile unsigned char FSR1H @ 0xFE2;
"8676
[; ;pic18f4550.h: 8676: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4550.h: 8680: extern volatile unsigned char PLUSW1 @ 0xFE3;
"8682
[; ;pic18f4550.h: 8682: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4550.h: 8686: extern volatile unsigned char PREINC1 @ 0xFE4;
"8688
[; ;pic18f4550.h: 8688: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4550.h: 8692: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"8694
[; ;pic18f4550.h: 8694: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4550.h: 8698: extern volatile unsigned char POSTINC1 @ 0xFE6;
"8700
[; ;pic18f4550.h: 8700: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4550.h: 8704: extern volatile unsigned char INDF1 @ 0xFE7;
"8706
[; ;pic18f4550.h: 8706: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4550.h: 8710: extern volatile unsigned char WREG @ 0xFE8;
"8712
[; ;pic18f4550.h: 8712: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4550.h: 8716: extern volatile unsigned short FSR0 @ 0xFE9;
"8718
[; ;pic18f4550.h: 8718: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4550.h: 8722: extern volatile unsigned char FSR0L @ 0xFE9;
"8724
[; ;pic18f4550.h: 8724: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4550.h: 8728: extern volatile unsigned char FSR0H @ 0xFEA;
"8730
[; ;pic18f4550.h: 8730: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4550.h: 8734: extern volatile unsigned char PLUSW0 @ 0xFEB;
"8736
[; ;pic18f4550.h: 8736: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4550.h: 8740: extern volatile unsigned char PREINC0 @ 0xFEC;
"8742
[; ;pic18f4550.h: 8742: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4550.h: 8746: extern volatile unsigned char POSTDEC0 @ 0xFED;
"8748
[; ;pic18f4550.h: 8748: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4550.h: 8752: extern volatile unsigned char POSTINC0 @ 0xFEE;
"8754
[; ;pic18f4550.h: 8754: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4550.h: 8758: extern volatile unsigned char INDF0 @ 0xFEF;
"8760
[; ;pic18f4550.h: 8760: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4550.h: 8764: extern volatile unsigned char INTCON3 @ 0xFF0;
"8766
[; ;pic18f4550.h: 8766: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4550.h: 8769: typedef union {
[; ;pic18f4550.h: 8770: struct {
[; ;pic18f4550.h: 8771: unsigned INT1IF :1;
[; ;pic18f4550.h: 8772: unsigned INT2IF :1;
[; ;pic18f4550.h: 8773: unsigned :1;
[; ;pic18f4550.h: 8774: unsigned INT1IE :1;
[; ;pic18f4550.h: 8775: unsigned INT2IE :1;
[; ;pic18f4550.h: 8776: unsigned :1;
[; ;pic18f4550.h: 8777: unsigned INT1IP :1;
[; ;pic18f4550.h: 8778: unsigned INT2IP :1;
[; ;pic18f4550.h: 8779: };
[; ;pic18f4550.h: 8780: struct {
[; ;pic18f4550.h: 8781: unsigned INT1F :1;
[; ;pic18f4550.h: 8782: unsigned INT2F :1;
[; ;pic18f4550.h: 8783: unsigned :1;
[; ;pic18f4550.h: 8784: unsigned INT1E :1;
[; ;pic18f4550.h: 8785: unsigned INT2E :1;
[; ;pic18f4550.h: 8786: unsigned :1;
[; ;pic18f4550.h: 8787: unsigned INT1P :1;
[; ;pic18f4550.h: 8788: unsigned INT2P :1;
[; ;pic18f4550.h: 8789: };
[; ;pic18f4550.h: 8790: } INTCON3bits_t;
[; ;pic18f4550.h: 8791: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4550.h: 8855: extern volatile unsigned char INTCON2 @ 0xFF1;
"8857
[; ;pic18f4550.h: 8857: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4550.h: 8860: typedef union {
[; ;pic18f4550.h: 8861: struct {
[; ;pic18f4550.h: 8862: unsigned :7;
[; ;pic18f4550.h: 8863: unsigned NOT_RBPU :1;
[; ;pic18f4550.h: 8864: };
[; ;pic18f4550.h: 8865: struct {
[; ;pic18f4550.h: 8866: unsigned RBIP :1;
[; ;pic18f4550.h: 8867: unsigned :1;
[; ;pic18f4550.h: 8868: unsigned TMR0IP :1;
[; ;pic18f4550.h: 8869: unsigned :1;
[; ;pic18f4550.h: 8870: unsigned INTEDG2 :1;
[; ;pic18f4550.h: 8871: unsigned INTEDG1 :1;
[; ;pic18f4550.h: 8872: unsigned INTEDG0 :1;
[; ;pic18f4550.h: 8873: unsigned nRBPU :1;
[; ;pic18f4550.h: 8874: };
[; ;pic18f4550.h: 8875: struct {
[; ;pic18f4550.h: 8876: unsigned :2;
[; ;pic18f4550.h: 8877: unsigned T0IP :1;
[; ;pic18f4550.h: 8878: unsigned :4;
[; ;pic18f4550.h: 8879: unsigned RBPU :1;
[; ;pic18f4550.h: 8880: };
[; ;pic18f4550.h: 8881: } INTCON2bits_t;
[; ;pic18f4550.h: 8882: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4550.h: 8931: extern volatile unsigned char INTCON @ 0xFF2;
"8933
[; ;pic18f4550.h: 8933: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4550.h: 8936: typedef union {
[; ;pic18f4550.h: 8937: struct {
[; ;pic18f4550.h: 8938: unsigned RBIF :1;
[; ;pic18f4550.h: 8939: unsigned INT0IF :1;
[; ;pic18f4550.h: 8940: unsigned TMR0IF :1;
[; ;pic18f4550.h: 8941: unsigned RBIE :1;
[; ;pic18f4550.h: 8942: unsigned INT0IE :1;
[; ;pic18f4550.h: 8943: unsigned TMR0IE :1;
[; ;pic18f4550.h: 8944: unsigned PEIE_GIEL :1;
[; ;pic18f4550.h: 8945: unsigned GIE_GIEH :1;
[; ;pic18f4550.h: 8946: };
[; ;pic18f4550.h: 8947: struct {
[; ;pic18f4550.h: 8948: unsigned :1;
[; ;pic18f4550.h: 8949: unsigned INT0F :1;
[; ;pic18f4550.h: 8950: unsigned T0IF :1;
[; ;pic18f4550.h: 8951: unsigned :1;
[; ;pic18f4550.h: 8952: unsigned INT0E :1;
[; ;pic18f4550.h: 8953: unsigned T0IE :1;
[; ;pic18f4550.h: 8954: unsigned PEIE :1;
[; ;pic18f4550.h: 8955: unsigned GIE :1;
[; ;pic18f4550.h: 8956: };
[; ;pic18f4550.h: 8957: struct {
[; ;pic18f4550.h: 8958: unsigned :6;
[; ;pic18f4550.h: 8959: unsigned GIEL :1;
[; ;pic18f4550.h: 8960: unsigned GIEH :1;
[; ;pic18f4550.h: 8961: };
[; ;pic18f4550.h: 8962: } INTCONbits_t;
[; ;pic18f4550.h: 8963: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4550.h: 9047: extern volatile unsigned short PROD @ 0xFF3;
"9049
[; ;pic18f4550.h: 9049: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4550.h: 9053: extern volatile unsigned char PRODL @ 0xFF3;
"9055
[; ;pic18f4550.h: 9055: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4550.h: 9059: extern volatile unsigned char PRODH @ 0xFF4;
"9061
[; ;pic18f4550.h: 9061: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4550.h: 9065: extern volatile unsigned char TABLAT @ 0xFF5;
"9067
[; ;pic18f4550.h: 9067: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4550.h: 9072: extern volatile unsigned short long TBLPTR @ 0xFF6;
"9075
[; ;pic18f4550.h: 9075: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4550.h: 9079: extern volatile unsigned char TBLPTRL @ 0xFF6;
"9081
[; ;pic18f4550.h: 9081: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4550.h: 9085: extern volatile unsigned char TBLPTRH @ 0xFF7;
"9087
[; ;pic18f4550.h: 9087: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4550.h: 9091: extern volatile unsigned char TBLPTRU @ 0xFF8;
"9093
[; ;pic18f4550.h: 9093: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4550.h: 9098: extern volatile unsigned short long PCLAT @ 0xFF9;
"9101
[; ;pic18f4550.h: 9101: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4550.h: 9105: extern volatile unsigned short long PC @ 0xFF9;
"9108
[; ;pic18f4550.h: 9108: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4550.h: 9112: extern volatile unsigned char PCL @ 0xFF9;
"9114
[; ;pic18f4550.h: 9114: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4550.h: 9118: extern volatile unsigned char PCLATH @ 0xFFA;
"9120
[; ;pic18f4550.h: 9120: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4550.h: 9124: extern volatile unsigned char PCLATU @ 0xFFB;
"9126
[; ;pic18f4550.h: 9126: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4550.h: 9130: extern volatile unsigned char STKPTR @ 0xFFC;
"9132
[; ;pic18f4550.h: 9132: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4550.h: 9135: typedef union {
[; ;pic18f4550.h: 9136: struct {
[; ;pic18f4550.h: 9137: unsigned STKPTR :5;
[; ;pic18f4550.h: 9138: unsigned :1;
[; ;pic18f4550.h: 9139: unsigned STKUNF :1;
[; ;pic18f4550.h: 9140: unsigned STKFUL :1;
[; ;pic18f4550.h: 9141: };
[; ;pic18f4550.h: 9142: struct {
[; ;pic18f4550.h: 9143: unsigned STKPTR0 :1;
[; ;pic18f4550.h: 9144: unsigned STKPTR1 :1;
[; ;pic18f4550.h: 9145: unsigned STKPTR2 :1;
[; ;pic18f4550.h: 9146: unsigned STKPTR3 :1;
[; ;pic18f4550.h: 9147: unsigned STKPTR4 :1;
[; ;pic18f4550.h: 9148: };
[; ;pic18f4550.h: 9149: struct {
[; ;pic18f4550.h: 9150: unsigned :7;
[; ;pic18f4550.h: 9151: unsigned STKOVF :1;
[; ;pic18f4550.h: 9152: };
[; ;pic18f4550.h: 9153: } STKPTRbits_t;
[; ;pic18f4550.h: 9154: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4550.h: 9204: extern volatile unsigned short long TOS @ 0xFFD;
"9207
[; ;pic18f4550.h: 9207: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4550.h: 9211: extern volatile unsigned char TOSL @ 0xFFD;
"9213
[; ;pic18f4550.h: 9213: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4550.h: 9217: extern volatile unsigned char TOSH @ 0xFFE;
"9219
[; ;pic18f4550.h: 9219: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4550.h: 9223: extern volatile unsigned char TOSU @ 0xFFF;
"9225
[; ;pic18f4550.h: 9225: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4550.h: 9235: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4550.h: 9237: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4550.h: 9239: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4550.h: 9241: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4550.h: 9243: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4550.h: 9245: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4550.h: 9247: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4550.h: 9249: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4550.h: 9251: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4550.h: 9253: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4550.h: 9255: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4550.h: 9257: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4550.h: 9259: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4550.h: 9261: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 9263: extern volatile __bit __attribute__((__deprecated__)) ADDR0 @ (((unsigned) &SPPEPS)*8) + 0;
[; ;pic18f4550.h: 9265: extern volatile __bit __attribute__((__deprecated__)) ADDR1 @ (((unsigned) &SPPEPS)*8) + 1;
[; ;pic18f4550.h: 9267: extern volatile __bit __attribute__((__deprecated__)) ADDR2 @ (((unsigned) &SPPEPS)*8) + 2;
[; ;pic18f4550.h: 9269: extern volatile __bit __attribute__((__deprecated__)) ADDR3 @ (((unsigned) &SPPEPS)*8) + 3;
[; ;pic18f4550.h: 9271: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4550.h: 9273: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4550.h: 9275: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4550.h: 9277: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 9279: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4550.h: 9281: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4550.h: 9283: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4550.h: 9285: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4550.h: 9287: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4550.h: 9289: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 9291: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 9293: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 9295: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 9297: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9299: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4550.h: 9301: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4550.h: 9303: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4550.h: 9305: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4550.h: 9307: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9309: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 9311: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4550.h: 9313: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 9315: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 9317: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4550.h: 9319: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4550.h: 9321: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4550.h: 9323: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4550.h: 9325: extern volatile __bit BUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 9327: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4550.h: 9329: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4550.h: 9331: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4550.h: 9333: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4550.h: 9335: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4550.h: 9337: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9339: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9341: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4550.h: 9343: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4550.h: 9345: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4550.h: 9347: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4550.h: 9349: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4550.h: 9351: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4550.h: 9353: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4550.h: 9355: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9357: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9359: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4550.h: 9361: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4550.h: 9363: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4550.h: 9365: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4550.h: 9367: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4550.h: 9369: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4550.h: 9371: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4550.h: 9373: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9375: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9377: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9379: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4550.h: 9381: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4550.h: 9383: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4550.h: 9385: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4550.h: 9387: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9389: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4550.h: 9391: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9393: extern volatile __bit CK1SPP @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9395: extern volatile __bit CK2SPP @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9397: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4550.h: 9399: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4550.h: 9401: extern volatile __bit CLK1EN @ (((unsigned) &SPPCFG)*8) + 4;
[; ;pic18f4550.h: 9403: extern volatile __bit CLKCFG0 @ (((unsigned) &SPPCFG)*8) + 6;
[; ;pic18f4550.h: 9405: extern volatile __bit CLKCFG1 @ (((unsigned) &SPPCFG)*8) + 7;
[; ;pic18f4550.h: 9407: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9409: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9411: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9413: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9415: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9417: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9419: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4550.h: 9421: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4550.h: 9423: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4550.h: 9425: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4550.h: 9427: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4550.h: 9429: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4550.h: 9431: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4550.h: 9433: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4550.h: 9435: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9437: extern volatile __bit CSEN @ (((unsigned) &SPPCFG)*8) + 5;
[; ;pic18f4550.h: 9439: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9441: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9443: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4550.h: 9445: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4550.h: 9447: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4550.h: 9449: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4550.h: 9451: extern volatile __bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9453: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4550.h: 9455: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9457: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9459: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4550.h: 9461: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9463: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9465: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9467: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4550.h: 9469: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4550.h: 9471: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4550.h: 9473: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4550.h: 9475: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4550.h: 9477: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4550.h: 9479: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4550.h: 9481: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4550.h: 9483: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9485: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9487: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9489: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9491: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9493: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4550.h: 9495: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4550.h: 9497: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4550.h: 9499: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4550.h: 9501: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4550.h: 9503: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9505: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4550.h: 9507: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4550.h: 9509: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4550.h: 9511: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4550.h: 9513: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4550.h: 9515: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4550.h: 9517: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4550.h: 9519: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4550.h: 9521: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9523: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9525: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9527: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9529: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9531: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9533: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9535: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9537: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9539: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9541: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9543: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9545: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9547: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9549: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9551: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9553: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9555: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9557: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9559: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9561: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9563: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9565: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9567: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9569: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9571: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9573: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9575: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9577: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9579: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9581: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9583: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9585: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9587: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9589: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9591: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9593: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9595: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9597: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9599: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9601: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9603: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9605: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4550.h: 9607: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4550.h: 9609: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4550.h: 9611: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4550.h: 9613: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4550.h: 9615: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4550.h: 9617: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9619: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9621: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9623: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9625: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9627: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9629: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4550.h: 9631: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4550.h: 9633: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9635: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9637: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4550.h: 9639: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4550.h: 9641: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4550.h: 9643: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4550.h: 9645: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4550.h: 9647: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4550.h: 9649: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9651: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9653: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9655: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9657: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9659: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9661: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4550.h: 9663: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4550.h: 9665: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9667: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9669: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4550.h: 9671: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4550.h: 9673: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4550.h: 9675: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4550.h: 9677: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4550.h: 9679: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4550.h: 9681: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9683: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9685: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9687: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9689: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9691: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9693: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4550.h: 9695: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4550.h: 9697: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9699: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9701: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4550.h: 9703: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4550.h: 9705: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4550.h: 9707: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4550.h: 9709: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4550.h: 9711: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4550.h: 9713: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9715: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9717: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9719: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9721: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9723: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9725: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4550.h: 9727: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4550.h: 9729: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9731: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9733: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4550.h: 9735: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4550.h: 9737: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4550.h: 9739: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4550.h: 9741: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4550.h: 9743: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4550.h: 9745: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9747: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9749: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9751: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9753: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9755: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9757: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4550.h: 9759: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4550.h: 9761: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4550.h: 9763: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9765: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4550.h: 9767: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4550.h: 9769: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4550.h: 9771: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4550.h: 9773: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4550.h: 9775: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4550.h: 9777: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4550.h: 9779: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4550.h: 9781: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4550.h: 9783: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4550.h: 9785: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4550.h: 9787: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4550.h: 9789: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4550.h: 9791: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4550.h: 9793: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9795: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9797: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9799: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9801: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9803: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9805: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9807: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9809: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9811: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9813: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9815: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9817: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9819: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9821: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9823: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9825: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9827: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9829: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9831: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9833: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9835: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9837: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4550.h: 9839: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4550.h: 9841: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4550.h: 9843: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9845: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9847: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9849: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9851: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9853: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9855: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9857: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9859: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9861: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9863: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9865: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9867: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9869: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9871: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9873: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9875: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9877: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9879: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9881: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4550.h: 9883: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4550.h: 9885: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4550.h: 9887: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4550.h: 9889: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9891: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9893: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4550.h: 9895: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4550.h: 9897: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4550.h: 9899: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9901: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9903: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9905: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9907: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9909: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9911: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9913: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9915: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9917: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9919: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9921: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9923: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9925: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9927: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9929: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9931: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9933: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9935: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9937: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9939: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9941: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9943: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9945: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9947: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9949: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9951: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9953: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9955: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9957: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9959: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9961: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9963: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9965: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9967: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9969: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9971: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9973: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9975: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9977: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9979: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9981: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9983: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9985: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9987: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9989: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9991: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9993: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9995: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9997: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9999: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 10001: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 10003: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 10005: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 10007: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 10009: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 10011: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 10013: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 10015: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 10017: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 10019: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 10021: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 10023: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 10025: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 10027: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 10029: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 10031: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 10033: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 10035: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 10037: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 10039: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 10041: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 10043: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 10045: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 10047: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 10049: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 10051: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 10053: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4550.h: 10055: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10057: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10059: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10061: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10063: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10065: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10067: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10069: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10071: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10073: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10075: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10077: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10079: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10081: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10083: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4550.h: 10085: extern volatile __bit OESPP @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 10087: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 10089: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4550.h: 10091: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4550.h: 10093: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4550.h: 10095: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4550.h: 10097: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 10099: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 10101: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 10103: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4550.h: 10105: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4550.h: 10107: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 10109: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10111: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 10113: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 10115: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10117: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 10119: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4550.h: 10121: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4550.h: 10123: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4550.h: 10125: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 10127: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10129: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 10131: extern volatile __bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4550.h: 10133: extern volatile __bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4550.h: 10135: extern volatile __bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4550.h: 10137: extern volatile __bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4550.h: 10139: extern volatile __bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4550.h: 10141: extern volatile __bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4550.h: 10143: extern volatile __bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4550.h: 10145: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 10147: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 10149: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4550.h: 10151: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 10153: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 10155: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 10157: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4550.h: 10159: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4550.h: 10161: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4550.h: 10163: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10165: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10167: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10169: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4550.h: 10171: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4550.h: 10173: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4550.h: 10175: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4550.h: 10177: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 10179: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 10181: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 10183: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4550.h: 10185: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4550.h: 10187: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4550.h: 10189: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4550.h: 10191: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10193: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 10195: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10197: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10199: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 10201: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 10203: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 10205: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 10207: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 10209: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 10211: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 10213: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4550.h: 10215: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 10217: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 10219: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 10221: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4550.h: 10223: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4550.h: 10225: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4550.h: 10227: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10229: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10231: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10233: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 10235: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 10237: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 10239: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 10241: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4550.h: 10243: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4550.h: 10245: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10247: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 10249: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 10251: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 10253: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 10255: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4550.h: 10257: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 10259: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 10261: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 10263: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 10265: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 10267: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4550.h: 10269: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 10271: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 10273: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10275: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 10277: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 10279: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 10281: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 10283: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 10285: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10287: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 10289: extern volatile __bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 10291: extern volatile __bit RDSPP @ (((unsigned) &SPPEPS)*8) + 7;
[; ;pic18f4550.h: 10293: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 10295: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10297: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 10299: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 10301: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 10303: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10305: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4550.h: 10307: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10309: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4550.h: 10311: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10313: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 10315: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 10317: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 10319: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 10321: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 10323: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10325: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10327: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10329: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4550.h: 10331: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10333: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4550.h: 10335: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4550.h: 10337: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4550.h: 10339: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4550.h: 10341: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10343: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10345: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4550.h: 10347: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4550.h: 10349: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4550.h: 10351: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10353: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10355: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4550.h: 10357: extern volatile __bit SPP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 10359: extern volatile __bit SPP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 10361: extern volatile __bit SPP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 10363: extern volatile __bit SPP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 10365: extern volatile __bit SPP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 10367: extern volatile __bit SPP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 10369: extern volatile __bit SPP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 10371: extern volatile __bit SPP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10373: extern volatile __bit SPPBUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 10375: extern volatile __bit SPPEN @ (((unsigned) &SPPCON)*8) + 0;
[; ;pic18f4550.h: 10377: extern volatile __bit SPPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 10379: extern volatile __bit SPPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 10381: extern volatile __bit SPPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 10383: extern volatile __bit SPPOWN @ (((unsigned) &SPPCON)*8) + 1;
[; ;pic18f4550.h: 10385: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10387: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10389: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10391: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4550.h: 10393: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4550.h: 10395: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4550.h: 10397: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4550.h: 10399: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4550.h: 10401: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4550.h: 10403: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4550.h: 10405: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4550.h: 10407: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4550.h: 10409: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4550.h: 10411: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4550.h: 10413: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 10415: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10417: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10419: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4550.h: 10421: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4550.h: 10423: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4550.h: 10425: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4550.h: 10427: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4550.h: 10429: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4550.h: 10431: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 10433: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4550.h: 10435: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10437: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10439: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10441: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10443: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4550.h: 10445: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 10447: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4550.h: 10449: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10451: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10453: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10455: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4550.h: 10457: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4550.h: 10459: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4550.h: 10461: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4550.h: 10463: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10465: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4550.h: 10467: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4550.h: 10469: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10471: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10473: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10475: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4550.h: 10477: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4550.h: 10479: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10481: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4550.h: 10483: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4550.h: 10485: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10487: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10489: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10491: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10493: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10495: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4550.h: 10497: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4550.h: 10499: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4550.h: 10501: extern volatile __bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10503: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10505: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10507: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10509: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10511: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10513: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4550.h: 10515: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4550.h: 10517: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4550.h: 10519: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4550.h: 10521: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4550.h: 10523: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4550.h: 10525: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4550.h: 10527: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4550.h: 10529: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4550.h: 10531: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4550.h: 10533: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4550.h: 10535: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4550.h: 10537: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4550.h: 10539: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4550.h: 10541: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4550.h: 10543: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10545: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10547: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10549: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10551: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10553: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4550.h: 10555: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4550.h: 10557: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4550.h: 10559: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4550.h: 10561: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4550.h: 10563: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4550.h: 10565: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4550.h: 10567: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4550.h: 10569: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4550.h: 10571: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4550.h: 10573: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4550.h: 10575: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4550.h: 10577: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4550.h: 10579: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4550.h: 10581: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4550.h: 10583: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4550.h: 10585: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4550.h: 10587: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4550.h: 10589: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4550.h: 10591: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4550.h: 10593: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4550.h: 10595: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4550.h: 10597: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4550.h: 10599: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4550.h: 10601: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4550.h: 10603: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4550.h: 10605: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4550.h: 10607: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4550.h: 10609: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4550.h: 10611: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4550.h: 10613: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4550.h: 10615: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10617: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10619: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4550.h: 10621: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4550.h: 10623: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4550.h: 10625: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4550.h: 10627: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4550.h: 10629: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4550.h: 10631: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4550.h: 10633: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10635: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10637: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10639: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10641: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10643: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10645: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10647: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10649: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10651: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10653: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10655: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10657: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10659: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10661: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10663: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10665: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4550.h: 10667: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4550.h: 10669: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4550.h: 10671: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10673: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4550.h: 10675: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10677: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10679: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4550.h: 10681: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4550.h: 10683: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4550.h: 10685: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4550.h: 10687: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4550.h: 10689: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4550.h: 10691: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4550.h: 10693: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4550.h: 10695: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4550.h: 10697: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10699: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10701: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10703: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10705: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4550.h: 10707: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10709: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10711: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10713: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4550.h: 10715: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4550.h: 10717: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4550.h: 10719: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4550.h: 10721: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4550.h: 10723: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4550.h: 10725: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10727: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4550.h: 10729: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4550.h: 10731: extern volatile __bit WRSPP @ (((unsigned) &SPPEPS)*8) + 6;
[; ;pic18f4550.h: 10733: extern volatile __bit WS0 @ (((unsigned) &SPPCFG)*8) + 0;
[; ;pic18f4550.h: 10735: extern volatile __bit WS1 @ (((unsigned) &SPPCFG)*8) + 1;
[; ;pic18f4550.h: 10737: extern volatile __bit WS2 @ (((unsigned) &SPPCFG)*8) + 2;
[; ;pic18f4550.h: 10739: extern volatile __bit WS3 @ (((unsigned) &SPPCFG)*8) + 3;
[; ;pic18f4550.h: 10741: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10743: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4550.h: 10745: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10747: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10749: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10751: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10753: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10755: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10757: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10759: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10761: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10763: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10765: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10767: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10769: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10771: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2040: void OpenADC ( unsigned char ,
[; ;adc.h: 2041: unsigned char ,
[; ;adc.h: 2042: unsigned char );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 38: void Close_ancomp( void );
[; ;ancomp.h: 39: void Open_ancomp(unsigned char config);
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: signed char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 77: unsigned Cap1OVF:1;
[; ;capture.h: 82: unsigned Cap2OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 474: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 475: unsigned int ReadCapture1 (void);
[; ;capture.h: 476: void CloseCapture1 (void);
[; ;capture.h: 484: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 485: unsigned int ReadCapture2 (void);
[; ;capture.h: 486: void CloseCapture2 (void);
[; ;compare.h: 385: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 386: void CloseCompare1(void);
[; ;compare.h: 392: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 393: void CloseCompare2(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdat );
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 89: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 95: typedef unsigned short long UINT24;
[; ;GenericTypeDefs.h: 103: typedef union
[; ;GenericTypeDefs.h: 104: {
[; ;GenericTypeDefs.h: 105: UINT8 Val;
[; ;GenericTypeDefs.h: 106: struct
[; ;GenericTypeDefs.h: 107: {
[; ;GenericTypeDefs.h: 108: UINT8 b0:1;
[; ;GenericTypeDefs.h: 109: UINT8 b1:1;
[; ;GenericTypeDefs.h: 110: UINT8 b2:1;
[; ;GenericTypeDefs.h: 111: UINT8 b3:1;
[; ;GenericTypeDefs.h: 112: UINT8 b4:1;
[; ;GenericTypeDefs.h: 113: UINT8 b5:1;
[; ;GenericTypeDefs.h: 114: UINT8 b6:1;
[; ;GenericTypeDefs.h: 115: UINT8 b7:1;
[; ;GenericTypeDefs.h: 116: } bits;
[; ;GenericTypeDefs.h: 117: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 119: typedef union
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT16 Val;
[; ;GenericTypeDefs.h: 122: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 123: struct 
[; ;GenericTypeDefs.h: 124: {
[; ;GenericTypeDefs.h: 125: UINT8 LB;
[; ;GenericTypeDefs.h: 126: UINT8 HB;
[; ;GenericTypeDefs.h: 127: } byte;
[; ;GenericTypeDefs.h: 128: struct 
[; ;GenericTypeDefs.h: 129: {
[; ;GenericTypeDefs.h: 130: UINT8 b0:1;
[; ;GenericTypeDefs.h: 131: UINT8 b1:1;
[; ;GenericTypeDefs.h: 132: UINT8 b2:1;
[; ;GenericTypeDefs.h: 133: UINT8 b3:1;
[; ;GenericTypeDefs.h: 134: UINT8 b4:1;
[; ;GenericTypeDefs.h: 135: UINT8 b5:1;
[; ;GenericTypeDefs.h: 136: UINT8 b6:1;
[; ;GenericTypeDefs.h: 137: UINT8 b7:1;
[; ;GenericTypeDefs.h: 138: UINT8 b8:1;
[; ;GenericTypeDefs.h: 139: UINT8 b9:1;
[; ;GenericTypeDefs.h: 140: UINT8 b10:1;
[; ;GenericTypeDefs.h: 141: UINT8 b11:1;
[; ;GenericTypeDefs.h: 142: UINT8 b12:1;
[; ;GenericTypeDefs.h: 143: UINT8 b13:1;
[; ;GenericTypeDefs.h: 144: UINT8 b14:1;
[; ;GenericTypeDefs.h: 145: UINT8 b15:1;
[; ;GenericTypeDefs.h: 146: } bits;
[; ;GenericTypeDefs.h: 147: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 151: typedef union
[; ;GenericTypeDefs.h: 152: {
[; ;GenericTypeDefs.h: 153: UINT24 Val;
[; ;GenericTypeDefs.h: 154: UINT8 v[3] ;
[; ;GenericTypeDefs.h: 155: struct 
[; ;GenericTypeDefs.h: 156: {
[; ;GenericTypeDefs.h: 157: UINT8 LB;
[; ;GenericTypeDefs.h: 158: UINT8 HB;
[; ;GenericTypeDefs.h: 159: UINT8 UB;
[; ;GenericTypeDefs.h: 160: } byte;
[; ;GenericTypeDefs.h: 161: struct 
[; ;GenericTypeDefs.h: 162: {
[; ;GenericTypeDefs.h: 163: UINT8 b0:1;
[; ;GenericTypeDefs.h: 164: UINT8 b1:1;
[; ;GenericTypeDefs.h: 165: UINT8 b2:1;
[; ;GenericTypeDefs.h: 166: UINT8 b3:1;
[; ;GenericTypeDefs.h: 167: UINT8 b4:1;
[; ;GenericTypeDefs.h: 168: UINT8 b5:1;
[; ;GenericTypeDefs.h: 169: UINT8 b6:1;
[; ;GenericTypeDefs.h: 170: UINT8 b7:1;
[; ;GenericTypeDefs.h: 171: UINT8 b8:1;
[; ;GenericTypeDefs.h: 172: UINT8 b9:1;
[; ;GenericTypeDefs.h: 173: UINT8 b10:1;
[; ;GenericTypeDefs.h: 174: UINT8 b11:1;
[; ;GenericTypeDefs.h: 175: UINT8 b12:1;
[; ;GenericTypeDefs.h: 176: UINT8 b13:1;
[; ;GenericTypeDefs.h: 177: UINT8 b14:1;
[; ;GenericTypeDefs.h: 178: UINT8 b15:1;
[; ;GenericTypeDefs.h: 179: UINT8 b16:1;
[; ;GenericTypeDefs.h: 180: UINT8 b17:1;
[; ;GenericTypeDefs.h: 181: UINT8 b18:1;
[; ;GenericTypeDefs.h: 182: UINT8 b19:1;
[; ;GenericTypeDefs.h: 183: UINT8 b20:1;
[; ;GenericTypeDefs.h: 184: UINT8 b21:1;
[; ;GenericTypeDefs.h: 185: UINT8 b22:1;
[; ;GenericTypeDefs.h: 186: UINT8 b23:1;
[; ;GenericTypeDefs.h: 187: } bits;
[; ;GenericTypeDefs.h: 188: } UINT24_VAL, UINT24_BITS;
[; ;GenericTypeDefs.h: 191: typedef union
[; ;GenericTypeDefs.h: 192: {
[; ;GenericTypeDefs.h: 193: UINT32 Val;
[; ;GenericTypeDefs.h: 194: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 195: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 196: struct 
[; ;GenericTypeDefs.h: 197: {
[; ;GenericTypeDefs.h: 198: UINT16 LW;
[; ;GenericTypeDefs.h: 199: UINT16 HW;
[; ;GenericTypeDefs.h: 200: } word;
[; ;GenericTypeDefs.h: 201: struct 
[; ;GenericTypeDefs.h: 202: {
[; ;GenericTypeDefs.h: 203: UINT8 LB;
[; ;GenericTypeDefs.h: 204: UINT8 HB;
[; ;GenericTypeDefs.h: 205: UINT8 UB;
[; ;GenericTypeDefs.h: 206: UINT8 MB;
[; ;GenericTypeDefs.h: 207: } byte;
[; ;GenericTypeDefs.h: 208: struct 
[; ;GenericTypeDefs.h: 209: {
[; ;GenericTypeDefs.h: 210: UINT16_VAL low;
[; ;GenericTypeDefs.h: 211: UINT16_VAL high;
[; ;GenericTypeDefs.h: 212: }wordUnion;
[; ;GenericTypeDefs.h: 213: struct 
[; ;GenericTypeDefs.h: 214: {
[; ;GenericTypeDefs.h: 215: UINT8 b0:1;
[; ;GenericTypeDefs.h: 216: UINT8 b1:1;
[; ;GenericTypeDefs.h: 217: UINT8 b2:1;
[; ;GenericTypeDefs.h: 218: UINT8 b3:1;
[; ;GenericTypeDefs.h: 219: UINT8 b4:1;
[; ;GenericTypeDefs.h: 220: UINT8 b5:1;
[; ;GenericTypeDefs.h: 221: UINT8 b6:1;
[; ;GenericTypeDefs.h: 222: UINT8 b7:1;
[; ;GenericTypeDefs.h: 223: UINT8 b8:1;
[; ;GenericTypeDefs.h: 224: UINT8 b9:1;
[; ;GenericTypeDefs.h: 225: UINT8 b10:1;
[; ;GenericTypeDefs.h: 226: UINT8 b11:1;
[; ;GenericTypeDefs.h: 227: UINT8 b12:1;
[; ;GenericTypeDefs.h: 228: UINT8 b13:1;
[; ;GenericTypeDefs.h: 229: UINT8 b14:1;
[; ;GenericTypeDefs.h: 230: UINT8 b15:1;
[; ;GenericTypeDefs.h: 231: UINT8 b16:1;
[; ;GenericTypeDefs.h: 232: UINT8 b17:1;
[; ;GenericTypeDefs.h: 233: UINT8 b18:1;
[; ;GenericTypeDefs.h: 234: UINT8 b19:1;
[; ;GenericTypeDefs.h: 235: UINT8 b20:1;
[; ;GenericTypeDefs.h: 236: UINT8 b21:1;
[; ;GenericTypeDefs.h: 237: UINT8 b22:1;
[; ;GenericTypeDefs.h: 238: UINT8 b23:1;
[; ;GenericTypeDefs.h: 239: UINT8 b24:1;
[; ;GenericTypeDefs.h: 240: UINT8 b25:1;
[; ;GenericTypeDefs.h: 241: UINT8 b26:1;
[; ;GenericTypeDefs.h: 242: UINT8 b27:1;
[; ;GenericTypeDefs.h: 243: UINT8 b28:1;
[; ;GenericTypeDefs.h: 244: UINT8 b29:1;
[; ;GenericTypeDefs.h: 245: UINT8 b30:1;
[; ;GenericTypeDefs.h: 246: UINT8 b31:1;
[; ;GenericTypeDefs.h: 247: } bits;
[; ;GenericTypeDefs.h: 248: } UINT32_VAL;
[; ;GenericTypeDefs.h: 343: typedef void VOID;
[; ;GenericTypeDefs.h: 345: typedef char CHAR8;
[; ;GenericTypeDefs.h: 346: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 348: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 349: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 350: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 353: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 354: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 355: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 356: typedef signed long LONG;
[; ;GenericTypeDefs.h: 359: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 360: typedef union
[; ;GenericTypeDefs.h: 361: {
[; ;GenericTypeDefs.h: 362: BYTE Val;
[; ;GenericTypeDefs.h: 363: struct 
[; ;GenericTypeDefs.h: 364: {
[; ;GenericTypeDefs.h: 365: BYTE b0:1;
[; ;GenericTypeDefs.h: 366: BYTE b1:1;
[; ;GenericTypeDefs.h: 367: BYTE b2:1;
[; ;GenericTypeDefs.h: 368: BYTE b3:1;
[; ;GenericTypeDefs.h: 369: BYTE b4:1;
[; ;GenericTypeDefs.h: 370: BYTE b5:1;
[; ;GenericTypeDefs.h: 371: BYTE b6:1;
[; ;GenericTypeDefs.h: 372: BYTE b7:1;
[; ;GenericTypeDefs.h: 373: } bits;
[; ;GenericTypeDefs.h: 374: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 376: typedef union
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: WORD Val;
[; ;GenericTypeDefs.h: 379: BYTE v[2] ;
[; ;GenericTypeDefs.h: 380: struct 
[; ;GenericTypeDefs.h: 381: {
[; ;GenericTypeDefs.h: 382: BYTE LB;
[; ;GenericTypeDefs.h: 383: BYTE HB;
[; ;GenericTypeDefs.h: 384: } byte;
[; ;GenericTypeDefs.h: 385: struct 
[; ;GenericTypeDefs.h: 386: {
[; ;GenericTypeDefs.h: 387: BYTE b0:1;
[; ;GenericTypeDefs.h: 388: BYTE b1:1;
[; ;GenericTypeDefs.h: 389: BYTE b2:1;
[; ;GenericTypeDefs.h: 390: BYTE b3:1;
[; ;GenericTypeDefs.h: 391: BYTE b4:1;
[; ;GenericTypeDefs.h: 392: BYTE b5:1;
[; ;GenericTypeDefs.h: 393: BYTE b6:1;
[; ;GenericTypeDefs.h: 394: BYTE b7:1;
[; ;GenericTypeDefs.h: 395: BYTE b8:1;
[; ;GenericTypeDefs.h: 396: BYTE b9:1;
[; ;GenericTypeDefs.h: 397: BYTE b10:1;
[; ;GenericTypeDefs.h: 398: BYTE b11:1;
[; ;GenericTypeDefs.h: 399: BYTE b12:1;
[; ;GenericTypeDefs.h: 400: BYTE b13:1;
[; ;GenericTypeDefs.h: 401: BYTE b14:1;
[; ;GenericTypeDefs.h: 402: BYTE b15:1;
[; ;GenericTypeDefs.h: 403: } bits;
[; ;GenericTypeDefs.h: 404: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 406: typedef union
[; ;GenericTypeDefs.h: 407: {
[; ;GenericTypeDefs.h: 408: DWORD Val;
[; ;GenericTypeDefs.h: 409: WORD w[2] ;
[; ;GenericTypeDefs.h: 410: BYTE v[4] ;
[; ;GenericTypeDefs.h: 411: struct 
[; ;GenericTypeDefs.h: 412: {
[; ;GenericTypeDefs.h: 413: WORD LW;
[; ;GenericTypeDefs.h: 414: WORD HW;
[; ;GenericTypeDefs.h: 415: } word;
[; ;GenericTypeDefs.h: 416: struct 
[; ;GenericTypeDefs.h: 417: {
[; ;GenericTypeDefs.h: 418: BYTE LB;
[; ;GenericTypeDefs.h: 419: BYTE HB;
[; ;GenericTypeDefs.h: 420: BYTE UB;
[; ;GenericTypeDefs.h: 421: BYTE MB;
[; ;GenericTypeDefs.h: 422: } byte;
[; ;GenericTypeDefs.h: 423: struct 
[; ;GenericTypeDefs.h: 424: {
[; ;GenericTypeDefs.h: 425: WORD_VAL low;
[; ;GenericTypeDefs.h: 426: WORD_VAL high;
[; ;GenericTypeDefs.h: 427: }wordUnion;
[; ;GenericTypeDefs.h: 428: struct 
[; ;GenericTypeDefs.h: 429: {
[; ;GenericTypeDefs.h: 430: BYTE b0:1;
[; ;GenericTypeDefs.h: 431: BYTE b1:1;
[; ;GenericTypeDefs.h: 432: BYTE b2:1;
[; ;GenericTypeDefs.h: 433: BYTE b3:1;
[; ;GenericTypeDefs.h: 434: BYTE b4:1;
[; ;GenericTypeDefs.h: 435: BYTE b5:1;
[; ;GenericTypeDefs.h: 436: BYTE b6:1;
[; ;GenericTypeDefs.h: 437: BYTE b7:1;
[; ;GenericTypeDefs.h: 438: BYTE b8:1;
[; ;GenericTypeDefs.h: 439: BYTE b9:1;
[; ;GenericTypeDefs.h: 440: BYTE b10:1;
[; ;GenericTypeDefs.h: 441: BYTE b11:1;
[; ;GenericTypeDefs.h: 442: BYTE b12:1;
[; ;GenericTypeDefs.h: 443: BYTE b13:1;
[; ;GenericTypeDefs.h: 444: BYTE b14:1;
[; ;GenericTypeDefs.h: 445: BYTE b15:1;
[; ;GenericTypeDefs.h: 446: BYTE b16:1;
[; ;GenericTypeDefs.h: 447: BYTE b17:1;
[; ;GenericTypeDefs.h: 448: BYTE b18:1;
[; ;GenericTypeDefs.h: 449: BYTE b19:1;
[; ;GenericTypeDefs.h: 450: BYTE b20:1;
[; ;GenericTypeDefs.h: 451: BYTE b21:1;
[; ;GenericTypeDefs.h: 452: BYTE b22:1;
[; ;GenericTypeDefs.h: 453: BYTE b23:1;
[; ;GenericTypeDefs.h: 454: BYTE b24:1;
[; ;GenericTypeDefs.h: 455: BYTE b25:1;
[; ;GenericTypeDefs.h: 456: BYTE b26:1;
[; ;GenericTypeDefs.h: 457: BYTE b27:1;
[; ;GenericTypeDefs.h: 458: BYTE b28:1;
[; ;GenericTypeDefs.h: 459: BYTE b29:1;
[; ;GenericTypeDefs.h: 460: BYTE b30:1;
[; ;GenericTypeDefs.h: 461: BYTE b31:1;
[; ;GenericTypeDefs.h: 462: } bits;
[; ;GenericTypeDefs.h: 463: } DWORD_VAL;
[; ;GenericTypeDefs.h: 466: typedef union
[; ;GenericTypeDefs.h: 467: {
[; ;GenericTypeDefs.h: 468: QWORD Val;
[; ;GenericTypeDefs.h: 469: DWORD d[2] ;
[; ;GenericTypeDefs.h: 470: WORD w[4] ;
[; ;GenericTypeDefs.h: 471: BYTE v[8] ;
[; ;GenericTypeDefs.h: 472: struct 
[; ;GenericTypeDefs.h: 473: {
[; ;GenericTypeDefs.h: 474: DWORD LD;
[; ;GenericTypeDefs.h: 475: DWORD HD;
[; ;GenericTypeDefs.h: 476: } dword;
[; ;GenericTypeDefs.h: 477: struct 
[; ;GenericTypeDefs.h: 478: {
[; ;GenericTypeDefs.h: 479: WORD LW;
[; ;GenericTypeDefs.h: 480: WORD HW;
[; ;GenericTypeDefs.h: 481: WORD UW;
[; ;GenericTypeDefs.h: 482: WORD MW;
[; ;GenericTypeDefs.h: 483: } word;
[; ;GenericTypeDefs.h: 484: struct 
[; ;GenericTypeDefs.h: 485: {
[; ;GenericTypeDefs.h: 486: BYTE b0:1;
[; ;GenericTypeDefs.h: 487: BYTE b1:1;
[; ;GenericTypeDefs.h: 488: BYTE b2:1;
[; ;GenericTypeDefs.h: 489: BYTE b3:1;
[; ;GenericTypeDefs.h: 490: BYTE b4:1;
[; ;GenericTypeDefs.h: 491: BYTE b5:1;
[; ;GenericTypeDefs.h: 492: BYTE b6:1;
[; ;GenericTypeDefs.h: 493: BYTE b7:1;
[; ;GenericTypeDefs.h: 494: BYTE b8:1;
[; ;GenericTypeDefs.h: 495: BYTE b9:1;
[; ;GenericTypeDefs.h: 496: BYTE b10:1;
[; ;GenericTypeDefs.h: 497: BYTE b11:1;
[; ;GenericTypeDefs.h: 498: BYTE b12:1;
[; ;GenericTypeDefs.h: 499: BYTE b13:1;
[; ;GenericTypeDefs.h: 500: BYTE b14:1;
[; ;GenericTypeDefs.h: 501: BYTE b15:1;
[; ;GenericTypeDefs.h: 502: BYTE b16:1;
[; ;GenericTypeDefs.h: 503: BYTE b17:1;
[; ;GenericTypeDefs.h: 504: BYTE b18:1;
[; ;GenericTypeDefs.h: 505: BYTE b19:1;
[; ;GenericTypeDefs.h: 506: BYTE b20:1;
[; ;GenericTypeDefs.h: 507: BYTE b21:1;
[; ;GenericTypeDefs.h: 508: BYTE b22:1;
[; ;GenericTypeDefs.h: 509: BYTE b23:1;
[; ;GenericTypeDefs.h: 510: BYTE b24:1;
[; ;GenericTypeDefs.h: 511: BYTE b25:1;
[; ;GenericTypeDefs.h: 512: BYTE b26:1;
[; ;GenericTypeDefs.h: 513: BYTE b27:1;
[; ;GenericTypeDefs.h: 514: BYTE b28:1;
[; ;GenericTypeDefs.h: 515: BYTE b29:1;
[; ;GenericTypeDefs.h: 516: BYTE b30:1;
[; ;GenericTypeDefs.h: 517: BYTE b31:1;
[; ;GenericTypeDefs.h: 518: BYTE b32:1;
[; ;GenericTypeDefs.h: 519: BYTE b33:1;
[; ;GenericTypeDefs.h: 520: BYTE b34:1;
[; ;GenericTypeDefs.h: 521: BYTE b35:1;
[; ;GenericTypeDefs.h: 522: BYTE b36:1;
[; ;GenericTypeDefs.h: 523: BYTE b37:1;
[; ;GenericTypeDefs.h: 524: BYTE b38:1;
[; ;GenericTypeDefs.h: 525: BYTE b39:1;
[; ;GenericTypeDefs.h: 526: BYTE b40:1;
[; ;GenericTypeDefs.h: 527: BYTE b41:1;
[; ;GenericTypeDefs.h: 528: BYTE b42:1;
[; ;GenericTypeDefs.h: 529: BYTE b43:1;
[; ;GenericTypeDefs.h: 530: BYTE b44:1;
[; ;GenericTypeDefs.h: 531: BYTE b45:1;
[; ;GenericTypeDefs.h: 532: BYTE b46:1;
[; ;GenericTypeDefs.h: 533: BYTE b47:1;
[; ;GenericTypeDefs.h: 534: BYTE b48:1;
[; ;GenericTypeDefs.h: 535: BYTE b49:1;
[; ;GenericTypeDefs.h: 536: BYTE b50:1;
[; ;GenericTypeDefs.h: 537: BYTE b51:1;
[; ;GenericTypeDefs.h: 538: BYTE b52:1;
[; ;GenericTypeDefs.h: 539: BYTE b53:1;
[; ;GenericTypeDefs.h: 540: BYTE b54:1;
[; ;GenericTypeDefs.h: 541: BYTE b55:1;
[; ;GenericTypeDefs.h: 542: BYTE b56:1;
[; ;GenericTypeDefs.h: 543: BYTE b57:1;
[; ;GenericTypeDefs.h: 544: BYTE b58:1;
[; ;GenericTypeDefs.h: 545: BYTE b59:1;
[; ;GenericTypeDefs.h: 546: BYTE b60:1;
[; ;GenericTypeDefs.h: 547: BYTE b61:1;
[; ;GenericTypeDefs.h: 548: BYTE b62:1;
[; ;GenericTypeDefs.h: 549: BYTE b63:1;
[; ;GenericTypeDefs.h: 550: } bits;
[; ;GenericTypeDefs.h: 551: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 775: void IdleI2C( void );
[; ;i2c.h: 777: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 779: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 781: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 783: unsigned char ReadI2C( void );
[; ;i2c.h: 785: void CloseI2C( void );
[; ;i2c.h: 899: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 901: signed char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 908: signed char EEAckPolling( unsigned char control );
[; ;i2c.h: 910: signed char EEByteWrite( unsigned char control,
[; ;i2c.h: 911: unsigned char address,
[; ;i2c.h: 912: unsigned char data );
[; ;i2c.h: 914: signed int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 916: signed char EEPageWrite( unsigned char control,
[; ;i2c.h: 917: unsigned char address,
[; ;i2c.h: 918: unsigned char *wrptr );
[; ;i2c.h: 920: signed int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 922: signed char EESequentialRead( unsigned char control,
[; ;i2c.h: 923: unsigned char address,
[; ;i2c.h: 924: unsigned char *rdptr,
[; ;i2c.h: 925: unsigned char length );
[; ;mwire.h: 325: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 327: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 328: unsigned char low_byte );
[; ;mwire.h: 341: signed char WriteMwire( unsigned char data_out );
[; ;mwire.h: 354: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 474: void SetOutputPWM1 ( unsigned char output_config,
[; ;pwm.h: 475: unsigned char pwm_mode);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 485: void OpenPWM2 ( char period);
[; ;pwm.h: 486: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 492: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 236: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 237: void CloseTimer1 (void);
[; ;timers.h: 238: unsigned int ReadTimer1 (void);
[; ;timers.h: 239: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 391: void OpenTimer3 ( unsigned char config);
[; ;timers.h: 392: void CloseTimer3 (void);
[; ;timers.h: 393: unsigned int ReadTimer3 (void);
[; ;timers.h: 394: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 1179: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 568: union USART
[; ;usart.h: 569: {
[; ;usart.h: 570: unsigned char val;
[; ;usart.h: 571: struct
[; ;usart.h: 572: {
[; ;usart.h: 573: unsigned RX_NINE:1;
[; ;usart.h: 574: unsigned TX_NINE:1;
[; ;usart.h: 575: unsigned FRAME_ERROR:1;
[; ;usart.h: 576: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 577: unsigned fill:4;
[; ;usart.h: 578: };
[; ;usart.h: 579: };
[; ;usart.h: 580: extern union USART USART_Status;
[; ;usart.h: 581: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 596: char ReadUSART (void);
[; ;usart.h: 597: void WriteUSART ( char data);
[; ;usart.h: 598: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 599: void putsUSART ( char *data);
[; ;usart.h: 600: void putrsUSART ( const  char *data);
[; ;usart.h: 654: void baudUSART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;delays.h: 13: void Delay1TCYx(unsigned char);
[; ;delays.h: 19: void Delay10TCYx(unsigned char);
[; ;delays.h: 25: void Delay100TCYx(unsigned char);
[; ;delays.h: 31: void Delay1KTCYx(unsigned char);
[; ;delays.h: 37: void Delay10KTCYx(unsigned char);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 126: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 127: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 128: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
[; ;State_Mchn.h: 4: extern void Update_StateMchn(void);
[; ;State_Mchn.h: 5: unsigned char Train_Path(unsigned char From, unsigned char To);
[; ;api.h: 11: extern void APIxInitialize(void);
[; ;api.h: 12: extern unsigned int GETxAPIxRW(unsigned char index);
[; ;api.h: 13: extern void SETxAPIxVAL(unsigned char index, unsigned int value);
[; ;api.h: 14: extern void INCRxAPIxVAL(unsigned char index);
[; ;api.h: 15: extern void DECRxAPIxVAL(unsigned char index);
[; ;api.h: 16: extern unsigned int GETxAPIxVAL(unsigned char index);
[; ;api.h: 17: extern unsigned int API[];
"46 ../io.h
[v _Train_Move_Pwm_Count `ui ~T0 @X0 1 e ]
[; ;io.h: 46: unsigned int Train_Move_Pwm_Count;
[; ;io.h: 48: extern void Debounce_Inputs(void);
[; ;io.h: 49: extern void Green_Led(unsigned char Operation);
[; ;io.h: 50: extern void Red_Led(unsigned char Operation);
[; ;eeprom_settings.h: 15: extern void Eeprom_Store(void);
[; ;junction.h: 15: extern char Junction(unsigned char Left_Right, unsigned char Straight_Bend);
[; ;train_move_left.h: 15: extern char Right_Mountain_From_The_Right(unsigned char rc);
[; ;train_move_left.h: 16: extern char Left_Mountain_From_The_Right(unsigned char rc);
[; ;train_move_left.h: 17: extern char Train_Move_Left_Start(void);
[; ;train_move_left.h: 18: extern char Train_Move_Left_Brake(void);
[; ;train_move_right.h: 15: extern char Train_Move_Right_Start(void);
[; ;train_move_right.h: 16: extern char Left_Mountain_From_The_Left(unsigned char rc);
[; ;train_move_right.h: 17: extern char Right_Mountain_From_The_Left(unsigned char rc);
[; ;train_move_right.h: 18: extern char Train_Move_Right_Brake(void);
"34 ../State_Mchn.c
[v _Switch_Main `uc ~T0 @X0 1 e ]
[i _Switch_Main
-> -> 0 `i `uc
]
"35
[v _Switch_Init `uc ~T0 @X0 1 e ]
[i _Switch_Init
-> -> 0 `i `uc
]
"36
[v _Switch_Program `uc ~T0 @X0 1 e ]
[i _Switch_Program
-> -> 0 `i `uc
]
"37
[v _Switch_Activate_Controls `uc ~T0 @X0 1 e ]
[i _Switch_Activate_Controls
-> -> 0 `i `uc
]
"38
[v _Switch_Adjust_LB `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_LB
-> -> 0 `i `uc
]
"39
[v _Switch_Adjust_LF `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_LF
-> -> 0 `i `uc
]
"40
[v _Switch_Adjust_RB `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_RB
-> -> 0 `i `uc
]
"41
[v _Switch_Adjust_RF `uc ~T0 @X0 1 e ]
[i _Switch_Adjust_RF
-> -> 0 `i `uc
]
"42
[v _Switch_Train_Path `uc ~T0 @X0 1 e ]
[i _Switch_Train_Path
-> -> 0 `i `uc
]
"43
[v _Stop_Program `uc ~T0 @X0 1 e ]
[i _Stop_Program
-> -> 0 `i `uc
]
[; ;State_Mchn.c: 34: unsigned char Switch_Main = 0,
[; ;State_Mchn.c: 35: Switch_Init = 0,
[; ;State_Mchn.c: 36: Switch_Program = 0,
[; ;State_Mchn.c: 37: Switch_Activate_Controls = 0,
[; ;State_Mchn.c: 38: Switch_Adjust_LB = 0,
[; ;State_Mchn.c: 39: Switch_Adjust_LF = 0,
[; ;State_Mchn.c: 40: Switch_Adjust_RB = 0,
[; ;State_Mchn.c: 41: Switch_Adjust_RF = 0,
[; ;State_Mchn.c: 42: Switch_Train_Path = 0,
[; ;State_Mchn.c: 43: Stop_Program = 0;
"45
[v _Adjust_Counter `ui ~T0 @X0 1 e ]
[i _Adjust_Counter
-> -> 0 `i `ui
]
"46
[v _Activate_Controls_Counter `ui ~T0 @X0 1 e ]
[i _Activate_Controls_Counter
-> -> 0 `i `ui
]
[; ;State_Mchn.c: 45: unsigned int Adjust_Counter = 0,
[; ;State_Mchn.c: 46: Activate_Controls_Counter = 0;
"63
[v _Update_StateMchn `(v ~T0 @X0 1 ef ]
"64
{
[; ;State_Mchn.c: 63: void Update_StateMchn(void)
[; ;State_Mchn.c: 64: {
[e :U _Update_StateMchn ]
[f ]
[; ;State_Mchn.c: 65: Debounce_Inputs();
"65
[e ( _Debounce_Inputs ..  ]
[; ;State_Mchn.c: 67: switch (Switch_Main)
"67
[e $U 565  ]
[; ;State_Mchn.c: 68: {
"68
{
[; ;State_Mchn.c: 69: case 0 : switch(Switch_Init)
"69
[e :U 566 ]
[e $U 568  ]
[; ;State_Mchn.c: 70: {
"70
{
[; ;State_Mchn.c: 71: case 0 : Green_Led(0);
"71
[e :U 569 ]
[e ( _Green_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 72: Red_Led(0);
"72
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 73: Switch_Init = 1;
"73
[e = _Switch_Init -> -> 1 `i `uc ]
[; ;State_Mchn.c: 74: break;
"74
[e $U 567  ]
[; ;State_Mchn.c: 76: case 1 : if(GETxAPIxVAL(19))
"76
[e :U 570 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 571  ]
[; ;State_Mchn.c: 77: {
"77
{
[; ;State_Mchn.c: 78: SETxAPIxVAL(23, 0);
"78
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 79: Switch_Init = 2;
"79
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 80: break;
"80
[e $U 567  ]
"81
}
[e :U 571 ]
[; ;State_Mchn.c: 81: }
[; ;State_Mchn.c: 82: if(GETxAPIxVAL(20))
"82
[e $ ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui 572  ]
[; ;State_Mchn.c: 83: {
"83
{
[; ;State_Mchn.c: 84: SETxAPIxVAL(23, 1);
"84
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 1 `i `ui ]
[; ;State_Mchn.c: 85: Switch_Init = 2;
"85
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 86: break;
"86
[e $U 567  ]
"87
}
[e :U 572 ]
[; ;State_Mchn.c: 87: }
[; ;State_Mchn.c: 88: if(GETxAPIxVAL(21))
"88
[e $ ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui 573  ]
[; ;State_Mchn.c: 89: {
"89
{
[; ;State_Mchn.c: 90: SETxAPIxVAL(23, 2);
"90
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 2 `i `ui ]
[; ;State_Mchn.c: 91: Switch_Init = 2;
"91
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 92: break;
"92
[e $U 567  ]
"93
}
[e :U 573 ]
[; ;State_Mchn.c: 93: }
[; ;State_Mchn.c: 94: if(GETxAPIxVAL(22))
"94
[e $ ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 574  ]
[; ;State_Mchn.c: 95: {
"95
{
[; ;State_Mchn.c: 96: SETxAPIxVAL(23, 3);
"96
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 3 `i `ui ]
[; ;State_Mchn.c: 97: Switch_Init = 2;
"97
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 98: break;
"98
[e $U 567  ]
"99
}
[e :U 574 ]
[; ;State_Mchn.c: 99: }
[; ;State_Mchn.c: 100: if(GETxAPIxVAL(18))
"100
[e $ ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui 575  ]
[; ;State_Mchn.c: 101: {
"101
{
[; ;State_Mchn.c: 102: SETxAPIxVAL(23, 4);
"102
[e ( _SETxAPIxVAL (2 , -> -> 23 `i `uc -> -> 4 `i `ui ]
[; ;State_Mchn.c: 103: Switch_Init = 2;
"103
[e = _Switch_Init -> -> 2 `i `uc ]
[; ;State_Mchn.c: 104: break;
"104
[e $U 567  ]
"105
}
[e :U 575 ]
[; ;State_Mchn.c: 105: }
[; ;State_Mchn.c: 106: Switch_Init = 1;
"106
[e = _Switch_Init -> -> 1 `i `uc ]
[; ;State_Mchn.c: 107: Green_Led(2);
"107
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 108: break;
"108
[e $U 567  ]
[; ;State_Mchn.c: 110: case 2 : if(!GETxAPIxVAL(19) && !GETxAPIxVAL(20) && !GETxAPIxVAL(21) && !GETxAPIxVAL(22) && !GETxAPIxVAL(18) && !GETxAPIxVAL(16))
"110
[e :U 576 ]
[e $ ! && && && && && ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 577  ]
[; ;State_Mchn.c: 111: {
"111
{
[; ;State_Mchn.c: 112: Switch_Init = 3;
"112
[e = _Switch_Init -> -> 3 `i `uc ]
"113
}
[e :U 577 ]
[; ;State_Mchn.c: 113: }
[; ;State_Mchn.c: 114: Red_Led(0);
"114
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 115: Green_Led(2);
"115
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 116: break;
"116
[e $U 567  ]
[; ;State_Mchn.c: 118: case 3 : if(GETxAPIxVAL(19))
"118
[e :U 578 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 579  ]
[; ;State_Mchn.c: 119: {
"119
{
[; ;State_Mchn.c: 120: SETxAPIxVAL(24, 0);
"120
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 0 `i `ui ]
[; ;State_Mchn.c: 121: Switch_Init = 4;
"121
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 122: break;
"122
[e $U 567  ]
"123
}
[e :U 579 ]
[; ;State_Mchn.c: 123: }
[; ;State_Mchn.c: 124: if(GETxAPIxVAL(20))
"124
[e $ ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui 580  ]
[; ;State_Mchn.c: 125: {
"125
{
[; ;State_Mchn.c: 126: SETxAPIxVAL(24, 1);
"126
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 1 `i `ui ]
[; ;State_Mchn.c: 127: Switch_Init = 4;
"127
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 128: break;
"128
[e $U 567  ]
"129
}
[e :U 580 ]
[; ;State_Mchn.c: 129: }
[; ;State_Mchn.c: 130: if(GETxAPIxVAL(21))
"130
[e $ ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui 581  ]
[; ;State_Mchn.c: 131: {
"131
{
[; ;State_Mchn.c: 132: SETxAPIxVAL(24, 2);
"132
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 2 `i `ui ]
[; ;State_Mchn.c: 133: Switch_Init = 4;
"133
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 134: break;
"134
[e $U 567  ]
"135
}
[e :U 581 ]
[; ;State_Mchn.c: 135: }
[; ;State_Mchn.c: 136: if(GETxAPIxVAL(22))
"136
[e $ ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 582  ]
[; ;State_Mchn.c: 137: {
"137
{
[; ;State_Mchn.c: 138: SETxAPIxVAL(24, 3);
"138
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 3 `i `ui ]
[; ;State_Mchn.c: 139: Switch_Init = 4;
"139
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 140: break;
"140
[e $U 567  ]
"141
}
[e :U 582 ]
[; ;State_Mchn.c: 141: }
[; ;State_Mchn.c: 142: if(GETxAPIxVAL(18))
"142
[e $ ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui 583  ]
[; ;State_Mchn.c: 143: {
"143
{
[; ;State_Mchn.c: 144: SETxAPIxVAL(24, 4);
"144
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 4 `i `ui ]
[; ;State_Mchn.c: 145: Switch_Init = 4;
"145
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 146: break;
"146
[e $U 567  ]
"147
}
[e :U 583 ]
[; ;State_Mchn.c: 147: }
[; ;State_Mchn.c: 148: if(GETxAPIxVAL(16))
"148
[e $ ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 584  ]
[; ;State_Mchn.c: 149: {
"149
{
[; ;State_Mchn.c: 150: SETxAPIxVAL(24, 9);
"150
[e ( _SETxAPIxVAL (2 , -> -> 24 `i `uc -> -> 9 `i `ui ]
[; ;State_Mchn.c: 151: Switch_Init = 4;
"151
[e = _Switch_Init -> -> 4 `i `uc ]
[; ;State_Mchn.c: 152: break;
"152
[e $U 567  ]
"153
}
[e :U 584 ]
[; ;State_Mchn.c: 153: }
[; ;State_Mchn.c: 154: Green_Led(2);
"154
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 155: Switch_Init = 3;
"155
[e = _Switch_Init -> -> 3 `i `uc ]
[; ;State_Mchn.c: 156: break;
"156
[e $U 567  ]
[; ;State_Mchn.c: 158: case 4 : if(!GETxAPIxVAL(19) && !GETxAPIxVAL(20) && !GETxAPIxVAL(21) && !GETxAPIxVAL(22) && !GETxAPIxVAL(18) && !GETxAPIxVAL(16))
"158
[e :U 585 ]
[e $ ! && && && && && ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 18 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 586  ]
[; ;State_Mchn.c: 159: {
"159
{
[; ;State_Mchn.c: 160: if(GETxAPIxVAL(23) == GETxAPIxVAL(24))
"160
[e $ ! == ( _GETxAPIxVAL (1 -> -> 23 `i `uc ( _GETxAPIxVAL (1 -> -> 24 `i `uc 587  ]
[; ;State_Mchn.c: 161: {
"161
{
[; ;State_Mchn.c: 162: Red_Led(1);
"162
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 163: Switch_Init = 1;
"163
[e = _Switch_Init -> -> 1 `i `uc ]
"164
}
[e :U 587 ]
[; ;State_Mchn.c: 164: }
[; ;State_Mchn.c: 165: if(GETxAPIxVAL(23) != GETxAPIxVAL(24))
"165
[e $ ! != ( _GETxAPIxVAL (1 -> -> 23 `i `uc ( _GETxAPIxVAL (1 -> -> 24 `i `uc 588  ]
[; ;State_Mchn.c: 166: {
"166
{
[; ;State_Mchn.c: 167: Switch_Init = 5;
"167
[e = _Switch_Init -> -> 5 `i `uc ]
"168
}
[e :U 588 ]
"169
}
[e :U 586 ]
[; ;State_Mchn.c: 168: }
[; ;State_Mchn.c: 169: }
[; ;State_Mchn.c: 170: Green_Led(2);
"170
[e ( _Green_Led (1 -> -> 2 `i `uc ]
[; ;State_Mchn.c: 171: break;
"171
[e $U 567  ]
[; ;State_Mchn.c: 173: case 5 : if(GETxAPIxVAL(24) != 9)
"173
[e :U 589 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 9 `i `ui 590  ]
[; ;State_Mchn.c: 174: {
"174
{
[; ;State_Mchn.c: 175: Switch_Init = 6;
"175
[e = _Switch_Init -> -> 6 `i `uc ]
"176
}
[e :U 590 ]
[; ;State_Mchn.c: 176: }
[; ;State_Mchn.c: 177: if(GETxAPIxVAL(24) == 9)
"177
[e $ ! == ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 9 `i `ui 591  ]
[; ;State_Mchn.c: 178: {
"178
{
[; ;State_Mchn.c: 179: Switch_Init = 9;
"179
[e = _Switch_Init -> -> 9 `i `uc ]
"180
}
[e :U 591 ]
[; ;State_Mchn.c: 180: }
[; ;State_Mchn.c: 181: break;
"181
[e $U 567  ]
[; ;State_Mchn.c: 183: case 6 : Switch_Init = 8;
"183
[e :U 592 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 184: break;
"184
[e $U 567  ]
[; ;State_Mchn.c: 186: case 7 : if(GETxAPIxVAL(16))
"186
[e :U 593 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 594  ]
[; ;State_Mchn.c: 187: {
"187
{
[; ;State_Mchn.c: 188: Switch_Main = 1;
"188
[e = _Switch_Main -> -> 1 `i `uc ]
[; ;State_Mchn.c: 189: Switch_Init = 0;
"189
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 190: Stop_Program = 0;
"190
[e = _Stop_Program -> -> 0 `i `uc ]
"191
}
[e :U 594 ]
[; ;State_Mchn.c: 191: }
[; ;State_Mchn.c: 192: Green_Led(3);
"192
[e ( _Green_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 193: Red_Led(0);
"193
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 194: break;
"194
[e $U 567  ]
[; ;State_Mchn.c: 196: case 8 : if(GETxAPIxVAL(23) == 4)
"196
[e :U 595 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 23 `i `uc -> -> 4 `i `ui 596  ]
[; ;State_Mchn.c: 197: {
"197
{
[; ;State_Mchn.c: 198: switch(GETxAPIxVAL(24))
"198
[e $U 598  ]
[; ;State_Mchn.c: 199: {
"199
{
[; ;State_Mchn.c: 200: case 0 : Switch_Program = 1;
"200
[e :U 599 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 201: Switch_Init = 7;
"201
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 202: break;
"202
[e $U 597  ]
[; ;State_Mchn.c: 203: case 1 : Switch_Program = 5;
"203
[e :U 600 ]
[e = _Switch_Program -> -> 5 `i `uc ]
[; ;State_Mchn.c: 204: Switch_Init = 7;
"204
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 205: break;
"205
[e $U 597  ]
[; ;State_Mchn.c: 206: case 2 : Switch_Program = 2;
"206
[e :U 601 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 207: Switch_Init = 7;
"207
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 208: break;
"208
[e $U 597  ]
[; ;State_Mchn.c: 209: case 3 : Switch_Program = 3;
"209
[e :U 602 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 210: Switch_Init = 7;
"210
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 211: break;
"211
[e $U 597  ]
[; ;State_Mchn.c: 212: default : Switch_Init = 8;
"212
[e :U 603 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 213: Red_Led(1);
"213
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 214: break;
"214
[e $U 597  ]
"215
}
[; ;State_Mchn.c: 215: }
[e $U 597  ]
"198
[e :U 598 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 599
 , $ -> -> 1 `i `ui 600
 , $ -> -> 2 `i `ui 601
 , $ -> -> 3 `i `ui 602
 603 ]
"215
[e :U 597 ]
"216
}
[e :U 596 ]
[; ;State_Mchn.c: 216: }
[; ;State_Mchn.c: 217: if(GETxAPIxVAL(24) == 4)
"217
[e $ ! == ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 4 `i `ui 604  ]
[; ;State_Mchn.c: 218: {
"218
{
[; ;State_Mchn.c: 219: switch(GETxAPIxVAL(23))
"219
[e $U 606  ]
[; ;State_Mchn.c: 220: {
"220
{
[; ;State_Mchn.c: 221: case 0 : Switch_Program = 1;
"221
[e :U 607 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 222: Switch_Init = 7;
"222
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 223: break;
"223
[e $U 605  ]
[; ;State_Mchn.c: 224: case 1 : Switch_Program = 5;
"224
[e :U 608 ]
[e = _Switch_Program -> -> 5 `i `uc ]
[; ;State_Mchn.c: 225: Switch_Init = 7;
"225
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 226: break;
"226
[e $U 605  ]
[; ;State_Mchn.c: 227: case 2 : Switch_Program = 2;
"227
[e :U 609 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 228: Switch_Init = 7;
"228
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 229: break;
"229
[e $U 605  ]
[; ;State_Mchn.c: 230: case 3 : Switch_Program = 3;
"230
[e :U 610 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 231: Switch_Init = 7;
"231
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 232: break;
"232
[e $U 605  ]
[; ;State_Mchn.c: 233: default : Switch_Init = 8;
"233
[e :U 611 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 234: Red_Led(1);
"234
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 235: break;
"235
[e $U 605  ]
"236
}
[; ;State_Mchn.c: 236: }
[e $U 605  ]
"219
[e :U 606 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 23 `i `uc , $ -> -> 0 `i `ui 607
 , $ -> -> 1 `i `ui 608
 , $ -> -> 2 `i `ui 609
 , $ -> -> 3 `i `ui 610
 611 ]
"236
[e :U 605 ]
"237
}
[e :U 604 ]
[; ;State_Mchn.c: 237: }
[; ;State_Mchn.c: 238: if((GETxAPIxVAL(23) != 4) && (GETxAPIxVAL(24) != 4))
"238
[e $ ! && != ( _GETxAPIxVAL (1 -> -> 23 `i `uc -> -> 4 `i `ui != ( _GETxAPIxVAL (1 -> -> 24 `i `uc -> -> 4 `i `ui 612  ]
[; ;State_Mchn.c: 239: {
"239
{
[; ;State_Mchn.c: 240: switch(GETxAPIxVAL(23))
"240
[e $U 614  ]
[; ;State_Mchn.c: 241: {
"241
{
[; ;State_Mchn.c: 242: case 0 : switch(GETxAPIxVAL(24))
"242
[e :U 615 ]
[e $U 617  ]
[; ;State_Mchn.c: 243: {
"243
{
[; ;State_Mchn.c: 244: case 0 : Switch_Init = 0;
"244
[e :U 618 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 245: break;
"245
[e $U 616  ]
[; ;State_Mchn.c: 246: case 1 : Switch_Program = 1;
"246
[e :U 619 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 247: Switch_Init = 7;
"247
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 248: break;
"248
[e $U 616  ]
[; ;State_Mchn.c: 249: case 2 : Switch_Program = 2;
"249
[e :U 620 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 250: Switch_Init = 7;
"250
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 251: break;
"251
[e $U 616  ]
[; ;State_Mchn.c: 252: case 3 : Switch_Program = 4;
"252
[e :U 621 ]
[e = _Switch_Program -> -> 4 `i `uc ]
[; ;State_Mchn.c: 253: Switch_Init = 7;
"253
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 254: break;
"254
[e $U 616  ]
[; ;State_Mchn.c: 255: default : Switch_Init = 8;
"255
[e :U 622 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 256: Red_Led(1);
"256
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 257: break;
"257
[e $U 616  ]
"258
}
[; ;State_Mchn.c: 258: }
[e $U 616  ]
"242
[e :U 617 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 618
 , $ -> -> 1 `i `ui 619
 , $ -> -> 2 `i `ui 620
 , $ -> -> 3 `i `ui 621
 622 ]
"258
[e :U 616 ]
[; ;State_Mchn.c: 259: break;
"259
[e $U 613  ]
[; ;State_Mchn.c: 260: case 1 : switch(GETxAPIxVAL(24))
"260
[e :U 623 ]
[e $U 625  ]
[; ;State_Mchn.c: 261: {
"261
{
[; ;State_Mchn.c: 262: case 0 : Switch_Program = 1;
"262
[e :U 626 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 263: Switch_Init = 7;
"263
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 264: break;
"264
[e $U 624  ]
[; ;State_Mchn.c: 265: case 1 : Switch_Init = 0;
"265
[e :U 627 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 266: break;
"266
[e $U 624  ]
[; ;State_Mchn.c: 267: case 2 : Switch_Program = 0;
"267
[e :U 628 ]
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 268: Switch_Init = 7;
"268
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 269: break;
"269
[e $U 624  ]
[; ;State_Mchn.c: 270: case 3 : Switch_Program = 6;
"270
[e :U 629 ]
[e = _Switch_Program -> -> 6 `i `uc ]
[; ;State_Mchn.c: 271: Switch_Init = 7;
"271
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 272: break;
"272
[e $U 624  ]
[; ;State_Mchn.c: 273: default : Switch_Init = 8;
"273
[e :U 630 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 274: Red_Led(1);
"274
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 275: break;
"275
[e $U 624  ]
"276
}
[; ;State_Mchn.c: 276: }
[e $U 624  ]
"260
[e :U 625 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 626
 , $ -> -> 1 `i `ui 627
 , $ -> -> 2 `i `ui 628
 , $ -> -> 3 `i `ui 629
 630 ]
"276
[e :U 624 ]
[; ;State_Mchn.c: 277: break;
"277
[e $U 613  ]
[; ;State_Mchn.c: 278: case 2 : switch(GETxAPIxVAL(24))
"278
[e :U 631 ]
[e $U 633  ]
[; ;State_Mchn.c: 279: {
"279
{
[; ;State_Mchn.c: 280: case 0 : Switch_Program = 2;
"280
[e :U 634 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 281: Switch_Init = 7;
"281
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 282: break;
"282
[e $U 632  ]
[; ;State_Mchn.c: 283: case 1 : Switch_Program = 0;
"283
[e :U 635 ]
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 284: Switch_Init = 7;
"284
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 285: break;
"285
[e $U 632  ]
[; ;State_Mchn.c: 286: case 2 : Switch_Init = 0;
"286
[e :U 636 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 287: break;
"287
[e $U 632  ]
[; ;State_Mchn.c: 288: case 3 : Switch_Program = 3;
"288
[e :U 637 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 289: Switch_Init = 7;
"289
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 290: break;
"290
[e $U 632  ]
[; ;State_Mchn.c: 291: default : Switch_Init = 8;
"291
[e :U 638 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 292: Red_Led(1);
"292
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 293: break;
"293
[e $U 632  ]
"294
}
[; ;State_Mchn.c: 294: }
[e $U 632  ]
"278
[e :U 633 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 634
 , $ -> -> 1 `i `ui 635
 , $ -> -> 2 `i `ui 636
 , $ -> -> 3 `i `ui 637
 638 ]
"294
[e :U 632 ]
[; ;State_Mchn.c: 295: break;
"295
[e $U 613  ]
[; ;State_Mchn.c: 296: case 3 : switch(GETxAPIxVAL(24))
"296
[e :U 639 ]
[e $U 641  ]
[; ;State_Mchn.c: 297: {
"297
{
[; ;State_Mchn.c: 298: case 0 : Switch_Program = 4;
"298
[e :U 642 ]
[e = _Switch_Program -> -> 4 `i `uc ]
[; ;State_Mchn.c: 299: Switch_Init = 7;
"299
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 300: break;
"300
[e $U 640  ]
[; ;State_Mchn.c: 301: case 1 : Switch_Program = 6;
"301
[e :U 643 ]
[e = _Switch_Program -> -> 6 `i `uc ]
[; ;State_Mchn.c: 302: Switch_Init = 7;
"302
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 303: break;
"303
[e $U 640  ]
[; ;State_Mchn.c: 304: case 2 : Switch_Program = 3;
"304
[e :U 644 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 305: Switch_Init = 7;
"305
[e = _Switch_Init -> -> 7 `i `uc ]
[; ;State_Mchn.c: 306: break;
"306
[e $U 640  ]
[; ;State_Mchn.c: 307: case 3 : Switch_Init = 0;
"307
[e :U 645 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 308: break;
"308
[e $U 640  ]
[; ;State_Mchn.c: 309: default : Switch_Init = 8;
"309
[e :U 646 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 310: Red_Led(1);
"310
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 311: break;
"311
[e $U 640  ]
"312
}
[; ;State_Mchn.c: 312: }
[e $U 640  ]
"296
[e :U 641 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 24 `i `uc , $ -> -> 0 `i `ui 642
 , $ -> -> 1 `i `ui 643
 , $ -> -> 2 `i `ui 644
 , $ -> -> 3 `i `ui 645
 646 ]
"312
[e :U 640 ]
[; ;State_Mchn.c: 313: break;
"313
[e $U 613  ]
[; ;State_Mchn.c: 314: default : Switch_Init = 8;
"314
[e :U 647 ]
[e = _Switch_Init -> -> 8 `i `uc ]
[; ;State_Mchn.c: 315: Red_Led(1);
"315
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 316: break;
"316
[e $U 613  ]
"317
}
[; ;State_Mchn.c: 317: }
[e $U 613  ]
"240
[e :U 614 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 23 `i `uc , $ -> -> 0 `i `ui 615
 , $ -> -> 1 `i `ui 623
 , $ -> -> 2 `i `ui 631
 , $ -> -> 3 `i `ui 639
 647 ]
"317
[e :U 613 ]
"318
}
[e :U 612 ]
[; ;State_Mchn.c: 318: }
[; ;State_Mchn.c: 319: break;
"319
[e $U 567  ]
[; ;State_Mchn.c: 321: case 9 : Switch_Init = 11;
"321
[e :U 648 ]
[e = _Switch_Init -> -> 11 `i `uc ]
[; ;State_Mchn.c: 322: break;
"322
[e $U 567  ]
[; ;State_Mchn.c: 324: case 10 : if(GETxAPIxVAL(16))
"324
[e :U 649 ]
[e $ ! != ( _GETxAPIxVAL (1 -> -> 16 `i `uc -> -> 0 `i `ui 650  ]
[; ;State_Mchn.c: 325: {
"325
{
[; ;State_Mchn.c: 326: Switch_Main = 2;
"326
[e = _Switch_Main -> -> 2 `i `uc ]
[; ;State_Mchn.c: 327: Switch_Init = 0;
"327
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 328: Stop_Program = 0;
"328
[e = _Stop_Program -> -> 0 `i `uc ]
"329
}
[e :U 650 ]
[; ;State_Mchn.c: 329: }
[; ;State_Mchn.c: 330: Green_Led(3);
"330
[e ( _Green_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 331: Red_Led(0);
"331
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 332: break;
"332
[e $U 567  ]
[; ;State_Mchn.c: 334: case 11 : if(GETxAPIxVAL(23) == 4)
"334
[e :U 651 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 23 `i `uc -> -> 4 `i `ui 652  ]
[; ;State_Mchn.c: 335: {
"335
{
[; ;State_Mchn.c: 336: Switch_Program = 0;
"336
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 337: Switch_Init = 10;
"337
[e = _Switch_Init -> -> 10 `i `uc ]
"338
}
[; ;State_Mchn.c: 338: }
[e $U 653  ]
"339
[e :U 652 ]
[; ;State_Mchn.c: 339: else switch(GETxAPIxVAL(23))
[e $U 655  ]
[; ;State_Mchn.c: 340: {
"340
{
[; ;State_Mchn.c: 341: case 0 : Switch_Program = 1;Switch_Init = 10; break;
"341
[e :U 656 ]
[e = _Switch_Program -> -> 1 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 342: case 1 : Switch_Program = 3;Switch_Init = 10; break;
"342
[e :U 657 ]
[e = _Switch_Program -> -> 3 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 343: case 2 : Switch_Program = 0;Switch_Init = 10; break;
"343
[e :U 658 ]
[e = _Switch_Program -> -> 0 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 344: case 3 : Switch_Program = 2;Switch_Init = 10; break;
"344
[e :U 659 ]
[e = _Switch_Program -> -> 2 `i `uc ]
[e = _Switch_Init -> -> 10 `i `uc ]
[e $U 654  ]
[; ;State_Mchn.c: 345: default : Switch_Init = 11;
"345
[e :U 660 ]
[e = _Switch_Init -> -> 11 `i `uc ]
[; ;State_Mchn.c: 346: Red_Led(1);
"346
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 347: break;
"347
[e $U 654  ]
"348
}
[; ;State_Mchn.c: 348: }
[e $U 654  ]
"339
[e :U 655 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 23 `i `uc , $ -> -> 0 `i `ui 656
 , $ -> -> 1 `i `ui 657
 , $ -> -> 2 `i `ui 658
 , $ -> -> 3 `i `ui 659
 660 ]
"348
[e :U 654 ]
[e :U 653 ]
[; ;State_Mchn.c: 349: break;
"349
[e $U 567  ]
[; ;State_Mchn.c: 351: default : Switch_Init = 0;
"351
[e :U 661 ]
[e = _Switch_Init -> -> 0 `i `uc ]
[; ;State_Mchn.c: 352: Red_Led(1);
"352
[e ( _Red_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 353: break;
"353
[e $U 567  ]
"354
}
[; ;State_Mchn.c: 354: }
[e $U 567  ]
"69
[e :U 568 ]
[e [\ _Switch_Init , $ -> -> 0 `i `uc 569
 , $ -> -> 1 `i `uc 570
 , $ -> -> 2 `i `uc 576
 , $ -> -> 3 `i `uc 578
 , $ -> -> 4 `i `uc 585
 , $ -> -> 5 `i `uc 589
 , $ -> -> 6 `i `uc 592
 , $ -> -> 7 `i `uc 593
 , $ -> -> 8 `i `uc 595
 , $ -> -> 9 `i `uc 648
 , $ -> -> 10 `i `uc 649
 , $ -> -> 11 `i `uc 651
 661 ]
"354
[e :U 567 ]
[; ;State_Mchn.c: 355: break;
"355
[e $U 564  ]
[; ;State_Mchn.c: 357: case 1 : switch (Switch_Program)
"357
[e :U 662 ]
[e $U 664  ]
[; ;State_Mchn.c: 358: {
"358
{
[; ;State_Mchn.c: 359: case 0 : if (Train_Path(2,0) == 0)
"359
[e :U 665 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 2 `i `uc -> -> 0 `i `uc `i -> 0 `i 666  ]
[; ;State_Mchn.c: 360: {
"360
{
[; ;State_Mchn.c: 361: Switch_Program = 1;
"361
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 362: Eeprom_Store();
"362
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 363: if(Stop_Program == 1)
"363
[e $ ! == -> _Stop_Program `i -> 1 `i 667  ]
[; ;State_Mchn.c: 364: {
"364
{
[; ;State_Mchn.c: 365: Switch_Main = 0;
"365
[e = _Switch_Main -> -> 0 `i `uc ]
"367
}
[e :U 667 ]
"368
}
[e :U 666 ]
[; ;State_Mchn.c: 367: }
[; ;State_Mchn.c: 368: }
[; ;State_Mchn.c: 369: break;
"369
[e $U 663  ]
[; ;State_Mchn.c: 371: case 1 : if (Train_Path(1,2) == 0)
"371
[e :U 668 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 1 `i `uc -> -> 2 `i `uc `i -> 0 `i 669  ]
[; ;State_Mchn.c: 372: {
"372
{
[; ;State_Mchn.c: 373: Switch_Program = 2;
"373
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 374: Eeprom_Store();
"374
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 375: if(Stop_Program == 1)
"375
[e $ ! == -> _Stop_Program `i -> 1 `i 670  ]
[; ;State_Mchn.c: 376: {
"376
{
[; ;State_Mchn.c: 377: Switch_Main = 0;
"377
[e = _Switch_Main -> -> 0 `i `uc ]
"379
}
[e :U 670 ]
"380
}
[e :U 669 ]
[; ;State_Mchn.c: 379: }
[; ;State_Mchn.c: 380: }
[; ;State_Mchn.c: 381: break;
"381
[e $U 663  ]
[; ;State_Mchn.c: 383: case 2 : if (Train_Path(0,3) == 0)
"383
[e :U 671 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 0 `i `uc -> -> 3 `i `uc `i -> 0 `i 672  ]
[; ;State_Mchn.c: 384: {
"384
{
[; ;State_Mchn.c: 385: Switch_Program = 3;
"385
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 386: Eeprom_Store();
"386
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 387: if(Stop_Program == 1)
"387
[e $ ! == -> _Stop_Program `i -> 1 `i 673  ]
[; ;State_Mchn.c: 388: {
"388
{
[; ;State_Mchn.c: 389: Switch_Main = 0;
"389
[e = _Switch_Main -> -> 0 `i `uc ]
"391
}
[e :U 673 ]
"392
}
[e :U 672 ]
[; ;State_Mchn.c: 391: }
[; ;State_Mchn.c: 392: }
[; ;State_Mchn.c: 393: break;
"393
[e $U 663  ]
[; ;State_Mchn.c: 395: case 3 : if (Train_Path(2,0) == 0)
"395
[e :U 674 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 2 `i `uc -> -> 0 `i `uc `i -> 0 `i 675  ]
[; ;State_Mchn.c: 396: {
"396
{
[; ;State_Mchn.c: 397: Switch_Program = 4;
"397
[e = _Switch_Program -> -> 4 `i `uc ]
[; ;State_Mchn.c: 398: Eeprom_Store();
"398
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 399: if(Stop_Program == 1)
"399
[e $ ! == -> _Stop_Program `i -> 1 `i 676  ]
[; ;State_Mchn.c: 400: {
"400
{
[; ;State_Mchn.c: 401: Switch_Main = 0;
"401
[e = _Switch_Main -> -> 0 `i `uc ]
"403
}
[e :U 676 ]
"404
}
[e :U 675 ]
[; ;State_Mchn.c: 403: }
[; ;State_Mchn.c: 404: }
[; ;State_Mchn.c: 405: break;
"405
[e $U 663  ]
[; ;State_Mchn.c: 407: case 4 : if (Train_Path(3,1) == 0)
"407
[e :U 677 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 3 `i `uc -> -> 1 `i `uc `i -> 0 `i 678  ]
[; ;State_Mchn.c: 408: {
"408
{
[; ;State_Mchn.c: 409: Switch_Program = 5;
"409
[e = _Switch_Program -> -> 5 `i `uc ]
[; ;State_Mchn.c: 410: Eeprom_Store();
"410
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 411: if(Stop_Program == 1)
"411
[e $ ! == -> _Stop_Program `i -> 1 `i 679  ]
[; ;State_Mchn.c: 412: {
"412
{
[; ;State_Mchn.c: 413: Switch_Main = 0;
"413
[e = _Switch_Main -> -> 0 `i `uc ]
"415
}
[e :U 679 ]
"416
}
[e :U 678 ]
[; ;State_Mchn.c: 415: }
[; ;State_Mchn.c: 416: }
[; ;State_Mchn.c: 417: break;
"417
[e $U 663  ]
[; ;State_Mchn.c: 419: case 5 : if (Train_Path(0,3) == 0)
"419
[e :U 680 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 0 `i `uc -> -> 3 `i `uc `i -> 0 `i 681  ]
[; ;State_Mchn.c: 420: {
"420
{
[; ;State_Mchn.c: 421: Switch_Program = 6;
"421
[e = _Switch_Program -> -> 6 `i `uc ]
[; ;State_Mchn.c: 422: Eeprom_Store();
"422
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 423: if(Stop_Program == 1)
"423
[e $ ! == -> _Stop_Program `i -> 1 `i 682  ]
[; ;State_Mchn.c: 424: {
"424
{
[; ;State_Mchn.c: 425: Switch_Main = 0;
"425
[e = _Switch_Main -> -> 0 `i `uc ]
"427
}
[e :U 682 ]
"428
}
[e :U 681 ]
[; ;State_Mchn.c: 427: }
[; ;State_Mchn.c: 428: }
[; ;State_Mchn.c: 429: break;
"429
[e $U 663  ]
[; ;State_Mchn.c: 431: case 6 : if (Train_Path(1,2) == 0)
"431
[e :U 683 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 1 `i `uc -> -> 2 `i `uc `i -> 0 `i 684  ]
[; ;State_Mchn.c: 432: {
"432
{
[; ;State_Mchn.c: 433: Switch_Program = 7;
"433
[e = _Switch_Program -> -> 7 `i `uc ]
[; ;State_Mchn.c: 434: Eeprom_Store();
"434
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 435: if(Stop_Program == 1)
"435
[e $ ! == -> _Stop_Program `i -> 1 `i 685  ]
[; ;State_Mchn.c: 436: {
"436
{
[; ;State_Mchn.c: 437: Switch_Main = 0;
"437
[e = _Switch_Main -> -> 0 `i `uc ]
"439
}
[e :U 685 ]
"440
}
[e :U 684 ]
[; ;State_Mchn.c: 439: }
[; ;State_Mchn.c: 440: }
[; ;State_Mchn.c: 441: break;
"441
[e $U 663  ]
[; ;State_Mchn.c: 443: case 7 : if (Train_Path(3,1) == 0)
"443
[e :U 686 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 3 `i `uc -> -> 1 `i `uc `i -> 0 `i 687  ]
[; ;State_Mchn.c: 444: {
"444
{
[; ;State_Mchn.c: 445: Switch_Program = 0;
"445
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 446: Eeprom_Store();
"446
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 447: if(Stop_Program == 1)
"447
[e $ ! == -> _Stop_Program `i -> 1 `i 688  ]
[; ;State_Mchn.c: 448: {
"448
{
[; ;State_Mchn.c: 449: Switch_Main = 0;
"449
[e = _Switch_Main -> -> 0 `i `uc ]
"451
}
[e :U 688 ]
"452
}
[e :U 687 ]
[; ;State_Mchn.c: 451: }
[; ;State_Mchn.c: 452: }
[; ;State_Mchn.c: 453: break;
"453
[e $U 663  ]
[; ;State_Mchn.c: 457: default : break;
"457
[e :U 689 ]
[e $U 663  ]
"458
}
[; ;State_Mchn.c: 458: }
[e $U 663  ]
"357
[e :U 664 ]
[e [\ _Switch_Program , $ -> -> 0 `i `uc 665
 , $ -> -> 1 `i `uc 668
 , $ -> -> 2 `i `uc 671
 , $ -> -> 3 `i `uc 674
 , $ -> -> 4 `i `uc 677
 , $ -> -> 5 `i `uc 680
 , $ -> -> 6 `i `uc 683
 , $ -> -> 7 `i `uc 686
 689 ]
"458
[e :U 663 ]
[; ;State_Mchn.c: 460: switch(Switch_Activate_Controls)
"460
[e $U 691  ]
[; ;State_Mchn.c: 461: {
"461
{
[; ;State_Mchn.c: 462: case 0 : if(GETxAPIxVAL(20) && GETxAPIxVAL(22))
"462
[e :U 692 ]
[e $ ! && != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 693  ]
[; ;State_Mchn.c: 463: {
"463
{
[; ;State_Mchn.c: 464: Switch_Activate_Controls = 1;
"464
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 465: Red_Led(3);
"465
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"466
}
[; ;State_Mchn.c: 466: }
[e $U 694  ]
"467
[e :U 693 ]
[; ;State_Mchn.c: 467: else
[; ;State_Mchn.c: 468: {
"468
{
[; ;State_Mchn.c: 469: Switch_Activate_Controls = 0;
"469
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 470: Red_Led(0);
"470
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"471
}
[e :U 694 ]
[; ;State_Mchn.c: 471: }
[; ;State_Mchn.c: 472: break;
"472
[e $U 690  ]
[; ;State_Mchn.c: 474: case 1 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22))
"474
[e :U 695 ]
[e $ ! && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 696  ]
[; ;State_Mchn.c: 475: {
"475
{
[; ;State_Mchn.c: 476: Switch_Activate_Controls = 2;
"476
[e = _Switch_Activate_Controls -> -> 2 `i `uc ]
[; ;State_Mchn.c: 477: Red_Led(3);
"477
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"478
}
[; ;State_Mchn.c: 478: }
[e $U 697  ]
"479
[e :U 696 ]
[; ;State_Mchn.c: 479: else
[; ;State_Mchn.c: 480: {
"480
{
[; ;State_Mchn.c: 481: Switch_Activate_Controls = 1;
"481
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 482: Red_Led(3);
"482
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"483
}
[e :U 697 ]
[; ;State_Mchn.c: 483: }
[; ;State_Mchn.c: 484: Activate_Controls_Counter = 10000;
"484
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
[; ;State_Mchn.c: 485: break;
"485
[e $U 690  ]
[; ;State_Mchn.c: 487: case 2 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22) && !GETxAPIxVAL(21) && !GETxAPIxVAL(19))
"487
[e :U 698 ]
[e $ ! && && && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 699  ]
[; ;State_Mchn.c: 488: {
"488
{
[; ;State_Mchn.c: 489: Activate_Controls_Counter--;
"489
[e -- _Activate_Controls_Counter -> -> 1 `i `ui ]
"490
}
[; ;State_Mchn.c: 490: }
[e $U 700  ]
"491
[e :U 699 ]
[; ;State_Mchn.c: 491: else
[; ;State_Mchn.c: 492: {
"492
{
[; ;State_Mchn.c: 493: Activate_Controls_Counter = 10000;
"493
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
"494
}
[e :U 700 ]
[; ;State_Mchn.c: 494: }
[; ;State_Mchn.c: 496: Red_Led(3);
"496
[e ( _Red_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 498: switch(GETxAPIxVAL(19))
"498
[e $U 702  ]
[; ;State_Mchn.c: 499: {
"499
{
[; ;State_Mchn.c: 500: case 0 : Switch_Adjust_LB = 0;
"500
[e :U 703 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 501: break;
"501
[e $U 701  ]
[; ;State_Mchn.c: 503: case 1 : switch(Switch_Adjust_LB)
"503
[e :U 704 ]
[e $U 706  ]
[; ;State_Mchn.c: 504: {
"504
{
[; ;State_Mchn.c: 505: case 0 : if(GETxAPIxVAL(7) >= GETxAPIxVAL(6))
"505
[e :U 707 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 7 `i `uc ( _GETxAPIxVAL (1 -> -> 6 `i `uc 708  ]
[; ;State_Mchn.c: 506: {
"506
{
[; ;State_Mchn.c: 507: DECRxAPIxVAL(7);
"507
[e ( _DECRxAPIxVAL (1 -> -> 7 `i `uc ]
"508
}
[e :U 708 ]
[; ;State_Mchn.c: 508: }
[; ;State_Mchn.c: 509: if(GETxAPIxVAL(8) <= GETxAPIxVAL(5))
"509
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 8 `i `uc ( _GETxAPIxVAL (1 -> -> 5 `i `uc 709  ]
[; ;State_Mchn.c: 510: {
"510
{
[; ;State_Mchn.c: 511: INCRxAPIxVAL(8);
"511
[e ( _INCRxAPIxVAL (1 -> -> 8 `i `uc ]
"512
}
[e :U 709 ]
[; ;State_Mchn.c: 512: }
[; ;State_Mchn.c: 513: Switch_Adjust_LB = 1;
"513
[e = _Switch_Adjust_LB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 514: break;
"514
[e $U 705  ]
[; ;State_Mchn.c: 516: case 1 : if(Adjust_Counter >= 20)
"516
[e :U 710 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 711  ]
[; ;State_Mchn.c: 517: {
"517
{
[; ;State_Mchn.c: 518: Adjust_Counter = 0;
"518
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 519: Switch_Adjust_LB = 0;
"519
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 520: break;
"520
[e $U 705  ]
"521
}
[; ;State_Mchn.c: 521: }
[e $U 712  ]
"522
[e :U 711 ]
[; ;State_Mchn.c: 522: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 712 ]
[; ;State_Mchn.c: 523: break;
"523
[e $U 705  ]
[; ;State_Mchn.c: 525: default : Switch_Adjust_LB = 0;
"525
[e :U 713 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 526: break;
"526
[e $U 705  ]
"527
}
[; ;State_Mchn.c: 527: }
[e $U 705  ]
"503
[e :U 706 ]
[e [\ _Switch_Adjust_LB , $ -> -> 0 `i `uc 707
 , $ -> -> 1 `i `uc 710
 713 ]
"527
[e :U 705 ]
[; ;State_Mchn.c: 528: break;
"528
[e $U 701  ]
[; ;State_Mchn.c: 530: default : break;
"530
[e :U 714 ]
[e $U 701  ]
"531
}
[; ;State_Mchn.c: 531: }
[e $U 701  ]
"498
[e :U 702 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 19 `i `uc , $ -> -> 0 `i `ui 703
 , $ -> -> 1 `i `ui 704
 714 ]
"531
[e :U 701 ]
[; ;State_Mchn.c: 534: switch(GETxAPIxVAL(20))
"534
[e $U 716  ]
[; ;State_Mchn.c: 535: {
"535
{
[; ;State_Mchn.c: 536: case 0 : Switch_Adjust_LF = 0;
"536
[e :U 717 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 537: break;
"537
[e $U 715  ]
[; ;State_Mchn.c: 539: case 1 : switch(Switch_Adjust_LF)
"539
[e :U 718 ]
[e $U 720  ]
[; ;State_Mchn.c: 540: {
"540
{
[; ;State_Mchn.c: 541: case 0 : if(GETxAPIxVAL(7) <= 1022)
"541
[e :U 721 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 7 `i `uc -> -> 1022 `i `ui 722  ]
[; ;State_Mchn.c: 542: {
"542
{
[; ;State_Mchn.c: 543: INCRxAPIxVAL(7);
"543
[e ( _INCRxAPIxVAL (1 -> -> 7 `i `uc ]
"544
}
[e :U 722 ]
[; ;State_Mchn.c: 544: }
[; ;State_Mchn.c: 545: if(GETxAPIxVAL(8) >= 1)
"545
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 8 `i `uc -> -> 1 `i `ui 723  ]
[; ;State_Mchn.c: 546: {
"546
{
[; ;State_Mchn.c: 547: DECRxAPIxVAL(8);
"547
[e ( _DECRxAPIxVAL (1 -> -> 8 `i `uc ]
"548
}
[e :U 723 ]
[; ;State_Mchn.c: 548: }
[; ;State_Mchn.c: 549: Switch_Adjust_LF = 1;
"549
[e = _Switch_Adjust_LF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 550: break;
"550
[e $U 719  ]
[; ;State_Mchn.c: 552: case 1 : if(Adjust_Counter >= 20)
"552
[e :U 724 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 725  ]
[; ;State_Mchn.c: 553: {
"553
{
[; ;State_Mchn.c: 554: Adjust_Counter = 0;
"554
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 555: Switch_Adjust_LF = 0;
"555
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 556: break;
"556
[e $U 719  ]
"557
}
[; ;State_Mchn.c: 557: }
[e $U 726  ]
"558
[e :U 725 ]
[; ;State_Mchn.c: 558: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 726 ]
[; ;State_Mchn.c: 559: break;
"559
[e $U 719  ]
[; ;State_Mchn.c: 561: default : Switch_Adjust_LF = 0;
"561
[e :U 727 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 562: break;
"562
[e $U 719  ]
"563
}
[; ;State_Mchn.c: 563: }
[e $U 719  ]
"539
[e :U 720 ]
[e [\ _Switch_Adjust_LF , $ -> -> 0 `i `uc 721
 , $ -> -> 1 `i `uc 724
 727 ]
"563
[e :U 719 ]
[; ;State_Mchn.c: 564: break;
"564
[e $U 715  ]
[; ;State_Mchn.c: 566: default : break;
"566
[e :U 728 ]
[e $U 715  ]
"567
}
[; ;State_Mchn.c: 567: }
[e $U 715  ]
"534
[e :U 716 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 20 `i `uc , $ -> -> 0 `i `ui 717
 , $ -> -> 1 `i `ui 718
 728 ]
"567
[e :U 715 ]
[; ;State_Mchn.c: 569: switch(GETxAPIxVAL(21))
"569
[e $U 730  ]
[; ;State_Mchn.c: 570: {
"570
{
[; ;State_Mchn.c: 571: case 0 : Switch_Adjust_RB = 0;
"571
[e :U 731 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 572: break;
"572
[e $U 729  ]
[; ;State_Mchn.c: 574: case 1 : switch(Switch_Adjust_RB)
"574
[e :U 732 ]
[e $U 734  ]
[; ;State_Mchn.c: 575: {
"575
{
[; ;State_Mchn.c: 576: case 0 : if(GETxAPIxVAL(9) <= 250)
"576
[e :U 735 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 250 `i `ui 736  ]
[; ;State_Mchn.c: 577: {
"577
{
[; ;State_Mchn.c: 578: INCRxAPIxVAL(9);
"578
[e ( _INCRxAPIxVAL (1 -> -> 9 `i `uc ]
"579
}
[e :U 736 ]
[; ;State_Mchn.c: 579: }
[; ;State_Mchn.c: 580: Switch_Adjust_RB = 1;
"580
[e = _Switch_Adjust_RB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 581: break;
"581
[e $U 733  ]
[; ;State_Mchn.c: 583: case 1 : if(Adjust_Counter >= 20)
"583
[e :U 737 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 738  ]
[; ;State_Mchn.c: 584: {
"584
{
[; ;State_Mchn.c: 585: Adjust_Counter = 0;
"585
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 586: Switch_Adjust_RB = 0;
"586
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 587: break;
"587
[e $U 733  ]
"588
}
[; ;State_Mchn.c: 588: }
[e $U 739  ]
"589
[e :U 738 ]
[; ;State_Mchn.c: 589: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 739 ]
[; ;State_Mchn.c: 590: break;
"590
[e $U 733  ]
[; ;State_Mchn.c: 592: default : Switch_Adjust_RB = 0;
"592
[e :U 740 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 593: break;
"593
[e $U 733  ]
"594
}
[; ;State_Mchn.c: 594: }
[e $U 733  ]
"574
[e :U 734 ]
[e [\ _Switch_Adjust_RB , $ -> -> 0 `i `uc 735
 , $ -> -> 1 `i `uc 737
 740 ]
"594
[e :U 733 ]
[; ;State_Mchn.c: 595: break;
"595
[e $U 729  ]
[; ;State_Mchn.c: 597: default : break;
"597
[e :U 741 ]
[e $U 729  ]
"598
}
[; ;State_Mchn.c: 598: }
[e $U 729  ]
"569
[e :U 730 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 21 `i `uc , $ -> -> 0 `i `ui 731
 , $ -> -> 1 `i `ui 732
 741 ]
"598
[e :U 729 ]
[; ;State_Mchn.c: 601: switch(GETxAPIxVAL(22))
"601
[e $U 743  ]
[; ;State_Mchn.c: 602: {
"602
{
[; ;State_Mchn.c: 603: case 0 : Switch_Adjust_RF = 0;
"603
[e :U 744 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 604: break;
"604
[e $U 742  ]
[; ;State_Mchn.c: 606: case 1 : switch(Switch_Adjust_RF)
"606
[e :U 745 ]
[e $U 747  ]
[; ;State_Mchn.c: 607: {
"607
{
[; ;State_Mchn.c: 608: case 0 : if(GETxAPIxVAL(9) >= 1)
"608
[e :U 748 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 1 `i `ui 749  ]
[; ;State_Mchn.c: 609: {
"609
{
[; ;State_Mchn.c: 610: DECRxAPIxVAL(9);
"610
[e ( _DECRxAPIxVAL (1 -> -> 9 `i `uc ]
"611
}
[e :U 749 ]
[; ;State_Mchn.c: 611: } Switch_Adjust_RF = 1;
[e = _Switch_Adjust_RF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 612: break;
"612
[e $U 746  ]
[; ;State_Mchn.c: 614: case 1 : if(Adjust_Counter >= 20)
"614
[e :U 750 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 751  ]
[; ;State_Mchn.c: 615: {
"615
{
[; ;State_Mchn.c: 616: Adjust_Counter = 0;
"616
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 617: Switch_Adjust_RF = 0;
"617
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 618: break;
"618
[e $U 746  ]
"619
}
[; ;State_Mchn.c: 619: }
[e $U 752  ]
"620
[e :U 751 ]
[; ;State_Mchn.c: 620: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 752 ]
[; ;State_Mchn.c: 621: break;
"621
[e $U 746  ]
[; ;State_Mchn.c: 623: default : Switch_Adjust_RF = 0;
"623
[e :U 753 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 624: break;
"624
[e $U 746  ]
"625
}
[; ;State_Mchn.c: 625: }
[e $U 746  ]
"606
[e :U 747 ]
[e [\ _Switch_Adjust_RF , $ -> -> 0 `i `uc 748
 , $ -> -> 1 `i `uc 750
 753 ]
"625
[e :U 746 ]
[; ;State_Mchn.c: 626: break;
"626
[e $U 742  ]
[; ;State_Mchn.c: 628: default : break;
"628
[e :U 754 ]
[e $U 742  ]
"629
}
[; ;State_Mchn.c: 629: }
[e $U 742  ]
"601
[e :U 743 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 22 `i `uc , $ -> -> 0 `i `ui 744
 , $ -> -> 1 `i `ui 745
 754 ]
"629
[e :U 742 ]
[; ;State_Mchn.c: 630: if(Activate_Controls_Counter <= 1)
"630
[e $ ! <= _Activate_Controls_Counter -> -> 1 `i `ui 755  ]
[; ;State_Mchn.c: 631: {
"631
{
[; ;State_Mchn.c: 632: Switch_Activate_Controls = 0;
"632
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 633: Red_Led(0);
"633
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"634
}
[e :U 755 ]
[; ;State_Mchn.c: 634: }
[; ;State_Mchn.c: 635: break;
"635
[e $U 690  ]
[; ;State_Mchn.c: 637: default : Switch_Activate_Controls = 0;
"637
[e :U 756 ]
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 638: Red_Led(0);
"638
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 639: break;
"639
[e $U 690  ]
"640
}
[; ;State_Mchn.c: 640: }
[e $U 690  ]
"460
[e :U 691 ]
[e [\ _Switch_Activate_Controls , $ -> -> 0 `i `uc 692
 , $ -> -> 1 `i `uc 695
 , $ -> -> 2 `i `uc 698
 756 ]
"640
[e :U 690 ]
[; ;State_Mchn.c: 642: if(GETxAPIxVAL(17))
"642
[e $ ! != ( _GETxAPIxVAL (1 -> -> 17 `i `uc -> -> 0 `i `ui 757  ]
[; ;State_Mchn.c: 643: {
"643
{
[; ;State_Mchn.c: 644: Stop_Program = 1;
"644
[e = _Stop_Program -> -> 1 `i `uc ]
"645
}
[e :U 757 ]
[; ;State_Mchn.c: 645: }
[; ;State_Mchn.c: 647: if(Stop_Program == 1)
"647
[e $ ! == -> _Stop_Program `i -> 1 `i 758  ]
[; ;State_Mchn.c: 648: {
"648
{
[; ;State_Mchn.c: 649: Red_Led(2);
"649
[e ( _Red_Led (1 -> -> 2 `i `uc ]
"650
}
[e :U 758 ]
[; ;State_Mchn.c: 650: }
[; ;State_Mchn.c: 652: Green_Led(1);
"652
[e ( _Green_Led (1 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 654: break;
"654
[e $U 564  ]
[; ;State_Mchn.c: 657: case 2 : switch (Switch_Program)
"657
[e :U 759 ]
[e $U 761  ]
[; ;State_Mchn.c: 658: {
"658
{
[; ;State_Mchn.c: 659: case 0 : if (Train_Path(2,0) == 0)
"659
[e :U 762 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 2 `i `uc -> -> 0 `i `uc `i -> 0 `i 763  ]
[; ;State_Mchn.c: 660: {
"660
{
[; ;State_Mchn.c: 661: Switch_Program = 1;
"661
[e = _Switch_Program -> -> 1 `i `uc ]
[; ;State_Mchn.c: 662: Eeprom_Store();
"662
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 663: if(Stop_Program == 1)
"663
[e $ ! == -> _Stop_Program `i -> 1 `i 764  ]
[; ;State_Mchn.c: 664: {
"664
{
[; ;State_Mchn.c: 665: Switch_Main = 0;
"665
[e = _Switch_Main -> -> 0 `i `uc ]
"667
}
[e :U 764 ]
"668
}
[e :U 763 ]
[; ;State_Mchn.c: 667: }
[; ;State_Mchn.c: 668: }
[; ;State_Mchn.c: 669: break;
"669
[e $U 760  ]
[; ;State_Mchn.c: 671: case 1 : if (Train_Path(0,3) == 0)
"671
[e :U 765 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 0 `i `uc -> -> 3 `i `uc `i -> 0 `i 766  ]
[; ;State_Mchn.c: 672: {
"672
{
[; ;State_Mchn.c: 673: Switch_Program = 2;
"673
[e = _Switch_Program -> -> 2 `i `uc ]
[; ;State_Mchn.c: 674: Eeprom_Store();
"674
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 675: if(Stop_Program == 1)
"675
[e $ ! == -> _Stop_Program `i -> 1 `i 767  ]
[; ;State_Mchn.c: 676: {
"676
{
[; ;State_Mchn.c: 677: Switch_Main = 0;
"677
[e = _Switch_Main -> -> 0 `i `uc ]
"679
}
[e :U 767 ]
"680
}
[e :U 766 ]
[; ;State_Mchn.c: 679: }
[; ;State_Mchn.c: 680: }
[; ;State_Mchn.c: 681: break;
"681
[e $U 760  ]
[; ;State_Mchn.c: 683: case 2 : if (Train_Path(3,1) == 0)
"683
[e :U 768 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 3 `i `uc -> -> 1 `i `uc `i -> 0 `i 769  ]
[; ;State_Mchn.c: 684: {
"684
{
[; ;State_Mchn.c: 685: Switch_Program = 3;
"685
[e = _Switch_Program -> -> 3 `i `uc ]
[; ;State_Mchn.c: 686: Eeprom_Store();
"686
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 687: if(Stop_Program == 1)
"687
[e $ ! == -> _Stop_Program `i -> 1 `i 770  ]
[; ;State_Mchn.c: 688: {
"688
{
[; ;State_Mchn.c: 689: Switch_Main = 0;
"689
[e = _Switch_Main -> -> 0 `i `uc ]
"691
}
[e :U 770 ]
"692
}
[e :U 769 ]
[; ;State_Mchn.c: 691: }
[; ;State_Mchn.c: 692: }
[; ;State_Mchn.c: 693: break;
"693
[e $U 760  ]
[; ;State_Mchn.c: 695: case 3 : if (Train_Path(1,2) == 0)
"695
[e :U 771 ]
[e $ ! == -> ( _Train_Path (2 , -> -> 1 `i `uc -> -> 2 `i `uc `i -> 0 `i 772  ]
[; ;State_Mchn.c: 696: {
"696
{
[; ;State_Mchn.c: 697: Switch_Program = 0;
"697
[e = _Switch_Program -> -> 0 `i `uc ]
[; ;State_Mchn.c: 698: Eeprom_Store();
"698
[e ( _Eeprom_Store ..  ]
[; ;State_Mchn.c: 699: if(Stop_Program == 1)
"699
[e $ ! == -> _Stop_Program `i -> 1 `i 773  ]
[; ;State_Mchn.c: 700: {
"700
{
[; ;State_Mchn.c: 701: Switch_Main = 0;
"701
[e = _Switch_Main -> -> 0 `i `uc ]
"703
}
[e :U 773 ]
"704
}
[e :U 772 ]
[; ;State_Mchn.c: 703: }
[; ;State_Mchn.c: 704: }
[; ;State_Mchn.c: 705: break;
"705
[e $U 760  ]
[; ;State_Mchn.c: 707: default : break;
"707
[e :U 774 ]
[e $U 760  ]
"708
}
[; ;State_Mchn.c: 708: }
[e $U 760  ]
"657
[e :U 761 ]
[e [\ _Switch_Program , $ -> -> 0 `i `uc 762
 , $ -> -> 1 `i `uc 765
 , $ -> -> 2 `i `uc 768
 , $ -> -> 3 `i `uc 771
 774 ]
"708
[e :U 760 ]
[; ;State_Mchn.c: 710: switch(Switch_Activate_Controls)
"710
[e $U 776  ]
[; ;State_Mchn.c: 711: {
"711
{
[; ;State_Mchn.c: 712: case 0 : if(GETxAPIxVAL(20) && GETxAPIxVAL(22))
"712
[e :U 777 ]
[e $ ! && != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 778  ]
[; ;State_Mchn.c: 713: {
"713
{
[; ;State_Mchn.c: 714: Switch_Activate_Controls = 1;
"714
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 715: Red_Led(3);
"715
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"716
}
[; ;State_Mchn.c: 716: }
[e $U 779  ]
"717
[e :U 778 ]
[; ;State_Mchn.c: 717: else
[; ;State_Mchn.c: 718: {
"718
{
[; ;State_Mchn.c: 719: Switch_Activate_Controls = 0;
"719
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 720: Red_Led(0);
"720
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"721
}
[e :U 779 ]
[; ;State_Mchn.c: 721: }
[; ;State_Mchn.c: 722: break;
"722
[e $U 775  ]
[; ;State_Mchn.c: 724: case 1 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22))
"724
[e :U 780 ]
[e $ ! && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui 781  ]
[; ;State_Mchn.c: 725: {
"725
{
[; ;State_Mchn.c: 726: Switch_Activate_Controls = 2;
"726
[e = _Switch_Activate_Controls -> -> 2 `i `uc ]
[; ;State_Mchn.c: 727: Red_Led(3);
"727
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"728
}
[; ;State_Mchn.c: 728: }
[e $U 782  ]
"729
[e :U 781 ]
[; ;State_Mchn.c: 729: else
[; ;State_Mchn.c: 730: {
"730
{
[; ;State_Mchn.c: 731: Switch_Activate_Controls = 1;
"731
[e = _Switch_Activate_Controls -> -> 1 `i `uc ]
[; ;State_Mchn.c: 732: Red_Led(3);
"732
[e ( _Red_Led (1 -> -> 3 `i `uc ]
"733
}
[e :U 782 ]
[; ;State_Mchn.c: 733: }
[; ;State_Mchn.c: 734: Activate_Controls_Counter = 10000;
"734
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
[; ;State_Mchn.c: 735: break;
"735
[e $U 775  ]
[; ;State_Mchn.c: 737: case 2 : if(!GETxAPIxVAL(20) && !GETxAPIxVAL(22) && !GETxAPIxVAL(21) && !GETxAPIxVAL(19))
"737
[e :U 783 ]
[e $ ! && && && ! != ( _GETxAPIxVAL (1 -> -> 20 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 22 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 21 `i `uc -> -> 0 `i `ui ! != ( _GETxAPIxVAL (1 -> -> 19 `i `uc -> -> 0 `i `ui 784  ]
[; ;State_Mchn.c: 738: {
"738
{
[; ;State_Mchn.c: 739: Activate_Controls_Counter--;
"739
[e -- _Activate_Controls_Counter -> -> 1 `i `ui ]
"740
}
[; ;State_Mchn.c: 740: }
[e $U 785  ]
"741
[e :U 784 ]
[; ;State_Mchn.c: 741: else
[; ;State_Mchn.c: 742: {
"742
{
[; ;State_Mchn.c: 743: Activate_Controls_Counter = 10000;
"743
[e = _Activate_Controls_Counter -> -> 10000 `i `ui ]
"744
}
[e :U 785 ]
[; ;State_Mchn.c: 744: }
[; ;State_Mchn.c: 746: Red_Led(3);
"746
[e ( _Red_Led (1 -> -> 3 `i `uc ]
[; ;State_Mchn.c: 748: switch(GETxAPIxVAL(19))
"748
[e $U 787  ]
[; ;State_Mchn.c: 749: {
"749
{
[; ;State_Mchn.c: 750: case 0 : Switch_Adjust_LB = 0;
"750
[e :U 788 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 751: break;
"751
[e $U 786  ]
[; ;State_Mchn.c: 753: case 1 : switch(Switch_Adjust_LB)
"753
[e :U 789 ]
[e $U 791  ]
[; ;State_Mchn.c: 754: {
"754
{
[; ;State_Mchn.c: 755: case 0 : if(GETxAPIxVAL(7) >= GETxAPIxVAL(6))
"755
[e :U 792 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 7 `i `uc ( _GETxAPIxVAL (1 -> -> 6 `i `uc 793  ]
[; ;State_Mchn.c: 756: {
"756
{
[; ;State_Mchn.c: 757: DECRxAPIxVAL(7);
"757
[e ( _DECRxAPIxVAL (1 -> -> 7 `i `uc ]
"758
}
[e :U 793 ]
[; ;State_Mchn.c: 758: }
[; ;State_Mchn.c: 759: if(GETxAPIxVAL(8) <= GETxAPIxVAL(5))
"759
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 8 `i `uc ( _GETxAPIxVAL (1 -> -> 5 `i `uc 794  ]
[; ;State_Mchn.c: 760: {
"760
{
[; ;State_Mchn.c: 761: INCRxAPIxVAL(8);
"761
[e ( _INCRxAPIxVAL (1 -> -> 8 `i `uc ]
"762
}
[e :U 794 ]
[; ;State_Mchn.c: 762: }
[; ;State_Mchn.c: 763: Switch_Adjust_LB = 1;
"763
[e = _Switch_Adjust_LB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 764: break;
"764
[e $U 790  ]
[; ;State_Mchn.c: 766: case 1 : if(Adjust_Counter >= 20)
"766
[e :U 795 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 796  ]
[; ;State_Mchn.c: 767: {
"767
{
[; ;State_Mchn.c: 768: Adjust_Counter = 0;
"768
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 769: Switch_Adjust_LB = 0;
"769
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 770: break;
"770
[e $U 790  ]
"771
}
[; ;State_Mchn.c: 771: }
[e $U 797  ]
"772
[e :U 796 ]
[; ;State_Mchn.c: 772: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 797 ]
[; ;State_Mchn.c: 773: break;
"773
[e $U 790  ]
[; ;State_Mchn.c: 775: default : Switch_Adjust_LB = 0;
"775
[e :U 798 ]
[e = _Switch_Adjust_LB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 776: break;
"776
[e $U 790  ]
"777
}
[; ;State_Mchn.c: 777: }
[e $U 790  ]
"753
[e :U 791 ]
[e [\ _Switch_Adjust_LB , $ -> -> 0 `i `uc 792
 , $ -> -> 1 `i `uc 795
 798 ]
"777
[e :U 790 ]
[; ;State_Mchn.c: 778: break;
"778
[e $U 786  ]
[; ;State_Mchn.c: 780: default : break;
"780
[e :U 799 ]
[e $U 786  ]
"781
}
[; ;State_Mchn.c: 781: }
[e $U 786  ]
"748
[e :U 787 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 19 `i `uc , $ -> -> 0 `i `ui 788
 , $ -> -> 1 `i `ui 789
 799 ]
"781
[e :U 786 ]
[; ;State_Mchn.c: 784: switch(GETxAPIxVAL(20))
"784
[e $U 801  ]
[; ;State_Mchn.c: 785: {
"785
{
[; ;State_Mchn.c: 786: case 0 : Switch_Adjust_LF = 0;
"786
[e :U 802 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 787: break;
"787
[e $U 800  ]
[; ;State_Mchn.c: 789: case 1 : switch(Switch_Adjust_LF)
"789
[e :U 803 ]
[e $U 805  ]
[; ;State_Mchn.c: 790: {
"790
{
[; ;State_Mchn.c: 791: case 0 : if(GETxAPIxVAL(7) <= 1022)
"791
[e :U 806 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 7 `i `uc -> -> 1022 `i `ui 807  ]
[; ;State_Mchn.c: 792: {
"792
{
[; ;State_Mchn.c: 793: INCRxAPIxVAL(7);
"793
[e ( _INCRxAPIxVAL (1 -> -> 7 `i `uc ]
"794
}
[e :U 807 ]
[; ;State_Mchn.c: 794: }
[; ;State_Mchn.c: 795: if(GETxAPIxVAL(8) >= 1)
"795
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 8 `i `uc -> -> 1 `i `ui 808  ]
[; ;State_Mchn.c: 796: {
"796
{
[; ;State_Mchn.c: 797: DECRxAPIxVAL(8);
"797
[e ( _DECRxAPIxVAL (1 -> -> 8 `i `uc ]
"798
}
[e :U 808 ]
[; ;State_Mchn.c: 798: }
[; ;State_Mchn.c: 799: Switch_Adjust_LF = 1;
"799
[e = _Switch_Adjust_LF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 800: break;
"800
[e $U 804  ]
[; ;State_Mchn.c: 802: case 1 : if(Adjust_Counter >= 20)
"802
[e :U 809 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 810  ]
[; ;State_Mchn.c: 803: {
"803
{
[; ;State_Mchn.c: 804: Adjust_Counter = 0;
"804
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 805: Switch_Adjust_LF = 0;
"805
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 806: break;
"806
[e $U 804  ]
"807
}
[; ;State_Mchn.c: 807: }
[e $U 811  ]
"808
[e :U 810 ]
[; ;State_Mchn.c: 808: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 811 ]
[; ;State_Mchn.c: 809: break;
"809
[e $U 804  ]
[; ;State_Mchn.c: 811: default : Switch_Adjust_LF = 0;
"811
[e :U 812 ]
[e = _Switch_Adjust_LF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 812: break;
"812
[e $U 804  ]
"813
}
[; ;State_Mchn.c: 813: }
[e $U 804  ]
"789
[e :U 805 ]
[e [\ _Switch_Adjust_LF , $ -> -> 0 `i `uc 806
 , $ -> -> 1 `i `uc 809
 812 ]
"813
[e :U 804 ]
[; ;State_Mchn.c: 814: break;
"814
[e $U 800  ]
[; ;State_Mchn.c: 816: default : break;
"816
[e :U 813 ]
[e $U 800  ]
"817
}
[; ;State_Mchn.c: 817: }
[e $U 800  ]
"784
[e :U 801 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 20 `i `uc , $ -> -> 0 `i `ui 802
 , $ -> -> 1 `i `ui 803
 813 ]
"817
[e :U 800 ]
[; ;State_Mchn.c: 819: switch(GETxAPIxVAL(21))
"819
[e $U 815  ]
[; ;State_Mchn.c: 820: {
"820
{
[; ;State_Mchn.c: 821: case 0 : Switch_Adjust_RB = 0;
"821
[e :U 816 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 822: break;
"822
[e $U 814  ]
[; ;State_Mchn.c: 824: case 1 : switch(Switch_Adjust_RB)
"824
[e :U 817 ]
[e $U 819  ]
[; ;State_Mchn.c: 825: {
"825
{
[; ;State_Mchn.c: 826: case 0 : if(GETxAPIxVAL(9) <= 250)
"826
[e :U 820 ]
[e $ ! <= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 250 `i `ui 821  ]
[; ;State_Mchn.c: 827: {
"827
{
[; ;State_Mchn.c: 828: INCRxAPIxVAL(9);
"828
[e ( _INCRxAPIxVAL (1 -> -> 9 `i `uc ]
"829
}
[e :U 821 ]
[; ;State_Mchn.c: 829: }
[; ;State_Mchn.c: 830: Switch_Adjust_RB = 1;
"830
[e = _Switch_Adjust_RB -> -> 1 `i `uc ]
[; ;State_Mchn.c: 831: break;
"831
[e $U 818  ]
[; ;State_Mchn.c: 833: case 1 : if(Adjust_Counter >= 20)
"833
[e :U 822 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 823  ]
[; ;State_Mchn.c: 834: {
"834
{
[; ;State_Mchn.c: 835: Adjust_Counter = 0;
"835
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 836: Switch_Adjust_RB = 0;
"836
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 837: break;
"837
[e $U 818  ]
"838
}
[; ;State_Mchn.c: 838: }
[e $U 824  ]
"839
[e :U 823 ]
[; ;State_Mchn.c: 839: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 824 ]
[; ;State_Mchn.c: 840: break;
"840
[e $U 818  ]
[; ;State_Mchn.c: 842: default : Switch_Adjust_RB = 0;
"842
[e :U 825 ]
[e = _Switch_Adjust_RB -> -> 0 `i `uc ]
[; ;State_Mchn.c: 843: break;
"843
[e $U 818  ]
"844
}
[; ;State_Mchn.c: 844: }
[e $U 818  ]
"824
[e :U 819 ]
[e [\ _Switch_Adjust_RB , $ -> -> 0 `i `uc 820
 , $ -> -> 1 `i `uc 822
 825 ]
"844
[e :U 818 ]
[; ;State_Mchn.c: 845: break;
"845
[e $U 814  ]
[; ;State_Mchn.c: 847: default : break;
"847
[e :U 826 ]
[e $U 814  ]
"848
}
[; ;State_Mchn.c: 848: }
[e $U 814  ]
"819
[e :U 815 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 21 `i `uc , $ -> -> 0 `i `ui 816
 , $ -> -> 1 `i `ui 817
 826 ]
"848
[e :U 814 ]
[; ;State_Mchn.c: 851: switch(GETxAPIxVAL(22))
"851
[e $U 828  ]
[; ;State_Mchn.c: 852: {
"852
{
[; ;State_Mchn.c: 853: case 0 : Switch_Adjust_RF = 0;
"853
[e :U 829 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 854: break;
"854
[e $U 827  ]
[; ;State_Mchn.c: 856: case 1 : switch(Switch_Adjust_RF)
"856
[e :U 830 ]
[e $U 832  ]
[; ;State_Mchn.c: 857: {
"857
{
[; ;State_Mchn.c: 858: case 0 : if(GETxAPIxVAL(9) >= 1)
"858
[e :U 833 ]
[e $ ! >= ( _GETxAPIxVAL (1 -> -> 9 `i `uc -> -> 1 `i `ui 834  ]
[; ;State_Mchn.c: 859: {
"859
{
[; ;State_Mchn.c: 860: DECRxAPIxVAL(9);
"860
[e ( _DECRxAPIxVAL (1 -> -> 9 `i `uc ]
"861
}
[e :U 834 ]
[; ;State_Mchn.c: 861: }
[; ;State_Mchn.c: 862: Switch_Adjust_RF = 1;
"862
[e = _Switch_Adjust_RF -> -> 1 `i `uc ]
[; ;State_Mchn.c: 863: break;
"863
[e $U 831  ]
[; ;State_Mchn.c: 865: case 1 : if(Adjust_Counter >= 20)
"865
[e :U 835 ]
[e $ ! >= _Adjust_Counter -> -> 20 `i `ui 836  ]
[; ;State_Mchn.c: 866: {
"866
{
[; ;State_Mchn.c: 867: Adjust_Counter = 0;
"867
[e = _Adjust_Counter -> -> 0 `i `ui ]
[; ;State_Mchn.c: 868: Switch_Adjust_RF = 0;
"868
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 869: break;
"869
[e $U 831  ]
"870
}
[; ;State_Mchn.c: 870: }
[e $U 837  ]
"871
[e :U 836 ]
[; ;State_Mchn.c: 871: else {Adjust_Counter++;}
{
[e ++ _Adjust_Counter -> -> 1 `i `ui ]
}
[e :U 837 ]
[; ;State_Mchn.c: 872: break;
"872
[e $U 831  ]
[; ;State_Mchn.c: 874: default : Switch_Adjust_RF = 0;
"874
[e :U 838 ]
[e = _Switch_Adjust_RF -> -> 0 `i `uc ]
[; ;State_Mchn.c: 875: break;
"875
[e $U 831  ]
"876
}
[; ;State_Mchn.c: 876: }
[e $U 831  ]
"856
[e :U 832 ]
[e [\ _Switch_Adjust_RF , $ -> -> 0 `i `uc 833
 , $ -> -> 1 `i `uc 835
 838 ]
"876
[e :U 831 ]
[; ;State_Mchn.c: 877: break;
"877
[e $U 827  ]
[; ;State_Mchn.c: 879: default : break;
"879
[e :U 839 ]
[e $U 827  ]
"880
}
[; ;State_Mchn.c: 880: }
[e $U 827  ]
"851
[e :U 828 ]
[e [\ ( _GETxAPIxVAL (1 -> -> 22 `i `uc , $ -> -> 0 `i `ui 829
 , $ -> -> 1 `i `ui 830
 839 ]
"880
[e :U 827 ]
[; ;State_Mchn.c: 881: if(Activate_Controls_Counter <= 1)
"881
[e $ ! <= _Activate_Controls_Counter -> -> 1 `i `ui 840  ]
[; ;State_Mchn.c: 882: {
"882
{
[; ;State_Mchn.c: 883: Switch_Activate_Controls = 0;
"883
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 884: Red_Led(0);
"884
[e ( _Red_Led (1 -> -> 0 `i `uc ]
"885
}
[e :U 840 ]
[; ;State_Mchn.c: 885: }
[; ;State_Mchn.c: 886: break;
"886
[e $U 775  ]
[; ;State_Mchn.c: 888: default : Switch_Activate_Controls = 0;
"888
[e :U 841 ]
[e = _Switch_Activate_Controls -> -> 0 `i `uc ]
[; ;State_Mchn.c: 889: Red_Led(0);
"889
[e ( _Red_Led (1 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 890: break;
"890
[e $U 775  ]
"891
}
[; ;State_Mchn.c: 891: }
[e $U 775  ]
"710
[e :U 776 ]
[e [\ _Switch_Activate_Controls , $ -> -> 0 `i `uc 777
 , $ -> -> 1 `i `uc 780
 , $ -> -> 2 `i `uc 783
 841 ]
"891
[e :U 775 ]
[; ;State_Mchn.c: 893: default : break;
"893
[e :U 842 ]
[e $U 564  ]
"894
}
[; ;State_Mchn.c: 894: }
[e $U 564  ]
"67
[e :U 565 ]
[e [\ _Switch_Main , $ -> -> 0 `i `uc 566
 , $ -> -> 1 `i `uc 662
 , $ -> -> 2 `i `uc 759
 842 ]
"894
[e :U 564 ]
[; ;State_Mchn.c: 895: }
"895
[e :UE 563 ]
}
"912
[v _Train_Path `(uc ~T0 @X0 1 ef2`uc`uc ]
"913
{
[; ;State_Mchn.c: 912: char Train_Path(unsigned char From, unsigned char To)
[; ;State_Mchn.c: 913: {
[e :U _Train_Path ]
"912
[v _From `uc ~T0 @X0 1 r1 ]
[v _To `uc ~T0 @X0 1 r2 ]
"913
[f ]
"914
[v F5103 `uc ~T0 @X0 1 s Return_Val ]
[i F5103
-> -> 1 `i `uc
]
[; ;State_Mchn.c: 914: static char Return_Val = 1;
[; ;State_Mchn.c: 916: switch(Switch_Train_Path)
"916
[e $U 845  ]
[; ;State_Mchn.c: 917: {
"917
{
[; ;State_Mchn.c: 918: case 0 : switch(From)
"918
[e :U 846 ]
[e $U 848  ]
[; ;State_Mchn.c: 919: {
"919
{
[; ;State_Mchn.c: 920: case 2 : if(Junction(1, 0) == 0)
"920
[e :U 849 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 0 `i `uc `i -> 0 `i 850  ]
[; ;State_Mchn.c: 921: {
"921
{
[; ;State_Mchn.c: 922: Switch_Train_Path = 1;
"922
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 923: Return_Val = 1;
"923
[e = F5103 -> -> 1 `i `uc ]
"924
}
[e :U 850 ]
[; ;State_Mchn.c: 924: }
[; ;State_Mchn.c: 925: Return_Val = 1;
"925
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 926: break;
"926
[e $U 847  ]
[; ;State_Mchn.c: 927: case 3 : if(Junction(1, 1) == 0)
"927
[e :U 851 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 1 `i `uc `i -> 0 `i 852  ]
[; ;State_Mchn.c: 928: {
"928
{
[; ;State_Mchn.c: 929: Switch_Train_Path = 1;
"929
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 930: Return_Val = 1;
"930
[e = F5103 -> -> 1 `i `uc ]
"931
}
[e :U 852 ]
[; ;State_Mchn.c: 931: }
[; ;State_Mchn.c: 932: Return_Val = 1;
"932
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 933: break;
"933
[e $U 847  ]
[; ;State_Mchn.c: 934: case 0 : if(Junction(0, 1) == 0)
"934
[e :U 853 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 1 `i `uc `i -> 0 `i 854  ]
[; ;State_Mchn.c: 935: {
"935
{
[; ;State_Mchn.c: 936: Switch_Train_Path = 1;
"936
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 937: Return_Val = 1;
"937
[e = F5103 -> -> 1 `i `uc ]
"938
}
[e :U 854 ]
[; ;State_Mchn.c: 938: }
[; ;State_Mchn.c: 939: Return_Val = 1;
"939
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 940: break;
"940
[e $U 847  ]
[; ;State_Mchn.c: 941: case 1 : if(Junction(0, 0) == 0)
"941
[e :U 855 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 0 `i `uc `i -> 0 `i 856  ]
[; ;State_Mchn.c: 942: {
"942
{
[; ;State_Mchn.c: 943: Switch_Train_Path = 1;
"943
[e = _Switch_Train_Path -> -> 1 `i `uc ]
[; ;State_Mchn.c: 944: Return_Val = 1;
"944
[e = F5103 -> -> 1 `i `uc ]
"945
}
[e :U 856 ]
[; ;State_Mchn.c: 945: }
[; ;State_Mchn.c: 946: Return_Val = 1;
"946
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 947: break;
"947
[e $U 847  ]
[; ;State_Mchn.c: 948: default : break;
"948
[e :U 857 ]
[e $U 847  ]
"949
}
[; ;State_Mchn.c: 949: }
[e $U 847  ]
"918
[e :U 848 ]
[e [\ _From , $ -> -> 2 `i `uc 849
 , $ -> -> 3 `i `uc 851
 , $ -> -> 0 `i `uc 853
 , $ -> -> 1 `i `uc 855
 857 ]
"949
[e :U 847 ]
[; ;State_Mchn.c: 950: break;
"950
[e $U 844  ]
[; ;State_Mchn.c: 952: case 1 : switch(To)
"952
[e :U 858 ]
[e $U 860  ]
[; ;State_Mchn.c: 953: {
"953
{
[; ;State_Mchn.c: 954: case 2 : if(Junction(1, 0) == 0)
"954
[e :U 861 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 0 `i `uc `i -> 0 `i 862  ]
[; ;State_Mchn.c: 955: {
"955
{
[; ;State_Mchn.c: 956: Switch_Train_Path = 2;
"956
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 957: Return_Val = 1;
"957
[e = F5103 -> -> 1 `i `uc ]
"958
}
[e :U 862 ]
[; ;State_Mchn.c: 958: }
[; ;State_Mchn.c: 959: Return_Val = 1;
"959
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 960: break;
"960
[e $U 859  ]
[; ;State_Mchn.c: 961: case 3 : if(Junction(1, 1) == 0)
"961
[e :U 863 ]
[e $ ! == -> ( _Junction (2 , -> -> 1 `i `uc -> -> 1 `i `uc `i -> 0 `i 864  ]
[; ;State_Mchn.c: 962: {
"962
{
[; ;State_Mchn.c: 963: Switch_Train_Path = 2;
"963
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 964: Return_Val = 1;
"964
[e = F5103 -> -> 1 `i `uc ]
"965
}
[e :U 864 ]
[; ;State_Mchn.c: 965: }
[; ;State_Mchn.c: 966: Return_Val = 1;
"966
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 967: break;
"967
[e $U 859  ]
[; ;State_Mchn.c: 968: case 0 : if(Junction(0, 1) == 0)
"968
[e :U 865 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 1 `i `uc `i -> 0 `i 866  ]
[; ;State_Mchn.c: 969: {
"969
{
[; ;State_Mchn.c: 970: Switch_Train_Path = 2;
"970
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 971: Return_Val = 1;
"971
[e = F5103 -> -> 1 `i `uc ]
"972
}
[e :U 866 ]
[; ;State_Mchn.c: 972: }
[; ;State_Mchn.c: 973: Return_Val = 1;
"973
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 974: break;
"974
[e $U 859  ]
[; ;State_Mchn.c: 975: case 1 : if(Junction(0, 0) == 0)
"975
[e :U 867 ]
[e $ ! == -> ( _Junction (2 , -> -> 0 `i `uc -> -> 0 `i `uc `i -> 0 `i 868  ]
[; ;State_Mchn.c: 976: {
"976
{
[; ;State_Mchn.c: 977: Switch_Train_Path = 2;
"977
[e = _Switch_Train_Path -> -> 2 `i `uc ]
[; ;State_Mchn.c: 978: Return_Val = 1;
"978
[e = F5103 -> -> 1 `i `uc ]
"979
}
[e :U 868 ]
[; ;State_Mchn.c: 979: }
[; ;State_Mchn.c: 980: Return_Val = 1;
"980
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 981: break;
"981
[e $U 859  ]
[; ;State_Mchn.c: 982: default : break;
"982
[e :U 869 ]
[e $U 859  ]
"983
}
[; ;State_Mchn.c: 983: }
[e $U 859  ]
"952
[e :U 860 ]
[e [\ _To , $ -> -> 2 `i `uc 861
 , $ -> -> 3 `i `uc 863
 , $ -> -> 0 `i `uc 865
 , $ -> -> 1 `i `uc 867
 869 ]
"983
[e :U 859 ]
[; ;State_Mchn.c: 984: break;
"984
[e $U 844  ]
[; ;State_Mchn.c: 986: case 2 : switch(To)
"986
[e :U 870 ]
[e $U 872  ]
[; ;State_Mchn.c: 987: {
"987
{
[; ;State_Mchn.c: 988: case 2 : if(Train_Move_Right_Start() == 0)
"988
[e :U 873 ]
[e $ ! == -> ( _Train_Move_Right_Start ..  `i -> 0 `i 874  ]
[; ;State_Mchn.c: 989: {
"989
{
[; ;State_Mchn.c: 990: Switch_Train_Path = 3;
"990
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 991: Return_Val = 1;
"991
[e = F5103 -> -> 1 `i `uc ]
"992
}
[e :U 874 ]
[; ;State_Mchn.c: 992: }
[; ;State_Mchn.c: 993: Return_Val = 1;
"993
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 994: break;
"994
[e $U 871  ]
[; ;State_Mchn.c: 995: case 3 : if(Train_Move_Right_Start() == 0)
"995
[e :U 875 ]
[e $ ! == -> ( _Train_Move_Right_Start ..  `i -> 0 `i 876  ]
[; ;State_Mchn.c: 996: {
"996
{
[; ;State_Mchn.c: 997: Switch_Train_Path = 3;
"997
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 998: Return_Val = 1;
"998
[e = F5103 -> -> 1 `i `uc ]
"999
}
[e :U 876 ]
[; ;State_Mchn.c: 999: }
[; ;State_Mchn.c: 1000: Return_Val = 1;
"1000
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1001: break;
"1001
[e $U 871  ]
[; ;State_Mchn.c: 1002: case 0 : if(Train_Move_Left_Start() == 0)
"1002
[e :U 877 ]
[e $ ! == -> ( _Train_Move_Left_Start ..  `i -> 0 `i 878  ]
[; ;State_Mchn.c: 1003: {
"1003
{
[; ;State_Mchn.c: 1004: Switch_Train_Path = 3;
"1004
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1005: Return_Val = 1;
"1005
[e = F5103 -> -> 1 `i `uc ]
"1006
}
[e :U 878 ]
[; ;State_Mchn.c: 1006: }
[; ;State_Mchn.c: 1007: Return_Val = 1;
"1007
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1008: break;
"1008
[e $U 871  ]
[; ;State_Mchn.c: 1009: case 1 : if(Train_Move_Left_Start() == 0)
"1009
[e :U 879 ]
[e $ ! == -> ( _Train_Move_Left_Start ..  `i -> 0 `i 880  ]
[; ;State_Mchn.c: 1010: {
"1010
{
[; ;State_Mchn.c: 1011: Switch_Train_Path = 3;
"1011
[e = _Switch_Train_Path -> -> 3 `i `uc ]
[; ;State_Mchn.c: 1012: Return_Val = 1;
"1012
[e = F5103 -> -> 1 `i `uc ]
"1013
}
[e :U 880 ]
[; ;State_Mchn.c: 1013: }
[; ;State_Mchn.c: 1014: Return_Val = 1;
"1014
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1015: break;
"1015
[e $U 871  ]
[; ;State_Mchn.c: 1016: default : break;
"1016
[e :U 881 ]
[e $U 871  ]
"1017
}
[; ;State_Mchn.c: 1017: }
[e $U 871  ]
"986
[e :U 872 ]
[e [\ _To , $ -> -> 2 `i `uc 873
 , $ -> -> 3 `i `uc 875
 , $ -> -> 0 `i `uc 877
 , $ -> -> 1 `i `uc 879
 881 ]
"1017
[e :U 871 ]
[; ;State_Mchn.c: 1018: break;
"1018
[e $U 844  ]
[; ;State_Mchn.c: 1020: case 3 : switch(To)
"1020
[e :U 882 ]
[e $U 884  ]
[; ;State_Mchn.c: 1021: {
"1021
{
[; ;State_Mchn.c: 1022: case 2 : if(GETxAPIxVAL(12) == 1){
"1022
[e :U 885 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 12 `i `uc -> -> 1 `i `ui 886  ]
{
[; ;State_Mchn.c: 1023: Switch_Train_Path = 4;
"1023
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1024
}
[; ;State_Mchn.c: 1024: }
[e $U 887  ]
"1025
[e :U 886 ]
[; ;State_Mchn.c: 1025: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 888  ]
{
[; ;State_Mchn.c: 1026: Switch_Train_Path = 5;
"1026
[e = _Switch_Train_Path -> -> 5 `i `uc ]
"1027
}
[; ;State_Mchn.c: 1027: }
[e $U 889  ]
"1028
[e :U 888 ]
[; ;State_Mchn.c: 1028: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 890  ]
{
[; ;State_Mchn.c: 1029: Switch_Train_Path = 6;
"1029
[e = _Switch_Train_Path -> -> 6 `i `uc ]
"1030
}
[; ;State_Mchn.c: 1030: }
[e $U 891  ]
"1031
[e :U 890 ]
[; ;State_Mchn.c: 1031: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 892  ]
{
[; ;State_Mchn.c: 1032: Switch_Train_Path = 7;
"1032
[e = _Switch_Train_Path -> -> 7 `i `uc ]
"1033
}
[; ;State_Mchn.c: 1033: }
[e $U 893  ]
"1034
[e :U 892 ]
[; ;State_Mchn.c: 1034: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 894  ]
{
[; ;State_Mchn.c: 1035: Switch_Train_Path = 8;
"1035
[e = _Switch_Train_Path -> -> 8 `i `uc ]
"1036
}
[e :U 894 ]
"1037
[e :U 893 ]
[e :U 891 ]
[e :U 889 ]
[e :U 887 ]
[; ;State_Mchn.c: 1036: }
[; ;State_Mchn.c: 1037: Return_Val = 1;
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1038: break;
"1038
[e $U 883  ]
[; ;State_Mchn.c: 1039: case 3 : if(GETxAPIxVAL(13) == 1){
"1039
[e :U 895 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 13 `i `uc -> -> 1 `i `ui 896  ]
{
[; ;State_Mchn.c: 1040: Switch_Train_Path = 4;
"1040
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1041
}
[; ;State_Mchn.c: 1041: }
[e $U 897  ]
"1042
[e :U 896 ]
[; ;State_Mchn.c: 1042: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 898  ]
{
[; ;State_Mchn.c: 1043: Switch_Train_Path = 5;
"1043
[e = _Switch_Train_Path -> -> 5 `i `uc ]
"1044
}
[; ;State_Mchn.c: 1044: }
[e $U 899  ]
"1045
[e :U 898 ]
[; ;State_Mchn.c: 1045: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 900  ]
{
[; ;State_Mchn.c: 1046: Switch_Train_Path = 6;
"1046
[e = _Switch_Train_Path -> -> 6 `i `uc ]
"1047
}
[; ;State_Mchn.c: 1047: }
[e $U 901  ]
"1048
[e :U 900 ]
[; ;State_Mchn.c: 1048: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 902  ]
{
[; ;State_Mchn.c: 1049: Switch_Train_Path = 7;
"1049
[e = _Switch_Train_Path -> -> 7 `i `uc ]
"1050
}
[; ;State_Mchn.c: 1050: }
[e $U 903  ]
"1051
[e :U 902 ]
[; ;State_Mchn.c: 1051: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 904  ]
{
[; ;State_Mchn.c: 1052: Switch_Train_Path = 8;
"1052
[e = _Switch_Train_Path -> -> 8 `i `uc ]
"1053
}
[e :U 904 ]
"1054
[e :U 903 ]
[e :U 901 ]
[e :U 899 ]
[e :U 897 ]
[; ;State_Mchn.c: 1053: }
[; ;State_Mchn.c: 1054: Return_Val = 1;
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1055: break;
"1055
[e $U 883  ]
[; ;State_Mchn.c: 1056: case 0 : if(GETxAPIxVAL(14) == 1)
"1056
[e :U 905 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 14 `i `uc -> -> 1 `i `ui 906  ]
[; ;State_Mchn.c: 1057: {
"1057
{
[; ;State_Mchn.c: 1058: Switch_Train_Path = 4;
"1058
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1059
}
[; ;State_Mchn.c: 1059: }
[e $U 907  ]
"1060
[e :U 906 ]
[; ;State_Mchn.c: 1060: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 908  ]
{
[; ;State_Mchn.c: 1061: Switch_Train_Path = 9;
"1061
[e = _Switch_Train_Path -> -> 9 `i `uc ]
"1062
}
[; ;State_Mchn.c: 1062: }
[e $U 909  ]
"1063
[e :U 908 ]
[; ;State_Mchn.c: 1063: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 910  ]
{
[; ;State_Mchn.c: 1064: Switch_Train_Path = 10;
"1064
[e = _Switch_Train_Path -> -> 10 `i `uc ]
"1065
}
[; ;State_Mchn.c: 1065: }
[e $U 911  ]
"1066
[e :U 910 ]
[; ;State_Mchn.c: 1066: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 912  ]
{
[; ;State_Mchn.c: 1067: Switch_Train_Path = 11;
"1067
[e = _Switch_Train_Path -> -> 11 `i `uc ]
"1068
}
[; ;State_Mchn.c: 1068: }
[e $U 913  ]
"1069
[e :U 912 ]
[; ;State_Mchn.c: 1069: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 914  ]
{
[; ;State_Mchn.c: 1070: Switch_Train_Path = 12;
"1070
[e = _Switch_Train_Path -> -> 12 `i `uc ]
"1071
}
[e :U 914 ]
"1072
[e :U 913 ]
[e :U 911 ]
[e :U 909 ]
[e :U 907 ]
[; ;State_Mchn.c: 1071: }
[; ;State_Mchn.c: 1072: Return_Val = 1;
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1073: break;
"1073
[e $U 883  ]
[; ;State_Mchn.c: 1074: case 1 : if(GETxAPIxVAL(15) == 1)
"1074
[e :U 915 ]
[e $ ! == ( _GETxAPIxVAL (1 -> -> 15 `i `uc -> -> 1 `i `ui 916  ]
[; ;State_Mchn.c: 1075: {
"1075
{
[; ;State_Mchn.c: 1076: Switch_Train_Path = 4;
"1076
[e = _Switch_Train_Path -> -> 4 `i `uc ]
"1077
}
[; ;State_Mchn.c: 1077: }
[e $U 917  ]
"1078
[e :U 916 ]
[; ;State_Mchn.c: 1078: else if(GETxAPIxVAL(25) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 25 `i `uc -> -> 1 `i `ui 918  ]
{
[; ;State_Mchn.c: 1079: Switch_Train_Path = 9;
"1079
[e = _Switch_Train_Path -> -> 9 `i `uc ]
"1080
}
[; ;State_Mchn.c: 1080: }
[e $U 919  ]
"1081
[e :U 918 ]
[; ;State_Mchn.c: 1081: else if(GETxAPIxVAL(26) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 26 `i `uc -> -> 1 `i `ui 920  ]
{
[; ;State_Mchn.c: 1082: Switch_Train_Path = 10;
"1082
[e = _Switch_Train_Path -> -> 10 `i `uc ]
"1083
}
[; ;State_Mchn.c: 1083: }
[e $U 921  ]
"1084
[e :U 920 ]
[; ;State_Mchn.c: 1084: else if(GETxAPIxVAL(28) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 28 `i `uc -> -> 1 `i `ui 922  ]
{
[; ;State_Mchn.c: 1085: Switch_Train_Path = 11;
"1085
[e = _Switch_Train_Path -> -> 11 `i `uc ]
"1086
}
[; ;State_Mchn.c: 1086: }
[e $U 923  ]
"1087
[e :U 922 ]
[; ;State_Mchn.c: 1087: else if(GETxAPIxVAL(27) == 1){
[e $ ! == ( _GETxAPIxVAL (1 -> -> 27 `i `uc -> -> 1 `i `ui 924  ]
{
[; ;State_Mchn.c: 1088: Switch_Train_Path = 12;
"1088
[e = _Switch_Train_Path -> -> 12 `i `uc ]
"1089
}
[e :U 924 ]
"1090
[e :U 923 ]
[e :U 921 ]
[e :U 919 ]
[e :U 917 ]
[; ;State_Mchn.c: 1089: }
[; ;State_Mchn.c: 1090: Return_Val = 1;
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1091: break;
"1091
[e $U 883  ]
[; ;State_Mchn.c: 1092: default : break;
"1092
[e :U 925 ]
[e $U 883  ]
"1093
}
[; ;State_Mchn.c: 1093: }
[e $U 883  ]
"1020
[e :U 884 ]
[e [\ _To , $ -> -> 2 `i `uc 885
 , $ -> -> 3 `i `uc 895
 , $ -> -> 0 `i `uc 905
 , $ -> -> 1 `i `uc 915
 925 ]
"1093
[e :U 883 ]
[; ;State_Mchn.c: 1094: break;
"1094
[e $U 844  ]
[; ;State_Mchn.c: 1096: case 4 : switch(To)
"1096
[e :U 926 ]
[e $U 928  ]
[; ;State_Mchn.c: 1097: {
"1097
{
[; ;State_Mchn.c: 1098: case 2 : if(Train_Move_Right_Brake() == 0)
"1098
[e :U 929 ]
[e $ ! == -> ( _Train_Move_Right_Brake ..  `i -> 0 `i 930  ]
[; ;State_Mchn.c: 1099: {
"1099
{
[; ;State_Mchn.c: 1100: Switch_Train_Path = 0;
"1100
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1101: Return_Val = 0;
"1101
[e = F5103 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1102: break;
"1102
[e $U 927  ]
"1103
}
[e :U 930 ]
[; ;State_Mchn.c: 1103: }
[; ;State_Mchn.c: 1104: Return_Val = 1;
"1104
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1105: break;
"1105
[e $U 927  ]
[; ;State_Mchn.c: 1106: case 3 : if(Train_Move_Right_Brake() == 0)
"1106
[e :U 931 ]
[e $ ! == -> ( _Train_Move_Right_Brake ..  `i -> 0 `i 932  ]
[; ;State_Mchn.c: 1107: {
"1107
{
[; ;State_Mchn.c: 1108: Switch_Train_Path = 0;
"1108
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1109: Return_Val = 0;
"1109
[e = F5103 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1110: break;
"1110
[e $U 927  ]
"1111
}
[e :U 932 ]
[; ;State_Mchn.c: 1111: }
[; ;State_Mchn.c: 1112: Return_Val = 1;
"1112
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1113: break;
"1113
[e $U 927  ]
[; ;State_Mchn.c: 1114: case 0 : if(Train_Move_Left_Brake() == 0)
"1114
[e :U 933 ]
[e $ ! == -> ( _Train_Move_Left_Brake ..  `i -> 0 `i 934  ]
[; ;State_Mchn.c: 1115: {
"1115
{
[; ;State_Mchn.c: 1116: Switch_Train_Path = 0;
"1116
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1117: Return_Val = 0;
"1117
[e = F5103 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1118: break;
"1118
[e $U 927  ]
"1119
}
[e :U 934 ]
[; ;State_Mchn.c: 1119: }
[; ;State_Mchn.c: 1120: Return_Val = 1;
"1120
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1121: break;
"1121
[e $U 927  ]
[; ;State_Mchn.c: 1122: case 1 : if(Train_Move_Left_Brake() == 0)
"1122
[e :U 935 ]
[e $ ! == -> ( _Train_Move_Left_Brake ..  `i -> 0 `i 936  ]
[; ;State_Mchn.c: 1123: {
"1123
{
[; ;State_Mchn.c: 1124: Switch_Train_Path = 0;
"1124
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1125: Return_Val = 0;
"1125
[e = F5103 -> -> 0 `i `uc ]
[; ;State_Mchn.c: 1126: break;
"1126
[e $U 927  ]
"1127
}
[e :U 936 ]
[; ;State_Mchn.c: 1127: }
[; ;State_Mchn.c: 1128: Return_Val = 1;
"1128
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1129: break;
"1129
[e $U 927  ]
[; ;State_Mchn.c: 1130: default : break;
"1130
[e :U 937 ]
[e $U 927  ]
"1131
}
[; ;State_Mchn.c: 1131: }
[e $U 927  ]
"1096
[e :U 928 ]
[e [\ _To , $ -> -> 2 `i `uc 929
 , $ -> -> 3 `i `uc 931
 , $ -> -> 0 `i `uc 933
 , $ -> -> 1 `i `uc 935
 937 ]
"1131
[e :U 927 ]
[; ;State_Mchn.c: 1132: break;
"1132
[e $U 844  ]
[; ;State_Mchn.c: 1134: case 5 :
"1134
[e :U 938 ]
[; ;State_Mchn.c: 1135: if(Left_Mountain_From_The_Left(1) == 0){
"1135
[e $ ! == -> ( _Left_Mountain_From_The_Left (1 -> -> 1 `i `uc `i -> 0 `i 939  ]
{
[; ;State_Mchn.c: 1136: Switch_Train_Path = 3;
"1136
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1137
}
[e :U 939 ]
[; ;State_Mchn.c: 1137: }
[; ;State_Mchn.c: 1138: Return_Val = 1;
"1138
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1139: break;
"1139
[e $U 844  ]
[; ;State_Mchn.c: 1141: case 6 :
"1141
[e :U 940 ]
[; ;State_Mchn.c: 1142: if(Left_Mountain_From_The_Left(2) == 0){
"1142
[e $ ! == -> ( _Left_Mountain_From_The_Left (1 -> -> 2 `i `uc `i -> 0 `i 941  ]
{
[; ;State_Mchn.c: 1143: Switch_Train_Path = 3;
"1143
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1144
}
[e :U 941 ]
[; ;State_Mchn.c: 1144: }
[; ;State_Mchn.c: 1145: Return_Val = 1;
"1145
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1146: break;
"1146
[e $U 844  ]
[; ;State_Mchn.c: 1148: case 7 :
"1148
[e :U 942 ]
[; ;State_Mchn.c: 1149: if(Right_Mountain_From_The_Left(3) == 0){
"1149
[e $ ! == -> ( _Right_Mountain_From_The_Left (1 -> -> 3 `i `uc `i -> 0 `i 943  ]
{
[; ;State_Mchn.c: 1150: Switch_Train_Path = 3;
"1150
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1151
}
[e :U 943 ]
[; ;State_Mchn.c: 1151: }
[; ;State_Mchn.c: 1152: Return_Val = 1;
"1152
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1153: break;
"1153
[e $U 844  ]
[; ;State_Mchn.c: 1155: case 8 :
"1155
[e :U 944 ]
[; ;State_Mchn.c: 1156: if(Right_Mountain_From_The_Left(4) == 0){
"1156
[e $ ! == -> ( _Right_Mountain_From_The_Left (1 -> -> 4 `i `uc `i -> 0 `i 945  ]
{
[; ;State_Mchn.c: 1157: Switch_Train_Path = 3;
"1157
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1158
}
[e :U 945 ]
[; ;State_Mchn.c: 1158: }
[; ;State_Mchn.c: 1159: Return_Val = 1;
"1159
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1160: break;
"1160
[e $U 844  ]
[; ;State_Mchn.c: 1162: case 9 :
"1162
[e :U 946 ]
[; ;State_Mchn.c: 1163: if(Right_Mountain_From_The_Right(4) == 0){
"1163
[e $ ! == -> ( _Right_Mountain_From_The_Right (1 -> -> 4 `i `uc `i -> 0 `i 947  ]
{
[; ;State_Mchn.c: 1164: Switch_Train_Path = 3;
"1164
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1165
}
[e :U 947 ]
[; ;State_Mchn.c: 1165: }
[; ;State_Mchn.c: 1166: Return_Val = 1;
"1166
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1167: break;
"1167
[e $U 844  ]
[; ;State_Mchn.c: 1169: case 10 :
"1169
[e :U 948 ]
[; ;State_Mchn.c: 1170: if(Right_Mountain_From_The_Right(3) == 0){
"1170
[e $ ! == -> ( _Right_Mountain_From_The_Right (1 -> -> 3 `i `uc `i -> 0 `i 949  ]
{
[; ;State_Mchn.c: 1171: Switch_Train_Path = 3;
"1171
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1172
}
[e :U 949 ]
[; ;State_Mchn.c: 1172: }
[; ;State_Mchn.c: 1173: Return_Val = 1;
"1173
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1174: break;
"1174
[e $U 844  ]
[; ;State_Mchn.c: 1176: case 11 :
"1176
[e :U 950 ]
[; ;State_Mchn.c: 1177: if(Left_Mountain_From_The_Right(2) == 0){
"1177
[e $ ! == -> ( _Left_Mountain_From_The_Right (1 -> -> 2 `i `uc `i -> 0 `i 951  ]
{
[; ;State_Mchn.c: 1178: Switch_Train_Path = 3;
"1178
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1179
}
[e :U 951 ]
[; ;State_Mchn.c: 1179: }
[; ;State_Mchn.c: 1180: Return_Val = 1;
"1180
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1181: break;
"1181
[e $U 844  ]
[; ;State_Mchn.c: 1183: case 12 :
"1183
[e :U 952 ]
[; ;State_Mchn.c: 1184: if(Left_Mountain_From_The_Right(1) == 0){
"1184
[e $ ! == -> ( _Left_Mountain_From_The_Right (1 -> -> 1 `i `uc `i -> 0 `i 953  ]
{
[; ;State_Mchn.c: 1185: Switch_Train_Path = 3;
"1185
[e = _Switch_Train_Path -> -> 3 `i `uc ]
"1186
}
[e :U 953 ]
[; ;State_Mchn.c: 1186: }
[; ;State_Mchn.c: 1187: Return_Val = 1;
"1187
[e = F5103 -> -> 1 `i `uc ]
[; ;State_Mchn.c: 1188: break;
"1188
[e $U 844  ]
[; ;State_Mchn.c: 1190: default : Switch_Train_Path = 0; Return_Val = 1; break;
"1190
[e :U 954 ]
[e = _Switch_Train_Path -> -> 0 `i `uc ]
[e = F5103 -> -> 1 `i `uc ]
[e $U 844  ]
"1191
}
[; ;State_Mchn.c: 1191: }
[e $U 844  ]
"916
[e :U 845 ]
[e [\ _Switch_Train_Path , $ -> -> 0 `i `uc 846
 , $ -> -> 1 `i `uc 858
 , $ -> -> 2 `i `uc 870
 , $ -> -> 3 `i `uc 882
 , $ -> -> 4 `i `uc 926
 , $ -> -> 5 `i `uc 938
 , $ -> -> 6 `i `uc 940
 , $ -> -> 7 `i `uc 942
 , $ -> -> 8 `i `uc 944
 , $ -> -> 9 `i `uc 946
 , $ -> -> 10 `i `uc 948
 , $ -> -> 11 `i `uc 950
 , $ -> -> 12 `i `uc 952
 954 ]
"1191
[e :U 844 ]
[; ;State_Mchn.c: 1193: return(Return_Val);
"1193
[e ) F5103 ]
[e $UE 843  ]
[; ;State_Mchn.c: 1194: }
"1194
[e :UE 843 ]
}
