
---------- Begin Simulation Statistics ----------
final_tick                               160361452500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    649                       # Simulator instruction rate (inst/s)
host_mem_usage                               36148916                       # Number of bytes of host memory used
host_op_rate                                      665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                209416.78                       # Real time elapsed on the host
host_tick_rate                                 264681                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135841721                       # Number of instructions simulated
sim_ops                                     139295873                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055429                       # Number of seconds simulated
sim_ticks                                 55428540000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.775884                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  454843                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               570151                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4764                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             41353                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            580688                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66891                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9805                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1003091                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  165038                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9639                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6242296                       # Number of instructions committed
system.cpu.committedOps                       6720147                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.636874                       # CPI: cycles per instruction
system.cpu.discardedOps                        108640                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4266588                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1085439                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           484819                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8772923                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379237                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4509                       # number of quiesce instructions executed
system.cpu.numCycles                         16460147                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4509                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4783103     71.18%     71.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                  16120      0.24%     71.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                1190540     17.72%     89.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                730384     10.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6720147                       # Class of committed instruction
system.cpu.quiesceCycles                     72225517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7687224                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          536                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1886729                       # Transaction distribution
system.membus.trans_dist::ReadResp            1905865                       # Transaction distribution
system.membus.trans_dist::WriteReq             692741                       # Transaction distribution
system.membus.trans_dist::WriteResp            692737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5317                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16129                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2476                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2477                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4994                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        42260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        42260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5064864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5064864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5223608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       905088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       905088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100245                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       955105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162074936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162074936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               163935129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2602769                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000217                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014732                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2602204     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     565      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2602769                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5938481330                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96455500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            41006624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17897375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94378680                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11082167663                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           71095500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3547054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       886763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4433817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       886763                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3547054                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4433817                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4433817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4433817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8867634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1366590                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1366575                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3868320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3868320                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34564                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10097779                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10171507                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10469805                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54317                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100245                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    161564140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    162743788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166402541                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18195944125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         11226123                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          685                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14958659571                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7970349000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7094107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2660290                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3547054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13301451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3547054                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2660290                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6207344                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7094107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6207344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6207344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19508795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2660290                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6207344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8867634                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2660290                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1219588                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3879878                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2660290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8867634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1219588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12747512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1882175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1882175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       650259                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       650255                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5012008                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5064864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160384204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162074936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2968867                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2968867    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2968867                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6331192455                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10061094000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    648495955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17735268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21282321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    687513544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17735268                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17755402                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     35490670                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    666231223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35490670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21282321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    723004214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40388544                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    270944204                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121176076                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    252379148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1262142                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58815041                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3786755                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36587523                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3547054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4152417581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    728659712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3547054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4888171401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2367067074                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2186167559                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4553234633                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3547054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6519484655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2914827271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3547054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9441406034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       905152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       908992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       905152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       905152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14143                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           60                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16330071                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69278                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16399350                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16330071                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16330071                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16330071                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69278                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16399350                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    119996428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         474304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          120932664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       340288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40387776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41956864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1874947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1889586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       631059                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             655576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7114241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2164885238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1219588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8557036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2181776103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6139220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17735268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    728645856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3547054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       886763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            756954161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6139220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24849509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2893531094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3547054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       886763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1219588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8557036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2938730264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2504401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000419980000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1287                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3389273                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             698733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1889585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     655576                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1889585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   655576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1617                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            117991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            117965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            117968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           117999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           117946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           118038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61298637650                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9439840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            110857797650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32468.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58718.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1678                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1760757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  607692                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1889578                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               655576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1655769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.666686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.492453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.999873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5694      3.25%      3.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5192      2.97%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2727      1.56%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2590      1.48%      9.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2969      1.70%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2207      1.26%     12.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2381      1.36%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2856      1.63%     15.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148486     84.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175102                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1466.968920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1947.059291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           696     54.08%     54.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.23%     54.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.08%     54.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.08%     54.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.23%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.08%     54.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          131     10.18%     64.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.08%     65.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.08%     65.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     65.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     65.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.16%     65.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           34      2.64%     68.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     68.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           22      1.71%     69.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          210     16.32%     86.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.31%     86.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           12      0.93%     87.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.08%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            2      0.16%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           50      3.89%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           56      4.35%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           53      4.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1287                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     509.562208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    131.983148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    502.847625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            607     47.20%     47.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            28      2.18%     49.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      1.01%     50.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.16%     50.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.39%     50.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.16%     51.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.23%     51.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.08%     51.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.08%     51.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.08%     51.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.08%     51.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.16%     51.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.08%     51.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.08%     51.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.08%     52.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.08%     52.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      1.01%     53.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          602     46.81%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              120829952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  103488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41957120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               120932600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41956864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2179.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       756.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2181.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    756.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55428587250                       # Total gap between requests
system.mem_ctrls.avgGap                      21778.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    119893708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       473472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       341696                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40386624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7114241.147250135429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2163032040.894456386566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1219588.320385130122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8542025.461973199621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6164622.052105287090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17735267.788038436323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 728625072.931742429733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3547053.557607687544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 886763.389401921886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1874947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5317                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       631059                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    453054765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110010862110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     94520400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    299360375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 175019537935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23461963025                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 931945913770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7052694920                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2960907110                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73452.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58674.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89170.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40399.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32916971.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1527471.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1476796.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2295799.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3855347.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86408092.574995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60308228.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3433792725                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       911104812.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     530623308.599880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     934202548.274938                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     395677590.900044                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6352117306.500250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.600119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20288548565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2998380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32143835935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9018                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10011757.180084                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2199953.879448                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4509    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        94625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16294500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115218439375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45143013125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2036912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2036912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2036912                       # number of overall hits
system.cpu.icache.overall_hits::total         2036912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14143                       # number of overall misses
system.cpu.icache.overall_misses::total         14143                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    612574375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    612574375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    612574375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    612574375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2051055                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2051055                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2051055                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2051055                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006895                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006895                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006895                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006895                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43312.902142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43312.902142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43312.902142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43312.902142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14143                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    590745250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    590745250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    590745250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    590745250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006895                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006895                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006895                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006895                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41769.444248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41769.444248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41769.444248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41769.444248                       # average overall mshr miss latency
system.cpu.icache.replacements                  13975                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2036912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2036912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14143                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    612574375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    612574375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2051055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2051055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006895                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006895                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43312.902142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43312.902142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    590745250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    590745250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006895                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006895                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41769.444248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41769.444248                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           468.263668                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27722559                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13975                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1983.725152                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   468.263668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.914577                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.914577                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4116252                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4116252                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1876313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1876313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1876313                       # number of overall hits
system.cpu.dcache.overall_hits::total         1876313                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9883                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9883                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9883                       # number of overall misses
system.cpu.dcache.overall_misses::total          9883                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    731003875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    731003875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    731003875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    731003875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1886196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1886196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1886196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1886196                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73965.787210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73965.787210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73965.787210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73965.787210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5317                       # number of writebacks
system.cpu.dcache.writebacks::total              5317                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2413                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2413                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47036                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47036                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    544887500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    544887500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    544887500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    544887500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99137375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99137375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72943.440428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72943.440428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72943.440428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72943.440428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.691449                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.691449                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7471                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1195663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1195663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    380757250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    380757250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1200668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1200668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76075.374625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76075.374625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    372554125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    372554125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99137375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99137375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74570.481385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74570.481385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.296223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.296223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       680650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    350246625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    350246625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       685528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       685528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71801.276138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71801.276138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42482                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42482                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    172333375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    172333375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69657.791027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69657.791027                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              863890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.632445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7552255                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7552255                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160361452500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               160363445000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    649                       # Simulator instruction rate (inst/s)
host_mem_usage                               36148916                       # Number of bytes of host memory used
host_op_rate                                      665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                209417.44                       # Real time elapsed on the host
host_tick_rate                                 264689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135843684                       # Number of instructions simulated
sim_ops                                     139298297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055431                       # Number of seconds simulated
sim_ticks                                 55430532500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.769855                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  454957                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               570337                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4764                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             41370                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            580736                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66891                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9805                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1003382                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  165132                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9639                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6244259                       # Number of instructions committed
system.cpu.committedOps                       6722571                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.636555                       # CPI: cycles per instruction
system.cpu.discardedOps                        108683                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4267749                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1085921                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           485010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8773790                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379283                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4509                       # number of quiesce instructions executed
system.cpu.numCycles                         16463335                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4509                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4784504     71.17%     71.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                  16120      0.24%     71.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                1191101     17.72%     89.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                730845     10.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6722571                       # Class of committed instruction
system.cpu.quiesceCycles                     72225517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7689545                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          536                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1886729                       # Transaction distribution
system.membus.trans_dist::ReadResp            1905870                       # Transaction distribution
system.membus.trans_dist::WriteReq             693063                       # Transaction distribution
system.membus.trans_dist::WriteResp            693059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5319                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16132                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2476                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2477                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4998                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        42262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        42262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5065508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5065508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5224266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       905152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       905152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100245                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       955489                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162095544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162095544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               163956185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2603096                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000217                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014731                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2602531     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     565      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2603096                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5940114080                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96455500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            41007874                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17897375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94401305                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11082496913                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           71100500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3546926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       886732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4433658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       886732                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3546926                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4433658                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4433658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4433658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8867315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1367249                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1367240                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3868320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3868320                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34564                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10099103                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10172831                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10471129                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54317                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100245                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    161585420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    162765068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166423821                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18197939125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         11227777                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          685                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14959813571                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         27.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7972344000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      7093852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2660195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3546926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13300973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3546926                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2660195                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6207121                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      7093852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6207121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6207121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19508093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2660195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6207121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8867315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2660195                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1219544                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3879739                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2660195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8867315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1219544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12747054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1882175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1882175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       650581                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       650577                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5012652                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5065508                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160404812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162095544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2969506                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2969506    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2969506                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6333124705                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10061416000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    648472645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17734630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21281556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    687488831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17734630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17754764                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     35489394                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    666207275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35489394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21281556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    722978225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40409632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    270965292                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121176076                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    252379148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1262801                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58815700                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3786755                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36587523                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3546926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4152268319                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    729013960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3546926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4888376131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2366981988                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2186088975                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4553070963                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3546926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6519250307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2915102935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3546926                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9441447094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       905152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       908992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       905152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       905152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14143                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           60                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16329484                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69276                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16398760                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16329484                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16329484                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16329484                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69276                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16398760                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    119996428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         474560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          120932920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       340416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40408384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41977600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1874947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1889590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       631381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             655900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7113985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2164807419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1219544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8561347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2181702296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6141308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17734630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    728991445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3546926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       886732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            757301042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6141308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24848616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2893798864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3546926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       886732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1219544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8561347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2939003337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2504723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000419980000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3389317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             699035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1889589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     655900                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1889589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   655900                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1617                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            117991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            117965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            117968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           117999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           117946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           118039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             40997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61298922025                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9439860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            110858187025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32468.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58718.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1679                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1760757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  607975                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1889582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               655900                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1655769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4347                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.629683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.418322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.051509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5698      3.25%      3.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5195      2.97%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2730      1.56%      7.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2591      1.48%      9.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2969      1.70%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2207      1.26%     12.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2381      1.36%     13.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2856      1.63%     15.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148504     84.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1462.426801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1945.746089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           700     54.22%     54.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.23%     54.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.08%     54.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.08%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.23%     54.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.08%     54.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          131     10.15%     65.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.08%     65.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.08%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     65.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.15%     65.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           34      2.63%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.08%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           22      1.70%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          210     16.27%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      0.31%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           12      0.93%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.08%     87.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            2      0.15%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           50      3.87%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           56      4.34%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           53      4.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1291                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.404651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    131.888609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    502.523911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            607     47.05%     47.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            29      2.25%     49.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      1.01%     50.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.31%     50.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            5      0.39%     51.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.16%     51.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.23%     51.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.08%     51.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.08%     51.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.08%     51.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.08%     51.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.08%     51.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.16%     51.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.08%     52.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.08%     52.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.08%     52.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.08%     52.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      1.01%     53.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          602     46.67%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1290                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              120830208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  103488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41976704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               120932856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41977600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2179.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       757.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2181.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    757.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55430578750                       # Total gap between requests
system.mem_ctrls.avgGap                      21776.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    119893708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       473728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       341824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40406080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7113985.419497819617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2162954288.775775432587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1219544.481193645392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8546336.804539989680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6166709.655910305679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17734630.277997057885                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 728949879.743623256683                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3546926.055599411950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 886731.513899852987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1874947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5319                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       631381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    453054765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110010862110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     94520400                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    299749750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 175020179310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23461963025                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 932045850270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7052694920                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2960907110                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73452.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58674.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89170.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40430.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32904715.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1527471.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1476201.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2295799.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3855347.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86420921.624995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60318215.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3433800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       911530076.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     530660472.299880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     934255391.924937                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     395678301.900044                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6352663380.000250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        114.605852                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20288548565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2998590000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32145618435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9018                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10011757.180084                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2199953.879448                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4509    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        94625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16294500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4509                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115220431875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45143013125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2037549                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2037549                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2037549                       # number of overall hits
system.cpu.icache.overall_hits::total         2037549                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14143                       # number of overall misses
system.cpu.icache.overall_misses::total         14143                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    612618125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    612618125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    612618125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    612618125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2051692                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2051692                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2051692                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2051692                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006893                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006893                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006893                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006893                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43315.995545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43315.995545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43315.995545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43315.995545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14143                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    590787250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    590787250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    590787250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    590787250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006893                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006893                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006893                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006893                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41772.413915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41772.413915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41772.413915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41772.413915                       # average overall mshr miss latency
system.cpu.icache.replacements                  13976                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2037549                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2037549                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14143                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    612618125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    612618125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2051692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2051692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43315.995545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43315.995545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    590787250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    590787250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006893                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41772.413915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41772.413915                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           468.263767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            40577249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14447                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2808.697238                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   468.263767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.914578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.914578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4117527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4117527                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1877347                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1877347                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1877347                       # number of overall hits
system.cpu.dcache.overall_hits::total         1877347                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9887                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9887                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9887                       # number of overall misses
system.cpu.dcache.overall_misses::total          9887                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    731540750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    731540750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    731540750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    731540750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1887234                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1887234                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1887234                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1887234                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005239                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005239                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73990.163852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73990.163852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73990.163852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73990.163852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5319                       # number of writebacks
system.cpu.dcache.writebacks::total              5319                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2413                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2413                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47036                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47036                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    545418750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    545418750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    545418750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    545418750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99137375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99137375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72975.481670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72975.481670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72975.481670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72975.481670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.691449                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.691449                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1196236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1196236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    381294125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    381294125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1201245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1201245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76121.805750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76121.805750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4554                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    373085375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    373085375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99137375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99137375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74617.075000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74617.075000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.296223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.296223                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       681111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         681111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    350246625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    350246625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       685989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       685989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71801.276138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71801.276138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2404                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42482                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42482                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    172333375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    172333375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003606                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69657.791027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69657.791027                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1888699                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.471641                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7556411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7556411                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160363445000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
