/* Copyright (c) 2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __MSM_CLOCKS_8994_H
#define __MSM_CLOCKS_8994_H

#define clk_gcc_lpass_mport_axi_clk 0x0c72fc7e
#define clk_cxo_pil_lpass_clk 0xe17f0ff6
#define clk_cxo_dwc3_clk 0xf79c19f6
#define clk_cxo_lpm_clk 0x94adbf3d
#define clk_measure_clk 0xf85ed7ba
#define clk_bb_clk2_a_pin 0xb0f3f1bf
#define clk_snoc_clk 0x2c341aa0
#define clk_pnoc_clk 0x4325d220
#define clk_cnoc_clk 0xd5ccb7f4
#define clk_bimc_clk 0x4b80bf00
#define clk_ocmemgx_clk 0xc91618fb
#define clk_snoc_a_clk 0x8fcef2af
#define clk_pnoc_a_clk 0x2808c12b
#define clk_cnoc_a_clk 0xd8fe2ccc
#define clk_bimc_a_clk 0x4b25668a
#define clk_ocmemgx_a_clk 0x310204ad
#define clk_xo_clk_src 0x23f5649f
#define clk_xo_a_clk_src 0x2fdd2c7c
#define clk_mmssnoc_ahb_clk 0xccd4bd4c
#define clk_gfx3d_clk_src 0x917f76ef
#define clk_gfx3d_a_clk_src 0x4db5347e
#define clk_qdss_clk 0x1492202a
#define clk_gcc_bimc_clk 0x44959edb
#define clk_gpll0_clk_src 0x5933b69f
#define clk_gpll0_ao_clk_src 0x6b2fb034
#define clk_cnoc_msmbus_clk 0x62228b5d
#define clk_cnoc_msmbus_a_clk 0x67442955
#define clk_snoc_msmbus_clk 0xe6900bb6
#define clk_snoc_msmbus_a_clk 0x5d4683bd
#define clk_pnoc_msmbus_clk 0x38b95c77
#define clk_pnoc_msmbus_a_clk 0x8c9b4e93
#define clk_bimc_msmbus_clk 0xd212feea
#define clk_bimc_msmbus_a_clk 0x71d1a499
#define clk_bimc_acpu_a_clk 0x4446311b
#define clk_ocmemgx_msmbus_clk 0x3968c738
#define clk_ocmemgx_msmbus_a_clk 0x66dd774f
#define clk_ocmemnoc_clk_src 0x20297054
#define clk_mmss_s0_axi_clk 0xcbd7b001
#define clk_pnoc_sps_clk 0xd482ecc7
#define clk_pnoc_keepalive_a_clk 0xf8f91f0b
#define clk_usb30_master_clk_src 0xc6262f89
#define clk_usb30_sec_master_clk_src 0x51131e9f
#define clk_usb_hsic_ahb_clk_src 0x3a774150
#define clk_sata_asic0_clk_src 0xcdc2525e
#define clk_sata_pmalive_clk_src 0x6249cccb
#define clk_sata_rx_clk_src 0x36c0be37
#define clk_sata_rx_oob_clk_src 0xbd42dac7
#define clk_sdcc1_apps_clk_src 0xd4975db2
#define clk_sdcc2_apps_clk_src 0xfc46c821
#define clk_sdcc3_apps_clk_src 0xea34c7f4
#define clk_sdcc4_apps_clk_src 0x7aaaaa0c
#define clk_tsif_ref_clk_src 0x4e9042d1
#define clk_usb30_mock_utmi_clk_src 0xa024a976
#define clk_usb30_sec_mock_utmi_clk_src 0xb4766134
#define clk_usb_hs_system_clk_src 0x28385546
#define clk_usb_hsic_clk_src 0x141b01df
#define clk_usb_hsic_io_cal_clk_src 0xc83584bd
#define clk_usb_hsic_mock_utmi_clk_src 0xff65f6ca
#define clk_usb_hsic_system_clk_src 0x52ef7224
#define clk_pcie_0_aux_clk_src 0x8f5d3dbf
#define clk_pcie_0_pipe_clk_src 0xba5b3b52
#define clk_pcie_1_aux_clk_src 0x158b62ca
#define clk_pcie_1_pipe_clk_src 0x0dfb9f03
#define clk_gcc_bam_dma_ahb_clk 0xaacf5929
#define clk_gcc_blsp1_ahb_clk 0x8caa5b4f
#define clk_gcc_blsp1_qup1_i2c_apps_clk 0xc303fae9
#define clk_gcc_blsp1_qup1_spi_apps_clk 0x759a76b0
#define clk_gcc_blsp1_qup2_i2c_apps_clk 0x1076f220
#define clk_gcc_blsp1_qup2_spi_apps_clk 0x3e77d48f
#define clk_gcc_blsp1_qup3_i2c_apps_clk 0x9e25ac82
#define clk_gcc_blsp1_qup3_spi_apps_clk 0xfb978880
#define clk_gcc_blsp1_qup4_i2c_apps_clk 0xd7f40f6f
#define clk_gcc_blsp1_qup4_spi_apps_clk 0x80f8722f
#define clk_gcc_blsp1_qup5_i2c_apps_clk 0xacae5604
#define clk_gcc_blsp1_qup5_spi_apps_clk 0xbf3e15d7
#define clk_gcc_blsp1_qup6_i2c_apps_clk 0x5c6ad820
#define clk_gcc_blsp1_qup6_spi_apps_clk 0x780d9f85
#define clk_gcc_blsp1_uart1_apps_clk 0xc7c62f90
#define clk_gcc_blsp1_uart2_apps_clk 0xf8a61c96
#define clk_gcc_blsp1_uart3_apps_clk 0xc3298bd7
#define clk_gcc_blsp1_uart4_apps_clk 0x26be16c0
#define clk_gcc_blsp1_uart5_apps_clk 0x28a6bc74
#define clk_gcc_blsp1_uart6_apps_clk 0x28fd3466
#define clk_gcc_blsp2_ahb_clk 0x8f283c1d
#define clk_gcc_blsp2_qup1_i2c_apps_clk 0x9ace11dd
#define clk_gcc_blsp2_qup1_spi_apps_clk 0xa32604cc
#define clk_gcc_blsp2_qup2_i2c_apps_clk 0x1bf9a57e
#define clk_gcc_blsp2_qup2_spi_apps_clk 0xbf54ca6d
#define clk_gcc_blsp2_qup3_i2c_apps_clk 0x336d4170
#define clk_gcc_blsp2_qup3_spi_apps_clk 0xc68509d6
#define clk_gcc_blsp2_qup4_i2c_apps_clk 0xbd22539d
#define clk_gcc_blsp2_qup4_spi_apps_clk 0x01a72b93
#define clk_gcc_blsp2_qup5_i2c_apps_clk 0xe2b2ce1d
#define clk_gcc_blsp2_qup5_spi_apps_clk 0xf40999cd
#define clk_gcc_blsp2_qup6_i2c_apps_clk 0x894bcea4
#define clk_gcc_blsp2_qup6_spi_apps_clk 0xfe1bd34a
#define clk_gcc_blsp2_uart1_apps_clk 0x8c3512ff
#define clk_gcc_blsp2_uart2_apps_clk 0x1e1965a3
#define clk_gcc_blsp2_uart3_apps_clk 0x382415ab
#define clk_gcc_blsp2_uart4_apps_clk 0x87a44b42
#define clk_gcc_blsp2_uart5_apps_clk 0x5cd30649
#define clk_gcc_blsp2_uart6_apps_clk 0x8feee5ab
#define clk_gcc_boot_rom_ahb_clk 0xde2adeb1
#define clk_gcc_ce1_clk 0xc1c80572
#define clk_gcc_ce1_ahb_clk 0x7408a16f
#define clk_gcc_ce1_axi_clk 0xafb3e588
#define clk_scm_ce1_clk_src 0xfdc236fb
#define clk_ce1_clk_src 0x8e8c7e03
#define clk_branch_ce1_clk_src 0xf49ce6cc
#define clk_gcc_ce2_ahb_clk 0xc9c433b9
#define clk_gcc_ce2_axi_clk 0x724b2b8f
#define clk_ce2_clk_src 0x34793cec
#define clk_gcc_ce2_clk 0xaf52701c
#define clk_branch_ce2_clk_src 0xcbf51e29
#define clk_gcc_ce3_ahb_clk 0x384a949e
#define clk_gcc_ce3_axi_clk 0x410c6574
#define clk_ce3_clk_src 0x23f7a43d
#define clk_gcc_ce3_clk 0x0957c270
#define clk_gcc_copss_smmu_ahb_clk 0xe9134c6c
#define clk_gcc_copss_smmu_axi_clk 0x5ca21574
#define clk_gcc_gp1_clk 0x057f7b69
#define clk_gcc_gp2_clk 0x9bf83ffd
#define clk_gcc_gp3_clk 0xec6539ee
#define clk_gcc_lpass_q6_axi_clk 0xa9612654
#define clk_dummy_clk 0xcd46f61b
#define clk_gcc_lpass_sway_clk 0x658495da
#define clk_gcc_pdm2_clk 0x99d55711
#define clk_gcc_pdm_ahb_clk 0x365664f6
#define clk_gcc_periph_noc_usb_hsic_ahb_clk 0xdc59ff2e
#define clk_gcc_prng_ahb_clk 0x397e7eaa
#define clk_qseecom_ce1_clk_src 0x512e970e
#define clk_qseecom_ce2_clk_src 0x97155c69
#define clk_mcd_ce1_clk_src 0x66ce6087
#define clk_qcedev_ce2_clk_src 0x9825cb2d
#define clk_qcrypto_ce2_clk_src 0x1f59098f
#define clk_gcc_sata_axi_clk 0x4ec3bac6
#define clk_gcc_sata_cfg_ahb_clk 0x97ff5d35
#define clk_gcc_sata_rx_oob_clk 0x0169f979
#define clk_gcc_sata_pmalive_clk 0x095eba13
#define clk_gcc_sata_asic0_clk 0x75a61dd6
#define clk_gcc_sata_rx_clk 0xcff9c0b8
#define clk_rf_clk3 0xb673936b
#define clk_pcie_1_phy_ldo 0x63474b42
#define clk_sata_phy_ldo 0xd09261ba
#define clk_gcc_sdcc1_ahb_clk 0x691e0caa
#define clk_gcc_sdcc1_apps_clk 0x9ad6fb96
#define clk_gcc_sdcc1_cdccal_ff_clk 0x5513de45
#define clk_gcc_sdcc1_cdccal_sleep_clk 0x5d79b68d
#define clk_gcc_sdcc2_ahb_clk 0x23d5727f
#define clk_gcc_sdcc2_apps_clk 0x861b20ac
#define clk_gcc_sdcc3_ahb_clk 0x565b2c03
#define clk_gcc_sdcc3_apps_clk 0x0b27aeac
#define clk_gcc_sdcc4_ahb_clk 0x64f3e6a8
#define clk_gcc_sdcc4_apps_clk 0xbf7c4dc8
#define clk_gcc_spss_ahb_clk 0xb54dbf89
#define clk_gcc_sys_noc_usb3_axi_clk 0x94d26800
#define clk_gcc_tsif_ahb_clk 0x88d2822c
#define clk_gcc_tsif_ref_clk 0x8f1ed2c2
#define clk_rf_clk1 0xaabeea5a
#define clk_gcc_sys_noc_ufs_axi_clk 0x19d38312
#define clk_gcc_ufs_ahb_clk 0x1914bb84
#define clk_gcc_ufs_axi_clk 0x47c743a7
#define clk_ufs_axi_clk_src 0x297ca380
#define clk_gcc_ufs_rx_symbol_0_clk 0x7f43251c
#define clk_gcc_ufs_rx_symbol_1_clk 0x03182fde
#define clk_gcc_ufs_tx_symbol_0_clk 0x6a9f747a
#define clk_gcc_ufs_tx_symbol_1_clk 0x367fef66
#define clk_gcc_ufs_tx_cfg_clk 0xba2cf8b5
#define clk_gcc_ufs_rx_cfg_clk 0xa6747786
#define clk_diff_clk1 0xfa471e75
#define clk_gcc_usb30_master_clk 0xb3b4e2cb
#define clk_gcc_sys_noc_usb3_sec_axi_clk 0x08866af2
#define clk_gcc_usb30_sleep_clk 0xd0b65c92
#define clk_gcc_usb30_mock_utmi_clk 0xa800b65a
#define clk_gcc_usb2a_phy_sleep_clk 0x6caa736f
#define clk_gcc_usb30_phy_com_clk 0x24de6071
#define clk_gcc_usb3_phy_clk 0x156546c2
#define clk_gcc_usb30_sec_master_clk 0xaebc2884
#define clk_gcc_usb30_sec_sleep_clk 0xb01143d1
#define clk_gcc_usb30_sec_mock_utmi_clk 0x5b07555a
#define clk_gcc_usb2b_phy_sleep_clk 0x8e94e9c8
#define clk_cxo_otg_clk 0x4eec0bb9
#define clk_gcc_usb_hs_ahb_clk 0x72ce8032
#define clk_gcc_usb_hs_system_clk 0xa11972e5
#define clk_gcc_usb_hsic_ahb_clk 0x3ec2631a
#define clk_gcc_usb_hsic_clk 0x8de18b0e
#define clk_gcc_usb_hsic_io_cal_clk 0xbc21f776
#define clk_gcc_usb_hsic_io_cal_sleep_clk 0x20e09a22
#define clk_gcc_usb_hsic_mock_utmi_clk 0x89f364dc
#define clk_gcc_usb_hsic_system_clk 0x145e9366
#define clk_gcc_pcie_0_aux_clk 0x3d2e3ece
#define clk_gcc_pcie_0_cfg_ahb_clk 0x4dd325c3
#define clk_gcc_pcie_0_mstr_axi_clk 0x3f85285b
#define clk_gcc_pcie_0_pipe_clk 0x4f37621e
#define clk_gcc_pcie_0_slv_axi_clk 0xd69638a1
#define clk_gcc_pcie_1_aux_clk 0xc9bb962c
#define clk_gcc_pcie_1_cfg_ahb_clk 0xb6338658
#define clk_gcc_pcie_1_mstr_axi_clk 0xc20f6269
#define clk_gcc_pcie_1_pipe_clk 0xc1627422
#define clk_gcc_pcie_1_slv_axi_clk 0xd54e40d6
#define clk_qdss_a_clk 0xdd121669
#define clk_div_clk1 0xaa1157a6
#define clk_mmss_misc_ahb_clk 0xea30b0e7
#define clk_div_clk2 0xd454019f
#define clk_axi_clk_src 0x6617efab
#define clk_vcodec0_clk_src 0xbc193019
#define clk_mdp_clk_src 0x6dc1f8f1
#define clk_vp_clk_src 0x29c1787e
#define clk_gp0_clk_src 0x4506a0f2
#define clk_gp1_clk_src 0xad85b97a
#define clk_edpaux_clk_src 0x02a8ca8f
#define clk_esc0_clk_src 0xb41d7c38
#define clk_esc1_clk_src 0x3b0afa42
#define clk_hdmi_clk_src 0xb40aeea9
#define clk_vsync_clk_src 0xecb43940
#define clk_maple_clk_src 0x505aa29e
#define clk_vdp_clk_src 0x41e2f594
#define clk_vpu_bus_clk_src 0x4824e8d5
#define clk_avsync_ahb_clk 0xebfb01e5
#define clk_avsync_vp_clk 0x848c9f50
#define clk_camss_top_ahb_clk 0x8f8b2d33
#define clk_camss_ahb_clk 0xc4ff91d4
#define clk_camss_cci_cci_ahb_clk 0x12aec62d
#define clk_cci_clk_src 0x822f3d97
#define clk_camss_cci_cci_clk 0xc9a1bf11
#define clk_camss_ispif_ahb_clk 0x9a212c6d
#define clk_csi0phytimer_clk_src 0xc8a309be
#define clk_camss_phy0_csi0phytimer_clk 0x02248c8b
#define clk_csi1phytimer_clk_src 0x7c0fe23a
#define clk_camss_phy1_csi1phytimer_clk 0x690fe05b
#define clk_csi2phytimer_clk_src 0x62ffea9c
#define clk_camss_phy2_csi2phytimer_clk 0x93daa279
#define clk_camss_csi0_ahb_clk 0x6e29c972
#define clk_csi0_clk_src 0x227e65bc
#define clk_camss_csi0phy_clk 0x2cecfb84
#define clk_camss_csi0_clk 0x30862ddb
#define clk_camss_csi0pix_clk 0x6946f77b
#define clk_camss_csi0rdi_clk 0x83645ef5
#define clk_camss_csi1_ahb_clk 0xccc15f06
#define clk_csi1_clk_src 0x6a2a6c36
#define clk_camss_csi1phy_clk 0xb989f06d
#define clk_camss_csi1_clk 0xb150f052
#define clk_camss_csi1pix_clk 0x58d19bf3
#define clk_camss_csi1rdi_clk 0x4d2f3352
#define clk_camss_csi2_ahb_clk 0x92d02d75
#define clk_csi2_clk_src 0x4113589f
#define clk_camss_csi2phy_clk 0xda05d9d8
#define clk_camss_csi2_clk 0x74fc92e8
#define clk_camss_csi2pix_clk 0xf8ed0731
#define clk_camss_csi2rdi_clk 0xdc1b2081
#define clk_camss_csi3_ahb_clk 0xee5e459c
#define clk_csi3_clk_src 0xfd934012
#define clk_camss_csi3phy_clk 0x8b6063b9
#define clk_camss_csi3_clk 0x39488fdd
#define clk_camss_csi3pix_clk 0xd82bd467
#define clk_camss_csi3rdi_clk 0xb6750046
#define clk_vfe0_clk_src 0xa0c2bd8f
#define clk_camss_vfe_vfe0_clk 0x373027a2
#define clk_camss_csi_vfe0_clk 0x3023937a
#define clk_vfe1_clk_src 0x4e357366
#define clk_camss_vfe_vfe1_clk 0xb8d03898
#define clk_camss_csi_vfe1_clk 0xe66fa522
#define clk_camss_vfe_vfe_ahb_clk 0xbd885885
#define clk_camss_vfe_vfe_axi_clk 0x8412c7db
#define clk_camss_jpeg_jpeg0_clk 0xa1f09a89
#define clk_camss_jpeg_jpeg1_clk 0x32952078
#define clk_camss_jpeg_jpeg2_clk 0xd3a2ff99
#define clk_camss_jpeg_jpeg_ahb_clk 0x2b877145
#define clk_camss_jpeg_jpeg_axi_clk 0x07eeae7b
#define clk_camss_micro_ahb_clk 0x33a23277
#define clk_camss_vfe_cpp_ahb_clk 0xea097d83
#define clk_camss_vfe_cpp_clk 0x3ca47975
#define clk_mclk0_clk_src 0x266b3853
#define clk_mclk1_clk_src 0xa73cad0c
#define clk_mclk2_clk_src 0x42545468
#define clk_mclk3_clk_src 0x2bfbb714
#define clk_camss_mclk0_clk 0xcf0c61e0
#define clk_camss_mclk1_clk 0xd1410ed4
#define clk_camss_mclk2_clk 0x851286f2
#define clk_camss_mclk3_clk 0x4db11c45
#define clk_mdss_ahb_clk 0x684ccb41
#define clk_mdss_axi_clk 0xcc07d687
#define clk_mdss_mdp_clk 0x618336ac
#define clk_mdss_byte0_clk 0xf5a03f64
#define clk_mdss_byte1_clk 0xb8c7067d
#define clk_mdss_pclk0_clk 0x3487234a
#define clk_mdss_pclk1_clk 0xd5804246
#define clk_mdss_esc0_clk 0x28cafbe6
#define clk_mdss_esc1_clk 0xc22c6883
#define clk_mdss_mdp_lut_clk 0x81a28e41
#define clk_mdss_vsync_clk 0x42a022d3
#define clk_avsync_extpclk_clk 0xd7e71bf0
#define clk_mdss_hdmi_ahb_clk 0x01cef516
#define clk_mdss_hdmi_clk 0x097a6de9
#define clk_mdss_extpclk_clk 0xfa5aadb0
#define clk_mdss_edpaux_clk 0x922d79ee
#define clk_mdss_edppixel_clk 0xb0011f51
#define clk_mdss_avsync_edppixel_clk 0x561de2e0
#define clk_mdss_edplink_clk 0xa04e7500
#define clk_hdmipll_clk_src 0x71e42783
#define clk_hdmipll_mux_clk 0x6532a553
#define clk_hdmipll_div1_clk 0xb19fd1d0
#define clk_hdmipll_div2_clk 0xaa6bbe21
#define clk_hdmipll_div4_clk 0x1f07e735
#define clk_hdmipll_div6_clk 0x2fd9d1c2
#define clk_mmss_mmssnoc_axi_clk 0x63753a4b
#define clk_ocmemgx_core_clk 0xaad7dbe5
#define clk_ocmemcx_ocmemnoc_clk 0x37acd041
#define clk_oxili_gfx3d_clk 0x40c75e70
#define clk_oxilicx_ahb_clk 0xcc8b032c
#define clk_oxili_rbbmtimer_clk 0x18e21c57
#define clk_venus0_ahb_clk 0x6694087d
#define clk_venus0_axi_clk 0x34fecbbe
#define clk_venus0_core0_vcodec_clk 0xbe6e61f9
#define clk_venus0_core1_vcodec_clk 0x6324869c
#define clk_venus0_ocmemnoc_clk 0x590416b8
#define clk_venus0_vcodec0_clk 0xaf0dbde4
#define clk_vpu_ahb_clk 0x647552c7
#define clk_vpu_axi_clk 0x59e54f0e
#define clk_vpu_vdp_clk 0xd32d61f4
#define clk_vpu_bus_clk 0xdf81a667
#define clk_vpu_cxo_clk 0x65e217d0
#define clk_vpu_maple_clk 0x6e35b889
#define clk_vpu_sleep_clk 0x58027e7d
#define clk_gcc_mmss_vpu_maple_sys_noc_axi_clk 0x162c1abc
#define clk_dsi_vco_clk_8084 0xbad15c4f
#define clk_analog_postdiv_clk_8084 0x83042168
#define clk_indirect_path_div2_clk_8084 0xa3052594
#define clk_pixel_clk_src_8084 0x6f56affd
#define clk_byte_mux_8084 0x8cb88932
#define clk_byte_clk_src_8084 0xd26c88ea
#define clk_pcie_0_phy_ldo 0x1d30d092
#define clk_div_clk3 0xa9a55a68
#define clk_rf_clk2_pin 0xa7c5602a

#endif
