<stg><name>Pool</name>


<trans_list>

<trans id="306" from="1" to="2">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="3">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="3" to="4">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="4" to="5">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="5" to="6">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="7">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="7" to="8">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="9">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="9" to="10">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="10" to="11">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="11" to="12">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="12" to="13">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="13" to="14">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="14" to="15">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="15" to="16">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="16" to="17">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="17" to="18">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="18" to="19">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="19" to="20">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="20" to="21">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="21" to="22">
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="22" to="23">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="23" to="24">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="24" to="25">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="25" to="26">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="26" to="27">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="27" to="28">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="28" to="29">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="29" to="30">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="30" to="31">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="31" to="32">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="32" to="33">
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="32" to="23">
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="33" to="34">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="34" to="35">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="35" to="36">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="36" to="37">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="37" to="38">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="38" to="39">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="39" to="40">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="40" to="41">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="41" to="21">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %feature_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_out)

]]></node>
<StgValue><ssdm name="feature_out_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %feature_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %feature_in)

]]></node>
<StgValue><ssdm name="feature_in_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %mode_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %mode_V)

]]></node>
<StgValue><ssdm name="mode_V_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %Ky_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Ky_V)

]]></node>
<StgValue><ssdm name="Ky_V_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %Kx_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %Kx_V)

]]></node>
<StgValue><ssdm name="Kx_V_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %Win_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Win_V)

]]></node>
<StgValue><ssdm name="Win_V_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %Hin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %Hin_V)

]]></node>
<StgValue><ssdm name="Hin_V_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %CHin_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %CHin_V)

]]></node>
<StgValue><ssdm name="CHin_V_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_out_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %feature_in_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="8">
<![CDATA[
:30  %lhs_V = zext i8 %Kx_V_read to i16

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="8">
<![CDATA[
:32  %rhs_V = zext i8 %Ky_V_read to i16

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="76" st_id="12" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="78" st_id="13" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="80" st_id="14" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="84" st_id="16" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="86" st_id="17" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="87" st_id="17" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="88" st_id="18" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="89" st_id="18" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="90" st_id="19" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="91" st_id="19" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="49" op_0_bw="30">
<![CDATA[
:9  %tmp_7_cast = zext i30 %tmp_1 to i49

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="48" op_0_bw="30">
<![CDATA[
:11  %tmp_32_cast = zext i30 %tmp_7 to i48

]]></node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %CHin_V), !map !15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Hin_V), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Win_V), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Kx_V), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Ky_V), !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Pool_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_out, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32 %feature_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i16 %Win_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i8 %Kx_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i16 %Hin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i2 %mode_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i8 %Ky_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i16 %CHin_V, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_14 = udiv i16 %Win_V_read, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_4 = udiv i16 %Hin_V_read, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="16">
<![CDATA[
:34  %rhs_V_1_cast = zext i16 %r_V_14 to i32

]]></node>
<StgValue><ssdm name="rhs_V_1_cast"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="16">
<![CDATA[
:35  %rhs_V_1 = zext i16 %CHin_V_read to i32

]]></node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:36  %tmp_6 = icmp eq i2 %mode_V_read, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="48" op_0_bw="16">
<![CDATA[
:37  %rhs_V_2 = zext i16 %Win_V_read to i48

]]></node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %r_V_15 = mul i16 %lhs_V, %rhs_V

]]></node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="16">
<![CDATA[
:39  %tmp_3 = zext i16 %r_V_15 to i32

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="1">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32">
<![CDATA[
:40  %tmp_s = sitofp i32 %tmp_3 to float

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="48" op_0_bw="16">
<![CDATA[
:41  %rhs_V_2_cast = zext i16 %CHin_V_read to i48

]]></node>
<StgValue><ssdm name="rhs_V_2_cast"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:42  %tmp_9 = icmp eq i2 %mode_V_read, 1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="123" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %sum = select i1 %tmp_6, float 0.000000e+00, float 0x4376345780000000

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp_2 = or i1 %tmp_6, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %p_sum = select i1 %tmp_2, float %sum, float 0xC376345780000000

]]></node>
<StgValue><ssdm name="p_sum"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="16">
<![CDATA[
:46  %cast2 = zext i16 %tmp_4 to i32

]]></node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="127" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %bound4 = mul i32 %rhs_V_1_cast, %cast2

]]></node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="48" op_0_bw="32">
<![CDATA[
:48  %cast = zext i32 %bound4 to i48

]]></node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:49  %bound = mul i48 %cast, %rhs_V_2_cast

]]></node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %exitcond_mid = icmp eq i16 %r_V_14, 0

]]></node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %.preheader1010

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
.preheader1010:0  %indvar_flatten1 = phi i48 [ 0, %0 ], [ %indvar_flatten_next1, %._crit_edge1014 ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1010:1  %op_assign_8 = phi i16 [ 0, %0 ], [ %i_op_assign_17_cast6_mid2_v, %._crit_edge1014 ]

]]></node>
<StgValue><ssdm name="op_assign_8"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1010:2  %indvar_flatten6 = phi i32 [ 0, %0 ], [ %indvar_flatten_next7, %._crit_edge1014 ]

]]></node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1010:3  %i_op_assign_s = phi i16 [ 0, %0 ], [ %i_op_assign_11_mid2, %._crit_edge1014 ]

]]></node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader1010:4  %i_op_assign_1 = phi i16 [ 0, %0 ], [ %j, %._crit_edge1014 ]

]]></node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="16">
<![CDATA[
.preheader1010:5  %i_op_assign_13_cast5 = zext i16 %i_op_assign_s to i32

]]></node>
<StgValue><ssdm name="i_op_assign_13_cast5"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1010:6  %r_V = mul i32 %i_op_assign_13_cast5, %rhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="48" op_0_bw="32">
<![CDATA[
.preheader1010:7  %r_V_cast = zext i32 %r_V to i48

]]></node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1010:8  %r_V_1 = mul i48 %r_V_cast, %rhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1010:9  %exitcond_flatten1 = icmp eq i48 %indvar_flatten1, %bound

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1010:10  %indvar_flatten_next1 = add i48 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1010:11  br i1 %exitcond_flatten1, label %6, label %.preheader1011.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1011.preheader:1  %exitcond_flatten2 = icmp eq i32 %indvar_flatten6, %bound4

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1011.preheader:10  %exitcond = icmp eq i16 %i_op_assign_1, %r_V_14

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader1011.preheader:11  %exitcond_mid1 = select i1 %exitcond_flatten2, i1 %exitcond_mid, i1 %exitcond

]]></node>
<StgValue><ssdm name="exitcond_mid1"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1011.preheader:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 281462092005375, i64 0)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1011.preheader:2  %i_op_assign_11_mid = select i1 %exitcond_flatten2, i16 0, i16 %i_op_assign_s

]]></node>
<StgValue><ssdm name="i_op_assign_11_mid"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1011.preheader:3  %c = add i16 %op_assign_8, 1

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1011.preheader:4  %i_op_assign_17_cast6_mid2_v = select i1 %exitcond_flatten2, i16 %c, i16 %op_assign_8

]]></node>
<StgValue><ssdm name="i_op_assign_17_cast6_mid2_v"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="16">
<![CDATA[
.preheader1011.preheader:5  %i_op_assign_17_cast6_mid2 = zext i16 %i_op_assign_17_cast6_mid2_v to i32

]]></node>
<StgValue><ssdm name="i_op_assign_17_cast6_mid2"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="48" op_0_bw="16">
<![CDATA[
.preheader1011.preheader:6  %rhs_V_7_cast_mid2 = zext i16 %i_op_assign_17_cast6_mid2_v to i48

]]></node>
<StgValue><ssdm name="rhs_V_7_cast_mid2"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1011.preheader:7  %tmp_11 = mul i16 %i_op_assign_s, %rhs_V

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1011.preheader:8  %tmp_1_mid = select i1 %exitcond_flatten2, i16 0, i16 %tmp_11

]]></node>
<StgValue><ssdm name="tmp_1_mid"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
.preheader1011.preheader:9  %r_V_1_mid = select i1 %exitcond_flatten2, i48 0, i48 %r_V_1

]]></node>
<StgValue><ssdm name="r_V_1_mid"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1011.preheader:12  %i = add i16 %i_op_assign_11_mid, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1011.preheader:13  %tmp_12 = or i1 %exitcond_mid1, %exitcond_flatten2

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1011.preheader:14  %i_op_assign_13_mid2 = select i1 %tmp_12, i16 0, i16 %i_op_assign_1

]]></node>
<StgValue><ssdm name="i_op_assign_13_mid2"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="16">
<![CDATA[
.preheader1011.preheader:15  %i_op_assign_13_cast5_mid1 = zext i16 %i to i32

]]></node>
<StgValue><ssdm name="i_op_assign_13_cast5_mid1"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1011.preheader:16  %r_V_mid1 = mul i32 %rhs_V_1_cast, %i_op_assign_13_cast5_mid1

]]></node>
<StgValue><ssdm name="r_V_mid1"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="48" op_0_bw="32">
<![CDATA[
.preheader1011.preheader:17  %r_V_cast_mid1 = zext i32 %r_V_mid1 to i48

]]></node>
<StgValue><ssdm name="r_V_cast_mid1"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1011.preheader:18  %tmp_1_mid1 = mul i16 %rhs_V, %i

]]></node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1011.preheader:19  %tmp_1_mid2 = select i1 %exitcond_mid1, i16 %tmp_1_mid1, i16 %tmp_1_mid

]]></node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1011.preheader:20  %r_V_1_mid1 = mul i48 %rhs_V_2_cast, %r_V_cast_mid1

]]></node>
<StgValue><ssdm name="r_V_1_mid1"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
.preheader1011.preheader:21  %r_V_1_mid2 = select i1 %exitcond_mid1, i48 %r_V_1_mid1, i48 %r_V_1_mid

]]></node>
<StgValue><ssdm name="r_V_1_mid2"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader1011.preheader:22  %i_op_assign_11_mid2 = select i1 %exitcond_mid1, i16 %i, i16 %i_op_assign_11_mid

]]></node>
<StgValue><ssdm name="i_op_assign_11_mid2"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="16">
<![CDATA[
.preheader1011.preheader:23  %i_op_assign_15_cast4 = zext i16 %i_op_assign_13_mid2 to i32

]]></node>
<StgValue><ssdm name="i_op_assign_15_cast4"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1011.preheader:24  %tmp_5 = mul i16 %lhs_V, %i_op_assign_13_mid2

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader1011.preheader:25  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i16 [ 0, %.preheader1011.preheader ], [ %indvar_flatten_next, %._crit_edge ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:1  %i_op_assign_2 = phi i8 [ 0, %.preheader1011.preheader ], [ %r_V_4_mid2_v_v_v_v_v_v, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:3  %i_op_assign_3 = phi i8 [ 0, %.preheader1011.preheader ], [ %jj, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:4  %exitcond_flatten = icmp eq i16 %indvar_flatten, %r_V_15

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:5  %indvar_flatten_next = add i16 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1009:1  %exitcond1 = icmp eq i8 %i_op_assign_3, %Kx_V_read

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1009:2  %i_op_assign_14_mid2 = select i1 %exitcond1, i8 0, i8 %i_op_assign_3

]]></node>
<StgValue><ssdm name="i_op_assign_14_mid2"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1009:3  %ii7 = add i8 %i_op_assign_2, 1

]]></node>
<StgValue><ssdm name="ii7"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1009:4  %r_V_4_mid2_v_v_v_v_v_v = select i1 %exitcond1, i8 %ii7, i8 %i_op_assign_2

]]></node>
<StgValue><ssdm name="r_V_4_mid2_v_v_v_v_v_v"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="16" op_0_bw="8">
<![CDATA[
.preheader1009:5  %r_V_4_mid2_v_v_v_v_v = zext i8 %r_V_4_mid2_v_v_v_v_v_v to i16

]]></node>
<StgValue><ssdm name="r_V_4_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1009:6  %r_V_4_mid2_v_v_v_v = add i16 %r_V_4_mid2_v_v_v_v_v, %tmp_1_mid2

]]></node>
<StgValue><ssdm name="r_V_4_mid2_v_v_v_v"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="16">
<![CDATA[
.preheader1009:7  %r_V_4_mid2_v_v_v = sext i16 %r_V_4_mid2_v_v_v_v to i32

]]></node>
<StgValue><ssdm name="r_V_4_mid2_v_v_v"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1009:8  %r_V_4_mid2_v_v = mul i32 %rhs_V_1, %r_V_4_mid2_v_v_v

]]></node>
<StgValue><ssdm name="r_V_4_mid2_v_v"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="48" op_0_bw="32">
<![CDATA[
.preheader1009:9  %r_V_4_mid2_v = sext i32 %r_V_4_mid2_v_v to i48

]]></node>
<StgValue><ssdm name="r_V_4_mid2_v"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader1009:10  %r_V_4_mid2 = mul i48 %r_V_4_mid2_v, %rhs_V_2

]]></node>
<StgValue><ssdm name="r_V_4_mid2"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="16" op_0_bw="8">
<![CDATA[
.preheader1009:13  %tmp_10 = zext i8 %i_op_assign_14_mid2 to i16

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1009:14  %w_V = add i16 %tmp_10, %tmp_5

]]></node>
<StgValue><ssdm name="w_V"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V_3 = sext i16 %w_V to i32

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_11 = mul nsw i32 %lhs_V_3, %rhs_V_1

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="48" op_0_bw="32">
<![CDATA[
:2  %rhs_V_11_cast = sext i32 %r_V_11 to i48

]]></node>
<StgValue><ssdm name="rhs_V_11_cast"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:3  %r_V_12 = add i48 %rhs_V_11_cast, %r_V_4_mid2

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:4  %r_V_13 = add i48 %rhs_V_7_cast_mid2, %r_V_12

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:5  %feature_in2_sum = add i48 %tmp_32_cast, %r_V_13

]]></node>
<StgValue><ssdm name="feature_in2_sum"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="48">
<![CDATA[
:6  %feature_in2_sum_cast = sext i48 %feature_in2_sum to i64

]]></node>
<StgValue><ssdm name="feature_in2_sum_cast"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum_cast

]]></node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V_2 = sext i16 %w_V to i32

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_8 = mul nsw i32 %lhs_V_2, %rhs_V_1

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="48" op_0_bw="32">
<![CDATA[
:2  %rhs_V_9_cast = sext i32 %r_V_8 to i48

]]></node>
<StgValue><ssdm name="rhs_V_9_cast"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:3  %r_V_9 = add i48 %rhs_V_9_cast, %r_V_4_mid2

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:4  %r_V_10 = add i48 %rhs_V_7_cast_mid2, %r_V_9

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:5  %feature_in2_sum5 = add i48 %tmp_32_cast, %r_V_10

]]></node>
<StgValue><ssdm name="feature_in2_sum5"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="48">
<![CDATA[
:6  %feature_in2_sum5_cast = sext i48 %feature_in2_sum5 to i64

]]></node>
<StgValue><ssdm name="feature_in2_sum5_cast"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum5_cast

]]></node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V_1 = sext i16 %w_V to i32

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_5 = mul nsw i32 %lhs_V_1, %rhs_V_1

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="48" op_0_bw="32">
<![CDATA[
:2  %rhs_V_6_cast = sext i32 %r_V_5 to i48

]]></node>
<StgValue><ssdm name="rhs_V_6_cast"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:3  %r_V_6 = add i48 %rhs_V_6_cast, %r_V_4_mid2

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:4  %r_V_7 = add i48 %rhs_V_7_cast_mid2, %r_V_6

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:5  %feature_in2_sum6 = add i48 %r_V_7, %tmp_32_cast

]]></node>
<StgValue><ssdm name="feature_in2_sum6"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="48">
<![CDATA[
:6  %feature_in2_sum6_cast = sext i48 %feature_in2_sum6 to i64

]]></node>
<StgValue><ssdm name="feature_in2_sum6_cast"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %feature_in2_sum6_cast

]]></node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %jj = add i8 %i_op_assign_14_mid2, 1

]]></node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="213" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="216" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="219" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="222" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="225" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="228" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="231" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="234" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)

]]></node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)

]]></node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="237" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %sum_3 = phi float [ %p_sum, %.preheader1011.preheader ], [ %sum_4, %._crit_edge ]

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond_flatten, label %4, label %.preheader1009

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1009:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65025, i64 0)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="240" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1009:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="241" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1009:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader1009:15  switch i2 %mode_V_read, label %._crit_edge [
    i2 0, label %1
    i2 1, label %2
    i2 -2, label %3
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32">
<![CDATA[
:10  %sum_3_to_int7 = bitcast float %sum_3 to i32

]]></node>
<StgValue><ssdm name="sum_3_to_int7"/></StgValue>
</operation>

<operation id="244" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int7, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="245" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_23 = trunc i32 %sum_3_to_int7 to i23

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32">
<![CDATA[
:13  %feature_in_load_2_to_int = bitcast float %gmem_addr_3_read to i32

]]></node>
<StgValue><ssdm name="feature_in_load_2_to_int"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="23" op_0_bw="32">
<![CDATA[
:15  %tmp_25 = trunc i32 %feature_in_load_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %notlhs = icmp ne i8 %tmp_22, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="250" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:17  %notrhs = icmp eq i23 %tmp_23, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="251" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_26 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %notlhs8 = icmp ne i8 %tmp_24, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="253" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %notrhs9 = icmp eq i23 %tmp_25, 0

]]></node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="254" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_27 = or i1 %notrhs9, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="255" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp_28 = and i1 %tmp_26, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="256" st_id="32" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_29 = fcmp ogt float %sum_3, %gmem_addr_3_read

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="257" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %tmp_30 = and i1 %tmp_28, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="258" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %sum_3_feature_in_load_2 = select i1 %tmp_30, float %sum_3, float %gmem_addr_3_read

]]></node>
<StgValue><ssdm name="sum_3_feature_in_load_2"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32">
<![CDATA[
:10  %sum_3_to_int = bitcast float %sum_3 to i32

]]></node>
<StgValue><ssdm name="sum_3_to_int"/></StgValue>
</operation>

<operation id="261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_3_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="23" op_0_bw="32">
<![CDATA[
:12  %tmp_14 = trunc i32 %sum_3_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32">
<![CDATA[
:13  %feature_in_load_1_to_int = bitcast float %gmem_addr_2_read to i32

]]></node>
<StgValue><ssdm name="feature_in_load_1_to_int"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %feature_in_load_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="23" op_0_bw="32">
<![CDATA[
:15  %tmp_16 = trunc i32 %feature_in_load_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %notlhs1 = icmp ne i8 %tmp_13, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:17  %notrhs1 = icmp eq i23 %tmp_14, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_17 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %notlhs2 = icmp ne i8 %tmp_15, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %notrhs2 = icmp eq i23 %tmp_16, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_18 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp_19 = and i1 %tmp_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_20 = fcmp ogt float %sum_3, %gmem_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %tmp_21 = and i1 %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %feature_in_load_1_sum_3 = select i1 %tmp_21, float %gmem_addr_2_read, float %sum_3

]]></node>
<StgValue><ssdm name="feature_in_load_1_sum_3"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_2 = fadd float %sum_3, %gmem_addr_1_read

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %sum_4 = phi float [ %sum_2, %1 ], [ %sum_3, %.preheader1009 ], [ %feature_in_load_1_sum_3, %2 ], [ %sum_3_feature_in_load_2, %3 ]

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="282" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_6, label %5, label %._crit_edge1014

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="33" stage="2" lat="2">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sum_1 = fdiv float %sum_3, %tmp_s

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="284" st_id="34" stage="1" lat="2">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sum_1 = fdiv float %sum_3, %tmp_s

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="285" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1014

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1014:1  %r_V_2 = mul i32 %rhs_V_1, %i_op_assign_15_cast4

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="287" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1014:2  %tmp1 = add i32 %i_op_assign_17_cast6_mid2, %r_V_2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge1014:3  %tmp1_cast = zext i32 %tmp1 to i48

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1014:4  %tmp_8 = add i48 %r_V_1_mid2, %tmp1_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="49" op_0_bw="48">
<![CDATA[
._crit_edge1014:5  %tmp_17_cast_cast = zext i48 %tmp_8 to i49

]]></node>
<StgValue><ssdm name="tmp_17_cast_cast"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
._crit_edge1014:6  %feature_out4_sum = add i49 %tmp_17_cast_cast, %tmp_7_cast

]]></node>
<StgValue><ssdm name="feature_out4_sum"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="64" op_0_bw="49">
<![CDATA[
._crit_edge1014:7  %feature_out4_sum_cast = zext i49 %feature_out4_sum to i64

]]></node>
<StgValue><ssdm name="feature_out4_sum_cast"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge1014:8  %gmem_addr = getelementptr inbounds float* %gmem, i64 %feature_out4_sum_cast

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1014:12  %j = add i16 %i_op_assign_13_mid2, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1014:13  %indvar_flatten6_op = add i32 %indvar_flatten6, 1

]]></node>
<StgValue><ssdm name="indvar_flatten6_op"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1014:14  %indvar_flatten_next7 = select i1 %exitcond_flatten2, i32 1, i32 %indvar_flatten6_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1014:0  %sum_5 = phi float [ %sum_1, %5 ], [ %sum_3, %4 ]

]]></node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1014:9  %gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="299" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
._crit_edge1014:10  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr, float %sum_5, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="300" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="301" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="302" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="303" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="304" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
._crit_edge1014:11  %gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1014:15  br label %.preheader1010

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
