#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Jan 22 19:50:47 2026
# Process ID         : 376
# Current directory  : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/bd_2339_axi_smartconnect_0_synth_1
# Command line       : vivado.exe -log bd_2339_axi_smartconnect_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2339_axi_smartconnect_0.tcl
# Log file           : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/bd_2339_axi_smartconnect_0_synth_1/bd_2339_axi_smartconnect_0.vds
# Journal file       : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/bd_2339_axi_smartconnect_0_synth_1\vivado.jou
# Running On         : DESKTOP-6GRI2EI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 25350 MB
# Swap memory        : 7247 MB
# Total Virtual      : 32598 MB
# Available Virtual  : 13906 MB
#-----------------------------------------------------------
source bd_2339_axi_smartconnect_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 543.883 ; gain = 221.852
Command: synth_design -top bd_2339_axi_smartconnect_0 -part xcau15p-ffvb676-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.367 ; gain = 514.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_2339_axi_smartconnect_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_4/synth/bd_2339_axi_smartconnect_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_3ACJMI' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1098]
INFO: [Synth 8-638] synthesizing module 'bd_6eeb_psr_aclk_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_1/synth/bd_6eeb_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_1/synth/bd_6eeb_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165318' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165318]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165318]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_6eeb_psr_aclk_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_1/synth/bd_6eeb_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_6eeb_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1135]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_6eeb_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1135]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_6eeb_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1135]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_6eeb_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1135]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_6eeb_psr_aclk_0' has 10 connections declared, but only 6 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_3ACJMI' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1098]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1VJV62P' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1386]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m00e_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_32/synth/bd_6eeb_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m00e_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_32/synth/bd_6eeb_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1VJV62P' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1386]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_19ASII5' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1628]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m00arn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_27/synth/bd_6eeb_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m00arn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_27/synth/bd_6eeb_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m00awn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_29/synth/bd_6eeb_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m00awn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_29/synth/bd_6eeb_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m00bn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_31/synth/bd_6eeb_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m00bn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_31/synth/bd_6eeb_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m00rn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_28/synth/bd_6eeb_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m00rn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_28/synth/bd_6eeb_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m00wn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_30/synth/bd_6eeb_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m00wn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_30/synth/bd_6eeb_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_19ASII5' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1628]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m00s2a_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_26/synth/bd_6eeb_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m00s2a_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_26/synth/bd_6eeb_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1RD41TT' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1870]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m01e_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_39/synth/bd_6eeb_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m01e_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_39/synth/bd_6eeb_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1RD41TT' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1870]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_HAACIJ' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2112]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m01arn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_34/synth/bd_6eeb_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m01arn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_34/synth/bd_6eeb_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m01awn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_36/synth/bd_6eeb_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m01awn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_36/synth/bd_6eeb_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m01bn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_38/synth/bd_6eeb_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m01bn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_38/synth/bd_6eeb_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m01rn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_35/synth/bd_6eeb_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m01rn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_35/synth/bd_6eeb_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m01wn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_37/synth/bd_6eeb_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m01wn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_37/synth/bd_6eeb_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_HAACIJ' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2112]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_m01s2a_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_33/synth/bd_6eeb_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_m01s2a_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_33/synth/bd_6eeb_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_s00a2s_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_20/synth/bd_6eeb_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_s00a2s_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_20/synth/bd_6eeb_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_V6HA4I' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2354]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_s00mmu_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_17/synth/bd_6eeb_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_s00mmu_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_17/synth/bd_6eeb_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_s00sic_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_19/synth/bd_6eeb_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_s00sic_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_19/synth/bd_6eeb_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_s00tr_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_18/synth/bd_6eeb_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_s00tr_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_18/synth/bd_6eeb_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_6eeb_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2753]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_6eeb_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2753]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_6eeb_s00tr_0' has 82 connections declared, but only 80 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2753]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_V6HA4I' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2354]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_S9UYE0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2836]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_sarn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_21/synth/bd_6eeb_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_sarn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_21/synth/bd_6eeb_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_sawn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_23/synth/bd_6eeb_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_sawn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_23/synth/bd_6eeb_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_sbn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_25/synth/bd_6eeb_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_sbn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_25/synth/bd_6eeb_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_srn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_22/synth/bd_6eeb_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_srn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_22/synth/bd_6eeb_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_swn_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_24/synth/bd_6eeb_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_swn_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_24/synth/bd_6eeb_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_S9UYE0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:2836]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_3WIGEK' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:3078]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_arinsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_2/synth/bd_6eeb_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_arinsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_2/synth/bd_6eeb_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_aroutsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_7/synth/bd_6eeb_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_aroutsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_7/synth/bd_6eeb_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_awinsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_4/synth/bd_6eeb_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_awinsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_4/synth/bd_6eeb_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_awoutsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_9/synth/bd_6eeb_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_awoutsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_9/synth/bd_6eeb_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_binsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_6/synth/bd_6eeb_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_binsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_6/synth/bd_6eeb_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_boutsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_11/synth/bd_6eeb_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_boutsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_11/synth/bd_6eeb_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_1K3W0J8' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1144]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_arni_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_12/synth/bd_6eeb_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_arni_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_12/synth/bd_6eeb_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_awni_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_14/synth/bd_6eeb_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_awni_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_14/synth/bd_6eeb_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_bni_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_16/synth/bd_6eeb_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_bni_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_16/synth/bd_6eeb_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_rni_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_13/synth/bd_6eeb_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_rni_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_13/synth/bd_6eeb_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_wni_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_15/synth/bd_6eeb_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_wni_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_15/synth/bd_6eeb_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_1K3W0J8' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1144]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_rinsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_3/synth/bd_6eeb_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_rinsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_3/synth/bd_6eeb_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_routsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_8/synth/bd_6eeb_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_routsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_8/synth/bd_6eeb_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_winsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_5/synth/bd_6eeb_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_winsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_5/synth/bd_6eeb_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_6eeb_woutsw_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_10/synth/bd_6eeb_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb_woutsw_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/ip/ip_10/synth/bd_6eeb_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_3WIGEK' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:3078]
INFO: [Synth 8-6155] done synthesizing module 'bd_6eeb' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2339_axi_smartconnect_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_0/ip/ip_4/synth/bd_2339_axi_smartconnect_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_3ACJMI does not have driver. [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/bd_1/synth/bd_6eeb.v:1118]
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_9_top__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_9_top__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_9_top__parameterized5 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_9_top__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_9_top__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_9_top__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
INFO: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
INFO: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_node_v1_0_19_reg_slice3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_node_v1_0_19_reg_slice3 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_reg_slice3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_19_si_handler__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_19_top__parameterized13 is either unconnected or has no load
INFO: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_node_v1_0_19_reg_slice3__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_node_v1_0_19_reg_slice3__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_reg_slice3__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_fi_regulator is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_19_si_handler__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_19_top__parameterized12 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_19_si_handler__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1811.176 ; gain = 781.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1811.176 ; gain = 781.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1811.176 ; gain = 781.953
---------------------------------------------------------------------------------
