#include <cstdint>
#include <cstdio>

#include "VRef.h"
#include "VWolf.h"
#include "verilated.h"

static vluint64_t main_time = 0;
double sc_time_stamp() { return static_cast<double>(main_time); }

static void tick(VRef *ref, VWolf *wolf, bool clk) {
    ref->clk = clk;
    wolf->clk = clk;
    ref->eval();
    wolf->eval();
    ++main_time;
}

static int compare_step(const VRef *ref, const VWolf *wolf, int cycle) {
    // TODO: replace with signal comparisons.
    // Example:
    // if (ref->dut_state != wolf->dut_state) {
    //     std::fprintf(stderr, "[MISMATCH] cycle=%d dut_state ref=%u wolf=%u\n",
    //                  cycle, ref->dut_state, wolf->dut_state);
    //     return 1;
    // }
    (void)ref;
    (void)wolf;
    (void)cycle;
    return 0;
}

int main(int argc, char **argv) {
    Verilated::commandArgs(argc, argv);

    VRef *ref = new VRef;
    VWolf *wolf = new VWolf;

    ref->clk = 0;
    wolf->clk = 0;
    ref->rst_n = 0;
    wolf->rst_n = 0;

    // TODO: initialize other inputs (drive both ref and wolf identically).

    const int reset_cycles = 5;
    for (int i = 0; i < reset_cycles; ++i) {
        tick(ref, wolf, 0);
        tick(ref, wolf, 1);
    }

    ref->rst_n = 1;
    wolf->rst_n = 1;

    const int max_cycles = 1000;
    for (int cycle = 0; cycle < max_cycles; ++cycle) {
        // TODO: drive inputs per cycle.
        // Example:
        // ref->in_valid = 1;
        // wolf->in_valid = 1;

        tick(ref, wolf, 0);
        tick(ref, wolf, 1);

        if (compare_step(ref, wolf, cycle) != 0) {
            delete ref;
            delete wolf;
            return 1;
        }

        if (Verilated::gotFinish()) {
            break;
        }
    }

    delete ref;
    delete wolf;
    return 0;
}
