# Verilog-auto-tbgen
Automatic generator for verilog testbenches: A utility that gets a Verilog module (MUV) and generates a testbench skeleton.



#How to use the tool
The program can be invoked from the command line by using:
```tbgen -rand input_verilog_file_name```
where the input file is a verilog module, and the flag ```-rand``` is an optional random values assignment to all registers, one register at a
time every fixed amount of time (parameterized). 


#Dependencies
// Parser 'when decided'


#Code structure
##Pseudo Code


#Problems
