
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123499                       # Number of seconds simulated
sim_ticks                                123499272942                       # Number of ticks simulated
final_tick                               688797704769                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163371                       # Simulator instruction rate (inst/s)
host_op_rate                                   204994                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2117735                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377720                       # Number of bytes of host memory used
host_seconds                                 58316.67                       # Real time elapsed on the host
sim_insts                                  9527259308                       # Number of instructions simulated
sim_ops                                   11954561479                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2071808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3401728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       941056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       940032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      4057984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3414784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3413888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      4057728                       # Number of bytes read from this memory
system.physmem.bytes_read::total             22338432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4640640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4640640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        26576                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7352                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7344                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        31703                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26678                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        26671                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        31701                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                174519                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36255                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36255                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16775872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        38348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27544518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7619931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7611640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        39385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32858363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        39385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27650236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27642981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        38348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     32856291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               180879057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        38348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        39385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        39385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        38348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             319225                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37576254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37576254                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37576254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16775872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        38348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27544518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7619931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7611640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        39385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32858363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        39385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27650236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27642981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        38348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     32856291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              218455310                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296161327                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21804203                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462173                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738412                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14452500                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14204035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52080                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230232676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123893790                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21804203                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15514713                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27610500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5715060                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5394242                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13934330                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1706309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267204321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239593821     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201892      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134244      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4156751      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1332932      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3838954      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607766      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989749      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10348212      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267204321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073623                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418332                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228249726                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7430457                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27555461                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22177                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946496                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064194                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20377                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138607649                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38413                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946496                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228479004                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4612805                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2094701                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27329909                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       741402                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138410484                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106475                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       554651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181428303                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627372335                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627372335                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034304                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34393973                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18589                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9400                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1768608                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24939415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4065959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26045                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927976                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137699206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128896505                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82465                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24929870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51129329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267204321                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482389                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095698                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210747398     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17711526      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18928381      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10969545      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5674994      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1421448      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678221      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39424      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33384      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267204321                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215617     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87316     23.23%     80.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72931     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101089189     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1013056      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22753195     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031875      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128896505                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435224                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375864                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002916                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525455660                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162648068                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125618018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129272369                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102915                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5101350                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100015                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946496                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3804299                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91262                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137717953                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24939415                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4065959                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9396                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45831                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1170995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       671234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1842229                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127266444                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22431727                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1630061                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26463427                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19335131                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031700                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429720                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125646218                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125618018                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76006553                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165669506                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424154                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458784                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615984                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25107002                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1727533                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263257825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427778                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221298610     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500188      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10570516      4.02%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353824      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531459      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1079702      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685945      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627372      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3610209      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263257825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615984                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838061                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267930                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436178                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3610209                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397370225                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279395645                       # The number of ROB writes
system.switch_cpus0.timesIdled                5136657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28957006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.961613                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.961613                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337654                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337654                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591507980                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163700470                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147160907                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18514                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus1.numCycles               296161327                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22831851                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18669204                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2231786                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9630081                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9027958                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2351562                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99706                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    221799663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129470800                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22831851                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11379520                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27142412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6450038                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6131893                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13635317                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2247898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    259243506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       232101094     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1466278      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2322229      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3693624      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1545367      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1738876      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1820479      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1201463      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13354096      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    259243506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077093                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437163                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       219783119                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8164561                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27058419                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        68368                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4169037                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3746601                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          479                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158137990                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3168                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4169037                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       220095658                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2099162                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5124635                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26818007                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       937005                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158050416                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        25569                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271187                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       346057                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        51193                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219424678                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    735206783                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    735206783                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    187663834                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31760839                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40076                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21931                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2806797                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15072753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8098365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       244960                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1836964                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157855131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149560028                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       185365                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19701535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     43775149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3615                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    259243506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    196153121     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25333903      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13856134      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9431138      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8821716      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2546578      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1966674      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       673291      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       460951      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    259243506                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34643     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        105877     38.43%     51.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       134992     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125300200     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2359993      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18141      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13822936      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8058758      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149560028                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.504995                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             275512                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001842                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    558824439                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177598506                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147174525                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149835540                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       454986                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2688166                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          384                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1665                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226016                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9314                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4169037                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1348395                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135311                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157895490                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15072753                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8098365                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21929                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1665                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1307047                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1269192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2576239                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147444608                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13004666                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2115420                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  153                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21061414                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20760042                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8056748                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497852                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147175434                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147174525                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86049412                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224765679                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496940                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382841                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110229417                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    135111016                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22784825                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36591                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2278938                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255074468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529692                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    200228072     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26558765     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10342647      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5570722      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4176190      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2326502      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1436116      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1282807      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3152647      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255074468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110229417                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     135111016                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20256936                       # Number of memory references committed
system.switch_cpus1.commit.loads             12384587                       # Number of loads committed
system.switch_cpus1.commit.membars              18256                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19394330                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        121744899                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2744407                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3152647                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           409816921                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          319960994                       # The number of ROB writes
system.switch_cpus1.timesIdled                3581124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               36917821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110229417                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            135111016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110229417                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.686772                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.686772                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372194                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372194                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664917929                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204023285                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147491482                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36556                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus2.numCycles               296161324                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        26538383                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22094492                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2413177                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10184928                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9720739                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2852657                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       112067                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    231018730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             145635259                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           26538383                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12573396                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30347915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6705632                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      11415145                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         2567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         14344719                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2306595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    277054939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       246707024     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1862083      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2344947      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3734796      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1562507      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2011735      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2352612      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1078101      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15401134      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    277054939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089608                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491743                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       229662482                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     12904754                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30202076                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        15896                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4269726                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4040657                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          808                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     177973161                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3918                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4269726                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       229896662                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         747659                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     11502746                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29983906                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       654230                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     176879319                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         94464                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       455893                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247014121                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    822523272                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    822523272                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    206856328                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40157793                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42970                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22477                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2293586                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16541434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8672766                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103041                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2019305                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172710779                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        43123                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        165770600                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165337                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20814522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     42236670                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    277054939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598331                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.319940                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    206792729     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32026947     11.56%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13155879      4.75%     90.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7337101      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9920270      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3065618      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3009963      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1619812      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       126620      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    277054939                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1142732     79.22%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152735     10.59%     89.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       147094     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    139636329     84.23%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2269631      1.37%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20492      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15199269      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8644879      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     165770600                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559731                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1442562                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    610204038                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    193569315                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    161465406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     167213162                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       125053                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3081239                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          895                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125529                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4269726                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         566911                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        71107                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172753906                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       134419                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16541434                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8672766                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22478                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         61873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           74                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          895                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1431906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1352146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2784052                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    162887943                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14954319                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2882657                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23598164                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        23031062                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8643845                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549997                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             161466075                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            161465406                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96734054                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259748234                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545194                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372415                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    120370346                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    148320827                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24433814                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        41333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2433631                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    272785213                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543728                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363949                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    210025930     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     31798210     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11543614      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5760528      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5260651      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2214601      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2186228      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1042780      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2952671      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    272785213                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    120370346                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     148320827                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22007432                       # Number of memory references committed
system.switch_cpus2.commit.loads             13460195                       # Number of loads committed
system.switch_cpus2.commit.membars              20620                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21492894                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        133537301                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3060342                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2952671                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           442586351                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349779042                       # The number of ROB writes
system.switch_cpus2.timesIdled                3499344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19106385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          120370346                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            148320827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    120370346                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.460418                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.460418                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406435                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406435                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       732991270                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225573304                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      164670476                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         41298                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus3.numCycles               296161327                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        26521716                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     22080568                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2410376                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10198857                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9711218                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2850059                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       111988                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    230824284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             145536984                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           26521716                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12561277                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             30327687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6697396                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      11663403                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles         2524                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         14332026                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2303913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    277083049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.016804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       246755362     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1861980      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2343397      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3733028      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1557978      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2012057      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2354116      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1076913      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15388218      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    277083049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089552                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491411                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       229469483                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     13151621                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         30181842                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        15785                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4264313                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4038198                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          791                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     177845750                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3871                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4264313                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       229703850                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         745803                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     11751656                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29963510                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       653907                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     176751168                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         94155                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       456136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    246847530                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    821902283                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    821902283                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    206709783                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        40137747                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42963                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22484                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2294469                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16526881                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8664841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       102407                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2012818                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         172571106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        43116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        165642091                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       164861                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20787066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42172913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    277083049                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.597807                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319523                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    206880372     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     31993130     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13152305      4.75%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7327481      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9913340      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3062553      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3007675      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1619811      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       126382      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    277083049                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1141063     79.19%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152859     10.61%     89.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       147027     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    139527757     84.23%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2268309      1.37%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        20478      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15188628      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8636919      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     165642091                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559297                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1440950                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008699                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    609973042                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    193402193                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    161341268                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     167083041                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       124246                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3076176                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          910                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       123626                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4264313                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         566116                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        71156                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    172614226                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       134740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16526881                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8664841                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22484                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         61880                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           82                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          910                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1429592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1350335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2779927                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    162763537                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14944284                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2878554                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23580400                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        23015289                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8636116                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549577                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             161341792                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            161341268                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96660165                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259522361                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544775                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372454                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    120285155                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    148215867                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24399078                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        41305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2430816                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    272818736                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543276                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363506                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    210105499     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     31775590     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11532418      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5758740      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5255291      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2213676      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2184284      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1041931      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2951307      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    272818736                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    120285155                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     148215867                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21991920                       # Number of memory references committed
system.switch_cpus3.commit.loads             13450705                       # Number of loads committed
system.switch_cpus3.commit.membars              20606                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21477686                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        133442813                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      3058179                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2951307                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           442481542                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          349494239                       # The number of ROB writes
system.switch_cpus3.timesIdled                3495076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19078278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          120285155                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            148215867                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    120285155                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.462160                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.462160                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406147                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406147                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       732425306                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      225401339                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      164556802                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         41270                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus4.numCycles               296161327                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21973497                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19827537                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1150231                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8319701                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7863196                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1215336                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        50857                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    233109621                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             138201959                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21973497                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9078532                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27333796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3610010                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      15465250                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13375668                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1156178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    278339625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       251005829     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          976172      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1997896      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          840550      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4543340      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4045515      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          786203      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1636826      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12507294      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    278339625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074194                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466644                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       231519740                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     17069106                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27233910                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        86356                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2430508                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1928937                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          450                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162053735                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2419                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2430508                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       231776085                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       15009008                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1225373                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27084829                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       813817                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     161968621                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          198                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        372170                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       285743                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         5412                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    190135357                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    762890537                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    762890537                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    168805044                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21330313                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        18817                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9501                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1981298                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38233455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19345217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       177031                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       938244                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         161658473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        18876                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        155482837                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        84758                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12357574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29607544                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    278339625                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558608                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353882                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    222881272     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16724074      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13654351      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5905132      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7441261      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7152334      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4060507      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       320643      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       200051      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    278339625                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         392759     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3037254     86.34%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        87945      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     97519729     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1357606      0.87%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9313      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37294668     23.99%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19301521     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     155482837                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524994                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3517958                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022626                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592908015                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    174039020                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154162135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     159000795                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       280052                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1458804                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          582                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4109                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       116761                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        13731                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2430508                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       14489022                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       233564                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    161677451                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38233455                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19345217                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9504                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        154873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          122                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4109                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       671618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       678396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1350014                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154398402                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37170576                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1084435                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  102                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            56470305                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20231770                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19299729                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521332                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154166283                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154162135                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83265011                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        164128229                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520534                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507317                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    125299866                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    147248790                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14446106                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        18773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1175660                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    275909117                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533686                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355873                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    222444555     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19564228      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9154066      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9041320      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2472927      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10451413      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       783933      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       573301      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1423374      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    275909117                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    125299866                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     147248790                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56003107                       # Number of memory references committed
system.switch_cpus4.commit.loads             36774651                       # Number of loads committed
system.switch_cpus4.commit.membars               9372                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19444363                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        130940007                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1426164                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1423374                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           436180262                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          325820530                       # The number of ROB writes
system.switch_cpus4.timesIdled                5070011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17821702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          125299866                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            147248790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    125299866                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.363620                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.363620                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.423080                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.423080                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       763349285                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179011891                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      193017255                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         18744                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus5.numCycles               296161327                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22880693                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18709492                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2235737                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9685640                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9052642                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2355840                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        99817                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    222266879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             129753120                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22880693                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11408482                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27209712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6461942                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6144403                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13664202                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2251754                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    259798347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       232588635     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1475523      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2335523      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3701406      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1547210      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1740161      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1826554      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1198862      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13384473      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    259798347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077258                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438116                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       220244097                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      8183716                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27125225                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        68460                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4176847                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3754171                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          486                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     158469028                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3184                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4176847                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       220563390                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        2082513                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      5163673                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         26878547                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       933375                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     158375920                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        25737                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        270789                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       347563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        45616                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    219875749                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    736738236                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    736738236                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    188058456                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        31817287                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40300                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22120                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2816470                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15101886                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8115782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       244920                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1843717                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         158168030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        40416                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        149851918                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       185775                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     19740093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43885041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3749                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    259798347                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576801                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268798                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    196574289     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25394706      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13884454      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9454792      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8832456      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2549655      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1972219      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       673693      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       462083      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    259798347                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34844     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        106311     38.46%     51.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       135246     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    125541084     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2364467      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18179      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13852106      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8076082      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     149851918                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505981                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             276401                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    559964359                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    177950175                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    147462237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     150128319                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       451820                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2691311                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1666                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       226943                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         9321                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4176847                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1349316                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       136106                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    158208602                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        49211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15101886                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8115782                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22101                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        100717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1666                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1309544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1270483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2580027                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    147734553                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13032404                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2117365                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  156                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21106590                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20801401                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8074186                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.498831                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             147463197                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            147462237                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         86222330                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        225204917                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.497912                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382862                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    110461161                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    135394975                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22813985                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        36667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2283025                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    255621500                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529670                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382841                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    200657073     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26618833     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10362249      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5583722      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4183528      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2333116      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1437882      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1287282      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3157815      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    255621500                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    110461161                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     135394975                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20299414                       # Number of memory references committed
system.switch_cpus5.commit.loads             12410575                       # Number of loads committed
system.switch_cpus5.commit.membars              18294                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19435107                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        122000732                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2750163                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3157815                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           410671904                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          320595001                       # The number of ROB writes
system.switch_cpus5.timesIdled                3588546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               36362980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          110461161                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            135394975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    110461161                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.681135                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.681135                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372976                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372976                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       666228834                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      204418217                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      147810906                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         36632                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus6.numCycles               296161327                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22853057                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18687375                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2233826                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9637846                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9037198                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2354427                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        99598                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    222011560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             129598143                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22853057                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11391625                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27170391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6455605                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6150372                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13648669                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2249646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    259505336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       232334945     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1467155      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2326886      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3700861      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1545191      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1736531      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1824471      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1203185      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13366111      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    259505336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077164                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437593                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       219988635                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8189810                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27086387                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        67992                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4172510                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3749004                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          482                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     158286742                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3171                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4172510                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       220304035                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2098758                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5146774                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26842867                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       940390                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     158199184                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        28081                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        270659                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       348694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        49778                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    219637983                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    735897930                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    735897930                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    187859516                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        31778461                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40313                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22148                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2821690                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15085197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8105627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       245290                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1838761                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         158006449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        40439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        149709974                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       185297                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19715771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     43782233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    259505336                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576905                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268993                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    196351390     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25360043      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13870962      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9441213      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8827548      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2546852      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1972952      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       672804      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       461572      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    259505336                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34814     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        106046     38.43%     51.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       135103     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    125425161     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2362664      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18160      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13837339      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8066650      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     149709974                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505501                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             275963                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001843                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    559386544                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    177764295                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    147320789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     149985937                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       454694                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2687705                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          400                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1669                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       225082                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9298                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4172510                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1346509                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       135538                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    158047037                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15085197                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8105627                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22143                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1669                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1309175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1269751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2578926                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    147592003                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13018957                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2117971                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  149                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21083753                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20779765                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8064796                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498350                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             147321726                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            147320789                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         86140201                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        224994503                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497434                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382855                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    110344309                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    135251899                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22795462                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        36628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2281019                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    255332826                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529708                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382895                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    200427392     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26588858     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10352130      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5579089      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4177848      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2330493      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1436748      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1284975      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3155293      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    255332826                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    110344309                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     135251899                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20278033                       # Number of memory references committed
system.switch_cpus6.commit.loads             12397488                       # Number of loads committed
system.switch_cpus6.commit.membars              18274                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19414584                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        121871824                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2747272                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3155293                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           410224153                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          320267477                       # The number of ROB writes
system.switch_cpus6.timesIdled                3584636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               36655991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          110344309                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            135251899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    110344309                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.683975                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.683975                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372582                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372582                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       665585731                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      204226650                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      147637122                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         36594                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus7.numCycles               296161327                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22003331                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19853892                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1152255                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8402218                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7877503                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1217880                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        51058                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    233411957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             138384512                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22003331                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9095383                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27374386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3615336                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      15193094                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13394021                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1158344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    278413630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.900964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       251039244     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          979203      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2001033      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          842466      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4551876      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         4051683      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          787275      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1637518      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12523332      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    278413630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074295                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467261                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       231856825                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     16762169                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27274780                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        86112                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2433739                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1932021                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162273490                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2468                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2433739                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       232109873                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       14721460                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1218116                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27128666                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       801771                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162187594                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          437                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        361680                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       282370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         8509                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    190396529                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    763921412                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    763921412                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    169026017                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        21370512                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        18819                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         9494                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1954372                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     38286383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     19370890                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       176636                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       940830                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         161875378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        18878                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        155694459                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        85259                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     12381298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     29634007                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    278413630                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559220                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354599                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    222894281     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     16730341      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13669315      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5916057      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7450740      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      7165109      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      4065793      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       321898      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       200096      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    278413630                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         393540     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       3042888     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        88199      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     97654509     62.72%     62.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1359174      0.87%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         9325      0.01%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     37344558     23.99%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     19326893     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     155694459                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525708                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3524627                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022638                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    593412434                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    174279647                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    154370146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     159219086                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       280125                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1464166                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          591                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4106                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       117570                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        13747                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2433739                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       14214542                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       231296                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    161894345                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1427                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     38286383                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     19370890                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         9494                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        154003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           97                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4106                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       673507                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       678479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1351986                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    154607072                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     37219772                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1087387                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            56544848                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20259941                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          19325076                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522037                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             154374289                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            154370146                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         83376381                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        164330240                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521237                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507371                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    125463330                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    147440901                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     14470904                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        18797                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1177739                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    275979891                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534245                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356444                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    222450678     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     19582033      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9164921      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      9054720      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2474801      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5     10470275      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       785805      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       573807      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1422851      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    275979891                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    125463330                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     147440901                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              56075537                       # Number of memory references committed
system.switch_cpus7.commit.loads             36822217                       # Number of loads committed
system.switch_cpus7.commit.membars               9384                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19469807                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        131110802                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1428041                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1422851                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           436468468                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          326257560                       # The number of ROB writes
system.switch_cpus7.timesIdled                5078292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17747697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          125463330                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            147440901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    125463330                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.360541                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.360541                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423632                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423632                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       764377705                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      179252982                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      193271817                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         18768                       # number of misc regfile writes
system.l20.replacements                         16220                       # number of replacements
system.l20.tagsinuse                      4095.793790                       # Cycle average of tags in use
system.l20.total_refs                          258814                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.739417                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.281182                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.529800                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3004.416251                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1033.566558                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001594                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733500                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.252336                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46147                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46148                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8263                       # number of Writeback hits
system.l20.Writeback_hits::total                 8263                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   84                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46231                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46232                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46231                       # number of overall hits
system.l20.overall_hits::total                  46232                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16186                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16220                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16186                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16220                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16186                       # number of overall misses
system.l20.overall_misses::total                16220                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     20288390                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7228003826                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7248292216                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     20288390                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7228003826                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7248292216                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     20288390                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7228003826                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7248292216                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62333                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62368                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8263                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8263                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               84                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62417                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62452                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62417                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62452                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259670                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260069                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259320                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259719                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259320                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259719                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 596717.352941                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 446558.990856                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 446873.749445                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 596717.352941                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 446558.990856                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 446873.749445                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 596717.352941                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 446558.990856                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 446873.749445                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2445                       # number of writebacks
system.l20.writebacks::total                     2445                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16186                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16220                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16186                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16220                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16186                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16220                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17847190                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6065104812                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6082952002                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17847190                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6065104812                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6082952002                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17847190                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6065104812                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6082952002                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259670                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260069                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259320                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259719                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259320                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259719                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 524917.352941                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 374713.011986                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 375027.866954                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 524917.352941                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 374713.011986                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 375027.866954                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 524917.352941                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 374713.011986                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 375027.866954                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         26615                       # number of replacements
system.l21.tagsinuse                      4095.569631                       # Cycle average of tags in use
system.l21.total_refs                          379769                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30711                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.365895                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.267913                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.443096                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2707.082310                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1342.776311                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002061                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.660909                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.327826                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        53733                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53734                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15192                       # number of Writeback hits
system.l21.Writeback_hits::total                15192                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        53883                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53884                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        53883                       # number of overall hits
system.l21.overall_hits::total                  53884                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        26575                       # number of ReadReq misses
system.l21.ReadReq_misses::total                26612                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        26576                       # number of demand (read+write) misses
system.l21.demand_misses::total                 26613                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        26576                       # number of overall misses
system.l21.overall_misses::total                26613                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     25996785                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  14246441481                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    14272438266                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       542888                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       542888                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     25996785                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  14246984369                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     14272981154                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     25996785                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  14246984369                       # number of overall miss cycles
system.l21.overall_miss_latency::total    14272981154                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        80308                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              80346                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15192                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15192                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          151                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        80459                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               80497                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        80459                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              80497                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.330913                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.331217                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.006623                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.330305                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.330609                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.330305                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.330609                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 702615.810811                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 536084.345475                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 536315.882534                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       542888                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       542888                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 702615.810811                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 536084.601483                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 536316.129486                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 702615.810811                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 536084.601483                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 536316.129486                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4572                       # number of writebacks
system.l21.writebacks::total                     4572                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        26575                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           26612                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        26576                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            26613                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        26576                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           26613                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     23338928                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12336931907                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12360270835                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       471088                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       471088                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     23338928                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12337402995                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12360741923                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     23338928                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12337402995                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12360741923                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.330913                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.331217                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.330305                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.330609                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.330305                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.330609                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 630781.837838                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 464230.739680                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 464462.304036                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       471088                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       471088                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 630781.837838                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 464230.997705                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 464462.553000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 630781.837838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 464230.997705                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 464462.553000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7394                       # number of replacements
system.l22.tagsinuse                      4095.076205                       # Cycle average of tags in use
system.l22.total_refs                          317163                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11490                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.603394                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          124.780944                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.654050                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2363.353151                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1590.288060                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030464                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004066                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.576991                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.388254                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999774                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        34900                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34903                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11185                       # number of Writeback hits
system.l22.Writeback_hits::total                11185                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          250                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  250                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        35150                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35153                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        35150                       # number of overall hits
system.l22.overall_hits::total                  35153                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7335                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7378                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           17                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 17                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7352                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7395                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7352                       # number of overall misses
system.l22.overall_misses::total                 7395                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     55321930                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3343373482                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3398695412                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      9256846                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      9256846                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     55321930                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3352630328                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3407952258                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     55321930                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3352630328                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3407952258                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42235                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42281                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11185                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11185                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          267                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42502                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42548                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42502                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42548                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173671                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.174499                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.063670                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.063670                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172980                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.173804                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172980                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.173804                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1286556.511628                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 455810.972324                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 460652.671727                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 544520.352941                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 544520.352941                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1286556.511628                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 456016.094668                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 460845.470994                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1286556.511628                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 456016.094668                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 460845.470994                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4313                       # number of writebacks
system.l22.writebacks::total                     4313                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7335                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7378                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           17                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            17                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7352                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7395                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7352                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7395                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     52234109                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2816514511                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2868748620                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      8035500                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      8035500                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     52234109                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2824550011                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2876784120                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     52234109                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2824550011                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2876784120                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173671                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.174499                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.063670                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.063670                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172980                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.173804                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172980                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.173804                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1214746.720930                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 383982.891752                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 388824.697750                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 472676.470588                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 472676.470588                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1214746.720930                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 384187.977557                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 389017.460446                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1214746.720930                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 384187.977557                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 389017.460446                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          7385                       # number of replacements
system.l23.tagsinuse                      4095.079737                       # Cycle average of tags in use
system.l23.total_refs                          317090                       # Total number of references to valid blocks.
system.l23.sampled_refs                         11481                       # Sample count of references to valid blocks.
system.l23.avg_refs                         27.618674                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          124.782397                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    16.315983                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2363.090632                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1590.890725                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.030464                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003983                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.576926                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.388401                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999775                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        34845                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  34847                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11168                       # number of Writeback hits
system.l23.Writeback_hits::total                11168                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          250                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  250                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        35095                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35097                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        35095                       # number of overall hits
system.l23.overall_hits::total                  35097                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         7327                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 7369                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           17                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 17                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         7344                       # number of demand (read+write) misses
system.l23.demand_misses::total                  7386                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         7344                       # number of overall misses
system.l23.overall_misses::total                 7386                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     59326452                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3449018526                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3508344978                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data     10551851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total     10551851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     59326452                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3459570377                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3518896829                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     59326452                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3459570377                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3518896829                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        42172                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              42216                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11168                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11168                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          267                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        42439                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               42483                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        42439                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              42483                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.173741                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.174555                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.063670                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.063670                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.173048                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.173858                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.173048                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.173858                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1412534.571429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 470727.245257                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 476095.125254                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 620697.117647                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 620697.117647                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1412534.571429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 471074.397740                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 476427.948687                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1412534.571429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 471074.397740                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 476427.948687                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4309                       # number of writebacks
system.l23.writebacks::total                     4309                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         7327                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            7369                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           17                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            17                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         7344                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             7386                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         7344                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            7386                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     56307942                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2922558127                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2978866069                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      9330803                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      9330803                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     56307942                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2931888930                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2988196872                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     56307942                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2931888930                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2988196872                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.173741                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.174555                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.063670                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.063670                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.173048                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.173858                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.173048                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.173858                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1340665.285714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 398875.136754                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 404242.918849                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 548870.764706                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 548870.764706                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1340665.285714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 399222.348856                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 404575.801787                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1340665.285714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 399222.348856                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 404575.801787                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         31741                       # number of replacements
system.l24.tagsinuse                      4095.905900                       # Cycle average of tags in use
system.l24.total_refs                          428633                       # Total number of references to valid blocks.
system.l24.sampled_refs                         35837                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.960627                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.543165                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     3.606369                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3385.549813                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           696.206553                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002574                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.000880                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.826550                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.169972                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        59081                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  59082                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           23870                       # number of Writeback hits
system.l24.Writeback_hits::total                23870                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           87                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        59168                       # number of demand (read+write) hits
system.l24.demand_hits::total                   59169                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        59168                       # number of overall hits
system.l24.overall_hits::total                  59169                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        31703                       # number of ReadReq misses
system.l24.ReadReq_misses::total                31741                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        31703                       # number of demand (read+write) misses
system.l24.demand_misses::total                 31741                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        31703                       # number of overall misses
system.l24.overall_misses::total                31741                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33411675                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  16809071212                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    16842482887                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33411675                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  16809071212                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     16842482887                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33411675                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  16809071212                       # number of overall miss cycles
system.l24.overall_miss_latency::total    16842482887                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        90784                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              90823                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        23870                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            23870                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           87                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        90871                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               90910                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        90871                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              90910                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.349214                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.349482                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.348879                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.349148                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.348879                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.349148                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 879254.605263                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 530204.435290                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 530622.314577                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 879254.605263                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 530204.435290                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 530622.314577                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 879254.605263                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 530204.435290                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 530622.314577                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5727                       # number of writebacks
system.l24.writebacks::total                     5727                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        31703                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           31741                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        31703                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            31741                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        31703                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           31741                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30682515                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  14531927268                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  14562609783                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30682515                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  14531927268                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  14562609783                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30682515                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  14531927268                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  14562609783                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.349214                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.349482                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.348879                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.349148                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.348879                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.349148                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 807434.605263                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 458377.039018                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 458794.927160                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 807434.605263                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 458377.039018                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 458794.927160                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 807434.605263                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 458377.039018                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 458794.927160                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         26718                       # number of replacements
system.l25.tagsinuse                      4095.572230                       # Cycle average of tags in use
system.l25.total_refs                          379999                       # Total number of references to valid blocks.
system.l25.sampled_refs                         30814                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.332024                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.270877                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     8.886768                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2707.773745                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1341.640839                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002170                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.661078                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.327549                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        53927                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  53928                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           15228                       # number of Writeback hits
system.l25.Writeback_hits::total                15228                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          150                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        54077                       # number of demand (read+write) hits
system.l25.demand_hits::total                   54078                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        54077                       # number of overall hits
system.l25.overall_hits::total                  54078                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        26677                       # number of ReadReq misses
system.l25.ReadReq_misses::total                26715                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        26678                       # number of demand (read+write) misses
system.l25.demand_misses::total                 26716                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        26678                       # number of overall misses
system.l25.overall_misses::total                26716                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     25585964                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13943296349                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13968882313                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       576496                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       576496                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     25585964                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13943872845                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13969458809                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     25585964                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13943872845                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13969458809                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        80604                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              80643                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        15228                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            15228                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          151                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        80755                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               80794                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        80755                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              80794                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.330964                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.331275                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.006623                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.330357                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.330668                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.330357                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.330668                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 673314.842105                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 522671.078045                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 522885.357028                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       576496                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       576496                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 673314.842105                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 522673.095622                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 522887.363715                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 673314.842105                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 522673.095622                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 522887.363715                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4589                       # number of writebacks
system.l25.writebacks::total                     4589                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        26677                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           26715                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        26678                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            26716                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        26678                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           26716                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     22856005                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  12026957511                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  12049813516                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       504696                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       504696                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     22856005                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  12027462207                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  12050318212                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     22856005                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  12027462207                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  12050318212                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.330964                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.331275                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.330357                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.330668                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.330357                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.330668                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 601473.815789                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 450836.207632                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 451050.477859                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       504696                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       504696                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 601473.815789                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 450838.226516                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 451052.485851                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 601473.815789                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 450838.226516                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 451052.485851                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         26712                       # number of replacements
system.l26.tagsinuse                      4095.570238                       # Cycle average of tags in use
system.l26.total_refs                          379897                       # Total number of references to valid blocks.
system.l26.sampled_refs                         30808                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.331115                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.268642                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     9.184771                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2708.920029                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1340.196796                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002242                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.661357                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.327196                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53836                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53837                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           15217                       # number of Writeback hits
system.l26.Writeback_hits::total                15217                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        53986                       # number of demand (read+write) hits
system.l26.demand_hits::total                   53987                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        53986                       # number of overall hits
system.l26.overall_hits::total                  53987                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        26670                       # number of ReadReq misses
system.l26.ReadReq_misses::total                26709                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        26671                       # number of demand (read+write) misses
system.l26.demand_misses::total                 26710                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        26671                       # number of overall misses
system.l26.overall_misses::total                26710                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     27223963                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  14103660554                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    14130884517                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       370626                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       370626                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     27223963                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  14104031180                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     14131255143                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     27223963                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  14104031180                       # number of overall miss cycles
system.l26.overall_miss_latency::total    14131255143                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80506                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80546                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        15217                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            15217                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          151                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80657                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80697                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80657                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80697                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.331280                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.331599                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.006623                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.330672                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.330991                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.330672                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.330991                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 698050.333333                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 528821.168129                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529068.273503                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       370626                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       370626                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 698050.333333                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 528815.236774                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 529062.341557                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 698050.333333                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 528815.236774                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 529062.341557                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4583                       # number of writebacks
system.l26.writebacks::total                     4583                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        26670                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           26709                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        26671                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            26710                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        26671                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           26710                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     24421942                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12187442487                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12211864429                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       298826                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       298826                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     24421942                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12187741313                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12212163255                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     24421942                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12187741313                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12212163255                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.331280                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.331599                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.330672                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.330991                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.330672                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.330991                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 626203.641026                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 456971.971766                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457219.080797                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       298826                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       298826                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 626203.641026                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 456966.042256                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457213.150693                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 626203.641026                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 456966.042256                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457213.150693                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         31738                       # number of replacements
system.l27.tagsinuse                      4095.906561                       # Cycle average of tags in use
system.l27.total_refs                          428856                       # Total number of references to valid blocks.
system.l27.sampled_refs                         35834                       # Sample count of references to valid blocks.
system.l27.avg_refs                         11.967852                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.532876                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     3.596636                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3380.541523                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           701.235527                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002572                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.000878                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.825328                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.171200                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        59179                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  59180                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           23995                       # number of Writeback hits
system.l27.Writeback_hits::total                23995                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           87                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        59266                       # number of demand (read+write) hits
system.l27.demand_hits::total                   59267                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        59266                       # number of overall hits
system.l27.overall_hits::total                  59267                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        31701                       # number of ReadReq misses
system.l27.ReadReq_misses::total                31738                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        31701                       # number of demand (read+write) misses
system.l27.demand_misses::total                 31738                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        31701                       # number of overall misses
system.l27.overall_misses::total                31738                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     42977708                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  16504498541                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    16547476249                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     42977708                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  16504498541                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     16547476249                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     42977708                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  16504498541                       # number of overall miss cycles
system.l27.overall_miss_latency::total    16547476249                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        90880                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              90918                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        23995                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            23995                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           87                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        90967                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               91005                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        90967                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              91005                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.348823                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.349084                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.348489                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.348750                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.348489                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.348750                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1161559.675676                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 520630.218006                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 521377.410328                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1161559.675676                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 520630.218006                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 521377.410328                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1161559.675676                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 520630.218006                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 521377.410328                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5717                       # number of writebacks
system.l27.writebacks::total                     5717                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        31701                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           31738                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        31701                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            31738                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        31701                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           31738                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     40320601                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  14227699394                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  14268019995                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     40320601                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  14227699394                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  14268019995                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     40320601                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  14227699394                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  14268019995                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.348823                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.349084                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.348489                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.348750                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.348489                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.348750                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1089745.972973                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 448809.166714                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 449556.367604                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1089745.972973                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 448809.166714                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 449556.367604                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1089745.972973                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 448809.166714                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 449556.367604                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               559.558140                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013966554                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1804210.950178                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.541133                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.017007                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053752                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.842976                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896728                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13934285                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13934285                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13934285                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13934285                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13934285                       # number of overall hits
system.cpu0.icache.overall_hits::total       13934285                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24901684                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24901684                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24901684                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24901684                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24901684                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24901684                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13934330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13934330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13934330                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13934330                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13934330                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13934330                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 553370.755556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 553370.755556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 553370.755556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 553370.755556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 553370.755556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 553370.755556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20650586                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20650586                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20650586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20650586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20650586                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20650586                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 590016.742857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 590016.742857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 590016.742857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 590016.742857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 590016.742857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 590016.742857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62417                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243193664                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62673                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3880.357794                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.070377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.929623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.781525                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.218475                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20484268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20484268                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9315                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9315                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9257                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9257                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24431080                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24431080                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24431080                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24431080                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212938                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212938                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213349                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213349                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213349                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213349                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  48834627786                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  48834627786                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35519777                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35519777                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48870147563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48870147563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48870147563                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48870147563                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20697206                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20697206                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24644429                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24644429                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24644429                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24644429                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010288                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010288                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008657                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229337.308447                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229337.308447                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86422.815085                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86422.815085                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 229061.994961                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 229061.994961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 229061.994961                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 229061.994961                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8263                       # number of writebacks
system.cpu0.dcache.writebacks::total             8263                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150605                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150932                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150932                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150932                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150932                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62333                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62417                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10384962773                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10384962773                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5490273                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5490273                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10390453046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10390453046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10390453046                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10390453046                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166604.571784                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166604.571784                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65360.392857                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65360.392857                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166468.318663                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166468.318663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166468.318663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166468.318663                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.099714                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1092821743                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2069738.149621                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.099714                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059455                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.844711                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13635266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13635266                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13635266                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13635266                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13635266                       # number of overall hits
system.cpu1.icache.overall_hits::total       13635266                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     32584316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     32584316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     32584316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     32584316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     32584316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     32584316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13635317                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13635317                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13635317                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13635317                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13635317                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13635317                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 638908.156863                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 638908.156863                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 638908.156863                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 638908.156863                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 638908.156863                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 638908.156863                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     26403505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     26403505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     26403505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     26403505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     26403505                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     26403505                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 694829.078947                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 694829.078947                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 694829.078947                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 694829.078947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 694829.078947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 694829.078947                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 80459                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194444729                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 80715                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2409.028421                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.361166                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.638834                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915473                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084527                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9450564                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9450564                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7834491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7834491                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21730                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21730                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18278                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18278                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17285055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17285055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17285055                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17285055                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       207068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       207068                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          925                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          925                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       207993                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        207993                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       207993                       # number of overall misses
system.cpu1.dcache.overall_misses::total       207993                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  48338841857                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  48338841857                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     82204338                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     82204338                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  48421046195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  48421046195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  48421046195                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  48421046195                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9657632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9657632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7835416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7835416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17493048                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17493048                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17493048                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17493048                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021441                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011890                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011890                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011890                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011890                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 233444.288142                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 233444.288142                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88869.554595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88869.554595                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 232801.325982                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 232801.325982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 232801.325982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 232801.325982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15192                       # number of writebacks
system.cpu1.dcache.writebacks::total            15192                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       126760                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       126760                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          774                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          774                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127534                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127534                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127534                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127534                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80308                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80308                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          151                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        80459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        80459                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80459                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  17995405488                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17995405488                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10279907                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10279907                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18005685395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18005685395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18005685395                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18005685395                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004599                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004599                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224079.861135                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 224079.861135                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68078.854305                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68078.854305                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223787.089014                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223787.089014                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223787.089014                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223787.089014                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.562865                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1090468672                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   501                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2176584.175649                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.562865                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066607                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.795774                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14344658                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14344658                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14344658                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14344658                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14344658                       # number of overall hits
system.cpu2.icache.overall_hits::total       14344658                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     87018249                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     87018249                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     87018249                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     87018249                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     87018249                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     87018249                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14344717                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14344717                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14344717                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14344717                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14344717                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14344717                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1474885.576271                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1474885.576271                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1474885.576271                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1474885.576271                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1474885.576271                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1474885.576271                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      1130143                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 565071.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     55889541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     55889541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     55889541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     55889541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     55889541                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     55889541                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1214990.021739                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1214990.021739                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1214990.021739                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1214990.021739                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1214990.021739                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1214990.021739                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42502                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178350359                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42758                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4171.157655                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.493645                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.506355                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912085                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087915                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11453664                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11453664                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8502576                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8502576                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22153                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22153                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20649                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20649                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19956240                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19956240                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19956240                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19956240                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       109305                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       109305                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2674                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2674                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       111979                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        111979                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       111979                       # number of overall misses
system.cpu2.dcache.overall_misses::total       111979                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14904595614                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14904595614                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    241999897                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    241999897                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15146595511                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15146595511                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15146595511                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15146595511                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11562969                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11562969                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8505250                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8505250                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20068219                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20068219                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20068219                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20068219                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009453                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000314                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000314                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005580                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005580                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 136357.857500                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 136357.857500                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90501.083396                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90501.083396                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 135262.821699                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135262.821699                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 135262.821699                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135262.821699                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       463758                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 92751.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11185                       # number of writebacks
system.cpu2.dcache.writebacks::total            11185                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        67070                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        67070                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2407                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2407                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        69477                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        69477                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        69477                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        69477                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42235                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42235                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          267                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42502                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42502                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42502                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42502                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5676211047                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5676211047                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     27739855                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     27739855                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5703950902                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5703950902                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5703950902                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5703950902                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 134395.904984                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 134395.904984                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 103894.588015                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103894.588015                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 134204.293963                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 134204.293963                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 134204.293963                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 134204.293963                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.838267                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1090455980                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2185282.525050                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.838267                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065446                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794613                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14331966                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14331966                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14331966                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14331966                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14331966                       # number of overall hits
system.cpu3.icache.overall_hits::total       14331966                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     93038161                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     93038161                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     93038161                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     93038161                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     93038161                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     93038161                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14332024                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14332024                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14332024                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14332024                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14332024                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14332024                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1604106.224138                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1604106.224138                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1604106.224138                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1604106.224138                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1604106.224138                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1604106.224138                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      1112199                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 556099.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     59814699                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59814699                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     59814699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59814699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     59814699                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59814699                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1359424.977273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1359424.977273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1359424.977273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1359424.977273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1359424.977273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1359424.977273                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 42439                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               178337665                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 42695                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4177.015224                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.492345                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.507655                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912079                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087921                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11446971                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11446971                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8496584                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8496584                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        22158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        20635                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        20635                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     19943555                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19943555                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     19943555                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19943555                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       109045                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       109045                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2672                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2672                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       111717                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        111717                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       111717                       # number of overall misses
system.cpu3.dcache.overall_misses::total       111717                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15154562596                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15154562596                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    259541021                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    259541021                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15414103617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15414103617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15414103617                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15414103617                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11556016                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11556016                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8499256                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8499256                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        22158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        22158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20635                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20635                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     20055272                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20055272                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     20055272                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20055272                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009436                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009436                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000314                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000314                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005570                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005570                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 138975.309239                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 138975.309239                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 97133.615644                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97133.615644                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 137974.557292                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 137974.557292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 137974.557292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 137974.557292                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       995392                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 331797.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11168                       # number of writebacks
system.cpu3.dcache.writebacks::total            11168                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        66873                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        66873                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2405                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        69278                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        69278                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        69278                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        69278                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        42172                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42172                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          267                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        42439                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        42439                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        42439                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        42439                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5778253269                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5778253269                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     29033564                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     29033564                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5807286833                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5807286833                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5807286833                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5807286833                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002116                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002116                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137016.344233                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 137016.344233                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 108739.940075                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108739.940075                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 136838.446547                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 136838.446547                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 136838.446547                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 136838.446547                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               577.750465                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1120902926                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1925950.044674                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.299161                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   540.451304                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059774                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.866108                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.925882                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13375608                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13375608                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13375608                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13375608                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13375608                       # number of overall hits
system.cpu4.icache.overall_hits::total       13375608                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           60                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           60                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           60                       # number of overall misses
system.cpu4.icache.overall_misses::total           60                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49719821                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49719821                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49719821                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49719821                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49719821                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49719821                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13375668                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13375668                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13375668                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13375668                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13375668                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13375668                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 828663.683333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 828663.683333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 828663.683333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 828663.683333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 828663.683333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 828663.683333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           21                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           21                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33808896                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33808896                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33808896                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33808896                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33808896                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33808896                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 866894.769231                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 866894.769231                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 866894.769231                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 866894.769231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 866894.769231                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 866894.769231                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 90871                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               489504910                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91127                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5371.678098                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.912243                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.087757                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437157                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562843                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35071618                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35071618                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19209124                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19209124                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9390                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9390                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9372                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9372                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     54280742                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        54280742                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     54280742                       # number of overall hits
system.cpu4.dcache.overall_hits::total       54280742                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       327021                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       327021                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          313                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          313                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       327334                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        327334                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       327334                       # number of overall misses
system.cpu4.dcache.overall_misses::total       327334                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  81873530954                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  81873530954                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     34089055                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     34089055                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  81907620009                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  81907620009                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  81907620009                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  81907620009                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35398639                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35398639                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19209437                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19209437                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     54608076                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     54608076                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     54608076                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     54608076                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009238                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009238                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005994                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005994                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005994                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005994                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 250361.692228                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 250361.692228                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 108910.718850                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 108910.718850                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 250226.435412                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 250226.435412                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 250226.435412                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 250226.435412                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23870                       # number of writebacks
system.cpu4.dcache.writebacks::total            23870                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       236237                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       236237                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          226                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          226                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       236463                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       236463                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       236463                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       236463                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        90784                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        90784                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        90871                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        90871                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        90871                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        90871                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  21113538638                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  21113538638                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      6027628                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6027628                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  21119566266                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  21119566266                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  21119566266                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  21119566266                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 232568.939879                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 232568.939879                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69283.080460                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69283.080460                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232412.609810                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232412.609810                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232412.609810                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232412.609810                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.129573                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1092850623                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2065880.194707                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.129573                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061105                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846361                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13664146                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13664146                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13664146                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13664146                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13664146                       # number of overall hits
system.cpu5.icache.overall_hits::total       13664146                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     32994360                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     32994360                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     32994360                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     32994360                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     32994360                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     32994360                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13664202                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13664202                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13664202                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13664202                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13664202                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13664202                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst       589185                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total       589185                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst       589185                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total       589185                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst       589185                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total       589185                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     25980203                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     25980203                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     25980203                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     25980203                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     25980203                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     25980203                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 666159.051282                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 666159.051282                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 666159.051282                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 666159.051282                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 666159.051282                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 666159.051282                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 80755                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               194485772                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 81011                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2400.732888                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.361886                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.638114                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915476                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084524                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9474978                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9474978                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7850913                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7850913                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        21899                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        21899                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18316                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18316                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17325891                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17325891                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17325891                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17325891                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       207301                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       207301                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          917                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          917                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       208218                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        208218                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       208218                       # number of overall misses
system.cpu5.dcache.overall_misses::total       208218                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  47686227097                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  47686227097                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     81370798                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     81370798                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  47767597895                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  47767597895                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  47767597895                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  47767597895                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9682279                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9682279                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7851830                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7851830                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        21899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18316                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18316                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17534109                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17534109                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17534109                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17534109                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021410                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021410                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000117                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011875                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011875                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011875                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011875                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230033.753320                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230033.753320                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 88735.875682                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88735.875682                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229411.472087                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229411.472087                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229411.472087                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229411.472087                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        15228                       # number of writebacks
system.cpu5.dcache.writebacks::total            15228                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       126697                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       126697                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          766                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127463                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127463                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127463                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127463                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        80604                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        80604                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          151                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        80755                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        80755                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        80755                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        80755                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17706607139                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17706607139                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10302091                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10302091                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17716909230                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17716909230                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17716909230                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17716909230                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008325                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008325                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004606                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004606                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004606                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004606                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 219674.050159                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 219674.050159                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68225.768212                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68225.768212                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 219390.864095                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 219390.864095                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 219390.864095                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 219390.864095                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.326192                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1092835088                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2061952.996226                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.326192                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061420                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.846677                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13648611                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13648611                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13648611                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13648611                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13648611                       # number of overall hits
system.cpu6.icache.overall_hits::total       13648611                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     37463986                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     37463986                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     37463986                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     37463986                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     37463986                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     37463986                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13648669                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13648669                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13648669                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13648669                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13648669                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13648669                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 645930.793103                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 645930.793103                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 645930.793103                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 645930.793103                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 645930.793103                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 645930.793103                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           18                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           18                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     27646310                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     27646310                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     27646310                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     27646310                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     27646310                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     27646310                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 691157.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 691157.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 691157.750000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 691157.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 691157.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 691157.750000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80657                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194464265                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80913                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2403.374798                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.362196                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.637804                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915477                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084523                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9461703                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9461703                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7842661                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7842661                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        21938                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        21938                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18297                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18297                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17304364                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17304364                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17304364                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17304364                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       207288                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       207288                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          913                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          913                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       208201                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        208201                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       208201                       # number of overall misses
system.cpu6.dcache.overall_misses::total       208201                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  48119043333                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  48119043333                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     79657872                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     79657872                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  48198701205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  48198701205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  48198701205                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  48198701205                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9668991                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9668991                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7843574                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7843574                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        21938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18297                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18297                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17512565                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17512565                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17512565                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17512565                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021438                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021438                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011889                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011889                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011889                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011889                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 232136.174467                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 232136.174467                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87248.490690                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87248.490690                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 231500.815102                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 231500.815102                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 231500.815102                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 231500.815102                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        15217                       # number of writebacks
system.cpu6.dcache.writebacks::total            15217                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126782                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126782                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          762                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          762                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127544                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127544                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127544                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127544                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80506                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80506                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80657                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80657                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80657                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80657                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  17860967869                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  17860967869                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10121729                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10121729                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  17871089598                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  17871089598                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  17871089598                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  17871089598                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008326                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008326                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004606                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004606                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004606                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004606                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221858.841192                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221858.841192                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67031.317881                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67031.317881                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 221568.984688                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 221568.984688                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 221568.984688                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 221568.984688                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               578.095534                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1120921281                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1929296.524957                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.069952                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.025582                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059407                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867028                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.926435                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13393963                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13393963                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13393963                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13393963                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13393963                       # number of overall hits
system.cpu7.icache.overall_hits::total       13393963                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           58                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           58                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           58                       # number of overall misses
system.cpu7.icache.overall_misses::total           58                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     58771613                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     58771613                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     58771613                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     58771613                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     58771613                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     58771613                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13394021                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13394021                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13394021                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13394021                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13394021                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13394021                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1013303.672414                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1013303.672414                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1013303.672414                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1013303.672414                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1013303.672414                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1013303.672414                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           20                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           20                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     43362002                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     43362002                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     43362002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     43362002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     43362002                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     43362002                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1141105.315789                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1141105.315789                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1141105.315789                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1141105.315789                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1141105.315789                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1141105.315789                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 90967                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               489577178                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 91223                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5366.817338                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.913531                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.086469                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437162                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562838                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     35119015                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       35119015                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     19233977                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      19233977                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         9396                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         9396                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         9384                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9384                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     54352992                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        54352992                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     54352992                       # number of overall hits
system.cpu7.dcache.overall_hits::total       54352992                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       326806                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       326806                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          300                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       327106                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        327106                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       327106                       # number of overall misses
system.cpu7.dcache.overall_misses::total       327106                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  80745063143                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  80745063143                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     29702988                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     29702988                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  80774766131                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  80774766131                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  80774766131                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  80774766131                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     35445821                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     35445821                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     19234277                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     19234277                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         9396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         9396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         9384                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         9384                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     54680098                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     54680098                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     54680098                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     54680098                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009220                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005982                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005982                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005982                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005982                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 247073.380363                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 247073.380363                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 99009.960000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 99009.960000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 246937.586382                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 246937.586382                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 246937.586382                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 246937.586382                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        23995                       # number of writebacks
system.cpu7.dcache.writebacks::total            23995                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       235926                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       235926                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          213                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          213                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       236139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       236139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       236139                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       236139                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        90880                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        90880                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           87                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        90967                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        90967                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        90967                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        90967                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  20823060187                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  20823060187                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5978765                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5978765                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  20829038952                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  20829038952                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  20829038952                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  20829038952                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001664                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001664                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 229126.982691                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 229126.982691                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68721.436782                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68721.436782                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228973.572306                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228973.572306                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228973.572306                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228973.572306                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
