{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "8aac19b7",
   "metadata": {},
   "source": [
    "# Vitis Unified backend"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f7335ab0",
   "metadata": {},
   "source": [
    "### Why Vitis Unified Backend\n",
    "- For ease of HLS4ML development, we require the simple full flow to build, deploy, and execute the model into XILINX FPGA. The old vitis backend did support only ip generation without cocerning the FPGA IO interface. Moreover, the vivado HLS used by vivado accelerator backend is end of support right now.\n",
    "- The Vitis based on V++, vitis-run, and vitis_ide should be used"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "dfe72cbb",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-08-29 16:01:57.763560: I tensorflow/core/util/port.cc:111] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-08-29 16:01:57.863701: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: SSE4.1 SSE4.2 AVX AVX2 AVX_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "from pathlib import Path\n",
    "\n",
    "import numpy as np\n",
    "import os\n",
    "from tensorflow.keras.layers import Activation, Dense, GlobalAveragePooling1D, Input, Conv2D, MaxPooling2D, UpSampling2D, Concatenate\n",
    "from tensorflow.keras.models import Model, load_model\n",
    "\n",
    "import hls4ml\n",
    "import hls4ml.model\n",
    "import os"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6153903a",
   "metadata": {},
   "source": [
    "#### set/get the neccesary variable\n",
    "- please substitute the ```/tools/Xilinx/Vitis/2023.2``` with your path"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "a4eb2026",
   "metadata": {},
   "outputs": [],
   "source": [
    "test_root_path = Path(os.getcwd())\n",
    "os.environ['XILINX_VITIS'] = \"/tools/Xilinx/Vitis/2023.2\"\n",
    "os.environ['PATH'] = os.environ['XILINX_VITIS'] + '/bin:' + os.environ['PATH']\n",
    "\n",
    "modelName    = \"simpleSkip.keras\"\n",
    "testCaseName = \"inputX_1.npy\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01e30f77",
   "metadata": {},
   "source": [
    "#### create value testing function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "bb798df2",
   "metadata": {},
   "outputs": [],
   "source": [
    "def checkEqual(a, b):\n",
    "    equal = np.array_equal(a, b)\n",
    "    if equal:\n",
    "        print(\"Test pass both are equal \\U0001F642\")\n",
    "    else:\n",
    "        print(\"Test Fail both are not equal \\U0001F62C\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "444bf28d",
   "metadata": {},
   "source": [
    "#### create testcase gen function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "5415ec32",
   "metadata": {},
   "outputs": [],
   "source": [
    "def createSimpleTestcase(inputShape=(4, 4, 1), fileName = \"inputX.npy\"):\n",
    "    n_in = np.random.rand(*inputShape).astype(np.float32)\n",
    "    np.save(test_root_path / fileName, n_in)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "672ac8fb",
   "metadata": {},
   "source": [
    "#### define simple UNET model function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "cf58a24a",
   "metadata": {},
   "outputs": [],
   "source": [
    "def createSimpleUnet(input_shape=(4, 4, 1)):\n",
    "    inputs = Input(input_shape)\n",
    "    # Encoder\n",
    "    c1 = Conv2D(2, (3, 3), activation='relu', padding='same')(inputs)\n",
    "    p1 = MaxPooling2D((2, 2))(c1)\n",
    "    # Bottleneck\n",
    "    bn = Conv2D(4, (3, 3), activation='relu', padding='same')(p1)\n",
    "    # Decoder\n",
    "    u1 = UpSampling2D((2, 2))(bn)\n",
    "    concat1 = Concatenate()([u1, c1])\n",
    "    c2 = Conv2D(2, (3, 3), activation='relu', padding='same')(concat1)\n",
    "    # Output layer (1 channel)\n",
    "    outputs = Conv2D(1, (1, 1), activation='sigmoid')(c2)\n",
    "    model = Model(inputs, outputs)\n",
    "    model.compile(optimizer='adam', loss='binary_crossentropy')\n",
    "    model.save(test_root_path / modelName)\n",
    "\n",
    "\n",
    "def loadSimpleUnet():\n",
    "    model = load_model(test_root_path / modelName)\n",
    "    return model"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f33b9532",
   "metadata": {},
   "source": [
    "#### create prediction function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "726102a5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def bridgeTestProject(model, io_type, granularity, backend, inputNp):\n",
    "    config = hls4ml.utils.config_from_keras_model(model, granularity=granularity)\n",
    "    output_dir = str(test_root_path / f\"hls4mlprj_bridgeTest_{io_type}_{granularity}_{backend}\")\n",
    "    ############### mono model build\n",
    "    print(\"config MONO model\")\n",
    "    hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "        model, hls_config=config, output_dir=output_dir, backend=backend, io_type=io_type,\n",
    "        board='zcu102', part='xczu9eg-ffvb1156-2-e', clock_period='10ns'\n",
    "    )\n",
    "    hls_model.compile()\n",
    "\n",
    "    y_pred = hls_model.predict(inputNp)\n",
    "    print(f\"predict from {backend}\")\n",
    "    print(y_pred)\n",
    "    print(type(y_pred))\n",
    "    print(\"-----------------------\")\n",
    "\n",
    "    return y_pred"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13a4fdcf",
   "metadata": {},
   "source": [
    "#### test and compare with old vitis simulation backend"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "9120fb0b",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:absl:Skipping variable loading for optimizer 'Adam', because it has 17 variables whereas the saved optimizer has 1 variables. \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "config MONO model\n",
      "WARNING: Config parameter \"algorithm\" overwrites an existing attribute in layer \"up_sampling2d\" (Resize)\n",
      "predict from VitisUnified\n",
      "[0.5        0.5        0.5        0.5        0.5        0.5\n",
      " 0.5        0.5        0.5        0.5        0.5        0.48828125\n",
      " 0.5        0.5        0.5        0.46875   ]\n",
      "<class 'numpy.ndarray'>\n",
      "-----------------------\n",
      "config MONO model\n",
      "WARNING: Config parameter \"algorithm\" overwrites an existing attribute in layer \"up_sampling2d\" (Resize)\n",
      "predict from Vitis\n",
      "[0.5        0.5        0.5        0.5        0.5        0.5\n",
      " 0.5        0.5        0.5        0.5        0.5        0.48828125\n",
      " 0.5        0.5        0.5        0.46875   ]\n",
      "<class 'numpy.ndarray'>\n",
      "-----------------------\n",
      "Test pass both are equal ðŸ™‚\n"
     ]
    }
   ],
   "source": [
    "createSimpleUnet()\n",
    "createSimpleTestcase((1, 4,4,1), testCaseName)\n",
    "\n",
    "####################################################################\n",
    "########## bridge test #############################################\n",
    "####################################################################\n",
    "\n",
    "input_1 = np.load(test_root_path / testCaseName)\n",
    "\n",
    "model = loadSimpleUnet()\n",
    "unifiedPred = bridgeTestProject(model, \"io_stream\", \"name\", 'VitisUnified', input_1)\n",
    "vitisPred   = bridgeTestProject(model, \"io_stream\", \"name\", 'Vitis', input_1)\n",
    "\n",
    "checkEqual(unifiedPred, vitisPred)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d20de65",
   "metadata": {},
   "source": [
    "#### create build the model"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "34a8de0a",
   "metadata": {},
   "source": [
    "the XPFM_PATH is the generated platform file. Xilinx provides some default file for some board. but if you require the custom built one. you can follow this tutorial. https://github.com/Xilinx/Vitis-Tutorials/blob/2023.2/Vitis_Platform_Creation/Design_Tutorials/01-Edge-KV260/step1.md"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "cb5bf1eb",
   "metadata": {},
   "outputs": [],
   "source": [
    "XPFM_PATH = '/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "76f2be63",
   "metadata": {},
   "outputs": [],
   "source": [
    "def createHlsProject(model, io_type, granularity, backend):\n",
    "\n",
    "    config = hls4ml.utils.config_from_keras_model(model, granularity=granularity)\n",
    "    output_dir = str(test_root_path / f\"hls4mlprjBuildTest_{io_type}_{granularity}_{backend}\")\n",
    "    ############### mono model build\n",
    "    print(\"config MONO model\")\n",
    "    hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "        model, hls_config=config, output_dir=output_dir, backend=backend, io_type=io_type,\n",
    "        board='zcu102', part='xczu9eg-ffvb1156-2-e', clock_period='10ns',\n",
    "        in_stream_buf_size = 128,\n",
    "        out_stream_buf_size = 128,\n",
    "        xpfmPath = XPFM_PATH\n",
    "    )\n",
    "    hls_model.compile()\n",
    "    hls_model.build(csim=False, synth=True, bitfile = True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "4a2e72e7",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:absl:Skipping variable loading for optimizer 'Adam', because it has 17 variables whereas the saved optimizer has 1 variables. \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "config MONO model\n",
      "WARNING: Config parameter \"algorithm\" overwrites an existing attribute in layer \"up_sampling2d\" (Resize)\n",
      "-------------------------------------------------------\n",
      "start running task : csynth\n",
      "    with command: v++ -c --mode hls --config /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg --work_dir unifiedPrj\n",
      "-------------------------------------------------------\n",
      "\n",
      "****** v++ v2023.2 (64-bit)\n",
      "  **** SW Build 4026344 on 2023-10-11-15:42:10\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "Running Dispatch Server on port: 36051\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/unifiedPrj.hlscompile_summary, at Fri Aug 29 16:02:19 2025\n",
      "INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj -config /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg -cmdlineconfig /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)\n",
      "  **** SW Build 4023990 on Oct 11 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'tanawin' on host 'kathryn2' (Linux_x86_64 version 6.8.0-65-generic) on Fri Aug 29 16:02:20 CEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS\n",
      "INFO: [HLS 200-10] In directory '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject'\n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg\n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline\n",
      "INFO: [HLS 200-2005] Using work_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj \n",
      "INFO: [HLS 200-1510] Running: open_project /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj -diskless \n",
      "INFO: [HLS 200-1510] Running: open_solution hls \n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1510] Running: apply_ini /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg \n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(7)\n",
      "INFO: [HLS 200-10] Adding design file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(8)\n",
      "INFO: [HLS 200-10] Adding design file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp,-std=c++0x' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(9)\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp,-std=c++0x' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(10)\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/myproject_test.cpp' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(14)\n",
      "INFO: [HLS 200-10] Adding test bench file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(15)\n",
      "INFO: [HLS 200-10] Adding test bench file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/tb_data' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(16)\n",
      "INFO: [HLS 200-10] Adding test bench file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/tb_data' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/myproject_test.cpp,-std=c++0x' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(17)\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.top=myproject_gem' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(12)\n",
      "INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(6)\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(1)\n",
      "INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'\n",
      "INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(4)\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12.5%' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(5)\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.\n",
      "INFO: [HLS 200-1465] Applying ini 'package.ip.version=1.0.0' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(19)\n",
      "INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(20)\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.compile.name_max_length=80' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(21)\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.schedule.enable_dsp_full_reg=0' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(22)\n",
      "INFO: [HLS 200-1510] Running: apply_ini /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline \n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 274.371 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 207-5566] unexpected pragma argument 'softmax', expects function/operation (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation.h:402:36)\n",
      "WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_resource.h:33:9)\n",
      "WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_resource.h:107:9)\n",
      "WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_resource.h:189:9)\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:83:84)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:83:88)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:93:86)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:93:90)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:103:86)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:103:90)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:107:98)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:107:103)\n",
      "Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_helpers.h:286:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:14:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:15:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:16:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:24:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:25:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:26:32)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:33:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:33:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:34:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:35:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:42:30)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:42:58)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:43:51)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:44:49)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:51:29)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:51:80)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:52:50)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_function_stubs.h:53:48)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_code_gen.h:16:39)\n",
      "WARNING: [HLS 207-5292] unused parameter 'res' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_code_gen.h:17:38)\n",
      "WARNING: [HLS 207-5292] unused parameter 'weights' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_code_gen.h:18:60)\n",
      "WARNING: [HLS 207-5292] unused parameter 'biases' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_code_gen.h:19:58)\n",
      "INFO: [HLS 200-10] Analyzing design file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:68:9)\n",
      "Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp\n",
      "Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.22 seconds. CPU system time: 0.93 seconds. Elapsed time: 11.79 seconds; current allocated memory: 288.230 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 200-1995] There were 9,048 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 16,455 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 5,989 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 5,739 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,980 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,326 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,322 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,383 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,119 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,113 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,132 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,334 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,270 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,270 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 3,970 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 200-1995] There were 4,091 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/syn/report/csynth_design_size.rpt\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:74:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:100:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:74:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:74:9)\n",
      "INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:103:9)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17_mult::weight_t*, config17_mult::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE'FUNCTION_INSTANTIATE' pragmas: same function (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config4::in_width> (*) [config4::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:54:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:78:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*) (.21)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:76:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type (*) [config4::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config4::in_width> (*) [config4::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.18)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.20)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_common.h:44:16)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.20)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.17)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_common.h:46:15)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.18)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.17)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_common.h:46:12)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.20)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.17)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_common.h:46:44)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.17)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.16)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:21:16)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config4>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.16)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config4::in_width> (*) [config4::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&) (.13)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long) (.15)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config4::in_width> (*) [config4::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&) (.13)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:67:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config4::in_width> (*) [config4::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&) (.13)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:54:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:78:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type (*) [config5::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*) (.9)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:76:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:54:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:78:13)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type (*) [config9::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:247:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9_mult::weight_t*, config9_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type, config9::in_width> (*) [config9::n_chan], hls::stream<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config9::weight_t*, config9::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:288:9)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config9::weight_t*, config9::bias_t*) (.5)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config9::weight_t*, config9::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:76:9)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17_mult::weight_t*, config17_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:42:27)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long) const (.4)' into 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config17::weight_t*, config17::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:100:13)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.2)' into 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config17::weight_t*, config17::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:110:2)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.3)' into 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config17::weight_t*, config17::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:104:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config17::weight_t*, config17::bias_t*)' into 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config17::weight_t*, config17::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv2d_stream.h:73:21)\n",
      "INFO: [HLS 214-291] Loop 'SigmoidPackLoop' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:88:9)\n",
      "INFO: [HLS 214-291] Loop 'InitData' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:98:5)\n",
      "INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:108:5)\n",
      "INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:64:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:54:5)\n",
      "INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:56:9)\n",
      "INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:48:5)\n",
      "INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:37:5)\n",
      "INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:40:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:293:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:205:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:208:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:192:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:194:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:236:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:239:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:228:5)\n",
      "INFO: [HLS 214-291] Loop 'ConcatPackInput1' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:245:13)\n",
      "INFO: [HLS 214-291] Loop 'ConcatPackInput2' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:251:13)\n",
      "INFO: [HLS 214-291] Loop 'ImageWidth' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:22:9)\n",
      "INFO: [HLS 214-291] Loop 'ImageChan' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:28:13)\n",
      "INFO: [HLS 214-291] Loop 'ResizeHeight' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:36:9)\n",
      "INFO: [HLS 214-291] Loop 'ImageWidth2' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:40:13)\n",
      "INFO: [HLS 214-291] Loop 'ResizeWidth' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:44:17)\n",
      "INFO: [HLS 214-291] Loop 'ResizeChan' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:51:21)\n",
      "INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:57:9)\n",
      "INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:62:13)\n",
      "INFO: [HLS 214-291] Loop 'ClonePack' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_stream.h:32:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'SigmoidPackLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:88:9) in function 'nnet::sigmoid<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config12>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:65:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitData' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:98:5) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv2d_stream.h:58:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:108:5) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv2d_stream.h:58:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 54 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 54 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 3 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' has been removed because the loop is unrolled completely (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 3 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>' completely with a factor of 6 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ConcatPackInput1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:245:13) in function 'nnet::concatenate3d_2<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:232:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ConcatPackInput2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:251:13) in function 'nnet::concatenate3d_2<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:232:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ImageWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:22:9) in function 'nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:9:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ImageChan' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:28:13) in function 'nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:9:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResizeHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:36:9) in function 'nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:9:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ImageWidth2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:40:13) in function 'nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:9:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResizeWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:44:17) in function 'nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:9:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResizeChan' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:51:21) in function 'nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:9:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config6>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 18 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 18 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 3 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' has been removed because the loop is unrolled completely (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 3 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' has been removed because the loop is unrolled completely (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' has been removed because the loop is unrolled completely (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ClonePack' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_stream.h:32:9) in function 'nnet::clone_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 32>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_stream.h:20:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config3>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Accum2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Product2' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' completely with a factor of 1 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void load_input<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >(float*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, int, int)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:12:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config3>(hls::stream<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config3>(hls::stream<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::clone_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 32>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_stream.h:20:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config4::in_width> (*) [config4::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(config5_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config6>(hls::stream<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config6>(hls::stream<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:9:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::concatenate3d_2<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:232:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::concatenate3d_2<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:232:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::concatenate3d_2<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:232:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::concatenate3d_2<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::concatenate3d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:219:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(config9_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9_mult::weight_t*, config9_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type, config9::in_width> (*) [config9::n_chan], hls::stream<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config9::weight_t*, config9::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:257:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>(hls::stream<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>(hls::stream<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>(config17_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17_mult::weight_t*, config17_mult::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::sigmoid<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config12>(hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:65:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::sigmoid<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config12>(hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:65:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void store_result<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >(float*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, int, int)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:28:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:20:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEENS1_IS2_ILi38ELi18ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:20:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEES6_7config4EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi37ELi17ELS3_5ELS4_3ELi0EELj2EEE7config2EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:20:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights/b5.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights/b9.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'w11': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights/w11.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights/b11.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEENS1_IS2_ILi38ELi18ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEES6_7config4EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi37ELi17ELS3_5ELS4_3ELi0EELj2EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSA_10value_typeEXsrSD_8in_widthEERN3hls6streamIT0_Li0EEEPNSD_8weight_tEPNSD_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:271:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:274:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data.i': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:88:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res.i': Complete partitioning on dimension 1. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv_stream.h:91:29)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 34-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:78:33)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 32-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:75:25)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 32-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:54:25)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 32-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:51:24)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_cpy1' with compact=bit mode in 32-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:45:24)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_cpy2' with compact=bit mode in 32-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:48:24)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 32-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:42:24)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 78-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:72:33)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 96-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:69:25)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 96-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:66:36)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 64-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:63:24)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 64-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:60:24)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 152-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:57:33)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 74-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:39:31)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 16-bits (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:36:25)\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&)::line_buffer' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEENS1_IS2_ILi38ELi18ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEENS1_IS2_ILi38ELi18ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEENS1_IS2_ILi38ELi18ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEENS1_IS2_ILi38ELi18ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_3' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_4' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_0_5' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_3' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_4' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS2_ILi39ELi19ELS3_5ELS4_3ELi0EELj2EEE7config9EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tEE11line_buffer_1_5' with compact=bit mode in 16-bits\n",
      "INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17_mult::weight_t*, config17_mult::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config17::weight_t*, config17::bias_t*)' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense.h:54:2)\n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_32_2> at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:32:26 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< PadTopWidth> at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:53:9 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< PadMain> at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:59:5 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< PadBottomWidth> at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:77:9 \n",
      "INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_16_2> at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:16:30 \n",
      "INFO: [HLS 214-291] Loop 'CopyMain' is marked as complete unroll implied by the pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:65:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CopyMain' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:65:9) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CopyMain' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:65:9) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>' completely with a factor of 2 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CopyMain' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:65:9) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' completely with a factor of 4 (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:48:0)\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:29:9)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_15_1'(/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:15:22) has been inferred on bundle 'gmem_in0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:15:22)\n",
      "INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_31_1'(/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:31:22) has been inferred on bundle 'gmem_out0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:31:22)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.72 seconds. CPU system time: 1.14 seconds. Elapsed time: 9.26 seconds; current allocated memory: 297.492 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 297.492 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 302.996 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:35: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 309.223 MB.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_74_1_proc' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:74) to a process function for dataflow in function 'myproject_gem'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp:37:5), detected/extracted 15 process function(s): \n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config3>'\n",
      "\t 'nnet::clone_stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 32>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config15>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config6>'\n",
      "\t 'nnet::resize_nearest<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config7>'\n",
      "\t 'nnet::concatenate3d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config16>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, relu_config10>'\n",
      "\t 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>'\n",
      "\t 'nnet::sigmoid<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config12>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_gem' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:43:1), detected/extracted 4 process function(s): \n",
      "\t 'entry_proc'\n",
      "\t 'load_input<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >'\n",
      "\t 'Loop_VITIS_LOOP_74_1_proc'\n",
      "\t 'store_result<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:33:44) to (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:32:26) in function 'store_result<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:81:9) to (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_activation_stream.h:80:5) in function 'nnet::sigmoid<nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config12>'... converting 3 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:19:30) to (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:16:30) in function 'load_input<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >'... converting 7 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:33:27)...106 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:33:21)...67 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense_latency.h:33:9)...16 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 342.062 MB.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:31:22) in function 'store_result<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:109:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config4>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_sepconv2d_stream.h:67:9) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<34, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config17>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:25:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<39, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:25:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<38, 18, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv2d_stream.h:25:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<37, 17, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ConcatLoopHeight' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_merge_stream.h:234:5) in function 'nnet::concatenate3d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config8>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp:15:22) in function 'load_input<float, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> >'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.71 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.83 seconds; current allocated memory: 739.312 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_gem' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'load_input<float,array<ap_fixed,1u>>_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' to 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'load_input<float, array<ap_fixed<16, 6, 5, 3, 0>, 1u> >' to 'load_input_float_array_ap_fixed_16_6_5_3_0_1u_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,1u>,config14>_Pipeline_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadTopWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,1u>,config14>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,1u>,config14>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_1u_config14_Pipeline_PadBottomWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config14>' to 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<37, 17, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config2_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<37,17,5,3,0>,2u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_37_17_5_3_0_2u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<37,17,5,3,0>,2u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_37_17_5_3_0_2u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config3>' to 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'clone_stream<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,32>' to 'clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config4>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config4>' to 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,2u>,config15>_Pipeline_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadTopWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,2u>,config15>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,2u>,config15>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_2u_config15_Pipeline_PadBottomWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config15>' to 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config5>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<38, 18, 5, 3, 0>, config5_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<38,18,5,3,0>,4u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_38_18_5_3_0_4u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<38,18,5,3,0>,4u>,config5>' to 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_38_18_5_3_0_4u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config6>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7>' to 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'concatenate3d<array,array,array<ap_fixed<16,6,5,3,0>,6u>,config8>' to 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,6u>,config16>_Pipeline_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadTopWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,6u>,config16>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,6u>,config16>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_6u_config16_Pipeline_PadBottomWidth'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config16>' to 'zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 6u>, config9>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<39, 19, 5, 3, 0>, config9_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_39_19_5_3_0_config9_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<39,19,5,3,0>,2u>,config9>' to 'compute_output_buffer_2d_array_array_ap_fixed_39_19_5_3_0_2u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<39,19,5,3,0>,2u>,config9>' to 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_39_19_5_3_0_2u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>' to 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<34,14,5,3,0>,1u>,config17>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_34_14_5_3_0_1u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config12>' to 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'store_result<float,array >_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2' to 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'store_result<float, array<ap_fixed<16, 6, 5, 3, 0>, 1u> >' to 'store_result_float_array_ap_fixed_16_6_5_3_0_1u_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'entry_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 741.324 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 741.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 742.438 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 742.438 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'load_input_float_array_ap_fixed_16_6_5_3_0_1u_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 742.793 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 742.793 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadTopWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTopWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 743.262 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.262 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadMain'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('layer14_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer14_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer14_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer14_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer14_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer14_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('layer14_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer14_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between fifo write operation ('layer14_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer14_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer14_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'PadMain'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 743.465 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 743.465 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_1u_config14_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 743.812 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.812 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.953 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.953 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 743.953 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 743.953 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<37, 17, 5, 3, 0>, config2_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<37, 17, 5, 3, 0>, config2_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 744.336 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.715 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_37_17_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<37,17,5,3,0>,2u>,config2>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_37_17_5_3_0_2u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<37,17,5,3,0>,2u>,config2>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 74 bit ('tmp', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense.h:54->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<37, 17, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, function 'compute_output_buffer_2d<array,array<ap_fixed<37,17,5,3,0>,2u>,config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 745.562 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_37_17_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 745.973 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 745.973 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 746.215 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 746.215 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'CloneLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CloneLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 746.527 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 746.527 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config4>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config4>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 746.527 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 746.527 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4_s' (loop 'ReadInputHeight_ReadInputWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 16 bit ('void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:63->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7' and 'call' operation 0 bit ('_ln52', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:52->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_pooling_stream.h:115) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config4>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 747.324 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 747.324 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadTopWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTopWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 748.027 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 748.027 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadMain'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer15_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer15_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer15_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer15_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer15_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer15_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'PadMain'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 748.297 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 748.535 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_2u_config15_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 748.742 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 748.742 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 748.742 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 748.742 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config5>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config5>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 748.992 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 749.117 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<38, 18, 5, 3, 0>, config5_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<38, 18, 5, 3, 0>, config5_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 750.910 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 752.098 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_38_18_5_3_0_4u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<38,18,5,3,0>,4u>,config5>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_38_18_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<38,18,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 152 bit ('tmp', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense.h:54->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<38, 18, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 2u>, config5>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, function 'compute_output_buffer_2d<array,array<ap_fixed<38,18,5,3,0>,4u>,config5>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 752.887 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 752.969 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_38_18_5_3_0_4u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 753.371 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 753.406 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 753.598 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 753.844 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ImageHeight'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' (loop 'ImageHeight'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('layer6_out_read_1', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:25) on port 'layer6_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:25) and fifo read operation ('layer6_out_read', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:25) on port 'layer6_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:25).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' (loop 'ImageHeight'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) and fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' (loop 'ImageHeight'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) and fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' (loop 'ImageHeight'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) and fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' (loop 'ImageHeight'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) and fifo write operation ('layer7_out_write_ln57', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57) on port 'layer7_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_image_stream.h:57).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'ImageHeight'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 754.234 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 754.234 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ConcatLoopHeight_ConcatLoopWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ConcatLoopHeight_ConcatLoopWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 754.375 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 754.500 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadTopWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTopWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 754.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 754.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadMain'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln26', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:26->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer16_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between fifo write operation ('layer16_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer16_out_write_ln15', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer16_out' (/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:15->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'PadMain'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 755.051 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 755.051 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_6u_config16_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 755.289 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 755.293 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 755.414 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 755.484 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 6u>, config9>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 6u>, config9>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 755.844 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 756.340 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_39_19_5_3_0_config9_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<39, 19, 5, 3, 0>, config9_mult>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<39, 19, 5, 3, 0>, config9_mult>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 759.508 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 761.480 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_39_19_5_3_0_2u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<39,19,5,3,0>,2u>,config9>'.\n",
      "WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_39_19_5_3_0_2u_config9_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<39,19,5,3,0>,2u>,config9>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 78 bit ('tmp', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_dense.h:54->/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<39, 19, 5, 3, 0>, config9_mult>' and 'call' operation 0 bit ('_ln281', /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 6u>, config9>'.\n",
      "Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, function 'compute_output_buffer_2d<array,array<ap_fixed<39,19,5,3,0>,2u>,config9>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 762.367 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 762.617 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_39_19_5_3_0_2u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 762.883 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 763.086 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 763.430 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 763.430 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_34_14_5_3_0_1u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 763.625 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 763.816 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'SigmoidActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'SigmoidActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 764.281 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 764.281 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_U0 (from clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_U0 to concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_U0) to 7 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 764.777 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 765.461 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_74_1_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 765.527 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 766.246 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1_VITIS_LOOP_32_2'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_31_1_VITIS_LOOP_32_2'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 766.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 766.953 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'store_result_float_array_ap_fixed_16_6_5_3_0_1u_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 767.074 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 767.203 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_gem' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_result_float_array_ap_fixed_16_6_5_3_0_1u_U0 (from entry_proc_U0 to store_result_float_array_ap_fixed_16_6_5_3_0_1u_U0) to 3 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 767.414 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 767.773 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 767.867 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_16_2' pipeline type 'loop pipeline'\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2/m_axi_gmem_in0_ARUSER' to 0.\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_float_array_ap_fixed_1u_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 769.082 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'load_input_float_array_ap_fixed_16_6_5_3_0_1u_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_float_array_ap_fixed_16_6_5_3_0_1u_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 770.465 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadTopWidth' pipeline 'PadTopWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadTopWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 771.215 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config14_Pipeline_PadMain'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 772.020 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_1u_config14_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_1u_config14_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_1u_config14_Pipeline_PadBottomWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 772.797 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config14_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 773.527 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_cud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 774.102 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config2_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 775.395 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_37_17_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_37_17_5_3_0_2u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 777.699 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_37_17_5_3_0_2u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_37_17_5_3_0_2u_config2_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_37_17_5_3_0_2u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 779.191 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config3_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config3_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 779.996 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_s' pipeline 'CloneLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 781.199 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s_void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s_void_pooling2d_cl_stdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s_void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s_void_pooling2d_cl_steOg' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 781.871 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.922 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadTopWidth' pipeline 'PadTopWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadTopWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.898 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_2u_config15_Pipeline_PadMain'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.633 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_2u_config15_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_2u_config15_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_2u_config15_Pipeline_PadBottomWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 786.355 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config15_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 787.094 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s_p_ZZN4nnet25conv_2d_ibs' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 788.098 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 7 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 8 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 791.695 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_38_18_5_3_0_4u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_38_18_5_3_0_4u_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 798.875 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_38_18_5_3_0_4u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_38_18_5_3_0_4u_config5_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_38_18_5_3_0_4u_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 800.582 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config6_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 801.531 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s' pipeline 'ImageHeight' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 802.824 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_s' pipeline 'ConcatLoopHeight_ConcatLoopWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 803.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadTopWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadTopWidth' pipeline 'PadTopWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadTopWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.836 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_6u_config16_Pipeline_PadMain'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 805.594 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_6u_config16_Pipeline_PadBottomWidth' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_6u_config16_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_6u_config16_Pipeline_PadBottomWidth'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 806.551 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config16_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 806.926 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s_p_ZZN4nnet25conv_2d_udo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_6u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 808.465 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_39_19_5_3_0_config9_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 12 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 18 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 16 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_39_19_5_3_0_config9_mult_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 815.453 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_39_19_5_3_0_2u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_39_19_5_3_0_2u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.73 seconds; current allocated memory: 827.801 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_39_19_5_3_0_2u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_39_19_5_3_0_2u_config9_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_39_19_5_3_0_2u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 830.020 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 831.070 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_34_14_5_3_0_1u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointwise_conv_2d_cl_array_array_ap_fixed_34_14_5_3_0_1u_config17_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_34_14_5_3_0_1u_config17_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 832.062 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s_sigmoid_table_Rvdy' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s' pipeline 'SigmoidActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_gem_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_s_sigmoid_table_Rvdy' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 833.594 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config15_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config16_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config1yd2' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_i_U(myproject_gem_fifo_w16_d36_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_i_U(myproject_gem_fifo_w74_d16_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_i_U(myproject_gem_fifo_w32_d16_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_cpy1_i_U(myproject_gem_fifo_w32_d16_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_cpy2_i_U(myproject_gem_fifo_w32_d16_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_i_U(myproject_gem_fifo_w32_d4_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_i_U(myproject_gem_fifo_w32_d16_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_i_U(myproject_gem_fifo_w152_d4_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_i_U(myproject_gem_fifo_w64_d4_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_i_U(myproject_gem_fifo_w64_d16_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_i_U(myproject_gem_fifo_w96_d16_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_i_U(myproject_gem_fifo_w96_d36_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_i_U(myproject_gem_fifo_w78_d16_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_i_U(myproject_gem_fifo_w32_d16_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_i_U(myproject_gem_fifo_w34_d16_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_37_17_5_3_0_2u_config2_U0_U(myproject_gem_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_37_17_5_3_0_2u_config2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config3_U0_U(myproject_gem_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_U0_U(myproject_gem_start_for_clone_stream_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_32_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4wdI_U(myproject_gem_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config4wdI)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_U0_U(myproject_gem_start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_6u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1xdS_U(myproject_gem_start_for_zeropad2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1xdS)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_38_18_5_3_0_4u_config5_U0_U(myproject_gem_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_38_18_5_3_0_4u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config6_U0_U(myproject_gem_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_U0_U(myproject_gem_start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config1yd2_U(myproject_gem_start_for_zeropad2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_config1yd2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_39_19_5_3_0_2u_config9_U0_U(myproject_gem_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_39_19_5_3_0_2u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_U(myproject_gem_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_34_14_5_3_0_1u_config17_U0_U(myproject_gem_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_34_14_5_3_0_1u_config17_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_U0_U(myproject_gem_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config12_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 836.363 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_74_1_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_74_1_proc'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 838.250 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_31_1_VITIS_LOOP_32_2' pipeline type 'loop pipeline'\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2/m_axi_gmem_out0_BREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result_float_array_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 839.895 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'store_result_float_array_ap_fixed_16_6_5_3_0_1u_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result_float_array_ap_fixed_16_6_5_3_0_1u_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 841.633 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_gem' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_gem/gmem_in0' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_gem/gmem_out0' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_gem/gmem_in0_ptr_input_1' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_gem/gmem_out0_ptr_layer12_out' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_gem/amtQuery' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_gem' to 's_axilite & ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Bundling port 'gmem_in0_ptr_input_1', 'gmem_out0_ptr_layer12_out', 'amtQuery' and 'return' to AXI-Lite port control.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_gem'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'gmem_out0_ptr_layer12_out_c_U(myproject_gem_fifo_w64_d4_S_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'amtQuery_c10_U(myproject_gem_fifo_w32_d2_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'stream_in0_input_1_U(myproject_gem_fifo_w16_d128_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'amtQuery_c_U(myproject_gem_fifo_w32_d2_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'stream_out0_layer12_out_U(myproject_gem_fifo_w16_d128_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_result_float_array_ap_fixed_16_6_5_3_0_1u_U0_U(myproject_gem_start_for_store_result_float_array_ap_fixed_16_6_5_3_0_1u_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VITIS_LOOP_74_1_proc_U0_U(myproject_gem_start_for_Loop_VITIS_LOOP_74_1_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 843.871 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 843.930 MB.\n",
      "INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.22 seconds; current allocated memory: 863.023 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_gem.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_gem.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.16 seconds. CPU system time: 2.98 seconds. Elapsed time: 44.38 seconds; current allocated memory: 590.547 MB.\n",
      "INFO: [HLS 200-1510] Running: export_design -flow none -format xo \n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2023.2 (64-bit)\n",
      "  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "Sourcing tcl script '/home/tanawin/.Xilinx/Vivado/Vivado_init.tcl'\n",
      "source run_ippack.tcl -notrace\n",
      "create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1337.035 ; gain = 0.023 ; free physical = 450 ; free virtual = 65315\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_gem_fpext_32ns_64_2_no_dsp_1_ip'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_gem_fpext_32ns_64_2_no_dsp_1_ip'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.\n",
      "Running package_xo -xo_path /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/myproject_gem.xo -kernel_name myproject_gem -kernel_xml /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/impl/ip/../kernel/kernel.xml -kernel_files {/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp} -ip_directory /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/impl/ip/ip_unzip_dir -design_xml /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/.autopilot/db/myproject_gem.design.xml -debug_directory /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/.debug -hls_directory /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/impl/ip/hls_files -kernel_json /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/hls_data.json\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 16:03:31 2025...\n",
      "INFO: [HLS 200-802] Generated output file unifiedPrj/myproject_gem.xo\n",
      "INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.52 seconds. CPU system time: 1.26 seconds. Elapsed time: 27.11 seconds; current allocated memory: 11.098 MB.\n",
      "INFO: [HLS 200-1510] Running: close_project \n",
      "INFO: [HLS 200-112] Total CPU user time: 55.01 seconds. Total CPU system time: 4.53 seconds. Total elapsed time: 74.92 seconds; peak allocated memory: 876.016 MB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Fri Aug 29 16:03:35 2025...\n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 1m 18s\n",
      "stdout: None\n",
      "stderr: None\n",
      "task csynth finished\n",
      "-------------------------------------------------------\n",
      "start running task : package\n",
      "    with command: vitis-run --mode hls --package --config /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg --work_dir unifiedPrj\n",
      "-------------------------------------------------------\n",
      "\n",
      "****** vitis-run v2023.2 (64-bit)\n",
      "  **** SW Build 4026344 on 2023-10-11-15:42:10\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "Running Dispatch Server on port: 44469\n",
      "INFO: [vitis-run 60-1548] Creating build summary session with primary output /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/unifiedPrj.hlsrun_package_summary, at Fri Aug 29 16:03:39 2025\n",
      "INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj -config /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg -cmdlineconfig /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)\n",
      "  **** SW Build 4023990 on Oct 11 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'tanawin' on host 'kathryn2' (Linux_x86_64 version 6.8.0-65-generic) on Fri Aug 29 16:03:40 CEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS\n",
      "INFO: [HLS 200-10] In directory '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject'\n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg\n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline\n",
      "INFO: [HLS 200-2005] Using work_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj \n",
      "INFO: [HLS 200-1510] Running: open_project /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj -diskless \n",
      "INFO: [HLS 200-1510] Running: open_solution hls \n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1510] Running: apply_ini /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg \n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(7)\n",
      "INFO: [HLS 200-10] Adding design file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(8)\n",
      "INFO: [HLS 200-10] Adding design file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp,-std=c++0x' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(9)\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp,-std=c++0x' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(10)\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/myproject_test.cpp' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(14)\n",
      "INFO: [HLS 200-10] Adding test bench file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(15)\n",
      "INFO: [HLS 200-10] Adding test bench file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/weights' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/tb_data' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(16)\n",
      "INFO: [HLS 200-10] Adding test bench file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/tb_data' to the project\n",
      "INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/myproject_test.cpp,-std=c++0x' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(17)\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.top=myproject_gem' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(12)\n",
      "INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(6)\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html\n",
      "INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(1)\n",
      "INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'\n",
      "INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(4)\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12.5%' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(5)\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.\n",
      "INFO: [HLS 200-1465] Applying ini 'package.ip.version=1.0.0' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(19)\n",
      "INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(20)\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.compile.name_max_length=80' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(21)\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1465] Applying ini 'syn.schedule.enable_dsp_full_reg=0' at /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/hls_kernel_config.cfg(22)\n",
      "INFO: [HLS 200-1510] Running: apply_ini /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline \n",
      "INFO: [HLS 200-1909] Reading HLS ini file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/config.cmdline\n",
      "INFO: [HLS 200-1510] Running: export_design -flow none \n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2023.2 (64-bit)\n",
      "  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023\n",
      "  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023\n",
      "  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "Sourcing tcl script '/home/tanawin/.Xilinx/Vivado/Vivado_init.tcl'\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_gem_fpext_32ns_64_2_no_dsp_1_ip'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_gem_fpext_32ns_64_2_no_dsp_1_ip'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.\n",
      "Running package_xo -xo_path /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/myproject_gem.xo -kernel_name myproject_gem -kernel_xml /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/impl/ip/../kernel/kernel.xml -kernel_files {/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject.cpp /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/firmware/myproject_dm.cpp} -ip_directory /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/impl/ip/ip_unzip_dir -design_xml /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/.autopilot/db/myproject_gem.design.xml -debug_directory /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/.debug -hls_directory /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/impl/ip/hls_files -kernel_json /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/hls/hls_data.json\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 16:03:59 2025...\n",
      "INFO: [HLS 200-802] Generated output file unifiedPrj/myproject_gem.xo\n",
      "INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.24 seconds. CPU system time: 1.15 seconds. Elapsed time: 21.63 seconds; current allocated memory: 20.379 MB.\n",
      "INFO: [HLS 200-1510] Running: close_project \n",
      "INFO: [HLS 200-112] Total CPU user time: 19.42 seconds. Total CPU system time: 1.33 seconds. Total elapsed time: 22.84 seconds; peak allocated memory: 294.637 MB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Fri Aug 29 16:04:02 2025...\n",
      "INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 26s\n",
      "stdout: None\n",
      "stderr: None\n",
      "task package finished\n",
      "-------------------------------------------------------\n",
      "start running task : kerlink\n",
      "    with command: ./buildAcc.sh\n",
      "-------------------------------------------------------\n",
      "Option Map File Used: '/tools/Xilinx/Vitis/2023.2/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2023.2 (64-bit)\n",
      "  **** SW Build 4026344 on 2023-10-11-15:42:10\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/reports/link\n",
      "\tLog files: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/logs/link\n",
      "Running Dispatch Server on port: 46571\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/myproject.xclbin.link_summary, at Fri Aug 29 16:04:09 2025\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/reports/link/v++_link_myproject_guidance.html', at Fri Aug 29 16:04:09 2025\n",
      "INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/hw/hw.xsa'\n",
      "INFO: [v++ 60-629] Linking for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_zcu102_base_202320_1\n",
      "INFO: [v++ 60-1332] Run 'run_link' status: Not started\n",
      "INFO: [v++ 60-1443] [16:04:10] Run run_link: Step system_link: Started\n",
      "INFO: [v++ 60-1453] Command Line: system_link --xo /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/myproject_gem.xo -keep --xpfm /tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm --target hw --output_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int --temp_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link\n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/myproject/unifiedPrj/myproject_gem.xo\n",
      "INFO: [SYSTEM_LINK 82-53] Creating IP database /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [16:04:11] build_xd_ip_db started: /tools/Xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/hw.hpfm -clkid 0 -ip /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/iprepo/xilinx_com_hls_myproject_gem_1_0,myproject_gem -o /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-37] [16:04:16] build_xd_ip_db finished successfully\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.844 ; gain = 0.000 ; free physical = 1547 ; free virtual = 66417\n",
      "INFO: [SYSTEM_LINK 82-51] Create system connectivity graph\n",
      "INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [16:04:16] cfgen started: /tools/Xilinx/Vitis/2023.2/bin/cfgen  -dpa_mem_offload false -dmclkid 0 -r /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [CFGEN 83-0] Kernel Specs: \n",
      "INFO: [CFGEN 83-0]   kernel: myproject_gem, num: 1  {myproject_gem_1}\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument myproject_gem_1.gmem_in0_ptr_input_1 to HP0\n",
      "INFO: [CFGEN 83-2226] Inferring mapping for argument myproject_gem_1.gmem_out0_ptr_layer12_out to HP0\n",
      "INFO: [SYSTEM_LINK 82-37] [16:04:18] cfgen finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 455.844 ; gain = 0.000 ; free physical = 1647 ; free virtual = 66467\n",
      "INFO: [SYSTEM_LINK 82-52] Create top-level block diagram\n",
      "INFO: [SYSTEM_LINK 82-38] [16:04:18] cf2bd started: /tools/Xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/_sysl/.xsd --temp_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link --output_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int\n",
      "INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml\n",
      "INFO: [CF2BD 82-28] cf2xd finished successfully\n",
      "INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/sys_link/_sysl/.xsd\n",
      "INFO: [CF2BD 82-28] cf_xsd finished successfully\n",
      "INFO: [SYSTEM_LINK 82-37] [16:04:20] cf2bd finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 455.844 ; gain = 0.000 ; free physical = 1580 ; free virtual = 66404\n",
      "INFO: [v++ 60-1441] [16:04:20] Run run_link: Step system_link: Completed\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 1640 ; free virtual = 66464\n",
      "INFO: [v++ 60-1443] [16:04:20] Run run_link: Step cf2sw: Started\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/sdsl.dat -rtd /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/cf2sw.rtd -nofilter /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/cf2sw_full.rtd -xclbin /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/xclbin_orig.xml -o /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/xclbin_orig.1.xml\n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [16:04:23] Run run_link: Step cf2sw: Completed\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 1617 ; free virtual = 66498\n",
      "INFO: [v++ 60-1443] [16:04:23] Run run_link: Step rtd2_system_diagram: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram\n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [16:04:23] Run run_link: Step rtd2_system_diagram: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 1613 ; free virtual = 66495\n",
      "INFO: [v++ 60-1443] [16:04:23] Run run_link: Step vpl: Started\n",
      "INFO: [v++ 60-1453] Command Line: vpl -t hw -f /tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm -s --remote_ip_cache /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/.ipcache --output_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int --log_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/logs/link --report_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/reports/link --config /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/vplConfig.ini -k /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link --no-info --iprepo /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_gem_1_0 --messageDb /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link/vpl.pb /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/dr.bd.tcl\n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "\n",
      "****** vpl v2023.2 (64-bit)\n",
      "  **** SW Build 4026344 on 2023-10-11-15:42:10\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [VPL 60-839] Read in kernel information from file '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/kernel_info.dat'.\n",
      "INFO: [VPL 60-423]   Target device: xilinx_zcu102_base_202320_1\n",
      "INFO: [VPL 60-1032] Extracting hardware platform to /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/vivado/vpl/.local/hw_platform\n",
      "[16:04:29] Run vpl: Step create_project: Started\n",
      "Creating Vivado project.\n",
      "[16:04:36] Run vpl: Step create_project: Completed\n",
      "[16:04:36] Run vpl: Step create_bd: Started\n",
      "[16:04:42] Run vpl: Step create_bd: Completed\n",
      "[16:04:42] Run vpl: Step update_bd: Started\n",
      "[16:04:42] Run vpl: Step update_bd: Completed\n",
      "[16:04:42] Run vpl: Step generate_target: Started\n",
      "[16:05:10] Run vpl: Step generate_target: Completed\n",
      "[16:05:10] Run vpl: Step config_hw_runs: Started\n",
      "[16:05:13] Run vpl: Step config_hw_runs: Completed\n",
      "[16:05:13] Run vpl: Step synth: Started\n",
      "[16:05:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[16:06:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[16:06:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.\n",
      "[16:07:15] Top-level synthesis in progress.\n",
      "[16:07:36] Run vpl: Step synth: Completed\n",
      "[16:07:36] Run vpl: Step impl: Started\n",
      "[16:08:37] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 12s \n",
      "\n",
      "[16:08:37] Starting logic placement..\n",
      "[16:08:37] Phase 1 Placer Initialization\n",
      "[16:08:37] Phase 1.1 Placer Initialization Netlist Sorting\n",
      "[16:08:37] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "[16:08:37] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 00m 00s \n",
      "\n",
      "[16:08:37] Starting logic optimization..\n",
      "[16:08:37] Phase 1 Initialization\n",
      "[16:08:37] Phase 1.1 Core Generation And Design Setup\n",
      "[16:08:37] Phase 1.2 Setup Constraints And Sort Netlist\n",
      "[16:08:37] Phase 2 Timer Update And Timing Data Collection\n",
      "[16:08:37] Phase 2.1 Timer Update\n",
      "[16:08:37] Phase 2.2 Timing Data Collection\n",
      "[16:08:37] Phase 3 Retarget\n",
      "[16:08:37] Phase 4 Constant propagation\n",
      "[16:08:37] Phase 5 Sweep\n",
      "[16:08:37] Phase 6 BUFG optimization\n",
      "[16:08:37] Phase 7 Shift Register Optimization\n",
      "[16:08:37] Phase 8 Post Processing Netlist\n",
      "[16:08:37] Phase 9 Finalization\n",
      "[16:08:37] Phase 9.1 Finalizing Design Cores and Updating Shapes\n",
      "[16:08:37] Phase 9.2 Verifying Netlist Connectivity\n",
      "[16:09:07] Phase 1.3 Build Placer Netlist Model\n",
      "[16:09:07] Phase 1.4 Constrain Clocks/Macros\n",
      "[16:09:07] Phase 2 Global Placement\n",
      "[16:09:07] Phase 2.1 Floorplanning\n",
      "[16:09:07] Phase 2.1.1 Partition Driven Placement\n",
      "[16:09:07] Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "[16:09:07] Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "[16:09:07] Phase 2.1.1.3 PBP: Compute Congestion\n",
      "[16:09:07] Phase 2.1.1.4 PBP: UpdateTiming\n",
      "[16:09:07] Phase 2.1.1.5 PBP: Add part constraints\n",
      "[16:09:07] Phase 2.2 Update Timing before SLR Path Opt\n",
      "[16:09:07] Phase 2.3 Post-Processing in Floorplanning\n",
      "[16:09:07] Phase 2.4 Global Placement Core\n",
      "[16:09:37] Phase 2.4.1 UpdateTiming Before Physical Synthesis\n",
      "[16:09:37] Phase 2.4.2 Physical Synthesis In Placer\n",
      "[16:10:07] Phase 3 Detail Placement\n",
      "[16:10:07] Phase 3.1 Commit Multi Column Macros\n",
      "[16:10:07] Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "[16:10:07] Phase 3.3 Small Shape DP\n",
      "[16:10:07] Phase 3.3.1 Small Shape Clustering\n",
      "[16:10:07] Phase 3.3.2 Slice Area Swap\n",
      "[16:10:07] Phase 3.3.2.1 Slice Area Swap Initial\n",
      "[16:10:07] Phase 3.4 Re-assign LUT pins\n",
      "[16:10:07] Phase 3.5 Pipeline Register Optimization\n",
      "[16:10:07] Phase 4 Post Placement Optimization and Clean-Up\n",
      "[16:10:07] Phase 4.1 Post Commit Optimization\n",
      "[16:10:38] Phase 4.1.1 Post Placement Optimization\n",
      "[16:10:38] Phase 4.1.1.1 BUFG Insertion\n",
      "[16:10:38] Phase 1 Physical Synthesis Initialization\n",
      "[16:10:38] Phase 4.1.1.2 Post Placement Timing Optimization\n",
      "[16:10:38] Phase 4.2 Post Placement Cleanup\n",
      "[16:10:38] Phase 4.3 Placer Reporting\n",
      "[16:10:38] Phase 4.3.1 Print Estimated Congestion\n",
      "[16:10:38] Phase 4.4 Final Placement Cleanup\n",
      "[16:10:38] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 02m 00s \n",
      "\n",
      "[16:10:38] Starting logic routing..\n",
      "[16:10:38] Phase 1 Build RT Design\n",
      "[16:11:08] Phase 2 Router Initialization\n",
      "[16:11:08] Phase 2.1 Fix Topology Constraints\n",
      "[16:11:08] Phase 2.2 Pre Route Cleanup\n",
      "[16:11:08] Phase 2.3 Global Clock Net Routing\n",
      "[16:11:08] Phase 2.4 Update Timing\n",
      "[16:11:08] Phase 3 Initial Routing\n",
      "[16:11:08] Phase 3.1 Global Routing\n",
      "[16:11:08] Phase 3.2 Initial Net Routing\n",
      "[16:11:08] Phase 4 Rip-up And Reroute\n",
      "[16:11:08] Phase 4.1 Global Iteration 0\n",
      "[16:11:38] Phase 4.2 Additional Iteration for Hold\n",
      "[16:11:38] Phase 5 Delay and Skew Optimization\n",
      "[16:11:38] Phase 5.1 Delay CleanUp\n",
      "[16:11:38] Phase 5.1.1 Update Timing\n",
      "[16:11:38] Phase 5.1.2 Update Timing\n",
      "[16:11:38] Phase 5.2 Clock Skew Optimization\n",
      "[16:11:38] Phase 6 Post Hold Fix\n",
      "[16:11:38] Phase 6.1 Hold Fix Iter\n",
      "[16:11:38] Phase 6.1.1 Update Timing\n",
      "[16:11:38] Phase 7 Route finalize\n",
      "[16:11:38] Phase 8 Verifying routed nets\n",
      "[16:11:38] Phase 9 Depositing Routes\n",
      "[16:11:38] Phase 10 Resolve XTalk\n",
      "[16:11:38] Phase 11 Post Router Timing\n",
      "[16:11:38] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 01m 00s \n",
      "\n",
      "[16:11:38] Starting bitstream generation..\n",
      "[16:11:38] Phase 12 Post-Route Event Processing\n",
      "[16:12:08] Creating bitmap...\n",
      "[16:12:08] Writing bitstream ./vitis_design_wrapper.bit...\n",
      "[16:12:08] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 00m 30s \n",
      "Check VPL, containing 6 checks, has run: 0 errors\n",
      "[16:12:10] Run vpl: Step impl: Completed\n",
      "[16:12:10] Run vpl: FINISHED. Run Status: impl Complete!\n",
      "INFO: [v++ 60-1441] [16:12:11] Run run_link: Step vpl: Completed\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:07:48 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 4526 ; free virtual = 65676\n",
      "INFO: [v++ 60-1443] [16:12:11] Run run_link: Step rtdgen: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtdgen\n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -a /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/address_map.xml -sdsl /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/sdsl.dat -xclbin /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/xclbin_orig.xml -rtd /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject.rtd -o /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject.xml\n",
      "INFO: [v++ 60-1652] Cf2sw returned exit code: 0\n",
      "INFO: [v++ 60-1441] [16:12:13] Run run_link: Step rtdgen: Completed\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 4518 ; free virtual = 65680\n",
      "INFO: [v++ 60-1443] [16:12:13] Run run_link: Step xclbinutil: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject_xml.rtd --add-section BUILD_METADATA:JSON:/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject_build.rtd --add-section EMBEDDED_METADATA:RAW:/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject.xml --add-section SYSTEM_METADATA:RAW:/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_zcu102_base_202320_1_202320_1 --output /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/myproject.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "XRT Build Version: 2.16.0 (Vitis)\n",
      "       Build Date: 2023-07-13 16:00:55\n",
      "          Hash ID: 157faa07876c55bb8aa8ec51b28608a6a0f6638e\n",
      "Creating a default 'in-memory' xclbin image.\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully added.\n",
      "Size   : 26510905 bytes\n",
      "Format : RAW\n",
      "File   : '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/system.bit'\n",
      "\n",
      "Section: 'MEM_TOPOLOGY'(6) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'mem_topology'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "\n",
      "Section: 'CONNECTIVITY'(7) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'connectivity'\n",
      "WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.\n",
      "WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.\n",
      "\n",
      "Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.\n",
      "Format : JSON\n",
      "File   : '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject_xml.rtd'\n",
      "\n",
      "Section: 'BUILD_METADATA'(14) was successfully added.\n",
      "Size   : 2320 bytes\n",
      "Format : JSON\n",
      "File   : '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject_build.rtd'\n",
      "\n",
      "Section: 'EMBEDDED_METADATA'(2) was successfully added.\n",
      "Size   : 44071 bytes\n",
      "Format : RAW\n",
      "File   : '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/myproject.xml'\n",
      "\n",
      "Section: 'SYSTEM_METADATA'(22) was successfully added.\n",
      "Size   : 13494 bytes\n",
      "Format : RAW\n",
      "File   : '/media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/int/systemDiagramModelSlrBaseAddress.json'\n",
      "Successfully wrote (26578481 bytes) to the output file: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/myproject.xclbin\n",
      "Leaving xclbinutil.\n",
      "INFO: [v++ 60-1441] [16:12:13] Run run_link: Step xclbinutil: Completed\n",
      "Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.5 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 4502 ; free virtual = 65692\n",
      "INFO: [v++ 60-1443] [16:12:13] Run run_link: Step xclbinutilinfo: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/myproject.xclbin.info --input /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/myproject.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [16:12:13] Run run_link: Step xclbinutilinfo: Completed\n",
      "Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 5479 ; free virtual = 66669\n",
      "INFO: [v++ 60-1443] [16:12:13] Run run_link: Step generate_sc_driver: Started\n",
      "INFO: [v++ 60-1453] Command Line: \n",
      "INFO: [v++ 60-1454] Run Directory: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [16:12:13] Run run_link: Step generate_sc_driver: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 463.301 ; gain = 0.000 ; free physical = 5480 ; free virtual = 66670\n",
      "Check POST-VPL, containing 1 checks, has run: 0 errors\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/reports/link/system_estimate_myproject.xtxt\n",
      "INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.\n",
      "INFO: [v++ 60-586] Created myproject.xclbin\n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/reports/link/v++_link_myproject_guidance.html\n",
      "\tTiming Report: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/reports/link/imp/impl_1_vitis_design_wrapper_timing_summary_routed.rpt\n",
      "\tVivado Log: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/logs/link/vivado.log\n",
      "\tSteps Log File: /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /media/tanawin/tanawin1701e/project7/vitisUnifiedTutorial/hls4mlprjBuildTest_io_stream_name_VitisUnified/unifiedWorkspace/linker/myproject.xclbin.link_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 8m 10s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "XRT Build Version: 2.16.0 (Vitis)\n",
      "       Build Date: 2023-07-13 16:00:55\n",
      "          Hash ID: 157faa07876c55bb8aa8ec51b28608a6a0f6638e\n",
      "------------------------------------------------------------------------------\n",
      "Warning: The option '--output' has not been specified. All operations will    \n",
      "         be done in memory with the exception of the '--dump-section' command.\n",
      "------------------------------------------------------------------------------\n",
      "Reading xclbin file into memory.  File: myproject.xclbin\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully written.\n",
      "Format: RAW\n",
      "File  : '../../export/system.bit'\n",
      "Leaving xclbinutil.\n",
      "stdout: None\n",
      "stderr: None\n",
      "task kerlink finished\n"
     ]
    }
   ],
   "source": [
    "model = loadSimpleUnet()\n",
    "unifiedPred = createHlsProject(model, \"io_stream\", \"name\", 'VitisUnified')"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "hls4ml-tutorial-dev",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
