// Seed: 1838123595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial $display(1);
  assign module_1.id_4 = 0;
  always id_4 = -id_2;
endmodule
module module_1;
  wire id_1, id_2 = id_2;
  wor id_3, id_4;
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2;
  always begin : LABEL_0
    begin : LABEL_0
      id_1 <= 1;
    end
    id_2 = !1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  always if (1) disable id_4;
endmodule
