

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s'
================================================================
* Date:           Mon Apr 22 19:29:17 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_V_read)"   --->   Operation 4 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_V_read_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_V_cast = sext i12 %tmp to i13" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 6 'sext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_V_read_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i16 %data_V_read_1 to i4"   --->   Operation 8 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_2 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_2, i6 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 9 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.43ns)   --->   "%tmp_5 = icmp eq i10 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 10 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.77ns)   --->   "%ret_V = add i13 1, %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 11 'add' 'ret_V' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_s = select i1 %tmp_5, i13 %ret_V_cast, i13 %ret_V" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 12 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_2 = select i1 %tmp_1, i13 %p_s, i13 %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 13 'select' 'p_2' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i13 %p_2 to i12" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 14 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.79ns)   --->   "%index = add i13 512, %p_2" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 15 'add' 'index' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.77ns)   --->   "%index_cast = add i12 512, %tmp_3" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'index_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %index, i32 12)" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 17 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.59ns)   --->   "%p_1 = select i1 %tmp_4, i12 0, i12 %index_cast" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 18 'select' 'p_1' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i12 %p_1 to i10" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 19 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %p_1, i32 10, i32 11)" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 20 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp = icmp ne i2 %tmp_7, 0" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 21 'icmp' 'icmp' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "%index_1 = select i1 %icmp, i10 -1, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 22 'select' 'index_1' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %index_1 to i64" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 23 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.77ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 27 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "ret i10 %p_Val2_s" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.63ns
The critical path consists of the following:
	wire read on port 'data_V_read' [3]  (0 ns)
	'add' operation ('ret.V', firmware/nnet_utils/nnet_activation.h:115) [11]  (1.78 ns)
	'select' operation ('p_s', firmware/nnet_utils/nnet_activation.h:115) [12]  (0 ns)
	'select' operation ('p_2', firmware/nnet_utils/nnet_activation.h:115) [13]  (0.606 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_activation.h:116) [15]  (1.79 ns)
	'select' operation ('p_1', firmware/nnet_utils/nnet_activation.h:117) [18]  (0.596 ns)
	'icmp' operation ('icmp', firmware/nnet_utils/nnet_activation.h:119) [21]  (0.794 ns)
	'select' operation ('index_1', firmware/nnet_utils/nnet_activation.h:119) [22]  (1.06 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('sigmoid_table1_addr', firmware/nnet_utils/nnet_activation.h:121) [24]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:121) on array 'sigmoid_table1' [25]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:121) on array 'sigmoid_table1' [25]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
