// Seed: 2333918791
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wire id_4,
    output tri1 id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply0 module_0,
    output uwire id_10
);
  assign module_1.id_8 = 0;
  wire id_12;
  assign id_5 = 1'b0 ? id_9 : id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4
    , id_10,
    output supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    output wire id_8
);
  wire id_11;
  ;
  wire id_12 = id_11;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4,
      id_5,
      id_8,
      id_4,
      id_8,
      id_4,
      id_7,
      id_0
  );
endmodule
