
/root/projects/compiled/non_crypto/stripped/intel_lmbench.git_lib_udp_ab1150c1_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	460bb570 			; <UNDEFINED> instruction: 0x460bb570
   4:	461c4d21 	ldrmi	r4, [ip], -r1, lsr #26
   8:	447d4b21 	ldrbtmi	r4, [sp], #-2849	; 0xfffff4df
   c:	b0862102 	addlt	r2, r6, r2, lsl #2
  10:	22114606 	andscs	r4, r1, #6291456	; 0x600000
  14:	58eb4608 	stmiapl	fp!, {r3, r9, sl, lr}^
  18:	9305681b 	movwls	r6, #22555	; 0x581b
  1c:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  20:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  24:	db201e05 	blle	0x807840
  28:	24024621 	strcs	r4, [r2], #-1569	; 0xfffff9df
  2c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  30:	ba702200 	blt	0x1c08838
  34:	e9cd9202 	stmib	sp, {r1, r9, ip, pc}^
  38:	a9012203 	stmdbge	r1, {r0, r1, r9, sp}
  3c:	0006f8ad 	andeq	pc, r6, sp, lsr #17
  40:	46282210 			; <UNDEFINED> instruction: 0x46282210
  44:	4004f8ad 	andmi	pc, r4, sp, lsr #17
  48:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  4c:	db152800 	blle	0x54a054
  50:	4b0f4a10 	blmi	0x3d2898
  54:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  58:	9b05681a 	blls	0x15a0c8
  5c:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  60:	d1090300 	mrsle	r0, (UNDEF: 57)
  64:	b0064628 	andlt	r4, r6, r8, lsr #12
  68:	480bbd70 	stmdami	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
  6c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  70:	2001fffe 	strdcs	pc, [r1], -lr
  74:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  78:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  7c:	44784807 	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
  80:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  84:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  88:	bf00fffe 	svclt	0x0000fffe
  8c:	0000007e 	andeq	r0, r0, lr, ror r0
  90:	00000000 	andeq	r0, r0, r0
  94:	0000003c 	andeq	r0, r0, ip, lsr r0
  98:	00000028 	andeq	r0, r0, r8, lsr #32
  9c:	0000001a 	andeq	r0, r0, sl, lsl r0
  a0:	f7ff2101 			; <UNDEFINED> instruction: 0xf7ff2101
  a4:	bf00bffe 	svclt	0x0000bffe
  a8:	460eb5f0 			; <UNDEFINED> instruction: 0x460eb5f0
  ac:	4b2c4d2b 	blmi	0xb13560
  b0:	447d2102 	ldrbtmi	r2, [sp], #-258	; 0xfffffefe
  b4:	4604b087 	strmi	fp, [r4], -r7, lsl #1
  b8:	46084617 			; <UNDEFINED> instruction: 0x46084617
  bc:	58eb2211 	stmiapl	fp!, {r0, r4, r9, sp}^
  c0:	9305681b 	movwls	r6, #22555	; 0x581b
  c4:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  c8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  cc:	db2e1e05 	blle	0xb878e8
  d0:	f7ff4639 			; <UNDEFINED> instruction: 0xf7ff4639
  d4:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	d0362800 	eorsle	r2, r6, r0, lsl #16
  e0:	2300ac01 	movwcs	sl, #3073	; 0xc01
  e4:	ba769301 	blt	0x1da4cf0
  e8:	3301e9c4 	movwcc	lr, #6596	; 0x19c4
  ec:	230260e3 	movwcs	r6, #8419	; 0x20e3
  f0:	3004f8ad 	andcc	pc, r4, sp, lsr #17
  f4:	2303e9d0 	movwcs	lr, #14800	; 0x39d0
  f8:	6819a802 	ldmdavs	r9, {r1, fp, sp, pc}
  fc:	f7ff230c 			; <UNDEFINED> instruction: 0xf7ff230c
 100:	2210fffe 	andscs	pc, r0, #1016	; 0x3f8
 104:	46284621 	strtmi	r4, [r8], -r1, lsr #12
 108:	6006f8ad 	andvs	pc, r6, sp, lsr #17
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	db152800 	blle	0x54a118
 114:	4b124a13 	blmi	0x492968
 118:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 11c:	9b05681a 	blls	0x15a18c
 120:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 124:	d1090300 	mrsle	r0, (UNDEF: 57)
 128:	b0074628 	andlt	r4, r7, r8, lsr #12
 12c:	480ebdf0 	stmdami	lr, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
 130:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 134:	2001fffe 	strdcs	pc, [r1], -lr
 138:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 13c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 140:	4478480a 	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
 144:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 148:	f7ff2004 			; <UNDEFINED> instruction: 0xf7ff2004
 14c:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 150:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 154:	f7ff2002 			; <UNDEFINED> instruction: 0xf7ff2002
 158:	bf00fffe 	svclt	0x0000fffe
 15c:	000000a6 	andeq	r0, r0, r6, lsr #1
 160:	00000000 	andeq	r0, r0, r0
 164:	00000048 	andeq	r0, r0, r8, asr #32
 168:	00000034 	andeq	r0, r0, r4, lsr r0
 16c:	00000026 	andeq	r0, r0, r6, lsr #32
