#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Apr 25 15:42:16 2018
# Process ID: 5140
# Current directory: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3388 C:\Users\lenovo\Desktop\zfzdr4_25\zfzdr\CPU_zfzdr\CPU_zfzdr.xpr
# Log file: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/vivado.log
# Journal file: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v
update_compile_order -fileset sources_1
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg16.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg16.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed Apr 25 15:44:11 2018] Launched synth_2...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <CPU_top> not found while processing module instance <myCPU_top> [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -norecurse {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top_sim.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v}
reset_run synth_2
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Wed Apr 25 15:48:49 2018] Launched synth_2...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 15:48:49 2018] Launched impl_3...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
reset_run synth_2
remove_files  C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top_sim.v
file delete -force C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top_sim.v
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Wed Apr 25 15:49:15 2018] Launched synth_2...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 15:49:15 2018] Launched impl_3...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A402B1A
close_hw
add_files -norecurse {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v}
reset_run synth_2
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Wed Apr 25 16:04:16 2018] Launched synth_2...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 16:04:16 2018] Launched impl_3...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2458] undeclared symbol flag_ACC, assumed default net type wire [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 16:07:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1078.184 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1078.184 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A402B1A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2458] undeclared symbol flag_ACC, assumed default net type wire [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Wans [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:188]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Thousands [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:189]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Hundreds [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Tens [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:191]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Ones [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:192]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Wans [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:198]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Thousands [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Hundreds [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Tens [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:201]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Ones [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 16:14:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.098 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1109.098 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 8
[Wed Apr 25 16:16:03 2018] Launched synth_2...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 16:16:03 2018] Launched impl_3...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/CPU_top_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2458] undeclared symbol flag_ACC, assumed default net type wire [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 16:16:36 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.098 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.098 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_top
WARNING: [Synth 8-2611] redeclaration of ansi port choose is not allowed [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
WARNING: [Synth 8-976] choose has already been declared [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
WARNING: [Synth 8-2654] second declaration of choose ignored [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [Synth 8-994] choose is declared here [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1154.379 ; gain = 45.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_all' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v:2]
	Parameter N1 bound to: 30'b000000000000000000000000001010 
	Parameter N2 bound to: 30'b000000000000011000011010100000 
INFO: [Synth 8-256] done synthesizing module 'clock_all' (1#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v:2]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (2#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CS' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v:3]
INFO: [Synth 8-256] done synthesizing module 'CS' (3#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'MAR' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-256] done synthesizing module 'MAR' (5#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-638] synthesizing module 'MBR' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v:3]
INFO: [Synth 8-256] done synthesizing module 'MBR' (6#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (7#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-256] done synthesizing module 'IR' (8#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-638] synthesizing module 'BR' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v:3]
INFO: [Synth 8-256] done synthesizing module 'BR' (9#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v:3]
INFO: [Synth 8-638] synthesizing module 'ACC' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v:3]
INFO: [Synth 8-256] done synthesizing module 'ACC' (10#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (11#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v:3]
WARNING: [Synth 8-350] instance 'u_CPU' of module 'CPU' requires 9 connections, but only 8 given [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:30]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v:17]
INFO: [Synth 8-256] done synthesizing module 'Memory' (12#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v:17]
INFO: [Synth 8-638] synthesizing module 'binary_to_BCD' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v:2]
INFO: [Synth 8-256] done synthesizing module 'binary_to_BCD' (13#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v:2]
INFO: [Synth 8-638] synthesizing module 'scan_seg' [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:2]
INFO: [Synth 8-256] done synthesizing module 'scan_seg' (14#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:2]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (15#1) [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.977 ; gain = 87.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.977 ; gain = 87.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/constrs_1/new/top_constrs.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/constrs_1/new/top_constrs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1505.141 ; gain = 396.043
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1505.141 ; gain = 396.043
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A402B1A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_2
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Wed Apr 25 16:20:23 2018] Launched synth_2...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Wed Apr 25 16:20:23 2018] Launched impl_3...
Run output will be captured here: C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/CPU_top_sim_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2458] undeclared symbol flag_ACC, assumed default net type wire [C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CS
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 25 16:22:10 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.141 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1517.590 ; gain = 12.449
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/zfzdr4_25/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 16:32:00 2018...
