Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: scrodEthernetExample.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "scrodEthernetExample.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "scrodEthernetExample"
Output Format                      : NGC
Target Device                      : xc6slx150t-3-fgg676

---- Source Options
Top Module Name                    : scrodEthernetExample
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"coregen" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/microblaze_0/hdl/microblaze_0.vhd" into library work
Parsing entity <microblaze_0>.
Parsing architecture <STRUCTURE> of entity <microblaze_0>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/coregen/fifo8x64.vhd" into library work
Parsing entity <fifo8x64>.
Parsing architecture <fifo8x64_a> of entity <fifo8x64>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/coregen/fifo18x16.vhd" into library work
Parsing entity <fifo18x16>.
Parsing architecture <fifo18x16_a> of entity <fifo18x16>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ipcore_dir/AXIS_fifo_0_synth.vhd" into library work
Parsing entity <AXIS_fifo_0>.
Parsing architecture <spartan6> of entity <axis_fifo_0>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ipcore_dir/AXIS_fifo_1_synth.vhd" into library work
Parsing entity <AXIS_fifo_1>.
Parsing architecture <spartan6> of entity <axis_fifo_1>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ipcore_dir/BRAM_storage.vhd" into library work
Parsing entity <BRAM_storage>.
Parsing architecture <BRAM_storage_a> of entity <bram_storage>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ipcore_dir/axis_fifo_synth.vhd" into library work
Parsing entity <axis_fifo>.
Parsing architecture <spartan6> of entity <axis_fifo>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ipcore_dir/clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <xilinx> of entity <clk_gen>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/UtilityPkg.vhd" into library work
Parsing package <UtilityPkg>.
Parsing package body <UtilityPkg>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/syncBit_en.vhd" into library work
Parsing entity <syncBit_en>.
Parsing architecture <Behavioral> of entity <syncbit_en>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/process_trigger.vhd" into library work
Parsing entity <process_trigger>.
Parsing architecture <Behavioral> of entity <process_trigger>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/General/rtl/GigabitEthPkg.vhd" into library work
Parsing package <GigabitEthPkg>.
Parsing package body <GigabitEthPkg>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXPkg.vhd" into library work
Parsing package <Eth1000BaseXPkg>.
Parsing package body <Eth1000BaseXPkg>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/tranLoc_TOP.vhd" into library work
Parsing entity <tranLoc_TOP>.
Parsing architecture <Behavioral> of entity <tranloc_top>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ISERDES_primitive.vhd" into library work
Parsing entity <ISERDES_primitive>.
Parsing architecture <Behavioral> of entity <iserdes_primitive>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXAbilityMatch.vhd" into library work
Parsing entity <Eth1000BaseXAbilityMatch>.
Parsing architecture <rtl> of entity <eth1000basexabilitymatch>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/PLL_integer_array.vhd" into library work
Parsing package <PLL_integer_array>.
Parsing package body <PLL_integer_array>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/DeviceDna.vhd" into library work
Parsing entity <DeviceDna>.
Parsing architecture <Behavioral> of entity <devicedna>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_handling_module.vhd" into library work
Parsing entity <data_handling_module>.
Parsing architecture <Behavioral> of entity <data_handling_module>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" into library work
Parsing entity <GtpS6Tile>.
Parsing architecture <RTL> of entity <gtps6tile>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/SyncBit.vhd" into library work
Parsing entity <SyncBit>.
Parsing architecture <structural> of entity <syncbit>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/CrcPkg.vhd" into library work
Parsing package <CrcPkg>.
Parsing package body <CrcPkg>.
Parsing entity <Crc32>.
Parsing architecture <rtl> of entity <crc32>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXRxSync.vhd" into library work
Parsing entity <Eth1000BaseXRxSync>.
Parsing architecture <rtl> of entity <eth1000basexrxsync>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXAutoNeg.vhd" into library work
Parsing entity <Eth1000BaseXAutoNeg>.
Parsing architecture <rtl> of entity <eth1000basexautoneg>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX8To16Mux.vhd" into library work
Parsing entity <Eth1000BaseX8To16Mux>.
Parsing architecture <rtl> of entity <eth1000basex8to16mux>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX16To8Mux.vhd" into library work
Parsing entity <Eth1000BaseX16To8Mux>.
Parsing architecture <rtl> of entity <eth1000basex16to8mux>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/trigger_addr_sel.vhd" into library work
Parsing entity <trigger_addr_sel>.
Parsing architecture <Behavioral> of entity <trigger_addr_sel>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/RegMap.vhd" into library work
Parsing entity <RegMap>.
Parsing architecture <Behavioral> of entity <regmap>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/read_out_data.vhd" into library work
Parsing entity <read_out_data>.
Parsing architecture <Behavioral> of entity <read_out_data>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/microblaze_0/microblaze_0_top.vhd" into library work
Parsing entity <microblaze_0_top>.
Parsing architecture <STRUCTURE> of entity <microblaze_0_top>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" into library work
Parsing entity <data_ports>.
Parsing architecture <Behavioral> of entity <data_ports>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" into library work
Parsing entity <GtpS6>.
Parsing architecture <rtl> of entity <gtps6>.
WARNING:HDLCompiler:946 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" Line 235: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/InitRst.vhd" into library work
Parsing entity <InitRst>.
Parsing architecture <rtl> of entity <initrst>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacTx.vhd" into library work
Parsing entity <Eth1000BaseXMacTx>.
Parsing architecture <rtl> of entity <eth1000basexmactx>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacRx.vhd" into library work
Parsing entity <Eth1000BaseXMacRx>.
Parsing architecture <rtl> of entity <eth1000basexmacrx>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXCore.vhd" into library work
Parsing entity <Eth1000BaseXCore>.
Parsing architecture <Behavioral> of entity <eth1000basexcore>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" into library work
Parsing entity <self_wrapper_axi_microblaze>.
Parsing architecture <Behavioral> of entity <self_wrapper_axi_microblaze>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/RegControl.vhd" into library work
Parsing entity <RegControl>.
Parsing architecture <Behavioral> of entity <regcontrol>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_processing_top.vhd" into library work
Parsing entity <data_processing_top>.
Parsing architecture <Behavioral> of entity <data_processing_top>.
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" into library work
Parsing entity <S6EthTop>.
Parsing architecture <Behavioral> of entity <s6ethtop>.
WARNING:HDLCompiler:946 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" Line 322: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" Line 336: Actual for formal port rst is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" Line 348: Actual for formal port asyncbit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" Line 359: Actual for formal port asyncbit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" Line 532: Actual for formal port asyncbit is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSrc/scrodEthernetExample.vhd" into library work
Parsing entity <scrodEthernetExample>.
Parsing architecture <Behavioral> of entity <scrodethernetexample>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <scrodEthernetExample> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSrc/scrodEthernetExample.vhd" Line 110: Using initial value "0010" for data_addr_befs since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSrc/scrodEthernetExample.vhd" Line 111: Using initial value "0011" for data_addr_afts since it is never assigned

Elaborating entity <S6EthTop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <GtpS6> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" Line 191: Assignment to dcminputclockstopped ignored, since the identifier is never used

Elaborating entity <GtpS6Tile> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 240: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 579: Assignment to rxchariscomma0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 581: Assignment to rxchariscomma1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 583: Assignment to rxcharisk0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 585: Assignment to rxcharisk1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 589: Assignment to rxdisperr0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 591: Assignment to rxdisperr1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 593: Assignment to rxnotintable0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 595: Assignment to rxnotintable1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 597: Assignment to rxrundisp0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 599: Assignment to rxrundisp1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 733: Assignment to txrundisp0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd" Line 735: Assignment to txrundisp1_float_i ignored, since the identifier is never used

Elaborating entity <SyncBit> (architecture <structural>) with generics from library <work>.

Elaborating entity <SyncBit> (architecture <structural>) with generics from library <work>.

Elaborating entity <Eth1000BaseXCore> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Eth1000BaseX8To16Mux> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX8To16Mux.vhd" Line 95. Case statement is complete. others clause is never selected

Elaborating entity <fifo18x16> (architecture <fifo18x16_a>) from library <work>.

Elaborating entity <Eth1000BaseX16To8Mux> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX16To8Mux.vhd" Line 105. Case statement is complete. others clause is never selected

Elaborating entity <Eth1000BaseXRxSync> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXRxSync.vhd" Line 146. Case statement is complete. others clause is never selected

Elaborating entity <Eth1000BaseXAutoNeg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Eth1000BaseXAbilityMatch> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXAutoNeg.vhd" Line 242. Case statement is complete. others clause is never selected

Elaborating entity <Eth1000BaseXMacRx> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Crc32> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/CrcPkg.vhd" Line 559. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacRx.vhd" Line 170. Case statement is complete. others clause is never selected

Elaborating entity <Eth1000BaseXMacTx> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fifo8x64> (architecture <fifo8x64_a>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacTx.vhd" Line 201. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacTx.vhd" Line 331. Case statement is complete. others clause is never selected

Elaborating entity <InitRst> (architecture <rtl>) with generics from library <work>.

Elaborating entity <SyncBit> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/InitRst.vhd" Line 98. Case statement is complete. others clause is never selected

Elaborating entity <self_wrapper_axi_microblaze> (architecture <Behavioral>) from library <work>.

Elaborating entity <microblaze_0_top> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <microblaze_0> (architecture <>) from library <work>.

Elaborating entity <AXIS_fifo_0> (architecture <spartan6>) from library <work>.

Elaborating entity <axis_fifo> (architecture <spartan6>) from library <work>.

Elaborating entity <AXIS_fifo_1> (architecture <spartan6>) from library <work>.
WARNING:HDLCompiler:634 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" Line 136: Net <S00_ARB_REQ_SUPPRESS> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" Line 137: Net <S01_ARB_REQ_SUPPRESS> does not have a driver.

Elaborating entity <RegControl> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/RegControl.vhd" Line 119. Case statement is complete. others clause is never selected

Elaborating entity <RegMap> (architecture <Behavioral>) from library <work>.

Elaborating entity <DeviceDna> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/DeviceDna.vhd" Line 102. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/RegMap.vhd" Line 27: Net <efuseVal[31]> does not have a driver.

Elaborating entity <data_processing_top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_processing_top.vhd" Line 90: Assignment to rst_n ignored, since the identifier is never used

Elaborating entity <data_ports> (architecture <Behavioral>) from library <work>.

Elaborating entity <data_handling_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <ISERDES_primitive> (architecture <Behavioral>) from library <work>.

Elaborating entity <tranLoc_TOP> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <syncBit_en> (architecture <Behavioral>) from library <work>.

Elaborating entity <process_trigger> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_storage> (architecture <BRAM_storage_a>) from library <work>.

Elaborating entity <read_out_data> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/read_out_data.vhd" Line 276. Case statement is complete. others clause is never selected

Elaborating entity <trigger_addr_sel> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_gen> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <scrodEthernetExample>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSrc/scrodEthernetExample.vhd".
        REG_ADDR_BITS_G = 16
        REG_DATA_BITS_G = 16
        NUM_IP_G = 2
    Set property "dont_touch = true" for signal <led>.
WARNING:Xst:647 - Input <fabClkP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fabClkN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSrc/scrodEthernetExample.vhd" line 142: Output port <ethUsrClk62> of the instance <U_S6EthTop> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/projectSrc/scrodEthernetExample.vhd" line 281: Output port <dataReady> of the instance <data_proccesing0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <scrodEthernetExample> synthesized.

Synthesizing Unit <S6EthTop>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd".
        NUM_IP_G = 2
    Set property "dont_touch = true" for signal <macBadCrcCount>.
    Set property "dont_touch = true" for signal <rxResetDone>.
    Set property "dont_touch = true" for signal <txResetDone>.
    Set property "dont_touch = true" for signal <rxFsmResetDone>.
    Set property "dont_touch = true" for signal <txFsmResetDone>.
WARNING:Xst:647 - Input <userRxDataReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxDataOut1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxCharIsComma0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxCharIsComma1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxCharIsK1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxDispErr1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxNotInTable1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxRunDisp0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxRunDisp1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxClkCor0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <rxClkCor1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <txRunDisp0> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <txRunDisp1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <pllLock1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <gtpResetDone1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <gtpTxP1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 173: Output port <gtpTxN1> of the instance <U_GtpS6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 391: Output port <statusArpDone> of the instance <U_Eth1000BaseXCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 391: Output port <phyTxData_valid> of the instance <U_Eth1000BaseXCore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 446: Output port <macBadCrcCount> of the instance <U_MacRx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/S6/rtl/S6EthTop.vhd" line 446: Output port <macRxBadFrame> of the instance <U_MacRx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <S6EthTop> synthesized.

Synthesizing Unit <GtpS6>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd".
        REF_SEL_PLL0_G = "001"
        REF_SEL_PLL1_G = "001"
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" line 258: Output port <RXCLKCORCNT0_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" line 258: Output port <RXCLKCORCNT1_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" line 258: Output port <GTPCLKOUT1_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" line 258: Output port <PLLLKDET1_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" line 258: Output port <TXOUTCLK0_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6.vhd" line 258: Output port <TXOUTCLK1_OUT> of the instance <U_GtpS6Tile> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rxClkCor0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rxClkCor1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pllLock1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <GtpS6> synthesized.

Synthesizing Unit <GtpS6Tile>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/Transceivers/S6/GtpS6Tile.vhd".
        TILE_SIM_GTPRESET_SPEEDUP = 0
        TILE_CLK25_DIVIDER_0 = 5
        TILE_CLK25_DIVIDER_1 = 5
        TILE_PLL_DIVSEL_FB_0 = 2
        TILE_PLL_DIVSEL_FB_1 = 2
        TILE_PLL_DIVSEL_REF_0 = 1
        TILE_PLL_DIVSEL_REF_1 = 1
        TILE_SIM_REFCLK0_SOURCE = "000"
        TILE_SIM_REFCLK1_SOURCE = "000"
        TILE_PLL_SOURCE_0 = "PLL0"
        TILE_PLL_SOURCE_1 = "PLL0"
    Summary:
	no macro.
Unit <GtpS6Tile> synthesized.

Synthesizing Unit <SyncBit>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/SyncBit.vhd".
        SYNC_STAGES_G = 2
        CLK_POL_G = '1'
        RST_POL_G = '1'
        INIT_STATE_G = '0'
    Summary:
	no macro.
Unit <SyncBit> synthesized.

Synthesizing Unit <SyncBit_1>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/SyncBit.vhd".
        SYNC_STAGES_G = 2
        CLK_POL_G = '1'
        RST_POL_G = '1'
        INIT_STATE_G = '1'
    Summary:
	no macro.
Unit <SyncBit_1> synthesized.

Synthesizing Unit <Eth1000BaseXCore>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXCore.vhd".
        NUM_IP_G = 2
        MTU_SIZE_G = 1500
        LITTLE_ENDIAN_G = true
        EN_AUTONEG_G = true
        SIM_SPEEDUP_G = false
WARNING:Xst:653 - Signal <statusArpDone> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <phyTxData_dataK>.
    Found 1-bit register for signal <phyTxData_valid>.
    Found 16-bit register for signal <phyTxData_data>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Eth1000BaseXCore> synthesized.

Synthesizing Unit <Eth1000BaseX8To16Mux>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX8To16Mux.vhd".
WARNING:Xst:647 - Input <eth62Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX8To16Mux.vhd" line 119: Output port <full> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX8To16Mux.vhd" line 119: Output port <empty> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <r_phyTxData_data>.
    Found 2-bit register for signal <r_phyTxData_dataK>.
    Found 1-bit register for signal <r_phyTxData_valid>.
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_0> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | eth125Clk (rising_edge)                        |
    | Reset              | eth125Rst (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | sync_s                                         |
    | Power Up State     | sync_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseX8To16Mux> synthesized.

Synthesizing Unit <Eth1000BaseX16To8Mux>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX16To8Mux.vhd".
WARNING:Xst:647 - Input <ethPhyDataIn_dispErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ethPhyDataIn_decErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX16To8Mux.vhd" line 129: Output port <full> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseX16To8Mux.vhd" line 129: Output port <empty> of the instance <U_Fifo18x16> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <r_rdEn>.
    Found 1-bit register for signal <validPipe<1>>.
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_1> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | eth125Clk (rising_edge)                        |
    | Reset              | eth125Rst (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | sync_s                                         |
    | Power Up State     | sync_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 3-to-1 multiplexer for signal <ethMacDataOut_data> created at line 84.
    Found 1-bit 3-to-1 multiplexer for signal <ethMacDataOut_dataK> created at line 84.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseX16To8Mux> synthesized.

Synthesizing Unit <Eth1000BaseXRxSync>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXRxSync.vhd".
        PIPE_STAGES_G = 2
    Found 16-bit register for signal <r_rxDataPipe[1]_data>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[1]_decErr>.
    Found 16-bit register for signal <r_rxDataPipe[0]_data>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[0]_decErr>.
    Found 1-bit register for signal <r_rxLinkSync>.
    Found 2-bit register for signal <r_commaCnt>.
    Found 2-bit register for signal <r_cgGoodCnt>.
    Found 2-bit register for signal <r_cgBadCnt>.
    Found 2-bit register for signal <r_syncState>.
    Found finite state machine <FSM_2> for signal <r_syncState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | ethRx62Clk (rising_edge)                       |
    | Reset              | ethRx62Rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | s_los                                          |
    | Power Up State     | s_los                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <r_commaCnt[1]_GND_118_o_add_5_OUT> created at line 112.
    Found 2-bit adder for signal <r_cgBadCnt[1]_GND_118_o_add_17_OUT> created at line 133.
    Found 2-bit adder for signal <r_cgGoodCnt[1]_GND_118_o_add_23_OUT> created at line 141.
    Found 2-bit subtractor for signal <GND_118_o_GND_118_o_sub_23_OUT<1:0>> created at line 138.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseXRxSync> synthesized.

Synthesizing Unit <Eth1000BaseXAutoNeg>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXAutoNeg.vhd".
        PIPE_STAGES_G = 2
        SIM_SPEEDUP_G = false
    Found 16-bit register for signal <r_rxDataPipe[1]_data>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[1]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[1]_decErr>.
    Found 16-bit register for signal <r_rxDataPipe[0]_data>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dataK>.
    Found 2-bit register for signal <r_rxDataPipe[0]_dispErr>.
    Found 2-bit register for signal <r_rxDataPipe[0]_decErr>.
    Found 16-bit register for signal <r_txData>.
    Found 1-bit register for signal <r_toggleC1C2>.
    Found 1-bit register for signal <r_toggleWord>.
    Found 20-bit register for signal <r_timerCnt>.
    Found 1-bit register for signal <r_sendIdle>.
    Found 1-bit register for signal <r_useI1>.
    Found 1-bit register for signal <r_linkUp>.
    Found 1-bit register for signal <r_newState>.
    Found 3-bit register for signal <r_autoNegState>.
INFO:Xst:1799 - State s_first_idle is never reached in FSM <r_autoNegState>.
    Found finite state machine <FSM_3> for signal <r_autoNegState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | ethRx62Clk (rising_edge)                       |
    | Reset              | ethRx62Rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <r_timerCnt[19]_GND_119_o_add_28_OUT> created at line 231.
    Found 20-bit comparator greater for signal <PWR_52_o_r_timerCnt[19]_LessThan_9_o> created at line 179
    Found 20-bit comparator greater for signal <r_timerCnt[19]_PWR_52_o_LessThan_28_o> created at line 230
    Found 3-bit comparator not equal for signal <n0048> created at line 251
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseXAutoNeg> synthesized.

Synthesizing Unit <Eth1000BaseXAbilityMatch>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXAbilityMatch.vhd".
WARNING:Xst:647 - Input <phyRxData_dispErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phyRxData_decErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <r_abCount>.
    Found 3-bit register for signal <r_ackCount>.
    Found 3-bit register for signal <r_idleCount>.
    Found 1-bit register for signal <r_abMatch>.
    Found 1-bit register for signal <r_ackMatch>.
    Found 1-bit register for signal <r_consMatch>.
    Found 1-bit register for signal <r_idleMatch>.
    Found 1-bit register for signal <r_wordIsConfig>.
    Found 16-bit register for signal <r_ability>.
    Found 3-bit adder for signal <r_abCount[2]_GND_120_o_add_8_OUT> created at line 108.
    Found 3-bit adder for signal <r_ackCount[2]_GND_120_o_add_13_OUT> created at line 115.
    Found 3-bit adder for signal <r_idleCount[2]_GND_120_o_add_26_OUT> created at line 125.
    Found 14-bit comparator not equal for signal <n0010> created at line 104
    Found 3-bit comparator lessequal for signal <r_abCount[2]_GND_120_o_LessThan_8_o> created at line 107
    Found 16-bit comparator not equal for signal <n0017> created at line 111
    Found 3-bit comparator lessequal for signal <r_ackCount[2]_GND_120_o_LessThan_13_o> created at line 114
    Found 3-bit comparator lessequal for signal <r_idleCount[2]_GND_120_o_LessThan_26_o> created at line 124
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Eth1000BaseXAbilityMatch> synthesized.

Synthesizing Unit <Eth1000BaseXMacRx>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacRx.vhd".
    Found 1-bit register for signal <r_rxDataValid>.
    Found 1-bit register for signal <r_rxDataLast>.
    Found 8-bit register for signal <r_rxDataOut>.
    Found 1-bit register for signal <r_rxBadFrame>.
    Found 1-bit register for signal <r_crcReset>.
    Found 1-bit register for signal <r_crcDataValid>.
    Found 16-bit register for signal <r_byteCount>.
    Found 16-bit register for signal <r_badCrcCount>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_4> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | ethRxClk (rising_edge)                         |
    | Reset              | ethRxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <r_byteCount[15]_GND_121_o_add_10_OUT> created at line 141.
    Found 16-bit adder for signal <r_badCrcCount[15]_GND_121_o_add_18_OUT> created at line 167.
    Found 16-bit comparator lessequal for signal <n0032> created at line 162
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Eth1000BaseXMacRx> synthesized.

Synthesizing Unit <Crc32>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/CrcPkg.vhd".
        BYTE_WIDTH_G = 1
        CRC_INIT_G = "11111111111111111111111111111111"
    Found 8-bit register for signal <r_data>.
    Found 1-bit register for signal <r_valid>.
    Found 3-bit register for signal <r_byteWidth>.
    Found 32-bit register for signal <r_crc>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Crc32> synthesized.

Synthesizing Unit <Eth1000BaseXMacTx>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacTx.vhd".
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacTx.vhd" line 127: Output port <full> of the instance <U_DataBuffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/Ethernet/1000BASE-X/rtl/Eth1000BaseXMacTx.vhd" line 127: Output port <empty> of the instance <U_DataBuffer> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <r_wrState>.
    Found 1-bit register for signal <r_oddEven>.
    Found 8-bit register for signal <r_dataOut>.
    Found 1-bit register for signal <r_dataKOut>.
    Found 1-bit register for signal <r_dataValidOut>.
    Found 1-bit register for signal <r_readyOut>.
    Found 8-bit register for signal <r_crcDataIn>.
    Found 1-bit register for signal <r_crcDataValid>.
    Found 1-bit register for signal <r_crcReset>.
    Found 16-bit register for signal <r_crcByteCount>.
    Found 16-bit register for signal <r_userByteCount>.
    Found 8-bit register for signal <r_preambleCount>.
    Found 1-bit register for signal <r_fifoDataWrEn>.
    Found 8-bit register for signal <r_fifoDataIn>.
    Found 1-bit register for signal <r_fifoDataRdEn>.
    Found 8-bit register for signal <r_gapWaitCnt>.
    Found 4-bit register for signal <r_state>.
    Found finite state machine <FSM_5> for signal <r_wrState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | s_wait_ready                                   |
    | Power Up State     | s_wait_ready                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | ethTxClk (rising_edge)                         |
    | Reset              | ethTxRst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <r_crcByteCount[15]_GND_124_o_add_5_OUT> created at line 171.
    Found 8-bit adder for signal <r_preambleCount[7]_GND_124_o_add_25_OUT> created at line 244.
    Found 16-bit adder for signal <r_userByteCount[15]_GND_124_o_add_34_OUT> created at line 271.
    Found 8-bit subtractor for signal <GND_124_o_GND_124_o_sub_42_OUT<7:0>> created at line 326.
    Found 1-bit 3-to-1 multiplexer for signal <r_wrState[1]_X_26_o_Mux_19_o> created at line 179.
    Found 16-bit comparator greater for signal <r_crcByteCount[15]_GND_124_o_LessThan_5_o> created at line 168
    Found 16-bit comparator greater for signal <r_userByteCount[15]_GND_124_o_LessThan_29_o> created at line 256
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <Eth1000BaseXMacTx> synthesized.

Synthesizing Unit <InitRst>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/InitRst.vhd".
        SYNC_STAGES_G = 2
        RST_POL_G = '1'
        RST_CNT_G = 25000000
    Found 32-bit register for signal <r_count>.
    Found 1-bit register for signal <r_syncRst>.
    Found 1-bit register for signal <r_state>.
    Found 32-bit adder for signal <r_count[31]_GND_129_o_add_0_OUT> created at line 92.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <InitRst> synthesized.

Synthesizing Unit <SyncBit_2>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/firmware-general/General/rtl/SyncBit.vhd".
        SYNC_STAGES_G = 2
        CLK_POL_G = '1'
        RST_POL_G = '1'
        INIT_STATE_G = '0'
    Summary:
	no macro.
Unit <SyncBit_2> synthesized.

Synthesizing Unit <self_wrapper_axi_microblaze>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd".
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" line 197: Output port <S00_FIFO_DATA_COUNT> of the instance <AXIS_fifo_input> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" line 197: Output port <M00_FIFO_DATA_COUNT> of the instance <AXIS_fifo_input> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" line 223: Output port <S00_FIFO_DATA_COUNT> of the instance <axis_fifo_convert> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" line 223: Output port <M00_FIFO_DATA_COUNT> of the instance <axis_fifo_convert> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" line 246: Output port <S00_FIFO_DATA_COUNT> of the instance <AXIS_fifo_output> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" line 246: Output port <S01_FIFO_DATA_COUNT> of the instance <AXIS_fifo_output> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/self_wrapper_axi_microblaze.vhd" line 246: Output port <M00_FIFO_DATA_COUNT> of the instance <AXIS_fifo_output> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <S00_ARB_REQ_SUPPRESS> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <S01_ARB_REQ_SUPPRESS> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <self_wrapper_axi_microblaze> synthesized.

Synthesizing Unit <microblaze_0_top>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/microblaze_0/microblaze_0_top.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i>.
    Summary:
	no macro.
Unit <microblaze_0_top> synthesized.

Synthesizing Unit <RegControl>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/RegControl.vhd".
        FAIL_WORD_G = "01000110010000010100100101001100"
        TIMEOUT_G = "111011100110101100101000"
WARNING:Xst:647 - Input <regDataByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <curReg_regAddr>.
    Found 32-bit register for signal <curReg_regWrData>.
    Found 32-bit register for signal <curReg_regRdData>.
    Found 1-bit register for signal <curReg_regReq>.
    Found 1-bit register for signal <curReg_regOp>.
    Found 1-bit register for signal <curReg_regReady>.
    Found 24-bit register for signal <curReg_timer>.
    Found 2-bit register for signal <curReg_state>.
    Found finite state machine <FSM_7> for signal <curReg_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | sRst (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <curReg_timer[23]_GND_144_o_add_11_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <nxtReg_regReq> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 123 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RegControl> synthesized.

Synthesizing Unit <RegMap>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/RegMap.vhd".
WARNING:Xst:647 - Input <regAddr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <efuseVal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <regRdData>.
    Found 32-bit register for signal <itchy_scratchy>.
    Found 64-bit register for signal <LAPPD_srcMac>.
    Found 32-bit register for signal <LAPPD_srcIP>.
    Found 64-bit register for signal <NBIC_destMac>.
    Found 32-bit register for signal <NBIC_destIP>.
    Found 32-bit register for signal <NBIC_ports>.
    Found 1-bit register for signal <regAck>.
    Summary:
	inferred 289 D-type flip-flop(s).
	inferred 129 Multiplexer(s).
Unit <RegMap> synthesized.

Synthesizing Unit <DeviceDna>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/DeviceDna.vhd".
    Found 1-bit register for signal <r_clk>.
    Found 1-bit register for signal <r_loadDna>.
    Found 1-bit register for signal <r_shiftDna>.
    Found 6-bit register for signal <r_count>.
    Found 64-bit register for signal <r_dnaVal>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_8> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <r_count[5]_GND_146_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <DeviceDna> synthesized.

Synthesizing Unit <data_processing_top>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_processing_top.vhd".
    Summary:
	no macro.
Unit <data_processing_top> synthesized.

Synthesizing Unit <data_ports>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd".
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[1].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[2].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[3].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[4].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[5].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[6].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[7].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[8].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[9].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[10].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[11].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[12].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[13].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[14].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[15].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[16].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[17].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[18].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[19].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[20].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[21].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[22].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[23].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[24].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[25].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[26].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[27].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[28].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[29].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[30].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[31].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[32].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[33].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[34].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[35].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[36].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[37].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[38].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[39].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[40].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[41].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[42].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[43].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[44].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[45].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[46].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[47].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[48].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[49].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[50].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[51].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[52].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[53].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[54].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[55].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[56].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[57].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[58].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[59].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[60].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[61].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[62].Inst_data_handling_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_ports.vhd" line 83: Output port <data_addr_out> of the instance <gen_data_handling[63].Inst_data_handling_module> is unconnected or connected to loadless signal.
    Found 64-bit 4-to-1 multiplexer for signal <DATA_OUTPUT> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <data_ports> synthesized.

Synthesizing Unit <data_handling_module>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/data_handling_module.vhd".
    Found 8-bit register for signal <addra>.
    Found 8-bit register for signal <address_var>.
    Found 8-bit adder for signal <address_var[7]_GND_151_o_add_5_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <data_handling_module> synthesized.

Synthesizing Unit <ISERDES_primitive>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ISERDES_primitive.vhd".
    Summary:
	no macro.
Unit <ISERDES_primitive> synthesized.

Synthesizing Unit <tranLoc_TOP>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/tranLoc_TOP.vhd".
        input_size = 4
        output_size = 4
    Summary:
	no macro.
Unit <tranLoc_TOP> synthesized.

Synthesizing Unit <syncBit_en>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/syncBit_en.vhd".
    Summary:
	no macro.
Unit <syncBit_en> synthesized.

Synthesizing Unit <process_trigger>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/process_trigger.vhd".
        input_size = 4
        output_size = 4
    Found 1-bit register for signal <new_hit>.
    Found 4-bit register for signal <prev_hit>.
    Found 4-bit register for signal <async_bit_out>.
    Found 4-bit comparator equal for signal <n0000> created at line 60
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <process_trigger> synthesized.

Synthesizing Unit <read_out_data>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/read_out_data.vhd".
    Set property "dont_touch = true" for signal <evtDataFifoReady>.
    Found 32-bit register for signal <r_evtNumber>.
    Found 32-bit register for signal <r_evtData>.
    Found 8-bit register for signal <r_evtAddrOut>.
    Found 8-bit register for signal <r_evtAddrStop>.
    Found 2-bit register for signal <r_evtPhaseSel>.
    Found 1-bit register for signal <r_phase_change>.
    Found 1-bit register for signal <r_half_phase>.
    Found 4-bit register for signal <r_num_addr_bef>.
    Found 4-bit register for signal <r_num_addr_aft>.
    Found 1-bit register for signal <r_evtDataValid>.
    Found 1-bit register for signal <r_evtDataLast>.
    Found 1-bit register for signal <r_dataReady>.
    Found 32-bit register for signal <evtCounts>.
    Found 3-bit register for signal <r_state>.
    Found finite state machine <FSM_9> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 32                                             |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | chillin                                        |
    | Power Up State     | chillin                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <data_addr_hits[7]_GND_160_o_add_8_OUT> created at line 153.
    Found 8-bit adder for signal <r_evtAddrOut[7]_GND_160_o_add_18_OUT> created at line 182.
    Found 32-bit adder for signal <evtCounts[31]_GND_160_o_add_68_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_160_o_GND_160_o_sub_10_OUT<7:0>> created at line 154.
    Found 8-bit comparator equal for signal <r_evtAddrStop[7]_r_evtAddrOut[7]_equal_28_o> created at line 251
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 127 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  39 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_out_data> synthesized.

Synthesizing Unit <trigger_addr_sel>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/trigger_addr_sel.vhd".
    Found 8-bit register for signal <data_addr_writes>.
    Found 1-bit register for signal <new_trigger>.
    Found 64-bit register for signal <prev_trigger>.
    Found 64-bit comparator equal for signal <n0004> created at line 71
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <trigger_addr_sel> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "/home/ise/Documents/Projects/trash_1/firmware-ethernet/ExampleProject/ise/ipcore_dir/clk_gen.vhd".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 83
 16-bit adder                                          : 4
 2-bit adder                                           : 2
 2-bit addsub                                          : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 3
 32-bit adder                                          : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 66
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Registers                                            : 434
 1-bit register                                        : 110
 16-bit register                                       : 11
 18-bit register                                       : 1
 2-bit register                                        : 17
 20-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 5
 32-bit register                                       : 14
 4-bit register                                        : 130
 6-bit register                                        : 1
 64-bit register                                       : 4
 8-bit register                                        : 139
# Comparators                                          : 77
 14-bit comparator not equal                           : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 20-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 3
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 64
 64-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 231
 1-bit 2-to-1 multiplexer                              : 165
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 7
 20-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 4
 64-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 10
# Xors                                                 : 129
 1-bit xor2                                            : 75
 1-bit xor3                                            : 26
 1-bit xor4                                            : 20
 1-bit xor5                                            : 6
 1-bit xor6                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <coregen/fifo8x64.ngc>.
Reading core <coregen/fifo18x16.ngc>.
Reading core <ipcore_dir/BRAM_storage.ngc>.
Reading core <ipcore_dir/AXIS_fifo_0.ngc>.
Reading core <ipcore_dir/axis_fifo.ngc>.
Reading core <ipcore_dir/AXIS_fifo_1.ngc>.
Reading core <microblaze_0.ngc>.
Reading core <microblaze_0_microblaze_0_wrapper.ngc>.
Reading core <microblaze_0_iomodule_0_wrapper.ngc>.
Reading core <microblaze_0_proc_sys_reset_0_wrapper.ngc>.
Reading core <microblaze_0_clock_generator_0_wrapper.ngc>.
Reading core <microblaze_0_microblaze_0_ilmb_wrapper.ngc>.
Reading core <microblaze_0_microblaze_0_dlmb_wrapper.ngc>.
Reading core <microblaze_0_debug_module_wrapper.ngc>.
Reading core <microblaze_0_axi4lite_0_wrapper.ngc>.
Reading core <microblaze_0_microblaze_1_l_bram_ctrl_wrapper.ngc>.
Reading core <microblaze_0_microblaze_1_d_bram_ctrl_wrapper.ngc>.
Reading core <microblaze_0_microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <microblaze_0_microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <microblaze_0_axi_timer_0_wrapper.ngc>.
Reading core <microblaze_0_axi_timebase_wdt_0_wrapper.ngc>.
Reading core <microblaze_0_microblaze_1_wrapper.ngc>.
Reading core <microblaze_0_microblaze_0_bram_block_wrapper.ngc>.
Loading core <fifo8x64> for timing and area information for instance <U_DataBuffer>.
Loading core <fifo18x16> for timing and area information for instance <U_Fifo18x16>.
Loading core <fifo18x16> for timing and area information for instance <U_Fifo18x16>.
Loading core <BRAM_storage> for timing and area information for instance <BRAM_storage>.
Loading core <AXIS_fifo_0> for timing and area information for instance <AXIS_fifo_input>.
Loading core <axis_fifo> for timing and area information for instance <axis_fifo_convert>.
Loading core <AXIS_fifo_1> for timing and area information for instance <AXIS_fifo_output>.
Loading core <microblaze_0_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_iomodule_0_wrapper> for timing and area information for instance <iomodule_0>.
Loading core <microblaze_0_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <microblaze_0_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <microblaze_0_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <microblaze_0_debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <microblaze_0_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <microblaze_0_microblaze_1_l_bram_ctrl_wrapper> for timing and area information for instance <microblaze_1_l_bram_ctrl>.
Loading core <microblaze_0_microblaze_1_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_1_d_bram_ctrl>.
Loading core <microblaze_0_microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <microblaze_0_axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <microblaze_0_axi_timebase_wdt_0_wrapper> for timing and area information for instance <axi_timebase_wdt_0>.
Loading core <microblaze_0_microblaze_1_wrapper> for timing and area information for instance <microblaze_1>.
Loading core <microblaze_0_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <microblaze_0> for timing and area information for instance <microblaze_0_i>.
WARNING:Xst:1290 - Hierarchical block <U_Crc32> is unconnected in block <U_MacRx>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <r_txData_0> in Unit <U_AutoNeg> is equivalent to the following 13 FFs/Latches, which will be removed : <r_txData_1> <r_txData_2> <r_txData_3> <r_txData_4> <r_txData_6> <r_txData_7> <r_txData_8> <r_txData_9> <r_txData_10> <r_txData_11> <r_txData_12> <r_txData_13> <r_txData_15> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
INFO:Xst:2261 - The FF/Latch <address_var_0> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_0> 
INFO:Xst:2261 - The FF/Latch <address_var_1> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_1> 
INFO:Xst:2261 - The FF/Latch <address_var_2> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_2> 
INFO:Xst:2261 - The FF/Latch <address_var_3> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_3> 
INFO:Xst:2261 - The FF/Latch <address_var_4> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_4> 
INFO:Xst:2261 - The FF/Latch <address_var_5> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_5> 
INFO:Xst:2261 - The FF/Latch <address_var_6> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_6> 
INFO:Xst:2261 - The FF/Latch <address_var_7> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <addra_7> 
WARNING:Xst:1293 - FF/Latch <r_byteWidth_0> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_1> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_2> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_txData_0> has a constant value of 0 in block <U_AutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_dnaVal_57> of sequential type is unconnected in block <U_DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_58> of sequential type is unconnected in block <U_DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_59> of sequential type is unconnected in block <U_DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_60> of sequential type is unconnected in block <U_DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_61> of sequential type is unconnected in block <U_DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_62> of sequential type is unconnected in block <U_DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_63> of sequential type is unconnected in block <U_DeviceDna>.
WARNING:Xst:2677 - Node <curReg_regAddr_16> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_17> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_18> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_19> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_20> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_21> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_22> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_23> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_24> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_25> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_26> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_27> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_28> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_29> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_30> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_31> of sequential type is unconnected in block <Inst_RegControl>.

Synthesizing (advanced) Unit <DeviceDna>.
The following registers are absorbed into counter <r_count>: 1 register on signal <r_count>.
Unit <DeviceDna> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXAbilityMatch>.
The following registers are absorbed into counter <r_idleCount>: 1 register on signal <r_idleCount>.
Unit <Eth1000BaseXAbilityMatch> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXMacRx>.
The following registers are absorbed into counter <r_byteCount>: 1 register on signal <r_byteCount>.
The following registers are absorbed into counter <r_badCrcCount>: 1 register on signal <r_badCrcCount>.
Unit <Eth1000BaseXMacRx> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXMacTx>.
The following registers are absorbed into counter <r_gapWaitCnt>: 1 register on signal <r_gapWaitCnt>.
Unit <Eth1000BaseXMacTx> synthesized (advanced).

Synthesizing (advanced) Unit <Eth1000BaseXRxSync>.
The following registers are absorbed into counter <r_commaCnt>: 1 register on signal <r_commaCnt>.
The following registers are absorbed into counter <r_cgBadCnt>: 1 register on signal <r_cgBadCnt>.
Unit <Eth1000BaseXRxSync> synthesized (advanced).

Synthesizing (advanced) Unit <InitRst>.
The following registers are absorbed into counter <r_count>: 1 register on signal <r_count>.
Unit <InitRst> synthesized (advanced).

Synthesizing (advanced) Unit <data_handling_module>.
The following registers are absorbed into counter <address_var>: 1 register on signal <address_var>.
Unit <data_handling_module> synthesized (advanced).

Synthesizing (advanced) Unit <read_out_data>.
The following registers are absorbed into counter <evtCounts>: 1 register on signal <evtCounts>.
Unit <read_out_data> synthesized (advanced).
WARNING:Xst:2677 - Node <r_dnaVal_57> of sequential type is unconnected in block <DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_58> of sequential type is unconnected in block <DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_59> of sequential type is unconnected in block <DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_60> of sequential type is unconnected in block <DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_61> of sequential type is unconnected in block <DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_62> of sequential type is unconnected in block <DeviceDna>.
WARNING:Xst:2677 - Node <r_dnaVal_63> of sequential type is unconnected in block <DeviceDna>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 74
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 8-bit adder                                           : 66
 8-bit addsub                                          : 1
# Counters                                             : 73
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 6-bit up counter                                      : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 64
# Registers                                            : 2635
 Flip-Flops                                            : 2635
# Comparators                                          : 77
 14-bit comparator not equal                           : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 20-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 3
 3-bit comparator not equal                            : 1
 4-bit comparator equal                                : 64
 64-bit comparator equal                               : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 256
 1-bit 2-to-1 multiplexer                              : 196
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 5
 20-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 4
 64-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 10
# Xors                                                 : 129
 1-bit xor2                                            : 75
 1-bit xor3                                            : 26
 1-bit xor4                                            : 20
 1-bit xor5                                            : 6
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <r_txData_0> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_1> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_2> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_3> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_4> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_6> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_7> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_8> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_9> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_10> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_11> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_12> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_13> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_txData_15> has a constant value of 0 in block <Eth1000BaseXAutoNeg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_MacTx/FSM_6> on signal <r_state[1:4]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 s_idle            | 0000
 s_spd             | 0001
 s_preamble        | 0010
 s_sof             | 0011
 s_frame_data      | 0100
 s_pad             | 0101
 s_fcs_0           | 0110
 s_fcs_1           | 0111
 s_fcs_2           | 1000
 s_fcs_3           | 1001
 s_epd             | 1010
 s_car             | 1011
 s_interpacket_gap | 1100
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_MacTx/FSM_5> on signal <r_wrState[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 s_wait_ready     | 00
 s_write          | 01
 s_wait_not_ready | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/FSM_1> on signal <r_state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 sync_s | 00
 high_s | 01
 low_s  | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/FSM_2> on signal <r_syncState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s_los | 00
 s_cd  | 01
 s_sa  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/FSM_3> on signal <r_autoNegState[1:3]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 s_idle            | 000
 s_autoneg_restart | 001
 s_ability_detect  | 010
 s_ack_detect      | 011
 s_complete_ack    | 100
 s_first_idle      | unreached
 s_idle_detect     | 101
 s_link_up         | 110
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/FSM_0> on signal <r_state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 sync_s | 00
 high_s | 01
 low_s  | 10
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_S6EthTop/U_MacRx/FSM_4> on signal <r_state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_idle       | 000
 s_preamble   | 001
 s_frame_data | 010
 s_wait_crc   | 011
 s_check_crc  | 100
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <data_proccesing0/read_out_data1/FSM_9> on signal <r_state[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 chillin | 000
 header  | 001
 phase_0 | 010
 phase_1 | 011
 phase_2 | 100
 phase_3 | 101
 footer  | 110
 done    | 111
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_RegControl/FSM_7> on signal <curReg_state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_s  | 00
 read_s  | 01
 write_s | 10
 wait_s  | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_RegControl/U_RegMap/U_DeviceDna/FSM_8> on signal <r_state[1:5]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 idle_s        | 00001
 reset_clock_s | 00010
 read_s        | 00100
 clock_s       | 01000
 done_s        | 10000
---------------------------
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <r_phyTxData_valid> in Unit <Eth1000BaseX8To16Mux> is equivalent to the following FF/Latch, which will be removed : <r_state_FSM_FFd1> 

Optimizing unit <scrodEthernetExample> ...

Optimizing unit <GtpS6Tile> ...

Optimizing unit <SyncBit_1> ...

Optimizing unit <SyncBit> ...

Optimizing unit <SyncBit_2> ...

Optimizing unit <data_processing_top> ...

Optimizing unit <ISERDES_primitive> ...

Optimizing unit <tranLoc_TOP> ...

Optimizing unit <syncBit_en> ...

Optimizing unit <self_wrapper_axi_microblaze> ...

Optimizing unit <microblaze_0_top> ...

Optimizing unit <clk_gen> ...

Optimizing unit <S6EthTop> ...

Optimizing unit <Eth1000BaseXMacTx> ...

Optimizing unit <Crc32> ...

Optimizing unit <GtpS6> ...

Optimizing unit <Eth1000BaseXCore> ...

Optimizing unit <Eth1000BaseX16To8Mux> ...

Optimizing unit <Eth1000BaseXRxSync> ...

Optimizing unit <Eth1000BaseXAutoNeg> ...

Optimizing unit <Eth1000BaseXAbilityMatch> ...

Optimizing unit <Eth1000BaseX8To16Mux> ...

Optimizing unit <Eth1000BaseXMacRx> ...

Optimizing unit <InitRst> ...

Optimizing unit <data_ports> ...

Optimizing unit <data_handling_module> ...

Optimizing unit <process_trigger> ...

Optimizing unit <read_out_data> ...

Optimizing unit <trigger_addr_sel> ...

Optimizing unit <RegControl> ...

Optimizing unit <RegMap> ...

Optimizing unit <DeviceDna> ...
WARNING:Xst:1293 - FF/Latch <r_byteWidth_0> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_1> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_byteWidth_2> has a constant value of 0 in block <U_Crc32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_num_addr_bef_2> has a constant value of 0 in block <read_out_data1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_num_addr_bef_3> has a constant value of 0 in block <read_out_data1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_num_addr_aft_0> has a constant value of 1 in block <read_out_data1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_num_addr_aft_2> has a constant value of 0 in block <read_out_data1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_num_addr_aft_3> has a constant value of 0 in block <read_out_data1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phyTxData_valid> of sequential type is unconnected in block <U_Eth1000BaseXCore>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_dispErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_dispErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_decErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[0]_decErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_dispErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_dispErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_decErr_0> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxDataPipe[1]_decErr_1> of sequential type is unconnected in block <U_AutoNeg>.
WARNING:Xst:2677 - Node <r_rxBadFrame> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_crcReset> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_crcDataValid> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_0> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_1> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_2> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_3> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_4> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_5> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_6> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_7> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_8> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_9> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_10> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_11> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_12> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_13> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_14> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_byteCount_15> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_0> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_1> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_2> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_3> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_4> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_5> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_6> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_7> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_8> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_9> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_10> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_11> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_12> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_13> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_14> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:2677 - Node <r_badCrcCount_15> of sequential type is unconnected in block <U_MacRx>.
WARNING:Xst:1290 - Hierarchical block <U_Crc32> is unconnected in block <U_MacRx>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <r_dataReady> of sequential type is unconnected in block <read_out_data1>.
WARNING:Xst:2677 - Node <curReg_regAddr_16> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_17> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_18> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_19> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_20> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_21> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_22> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_23> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_24> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_25> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_26> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_27> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_28> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_29> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_30> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:2677 - Node <curReg_regAddr_31> of sequential type is unconnected in block <Inst_RegControl>.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_6> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_7> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_8> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_9> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_10> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_11> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_12> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_13> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_14> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_userByteCount_15> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_4> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_5> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_6> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_gapWaitCnt_7> has a constant value of 0 in block <U_MacTx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_ackCount_2> has a constant value of 0 in block <U_AbMatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_abCount_2> has a constant value of 0 in block <U_AbMatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_idleCount_2> has a constant value of 0 in block <U_AbMatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_useI1> has a constant value of 0 in block <U_AutoNeg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_25> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_26> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_27> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_28> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_29> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_30> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <r_count_31> has a constant value of 0 in block <U_PwrUpRst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[63].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[62].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[61].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[60].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[59].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[58].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[57].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[56].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[55].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[54].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[53].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[52].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[51].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[50].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[49].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[48].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[47].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[46].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[45].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[44].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[43].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[42].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[41].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[40].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[39].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[38].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[37].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[36].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[35].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[34].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[33].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[32].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[31].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[30].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[29].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[28].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[27].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[26].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[25].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[24].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[23].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[22].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[21].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[20].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[19].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[18].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[17].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[16].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[15].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[14].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[13].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[12].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[11].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[10].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[9].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[8].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[7].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[6].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[5].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[4].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[3].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[2].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[1].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:2261 - The FF/Latch <addra_0> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_0> 
INFO:Xst:2261 - The FF/Latch <addra_1> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_1> 
INFO:Xst:2261 - The FF/Latch <addra_2> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_2> 
INFO:Xst:2261 - The FF/Latch <addra_3> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_3> 
INFO:Xst:2261 - The FF/Latch <addra_4> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_4> 
INFO:Xst:2261 - The FF/Latch <addra_5> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_5> 
INFO:Xst:2261 - The FF/Latch <addra_6> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_6> 
INFO:Xst:2261 - The FF/Latch <addra_7> in Unit <gen_data_handling[0].Inst_data_handling_module> is equivalent to the following FF/Latch, which will be removed : <address_var_7> 
INFO:Xst:3203 - The FF/Latch <r_num_addr_bef_0> in Unit <read_out_data1> is the opposite to the following 2 FFs/Latches, which will be removed : <r_num_addr_bef_1> <r_num_addr_aft_1> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2928 - Processing TIMESPEC TS_AXIS_FIFO_M00_AXIS_RAM_FF: DATAPATHONLY keyword is ignored
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block scrodEthernetExample, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot_1> 
INFO:Xst:2260 - The FF/Latch <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <iomodule_0> is equivalent to the following 31 FFs/Latches : <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> in Unit <axis_fifo_convert> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <U_DataBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_Fifo18x16> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_Fifo18x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot_1> 
INFO:Xst:2260 - The FF/Latch <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <iomodule_0> is equivalent to the following 31 FFs/Latches : <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> in Unit <axis_fifo_convert> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot_1> 
INFO:Xst:2260 - The FF/Latch <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <iomodule_0> is equivalent to the following 31 FFs/Latches : <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot_1> 
INFO:Xst:2260 - The FF/Latch <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <iomodule_0> is equivalent to the following 31 FFs/Latches : <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Use_BTC_2.bt_in_delayslot_1> 
INFO:Xst:2260 - The FF/Latch <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <iomodule_0> is equivalent to the following 31 FFs/Latches : <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i>
   <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_input> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <axis_fifo_convert> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <axis_fifo_convert> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> in Unit <axis_fifo_convert> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i>
   <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_fb> in Unit <AXIS_fifo_output> is equivalent to the following 3 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_1>
   <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/pkt_gr1.pkt_fwft/empty_fwft_i_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_fb_i> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i> <inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/gwss.wsts/ram_full_i_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3> in Unit <AXIS_fifo_output> is equivalent to the following FF/Latch : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_downsizer_conversion.axisc_downsizer_0/state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <AXIS_fifo_output> is equivalent to the following 2 FFs/Latches : <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2624
 Flip-Flops                                            : 2624

=========================================================================
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg1> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <G_RisingEdgeClock.cdc_reg2> has a constant value of 0 in block <U_GtpReset0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : scrodEthernetExample.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11515
#      GND                         : 171
#      INV                         : 240
#      LUT1                        : 248
#      LUT2                        : 807
#      LUT3                        : 1694
#      LUT4                        : 1259
#      LUT5                        : 1569
#      LUT6                        : 2950
#      LUT6_2                      : 80
#      MULT_AND                    : 12
#      MUXCY                       : 559
#      MUXCY_L                     : 525
#      MUXF7                       : 208
#      VCC                         : 475
#      XORCY                       : 718
# FlipFlops/Latches                : 9206
#      FD                          : 1236
#      FDC                         : 397
#      FDC_1                       : 5
#      FDCE                        : 578
#      FDE                         : 2123
#      FDE_1                       : 8
#      FDP                         : 243
#      FDPE                        : 30
#      FDR                         : 1555
#      FDRE                        : 2970
#      FDRE_1                      : 1
#      FDS                         : 7
#      FDSE                        : 46
#      LD                          : 7
# RAMS                             : 196
#      RAM32M                      : 48
#      RAM32X1D                    : 12
#      RAMB16BWER                  : 68
#      RAMB8BWER                   : 68
# Shift Registers                  : 155
#      SRL16                       : 1
#      SRL16E                      : 34
#      SRLC16E                     : 118
#      SRLC32E                     : 2
# Clock Buffers                    : 14
#      BUFG                        : 14
# IO Buffers                       : 89
#      BUFIO2                      : 1
#      IBUF                        : 66
#      IBUFDS                      : 1
#      OBUF                        : 21
# DCMs                             : 2
#      DCM_SP                      : 2
# GigabitIOs                       : 1
#      GTPA1_DUAL                  : 1
# DSPs                             : 10
#      DSP48A1                     : 10
# Others                           : 76
#      AND2B1L                     : 1
#      BSCAN_SPARTAN6              : 1
#      BUFPLL                      : 3
#      DNA_PORT                    : 1
#      ISERDES2                    : 64
#      PLL_ADV                     : 4
#      TIMEGRP                     : 1
#      TIMESPEC                    : 1

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            9206  out of  184304     4%  
 Number of Slice LUTs:                 9218  out of  92152    10%  
    Number used as Logic:              8847  out of  92152     9%  
    Number used as Memory:              371  out of  21680     1%  
       Number used as RAM:              216
       Number used as SRL:              155

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14084
   Number with an unused Flip Flop:    4878  out of  14084    34%  
   Number with an unused LUT:          4866  out of  14084    34%  
   Number of fully used LUT-FF pairs:  4340  out of  14084    30%  
   Number of unique control sets:       996

IO Utilization: 
 Number of IOs:                          91
 Number of bonded IOBs:                  87  out of    396    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              102  out of    268    38%  
    Number using Block RAM only:        102
 Number of BUFG/BUFGCTRLs:               14  out of     16    87%  
 Number of DSP48A1s:                     10  out of    180     5%  
 Number of PLL_ADVs:                      4  out of      6    66%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                                                                                                                                                                                                                       | Clock buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                                                                                   | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                                                                                                                                                                                                                                                                                                                                                   | DCM_SP:CLK0                                                                                                                                                                                                                                                                                                                                                                                                                                             | 1438  |
clk_generate[0].clk_gen1/pll_base_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                     | BUFG                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 2288  |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                                                                                                                                                                                                                                                                                                                                                   | DCM_SP:CLKDV                                                                                                                                                                                                                                                                                                                                                                                                                                            | 254   |
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                                                                                                                                                                                                                                                                                                                                                   | DCM_SP:CLK0+PLL_ADV:CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                                             | 5327  |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/debug_module/drck_i                                                                                                                                                                                                                                                                                                                                                                          | BUFG                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 210   |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                                                                                                                                              | NONE(microblaze_0/microblaze_0/microblaze_0_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                                                                                                                                                                                                                                             | 43    |
microblaze_0/AXIS_fifo_input/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>  | NONE(microblaze_0/AXIS_fifo_input/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/ram_pkt_empty_LD)  | 1     |
microblaze_0/AXIS_fifo_input/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                      | NONE(microblaze_0/AXIS_fifo_input/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/ram_pkt_empty_LD)                                                                                                                                                                                      | 1     |
microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                    | NONE(microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/ram_pkt_empty_LD)                                                                                                                                                                                    | 1     |
microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>| NONE(microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/ram_pkt_empty_LD)| 1     |
microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> | NONE(microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/ram_pkt_empty_LD) | 1     |
microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                     | NONE(microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/ram_pkt_empty_LD)                                                                                                                                                                                     | 1     |
microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                     | NONE(microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_rd/ram_pkt_empty_LD)                                                                                                                                                                                     | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.376ns (Maximum Frequency: 96.379MHz)
   Minimum input arrival time before clock: 7.268ns
   Maximum output required time after clock: 9.618ns
   Maximum combinational path delay: 1.801ns

=========================================================================
Timing constraint: TS_AXIS_FIFO_M00_AXIS_RAM_FF = MAXDELAY FROM TIMEGRP "TNM_AXIS_FIFO_M00_AXIS_RAMSOURCE" TO TIMEGRP "TNM_AXIS_FIFO_M00_AXIS_FFDEST" 10 nS
  Clock period: 4.803ns (frequency: 208.223MHz)
  Total number of paths / destination ports: 33 / 33
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  8.399ns
  Source:               microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6 (RAM)
  Destination:          microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33 (FF)
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Source Clock:         clk_generate[0].clk_gen1/pll_base_inst/CLKOUT0 rising at 30.000ns
  Destination Clock:    U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0> rising 0.6X at 33.333ns

  Data Path: microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6 (RAM) to microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOB1     1   0.920   0.579  inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6 (inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<33>)
     FDE:D                     0.102          inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33
    ----------------------------------------
    Total                      1.601ns (1.022ns logic, 0.579ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: TS_AXIS_FIFO_M00_AXIS_SRC_PNTR_TO_DEST_STG = MAXDELAY FROM TIMEGRP "TG_AXIS_FIFO_M00_AXIS_SRC_PNTR_GC" TO TIMEGRP "TG_AXIS_FIFO_M00_AXIS_DEST_STG_INST_Q" 10 nS
  Clock period: 3.384ns (frequency: 295.548MHz)
  Total number of paths / destination ports: 10 / 10
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  8.872ns
  Source:               microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4 (FF)
  Data Path Delay:      1.128ns (Levels of Logic = 0)
  Source Clock:         U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0> rising 0.6X at 16.667ns
  Destination Clock:    clk_generate[0].clk_gen1/pll_base_inst/CLKOUT0 rising at 20.000ns

  Data Path: microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF) to microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><4>)
     FDC:D                     0.102          inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                                                                                                                                                                                                                                                                                                                                                  |   15.163|         |         |         |
clk_generate[0].clk_gen1/pll_base_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                    |    1.601|         |         |         |
microblaze_0/AXIS_fifo_input/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2> |         |    4.904|         |         |
microblaze_0/AXIS_fifo_input/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                     |         |    4.985|         |         |
microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>|         |    4.985|         |         |
microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                    |         |    4.859|         |         |
microblaze_0/AXIS_fifo_output/inst/axis_interconnect_0/inst_si_datapath[1].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                    |         |    4.859|         |         |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/Ext_JTAG_UPDATE                                                                                                                                                                                                                                                                                                                                                                             |    3.798|    2.923|         |         |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/debug_module/drck_i                                                                                                                                                                                                                                                                                                                                                                         |    4.486|         |         |         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_generate[0].clk_gen1/pll_base_inst/CLKOUT0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                                                                                                                                                                                                                                                                                                                                                                                                   |    4.166|         |         |         |
clk_generate[0].clk_gen1/pll_base_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                     |    5.266|         |         |         |
microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>|         |    4.248|         |         |
microblaze_0/axis_fifo_convert/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_v9_2_inst/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                                                                                                                                    |         |    3.701|         |         |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock microblaze_0/microblaze_0/microblaze_0_i/debug_module/Ext_JTAG_UPDATE
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                         |    2.344|         |         |         |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/Ext_JTAG_UPDATE    |         |    5.188|    7.982|         |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/debug_module/drck_i|    1.263|         |         |         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock microblaze_0/microblaze_0/microblaze_0_i/debug_module/debug_module/drck_i
-------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------+---------+---------+---------+---------+
U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<0>                         |    7.533|         |         |         |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/Ext_JTAG_UPDATE    |         |    5.179|    2.873|         |
microblaze_0/microblaze_0/microblaze_0_i/debug_module/debug_module/drck_i|    2.427|    3.477|    3.249|         |
-------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 23.91 secs
 
--> 


Total memory usage is 680400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  219 (   0 filtered)
Number of infos    : 1416 (   0 filtered)

