{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620620168722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620620168723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 01:16:08 2021 " "Processing started: Mon May 10 01:16:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620620168723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620168723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620168723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620620169241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620620169241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavior " "Found design unit 1: ula-behavior" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex2x1-behavior " "Found design unit 1: multiplex2x1-behavior" {  } { { "multiplex2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181158 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex2x1 " "Found entity 1: multiplex2x1" {  } { { "multiplex2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181160 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memROM-Behavior " "Found design unit 1: memROM-Behavior" {  } { { "memROM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181173 ""} { "Info" "ISGN_ENTITY_NAME" "1 memROM " "Found entity 1: memROM" {  } { { "memROM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behavior " "Found design unit 1: main-behavior" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181176 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum4-Behavior " "Found design unit 1: sum4-Behavior" {  } { { "sum4.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/sum4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181178 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/sum4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedcontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedcontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDControle-behavior " "Found design unit 1: unidadeDControle-behavior" {  } { { "unidadeDControle.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/unidadeDControle.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181188 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDControle " "Found entity 1: unidadeDControle" {  } { { "unidadeDControle.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/unidadeDControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradores-Behavior " "Found design unit 1: registradores-Behavior" {  } { { "registradores.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/registradores.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181190 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender4x8-behavior " "Found design unit 1: extender4x8-behavior" {  } { { "extender4x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender4x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181204 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender4x8 " "Found entity 1: extender4x8" {  } { { "extender4x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender4x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender2x8-behavior " "Found design unit 1: extender2x8-behavior" {  } { { "extender2x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender2x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181210 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender2x8 " "Found entity 1: extender2x8" {  } { { "extender2x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender2x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex8bits2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex8bits2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex8bits2x1-behavior " "Found design unit 1: multiplex8bits2x1-behavior" {  } { { "multiplex8bits2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex8bits2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181212 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex8bits2x1 " "Found entity 1: multiplex8bits2x1" {  } { { "multiplex8bits2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex8bits2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behavior " "Found design unit 1: andgate-behavior" {  } { { "andgate.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/andgate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181214 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "andgate.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/andgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memRAM-behavior " "Found design unit 1: memRAM-behavior" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181233 ""} { "Info" "ISGN_ENTITY_NAME" "1 memRAM " "Found entity 1: memRAM" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620620181233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181233 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clock memRAM.vhd(21) " "VHDL error at memRAM.vhd(21): object \"clock\" is used but not declared" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 21 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620620181236 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal memRAM.vhd(21) " "VHDL Subprogram Call error at memRAM.vhd(21): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 21 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620620181252 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620620181406 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 10 01:16:21 2021 " "Processing ended: Mon May 10 01:16:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620620181406 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620620181406 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620620181406 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620620181406 ""}
