
*** Running vivado
    with args -log top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source top.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/keith/Documents/VHDL-lib/top/lab_1/part_5/ip/clk_base/clk_base.dcp' for cell 'fastclk'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp_2/clk_base_board.xdc] for cell 'fastclk'
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp_2/clk_base_board.xdc] for cell 'fastclk'
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp_2/clk_base_early.xdc] for cell 'fastclk'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/keith/Documents/VHDL-lib/top/lab_1/part_2/ip/clk_base/clk_base.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/keith/Documents/VHDL-lib/top/lab_1/part_2/ip/clk_base/clk_base.xdc:56]
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp_2/clk_base_early.xdc] for cell 'fastclk'
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc]
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc]
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp/top.xdc]
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp/top.xdc]
Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp_2/clk_base.xdc] for cell 'fastclk'
Finished Parsing XDC File [/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/.Xil/Vivado-8326-macbook/dcp_2/clk_base.xdc] for cell 'fastclk'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1401.492 ; gain = 680.785
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1407.496 ; gain = 6.004

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17fb25076

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1407.496 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 39 cells.
Phase 2 Constant Propagation | Checksum: ff01e99e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1407.496 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 90 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 2126e2ba6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1407.496 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2126e2ba6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1407.496 ; gain = 0.000
Implement Debug Cores | Checksum: 17fb25076
Logic Optimization | Checksum: 17fb25076

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2126e2ba6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1407.500 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.500 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.500 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: bd4b25ac

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1408.500 ; gain = 0.004

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: bd4b25ac

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1408.500 ; gain = 0.004

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: bd4b25ac

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1408.500 ; gain = 0.004

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1b941de53

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1408.500 ; gain = 0.004

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1b941de53

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1408.500 ; gain = 0.004

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1b941de53

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1408.500 ; gain = 0.004

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 204b4142a

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1434.508 ; gain = 26.012

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 28db9f061

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1435.508 ; gain = 27.012
Phase 1.1.8.1 Place Init Design | Checksum: 2a796d87b

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1435.508 ; gain = 27.012
Phase 1.1.8 Build Placer Netlist Model | Checksum: 2a796d87b

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1435.508 ; gain = 27.012

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 298eb3799

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1435.508 ; gain = 27.012
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 298eb3799

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1435.508 ; gain = 27.012
Phase 1.1 Placer Initialization Core | Checksum: 298eb3799

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1435.508 ; gain = 27.012
Phase 1 Placer Initialization | Checksum: 298eb3799

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1435.508 ; gain = 27.012

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 24ef6aaa5

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1442.508 ; gain = 34.012
Phase 2 Global Placement | Checksum: 2c11ff5c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1450.512 ; gain = 42.016

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c11ff5c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1450.512 ; gain = 42.016

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26ba0b062

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1458.520 ; gain = 50.023

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 30a72174e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1458.520 ; gain = 50.023

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 33e7b27e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1458.520 ; gain = 50.023

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 29e06b789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 29e06b789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031
Phase 3 Detail Placement | Checksum: 29e06b789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 29e06b789

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031
Phase 4.2 Post Placement Optimization | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.171  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: 284b64178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031
Phase 4.4 Placer Reporting | Checksum: 21be4efb5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 199fb3822

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199fb3822

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031
Ending Placer Task | Checksum: 1463c26b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.527 ; gain = 71.031
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.07 secs 

report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1483.527 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.02 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1483.531 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 154e7c79a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1618.293 ; gain = 119.766
Phase 1 Build RT Design | Checksum: 13ed930b4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1618.293 ; gain = 119.766

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13ed930b4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1618.297 ; gain = 119.770

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 13ed930b4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1632.348 ; gain = 133.820

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 12f5c5e75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 12f5c5e75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 12f5c5e75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 12f5c5e75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820
Phase 2.5 Update Timing | Checksum: 12f5c5e75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.105  | TNS=0      | WHS=-0.066 | THS=-0.166 |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 12f5c5e75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820
Phase 2 Router Initialization | Checksum: 12f5c5e75

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d6157f10

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1635.348 ; gain = 136.820

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: d40f7ecf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: d40f7ecf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0715 | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820
Phase 4.1 Global Iteration 0 | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820
Phase 4 Rip-up And Reroute | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.228  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.228  | TNS=0      | WHS=0.25   | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820
Phase 6 Post Hold Fix | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.348 ; gain = 136.820

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0133064 %
  Global Horizontal Routing Utilization  = 0.0128465 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 699f22cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.348 ; gain = 138.820

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 56b366f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.348 ; gain = 138.820

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.246  | TNS=0.000  | WHS=0.266  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 56b366f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.348 ; gain = 138.820
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 56b366f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.348 ; gain = 138.820

Routing Is Done.

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.352 ; gain = 138.824
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.352 ; gain = 153.820
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/top_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1645.359 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/keith/Documents/VHDL-lib/top/lab_1/part_5/build/lab1_part5.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar 15 16:33:30 2014. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2013.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1880.578 ; gain = 235.219
INFO: [Common 17-206] Exiting Vivado at Sat Mar 15 16:33:30 2014...
