Analysis & Synthesis report for audio_generator
Sun Nov  9 20:46:10 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 14. Source assignments for waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 15. Source assignments for waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 16. Source assignments for waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 17. Source assignments for waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 18. Source assignments for waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 19. Source assignments for waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 20. Source assignments for waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 21. Source assignments for waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 22. Source assignments for waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 23. Source assignments for waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 24. Source assignments for waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated
 25. Parameter Settings for User Entity Instance: Top-level Entity: |audio_generator
 26. Parameter Settings for User Entity Instance: waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "waveform_generator:W12"
 41. Port Connectivity Checks: "waveform_generator:W11"
 42. Port Connectivity Checks: "waveform_generator:W10"
 43. Port Connectivity Checks: "waveform_generator:W9"
 44. Port Connectivity Checks: "waveform_generator:W8"
 45. Port Connectivity Checks: "waveform_generator:W7"
 46. Port Connectivity Checks: "waveform_generator:W6"
 47. Port Connectivity Checks: "waveform_generator:W5"
 48. Port Connectivity Checks: "waveform_generator:W4"
 49. Port Connectivity Checks: "waveform_generator:W3"
 50. Port Connectivity Checks: "waveform_generator:W2"
 51. Port Connectivity Checks: "waveform_generator:W1|numerically_controlled_oscillator:N1"
 52. Port Connectivity Checks: "waveform_generator:W1"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages
 56. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov  9 20:46:10 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; audio_generator                                 ;
; Top-level Entity Name           ; audio_generator                                 ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 411                                             ;
; Total pins                      ; 30                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 49,152                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; audio_generator    ; audio_generator    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-10        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; sine256.mif                      ; yes             ; User Memory Initialization File  ; D:/UofT/Y2/S1/ece241/final project/audio generator/sine256.mif                  ;         ;
; rom256x16.v                      ; yes             ; User Wizard-Generated File       ; D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v                  ;         ;
; audio_generator.v                ; yes             ; User Verilog HDL File            ; D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_05g1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/UofT/Y2/S1/ece241/final project/audio generator/db/altsyncram_05g1.tdf       ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/UofT/Y2/S1/ece241/final project/audio generator/db/lpm_divide_ibm.tdf        ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/UofT/Y2/S1/ece241/final project/audio generator/db/sign_div_unsign_olh.tdf   ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/UofT/Y2/S1/ece241/final project/audio generator/db/alt_u_div_mve.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 442         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 834         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 49          ;
;     -- 5 input functions                    ; 42          ;
;     -- 4 input functions                    ; 127         ;
;     -- <=3 input functions                  ; 616         ;
;                                             ;             ;
; Dedicated logic registers                   ; 411         ;
;                                             ;             ;
; I/O pins                                    ; 30          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 49152       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 603         ;
; Total fan-out                               ; 5396        ;
; Average fan-out                             ; 3.60        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name                       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |audio_generator                             ; 834 (119)           ; 411 (48)                  ; 49152             ; 0          ; 30   ; 0            ; |audio_generator                                                                                                    ; audio_generator                   ; work         ;
;    |lpm_divide:Div0|                         ; 346 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|lpm_divide:Div0                                                                                    ; lpm_divide                        ; work         ;
;       |lpm_divide_ibm:auto_generated|        ; 346 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                      ; lpm_divide_ibm                    ; work         ;
;          |sign_div_unsign_olh:divider|       ; 346 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                          ; sign_div_unsign_olh               ; work         ;
;             |alt_u_div_mve:divider|          ; 346 (346)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider    ; alt_u_div_mve                     ; work         ;
;    |waveform_generator:W10|                  ; 29 (0)              ; 29 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W10                                                                             ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 29 (29)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W10|numerically_controlled_oscillator:N1                                        ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W10|rom256x16:U1                                                                ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component                                ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W11|                  ; 32 (0)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W11                                                                             ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W11|numerically_controlled_oscillator:N1                                        ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W11|rom256x16:U1                                                                ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component                                ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W12|                  ; 30 (0)              ; 29 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W12                                                                             ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 30 (30)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W12|numerically_controlled_oscillator:N1                                        ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W12|rom256x16:U1                                                                ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component                                ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W1|                   ; 30 (0)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W1                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W1|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W1|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W2|                   ; 30 (0)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W2                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W2|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W2|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W3|                   ; 31 (0)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W3                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 31 (31)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W3|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W3|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W4|                   ; 31 (0)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W4                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 31 (31)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W4|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W4|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W5|                   ; 32 (0)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W5                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W5|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W5|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W6|                   ; 32 (0)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W6                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W6|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W6|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W7|                   ; 31 (0)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W7                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 31 (31)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W7|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W7|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W8|                   ; 31 (0)              ; 31 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W8                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 31 (31)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W8|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W8|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
;    |waveform_generator:W9|                   ; 30 (0)              ; 30 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W9                                                                              ; waveform_generator                ; work         ;
;       |numerically_controlled_oscillator:N1| ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W9|numerically_controlled_oscillator:N1                                         ; numerically_controlled_oscillator ; work         ;
;       |rom256x16:U1|                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W9|rom256x16:U1                                                                 ; rom256x16                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component                                 ; altsyncram                        ; work         ;
;             |altsyncram_05g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |audio_generator|waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated  ; altsyncram_05g1                   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
; waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine256.mif ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W1|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W2|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W3|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W4|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W5|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W6|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W7|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W8|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W9|rom256x16:U1  ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W10|rom256x16:U1 ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W11|rom256x16:U1 ; rom256x16.v     ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |audio_generator|waveform_generator:W12|rom256x16:U1 ; rom256x16.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                    ;
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal                                                                     ;
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; waveform_generator:W2|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W1|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W10|numerically_controlled_oscillator:N1|phase_angle[1]   ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W4|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W9|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W10|numerically_controlled_oscillator:N1|phase_angle[0]   ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[1,2] ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0] ;
; waveform_generator:W9|numerically_controlled_oscillator:N1|phase_angle[1]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W5|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W3|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W6|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W10|numerically_controlled_oscillator:N1|phase_angle[2]   ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W4|numerically_controlled_oscillator:N1|phase_angle[1]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W8|numerically_controlled_oscillator:N1|phase_angle[0]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W2|numerically_controlled_oscillator:N1|phase_angle[1]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W1|numerically_controlled_oscillator:N1|phase_angle[1]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W11|numerically_controlled_oscillator:N1|phase_angle[0]   ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W7|numerically_controlled_oscillator:N1|phase_angle[1]    ; Merged with waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[3] ;
; waveform_generator:W12|numerically_controlled_oscillator:N1|phase_angle[0]   ; Stuck at GND due to stuck port data_in                                                 ;
; Total Number of Removed Registers = 21                                       ;                                                                                        ;
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 411   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 363   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |audio_generator|amplitude_sum[14] ;
; 12:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |audio_generator|Add11             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |audio_generator ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; C              ; 00000000000000000101011111001010 ; Unsigned Binary             ;
; C_sh           ; 00000000000000000101110100000010 ; Unsigned Binary             ;
; D              ; 00000000000000000110001010001001 ; Unsigned Binary             ;
; D_sh           ; 00000000000000000110100001100110 ; Unsigned Binary             ;
; E              ; 00000000000000000110111010011011 ; Unsigned Binary             ;
; F              ; 00000000000000000111010100101111 ; Unsigned Binary             ;
; F_sh           ; 00000000000000000111110000100110 ; Unsigned Binary             ;
; G              ; 00000000000000001000001110001001 ; Unsigned Binary             ;
; G_sh           ; 00000000000000001000101101011010 ; Unsigned Binary             ;
; A              ; 00000000000000001001001110100100 ; Unsigned Binary             ;
; A_sh           ; 00000000000000001001110001101011 ; Unsigned Binary             ;
; B              ; 00000000000000001010010110111000 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_05g1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                  ;
; Entity Instance                           ; waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W2|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W3|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W4|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W5|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W6|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W7|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W8|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W9|rom256x16:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W10|rom256x16:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W11|rom256x16:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; waveform_generator:W12|rom256x16:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W12"        ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[8..7]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[5..3]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND ;
; phase_increment[12..11] ; Input ; Info     ; Stuck at GND ;
; phase_increment[2..0]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[14]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[13]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W11"        ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND ;
; phase_increment[9..7]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W10"        ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND ;
; phase_increment[11..10] ; Input ; Info     ; Stuck at GND ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[2]      ; Input ; Info     ; Stuck at VCC ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W9"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[9..8]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND ;
; phase_increment[14..12] ; Input ; Info     ; Stuck at GND ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[10]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[7]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[6]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[5]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W8"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND ;
; phase_increment[14..10] ; Input ; Info     ; Stuck at GND ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W7"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[14..10] ; Input ; Info     ; Stuck at VCC ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND ;
; phase_increment[9..6]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W6"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[14..12] ; Input ; Info     ; Stuck at VCC ;
; phase_increment[3..0]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND ;
; phase_increment[7..6]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W5"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC ;
; phase_increment[11..9]  ; Input ; Info     ; Stuck at VCC ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W4"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND ;
; phase_increment[10..7]  ; Input ; Info     ; Stuck at GND ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W3"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND ;
; phase_increment[12..10] ; Input ; Info     ; Stuck at GND ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[9]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W2"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND ;
; phase_increment[7..2]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W1|numerically_controlled_oscillator:N1"                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; phase_angle[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "waveform_generator:W1"         ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; phase_increment[10..6]  ; Input ; Info     ; Stuck at VCC ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND ;
; phase_increment[5..4]   ; Input ; Info     ; Stuck at GND ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 411                         ;
;     CLR               ; 363                         ;
;     SCLR              ; 48                          ;
; arriav_lcell_comb     ; 834                         ;
;     arith             ; 606                         ;
;         0 data inputs ; 58                          ;
;         1 data inputs ; 362                         ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 112                         ;
;         5 data inputs ; 36                          ;
;     normal            ; 219                         ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 76                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 49                          ;
;     shared            ; 9                           ;
;         0 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         4 data inputs ; 3                           ;
; boundary_port         ; 30                          ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 50.70                       ;
; Average LUT depth     ; 14.51                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Nov  9 20:46:01 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_generator -c audio_generator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom256x16.v
    Info (12023): Found entity 1: rom256x16 File: D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file audio_generator.v
    Info (12023): Found entity 1: audio_generator File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 1
    Info (12023): Found entity 2: waveform_generator File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 48
    Info (12023): Found entity 3: numerically_controlled_oscillator File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file bpm_counter.v
    Info (12023): Found entity 1: BPM_counter File: D:/UofT/Y2/S1/ece241/final project/audio generator/BPM_counter.v Line: 1
Warning (12019): Can't analyze file -- file audio_controller.v is missing
Info (12127): Elaborating entity "audio_generator" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at audio_generator.v(43): truncated value with size 32 to match size of target (16) File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 43
Info (12128): Elaborating entity "waveform_generator" for hierarchy "waveform_generator:W1" File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 21
Info (12128): Elaborating entity "numerically_controlled_oscillator" for hierarchy "waveform_generator:W1|numerically_controlled_oscillator:N1" File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 54
Info (12128): Elaborating entity "rom256x16" for hierarchy "waveform_generator:W1|rom256x16:U1" File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component" File: D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v Line: 82
Info (12130): Elaborated megafunction instantiation "waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component" File: D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v Line: 82
Info (12133): Instantiated megafunction "waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component" with the following parameter: File: D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine256.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_05g1.tdf
    Info (12023): Found entity 1: altsyncram_05g1 File: D:/UofT/Y2/S1/ece241/final project/audio generator/db/altsyncram_05g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_05g1" for hierarchy "waveform_generator:W1|rom256x16:U1|altsyncram:altsyncram_component|altsyncram_05g1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 43
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 43
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v Line: 43
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: D:/UofT/Y2/S1/ece241/final project/audio generator/db/lpm_divide_ibm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/UofT/Y2/S1/ece241/final project/audio generator/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: D:/UofT/Y2/S1/ece241/final project/audio generator/db/alt_u_div_mve.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/UofT/Y2/S1/ece241/final project/audio generator/output_files/audio_generator.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1056 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 834 logic cells
    Info (21064): Implemented 192 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Sun Nov  9 20:46:10 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/UofT/Y2/S1/ece241/final project/audio generator/output_files/audio_generator.map.smsg.


