
IHM03_Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092e8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  080094c0  080094c0  0000a4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009898  08009898  0000b560  2**0
                  CONTENTS
  4 .ARM          00000008  08009898  08009898  0000a898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098a0  080098a0  0000b560  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098a0  080098a0  0000a8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098a4  080098a4  0000a8a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000560  20000000  080098a8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000155c  20000560  08009e08  0000b560  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001abc  08009e08  0000babc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b560  2**0
                  CONTENTS, READONLY
 12 .debug_line   00044aa9  00000000  00000000  0000b590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 0000007d  00000000  00000000  00050039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   000474e4  00000000  00000000  000500b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000087f4  00000000  00000000  0009759a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001fe0  00000000  00000000  0009fd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0010168f  00000000  00000000  000a1d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000376c  00000000  00000000  001a33ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0001ca32  00000000  00000000  001a6b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002ba7b  00000000  00000000  001c359d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001ef018  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000053e4  00000000  00000000  001ef05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000560 	.word	0x20000560
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080094a8 	.word	0x080094a8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000564 	.word	0x20000564
 8000214:	080094a8 	.word	0x080094a8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000508:	480d      	ldr	r0, [pc, #52]	@ (8000540 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800050a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800050c:	480d      	ldr	r0, [pc, #52]	@ (8000544 <LoopForever+0x6>)
  ldr r1, =_edata
 800050e:	490e      	ldr	r1, [pc, #56]	@ (8000548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000510:	4a0e      	ldr	r2, [pc, #56]	@ (800054c <LoopForever+0xe>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000514:	e002      	b.n	800051c <LoopCopyDataInit>

08000516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051a:	3304      	adds	r3, #4

0800051c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800051c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800051e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000520:	d3f9      	bcc.n	8000516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000522:	4a0b      	ldr	r2, [pc, #44]	@ (8000550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000524:	4c0b      	ldr	r4, [pc, #44]	@ (8000554 <LoopForever+0x16>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000528:	e001      	b.n	800052e <LoopFillZerobss>

0800052a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800052c:	3204      	adds	r2, #4

0800052e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800052e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000530:	d3fb      	bcc.n	800052a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000532:	f003 fd59 	bl	8003fe8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000536:	f008 ff85 	bl	8009444 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800053a:	f000 fba9 	bl	8000c90 <main>

0800053e <LoopForever>:

LoopForever:
    b LoopForever
 800053e:	e7fe      	b.n	800053e <LoopForever>
  ldr   r0, =_estack
 8000540:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000548:	20000560 	.word	0x20000560
  ldr r2, =_sidata
 800054c:	080098a8 	.word	0x080098a8
  ldr r2, =_sbss
 8000550:	20000560 	.word	0x20000560
  ldr r4, =_ebss
 8000554:	20001abc 	.word	0x20001abc

08000558 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000558:	e7fe      	b.n	8000558 <BusFault_Handler>
	...

0800055c <ASPEP_start>:

  return (crc == 0U);
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 8000560:	6940      	ldr	r0, [r0, #20]
 8000562:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000564:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000566:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000568:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 800056a:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800056e:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000572:	6960      	ldr	r0, [r4, #20]
 8000574:	f104 011c 	add.w	r1, r4, #28
 8000578:	462b      	mov	r3, r5
 800057a:	2204      	movs	r2, #4
#ifdef NULL_PTR_ASP
  }
#endif
}
 800057c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000580:	4718      	bx	r3
 8000582:	bf00      	nop

08000584 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000584:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
               | (((uint32_t)capabilities->version) << 4U)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000586:	780b      	ldrb	r3, [r1, #0]
               | (((uint32_t)capabilities->version) << 4U)
 8000588:	790a      	ldrb	r2, [r1, #4]
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800058a:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800058e:	4c1e      	ldr	r4, [pc, #120]	@ (8000608 <ASPEP_sendBeacon+0x84>)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000590:	01db      	lsls	r3, r3, #7
 8000592:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000596:	784a      	ldrb	r2, [r1, #1]
 8000598:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800059c:	78ca      	ldrb	r2, [r1, #3]
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800059e:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005a2:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005a6:	b2da      	uxtb	r2, r3
 80005a8:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 80005ac:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005b0:	5ca2      	ldrb	r2, [r4, r2]
 80005b2:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80005b6:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80005b8:	5ca2      	ldrb	r2, [r4, r2]
 80005ba:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80005be:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005c0:	5ca2      	ldrb	r2, [r4, r2]
 80005c2:	4c12      	ldr	r4, [pc, #72]	@ (800060c <ASPEP_sendBeacon+0x88>)
 80005c4:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80005c8:	5ca2      	ldrb	r2, [r4, r2]
 80005ca:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005ce:	f043 0305 	orr.w	r3, r3, #5
 80005d2:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d4:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80005d6:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80005d8:	b14b      	cbz	r3, 80005ee <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 80005da:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80005dc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80005e0:	b913      	cbnz	r3, 80005e8 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80005e2:	2302      	movs	r3, #2
 80005e4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80005e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005ec:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005ee:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80005f2:	2303      	movs	r3, #3
 80005f4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80005f8:	6481      	str	r1, [r0, #72]	@ 0x48
 80005fa:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80005fc:	2204      	movs	r2, #4
 80005fe:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 8000600:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000604:	6940      	ldr	r0, [r0, #20]
 8000606:	4718      	bx	r3
 8000608:	080094d0 	.word	0x080094d0
 800060c:	080094c0 	.word	0x080094c0

08000610 <ASPEP_sendPing>:
{
 8000610:	b430      	push	{r4, r5}
              | (uint32_t)((uint32_t)cBit << 5U)
 8000612:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000614:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000618:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800061c:	4d1d      	ldr	r5, [pc, #116]	@ (8000694 <ASPEP_sendPing+0x84>)
              | (uint32_t)((uint32_t)cBit << 5U)
 800061e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000622:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
              | (uint32_t)((uint32_t)Nbit << 6U)
 8000626:	f00c 0101 	and.w	r1, ip, #1
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800062a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800062e:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
              | (uint32_t)((uint32_t)ipID << 8U)
 8000632:	f004 040f 	and.w	r4, r4, #15
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000636:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800063a:	b2da      	uxtb	r2, r3
 800063c:	4c16      	ldr	r4, [pc, #88]	@ (8000698 <ASPEP_sendPing+0x88>)
 800063e:	f042 0206 	orr.w	r2, r2, #6
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000642:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000646:	5ca2      	ldrb	r2, [r4, r2]
 8000648:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 800064c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800064e:	5ca2      	ldrb	r2, [r4, r2]
 8000650:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000654:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000656:	5ca2      	ldrb	r2, [r4, r2]
 8000658:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 800065c:	5ceb      	ldrb	r3, [r5, r3]
 800065e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000662:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000664:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000666:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000668:	b143      	cbz	r3, 800067c <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800066a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800066c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000670:	b913      	cbnz	r3, 8000678 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8000672:	2302      	movs	r3, #2
 8000674:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000678:	bc30      	pop	{r4, r5}
 800067a:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800067c:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000680:	2303      	movs	r3, #3
 8000682:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000686:	6481      	str	r1, [r0, #72]	@ 0x48
 8000688:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800068a:	2204      	movs	r2, #4
 800068c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800068e:	6940      	ldr	r0, [r0, #20]
}
 8000690:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000692:	4718      	bx	r3
 8000694:	080094c0 	.word	0x080094c0
 8000698:	080094d0 	.word	0x080094d0

0800069c <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 800069c:	2a0a      	cmp	r2, #10
 800069e:	d009      	beq.n	80006b4 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 80006a0:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d91d      	bls.n	80006e4 <ASPEP_getBuffer+0x48>
 80006a8:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d90d      	bls.n	80006cc <ASPEP_getBuffer+0x30>
        result = false;
 80006b0:	2000      	movs	r0, #0
}
 80006b2:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80006b4:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	d8f9      	bhi.n	80006b0 <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006bc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 80006be:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c0:	3304      	adds	r3, #4
 80006c2:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80006c4:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 80006c8:	2001      	movs	r0, #1
 80006ca:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006cc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006ce:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006d2:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006d6:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 80006d8:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006dc:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006de:	600b      	str	r3, [r1, #0]
  bool result = true;
 80006e0:	2001      	movs	r0, #1
 80006e2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006e4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 80006e6:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006ea:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006ee:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 80006f0:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006f4:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006f6:	600b      	str	r3, [r1, #0]
 80006f8:	e7f2      	b.n	80006e0 <ASPEP_getBuffer+0x44>
 80006fa:	bf00      	nop

080006fc <ASPEP_sendPacket>:
{
 80006fc:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80006fe:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 8000702:	2802      	cmp	r0, #2
 8000704:	d001      	beq.n	800070a <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 8000706:	2002      	movs	r0, #2
 8000708:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 800070a:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 800070e:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000712:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 8000716:	2801      	cmp	r0, #1
 8000718:	d104      	bne.n	8000724 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 800071a:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 800071e:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000720:	3202      	adds	r2, #2
 8000722:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000724:	2b0a      	cmp	r3, #10
 8000726:	d105      	bne.n	8000734 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8000728:	f89c 0010 	ldrb.w	r0, [ip, #16]
 800072c:	b348      	cbz	r0, 8000782 <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from master is processed*/
 800072e:	2000      	movs	r0, #0
 8000730:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8000734:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8000738:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800073a:	4d34      	ldr	r5, [pc, #208]	@ (800080c <ASPEP_sendPacket+0x110>)
 800073c:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800073e:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000740:	5d2e      	ldrb	r6, [r5, r4]
 8000742:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8000746:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000748:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800074c:	5d2e      	ldrb	r6, [r5, r4]
 800074e:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8000752:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000754:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000756:	5d2c      	ldrb	r4, [r5, r4]
 8000758:	f3c0 6503 	ubfx	r5, r0, #24, #4
 800075c:	406c      	eors	r4, r5
 800075e:	4d2c      	ldr	r5, [pc, #176]	@ (8000810 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8000760:	5d2c      	ldrb	r4, [r5, r4]
 8000762:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 8000766:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800076a:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800076c:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8000770:	b1b9      	cbz	r1, 80007a2 <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000772:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000774:	2b09      	cmp	r3, #9
 8000776:	d006      	beq.n	8000786 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 8000778:	2b0a      	cmp	r3, #10
 800077a:	d02a      	beq.n	80007d2 <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 800077c:	b37b      	cbz	r3, 80007de <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 800077e:	2000      	movs	r0, #0
}
 8000780:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8000782:	2001      	movs	r0, #1
}
 8000784:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000786:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800078a:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 800078c:	458e      	cmp	lr, r1
 800078e:	bf14      	ite	ne
 8000790:	2003      	movne	r0, #3
 8000792:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8000794:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 8000798:	b3a1      	cbz	r1, 8000804 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800079a:	2102      	movs	r1, #2
 800079c:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 800079e:	809a      	strh	r2, [r3, #4]
}
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 80007a2:	2b09      	cmp	r3, #9
 80007a4:	d029      	beq.n	80007fa <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 80007a6:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 80007a8:	f04f 0303 	mov.w	r3, #3
 80007ac:	bf0b      	itete	eq
 80007ae:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80007b2:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 80007b6:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007ba:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80007be:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 80007c2:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80007c4:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 80007c8:	f8dc 0014 	ldr.w	r0, [ip, #20]
 80007cc:	4671      	mov	r1, lr
 80007ce:	4798      	blx	r3
 80007d0:	e7d5      	b.n	800077e <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 80007d2:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d009      	beq.n	80007ee <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 80007da:	2003      	movs	r0, #3
}
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 80007de:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d1f9      	bne.n	80007da <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 80007e6:	2302      	movs	r3, #2
 80007e8:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 80007ec:	e7c7      	b.n	800077e <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 80007ee:	2302      	movs	r3, #2
 80007f0:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80007f4:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 80007f8:	e7c1      	b.n	800077e <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80007fa:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80007fe:	2103      	movs	r1, #3
 8000800:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000802:	e7dc      	b.n	80007be <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000804:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 8000808:	e7c7      	b.n	800079a <ASPEP_sendPacket+0x9e>
 800080a:	bf00      	nop
 800080c:	080094d0 	.word	0x080094d0
 8000810:	080094c0 	.word	0x080094c0

08000814 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000814:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000816:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800081a:	2b03      	cmp	r3, #3
{
 800081c:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800081e:	d013      	beq.n	8000848 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8000820:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8000822:	2100      	movs	r1, #0
 8000824:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000826:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 800082a:	2a02      	cmp	r2, #2
 800082c:	d013      	beq.n	8000856 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800082e:	2b02      	cmp	r3, #2
 8000830:	d11d      	bne.n	800086e <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000832:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000836:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000838:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800083a:	2204      	movs	r2, #4
 800083c:	6940      	ldr	r0, [r0, #20]
 800083e:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000840:	2303      	movs	r3, #3
 8000842:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000846:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000848:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 800084c:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800084e:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8000850:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8000854:	d10b      	bne.n	800086e <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000856:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800085a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800085c:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800085e:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8000860:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000862:	6960      	ldr	r0, [r4, #20]
 8000864:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000866:	2303      	movs	r3, #3
 8000868:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 800086c:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800086e:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8000870:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000872:	b1cb      	cbz	r3, 80008a8 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8000874:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8000876:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8000878:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800087a:	6819      	ldr	r1, [r3, #0]
 800087c:	889a      	ldrh	r2, [r3, #4]
 800087e:	6960      	ldr	r0, [r4, #20]
 8000880:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000882:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8000884:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8000888:	2b02      	cmp	r3, #2
 800088a:	d007      	beq.n	800089c <ASPEP_HWDataTransmittedIT+0x88>
 800088c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8000890:	2b02      	cmp	r3, #2
 8000892:	d003      	beq.n	800089c <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8000894:	2300      	movs	r3, #0
 8000896:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8000898:	b662      	cpsie	i
}
 800089a:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 800089c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800089e:	0063      	lsls	r3, r4, #1
 80008a0:	3368      	adds	r3, #104	@ 0x68
 80008a2:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 80008a4:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 80008a6:	e7f7      	b.n	8000898 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 80008a8:	64a3      	str	r3, [r4, #72]	@ 0x48
 80008aa:	e7f5      	b.n	8000898 <ASPEP_HWDataTransmittedIT+0x84>

080008ac <ASPEP_RXframeProcess>:
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
    bool validCRCData = true;

    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80008ac:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80008b0:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 80008b2:	f04f 0c00 	mov.w	ip, #0
{
 80008b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008ba:	4604      	mov	r4, r0
    *packetLength = 0;
 80008bc:	f8a1 c000 	strh.w	ip, [r1]
    if (pHandle->NewPacketAvailable)
 80008c0:	b1cb      	cbz	r3, 80008f6 <ASPEP_RXframeProcess+0x4a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80008c2:	f890 3064 	ldrb.w	r3, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80008c6:	f880 c061 	strb.w	ip, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d055      	beq.n	800097a <ASPEP_RXframeProcess+0xce>
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	d018      	beq.n	8000904 <ASPEP_RXframeProcess+0x58>
 80008d2:	b933      	cbnz	r3, 80008e2 <ASPEP_RXframeProcess+0x36>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 80008d4:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80008d6:	2905      	cmp	r1, #5
 80008d8:	f000 80e3 	beq.w	8000aa2 <ASPEP_RXframeProcess+0x1f6>
              /* Nothing to do, master has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 80008dc:	2906      	cmp	r1, #6
 80008de:	f000 8129 	beq.w	8000b34 <ASPEP_RXframeProcess+0x288>
  uint8_t *result = NULL;
 80008e2:	2500      	movs	r5, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008e4:	6960      	ldr	r0, [r4, #20]
 80008e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80008e8:	2204      	movs	r2, #4
 80008ea:	f104 011c 	add.w	r1, r4, #28
 80008ee:	4798      	blx	r3
    }
#ifdef NULL_PTR_ASP
  }
#endif
  return (result);
}
 80008f0:	4628      	mov	r0, r5
 80008f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80008f6:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 80008fa:	b9bb      	cbnz	r3, 800092c <ASPEP_RXframeProcess+0x80>
  uint8_t *result = NULL;
 80008fc:	2500      	movs	r5, #0
}
 80008fe:	4628      	mov	r0, r5
 8000900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8000904:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8000906:	2b05      	cmp	r3, #5
 8000908:	d045      	beq.n	8000996 <ASPEP_RXframeProcess+0xea>
          else if (PING == pHandle->rxPacketType)
 800090a:	2b06      	cmp	r3, #6
 800090c:	f000 8118 	beq.w	8000b40 <ASPEP_RXframeProcess+0x294>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000910:	2b09      	cmp	r3, #9
 8000912:	d1e6      	bne.n	80008e2 <ASPEP_RXframeProcess+0x36>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000914:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLength;
 8000918:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 800091c:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 800091e:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000920:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8000922:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000926:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 8000928:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800092a:	e7db      	b.n	80008e4 <ASPEP_RXframeProcess+0x38>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800092c:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8000930:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000932:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000936:	488b      	ldr	r0, [pc, #556]	@ (8000b64 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000938:	4d8b      	ldr	r5, [pc, #556]	@ (8000b68 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800093a:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800093e:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000942:	5c82      	ldrb	r2, [r0, r2]
 8000944:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8000948:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800094a:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 800094c:	5ceb      	ldrb	r3, [r5, r3]
 800094e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000952:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000956:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000958:	2b00      	cmp	r3, #0
 800095a:	f000 80f6 	beq.w	8000b4a <ASPEP_RXframeProcess+0x29e>
  __ASM volatile ("cpsie i" : : : "memory");
 800095e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000960:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8000964:	b913      	cbnz	r3, 800096c <ASPEP_RXframeProcess+0xc0>
          pHandle->ctrlBuffer.state = pending;
 8000966:	2302      	movs	r3, #2
 8000968:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 800096c:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 800096e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000970:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8000972:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000976:	4798      	blx	r3
 8000978:	e7c0      	b.n	80008fc <ASPEP_RXframeProcess+0x50>
          if (BEACON == pHandle->rxPacketType)
 800097a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 800097c:	2905      	cmp	r1, #5
 800097e:	d04f      	beq.n	8000a20 <ASPEP_RXframeProcess+0x174>
          else if (PING == pHandle->rxPacketType)
 8000980:	2906      	cmp	r1, #6
 8000982:	d1ae      	bne.n	80008e2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000984:	4619      	mov	r1, r3
 8000986:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800098a:	f7ff fe41 	bl	8000610 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 800098e:	2302      	movs	r3, #2
 8000990:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8000994:	e7a5      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000996:	f894 e01d 	ldrb.w	lr, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800099a:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 800099e:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009a0:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009a4:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009a8:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80009ac:	f00e 0e3f 	and.w	lr, lr, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80009b0:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009b2:	4575      	cmp	r5, lr
 80009b4:	bf28      	it	cs
 80009b6:	4675      	movcs	r5, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009b8:	42b0      	cmp	r0, r6
 80009ba:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80009bc:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009c0:	bf28      	it	cs
 80009c2:	4631      	movcs	r1, r6
 80009c4:	4663      	mov	r3, ip
 80009c6:	f361 0307 	bfi	r3, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80009ca:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009ce:	45b8      	cmp	r8, r7
 80009d0:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009d2:	f365 230f 	bfi	r3, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009d6:	bf28      	it	cs
 80009d8:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009da:	45ca      	cmp	sl, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009dc:	f361 4317 	bfi	r3, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009e0:	4651      	mov	r1, sl
 80009e2:	bf28      	it	cs
 80009e4:	4649      	movcs	r1, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009e6:	f361 631f 	bfi	r3, r1, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80009ea:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009ec:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80009ee:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80009f2:	d80f      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80009f4:	45ae      	cmp	lr, r5
 80009f6:	d80d      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80009f8:	45b8      	cmp	r8, r7
 80009fa:	d80b      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80009fc:	45ca      	cmp	sl, r9
 80009fe:	d809      	bhi.n	8000a14 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a00:	f894 c070 	ldrb.w	ip, [r4, #112]	@ 0x70
 8000a04:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000a08:	ebac 0c02 	sub.w	ip, ip, r2
 8000a0c:	fabc fc8c 	clz	ip, ip
 8000a10:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8000a14:	f884 c064 	strb.w	ip, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a18:	4620      	mov	r0, r4
 8000a1a:	f7ff fdb3 	bl	8000584 <ASPEP_sendBeacon>
 8000a1e:	e760      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a20:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a22:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a26:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a28:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a2c:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a30:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000a34:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000a38:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a3a:	42a8      	cmp	r0, r5
 8000a3c:	bf28      	it	cs
 8000a3e:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a40:	42b1      	cmp	r1, r6
 8000a42:	4663      	mov	r3, ip
 8000a44:	468c      	mov	ip, r1
 8000a46:	bf28      	it	cs
 8000a48:	46b4      	movcs	ip, r6
 8000a4a:	f36c 0307 	bfi	r3, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000a4e:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8000a52:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a56:	45bc      	cmp	ip, r7
 8000a58:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a5a:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a5e:	bf28      	it	cs
 8000a60:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a62:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a64:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a68:	46c1      	mov	r9, r8
 8000a6a:	bf28      	it	cs
 8000a6c:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a6e:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a72:	42b1      	cmp	r1, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a74:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a76:	d80b      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000a78:	4285      	cmp	r5, r0
 8000a7a:	d809      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000a7c:	45bc      	cmp	ip, r7
 8000a7e:	d807      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000a80:	45f0      	cmp	r8, lr
 8000a82:	d805      	bhi.n	8000a90 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a84:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000a88:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d002      	beq.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a96:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	f7ff fd72 	bl	8000584 <ASPEP_sendBeacon>
 8000aa0:	e71f      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000aa2:	f890 c01d 	ldrb.w	ip, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000aa6:	f890 106d 	ldrb.w	r1, [r0, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000aaa:	7f05      	ldrb	r5, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aac:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ab0:	f890 706e 	ldrb.w	r7, [r0, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ab4:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8000ab8:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8000abc:	09ed      	lsrs	r5, r5, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000abe:	4561      	cmp	r1, ip
 8000ac0:	bf28      	it	cs
 8000ac2:	4661      	movcs	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ac4:	42b5      	cmp	r5, r6
 8000ac6:	4628      	mov	r0, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000ac8:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000acc:	bf28      	it	cs
 8000ace:	4630      	movcs	r0, r6
 8000ad0:	f360 0307 	bfi	r3, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8000ad4:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ad8:	45b8      	cmp	r8, r7
 8000ada:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000adc:	f361 230f 	bfi	r3, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ae0:	bf28      	it	cs
 8000ae2:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ae4:	45ca      	cmp	sl, r9
 8000ae6:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ae8:	f360 4317 	bfi	r3, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000aec:	bf28      	it	cs
 8000aee:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000af0:	f36e 631f 	bfi	r3, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000af4:	42b5      	cmp	r5, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000af6:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000af8:	d8cd      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000afa:	458c      	cmp	ip, r1
 8000afc:	d8cb      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000afe:	45b8      	cmp	r8, r7
 8000b00:	d8c9      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b02:	45ca      	cmp	sl, r9
 8000b04:	d8c7      	bhi.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b06:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000b0a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d1c1      	bne.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b12:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b14:	1c42      	adds	r2, r0, #1
 8000b16:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b18:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b1a:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b1c:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b20:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b22:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b24:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b26:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b2a:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b2e:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
 8000b32:	e7b0      	b.n	8000a96 <ASPEP_RXframeProcess+0x1ea>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000b34:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b38:	4619      	mov	r1, r3
 8000b3a:	f7ff fd69 	bl	8000610 <ASPEP_sendPing>
 8000b3e:	e6d0      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000b40:	7f42      	ldrb	r2, [r0, #29]
 8000b42:	2101      	movs	r1, #1
 8000b44:	f7ff fd64 	bl	8000610 <ASPEP_sendPing>
 8000b48:	e6cb      	b.n	80008e2 <ASPEP_RXframeProcess+0x36>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000b4a:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000b54:	64a1      	str	r1, [r4, #72]	@ 0x48
 8000b56:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000b58:	2204      	movs	r2, #4
 8000b5a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b5c:	6960      	ldr	r0, [r4, #20]
 8000b5e:	4798      	blx	r3
 8000b60:	e704      	b.n	800096c <ASPEP_RXframeProcess+0xc0>
 8000b62:	bf00      	nop
 8000b64:	080094d0 	.word	0x080094d0
 8000b68:	080094c0 	.word	0x080094c0

08000b6c <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000b6c:	b510      	push	{r4, lr}
    /* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.
      * This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_
      * RXframeProcess
      * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be
      * configured after.*/
    switch (pHandle->ASPEP_TL_State)
 8000b6e:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 8000b72:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000b74:	b13b      	cbz	r3, 8000b86 <ASPEP_HWDataReceivedIT+0x1a>
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d104      	bne.n	8000b84 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000b80:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
        break;
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000b84:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000b86:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000b88:	4a1e      	ldr	r2, [pc, #120]	@ (8000c04 <ASPEP_HWDataReceivedIT+0x98>)
 8000b8a:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000b8c:	5cd3      	ldrb	r3, [r2, r3]
 8000b8e:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000b92:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000b94:	5cd3      	ldrb	r3, [r2, r3]
 8000b96:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8000b9a:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000b9c:	5cd3      	ldrb	r3, [r2, r3]
 8000b9e:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000ba2:	5cd3      	ldrb	r3, [r2, r3]
 8000ba4:	b95b      	cbnz	r3, 8000bbe <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000ba6:	7f03      	ldrb	r3, [r0, #28]
 8000ba8:	f003 030f 	and.w	r3, r3, #15
 8000bac:	2b06      	cmp	r3, #6
 8000bae:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8000bb0:	d809      	bhi.n	8000bc6 <ASPEP_HWDataReceivedIT+0x5a>
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d81e      	bhi.n	8000bf4 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 8000bbc:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000bbe:	2304      	movs	r3, #4
 8000bc0:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000bc4:	bd10      	pop	{r4, pc}
 8000bc6:	2b09      	cmp	r3, #9
 8000bc8:	d1f5      	bne.n	8000bb6 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000bca:	8b83      	ldrh	r3, [r0, #28]
 8000bcc:	091b      	lsrs	r3, r3, #4
 8000bce:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8000bd2:	b17b      	cbz	r3, 8000bf4 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000bd4:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d30f      	bcc.n	8000bfc <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000bdc:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 8000be0:	6981      	ldr	r1, [r0, #24]
 8000be2:	6940      	ldr	r0, [r0, #20]
 8000be4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000be8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000bea:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000bec:	2301      	movs	r3, #1
 8000bee:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 8000bf2:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8000bfa:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000c02:	bd10      	pop	{r4, pc}
 8000c04:	080094d0 	.word	0x080094d0

08000c08 <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8000c08:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000c10:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000c12:	6940      	ldr	r0, [r0, #20]
 8000c14:	2204      	movs	r2, #4
 8000c16:	311c      	adds	r1, #28
 8000c18:	4718      	bx	r3
 8000c1a:	bf00      	nop

08000c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c1c:	b510      	push	{r4, lr}
 8000c1e:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c20:	2238      	movs	r2, #56	@ 0x38
 8000c22:	2100      	movs	r1, #0
 8000c24:	a806      	add	r0, sp, #24
 8000c26:	f008 fc05 	bl	8009434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000c30:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000c34:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c36:	f004 faef 	bl	8005218 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c3a:	2001      	movs	r0, #1
 8000c3c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c40:	2206      	movs	r2, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c42:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c46:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c48:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c4a:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000c4c:	2155      	movs	r1, #85	@ 0x55
 8000c4e:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c50:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c52:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000c56:	e9cd 1210 	strd	r1, r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c5a:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5e:	f004 fb55 	bl	800530c <HAL_RCC_OscConfig>
 8000c62:	b108      	cbz	r0, 8000c68 <SystemClock_Config+0x4c>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c64:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c66:	e7fe      	b.n	8000c66 <SystemClock_Config+0x4a>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c68:	2104      	movs	r1, #4
 8000c6a:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6c:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c6e:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c72:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c76:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c7c:	f004 fdc0 	bl	8005800 <HAL_RCC_ClockConfig>
 8000c80:	b108      	cbz	r0, 8000c86 <SystemClock_Config+0x6a>
 8000c82:	b672      	cpsid	i
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <SystemClock_Config+0x68>
  HAL_RCC_EnableCSS();
 8000c86:	f004 fee9 	bl	8005a5c <HAL_RCC_EnableCSS>
}
 8000c8a:	b014      	add	sp, #80	@ 0x50
 8000c8c:	bd10      	pop	{r4, pc}
 8000c8e:	bf00      	nop

08000c90 <main>:
{
 8000c90:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	2600      	movs	r6, #0
{
 8000c96:	b0ab      	sub	sp, #172	@ 0xac
  HAL_Init();
 8000c98:	f003 f9d6 	bl	8004048 <HAL_Init>
  SystemClock_Config();
 8000c9c:	f7ff ffbe 	bl	8000c1c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	e9cd 661b 	strd	r6, r6, [sp, #108]	@ 0x6c
 8000ca4:	e9cd 661d 	strd	r6, r6, [sp, #116]	@ 0x74
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca8:	4cab      	ldr	r4, [pc, #684]	@ (8000f58 <main+0x2c8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000caa:	961f      	str	r6, [sp, #124]	@ 0x7c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cac:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8000cae:	48ab      	ldr	r0, [pc, #684]	@ (8000f5c <main+0x2cc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb0:	f043 0304 	orr.w	r3, r3, #4
 8000cb4:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000cb6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000cb8:	f003 0304 	and.w	r3, r3, #4
 8000cbc:	9304      	str	r3, [sp, #16]
 8000cbe:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cc0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000cc2:	f043 0320 	orr.w	r3, r3, #32
 8000cc6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000cc8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000cca:	f003 0320 	and.w	r3, r3, #32
 8000cce:	9305      	str	r3, [sp, #20]
 8000cd0:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000cda:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000cdc:	f003 0301 	and.w	r3, r3, #1
 8000ce0:	9306      	str	r3, [sp, #24]
 8000ce2:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000ce6:	f043 0302 	orr.w	r3, r3, #2
 8000cea:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000cec:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000cee:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8000cf2:	4632      	mov	r2, r6
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf4:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8000cf6:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfa:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8000cfc:	f004 fa86 	bl	800520c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000d00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000d04:	4896      	ldr	r0, [pc, #600]	@ (8000f60 <main+0x2d0>)
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000d06:	931b      	str	r3, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000d08:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d0a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d0e:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d10:	931c      	str	r3, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	961d      	str	r6, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d14:	f04f 0a02 	mov.w	sl, #2
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000d18:	f004 f970 	bl	8004ffc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 8000d1c:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d20:	488e      	ldr	r0, [pc, #568]	@ (8000f5c <main+0x2cc>)
 8000d22:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d24:	e9cd 251b 	strd	r2, r5, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d28:	e9cd aa1d 	strd	sl, sl, [sp, #116]	@ 0x74
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d2c:	f004 f966 	bl	8004ffc <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d30:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000d32:	f042 0204 	orr.w	r2, r2, #4
 8000d36:	64a2      	str	r2, [r4, #72]	@ 0x48
 8000d38:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000d3a:	f002 0204 	and.w	r2, r2, #4
 8000d3e:	9202      	str	r2, [sp, #8]
 8000d40:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d42:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000d44:	432a      	orrs	r2, r5
 8000d46:	64a2      	str	r2, [r4, #72]	@ 0x48
 8000d48:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  hadc1.Instance = ADC1;
 8000d4a:	4c86      	ldr	r4, [pc, #536]	@ (8000f64 <main+0x2d4>)
  ADC_MultiModeTypeDef multimode = {0};
 8000d4c:	960e      	str	r6, [sp, #56]	@ 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d4e:	402a      	ands	r2, r5
 8000d50:	9203      	str	r2, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d52:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d54:	9a03      	ldr	r2, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d56:	a81b      	add	r0, sp, #108	@ 0x6c
 8000d58:	223c      	movs	r2, #60	@ 0x3c
  ADC_MultiModeTypeDef multimode = {0};
 8000d5a:	e9cd 660f 	strd	r6, r6, [sp, #60]	@ 0x3c
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d5e:	f008 fb69 	bl	8009434 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d62:	2220      	movs	r2, #32
 8000d64:	4631      	mov	r1, r6
 8000d66:	a813      	add	r0, sp, #76	@ 0x4c
 8000d68:	f008 fb64 	bl	8009434 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d6c:	f44f 4700 	mov.w	r7, #32768	@ 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d70:	e9c4 6601 	strd	r6, r6, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d74:	e9c4 6504 	strd	r6, r5, [r4, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d78:	e9c4 660b 	strd	r6, r6, [r4, #44]	@ 0x2c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d7c:	83a6      	strh	r6, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d7e:	f884 6024 	strb.w	r6, [r4, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d82:	f884 6038 	strb.w	r6, [r4, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d86:	63e6      	str	r6, [r4, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d88:	f884 6040 	strb.w	r6, [r4, #64]	@ 0x40
  hadc1.Instance = ADC1;
 8000d8c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d90:	2604      	movs	r6, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d92:	4620      	mov	r0, r4
  hadc1.Init.NbrOfConversion = 1;
 8000d94:	6225      	str	r5, [r4, #32]
  hadc1.Instance = ADC1;
 8000d96:	6022      	str	r2, [r4, #0]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d98:	60e7      	str	r7, [r4, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d9a:	61a6      	str	r6, [r4, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d9c:	f003 f976 	bl	800408c <HAL_ADC_Init>
 8000da0:	b108      	cbz	r0, 8000da6 <main+0x116>
 8000da2:	b672      	cpsid	i
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <main+0x114>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000da6:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000da8:	a90e      	add	r1, sp, #56	@ 0x38
 8000daa:	4620      	mov	r0, r4
 8000dac:	f003 ff98 	bl	8004ce0 <HAL_ADCEx_MultiModeConfigChannel>
 8000db0:	b108      	cbz	r0, 8000db6 <main+0x126>
 8000db2:	b672      	cpsid	i
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <main+0x124>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000db6:	4a6c      	ldr	r2, [pc, #432]	@ (8000f68 <main+0x2d8>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000db8:	f8ad 0090 	strh.w	r0, [sp, #144]	@ 0x90
  sConfigInjected.InjectedOffset = 0;
 8000dbc:	e9cd 601f 	strd	r6, r0, [sp, #124]	@ 0x7c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000dc0:	f88d 0092 	strb.w	r0, [sp, #146]	@ 0x92
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000dc4:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000dc8:	f04f 0980 	mov.w	r9, #128	@ 0x80
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000dcc:	2309      	movs	r3, #9
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000dce:	f04f 087f 	mov.w	r8, #127	@ 0x7f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dd2:	a91b      	add	r1, sp, #108	@ 0x6c
 8000dd4:	4620      	mov	r0, r4
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000dd6:	e9cd 9925 	strd	r9, r9, [sp, #148]	@ 0x94
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000dda:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000dde:	951d      	str	r5, [sp, #116]	@ 0x74
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000de0:	f8cd a08c 	str.w	sl, [sp, #140]	@ 0x8c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000de4:	f8cd 8078 	str.w	r8, [sp, #120]	@ 0x78
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000de8:	f003 fca0 	bl	800472c <HAL_ADCEx_InjectedConfigChannel>
 8000dec:	b108      	cbz	r0, 8000df2 <main+0x162>
 8000dee:	b672      	cpsid	i
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <main+0x160>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000df2:	495e      	ldr	r1, [pc, #376]	@ (8000f6c <main+0x2dc>)
 8000df4:	f240 130f 	movw	r3, #271	@ 0x10f
 8000df8:	e9cd 131b 	strd	r1, r3, [sp, #108]	@ 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dfc:	4620      	mov	r0, r4
 8000dfe:	a91b      	add	r1, sp, #108	@ 0x6c
 8000e00:	f003 fc94 	bl	800472c <HAL_ADCEx_InjectedConfigChannel>
 8000e04:	b108      	cbz	r0, 8000e0a <main+0x17a>
 8000e06:	b672      	cpsid	i
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <main+0x178>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e0a:	4a59      	ldr	r2, [pc, #356]	@ (8000f70 <main+0x2e0>)
  sConfig.Offset = 0;
 8000e0c:	9018      	str	r0, [sp, #96]	@ 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e0e:	a913      	add	r1, sp, #76	@ 0x4c
 8000e10:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e12:	f04f 0b06 	mov.w	fp, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e16:	e9cd 6815 	strd	r6, r8, [sp, #84]	@ 0x54
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e1a:	e9cd 2b13 	strd	r2, fp, [sp, #76]	@ 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e1e:	9617      	str	r6, [sp, #92]	@ 0x5c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e20:	f003 fa34 	bl	800428c <HAL_ADC_ConfigChannel>
 8000e24:	4601      	mov	r1, r0
 8000e26:	b108      	cbz	r0, 8000e2c <main+0x19c>
 8000e28:	b672      	cpsid	i
  while (1)
 8000e2a:	e7fe      	b.n	8000e2a <main+0x19a>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e2c:	223c      	movs	r2, #60	@ 0x3c
 8000e2e:	9001      	str	r0, [sp, #4]
 8000e30:	a81b      	add	r0, sp, #108	@ 0x6c
  hadc2.Instance = ADC2;
 8000e32:	4c50      	ldr	r4, [pc, #320]	@ (8000f74 <main+0x2e4>)
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e34:	f008 fafe 	bl	8009434 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e38:	9901      	ldr	r1, [sp, #4]
 8000e3a:	2220      	movs	r2, #32
 8000e3c:	a813      	add	r0, sp, #76	@ 0x4c
 8000e3e:	f008 faf9 	bl	8009434 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e42:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8000e44:	4a4c      	ldr	r2, [pc, #304]	@ (8000f78 <main+0x2e8>)
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000e46:	60e7      	str	r7, [r4, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e48:	4620      	mov	r0, r4
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000e4a:	e9c4 1101 	strd	r1, r1, [r4, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e4e:	e9c4 1504 	strd	r1, r5, [r4, #16]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e52:	e9c4 110b 	strd	r1, r1, [r4, #44]	@ 0x2c
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e56:	61a6      	str	r6, [r4, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e58:	83a1      	strh	r1, [r4, #28]
  hadc2.Init.NbrOfConversion = 1;
 8000e5a:	6225      	str	r5, [r4, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e5c:	f884 1024 	strb.w	r1, [r4, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e60:	f884 1038 	strb.w	r1, [r4, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e64:	63e1      	str	r1, [r4, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000e66:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  hadc2.Instance = ADC2;
 8000e6a:	6022      	str	r2, [r4, #0]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e6c:	f003 f90e 	bl	800408c <HAL_ADC_Init>
 8000e70:	b108      	cbz	r0, 8000e76 <main+0x1e6>
 8000e72:	b672      	cpsid	i
  while (1)
 8000e74:	e7fe      	b.n	8000e74 <main+0x1e4>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e76:	4a3d      	ldr	r2, [pc, #244]	@ (8000f6c <main+0x2dc>)
  sConfigInjected.InjectedOffset = 0;
 8000e78:	9020      	str	r0, [sp, #128]	@ 0x80
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e7a:	2309      	movs	r3, #9
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e7c:	f8ad 0090 	strh.w	r0, [sp, #144]	@ 0x90
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e80:	f88d 0092 	strb.w	r0, [sp, #146]	@ 0x92
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000e84:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e88:	a91b      	add	r1, sp, #108	@ 0x6c
 8000e8a:	4620      	mov	r0, r4
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e8c:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e90:	e9cd 861e 	strd	r8, r6, [sp, #120]	@ 0x78
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e94:	e9cd 9925 	strd	r9, r9, [sp, #148]	@ 0x94
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000e98:	951d      	str	r5, [sp, #116]	@ 0x74
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000e9a:	f8cd a08c 	str.w	sl, [sp, #140]	@ 0x8c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e9e:	f003 fc45 	bl	800472c <HAL_ADCEx_InjectedConfigChannel>
 8000ea2:	b108      	cbz	r0, 8000ea8 <main+0x218>
 8000ea4:	b672      	cpsid	i
  while (1)
 8000ea6:	e7fe      	b.n	8000ea6 <main+0x216>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000ea8:	4b34      	ldr	r3, [pc, #208]	@ (8000f7c <main+0x2ec>)
 8000eaa:	f240 190f 	movw	r9, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000eae:	a91b      	add	r1, sp, #108	@ 0x6c
 8000eb0:	4620      	mov	r0, r4
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000eb2:	e9cd 391b 	strd	r3, r9, [sp, #108]	@ 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000eb6:	f003 fc39 	bl	800472c <HAL_ADCEx_InjectedConfigChannel>
 8000eba:	b108      	cbz	r0, 8000ec0 <main+0x230>
 8000ebc:	b672      	cpsid	i
  while (1)
 8000ebe:	e7fe      	b.n	8000ebe <main+0x22e>
  sConfig.Channel = ADC_CHANNEL_5;
 8000ec0:	4b2f      	ldr	r3, [pc, #188]	@ (8000f80 <main+0x2f0>)
  sConfig.Offset = 0;
 8000ec2:	9018      	str	r0, [sp, #96]	@ 0x60
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ec4:	a913      	add	r1, sp, #76	@ 0x4c
 8000ec6:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ec8:	f8cd b050 	str.w	fp, [sp, #80]	@ 0x50
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ecc:	f8cd 8058 	str.w	r8, [sp, #88]	@ 0x58
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000ed0:	9615      	str	r6, [sp, #84]	@ 0x54
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ed2:	9617      	str	r6, [sp, #92]	@ 0x5c
  sConfig.Channel = ADC_CHANNEL_5;
 8000ed4:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ed6:	f003 f9d9 	bl	800428c <HAL_ADC_ConfigChannel>
 8000eda:	b108      	cbz	r0, 8000ee0 <main+0x250>
 8000edc:	b672      	cpsid	i
  while (1)
 8000ede:	e7fe      	b.n	8000ede <main+0x24e>
  hcordic.Instance = CORDIC;
 8000ee0:	4828      	ldr	r0, [pc, #160]	@ (8000f84 <main+0x2f4>)
 8000ee2:	4b29      	ldr	r3, [pc, #164]	@ (8000f88 <main+0x2f8>)
 8000ee4:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000ee6:	f003 ff61 	bl	8004dac <HAL_CORDIC_Init>
 8000eea:	b108      	cbz	r0, 8000ef0 <main+0x260>
 8000eec:	b672      	cpsid	i
  while (1)
 8000eee:	e7fe      	b.n	8000eee <main+0x25e>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ef0:	2400      	movs	r4, #0
  htim1.Instance = TIM1;
 8000ef2:	4d26      	ldr	r5, [pc, #152]	@ (8000f8c <main+0x2fc>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ef4:	9412      	str	r4, [sp, #72]	@ 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ef6:	4621      	mov	r1, r4
 8000ef8:	2234      	movs	r2, #52	@ 0x34
 8000efa:	a81b      	add	r0, sp, #108	@ 0x6c
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000efc:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 8000f00:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f04:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 8000f08:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 8000f0c:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f10:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000f14:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f18:	9408      	str	r4, [sp, #32]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000f1a:	940b      	str	r4, [sp, #44]	@ 0x2c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f1c:	9419      	str	r4, [sp, #100]	@ 0x64
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f1e:	f008 fa89 	bl	8009434 <memset>
  htim1.Instance = TIM1;
 8000f22:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <main+0x300>)
 8000f24:	602b      	str	r3, [r5, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8000f26:	f04f 0820 	mov.w	r8, #32
 8000f2a:	f240 3352 	movw	r3, #850	@ 0x352
 8000f2e:	e9c5 8302 	strd	r8, r3, [r5, #8]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000f32:	606c      	str	r4, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f34:	61ac      	str	r4, [r5, #24]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000f36:	2305      	movs	r3, #5
 8000f38:	f44f 7480 	mov.w	r4, #256	@ 0x100
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f3c:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000f3e:	e9c5 4304 	strd	r4, r3, [r5, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f42:	f004 ffa1 	bl	8005e88 <HAL_TIM_Base_Init>
 8000f46:	b108      	cbz	r0, 8000f4c <main+0x2bc>
 8000f48:	b672      	cpsid	i
  while (1)
 8000f4a:	e7fe      	b.n	8000f4a <main+0x2ba>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	f005 f84b 	bl	8005fe8 <HAL_TIM_PWM_Init>
 8000f52:	b1f8      	cbz	r0, 8000f94 <main+0x304>
 8000f54:	b672      	cpsid	i
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <main+0x2c6>
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	48000400 	.word	0x48000400
 8000f60:	48000800 	.word	0x48000800
 8000f64:	20000800 	.word	0x20000800
 8000f68:	08600004 	.word	0x08600004
 8000f6c:	3ac04000 	.word	0x3ac04000
 8000f70:	04300002 	.word	0x04300002
 8000f74:	20000794 	.word	0x20000794
 8000f78:	50000100 	.word	0x50000100
 8000f7c:	10c00010 	.word	0x10c00010
 8000f80:	14f00020 	.word	0x14f00020
 8000f84:	2000076c 	.word	0x2000076c
 8000f88:	40020c00 	.word	0x40020c00
 8000f8c:	20000720 	.word	0x20000720
 8000f90:	40012c00 	.word	0x40012c00
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000f94:	f04f 0c06 	mov.w	ip, #6
 8000f98:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000f9a:	a90e      	add	r1, sp, #56	@ 0x38
 8000f9c:	4628      	mov	r0, r5
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000f9e:	e9cd c30e 	strd	ip, r3, [sp, #56]	@ 0x38
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000fa2:	f005 f965 	bl	8006270 <HAL_TIM_SlaveConfigSynchro>
 8000fa6:	b108      	cbz	r0, 8000fac <main+0x31c>
 8000fa8:	b672      	cpsid	i
  while (1)
 8000faa:	e7fe      	b.n	8000faa <main+0x31a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fac:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000fb0:	2670      	movs	r6, #112	@ 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fb2:	a908      	add	r1, sp, #32
 8000fb4:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000fb6:	9608      	str	r6, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fb8:	f005 fc20 	bl	80067fc <HAL_TIMEx_MasterConfigSynchronization>
 8000fbc:	b108      	cbz	r0, 8000fc2 <main+0x332>
 8000fbe:	b672      	cpsid	i
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <main+0x330>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8000fc2:	2101      	movs	r1, #1
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000fc4:	aa0b      	add	r2, sp, #44	@ 0x2c
 8000fc6:	4628      	mov	r0, r5
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8000fc8:	e9cd 110b 	strd	r1, r1, [sp, #44]	@ 0x2c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 8000fcc:	910d      	str	r1, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000fce:	f005 fcb5 	bl	800693c <HAL_TIMEx_ConfigBreakInput>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	b108      	cbz	r0, 8000fda <main+0x34a>
 8000fd6:	b672      	cpsid	i
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <main+0x348>
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fda:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fde:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fe2:	9019      	str	r0, [sp, #100]	@ 0x64
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8000fe4:	2760      	movs	r7, #96	@ 0x60
 8000fe6:	f240 13a9 	movw	r3, #425	@ 0x1a9
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fea:	a913      	add	r1, sp, #76	@ 0x4c
 8000fec:	4628      	mov	r0, r5
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8000fee:	e9cd 7313 	strd	r7, r3, [sp, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ff2:	f005 fb1d 	bl	8006630 <HAL_TIM_PWM_ConfigChannel>
 8000ff6:	b108      	cbz	r0, 8000ffc <main+0x36c>
 8000ff8:	b672      	cpsid	i
  while (1)
 8000ffa:	e7fe      	b.n	8000ffa <main+0x36a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ffc:	2204      	movs	r2, #4
 8000ffe:	a913      	add	r1, sp, #76	@ 0x4c
 8001000:	4628      	mov	r0, r5
 8001002:	f005 fb15 	bl	8006630 <HAL_TIM_PWM_ConfigChannel>
 8001006:	b108      	cbz	r0, 800100c <main+0x37c>
 8001008:	b672      	cpsid	i
  while (1)
 800100a:	e7fe      	b.n	800100a <main+0x37a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800100c:	2208      	movs	r2, #8
 800100e:	a913      	add	r1, sp, #76	@ 0x4c
 8001010:	4628      	mov	r0, r5
 8001012:	f005 fb0d 	bl	8006630 <HAL_TIM_PWM_ConfigChannel>
 8001016:	b108      	cbz	r0, 800101c <main+0x38c>
 8001018:	b672      	cpsid	i
  while (1)
 800101a:	e7fe      	b.n	800101a <main+0x38a>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 800101c:	f240 3351 	movw	r3, #849	@ 0x351
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001020:	220c      	movs	r2, #12
 8001022:	a913      	add	r1, sp, #76	@ 0x4c
 8001024:	4628      	mov	r0, r5
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8001026:	9314      	str	r3, [sp, #80]	@ 0x50
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001028:	9613      	str	r6, [sp, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800102a:	f005 fb01 	bl	8006630 <HAL_TIM_PWM_ConfigChannel>
 800102e:	4603      	mov	r3, r0
 8001030:	b108      	cbz	r0, 8001036 <main+0x3a6>
 8001032:	b672      	cpsid	i
  while (1)
 8001034:	e7fe      	b.n	8001034 <main+0x3a4>
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8001036:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800103a:	e9cd 321e 	strd	r3, r2, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 800103e:	941d      	str	r4, [sp, #116]	@ 0x74
  sBreakDeadTimeConfig.BreakFilter = 3;
 8001040:	2203      	movs	r2, #3
 8001042:	f44f 5400 	mov.w	r4, #8192	@ 0x2000
 8001046:	e9cd 4220 	strd	r4, r2, [sp, #128]	@ 0x80
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800104a:	e9cd 3322 	strd	r3, r3, [sp, #136]	@ 0x88
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800104e:	e9cd 3325 	strd	r3, r3, [sp, #148]	@ 0x94
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001052:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001054:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001058:	9327      	str	r3, [sp, #156]	@ 0x9c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800105a:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800105e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001062:	a91b      	add	r1, sp, #108	@ 0x6c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001064:	e9cd 531b 	strd	r5, r3, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001068:	9224      	str	r2, [sp, #144]	@ 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800106a:	f005 fc19 	bl	80068a0 <HAL_TIMEx_ConfigBreakDeadTime>
 800106e:	b108      	cbz	r0, 8001074 <main+0x3e4>
 8001070:	b672      	cpsid	i
  while (1)
 8001072:	e7fe      	b.n	8001072 <main+0x3e2>
  HAL_TIM_MspPostInit(&htim1);
 8001074:	484e      	ldr	r0, [pc, #312]	@ (80011b0 <main+0x520>)
  huart2.Instance = USART2;
 8001076:	4c4f      	ldr	r4, [pc, #316]	@ (80011b4 <main+0x524>)
  HAL_TIM_MspPostInit(&htim1);
 8001078:	f002 fd7e 	bl	8003b78 <HAL_TIM_MspPostInit>
  huart2.Init.BaudRate = 1843200;
 800107c:	494e      	ldr	r1, [pc, #312]	@ (80011b8 <main+0x528>)
 800107e:	f44f 12e1 	mov.w	r2, #1843200	@ 0x1c2000
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 1843200;
 8001084:	e9c4 1200 	strd	r1, r2, [r4]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001088:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 800108a:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800108c:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001090:	e9c4 3204 	strd	r3, r2, [r4, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001094:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001098:	e9c4 3308 	strd	r3, r3, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800109c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800109e:	f005 fecb 	bl	8006e38 <HAL_UART_Init>
 80010a2:	4601      	mov	r1, r0
 80010a4:	b108      	cbz	r0, 80010aa <main+0x41a>
 80010a6:	b672      	cpsid	i
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <main+0x418>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010aa:	4620      	mov	r0, r4
 80010ac:	f005 ff4e 	bl	8006f4c <HAL_UARTEx_SetTxFifoThreshold>
 80010b0:	4601      	mov	r1, r0
 80010b2:	b108      	cbz	r0, 80010b8 <main+0x428>
 80010b4:	b672      	cpsid	i
  while (1)
 80010b6:	e7fe      	b.n	80010b6 <main+0x426>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b8:	4620      	mov	r0, r4
 80010ba:	f005 ff89 	bl	8006fd0 <HAL_UARTEx_SetRxFifoThreshold>
 80010be:	b108      	cbz	r0, 80010c4 <main+0x434>
 80010c0:	b672      	cpsid	i
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <main+0x432>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80010c4:	4620      	mov	r0, r4
 80010c6:	f005 ff23 	bl	8006f10 <HAL_UARTEx_DisableFifoMode>
 80010ca:	4604      	mov	r4, r0
 80010cc:	b108      	cbz	r0, 80010d2 <main+0x442>
 80010ce:	b672      	cpsid	i
  while (1)
 80010d0:	e7fe      	b.n	80010d0 <main+0x440>
  htim2.Instance = TIM2;
 80010d2:	4d3a      	ldr	r5, [pc, #232]	@ (80011bc <main+0x52c>)
  MX_MotorControl_Init();
 80010d4:	f001 f816 	bl	8002104 <MX_MotorControl_Init>
  htim2.Instance = TIM2;
 80010d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010dc:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 1700-1;
 80010de:	f240 63a3 	movw	r3, #1699	@ 0x6a3
 80010e2:	606b      	str	r3, [r5, #4]
  htim2.Init.Period = 99999;
 80010e4:	4b36      	ldr	r3, [pc, #216]	@ (80011c0 <main+0x530>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e6:	9415      	str	r4, [sp, #84]	@ 0x54
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010e8:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ea:	e9cd 441b 	strd	r4, r4, [sp, #108]	@ 0x6c
 80010ee:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f2:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
  htim2.Init.Period = 99999;
 80010f6:	e9c5 4302 	strd	r4, r3, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010fa:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fc:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010fe:	f004 fec3 	bl	8005e88 <HAL_TIM_Base_Init>
 8001102:	b108      	cbz	r0, 8001108 <main+0x478>
 8001104:	b672      	cpsid	i
  while (1)
 8001106:	e7fe      	b.n	8001106 <main+0x476>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001108:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800110c:	a91b      	add	r1, sp, #108	@ 0x6c
 800110e:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001110:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001112:	f004 ffdf 	bl	80060d4 <HAL_TIM_ConfigClockSource>
 8001116:	4603      	mov	r3, r0
 8001118:	b108      	cbz	r0, 800111e <main+0x48e>
 800111a:	b672      	cpsid	i
  while (1)
 800111c:	e7fe      	b.n	800111c <main+0x48c>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800111e:	a913      	add	r1, sp, #76	@ 0x4c
 8001120:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001122:	9313      	str	r3, [sp, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001124:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001126:	f005 fb69 	bl	80067fc <HAL_TIMEx_MasterConfigSynchronization>
 800112a:	4604      	mov	r4, r0
 800112c:	b108      	cbz	r0, 8001132 <main+0x4a2>
 800112e:	b672      	cpsid	i
  while (1)
 8001130:	e7fe      	b.n	8001130 <main+0x4a0>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8001132:	2103      	movs	r1, #3
 8001134:	2201      	movs	r2, #1
 8001136:	2026      	movs	r0, #38	@ 0x26
 8001138:	f003 fe64 	bl	8004e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800113c:	2026      	movs	r0, #38	@ 0x26
 800113e:	f003 fe9d 	bl	8004e7c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001142:	4622      	mov	r2, r4
 8001144:	2103      	movs	r1, #3
 8001146:	200b      	movs	r0, #11
 8001148:	f003 fe5c 	bl	8004e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800114c:	200b      	movs	r0, #11
 800114e:	f003 fe95 	bl	8004e7c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001152:	2201      	movs	r2, #1
 8001154:	2104      	movs	r1, #4
 8001156:	2018      	movs	r0, #24
 8001158:	f003 fe54 	bl	8004e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800115c:	2018      	movs	r0, #24
 800115e:	f003 fe8d 	bl	8004e7c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001162:	4622      	mov	r2, r4
 8001164:	4621      	mov	r1, r4
 8001166:	2019      	movs	r0, #25
 8001168:	f003 fe4c 	bl	8004e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800116c:	2019      	movs	r0, #25
 800116e:	f003 fe85 	bl	8004e7c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001172:	4622      	mov	r2, r4
 8001174:	2102      	movs	r1, #2
 8001176:	2012      	movs	r0, #18
 8001178:	f003 fe44 	bl	8004e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800117c:	2012      	movs	r0, #18
 800117e:	f003 fe7d 	bl	8004e7c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001182:	4622      	mov	r2, r4
 8001184:	2103      	movs	r1, #3
 8001186:	2028      	movs	r0, #40	@ 0x28
 8001188:	f003 fe3c 	bl	8004e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800118c:	2028      	movs	r0, #40	@ 0x28
 800118e:	f003 fe75 	bl	8004e7c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001192:	4622      	mov	r2, r4
 8001194:	4621      	mov	r1, r4
 8001196:	201c      	movs	r0, #28
 8001198:	f003 fe34 	bl	8004e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800119c:	201c      	movs	r0, #28
 800119e:	f003 fe6d 	bl	8004e7c <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Init(&htim2);
 80011a2:	4628      	mov	r0, r5
 80011a4:	f004 fe70 	bl	8005e88 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80011a8:	4628      	mov	r0, r5
 80011aa:	f004 fee3 	bl	8005f74 <HAL_TIM_Base_Start_IT>
  while (1)
 80011ae:	e7fe      	b.n	80011ae <main+0x51e>
 80011b0:	20000720 	.word	0x20000720
 80011b4:	20000644 	.word	0x20000644
 80011b8:	40004400 	.word	0x40004400
 80011bc:	200006d4 	.word	0x200006d4
 80011c0:	0001869f 	.word	0x0001869f

080011c4 <HAL_TIM_PeriodElapsedCallback>:
{
 80011c4:	b508      	push	{r3, lr}
	if (htim->Instance == TIM2)
 80011c6:	6803      	ldr	r3, [r0, #0]
 80011c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011cc:	d000      	beq.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 80011ce:	bd08      	pop	{r3, pc}
		sharedCounter ++;
 80011d0:	4a41      	ldr	r2, [pc, #260]	@ (80012d8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80011d2:	6813      	ldr	r3, [r2, #0]
 80011d4:	3301      	adds	r3, #1
		if (sharedCounter < 11)
 80011d6:	2b0a      	cmp	r3, #10
		sharedCounter ++;
 80011d8:	6013      	str	r3, [r2, #0]
		if (sharedCounter < 11)
 80011da:	d921      	bls.n	8001220 <HAL_TIM_PeriodElapsedCallback+0x5c>
		else if (sharedCounter < 15)
 80011dc:	2b0e      	cmp	r3, #14
 80011de:	d910      	bls.n	8001202 <HAL_TIM_PeriodElapsedCallback+0x3e>
		else if (sharedCounter < 20)
 80011e0:	2b13      	cmp	r3, #19
 80011e2:	d82b      	bhi.n	800123c <HAL_TIM_PeriodElapsedCallback+0x78>
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 80011e4:	4b3d      	ldr	r3, [pc, #244]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x118>)
			Durationms = 50;
 80011e6:	4a3e      	ldr	r2, [pc, #248]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 80011e8:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((500 *10)/60)*65536;
 80011ea:	483e      	ldr	r0, [pc, #248]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 80011ec:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((500 *10)/60)*65536;
 80011ee:	f8df c10c 	ldr.w	ip, [pc, #268]	@ 80012fc <HAL_TIM_PeriodElapsedCallback+0x138>
 80011f2:	f8c0 c000 	str.w	ip, [r0]
			Durationms = 50;
 80011f6:	2132      	movs	r1, #50	@ 0x32
 80011f8:	8011      	strh	r1, [r2, #0]
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 80011fa:	f44f 02a6 	mov.w	r2, #5439488	@ 0x530000
 80011fe:	605a      	str	r2, [r3, #4]
}
 8001200:	bd08      	pop	{r3, pc}
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 8001202:	4b36      	ldr	r3, [pc, #216]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x118>)
			Durationms = 50;
 8001204:	4a36      	ldr	r2, [pc, #216]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 8001206:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((800*10)/60)*65536;
 8001208:	4836      	ldr	r0, [pc, #216]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 800120a:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((800*10)/60)*65536;
 800120c:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 8001300 <HAL_TIM_PeriodElapsedCallback+0x13c>
 8001210:	f8c0 c000 	str.w	ip, [r0]
			Durationms = 50;
 8001214:	2132      	movs	r1, #50	@ 0x32
 8001216:	8011      	strh	r1, [r2, #0]
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 8001218:	f44f 0205 	mov.w	r2, #8716288	@ 0x850000
 800121c:	605a      	str	r2, [r3, #4]
}
 800121e:	bd08      	pop	{r3, pc}
			DesiredSpeed = 1300;
 8001220:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 80012e8 <HAL_TIM_PeriodElapsedCallback+0x124>
			Durationms = 50;
 8001224:	4b2e      	ldr	r3, [pc, #184]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
			DesiredSpeed = -300;
 8001226:	4a2f      	ldr	r2, [pc, #188]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
			Durationms = 50;
 8001228:	2032      	movs	r0, #50	@ 0x32
 800122a:	8018      	strh	r0, [r3, #0]
			DesiredSpeed = -300;
 800122c:	ed82 0a00 	vstr	s0, [r2]
			MC_ProgramSpeedRampMotor1_F(DesiredSpeed, Durationms);
 8001230:	f000 f87a 	bl	8001328 <MC_ProgramSpeedRampMotor1_F>
}
 8001234:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			(void)MC_StartMotor1();
 8001238:	f000 b86a 	b.w	8001310 <MC_StartMotor1>
		else if (sharedCounter < 25)
 800123c:	2b18      	cmp	r3, #24
 800123e:	d913      	bls.n	8001268 <HAL_TIM_PeriodElapsedCallback+0xa4>
		else if (sharedCounter < 27)
 8001240:	2b1a      	cmp	r3, #26
 8001242:	d922      	bls.n	800128a <HAL_TIM_PeriodElapsedCallback+0xc6>
		else if (sharedCounter < 32)
 8001244:	2b1f      	cmp	r3, #31
 8001246:	d934      	bls.n	80012b2 <HAL_TIM_PeriodElapsedCallback+0xee>
		else if (sharedCounter < 37)
 8001248:	2b24      	cmp	r3, #36	@ 0x24
 800124a:	d822      	bhi.n	8001292 <HAL_TIM_PeriodElapsedCallback+0xce>
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 800124c:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x118>)
			Durationms = 50;
 800124e:	4a24      	ldr	r2, [pc, #144]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 8001250:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((500 *10)/60)*65536;
 8001252:	4824      	ldr	r0, [pc, #144]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 8001254:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((500 *10)/60)*65536;
 8001256:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 80012fc <HAL_TIM_PeriodElapsedCallback+0x138>
 800125a:	f8c0 c000 	str.w	ip, [r0]
			Durationms = 50;
 800125e:	2132      	movs	r1, #50	@ 0x32
 8001260:	8011      	strh	r1, [r2, #0]
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 8001262:	4a22      	ldr	r2, [pc, #136]	@ (80012ec <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001264:	605a      	str	r2, [r3, #4]
}
 8001266:	bd08      	pop	{r3, pc}
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 8001268:	4b1c      	ldr	r3, [pc, #112]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x118>)
			Durationms = 50;
 800126a:	4a1d      	ldr	r2, [pc, #116]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 800126c:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((300 *10)/60)*65536;
 800126e:	481d      	ldr	r0, [pc, #116]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 8001270:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((300 *10)/60)*65536;
 8001272:	f8df c090 	ldr.w	ip, [pc, #144]	@ 8001304 <HAL_TIM_PeriodElapsedCallback+0x140>
 8001276:	f8c0 c000 	str.w	ip, [r0]
			Durationms = 50;
 800127a:	2132      	movs	r1, #50	@ 0x32
 800127c:	8011      	strh	r1, [r2, #0]
			pMCI[M1]->pSTC->SpeedRefUnitExt = DesiredSpeed ;
 800127e:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 8001282:	605a      	str	r2, [r3, #4]
}
 8001284:	bd08      	pop	{r3, pc}
		else if (sharedCounter < 52)
 8001286:	2b33      	cmp	r3, #51	@ 0x33
 8001288:	d8a1      	bhi.n	80011ce <HAL_TIM_PeriodElapsedCallback+0xa>
}
 800128a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			(void)MC_StopMotor1();
 800128e:	f000 b845 	b.w	800131c <MC_StopMotor1>
		else if (sharedCounter < 42)
 8001292:	2b29      	cmp	r3, #41	@ 0x29
 8001294:	d810      	bhi.n	80012b8 <HAL_TIM_PeriodElapsedCallback+0xf4>
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 8001296:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x118>)
			Durationms = 50;
 8001298:	4a11      	ldr	r2, [pc, #68]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 800129a:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((800 *10)/60)*65536;
 800129c:	4811      	ldr	r0, [pc, #68]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 800129e:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((800 *10)/60)*65536;
 80012a0:	f8df c05c 	ldr.w	ip, [pc, #92]	@ 8001300 <HAL_TIM_PeriodElapsedCallback+0x13c>
 80012a4:	f8c0 c000 	str.w	ip, [r0]
			Durationms = 50;
 80012a8:	2132      	movs	r1, #50	@ 0x32
 80012aa:	8011      	strh	r1, [r2, #0]
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 80012ac:	4a10      	ldr	r2, [pc, #64]	@ (80012f0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80012ae:	605a      	str	r2, [r3, #4]
}
 80012b0:	bd08      	pop	{r3, pc}
			DesiredSpeed = -300;
 80012b2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80012f4 <HAL_TIM_PeriodElapsedCallback+0x130>
 80012b6:	e7b5      	b.n	8001224 <HAL_TIM_PeriodElapsedCallback+0x60>
		else if (sharedCounter < 47)
 80012b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80012ba:	d8e4      	bhi.n	8001286 <HAL_TIM_PeriodElapsedCallback+0xc2>
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 80012bc:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <HAL_TIM_PeriodElapsedCallback+0x118>)
			Durationms = 50;
 80012be:	4a08      	ldr	r2, [pc, #32]	@ (80012e0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 80012c0:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((1300 *10)/60)*65536;
 80012c2:	4808      	ldr	r0, [pc, #32]	@ (80012e4 <HAL_TIM_PeriodElapsedCallback+0x120>)
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 80012c4:	681b      	ldr	r3, [r3, #0]
			DesiredSpeed = ((1300 *10)/60)*65536;
 80012c6:	f8df c040 	ldr.w	ip, [pc, #64]	@ 8001308 <HAL_TIM_PeriodElapsedCallback+0x144>
 80012ca:	f8c0 c000 	str.w	ip, [r0]
			Durationms = 50;
 80012ce:	2132      	movs	r1, #50	@ 0x32
 80012d0:	8011      	strh	r1, [r2, #0]
			pMCI[M1]->pSTC->SpeedRefUnitExt = -DesiredSpeed ;
 80012d2:	4a09      	ldr	r2, [pc, #36]	@ (80012f8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80012d4:	605a      	str	r2, [r3, #4]
}
 80012d6:	bd08      	pop	{r3, pc}
 80012d8:	20000580 	.word	0x20000580
 80012dc:	20001a5c 	.word	0x20001a5c
 80012e0:	20000000 	.word	0x20000000
 80012e4:	2000057c 	.word	0x2000057c
 80012e8:	44a28000 	.word	0x44a28000
 80012ec:	ffad0000 	.word	0xffad0000
 80012f0:	ff7b0000 	.word	0xff7b0000
 80012f4:	c3960000 	.word	0xc3960000
 80012f8:	ff280000 	.word	0xff280000
 80012fc:	4aa60000 	.word	0x4aa60000
 8001300:	4b050000 	.word	0x4b050000
 8001304:	4a480000 	.word	0x4a480000
 8001308:	4b580000 	.word	0x4b580000

0800130c <Error_Handler>:
 800130c:	b672      	cpsid	i
  while (1)
 800130e:	e7fe      	b.n	800130e <Error_Handler+0x2>

08001310 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8001310:	4b01      	ldr	r3, [pc, #4]	@ (8001318 <MC_StartMotor1+0x8>)
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	f000 b8a8 	b.w	8001468 <MCI_StartMotor>
 8001318:	20001a5c 	.word	0x20001a5c

0800131c <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 800131c:	4b01      	ldr	r3, [pc, #4]	@ (8001324 <MC_StopMotor1+0x8>)
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	f000 b8b8 	b.w	8001494 <MCI_StopMotor>
 8001324:	20001a5c 	.word	0x20001a5c

08001328 <MC_ProgramSpeedRampMotor1_F>:
  *         is possible to set 0 to perform an instantaneous change in the speed
  *         value.
  */
__weak void MC_ProgramSpeedRampMotor1_F( float FinalSpeed, uint16_t hDurationms )
{
	MCI_ExecSpeedRamp_F( pMCI[M1], FinalSpeed, hDurationms );
 8001328:	4b02      	ldr	r3, [pc, #8]	@ (8001334 <MC_ProgramSpeedRampMotor1_F+0xc>)
{
 800132a:	4601      	mov	r1, r0
	MCI_ExecSpeedRamp_F( pMCI[M1], FinalSpeed, hDurationms );
 800132c:	6818      	ldr	r0, [r3, #0]
 800132e:	f000 b82b 	b.w	8001388 <MCI_ExecSpeedRamp_F>
 8001332:	bf00      	nop
 8001334:	20001a5c 	.word	0x20001a5c

08001338 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 8001338:	4b01      	ldr	r3, [pc, #4]	@ (8001340 <MC_GetSTMStateMotor1+0x8>)
 800133a:	6818      	ldr	r0, [r3, #0]
 800133c:	f000 b88e 	b.w	800145c <MCI_GetSTMState>
 8001340:	20001a5c 	.word	0x20001a5c

08001344 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */
__weak uint8_t MC_ProfilerCommand (uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return MCP_CMD_UNKNOWN;
}
 8001344:	2002      	movs	r0, #2
 8001346:	4770      	bx	lr

08001348 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop

0800134c <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop

08001350 <MCI_Init>:
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001350:	f04f 0c00 	mov.w	ip, #0
    pHandle->pFOCVars = pFOCVars;
 8001354:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->pPWM = pPWMHandle;
 8001358:	6083      	str	r3, [r0, #8]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 800135a:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = 0;
 800135e:	f8c0 c00e 	str.w	ip, [r0, #14]
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
 8001362:	f8a0 c016 	strh.w	ip, [r0, #22]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 8001366:	f880 c01e 	strb.w	ip, [r0, #30]
    pHandle->DirectCommand = MCI_NO_COMMAND;
 800136a:	f8a0 c018 	strh.w	ip, [r0, #24]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 800136e:	f8c0 c01a 	str.w	ip, [r0, #26]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001372:	4770      	bx	lr

08001374 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001374:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001378:	f240 3301 	movw	r3, #769	@ 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 800137c:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 8001380:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 8001382:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001384:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001386:	4770      	bx	lr

08001388 <MCI_ExecSpeedRamp_F>:
    /* Nothing to do */
  }
  else
  {
#endif
    int16_t hFinalSpeed = (int16_t) ((FinalSpeed * SPEED_UNIT) / U_RPM);
 8001388:	eddf 7a06 	vldr	s15, [pc, #24]	@ 80013a4 <MCI_ExecSpeedRamp_F+0x1c>
 800138c:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 8001390:	b508      	push	{r3, lr}
    int16_t hFinalSpeed = (int16_t) ((FinalSpeed * SPEED_UNIT) / U_RPM);
 8001392:	eebd 0ac0 	vcvt.s32.f32	s0, s0
{
 8001396:	460a      	mov	r2, r1
    MCI_ExecSpeedRamp(pHandle, hFinalSpeed, hDurationms);
 8001398:	ee10 3a10 	vmov	r3, s0
 800139c:	b219      	sxth	r1, r3
 800139e:	f7ff ffe9 	bl	8001374 <MCI_ExecSpeedRamp>
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80013a2:	bd08      	pop	{r3, pc}
 80013a4:	3e2aaaab 	.word	0x3e2aaaab

080013a8 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80013a8:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013ac:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80013b0:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 80013b4:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 80013b6:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013b8:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80013ba:	4770      	bx	lr

080013bc <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 80013bc:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80013be:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013c0:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80013c4:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 80013c6:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013ca:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80013cc:	b002      	add	sp, #8
 80013ce:	4770      	bx	lr

080013d0 <MCI_FaultProcessing>:
 * @retval State_t New state machine state after fault processing
 */
__weak void MCI_FaultProcessing(MCI_Handle_t *pHandle, uint16_t hSetErrors, uint16_t hResetErrors)
{
  /* Set current errors */
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80013d0:	8b43      	ldrh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 80013d2:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80013d6:	430b      	orrs	r3, r1
 80013d8:	ea23 0302 	bic.w	r3, r3, r2
  pHandle->PastFaults |= hSetErrors;
 80013dc:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80013e0:	8343      	strh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 80013e2:	8381      	strh	r1, [r0, #28]

  return;
}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop

080013e8 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 80013e8:	7f83      	ldrb	r3, [r0, #30]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d000      	beq.n	80013f0 <MCI_ExecBufferedCommands+0x8>
 80013ee:	4770      	bx	lr
{
 80013f0:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 80013f2:	7b02      	ldrb	r2, [r0, #12]
 80013f4:	2a02      	cmp	r2, #2
 80013f6:	4604      	mov	r4, r0
 80013f8:	d006      	beq.n	8001408 <MCI_ExecBufferedCommands+0x20>
 80013fa:	2a03      	cmp	r2, #3
 80013fc:	d026      	beq.n	800144c <MCI_ExecBufferedCommands+0x64>
 80013fe:	2a01      	cmp	r2, #1
 8001400:	d015      	beq.n	800142e <MCI_ExecBufferedCommands+0x46>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8001402:	2303      	movs	r3, #3
 8001404:	77a3      	strb	r3, [r4, #30]
      }
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8001406:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001408:	6843      	ldr	r3, [r0, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8001410:	6800      	ldr	r0, [r0, #0]
 8001412:	2104      	movs	r1, #4
 8001414:	f007 fb94 	bl	8008b40 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8001418:	8ae2      	ldrh	r2, [r4, #22]
 800141a:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 800141e:	6820      	ldr	r0, [r4, #0]
 8001420:	f007 fb92 	bl	8008b48 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 8001424:	2800      	cmp	r0, #0
 8001426:	d0ec      	beq.n	8001402 <MCI_ExecBufferedCommands+0x1a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8001428:	2302      	movs	r3, #2
 800142a:	77a3      	strb	r3, [r4, #30]
}
 800142c:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 800142e:	6843      	ldr	r3, [r0, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8001436:	6800      	ldr	r0, [r0, #0]
 8001438:	2103      	movs	r1, #3
 800143a:	f007 fb81 	bl	8008b40 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 800143e:	8ae2      	ldrh	r2, [r4, #22]
 8001440:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001444:	6820      	ldr	r0, [r4, #0]
 8001446:	f007 fb7f 	bl	8008b48 <STC_ExecRamp>
          break;
 800144a:	e7eb      	b.n	8001424 <MCI_ExecBufferedCommands+0x3c>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 800144c:	6842      	ldr	r2, [r0, #4]
 800144e:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8001452:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8001456:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 8001458:	e7e6      	b.n	8001428 <MCI_ExecBufferedCommands+0x40>
 800145a:	bf00      	nop

0800145c <MCI_GetSTMState>:
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak MCI_State_t  MCI_GetSTMState(MCI_Handle_t *pHandle)
{
  return (pHandle->State);
}
 800145c:	7e40      	ldrb	r0, [r0, #25]
 800145e:	4770      	bx	lr

08001460 <MCI_GetOccurredFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->PastFaults);
}
 8001460:	8b80      	ldrh	r0, [r0, #28]
 8001462:	4770      	bx	lr

08001464 <MCI_GetCurrentFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->CurrentFaults);
}
 8001464:	8b40      	ldrh	r0, [r0, #26]
 8001466:	4770      	bx	lr

08001468 <MCI_StartMotor>:
{
 8001468:	b510      	push	{r4, lr}
 800146a:	4604      	mov	r4, r0
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 800146c:	f7ff fff6 	bl	800145c <MCI_GetSTMState>
 8001470:	b108      	cbz	r0, 8001476 <MCI_StartMotor+0xe>
    RetVal = false;
 8001472:	2000      	movs	r0, #0
}
 8001474:	bd10      	pop	{r4, pc}
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001476:	4620      	mov	r0, r4
 8001478:	f7ff fff2 	bl	8001460 <MCI_GetOccurredFaults>
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 800147c:	2800      	cmp	r0, #0
 800147e:	d1f8      	bne.n	8001472 <MCI_StartMotor+0xa>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001480:	4620      	mov	r0, r4
 8001482:	f7ff ffef 	bl	8001464 <MCI_GetCurrentFaults>
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001486:	2800      	cmp	r0, #0
 8001488:	d1f3      	bne.n	8001472 <MCI_StartMotor+0xa>
    pHandle->DirectCommand = MCI_START;
 800148a:	2001      	movs	r0, #1
 800148c:	7620      	strb	r0, [r4, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800148e:	77a0      	strb	r0, [r4, #30]
}
 8001490:	bd10      	pop	{r4, pc}
 8001492:	bf00      	nop

08001494 <MCI_StopMotor>:
{
 8001494:	b538      	push	{r3, r4, r5, lr}
 8001496:	4605      	mov	r5, r0
  State = MCI_GetSTMState(pHandle);
 8001498:	f7ff ffe0 	bl	800145c <MCI_GetSTMState>
  if (IDLE == State  || ICLWAIT == State)
 800149c:	4604      	mov	r4, r0
 800149e:	b118      	cbz	r0, 80014a8 <MCI_StopMotor+0x14>
 80014a0:	f1b0 040c 	subs.w	r4, r0, #12
 80014a4:	bf18      	it	ne
 80014a6:	2401      	movne	r4, #1
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80014a8:	4628      	mov	r0, r5
 80014aa:	f7ff ffd9 	bl	8001460 <MCI_GetOccurredFaults>
 80014ae:	b110      	cbz	r0, 80014b6 <MCI_StopMotor+0x22>
    RetVal = false;
 80014b0:	2400      	movs	r4, #0
}
 80014b2:	4620      	mov	r0, r4
 80014b4:	bd38      	pop	{r3, r4, r5, pc}
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80014b6:	4628      	mov	r0, r5
 80014b8:	f7ff ffd4 	bl	8001464 <MCI_GetCurrentFaults>
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80014bc:	2800      	cmp	r0, #0
 80014be:	d1f7      	bne.n	80014b0 <MCI_StopMotor+0x1c>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80014c0:	2c00      	cmp	r4, #0
 80014c2:	d0f5      	beq.n	80014b0 <MCI_StopMotor+0x1c>
    pHandle->DirectCommand = MCI_STOP;
 80014c4:	2305      	movs	r3, #5
 80014c6:	762b      	strb	r3, [r5, #24]
    RetVal = true;
 80014c8:	e7f3      	b.n	80014b2 <MCI_StopMotor+0x1e>
 80014ca:	bf00      	nop

080014cc <MCI_FaultAcknowledged>:
{
 80014cc:	b510      	push	{r4, lr}
 80014ce:	4604      	mov	r4, r0
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80014d0:	f7ff ffc4 	bl	800145c <MCI_GetSTMState>
 80014d4:	280b      	cmp	r0, #11
 80014d6:	d001      	beq.n	80014dc <MCI_FaultAcknowledged+0x10>
    RetVal = false;
 80014d8:	2000      	movs	r0, #0
}
 80014da:	bd10      	pop	{r4, pc}
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80014dc:	4620      	mov	r0, r4
 80014de:	f7ff ffc1 	bl	8001464 <MCI_GetCurrentFaults>
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d1f8      	bne.n	80014d8 <MCI_FaultAcknowledged+0xc>
    pHandle->DirectCommand = MCI_ACK_FAULTS;
 80014e6:	2302      	movs	r3, #2
 80014e8:	7623      	strb	r3, [r4, #24]
    pHandle->PastFaults = MC_NO_FAULTS;
 80014ea:	83a0      	strh	r0, [r4, #28]
    RetVal = true;
 80014ec:	2001      	movs	r0, #1
}
 80014ee:	bd10      	pop	{r4, pc}

080014f0 <MCI_GetFaultState>:
  */
__weak uint32_t MCI_GetFaultState(MCI_Handle_t *pHandle)
{
  uint32_t LocalFaultState;

  LocalFaultState = (uint32_t)(pHandle->PastFaults);
 80014f0:	8b83      	ldrh	r3, [r0, #28]
  LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 80014f2:	8b40      	ldrh	r0, [r0, #26]

  return (LocalFaultState);
}
 80014f4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop

080014fc <MCI_GetControlMode>:
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 80014fc:	7fc0      	ldrb	r0, [r0, #31]
 80014fe:	4770      	bx	lr

08001500 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 8001500:	7b03      	ldrb	r3, [r0, #12]
 8001502:	2b02      	cmp	r3, #2
 8001504:	d005      	beq.n	8001512 <MCI_GetImposedMotorDirection+0x12>
 8001506:	2b03      	cmp	r3, #3
 8001508:	d013      	beq.n	8001532 <MCI_GetImposedMotorDirection+0x32>
 800150a:	2b01      	cmp	r3, #1
 800150c:	d009      	beq.n	8001522 <MCI_GetImposedMotorDirection+0x22>
  int16_t retVal = 1;
 800150e:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (retVal);
}
 8001510:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 8001512:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
          retVal = -1;
 8001516:	2b00      	cmp	r3, #0
 8001518:	bfac      	ite	ge
 800151a:	2001      	movge	r0, #1
 800151c:	f04f 30ff 	movlt.w	r0, #4294967295
 8001520:	4770      	bx	lr
        if (pHandle->hFinalSpeed < 0)
 8001522:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
          retVal = -1;
 8001526:	2b00      	cmp	r3, #0
 8001528:	bfac      	ite	ge
 800152a:	2001      	movge	r0, #1
 800152c:	f04f 30ff 	movlt.w	r0, #4294967295
 8001530:	4770      	bx	lr
        if (pHandle->Iqdref.q < 0)
 8001532:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
          retVal = -1;
 8001536:	2b00      	cmp	r3, #0
 8001538:	bfac      	ite	ge
 800153a:	2001      	movge	r0, #1
 800153c:	f04f 30ff 	movlt.w	r0, #4294967295
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop

08001544 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8001544:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop

0800154c <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 800154c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop

08001554 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8001554:	8ac0      	ldrh	r0, [r0, #22]
 8001556:	4770      	bx	lr

08001558 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001558:	6800      	ldr	r0, [r0, #0]
 800155a:	f007 bb35 	b.w	8008bc8 <STC_StopRamp>
 800155e:	bf00      	nop

08001560 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001560:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8001562:	6800      	ldr	r0, [r0, #0]
 8001564:	f007 fada 	bl	8008b1c <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (temp_speed);
}
 8001568:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 800156c:	f007 ba76 	b.w	8008a5c <SPD_GetAvrgMecSpeedUnit>

08001570 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001570:	6800      	ldr	r0, [r0, #0]
 8001572:	f007 badd 	b.w	8008b30 <STC_GetMecSpeedRefUnit>
 8001576:	bf00      	nop

08001578 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001578:	6842      	ldr	r2, [r0, #4]
 800157a:	6810      	ldr	r0, [r2, #0]
 800157c:	2300      	movs	r3, #0
 800157e:	b282      	uxth	r2, r0
 8001580:	f362 030f 	bfi	r3, r2, #0, #16
 8001584:	0c00      	lsrs	r0, r0, #16
 8001586:	f360 431f 	bfi	r3, r0, #16, #16
{
 800158a:	b082      	sub	sp, #8
#endif
}
 800158c:	4618      	mov	r0, r3
 800158e:	b002      	add	sp, #8
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop

08001594 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8001594:	6842      	ldr	r2, [r0, #4]
 8001596:	6850      	ldr	r0, [r2, #4]
 8001598:	2300      	movs	r3, #0
 800159a:	b282      	uxth	r2, r0
 800159c:	f362 030f 	bfi	r3, r2, #0, #16
 80015a0:	0c00      	lsrs	r0, r0, #16
 80015a2:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015a6:	b082      	sub	sp, #8
#endif
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	b002      	add	sp, #8
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop

080015b0 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 80015b0:	6842      	ldr	r2, [r0, #4]
 80015b2:	68d0      	ldr	r0, [r2, #12]
 80015b4:	2300      	movs	r3, #0
 80015b6:	b282      	uxth	r2, r0
 80015b8:	f362 030f 	bfi	r3, r2, #0, #16
 80015bc:	0c00      	lsrs	r0, r0, #16
 80015be:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015c2:	b082      	sub	sp, #8
#endif
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	b002      	add	sp, #8
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop

080015cc <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 80015cc:	6842      	ldr	r2, [r0, #4]
 80015ce:	6910      	ldr	r0, [r2, #16]
 80015d0:	2300      	movs	r3, #0
 80015d2:	b282      	uxth	r2, r0
 80015d4:	f362 030f 	bfi	r3, r2, #0, #16
 80015d8:	0c00      	lsrs	r0, r0, #16
 80015da:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015de:	b082      	sub	sp, #8
#endif
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	b002      	add	sp, #8
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop

080015e8 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80015e8:	6842      	ldr	r2, [r0, #4]
 80015ea:	f8d2 0016 	ldr.w	r0, [r2, #22]
 80015ee:	2300      	movs	r3, #0
 80015f0:	b282      	uxth	r2, r0
 80015f2:	f362 030f 	bfi	r3, r2, #0, #16
 80015f6:	0c00      	lsrs	r0, r0, #16
 80015f8:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015fc:	b082      	sub	sp, #8
#endif
}
 80015fe:	4618      	mov	r0, r3
 8001600:	b002      	add	sp, #8
 8001602:	4770      	bx	lr

08001604 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8001604:	6842      	ldr	r2, [r0, #4]
 8001606:	f8d2 001a 	ldr.w	r0, [r2, #26]
 800160a:	2300      	movs	r3, #0
 800160c:	b282      	uxth	r2, r0
 800160e:	f362 030f 	bfi	r3, r2, #0, #16
 8001612:	0c00      	lsrs	r0, r0, #16
 8001614:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001618:	b082      	sub	sp, #8
#endif
}
 800161a:	4618      	mov	r0, r3
 800161c:	b002      	add	sp, #8
 800161e:	4770      	bx	lr

08001620 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8001620:	6843      	ldr	r3, [r0, #4]
#endif
}
 8001622:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8001626:	4770      	bx	lr

08001628 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8001628:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 800162a:	e9d0 0400 	ldrd	r0, r4, [r0]
 800162e:	f007 fb09 	bl	8008c44 <STC_GetDefaultIqdref>
 8001632:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8001636:	8220      	strh	r0, [r4, #16]
 8001638:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 800163a:	bd10      	pop	{r4, pc}

0800163c <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 800163c:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001640:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8001644:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001648:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 800164c:	fb10 f202 	smulbb	r2, r0, r2
 8001650:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8001654:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8001658:	b084      	sub	sp, #16
 800165a:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 800165c:	da05      	bge.n	800166a <MCM_Clarke+0x2e>
 800165e:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8001660:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8001664:	da0c      	bge.n	8001680 <MCM_Clarke+0x44>
 8001666:	4a09      	ldr	r2, [pc, #36]	@ (800168c <MCM_Clarke+0x50>)
 8001668:	e001      	b.n	800166e <MCM_Clarke+0x32>
 800166a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  if (((int16_t )-32768) == Output.beta)
  {
    Output.beta = -32767;
  }

  return (Output);
 800166e:	b29b      	uxth	r3, r3
 8001670:	2000      	movs	r0, #0
 8001672:	f363 000f 	bfi	r0, r3, #0, #16
 8001676:	b293      	uxth	r3, r2
 8001678:	f363 401f 	bfi	r0, r3, #16, #16
}
 800167c:	b004      	add	sp, #16
 800167e:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8001680:	4802      	ldr	r0, [pc, #8]	@ (800168c <MCM_Clarke+0x50>)
 8001682:	b20a      	sxth	r2, r1
 8001684:	4282      	cmp	r2, r0
 8001686:	bfb8      	it	lt
 8001688:	4602      	movlt	r2, r0
 800168a:	e7f0      	b.n	800166e <MCM_Clarke+0x32>
 800168c:	ffff8001 	.word	0xffff8001

08001690 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule 11.4 A Conversion should not be performed between a 
   * pointer to object and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule 11.4 A Conversion should not be performed between a 
   * pointer to object and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001692:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001696:	f04f 1260 	mov.w	r2, #6291552	@ 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800169a:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800169e:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 80016a0:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 80016a2:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule 11.4 A Conversion should not be performed between a 
   * pointer to object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 80016a4:	2000      	movs	r0, #0
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	f362 000f 	bfi	r0, r2, #0, #16
 80016ac:	0c1b      	lsrs	r3, r3, #16
{
 80016ae:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 80016b0:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016b4:	b002      	add	sp, #8
 80016b6:	4770      	bx	lr
 80016b8:	40020c00 	.word	0x40020c00

080016bc <MCM_Park>:
{
 80016bc:	b530      	push	{r4, r5, lr}
 80016be:	4605      	mov	r5, r0
 80016c0:	4604      	mov	r4, r0
 80016c2:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80016c4:	4608      	mov	r0, r1
 80016c6:	f7ff ffe3 	bl	8001690 <MCM_Trig_Functions>
 80016ca:	b22d      	sxth	r5, r5
 80016cc:	b201      	sxth	r1, r0
 80016ce:	1424      	asrs	r4, r4, #16
 80016d0:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80016d2:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016d6:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 80016da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016de:	da05      	bge.n	80016ec <MCM_Park+0x30>
 80016e0:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 80016e2:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 80016e6:	da22      	bge.n	800172e <MCM_Park+0x72>
 80016e8:	4a14      	ldr	r2, [pc, #80]	@ (800173c <MCM_Park+0x80>)
 80016ea:	e001      	b.n	80016f0 <MCM_Park+0x34>
 80016ec:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 80016f0:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016f4:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 80016f8:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016fc:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8001700:	da04      	bge.n	800170c <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 8001702:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001706:	da0c      	bge.n	8001722 <MCM_Park+0x66>
 8001708:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <MCM_Park+0x80>)
 800170a:	e001      	b.n	8001710 <MCM_Park+0x54>
 800170c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 8001710:	b292      	uxth	r2, r2
 8001712:	2000      	movs	r0, #0
 8001714:	f362 000f 	bfi	r0, r2, #0, #16
 8001718:	b29b      	uxth	r3, r3
 800171a:	f363 401f 	bfi	r0, r3, #16, #16
}
 800171e:	b005      	add	sp, #20
 8001720:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 8001722:	4906      	ldr	r1, [pc, #24]	@ (800173c <MCM_Park+0x80>)
 8001724:	b21b      	sxth	r3, r3
 8001726:	428b      	cmp	r3, r1
 8001728:	bfb8      	it	lt
 800172a:	460b      	movlt	r3, r1
 800172c:	e7f0      	b.n	8001710 <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 800172e:	4b03      	ldr	r3, [pc, #12]	@ (800173c <MCM_Park+0x80>)
 8001730:	b212      	sxth	r2, r2
 8001732:	429a      	cmp	r2, r3
 8001734:	bfb8      	it	lt
 8001736:	461a      	movlt	r2, r3
 8001738:	e7da      	b.n	80016f0 <MCM_Park+0x34>
 800173a:	bf00      	nop
 800173c:	ffff8001 	.word	0xffff8001

08001740 <MCM_Rev_Park>:
{
 8001740:	b530      	push	{r4, r5, lr}
 8001742:	4605      	mov	r5, r0
 8001744:	b085      	sub	sp, #20
 8001746:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001748:	4608      	mov	r0, r1
 800174a:	f7ff ffa1 	bl	8001690 <MCM_Trig_Functions>
 800174e:	1424      	asrs	r4, r4, #16
 8001750:	1402      	asrs	r2, r0, #16
 8001752:	b22d      	sxth	r5, r5
 8001754:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001756:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 800175a:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 800175e:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8001762:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 8001766:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 800176a:	2000      	movs	r0, #0
 800176c:	f363 000f 	bfi	r0, r3, #0, #16
 8001770:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001774:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001778:	b005      	add	sp, #20
 800177a:	bd30      	pop	{r4, r5, pc}

0800177c <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 800177c:	2800      	cmp	r0, #0
 800177e:	dd09      	ble.n	8001794 <MCM_Sqrt+0x18>
 8001780:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8001782:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <MCM_Sqrt+0x1c>)
 8001784:	f240 1269 	movw	r2, #361	@ 0x169
 8001788:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 800178a:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800178c:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800178e:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001790:	b662      	cpsie	i
}
 8001792:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8001794:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8001796:	4770      	bx	lr
 8001798:	40020c00 	.word	0x40020c00

0800179c <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 800179c:	b538      	push	{r3, r4, r5, lr}
 800179e:	2326      	movs	r3, #38	@ 0x26
 80017a0:	4916      	ldr	r1, [pc, #88]	@ (80017fc <FOC_Clear+0x60>)
 80017a2:	fb00 f303 	mul.w	r3, r0, r3

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 80017a6:	2400      	movs	r4, #0
 80017a8:	50cc      	str	r4, [r1, r3]
{
 80017aa:	4605      	mov	r5, r0
 80017ac:	f103 0208 	add.w	r2, r3, #8
 80017b0:	1858      	adds	r0, r3, r1
 80017b2:	3310      	adds	r3, #16
 80017b4:	440a      	add	r2, r1
 80017b6:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80017b8:	4911      	ldr	r1, [pc, #68]	@ (8001800 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 80017ba:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80017bc:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 80017c0:	6054      	str	r4, [r2, #4]
 80017c2:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80017c4:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 80017c6:	f8c3 4006 	str.w	r4, [r3, #6]
 80017ca:	f8c3 400a 	str.w	r4, [r3, #10]
 80017ce:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80017d2:	f005 fef9 	bl	80075c8 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 80017d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <FOC_Clear+0x68>)
 80017d8:	4621      	mov	r1, r4
 80017da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80017de:	f005 fef3 	bl	80075c8 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <FOC_Clear+0x6c>)
 80017e4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80017e8:	f007 f99a 	bl	8008b20 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017ec:	4b07      	ldr	r3, [pc, #28]	@ (800180c <FOC_Clear+0x70>)
 80017ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 80017f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017f6:	f000 bdc7 	b.w	8002388 <PWMC_SwitchOffPWM>
 80017fa:	bf00      	nop
 80017fc:	200008a8 	.word	0x200008a8
 8001800:	2000000c 	.word	0x2000000c
 8001804:	20000008 	.word	0x20000008
 8001808:	20000014 	.word	0x20000014
 800180c:	200008a4 	.word	0x200008a4

08001810 <MCboot>:
  if (MC_NULL == pMCIList)
 8001810:	2800      	cmp	r0, #0
 8001812:	d06d      	beq.n	80018f0 <MCboot+0xe0>
{
 8001814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001818:	f8df b11c 	ldr.w	fp, [pc, #284]	@ 8001938 <MCboot+0x128>
    bMCBootCompleted = (uint8_t )0;
 800181c:	f8df 911c 	ldr.w	r9, [pc, #284]	@ 800193c <MCboot+0x12c>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001820:	4d34      	ldr	r5, [pc, #208]	@ (80018f4 <MCboot+0xe4>)
    RVBS_Init(&BusVoltageSensor_M1);
 8001822:	4e35      	ldr	r6, [pc, #212]	@ (80018f8 <MCboot+0xe8>)
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001824:	4f35      	ldr	r7, [pc, #212]	@ (80018fc <MCboot+0xec>)
{
 8001826:	b085      	sub	sp, #20
    bMCBootCompleted = (uint8_t )0;
 8001828:	f04f 0800 	mov.w	r8, #0
 800182c:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800182e:	4834      	ldr	r0, [pc, #208]	@ (8001900 <MCboot+0xf0>)
 8001830:	f8cb 0000 	str.w	r0, [fp]
    bMCBootCompleted = (uint8_t )0;
 8001834:	f889 8000 	strb.w	r8, [r9]
    R3_2_Init(&PWM_Handle_M1);
 8001838:	f006 faee 	bl	8007e18 <R3_2_Init>
    ASPEP_start(&aspepOverUartA);
 800183c:	4831      	ldr	r0, [pc, #196]	@ (8001904 <MCboot+0xf4>)
 800183e:	f7fe fe8d 	bl	800055c <ASPEP_start>
    startTimers();
 8001842:	f005 ff65 	bl	8007710 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001846:	4830      	ldr	r0, [pc, #192]	@ (8001908 <MCboot+0xf8>)
 8001848:	f005 feaa 	bl	80075a0 <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 800184c:	482f      	ldr	r0, [pc, #188]	@ (800190c <MCboot+0xfc>)
 800184e:	f007 fbf5 	bl	800903c <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001852:	4a2e      	ldr	r2, [pc, #184]	@ (800190c <MCboot+0xfc>)
 8001854:	492c      	ldr	r1, [pc, #176]	@ (8001908 <MCboot+0xf8>)
 8001856:	6828      	ldr	r0, [r5, #0]
 8001858:	f007 f948 	bl	8008aec <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 800185c:	482c      	ldr	r0, [pc, #176]	@ (8001910 <MCboot+0x100>)
 800185e:	f007 fceb 	bl	8009238 <VSS_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001862:	f8db 3000 	ldr.w	r3, [fp]
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	6829      	ldr	r1, [r5, #0]
 800186a:	4a29      	ldr	r2, [pc, #164]	@ (8001910 <MCboot+0x100>)
 800186c:	4b29      	ldr	r3, [pc, #164]	@ (8001914 <MCboot+0x104>)
 800186e:	482a      	ldr	r0, [pc, #168]	@ (8001918 <MCboot+0x108>)
 8001870:	f007 f80c 	bl	800888c <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001874:	4829      	ldr	r0, [pc, #164]	@ (800191c <MCboot+0x10c>)
 8001876:	f005 fe93 	bl	80075a0 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 800187a:	4829      	ldr	r0, [pc, #164]	@ (8001920 <MCboot+0x110>)
 800187c:	f005 fe90 	bl	80075a0 <PID_HandleInit>
    RVBS_Init(&BusVoltageSensor_M1);
 8001880:	4630      	mov	r0, r6
 8001882:	f006 ff09 	bl	8008698 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001886:	4b27      	ldr	r3, [pc, #156]	@ (8001924 <MCboot+0x114>)
    NTC_Init(&TempSensor_M1);
 8001888:	4827      	ldr	r0, [pc, #156]	@ (8001928 <MCboot+0x118>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	60de      	str	r6, [r3, #12]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 800188e:	4e27      	ldr	r6, [pc, #156]	@ (800192c <MCboot+0x11c>)
 8001890:	609e      	str	r6, [r3, #8]
    NTC_Init(&TempSensor_M1);
 8001892:	f005 fe45 	bl	8007520 <NTC_Init>
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001896:	4b26      	ldr	r3, [pc, #152]	@ (8001930 <MCboot+0x120>)
 8001898:	4826      	ldr	r0, [pc, #152]	@ (8001934 <MCboot+0x124>)
 800189a:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 800189c:	f006 ff64 	bl	8008768 <REMNG_Init>
    FOC_Clear(M1);
 80018a0:	4640      	mov	r0, r8
 80018a2:	f7ff ff7b 	bl	800179c <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 80018a6:	f04f 0a01 	mov.w	sl, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80018aa:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 80018ac:	f886 a024 	strb.w	sl, [r6, #36]	@ 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80018b0:	f007 f9c8 	bl	8008c44 <STC_GetDefaultIqdref>
 80018b4:	6130      	str	r0, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80018b6:	6828      	ldr	r0, [r5, #0]
 80018b8:	f007 f9c4 	bl	8008c44 <STC_GetDefaultIqdref>
 80018bc:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 80018c0:	f8db 3000 	ldr.w	r3, [fp]
 80018c4:	6829      	ldr	r1, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80018c6:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 80018c8:	4632      	mov	r2, r6
 80018ca:	4638      	mov	r0, r7
 80018cc:	f7ff fd40 	bl	8001350 <MCI_Init>
    MCI_ExecSpeedRamp(&Mci[M1],
 80018d0:	6828      	ldr	r0, [r5, #0]
 80018d2:	f007 f9b3 	bl	8008c3c <STC_GetMecSpeedRefUnitDefault>
 80018d6:	4642      	mov	r2, r8
 80018d8:	4601      	mov	r1, r0
 80018da:	4638      	mov	r0, r7
 80018dc:	f7ff fd4a 	bl	8001374 <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 80018e0:	6027      	str	r7, [r4, #0]
    MC_APP_BootHook();
 80018e2:	f7ff fd31 	bl	8001348 <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 80018e6:	f889 a000 	strb.w	sl, [r9]
}
 80018ea:	b005      	add	sp, #20
 80018ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	20000014 	.word	0x20000014
 80018f8:	200000e4 	.word	0x200000e4
 80018fc:	2000086c 	.word	0x2000086c
 8001900:	200002ac 	.word	0x200002ac
 8001904:	200004c8 	.word	0x200004c8
 8001908:	20000440 	.word	0x20000440
 800190c:	2000014c 	.word	0x2000014c
 8001910:	20000274 	.word	0x20000274
 8001914:	20000138 	.word	0x20000138
 8001918:	2000033c 	.word	0x2000033c
 800191c:	20000414 	.word	0x20000414
 8001920:	200003e8 	.word	0x200003e8
 8001924:	20000004 	.word	0x20000004
 8001928:	20000110 	.word	0x20000110
 800192c:	200008a8 	.word	0x200008a8
 8001930:	200008a0 	.word	0x200008a0
 8001934:	200000cc 	.word	0x200000cc
 8001938:	200008a4 	.word	0x200008a4
 800193c:	20000898 	.word	0x20000898

08001940 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop

08001944 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001944:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001946:	4c08      	ldr	r4, [pc, #32]	@ (8001968 <FOC_CalcCurrRef+0x24>)
 8001948:	2326      	movs	r3, #38	@ 0x26
 800194a:	fb03 4400 	mla	r4, r3, r0, r4
 800194e:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001952:	b103      	cbz	r3, 8001956 <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001954:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001956:	4b05      	ldr	r3, [pc, #20]	@ (800196c <FOC_CalcCurrRef+0x28>)
 8001958:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800195c:	f007 f938 	bl	8008bd0 <STC_CalcTorqueReference>
 8001960:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001962:	8220      	strh	r0, [r4, #16]
}
 8001964:	bd10      	pop	{r4, pc}
 8001966:	bf00      	nop
 8001968:	200008a8 	.word	0x200008a8
 800196c:	20000014 	.word	0x20000014

08001970 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001970:	4b01      	ldr	r3, [pc, #4]	@ (8001978 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001972:	8018      	strh	r0, [r3, #0]
}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	2000089c 	.word	0x2000089c

0800197c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 800197c:	4b03      	ldr	r3, [pc, #12]	@ (800198c <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800197e:	8818      	ldrh	r0, [r3, #0]
 8001980:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001982:	fab0 f080 	clz	r0, r0
 8001986:	0940      	lsrs	r0, r0, #5
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	2000089c 	.word	0x2000089c

08001990 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001990:	4b01      	ldr	r3, [pc, #4]	@ (8001998 <TSK_SetStopPermanencyTimeM1+0x8>)
 8001992:	8018      	strh	r0, [r3, #0]
}
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	2000089a 	.word	0x2000089a

0800199c <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 800199c:	4b03      	ldr	r3, [pc, #12]	@ (80019ac <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800199e:	8818      	ldrh	r0, [r3, #0]
 80019a0:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80019a2:	fab0 f080 	clz	r0, r0
 80019a6:	0940      	lsrs	r0, r0, #5
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	2000089a 	.word	0x2000089a

080019b0 <TSK_MediumFrequencyTaskM1>:
{
 80019b0:	b570      	push	{r4, r5, r6, lr}
 80019b2:	b082      	sub	sp, #8
  int16_t wAux = 0;
 80019b4:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 80019b6:	4669      	mov	r1, sp
 80019b8:	48ba      	ldr	r0, [pc, #744]	@ (8001ca4 <TSK_MediumFrequencyTaskM1+0x2f4>)
  int16_t wAux = 0;
 80019ba:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 80019be:	f007 fa49 	bl	8008e54 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 80019c2:	4eb9      	ldr	r6, [pc, #740]	@ (8001ca8 <TSK_MediumFrequencyTaskM1+0x2f8>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 80019c4:	4cb9      	ldr	r4, [pc, #740]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 80019c6:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 80019c8:	6830      	ldr	r0, [r6, #0]
 80019ca:	f005 fe71 	bl	80076b0 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 80019ce:	4620      	mov	r0, r4
 80019d0:	f7ff fd48 	bl	8001464 <MCI_GetCurrentFaults>
 80019d4:	b118      	cbz	r0, 80019de <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 80019d6:	230a      	movs	r3, #10
 80019d8:	7663      	strb	r3, [r4, #25]
}
 80019da:	b002      	add	sp, #8
 80019dc:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 80019de:	4620      	mov	r0, r4
 80019e0:	f7ff fd3e 	bl	8001460 <MCI_GetOccurredFaults>
 80019e4:	bb70      	cbnz	r0, 8001a44 <TSK_MediumFrequencyTaskM1+0x94>
      switch (Mci[M1].State)
 80019e6:	7e63      	ldrb	r3, [r4, #25]
 80019e8:	2b13      	cmp	r3, #19
 80019ea:	d8f6      	bhi.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
 80019ec:	a201      	add	r2, pc, #4	@ (adr r2, 80019f4 <TSK_MediumFrequencyTaskM1+0x44>)
 80019ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f2:	bf00      	nop
 80019f4:	08001bc5 	.word	0x08001bc5
 80019f8:	080019db 	.word	0x080019db
 80019fc:	080019db 	.word	0x080019db
 8001a00:	080019db 	.word	0x080019db
 8001a04:	08001b33 	.word	0x08001b33
 8001a08:	080019db 	.word	0x080019db
 8001a0c:	08001b0f 	.word	0x08001b0f
 8001a10:	080019db 	.word	0x080019db
 8001a14:	08001aef 	.word	0x08001aef
 8001a18:	080019db 	.word	0x080019db
 8001a1c:	08001a45 	.word	0x08001a45
 8001a20:	08001ae1 	.word	0x08001ae1
 8001a24:	080019db 	.word	0x080019db
 8001a28:	080019db 	.word	0x080019db
 8001a2c:	080019db 	.word	0x080019db
 8001a30:	080019db 	.word	0x080019db
 8001a34:	08001a9f 	.word	0x08001a9f
 8001a38:	08001a6d 	.word	0x08001a6d
 8001a3c:	080019db 	.word	0x080019db
 8001a40:	08001a4d 	.word	0x08001a4d
      Mci[M1].State = FAULT_OVER;
 8001a44:	230b      	movs	r3, #11
 8001a46:	7663      	strb	r3, [r4, #25]
}
 8001a48:	b002      	add	sp, #8
 8001a4a:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a4c:	7e23      	ldrb	r3, [r4, #24]
 8001a4e:	2b05      	cmp	r3, #5
 8001a50:	f000 80d0 	beq.w	8001bf4 <TSK_MediumFrequencyTaskM1+0x244>
            if(! RUC_Exec(&RevUpControlM1))
 8001a54:	4896      	ldr	r0, [pc, #600]	@ (8001cb0 <TSK_MediumFrequencyTaskM1+0x300>)
 8001a56:	f006 ff9b 	bl	8008990 <RUC_Exec>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	2800      	cmp	r0, #0
 8001a5e:	f040 80e4 	bne.w	8001c2a <TSK_MediumFrequencyTaskM1+0x27a>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001a62:	4892      	ldr	r0, [pc, #584]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001a64:	2110      	movs	r1, #16
 8001a66:	f7ff fcb3 	bl	80013d0 <MCI_FaultProcessing>
 8001a6a:	e7b6      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
            if (MCI_STOP == Mci[M1].DirectCommand)
 8001a6c:	7e23      	ldrb	r3, [r4, #24]
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001a6e:	4d91      	ldr	r5, [pc, #580]	@ (8001cb4 <TSK_MediumFrequencyTaskM1+0x304>)
            if (MCI_STOP == Mci[M1].DirectCommand)
 8001a70:	2b05      	cmp	r3, #5
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001a72:	6828      	ldr	r0, [r5, #0]
            if (MCI_STOP == Mci[M1].DirectCommand)
 8001a74:	f000 80c0 	beq.w	8001bf8 <TSK_MediumFrequencyTaskM1+0x248>
              if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8001a78:	2101      	movs	r1, #1
 8001a7a:	f000 fc89 	bl	8002390 <PWMC_CurrentReadingCalibr>
 8001a7e:	2800      	cmp	r0, #0
 8001a80:	d0ab      	beq.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
                if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8001a82:	7e23      	ldrb	r3, [r4, #24]
 8001a84:	2b03      	cmp	r3, #3
 8001a86:	f000 8103 	beq.w	8001c90 <TSK_MediumFrequencyTaskM1+0x2e0>
                  R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001a8a:	6828      	ldr	r0, [r5, #0]
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	f006 f81b 	bl	8007ac8 <R3_2_TurnOnLowSides>
                  TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 8001a92:	2014      	movs	r0, #20
 8001a94:	f7ff ff6c 	bl	8001970 <TSK_SetChargeBootCapDelayM1>
                  Mci[M1].State = CHARGE_BOOT_CAP;
 8001a98:	2310      	movs	r3, #16
 8001a9a:	7663      	strb	r3, [r4, #25]
 8001a9c:	e79d      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a9e:	7e23      	ldrb	r3, [r4, #24]
 8001aa0:	2b05      	cmp	r3, #5
 8001aa2:	f000 80a7 	beq.w	8001bf4 <TSK_MediumFrequencyTaskM1+0x244>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001aa6:	f7ff ff69 	bl	800197c <TSK_ChargeBootCapDelayHasElapsedM1>
 8001aaa:	2800      	cmp	r0, #0
 8001aac:	d095      	beq.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001aae:	4d81      	ldr	r5, [pc, #516]	@ (8001cb4 <TSK_MediumFrequencyTaskM1+0x304>)
 8001ab0:	6828      	ldr	r0, [r5, #0]
 8001ab2:	f006 f87b 	bl	8007bac <R3_2_SwitchOffPWM>
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001ab6:	4a80      	ldr	r2, [pc, #512]	@ (8001cb8 <TSK_MediumFrequencyTaskM1+0x308>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001ab8:	4b80      	ldr	r3, [pc, #512]	@ (8001cbc <TSK_MediumFrequencyTaskM1+0x30c>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001aba:	4981      	ldr	r1, [pc, #516]	@ (8001cc0 <TSK_MediumFrequencyTaskM1+0x310>)
 8001abc:	6810      	ldr	r0, [r2, #0]
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001ac4:	f007 f828 	bl	8008b18 <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8001ac8:	4876      	ldr	r0, [pc, #472]	@ (8001ca4 <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001aca:	f007 fa91 	bl	8008ff0 <STO_PLL_Clear>
              FOC_Clear( M1 );
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f7ff fe64 	bl	800179c <FOC_Clear>
                Mci[M1].State = START;
 8001ad4:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001ad6:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 8001ad8:	7663      	strb	r3, [r4, #25]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001ada:	f000 fc57 	bl	800238c <PWMC_SwitchOnPWM>
 8001ade:	e77c      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8001ae0:	7e23      	ldrb	r3, [r4, #24]
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	f47f af79 	bne.w	80019da <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	8323      	strh	r3, [r4, #24]
 8001aec:	e775      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8001aee:	f7ff ff55 	bl	800199c <TSK_StopPermanencyTimeHasElapsedM1>
 8001af2:	2800      	cmp	r0, #0
 8001af4:	f43f af71 	beq.w	80019da <TSK_MediumFrequencyTaskM1+0x2a>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);  	/*  sensor-less */
 8001af8:	4b6f      	ldr	r3, [pc, #444]	@ (8001cb8 <TSK_MediumFrequencyTaskM1+0x308>)
 8001afa:	4971      	ldr	r1, [pc, #452]	@ (8001cc0 <TSK_MediumFrequencyTaskM1+0x310>)
 8001afc:	6818      	ldr	r0, [r3, #0]
 8001afe:	f007 f80b 	bl	8008b18 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8001b02:	486f      	ldr	r0, [pc, #444]	@ (8001cc0 <TSK_MediumFrequencyTaskM1+0x310>)
 8001b04:	f007 fb8a 	bl	800921c <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	8323      	strh	r3, [r4, #24]
 8001b0c:	e765      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001b0e:	7e23      	ldrb	r3, [r4, #24]
 8001b10:	2b05      	cmp	r3, #5
 8001b12:	d06f      	beq.n	8001bf4 <TSK_MediumFrequencyTaskM1+0x244>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8001b14:	4865      	ldr	r0, [pc, #404]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001b16:	f7ff fc67 	bl	80013e8 <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f7ff ff12 	bl	8001944 <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 8001b20:	2d00      	cmp	r5, #0
 8001b22:	f47f af5a 	bne.w	80019da <TSK_MediumFrequencyTaskM1+0x2a>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8001b26:	4861      	ldr	r0, [pc, #388]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001b28:	462a      	mov	r2, r5
 8001b2a:	2120      	movs	r1, #32
 8001b2c:	f7ff fc50 	bl	80013d0 <MCI_FaultProcessing>
 8001b30:	e753      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001b32:	7e23      	ldrb	r3, [r4, #24]
 8001b34:	2b05      	cmp	r3, #5
 8001b36:	d05d      	beq.n	8001bf4 <TSK_MediumFrequencyTaskM1+0x244>
            if(! RUC_Exec(&RevUpControlM1))
 8001b38:	485d      	ldr	r0, [pc, #372]	@ (8001cb0 <TSK_MediumFrequencyTaskM1+0x300>)
 8001b3a:	f006 ff29 	bl	8008990 <RUC_Exec>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	2800      	cmp	r0, #0
 8001b42:	d168      	bne.n	8001c16 <TSK_MediumFrequencyTaskM1+0x266>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001b44:	4859      	ldr	r0, [pc, #356]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001b46:	2110      	movs	r1, #16
 8001b48:	f7ff fc42 	bl	80013d0 <MCI_FaultProcessing>
           (void) VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001b4c:	485c      	ldr	r0, [pc, #368]	@ (8001cc0 <TSK_MediumFrequencyTaskM1+0x310>)
 8001b4e:	f10d 0102 	add.w	r1, sp, #2
 8001b52:	f007 fbc7 	bl	80092e4 <VSS_CalcAvrgMecSpeedUnit>
           if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001b56:	4856      	ldr	r0, [pc, #344]	@ (8001cb0 <TSK_MediumFrequencyTaskM1+0x300>)
 8001b58:	f006 ff50 	bl	80089fc <RUC_FirstAccelerationStageReached>
 8001b5c:	2800      	cmp	r0, #0
 8001b5e:	f43f af3c 	beq.w	80019da <TSK_MediumFrequencyTaskM1+0x2a>
             ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 8001b62:	f10d 0102 	add.w	r1, sp, #2
 8001b66:	484f      	ldr	r0, [pc, #316]	@ (8001ca4 <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001b68:	f007 faa2 	bl	80090b0 <STO_PLL_IsObserverConverged>
 8001b6c:	4605      	mov	r5, r0
             STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 8001b6e:	484f      	ldr	r0, [pc, #316]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001b70:	f7ff fcc6 	bl	8001500 <MCI_GetImposedMotorDirection>
 8001b74:	b241      	sxtb	r1, r0
 8001b76:	484b      	ldr	r0, [pc, #300]	@ (8001ca4 <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001b78:	f007 fb4c 	bl	8009214 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8001b7c:	4850      	ldr	r0, [pc, #320]	@ (8001cc0 <TSK_MediumFrequencyTaskM1+0x310>)
 8001b7e:	4629      	mov	r1, r5
 8001b80:	f007 fc46 	bl	8009410 <VSS_SetStartTransition>
            if (ObserverConverged)
 8001b84:	2d00      	cmp	r5, #0
 8001b86:	f43f af28 	beq.w	80019da <TSK_MediumFrequencyTaskM1+0x2a>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001b8a:	4846      	ldr	r0, [pc, #280]	@ (8001ca4 <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001b8c:	4e4b      	ldr	r6, [pc, #300]	@ (8001cbc <TSK_MediumFrequencyTaskM1+0x30c>)
              REMNG_Init(pREMNG[M1]);
 8001b8e:	4d4d      	ldr	r5, [pc, #308]	@ (8001cc4 <TSK_MediumFrequencyTaskM1+0x314>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001b90:	f006 ff60 	bl	8008a54 <SPD_GetElAngle>
 8001b94:	4601      	mov	r1, r0
 8001b96:	6870      	ldr	r0, [r6, #4]
 8001b98:	f7ff fd90 	bl	80016bc <MCM_Park>
 8001b9c:	4603      	mov	r3, r0
              REMNG_Init(pREMNG[M1]);
 8001b9e:	6828      	ldr	r0, [r5, #0]
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001ba0:	9301      	str	r3, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8001ba2:	f006 fde1 	bl	8008768 <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 8001ba6:	f9b6 1010 	ldrsh.w	r1, [r6, #16]
 8001baa:	6828      	ldr	r0, [r5, #0]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f006 fe27 	bl	8008800 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 8001bb2:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8001bb6:	6828      	ldr	r0, [r5, #0]
 8001bb8:	2219      	movs	r2, #25
 8001bba:	f006 fe21 	bl	8008800 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8001bbe:	2313      	movs	r3, #19
 8001bc0:	7663      	strb	r3, [r4, #25]
 8001bc2:	e70a      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001bc4:	7e25      	ldrb	r5, [r4, #24]
 8001bc6:	f005 05fd 	and.w	r5, r5, #253	@ 0xfd
 8001bca:	2d01      	cmp	r5, #1
 8001bcc:	f47f af05 	bne.w	80019da <TSK_MediumFrequencyTaskM1+0x2a>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001bd0:	4836      	ldr	r0, [pc, #216]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001bd2:	4e38      	ldr	r6, [pc, #224]	@ (8001cb4 <TSK_MediumFrequencyTaskM1+0x304>)
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001bd4:	f7ff fc94 	bl	8001500 <MCI_GetImposedMotorDirection>
 8001bd8:	4601      	mov	r1, r0
 8001bda:	4835      	ldr	r0, [pc, #212]	@ (8001cb0 <TSK_MediumFrequencyTaskM1+0x300>)
 8001bdc:	f006 fe94 	bl	8008908 <RUC_Clear>
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001be0:	6830      	ldr	r0, [r6, #0]
 8001be2:	f890 106e 	ldrb.w	r1, [r0, #110]	@ 0x6e
 8001be6:	2900      	cmp	r1, #0
 8001be8:	d14b      	bne.n	8001c82 <TSK_MediumFrequencyTaskM1+0x2d2>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001bea:	f000 fbd1 	bl	8002390 <PWMC_CurrentReadingCalibr>
             Mci[M1].State = OFFSET_CALIB;
 8001bee:	2311      	movs	r3, #17
 8001bf0:	7663      	strb	r3, [r4, #25]
 8001bf2:	e6f2      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001bf4:	4b2f      	ldr	r3, [pc, #188]	@ (8001cb4 <TSK_MediumFrequencyTaskM1+0x304>)
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	f005 ffd8 	bl	8007bac <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	f7ff fdcd 	bl	800179c <FOC_Clear>
  PQD_Clear(pMPM[motor]);
 8001c02:	6830      	ldr	r0, [r6, #0]
 8001c04:	f005 fd6e 	bl	80076e4 <PQD_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001c08:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001c0c:	f7ff fec0 	bl	8001990 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8001c10:	2308      	movs	r3, #8
 8001c12:	7663      	strb	r3, [r4, #25]
  return;
 8001c14:	e6e1      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
             IqdRef.q = STC_CalcTorqueReference( pSTC[M1] );
 8001c16:	4b28      	ldr	r3, [pc, #160]	@ (8001cb8 <TSK_MediumFrequencyTaskM1+0x308>)
 8001c18:	6818      	ldr	r0, [r3, #0]
 8001c1a:	f006 ffd9 	bl	8008bd0 <STC_CalcTorqueReference>
             IqdRef.d = FOCVars[M1].UserIdref;
 8001c1e:	4b27      	ldr	r3, [pc, #156]	@ (8001cbc <TSK_MediumFrequencyTaskM1+0x30c>)
 8001c20:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
             FOCVars[M1].Iqdref = IqdRef;
 8001c24:	8218      	strh	r0, [r3, #16]
 8001c26:	825a      	strh	r2, [r3, #18]
 8001c28:	e790      	b.n	8001b4c <TSK_MediumFrequencyTaskM1+0x19c>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001c2a:	4825      	ldr	r0, [pc, #148]	@ (8001cc0 <TSK_MediumFrequencyTaskM1+0x310>)
 8001c2c:	a901      	add	r1, sp, #4
 8001c2e:	f007 fb59 	bl	80092e4 <VSS_CalcAvrgMecSpeedUnit>
 8001c32:	4605      	mov	r5, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8001c34:	4822      	ldr	r0, [pc, #136]	@ (8001cc0 <TSK_MediumFrequencyTaskM1+0x310>)
 8001c36:	f007 fbf9 	bl	800942c <VSS_TransitionEnded>
              LoopClosed = LoopClosed || tempBool;
 8001c3a:	b915      	cbnz	r5, 8001c42 <TSK_MediumFrequencyTaskM1+0x292>
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	f43f aecc 	beq.w	80019da <TSK_MediumFrequencyTaskM1+0x2a>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001c42:	4b1e      	ldr	r3, [pc, #120]	@ (8001cbc <TSK_MediumFrequencyTaskM1+0x30c>)
 8001c44:	4820      	ldr	r0, [pc, #128]	@ (8001cc8 <TSK_MediumFrequencyTaskM1+0x318>)
 8001c46:	f9b3 6010 	ldrsh.w	r6, [r3, #16]
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 8001c4a:	4d1b      	ldr	r5, [pc, #108]	@ (8001cb8 <TSK_MediumFrequencyTaskM1+0x308>)
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001c4c:	f005 fcc6 	bl	80075dc <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8001c50:	b201      	sxth	r1, r0
 8001c52:	fb06 f101 	mul.w	r1, r6, r1
 8001c56:	481c      	ldr	r0, [pc, #112]	@ (8001cc8 <TSK_MediumFrequencyTaskM1+0x318>)
 8001c58:	f005 fcb6 	bl	80075c8 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 8001c5c:	4911      	ldr	r1, [pc, #68]	@ (8001ca4 <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001c5e:	6828      	ldr	r0, [r5, #0]
 8001c60:	f006 ff5a 	bl	8008b18 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff fe6b 	bl	8001940 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef( M1 );
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f7ff fe6a 	bl	8001944 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001c70:	6828      	ldr	r0, [r5, #0]
 8001c72:	f006 fff5 	bl	8008c60 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8001c76:	480d      	ldr	r0, [pc, #52]	@ (8001cac <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001c78:	f7ff fbb6 	bl	80013e8 <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 8001c7c:	2306      	movs	r3, #6
 8001c7e:	7663      	strb	r3, [r4, #25]
 8001c80:	e6ab      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001c82:	4629      	mov	r1, r5
             pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001c84:	f8a0 504e 	strh.w	r5, [r0, #78]	@ 0x4e
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001c88:	f000 fb82 	bl	8002390 <PWMC_CurrentReadingCalibr>
             R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001c8c:	6830      	ldr	r0, [r6, #0]
 8001c8e:	e6fd      	b.n	8001a8c <TSK_MediumFrequencyTaskM1+0xdc>
                  FOC_Clear(M1);
 8001c90:	2000      	movs	r0, #0
 8001c92:	f7ff fd83 	bl	800179c <FOC_Clear>
                  PQD_Clear(pMPM[M1]);
 8001c96:	6830      	ldr	r0, [r6, #0]
 8001c98:	f005 fd24 	bl	80076e4 <PQD_Clear>
                  Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	8323      	strh	r3, [r4, #24]
 8001ca0:	e69b      	b.n	80019da <TSK_MediumFrequencyTaskM1+0x2a>
 8001ca2:	bf00      	nop
 8001ca4:	2000014c 	.word	0x2000014c
 8001ca8:	20000004 	.word	0x20000004
 8001cac:	2000086c 	.word	0x2000086c
 8001cb0:	2000033c 	.word	0x2000033c
 8001cb4:	200008a4 	.word	0x200008a4
 8001cb8:	20000014 	.word	0x20000014
 8001cbc:	200008a8 	.word	0x200008a8
 8001cc0:	20000274 	.word	0x20000274
 8001cc4:	200008a0 	.word	0x200008a0
 8001cc8:	20000440 	.word	0x20000440

08001ccc <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <MC_Scheduler+0x78>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d000      	beq.n	8001cd6 <MC_Scheduler+0xa>
 8001cd4:	4770      	bx	lr
{
 8001cd6:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001cd8:	4c1b      	ldr	r4, [pc, #108]	@ (8001d48 <MC_Scheduler+0x7c>)
 8001cda:	8823      	ldrh	r3, [r4, #0]
 8001cdc:	b19b      	cbz	r3, 8001d06 <MC_Scheduler+0x3a>
      hMFTaskCounterM1--;
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8001ce2:	4a1a      	ldr	r2, [pc, #104]	@ (8001d4c <MC_Scheduler+0x80>)
      hMFTaskCounterM1--;
 8001ce4:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001ce6:	8813      	ldrh	r3, [r2, #0]
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	b11b      	cbz	r3, 8001cf4 <MC_Scheduler+0x28>
      hBootCapDelayCounterM1--;
 8001cec:	8813      	ldrh	r3, [r2, #0]
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001cf4:	4a16      	ldr	r2, [pc, #88]	@ (8001d50 <MC_Scheduler+0x84>)
 8001cf6:	8813      	ldrh	r3, [r2, #0]
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	b11b      	cbz	r3, 8001d04 <MC_Scheduler+0x38>
      hStopPermanencyCounterM1--;
 8001cfc:	8813      	ldrh	r3, [r2, #0]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	8013      	strh	r3, [r2, #0]
}
 8001d04:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001d06:	4d13      	ldr	r5, [pc, #76]	@ (8001d54 <MC_Scheduler+0x88>)
      TSK_MediumFrequencyTaskM1();
 8001d08:	f7ff fe52 	bl	80019b0 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001d0c:	f7ff fb1e 	bl	800134c <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001d10:	4629      	mov	r1, r5
 8001d12:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001d16:	6883      	ldr	r3, [r0, #8]
 8001d18:	4798      	blx	r3
 8001d1a:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001d1c:	b130      	cbz	r0, 8001d2c <MC_Scheduler+0x60>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001d1e:	4629      	mov	r1, r5
 8001d20:	220a      	movs	r2, #10
 8001d22:	f851 0b08 	ldr.w	r0, [r1], #8
 8001d26:	6803      	ldr	r3, [r0, #0]
 8001d28:	4798      	blx	r3
 8001d2a:	b908      	cbnz	r0, 8001d30 <MC_Scheduler+0x64>
{
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e7d8      	b.n	8001ce2 <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001d30:	4628      	mov	r0, r5
 8001d32:	f005 f9c5 	bl	80070c0 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001d36:	6828      	ldr	r0, [r5, #0]
 8001d38:	89ea      	ldrh	r2, [r5, #14]
 8001d3a:	6846      	ldr	r6, [r0, #4]
 8001d3c:	68a9      	ldr	r1, [r5, #8]
 8001d3e:	230a      	movs	r3, #10
 8001d40:	47b0      	blx	r6
 8001d42:	e7f3      	b.n	8001d2c <MC_Scheduler+0x60>
 8001d44:	20000898 	.word	0x20000898
 8001d48:	2000089e 	.word	0x2000089e
 8001d4c:	2000089c 	.word	0x2000089c
 8001d50:	2000089a 	.word	0x2000089a
 8001d54:	200004b8 	.word	0x200004b8

08001d58 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001d58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint8_t bMotorNbr = 0;

  Observer_Inputs_t STO_Inputs; /*  only if sensorless main*/

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
  if (SWITCH_OVER == Mci[M1].State)
 8001d5c:	f8df 818c 	ldr.w	r8, [pc, #396]	@ 8001eec <TSK_HighFrequencyTask+0x194>
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001d60:	4c57      	ldr	r4, [pc, #348]	@ (8001ec0 <TSK_HighFrequencyTask+0x168>)
  if (SWITCH_OVER == Mci[M1].State)
 8001d62:	f898 3019 	ldrb.w	r3, [r8, #25]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001d66:	f8d4 001a 	ldr.w	r0, [r4, #26]
{
 8001d6a:	b089      	sub	sp, #36	@ 0x24
  if (SWITCH_OVER == Mci[M1].State)
 8001d6c:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001d6e:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 8001d70:	f000 809a 	beq.w	8001ea8 <TSK_HighFrequencyTask+0x150>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001d74:	4b53      	ldr	r3, [pc, #332]	@ (8001ec4 <TSK_HighFrequencyTask+0x16c>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001d76:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8001ef4 <TSK_HighFrequencyTask+0x19c>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	f006 fece 	bl	8008b1c <STC_GetSpeedSensor>
 8001d80:	4607      	mov	r7, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001d82:	f006 fe67 	bl	8008a54 <SPD_GetElAngle>
 8001d86:	4605      	mov	r5, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
 8001d88:	4638      	mov	r0, r7
 8001d8a:	f006 fe6b 	bl	8008a64 <SPD_GetInstElSpeedDpp>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001d8e:	a902      	add	r1, sp, #8
 8001d90:	f8d9 0000 	ldr.w	r0, [r9]
 8001d94:	f000 f9d4 	bl	8002140 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8001d98:	f001 fd86 	bl	80038a8 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8001d9c:	f001 fd40 	bl	8003820 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8001da0:	9802      	ldr	r0, [sp, #8]
 8001da2:	f7ff fc4b 	bl	800163c <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001da6:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8001da8:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001daa:	f7ff fc87 	bl	80016bc <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001dae:	4b46      	ldr	r3, [pc, #280]	@ (8001ec8 <TSK_HighFrequencyTask+0x170>)
 8001db0:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001db4:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001db6:	b200      	sxth	r0, r0
 8001db8:	1a09      	subs	r1, r1, r0
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	f005 fc38 	bl	8007630 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001dc0:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8001dc4:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8001dc8:	1ac9      	subs	r1, r1, r3
 8001dca:	4b40      	ldr	r3, [pc, #256]	@ (8001ecc <TSK_HighFrequencyTask+0x174>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001dcc:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001dce:	6818      	ldr	r0, [r3, #0]
 8001dd0:	f005 fc2e 	bl	8007630 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001dd4:	f8ad 6004 	strh.w	r6, [sp, #4]
 8001dd8:	f8ad 0006 	strh.w	r0, [sp, #6]
 8001ddc:	9901      	ldr	r1, [sp, #4]
 8001dde:	483c      	ldr	r0, [pc, #240]	@ (8001ed0 <TSK_HighFrequencyTask+0x178>)
 8001de0:	f005 f940 	bl	8007064 <Circle_Limitation>
 8001de4:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001de6:	4638      	mov	r0, r7
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001de8:	9601      	str	r6, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001dea:	f006 fe3b 	bl	8008a64 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001dee:	4629      	mov	r1, r5
 8001df0:	9801      	ldr	r0, [sp, #4]
 8001df2:	f7ff fca5 	bl	8001740 <MCM_Rev_Park>
 8001df6:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001df8:	f8d9 0000 	ldr.w	r0, [r9]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001dfc:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001dfe:	f000 f9a1 	bl	8002144 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001e02:	9b02      	ldr	r3, [sp, #8]
 8001e04:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001e06:	4601      	mov	r1, r0
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001e08:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Iqd = Iqd;
  FOCVars[M1].Valphabeta = Valphabeta;
 8001e0a:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001e0c:	6063      	str	r3, [r4, #4]
  if(hFOCreturn == MC_DURATION)
 8001e0e:	2901      	cmp	r1, #1
  FOCVars[M1].Iqd = Iqd;
 8001e10:	9b00      	ldr	r3, [sp, #0]
  FOCVars[M1].Vqd = Vqd;
 8001e12:	f8c4 6016 	str.w	r6, [r4, #22]
  FOCVars[M1].Iqd = Iqd;
 8001e16:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001e18:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 8001e1c:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 8001e1e:	d038      	beq.n	8001e92 <TSK_HighFrequencyTask+0x13a>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001e20:	482c      	ldr	r0, [pc, #176]	@ (8001ed4 <TSK_HighFrequencyTask+0x17c>)
 8001e22:	f006 fdeb 	bl	80089fc <RUC_FirstAccelerationStageReached>
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /*  only if sensorless*/
 8001e26:	6862      	ldr	r2, [r4, #4]
 8001e28:	9206      	str	r2, [sp, #24]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001e2a:	4603      	mov	r3, r0
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8001e2c:	482a      	ldr	r0, [pc, #168]	@ (8001ed8 <TSK_HighFrequencyTask+0x180>)
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001e2e:	461c      	mov	r4, r3
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8001e30:	f005 f910 	bl	8007054 <VBS_GetAvBusVoltage_d>
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001e34:	a905      	add	r1, sp, #20
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8001e36:	4603      	mov	r3, r0
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001e38:	4828      	ldr	r0, [pc, #160]	@ (8001edc <TSK_HighFrequencyTask+0x184>)
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8001e3a:	f8ad 301c 	strh.w	r3, [sp, #28]
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001e3e:	f006 ff17 	bl	8008c70 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /*  Only in case of Sensor-less */
 8001e42:	4826      	ldr	r0, [pc, #152]	@ (8001edc <TSK_HighFrequencyTask+0x184>)
 8001e44:	f007 f8a8 	bl	8008f98 <STO_PLL_CalcAvrgElSpeedDpp>
	 if (false == IsAccelerationStageReached)
 8001e48:	b18c      	cbz	r4, 8001e6e <TSK_HighFrequencyTask+0x116>
    if(((uint16_t)START == Mci[M1].State) || ((uint16_t)SWITCH_OVER == Mci[M1].State))
 8001e4a:	f898 3019 	ldrb.w	r3, [r8, #25]
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	d014      	beq.n	8001e7c <TSK_HighFrequencyTask+0x124>
 8001e52:	2b13      	cmp	r3, #19
 8001e54:	d012      	beq.n	8001e7c <TSK_HighFrequencyTask+0x124>
  GLOBAL_TIMESTAMP++;
 8001e56:	4a22      	ldr	r2, [pc, #136]	@ (8001ee0 <TSK_HighFrequencyTask+0x188>)
  if (0U == MCPA_UART_A.Mark)
 8001e58:	4822      	ldr	r0, [pc, #136]	@ (8001ee4 <TSK_HighFrequencyTask+0x18c>)
  GLOBAL_TIMESTAMP++;
 8001e5a:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001e5c:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 8001e60:	3301      	adds	r3, #1
 8001e62:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001e64:	b9d1      	cbnz	r1, 8001e9c <TSK_HighFrequencyTask+0x144>
}
 8001e66:	2000      	movs	r0, #0
 8001e68:	b009      	add	sp, #36	@ 0x24
 8001e6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      STO_ResetPLL(&STO_PLL_M1);
 8001e6e:	481b      	ldr	r0, [pc, #108]	@ (8001edc <TSK_HighFrequencyTask+0x184>)
 8001e70:	f007 f9b4 	bl	80091dc <STO_ResetPLL>
    if(((uint16_t)START == Mci[M1].State) || ((uint16_t)SWITCH_OVER == Mci[M1].State))
 8001e74:	f898 3019 	ldrb.w	r3, [r8, #25]
 8001e78:	2b04      	cmp	r3, #4
 8001e7a:	d1ea      	bne.n	8001e52 <TSK_HighFrequencyTask+0xfa>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e7c:	4817      	ldr	r0, [pc, #92]	@ (8001edc <TSK_HighFrequencyTask+0x184>)
 8001e7e:	f006 fde9 	bl	8008a54 <SPD_GetElAngle>
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e82:	a904      	add	r1, sp, #16
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e84:	4603      	mov	r3, r0
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e86:	4818      	ldr	r0, [pc, #96]	@ (8001ee8 <TSK_HighFrequencyTask+0x190>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e88:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e8c:	f007 f9d8 	bl	8009240 <VSS_CalcElAngle>
 8001e90:	e7e1      	b.n	8001e56 <TSK_HighFrequencyTask+0xfe>
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8001e92:	4816      	ldr	r0, [pc, #88]	@ (8001eec <TSK_HighFrequencyTask+0x194>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	f7ff fa9b 	bl	80013d0 <MCI_FaultProcessing>
 8001e9a:	e7dc      	b.n	8001e56 <TSK_HighFrequencyTask+0xfe>
    MCPA_dataLog (&MCPA_UART_A);
 8001e9c:	f005 f9c8 	bl	8007230 <MCPA_dataLog>
}
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	b009      	add	sp, #36	@ 0x24
 8001ea4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8001ea8:	4d11      	ldr	r5, [pc, #68]	@ (8001ef0 <TSK_HighFrequencyTask+0x198>)
 8001eaa:	6828      	ldr	r0, [r5, #0]
 8001eac:	f006 fc86 	bl	80087bc <REMNG_RampCompleted>
 8001eb0:	2800      	cmp	r0, #0
 8001eb2:	f47f af5f 	bne.w	8001d74 <TSK_HighFrequencyTask+0x1c>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8001eb6:	6828      	ldr	r0, [r5, #0]
 8001eb8:	f006 fc5e 	bl	8008778 <REMNG_Calc>
 8001ebc:	8220      	strh	r0, [r4, #16]
 8001ebe:	e759      	b.n	8001d74 <TSK_HighFrequencyTask+0x1c>
 8001ec0:	200008a8 	.word	0x200008a8
 8001ec4:	20000014 	.word	0x20000014
 8001ec8:	2000000c 	.word	0x2000000c
 8001ecc:	20000008 	.word	0x20000008
 8001ed0:	20000018 	.word	0x20000018
 8001ed4:	2000033c 	.word	0x2000033c
 8001ed8:	200000e4 	.word	0x200000e4
 8001edc:	2000014c 	.word	0x2000014c
 8001ee0:	20001ab8 	.word	0x20001ab8
 8001ee4:	2000048c 	.word	0x2000048c
 8001ee8:	20000274 	.word	0x20000274
 8001eec:	2000086c 	.word	0x2000086c
 8001ef0:	200008a0 	.word	0x200008a0
 8001ef4:	200008a4 	.word	0x200008a4

08001ef8 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001efa:	4b1d      	ldr	r3, [pc, #116]	@ (8001f70 <TSK_SafetyTask_PWMOFF+0x78>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001efc:	4e1d      	ldr	r6, [pc, #116]	@ (8001f74 <TSK_SafetyTask_PWMOFF+0x7c>)
{
 8001efe:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001f00:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001f04:	f005 fb1e 	bl	8007544 <NTC_CalcAvTemp>
 8001f08:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001f0a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001f0e:	f000 fa59 	bl	80023c4 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001f12:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001f16:	4305      	orrs	r5, r0
 8001f18:	b2ad      	uxth	r5, r5
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(M1 == bMotor)
 8001f1a:	b16c      	cbz	r4, 8001f38 <TSK_SafetyTask_PWMOFF+0x40>
  {
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* process faults */
 8001f1c:	4f16      	ldr	r7, [pc, #88]	@ (8001f78 <TSK_SafetyTask_PWMOFF+0x80>)
 8001f1e:	43ea      	mvns	r2, r5
 8001f20:	eb07 1744 	add.w	r7, r7, r4, lsl #5
 8001f24:	4638      	mov	r0, r7
 8001f26:	b292      	uxth	r2, r2
 8001f28:	4629      	mov	r1, r5
 8001f2a:	f7ff fa51 	bl	80013d0 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001f2e:	4638      	mov	r0, r7
 8001f30:	f7ff fade 	bl	80014f0 <MCI_GetFaultState>
 8001f34:	b938      	cbnz	r0, 8001f46 <TSK_SafetyTask_PWMOFF+0x4e>
  }

  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001f36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 8001f38:	4810      	ldr	r0, [pc, #64]	@ (8001f7c <TSK_SafetyTask_PWMOFF+0x84>)
 8001f3a:	f006 fbe1 	bl	8008700 <RVBS_CalcAvVbus>
 8001f3e:	f000 000e 	and.w	r0, r0, #14
 8001f42:	4305      	orrs	r5, r0
 8001f44:	e7ea      	b.n	8001f1c <TSK_SafetyTask_PWMOFF+0x24>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001f46:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001f4a:	f000 fa1d 	bl	8002388 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8001f4e:	480c      	ldr	r0, [pc, #48]	@ (8001f80 <TSK_SafetyTask_PWMOFF+0x88>)
 8001f50:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 8001f54:	b94b      	cbnz	r3, 8001f6a <TSK_SafetyTask_PWMOFF+0x72>
    FOC_Clear(bMotor);
 8001f56:	4620      	mov	r0, r4
 8001f58:	f7ff fc20 	bl	800179c <FOC_Clear>
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001f5c:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001f5e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8001f62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001f66:	f005 bbbd 	b.w	80076e4 <PQD_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8001f6a:	f005 fa21 	bl	80073b0 <MCPA_flushDataLog>
 8001f6e:	e7f2      	b.n	8001f56 <TSK_SafetyTask_PWMOFF+0x5e>
 8001f70:	20000010 	.word	0x20000010
 8001f74:	200008a4 	.word	0x200008a4
 8001f78:	2000086c 	.word	0x2000086c
 8001f7c:	200000e4 	.word	0x200000e4
 8001f80:	2000048c 	.word	0x2000048c
 8001f84:	20000004 	.word	0x20000004

08001f88 <TSK_SafetyTask>:
{
 8001f88:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8001f8a:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <TSK_SafetyTask+0x1c>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d000      	beq.n	8001f94 <TSK_SafetyTask+0xc>
}
 8001f92:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001f94:	2000      	movs	r0, #0
 8001f96:	f7ff ffaf 	bl	8001ef8 <TSK_SafetyTask_PWMOFF>
}
 8001f9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8001f9e:	f001 bc0f 	b.w	80037c0 <RCM_ExecUserConv>
 8001fa2:	bf00      	nop
 8001fa4:	20000898 	.word	0x20000898

08001fa8 <MC_RunMotorControlTasks>:
{
 8001fa8:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 8001faa:	4b04      	ldr	r3, [pc, #16]	@ (8001fbc <MC_RunMotorControlTasks+0x14>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	b903      	cbnz	r3, 8001fb2 <MC_RunMotorControlTasks+0xa>
}
 8001fb0:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001fb2:	f7ff fe8b 	bl	8001ccc <MC_Scheduler>
    TSK_SafetyTask();
 8001fb6:	f7ff ffe7 	bl	8001f88 <TSK_SafetyTask>
}
 8001fba:	bd08      	pop	{r3, pc}
 8001fbc:	20000898 	.word	0x20000898

08001fc0 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001fc0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001fc2:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <TSK_HardwareFaultTask+0x18>)
 8001fc4:	6818      	ldr	r0, [r3, #0]
 8001fc6:	f005 fdf1 	bl	8007bac <R3_2_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001fca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001fce:	4803      	ldr	r0, [pc, #12]	@ (8001fdc <TSK_HardwareFaultTask+0x1c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2180      	movs	r1, #128	@ 0x80
 8001fd4:	f7ff b9fc 	b.w	80013d0 <MCI_FaultProcessing>
 8001fd8:	200008a4 	.word	0x200008a4
 8001fdc:	2000086c 	.word	0x2000086c

08001fe0 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001fe0:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001fe2:	f7ff f9a9 	bl	8001338 <MC_GetSTMStateMotor1>
 8001fe6:	b918      	cbnz	r0, 8001ff0 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001fe8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8001fec:	f7ff b990 	b.w	8001310 <MC_StartMotor1>
}
 8001ff0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8001ff4:	f7ff b992 	b.w	800131c <MC_StopMotor1>

08001ff8 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8001ff8:	b410      	push	{r4}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ffa:	4b3c      	ldr	r3, [pc, #240]	@ (80020ec <mc_lock_pins+0xf4>)
 8001ffc:	4a3c      	ldr	r2, [pc, #240]	@ (80020f0 <mc_lock_pins+0xf8>)
 8001ffe:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002000:	2110      	movs	r1, #16
 8002002:	61d9      	str	r1, [r3, #28]
 8002004:	b08d      	sub	sp, #52	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002006:	61da      	str	r2, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8002008:	69da      	ldr	r2, [r3, #28]
 800200a:	920b      	str	r2, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800200c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002010:	4a38      	ldr	r2, [pc, #224]	@ (80020f4 <mc_lock_pins+0xfc>)
  (void) temp;
 8002012:	980b      	ldr	r0, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002014:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002016:	2180      	movs	r1, #128	@ 0x80
 8002018:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800201a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800201c:	69da      	ldr	r2, [r3, #28]
 800201e:	920a      	str	r2, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002020:	f44f 7180 	mov.w	r1, #256	@ 0x100
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002024:	4a34      	ldr	r2, [pc, #208]	@ (80020f8 <mc_lock_pins+0x100>)
  (void) temp;
 8002026:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002028:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800202a:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800202c:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800202e:	69da      	ldr	r2, [r3, #28]
 8002030:	9209      	str	r2, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002032:	f44f 7100 	mov.w	r1, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002036:	f44f 3281 	mov.w	r2, #66048	@ 0x10200
  (void) temp;
 800203a:	9809      	ldr	r0, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800203c:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800203e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002040:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002042:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002044:	4a2d      	ldr	r2, [pc, #180]	@ (80020fc <mc_lock_pins+0x104>)
  temp = READ_REG(GPIOx->LCKR);
 8002046:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002048:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800204c:	f44f 3188 	mov.w	r1, #69632	@ 0x11000
  (void) temp;
 8002050:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002052:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002054:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002056:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002058:	69d1      	ldr	r1, [r2, #28]
 800205a:	9107      	str	r1, [sp, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800205c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002060:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 8002064:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002066:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002068:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800206a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800206c:	69d9      	ldr	r1, [r3, #28]
 800206e:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002070:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002074:	f44f 31a0 	mov.w	r1, #81920	@ 0x14000
  (void) temp;
 8002078:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800207a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800207c:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800207e:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002080:	69d1      	ldr	r1, [r2, #28]
 8002082:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002084:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002088:	f44f 3190 	mov.w	r1, #73728	@ 0x12000
  (void) temp;
 800208c:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800208e:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002090:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002092:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002094:	69d1      	ldr	r1, [r2, #28]
 8002096:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002098:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800209c:	f44f 31c0 	mov.w	r1, #98304	@ 0x18000
  (void) temp;
 80020a0:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020a2:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020a4:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020a6:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020a8:	69d1      	ldr	r1, [r2, #28]
 80020aa:	9103      	str	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020ac:	2002      	movs	r0, #2
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020ae:	4914      	ldr	r1, [pc, #80]	@ (8002100 <mc_lock_pins+0x108>)
  (void) temp;
 80020b0:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020b2:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020b4:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020b6:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020b8:	69d9      	ldr	r1, [r3, #28]
 80020ba:	9102      	str	r1, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020bc:	2001      	movs	r0, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020be:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
  (void) temp;
 80020c2:	9c02      	ldr	r4, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020c4:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020c6:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020c8:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020ca:	69d9      	ldr	r1, [r3, #28]
 80020cc:	9101      	str	r1, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020ce:	f44f 3384 	mov.w	r3, #67584	@ 0x10800
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
  (void) temp;
 80020d6:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020d8:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020da:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020dc:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020de:	69d3      	ldr	r3, [r2, #28]
 80020e0:	9300      	str	r3, [sp, #0]
  (void) temp;
 80020e2:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_EN_U_GPIO_Port, M1_PWM_EN_U_Pin);
LL_GPIO_LockPin(M1_PWM_EN_W_GPIO_Port, M1_PWM_EN_W_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
}
 80020e4:	b00d      	add	sp, #52	@ 0x34
 80020e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	48000800 	.word	0x48000800
 80020f0:	00010010 	.word	0x00010010
 80020f4:	00010080 	.word	0x00010080
 80020f8:	00010100 	.word	0x00010100
 80020fc:	48000400 	.word	0x48000400
 8002100:	00010002 	.word	0x00010002

08002104 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002104:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8002106:	f003 fc7f 	bl	8005a08 <HAL_RCC_GetHCLKFreq>
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <MX_MotorControl_Init+0x30>)
 800210c:	fba3 3000 	umull	r3, r0, r3, r0
 8002110:	09c0      	lsrs	r0, r0, #7
 8002112:	f002 fec1 	bl	8004e98 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8002116:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <MX_MotorControl_Init+0x34>)
 8002118:	2200      	movs	r2, #0
 800211a:	6819      	ldr	r1, [r3, #0]
 800211c:	f04f 30ff 	mov.w	r0, #4294967295
 8002120:	f002 fe70 	bl	8004e04 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002124:	4805      	ldr	r0, [pc, #20]	@ (800213c <MX_MotorControl_Init+0x38>)
 8002126:	f7ff fb73 	bl	8001810 <MCboot>
  mc_lock_pins();
}
 800212a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 800212e:	f7ff bf63 	b.w	8001ff8 <mc_lock_pins>
 8002132:	bf00      	nop
 8002134:	10624dd3 	.word	0x10624dd3
 8002138:	2000055c 	.word	0x2000055c
 800213c:	20001a5c 	.word	0x20001a5c

08002140 <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8002140:	6803      	ldr	r3, [r0, #0]
 8002142:	4718      	bx	r3

08002144 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8002144:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002146:	f8b0 4060 	ldrh.w	r4, [r0, #96]	@ 0x60
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800214a:	8f82      	ldrh	r2, [r0, #60]	@ 0x3c
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 800214c:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002150:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002152:	fb04 fc0c 	mul.w	ip, r4, ip
 8002156:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800215a:	fb02 f303 	mul.w	r3, r2, r3

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 800215e:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8002162:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8002166:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 800216a:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 800216e:	1c55      	adds	r5, r2, #1
{
 8002170:	b083      	sub	sp, #12
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002172:	ea4f 0494 	mov.w	r4, r4, lsr #2
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002176:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 800217a:	ea4f 0161 	mov.w	r1, r1, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 800217e:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    if (wY < 0)
 8002182:	db7f      	blt.n	8002284 <PWMC_SetPhaseVoltage+0x140>
          pHandle->highDuty = (uint16_t)wTimePhA;
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8002184:	1c5d      	adds	r5, r3, #1
 8002186:	db5c      	blt.n	8002242 <PWMC_SetPhaseVoltage+0xfe>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002188:	ebb1 010e 	subs.w	r1, r1, lr
 800218c:	bf44      	itt	mi
 800218e:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8002192:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002196:	2b00      	cmp	r3, #0
 8002198:	bfbc      	itt	lt
 800219a:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 800219e:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 80021a2:	2a00      	cmp	r2, #0
 80021a4:	bfb8      	it	lt
 80021a6:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80021aa:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 80021ae:	bfb8      	it	lt
 80021b0:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80021b4:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 80021b8:	eba1 42a2 	sub.w	r2, r1, r2, asr #18

        pHandle->lowDuty = (uint16_t)wTimePhB;
 80021bc:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 80021c0:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhC;
 80021c4:	b294      	uxth	r4, r2
 80021c6:	2501      	movs	r5, #1
          pHandle->highDuty = (uint16_t)wTimePhA;
 80021c8:	f8a0 404a 	strh.w	r4, [r0, #74]	@ 0x4a

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 80021cc:	f8b0 405e 	ldrh.w	r4, [r0, #94]	@ 0x5e
          pHandle->Sector = SECTOR_4;
 80021d0:	f880 506a 	strb.w	r5, [r0, #106]	@ 0x6a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80021d4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80021d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80021dc:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80021e0:	b289      	uxth	r1, r1
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	b292      	uxth	r2, r2
    if (1U == pHandle->DTTest)
 80021e6:	2c01      	cmp	r4, #1
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80021e8:	f8a0 e046 	strh.w	lr, [r0, #70]	@ 0x46
          pHandle->midDuty = (uint16_t)wTimePhB;
 80021ec:	f8a0 c048 	strh.w	ip, [r0, #72]	@ 0x48
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80021f0:	87c1      	strh	r1, [r0, #62]	@ 0x3e
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80021f2:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80021f6:	f8a0 2042 	strh.w	r2, [r0, #66]	@ 0x42
    if (1U == pHandle->DTTest)
 80021fa:	d11d      	bne.n	8002238 <PWMC_SetPhaseVoltage+0xf4>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 80021fc:	f9b0 5050 	ldrsh.w	r5, [r0, #80]	@ 0x50
      {
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002200:	f8b0 4062 	ldrh.w	r4, [r0, #98]	@ 0x62
      if (pHandle->Ia > 0)
 8002204:	2d00      	cmp	r5, #0
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002206:	bfcc      	ite	gt
 8002208:	1909      	addgt	r1, r1, r4
      }
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
 800220a:	1b09      	suble	r1, r1, r4
 800220c:	b289      	uxth	r1, r1
 800220e:	87c1      	strh	r1, [r0, #62]	@ 0x3e
      }

      if (pHandle->Ib > 0)
 8002210:	f9b0 1052 	ldrsh.w	r1, [r0, #82]	@ 0x52
 8002214:	2900      	cmp	r1, #0
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
      }

      if (pHandle->Ic > 0)
 8002216:	f9b0 1054 	ldrsh.w	r1, [r0, #84]	@ 0x54
        pHandle->CntPhB += pHandle->DTCompCnt;
 800221a:	bfcc      	ite	gt
 800221c:	191b      	addgt	r3, r3, r4
        pHandle->CntPhB -= pHandle->DTCompCnt;
 800221e:	1b1b      	suble	r3, r3, r4
      if (pHandle->Ic > 0)
 8002220:	2900      	cmp	r1, #0
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8002222:	b29b      	uxth	r3, r3
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 8002224:	bfcc      	ite	gt
 8002226:	18a4      	addgt	r4, r4, r2
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 8002228:	1b12      	suble	r2, r2, r4
 800222a:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40
        pHandle->CntPhC += pHandle->DTCompCnt;
 800222e:	bfcc      	ite	gt
 8002230:	f8a0 4042 	strhgt.w	r4, [r0, #66]	@ 0x42
        pHandle->CntPhC -= pHandle->DTCompCnt;
 8002234:	f8a0 2042 	strhle.w	r2, [r0, #66]	@ 0x42
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002238:	6943      	ldr	r3, [r0, #20]
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 800223a:	b003      	add	sp, #12
 800223c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002240:	4718      	bx	r3
        if ( wX <= 0 )
 8002242:	f1bc 0f00 	cmp.w	ip, #0
 8002246:	dd3d      	ble.n	80022c4 <PWMC_SetPhaseVoltage+0x180>
          wTimePhB = wTimePhA + (wZ / 131072);
 8002248:	2b00      	cmp	r3, #0
 800224a:	bfb8      	it	lt
 800224c:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002250:	ebac 0e0e 	sub.w	lr, ip, lr
          wTimePhB = wTimePhA + (wZ / 131072);
 8002254:	bfb8      	it	lt
 8002256:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 800225a:	f1bc 0200 	subs.w	r2, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 800225e:	eb04 41ae 	add.w	r1, r4, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002262:	bfb8      	it	lt
 8002264:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 8002268:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 800226c:	bfb8      	it	lt
 800226e:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8002272:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 8002276:	fa1f fe81 	uxth.w	lr, r1
          pHandle->midDuty = (uint16_t)wTimePhB;
 800227a:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhC;
 800227e:	b294      	uxth	r4, r2
 8002280:	2500      	movs	r5, #0
 8002282:	e7a1      	b.n	80021c8 <PWMC_SetPhaseVoltage+0x84>
      if (wZ < 0)
 8002284:	1c5d      	adds	r5, r3, #1
 8002286:	db5d      	blt.n	8002344 <PWMC_SetPhaseVoltage+0x200>
        if (wX <= 0)
 8002288:	f1bc 0f00 	cmp.w	ip, #0
 800228c:	dd38      	ble.n	8002300 <PWMC_SetPhaseVoltage+0x1bc>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 800228e:	ebb1 010c 	subs.w	r1, r1, ip
 8002292:	bf44      	itt	mi
 8002294:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8002298:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 800229c:	2a00      	cmp	r2, #0
 800229e:	bfb8      	it	lt
 80022a0:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80022a4:	eb04 41a1 	add.w	r1, r4, r1, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 80022a8:	bfb8      	it	lt
 80022aa:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
 80022ae:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80022b2:	eb02 436c 	add.w	r3, r2, ip, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhB;
 80022b6:	fa1f fe83 	uxth.w	lr, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 80022ba:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 80022be:	b28c      	uxth	r4, r1
 80022c0:	2502      	movs	r5, #2
 80022c2:	e781      	b.n	80021c8 <PWMC_SetPhaseVoltage+0x84>
          wTimePhC = wTimePhA - (wY / 131072);
 80022c4:	2a00      	cmp	r2, #0
 80022c6:	bfb8      	it	lt
 80022c8:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80022cc:	eba1 010c 	sub.w	r1, r1, ip
          wTimePhC = wTimePhA - (wY / 131072);
 80022d0:	bfb8      	it	lt
 80022d2:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          wTimePhB = wTimePhC + (wX / 131072);
 80022d6:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80022da:	eb04 41a1 	add.w	r1, r4, r1, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80022de:	bfb8      	it	lt
 80022e0:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhC = wTimePhA - (wY / 131072);
 80022e4:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80022e8:	bfb8      	it	lt
 80022ea:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 80022ee:	eb02 4363 	add.w	r3, r2, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 80022f2:	fa1f fe81 	uxth.w	lr, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 80022f6:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhB;
 80022fa:	b29c      	uxth	r4, r3
 80022fc:	2505      	movs	r5, #5
 80022fe:	e763      	b.n	80021c8 <PWMC_SetPhaseVoltage+0x84>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002300:	ebbc 0e0e 	subs.w	lr, ip, lr
 8002304:	bf44      	itt	mi
 8002306:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 800230a:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 800230e:	2b00      	cmp	r3, #0
 8002310:	bfbc      	itt	lt
 8002312:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8002316:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 800231a:	f1bc 0200 	subs.w	r2, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800231e:	eb04 41ae 	add.w	r1, r4, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002322:	bfb8      	it	lt
 8002324:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 8002328:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 800232c:	bfb8      	it	lt
 800232e:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8002332:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002336:	fa1f fe82 	uxth.w	lr, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 800233a:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 800233e:	b28c      	uxth	r4, r1
 8002340:	2503      	movs	r5, #3
 8002342:	e741      	b.n	80021c8 <PWMC_SetPhaseVoltage+0x84>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002344:	ebb1 010e 	subs.w	r1, r1, lr
 8002348:	bf44      	itt	mi
 800234a:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 800234e:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002352:	2b00      	cmp	r3, #0
 8002354:	bfbc      	itt	lt
 8002356:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 800235a:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 800235e:	2a00      	cmp	r2, #0
 8002360:	bfb8      	it	lt
 8002362:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002366:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 800236a:	bfb8      	it	lt
 800236c:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002370:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002374:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        pHandle->lowDuty = (uint16_t)wTimePhC;
 8002378:	fa1f fe82 	uxth.w	lr, r2
        pHandle->midDuty = (uint16_t)wTimePhA;
 800237c:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhB;
 8002380:	b29c      	uxth	r4, r3
 8002382:	2504      	movs	r5, #4
 8002384:	e720      	b.n	80021c8 <PWMC_SetPhaseVoltage+0x84>
 8002386:	bf00      	nop

08002388 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8002388:	6843      	ldr	r3, [r0, #4]
 800238a:	4718      	bx	r3

0800238c <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 800238c:	6883      	ldr	r3, [r0, #8]
 800238e:	4718      	bx	r3

08002390 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8002390:	b510      	push	{r4, lr}
 8002392:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8002394:	b179      	cbz	r1, 80023b6 <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 8002396:	2901      	cmp	r1, #1
 8002398:	d001      	beq.n	800239e <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 800239a:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 800239c:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 800239e:	f8b0 304e 	ldrh.w	r3, [r0, #78]	@ 0x4e
 80023a2:	b16b      	cbz	r3, 80023c0 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 80023a4:	3b01      	subs	r3, #1
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	f8a0 304e 	strh.w	r3, [r0, #78]	@ 0x4e
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1f4      	bne.n	800239a <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 80023b0:	68c3      	ldr	r3, [r0, #12]
 80023b2:	4798      	blx	r3
          retVal = true;
 80023b4:	e004      	b.n	80023c0 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 80023b6:	f7ff ffe7 	bl	8002388 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 80023ba:	68e3      	ldr	r3, [r4, #12]
 80023bc:	4620      	mov	r0, r4
 80023be:	4798      	blx	r3
      retVal = true;
 80023c0:	2001      	movs	r0, #1
}
 80023c2:	bd10      	pop	{r4, pc}

080023c4 <PWMC_CheckOverCurrent>:
__weak uint16_t PWMC_CheckOverCurrent(PWMC_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? MC_NO_FAULTS : (uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
#else
  return ((uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
 80023c4:	6983      	ldr	r3, [r0, #24]
 80023c6:	4718      	bx	r3

080023c8 <RI_SetRegCommandParser>:

static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t maxSize);
__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80023c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 80023cc:	f9b0 400c 	ldrsh.w	r4, [r0, #12]
    uint16_t size = 0U;
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 80023d0:	2300      	movs	r3, #0
    uint8_t accessResult;
    while (rxLength > 0)
 80023d2:	429c      	cmp	r4, r3
    uint8_t * txData = pHandle->txBuffer;
 80023d4:	e9d0 5601 	ldrd	r5, r6, [r0, #4]
{
 80023d8:	b087      	sub	sp, #28
 80023da:	4680      	mov	r8, r0
    pHandle->txLength = 0;
 80023dc:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0)
 80023de:	dd74      	ble.n	80024ca <RI_SetRegCommandParser+0x102>
 80023e0:	eb06 0b01 	add.w	fp, r6, r1
  uint8_t retVal = MCP_CMD_OK;
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	f1c6 0a01 	rsb	sl, r6, #1
    {
       number_of_item++;
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
      accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 80023ea:	882a      	ldrh	r2, [r5, #0]
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80023ec:	fa1f fe84 	uxth.w	lr, r4

    typeID = (uint8_t)dataID & TYPE_MASK;
    motorID = 0U;
    MCI_Handle_t *pMCIN = &Mci[motorID];

    switch (typeID)
 80023f0:	f002 0138 	and.w	r1, r2, #56	@ 0x38
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80023f4:	f1ae 0402 	sub.w	r4, lr, #2
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80023f8:	1ca8      	adds	r0, r5, #2
    uint16_t regID = dataID & REG_MASK;
 80023fa:	f022 0307 	bic.w	r3, r2, #7
    switch (typeID)
 80023fe:	3908      	subs	r1, #8
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002400:	fa1f fc84 	uxth.w	ip, r4
    uint16_t regID = dataID & REG_MASK;
 8002404:	b29b      	uxth	r3, r3
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002406:	b224      	sxth	r4, r4
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8002408:	4607      	mov	r7, r0
    switch (typeID)
 800240a:	2920      	cmp	r1, #32
 800240c:	d812      	bhi.n	8002434 <RI_SetRegCommandParser+0x6c>
 800240e:	e8df f001 	tbb	[pc, r1]
 8002412:	11bf      	.short	0x11bf
 8002414:	11111111 	.word	0x11111111
 8002418:	11941111 	.word	0x11941111
 800241c:	11111111 	.word	0x11111111
 8002420:	11831111 	.word	0x11831111
 8002424:	11111111 	.word	0x11111111
 8002428:	11621111 	.word	0x11621111
 800242c:	11111111 	.word	0x11111111
 8002430:	1111      	.short	0x1111
 8002432:	2d          	.byte	0x2d
 8002433:	00          	.byte	0x00
 8002434:	2007      	movs	r0, #7
        if ((1U == number_of_item) && (0 == rxLength))
 8002436:	eb06 030a 	add.w	r3, r6, sl
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b01      	cmp	r3, #1
 800243e:	d040      	beq.n	80024c2 <RI_SetRegCommandParser+0xfa>
        if (txSyncFreeSpace !=0 )
 8002440:	45b3      	cmp	fp, r6
 8002442:	f000 80b5 	beq.w	80025b0 <RI_SetRegCommandParser+0x1e8>
          *txData = accessResult;
 8002446:	f806 0b01 	strb.w	r0, [r6], #1
          pHandle->txLength++;
 800244a:	f8b8 300e 	ldrh.w	r3, [r8, #14]
 800244e:	3301      	adds	r3, #1
 8002450:	f8a8 300e 	strh.w	r3, [r8, #14]
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002454:	2800      	cmp	r0, #0
 8002456:	f000 80b3 	beq.w	80025c0 <RI_SetRegCommandParser+0x1f8>
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 800245a:	2807      	cmp	r0, #7
 800245c:	d002      	beq.n	8002464 <RI_SetRegCommandParser+0x9c>
 800245e:	280a      	cmp	r0, #10
 8002460:	f040 80ac 	bne.w	80025bc <RI_SetRegCommandParser+0x1f4>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002464:	2001      	movs	r0, #1
}
 8002466:	b007      	add	sp, #28
 8002468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        break;
      }

      case TYPE_DATA_RAW:
      {
        uint16_t rawSize = *(uint16_t *) data; //cstat !MISRAC2012-Rule-11.3
 800246c:	f8b5 e002 	ldrh.w	lr, [r5, #2]
        /* The size consumed by the structure is the structure size + 2 bytes used to store the size*/
        *size = rawSize + 2U;
 8002470:	f10e 0102 	add.w	r1, lr, #2
 8002474:	b289      	uxth	r1, r1
        uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
        rawData++;
        rawData++;

        if (*size > dataAvailable )
 8002476:	42a1      	cmp	r1, r4
 8002478:	f300 81fa 	bgt.w	8002870 <RI_SetRegCommandParser+0x4a8>
      rxLength = (int16_t) (rxLength - size);
 800247c:	ebac 0c01 	sub.w	ip, ip, r1
 8002480:	f5b3 7f0a 	cmp.w	r3, #552	@ 0x228
      rxData = rxData+size;
 8002484:	eb00 0701 	add.w	r7, r0, r1
      rxLength = (int16_t) (rxLength - size);
 8002488:	fa0f f48c 	sxth.w	r4, ip
 800248c:	f000 81e8 	beq.w	8002860 <RI_SetRegCommandParser+0x498>
 8002490:	f200 81d3 	bhi.w	800283a <RI_SetRegCommandParser+0x472>
 8002494:	f5b3 7fd4 	cmp.w	r3, #424	@ 0x1a8
 8002498:	f000 8210 	beq.w	80028bc <RI_SetRegCommandParser+0x4f4>
 800249c:	f240 81c4 	bls.w	8002828 <RI_SetRegCommandParser+0x460>
 80024a0:	f5b3 7ff4 	cmp.w	r3, #488	@ 0x1e8
 80024a4:	f040 8095 	bne.w	80025d2 <RI_SetRegCommandParser+0x20a>
              uint32_t torque;
              uint16_t duration;

              torque = *(uint32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
              duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
              MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 80024a8:	892a      	ldrh	r2, [r5, #8]
 80024aa:	f9b5 1004 	ldrsh.w	r1, [r5, #4]
 80024ae:	48af      	ldr	r0, [pc, #700]	@ (800276c <RI_SetRegCommandParser+0x3a4>)
 80024b0:	f7fe ff7a 	bl	80013a8 <MCI_ExecTorqueRamp>
        if ((1U == number_of_item) && (0 == rxLength))
 80024b4:	eb06 030a 	add.w	r3, r6, sl
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b01      	cmp	r3, #1
  uint8_t retVal = MCP_CMD_OK;
 80024bc:	f04f 0000 	mov.w	r0, #0
        if ((1U == number_of_item) && (0 == rxLength))
 80024c0:	d1be      	bne.n	8002440 <RI_SetRegCommandParser+0x78>
 80024c2:	2c00      	cmp	r4, #0
 80024c4:	d1bc      	bne.n	8002440 <RI_SetRegCommandParser+0x78>
      if (MCP_CMD_OK == retVal)
 80024c6:	2800      	cmp	r0, #0
 80024c8:	d1cd      	bne.n	8002466 <RI_SetRegCommandParser+0x9e>
      pHandle->txLength = 0;
 80024ca:	2000      	movs	r0, #0
 80024cc:	f8a8 000e 	strh.w	r0, [r8, #14]
}
 80024d0:	b007      	add	sp, #28
 80024d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */

  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80024d6:	f995 3002 	ldrsb.w	r3, [r5, #2]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f000 8209 	beq.w	80028f2 <RI_SetRegCommandParser+0x52a>
 80024e0:	2c01      	cmp	r4, #1
 80024e2:	f340 820a 	ble.w	80028fa <RI_SetRegCommandParser+0x532>
 80024e6:	1ceb      	adds	r3, r5, #3
 80024e8:	eb00 070c 	add.w	r7, r0, ip
 80024ec:	43ed      	mvns	r5, r5
 80024ee:	e002      	b.n	80024f6 <RI_SetRegCommandParser+0x12e>
 80024f0:	429f      	cmp	r7, r3
 80024f2:	f000 81dc 	beq.w	80028ae <RI_SetRegCommandParser+0x4e6>
 80024f6:	f993 1000 	ldrsb.w	r1, [r3]
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80024fa:	18ec      	adds	r4, r5, r3
    tempdestString++;
 80024fc:	461a      	mov	r2, r3
    *size = *size + 1U;
 80024fe:	b2a4      	uxth	r4, r4
 8002500:	3301      	adds	r3, #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002502:	2900      	cmp	r1, #0
 8002504:	d1f4      	bne.n	80024f0 <RI_SetRegCommandParser+0x128>
      rxData = rxData+size;
 8002506:	4627      	mov	r7, r4
      rxLength = (int16_t) (rxLength - size);
 8002508:	ebac 0404 	sub.w	r4, ip, r4
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 800250c:	2300      	movs	r3, #0
      rxData = rxData+size;
 800250e:	4407      	add	r7, r0
      rxLength = (int16_t) (rxLength - size);
 8002510:	b224      	sxth	r4, r4
    *tempdestString = (int8_t)0;
 8002512:	7013      	strb	r3, [r2, #0]
        retVal = MCP_ERROR_RO_REG;
 8002514:	2004      	movs	r0, #4
 8002516:	e78e      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
      rxLength = (int16_t) (rxLength - size);
 8002518:	f1ae 0e06 	sub.w	lr, lr, #6
 800251c:	2b98      	cmp	r3, #152	@ 0x98
 800251e:	fa0f f48e 	sxth.w	r4, lr
      rxData = rxData+size;
 8002522:	f105 0706 	add.w	r7, r5, #6
 8002526:	f000 81b5 	beq.w	8002894 <RI_SetRegCommandParser+0x4cc>
 800252a:	d86e      	bhi.n	800260a <RI_SetRegCommandParser+0x242>
 800252c:	f022 0247 	bic.w	r2, r2, #71	@ 0x47
 8002530:	2a18      	cmp	r2, #24
 8002532:	bf0c      	ite	eq
 8002534:	2004      	moveq	r0, #4
 8002536:	2005      	movne	r0, #5
 8002538:	e77d      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
      rxLength = (int16_t) (rxLength - size);
 800253a:	f1ae 0e04 	sub.w	lr, lr, #4
 800253e:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
        uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002542:	f8b5 9002 	ldrh.w	r9, [r5, #2]
      rxLength = (int16_t) (rxLength - size);
 8002546:	fa0f f48e 	sxth.w	r4, lr
      rxData = rxData+size;
 800254a:	f105 0704 	add.w	r7, r5, #4
 800254e:	f000 820d 	beq.w	800296c <RI_SetRegCommandParser+0x5a4>
 8002552:	f200 80a7 	bhi.w	80026a4 <RI_SetRegCommandParser+0x2dc>
 8002556:	f5b3 7f24 	cmp.w	r3, #656	@ 0x290
 800255a:	f000 8200 	beq.w	800295e <RI_SetRegCommandParser+0x596>
 800255e:	f240 808e 	bls.w	800267e <RI_SetRegCommandParser+0x2b6>
 8002562:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8002566:	f000 81f4 	beq.w	8002952 <RI_SetRegCommandParser+0x58a>
 800256a:	d934      	bls.n	80025d6 <RI_SetRegCommandParser+0x20e>
 800256c:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8002570:	d022      	beq.n	80025b8 <RI_SetRegCommandParser+0x1f0>
 8002572:	d967      	bls.n	8002644 <RI_SetRegCommandParser+0x27c>
 8002574:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 8002578:	d159      	bne.n	800262e <RI_SetRegCommandParser+0x266>
            currComp = MCI_GetIqdref(pMCIN);
 800257a:	487c      	ldr	r0, [pc, #496]	@ (800276c <RI_SetRegCommandParser+0x3a4>)
 800257c:	f7ff f826 	bl	80015cc <MCI_GetIqdref>
 8002580:	9003      	str	r0, [sp, #12]
            currComp.q = (int16_t)regdata16;
 8002582:	f8ad 900c 	strh.w	r9, [sp, #12]
            MCI_SetCurrentReferences(pMCIN,currComp);
 8002586:	9903      	ldr	r1, [sp, #12]
 8002588:	4878      	ldr	r0, [pc, #480]	@ (800276c <RI_SetRegCommandParser+0x3a4>)
 800258a:	f7fe ff17 	bl	80013bc <MCI_SetCurrentReferences>
            break;
 800258e:	e791      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
      rxLength = (int16_t) (rxLength - size);
 8002590:	f1ae 0e03 	sub.w	lr, lr, #3
 8002594:	2b88      	cmp	r3, #136	@ 0x88
 8002596:	fa0f f48e 	sxth.w	r4, lr
      rxData = rxData+size;
 800259a:	f105 0703 	add.w	r7, r5, #3
 800259e:	f000 8169 	beq.w	8002874 <RI_SetRegCommandParser+0x4ac>
 80025a2:	f022 0287 	bic.w	r2, r2, #135	@ 0x87
 80025a6:	2a48      	cmp	r2, #72	@ 0x48
 80025a8:	bf0c      	ite	eq
 80025aa:	2004      	moveq	r0, #4
 80025ac:	2005      	movne	r0, #5
 80025ae:	e742      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80025b0:	2008      	movs	r0, #8
}
 80025b2:	b007      	add	sp, #28
 80025b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025b8:	2004      	movs	r0, #4
 80025ba:	e73c      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80025bc:	2301      	movs	r3, #1
 80025be:	9300      	str	r3, [sp, #0]
    while (rxLength > 0)
 80025c0:	2c00      	cmp	r4, #0
 80025c2:	f340 821a 	ble.w	80029fa <RI_SetRegCommandParser+0x632>
 80025c6:	463d      	mov	r5, r7
 80025c8:	e70f      	b.n	80023ea <RI_SetRegCommandParser+0x22>
 80025ca:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 80025ce:	f000 811d 	beq.w	800280c <RI_SetRegCommandParser+0x444>
            retVal = MCP_ERROR_UNKNOWN_REG;
 80025d2:	2005      	movs	r0, #5
 80025d4:	e72f      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 80025d6:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 80025da:	f000 81f5 	beq.w	80029c8 <RI_SetRegCommandParser+0x600>
 80025de:	d91c      	bls.n	800261a <RI_SetRegCommandParser+0x252>
 80025e0:	f5b3 7f54 	cmp.w	r3, #848	@ 0x350
 80025e4:	f000 8112 	beq.w	800280c <RI_SetRegCommandParser+0x444>
 80025e8:	f5b3 7f64 	cmp.w	r3, #912	@ 0x390
 80025ec:	d1f1      	bne.n	80025d2 <RI_SetRegCommandParser+0x20a>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 80025ee:	aa03      	add	r2, sp, #12
 80025f0:	f10d 010a 	add.w	r1, sp, #10
 80025f4:	485e      	ldr	r0, [pc, #376]	@ (8002770 <RI_SetRegCommandParser+0x3a8>)
 80025f6:	f006 fddf 	bl	80091b8 <STO_PLL_GetObserverGains>
            STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 80025fa:	f9bd 100a 	ldrsh.w	r1, [sp, #10]
 80025fe:	485c      	ldr	r0, [pc, #368]	@ (8002770 <RI_SetRegCommandParser+0x3a8>)
 8002600:	fa0f f289 	sxth.w	r2, r9
 8002604:	f006 fde0 	bl	80091c8 <STO_PLL_SetObserverGains>
            break;
 8002608:	e754      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 800260a:	2bd8      	cmp	r3, #216	@ 0xd8
 800260c:	d0d4      	beq.n	80025b8 <RI_SetRegCommandParser+0x1f0>
 800260e:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8002612:	bf0c      	ite	eq
 8002614:	2004      	moveq	r0, #4
 8002616:	2005      	movne	r0, #5
 8002618:	e70d      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 800261a:	f5b3 7f34 	cmp.w	r3, #720	@ 0x2d0
 800261e:	d1d8      	bne.n	80025d2 <RI_SetRegCommandParser+0x20a>
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 8002620:	4b54      	ldr	r3, [pc, #336]	@ (8002774 <RI_SetRegCommandParser+0x3ac>)
 8002622:	fa0f f189 	sxth.w	r1, r9
 8002626:	6818      	ldr	r0, [r3, #0]
 8002628:	f004 ffc4 	bl	80075b4 <PID_SetKI>
            break;
 800262c:	e742      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 800262e:	d8d0      	bhi.n	80025d2 <RI_SetRegCommandParser+0x20a>
 8002630:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 8002634:	d0c0      	beq.n	80025b8 <RI_SetRegCommandParser+0x1f0>
 8002636:	d90e      	bls.n	8002656 <RI_SetRegCommandParser+0x28e>
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002638:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 800263c:	bf0c      	ite	eq
 800263e:	2004      	moveq	r0, #4
 8002640:	2005      	movne	r0, #5
 8002642:	e6f8      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 8002644:	f5b3 6f92 	cmp.w	r3, #1168	@ 0x490
 8002648:	d10e      	bne.n	8002668 <RI_SetRegCommandParser+0x2a0>
            PID_SetKP (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 800264a:	484b      	ldr	r0, [pc, #300]	@ (8002778 <RI_SetRegCommandParser+0x3b0>)
 800264c:	fa0f f189 	sxth.w	r1, r9
 8002650:	f004 ffae 	bl	80075b0 <PID_SetKP>
            break;
 8002654:	e72e      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 8002656:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 800265a:	d0ad      	beq.n	80025b8 <RI_SetRegCommandParser+0x1f0>
            retVal = MCP_ERROR_UNKNOWN_REG;
 800265c:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 8002660:	bf0c      	ite	eq
 8002662:	2004      	moveq	r0, #4
 8002664:	2005      	movne	r0, #5
 8002666:	e6e6      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 8002668:	d3b3      	bcc.n	80025d2 <RI_SetRegCommandParser+0x20a>
 800266a:	f5b3 6ff2 	cmp.w	r3, #1936	@ 0x790
 800266e:	d0a3      	beq.n	80025b8 <RI_SetRegCommandParser+0x1f0>
 8002670:	d938      	bls.n	80026e4 <RI_SetRegCommandParser+0x31c>
 8002672:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002676:	bf0c      	ite	eq
 8002678:	2004      	moveq	r0, #4
 800267a:	2005      	movne	r0, #5
 800267c:	e6db      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 800267e:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002682:	f000 81b3 	beq.w	80029ec <RI_SetRegCommandParser+0x624>
 8002686:	d959      	bls.n	800273c <RI_SetRegCommandParser+0x374>
 8002688:	f5b3 7fe8 	cmp.w	r3, #464	@ 0x1d0
 800268c:	f000 817f 	beq.w	800298e <RI_SetRegCommandParser+0x5c6>
 8002690:	f5b3 7f04 	cmp.w	r3, #528	@ 0x210
 8002694:	d19d      	bne.n	80025d2 <RI_SetRegCommandParser+0x20a>
            PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 8002696:	4b39      	ldr	r3, [pc, #228]	@ (800277c <RI_SetRegCommandParser+0x3b4>)
 8002698:	fa0f f189 	sxth.w	r1, r9
 800269c:	6818      	ldr	r0, [r3, #0]
 800269e:	f004 ffb9 	bl	8007614 <PID_SetKD>
            break;
 80026a2:	e707      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 80026a4:	f241 5150 	movw	r1, #5456	@ 0x1550
 80026a8:	428b      	cmp	r3, r1
 80026aa:	f000 8199 	beq.w	80029e0 <RI_SetRegCommandParser+0x618>
 80026ae:	d930      	bls.n	8002712 <RI_SetRegCommandParser+0x34a>
 80026b0:	f241 6250 	movw	r2, #5712	@ 0x1650
 80026b4:	4293      	cmp	r3, r2
 80026b6:	f000 817c 	beq.w	80029b2 <RI_SetRegCommandParser+0x5ea>
 80026ba:	d91b      	bls.n	80026f4 <RI_SetRegCommandParser+0x32c>
 80026bc:	f641 1210 	movw	r2, #6416	@ 0x1910
 80026c0:	4293      	cmp	r3, r2
 80026c2:	f000 816b 	beq.w	800299c <RI_SetRegCommandParser+0x5d4>
 80026c6:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80026ca:	4293      	cmp	r3, r2
 80026cc:	f43f af74 	beq.w	80025b8 <RI_SetRegCommandParser+0x1f0>
 80026d0:	f641 02d0 	movw	r2, #6352	@ 0x18d0
 80026d4:	4293      	cmp	r3, r2
 80026d6:	f47f af7c 	bne.w	80025d2 <RI_SetRegCommandParser+0x20a>
            PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 80026da:	4827      	ldr	r0, [pc, #156]	@ (8002778 <RI_SetRegCommandParser+0x3b0>)
 80026dc:	4649      	mov	r1, r9
 80026de:	f004 ff85 	bl	80075ec <PID_SetKIDivisorPOW2>
            break;
 80026e2:	e6e7      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 80026e4:	f022 0247 	bic.w	r2, r2, #71	@ 0x47
            retVal = MCP_ERROR_UNKNOWN_REG;
 80026e8:	f5b2 6fb2 	cmp.w	r2, #1424	@ 0x590
 80026ec:	bf0c      	ite	eq
 80026ee:	2004      	moveq	r0, #4
 80026f0:	2005      	movne	r0, #5
 80026f2:	e6a0      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 80026f4:	f241 52d0 	movw	r2, #5584	@ 0x15d0
 80026f8:	4293      	cmp	r3, r2
 80026fa:	f000 8154 	beq.w	80029a6 <RI_SetRegCommandParser+0x5de>
 80026fe:	f241 6210 	movw	r2, #5648	@ 0x1610
 8002702:	4293      	cmp	r3, r2
 8002704:	d126      	bne.n	8002754 <RI_SetRegCommandParser+0x38c>
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 8002706:	4b1d      	ldr	r3, [pc, #116]	@ (800277c <RI_SetRegCommandParser+0x3b4>)
 8002708:	4649      	mov	r1, r9
 800270a:	6818      	ldr	r0, [r3, #0]
 800270c:	f004 ff6e 	bl	80075ec <PID_SetKIDivisorPOW2>
            break;
 8002710:	e6d0      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 8002712:	f241 4150 	movw	r1, #5200	@ 0x1450
 8002716:	428b      	cmp	r3, r1
 8002718:	f000 8151 	beq.w	80029be <RI_SetRegCommandParser+0x5f6>
 800271c:	d93c      	bls.n	8002798 <RI_SetRegCommandParser+0x3d0>
 800271e:	f241 42d0 	movw	r2, #5328	@ 0x14d0
 8002722:	4293      	cmp	r3, r2
 8002724:	f000 8157 	beq.w	80029d6 <RI_SetRegCommandParser+0x60e>
 8002728:	f241 5210 	movw	r2, #5392	@ 0x1510
 800272c:	4293      	cmp	r3, r2
 800272e:	d129      	bne.n	8002784 <RI_SetRegCommandParser+0x3bc>
            PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 8002730:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <RI_SetRegCommandParser+0x3ac>)
 8002732:	4649      	mov	r1, r9
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	f004 ff4b 	bl	80075d0 <PID_SetKPDivisorPOW2>
            break;
 800273a:	e6bb      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 800273c:	2bd0      	cmp	r3, #208	@ 0xd0
 800273e:	f000 8120 	beq.w	8002982 <RI_SetRegCommandParser+0x5ba>
 8002742:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002746:	d13a      	bne.n	80027be <RI_SetRegCommandParser+0x3f6>
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 8002748:	480d      	ldr	r0, [pc, #52]	@ (8002780 <RI_SetRegCommandParser+0x3b8>)
 800274a:	fa0f f189 	sxth.w	r1, r9
 800274e:	f004 ff61 	bl	8007614 <PID_SetKD>
            break;
 8002752:	e6af      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 8002754:	f241 5290 	movw	r2, #5520	@ 0x1590
 8002758:	4293      	cmp	r3, r2
 800275a:	f47f af3a 	bne.w	80025d2 <RI_SetRegCommandParser+0x20a>
            PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 800275e:	4b05      	ldr	r3, [pc, #20]	@ (8002774 <RI_SetRegCommandParser+0x3ac>)
 8002760:	4649      	mov	r1, r9
 8002762:	6818      	ldr	r0, [r3, #0]
 8002764:	f004 ff5e 	bl	8007624 <PID_SetKDDivisorPOW2>
            break;
 8002768:	e6a4      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 800276a:	bf00      	nop
 800276c:	2000086c 	.word	0x2000086c
 8002770:	2000014c 	.word	0x2000014c
 8002774:	20000008 	.word	0x20000008
 8002778:	20000180 	.word	0x20000180
 800277c:	2000000c 	.word	0x2000000c
 8002780:	20000440 	.word	0x20000440
 8002784:	f241 4290 	movw	r2, #5264	@ 0x1490
 8002788:	4293      	cmp	r3, r2
 800278a:	f47f af22 	bne.w	80025d2 <RI_SetRegCommandParser+0x20a>
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 800278e:	489d      	ldr	r0, [pc, #628]	@ (8002a04 <RI_SetRegCommandParser+0x63c>)
 8002790:	4649      	mov	r1, r9
 8002792:	f004 ff2b 	bl	80075ec <PID_SetKIDivisorPOW2>
            break;
 8002796:	e68d      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 8002798:	f5b3 6f45 	cmp.w	r3, #3152	@ 0xc50
 800279c:	f43f af0c 	beq.w	80025b8 <RI_SetRegCommandParser+0x1f0>
 80027a0:	d917      	bls.n	80027d2 <RI_SetRegCommandParser+0x40a>
 80027a2:	f5b3 6f65 	cmp.w	r3, #3664	@ 0xe50
 80027a6:	f43f ae85 	beq.w	80024b4 <RI_SetRegCommandParser+0xec>
 80027aa:	f5b3 6f69 	cmp.w	r3, #3728	@ 0xe90
 80027ae:	f43f ae81 	beq.w	80024b4 <RI_SetRegCommandParser+0xec>
            retVal = MCP_ERROR_UNKNOWN_REG;
 80027b2:	f5b3 6f49 	cmp.w	r3, #3216	@ 0xc90
 80027b6:	bf0c      	ite	eq
 80027b8:	2004      	moveq	r0, #4
 80027ba:	2005      	movne	r0, #5
 80027bc:	e63b      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 80027be:	2b90      	cmp	r3, #144	@ 0x90
 80027c0:	f47f af07 	bne.w	80025d2 <RI_SetRegCommandParser+0x20a>
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 80027c4:	488f      	ldr	r0, [pc, #572]	@ (8002a04 <RI_SetRegCommandParser+0x63c>)
 80027c6:	fa0f f189 	sxth.w	r1, r9
 80027ca:	f004 fef1 	bl	80075b0 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 80027ce:	2000      	movs	r0, #0
            break;
 80027d0:	e631      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 80027d2:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 80027d6:	d019      	beq.n	800280c <RI_SetRegCommandParser+0x444>
 80027d8:	d911      	bls.n	80027fe <RI_SetRegCommandParser+0x436>
 80027da:	f5b3 6f35 	cmp.w	r3, #2896	@ 0xb50
 80027de:	f43f aeeb 	beq.w	80025b8 <RI_SetRegCommandParser+0x1f0>
 80027e2:	f67f aef2 	bls.w	80025ca <RI_SetRegCommandParser+0x202>
 80027e6:	f022 0247 	bic.w	r2, r2, #71	@ 0x47
 80027ea:	f5b2 6f39 	cmp.w	r2, #2960	@ 0xb90
 80027ee:	f43f aee3 	beq.w	80025b8 <RI_SetRegCommandParser+0x1f0>
            retVal = MCP_ERROR_UNKNOWN_REG;
 80027f2:	f5b3 6f41 	cmp.w	r3, #3088	@ 0xc10
 80027f6:	bf0c      	ite	eq
 80027f8:	2004      	moveq	r0, #4
 80027fa:	2005      	movne	r0, #5
 80027fc:	e61b      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 80027fe:	f5b3 6f1d 	cmp.w	r3, #2512	@ 0x9d0
 8002802:	d003      	beq.n	800280c <RI_SetRegCommandParser+0x444>
 8002804:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 8002808:	f47f aee3 	bne.w	80025d2 <RI_SetRegCommandParser+0x20a>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 800280c:	aa03      	add	r2, sp, #12
 800280e:	f10d 010a 	add.w	r1, sp, #10
 8002812:	487d      	ldr	r0, [pc, #500]	@ (8002a08 <RI_SetRegCommandParser+0x640>)
 8002814:	f006 fcd0 	bl	80091b8 <STO_PLL_GetObserverGains>
            STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 8002818:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 800281c:	487a      	ldr	r0, [pc, #488]	@ (8002a08 <RI_SetRegCommandParser+0x640>)
 800281e:	fa0f f189 	sxth.w	r1, r9
 8002822:	f006 fcd1 	bl	80091c8 <STO_PLL_SetObserverGains>
            break;
 8002826:	e645      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 8002828:	2ba8      	cmp	r3, #168	@ 0xa8
 800282a:	f43f aec5 	beq.w	80025b8 <RI_SetRegCommandParser+0x1f0>
 800282e:	d910      	bls.n	8002852 <RI_SetRegCommandParser+0x48a>
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002830:	2be8      	cmp	r3, #232	@ 0xe8
 8002832:	bf0c      	ite	eq
 8002834:	2004      	moveq	r0, #4
 8002836:	2005      	movne	r0, #5
 8002838:	e5fd      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 800283a:	f5b3 7f5a 	cmp.w	r3, #872	@ 0x368
 800283e:	d049      	beq.n	80028d4 <RI_SetRegCommandParser+0x50c>
 8002840:	f5b3 6fa5 	cmp.w	r3, #1320	@ 0x528
 8002844:	f47f aec5 	bne.w	80025d2 <RI_SetRegCommandParser+0x20a>
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002848:	1d29      	adds	r1, r5, #4
 800284a:	4870      	ldr	r0, [pc, #448]	@ (8002a0c <RI_SetRegCommandParser+0x644>)
 800284c:	f004 fdde 	bl	800740c <MCPA_cfgLog>
              break;
 8002850:	e5f1      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
 8002852:	f022 0247 	bic.w	r2, r2, #71	@ 0x47
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002856:	2a28      	cmp	r2, #40	@ 0x28
 8002858:	bf0c      	ite	eq
 800285a:	2004      	moveq	r0, #4
 800285c:	2005      	movne	r0, #5
 800285e:	e5ea      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
              if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8002860:	f01e 0307 	ands.w	r3, lr, #7
 8002864:	d104      	bne.n	8002870 <RI_SetRegCommandParser+0x4a8>
              uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8002866:	fa5f fe8e 	uxtb.w	lr, lr
              if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 800286a:	f1be 0f2f 	cmp.w	lr, #47	@ 0x2f
 800286e:	d94b      	bls.n	8002908 <RI_SetRegCommandParser+0x540>
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 8002870:	200a      	movs	r0, #10
 8002872:	e5e0      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
            uint8_t regdata8 = *data;
 8002874:	78ab      	ldrb	r3, [r5, #2]
            if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8002876:	2b04      	cmp	r3, #4
 8002878:	d032      	beq.n	80028e0 <RI_SetRegCommandParser+0x518>
            if ((uint8_t)MCM_SPEED_MODE == regdata8)
 800287a:	2b03      	cmp	r3, #3
 800287c:	f47f ae1a 	bne.w	80024b4 <RI_SetRegCommandParser+0xec>
              MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8002880:	4863      	ldr	r0, [pc, #396]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 8002882:	f7fe fe75 	bl	8001570 <MCI_GetMecSpeedRefUnit>
 8002886:	2200      	movs	r2, #0
 8002888:	4601      	mov	r1, r0
 800288a:	4861      	ldr	r0, [pc, #388]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 800288c:	f7fe fd72 	bl	8001374 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002890:	2000      	movs	r0, #0
 8002892:	e5d0      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8002894:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 8002898:	495e      	ldr	r1, [pc, #376]	@ (8002a14 <RI_SetRegCommandParser+0x64c>)
 800289a:	485d      	ldr	r0, [pc, #372]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 800289c:	fb81 2103 	smull	r2, r1, r1, r3
 80028a0:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80028a4:	b209      	sxth	r1, r1
 80028a6:	2200      	movs	r2, #0
 80028a8:	f7fe fd64 	bl	8001374 <MCI_ExecSpeedRamp>
 80028ac:	e602      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
      rxLength = (int16_t) (rxLength - size);
 80028ae:	ebac 0c04 	sub.w	ip, ip, r4
      rxData = rxData+size;
 80028b2:	1907      	adds	r7, r0, r4
      rxLength = (int16_t) (rxLength - size);
 80028b4:	fa0f f48c 	sxth.w	r4, ip
        retVal = MCP_ERROR_RO_REG;
 80028b8:	2004      	movs	r0, #4
 80028ba:	e5bc      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
              MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 80028bc:	686b      	ldr	r3, [r5, #4]
 80028be:	4955      	ldr	r1, [pc, #340]	@ (8002a14 <RI_SetRegCommandParser+0x64c>)
 80028c0:	892a      	ldrh	r2, [r5, #8]
 80028c2:	fb81 0103 	smull	r0, r1, r1, r3
 80028c6:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80028ca:	4851      	ldr	r0, [pc, #324]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 80028cc:	b209      	sxth	r1, r1
 80028ce:	f7fe fd51 	bl	8001374 <MCI_ExecSpeedRamp>
              break;
 80028d2:	e5ef      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80028d4:	6869      	ldr	r1, [r5, #4]
              MCI_SetCurrentReferences(pMCIN, currComp);
 80028d6:	484e      	ldr	r0, [pc, #312]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80028d8:	9103      	str	r1, [sp, #12]
              MCI_SetCurrentReferences(pMCIN, currComp);
 80028da:	f7fe fd6f 	bl	80013bc <MCI_SetCurrentReferences>
              break;
 80028de:	e5e9      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
              MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 80028e0:	484b      	ldr	r0, [pc, #300]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 80028e2:	f7fe fe9d 	bl	8001620 <MCI_GetTeref>
 80028e6:	2200      	movs	r2, #0
 80028e8:	4601      	mov	r1, r0
 80028ea:	4849      	ldr	r0, [pc, #292]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 80028ec:	f7fe fd5c 	bl	80013a8 <MCI_ExecTorqueRamp>
            if ((uint8_t)MCM_SPEED_MODE == regdata8)
 80028f0:	e5e0      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80028f2:	2701      	movs	r7, #1
  const char_t *tempsrcString = srcString;
 80028f4:	4602      	mov	r2, r0
  *size= 1U ; /* /0 is the min String size */
 80028f6:	463c      	mov	r4, r7
 80028f8:	e606      	b.n	8002508 <RI_SetRegCommandParser+0x140>
      rxLength = (int16_t) (rxLength - size);
 80028fa:	f1ae 0e03 	sub.w	lr, lr, #3
      rxData = rxData+size;
 80028fe:	1cef      	adds	r7, r5, #3
      rxLength = (int16_t) (rxLength - size);
 8002900:	fa0f f48e 	sxth.w	r4, lr
        retVal = MCP_ERROR_RO_REG;
 8002904:	2004      	movs	r0, #4
 8002906:	e596      	b.n	8002436 <RI_SetRegCommandParser+0x6e>
                for (i = 0; i <nbrOfPhase; i++)
 8002908:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800290c:	f43f add2 	beq.w	80024b4 <RI_SetRegCommandParser+0xec>
 8002910:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
 8002914:	9401      	str	r4, [sp, #4]
 8002916:	4691      	mov	r9, r2
 8002918:	461c      	mov	r4, r3
                revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 800291a:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
 800291e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a14 <RI_SetRegCommandParser+0x64c>)
 8002920:	fb83 c200 	smull	ip, r2, r3, r0
 8002924:	eba2 72e0 	sub.w	r2, r2, r0, asr #31
 8002928:	f8ad 200e 	strh.w	r2, [sp, #14]
                revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 800292c:	f9b5 2008 	ldrsh.w	r2, [r5, #8]
 8002930:	f8ad 2010 	strh.w	r2, [sp, #16]
                revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002934:	896a      	ldrh	r2, [r5, #10]
 8002936:	f8ad 200c 	strh.w	r2, [sp, #12]
                (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 800293a:	b2e1      	uxtb	r1, r4
 800293c:	4836      	ldr	r0, [pc, #216]	@ (8002a18 <RI_SetRegCommandParser+0x650>)
                for (i = 0; i <nbrOfPhase; i++)
 800293e:	3508      	adds	r5, #8
                (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 8002940:	aa03      	add	r2, sp, #12
 8002942:	f006 f865 	bl	8008a10 <RUC_SetPhase>
                for (i = 0; i <nbrOfPhase; i++)
 8002946:	45a9      	cmp	r9, r5
 8002948:	f104 0401 	add.w	r4, r4, #1
 800294c:	d1e5      	bne.n	800291a <RI_SetRegCommandParser+0x552>
 800294e:	9c01      	ldr	r4, [sp, #4]
 8002950:	e5b0      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKI (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 8002952:	4832      	ldr	r0, [pc, #200]	@ (8002a1c <RI_SetRegCommandParser+0x654>)
 8002954:	fa0f f189 	sxth.w	r1, r9
 8002958:	f004 fe2c 	bl	80075b4 <PID_SetKI>
            break;
 800295c:	e5aa      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 800295e:	4b30      	ldr	r3, [pc, #192]	@ (8002a20 <RI_SetRegCommandParser+0x658>)
 8002960:	fa0f f189 	sxth.w	r1, r9
 8002964:	6818      	ldr	r0, [r3, #0]
 8002966:	f004 fe23 	bl	80075b0 <PID_SetKP>
            break;
 800296a:	e5a3      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            currComp = MCI_GetIqdref(pMCIN);
 800296c:	4828      	ldr	r0, [pc, #160]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 800296e:	f7fe fe2d 	bl	80015cc <MCI_GetIqdref>
 8002972:	9003      	str	r0, [sp, #12]
            currComp.d = (int16_t)regdata16;
 8002974:	f8ad 900e 	strh.w	r9, [sp, #14]
            MCI_SetCurrentReferences(pMCIN,currComp);
 8002978:	9903      	ldr	r1, [sp, #12]
 800297a:	4825      	ldr	r0, [pc, #148]	@ (8002a10 <RI_SetRegCommandParser+0x648>)
 800297c:	f7fe fd1e 	bl	80013bc <MCI_SetCurrentReferences>
            break;
 8002980:	e598      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8002982:	4820      	ldr	r0, [pc, #128]	@ (8002a04 <RI_SetRegCommandParser+0x63c>)
 8002984:	fa0f f189 	sxth.w	r1, r9
 8002988:	f004 fe14 	bl	80075b4 <PID_SetKI>
            break;
 800298c:	e592      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 800298e:	4b25      	ldr	r3, [pc, #148]	@ (8002a24 <RI_SetRegCommandParser+0x65c>)
 8002990:	fa0f f189 	sxth.w	r1, r9
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	f004 fe0d 	bl	80075b4 <PID_SetKI>
            break;
 800299a:	e58b      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 800299c:	481f      	ldr	r0, [pc, #124]	@ (8002a1c <RI_SetRegCommandParser+0x654>)
 800299e:	4649      	mov	r1, r9
 80029a0:	f004 fe16 	bl	80075d0 <PID_SetKPDivisorPOW2>
            break;
 80029a4:	e586      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 80029a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a24 <RI_SetRegCommandParser+0x65c>)
 80029a8:	4649      	mov	r1, r9
 80029aa:	6818      	ldr	r0, [r3, #0]
 80029ac:	f004 fe10 	bl	80075d0 <PID_SetKPDivisorPOW2>
            break;
 80029b0:	e580      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 80029b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a24 <RI_SetRegCommandParser+0x65c>)
 80029b4:	4649      	mov	r1, r9
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	f004 fe34 	bl	8007624 <PID_SetKDDivisorPOW2>
            break;
 80029bc:	e57a      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 80029be:	4811      	ldr	r0, [pc, #68]	@ (8002a04 <RI_SetRegCommandParser+0x63c>)
 80029c0:	4649      	mov	r1, r9
 80029c2:	f004 fe05 	bl	80075d0 <PID_SetKPDivisorPOW2>
            break;
 80029c6:	e575      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 80029c8:	4b15      	ldr	r3, [pc, #84]	@ (8002a20 <RI_SetRegCommandParser+0x658>)
 80029ca:	fa0f f189 	sxth.w	r1, r9
 80029ce:	6818      	ldr	r0, [r3, #0]
 80029d0:	f004 fe20 	bl	8007614 <PID_SetKD>
            break;
 80029d4:	e56e      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 80029d6:	480b      	ldr	r0, [pc, #44]	@ (8002a04 <RI_SetRegCommandParser+0x63c>)
 80029d8:	4649      	mov	r1, r9
 80029da:	f004 fe23 	bl	8007624 <PID_SetKDDivisorPOW2>
            break;
 80029de:	e569      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 80029e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a20 <RI_SetRegCommandParser+0x658>)
 80029e2:	4649      	mov	r1, r9
 80029e4:	6818      	ldr	r0, [r3, #0]
 80029e6:	f004 fe01 	bl	80075ec <PID_SetKIDivisorPOW2>
            break;
 80029ea:	e563      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
            PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 80029ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002a24 <RI_SetRegCommandParser+0x65c>)
 80029ee:	fa0f f189 	sxth.w	r1, r9
 80029f2:	6818      	ldr	r0, [r3, #0]
 80029f4:	f004 fddc 	bl	80075b0 <PID_SetKP>
            break;
 80029f8:	e55c      	b.n	80024b4 <RI_SetRegCommandParser+0xec>
 80029fa:	9800      	ldr	r0, [sp, #0]
      if (MCP_CMD_OK == retVal)
 80029fc:	2800      	cmp	r0, #0
 80029fe:	f43f ad64 	beq.w	80024ca <RI_SetRegCommandParser+0x102>
 8002a02:	e530      	b.n	8002466 <RI_SetRegCommandParser+0x9e>
 8002a04:	20000440 	.word	0x20000440
 8002a08:	2000014c 	.word	0x2000014c
 8002a0c:	2000048c 	.word	0x2000048c
 8002a10:	2000086c 	.word	0x2000086c
 8002a14:	2aaaaaab 	.word	0x2aaaaaab
 8002a18:	2000033c 	.word	0x2000033c
 8002a1c:	20000180 	.word	0x20000180
 8002a20:	20000008 	.word	0x20000008
 8002a24:	2000000c 	.word	0x2000000c

08002a28 <RI_GetRegCommandParser>:
{
 8002a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t rxLength = pHandle->rxLength;
 8002a2c:	f8b0 900c 	ldrh.w	r9, [r0, #12]
    uint8_t * rxData = pHandle->rxBuffer;
 8002a30:	f8d0 b004 	ldr.w	fp, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8002a34:	6886      	ldr	r6, [r0, #8]
    pHandle->txLength = 0;
 8002a36:	2300      	movs	r3, #0
{
 8002a38:	b099      	sub	sp, #100	@ 0x64
    pHandle->txLength = 0;
 8002a3a:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0U)
 8002a3c:	f1b9 0f00 	cmp.w	r9, #0
 8002a40:	f000 8372 	beq.w	8003128 <RI_GetRegCommandParser+0x700>
 8002a44:	b20c      	sxth	r4, r1
 8002a46:	4680      	mov	r8, r0
 8002a48:	4619      	mov	r1, r3
    uint8_t * rxData = pHandle->rxBuffer;
 8002a4a:	465d      	mov	r5, fp
 8002a4c:	f241 5790 	movw	r7, #5520	@ 0x1590
 8002a50:	4620      	mov	r0, r4
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8002a52:	f835 3b02 	ldrh.w	r3, [r5], #2
    switch (typeID)
 8002a56:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002a5a:	3a08      	subs	r2, #8
    uint16_t regID = dataID & REG_MASK;
 8002a5c:	f023 0307 	bic.w	r3, r3, #7
 8002a60:	b29b      	uxth	r3, r3
    switch (typeID)
 8002a62:	2a20      	cmp	r2, #32
 8002a64:	d812      	bhi.n	8002a8c <RI_GetRegCommandParser+0x64>
 8002a66:	e8df f002 	tbb	[pc, r2]
 8002a6a:	11d9      	.short	0x11d9
 8002a6c:	11111111 	.word	0x11111111
 8002a70:	116b1111 	.word	0x116b1111
 8002a74:	11111111 	.word	0x11111111
 8002a78:	11e71111 	.word	0x11e71111
 8002a7c:	11111111 	.word	0x11111111
 8002a80:	11311111 	.word	0x11311111
 8002a84:	11111111 	.word	0x11111111
 8002a88:	1111      	.short	0x1111
 8002a8a:	15          	.byte	0x15
 8002a8b:	00          	.byte	0x00
 8002a8c:	2007      	movs	r0, #7
}
 8002a8e:	b019      	add	sp, #100	@ 0x64
 8002a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rawData++;
 8002a94:	f5b3 7fd4 	cmp.w	r3, #424	@ 0x1a8
 8002a98:	f106 0202 	add.w	r2, r6, #2
        switch (regID)
 8002a9c:	f000 82ae 	beq.w	8002ffc <RI_GetRegCommandParser+0x5d4>
 8002aa0:	f200 810e 	bhi.w	8002cc0 <RI_GetRegCommandParser+0x298>
 8002aa4:	2ba8      	cmp	r3, #168	@ 0xa8
 8002aa6:	f000 82be 	beq.w	8003026 <RI_GetRegCommandParser+0x5fe>
 8002aaa:	f200 80ff 	bhi.w	8002cac <RI_GetRegCommandParser+0x284>
 8002aae:	2b28      	cmp	r3, #40	@ 0x28
 8002ab0:	f000 82d1 	beq.w	8003056 <RI_GetRegCommandParser+0x62e>
 8002ab4:	2b68      	cmp	r3, #104	@ 0x68
 8002ab6:	f040 80bd 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002aba:	233c      	movs	r3, #60	@ 0x3c
            if (((*rawSize) + 2U) > freeSpace)
 8002abc:	283d      	cmp	r0, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002abe:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8002ac0:	f200 8334 	bhi.w	800312c <RI_GetRegCommandParser+0x704>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002ac4:	2008      	movs	r0, #8
}
 8002ac6:	b019      	add	sp, #100	@ 0x64
 8002ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (regID)
 8002acc:	2ba0      	cmp	r3, #160	@ 0xa0
 8002ace:	f000 8241 	beq.w	8002f54 <RI_GetRegCommandParser+0x52c>
 8002ad2:	f200 80cd 	bhi.w	8002c70 <RI_GetRegCommandParser+0x248>
 8002ad6:	2b20      	cmp	r3, #32
 8002ad8:	f000 8254 	beq.w	8002f84 <RI_GetRegCommandParser+0x55c>
 8002adc:	2b60      	cmp	r3, #96	@ 0x60
 8002ade:	f040 80a9 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002ae2:	4cb2      	ldr	r4, [pc, #712]	@ (8002dac <RI_GetRegCommandParser+0x384>)
 8002ae4:	f994 1000 	ldrsb.w	r1, [r4]
 8002ae8:	2900      	cmp	r1, #0
 8002aea:	f000 8282 	beq.w	8002ff2 <RI_GetRegCommandParser+0x5ca>
 8002aee:	2801      	cmp	r0, #1
 8002af0:	f340 822e 	ble.w	8002f50 <RI_GetRegCommandParser+0x528>
 8002af4:	46b6      	mov	lr, r6
 8002af6:	f1c6 0201 	rsb	r2, r6, #1
 8002afa:	e002      	b.n	8002b02 <RI_GetRegCommandParser+0xda>
 8002afc:	4283      	cmp	r3, r0
 8002afe:	f280 8227 	bge.w	8002f50 <RI_GetRegCommandParser+0x528>
    *tempdestString = *tempsrcString;
 8002b02:	f80e 1b01 	strb.w	r1, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002b06:	f914 1f01 	ldrsb.w	r1, [r4, #1]!
    *size = *size + 1U;
 8002b0a:	eb0e 0302 	add.w	r3, lr, r2
 8002b0e:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002b10:	2900      	cmp	r1, #0
 8002b12:	d1f3      	bne.n	8002afc <RI_GetRegCommandParser+0xd4>
        txData = txData+size;
 8002b14:	469c      	mov	ip, r3
    *tempdestString = (int8_t)0;
 8002b16:	2200      	movs	r2, #0
 8002b18:	f88e 2000 	strb.w	r2, [lr]
        pHandle->txLength += size;
 8002b1c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        if (freeSpace >= 2U)
 8002b20:	b284      	uxth	r4, r0
    while (rxLength > 0U)
 8002b22:	eb0b 0209 	add.w	r2, fp, r9
        freeSpaceS16 = freeSpaceS16-size;
 8002b26:	1ae0      	subs	r0, r4, r3
        pHandle->txLength += size;
 8002b28:	4419      	add	r1, r3
    while (rxLength > 0U)
 8002b2a:	b2ac      	uxth	r4, r5
 8002b2c:	b293      	uxth	r3, r2
        pHandle->txLength += size;
 8002b2e:	b289      	uxth	r1, r1
    while (rxLength > 0U)
 8002b30:	429c      	cmp	r4, r3
        pHandle->txLength += size;
 8002b32:	f8a8 100e 	strh.w	r1, [r8, #14]
        txData = txData+size;
 8002b36:	4466      	add	r6, ip
        freeSpaceS16 = freeSpaceS16-size;
 8002b38:	b200      	sxth	r0, r0
    while (rxLength > 0U)
 8002b3a:	d18a      	bne.n	8002a52 <RI_GetRegCommandParser+0x2a>
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	e7a6      	b.n	8002a8e <RI_GetRegCommandParser+0x66>
        if (freeSpace >= 2U)
 8002b40:	b284      	uxth	r4, r0
 8002b42:	2c01      	cmp	r4, #1
 8002b44:	d9be      	bls.n	8002ac4 <RI_GetRegCommandParser+0x9c>
          switch (regID)
 8002b46:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 8002b4a:	f000 832e 	beq.w	80031aa <RI_GetRegCommandParser+0x782>
 8002b4e:	d924      	bls.n	8002b9a <RI_GetRegCommandParser+0x172>
 8002b50:	f5b3 6f69 	cmp.w	r3, #3728	@ 0xe90
 8002b54:	f000 80e3 	beq.w	8002d1e <RI_GetRegCommandParser+0x2f6>
 8002b58:	f240 80e5 	bls.w	8002d26 <RI_GetRegCommandParser+0x2fe>
 8002b5c:	42bb      	cmp	r3, r7
 8002b5e:	f000 8334 	beq.w	80031ca <RI_GetRegCommandParser+0x7a2>
 8002b62:	f240 810f 	bls.w	8002d84 <RI_GetRegCommandParser+0x35c>
 8002b66:	f241 6250 	movw	r2, #5712	@ 0x1650
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	f000 8322 	beq.w	80031b4 <RI_GetRegCommandParser+0x78c>
 8002b70:	f240 80f3 	bls.w	8002d5a <RI_GetRegCommandParser+0x332>
 8002b74:	f641 02d0 	movw	r2, #6352	@ 0x18d0
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	f000 8379 	beq.w	8003270 <RI_GetRegCommandParser+0x848>
 8002b7e:	f641 1210 	movw	r2, #6416	@ 0x1910
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d156      	bne.n	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8002b86:	488a      	ldr	r0, [pc, #552]	@ (8002db0 <RI_GetRegCommandParser+0x388>)
 8002b88:	f004 fd20 	bl	80075cc <PID_GetKPDivisorPOW2>
        pHandle->txLength += size;
 8002b8c:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8002b90:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002b92:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8002b96:	4663      	mov	r3, ip
 8002b98:	e7c3      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002b9a:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8002b9e:	f000 8302 	beq.w	80031a6 <RI_GetRegCommandParser+0x77e>
 8002ba2:	d919      	bls.n	8002bd8 <RI_GetRegCommandParser+0x1b0>
 8002ba4:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 8002ba8:	f000 82f2 	beq.w	8003190 <RI_GetRegCommandParser+0x768>
 8002bac:	f240 8173 	bls.w	8002e96 <RI_GetRegCommandParser+0x46e>
 8002bb0:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 8002bb4:	f000 82e7 	beq.w	8003186 <RI_GetRegCommandParser+0x75e>
 8002bb8:	f240 8138 	bls.w	8002e2c <RI_GetRegCommandParser+0x404>
 8002bbc:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 8002bc0:	d138      	bne.n	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8002bc2:	487c      	ldr	r0, [pc, #496]	@ (8002db4 <RI_GetRegCommandParser+0x38c>)
 8002bc4:	f7fe fd02 	bl	80015cc <MCI_GetIqdref>
        pHandle->txLength += size;
 8002bc8:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8002bcc:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002bce:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8002bd2:	900e      	str	r0, [sp, #56]	@ 0x38
          *size = 2;
 8002bd4:	4663      	mov	r3, ip
 8002bd6:	e7a4      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002bd8:	f5b3 7f04 	cmp.w	r3, #528	@ 0x210
 8002bdc:	f000 82c8 	beq.w	8003170 <RI_GetRegCommandParser+0x748>
 8002be0:	f240 814a 	bls.w	8002e78 <RI_GetRegCommandParser+0x450>
 8002be4:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 8002be8:	f000 832b 	beq.w	8003242 <RI_GetRegCommandParser+0x81a>
 8002bec:	f240 8131 	bls.w	8002e52 <RI_GetRegCommandParser+0x42a>
 8002bf0:	f5b3 7f54 	cmp.w	r3, #848	@ 0x350
 8002bf4:	f000 8316 	beq.w	8003224 <RI_GetRegCommandParser+0x7fc>
 8002bf8:	f5b3 7f64 	cmp.w	r3, #912	@ 0x390
 8002bfc:	d11a      	bne.n	8002c34 <RI_GetRegCommandParser+0x20c>
              STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8002bfe:	f10d 010a 	add.w	r1, sp, #10
 8002c02:	486d      	ldr	r0, [pc, #436]	@ (8002db8 <RI_GetRegCommandParser+0x390>)
 8002c04:	aa15      	add	r2, sp, #84	@ 0x54
 8002c06:	f006 fad7 	bl	80091b8 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8002c0a:	f9bd 3054 	ldrsh.w	r3, [sp, #84]	@ 0x54
 8002c0e:	8033      	strh	r3, [r6, #0]
        pHandle->txLength += size;
 8002c10:	f04f 0c02 	mov.w	ip, #2
 8002c14:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8002c18:	4663      	mov	r3, ip
 8002c1a:	e782      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
        if (freeSpace > 0U)
 8002c1c:	2800      	cmp	r0, #0
 8002c1e:	f43f af51 	beq.w	8002ac4 <RI_GetRegCommandParser+0x9c>
          switch (regID)
 8002c22:	2b88      	cmp	r3, #136	@ 0x88
 8002c24:	f000 81da 	beq.w	8002fdc <RI_GetRegCommandParser+0x5b4>
 8002c28:	2bc8      	cmp	r3, #200	@ 0xc8
 8002c2a:	f000 81cc 	beq.w	8002fc6 <RI_GetRegCommandParser+0x59e>
 8002c2e:	2b48      	cmp	r3, #72	@ 0x48
 8002c30:	f000 81be 	beq.w	8002fb0 <RI_GetRegCommandParser+0x588>
 8002c34:	2005      	movs	r0, #5
 8002c36:	e72a      	b.n	8002a8e <RI_GetRegCommandParser+0x66>
        if (freeSpace >= 4U)
 8002c38:	b284      	uxth	r4, r0
 8002c3a:	2c03      	cmp	r4, #3
 8002c3c:	f67f af42 	bls.w	8002ac4 <RI_GetRegCommandParser+0x9c>
          switch (regID)
 8002c40:	2bd8      	cmp	r3, #216	@ 0xd8
 8002c42:	f000 8259 	beq.w	80030f8 <RI_GetRegCommandParser+0x6d0>
 8002c46:	f200 816c 	bhi.w	8002f22 <RI_GetRegCommandParser+0x4fa>
 8002c4a:	2b58      	cmp	r3, #88	@ 0x58
 8002c4c:	f000 8268 	beq.w	8003120 <RI_GetRegCommandParser+0x6f8>
 8002c50:	2b98      	cmp	r3, #152	@ 0x98
 8002c52:	f040 8159 	bne.w	8002f08 <RI_GetRegCommandParser+0x4e0>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002c56:	4857      	ldr	r0, [pc, #348]	@ (8002db4 <RI_GetRegCommandParser+0x38c>)
 8002c58:	f7fe fc8a 	bl	8001570 <MCI_GetMecSpeedRefUnit>
 8002c5c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002c60:	0040      	lsls	r0, r0, #1
        pHandle->txLength += size;
 8002c62:	f04f 0c04 	mov.w	ip, #4
 8002c66:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002c6a:	6030      	str	r0, [r6, #0]
          *size = 4;
 8002c6c:	4663      	mov	r3, ip
 8002c6e:	e758      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002c70:	2be0      	cmp	r3, #224	@ 0xe0
 8002c72:	d1df      	bne.n	8002c34 <RI_GetRegCommandParser+0x20c>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002c74:	4b51      	ldr	r3, [pc, #324]	@ (8002dbc <RI_GetRegCommandParser+0x394>)
 8002c76:	681c      	ldr	r4, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002c78:	f994 1024 	ldrsb.w	r1, [r4, #36]	@ 0x24
 8002c7c:	2900      	cmp	r1, #0
 8002c7e:	f000 81b8 	beq.w	8002ff2 <RI_GetRegCommandParser+0x5ca>
 8002c82:	2801      	cmp	r0, #1
 8002c84:	f340 8164 	ble.w	8002f50 <RI_GetRegCommandParser+0x528>
 8002c88:	3424      	adds	r4, #36	@ 0x24
 8002c8a:	46b6      	mov	lr, r6
 8002c8c:	f1c6 0201 	rsb	r2, r6, #1
 8002c90:	e002      	b.n	8002c98 <RI_GetRegCommandParser+0x270>
 8002c92:	4283      	cmp	r3, r0
 8002c94:	f280 815c 	bge.w	8002f50 <RI_GetRegCommandParser+0x528>
    *tempdestString = *tempsrcString;
 8002c98:	f80e 1b01 	strb.w	r1, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002c9c:	f914 1f01 	ldrsb.w	r1, [r4, #1]!
    *size = *size + 1U;
 8002ca0:	eb0e 0302 	add.w	r3, lr, r2
 8002ca4:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002ca6:	2900      	cmp	r1, #0
 8002ca8:	d1f3      	bne.n	8002c92 <RI_GetRegCommandParser+0x26a>
 8002caa:	e733      	b.n	8002b14 <RI_GetRegCommandParser+0xec>
 8002cac:	2be8      	cmp	r3, #232	@ 0xe8
 8002cae:	d1c1      	bne.n	8002c34 <RI_GetRegCommandParser+0x20c>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002cb0:	230e      	movs	r3, #14
            if (((*rawSize) + 2U) > freeSpace)
 8002cb2:	280f      	cmp	r0, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002cb4:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8002cb6:	f67f af05 	bls.w	8002ac4 <RI_GetRegCommandParser+0x9c>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8002cba:	4b41      	ldr	r3, [pc, #260]	@ (8002dc0 <RI_GetRegCommandParser+0x398>)
        if (freeSpace >= 2U)
 8002cbc:	b284      	uxth	r4, r0
 8002cbe:	e1b9      	b.n	8003034 <RI_GetRegCommandParser+0x60c>
 8002cc0:	f5b3 7f0a 	cmp.w	r3, #552	@ 0x228
 8002cc4:	f000 81da 	beq.w	800307c <RI_GetRegCommandParser+0x654>
 8002cc8:	f5b3 7f5a 	cmp.w	r3, #872	@ 0x368
 8002ccc:	d115      	bne.n	8002cfa <RI_GetRegCommandParser+0x2d2>
            *rawSize = 4;
 8002cce:	2304      	movs	r3, #4
 8002cd0:	8033      	strh	r3, [r6, #0]
        if (freeSpace >= 2U)
 8002cd2:	b284      	uxth	r4, r0
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8002cd4:	4837      	ldr	r0, [pc, #220]	@ (8002db4 <RI_GetRegCommandParser+0x38c>)
 8002cd6:	f7fe fc79 	bl	80015cc <MCI_GetIqdref>
 8002cda:	8070      	strh	r0, [r6, #2]
 8002cdc:	9004      	str	r0, [sp, #16]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002cde:	4835      	ldr	r0, [pc, #212]	@ (8002db4 <RI_GetRegCommandParser+0x38c>)
 8002ce0:	f7fe fc74 	bl	80015cc <MCI_GetIqdref>
 8002ce4:	9003      	str	r0, [sp, #12]
 8002ce6:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8002cea:	80b0      	strh	r0, [r6, #4]
        *size = (*rawSize) + 2U;
 8002cec:	8833      	ldrh	r3, [r6, #0]
        pHandle->txLength += size;
 8002cee:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 8002cf2:	3302      	adds	r3, #2
 8002cf4:	b29b      	uxth	r3, r3
        txData = txData+size;
 8002cf6:	469c      	mov	ip, r3
 8002cf8:	e713      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002cfa:	f5b3 7ff4 	cmp.w	r3, #488	@ 0x1e8
 8002cfe:	d199      	bne.n	8002c34 <RI_GetRegCommandParser+0x20c>
            *rawSize = 4;
 8002d00:	2304      	movs	r3, #4
 8002d02:	8033      	strh	r3, [r6, #0]
        if (freeSpace >= 2U)
 8002d04:	b284      	uxth	r4, r0
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8002d06:	482b      	ldr	r0, [pc, #172]	@ (8002db4 <RI_GetRegCommandParser+0x38c>)
 8002d08:	f7fe fc20 	bl	800154c <MCI_GetLastRampFinalTorque>
 8002d0c:	8070      	strh	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8002d0e:	4829      	ldr	r0, [pc, #164]	@ (8002db4 <RI_GetRegCommandParser+0x38c>)
 8002d10:	f7fe fc20 	bl	8001554 <MCI_GetLastRampFinalDuration>
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002d14:	80b0      	strh	r0, [r6, #4]
 8002d16:	e7e9      	b.n	8002cec <RI_GetRegCommandParser+0x2c4>
 8002d18:	f5b3 6f65 	cmp.w	r3, #3664	@ 0xe50
 8002d1c:	d18a      	bne.n	8002c34 <RI_GetRegCommandParser+0x20c>
 8002d1e:	f04f 0c02 	mov.w	ip, #2
 8002d22:	4663      	mov	r3, ip
 8002d24:	e6fd      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002d26:	f5b3 6f39 	cmp.w	r3, #2960	@ 0xb90
 8002d2a:	f000 8297 	beq.w	800325c <RI_GetRegCommandParser+0x834>
 8002d2e:	d966      	bls.n	8002dfe <RI_GetRegCommandParser+0x3d6>
 8002d30:	f5b3 6f45 	cmp.w	r3, #3152	@ 0xc50
 8002d34:	f000 8287 	beq.w	8003246 <RI_GetRegCommandParser+0x81e>
 8002d38:	d954      	bls.n	8002de4 <RI_GetRegCommandParser+0x3bc>
 8002d3a:	f5b3 6f49 	cmp.w	r3, #3216	@ 0xc90
 8002d3e:	d1eb      	bne.n	8002d18 <RI_GetRegCommandParser+0x2f0>
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 8002d40:	481d      	ldr	r0, [pc, #116]	@ (8002db8 <RI_GetRegCommandParser+0x390>)
 8002d42:	f006 fa1b 	bl	800917c <STO_PLL_GetEstimatedBemf>
 8002d46:	9005      	str	r0, [sp, #20]
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8002d48:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8002d4c:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002d4e:	f04f 0c02 	mov.w	ip, #2
 8002d52:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8002d56:	4663      	mov	r3, ip
 8002d58:	e6e3      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002d5a:	f241 52d0 	movw	r2, #5584	@ 0x15d0
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	f000 82b8 	beq.w	80032d4 <RI_GetRegCommandParser+0x8ac>
 8002d64:	f241 6210 	movw	r2, #5648	@ 0x1610
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	f47f af63 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 8002d6e:	4b15      	ldr	r3, [pc, #84]	@ (8002dc4 <RI_GetRegCommandParser+0x39c>)
 8002d70:	6818      	ldr	r0, [r3, #0]
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8002d72:	f004 fc35 	bl	80075e0 <PID_GetKIDivisorPOW2>
        pHandle->txLength += size;
 8002d76:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8002d7a:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002d7c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8002d80:	4663      	mov	r3, ip
 8002d82:	e6ce      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002d84:	f241 42d0 	movw	r2, #5328	@ 0x14d0
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	f000 8273 	beq.w	8003274 <RI_GetRegCommandParser+0x84c>
 8002d8e:	d91d      	bls.n	8002dcc <RI_GetRegCommandParser+0x3a4>
 8002d90:	f241 5210 	movw	r2, #5392	@ 0x1510
 8002d94:	4293      	cmp	r3, r2
 8002d96:	f000 8271 	beq.w	800327c <RI_GetRegCommandParser+0x854>
 8002d9a:	f241 5250 	movw	r2, #5456	@ 0x1550
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	f47f af48 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 8002da4:	4b08      	ldr	r3, [pc, #32]	@ (8002dc8 <RI_GetRegCommandParser+0x3a0>)
 8002da6:	6818      	ldr	r0, [r3, #0]
 8002da8:	e7e3      	b.n	8002d72 <RI_GetRegCommandParser+0x34a>
 8002daa:	bf00      	nop
 8002dac:	08009660 	.word	0x08009660
 8002db0:	20000180 	.word	0x20000180
 8002db4:	2000086c 	.word	0x2000086c
 8002db8:	2000014c 	.word	0x2000014c
 8002dbc:	20000480 	.word	0x20000480
 8002dc0:	20000484 	.word	0x20000484
 8002dc4:	2000000c 	.word	0x2000000c
 8002dc8:	20000008 	.word	0x20000008
 8002dcc:	f241 4250 	movw	r2, #5200	@ 0x1450
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	f000 8251 	beq.w	8003278 <RI_GetRegCommandParser+0x850>
 8002dd6:	f241 4290 	movw	r2, #5264	@ 0x1490
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	f47f af2a 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 8002de0:	48b9      	ldr	r0, [pc, #740]	@ (80030c8 <RI_GetRegCommandParser+0x6a0>)
 8002de2:	e7c6      	b.n	8002d72 <RI_GetRegCommandParser+0x34a>
 8002de4:	f5b3 6f3d 	cmp.w	r3, #3024	@ 0xbd0
 8002de8:	f000 8269 	beq.w	80032be <RI_GetRegCommandParser+0x896>
 8002dec:	f5b3 6f41 	cmp.w	r3, #3088	@ 0xc10
 8002df0:	f47f af20 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 8002df4:	48b5      	ldr	r0, [pc, #724]	@ (80030cc <RI_GetRegCommandParser+0x6a4>)
 8002df6:	f006 f9cd 	bl	8009194 <STO_PLL_GetEstimatedCurrent>
 8002dfa:	9007      	str	r0, [sp, #28]
 8002dfc:	e7a4      	b.n	8002d48 <RI_GetRegCommandParser+0x320>
 8002dfe:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 8002e02:	f000 8251 	beq.w	80032a8 <RI_GetRegCommandParser+0x880>
 8002e06:	d958      	bls.n	8002eba <RI_GetRegCommandParser+0x492>
 8002e08:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 8002e0c:	f000 8247 	beq.w	800329e <RI_GetRegCommandParser+0x876>
 8002e10:	f5b3 6f35 	cmp.w	r3, #2896	@ 0xb50
 8002e14:	f47f af0e 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8002e18:	48ac      	ldr	r0, [pc, #688]	@ (80030cc <RI_GetRegCommandParser+0x6a4>)
 8002e1a:	f005 fe1b 	bl	8008a54 <SPD_GetElAngle>
        pHandle->txLength += size;
 8002e1e:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8002e22:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002e24:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8002e28:	4663      	mov	r3, ip
 8002e2a:	e67a      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002e2c:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 8002e30:	f000 8230 	beq.w	8003294 <RI_GetRegCommandParser+0x86c>
 8002e34:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 8002e38:	f47f aefc 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002e3c:	48a4      	ldr	r0, [pc, #656]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8002e3e:	f7fe fbb7 	bl	80015b0 <MCI_GetIqd>
        pHandle->txLength += size;
 8002e42:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002e46:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002e48:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002e4c:	9010      	str	r0, [sp, #64]	@ 0x40
          *size = 2;
 8002e4e:	4663      	mov	r3, ip
 8002e50:	e667      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002e52:	f5b3 7f24 	cmp.w	r3, #656	@ 0x290
 8002e56:	f000 8216 	beq.w	8003286 <RI_GetRegCommandParser+0x85e>
 8002e5a:	f5b3 7f34 	cmp.w	r3, #720	@ 0x2d0
 8002e5e:	f47f aee9 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8002e62:	4b9c      	ldr	r3, [pc, #624]	@ (80030d4 <RI_GetRegCommandParser+0x6ac>)
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8002e64:	6818      	ldr	r0, [r3, #0]
 8002e66:	f004 fbab 	bl	80075c0 <PID_GetKI>
        pHandle->txLength += size;
 8002e6a:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8002e6e:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002e70:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8002e74:	4663      	mov	r3, ip
 8002e76:	e654      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002e78:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002e7c:	f000 8208 	beq.w	8003290 <RI_GetRegCommandParser+0x868>
 8002e80:	d928      	bls.n	8002ed4 <RI_GetRegCommandParser+0x4ac>
 8002e82:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002e86:	f000 8201 	beq.w	800328c <RI_GetRegCommandParser+0x864>
 8002e8a:	f5b3 7fe8 	cmp.w	r3, #464	@ 0x1d0
 8002e8e:	f47f aed1 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8002e92:	4b91      	ldr	r3, [pc, #580]	@ (80030d8 <RI_GetRegCommandParser+0x6b0>)
 8002e94:	e7e6      	b.n	8002e64 <RI_GetRegCommandParser+0x43c>
 8002e96:	f5b3 6fba 	cmp.w	r3, #1488	@ 0x5d0
 8002e9a:	f000 81b8 	beq.w	800320e <RI_GetRegCommandParser+0x7e6>
 8002e9e:	d921      	bls.n	8002ee4 <RI_GetRegCommandParser+0x4bc>
 8002ea0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002ea4:	f000 81a8 	beq.w	80031f8 <RI_GetRegCommandParser+0x7d0>
 8002ea8:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8002eac:	f47f aec2 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8002eb0:	4887      	ldr	r0, [pc, #540]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8002eb2:	f7fe fb61 	bl	8001578 <MCI_GetIab>
 8002eb6:	9013      	str	r0, [sp, #76]	@ 0x4c
 8002eb8:	e746      	b.n	8002d48 <RI_GetRegCommandParser+0x320>
 8002eba:	f5b3 6f1d 	cmp.w	r3, #2512	@ 0x9d0
 8002ebe:	f000 8190 	beq.w	80031e2 <RI_GetRegCommandParser+0x7ba>
 8002ec2:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 8002ec6:	f47f aeb5 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8002eca:	4881      	ldr	r0, [pc, #516]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8002ecc:	f7fe fb8c 	bl	80015e8 <MCI_GetVqd>
 8002ed0:	900b      	str	r0, [sp, #44]	@ 0x2c
 8002ed2:	e739      	b.n	8002d48 <RI_GetRegCommandParser+0x320>
 8002ed4:	2b90      	cmp	r3, #144	@ 0x90
 8002ed6:	f000 817a 	beq.w	80031ce <RI_GetRegCommandParser+0x7a6>
 8002eda:	2bd0      	cmp	r3, #208	@ 0xd0
 8002edc:	f47f aeaa 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8002ee0:	4879      	ldr	r0, [pc, #484]	@ (80030c8 <RI_GetRegCommandParser+0x6a0>)
 8002ee2:	e7c0      	b.n	8002e66 <RI_GetRegCommandParser+0x43e>
 8002ee4:	f5b3 6f92 	cmp.w	r3, #1168	@ 0x490
 8002ee8:	f000 81cb 	beq.w	8003282 <RI_GetRegCommandParser+0x85a>
 8002eec:	f5b3 6fb2 	cmp.w	r3, #1424	@ 0x590
 8002ef0:	f47f aea0 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8002ef4:	4879      	ldr	r0, [pc, #484]	@ (80030dc <RI_GetRegCommandParser+0x6b4>)
 8002ef6:	f004 f8af 	bl	8007058 <VBS_GetAvBusVoltage_V>
        pHandle->txLength += size;
 8002efa:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8002efe:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8002f00:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8002f04:	4663      	mov	r3, ip
 8002f06:	e60c      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002f08:	2b18      	cmp	r3, #24
 8002f0a:	f47f ae93 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8002f0e:	4870      	ldr	r0, [pc, #448]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8002f10:	f7fe faee 	bl	80014f0 <MCI_GetFaultState>
        pHandle->txLength += size;
 8002f14:	f04f 0c04 	mov.w	ip, #4
 8002f18:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8002f1c:	6030      	str	r0, [r6, #0]
          *size = 4;
 8002f1e:	4663      	mov	r3, ip
 8002f20:	e5ff      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
 8002f22:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8002f26:	f000 80f1 	beq.w	800310c <RI_GetRegCommandParser+0x6e4>
 8002f2a:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	f47f ae80 	bne.w	8002c34 <RI_GetRegCommandParser+0x20c>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8002f34:	4b6a      	ldr	r3, [pc, #424]	@ (80030e0 <RI_GetRegCommandParser+0x6b8>)
 8002f36:	6818      	ldr	r0, [r3, #0]
 8002f38:	f004 fbd8 	bl	80076ec <PQD_GetAvrgElMotorPowerW>
 8002f3c:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val;
 8002f40:	9b01      	ldr	r3, [sp, #4]
 8002f42:	6033      	str	r3, [r6, #0]
        pHandle->txLength += size;
 8002f44:	f04f 0c04 	mov.w	ip, #4
 8002f48:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 4;
 8002f4c:	4663      	mov	r3, ip
 8002f4e:	e5e8      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002f50:	2006      	movs	r0, #6
 8002f52:	e59c      	b.n	8002a8e <RI_GetRegCommandParser+0x66>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 8002f54:	4b63      	ldr	r3, [pc, #396]	@ (80030e4 <RI_GetRegCommandParser+0x6bc>)
 8002f56:	681c      	ldr	r4, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002f58:	f994 1000 	ldrsb.w	r1, [r4]
 8002f5c:	2900      	cmp	r1, #0
 8002f5e:	d048      	beq.n	8002ff2 <RI_GetRegCommandParser+0x5ca>
 8002f60:	2801      	cmp	r0, #1
 8002f62:	ddf5      	ble.n	8002f50 <RI_GetRegCommandParser+0x528>
 8002f64:	46b6      	mov	lr, r6
 8002f66:	f1c6 0201 	rsb	r2, r6, #1
 8002f6a:	e001      	b.n	8002f70 <RI_GetRegCommandParser+0x548>
 8002f6c:	4283      	cmp	r3, r0
 8002f6e:	daef      	bge.n	8002f50 <RI_GetRegCommandParser+0x528>
    *tempdestString = *tempsrcString;
 8002f70:	f80e 1b01 	strb.w	r1, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002f74:	f914 1f01 	ldrsb.w	r1, [r4, #1]!
    *size = *size + 1U;
 8002f78:	eb0e 0302 	add.w	r3, lr, r2
 8002f7c:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002f7e:	2900      	cmp	r1, #0
 8002f80:	d1f4      	bne.n	8002f6c <RI_GetRegCommandParser+0x544>
 8002f82:	e5c7      	b.n	8002b14 <RI_GetRegCommandParser+0xec>
 8002f84:	4c58      	ldr	r4, [pc, #352]	@ (80030e8 <RI_GetRegCommandParser+0x6c0>)
 8002f86:	f994 1000 	ldrsb.w	r1, [r4]
 8002f8a:	b391      	cbz	r1, 8002ff2 <RI_GetRegCommandParser+0x5ca>
 8002f8c:	2801      	cmp	r0, #1
 8002f8e:	dddf      	ble.n	8002f50 <RI_GetRegCommandParser+0x528>
 8002f90:	46b6      	mov	lr, r6
 8002f92:	f1c6 0201 	rsb	r2, r6, #1
 8002f96:	e001      	b.n	8002f9c <RI_GetRegCommandParser+0x574>
 8002f98:	4283      	cmp	r3, r0
 8002f9a:	dad9      	bge.n	8002f50 <RI_GetRegCommandParser+0x528>
    *tempdestString = *tempsrcString;
 8002f9c:	f80e 1b01 	strb.w	r1, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002fa0:	f914 1f01 	ldrsb.w	r1, [r4, #1]!
    *size = *size + 1U;
 8002fa4:	eb0e 0302 	add.w	r3, lr, r2
 8002fa8:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002faa:	2900      	cmp	r1, #0
 8002fac:	d1f4      	bne.n	8002f98 <RI_GetRegCommandParser+0x570>
 8002fae:	e5b1      	b.n	8002b14 <RI_GetRegCommandParser+0xec>
        if (freeSpace >= 2U)
 8002fb0:	b284      	uxth	r4, r0
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8002fb2:	4847      	ldr	r0, [pc, #284]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8002fb4:	f7fe fa52 	bl	800145c <MCI_GetSTMState>
        if (freeSpace >= 2U)
 8002fb8:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8002fbc:	7030      	strb	r0, [r6, #0]
        pHandle->txLength += size;
 8002fbe:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 1;
 8002fc2:	4663      	mov	r3, ip
 8002fc4:	e5ad      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
        if (freeSpace >= 2U)
 8002fc6:	b284      	uxth	r4, r0
              *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpControl[motorID]) : 0U;
 8002fc8:	4848      	ldr	r0, [pc, #288]	@ (80030ec <RI_GetRegCommandParser+0x6c4>)
 8002fca:	f005 fd2f 	bl	8008a2c <RUC_GetNumberOfPhases>
        if (freeSpace >= 2U)
 8002fce:	f04f 0c01 	mov.w	ip, #1
              *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpControl[motorID]) : 0U;
 8002fd2:	7030      	strb	r0, [r6, #0]
        pHandle->txLength += size;
 8002fd4:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 1;
 8002fd8:	4663      	mov	r3, ip
 8002fda:	e5a2      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
        if (freeSpace >= 2U)
 8002fdc:	b284      	uxth	r4, r0
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002fde:	483c      	ldr	r0, [pc, #240]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8002fe0:	f7fe fa8c 	bl	80014fc <MCI_GetControlMode>
        if (freeSpace >= 2U)
 8002fe4:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002fe8:	7030      	strb	r0, [r6, #0]
        pHandle->txLength += size;
 8002fea:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 1;
 8002fee:	4663      	mov	r3, ip
 8002ff0:	e597      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8002ff2:	f04f 0c01 	mov.w	ip, #1
 8002ff6:	46b6      	mov	lr, r6
  *size= 1U ; /* /0 is the min String size */
 8002ff8:	4663      	mov	r3, ip
 8002ffa:	e58c      	b.n	8002b16 <RI_GetRegCommandParser+0xee>
        if (freeSpace >= 2U)
 8002ffc:	b284      	uxth	r4, r0
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8002ffe:	4834      	ldr	r0, [pc, #208]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8003000:	f7fe faa0 	bl	8001544 <MCI_GetLastRampFinalSpeed>
 8003004:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003008:	0040      	lsls	r0, r0, #1
 800300a:	f8c6 0002 	str.w	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 800300e:	4830      	ldr	r0, [pc, #192]	@ (80030d0 <RI_GetRegCommandParser+0x6a8>)
 8003010:	f7fe faa0 	bl	8001554 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8003014:	2306      	movs	r3, #6
 8003016:	8033      	strh	r3, [r6, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003018:	80f0      	strh	r0, [r6, #6]
        if (freeSpace >= 2U)
 800301a:	f04f 0c08 	mov.w	ip, #8
        pHandle->txLength += size;
 800301e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 8003022:	4663      	mov	r3, ip
 8003024:	e57d      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
            *rawSize = sizeof(ApplicationConfig_reg_t);
 8003026:	230e      	movs	r3, #14
            if ((*rawSize) +2  > freeSpace)
 8003028:	280f      	cmp	r0, #15
            *rawSize = sizeof(ApplicationConfig_reg_t);
 800302a:	8033      	strh	r3, [r6, #0]
            if ((*rawSize) +2  > freeSpace)
 800302c:	f77f ad4a 	ble.w	8002ac4 <RI_GetRegCommandParser+0x9c>
              memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
 8003030:	4b2f      	ldr	r3, [pc, #188]	@ (80030f0 <RI_GetRegCommandParser+0x6c8>)
        if (freeSpace >= 2U)
 8003032:	b284      	uxth	r4, r0
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6859      	ldr	r1, [r3, #4]
 8003038:	6818      	ldr	r0, [r3, #0]
 800303a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800303e:	f8c2 e008 	str.w	lr, [r2, #8]
 8003042:	6010      	str	r0, [r2, #0]
 8003044:	6051      	str	r1, [r2, #4]
 8003046:	899b      	ldrh	r3, [r3, #12]
 8003048:	8193      	strh	r3, [r2, #12]
        if (freeSpace >= 2U)
 800304a:	f04f 0c10 	mov.w	ip, #16
        pHandle->txLength += size;
 800304e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 8003052:	4663      	mov	r3, ip
 8003054:	e565      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003056:	230a      	movs	r3, #10
            if (((*rawSize) + 2U) > freeSpace)
 8003058:	280b      	cmp	r0, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 800305a:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 800305c:	f67f ad32 	bls.w	8002ac4 <RI_GetRegCommandParser+0x9c>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003060:	4b24      	ldr	r3, [pc, #144]	@ (80030f4 <RI_GetRegCommandParser+0x6cc>)
 8003062:	6819      	ldr	r1, [r3, #0]
 8003064:	6011      	str	r1, [r2, #0]
 8003066:	6859      	ldr	r1, [r3, #4]
 8003068:	891b      	ldrh	r3, [r3, #8]
 800306a:	8113      	strh	r3, [r2, #8]
        if (freeSpace >= 2U)
 800306c:	f04f 0c0c 	mov.w	ip, #12
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003070:	6051      	str	r1, [r2, #4]
        pHandle->txLength += size;
 8003072:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        if (freeSpace >= 2U)
 8003076:	b284      	uxth	r4, r0
        *size = (*rawSize) + 2U;
 8003078:	4663      	mov	r3, ip
 800307a:	e552      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 800307c:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > freeSpace)
 800307e:	2829      	cmp	r0, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8003080:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003082:	f67f ad1f 	bls.w	8002ac4 <RI_GetRegCommandParser+0x9c>
 8003086:	f04f 0a00 	mov.w	sl, #0
 800308a:	9501      	str	r5, [sp, #4]
 800308c:	4634      	mov	r4, r6
 800308e:	4655      	mov	r5, sl
 8003090:	4682      	mov	sl, r0
                (void)RUC_GetPhase( RevUpControl[motorID] ,i, &revUpPhase);
 8003092:	b2e9      	uxtb	r1, r5
 8003094:	aa15      	add	r2, sp, #84	@ 0x54
 8003096:	4815      	ldr	r0, [pc, #84]	@ (80030ec <RI_GetRegCommandParser+0x6c4>)
 8003098:	f005 fccc 	bl	8008a34 <RUC_GetPhase>
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800309c:	f9bd 2056 	ldrsh.w	r2, [sp, #86]	@ 0x56
 80030a0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80030a4:	0052      	lsls	r2, r2, #1
 80030a6:	f8c4 2002 	str.w	r2, [r4, #2]
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 80030aa:	f8bd 2058 	ldrh.w	r2, [sp, #88]	@ 0x58
 80030ae:	80e2      	strh	r2, [r4, #6]
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 80030b0:	3501      	adds	r5, #1
                *durationms  = revUpPhase.hDurationms;
 80030b2:	f8bd 2054 	ldrh.w	r2, [sp, #84]	@ 0x54
 80030b6:	f824 2f08 	strh.w	r2, [r4, #8]!
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 80030ba:	2d05      	cmp	r5, #5
 80030bc:	d1e9      	bne.n	8003092 <RI_GetRegCommandParser+0x66a>
        if (freeSpace >= 2U)
 80030be:	9d01      	ldr	r5, [sp, #4]
 80030c0:	fa1f f48a 	uxth.w	r4, sl
 80030c4:	e612      	b.n	8002cec <RI_GetRegCommandParser+0x2c4>
 80030c6:	bf00      	nop
 80030c8:	20000440 	.word	0x20000440
 80030cc:	2000014c 	.word	0x2000014c
 80030d0:	2000086c 	.word	0x2000086c
 80030d4:	20000008 	.word	0x20000008
 80030d8:	2000000c 	.word	0x2000000c
 80030dc:	200000e4 	.word	0x200000e4
 80030e0:	20000004 	.word	0x20000004
 80030e4:	20000488 	.word	0x20000488
 80030e8:	08009638 	.word	0x08009638
 80030ec:	2000033c 	.word	0x2000033c
 80030f0:	2000047c 	.word	0x2000047c
 80030f4:	0800962c 	.word	0x0800962c
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
 80030f8:	4878      	ldr	r0, [pc, #480]	@ (80032dc <RI_GetRegCommandParser+0x8b4>)
 80030fa:	f006 f873 	bl	80091e4 <STO_PLL_GetEstimatedBemfLevel>
        pHandle->txLength += size;
 80030fe:	f04f 0c04 	mov.w	ip, #4
 8003102:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
 8003106:	6030      	str	r0, [r6, #0]
          *size = 4;
 8003108:	4663      	mov	r3, ip
 800310a:	e50a      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
 800310c:	4873      	ldr	r0, [pc, #460]	@ (80032dc <RI_GetRegCommandParser+0x8b4>)
 800310e:	f006 f86d 	bl	80091ec <STO_PLL_GetObservedBemfLevel>
        pHandle->txLength += size;
 8003112:	f04f 0c04 	mov.w	ip, #4
 8003116:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
 800311a:	6030      	str	r0, [r6, #0]
          *size = 4;
 800311c:	4663      	mov	r3, ip
 800311e:	e500      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003120:	486f      	ldr	r0, [pc, #444]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 8003122:	f7fe fa1d 	bl	8001560 <MCI_GetAvrgMecSpeedUnit>
 8003126:	e599      	b.n	8002c5c <RI_GetRegCommandParser+0x234>
  uint8_t retVal = MCP_CMD_NOK;
 8003128:	2001      	movs	r0, #1
 800312a:	e4b0      	b.n	8002a8e <RI_GetRegCommandParser+0x66>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 800312c:	4b6d      	ldr	r3, [pc, #436]	@ (80032e4 <RI_GetRegCommandParser+0x8bc>)
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f103 0a30 	add.w	sl, r3, #48	@ 0x30
 8003134:	f8d3 c000 	ldr.w	ip, [r3]
 8003138:	685c      	ldr	r4, [r3, #4]
 800313a:	6899      	ldr	r1, [r3, #8]
 800313c:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8003140:	f8c2 e00c 	str.w	lr, [r2, #12]
 8003144:	3310      	adds	r3, #16
 8003146:	4553      	cmp	r3, sl
 8003148:	f8c2 c000 	str.w	ip, [r2]
 800314c:	6054      	str	r4, [r2, #4]
 800314e:	6091      	str	r1, [r2, #8]
 8003150:	f102 0210 	add.w	r2, r2, #16
 8003154:	d1ee      	bne.n	8003134 <RI_GetRegCommandParser+0x70c>
 8003156:	6859      	ldr	r1, [r3, #4]
        if (freeSpace >= 2U)
 8003158:	b284      	uxth	r4, r0
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800315a:	6818      	ldr	r0, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	6093      	str	r3, [r2, #8]
 8003160:	6010      	str	r0, [r2, #0]
 8003162:	6051      	str	r1, [r2, #4]
        if (freeSpace >= 2U)
 8003164:	f04f 0c3e 	mov.w	ip, #62	@ 0x3e
        pHandle->txLength += size;
 8003168:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 800316c:	4663      	mov	r3, ip
 800316e:	e4d8      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 8003170:	4b5d      	ldr	r3, [pc, #372]	@ (80032e8 <RI_GetRegCommandParser+0x8c0>)
 8003172:	6818      	ldr	r0, [r3, #0]
 8003174:	f004 fa50 	bl	8007618 <PID_GetKD>
        pHandle->txLength += size;
 8003178:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 800317c:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800317e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003182:	4663      	mov	r3, ip
 8003184:	e4cd      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8003186:	4856      	ldr	r0, [pc, #344]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 8003188:	f7fe fa12 	bl	80015b0 <MCI_GetIqd>
 800318c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800318e:	e5db      	b.n	8002d48 <RI_GetRegCommandParser+0x320>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8003190:	4853      	ldr	r0, [pc, #332]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 8003192:	f7fe f9ff 	bl	8001594 <MCI_GetIalphabeta>
        pHandle->txLength += size;
 8003196:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 800319a:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800319c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 80031a0:	9012      	str	r0, [sp, #72]	@ 0x48
          *size = 2;
 80031a2:	4663      	mov	r3, ip
 80031a4:	e4bd      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = PID_GetKI (&stoPLLSensor[motorID]->PIRegulator);
 80031a6:	4851      	ldr	r0, [pc, #324]	@ (80032ec <RI_GetRegCommandParser+0x8c4>)
 80031a8:	e65d      	b.n	8002e66 <RI_GetRegCommandParser+0x43e>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 80031aa:	484d      	ldr	r0, [pc, #308]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 80031ac:	f7fe fa0e 	bl	80015cc <MCI_GetIqdref>
 80031b0:	900d      	str	r0, [sp, #52]	@ 0x34
 80031b2:	e5c9      	b.n	8002d48 <RI_GetRegCommandParser+0x320>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 80031b4:	4b4c      	ldr	r3, [pc, #304]	@ (80032e8 <RI_GetRegCommandParser+0x8c0>)
 80031b6:	6818      	ldr	r0, [r3, #0]
 80031b8:	f004 fa32 	bl	8007620 <PID_GetKDDivisorPOW2>
        pHandle->txLength += size;
 80031bc:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 80031c0:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80031c2:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 80031c6:	4663      	mov	r3, ip
 80031c8:	e4ab      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 80031ca:	4b49      	ldr	r3, [pc, #292]	@ (80032f0 <RI_GetRegCommandParser+0x8c8>)
 80031cc:	e7f3      	b.n	80031b6 <RI_GetRegCommandParser+0x78e>
              *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 80031ce:	4849      	ldr	r0, [pc, #292]	@ (80032f4 <RI_GetRegCommandParser+0x8cc>)
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 80031d0:	f004 f9f2 	bl	80075b8 <PID_GetKP>
        pHandle->txLength += size;
 80031d4:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 80031d8:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80031da:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 80031de:	4663      	mov	r3, ip
 80031e0:	e49f      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 80031e2:	483f      	ldr	r0, [pc, #252]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 80031e4:	f7fe fa00 	bl	80015e8 <MCI_GetVqd>
        pHandle->txLength += size;
 80031e8:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetVqd(pMCIN).q;
 80031ec:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80031ee:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetVqd(pMCIN).q;
 80031f2:	900c      	str	r0, [sp, #48]	@ 0x30
          *size = 2;
 80031f4:	4663      	mov	r3, ip
 80031f6:	e494      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = MCI_GetIab(pMCIN).a;
 80031f8:	4839      	ldr	r0, [pc, #228]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 80031fa:	f7fe f9bd 	bl	8001578 <MCI_GetIab>
        pHandle->txLength += size;
 80031fe:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIab(pMCIN).a;
 8003202:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003204:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIab(pMCIN).a;
 8003208:	9014      	str	r0, [sp, #80]	@ 0x50
          *size = 2;
 800320a:	4663      	mov	r3, ip
 800320c:	e489      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 800320e:	4b3a      	ldr	r3, [pc, #232]	@ (80032f8 <RI_GetRegCommandParser+0x8d0>)
 8003210:	6818      	ldr	r0, [r3, #0]
 8003212:	f004 f9b3 	bl	800757c <NTC_GetAvTemp_C>
        pHandle->txLength += size;
 8003216:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 800321a:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800321c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003220:	4663      	mov	r3, ip
 8003222:	e47e      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8003224:	f10d 010a 	add.w	r1, sp, #10
 8003228:	482c      	ldr	r0, [pc, #176]	@ (80032dc <RI_GetRegCommandParser+0x8b4>)
 800322a:	aa15      	add	r2, sp, #84	@ 0x54
 800322c:	f005 ffc4 	bl	80091b8 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 8003230:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8003234:	8033      	strh	r3, [r6, #0]
        pHandle->txLength += size;
 8003236:	f04f 0c02 	mov.w	ip, #2
 800323a:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 800323e:	4663      	mov	r3, ip
 8003240:	e46f      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 8003242:	4b2b      	ldr	r3, [pc, #172]	@ (80032f0 <RI_GetRegCommandParser+0x8c8>)
 8003244:	e795      	b.n	8003172 <RI_GetRegCommandParser+0x74a>
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 8003246:	4825      	ldr	r0, [pc, #148]	@ (80032dc <RI_GetRegCommandParser+0x8b4>)
 8003248:	f005 ff98 	bl	800917c <STO_PLL_GetEstimatedBemf>
        pHandle->txLength += size;
 800324c:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 8003250:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003252:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 8003256:	9006      	str	r0, [sp, #24]
          *size = 2;
 8003258:	4663      	mov	r3, ip
 800325a:	e462      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 800325c:	481f      	ldr	r0, [pc, #124]	@ (80032dc <RI_GetRegCommandParser+0x8b4>)
 800325e:	f005 fc3b 	bl	8008ad8 <SPD_GetS16Speed>
        pHandle->txLength += size;
 8003262:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8003266:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003268:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 800326c:	4663      	mov	r3, ip
 800326e:	e458      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8003270:	481e      	ldr	r0, [pc, #120]	@ (80032ec <RI_GetRegCommandParser+0x8c4>)
 8003272:	e57e      	b.n	8002d72 <RI_GetRegCommandParser+0x34a>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 8003274:	481f      	ldr	r0, [pc, #124]	@ (80032f4 <RI_GetRegCommandParser+0x8cc>)
 8003276:	e79f      	b.n	80031b8 <RI_GetRegCommandParser+0x790>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 8003278:	481e      	ldr	r0, [pc, #120]	@ (80032f4 <RI_GetRegCommandParser+0x8cc>)
 800327a:	e485      	b.n	8002b88 <RI_GetRegCommandParser+0x160>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 800327c:	4b1c      	ldr	r3, [pc, #112]	@ (80032f0 <RI_GetRegCommandParser+0x8c8>)
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	e482      	b.n	8002b88 <RI_GetRegCommandParser+0x160>
              *regdata16 = PID_GetKP (&stoPLLSensor[motorID]->PIRegulator);
 8003282:	481a      	ldr	r0, [pc, #104]	@ (80032ec <RI_GetRegCommandParser+0x8c4>)
 8003284:	e7a4      	b.n	80031d0 <RI_GetRegCommandParser+0x7a8>
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 8003286:	4b1a      	ldr	r3, [pc, #104]	@ (80032f0 <RI_GetRegCommandParser+0x8c8>)
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 8003288:	6818      	ldr	r0, [r3, #0]
 800328a:	e7a1      	b.n	80031d0 <RI_GetRegCommandParser+0x7a8>
 800328c:	4b16      	ldr	r3, [pc, #88]	@ (80032e8 <RI_GetRegCommandParser+0x8c0>)
 800328e:	e7fb      	b.n	8003288 <RI_GetRegCommandParser+0x860>
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8003290:	4818      	ldr	r0, [pc, #96]	@ (80032f4 <RI_GetRegCommandParser+0x8cc>)
 8003292:	e76f      	b.n	8003174 <RI_GetRegCommandParser+0x74c>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8003294:	4812      	ldr	r0, [pc, #72]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 8003296:	f7fe f97d 	bl	8001594 <MCI_GetIalphabeta>
 800329a:	9011      	str	r0, [sp, #68]	@ 0x44
 800329c:	e554      	b.n	8002d48 <RI_GetRegCommandParser+0x320>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 800329e:	4810      	ldr	r0, [pc, #64]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 80032a0:	f7fe f9b0 	bl	8001604 <MCI_GetValphabeta>
 80032a4:	9009      	str	r0, [sp, #36]	@ 0x24
 80032a6:	e54f      	b.n	8002d48 <RI_GetRegCommandParser+0x320>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 80032a8:	480d      	ldr	r0, [pc, #52]	@ (80032e0 <RI_GetRegCommandParser+0x8b8>)
 80032aa:	f7fe f9ab 	bl	8001604 <MCI_GetValphabeta>
        pHandle->txLength += size;
 80032ae:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 80032b2:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80032b4:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 80032b8:	900a      	str	r0, [sp, #40]	@ 0x28
          *size = 2;
 80032ba:	4663      	mov	r3, ip
 80032bc:	e431      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 80032be:	4807      	ldr	r0, [pc, #28]	@ (80032dc <RI_GetRegCommandParser+0x8b4>)
 80032c0:	f005 ff68 	bl	8009194 <STO_PLL_GetEstimatedCurrent>
        pHandle->txLength += size;
 80032c4:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 80032c8:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80032ca:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 80032ce:	9008      	str	r0, [sp, #32]
          *size = 2;
 80032d0:	4663      	mov	r3, ip
 80032d2:	e426      	b.n	8002b22 <RI_GetRegCommandParser+0xfa>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 80032d4:	4b04      	ldr	r3, [pc, #16]	@ (80032e8 <RI_GetRegCommandParser+0x8c0>)
 80032d6:	6818      	ldr	r0, [r3, #0]
 80032d8:	e456      	b.n	8002b88 <RI_GetRegCommandParser+0x160>
 80032da:	bf00      	nop
 80032dc:	2000014c 	.word	0x2000014c
 80032e0:	2000086c 	.word	0x2000086c
 80032e4:	20000480 	.word	0x20000480
 80032e8:	2000000c 	.word	0x2000000c
 80032ec:	20000180 	.word	0x20000180
 80032f0:	20000008 	.word	0x20000008
 80032f4:	20000440 	.word	0x20000440
 80032f8:	20000010 	.word	0x20000010

080032fc <RI_GetIDSize>:

  return (retVal);
}
uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 80032fc:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 8003300:	3808      	subs	r0, #8
 8003302:	b2c0      	uxtb	r0, r0
 8003304:	2810      	cmp	r0, #16
 8003306:	bf9a      	itte	ls
 8003308:	4b01      	ldrls	r3, [pc, #4]	@ (8003310 <RI_GetIDSize+0x14>)
 800330a:	5c18      	ldrbls	r0, [r3, r0]
 800330c:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 800330e:	4770      	bx	lr
 8003310:	0800973c 	.word	0x0800973c

08003314 <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[vmotorID];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8003314:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 8003318:	2b10      	cmp	r3, #16
 800331a:	d003      	beq.n	8003324 <RI_GetPtrReg+0x10>
 800331c:	4a43      	ldr	r2, [pc, #268]	@ (800342c <RI_GetPtrReg+0x118>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = MCP_ERROR_UNKNOWN_REG;
 800331e:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003320:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_REG_INT
  }
#endif
  return (retVal);
}
 8003322:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8003324:	f020 0007 	bic.w	r0, r0, #7
 8003328:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 800332c:	b283      	uxth	r3, r0
 800332e:	d073      	beq.n	8003418 <RI_GetPtrReg+0x104>
 8003330:	d80f      	bhi.n	8003352 <RI_GetPtrReg+0x3e>
 8003332:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 8003336:	d074      	beq.n	8003422 <RI_GetPtrReg+0x10e>
 8003338:	d824      	bhi.n	8003384 <RI_GetPtrReg+0x70>
 800333a:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 800333e:	d058      	beq.n	80033f2 <RI_GetPtrReg+0xde>
 8003340:	d915      	bls.n	800336e <RI_GetPtrReg+0x5a>
 8003342:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 8003346:	d1e9      	bne.n	800331c <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8003348:	4b39      	ldr	r3, [pc, #228]	@ (8003430 <RI_GetPtrReg+0x11c>)
 800334a:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800334c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 800334e:	3206      	adds	r2, #6
            break;
 8003350:	e7e6      	b.n	8003320 <RI_GetPtrReg+0xc>
 8003352:	f5b3 6f35 	cmp.w	r3, #2896	@ 0xb50
 8003356:	d049      	beq.n	80033ec <RI_GetPtrReg+0xd8>
 8003358:	d929      	bls.n	80033ae <RI_GetPtrReg+0x9a>
 800335a:	f5b3 6f45 	cmp.w	r3, #3152	@ 0xc50
 800335e:	d041      	beq.n	80033e4 <RI_GetPtrReg+0xd0>
 8003360:	f5b3 6f49 	cmp.w	r3, #3216	@ 0xc90
 8003364:	d119      	bne.n	800339a <RI_GetPtrReg+0x86>
 8003366:	4a33      	ldr	r2, [pc, #204]	@ (8003434 <RI_GetPtrReg+0x120>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003368:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 800336a:	2000      	movs	r0, #0
}
 800336c:	4770      	bx	lr
 800336e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003372:	d04d      	beq.n	8003410 <RI_GetPtrReg+0xfc>
 8003374:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8003378:	d1d0      	bne.n	800331c <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800337a:	4b2d      	ldr	r3, [pc, #180]	@ (8003430 <RI_GetPtrReg+0x11c>)
 800337c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800337e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003380:	3202      	adds	r2, #2
            break;
 8003382:	e7cd      	b.n	8003320 <RI_GetPtrReg+0xc>
 8003384:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 8003388:	d038      	beq.n	80033fc <RI_GetPtrReg+0xe8>
 800338a:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 800338e:	d119      	bne.n	80033c4 <RI_GetPtrReg+0xb0>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003390:	4b27      	ldr	r3, [pc, #156]	@ (8003430 <RI_GetPtrReg+0x11c>)
 8003392:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003394:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003396:	3212      	adds	r2, #18
            break;
 8003398:	e7c2      	b.n	8003320 <RI_GetPtrReg+0xc>
 800339a:	4824      	ldr	r0, [pc, #144]	@ (800342c <RI_GetPtrReg+0x118>)
 800339c:	4a26      	ldr	r2, [pc, #152]	@ (8003438 <RI_GetPtrReg+0x124>)
 800339e:	f5b3 6f39 	cmp.w	r3, #2960	@ 0xb90
 80033a2:	bf16      	itet	ne
 80033a4:	4602      	movne	r2, r0
 80033a6:	2000      	moveq	r0, #0
 80033a8:	2005      	movne	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80033aa:	600a      	str	r2, [r1, #0]
}
 80033ac:	4770      	bx	lr
 80033ae:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 80033b2:	d028      	beq.n	8003406 <RI_GetPtrReg+0xf2>
 80033b4:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 80033b8:	d10c      	bne.n	80033d4 <RI_GetPtrReg+0xc0>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80033ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003430 <RI_GetPtrReg+0x11c>)
 80033bc:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80033be:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80033c0:	321c      	adds	r2, #28
            break;
 80033c2:	e7ad      	b.n	8003320 <RI_GetPtrReg+0xc>
 80033c4:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 80033c8:	d1a8      	bne.n	800331c <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80033ca:	4b19      	ldr	r3, [pc, #100]	@ (8003430 <RI_GetPtrReg+0x11c>)
 80033cc:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80033ce:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80033d0:	320e      	adds	r2, #14
            break;
 80033d2:	e7a5      	b.n	8003320 <RI_GetPtrReg+0xc>
 80033d4:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 80033d8:	d1a0      	bne.n	800331c <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80033da:	4b15      	ldr	r3, [pc, #84]	@ (8003430 <RI_GetPtrReg+0x11c>)
 80033dc:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80033de:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80033e0:	3218      	adds	r2, #24
            break;
 80033e2:	e79d      	b.n	8003320 <RI_GetPtrReg+0xc>
 80033e4:	4a15      	ldr	r2, [pc, #84]	@ (800343c <RI_GetPtrReg+0x128>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80033e6:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80033e8:	2000      	movs	r0, #0
}
 80033ea:	4770      	bx	lr
 80033ec:	4a14      	ldr	r2, [pc, #80]	@ (8003440 <RI_GetPtrReg+0x12c>)
  uint8_t retVal = MCP_CMD_OK;
 80033ee:	2000      	movs	r0, #0
 80033f0:	e796      	b.n	8003320 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80033f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003430 <RI_GetPtrReg+0x11c>)
 80033f4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80033f6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 80033f8:	3204      	adds	r2, #4
            break;
 80033fa:	e791      	b.n	8003320 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80033fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003430 <RI_GetPtrReg+0x11c>)
 80033fe:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003400:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8003402:	3210      	adds	r2, #16
            break;
 8003404:	e78c      	b.n	8003320 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8003406:	4b0a      	ldr	r3, [pc, #40]	@ (8003430 <RI_GetPtrReg+0x11c>)
 8003408:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800340a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 800340c:	321a      	adds	r2, #26
            break;
 800340e:	e787      	b.n	8003320 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003410:	4b07      	ldr	r3, [pc, #28]	@ (8003430 <RI_GetPtrReg+0x11c>)
  uint8_t retVal = MCP_CMD_OK;
 8003412:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003414:	685a      	ldr	r2, [r3, #4]
             break;
 8003416:	e783      	b.n	8003320 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <RI_GetPtrReg+0x11c>)
 800341a:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800341c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 800341e:	3216      	adds	r2, #22
            break;
 8003420:	e77e      	b.n	8003320 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003422:	4b03      	ldr	r3, [pc, #12]	@ (8003430 <RI_GetPtrReg+0x11c>)
 8003424:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003426:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003428:	320c      	adds	r2, #12
            break;
 800342a:	e779      	b.n	8003320 <RI_GetPtrReg+0xc>
 800342c:	20001a60 	.word	0x20001a60
 8003430:	2000086c 	.word	0x2000086c
 8003434:	200001be 	.word	0x200001be
 8003438:	20000158 	.word	0x20000158
 800343c:	200001bc 	.word	0x200001bc
 8003440:	20000150 	.word	0x20000150

08003444 <RCM_RegisterRegConv>:
  *         Contains ADC, Channel and sampling time to be used.
  *
  *  @retval the handle of the registered conversion or 255 if the registration failed
  */
uint8_t RCM_RegisterRegConv(RegConv_t *regConv)
{
 8003444:	b470      	push	{r4, r5, r6}

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003446:	4e78      	ldr	r6, [pc, #480]	@ (8003628 <RCM_RegisterRegConv+0x1e4>)
 8003448:	6834      	ldr	r4, [r6, #0]
{
 800344a:	4601      	mov	r1, r0
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800344c:	2c00      	cmp	r4, #0
 800344e:	d034      	beq.n	80034ba <RCM_RegisterRegConv+0x76>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003450:	7902      	ldrb	r2, [r0, #4]
 8003452:	7923      	ldrb	r3, [r4, #4]
 8003454:	429a      	cmp	r2, r3
 8003456:	d01e      	beq.n	8003496 <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003458:	6875      	ldr	r5, [r6, #4]
 800345a:	2d00      	cmp	r5, #0
 800345c:	f000 80c1 	beq.w	80035e2 <RCM_RegisterRegConv+0x19e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003460:	792b      	ldrb	r3, [r5, #4]
 8003462:	4293      	cmp	r3, r2
  uint8_t handle = 255U;
 8003464:	f04f 00ff 	mov.w	r0, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003468:	d030      	beq.n	80034cc <RCM_RegisterRegConv+0x88>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800346a:	68b4      	ldr	r4, [r6, #8]
 800346c:	2c00      	cmp	r4, #0
 800346e:	f000 809e 	beq.w	80035ae <RCM_RegisterRegConv+0x16a>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003472:	7923      	ldrb	r3, [r4, #4]
 8003474:	4293      	cmp	r3, r2
 8003476:	d02f      	beq.n	80034d8 <RCM_RegisterRegConv+0x94>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003478:	68f4      	ldr	r4, [r6, #12]
 800347a:	2c00      	cmp	r4, #0
 800347c:	f000 80a3 	beq.w	80035c6 <RCM_RegisterRegConv+0x182>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003480:	7923      	ldrb	r3, [r4, #4]
 8003482:	4293      	cmp	r3, r2
 8003484:	f000 80a6 	beq.w	80035d4 <RCM_RegisterRegConv+0x190>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8003488:	2803      	cmp	r0, #3
 800348a:	bf88      	it	hi
 800348c:	20ff      	movhi	r0, #255	@ 0xff
 800348e:	f240 80b2 	bls.w	80035f6 <RCM_RegisterRegConv+0x1b2>
    }
#ifdef NULL_PTR_REG_CON_MNG
  }
#endif
  return (handle);
}
 8003492:	bc70      	pop	{r4, r5, r6}
 8003494:	4770      	bx	lr
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003496:	6803      	ldr	r3, [r0, #0]
 8003498:	6820      	ldr	r0, [r4, #0]
 800349a:	4283      	cmp	r3, r0
 800349c:	d022      	beq.n	80034e4 <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800349e:	6875      	ldr	r5, [r6, #4]
 80034a0:	2d00      	cmp	r5, #0
 80034a2:	d1dd      	bne.n	8003460 <RCM_RegisterRegConv+0x1c>
 80034a4:	68b4      	ldr	r4, [r6, #8]
      i++;
 80034a6:	2001      	movs	r0, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80034a8:	2c00      	cmp	r4, #0
 80034aa:	d1e2      	bne.n	8003472 <RCM_RegisterRegConv+0x2e>
 80034ac:	68f4      	ldr	r4, [r6, #12]
 80034ae:	b1e4      	cbz	r4, 80034ea <RCM_RegisterRegConv+0xa6>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034b0:	7925      	ldrb	r5, [r4, #4]
 80034b2:	790a      	ldrb	r2, [r1, #4]
 80034b4:	4295      	cmp	r5, r2
 80034b6:	d116      	bne.n	80034e6 <RCM_RegisterRegConv+0xa2>
 80034b8:	e08d      	b.n	80035d6 <RCM_RegisterRegConv+0x192>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80034ba:	6875      	ldr	r5, [r6, #4]
 80034bc:	2d00      	cmp	r5, #0
 80034be:	f000 80a2 	beq.w	8003606 <RCM_RegisterRegConv+0x1c2>
 80034c2:	7902      	ldrb	r2, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034c4:	792b      	ldrb	r3, [r5, #4]
 80034c6:	4293      	cmp	r3, r2
    uint8_t i = 0;
 80034c8:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034ca:	d1ce      	bne.n	800346a <RCM_RegisterRegConv+0x26>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80034cc:	682c      	ldr	r4, [r5, #0]
 80034ce:	680b      	ldr	r3, [r1, #0]
 80034d0:	42a3      	cmp	r3, r4
 80034d2:	d1ca      	bne.n	800346a <RCM_RegisterRegConv+0x26>
      i++;
 80034d4:	2001      	movs	r0, #1
 80034d6:	e006      	b.n	80034e6 <RCM_RegisterRegConv+0xa2>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80034d8:	6824      	ldr	r4, [r4, #0]
 80034da:	680b      	ldr	r3, [r1, #0]
 80034dc:	429c      	cmp	r4, r3
 80034de:	d1cb      	bne.n	8003478 <RCM_RegisterRegConv+0x34>
      i++;
 80034e0:	2002      	movs	r0, #2
 80034e2:	e000      	b.n	80034e6 <RCM_RegisterRegConv+0xa2>
    uint8_t i = 0;
 80034e4:	2000      	movs	r0, #0
    while (i < RCM_MAX_CONV)
 80034e6:	f04f 0400 	mov.w	r4, #0
 80034ea:	f360 0407 	bfi	r4, r0, #0, #8
 80034ee:	f360 240f 	bfi	r4, r0, #8, #8
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80034f2:	4d4e      	ldr	r5, [pc, #312]	@ (800362c <RCM_RegisterRegConv+0x1e8>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034f4:	689a      	ldr	r2, [r3, #8]
      RCM_handle_array [handle] = regConv;
 80034f6:	f846 1020 	str.w	r1, [r6, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 80034fa:	2600      	movs	r6, #0
 80034fc:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8003500:	07d6      	lsls	r6, r2, #31
 8003502:	d422      	bmi.n	800354a <RCM_RegisterRegConv+0x106>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	f022 0204 	bic.w	r2, r2, #4
 800350a:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800350c:	2204      	movs	r2, #4
 800350e:	601a      	str	r2, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	f022 0220 	bic.w	r2, r2, #32
 8003516:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003518:	2220      	movs	r2, #32
 800351a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003522:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003526:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800352a:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	2a00      	cmp	r2, #0
 8003530:	dbfc      	blt.n	800352c <RCM_RegisterRegConv+0xe8>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	07d5      	lsls	r5, r2, #31
 8003536:	d408      	bmi.n	800354a <RCM_RegisterRegConv+0x106>
  MODIFY_REG(ADCx->CR,
 8003538:	4d3d      	ldr	r5, [pc, #244]	@ (8003630 <RCM_RegisterRegConv+0x1ec>)
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	402a      	ands	r2, r5
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	07d2      	lsls	r2, r2, #31
 8003548:	d5f7      	bpl.n	800353a <RCM_RegisterRegConv+0xf6>
      RCM_NoInj_array[handle].enable = false;
 800354a:	4d3a      	ldr	r5, [pc, #232]	@ (8003634 <RCM_RegisterRegConv+0x1f0>)
 800354c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8003550:	0052      	lsls	r2, r2, #1
      RCM_NoInj_array[handle].prev = handle;
 8003552:	1d2e      	adds	r6, r5, #4
 8003554:	52b4      	strh	r4, [r6, r2]
      RCM_NoInj_array[handle].enable = false;
 8003556:	2400      	movs	r4, #0
 8003558:	54ac      	strb	r4, [r5, r2]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800355a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 800355c:	f024 040f 	bic.w	r4, r4, #15
 8003560:	631c      	str	r4, [r3, #48]	@ 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003562:	f891 c004 	ldrb.w	ip, [r1, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	fa02 f20c 	lsl.w	r2, r2, ip
 800356c:	f1bc 0f09 	cmp.w	ip, #9
 8003570:	ea42 628c 	orr.w	r2, r2, ip, lsl #26
 8003574:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8003578:	d813      	bhi.n	80035a2 <RCM_RegisterRegConv+0x15e>
 800357a:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800357e:	0dd4      	lsrs	r4, r2, #23
 8003580:	f004 0404 	and.w	r4, r4, #4
 8003584:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8003586:	688d      	ldr	r5, [r1, #8]
 8003588:	5919      	ldr	r1, [r3, r4]
 800358a:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800358e:	2607      	movs	r6, #7
 8003590:	4095      	lsls	r5, r2
 8003592:	fa06 f202 	lsl.w	r2, r6, r2
 8003596:	ea21 0202 	bic.w	r2, r1, r2
 800359a:	432a      	orrs	r2, r5
 800359c:	511a      	str	r2, [r3, r4]
}
 800359e:	bc70      	pop	{r4, r5, r6}
 80035a0:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80035a2:	3c1e      	subs	r4, #30
 80035a4:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 80035a8:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80035ac:	e7e7      	b.n	800357e <RCM_RegisterRegConv+0x13a>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80035ae:	2804      	cmp	r0, #4
 80035b0:	d92e      	bls.n	8003610 <RCM_RegisterRegConv+0x1cc>
 80035b2:	68f0      	ldr	r0, [r6, #12]
 80035b4:	b370      	cbz	r0, 8003614 <RCM_RegisterRegConv+0x1d0>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80035b6:	7903      	ldrb	r3, [r0, #4]
 80035b8:	429a      	cmp	r2, r3
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80035ba:	680b      	ldr	r3, [r1, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80035bc:	d02f      	beq.n	800361e <RCM_RegisterRegConv+0x1da>
      i++;
 80035be:	2002      	movs	r0, #2
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80035c0:	f240 2402 	movw	r4, #514	@ 0x202
 80035c4:	e795      	b.n	80034f2 <RCM_RegisterRegConv+0xae>
 80035c6:	2804      	cmp	r0, #4
 80035c8:	d917      	bls.n	80035fa <RCM_RegisterRegConv+0x1b6>
 80035ca:	680b      	ldr	r3, [r1, #0]
 80035cc:	2003      	movs	r0, #3
 80035ce:	f240 3403 	movw	r4, #771	@ 0x303
 80035d2:	e78e      	b.n	80034f2 <RCM_RegisterRegConv+0xae>
 80035d4:	680b      	ldr	r3, [r1, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80035d6:	6822      	ldr	r2, [r4, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	f47f af55 	bne.w	8003488 <RCM_RegisterRegConv+0x44>
      i++;
 80035de:	2003      	movs	r0, #3
 80035e0:	e781      	b.n	80034e6 <RCM_RegisterRegConv+0xa2>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80035e2:	68b4      	ldr	r4, [r6, #8]
      i++;
 80035e4:	2001      	movs	r0, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80035e6:	2c00      	cmp	r4, #0
 80035e8:	f47f af43 	bne.w	8003472 <RCM_RegisterRegConv+0x2e>
 80035ec:	68f4      	ldr	r4, [r6, #12]
 80035ee:	b124      	cbz	r4, 80035fa <RCM_RegisterRegConv+0x1b6>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80035f0:	7923      	ldrb	r3, [r4, #4]
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d0ee      	beq.n	80035d4 <RCM_RegisterRegConv+0x190>
 80035f6:	f04f 0400 	mov.w	r4, #0
 80035fa:	f360 0407 	bfi	r4, r0, #0, #8
 80035fe:	680b      	ldr	r3, [r1, #0]
 8003600:	f360 240f 	bfi	r4, r0, #8, #8
 8003604:	e775      	b.n	80034f2 <RCM_RegisterRegConv+0xae>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003606:	68b4      	ldr	r4, [r6, #8]
 8003608:	b134      	cbz	r4, 8003618 <RCM_RegisterRegConv+0x1d4>
 800360a:	7902      	ldrb	r2, [r0, #4]
    uint8_t i = 0;
 800360c:	4628      	mov	r0, r5
 800360e:	e730      	b.n	8003472 <RCM_RegisterRegConv+0x2e>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003610:	4620      	mov	r0, r4
 8003612:	e7eb      	b.n	80035ec <RCM_RegisterRegConv+0x1a8>
 8003614:	680b      	ldr	r3, [r1, #0]
 8003616:	e7d2      	b.n	80035be <RCM_RegisterRegConv+0x17a>
 8003618:	6803      	ldr	r3, [r0, #0]
    uint8_t i = 0;
 800361a:	4620      	mov	r0, r4
 800361c:	e746      	b.n	80034ac <RCM_RegisterRegConv+0x68>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800361e:	6802      	ldr	r2, [r0, #0]
 8003620:	4293      	cmp	r3, r2
 8003622:	d0dc      	beq.n	80035de <RCM_RegisterRegConv+0x19a>
 8003624:	e7cb      	b.n	80035be <RCM_RegisterRegConv+0x17a>
 8003626:	bf00      	nop
 8003628:	20001aa0 	.word	0x20001aa0
 800362c:	20001a80 	.word	0x20001a80
 8003630:	7fffffc0 	.word	0x7fffffc0
 8003634:	20001a68 	.word	0x20001a68

08003638 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8003638:	4b5d      	ldr	r3, [pc, #372]	@ (80037b0 <RCM_ExecRegularConv+0x178>)
 800363a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 800363e:	b510      	push	{r4, lr}
  if (false == RCM_NoInj_array [handle].enable)
 8003640:	f813 1012 	ldrb.w	r1, [r3, r2, lsl #1]
 8003644:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 8003648:	2900      	cmp	r1, #0
 800364a:	d139      	bne.n	80036c0 <RCM_ExecRegularConv+0x88>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 800364c:	781a      	ldrb	r2, [r3, #0]
 800364e:	b992      	cbnz	r2, 8003676 <RCM_ExecRegularConv+0x3e>
  uint8_t LastEnable = RCM_MAX_CONV;
 8003650:	2104      	movs	r1, #4
      if (true == RCM_NoInj_array [i].enable)
 8003652:	799a      	ldrb	r2, [r3, #6]
 8003654:	2a00      	cmp	r2, #0
 8003656:	d173      	bne.n	8003740 <RCM_ExecRegularConv+0x108>
 8003658:	7b1a      	ldrb	r2, [r3, #12]
 800365a:	2a00      	cmp	r2, #0
 800365c:	d175      	bne.n	800374a <RCM_ExecRegularConv+0x112>
 800365e:	7c9a      	ldrb	r2, [r3, #18]
 8003660:	2a00      	cmp	r2, #0
 8003662:	f000 8098 	beq.w	8003796 <RCM_ExecRegularConv+0x15e>
      {
        if (RCM_NoInj_array[i].next > handle)
 8003666:	7dda      	ldrb	r2, [r3, #23]
 8003668:	4282      	cmp	r2, r0
 800366a:	f240 809e 	bls.w	80037aa <RCM_ExecRegularConv+0x172>
 800366e:	f04f 0e03 	mov.w	lr, #3
      if (true == RCM_NoInj_array [i].enable)
 8003672:	4671      	mov	r1, lr
 8003674:	e003      	b.n	800367e <RCM_ExecRegularConv+0x46>
        if (RCM_NoInj_array[i].next > handle)
 8003676:	795a      	ldrb	r2, [r3, #5]
 8003678:	4290      	cmp	r0, r2
 800367a:	d2ea      	bcs.n	8003652 <RCM_ExecRegularConv+0x1a>
  uint8_t i=0;
 800367c:	468e      	mov	lr, r1
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array[handle].next = formerNext;
 800367e:	eb0c 0400 	add.w	r4, ip, r0
 8003682:	eb03 0444 	add.w	r4, r3, r4, lsl #1
          RCM_NoInj_array[handle].prev = i;
          RCM_NoInj_array[i].next = handle;
 8003686:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[handle].next = formerNext;
 800368a:	7162      	strb	r2, [r4, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 800368c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
          RCM_NoInj_array[handle].prev = i;
 8003690:	f884 e004 	strb.w	lr, [r4, #4]
          RCM_NoInj_array[formerNext].prev = handle;
 8003694:	eb03 0242 	add.w	r2, r3, r2, lsl #1
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003698:	4c46      	ldr	r4, [pc, #280]	@ (80037b4 <RCM_ExecRegularConv+0x17c>)
          RCM_NoInj_array[formerNext].prev = handle;
 800369a:	7110      	strb	r0, [r2, #4]
          RCM_NoInj_array[i].next = handle;
 800369c:	eb03 0141 	add.w	r1, r3, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80036a0:	7822      	ldrb	r2, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 80036a2:	7148      	strb	r0, [r1, #5]
    RCM_NoInj_array[handle].enable = true;
 80036a4:	eb0c 0100 	add.w	r1, ip, r0
 80036a8:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80036ac:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array[handle].enable = true;
 80036b0:	f823 e011 	strh.w	lr, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80036b4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80036b8:	7852      	ldrb	r2, [r2, #1]
 80036ba:	4572      	cmp	r2, lr
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 80036bc:	bf18      	it	ne
 80036be:	7020      	strbne	r0, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 80036c0:	4a3d      	ldr	r2, [pc, #244]	@ (80037b8 <RCM_ExecRegularConv+0x180>)
 80036c2:	f892 208c 	ldrb.w	r2, [r2, #140]	@ 0x8c
 80036c6:	2a00      	cmp	r2, #0
 80036c8:	d135      	bne.n	8003736 <RCM_ExecRegularConv+0xfe>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80036ca:	4a3c      	ldr	r2, [pc, #240]	@ (80037bc <RCM_ExecRegularConv+0x184>)
 80036cc:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80036d0:	7914      	ldrb	r4, [r2, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80036d2:	6811      	ldr	r1, [r2, #0]
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80036d4:	2201      	movs	r2, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80036d6:	2c09      	cmp	r4, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80036d8:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 80036dc:	fa02 f204 	lsl.w	r2, r2, r4
 80036e0:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 80036e4:	bf84      	itt	hi
 80036e6:	f1ae 0e1e 	subhi.w	lr, lr, #30
 80036ea:	ea42 520e 	orrhi.w	r2, r2, lr, lsl #20
  MODIFY_REG(*preg,
 80036ee:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80036f0:	bf94      	ite	ls
 80036f2:	ea42 520e 	orrls.w	r2, r2, lr, lsl #20
 80036f6:	f042 7200 	orrhi.w	r2, r2, #33554432	@ 0x2000000
 80036fa:	0d12      	lsrs	r2, r2, #20
 80036fc:	f402 62f8 	and.w	r2, r2, #1984	@ 0x7c0
 8003700:	f424 64f8 	bic.w	r4, r4, #1984	@ 0x7c0
 8003704:	4322      	orrs	r2, r4
 8003706:	630a      	str	r2, [r1, #48]	@ 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003708:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 800370a:	688a      	ldr	r2, [r1, #8]
 800370c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003710:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003714:	f042 0204 	orr.w	r2, r2, #4
 8003718:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800371a:	680a      	ldr	r2, [r1, #0]
 800371c:	0752      	lsls	r2, r2, #29
 800371e:	d5fc      	bpl.n	800371a <RCM_ExecRegularConv+0xe2>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 8003720:	eb0c 0200 	add.w	r2, ip, r0
 8003724:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003728:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800372a:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 800372c:	4921      	ldr	r1, [pc, #132]	@ (80037b4 <RCM_ExecRegularConv+0x17c>)
 800372e:	7954      	ldrb	r4, [r2, #5]
 8003730:	700c      	strb	r4, [r1, #0]
    RCM_NoInj_array[handle].status = valid;
 8003732:	2102      	movs	r1, #2
 8003734:	7051      	strb	r1, [r2, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8003736:	4484      	add	ip, r0
 8003738:	eb03 034c 	add.w	r3, r3, ip, lsl #1
  return retVal;
}
 800373c:	8858      	ldrh	r0, [r3, #2]
 800373e:	bd10      	pop	{r4, pc}
        if (RCM_NoInj_array[i].next > handle)
 8003740:	7ada      	ldrb	r2, [r3, #11]
 8003742:	4290      	cmp	r0, r2
 8003744:	d31d      	bcc.n	8003782 <RCM_ExecRegularConv+0x14a>
      if (true == RCM_NoInj_array [i].enable)
 8003746:	7b1a      	ldrb	r2, [r3, #12]
 8003748:	b1fa      	cbz	r2, 800378a <RCM_ExecRegularConv+0x152>
        if (RCM_NoInj_array[i].next > handle)
 800374a:	7c5a      	ldrb	r2, [r3, #17]
 800374c:	4282      	cmp	r2, r0
 800374e:	d828      	bhi.n	80037a2 <RCM_ExecRegularConv+0x16a>
      if (true == RCM_NoInj_array [i].enable)
 8003750:	7c9a      	ldrb	r2, [r3, #18]
 8003752:	2a00      	cmp	r2, #0
 8003754:	d187      	bne.n	8003666 <RCM_ExecRegularConv+0x2e>
 8003756:	2202      	movs	r2, #2
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003758:	4611      	mov	r1, r2
 800375a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 800375e:	eb0c 0400 	add.w	r4, ip, r0
 8003762:	eb03 0444 	add.w	r4, r3, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003766:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 800376a:	7122      	strb	r2, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 800376c:	794a      	ldrb	r2, [r1, #5]
         RCM_NoInj_array[handle].next = formerNext;
 800376e:	7162      	strb	r2, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8003770:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003774:	eb03 0242 	add.w	r2, r3, r2, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003778:	4c0e      	ldr	r4, [pc, #56]	@ (80037b4 <RCM_ExecRegularConv+0x17c>)
         RCM_NoInj_array[formerNext].prev = handle;
 800377a:	7110      	strb	r0, [r2, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 800377c:	7148      	strb	r0, [r1, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800377e:	7822      	ldrb	r2, [r4, #0]
 8003780:	e790      	b.n	80036a4 <RCM_ExecRegularConv+0x6c>
        if (RCM_NoInj_array[i].next > handle)
 8003782:	f04f 0e01 	mov.w	lr, #1
      if (true == RCM_NoInj_array [i].enable)
 8003786:	4671      	mov	r1, lr
 8003788:	e779      	b.n	800367e <RCM_ExecRegularConv+0x46>
 800378a:	7c9a      	ldrb	r2, [r3, #18]
 800378c:	2a00      	cmp	r2, #0
 800378e:	f47f af6a 	bne.w	8003666 <RCM_ExecRegularConv+0x2e>
 8003792:	2201      	movs	r2, #1
 8003794:	e7e0      	b.n	8003758 <RCM_ExecRegularConv+0x120>
       if (LastEnable != RCM_MAX_CONV )
 8003796:	2900      	cmp	r1, #0
 8003798:	d0de      	beq.n	8003758 <RCM_ExecRegularConv+0x120>
         RCM_currentHandle = handle;
 800379a:	4c06      	ldr	r4, [pc, #24]	@ (80037b4 <RCM_ExecRegularConv+0x17c>)
 800379c:	4602      	mov	r2, r0
 800379e:	7020      	strb	r0, [r4, #0]
    while (i < RCM_MAX_CONV)
 80037a0:	e780      	b.n	80036a4 <RCM_ExecRegularConv+0x6c>
        if (RCM_NoInj_array[i].next > handle)
 80037a2:	f04f 0e02 	mov.w	lr, #2
      if (true == RCM_NoInj_array [i].enable)
 80037a6:	4671      	mov	r1, lr
 80037a8:	e769      	b.n	800367e <RCM_ExecRegularConv+0x46>
 80037aa:	2103      	movs	r1, #3
 80037ac:	460a      	mov	r2, r1
 80037ae:	e7d4      	b.n	800375a <RCM_ExecRegularConv+0x122>
 80037b0:	20001a68 	.word	0x20001a68
 80037b4:	20001a66 	.word	0x20001a66
 80037b8:	200002ac 	.word	0x200002ac
 80037bc:	20001aa0 	.word	0x20001aa0

080037c0 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 80037c0:	b570      	push	{r4, r5, r6, lr}
  if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 80037c2:	4c12      	ldr	r4, [pc, #72]	@ (800380c <RCM_ExecUserConv+0x4c>)
 80037c4:	7823      	ldrb	r3, [r4, #0]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d000      	beq.n	80037cc <RCM_ExecUserConv+0xc>
    else
    {
      /* Nothing to do */
    }
  }
}
 80037ca:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80037cc:	4b10      	ldr	r3, [pc, #64]	@ (8003810 <RCM_ExecUserConv+0x50>)
 80037ce:	781d      	ldrb	r5, [r3, #0]
 80037d0:	4628      	mov	r0, r5
 80037d2:	f7ff ff31 	bl	8003638 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 80037d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003814 <RCM_ExecUserConv+0x54>)
 80037d8:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 80037dc:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80037e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003818 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 80037e2:	785b      	ldrb	r3, [r3, #1]
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80037e4:	8010      	strh	r0, [r2, #0]
 80037e6:	4601      	mov	r1, r0
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 80037e8:	b10b      	cbz	r3, 80037ee <RCM_ExecUserConv+0x2e>
      RCM_UserConvState = RCM_USERCONV_EOC;
 80037ea:	2302      	movs	r3, #2
 80037ec:	7023      	strb	r3, [r4, #0]
    if (RCM_CB_array[RCM_UserConvHandle].cb != NULL)
 80037ee:	4b0b      	ldr	r3, [pc, #44]	@ (800381c <RCM_ExecUserConv+0x5c>)
 80037f0:	f853 6035 	ldr.w	r6, [r3, r5, lsl #3]
 80037f4:	2e00      	cmp	r6, #0
 80037f6:	d0e8      	beq.n	80037ca <RCM_ExecUserConv+0xa>
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80037f8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80037fc:	4628      	mov	r0, r5
 80037fe:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8003800:	2300      	movs	r3, #0
 8003802:	7023      	strb	r3, [r4, #0]
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003804:	4633      	mov	r3, r6
}
 8003806:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800380a:	4718      	bx	r3
 800380c:	20001a63 	.word	0x20001a63
 8003810:	20001a62 	.word	0x20001a62
 8003814:	20001a68 	.word	0x20001a68
 8003818:	20001a64 	.word	0x20001a64
 800381c:	20001a80 	.word	0x20001a80

08003820 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8003820:	4b1e      	ldr	r3, [pc, #120]	@ (800389c <RCM_ExecNextConv+0x7c>)
 8003822:	491f      	ldr	r1, [pc, #124]	@ (80038a0 <RCM_ExecNextConv+0x80>)
 8003824:	781a      	ldrb	r2, [r3, #0]
 8003826:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800382a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800382e:	b3a3      	cbz	r3, 800389a <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003830:	4b1c      	ldr	r3, [pc, #112]	@ (80038a4 <RCM_ExecNextConv+0x84>)
{
 8003832:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003838:	6818      	ldr	r0, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800383a:	2404      	movs	r4, #4
 800383c:	6004      	str	r4, [r0, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 800383e:	f893 c004 	ldrb.w	ip, [r3, #4]
 8003842:	2301      	movs	r3, #1
 8003844:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003848:	f1bc 0f09 	cmp.w	ip, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 800384c:	fa03 f30c 	lsl.w	r3, r3, ip
 8003850:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
 8003854:	bf84      	itt	hi
 8003856:	3c1e      	subhi	r4, #30
 8003858:	ea43 5304 	orrhi.w	r3, r3, r4, lsl #20
 800385c:	ea4f 0e42 	mov.w	lr, r2, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003860:	bf98      	it	ls
 8003862:	ea43 5304 	orrls.w	r3, r3, r4, lsl #20

    (void)LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8003866:	4496      	add	lr, r2
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003868:	bf88      	it	hi
 800386a:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
  MODIFY_REG(*preg,
 800386e:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003870:	0d1b      	lsrs	r3, r3, #20
 8003872:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003876:	f422 62f8 	bic.w	r2, r2, #1984	@ 0x7c0
 800387a:	4313      	orrs	r3, r2
 800387c:	6303      	str	r3, [r0, #48]	@ 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800387e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 8003880:	6883      	ldr	r3, [r0, #8]
 8003882:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8003886:	eb01 014e 	add.w	r1, r1, lr, lsl #1
 800388a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800388e:	2401      	movs	r4, #1
 8003890:	f043 0304 	orr.w	r3, r3, #4
 8003894:	6083      	str	r3, [r0, #8]
 8003896:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 8003898:	bd10      	pop	{r4, pc}
 800389a:	4770      	bx	lr
 800389c:	20001a66 	.word	0x20001a66
 80038a0:	20001a68 	.word	0x20001a68
 80038a4:	20001aa0 	.word	0x20001aa0

080038a8 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 80038a8:	b510      	push	{r4, lr}
  uint32_t result;
  RCM_status_t status;

  status = RCM_NoInj_array[RCM_currentHandle].status;
 80038aa:	4811      	ldr	r0, [pc, #68]	@ (80038f0 <RCM_ReadOngoingConv+0x48>)
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80038ac:	4a11      	ldr	r2, [pc, #68]	@ (80038f4 <RCM_ReadOngoingConv+0x4c>)
  status = RCM_NoInj_array[RCM_currentHandle].status;
 80038ae:	7803      	ldrb	r3, [r0, #0]
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80038b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80038b4:	6814      	ldr	r4, [r2, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80038b6:	6822      	ldr	r2, [r4, #0]
 80038b8:	f012 0f04 	tst.w	r2, #4
  status = RCM_NoInj_array[RCM_currentHandle].status;
 80038bc:	ea4f 0143 	mov.w	r1, r3, lsl #1
 80038c0:	4a0d      	ldr	r2, [pc, #52]	@ (80038f8 <RCM_ReadOngoingConv+0x50>)
 80038c2:	d00e      	beq.n	80038e2 <RCM_ReadOngoingConv+0x3a>
 80038c4:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 80038c8:	eb02 0c4c 	add.w	ip, r2, ip, lsl #1
  if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 80038cc:	f89c e001 	ldrb.w	lr, [ip, #1]
 80038d0:	f01e 0ffd 	tst.w	lr, #253	@ 0xfd
 80038d4:	d005      	beq.n	80038e2 <RCM_ReadOngoingConv+0x3a>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80038d6:	6c24      	ldr	r4, [r4, #64]	@ 0x40
 80038d8:	f8ac 4002 	strh.w	r4, [ip, #2]
  else
  {
    /* Reading of ADC Converted Value */
    RCM_NoInj_array[RCM_currentHandle].value
                  = LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = valid;
 80038dc:	2402      	movs	r4, #2
 80038de:	f88c 4001 	strb.w	r4, [ip, #1]
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 80038e2:	440b      	add	r3, r1
 80038e4:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80038e8:	7953      	ldrb	r3, [r2, #5]
 80038ea:	7003      	strb	r3, [r0, #0]
}
 80038ec:	bd10      	pop	{r4, pc}
 80038ee:	bf00      	nop
 80038f0:	20001a66 	.word	0x20001a66
 80038f4:	20001aa0 	.word	0x20001aa0
 80038f8:	20001a68 	.word	0x20001a68

080038fc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003938 <HAL_MspInit+0x3c>)
{
 80038fe:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003900:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003902:	f042 0201 	orr.w	r2, r2, #1
 8003906:	661a      	str	r2, [r3, #96]	@ 0x60
 8003908:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 800390a:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800390c:	f002 0201 	and.w	r2, r2, #1
 8003910:	9200      	str	r2, [sp, #0]
 8003912:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003914:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003916:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800391a:	659a      	str	r2, [r3, #88]	@ 0x58
 800391c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800391e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003922:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003924:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8003926:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003928:	f001 fa5a 	bl	8004de0 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800392c:	b003      	add	sp, #12
 800392e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003932:	f001 bce3 	b.w	80052fc <HAL_PWREx_DisableUCPDDeadBattery>
 8003936:	bf00      	nop
 8003938:	40021000 	.word	0x40021000

0800393c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800393c:	b510      	push	{r4, lr}
 800393e:	4604      	mov	r4, r0
 8003940:	b09e      	sub	sp, #120	@ 0x78
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003942:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003944:	2244      	movs	r2, #68	@ 0x44
 8003946:	a80d      	add	r0, sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003948:	e9cd 1108 	strd	r1, r1, [sp, #32]
 800394c:	e9cd 110a 	strd	r1, r1, [sp, #40]	@ 0x28
 8003950:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003952:	f005 fd6f 	bl	8009434 <memset>
  if(hadc->Instance==ADC1)
 8003956:	6823      	ldr	r3, [r4, #0]
 8003958:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800395c:	d004      	beq.n	8003968 <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800395e:	4a4d      	ldr	r2, [pc, #308]	@ (8003a94 <HAL_ADC_MspInit+0x158>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d047      	beq.n	80039f4 <HAL_ADC_MspInit+0xb8>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003964:	b01e      	add	sp, #120	@ 0x78
 8003966:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003968:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800396c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003970:	a80d      	add	r0, sp, #52	@ 0x34
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003972:	920d      	str	r2, [sp, #52]	@ 0x34
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003974:	931c      	str	r3, [sp, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003976:	f002 f879 	bl	8005a6c <HAL_RCCEx_PeriphCLKConfig>
 800397a:	2800      	cmp	r0, #0
 800397c:	f040 8084 	bne.w	8003a88 <HAL_ADC_MspInit+0x14c>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003980:	4a45      	ldr	r2, [pc, #276]	@ (8003a98 <HAL_ADC_MspInit+0x15c>)
 8003982:	6813      	ldr	r3, [r2, #0]
 8003984:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003986:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003988:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800398a:	d109      	bne.n	80039a0 <HAL_ADC_MspInit+0x64>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800398c:	4b43      	ldr	r3, [pc, #268]	@ (8003a9c <HAL_ADC_MspInit+0x160>)
 800398e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003990:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003994:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003998:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800399c:	9301      	str	r3, [sp, #4]
 800399e:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039a0:	4b3e      	ldr	r3, [pc, #248]	@ (8003a9c <HAL_ADC_MspInit+0x160>)
 80039a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039a4:	f042 0201 	orr.w	r2, r2, #1
 80039a8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80039aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039ac:	f002 0201 	and.w	r2, r2, #1
 80039b0:	9202      	str	r2, [sp, #8]
 80039b2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039b6:	f042 0202 	orr.w	r2, r2, #2
 80039ba:	64da      	str	r2, [r3, #76]	@ 0x4c
 80039bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 80039c4:	2203      	movs	r2, #3
 80039c6:	2303      	movs	r3, #3
 80039c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039cc:	2400      	movs	r4, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ce:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d0:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039d2:	a908      	add	r1, sp, #32
 80039d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    HAL_GPIO_Init(M1_TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 80039d8:	f001 fb10 	bl	8004ffc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 80039dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039e0:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80039e2:	482f      	ldr	r0, [pc, #188]	@ (8003aa0 <HAL_ADC_MspInit+0x164>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e4:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80039e6:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 80039e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80039ec:	f001 fb06 	bl	8004ffc <HAL_GPIO_Init>
}
 80039f0:	b01e      	add	sp, #120	@ 0x78
 80039f2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80039f4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80039f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039fc:	a80d      	add	r0, sp, #52	@ 0x34
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80039fe:	920d      	str	r2, [sp, #52]	@ 0x34
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003a00:	931c      	str	r3, [sp, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a02:	f002 f833 	bl	8005a6c <HAL_RCCEx_PeriphCLKConfig>
 8003a06:	2800      	cmp	r0, #0
 8003a08:	d141      	bne.n	8003a8e <HAL_ADC_MspInit+0x152>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003a0a:	4a23      	ldr	r2, [pc, #140]	@ (8003a98 <HAL_ADC_MspInit+0x15c>)
 8003a0c:	6813      	ldr	r3, [r2, #0]
 8003a0e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003a10:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003a12:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003a14:	d109      	bne.n	8003a2a <HAL_ADC_MspInit+0xee>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003a16:	4b21      	ldr	r3, [pc, #132]	@ (8003a9c <HAL_ADC_MspInit+0x160>)
 8003a18:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a1a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a1e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a26:	9304      	str	r3, [sp, #16]
 8003a28:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8003a9c <HAL_ADC_MspInit+0x160>)
 8003a2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a2e:	f042 0201 	orr.w	r2, r2, #1
 8003a32:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a36:	f002 0201 	and.w	r2, r2, #1
 8003a3a:	9205      	str	r2, [sp, #20]
 8003a3c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a40:	f042 0204 	orr.w	r2, r2, #4
 8003a44:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a48:	f002 0204 	and.w	r2, r2, #4
 8003a4c:	9206      	str	r2, [sp, #24]
 8003a4e:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a52:	f042 0202 	orr.w	r2, r2, #2
 8003a56:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin;
 8003a60:	2280      	movs	r2, #128	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a62:	2400      	movs	r4, #0
    HAL_GPIO_Init(M1_CURR_AMPL_W_GPIO_Port, &GPIO_InitStruct);
 8003a64:	a908      	add	r1, sp, #32
 8003a66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a70:	940a      	str	r4, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a72:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(M1_CURR_AMPL_W_GPIO_Port, &GPIO_InitStruct);
 8003a74:	f001 fac2 	bl	8004ffc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin;
 8003a78:	2210      	movs	r2, #16
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(M1_TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8003a80:	4808      	ldr	r0, [pc, #32]	@ (8003aa4 <HAL_ADC_MspInit+0x168>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(M1_TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8003a84:	a908      	add	r1, sp, #32
 8003a86:	e7a7      	b.n	80039d8 <HAL_ADC_MspInit+0x9c>
      Error_Handler();
 8003a88:	f7fd fc40 	bl	800130c <Error_Handler>
 8003a8c:	e778      	b.n	8003980 <HAL_ADC_MspInit+0x44>
      Error_Handler();
 8003a8e:	f7fd fc3d 	bl	800130c <Error_Handler>
 8003a92:	e7ba      	b.n	8003a0a <HAL_ADC_MspInit+0xce>
 8003a94:	50000100 	.word	0x50000100
 8003a98:	20001ab0 	.word	0x20001ab0
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	48000400 	.word	0x48000400
 8003aa4:	48000800 	.word	0x48000800

08003aa8 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8003aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad4 <HAL_CORDIC_MspInit+0x2c>)
 8003aaa:	6802      	ldr	r2, [r0, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d000      	beq.n	8003ab2 <HAL_CORDIC_MspInit+0xa>
 8003ab0:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003ab2:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 8003ab6:	f042 0208 	orr.w	r2, r2, #8
 8003aba:	f8c3 2448 	str.w	r2, [r3, #1096]	@ 0x448
 8003abe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
{
 8003ac2:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ac6:	f003 0308 	and.w	r3, r3, #8
 8003aca:	9301      	str	r3, [sp, #4]
 8003acc:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8003ace:	b002      	add	sp, #8
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	40020c00 	.word	0x40020c00

08003ad8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ad8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8003ada:	6802      	ldr	r2, [r0, #0]
 8003adc:	4922      	ldr	r1, [pc, #136]	@ (8003b68 <HAL_TIM_Base_MspInit+0x90>)
{
 8003ade:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae0:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 8003ae2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003ae8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003aec:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 8003aee:	d010      	beq.n	8003b12 <HAL_TIM_Base_MspInit+0x3a>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003af0:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003af4:	d001      	beq.n	8003afa <HAL_TIM_Base_MspInit+0x22>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003af6:	b00a      	add	sp, #40	@ 0x28
 8003af8:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003afa:	4b1c      	ldr	r3, [pc, #112]	@ (8003b6c <HAL_TIM_Base_MspInit+0x94>)
 8003afc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003afe:	f042 0201 	orr.w	r2, r2, #1
 8003b02:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	9303      	str	r3, [sp, #12]
 8003b0c:	9b03      	ldr	r3, [sp, #12]
}
 8003b0e:	b00a      	add	sp, #40	@ 0x28
 8003b10:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b12:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b16:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8003b1a:	ed9f 7b11 	vldr	d7, [pc, #68]	@ 8003b60 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b1e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8003b20:	4813      	ldr	r0, [pc, #76]	@ (8003b70 <HAL_TIM_Base_MspInit+0x98>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b26:	661a      	str	r2, [r3, #96]	@ 0x60
 8003b28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b2a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003b2e:	9201      	str	r2, [sp, #4]
 8003b30:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003b34:	f042 0202 	orr.w	r2, r2, #2
 8003b38:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b42:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003b44:	2306      	movs	r3, #6
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8003b46:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8003b48:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b4c:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b4e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003b50:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8003b52:	f001 fa53 	bl	8004ffc <HAL_GPIO_Init>
}
 8003b56:	b00a      	add	sp, #40	@ 0x28
 8003b58:	bd10      	pop	{r4, pc}
 8003b5a:	bf00      	nop
 8003b5c:	f3af 8000 	nop.w
 8003b60:	00001000 	.word	0x00001000
 8003b64:	00000012 	.word	0x00000012
 8003b68:	40012c00 	.word	0x40012c00
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	48000400 	.word	0x48000400
 8003b74:	00000000 	.word	0x00000000

08003b78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b78:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8003b7a:	4a1b      	ldr	r2, [pc, #108]	@ (8003be8 <HAL_TIM_MspPostInit+0x70>)
 8003b7c:	6801      	ldr	r1, [r0, #0]
{
 8003b7e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b80:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003b82:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b84:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003b88:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003b8c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8003b8e:	d002      	beq.n	8003b96 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003b90:	b009      	add	sp, #36	@ 0x24
 8003b92:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b96:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b9a:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003b9e:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8003bd8 <HAL_TIM_MspPostInit+0x60>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003ba4:	f042 0201 	orr.w	r2, r2, #1
 8003ba8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003bac:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003bb0:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8003be0 <HAL_TIM_MspPostInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bba:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003bbc:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8003bc2:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc6:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003bc8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bca:	f001 fa17 	bl	8004ffc <HAL_GPIO_Init>
}
 8003bce:	b009      	add	sp, #36	@ 0x24
 8003bd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8003bd4:	f3af 8000 	nop.w
 8003bd8:	00000700 	.word	0x00000700
 8003bdc:	00000002 	.word	0x00000002
 8003be0:	00000002 	.word	0x00000002
 8003be4:	00000002 	.word	0x00000002
 8003be8:	40012c00 	.word	0x40012c00

08003bec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bec:	b570      	push	{r4, r5, r6, lr}
 8003bee:	4604      	mov	r4, r0
 8003bf0:	b098      	sub	sp, #96	@ 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf2:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bf4:	2244      	movs	r2, #68	@ 0x44
 8003bf6:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf8:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003bfc:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003c00:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c02:	f005 fc17 	bl	8009434 <memset>
  if(huart->Instance==USART2)
 8003c06:	4b31      	ldr	r3, [pc, #196]	@ (8003ccc <HAL_UART_MspInit+0xe0>)
 8003c08:	6822      	ldr	r2, [r4, #0]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d001      	beq.n	8003c12 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003c0e:	b018      	add	sp, #96	@ 0x60
 8003c10:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003c12:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c14:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003c16:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c18:	f001 ff28 	bl	8005a6c <HAL_RCCEx_PeriphCLKConfig>
 8003c1c:	2800      	cmp	r0, #0
 8003c1e:	d14c      	bne.n	8003cba <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c20:	4b2b      	ldr	r3, [pc, #172]	@ (8003cd0 <HAL_UART_MspInit+0xe4>)
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003c22:	4e2c      	ldr	r6, [pc, #176]	@ (8003cd4 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c24:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003c26:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003c2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c2c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003c2e:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8003c32:	9200      	str	r2, [sp, #0]
 8003c34:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003c38:	f042 0201 	orr.w	r2, r2, #1
 8003c3c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003c46:	220c      	movs	r2, #12
 8003c48:	2302      	movs	r3, #2
 8003c4a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c4e:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c50:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c58:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c5a:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c60:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c62:	f001 f9cb 	bl	8004ffc <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003c66:	491c      	ldr	r1, [pc, #112]	@ (8003cd8 <HAL_UART_MspInit+0xec>)
 8003c68:	221a      	movs	r2, #26
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003c70:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003c72:	2280      	movs	r2, #128	@ 0x80
 8003c74:	e9c6 3302 	strd	r3, r3, [r6, #8]
 8003c78:	e9c6 2304 	strd	r2, r3, [r6, #16]
 8003c7c:	e9c6 3306 	strd	r3, r3, [r6, #24]
 8003c80:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003c82:	f001 f929 	bl	8004ed8 <HAL_DMA_Init>
 8003c86:	b9f0      	cbnz	r0, 8003cc6 <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8003c88:	4d14      	ldr	r5, [pc, #80]	@ (8003cdc <HAL_UART_MspInit+0xf0>)
 8003c8a:	4915      	ldr	r1, [pc, #84]	@ (8003ce0 <HAL_UART_MspInit+0xf4>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003c8c:	67e6      	str	r6, [r4, #124]	@ 0x7c
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003c8e:	221b      	movs	r2, #27
 8003c90:	2300      	movs	r3, #0
 8003c92:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003c96:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003c98:	2110      	movs	r1, #16
 8003c9a:	2280      	movs	r2, #128	@ 0x80
 8003c9c:	e9c5 1302 	strd	r1, r3, [r5, #8]
 8003ca0:	e9c5 3305 	strd	r3, r3, [r5, #20]
 8003ca4:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003ca8:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003caa:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003cac:	f001 f914 	bl	8004ed8 <HAL_DMA_Init>
 8003cb0:	b930      	cbnz	r0, 8003cc0 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003cb2:	67a5      	str	r5, [r4, #120]	@ 0x78
 8003cb4:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8003cb6:	b018      	add	sp, #96	@ 0x60
 8003cb8:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003cba:	f7fd fb27 	bl	800130c <Error_Handler>
 8003cbe:	e7af      	b.n	8003c20 <HAL_UART_MspInit+0x34>
      Error_Handler();
 8003cc0:	f7fd fb24 	bl	800130c <Error_Handler>
 8003cc4:	e7f5      	b.n	8003cb2 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8003cc6:	f7fd fb21 	bl	800130c <Error_Handler>
 8003cca:	e7dd      	b.n	8003c88 <HAL_UART_MspInit+0x9c>
 8003ccc:	40004400 	.word	0x40004400
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	200005e4 	.word	0x200005e4
 8003cd8:	40020008 	.word	0x40020008
 8003cdc:	20000584 	.word	0x20000584
 8003ce0:	4002001c 	.word	0x4002001c

08003ce4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003ce4:	4801      	ldr	r0, [pc, #4]	@ (8003cec <TIM2_IRQHandler+0x8>)
 8003ce6:	f002 bb67 	b.w	80063b8 <HAL_TIM_IRQHandler>
 8003cea:	bf00      	nop
 8003cec:	200006d4 	.word	0x200006d4

08003cf0 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8003cf0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003cf4:	2240      	movs	r2, #64	@ 0x40
 8003cf6:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  (void)TSK_HighFrequencyTask();
 8003cf8:	f7fe b82e 	b.w	8001d58 <TSK_HighFrequencyTask>

08003cfc <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003cfc:	4b03      	ldr	r3, [pc, #12]	@ (8003d0c <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    ( void )R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8003cfe:	4804      	ldr	r0, [pc, #16]	@ (8003d10 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8003d00:	f06f 0201 	mvn.w	r2, #1
 8003d04:	611a      	str	r2, [r3, #16]
 8003d06:	f004 badb 	b.w	80082c0 <R3_2_TIMx_UP_IRQHandler>
 8003d0a:	bf00      	nop
 8003d0c:	40012c00 	.word	0x40012c00
 8003d10:	200002ac 	.word	0x200002ac

08003d14 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8003d14:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003d16:	4b0c      	ldr	r3, [pc, #48]	@ (8003d48 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003d18:	691a      	ldr	r2, [r3, #16]
 8003d1a:	0611      	lsls	r1, r2, #24
 8003d1c:	d505      	bpl.n	8003d2a <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8003d1e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    ( void )R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 8003d22:	480a      	ldr	r0, [pc, #40]	@ (8003d4c <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003d24:	611a      	str	r2, [r3, #16]
 8003d26:	f004 fb33 	bl	8008390 <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8003d2a:	4b07      	ldr	r3, [pc, #28]	@ (8003d48 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003d2c:	691a      	ldr	r2, [r3, #16]
 8003d2e:	05d2      	lsls	r2, r2, #23
 8003d30:	d505      	bpl.n	8003d3e <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8003d32:	f46f 7280 	mvn.w	r2, #256	@ 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    ( void )R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 8003d36:	4805      	ldr	r0, [pc, #20]	@ (8003d4c <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003d38:	611a      	str	r2, [r3, #16]
 8003d3a:	f004 fb05 	bl	8008348 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003d3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8003d42:	f7fd bfc3 	b.w	8001ccc <MC_Scheduler>
 8003d46:	bf00      	nop
 8003d48:	40012c00 	.word	0x40012c00
 8003d4c:	200002ac 	.word	0x200002ac

08003d50 <DMA1_Channel1_IRQHandler>:
  }
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL));
 8003d50:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <DMA1_Channel1_IRQHandler+0x14>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	0792      	lsls	r2, r2, #30
 8003d56:	d400      	bmi.n	8003d5a <DMA1_Channel1_IRQHandler+0xa>
  }
  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

}
 8003d58:	4770      	bx	lr
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003d5a:	2202      	movs	r2, #2
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8003d5c:	4802      	ldr	r0, [pc, #8]	@ (8003d68 <DMA1_Channel1_IRQHandler+0x18>)
 8003d5e:	605a      	str	r2, [r3, #4]
 8003d60:	f7fc bf04 	b.w	8000b6c <ASPEP_HWDataReceivedIT>
 8003d64:	40020000 	.word	0x40020000
 8003d68:	200004c8 	.word	0x200004c8

08003d6c <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003d6c:	4b41      	ldr	r3, [pc, #260]	@ (8003e74 <USART2_IRQHandler+0x108>)
 8003d6e:	69da      	ldr	r2, [r3, #28]
 8003d70:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART2_IRQHandler(void)
{
 8003d72:	b510      	push	{r4, lr}
 8003d74:	d509      	bpl.n	8003d8a <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003d76:	4940      	ldr	r1, [pc, #256]	@ (8003e78 <USART2_IRQHandler+0x10c>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 8003d78:	4840      	ldr	r0, [pc, #256]	@ (8003e7c <USART2_IRQHandler+0x110>)
 8003d7a:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003d7c:	2440      	movs	r4, #64	@ 0x40
 8003d7e:	f022 0201 	bic.w	r2, r2, #1
 8003d82:	61ca      	str	r2, [r1, #28]
 8003d84:	621c      	str	r4, [r3, #32]
 8003d86:	f7fc fd45 	bl	8000814 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003d8a:	4b3a      	ldr	r3, [pc, #232]	@ (8003e74 <USART2_IRQHandler+0x108>)
 8003d8c:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003d8e:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003d90:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003d92:	689c      	ldr	r4, [r3, #8]
 8003d94:	07e4      	lsls	r4, r4, #31
 8003d96:	d526      	bpl.n	8003de6 <USART2_IRQHandler+0x7a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003d98:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003d9c:	f000 0008 	and.w	r0, r0, #8
  test2 = LL_USART_IsActiveFlag_FE (USARTA);
  test3 = LL_USART_IsActiveFlag_NE (USARTA);
  mask = LL_USART_IsEnabledIT_ERROR (USARTA);

  test1 = ( ( test1 | test2 | test3 ) & mask );
  if ( 0U == test1 )
 8003da0:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003da2:	f001 0104 	and.w	r1, r1, #4
 8003da6:	430a      	orrs	r2, r1
 8003da8:	d01d      	beq.n	8003de6 <USART2_IRQHandler+0x7a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8003daa:	220e      	movs	r2, #14
 8003dac:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dae:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003db2:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003db6:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8003dba:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dbe:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003dc2:	e840 3100 	strex	r1, r3, [r0]
 8003dc6:	2900      	cmp	r1, #0
 8003dc8:	d1f3      	bne.n	8003db2 <USART2_IRQHandler+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dca:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003dce:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003dd2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003dd6:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dda:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003dde:	e840 3100 	strex	r1, r3, [r0]
 8003de2:	2900      	cmp	r1, #0
 8003de4:	d1f3      	bne.n	8003dce <USART2_IRQHandler+0x62>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003de6:	4b23      	ldr	r3, [pc, #140]	@ (8003e74 <USART2_IRQHandler+0x108>)
 8003de8:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003dea:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003dec:	06d2      	lsls	r2, r2, #27
 8003dee:	d540      	bpl.n	8003e72 <USART2_IRQHandler+0x106>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003df0:	06db      	lsls	r3, r3, #27
 8003df2:	d53e      	bpl.n	8003e72 <USART2_IRQHandler+0x106>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003df8:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003dfc:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003e00:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e04:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003e08:	e840 3100 	strex	r1, r3, [r0]
 8003e0c:	2900      	cmp	r1, #0
 8003e0e:	d1f3      	bne.n	8003df8 <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e10:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003e14:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003e18:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003e1c:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e20:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003e24:	e840 3100 	strex	r1, r3, [r0]
 8003e28:	2900      	cmp	r1, #0
 8003e2a:	d1f3      	bne.n	8003e14 <USART2_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003e30:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003e34:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003e38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3c:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003e40:	e840 3100 	strex	r1, r3, [r0]
 8003e44:	2900      	cmp	r1, #0
 8003e46:	d1f3      	bne.n	8003e30 <USART2_IRQHandler+0xc4>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003e48:	4b0a      	ldr	r3, [pc, #40]	@ (8003e74 <USART2_IRQHandler+0x108>)
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003e50:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003e54:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5c:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003e60:	e840 3100 	strex	r1, r3, [r0]
 8003e64:	2900      	cmp	r1, #0
 8003e66:	d1f3      	bne.n	8003e50 <USART2_IRQHandler+0xe4>
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 8003e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003e6c:	4803      	ldr	r0, [pc, #12]	@ (8003e7c <USART2_IRQHandler+0x110>)
 8003e6e:	f7fc becb 	b.w	8000c08 <ASPEP_HWDMAReset>
}
 8003e72:	bd10      	pop	{r4, pc}
 8003e74:	40004400 	.word	0x40004400
 8003e78:	40020000 	.word	0x40020000
 8003e7c:	200004c8 	.word	0x200004c8

08003e80 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003e80:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8003e82:	f7fe f89d 	bl	8001fc0 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 8003e86:	e7fe      	b.n	8003e86 <HardFault_Handler+0x6>

08003e88 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8003e88:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003e8a:	4c0a      	ldr	r4, [pc, #40]	@ (8003eb4 <SysTick_Handler+0x2c>)
 8003e8c:	7823      	ldrb	r3, [r4, #0]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d006      	beq.n	8003ea0 <SysTick_Handler+0x18>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8003e92:	3301      	adds	r3, #1
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8003e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003e9c:	f7fe b884 	b.w	8001fa8 <MC_RunMotorControlTasks>
    HAL_IncTick();
 8003ea0:	f000 f8e2 	bl	8004068 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003ea4:	f001 f814 	bl	8004ed0 <HAL_SYSTICK_IRQHandler>
 8003ea8:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8003eaa:	7023      	strb	r3, [r4, #0]
}
 8003eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003eb0:	f7fe b87a 	b.w	8001fa8 <MC_RunMotorControlTasks>
 8003eb4:	20000550 	.word	0x20000550

08003eb8 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8003eb8:	4b04      	ldr	r3, [pc, #16]	@ (8003ecc <EXTI15_10_IRQHandler+0x14>)
 8003eba:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC13.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if (  0U == LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13) )
 8003ebc:	0492      	lsls	r2, r2, #18
 8003ebe:	d400      	bmi.n	8003ec2 <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_13);
    ( void )UI_HandleStartStopButton_cb ();
  }

}
 8003ec0:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003ec2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ec6:	615a      	str	r2, [r3, #20]
    ( void )UI_HandleStartStopButton_cb ();
 8003ec8:	f7fe b88a 	b.w	8001fe0 <UI_HandleStartStopButton_cb>
 8003ecc:	40010400 	.word	0x40010400

08003ed0 <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 8003ed0:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003ed2:	2340      	movs	r3, #64	@ 0x40
{
 8003ed4:	b470      	push	{r4, r5, r6}
 8003ed6:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed8:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee0:	e842 3100 	strex	r1, r3, [r2]
 8003ee4:	2900      	cmp	r1, #0
 8003ee6:	d1f7      	bne.n	8003ed8 <UASPEP_INIT+0x8>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8003ee8:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eec:	e851 3f00 	ldrex	r3, [r1]
 8003ef0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef4:	e841 3400 	strex	r4, r3, [r1]
 8003ef8:	2c00      	cmp	r4, #0
 8003efa:	d1f7      	bne.n	8003eec <UASPEP_INIT+0x1c>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003efc:	6901      	ldr	r1, [r0, #16]
 8003efe:	4e17      	ldr	r6, [pc, #92]	@ (8003f5c <UASPEP_INIT+0x8c>)
 8003f00:	6883      	ldr	r3, [r0, #8]
 8003f02:	5c74      	ldrb	r4, [r6, r1]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003f04:	6845      	ldr	r5, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003f06:	4423      	add	r3, r4
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8003f08:	f102 0128 	add.w	r1, r2, #40	@ 0x28
 8003f0c:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003f0e:	68c3      	ldr	r3, [r0, #12]
 8003f10:	5cf1      	ldrb	r1, [r6, r3]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003f12:	2340      	movs	r3, #64	@ 0x40
 8003f14:	6213      	str	r3, [r2, #32]
 8003f16:	586b      	ldr	r3, [r5, r1]
 8003f18:	f043 0302 	orr.w	r3, r3, #2
 8003f1c:	506b      	str	r3, [r5, r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003f1e:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f22:	e851 3f00 	ldrex	r3, [r1]
 8003f26:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2a:	e841 3400 	strex	r4, r3, [r1]
 8003f2e:	2c00      	cmp	r4, #0
 8003f30:	d1f7      	bne.n	8003f22 <UASPEP_INIT+0x52>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003f32:	68c3      	ldr	r3, [r0, #12]
 8003f34:	5cf0      	ldrb	r0, [r6, r3]
 8003f36:	4405      	add	r5, r0
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8003f38:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003f3c:	2340      	movs	r3, #64	@ 0x40
 8003f3e:	60a9      	str	r1, [r5, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003f40:	f102 0108 	add.w	r1, r2, #8
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003f44:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f46:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4e:	e841 3200 	strex	r2, r3, [r1]
 8003f52:	2a00      	cmp	r2, #0
 8003f54:	d1f7      	bne.n	8003f46 <UASPEP_INIT+0x76>
}
 8003f56:	bc70      	pop	{r4, r5, r6}
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	08009750 	.word	0x08009750

08003f60 <UASPEP_SEND_PACKET>:
  }
#endif
}

bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 8003f60:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003f62:	6903      	ldr	r3, [r0, #16]
 8003f64:	4d0b      	ldr	r5, [pc, #44]	@ (8003f94 <UASPEP_SEND_PACKET+0x34>)
 8003f66:	6884      	ldr	r4, [r0, #8]
 8003f68:	5ceb      	ldrb	r3, [r5, r3]
 8003f6a:	58e5      	ldr	r5, [r4, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8003f6c:	07ed      	lsls	r5, r5, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003f6e:	eb04 0003 	add.w	r0, r4, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8003f72:	d40b      	bmi.n	8003f8c <UASPEP_SEND_PACKET+0x2c>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003f74:	60c1      	str	r1, [r0, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003f76:	6841      	ldr	r1, [r0, #4]
 8003f78:	0c09      	lsrs	r1, r1, #16
 8003f7a:	0409      	lsls	r1, r1, #16
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	6042      	str	r2, [r0, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003f80:	58e2      	ldr	r2, [r4, r3]
  {
    //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
    LL_DMA_SetMemoryAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)data);
    LL_DMA_SetDataLength(pHandle->txDMA, pHandle->txChannel, length);
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
 8003f82:	2001      	movs	r0, #1
 8003f84:	4302      	orrs	r2, r0
 8003f86:	50e2      	str	r2, [r4, r3]
  else
  {
    result = false;
  }
  return result;
}
 8003f88:	bc30      	pop	{r4, r5}
 8003f8a:	4770      	bx	lr
    result = false;
 8003f8c:	2000      	movs	r0, #0
}
 8003f8e:	bc30      	pop	{r4, r5}
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	08009750 	.word	0x08009750

08003f98 <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 8003f98:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003f9a:	68c3      	ldr	r3, [r0, #12]
 8003f9c:	4d0b      	ldr	r5, [pc, #44]	@ (8003fcc <UASPEP_RECEIVE_BUFFER+0x34>)
 8003f9e:	6844      	ldr	r4, [r0, #4]
 8003fa0:	5ce8      	ldrb	r0, [r5, r3]
 8003fa2:	5823      	ldr	r3, [r4, r0]
 8003fa4:	eb04 0c00 	add.w	ip, r4, r0
 8003fa8:	f023 0301 	bic.w	r3, r3, #1
 8003fac:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003fae:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003fb2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003fb6:	0c1b      	lsrs	r3, r3, #16
 8003fb8:	041b      	lsls	r3, r3, #16
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8cc 3004 	str.w	r3, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003fc0:	5823      	ldr	r3, [r4, r0]
 8003fc2:	f043 0301 	orr.w	r3, r3, #1
 8003fc6:	5023      	str	r3, [r4, r0]
  LL_DMA_DisableChannel(pHandle->rxDMA, pHandle->rxChannel);
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);
  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8003fc8:	bc30      	pop	{r4, r5}
 8003fca:	4770      	bx	lr
 8003fcc:	08009750 	.word	0x08009750

08003fd0 <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8003fd0:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8003fd2:	2310      	movs	r3, #16
 8003fd4:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd6:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003fda:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fde:	e842 3100 	strex	r1, r3, [r2]
 8003fe2:	2900      	cmp	r1, #0
 8003fe4:	d1f7      	bne.n	8003fd6 <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8003fe6:	4770      	bx	lr

08003fe8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fe8:	4a03      	ldr	r2, [pc, #12]	@ (8003ff8 <SystemInit+0x10>)
 8003fea:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003fee:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ff2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ff6:	4770      	bx	lr
 8003ff8:	e000ed00 	.word	0xe000ed00

08003ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ffc:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800403c <HAL_InitTick+0x40>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	b90b      	cbnz	r3, 8004008 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8004004:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8004006:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004008:	490d      	ldr	r1, [pc, #52]	@ (8004040 <HAL_InitTick+0x44>)
 800400a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800400e:	4605      	mov	r5, r0
 8004010:	fbb2 f3f3 	udiv	r3, r2, r3
 8004014:	6808      	ldr	r0, [r1, #0]
 8004016:	fbb0 f0f3 	udiv	r0, r0, r3
 800401a:	f000 ff3d 	bl	8004e98 <HAL_SYSTICK_Config>
 800401e:	4604      	mov	r4, r0
 8004020:	2800      	cmp	r0, #0
 8004022:	d1ef      	bne.n	8004004 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004024:	2d0f      	cmp	r5, #15
 8004026:	d8ed      	bhi.n	8004004 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004028:	4602      	mov	r2, r0
 800402a:	4629      	mov	r1, r5
 800402c:	f04f 30ff 	mov.w	r0, #4294967295
 8004030:	f000 fee8 	bl	8004e04 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004034:	4b03      	ldr	r3, [pc, #12]	@ (8004044 <HAL_InitTick+0x48>)
 8004036:	4620      	mov	r0, r4
 8004038:	601d      	str	r5, [r3, #0]
}
 800403a:	bd38      	pop	{r3, r4, r5, pc}
 800403c:	20000558 	.word	0x20000558
 8004040:	20000554 	.word	0x20000554
 8004044:	2000055c 	.word	0x2000055c

08004048 <HAL_Init>:
{
 8004048:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800404a:	2003      	movs	r0, #3
 800404c:	f000 fec8 	bl	8004de0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004050:	2004      	movs	r0, #4
 8004052:	f7ff ffd3 	bl	8003ffc <HAL_InitTick>
 8004056:	b110      	cbz	r0, 800405e <HAL_Init+0x16>
    status = HAL_ERROR;
 8004058:	2401      	movs	r4, #1
}
 800405a:	4620      	mov	r0, r4
 800405c:	bd10      	pop	{r4, pc}
 800405e:	4604      	mov	r4, r0
    HAL_MspInit();
 8004060:	f7ff fc4c 	bl	80038fc <HAL_MspInit>
}
 8004064:	4620      	mov	r0, r4
 8004066:	bd10      	pop	{r4, pc}

08004068 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004068:	4a03      	ldr	r2, [pc, #12]	@ (8004078 <HAL_IncTick+0x10>)
 800406a:	4904      	ldr	r1, [pc, #16]	@ (800407c <HAL_IncTick+0x14>)
 800406c:	6813      	ldr	r3, [r2, #0]
 800406e:	6809      	ldr	r1, [r1, #0]
 8004070:	440b      	add	r3, r1
 8004072:	6013      	str	r3, [r2, #0]
}
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	20001ab4 	.word	0x20001ab4
 800407c:	20000558 	.word	0x20000558

08004080 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004080:	4b01      	ldr	r3, [pc, #4]	@ (8004088 <HAL_GetTick+0x8>)
 8004082:	6818      	ldr	r0, [r3, #0]
}
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	20001ab4 	.word	0x20001ab4

0800408c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800408c:	b530      	push	{r4, r5, lr}
 800408e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004090:	2300      	movs	r3, #0
 8004092:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004094:	2800      	cmp	r0, #0
 8004096:	f000 808c 	beq.w	80041b2 <HAL_ADC_Init+0x126>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800409a:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 800409c:	4604      	mov	r4, r0
 800409e:	2d00      	cmp	r5, #0
 80040a0:	f000 808c 	beq.w	80041bc <HAL_ADC_Init+0x130>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80040a4:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040a6:	6893      	ldr	r3, [r2, #8]
 80040a8:	0098      	lsls	r0, r3, #2
 80040aa:	d505      	bpl.n	80040b8 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80040ac:	6893      	ldr	r3, [r2, #8]
 80040ae:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80040b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040b6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80040b8:	6893      	ldr	r3, [r2, #8]
 80040ba:	00d9      	lsls	r1, r3, #3
 80040bc:	d419      	bmi.n	80040f2 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040be:	4b6e      	ldr	r3, [pc, #440]	@ (8004278 <HAL_ADC_Init+0x1ec>)
 80040c0:	486e      	ldr	r0, [pc, #440]	@ (800427c <HAL_ADC_Init+0x1f0>)
 80040c2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80040c4:	6891      	ldr	r1, [r2, #8]
 80040c6:	099b      	lsrs	r3, r3, #6
 80040c8:	fba0 0303 	umull	r0, r3, r0, r3
 80040cc:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80040d0:	099b      	lsrs	r3, r3, #6
 80040d2:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80040d6:	3301      	adds	r3, #1
 80040d8:	005b      	lsls	r3, r3, #1
 80040da:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80040de:	6091      	str	r1, [r2, #8]
 80040e0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80040e2:	9b01      	ldr	r3, [sp, #4]
 80040e4:	b12b      	cbz	r3, 80040f2 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 80040e6:	9b01      	ldr	r3, [sp, #4]
 80040e8:	3b01      	subs	r3, #1
 80040ea:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80040ec:	9b01      	ldr	r3, [sp, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f9      	bne.n	80040e6 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80040f2:	6893      	ldr	r3, [r2, #8]
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	d45f      	bmi.n	80041b8 <HAL_ADC_Init+0x12c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040f8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80040fa:	f043 0310 	orr.w	r3, r3, #16
 80040fe:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004100:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004102:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004104:	4303      	orrs	r3, r0
 8004106:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004108:	6893      	ldr	r3, [r2, #8]
 800410a:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800410e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004110:	d14b      	bne.n	80041aa <HAL_ADC_Init+0x11e>
 8004112:	06dd      	lsls	r5, r3, #27
 8004114:	d449      	bmi.n	80041aa <HAL_ADC_Init+0x11e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004116:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004118:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800411c:	f043 0302 	orr.w	r3, r3, #2
 8004120:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004122:	6893      	ldr	r3, [r2, #8]
 8004124:	07d9      	lsls	r1, r3, #31
 8004126:	d409      	bmi.n	800413c <HAL_ADC_Init+0xb0>
 8004128:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f013 0f01 	tst.w	r3, #1
 8004132:	4b53      	ldr	r3, [pc, #332]	@ (8004280 <HAL_ADC_Init+0x1f4>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	d101      	bne.n	800413c <HAL_ADC_Init+0xb0>
 8004138:	07db      	lsls	r3, r3, #31
 800413a:	d576      	bpl.n	800422a <HAL_ADC_Init+0x19e>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 800413c:	68e5      	ldr	r5, [r4, #12]
 800413e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004140:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                hadc->Init.DataAlign                                                   |
 8004144:	432b      	orrs	r3, r5
 8004146:	68a5      	ldr	r5, [r4, #8]
 8004148:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800414a:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800414c:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 800414e:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004152:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004156:	d05b      	beq.n	8004210 <HAL_ADC_Init+0x184>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004158:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800415a:	b121      	cbz	r1, 8004166 <HAL_ADC_Init+0xda>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 800415c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800415e:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004162:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004164:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004166:	68d5      	ldr	r5, [r2, #12]
 8004168:	4946      	ldr	r1, [pc, #280]	@ (8004284 <HAL_ADC_Init+0x1f8>)
 800416a:	4029      	ands	r1, r5
 800416c:	4319      	orrs	r1, r3
 800416e:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004170:	6913      	ldr	r3, [r2, #16]
 8004172:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004174:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8004178:	430b      	orrs	r3, r1
 800417a:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800417c:	6891      	ldr	r1, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800417e:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004180:	f001 0104 	and.w	r1, r1, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004184:	f003 0308 	and.w	r3, r3, #8
 8004188:	430b      	orrs	r3, r1
 800418a:	d01d      	beq.n	80041c8 <HAL_ADC_Init+0x13c>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800418c:	6963      	ldr	r3, [r4, #20]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d043      	beq.n	800421a <HAL_ADC_Init+0x18e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004192:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004194:	f023 030f 	bic.w	r3, r3, #15
 8004198:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800419a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800419c:	f023 0303 	bic.w	r3, r3, #3
 80041a0:	f043 0301 	orr.w	r3, r3, #1
 80041a4:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80041a6:	b003      	add	sp, #12
 80041a8:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041aa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80041ac:	f043 0310 	orr.w	r3, r3, #16
 80041b0:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 80041b2:	2001      	movs	r0, #1
}
 80041b4:	b003      	add	sp, #12
 80041b6:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041b8:	2000      	movs	r0, #0
 80041ba:	e7a5      	b.n	8004108 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 80041bc:	f7ff fbbe 	bl	800393c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80041c0:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 80041c2:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 80041c6:	e76d      	b.n	80040a4 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041c8:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80041ca:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80041ce:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041d0:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80041d4:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041d6:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80041da:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041de:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 80041e0:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80041e2:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80041e4:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80041e6:	bb41      	cbnz	r1, 800423a <HAL_ADC_Init+0x1ae>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80041e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041ec:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80041ee:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80041f2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80041f6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041fa:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 80041fe:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8004202:	2b01      	cmp	r3, #1
 8004204:	d026      	beq.n	8004254 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004206:	6913      	ldr	r3, [r2, #16]
 8004208:	f023 0301 	bic.w	r3, r3, #1
 800420c:	6113      	str	r3, [r2, #16]
 800420e:	e7bd      	b.n	800418c <HAL_ADC_Init+0x100>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004210:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004212:	3901      	subs	r1, #1
 8004214:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004218:	e79e      	b.n	8004158 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800421a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800421c:	6a23      	ldr	r3, [r4, #32]
 800421e:	f021 010f 	bic.w	r1, r1, #15
 8004222:	3b01      	subs	r3, #1
 8004224:	430b      	orrs	r3, r1
 8004226:	6313      	str	r3, [r2, #48]	@ 0x30
 8004228:	e7b7      	b.n	800419a <HAL_ADC_Init+0x10e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800422a:	4917      	ldr	r1, [pc, #92]	@ (8004288 <HAL_ADC_Init+0x1fc>)
 800422c:	6865      	ldr	r5, [r4, #4]
 800422e:	688b      	ldr	r3, [r1, #8]
 8004230:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004234:	432b      	orrs	r3, r5
 8004236:	608b      	str	r3, [r1, #8]
}
 8004238:	e780      	b.n	800413c <HAL_ADC_Init+0xb0>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800423a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800423e:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004240:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004244:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800424c:	430b      	orrs	r3, r1
 800424e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004252:	e7d4      	b.n	80041fe <HAL_ADC_Init+0x172>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004254:	6911      	ldr	r1, [r2, #16]
 8004256:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004258:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800425a:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 800425e:	f021 0104 	bic.w	r1, r1, #4
 8004262:	432b      	orrs	r3, r5
 8004264:	430b      	orrs	r3, r1
 8004266:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8004268:	430b      	orrs	r3, r1
 800426a:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800426c:	430b      	orrs	r3, r1
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	6113      	str	r3, [r2, #16]
 8004274:	e78a      	b.n	800418c <HAL_ADC_Init+0x100>
 8004276:	bf00      	nop
 8004278:	20000554 	.word	0x20000554
 800427c:	053e2d63 	.word	0x053e2d63
 8004280:	50000100 	.word	0x50000100
 8004284:	fff04007 	.word	0xfff04007
 8004288:	50000300 	.word	0x50000300

0800428c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800428c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004290:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8004294:	b082      	sub	sp, #8
 8004296:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004298:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800429a:	f04f 0000 	mov.w	r0, #0
 800429e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80042a0:	f000 812b 	beq.w	80044fa <HAL_ADC_ConfigChannel+0x26e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80042a4:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80042a6:	2001      	movs	r0, #1
 80042a8:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042ac:	6894      	ldr	r4, [r2, #8]
 80042ae:	0764      	lsls	r4, r4, #29
 80042b0:	d44f      	bmi.n	8004352 <HAL_ADC_ConfigChannel+0xc6>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80042b2:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80042b4:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 80042b8:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80042bc:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 80042c0:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80042c2:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 80042c6:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80042ca:	f854 500e 	ldr.w	r5, [r4, lr]
 80042ce:	261f      	movs	r6, #31
 80042d0:	fa00 f00c 	lsl.w	r0, r0, ip
 80042d4:	fa06 fc0c 	lsl.w	ip, r6, ip
 80042d8:	ea25 0c0c 	bic.w	ip, r5, ip
 80042dc:	ea40 000c 	orr.w	r0, r0, ip
 80042e0:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042e4:	6890      	ldr	r0, [r2, #8]
 80042e6:	0747      	lsls	r7, r0, #29
 80042e8:	d53d      	bpl.n	8004366 <HAL_ADC_ConfigChannel+0xda>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042ea:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80042ec:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042ee:	6894      	ldr	r4, [r2, #8]
 80042f0:	07e5      	lsls	r5, r4, #31
 80042f2:	d40c      	bmi.n	800430e <HAL_ADC_ConfigChannel+0x82>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80042f4:	4dc0      	ldr	r5, [pc, #768]	@ (80045f8 <HAL_ADC_ConfigChannel+0x36c>)
 80042f6:	68ce      	ldr	r6, [r1, #12]
 80042f8:	42ae      	cmp	r6, r5
    SET_BIT(ADCx->DIFSEL,
 80042fa:	f3c0 0412 	ubfx	r4, r0, #0, #19
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80042fe:	f000 80a7 	beq.w	8004450 <HAL_ADC_ConfigChannel+0x1c4>
    CLEAR_BIT(ADCx->DIFSEL,
 8004302:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8004306:	ea21 0104 	bic.w	r1, r1, r4
 800430a:	f8c2 10b0 	str.w	r1, [r2, #176]	@ 0xb0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800430e:	49bb      	ldr	r1, [pc, #748]	@ (80045fc <HAL_ADC_ConfigChannel+0x370>)
 8004310:	4208      	tst	r0, r1
 8004312:	d01c      	beq.n	800434e <HAL_ADC_ConfigChannel+0xc2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004314:	4cba      	ldr	r4, [pc, #744]	@ (8004600 <HAL_ADC_ConfigChannel+0x374>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004316:	4dbb      	ldr	r5, [pc, #748]	@ (8004604 <HAL_ADC_ConfigChannel+0x378>)
 8004318:	68a1      	ldr	r1, [r4, #8]
 800431a:	42a8      	cmp	r0, r5
 800431c:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8004320:	d073      	beq.n	800440a <HAL_ADC_ConfigChannel+0x17e>
 8004322:	4db9      	ldr	r5, [pc, #740]	@ (8004608 <HAL_ADC_ConfigChannel+0x37c>)
 8004324:	42a8      	cmp	r0, r5
 8004326:	d070      	beq.n	800440a <HAL_ADC_ConfigChannel+0x17e>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004328:	4db8      	ldr	r5, [pc, #736]	@ (800460c <HAL_ADC_ConfigChannel+0x380>)
 800432a:	42a8      	cmp	r0, r5
 800432c:	f000 80e9 	beq.w	8004502 <HAL_ADC_ConfigChannel+0x276>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004330:	4db7      	ldr	r5, [pc, #732]	@ (8004610 <HAL_ADC_ConfigChannel+0x384>)
 8004332:	42a8      	cmp	r0, r5
 8004334:	d10b      	bne.n	800434e <HAL_ADC_ConfigChannel+0xc2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004336:	0249      	lsls	r1, r1, #9
 8004338:	d409      	bmi.n	800434e <HAL_ADC_ConfigChannel+0xc2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800433a:	49b6      	ldr	r1, [pc, #728]	@ (8004614 <HAL_ADC_ConfigChannel+0x388>)
 800433c:	428a      	cmp	r2, r1
 800433e:	d006      	beq.n	800434e <HAL_ADC_ConfigChannel+0xc2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004340:	68a2      	ldr	r2, [r4, #8]
 8004342:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004346:	4332      	orrs	r2, r6
 8004348:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800434c:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800434e:	2000      	movs	r0, #0
 8004350:	e003      	b.n	800435a <HAL_ADC_ConfigChannel+0xce>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004352:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004354:	f042 0220 	orr.w	r2, r2, #32
 8004358:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004360:	b002      	add	sp, #8
 8004362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004366:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004368:	6808      	ldr	r0, [r1, #0]
 800436a:	0726      	lsls	r6, r4, #28
 800436c:	d4bf      	bmi.n	80042ee <HAL_ADC_ConfigChannel+0x62>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800436e:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8004370:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8004374:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004376:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8004378:	40b4      	lsls	r4, r6
 800437a:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800437e:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8004382:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004386:	f102 0714 	add.w	r7, r2, #20
 800438a:	f000 8105 	beq.w	8004598 <HAL_ADC_ConfigChannel+0x30c>
  MODIFY_REG(*preg,
 800438e:	40b5      	lsls	r5, r6
 8004390:	583e      	ldr	r6, [r7, r0]
 8004392:	4034      	ands	r4, r6
 8004394:	432c      	orrs	r4, r5
 8004396:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004398:	6950      	ldr	r0, [r2, #20]
 800439a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800439e:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80043a0:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80043a4:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80043a6:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80043a8:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043aa:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80043ae:	4684      	mov	ip, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80043b0:	f000 80ca 	beq.w	8004548 <HAL_ADC_ConfigChannel+0x2bc>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80043b4:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80043b8:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 80043ba:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 80043be:	40b5      	lsls	r5, r6
 80043c0:	4e95      	ldr	r6, [pc, #596]	@ (8004618 <HAL_ADC_ConfigChannel+0x38c>)
 80043c2:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80043c6:	ea0c 0606 	and.w	r6, ip, r6
 80043ca:	4306      	orrs	r6, r0
 80043cc:	4335      	orrs	r5, r6
 80043ce:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 80043d2:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043d6:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80043d8:	698e      	ldr	r6, [r1, #24]
 80043da:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80043de:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 80043e2:	4330      	orrs	r0, r6
 80043e4:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043e8:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80043ea:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 80043ec:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80043f0:	f1a5 0501 	sub.w	r5, r5, #1
 80043f4:	fab5 f585 	clz	r5, r5
 80043f8:	096d      	lsrs	r5, r5, #5
 80043fa:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 80043fe:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8004402:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004406:	6808      	ldr	r0, [r1, #0]
}
 8004408:	e771      	b.n	80042ee <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800440a:	020c      	lsls	r4, r1, #8
 800440c:	d49f      	bmi.n	800434e <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800440e:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004412:	d19c      	bne.n	800434e <HAL_ADC_ConfigChannel+0xc2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004414:	497a      	ldr	r1, [pc, #488]	@ (8004600 <HAL_ADC_ConfigChannel+0x374>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004416:	4881      	ldr	r0, [pc, #516]	@ (800461c <HAL_ADC_ConfigChannel+0x390>)
 8004418:	688a      	ldr	r2, [r1, #8]
 800441a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800441e:	4332      	orrs	r2, r6
 8004420:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8004424:	608a      	str	r2, [r1, #8]
 8004426:	6802      	ldr	r2, [r0, #0]
 8004428:	497d      	ldr	r1, [pc, #500]	@ (8004620 <HAL_ADC_ConfigChannel+0x394>)
 800442a:	0992      	lsrs	r2, r2, #6
 800442c:	fba1 1202 	umull	r1, r2, r1, r2
 8004430:	0992      	lsrs	r2, r2, #6
 8004432:	3201      	adds	r2, #1
 8004434:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004438:	0092      	lsls	r2, r2, #2
 800443a:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800443c:	9a01      	ldr	r2, [sp, #4]
 800443e:	2a00      	cmp	r2, #0
 8004440:	d085      	beq.n	800434e <HAL_ADC_ConfigChannel+0xc2>
            wait_loop_index--;
 8004442:	9a01      	ldr	r2, [sp, #4]
 8004444:	3a01      	subs	r2, #1
 8004446:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004448:	9a01      	ldr	r2, [sp, #4]
 800444a:	2a00      	cmp	r2, #0
 800444c:	d1f9      	bne.n	8004442 <HAL_ADC_ConfigChannel+0x1b6>
 800444e:	e77e      	b.n	800434e <HAL_ADC_ConfigChannel+0xc2>
    SET_BIT(ADCx->DIFSEL,
 8004450:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8004454:	4325      	orrs	r5, r4
 8004456:	f8c2 50b0 	str.w	r5, [r2, #176]	@ 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800445a:	2c00      	cmp	r4, #0
 800445c:	d060      	beq.n	8004520 <HAL_ADC_ConfigChannel+0x294>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800445e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004462:	2c00      	cmp	r4, #0
 8004464:	f000 80a0 	beq.w	80045a8 <HAL_ADC_ConfigChannel+0x31c>
  return __builtin_clz(value);
 8004468:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800446c:	3401      	adds	r4, #1
 800446e:	f004 041f 	and.w	r4, r4, #31
 8004472:	2c09      	cmp	r4, #9
 8004474:	f240 8098 	bls.w	80045a8 <HAL_ADC_ConfigChannel+0x31c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004478:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800447c:	2c00      	cmp	r4, #0
 800447e:	f000 8147 	beq.w	8004710 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 8004482:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004486:	3401      	adds	r4, #1
 8004488:	06a4      	lsls	r4, r4, #26
 800448a:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004492:	2d00      	cmp	r5, #0
 8004494:	f000 8141 	beq.w	800471a <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 8004498:	fab5 f585 	clz	r5, r5
 800449c:	3501      	adds	r5, #1
 800449e:	f005 051f 	and.w	r5, r5, #31
 80044a2:	2601      	movs	r6, #1
 80044a4:	fa06 f505 	lsl.w	r5, r6, r5
 80044a8:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044aa:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80044ae:	2800      	cmp	r0, #0
 80044b0:	f000 8131 	beq.w	8004716 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 80044b4:	fab0 f080 	clz	r0, r0
 80044b8:	1c45      	adds	r5, r0, #1
 80044ba:	f005 051f 	and.w	r5, r5, #31
 80044be:	2003      	movs	r0, #3
 80044c0:	f06f 061d 	mvn.w	r6, #29
 80044c4:	fb10 6005 	smlabb	r0, r0, r5, r6
 80044c8:	0500      	lsls	r0, r0, #20
 80044ca:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044ce:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80044d0:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80044d2:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80044d4:	f005 0504 	and.w	r5, r5, #4
 80044d8:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80044dc:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80044e0:	fa04 f700 	lsl.w	r7, r4, r0
 80044e4:	f04f 0c07 	mov.w	ip, #7
 80044e8:	5974      	ldr	r4, [r6, r5]
 80044ea:	fa0c f000 	lsl.w	r0, ip, r0
 80044ee:	ea24 0000 	bic.w	r0, r4, r0
 80044f2:	4338      	orrs	r0, r7
 80044f4:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80044f6:	6808      	ldr	r0, [r1, #0]
}
 80044f8:	e709      	b.n	800430e <HAL_ADC_ConfigChannel+0x82>
  __HAL_LOCK(hadc);
 80044fa:	2002      	movs	r0, #2
}
 80044fc:	b002      	add	sp, #8
 80044fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004502:	01c8      	lsls	r0, r1, #7
 8004504:	f53f af23 	bmi.w	800434e <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004508:	4942      	ldr	r1, [pc, #264]	@ (8004614 <HAL_ADC_ConfigChannel+0x388>)
 800450a:	428a      	cmp	r2, r1
 800450c:	f43f af1f 	beq.w	800434e <HAL_ADC_ConfigChannel+0xc2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004510:	68a2      	ldr	r2, [r4, #8]
 8004512:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004516:	4332      	orrs	r2, r6
 8004518:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800451c:	60a2      	str	r2, [r4, #8]
}
 800451e:	e716      	b.n	800434e <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004520:	0e80      	lsrs	r0, r0, #26
 8004522:	3001      	adds	r0, #1
 8004524:	f000 061f 	and.w	r6, r0, #31
 8004528:	0680      	lsls	r0, r0, #26
 800452a:	f000 45f8 	and.w	r5, r0, #2080374784	@ 0x7c000000
 800452e:	2001      	movs	r0, #1
 8004530:	40b0      	lsls	r0, r6
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004532:	2e09      	cmp	r6, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004534:	ea45 0400 	orr.w	r4, r5, r0
 8004538:	eb06 0046 	add.w	r0, r6, r6, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800453c:	d959      	bls.n	80045f2 <HAL_ADC_ConfigChannel+0x366>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800453e:	381e      	subs	r0, #30
 8004540:	0500      	lsls	r0, r0, #20
 8004542:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004546:	e7c2      	b.n	80044ce <HAL_ADC_ConfigChannel+0x242>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004548:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 800454a:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800454c:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004550:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004554:	2e00      	cmp	r6, #0
 8004556:	d165      	bne.n	8004624 <HAL_ADC_ConfigChannel+0x398>
 8004558:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800455c:	4285      	cmp	r5, r0
 800455e:	f000 80a7 	beq.w	80046b0 <HAL_ADC_ConfigChannel+0x424>
 8004562:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004564:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004566:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800456a:	4285      	cmp	r5, r0
 800456c:	f000 808b 	beq.w	8004686 <HAL_ADC_ConfigChannel+0x3fa>
 8004570:	68a5      	ldr	r5, [r4, #8]
 8004572:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004574:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004578:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800457c:	4285      	cmp	r5, r0
 800457e:	f000 80a9 	beq.w	80046d4 <HAL_ADC_ConfigChannel+0x448>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004582:	68e5      	ldr	r5, [r4, #12]
 8004584:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004586:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800458a:	f3c5 6484 	ubfx	r4, r5, #26, #5
 800458e:	42a0      	cmp	r0, r4
 8004590:	f000 80b5 	beq.w	80046fe <HAL_ADC_ConfigChannel+0x472>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004594:	4660      	mov	r0, ip
 8004596:	e6aa      	b.n	80042ee <HAL_ADC_ConfigChannel+0x62>
  MODIFY_REG(*preg,
 8004598:	583d      	ldr	r5, [r7, r0]
 800459a:	402c      	ands	r4, r5
 800459c:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800459e:	6950      	ldr	r0, [r2, #20]
 80045a0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80045a4:	6150      	str	r0, [r2, #20]
}
 80045a6:	e6fb      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x114>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a8:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80045ac:	2c00      	cmp	r4, #0
 80045ae:	f000 80b8 	beq.w	8004722 <HAL_ADC_ConfigChannel+0x496>
  return __builtin_clz(value);
 80045b2:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045b6:	3401      	adds	r4, #1
 80045b8:	06a4      	lsls	r4, r4, #26
 80045ba:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045be:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80045c2:	2d00      	cmp	r5, #0
 80045c4:	f000 80ab 	beq.w	800471e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80045c8:	fab5 f585 	clz	r5, r5
 80045cc:	3501      	adds	r5, #1
 80045ce:	f005 051f 	and.w	r5, r5, #31
 80045d2:	2601      	movs	r6, #1
 80045d4:	fa06 f505 	lsl.w	r5, r6, r5
 80045d8:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045da:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80045de:	2800      	cmp	r0, #0
 80045e0:	f000 8093 	beq.w	800470a <HAL_ADC_ConfigChannel+0x47e>
  return __builtin_clz(value);
 80045e4:	fab0 f080 	clz	r0, r0
 80045e8:	3001      	adds	r0, #1
 80045ea:	f000 001f 	and.w	r0, r0, #31
 80045ee:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80045f2:	0500      	lsls	r0, r0, #20
 80045f4:	e76b      	b.n	80044ce <HAL_ADC_ConfigChannel+0x242>
 80045f6:	bf00      	nop
 80045f8:	407f0000 	.word	0x407f0000
 80045fc:	80080000 	.word	0x80080000
 8004600:	50000300 	.word	0x50000300
 8004604:	c3210000 	.word	0xc3210000
 8004608:	90c00010 	.word	0x90c00010
 800460c:	c7520000 	.word	0xc7520000
 8004610:	cb840000 	.word	0xcb840000
 8004614:	50000100 	.word	0x50000100
 8004618:	03fff000 	.word	0x03fff000
 800461c:	20000554 	.word	0x20000554
 8004620:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004624:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8004628:	b11e      	cbz	r6, 8004632 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 800462a:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800462e:	42b5      	cmp	r5, r6
 8004630:	d03e      	beq.n	80046b0 <HAL_ADC_ConfigChannel+0x424>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004632:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004634:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004636:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800463a:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800463e:	f104 0708 	add.w	r7, r4, #8
 8004642:	46be      	mov	lr, r7
  if (value == 0U)
 8004644:	b11e      	cbz	r6, 800464e <HAL_ADC_ConfigChannel+0x3c2>
  return __builtin_clz(value);
 8004646:	fab6 f686 	clz	r6, r6
 800464a:	42ae      	cmp	r6, r5
 800464c:	d01d      	beq.n	800468a <HAL_ADC_ConfigChannel+0x3fe>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800464e:	68a5      	ldr	r5, [r4, #8]
 8004650:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004652:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004656:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800465a:	f104 060c 	add.w	r6, r4, #12
 800465e:	46b0      	mov	r8, r6
  if (value == 0U)
 8004660:	f1be 0f00 	cmp.w	lr, #0
 8004664:	d003      	beq.n	800466e <HAL_ADC_ConfigChannel+0x3e2>
  return __builtin_clz(value);
 8004666:	fabe fe8e 	clz	lr, lr
 800466a:	45ae      	cmp	lr, r5
 800466c:	d034      	beq.n	80046d8 <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800466e:	68e5      	ldr	r5, [r4, #12]
 8004670:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004672:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004676:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 800467a:	2d00      	cmp	r5, #0
 800467c:	f43f ae37 	beq.w	80042ee <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8004680:	fab5 f085 	clz	r0, r5
 8004684:	e783      	b.n	800458e <HAL_ADC_ConfigChannel+0x302>
 8004686:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 800468a:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800468c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004690:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004692:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004696:	68a0      	ldr	r0, [r4, #8]
 8004698:	68a5      	ldr	r5, [r4, #8]
 800469a:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800469e:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80046a0:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046a4:	4660      	mov	r0, ip
 80046a6:	2e00      	cmp	r6, #0
 80046a8:	d1d5      	bne.n	8004656 <HAL_ADC_ConfigChannel+0x3ca>
 80046aa:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80046ae:	e765      	b.n	800457c <HAL_ADC_ConfigChannel+0x2f0>
  MODIFY_REG(*preg,
 80046b0:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 80046b2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80046b6:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046b8:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80046bc:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80046be:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80046c0:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80046c4:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046c8:	4660      	mov	r0, ip
 80046ca:	2e00      	cmp	r6, #0
 80046cc:	d1b5      	bne.n	800463a <HAL_ADC_ConfigChannel+0x3ae>
 80046ce:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80046d2:	e74a      	b.n	800456a <HAL_ADC_ConfigChannel+0x2de>
 80046d4:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 80046d8:	6838      	ldr	r0, [r7, #0]
 80046da:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80046de:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046e0:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80046e4:	68e0      	ldr	r0, [r4, #12]
 80046e6:	68e4      	ldr	r4, [r4, #12]
 80046e8:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046ec:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80046ee:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046f2:	4660      	mov	r0, ip
 80046f4:	2d00      	cmp	r5, #0
 80046f6:	d1be      	bne.n	8004676 <HAL_ADC_ConfigChannel+0x3ea>
 80046f8:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80046fc:	e747      	b.n	800458e <HAL_ADC_ConfigChannel+0x302>
  MODIFY_REG(*preg,
 80046fe:	6830      	ldr	r0, [r6, #0]
 8004700:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004704:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004706:	6808      	ldr	r0, [r1, #0]
}
 8004708:	e5f1      	b.n	80042ee <HAL_ADC_ConfigChannel+0x62>
 800470a:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 800470e:	e6de      	b.n	80044ce <HAL_ADC_ConfigChannel+0x242>
 8004710:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004714:	e6bb      	b.n	800448e <HAL_ADC_ConfigChannel+0x202>
 8004716:	4804      	ldr	r0, [pc, #16]	@ (8004728 <HAL_ADC_ConfigChannel+0x49c>)
 8004718:	e6d9      	b.n	80044ce <HAL_ADC_ConfigChannel+0x242>
 800471a:	2502      	movs	r5, #2
 800471c:	e6c4      	b.n	80044a8 <HAL_ADC_ConfigChannel+0x21c>
 800471e:	2502      	movs	r5, #2
 8004720:	e75a      	b.n	80045d8 <HAL_ADC_ConfigChannel+0x34c>
 8004722:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004726:	e74a      	b.n	80045be <HAL_ADC_ConfigChannel+0x332>
 8004728:	fe500000 	.word	0xfe500000

0800472c <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 800472c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004730:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8004734:	4602      	mov	r2, r0
 8004736:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8004738:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 800473a:	2b01      	cmp	r3, #1
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800473c:	6955      	ldr	r5, [r2, #20]
  __IO uint32_t wait_loop_index = 0;
 800473e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004740:	f000 8170 	beq.w	8004a24 <HAL_ADCEx_InjectedConfigChannel+0x2f8>
 8004744:	2301      	movs	r3, #1
 8004746:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800474a:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800474e:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004750:	2d00      	cmp	r5, #0
 8004752:	d06a      	beq.n	800482a <HAL_ADCEx_InjectedConfigChannel+0xfe>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8004754:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004756:	2d01      	cmp	r5, #1
 8004758:	d067      	beq.n	800482a <HAL_ADCEx_InjectedConfigChannel+0xfe>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800475a:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800475c:	f000 001f 	and.w	r0, r0, #31
 8004760:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8004764:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004766:	2f00      	cmp	r7, #0
 8004768:	f040 8112 	bne.w	8004990 <HAL_ADCEx_InjectedConfigChannel+0x264>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800476c:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 800476e:	3d01      	subs	r5, #1
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004770:	2800      	cmp	r0, #0
 8004772:	f000 8211 	beq.w	8004b98 <HAL_ADCEx_InjectedConfigChannel+0x46c>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004776:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004778:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 800477c:	4328      	orrs	r0, r5
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 800477e:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004780:	4330      	orrs	r0, r6
 8004782:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004786:	6898      	ldr	r0, [r3, #8]
 8004788:	0700      	lsls	r0, r0, #28
 800478a:	d410      	bmi.n	80047ae <HAL_ADCEx_InjectedConfigChannel+0x82>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800478c:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004790:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 8004794:	0540      	lsls	r0, r0, #21
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004796:	2d00      	cmp	r5, #0
 8004798:	f040 80ef 	bne.w	800497a <HAL_ADCEx_InjectedConfigChannel+0x24e>
      MODIFY_REG(hadc->Instance->CFGR,
 800479c:	68dd      	ldr	r5, [r3, #12]
 800479e:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 80047a2:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 80047a6:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 80047aa:	4328      	orrs	r0, r5
 80047ac:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80047ae:	6898      	ldr	r0, [r3, #8]
 80047b0:	f010 0004 	ands.w	r0, r0, #4
 80047b4:	d04f      	beq.n	8004856 <HAL_ADCEx_InjectedConfigChannel+0x12a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80047b6:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047b8:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80047ba:	689d      	ldr	r5, [r3, #8]
 80047bc:	07ee      	lsls	r6, r5, #31
 80047be:	d40c      	bmi.n	80047da <HAL_ADCEx_InjectedConfigChannel+0xae>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80047c0:	4ea2      	ldr	r6, [pc, #648]	@ (8004a4c <HAL_ADCEx_InjectedConfigChannel+0x320>)
 80047c2:	68cf      	ldr	r7, [r1, #12]
 80047c4:	42b7      	cmp	r7, r6
    SET_BIT(ADCx->DIFSEL,
 80047c6:	f3c4 0512 	ubfx	r5, r4, #0, #19
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80047ca:	f000 80fc 	beq.w	80049c6 <HAL_ADCEx_InjectedConfigChannel+0x29a>
    CLEAR_BIT(ADCx->DIFSEL,
 80047ce:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80047d2:	ea21 0105 	bic.w	r1, r1, r5
 80047d6:	f8c3 10b0 	str.w	r1, [r3, #176]	@ 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80047da:	499d      	ldr	r1, [pc, #628]	@ (8004a50 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 80047dc:	420c      	tst	r4, r1
 80047de:	d01e      	beq.n	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80047e0:	4e9c      	ldr	r6, [pc, #624]	@ (8004a54 <HAL_ADCEx_InjectedConfigChannel+0x328>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80047e2:	4d9d      	ldr	r5, [pc, #628]	@ (8004a58 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80047e4:	68b1      	ldr	r1, [r6, #8]
 80047e6:	42ac      	cmp	r4, r5
 80047e8:	f001 77e0 	and.w	r7, r1, #29360128	@ 0x1c00000
 80047ec:	f000 809f 	beq.w	800492e <HAL_ADCEx_InjectedConfigChannel+0x202>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80047f0:	4d9a      	ldr	r5, [pc, #616]	@ (8004a5c <HAL_ADCEx_InjectedConfigChannel+0x330>)
 80047f2:	42ac      	cmp	r4, r5
 80047f4:	f000 809b 	beq.w	800492e <HAL_ADCEx_InjectedConfigChannel+0x202>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80047f8:	4d99      	ldr	r5, [pc, #612]	@ (8004a60 <HAL_ADCEx_InjectedConfigChannel+0x334>)
 80047fa:	42ac      	cmp	r4, r5
 80047fc:	f000 8116 	beq.w	8004a2c <HAL_ADCEx_InjectedConfigChannel+0x300>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004800:	4d98      	ldr	r5, [pc, #608]	@ (8004a64 <HAL_ADCEx_InjectedConfigChannel+0x338>)
 8004802:	42ac      	cmp	r4, r5
 8004804:	d10b      	bne.n	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004806:	0249      	lsls	r1, r1, #9
 8004808:	d409      	bmi.n	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800480a:	4997      	ldr	r1, [pc, #604]	@ (8004a68 <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 800480c:	428b      	cmp	r3, r1
 800480e:	d006      	beq.n	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004810:	68b3      	ldr	r3, [r6, #8]
 8004812:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004816:	433b      	orrs	r3, r7
 8004818:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800481c:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800481e:	2300      	movs	r3, #0
 8004820:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004824:	b003      	add	sp, #12
 8004826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800482a:	2809      	cmp	r0, #9
 800482c:	d1ab      	bne.n	8004786 <HAL_ADCEx_InjectedConfigChannel+0x5a>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800482e:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004830:	0c65      	lsrs	r5, r4, #17
 8004832:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004836:	b120      	cbz	r0, 8004842 <HAL_ADCEx_InjectedConfigChannel+0x116>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004838:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800483a:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800483e:	4330      	orrs	r0, r6
 8004840:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8004842:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004844:	4e89      	ldr	r6, [pc, #548]	@ (8004a6c <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004846:	4030      	ands	r0, r6
 8004848:	4328      	orrs	r0, r5
 800484a:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800484c:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800484e:	6655      	str	r5, [r2, #100]	@ 0x64
 8004850:	0700      	lsls	r0, r0, #28
 8004852:	d4ac      	bmi.n	80047ae <HAL_ADCEx_InjectedConfigChannel+0x82>
 8004854:	e79a      	b.n	800478c <HAL_ADCEx_InjectedConfigChannel+0x60>
 8004856:	689d      	ldr	r5, [r3, #8]
 8004858:	072f      	lsls	r7, r5, #28
 800485a:	d4ae      	bmi.n	80047ba <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800485c:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 800485e:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004862:	2d00      	cmp	r5, #0
 8004864:	f040 80a6 	bne.w	80049b4 <HAL_ADCEx_InjectedConfigChannel+0x288>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004868:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800486a:	68d8      	ldr	r0, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800486c:	f000 8196 	beq.w	8004b9c <HAL_ADCEx_InjectedConfigChannel+0x470>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004870:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8004874:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004876:	2000      	movs	r0, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8004878:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 800487c:	2d01      	cmp	r5, #1
 800487e:	f000 8180 	beq.w	8004b82 <HAL_ADCEx_InjectedConfigChannel+0x456>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004882:	691d      	ldr	r5, [r3, #16]
 8004884:	f025 0502 	bic.w	r5, r5, #2
 8004888:	611d      	str	r5, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800488a:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 800488c:	f3c4 5704 	ubfx	r7, r4, #20, #5
 8004890:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004892:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 8004894:	40bd      	lsls	r5, r7
 8004896:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800489a:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 800489e:	ea6f 0505 	mvn.w	r5, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80048a2:	f103 0c14 	add.w	ip, r3, #20
 80048a6:	f000 8162 	beq.w	8004b6e <HAL_ADCEx_InjectedConfigChannel+0x442>
  MODIFY_REG(*preg,
 80048aa:	40be      	lsls	r6, r7
 80048ac:	f85c 7004 	ldr.w	r7, [ip, r4]
 80048b0:	403d      	ands	r5, r7
 80048b2:	4335      	orrs	r5, r6
 80048b4:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80048b8:	695c      	ldr	r4, [r3, #20]
 80048ba:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80048be:	615c      	str	r4, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80048c0:	f8d1 c010 	ldr.w	ip, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 80048c4:	680c      	ldr	r4, [r1, #0]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80048c6:	694e      	ldr	r6, [r1, #20]
 80048c8:	68df      	ldr	r7, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80048ca:	f1bc 0f04 	cmp.w	ip, #4
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 80048ce:	46a6      	mov	lr, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048d0:	f103 0560 	add.w	r5, r3, #96	@ 0x60
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80048d4:	f000 810b 	beq.w	8004aee <HAL_ADCEx_InjectedConfigChannel+0x3c2>
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80048d8:	f3c7 07c1 	ubfx	r7, r7, #3, #2
 80048dc:	007f      	lsls	r7, r7, #1
  MODIFY_REG(*preg,
 80048de:	f855 e02c 	ldr.w	lr, [r5, ip, lsl #2]
 80048e2:	40be      	lsls	r6, r7
 80048e4:	4f62      	ldr	r7, [pc, #392]	@ (8004a70 <HAL_ADCEx_InjectedConfigChannel+0x344>)
 80048e6:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 80048ea:	ea0e 0707 	and.w	r7, lr, r7
 80048ee:	4327      	orrs	r7, r4
 80048f0:	433e      	orrs	r6, r7
 80048f2:	f046 4600 	orr.w	r6, r6, #2147483648	@ 0x80000000
 80048f6:	f845 602c 	str.w	r6, [r5, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048fa:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 80048fc:	698e      	ldr	r6, [r1, #24]
 80048fe:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004902:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8004906:	4334      	orrs	r4, r6
 8004908:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800490c:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 800490e:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8004910:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004914:	f1a6 0601 	sub.w	r6, r6, #1
 8004918:	fab6 f686 	clz	r6, r6
 800491c:	0976      	lsrs	r6, r6, #5
 800491e:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 8004922:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8004926:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 800492a:	680c      	ldr	r4, [r1, #0]
}
 800492c:	e745      	b.n	80047ba <HAL_ADCEx_InjectedConfigChannel+0x8e>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800492e:	020d      	lsls	r5, r1, #8
 8004930:	f53f af75 	bmi.w	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004934:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004938:	f47f af71 	bne.w	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800493c:	4945      	ldr	r1, [pc, #276]	@ (8004a54 <HAL_ADCEx_InjectedConfigChannel+0x328>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800493e:	4c4d      	ldr	r4, [pc, #308]	@ (8004a74 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004940:	688b      	ldr	r3, [r1, #8]
 8004942:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004946:	433b      	orrs	r3, r7
 8004948:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800494c:	608b      	str	r3, [r1, #8]
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	4949      	ldr	r1, [pc, #292]	@ (8004a78 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8004952:	099b      	lsrs	r3, r3, #6
 8004954:	fba1 1303 	umull	r1, r3, r1, r3
 8004958:	099b      	lsrs	r3, r3, #6
 800495a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	3318      	adds	r3, #24
 8004962:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004964:	9b01      	ldr	r3, [sp, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	f43f af59 	beq.w	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
          wait_loop_index--;
 800496c:	9b01      	ldr	r3, [sp, #4]
 800496e:	3b01      	subs	r3, #1
 8004970:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004972:	9b01      	ldr	r3, [sp, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1f9      	bne.n	800496c <HAL_ADCEx_InjectedConfigChannel+0x240>
 8004978:	e751      	b.n	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->CFGR,
 800497a:	68dd      	ldr	r5, [r3, #12]
 800497c:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004980:	4328      	orrs	r0, r5
 8004982:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004984:	6898      	ldr	r0, [r3, #8]
 8004986:	f010 0004 	ands.w	r0, r0, #4
 800498a:	f43f af64 	beq.w	8004856 <HAL_ADCEx_InjectedConfigChannel+0x12a>
 800498e:	e712      	b.n	80047b6 <HAL_ADCEx_InjectedConfigChannel+0x8a>
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004990:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 8004992:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004994:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 8004996:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004998:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800499a:	2f00      	cmp	r7, #0
 800499c:	f47f aef3 	bne.w	8004786 <HAL_ADCEx_InjectedConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80049a0:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80049a2:	4e32      	ldr	r6, [pc, #200]	@ (8004a6c <HAL_ADCEx_InjectedConfigChannel+0x340>)
 80049a4:	4030      	ands	r0, r6
 80049a6:	4328      	orrs	r0, r5
 80049a8:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80049aa:	6898      	ldr	r0, [r3, #8]
 80049ac:	0700      	lsls	r0, r0, #28
 80049ae:	f53f aefe 	bmi.w	80047ae <HAL_ADCEx_InjectedConfigChannel+0x82>
 80049b2:	e6eb      	b.n	800478c <HAL_ADCEx_InjectedConfigChannel+0x60>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80049b4:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 80049b6:	2d00      	cmp	r5, #0
 80049b8:	f43f af56 	beq.w	8004868 <HAL_ADCEx_InjectedConfigChannel+0x13c>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80049bc:	2801      	cmp	r0, #1
 80049be:	f000 810f 	beq.w	8004be0 <HAL_ADCEx_InjectedConfigChannel+0x4b4>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80049c2:	68d8      	ldr	r0, [r3, #12]
 80049c4:	e754      	b.n	8004870 <HAL_ADCEx_InjectedConfigChannel+0x144>
    SET_BIT(ADCx->DIFSEL,
 80049c6:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 80049ca:	432e      	orrs	r6, r5
 80049cc:	f8c3 60b0 	str.w	r6, [r3, #176]	@ 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80049d0:	2d00      	cmp	r5, #0
 80049d2:	d153      	bne.n	8004a7c <HAL_ADCEx_InjectedConfigChannel+0x350>
 80049d4:	0ea4      	lsrs	r4, r4, #26
 80049d6:	3401      	adds	r4, #1
 80049d8:	f004 061f 	and.w	r6, r4, #31
 80049dc:	2501      	movs	r5, #1
 80049de:	06a4      	lsls	r4, r4, #26
 80049e0:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 80049e4:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049e6:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80049e8:	ea45 0504 	orr.w	r5, r5, r4
 80049ec:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049f0:	f200 80f1 	bhi.w	8004bd6 <HAL_ADCEx_InjectedConfigChannel+0x4aa>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80049f4:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049f6:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80049f8:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 80049fa:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80049fc:	f006 0604 	and.w	r6, r6, #4
 8004a00:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004a04:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8004a08:	fa05 fc04 	lsl.w	ip, r5, r4
 8004a0c:	f04f 0e07 	mov.w	lr, #7
 8004a10:	59bd      	ldr	r5, [r7, r6]
 8004a12:	fa0e f404 	lsl.w	r4, lr, r4
 8004a16:	ea25 0404 	bic.w	r4, r5, r4
 8004a1a:	ea44 040c 	orr.w	r4, r4, ip
 8004a1e:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004a20:	680c      	ldr	r4, [r1, #0]
}
 8004a22:	e6da      	b.n	80047da <HAL_ADCEx_InjectedConfigChannel+0xae>
  __HAL_LOCK(hadc);
 8004a24:	2002      	movs	r0, #2
}
 8004a26:	b003      	add	sp, #12
 8004a28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004a2c:	01cc      	lsls	r4, r1, #7
 8004a2e:	f53f aef6 	bmi.w	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a32:	490d      	ldr	r1, [pc, #52]	@ (8004a68 <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 8004a34:	428b      	cmp	r3, r1
 8004a36:	f43f aef2 	beq.w	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004a3a:	68b3      	ldr	r3, [r6, #8]
 8004a3c:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004a40:	433b      	orrs	r3, r7
 8004a42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a46:	60b3      	str	r3, [r6, #8]
}
 8004a48:	e6e9      	b.n	800481e <HAL_ADCEx_InjectedConfigChannel+0xf2>
 8004a4a:	bf00      	nop
 8004a4c:	407f0000 	.word	0x407f0000
 8004a50:	80080000 	.word	0x80080000
 8004a54:	50000300 	.word	0x50000300
 8004a58:	c3210000 	.word	0xc3210000
 8004a5c:	90c00010 	.word	0x90c00010
 8004a60:	c7520000 	.word	0xc7520000
 8004a64:	cb840000 	.word	0xcb840000
 8004a68:	50000100 	.word	0x50000100
 8004a6c:	04104000 	.word	0x04104000
 8004a70:	03fff000 	.word	0x03fff000
 8004a74:	20000554 	.word	0x20000554
 8004a78:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a7c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004a80:	2d00      	cmp	r5, #0
 8004a82:	f000 80b2 	beq.w	8004bea <HAL_ADCEx_InjectedConfigChannel+0x4be>
  return __builtin_clz(value);
 8004a86:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a8a:	3501      	adds	r5, #1
 8004a8c:	f005 051f 	and.w	r5, r5, #31
 8004a90:	2d09      	cmp	r5, #9
 8004a92:	f240 80aa 	bls.w	8004bea <HAL_ADCEx_InjectedConfigChannel+0x4be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a96:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004a9a:	2d00      	cmp	r5, #0
 8004a9c:	f000 8111 	beq.w	8004cc2 <HAL_ADCEx_InjectedConfigChannel+0x596>
  return __builtin_clz(value);
 8004aa0:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004aa4:	3501      	adds	r5, #1
 8004aa6:	06ad      	lsls	r5, r5, #26
 8004aa8:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aac:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004ab0:	2e00      	cmp	r6, #0
 8004ab2:	f000 8104 	beq.w	8004cbe <HAL_ADCEx_InjectedConfigChannel+0x592>
  return __builtin_clz(value);
 8004ab6:	fab6 f686 	clz	r6, r6
 8004aba:	3601      	adds	r6, #1
 8004abc:	f006 061f 	and.w	r6, r6, #31
 8004ac0:	2701      	movs	r7, #1
 8004ac2:	fa07 f606 	lsl.w	r6, r7, r6
 8004ac6:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac8:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004acc:	2c00      	cmp	r4, #0
 8004ace:	f000 80fe 	beq.w	8004cce <HAL_ADCEx_InjectedConfigChannel+0x5a2>
  return __builtin_clz(value);
 8004ad2:	fab4 f484 	clz	r4, r4
 8004ad6:	1c66      	adds	r6, r4, #1
 8004ad8:	f006 061f 	and.w	r6, r6, #31
 8004adc:	2403      	movs	r4, #3
 8004ade:	f06f 071d 	mvn.w	r7, #29
 8004ae2:	fb14 7406 	smlabb	r4, r4, r6, r7
 8004ae6:	0524      	lsls	r4, r4, #20
 8004ae8:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004aec:	e783      	b.n	80049f6 <HAL_ADCEx_InjectedConfigChannel+0x2ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004aee:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 8004af0:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004af2:	f3c4 0712 	ubfx	r7, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004af6:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004afa:	2f00      	cmp	r7, #0
 8004afc:	d052      	beq.n	8004ba4 <HAL_ADCEx_InjectedConfigChannel+0x478>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004afe:	fa94 f7a4 	rbit	r7, r4
  if (value == 0U)
 8004b02:	b127      	cbz	r7, 8004b0e <HAL_ADCEx_InjectedConfigChannel+0x3e2>
  return __builtin_clz(value);
 8004b04:	fab7 f787 	clz	r7, r7
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004b08:	42be      	cmp	r6, r7
 8004b0a:	f000 80a7 	beq.w	8004c5c <HAL_ADCEx_InjectedConfigChannel+0x530>
 8004b0e:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004b10:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b12:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b16:	fa9e f7ae 	rbit	r7, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b1a:	f105 0c08 	add.w	ip, r5, #8
 8004b1e:	46e0      	mov	r8, ip
  if (value == 0U)
 8004b20:	b127      	cbz	r7, 8004b2c <HAL_ADCEx_InjectedConfigChannel+0x400>
  return __builtin_clz(value);
 8004b22:	fab7 f787 	clz	r7, r7
 8004b26:	42b7      	cmp	r7, r6
 8004b28:	f000 8084 	beq.w	8004c34 <HAL_ADCEx_InjectedConfigChannel+0x508>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b2c:	68ae      	ldr	r6, [r5, #8]
 8004b2e:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b30:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b34:	fa9e f8ae 	rbit	r8, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b38:	f105 070c 	add.w	r7, r5, #12
 8004b3c:	46b9      	mov	r9, r7
  if (value == 0U)
 8004b3e:	f1b8 0f00 	cmp.w	r8, #0
 8004b42:	d004      	beq.n	8004b4e <HAL_ADCEx_InjectedConfigChannel+0x422>
  return __builtin_clz(value);
 8004b44:	fab8 f888 	clz	r8, r8
 8004b48:	45b0      	cmp	r8, r6
 8004b4a:	f000 809c 	beq.w	8004c86 <HAL_ADCEx_InjectedConfigChannel+0x55a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b4e:	68ee      	ldr	r6, [r5, #12]
 8004b50:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b52:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	fa9e f6ae 	rbit	r6, lr
  if (value == 0U)
 8004b5a:	2e00      	cmp	r6, #0
 8004b5c:	f43f ae2d 	beq.w	80047ba <HAL_ADCEx_InjectedConfigChannel+0x8e>
  return __builtin_clz(value);
 8004b60:	fab6 f486 	clz	r4, r6
 8004b64:	42ac      	cmp	r4, r5
 8004b66:	f000 80a4 	beq.w	8004cb2 <HAL_ADCEx_InjectedConfigChannel+0x586>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004b6a:	4674      	mov	r4, lr
 8004b6c:	e625      	b.n	80047ba <HAL_ADCEx_InjectedConfigChannel+0x8e>
  MODIFY_REG(*preg,
 8004b6e:	f85c 6004 	ldr.w	r6, [ip, r4]
 8004b72:	4035      	ands	r5, r6
 8004b74:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004b78:	695c      	ldr	r4, [r3, #20]
 8004b7a:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004b7e:	615c      	str	r4, [r3, #20]
}
 8004b80:	e69e      	b.n	80048c0 <HAL_ADCEx_InjectedConfigChannel+0x194>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004b82:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 8004b86:	691e      	ldr	r6, [r3, #16]
 8004b88:	433d      	orrs	r5, r7
 8004b8a:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 8004b8e:	4335      	orrs	r5, r6
 8004b90:	f045 0502 	orr.w	r5, r5, #2
 8004b94:	611d      	str	r5, [r3, #16]
 8004b96:	e678      	b.n	800488a <HAL_ADCEx_InjectedConfigChannel+0x15e>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8004b98:	4628      	mov	r0, r5
 8004b9a:	e5f1      	b.n	8004780 <HAL_ADCEx_InjectedConfigChannel+0x54>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004b9c:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004ba0:	60d8      	str	r0, [r3, #12]
 8004ba2:	e668      	b.n	8004876 <HAL_ADCEx_InjectedConfigChannel+0x14a>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004ba4:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ba8:	42a6      	cmp	r6, r4
 8004baa:	d057      	beq.n	8004c5c <HAL_ADCEx_InjectedConfigChannel+0x530>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bac:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004bae:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004bb0:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004bb4:	42a6      	cmp	r6, r4
 8004bb6:	d03b      	beq.n	8004c30 <HAL_ADCEx_InjectedConfigChannel+0x504>
 8004bb8:	68ae      	ldr	r6, [r5, #8]
 8004bba:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bbc:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004bc0:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004bc4:	42a6      	cmp	r6, r4
 8004bc6:	d05c      	beq.n	8004c82 <HAL_ADCEx_InjectedConfigChannel+0x556>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bc8:	68ee      	ldr	r6, [r5, #12]
 8004bca:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bcc:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004bd0:	f3c6 6584 	ubfx	r5, r6, #26, #5
 8004bd4:	e7c6      	b.n	8004b64 <HAL_ADCEx_InjectedConfigChannel+0x438>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004bd6:	3c1e      	subs	r4, #30
 8004bd8:	0524      	lsls	r4, r4, #20
 8004bda:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004bde:	e70a      	b.n	80049f6 <HAL_ADCEx_InjectedConfigChannel+0x2ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004be0:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 8004be2:	f045 0520 	orr.w	r5, r5, #32
 8004be6:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 8004be8:	e646      	b.n	8004878 <HAL_ADCEx_InjectedConfigChannel+0x14c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004bee:	2d00      	cmp	r5, #0
 8004bf0:	d071      	beq.n	8004cd6 <HAL_ADCEx_InjectedConfigChannel+0x5aa>
  return __builtin_clz(value);
 8004bf2:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004bf6:	3501      	adds	r5, #1
 8004bf8:	06ad      	lsls	r5, r5, #26
 8004bfa:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfe:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004c02:	2e00      	cmp	r6, #0
 8004c04:	d065      	beq.n	8004cd2 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
  return __builtin_clz(value);
 8004c06:	fab6 f686 	clz	r6, r6
 8004c0a:	3601      	adds	r6, #1
 8004c0c:	f006 061f 	and.w	r6, r6, #31
 8004c10:	2701      	movs	r7, #1
 8004c12:	fa07 f606 	lsl.w	r6, r7, r6
 8004c16:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c18:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004c1c:	2c00      	cmp	r4, #0
 8004c1e:	d053      	beq.n	8004cc8 <HAL_ADCEx_InjectedConfigChannel+0x59c>
  return __builtin_clz(value);
 8004c20:	fab4 f484 	clz	r4, r4
 8004c24:	3401      	adds	r4, #1
 8004c26:	f004 041f 	and.w	r4, r4, #31
 8004c2a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004c2e:	e6e1      	b.n	80049f4 <HAL_ADCEx_InjectedConfigChannel+0x2c8>
 8004c30:	f105 0808 	add.w	r8, r5, #8
  MODIFY_REG(*preg,
 8004c34:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8004c36:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004c3a:	665c      	str	r4, [r3, #100]	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004c3c:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c40:	68ac      	ldr	r4, [r5, #8]
 8004c42:	68ae      	ldr	r6, [r5, #8]
 8004c44:	f3ce 0712 	ubfx	r7, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c48:	46c4      	mov	ip, r8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c4a:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004c4e:	4674      	mov	r4, lr
 8004c50:	2f00      	cmp	r7, #0
 8004c52:	f47f af6f 	bne.w	8004b34 <HAL_ADCEx_InjectedConfigChannel+0x408>
 8004c56:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8004c5a:	e7b3      	b.n	8004bc4 <HAL_ADCEx_InjectedConfigChannel+0x498>
  MODIFY_REG(*preg,
 8004c5c:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8004c5e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004c62:	661c      	str	r4, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004c64:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c68:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8004c6a:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004c6c:	f3ce 0712 	ubfx	r7, lr, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c70:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004c74:	4674      	mov	r4, lr
 8004c76:	2f00      	cmp	r7, #0
 8004c78:	f47f af4d 	bne.w	8004b16 <HAL_ADCEx_InjectedConfigChannel+0x3ea>
 8004c7c:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8004c80:	e798      	b.n	8004bb4 <HAL_ADCEx_InjectedConfigChannel+0x488>
 8004c82:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 8004c86:	f8dc 4000 	ldr.w	r4, [ip]
 8004c8a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004c8e:	f8cc 4000 	str.w	r4, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004c92:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c96:	68ec      	ldr	r4, [r5, #12]
 8004c98:	68ed      	ldr	r5, [r5, #12]
 8004c9a:	f3ce 0612 	ubfx	r6, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c9e:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ca0:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004ca4:	4674      	mov	r4, lr
 8004ca6:	2e00      	cmp	r6, #0
 8004ca8:	f47f af55 	bne.w	8004b56 <HAL_ADCEx_InjectedConfigChannel+0x42a>
 8004cac:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8004cb0:	e758      	b.n	8004b64 <HAL_ADCEx_InjectedConfigChannel+0x438>
  MODIFY_REG(*preg,
 8004cb2:	683c      	ldr	r4, [r7, #0]
 8004cb4:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004cb8:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004cba:	680c      	ldr	r4, [r1, #0]
}
 8004cbc:	e57d      	b.n	80047ba <HAL_ADCEx_InjectedConfigChannel+0x8e>
 8004cbe:	2602      	movs	r6, #2
 8004cc0:	e701      	b.n	8004ac6 <HAL_ADCEx_InjectedConfigChannel+0x39a>
 8004cc2:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8004cc6:	e6f1      	b.n	8004aac <HAL_ADCEx_InjectedConfigChannel+0x380>
 8004cc8:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 8004ccc:	e693      	b.n	80049f6 <HAL_ADCEx_InjectedConfigChannel+0x2ca>
 8004cce:	4c03      	ldr	r4, [pc, #12]	@ (8004cdc <HAL_ADCEx_InjectedConfigChannel+0x5b0>)
 8004cd0:	e691      	b.n	80049f6 <HAL_ADCEx_InjectedConfigChannel+0x2ca>
 8004cd2:	2602      	movs	r6, #2
 8004cd4:	e79f      	b.n	8004c16 <HAL_ADCEx_InjectedConfigChannel+0x4ea>
 8004cd6:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8004cda:	e790      	b.n	8004bfe <HAL_ADCEx_InjectedConfigChannel+0x4d2>
 8004cdc:	fe500000 	.word	0xfe500000

08004ce0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004ce0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ce2:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ce6:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8004ce8:	2a01      	cmp	r2, #1
{
 8004cea:	b09c      	sub	sp, #112	@ 0x70
  __HAL_LOCK(hadc);
 8004cec:	d042      	beq.n	8004d74 <HAL_ADCEx_MultiModeConfigChannel+0x94>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004cee:	6804      	ldr	r4, [r0, #0]
 8004cf0:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004cf2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004cf4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004cf6:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004cfa:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 8004cfc:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004d00:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004d02:	d008      	beq.n	8004d16 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d04:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d0a:	f041 0120 	orr.w	r1, r1, #32
 8004d0e:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004d10:	b01c      	add	sp, #112	@ 0x70
 8004d12:	bcf0      	pop	{r4, r5, r6, r7}
 8004d14:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d16:	4a23      	ldr	r2, [pc, #140]	@ (8004da4 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004d18:	6890      	ldr	r0, [r2, #8]
 8004d1a:	0740      	lsls	r0, r0, #29
 8004d1c:	d50b      	bpl.n	8004d36 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004d1e:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d22:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8004d26:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d28:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8004d30:	b01c      	add	sp, #112	@ 0x70
 8004d32:	bcf0      	pop	{r4, r5, r6, r7}
 8004d34:	4770      	bx	lr
 8004d36:	68a0      	ldr	r0, [r4, #8]
 8004d38:	0746      	lsls	r6, r0, #29
 8004d3a:	d4f1      	bmi.n	8004d20 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004d3c:	b1f5      	cbz	r5, 8004d7c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004d3e:	4e1a      	ldr	r6, [pc, #104]	@ (8004da8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004d40:	684f      	ldr	r7, [r1, #4]
 8004d42:	68b0      	ldr	r0, [r6, #8]
 8004d44:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 8004d48:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 8004d4c:	4338      	orrs	r0, r7
 8004d4e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8004d52:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d54:	68a0      	ldr	r0, [r4, #8]
 8004d56:	6892      	ldr	r2, [r2, #8]
 8004d58:	07c0      	lsls	r0, r0, #31
 8004d5a:	d420      	bmi.n	8004d9e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 8004d5c:	07d7      	lsls	r7, r2, #31
 8004d5e:	d41e      	bmi.n	8004d9e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        MODIFY_REG(tmpADC_Common->CCR,
 8004d60:	68b0      	ldr	r0, [r6, #8]
 8004d62:	688a      	ldr	r2, [r1, #8]
 8004d64:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8004d68:	432a      	orrs	r2, r5
 8004d6a:	f021 010f 	bic.w	r1, r1, #15
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	60b2      	str	r2, [r6, #8]
 8004d72:	e014      	b.n	8004d9e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  __HAL_LOCK(hadc);
 8004d74:	2002      	movs	r0, #2
}
 8004d76:	b01c      	add	sp, #112	@ 0x70
 8004d78:	bcf0      	pop	{r4, r5, r6, r7}
 8004d7a:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004d7c:	480a      	ldr	r0, [pc, #40]	@ (8004da8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004d7e:	6881      	ldr	r1, [r0, #8]
 8004d80:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8004d84:	6081      	str	r1, [r0, #8]
 8004d86:	68a1      	ldr	r1, [r4, #8]
 8004d88:	6892      	ldr	r2, [r2, #8]
 8004d8a:	07cd      	lsls	r5, r1, #31
 8004d8c:	d407      	bmi.n	8004d9e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 8004d8e:	07d4      	lsls	r4, r2, #31
 8004d90:	d405      	bmi.n	8004d9e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004d92:	6882      	ldr	r2, [r0, #8]
 8004d94:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8004d98:	f022 020f 	bic.w	r2, r2, #15
 8004d9c:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d9e:	2000      	movs	r0, #0
 8004da0:	e7c3      	b.n	8004d2a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004da2:	bf00      	nop
 8004da4:	50000100 	.word	0x50000100
 8004da8:	50000300 	.word	0x50000300

08004dac <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004dac:	b1b0      	cbz	r0, 8004ddc <HAL_CORDIC_Init+0x30>
{
 8004dae:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004db0:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8004db4:	4604      	mov	r4, r0
 8004db6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004dba:	b153      	cbz	r3, 8004dd2 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004dbc:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004dbe:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004dc0:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004dc2:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 8004dc6:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 8004dca:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004dce:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8004dd0:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8004dd2:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8004dd6:	f7fe fe67 	bl	8003aa8 <HAL_CORDIC_MspInit>
 8004dda:	e7ef      	b.n	8004dbc <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8004ddc:	2001      	movs	r0, #1
}
 8004dde:	4770      	bx	lr

08004de0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004de0:	4907      	ldr	r1, [pc, #28]	@ (8004e00 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004de2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004de4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004de6:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004dea:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dee:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004df0:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004df2:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004df6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8004dfa:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	e000ed00 	.word	0xe000ed00

08004e04 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e04:	4b1b      	ldr	r3, [pc, #108]	@ (8004e74 <HAL_NVIC_SetPriority+0x70>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e0c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e0e:	f1c3 0e07 	rsb	lr, r3, #7
 8004e12:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e16:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e1a:	bf28      	it	cs
 8004e1c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e20:	f1bc 0f06 	cmp.w	ip, #6
 8004e24:	d91c      	bls.n	8004e60 <HAL_NVIC_SetPriority+0x5c>
 8004e26:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e2e:	fa03 f30c 	lsl.w	r3, r3, ip
 8004e32:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e36:	f04f 33ff 	mov.w	r3, #4294967295
 8004e3a:	fa03 f30e 	lsl.w	r3, r3, lr
 8004e3e:	ea21 0303 	bic.w	r3, r1, r3
 8004e42:	fa03 f30c 	lsl.w	r3, r3, ip
 8004e46:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e48:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8004e4a:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e4c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8004e4e:	db0a      	blt.n	8004e66 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e50:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8004e54:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004e58:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004e5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e60:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e62:	4694      	mov	ip, r2
 8004e64:	e7e7      	b.n	8004e36 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e66:	4a04      	ldr	r2, [pc, #16]	@ (8004e78 <HAL_NVIC_SetPriority+0x74>)
 8004e68:	f000 000f 	and.w	r0, r0, #15
 8004e6c:	4402      	add	r2, r0
 8004e6e:	7613      	strb	r3, [r2, #24]
 8004e70:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e74:	e000ed00 	.word	0xe000ed00
 8004e78:	e000ecfc 	.word	0xe000ecfc

08004e7c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	db07      	blt.n	8004e90 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e80:	4a04      	ldr	r2, [pc, #16]	@ (8004e94 <HAL_NVIC_EnableIRQ+0x18>)
 8004e82:	0941      	lsrs	r1, r0, #5
 8004e84:	2301      	movs	r3, #1
 8004e86:	f000 001f 	and.w	r0, r0, #31
 8004e8a:	4083      	lsls	r3, r0
 8004e8c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	e000e100 	.word	0xe000e100

08004e98 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e98:	3801      	subs	r0, #1
 8004e9a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004e9e:	d301      	bcc.n	8004ea4 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ea0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004ea2:	4770      	bx	lr
{
 8004ea4:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ea6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eaa:	4c07      	ldr	r4, [pc, #28]	@ (8004ec8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004eac:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eae:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8004eb2:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004eb6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eb8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004eba:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ebc:	619a      	str	r2, [r3, #24]
}
 8004ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ec2:	6119      	str	r1, [r3, #16]
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	e000ed00 	.word	0xe000ed00

08004ecc <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop

08004ed0 <HAL_SYSTICK_IRQHandler>:
{
 8004ed0:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004ed2:	f7ff fffb 	bl	8004ecc <HAL_SYSTICK_Callback>
}
 8004ed6:	bd08      	pop	{r3, pc}

08004ed8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	d076      	beq.n	8004fca <HAL_DMA_Init+0xf2>
{
 8004edc:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004ede:	4a3c      	ldr	r2, [pc, #240]	@ (8004fd0 <HAL_DMA_Init+0xf8>)
 8004ee0:	6804      	ldr	r4, [r0, #0]
 8004ee2:	4294      	cmp	r4, r2
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	d95c      	bls.n	8004fa2 <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004ee8:	493a      	ldr	r1, [pc, #232]	@ (8004fd4 <HAL_DMA_Init+0xfc>)
 8004eea:	4a3b      	ldr	r2, [pc, #236]	@ (8004fd8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8004eec:	483b      	ldr	r0, [pc, #236]	@ (8004fdc <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004eee:	4421      	add	r1, r4
 8004ef0:	fba2 2101 	umull	r2, r1, r2, r1
 8004ef4:	0909      	lsrs	r1, r1, #4
 8004ef6:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ef8:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004efa:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8004efc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8004f00:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f02:	4e35      	ldr	r6, [pc, #212]	@ (8004fd8 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f04:	4f36      	ldr	r7, [pc, #216]	@ (8004fe0 <HAL_DMA_Init+0x108>)
 8004f06:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f0a:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8004f0c:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f0e:	4302      	orrs	r2, r0
 8004f10:	6958      	ldr	r0, [r3, #20]
 8004f12:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f14:	6998      	ldr	r0, [r3, #24]
 8004f16:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 8004f18:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f1a:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f1e:	69d8      	ldr	r0, [r3, #28]
 8004f20:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f22:	b2e0      	uxtb	r0, r4
 8004f24:	3808      	subs	r0, #8
 8004f26:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f2a:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f2c:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f30:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 8004f32:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8004f36:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f38:	4e25      	ldr	r6, [pc, #148]	@ (8004fd0 <HAL_DMA_Init+0xf8>)
 8004f3a:	4a2a      	ldr	r2, [pc, #168]	@ (8004fe4 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f3c:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f40:	42b4      	cmp	r4, r6
 8004f42:	bf98      	it	ls
 8004f44:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f46:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f4a:	2401      	movs	r4, #1
 8004f4c:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f50:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f52:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f56:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f5a:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f5c:	649e      	str	r6, [r3, #72]	@ 0x48
 8004f5e:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f62:	d027      	beq.n	8004fb4 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f64:	685e      	ldr	r6, [r3, #4]
 8004f66:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004f68:	3e01      	subs	r6, #1
 8004f6a:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f6c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f70:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004f74:	d824      	bhi.n	8004fc0 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f76:	4a1c      	ldr	r2, [pc, #112]	@ (8004fe8 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f78:	481c      	ldr	r0, [pc, #112]	@ (8004fec <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f7a:	442a      	add	r2, r5
 8004f7c:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004f7e:	3d01      	subs	r5, #1
 8004f80:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f82:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f84:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004f88:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f8a:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f8c:	4a18      	ldr	r2, [pc, #96]	@ (8004ff0 <HAL_DMA_Init+0x118>)
 8004f8e:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f90:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8004f92:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f94:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8004f96:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8004f9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8004f9e:	bcf0      	pop	{r4, r5, r6, r7}
 8004fa0:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004fa2:	4914      	ldr	r1, [pc, #80]	@ (8004ff4 <HAL_DMA_Init+0x11c>)
 8004fa4:	4a0c      	ldr	r2, [pc, #48]	@ (8004fd8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 8004fa6:	4814      	ldr	r0, [pc, #80]	@ (8004ff8 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004fa8:	4421      	add	r1, r4
 8004faa:	fba2 2101 	umull	r2, r1, r2, r1
 8004fae:	0909      	lsrs	r1, r1, #4
 8004fb0:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8004fb2:	e7a1      	b.n	8004ef8 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004fb4:	2400      	movs	r4, #0
 8004fb6:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fb8:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fbc:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004fc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004fc8:	e7e2      	b.n	8004f90 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8004fca:	2001      	movs	r0, #1
}
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	40020407 	.word	0x40020407
 8004fd4:	bffdfbf8 	.word	0xbffdfbf8
 8004fd8:	cccccccd 	.word	0xcccccccd
 8004fdc:	40020400 	.word	0x40020400
 8004fe0:	40020800 	.word	0x40020800
 8004fe4:	40020820 	.word	0x40020820
 8004fe8:	1000823f 	.word	0x1000823f
 8004fec:	40020940 	.word	0x40020940
 8004ff0:	40020900 	.word	0x40020900
 8004ff4:	bffdfff8 	.word	0xbffdfff8
 8004ff8:	40020000 	.word	0x40020000

08004ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005000:	680c      	ldr	r4, [r1, #0]
{
 8005002:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005004:	2c00      	cmp	r4, #0
 8005006:	f000 8089 	beq.w	800511c <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 800500a:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800500c:	f04f 0b01 	mov.w	fp, #1
 8005010:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8005014:	ea1e 0a04 	ands.w	sl, lr, r4
 8005018:	d07b      	beq.n	8005112 <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800501a:	684d      	ldr	r5, [r1, #4]
 800501c:	f005 0203 	and.w	r2, r5, #3
 8005020:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005024:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005026:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800502a:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800502e:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005032:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005036:	d974      	bls.n	8005122 <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005038:	2a03      	cmp	r2, #3
 800503a:	f040 80b0 	bne.w	800519e <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800503e:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8005042:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005046:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800504a:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800504c:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8005050:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005052:	d05e      	beq.n	8005112 <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005054:	4f66      	ldr	r7, [pc, #408]	@ (80051f0 <HAL_GPIO_Init+0x1f4>)
 8005056:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005058:	f042 0201 	orr.w	r2, r2, #1
 800505c:	663a      	str	r2, [r7, #96]	@ 0x60
 800505e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005060:	f002 0201 	and.w	r2, r2, #1
 8005064:	9203      	str	r2, [sp, #12]
 8005066:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005068:	f023 0203 	bic.w	r2, r3, #3
 800506c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005070:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005074:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005078:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800507a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800507e:	260f      	movs	r6, #15
 8005080:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005084:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005088:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800508c:	d01d      	beq.n	80050ca <HAL_GPIO_Init+0xce>
 800508e:	4e59      	ldr	r6, [pc, #356]	@ (80051f4 <HAL_GPIO_Init+0x1f8>)
 8005090:	42b0      	cmp	r0, r6
 8005092:	f000 8097 	beq.w	80051c4 <HAL_GPIO_Init+0x1c8>
 8005096:	4e58      	ldr	r6, [pc, #352]	@ (80051f8 <HAL_GPIO_Init+0x1fc>)
 8005098:	42b0      	cmp	r0, r6
 800509a:	f000 809a 	beq.w	80051d2 <HAL_GPIO_Init+0x1d6>
 800509e:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8005200 <HAL_GPIO_Init+0x204>
 80050a2:	4570      	cmp	r0, lr
 80050a4:	f000 8087 	beq.w	80051b6 <HAL_GPIO_Init+0x1ba>
 80050a8:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8005204 <HAL_GPIO_Init+0x208>
 80050ac:	4570      	cmp	r0, lr
 80050ae:	f000 8097 	beq.w	80051e0 <HAL_GPIO_Init+0x1e4>
 80050b2:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8005208 <HAL_GPIO_Init+0x20c>
 80050b6:	4570      	cmp	r0, lr
 80050b8:	bf0c      	ite	eq
 80050ba:	f04f 0e05 	moveq.w	lr, #5
 80050be:	f04f 0e06 	movne.w	lr, #6
 80050c2:	fa0e fc0c 	lsl.w	ip, lr, ip
 80050c6:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050ca:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050cc:	4a4b      	ldr	r2, [pc, #300]	@ (80051fc <HAL_GPIO_Init+0x200>)
 80050ce:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050d0:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 80050d2:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80050d6:	4e49      	ldr	r6, [pc, #292]	@ (80051fc <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80050d8:	bf54      	ite	pl
 80050da:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80050dc:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 80050e0:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 80050e2:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050e4:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 80050e6:	4e45      	ldr	r6, [pc, #276]	@ (80051fc <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80050e8:	bf54      	ite	pl
 80050ea:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80050ec:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 80050f0:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 80050f2:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050f4:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 80050f6:	4e41      	ldr	r6, [pc, #260]	@ (80051fc <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80050f8:	bf54      	ite	pl
 80050fa:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80050fc:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8005100:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005102:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005104:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8005106:	4d3d      	ldr	r5, [pc, #244]	@ (80051fc <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005108:	bf54      	ite	pl
 800510a:	403a      	andpl	r2, r7
          temp |= iocurrent;
 800510c:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8005110:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8005112:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005114:	fa34 f203 	lsrs.w	r2, r4, r3
 8005118:	f47f af7a 	bne.w	8005010 <HAL_GPIO_Init+0x14>
  }
}
 800511c:	b005      	add	sp, #20
 800511e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005122:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005126:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005128:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 800512c:	fa06 f80c 	lsl.w	r8, r6, ip
 8005130:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8005134:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8005138:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800513c:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800513e:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005142:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8005146:	fa0e fe03 	lsl.w	lr, lr, r3
 800514a:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 800514e:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8005152:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005156:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800515a:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800515e:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005162:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8005164:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005168:	f47f af69 	bne.w	800503e <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800516c:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 800516e:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005172:	f003 0e07 	and.w	lr, r3, #7
 8005176:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 800517a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800517e:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8005182:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005186:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005188:	260f      	movs	r6, #15
 800518a:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800518e:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005190:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005194:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8005198:	f8c8 e020 	str.w	lr, [r8, #32]
 800519c:	e74f      	b.n	800503e <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 800519e:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051a2:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051a4:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051a8:	fa06 fe0c 	lsl.w	lr, r6, ip
 80051ac:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 80051b0:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051b4:	e743      	b.n	800503e <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051b6:	f04f 0e03 	mov.w	lr, #3
 80051ba:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051be:	ea47 070c 	orr.w	r7, r7, ip
 80051c2:	e782      	b.n	80050ca <HAL_GPIO_Init+0xce>
 80051c4:	f04f 0e01 	mov.w	lr, #1
 80051c8:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051cc:	ea47 070c 	orr.w	r7, r7, ip
 80051d0:	e77b      	b.n	80050ca <HAL_GPIO_Init+0xce>
 80051d2:	f04f 0e02 	mov.w	lr, #2
 80051d6:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051da:	ea47 070c 	orr.w	r7, r7, ip
 80051de:	e774      	b.n	80050ca <HAL_GPIO_Init+0xce>
 80051e0:	f04f 0e04 	mov.w	lr, #4
 80051e4:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051e8:	ea47 070c 	orr.w	r7, r7, ip
 80051ec:	e76d      	b.n	80050ca <HAL_GPIO_Init+0xce>
 80051ee:	bf00      	nop
 80051f0:	40021000 	.word	0x40021000
 80051f4:	48000400 	.word	0x48000400
 80051f8:	48000800 	.word	0x48000800
 80051fc:	40010400 	.word	0x40010400
 8005200:	48000c00 	.word	0x48000c00
 8005204:	48001000 	.word	0x48001000
 8005208:	48001400 	.word	0x48001400

0800520c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800520c:	b10a      	cbz	r2, 8005212 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800520e:	6181      	str	r1, [r0, #24]
 8005210:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005212:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop

08005218 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005218:	4a35      	ldr	r2, [pc, #212]	@ (80052f0 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800521a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800521c:	b960      	cbnz	r0, 8005238 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800521e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005226:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800522a:	d01b      	beq.n	8005264 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800522c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005230:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005234:	2000      	movs	r0, #0
}
 8005236:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005238:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800523c:	d006      	beq.n	800524c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800523e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005242:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005246:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005248:	2000      	movs	r0, #0
}
 800524a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800524c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005250:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005254:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005258:	d029      	beq.n	80052ae <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800525a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800525e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005262:	e7f1      	b.n	8005248 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005264:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005268:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800526c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800526e:	4821      	ldr	r0, [pc, #132]	@ (80052f4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005270:	4921      	ldr	r1, [pc, #132]	@ (80052f8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005272:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005276:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800527a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800527c:	6803      	ldr	r3, [r0, #0]
 800527e:	2032      	movs	r0, #50	@ 0x32
 8005280:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005284:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005286:	fba1 1303 	umull	r1, r3, r1, r3
 800528a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800528c:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800528e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005292:	d506      	bpl.n	80052a2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005294:	e000      	b.n	8005298 <HAL_PWREx_ControlVoltageScaling+0x80>
 8005296:	b123      	cbz	r3, 80052a2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005298:	6951      	ldr	r1, [r2, #20]
 800529a:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800529c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052a0:	d4f9      	bmi.n	8005296 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052a2:	4b13      	ldr	r3, [pc, #76]	@ (80052f0 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	055b      	lsls	r3, r3, #21
 80052a8:	d5ce      	bpl.n	8005248 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 80052aa:	2003      	movs	r0, #3
 80052ac:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052b2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80052b6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052b8:	480e      	ldr	r0, [pc, #56]	@ (80052f4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80052ba:	490f      	ldr	r1, [pc, #60]	@ (80052f8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80052bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80052c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052c4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052c6:	6803      	ldr	r3, [r0, #0]
 80052c8:	2032      	movs	r0, #50	@ 0x32
 80052ca:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052ce:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052d0:	fba1 1303 	umull	r1, r3, r1, r3
 80052d4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052d6:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052d8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052dc:	d5e1      	bpl.n	80052a2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80052de:	e001      	b.n	80052e4 <HAL_PWREx_ControlVoltageScaling+0xcc>
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d0de      	beq.n	80052a2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80052e4:	6951      	ldr	r1, [r2, #20]
 80052e6:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80052e8:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052ec:	d5d9      	bpl.n	80052a2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80052ee:	e7f7      	b.n	80052e0 <HAL_PWREx_ControlVoltageScaling+0xc8>
 80052f0:	40007000 	.word	0x40007000
 80052f4:	20000554 	.word	0x20000554
 80052f8:	431bde83 	.word	0x431bde83

080052fc <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80052fc:	4a02      	ldr	r2, [pc, #8]	@ (8005308 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80052fe:	6893      	ldr	r3, [r2, #8]
 8005300:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005304:	6093      	str	r3, [r2, #8]
}
 8005306:	4770      	bx	lr
 8005308:	40007000 	.word	0x40007000

0800530c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800530c:	2800      	cmp	r0, #0
 800530e:	f000 8239 	beq.w	8005784 <HAL_RCC_OscConfig+0x478>
{
 8005312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005316:	6803      	ldr	r3, [r0, #0]
 8005318:	07d9      	lsls	r1, r3, #31
{
 800531a:	b082      	sub	sp, #8
 800531c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800531e:	d512      	bpl.n	8005346 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005320:	49a3      	ldr	r1, [pc, #652]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 8005322:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005324:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005326:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800532a:	2a0c      	cmp	r2, #12
 800532c:	f000 80d6 	beq.w	80054dc <HAL_RCC_OscConfig+0x1d0>
 8005330:	2a08      	cmp	r2, #8
 8005332:	f040 80d8 	bne.w	80054e6 <HAL_RCC_OscConfig+0x1da>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005336:	4a9e      	ldr	r2, [pc, #632]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 8005338:	6812      	ldr	r2, [r2, #0]
 800533a:	0392      	lsls	r2, r2, #14
 800533c:	d503      	bpl.n	8005346 <HAL_RCC_OscConfig+0x3a>
 800533e:	6862      	ldr	r2, [r4, #4]
 8005340:	2a00      	cmp	r2, #0
 8005342:	f000 81a4 	beq.w	800568e <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005346:	079a      	lsls	r2, r3, #30
 8005348:	d522      	bpl.n	8005390 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800534a:	4a99      	ldr	r2, [pc, #612]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 800534c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800534e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005350:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005354:	2b0c      	cmp	r3, #12
 8005356:	f000 80fe 	beq.w	8005556 <HAL_RCC_OscConfig+0x24a>
 800535a:	2b04      	cmp	r3, #4
 800535c:	f040 8100 	bne.w	8005560 <HAL_RCC_OscConfig+0x254>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005360:	4b93      	ldr	r3, [pc, #588]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	055b      	lsls	r3, r3, #21
 8005366:	d503      	bpl.n	8005370 <HAL_RCC_OscConfig+0x64>
 8005368:	68e3      	ldr	r3, [r4, #12]
 800536a:	2b00      	cmp	r3, #0
 800536c:	f000 818f 	beq.w	800568e <HAL_RCC_OscConfig+0x382>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005370:	4a8f      	ldr	r2, [pc, #572]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 8005372:	6920      	ldr	r0, [r4, #16]
 8005374:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005376:	498f      	ldr	r1, [pc, #572]	@ (80055b4 <HAL_RCC_OscConfig+0x2a8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005378:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800537c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005380:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005382:	6808      	ldr	r0, [r1, #0]
 8005384:	f7fe fe3a 	bl	8003ffc <HAL_InitTick>
 8005388:	2800      	cmp	r0, #0
 800538a:	f040 8180 	bne.w	800568e <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800538e:	6823      	ldr	r3, [r4, #0]
 8005390:	071a      	lsls	r2, r3, #28
 8005392:	d519      	bpl.n	80053c8 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005394:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005396:	4d86      	ldr	r5, [pc, #536]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 80c8 	beq.w	800552e <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_LSI_ENABLE();
 800539e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80053a2:	f043 0301 	orr.w	r3, r3, #1
 80053a6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053aa:	f7fe fe69 	bl	8004080 <HAL_GetTick>
 80053ae:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053b0:	e005      	b.n	80053be <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053b2:	f7fe fe65 	bl	8004080 <HAL_GetTick>
 80053b6:	1b80      	subs	r0, r0, r6
 80053b8:	2802      	cmp	r0, #2
 80053ba:	f200 8118 	bhi.w	80055ee <HAL_RCC_OscConfig+0x2e2>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053be:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80053c2:	079b      	lsls	r3, r3, #30
 80053c4:	d5f5      	bpl.n	80053b2 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	075d      	lsls	r5, r3, #29
 80053ca:	d541      	bpl.n	8005450 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053cc:	4b78      	ldr	r3, [pc, #480]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 80053ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053d0:	00d0      	lsls	r0, r2, #3
 80053d2:	f100 8110 	bmi.w	80055f6 <HAL_RCC_OscConfig+0x2ea>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053d6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053d8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80053dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80053de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053e4:	9301      	str	r3, [sp, #4]
 80053e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80053e8:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053ea:	4e73      	ldr	r6, [pc, #460]	@ (80055b8 <HAL_RCC_OscConfig+0x2ac>)
 80053ec:	6833      	ldr	r3, [r6, #0]
 80053ee:	05d9      	lsls	r1, r3, #23
 80053f0:	f140 812f 	bpl.w	8005652 <HAL_RCC_OscConfig+0x346>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053f4:	68a3      	ldr	r3, [r4, #8]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	f000 80ff 	beq.w	80055fa <HAL_RCC_OscConfig+0x2ee>
 80053fc:	2b05      	cmp	r3, #5
 80053fe:	f000 8185 	beq.w	800570c <HAL_RCC_OscConfig+0x400>
 8005402:	4e6b      	ldr	r6, [pc, #428]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 8005404:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005408:	f022 0201 	bic.w	r2, r2, #1
 800540c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8005410:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005414:	f022 0204 	bic.w	r2, r2, #4
 8005418:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800541c:	2b00      	cmp	r3, #0
 800541e:	f040 80f3 	bne.w	8005608 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005422:	f7fe fe2d 	bl	8004080 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005426:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800542a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800542c:	e005      	b.n	800543a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800542e:	f7fe fe27 	bl	8004080 <HAL_GetTick>
 8005432:	1bc0      	subs	r0, r0, r7
 8005434:	4540      	cmp	r0, r8
 8005436:	f200 80da 	bhi.w	80055ee <HAL_RCC_OscConfig+0x2e2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800543a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 800543e:	0799      	lsls	r1, r3, #30
 8005440:	d4f5      	bmi.n	800542e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005442:	b125      	cbz	r5, 800544e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005444:	4a5a      	ldr	r2, [pc, #360]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 8005446:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005448:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800544c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800544e:	6823      	ldr	r3, [r4, #0]
 8005450:	069a      	lsls	r2, r3, #26
 8005452:	d518      	bpl.n	8005486 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005454:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005456:	4d56      	ldr	r5, [pc, #344]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 80e6 	beq.w	800562a <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_HSI48_ENABLE();
 800545e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005462:	f043 0301 	orr.w	r3, r3, #1
 8005466:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800546a:	f7fe fe09 	bl	8004080 <HAL_GetTick>
 800546e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005470:	e005      	b.n	800547e <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005472:	f7fe fe05 	bl	8004080 <HAL_GetTick>
 8005476:	1b80      	subs	r0, r0, r6
 8005478:	2802      	cmp	r0, #2
 800547a:	f200 80b8 	bhi.w	80055ee <HAL_RCC_OscConfig+0x2e2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800547e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005482:	079b      	lsls	r3, r3, #30
 8005484:	d5f5      	bpl.n	8005472 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005486:	69e3      	ldr	r3, [r4, #28]
 8005488:	b323      	cbz	r3, 80054d4 <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800548a:	4d49      	ldr	r5, [pc, #292]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 800548c:	68aa      	ldr	r2, [r5, #8]
 800548e:	f002 020c 	and.w	r2, r2, #12
 8005492:	2a0c      	cmp	r2, #12
 8005494:	f000 8148 	beq.w	8005728 <HAL_RCC_OscConfig+0x41c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005498:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800549a:	682b      	ldr	r3, [r5, #0]
 800549c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054a0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054a2:	f000 80f6 	beq.w	8005692 <HAL_RCC_OscConfig+0x386>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80054a6:	68eb      	ldr	r3, [r5, #12]
 80054a8:	f023 0303 	bic.w	r3, r3, #3
 80054ac:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80054ae:	68eb      	ldr	r3, [r5, #12]
 80054b0:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80054b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054b8:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ba:	f7fe fde1 	bl	8004080 <HAL_GetTick>
 80054be:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054c0:	e005      	b.n	80054ce <HAL_RCC_OscConfig+0x1c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054c2:	f7fe fddd 	bl	8004080 <HAL_GetTick>
 80054c6:	1b00      	subs	r0, r0, r4
 80054c8:	2802      	cmp	r0, #2
 80054ca:	f200 8090 	bhi.w	80055ee <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054ce:	682b      	ldr	r3, [r5, #0]
 80054d0:	019b      	lsls	r3, r3, #6
 80054d2:	d4f6      	bmi.n	80054c2 <HAL_RCC_OscConfig+0x1b6>
      }
    }
  }
  }

  return HAL_OK;
 80054d4:	2000      	movs	r0, #0
}
 80054d6:	b002      	add	sp, #8
 80054d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054dc:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80054e0:	2903      	cmp	r1, #3
 80054e2:	f43f af28 	beq.w	8005336 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054e6:	6863      	ldr	r3, [r4, #4]
 80054e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ec:	d055      	beq.n	800559a <HAL_RCC_OscConfig+0x28e>
 80054ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054f2:	f000 80bf 	beq.w	8005674 <HAL_RCC_OscConfig+0x368>
 80054f6:	4d2e      	ldr	r5, [pc, #184]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 80054f8:	682a      	ldr	r2, [r5, #0]
 80054fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80054fe:	602a      	str	r2, [r5, #0]
 8005500:	682a      	ldr	r2, [r5, #0]
 8005502:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005506:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005508:	2b00      	cmp	r3, #0
 800550a:	d14b      	bne.n	80055a4 <HAL_RCC_OscConfig+0x298>
        tickstart = HAL_GetTick();
 800550c:	f7fe fdb8 	bl	8004080 <HAL_GetTick>
 8005510:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005512:	e004      	b.n	800551e <HAL_RCC_OscConfig+0x212>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005514:	f7fe fdb4 	bl	8004080 <HAL_GetTick>
 8005518:	1b80      	subs	r0, r0, r6
 800551a:	2864      	cmp	r0, #100	@ 0x64
 800551c:	d867      	bhi.n	80055ee <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800551e:	682b      	ldr	r3, [r5, #0]
 8005520:	0399      	lsls	r1, r3, #14
 8005522:	d4f7      	bmi.n	8005514 <HAL_RCC_OscConfig+0x208>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	079a      	lsls	r2, r3, #30
 8005528:	f57f af32 	bpl.w	8005390 <HAL_RCC_OscConfig+0x84>
 800552c:	e70d      	b.n	800534a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 800552e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005532:	f023 0301 	bic.w	r3, r3, #1
 8005536:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800553a:	f7fe fda1 	bl	8004080 <HAL_GetTick>
 800553e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005540:	e004      	b.n	800554c <HAL_RCC_OscConfig+0x240>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005542:	f7fe fd9d 	bl	8004080 <HAL_GetTick>
 8005546:	1b80      	subs	r0, r0, r6
 8005548:	2802      	cmp	r0, #2
 800554a:	d850      	bhi.n	80055ee <HAL_RCC_OscConfig+0x2e2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800554c:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005550:	079f      	lsls	r7, r3, #30
 8005552:	d4f6      	bmi.n	8005542 <HAL_RCC_OscConfig+0x236>
 8005554:	e737      	b.n	80053c6 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005556:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800555a:	2a02      	cmp	r2, #2
 800555c:	f43f af00 	beq.w	8005360 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005560:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8005562:	4d13      	ldr	r5, [pc, #76]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005564:	2b00      	cmp	r3, #0
 8005566:	d032      	beq.n	80055ce <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_HSI_ENABLE();
 8005568:	682b      	ldr	r3, [r5, #0]
 800556a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800556e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005570:	f7fe fd86 	bl	8004080 <HAL_GetTick>
 8005574:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005576:	e004      	b.n	8005582 <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005578:	f7fe fd82 	bl	8004080 <HAL_GetTick>
 800557c:	1b80      	subs	r0, r0, r6
 800557e:	2802      	cmp	r0, #2
 8005580:	d835      	bhi.n	80055ee <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005582:	682b      	ldr	r3, [r5, #0]
 8005584:	055f      	lsls	r7, r3, #21
 8005586:	d5f7      	bpl.n	8005578 <HAL_RCC_OscConfig+0x26c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005588:	686b      	ldr	r3, [r5, #4]
 800558a:	6922      	ldr	r2, [r4, #16]
 800558c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005590:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005594:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	e6fa      	b.n	8005390 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800559a:	4a05      	ldr	r2, [pc, #20]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
 800559c:	6813      	ldr	r3, [r2, #0]
 800559e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055a2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80055a4:	f7fe fd6c 	bl	8004080 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055a8:	4e01      	ldr	r6, [pc, #4]	@ (80055b0 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 80055aa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055ac:	e00b      	b.n	80055c6 <HAL_RCC_OscConfig+0x2ba>
 80055ae:	bf00      	nop
 80055b0:	40021000 	.word	0x40021000
 80055b4:	2000055c 	.word	0x2000055c
 80055b8:	40007000 	.word	0x40007000
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055bc:	f7fe fd60 	bl	8004080 <HAL_GetTick>
 80055c0:	1b40      	subs	r0, r0, r5
 80055c2:	2864      	cmp	r0, #100	@ 0x64
 80055c4:	d813      	bhi.n	80055ee <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055c6:	6833      	ldr	r3, [r6, #0]
 80055c8:	039f      	lsls	r7, r3, #14
 80055ca:	d5f7      	bpl.n	80055bc <HAL_RCC_OscConfig+0x2b0>
 80055cc:	e7aa      	b.n	8005524 <HAL_RCC_OscConfig+0x218>
        __HAL_RCC_HSI_DISABLE();
 80055ce:	682b      	ldr	r3, [r5, #0]
 80055d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80055d6:	f7fe fd53 	bl	8004080 <HAL_GetTick>
 80055da:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055dc:	682b      	ldr	r3, [r5, #0]
 80055de:	0559      	lsls	r1, r3, #21
 80055e0:	f57f aed5 	bpl.w	800538e <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055e4:	f7fe fd4c 	bl	8004080 <HAL_GetTick>
 80055e8:	1b80      	subs	r0, r0, r6
 80055ea:	2802      	cmp	r0, #2
 80055ec:	d9f6      	bls.n	80055dc <HAL_RCC_OscConfig+0x2d0>
            return HAL_TIMEOUT;
 80055ee:	2003      	movs	r0, #3
}
 80055f0:	b002      	add	sp, #8
 80055f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 80055f6:	2500      	movs	r5, #0
 80055f8:	e6f7      	b.n	80053ea <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055fa:	4a63      	ldr	r2, [pc, #396]	@ (8005788 <HAL_RCC_OscConfig+0x47c>)
 80055fc:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005600:	f043 0301 	orr.w	r3, r3, #1
 8005604:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8005608:	f7fe fd3a 	bl	8004080 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800560c:	4f5e      	ldr	r7, [pc, #376]	@ (8005788 <HAL_RCC_OscConfig+0x47c>)
      tickstart = HAL_GetTick();
 800560e:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005610:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005614:	e004      	b.n	8005620 <HAL_RCC_OscConfig+0x314>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005616:	f7fe fd33 	bl	8004080 <HAL_GetTick>
 800561a:	1b80      	subs	r0, r0, r6
 800561c:	4540      	cmp	r0, r8
 800561e:	d8e6      	bhi.n	80055ee <HAL_RCC_OscConfig+0x2e2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005620:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005624:	079b      	lsls	r3, r3, #30
 8005626:	d5f6      	bpl.n	8005616 <HAL_RCC_OscConfig+0x30a>
 8005628:	e70b      	b.n	8005442 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 800562a:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800562e:	f023 0301 	bic.w	r3, r3, #1
 8005632:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005636:	f7fe fd23 	bl	8004080 <HAL_GetTick>
 800563a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800563c:	e004      	b.n	8005648 <HAL_RCC_OscConfig+0x33c>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800563e:	f7fe fd1f 	bl	8004080 <HAL_GetTick>
 8005642:	1b80      	subs	r0, r0, r6
 8005644:	2802      	cmp	r0, #2
 8005646:	d8d2      	bhi.n	80055ee <HAL_RCC_OscConfig+0x2e2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005648:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800564c:	079f      	lsls	r7, r3, #30
 800564e:	d4f6      	bmi.n	800563e <HAL_RCC_OscConfig+0x332>
 8005650:	e719      	b.n	8005486 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005652:	6833      	ldr	r3, [r6, #0]
 8005654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005658:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800565a:	f7fe fd11 	bl	8004080 <HAL_GetTick>
 800565e:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005660:	6833      	ldr	r3, [r6, #0]
 8005662:	05da      	lsls	r2, r3, #23
 8005664:	f53f aec6 	bmi.w	80053f4 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005668:	f7fe fd0a 	bl	8004080 <HAL_GetTick>
 800566c:	1bc0      	subs	r0, r0, r7
 800566e:	2802      	cmp	r0, #2
 8005670:	d9f6      	bls.n	8005660 <HAL_RCC_OscConfig+0x354>
 8005672:	e7bc      	b.n	80055ee <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005674:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005678:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005682:	601a      	str	r2, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800568a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800568c:	e78a      	b.n	80055a4 <HAL_RCC_OscConfig+0x298>
    return HAL_ERROR;
 800568e:	2001      	movs	r0, #1
 8005690:	e721      	b.n	80054d6 <HAL_RCC_OscConfig+0x1ca>
        tickstart = HAL_GetTick();
 8005692:	f7fe fcf5 	bl	8004080 <HAL_GetTick>
 8005696:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005698:	e004      	b.n	80056a4 <HAL_RCC_OscConfig+0x398>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800569a:	f7fe fcf1 	bl	8004080 <HAL_GetTick>
 800569e:	1b80      	subs	r0, r0, r6
 80056a0:	2802      	cmp	r0, #2
 80056a2:	d8a4      	bhi.n	80055ee <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056a4:	682b      	ldr	r3, [r5, #0]
 80056a6:	0199      	lsls	r1, r3, #6
 80056a8:	d4f7      	bmi.n	800569a <HAL_RCC_OscConfig+0x38e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056aa:	68e9      	ldr	r1, [r5, #12]
 80056ac:	4b37      	ldr	r3, [pc, #220]	@ (800578c <HAL_RCC_OscConfig+0x480>)
 80056ae:	6a22      	ldr	r2, [r4, #32]
 80056b0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056b2:	4e35      	ldr	r6, [pc, #212]	@ (8005788 <HAL_RCC_OscConfig+0x47c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056b4:	400b      	ands	r3, r1
 80056b6:	4313      	orrs	r3, r2
 80056b8:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 80056bc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80056c0:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80056c4:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 80056c8:	3801      	subs	r0, #1
 80056ca:	0849      	lsrs	r1, r1, #1
 80056cc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80056d0:	3901      	subs	r1, #1
 80056d2:	0852      	lsrs	r2, r2, #1
 80056d4:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80056d8:	3a01      	subs	r2, #1
 80056da:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80056de:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80056e0:	682b      	ldr	r3, [r5, #0]
 80056e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056e6:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056e8:	68eb      	ldr	r3, [r5, #12]
 80056ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056ee:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80056f0:	f7fe fcc6 	bl	8004080 <HAL_GetTick>
 80056f4:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056f6:	e005      	b.n	8005704 <HAL_RCC_OscConfig+0x3f8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056f8:	f7fe fcc2 	bl	8004080 <HAL_GetTick>
 80056fc:	1b00      	subs	r0, r0, r4
 80056fe:	2802      	cmp	r0, #2
 8005700:	f63f af75 	bhi.w	80055ee <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005704:	6833      	ldr	r3, [r6, #0]
 8005706:	019a      	lsls	r2, r3, #6
 8005708:	d5f6      	bpl.n	80056f8 <HAL_RCC_OscConfig+0x3ec>
 800570a:	e6e3      	b.n	80054d4 <HAL_RCC_OscConfig+0x1c8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800570c:	4b1e      	ldr	r3, [pc, #120]	@ (8005788 <HAL_RCC_OscConfig+0x47c>)
 800570e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005712:	f042 0204 	orr.w	r2, r2, #4
 8005716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800571a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800571e:	f042 0201 	orr.w	r2, r2, #1
 8005722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005726:	e76f      	b.n	8005608 <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005728:	2b01      	cmp	r3, #1
 800572a:	d0b0      	beq.n	800568e <HAL_RCC_OscConfig+0x382>
      temp_pllckcfg = RCC->PLLCFGR;
 800572c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800572e:	6a22      	ldr	r2, [r4, #32]
 8005730:	f003 0103 	and.w	r1, r3, #3
 8005734:	4291      	cmp	r1, r2
 8005736:	d1aa      	bne.n	800568e <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005738:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800573a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800573e:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005740:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005744:	d1a3      	bne.n	800568e <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005746:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005748:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800574c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005750:	d19d      	bne.n	800568e <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005752:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005754:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005758:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800575c:	d197      	bne.n	800568e <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800575e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005760:	0852      	lsrs	r2, r2, #1
 8005762:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8005766:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005768:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800576c:	d18f      	bne.n	800568e <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800576e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8005770:	0852      	lsrs	r2, r2, #1
 8005772:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8005776:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005778:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800577c:	bf14      	ite	ne
 800577e:	2001      	movne	r0, #1
 8005780:	2000      	moveq	r0, #0
 8005782:	e6a8      	b.n	80054d6 <HAL_RCC_OscConfig+0x1ca>
    return HAL_ERROR;
 8005784:	2001      	movs	r0, #1
}
 8005786:	4770      	bx	lr
 8005788:	40021000 	.word	0x40021000
 800578c:	019f800c 	.word	0x019f800c

08005790 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005790:	4b18      	ldr	r3, [pc, #96]	@ (80057f4 <HAL_RCC_GetSysClockFreq+0x64>)
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	f002 020c 	and.w	r2, r2, #12
 8005798:	2a04      	cmp	r2, #4
 800579a:	d026      	beq.n	80057ea <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800579c:	689a      	ldr	r2, [r3, #8]
 800579e:	f002 020c 	and.w	r2, r2, #12
 80057a2:	2a08      	cmp	r2, #8
 80057a4:	d023      	beq.n	80057ee <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	f002 020c 	and.w	r2, r2, #12
 80057ac:	2a0c      	cmp	r2, #12
 80057ae:	d001      	beq.n	80057b4 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80057b0:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80057b2:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057b4:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057b6:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057b8:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057ba:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 80057be:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057c0:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057c4:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057c8:	bf0c      	ite	eq
 80057ca:	4b0b      	ldreq	r3, [pc, #44]	@ (80057f8 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057cc:	4b0b      	ldrne	r3, [pc, #44]	@ (80057fc <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057ce:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80057d4:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80057d8:	4b06      	ldr	r3, [pc, #24]	@ (80057f4 <HAL_RCC_GetSysClockFreq+0x64>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80057e0:	3301      	adds	r3, #1
 80057e2:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80057e4:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 80057e8:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80057ea:	4804      	ldr	r0, [pc, #16]	@ (80057fc <HAL_RCC_GetSysClockFreq+0x6c>)
 80057ec:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80057ee:	4802      	ldr	r0, [pc, #8]	@ (80057f8 <HAL_RCC_GetSysClockFreq+0x68>)
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40021000 	.word	0x40021000
 80057f8:	016e3600 	.word	0x016e3600
 80057fc:	00f42400 	.word	0x00f42400

08005800 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005800:	2800      	cmp	r0, #0
 8005802:	f000 80ee 	beq.w	80059e2 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005806:	4a78      	ldr	r2, [pc, #480]	@ (80059e8 <HAL_RCC_ClockConfig+0x1e8>)
{
 8005808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800580c:	6813      	ldr	r3, [r2, #0]
 800580e:	f003 030f 	and.w	r3, r3, #15
 8005812:	428b      	cmp	r3, r1
 8005814:	460d      	mov	r5, r1
 8005816:	4604      	mov	r4, r0
 8005818:	d20c      	bcs.n	8005834 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800581a:	6813      	ldr	r3, [r2, #0]
 800581c:	f023 030f 	bic.w	r3, r3, #15
 8005820:	430b      	orrs	r3, r1
 8005822:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005824:	6813      	ldr	r3, [r2, #0]
 8005826:	f003 030f 	and.w	r3, r3, #15
 800582a:	428b      	cmp	r3, r1
 800582c:	d002      	beq.n	8005834 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800582e:	2001      	movs	r0, #1
}
 8005830:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005834:	6823      	ldr	r3, [r4, #0]
 8005836:	07df      	lsls	r7, r3, #31
 8005838:	d569      	bpl.n	800590e <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800583a:	6867      	ldr	r7, [r4, #4]
 800583c:	2f03      	cmp	r7, #3
 800583e:	f000 80a0 	beq.w	8005982 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005842:	4b6a      	ldr	r3, [pc, #424]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005844:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005846:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005848:	f000 8097 	beq.w	800597a <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800584c:	055b      	lsls	r3, r3, #21
 800584e:	d5ee      	bpl.n	800582e <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005850:	f7ff ff9e 	bl	8005790 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005854:	4b66      	ldr	r3, [pc, #408]	@ (80059f0 <HAL_RCC_ClockConfig+0x1f0>)
 8005856:	4298      	cmp	r0, r3
 8005858:	f240 80c0 	bls.w	80059dc <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800585c:	4a63      	ldr	r2, [pc, #396]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 800585e:	6893      	ldr	r3, [r2, #8]
 8005860:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005868:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800586a:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800586e:	4e5f      	ldr	r6, [pc, #380]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 8005870:	68b3      	ldr	r3, [r6, #8]
 8005872:	f023 0303 	bic.w	r3, r3, #3
 8005876:	433b      	orrs	r3, r7
 8005878:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800587a:	f7fe fc01 	bl	8004080 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800587e:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005882:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005884:	e004      	b.n	8005890 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005886:	f7fe fbfb 	bl	8004080 <HAL_GetTick>
 800588a:	1bc0      	subs	r0, r0, r7
 800588c:	4540      	cmp	r0, r8
 800588e:	d871      	bhi.n	8005974 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005890:	68b3      	ldr	r3, [r6, #8]
 8005892:	6862      	ldr	r2, [r4, #4]
 8005894:	f003 030c 	and.w	r3, r3, #12
 8005898:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800589c:	d1f3      	bne.n	8005886 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	079f      	lsls	r7, r3, #30
 80058a2:	d436      	bmi.n	8005912 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80058a4:	f1b9 0f00 	cmp.w	r9, #0
 80058a8:	d003      	beq.n	80058b2 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80058aa:	68b3      	ldr	r3, [r6, #8]
 80058ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058b0:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058b2:	4e4d      	ldr	r6, [pc, #308]	@ (80059e8 <HAL_RCC_ClockConfig+0x1e8>)
 80058b4:	6833      	ldr	r3, [r6, #0]
 80058b6:	f003 030f 	and.w	r3, r3, #15
 80058ba:	42ab      	cmp	r3, r5
 80058bc:	d846      	bhi.n	800594c <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	075a      	lsls	r2, r3, #29
 80058c2:	d506      	bpl.n	80058d2 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058c4:	4949      	ldr	r1, [pc, #292]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 80058c6:	68e0      	ldr	r0, [r4, #12]
 80058c8:	688a      	ldr	r2, [r1, #8]
 80058ca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80058ce:	4302      	orrs	r2, r0
 80058d0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058d2:	071b      	lsls	r3, r3, #28
 80058d4:	d507      	bpl.n	80058e6 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058d6:	4a45      	ldr	r2, [pc, #276]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 80058d8:	6921      	ldr	r1, [r4, #16]
 80058da:	6893      	ldr	r3, [r2, #8]
 80058dc:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80058e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80058e4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058e6:	f7ff ff53 	bl	8005790 <HAL_RCC_GetSysClockFreq>
 80058ea:	4a40      	ldr	r2, [pc, #256]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 80058ec:	4c41      	ldr	r4, [pc, #260]	@ (80059f4 <HAL_RCC_ClockConfig+0x1f4>)
 80058ee:	6892      	ldr	r2, [r2, #8]
 80058f0:	4941      	ldr	r1, [pc, #260]	@ (80059f8 <HAL_RCC_ClockConfig+0x1f8>)
 80058f2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80058f6:	4603      	mov	r3, r0
 80058f8:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 80058fa:	4840      	ldr	r0, [pc, #256]	@ (80059fc <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058fc:	f002 021f 	and.w	r2, r2, #31
 8005900:	40d3      	lsrs	r3, r2
 8005902:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005904:	6800      	ldr	r0, [r0, #0]
}
 8005906:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800590a:	f7fe bb77 	b.w	8003ffc <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800590e:	079e      	lsls	r6, r3, #30
 8005910:	d5cf      	bpl.n	80058b2 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005912:	0758      	lsls	r0, r3, #29
 8005914:	d504      	bpl.n	8005920 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005916:	4935      	ldr	r1, [pc, #212]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 8005918:	688a      	ldr	r2, [r1, #8]
 800591a:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800591e:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005920:	0719      	lsls	r1, r3, #28
 8005922:	d506      	bpl.n	8005932 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005924:	4a31      	ldr	r2, [pc, #196]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 8005926:	6893      	ldr	r3, [r2, #8]
 8005928:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800592c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005930:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005932:	4a2e      	ldr	r2, [pc, #184]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 8005934:	68a1      	ldr	r1, [r4, #8]
 8005936:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005938:	4e2b      	ldr	r6, [pc, #172]	@ (80059e8 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800593a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800593e:	430b      	orrs	r3, r1
 8005940:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005942:	6833      	ldr	r3, [r6, #0]
 8005944:	f003 030f 	and.w	r3, r3, #15
 8005948:	42ab      	cmp	r3, r5
 800594a:	d9b8      	bls.n	80058be <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800594c:	6833      	ldr	r3, [r6, #0]
 800594e:	f023 030f 	bic.w	r3, r3, #15
 8005952:	432b      	orrs	r3, r5
 8005954:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005956:	f7fe fb93 	bl	8004080 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800595a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800595e:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005960:	6833      	ldr	r3, [r6, #0]
 8005962:	f003 030f 	and.w	r3, r3, #15
 8005966:	42ab      	cmp	r3, r5
 8005968:	d0a9      	beq.n	80058be <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800596a:	f7fe fb89 	bl	8004080 <HAL_GetTick>
 800596e:	1bc0      	subs	r0, r0, r7
 8005970:	4540      	cmp	r0, r8
 8005972:	d9f5      	bls.n	8005960 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8005974:	2003      	movs	r0, #3
}
 8005976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800597a:	039a      	lsls	r2, r3, #14
 800597c:	f53f af68 	bmi.w	8005850 <HAL_RCC_ClockConfig+0x50>
 8005980:	e755      	b.n	800582e <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005982:	4a1a      	ldr	r2, [pc, #104]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
 8005984:	6811      	ldr	r1, [r2, #0]
 8005986:	0188      	lsls	r0, r1, #6
 8005988:	f57f af51 	bpl.w	800582e <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800598c:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800598e:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005990:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8005992:	4e17      	ldr	r6, [pc, #92]	@ (80059f0 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005994:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8005998:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800599a:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800599e:	bf0c      	ite	eq
 80059a0:	4817      	ldreq	r0, [pc, #92]	@ (8005a00 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059a2:	4818      	ldrne	r0, [pc, #96]	@ (8005a04 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059a4:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059a6:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80059aa:	4810      	ldr	r0, [pc, #64]	@ (80059ec <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059ac:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80059b0:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80059b4:	68c1      	ldr	r1, [r0, #12]
 80059b6:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80059ba:	3101      	adds	r1, #1
 80059bc:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 80059be:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80059c2:	42b2      	cmp	r2, r6
 80059c4:	d90a      	bls.n	80059dc <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80059c6:	6882      	ldr	r2, [r0, #8]
 80059c8:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 80059cc:	f43f af46 	beq.w	800585c <HAL_RCC_ClockConfig+0x5c>
 80059d0:	0799      	lsls	r1, r3, #30
 80059d2:	d503      	bpl.n	80059dc <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80059d4:	68a3      	ldr	r3, [r4, #8]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f43f af40 	beq.w	800585c <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059dc:	f04f 0900 	mov.w	r9, #0
 80059e0:	e745      	b.n	800586e <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 80059e2:	2001      	movs	r0, #1
}
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	40022000 	.word	0x40022000
 80059ec:	40021000 	.word	0x40021000
 80059f0:	04c4b400 	.word	0x04c4b400
 80059f4:	08009760 	.word	0x08009760
 80059f8:	20000554 	.word	0x20000554
 80059fc:	2000055c 	.word	0x2000055c
 8005a00:	016e3600 	.word	0x016e3600
 8005a04:	00f42400 	.word	0x00f42400

08005a08 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005a08:	4b01      	ldr	r3, [pc, #4]	@ (8005a10 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005a0a:	6818      	ldr	r0, [r3, #0]
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	20000554 	.word	0x20000554

08005a14 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a14:	4b05      	ldr	r3, [pc, #20]	@ (8005a2c <HAL_RCC_GetPCLK1Freq+0x18>)
 8005a16:	4a06      	ldr	r2, [pc, #24]	@ (8005a30 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005a18:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005a1a:	4906      	ldr	r1, [pc, #24]	@ (8005a34 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a1c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005a20:	6808      	ldr	r0, [r1, #0]
 8005a22:	5cd3      	ldrb	r3, [r2, r3]
 8005a24:	f003 031f 	and.w	r3, r3, #31
}
 8005a28:	40d8      	lsrs	r0, r3
 8005a2a:	4770      	bx	lr
 8005a2c:	40021000 	.word	0x40021000
 8005a30:	08009758 	.word	0x08009758
 8005a34:	20000554 	.word	0x20000554

08005a38 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a38:	4b05      	ldr	r3, [pc, #20]	@ (8005a50 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005a3a:	4a06      	ldr	r2, [pc, #24]	@ (8005a54 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005a3e:	4906      	ldr	r1, [pc, #24]	@ (8005a58 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a40:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005a44:	6808      	ldr	r0, [r1, #0]
 8005a46:	5cd3      	ldrb	r3, [r2, r3]
 8005a48:	f003 031f 	and.w	r3, r3, #31
}
 8005a4c:	40d8      	lsrs	r0, r3
 8005a4e:	4770      	bx	lr
 8005a50:	40021000 	.word	0x40021000
 8005a54:	08009758 	.word	0x08009758
 8005a58:	20000554 	.word	0x20000554

08005a5c <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8005a5c:	4a02      	ldr	r2, [pc, #8]	@ (8005a68 <HAL_RCC_EnableCSS+0xc>)
 8005a5e:	6813      	ldr	r3, [r2, #0]
 8005a60:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a64:	6013      	str	r3, [r2, #0]
}
 8005a66:	4770      	bx	lr
 8005a68:	40021000 	.word	0x40021000

08005a6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a70:	6803      	ldr	r3, [r0, #0]
{
 8005a72:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a74:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 8005a78:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a7a:	d052      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a7c:	4ba1      	ldr	r3, [pc, #644]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005a7e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005a80:	00d5      	lsls	r5, r2, #3
 8005a82:	f140 8108 	bpl.w	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    FlagStatus       pwrclkchanged = RESET;
 8005a86:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a88:	4d9f      	ldr	r5, [pc, #636]	@ (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005a8a:	682b      	ldr	r3, [r5, #0]
 8005a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a90:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a92:	f7fe faf5 	bl	8004080 <HAL_GetTick>
 8005a96:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a98:	e005      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a9a:	f7fe faf1 	bl	8004080 <HAL_GetTick>
 8005a9e:	1b83      	subs	r3, r0, r6
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	f200 8103 	bhi.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0x240>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005aa6:	682b      	ldr	r3, [r5, #0]
 8005aa8:	05d8      	lsls	r0, r3, #23
 8005aaa:	d5f6      	bpl.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005aac:	4d95      	ldr	r5, [pc, #596]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005aae:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005ab0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005ab4:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005ab8:	d026      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d024      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005abe:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ac2:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005ac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aca:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ace:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005ad2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ad6:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ada:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ade:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8005ae0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ae4:	d510      	bpl.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae6:	f7fe facb 	bl	8004080 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aea:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8005aee:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005af0:	e005      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005af2:	f7fe fac5 	bl	8004080 <HAL_GetTick>
 8005af6:	1b80      	subs	r0, r0, r6
 8005af8:	4540      	cmp	r0, r8
 8005afa:	f200 80d7 	bhi.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0x240>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005afe:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005b02:	079b      	lsls	r3, r3, #30
 8005b04:	d5f5      	bpl.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b06:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005b08:	497e      	ldr	r1, [pc, #504]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005b0a:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8005b0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b18:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b1a:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8005b1c:	2f00      	cmp	r7, #0
 8005b1e:	f040 80ca 	bne.w	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b22:	07de      	lsls	r6, r3, #31
 8005b24:	d508      	bpl.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b26:	4977      	ldr	r1, [pc, #476]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005b28:	6865      	ldr	r5, [r4, #4]
 8005b2a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b2e:	f022 0203 	bic.w	r2, r2, #3
 8005b32:	432a      	orrs	r2, r5
 8005b34:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b38:	079d      	lsls	r5, r3, #30
 8005b3a:	d508      	bpl.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b3c:	4971      	ldr	r1, [pc, #452]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005b3e:	68a5      	ldr	r5, [r4, #8]
 8005b40:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b44:	f022 020c 	bic.w	r2, r2, #12
 8005b48:	432a      	orrs	r2, r5
 8005b4a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b4e:	0759      	lsls	r1, r3, #29
 8005b50:	d508      	bpl.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b52:	496c      	ldr	r1, [pc, #432]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005b54:	68e5      	ldr	r5, [r4, #12]
 8005b56:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b5a:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8005b5e:	432a      	orrs	r2, r5
 8005b60:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b64:	071a      	lsls	r2, r3, #28
 8005b66:	d508      	bpl.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b68:	4966      	ldr	r1, [pc, #408]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005b6a:	6925      	ldr	r5, [r4, #16]
 8005b6c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b70:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8005b74:	432a      	orrs	r2, r5
 8005b76:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b7a:	069f      	lsls	r7, r3, #26
 8005b7c:	d508      	bpl.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b7e:	4961      	ldr	r1, [pc, #388]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005b80:	6965      	ldr	r5, [r4, #20]
 8005b82:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b86:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005b8a:	432a      	orrs	r2, r5
 8005b8c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b90:	065e      	lsls	r6, r3, #25
 8005b92:	d508      	bpl.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b94:	495b      	ldr	r1, [pc, #364]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005b96:	69a5      	ldr	r5, [r4, #24]
 8005b98:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b9c:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8005ba0:	432a      	orrs	r2, r5
 8005ba2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ba6:	061d      	lsls	r5, r3, #24
 8005ba8:	d508      	bpl.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005baa:	4956      	ldr	r1, [pc, #344]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005bac:	69e5      	ldr	r5, [r4, #28]
 8005bae:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005bb2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005bb6:	432a      	orrs	r2, r5
 8005bb8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bbc:	05d9      	lsls	r1, r3, #23
 8005bbe:	d508      	bpl.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bc0:	4950      	ldr	r1, [pc, #320]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005bc2:	6a25      	ldr	r5, [r4, #32]
 8005bc4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005bc8:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8005bcc:	432a      	orrs	r2, r5
 8005bce:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bd2:	059a      	lsls	r2, r3, #22
 8005bd4:	d508      	bpl.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005bd6:	494b      	ldr	r1, [pc, #300]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005bd8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8005bda:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005bde:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8005be2:	432a      	orrs	r2, r5
 8005be4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005be8:	055f      	lsls	r7, r3, #21
 8005bea:	d50b      	bpl.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bec:	4945      	ldr	r1, [pc, #276]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005bee:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8005bf0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005bf4:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005bf8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005bfa:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bfe:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005c02:	d05e      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x256>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005c04:	051e      	lsls	r6, r3, #20
 8005c06:	d50b      	bpl.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c08:	493e      	ldr	r1, [pc, #248]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005c0a:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8005c0c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005c10:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8005c14:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005c16:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c1a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005c1e:	d055      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x260>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c20:	04dd      	lsls	r5, r3, #19
 8005c22:	d50b      	bpl.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c24:	4937      	ldr	r1, [pc, #220]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005c26:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8005c28:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005c2c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005c30:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c32:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c36:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c3a:	d04c      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c3c:	0499      	lsls	r1, r3, #18
 8005c3e:	d50b      	bpl.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c40:	4930      	ldr	r1, [pc, #192]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005c42:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8005c44:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005c48:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005c4c:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c4e:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c52:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c56:	d043      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c58:	045a      	lsls	r2, r3, #17
 8005c5a:	d50b      	bpl.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c5c:	4929      	ldr	r1, [pc, #164]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005c5e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8005c60:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005c64:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005c68:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c6a:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c6e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c72:	d03a      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x27e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c74:	041b      	lsls	r3, r3, #16
 8005c76:	d50b      	bpl.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c78:	4a22      	ldr	r2, [pc, #136]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005c7a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8005c7c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8005c80:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8005c84:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c86:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c8a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c8e:	d031      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x288>
  }

#endif /* QUADSPI */

  return status;
}
 8005c90:	b002      	add	sp, #8
 8005c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c96:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005c98:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005c9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ca4:	9301      	str	r3, [sp, #4]
 8005ca6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005ca8:	2701      	movs	r7, #1
 8005caa:	e6ed      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cac:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8005cae:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8005cb0:	2f00      	cmp	r7, #0
 8005cb2:	f43f af36 	beq.w	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cb6:	4913      	ldr	r1, [pc, #76]	@ (8005d04 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005cb8:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8005cba:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005cbe:	658a      	str	r2, [r1, #88]	@ 0x58
 8005cc0:	e72f      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cc2:	68ca      	ldr	r2, [r1, #12]
 8005cc4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cc8:	60ca      	str	r2, [r1, #12]
 8005cca:	e79b      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ccc:	68ca      	ldr	r2, [r1, #12]
 8005cce:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cd2:	60ca      	str	r2, [r1, #12]
 8005cd4:	e7a4      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cd6:	68ca      	ldr	r2, [r1, #12]
 8005cd8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cdc:	60ca      	str	r2, [r1, #12]
 8005cde:	e7ad      	b.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ce0:	68ca      	ldr	r2, [r1, #12]
 8005ce2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005ce6:	60ca      	str	r2, [r1, #12]
 8005ce8:	e7b6      	b.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cea:	68ca      	ldr	r2, [r1, #12]
 8005cec:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cf0:	60ca      	str	r2, [r1, #12]
 8005cf2:	e7bf      	b.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005cf4:	68d3      	ldr	r3, [r2, #12]
 8005cf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cfa:	60d3      	str	r3, [r2, #12]
}
 8005cfc:	b002      	add	sp, #8
 8005cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d02:	bf00      	nop
 8005d04:	40021000 	.word	0x40021000
 8005d08:	40007000 	.word	0x40007000

08005d0c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d0c:	6a03      	ldr	r3, [r0, #32]
 8005d0e:	f023 0301 	bic.w	r3, r3, #1
 8005d12:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d14:	6a03      	ldr	r3, [r0, #32]
{
 8005d16:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d18:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d1a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d1c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d1e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005d22:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005d26:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d28:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8005d2a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8005d2e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d30:	4d13      	ldr	r5, [pc, #76]	@ (8005d80 <TIM_OC1_SetConfig+0x74>)
 8005d32:	42a8      	cmp	r0, r5
 8005d34:	d00f      	beq.n	8005d56 <TIM_OC1_SetConfig+0x4a>
 8005d36:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005d3a:	42a8      	cmp	r0, r5
 8005d3c:	d00b      	beq.n	8005d56 <TIM_OC1_SetConfig+0x4a>
 8005d3e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8005d42:	42a8      	cmp	r0, r5
 8005d44:	d007      	beq.n	8005d56 <TIM_OC1_SetConfig+0x4a>
 8005d46:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005d4a:	42a8      	cmp	r0, r5
 8005d4c:	d003      	beq.n	8005d56 <TIM_OC1_SetConfig+0x4a>
 8005d4e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005d52:	42a8      	cmp	r0, r5
 8005d54:	d10d      	bne.n	8005d72 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d56:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d58:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005d5c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d5e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d62:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d66:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d6a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d6e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d72:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005d74:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005d76:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005d78:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8005d7a:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8005d7c:	6203      	str	r3, [r0, #32]
}
 8005d7e:	4770      	bx	lr
 8005d80:	40012c00 	.word	0x40012c00

08005d84 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d84:	6a03      	ldr	r3, [r0, #32]
 8005d86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d8a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d8c:	6a03      	ldr	r3, [r0, #32]
{
 8005d8e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d90:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d92:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d94:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d96:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005d9a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005d9e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005da0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8005da2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005da6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005daa:	4d14      	ldr	r5, [pc, #80]	@ (8005dfc <TIM_OC3_SetConfig+0x78>)
 8005dac:	42a8      	cmp	r0, r5
 8005dae:	d00f      	beq.n	8005dd0 <TIM_OC3_SetConfig+0x4c>
 8005db0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005db4:	42a8      	cmp	r0, r5
 8005db6:	d00b      	beq.n	8005dd0 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005db8:	4d11      	ldr	r5, [pc, #68]	@ (8005e00 <TIM_OC3_SetConfig+0x7c>)
 8005dba:	42a8      	cmp	r0, r5
 8005dbc:	d00f      	beq.n	8005dde <TIM_OC3_SetConfig+0x5a>
 8005dbe:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005dc2:	42a8      	cmp	r0, r5
 8005dc4:	d00b      	beq.n	8005dde <TIM_OC3_SetConfig+0x5a>
 8005dc6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005dca:	42a8      	cmp	r0, r5
 8005dcc:	d10f      	bne.n	8005dee <TIM_OC3_SetConfig+0x6a>
 8005dce:	e006      	b.n	8005dde <TIM_OC3_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dd0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dd6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8005dda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dde:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005de2:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005de6:	ea46 0c05 	orr.w	ip, r6, r5
 8005dea:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dee:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005df0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005df2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005df4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8005df6:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005df8:	6203      	str	r3, [r0, #32]
}
 8005dfa:	4770      	bx	lr
 8005dfc:	40012c00 	.word	0x40012c00
 8005e00:	40014000 	.word	0x40014000

08005e04 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e04:	6a03      	ldr	r3, [r0, #32]
 8005e06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e0a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e0c:	6a03      	ldr	r3, [r0, #32]
{
 8005e0e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e10:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e12:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e14:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e16:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8005e1a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e1e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e22:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8005e24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e28:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005e2c:	4d14      	ldr	r5, [pc, #80]	@ (8005e80 <TIM_OC4_SetConfig+0x7c>)
 8005e2e:	42a8      	cmp	r0, r5
 8005e30:	d00f      	beq.n	8005e52 <TIM_OC4_SetConfig+0x4e>
 8005e32:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005e36:	42a8      	cmp	r0, r5
 8005e38:	d00b      	beq.n	8005e52 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e3a:	4d12      	ldr	r5, [pc, #72]	@ (8005e84 <TIM_OC4_SetConfig+0x80>)
 8005e3c:	42a8      	cmp	r0, r5
 8005e3e:	d00f      	beq.n	8005e60 <TIM_OC4_SetConfig+0x5c>
 8005e40:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005e44:	42a8      	cmp	r0, r5
 8005e46:	d00b      	beq.n	8005e60 <TIM_OC4_SetConfig+0x5c>
 8005e48:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005e4c:	42a8      	cmp	r0, r5
 8005e4e:	d10f      	bne.n	8005e70 <TIM_OC4_SetConfig+0x6c>
 8005e50:	e006      	b.n	8005e60 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005e52:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8005e54:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005e58:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8005e5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005e60:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005e64:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005e68:	ea46 0c05 	orr.w	ip, r6, r5
 8005e6c:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e70:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005e72:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005e74:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005e76:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8005e78:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8005e7a:	6203      	str	r3, [r0, #32]
}
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	40012c00 	.word	0x40012c00
 8005e84:	40014000 	.word	0x40014000

08005e88 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	d06d      	beq.n	8005f68 <HAL_TIM_Base_Init+0xe0>
{
 8005e8c:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005e8e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005e92:	4604      	mov	r4, r0
 8005e94:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d060      	beq.n	8005f5e <HAL_TIM_Base_Init+0xd6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e9c:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e9e:	4e33      	ldr	r6, [pc, #204]	@ (8005f6c <HAL_TIM_Base_Init+0xe4>)
  TIMx->PSC = Structure->Prescaler;
 8005ea0:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ea2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ea4:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eac:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8005eae:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eb0:	d044      	beq.n	8005f3c <HAL_TIM_Base_Init+0xb4>
 8005eb2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005eb6:	d017      	beq.n	8005ee8 <HAL_TIM_Base_Init+0x60>
 8005eb8:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8005ebc:	42b2      	cmp	r2, r6
 8005ebe:	d013      	beq.n	8005ee8 <HAL_TIM_Base_Init+0x60>
 8005ec0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005ec4:	42b2      	cmp	r2, r6
 8005ec6:	d00f      	beq.n	8005ee8 <HAL_TIM_Base_Init+0x60>
 8005ec8:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 8005ecc:	42b2      	cmp	r2, r6
 8005ece:	d035      	beq.n	8005f3c <HAL_TIM_Base_Init+0xb4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ed0:	4e27      	ldr	r6, [pc, #156]	@ (8005f70 <HAL_TIM_Base_Init+0xe8>)
 8005ed2:	42b2      	cmp	r2, r6
 8005ed4:	d036      	beq.n	8005f44 <HAL_TIM_Base_Init+0xbc>
 8005ed6:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005eda:	42b2      	cmp	r2, r6
 8005edc:	d032      	beq.n	8005f44 <HAL_TIM_Base_Init+0xbc>
 8005ede:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005ee2:	42b2      	cmp	r2, r6
 8005ee4:	d108      	bne.n	8005ef8 <HAL_TIM_Base_Init+0x70>
 8005ee6:	e02d      	b.n	8005f44 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 8005ee8:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005eee:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ef2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ef6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ef8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005efc:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005efe:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f00:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005f02:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005f04:	2301      	movs	r3, #1
 8005f06:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f08:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f0c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005f10:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005f14:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005f18:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005f1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f24:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005f28:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005f2c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005f30:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005f34:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005f38:	2000      	movs	r0, #0
}
 8005f3a:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8005f3c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005f42:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f44:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f4a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f50:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005f52:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f54:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005f56:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005f58:	6963      	ldr	r3, [r4, #20]
 8005f5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f5c:	e7d2      	b.n	8005f04 <HAL_TIM_Base_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8005f5e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005f62:	f7fd fdb9 	bl	8003ad8 <HAL_TIM_Base_MspInit>
 8005f66:	e799      	b.n	8005e9c <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 8005f68:	2001      	movs	r0, #1
}
 8005f6a:	4770      	bx	lr
 8005f6c:	40012c00 	.word	0x40012c00
 8005f70:	40014000 	.word	0x40014000

08005f74 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005f74:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d122      	bne.n	8005fc2 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f7c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f7e:	4916      	ldr	r1, [pc, #88]	@ (8005fd8 <HAL_TIM_Base_Start_IT+0x64>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005f80:	2202      	movs	r2, #2
 8005f82:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f86:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f88:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f8a:	f042 0201 	orr.w	r2, r2, #1
 8005f8e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f90:	d019      	beq.n	8005fc6 <HAL_TIM_Base_Start_IT+0x52>
 8005f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f96:	d016      	beq.n	8005fc6 <HAL_TIM_Base_Start_IT+0x52>
 8005f98:	4a10      	ldr	r2, [pc, #64]	@ (8005fdc <HAL_TIM_Base_Start_IT+0x68>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d013      	beq.n	8005fc6 <HAL_TIM_Base_Start_IT+0x52>
 8005f9e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d00f      	beq.n	8005fc6 <HAL_TIM_Base_Start_IT+0x52>
 8005fa6:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d00b      	beq.n	8005fc6 <HAL_TIM_Base_Start_IT+0x52>
 8005fae:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d007      	beq.n	8005fc6 <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	f042 0201 	orr.w	r2, r2, #1
 8005fbc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	4770      	bx	lr
    return HAL_ERROR;
 8005fc2:	2001      	movs	r0, #1
}
 8005fc4:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fc6:	6899      	ldr	r1, [r3, #8]
 8005fc8:	4a05      	ldr	r2, [pc, #20]	@ (8005fe0 <HAL_TIM_Base_Start_IT+0x6c>)
 8005fca:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fcc:	2a06      	cmp	r2, #6
 8005fce:	d0f6      	beq.n	8005fbe <HAL_TIM_Base_Start_IT+0x4a>
 8005fd0:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005fd4:	d1ef      	bne.n	8005fb6 <HAL_TIM_Base_Start_IT+0x42>
 8005fd6:	e7f2      	b.n	8005fbe <HAL_TIM_Base_Start_IT+0x4a>
 8005fd8:	40012c00 	.word	0x40012c00
 8005fdc:	40000400 	.word	0x40000400
 8005fe0:	00010007 	.word	0x00010007

08005fe4 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop

08005fe8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d06d      	beq.n	80060c8 <HAL_TIM_PWM_Init+0xe0>
{
 8005fec:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005fee:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005ff2:	4604      	mov	r4, r0
 8005ff4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d060      	beq.n	80060be <HAL_TIM_PWM_Init+0xd6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ffc:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ffe:	4e33      	ldr	r6, [pc, #204]	@ (80060cc <HAL_TIM_PWM_Init+0xe4>)
  TIMx->PSC = Structure->Prescaler;
 8006000:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006002:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006004:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8006006:	2302      	movs	r3, #2
 8006008:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800600c:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800600e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006010:	d044      	beq.n	800609c <HAL_TIM_PWM_Init+0xb4>
 8006012:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8006016:	d017      	beq.n	8006048 <HAL_TIM_PWM_Init+0x60>
 8006018:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 800601c:	42b2      	cmp	r2, r6
 800601e:	d013      	beq.n	8006048 <HAL_TIM_PWM_Init+0x60>
 8006020:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006024:	42b2      	cmp	r2, r6
 8006026:	d00f      	beq.n	8006048 <HAL_TIM_PWM_Init+0x60>
 8006028:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 800602c:	42b2      	cmp	r2, r6
 800602e:	d035      	beq.n	800609c <HAL_TIM_PWM_Init+0xb4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006030:	4e27      	ldr	r6, [pc, #156]	@ (80060d0 <HAL_TIM_PWM_Init+0xe8>)
 8006032:	42b2      	cmp	r2, r6
 8006034:	d036      	beq.n	80060a4 <HAL_TIM_PWM_Init+0xbc>
 8006036:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800603a:	42b2      	cmp	r2, r6
 800603c:	d032      	beq.n	80060a4 <HAL_TIM_PWM_Init+0xbc>
 800603e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006042:	42b2      	cmp	r2, r6
 8006044:	d108      	bne.n	8006058 <HAL_TIM_PWM_Init+0x70>
 8006046:	e02d      	b.n	80060a4 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 8006048:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800604a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800604e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006050:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006052:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006056:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006058:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800605c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800605e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006060:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006062:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006064:	2301      	movs	r3, #1
 8006066:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006068:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800606c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006070:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006074:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006078:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800607c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006084:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006088:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800608c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006090:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006094:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8006098:	2000      	movs	r0, #0
}
 800609a:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 800609c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800609e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80060a2:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060a4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80060a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060aa:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060b0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80060b2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060b4:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80060b6:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80060b8:	6963      	ldr	r3, [r4, #20]
 80060ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80060bc:	e7d2      	b.n	8006064 <HAL_TIM_PWM_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 80060be:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80060c2:	f7ff ff8f 	bl	8005fe4 <HAL_TIM_PWM_MspInit>
 80060c6:	e799      	b.n	8005ffc <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 80060c8:	2001      	movs	r0, #1
}
 80060ca:	4770      	bx	lr
 80060cc:	40012c00 	.word	0x40012c00
 80060d0:	40014000 	.word	0x40014000

080060d4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80060d4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80060d8:	2b01      	cmp	r3, #1
 80060da:	f000 8086 	beq.w	80061ea <HAL_TIM_ConfigClockSource+0x116>
 80060de:	4602      	mov	r2, r0
{
 80060e0:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80060e2:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80060e4:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80060e6:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80060ea:	2001      	movs	r0, #1
 80060ec:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80060f0:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060f2:	4b5c      	ldr	r3, [pc, #368]	@ (8006264 <HAL_TIM_ConfigClockSource+0x190>)
 80060f4:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 80060f6:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80060f8:	680b      	ldr	r3, [r1, #0]
 80060fa:	2b70      	cmp	r3, #112	@ 0x70
 80060fc:	f000 80a1 	beq.w	8006242 <HAL_TIM_ConfigClockSource+0x16e>
 8006100:	d827      	bhi.n	8006152 <HAL_TIM_ConfigClockSource+0x7e>
 8006102:	2b50      	cmp	r3, #80	@ 0x50
 8006104:	d073      	beq.n	80061ee <HAL_TIM_ConfigClockSource+0x11a>
 8006106:	d93c      	bls.n	8006182 <HAL_TIM_ConfigClockSource+0xae>
 8006108:	2b60      	cmp	r3, #96	@ 0x60
 800610a:	d11a      	bne.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800610c:	6a23      	ldr	r3, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800610e:	6848      	ldr	r0, [r1, #4]
 8006110:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006112:	f023 0310 	bic.w	r3, r3, #16
 8006116:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006118:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 800611a:	6a23      	ldr	r3, [r4, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800611c:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006120:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006124:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006128:	ea41 3105 	orr.w	r1, r1, r5, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800612c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800612e:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006130:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006132:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800613a:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800613e:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006140:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006142:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8006144:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006146:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800614a:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 800614e:	bc30      	pop	{r4, r5}
 8006150:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006156:	d064      	beq.n	8006222 <HAL_TIM_ConfigClockSource+0x14e>
 8006158:	d936      	bls.n	80061c8 <HAL_TIM_ConfigClockSource+0xf4>
 800615a:	4943      	ldr	r1, [pc, #268]	@ (8006268 <HAL_TIM_ConfigClockSource+0x194>)
 800615c:	428b      	cmp	r3, r1
 800615e:	d006      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x9a>
 8006160:	d92b      	bls.n	80061ba <HAL_TIM_ConfigClockSource+0xe6>
 8006162:	4942      	ldr	r1, [pc, #264]	@ (800626c <HAL_TIM_ConfigClockSource+0x198>)
 8006164:	428b      	cmp	r3, r1
 8006166:	d002      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x9a>
 8006168:	3130      	adds	r1, #48	@ 0x30
 800616a:	428b      	cmp	r3, r1
 800616c:	d1e9      	bne.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 800616e:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006170:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8006174:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006178:	4319      	orrs	r1, r3
 800617a:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 800617e:	60a1      	str	r1, [r4, #8]
}
 8006180:	e025      	b.n	80061ce <HAL_TIM_ConfigClockSource+0xfa>
  switch (sClockSourceConfig->ClockSource)
 8006182:	2b40      	cmp	r3, #64	@ 0x40
 8006184:	d125      	bne.n	80061d2 <HAL_TIM_ConfigClockSource+0xfe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006186:	684b      	ldr	r3, [r1, #4]
 8006188:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800618a:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800618c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006190:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006192:	6a23      	ldr	r3, [r4, #32]
 8006194:	f023 0301 	bic.w	r3, r3, #1
 8006198:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800619a:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800619c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061a0:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80061a4:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80061a6:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80061a8:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80061aa:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80061ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061b2:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80061b6:	60a3      	str	r3, [r4, #8]
}
 80061b8:	e009      	b.n	80061ce <HAL_TIM_ConfigClockSource+0xfa>
  switch (sClockSourceConfig->ClockSource)
 80061ba:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80061be:	d0d6      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x9a>
 80061c0:	3910      	subs	r1, #16
 80061c2:	428b      	cmp	r3, r1
 80061c4:	d0d3      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x9a>
 80061c6:	e7bc      	b.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
 80061c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061cc:	d1b9      	bne.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 80061ce:	2000      	movs	r0, #0
 80061d0:	e7b7      	b.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80061d2:	d8b6      	bhi.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
 80061d4:	2b20      	cmp	r3, #32
 80061d6:	d0ca      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x9a>
 80061d8:	d903      	bls.n	80061e2 <HAL_TIM_ConfigClockSource+0x10e>
 80061da:	2b30      	cmp	r3, #48	@ 0x30
 80061dc:	d0c7      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80061de:	2001      	movs	r0, #1
 80061e0:	e7af      	b.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80061e2:	f033 0110 	bics.w	r1, r3, #16
 80061e6:	d1ac      	bne.n	8006142 <HAL_TIM_ConfigClockSource+0x6e>
 80061e8:	e7c1      	b.n	800616e <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 80061ea:	2002      	movs	r0, #2
}
 80061ec:	4770      	bx	lr
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061ee:	684b      	ldr	r3, [r1, #4]
 80061f0:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80061f2:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061f4:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80061f8:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061fa:	6a23      	ldr	r3, [r4, #32]
 80061fc:	f023 0301 	bic.w	r3, r3, #1
 8006200:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006202:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006204:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006208:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800620c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800620e:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006210:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006212:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800621a:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800621e:	60a3      	str	r3, [r4, #8]
}
 8006220:	e7d5      	b.n	80061ce <HAL_TIM_ConfigClockSource+0xfa>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006222:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006226:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006228:	432b      	orrs	r3, r5
 800622a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800622c:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006230:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006234:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006236:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006238:	68a3      	ldr	r3, [r4, #8]
 800623a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800623e:	60a3      	str	r3, [r4, #8]
      break;
 8006240:	e7c5      	b.n	80061ce <HAL_TIM_ConfigClockSource+0xfa>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006242:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006246:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006248:	432b      	orrs	r3, r5
 800624a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800624c:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006250:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006254:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8006256:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006258:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800625a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800625e:	60a3      	str	r3, [r4, #8]
      break;
 8006260:	e7b5      	b.n	80061ce <HAL_TIM_ConfigClockSource+0xfa>
 8006262:	bf00      	nop
 8006264:	ffce0088 	.word	0xffce0088
 8006268:	00100030 	.word	0x00100030
 800626c:	00100040 	.word	0x00100040

08006270 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8006270:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006274:	2b01      	cmp	r3, #1
 8006276:	d069      	beq.n	800634c <HAL_TIM_SlaveConfigSynchro+0xdc>
 8006278:	4684      	mov	ip, r0
 800627a:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 800627c:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800627e:	2302      	movs	r3, #2
{
 8006280:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006282:	f88c 203c 	strb.w	r2, [ip, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006286:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800628a:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800628c:	684b      	ldr	r3, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800628e:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006290:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8006294:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006298:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 800629a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800629e:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80062a2:	4322      	orrs	r2, r4
  switch (sSlaveConfig->InputTrigger)
 80062a4:	2b60      	cmp	r3, #96	@ 0x60
  htim->Instance->SMCR = tmpsmcr;
 80062a6:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 80062a8:	d05e      	beq.n	8006368 <HAL_TIM_SlaveConfigSynchro+0xf8>
 80062aa:	d816      	bhi.n	80062da <HAL_TIM_SlaveConfigSynchro+0x6a>
 80062ac:	2b40      	cmp	r3, #64	@ 0x40
 80062ae:	d06e      	beq.n	800638e <HAL_TIM_SlaveConfigSynchro+0x11e>
 80062b0:	d933      	bls.n	800631a <HAL_TIM_SlaveConfigSynchro+0xaa>
 80062b2:	2b50      	cmp	r3, #80	@ 0x50
 80062b4:	d141      	bne.n	800633a <HAL_TIM_SlaveConfigSynchro+0xca>
  tmpccer = TIMx->CCER;
 80062b6:	6a03      	ldr	r3, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062b8:	688a      	ldr	r2, [r1, #8]
 80062ba:	6909      	ldr	r1, [r1, #16]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062bc:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80062c0:	431a      	orrs	r2, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062c2:	6a03      	ldr	r3, [r0, #32]
 80062c4:	f023 0301 	bic.w	r3, r3, #1
 80062c8:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062ca:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062d0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80062d4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80062d6:	6202      	str	r2, [r0, #32]
 80062d8:	e00d      	b.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 80062da:	2b70      	cmp	r3, #112	@ 0x70
 80062dc:	d038      	beq.n	8006350 <HAL_TIM_SlaveConfigSynchro+0xe0>
 80062de:	2b6f      	cmp	r3, #111	@ 0x6f
 80062e0:	d92b      	bls.n	800633a <HAL_TIM_SlaveConfigSynchro+0xca>
 80062e2:	4a2f      	ldr	r2, [pc, #188]	@ (80063a0 <HAL_TIM_SlaveConfigSynchro+0x130>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d006      	beq.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
 80062e8:	d91d      	bls.n	8006326 <HAL_TIM_SlaveConfigSynchro+0xb6>
 80062ea:	4a2e      	ldr	r2, [pc, #184]	@ (80063a4 <HAL_TIM_SlaveConfigSynchro+0x134>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d002      	beq.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
 80062f0:	3230      	adds	r2, #48	@ 0x30
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d121      	bne.n	800633a <HAL_TIM_SlaveConfigSynchro+0xca>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80062f6:	68c3      	ldr	r3, [r0, #12]
 80062f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062fc:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80062fe:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 8006300:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8006302:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006304:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006308:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 800630a:	f88c 103d 	strb.w	r1, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800630e:	f88c 203c 	strb.w	r2, [ip, #60]	@ 0x3c
  return HAL_OK;
 8006312:	4610      	mov	r0, r2
}
 8006314:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006318:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800631a:	2b20      	cmp	r3, #32
 800631c:	d0eb      	beq.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
 800631e:	d909      	bls.n	8006334 <HAL_TIM_SlaveConfigSynchro+0xc4>
 8006320:	2b30      	cmp	r3, #48	@ 0x30
 8006322:	d10a      	bne.n	800633a <HAL_TIM_SlaveConfigSynchro+0xca>
 8006324:	e7e7      	b.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006326:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800632a:	d0e4      	beq.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
 800632c:	3a10      	subs	r2, #16
 800632e:	4293      	cmp	r3, r2
 8006330:	d0e1      	beq.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
 8006332:	e002      	b.n	800633a <HAL_TIM_SlaveConfigSynchro+0xca>
 8006334:	f033 0310 	bics.w	r3, r3, #16
 8006338:	d0dd      	beq.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 800633a:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 800633c:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 800633e:	f88c 003d 	strb.w	r0, [ip, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006342:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 8006346:	f85d 4b04 	ldr.w	r4, [sp], #4
 800634a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800634c:	2002      	movs	r0, #2
}
 800634e:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006350:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8006354:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006356:	6909      	ldr	r1, [r1, #16]
 8006358:	4323      	orrs	r3, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800635a:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800635e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006362:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8006364:	6083      	str	r3, [r0, #8]
 8006366:	e7c6      	b.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006368:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800636a:	688c      	ldr	r4, [r1, #8]
 800636c:	6909      	ldr	r1, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800636e:	f023 0310 	bic.w	r3, r3, #16
 8006372:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006374:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8006376:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006378:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800637c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006380:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8006384:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8006388:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800638a:	6203      	str	r3, [r0, #32]
 800638c:	e7b3      	b.n	80062f6 <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800638e:	2c05      	cmp	r4, #5
 8006390:	d0d3      	beq.n	800633a <HAL_TIM_SlaveConfigSynchro+0xca>
 8006392:	f1b4 1f01 	cmp.w	r4, #65537	@ 0x10001
 8006396:	d0d0      	beq.n	800633a <HAL_TIM_SlaveConfigSynchro+0xca>
      tmpccer = htim->Instance->CCER;
 8006398:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800639a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800639c:	6a03      	ldr	r3, [r0, #32]
 800639e:	e791      	b.n	80062c4 <HAL_TIM_SlaveConfigSynchro+0x54>
 80063a0:	00100030 	.word	0x00100030
 80063a4:	00100040 	.word	0x00100040

080063a8 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop

080063ac <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop

080063b0 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop

080063b4 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop

080063b8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063b8:	6803      	ldr	r3, [r0, #0]
 80063ba:	691a      	ldr	r2, [r3, #16]
 80063bc:	0791      	lsls	r1, r2, #30
{
 80063be:	b510      	push	{r4, lr}
 80063c0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063c2:	d503      	bpl.n	80063cc <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	0792      	lsls	r2, r2, #30
 80063c8:	f100 808a 	bmi.w	80064e0 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063cc:	691a      	ldr	r2, [r3, #16]
 80063ce:	0752      	lsls	r2, r2, #29
 80063d0:	d502      	bpl.n	80063d8 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	0750      	lsls	r0, r2, #29
 80063d6:	d470      	bmi.n	80064ba <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	0711      	lsls	r1, r2, #28
 80063dc:	d502      	bpl.n	80063e4 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	0712      	lsls	r2, r2, #28
 80063e2:	d458      	bmi.n	8006496 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063e4:	691a      	ldr	r2, [r3, #16]
 80063e6:	06d1      	lsls	r1, r2, #27
 80063e8:	d502      	bpl.n	80063f0 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063ea:	68da      	ldr	r2, [r3, #12]
 80063ec:	06d2      	lsls	r2, r2, #27
 80063ee:	d43e      	bmi.n	800646e <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063f0:	691a      	ldr	r2, [r3, #16]
 80063f2:	07d0      	lsls	r0, r2, #31
 80063f4:	d503      	bpl.n	80063fe <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063f6:	68da      	ldr	r2, [r3, #12]
 80063f8:	07d1      	lsls	r1, r2, #31
 80063fa:	f100 808a 	bmi.w	8006512 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063fe:	691a      	ldr	r2, [r3, #16]
 8006400:	0612      	lsls	r2, r2, #24
 8006402:	d503      	bpl.n	800640c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006404:	68da      	ldr	r2, [r3, #12]
 8006406:	0610      	lsls	r0, r2, #24
 8006408:	f100 808b 	bmi.w	8006522 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800640c:	691a      	ldr	r2, [r3, #16]
 800640e:	05d1      	lsls	r1, r2, #23
 8006410:	d503      	bpl.n	800641a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006412:	68da      	ldr	r2, [r3, #12]
 8006414:	0612      	lsls	r2, r2, #24
 8006416:	f100 808c 	bmi.w	8006532 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800641a:	691a      	ldr	r2, [r3, #16]
 800641c:	0650      	lsls	r0, r2, #25
 800641e:	d503      	bpl.n	8006428 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006420:	68da      	ldr	r2, [r3, #12]
 8006422:	0651      	lsls	r1, r2, #25
 8006424:	f100 808d 	bmi.w	8006542 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	0692      	lsls	r2, r2, #26
 800642c:	d503      	bpl.n	8006436 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800642e:	68da      	ldr	r2, [r3, #12]
 8006430:	0690      	lsls	r0, r2, #26
 8006432:	f100 808e 	bmi.w	8006552 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006436:	691a      	ldr	r2, [r3, #16]
 8006438:	02d1      	lsls	r1, r2, #11
 800643a:	d503      	bpl.n	8006444 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	02d2      	lsls	r2, r2, #11
 8006440:	f100 808f 	bmi.w	8006562 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006444:	691a      	ldr	r2, [r3, #16]
 8006446:	0290      	lsls	r0, r2, #10
 8006448:	d503      	bpl.n	8006452 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	0291      	lsls	r1, r2, #10
 800644e:	f100 8090 	bmi.w	8006572 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006452:	691a      	ldr	r2, [r3, #16]
 8006454:	0252      	lsls	r2, r2, #9
 8006456:	d503      	bpl.n	8006460 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006458:	68da      	ldr	r2, [r3, #12]
 800645a:	0250      	lsls	r0, r2, #9
 800645c:	f100 8091 	bmi.w	8006582 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006460:	691a      	ldr	r2, [r3, #16]
 8006462:	0211      	lsls	r1, r2, #8
 8006464:	d502      	bpl.n	800646c <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006466:	68da      	ldr	r2, [r3, #12]
 8006468:	0212      	lsls	r2, r2, #8
 800646a:	d44a      	bmi.n	8006502 <HAL_TIM_IRQHandler+0x14a>
}
 800646c:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800646e:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006472:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006474:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006476:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800647e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006480:	f040 8090 	bne.w	80065a4 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006484:	f7ff ff90 	bl	80063a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006488:	4620      	mov	r0, r4
 800648a:	f7ff ff91 	bl	80063b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800648e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006490:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006492:	7722      	strb	r2, [r4, #28]
 8006494:	e7ac      	b.n	80063f0 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006496:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800649a:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800649c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800649e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80064a4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064a6:	d17a      	bne.n	800659e <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064a8:	f7ff ff7e 	bl	80063a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ac:	4620      	mov	r0, r4
 80064ae:	f7ff ff7f 	bl	80063b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064b2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80064b4:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064b6:	7722      	strb	r2, [r4, #28]
 80064b8:	e794      	b.n	80063e4 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064ba:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064be:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064c0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064c2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80064ca:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064cc:	d164      	bne.n	8006598 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ce:	f7ff ff6b 	bl	80063a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064d2:	4620      	mov	r0, r4
 80064d4:	f7ff ff6c 	bl	80063b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d8:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064da:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064dc:	7722      	strb	r2, [r4, #28]
 80064de:	e77b      	b.n	80063d8 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064e0:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064e4:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064e6:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064e8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	0799      	lsls	r1, r3, #30
 80064ee:	d150      	bne.n	8006592 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064f0:	f7ff ff5a 	bl	80063a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f4:	4620      	mov	r0, r4
 80064f6:	f7ff ff5b 	bl	80063b0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fa:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064fc:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fe:	7722      	strb	r2, [r4, #28]
 8006500:	e764      	b.n	80063cc <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006502:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006506:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006508:	611a      	str	r2, [r3, #16]
}
 800650a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800650e:	f000 ba79 	b.w	8006a04 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006512:	f06f 0201 	mvn.w	r2, #1
 8006516:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006518:	4620      	mov	r0, r4
 800651a:	f7fa fe53 	bl	80011c4 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800651e:	6823      	ldr	r3, [r4, #0]
 8006520:	e76d      	b.n	80063fe <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006522:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006526:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006528:	4620      	mov	r0, r4
 800652a:	f000 fa61 	bl	80069f0 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	e76c      	b.n	800640c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006532:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006536:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006538:	4620      	mov	r0, r4
 800653a:	f000 fa5b 	bl	80069f4 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	e76b      	b.n	800641a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006542:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006546:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006548:	4620      	mov	r0, r4
 800654a:	f7ff ff33 	bl	80063b4 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	e76a      	b.n	8006428 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006552:	f06f 0220 	mvn.w	r2, #32
 8006556:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006558:	4620      	mov	r0, r4
 800655a:	f000 fa47 	bl	80069ec <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800655e:	6823      	ldr	r3, [r4, #0]
 8006560:	e769      	b.n	8006436 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006562:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006566:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006568:	4620      	mov	r0, r4
 800656a:	f000 fa45 	bl	80069f8 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	e768      	b.n	8006444 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006572:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006576:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006578:	4620      	mov	r0, r4
 800657a:	f000 fa3f 	bl	80069fc <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800657e:	6823      	ldr	r3, [r4, #0]
 8006580:	e767      	b.n	8006452 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006582:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006586:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8006588:	4620      	mov	r0, r4
 800658a:	f000 fa39 	bl	8006a00 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	e766      	b.n	8006460 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 8006592:	f7ff ff0b 	bl	80063ac <HAL_TIM_IC_CaptureCallback>
 8006596:	e7b0      	b.n	80064fa <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8006598:	f7ff ff08 	bl	80063ac <HAL_TIM_IC_CaptureCallback>
 800659c:	e79c      	b.n	80064d8 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 800659e:	f7ff ff05 	bl	80063ac <HAL_TIM_IC_CaptureCallback>
 80065a2:	e786      	b.n	80064b2 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 80065a4:	f7ff ff02 	bl	80063ac <HAL_TIM_IC_CaptureCallback>
 80065a8:	e771      	b.n	800648e <HAL_TIM_IRQHandler+0xd6>
 80065aa:	bf00      	nop

080065ac <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065ac:	6a03      	ldr	r3, [r0, #32]
 80065ae:	f023 0310 	bic.w	r3, r3, #16
 80065b2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80065b4:	6a03      	ldr	r3, [r0, #32]
{
 80065b6:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80065b8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80065ba:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065be:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80065c2:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065c6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065ca:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80065cc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065d0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065d4:	4d14      	ldr	r5, [pc, #80]	@ (8006628 <TIM_OC2_SetConfig+0x7c>)
 80065d6:	42a8      	cmp	r0, r5
 80065d8:	d00f      	beq.n	80065fa <TIM_OC2_SetConfig+0x4e>
 80065da:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80065de:	42a8      	cmp	r0, r5
 80065e0:	d00b      	beq.n	80065fa <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e2:	4d12      	ldr	r5, [pc, #72]	@ (800662c <TIM_OC2_SetConfig+0x80>)
 80065e4:	42a8      	cmp	r0, r5
 80065e6:	d00f      	beq.n	8006608 <TIM_OC2_SetConfig+0x5c>
 80065e8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80065ec:	42a8      	cmp	r0, r5
 80065ee:	d00b      	beq.n	8006608 <TIM_OC2_SetConfig+0x5c>
 80065f0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80065f4:	42a8      	cmp	r0, r5
 80065f6:	d10f      	bne.n	8006618 <TIM_OC2_SetConfig+0x6c>
 80065f8:	e006      	b.n	8006608 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065fa:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80065fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006600:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006604:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006608:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800660c:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006610:	ea46 0c05 	orr.w	ip, r6, r5
 8006614:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006618:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800661a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800661c:	6182      	str	r2, [r0, #24]
}
 800661e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006620:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8006622:	6203      	str	r3, [r0, #32]
}
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40012c00 	.word	0x40012c00
 800662c:	40014000 	.word	0x40014000

08006630 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006630:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006634:	2b01      	cmp	r3, #1
 8006636:	f000 80dc 	beq.w	80067f2 <HAL_TIM_PWM_ConfigChannel+0x1c2>
 800663a:	2301      	movs	r3, #1
{
 800663c:	b570      	push	{r4, r5, r6, lr}
 800663e:	4604      	mov	r4, r0
 8006640:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8006642:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8006646:	2a14      	cmp	r2, #20
 8006648:	d80c      	bhi.n	8006664 <HAL_TIM_PWM_ConfigChannel+0x34>
 800664a:	e8df f002 	tbb	[pc, r2]
 800664e:	0b4f      	.short	0x0b4f
 8006650:	0b630b0b 	.word	0x0b630b0b
 8006654:	0b740b0b 	.word	0x0b740b0b
 8006658:	0b840b0b 	.word	0x0b840b0b
 800665c:	0b950b0b 	.word	0x0b950b0b
 8006660:	0b0b      	.short	0x0b0b
 8006662:	10          	.byte	0x10
 8006663:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006664:	2300      	movs	r3, #0
 8006666:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 800666a:	2001      	movs	r0, #1
}
 800666c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800666e:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006670:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006672:	6a1a      	ldr	r2, [r3, #32]
 8006674:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006678:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800667a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800667c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800667e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006680:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006684:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006688:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800668c:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800668e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006692:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006696:	4e58      	ldr	r6, [pc, #352]	@ (80067f8 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8006698:	42b3      	cmp	r3, r6
 800669a:	d00f      	beq.n	80066bc <HAL_TIM_PWM_ConfigChannel+0x8c>
 800669c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80066a0:	42b3      	cmp	r3, r6
 80066a2:	d00b      	beq.n	80066bc <HAL_TIM_PWM_ConfigChannel+0x8c>
 80066a4:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 80066a8:	42b3      	cmp	r3, r6
 80066aa:	d007      	beq.n	80066bc <HAL_TIM_PWM_ConfigChannel+0x8c>
 80066ac:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80066b0:	42b3      	cmp	r3, r6
 80066b2:	d003      	beq.n	80066bc <HAL_TIM_PWM_ConfigChannel+0x8c>
 80066b4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80066b8:	42b3      	cmp	r3, r6
 80066ba:	d104      	bne.n	80066c6 <HAL_TIM_PWM_ConfigChannel+0x96>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80066bc:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066be:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80066c2:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 80066c6:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80066c8:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 80066ca:	6869      	ldr	r1, [r5, #4]
 80066cc:	64d9      	str	r1, [r3, #76]	@ 0x4c
  TIMx->CCER = tmpccer;
 80066ce:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066d2:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066d8:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066e0:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066e4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80066e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80066ea:	e00e      	b.n	800670a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066ec:	6800      	ldr	r0, [r0, #0]
 80066ee:	f7ff fb0d 	bl	8005d0c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066f2:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066f4:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066f6:	f043 0308 	orr.w	r3, r3, #8
 80066fa:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066fc:	6983      	ldr	r3, [r0, #24]
 80066fe:	f023 0304 	bic.w	r3, r3, #4
 8006702:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006704:	6983      	ldr	r3, [r0, #24]
 8006706:	4313      	orrs	r3, r2
 8006708:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800670a:	2300      	movs	r3, #0
 800670c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006710:	2000      	movs	r0, #0
}
 8006712:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006714:	6800      	ldr	r0, [r0, #0]
 8006716:	f7ff ff49 	bl	80065ac <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800671a:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800671c:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800671e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006722:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006724:	6983      	ldr	r3, [r0, #24]
 8006726:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800672a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800672c:	6983      	ldr	r3, [r0, #24]
 800672e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006732:	6183      	str	r3, [r0, #24]
      break;
 8006734:	e7e9      	b.n	800670a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006736:	6800      	ldr	r0, [r0, #0]
 8006738:	f7ff fb24 	bl	8005d84 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800673c:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800673e:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006740:	f043 0308 	orr.w	r3, r3, #8
 8006744:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006746:	69c3      	ldr	r3, [r0, #28]
 8006748:	f023 0304 	bic.w	r3, r3, #4
 800674c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800674e:	69c3      	ldr	r3, [r0, #28]
 8006750:	4313      	orrs	r3, r2
 8006752:	61c3      	str	r3, [r0, #28]
      break;
 8006754:	e7d9      	b.n	800670a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006756:	6800      	ldr	r0, [r0, #0]
 8006758:	f7ff fb54 	bl	8005e04 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800675c:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800675e:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006760:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006764:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006766:	69c3      	ldr	r3, [r0, #28]
 8006768:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800676c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800676e:	69c3      	ldr	r3, [r0, #28]
 8006770:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006774:	61c3      	str	r3, [r0, #28]
      break;
 8006776:	e7c8      	b.n	800670a <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006778:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800677a:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800677c:	6a1a      	ldr	r2, [r3, #32]
 800677e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006782:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8006784:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006786:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006788:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800678a:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800678e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8006792:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006794:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006796:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800679a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800679e:	4e16      	ldr	r6, [pc, #88]	@ (80067f8 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 80067a0:	42b3      	cmp	r3, r6
 80067a2:	d00f      	beq.n	80067c4 <HAL_TIM_PWM_ConfigChannel+0x194>
 80067a4:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80067a8:	42b3      	cmp	r3, r6
 80067aa:	d00b      	beq.n	80067c4 <HAL_TIM_PWM_ConfigChannel+0x194>
 80067ac:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 80067b0:	42b3      	cmp	r3, r6
 80067b2:	d007      	beq.n	80067c4 <HAL_TIM_PWM_ConfigChannel+0x194>
 80067b4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80067b8:	42b3      	cmp	r3, r6
 80067ba:	d003      	beq.n	80067c4 <HAL_TIM_PWM_ConfigChannel+0x194>
 80067bc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80067c0:	42b3      	cmp	r3, r6
 80067c2:	d104      	bne.n	80067ce <HAL_TIM_PWM_ConfigChannel+0x19e>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80067c4:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80067c6:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80067ca:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 80067ce:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80067d0:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 80067d2:	6869      	ldr	r1, [r5, #4]
 80067d4:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 80067d6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80067d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80067da:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80067dc:	f042 0208 	orr.w	r2, r2, #8
 80067e0:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80067e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80067e4:	f022 0204 	bic.w	r2, r2, #4
 80067e8:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80067ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80067ec:	430a      	orrs	r2, r1
 80067ee:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80067f0:	e78b      	b.n	800670a <HAL_TIM_PWM_ConfigChannel+0xda>
  __HAL_LOCK(htim);
 80067f2:	2002      	movs	r0, #2
}
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	40012c00 	.word	0x40012c00

080067fc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067fc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006800:	2b01      	cmp	r3, #1
 8006802:	d046      	beq.n	8006892 <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8006804:	b470      	push	{r4, r5, r6}
 8006806:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006808:	4e23      	ldr	r6, [pc, #140]	@ (8006898 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 800680a:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800680c:	2302      	movs	r3, #2
 800680e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006812:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8006814:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006816:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8006818:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800681a:	d024      	beq.n	8006866 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 800681c:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006820:	42b0      	cmp	r0, r6
 8006822:	d02b      	beq.n	800687c <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006824:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006828:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800682c:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800682e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006832:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006834:	d00a      	beq.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006836:	4b19      	ldr	r3, [pc, #100]	@ (800689c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8006838:	4298      	cmp	r0, r3
 800683a:	d007      	beq.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 800683c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006840:	4298      	cmp	r0, r3
 8006842:	d003      	beq.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006844:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 8006848:	4298      	cmp	r0, r3
 800684a:	d104      	bne.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800684c:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800684e:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006852:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006854:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006856:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006858:	2301      	movs	r3, #1
 800685a:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800685e:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8006862:	bc70      	pop	{r4, r5, r6}
 8006864:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006866:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006868:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800686c:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800686e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006876:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006878:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800687a:	e7e7      	b.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800687c:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800687e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006882:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006884:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006888:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800688c:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 800688e:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006890:	e7dc      	b.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 8006892:	2002      	movs	r0, #2
}
 8006894:	4770      	bx	lr
 8006896:	bf00      	nop
 8006898:	40012c00 	.word	0x40012c00
 800689c:	40000400 	.word	0x40000400

080068a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80068a0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d045      	beq.n	8006934 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 80068a8:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80068aa:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80068ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068b2:	4602      	mov	r2, r0
 80068b4:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80068b6:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068b8:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80068ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068be:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068c4:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068c6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068cc:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068ce:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068d4:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068d6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068dc:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068de:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068e0:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80068e4:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80068ea:	4c13      	ldr	r4, [pc, #76]	@ (8006938 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 80068ec:	42a0      	cmp	r0, r4
 80068ee:	d00b      	beq.n	8006908 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 80068f0:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80068f4:	42a0      	cmp	r0, r4
 80068f6:	d007      	beq.n	8006908 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80068f8:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80068fa:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80068fc:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8006900:	4608      	mov	r0, r1
}
 8006902:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006906:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006908:	69cc      	ldr	r4, [r1, #28]
 800690a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800690e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006910:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8006912:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006916:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800691a:	6a0c      	ldr	r4, [r1, #32]
 800691c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006920:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006922:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006924:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006926:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800692a:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800692c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006930:	430b      	orrs	r3, r1
 8006932:	e7e1      	b.n	80068f8 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8006934:	2002      	movs	r0, #2
}
 8006936:	4770      	bx	lr
 8006938:	40012c00 	.word	0x40012c00

0800693c <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800693c:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800693e:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 8006942:	2801      	cmp	r0, #1
 8006944:	d047      	beq.n	80069d6 <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8006946:	6810      	ldr	r0, [r2, #0]
 8006948:	3801      	subs	r0, #1
 800694a:	280f      	cmp	r0, #15
{
 800694c:	b4f0      	push	{r4, r5, r6, r7}
 800694e:	d825      	bhi.n	800699c <HAL_TIMEx_ConfigBreakInput+0x60>
 8006950:	4c22      	ldr	r4, [pc, #136]	@ (80069dc <HAL_TIMEx_ConfigBreakInput+0xa0>)
 8006952:	4e23      	ldr	r6, [pc, #140]	@ (80069e0 <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8006954:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8006958:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 800695c:	4c21      	ldr	r4, [pc, #132]	@ (80069e4 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 800695e:	4e22      	ldr	r6, [pc, #136]	@ (80069e8 <HAL_TIMEx_ConfigBreakInput+0xac>)
 8006960:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8006964:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8006968:	2901      	cmp	r1, #1
 800696a:	d01d      	beq.n	80069a8 <HAL_TIMEx_ConfigBreakInput+0x6c>
 800696c:	2902      	cmp	r1, #2
 800696e:	d12c      	bne.n	80069ca <HAL_TIMEx_ConfigBreakInput+0x8e>
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006970:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8006972:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006974:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006976:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8006978:	6e77      	ldr	r7, [r6, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800697a:	fa01 f10c 	lsl.w	r1, r1, ip
 800697e:	ea81 0207 	eor.w	r2, r1, r7
 8006982:	402a      	ands	r2, r5
 8006984:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006986:	ea80 0102 	eor.w	r1, r0, r2
 800698a:	4021      	ands	r1, r4
 800698c:	404a      	eors	r2, r1

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 800698e:	6672      	str	r2, [r6, #100]	@ 0x64
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006996:	2000      	movs	r0, #0

  return status;
}
 8006998:	bcf0      	pop	{r4, r5, r6, r7}
 800699a:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 800699c:	2700      	movs	r7, #0
  switch (BreakInput)
 800699e:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 80069a0:	46bc      	mov	ip, r7
 80069a2:	463c      	mov	r4, r7
 80069a4:	463d      	mov	r5, r7
  switch (BreakInput)
 80069a6:	d1e1      	bne.n	800696c <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80069a8:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 80069aa:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80069ac:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80069ae:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 80069b0:	6e37      	ldr	r7, [r6, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80069b2:	fa01 f10c 	lsl.w	r1, r1, ip
 80069b6:	ea81 0207 	eor.w	r2, r1, r7
 80069ba:	402a      	ands	r2, r5
 80069bc:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80069be:	ea80 0102 	eor.w	r1, r0, r2
 80069c2:	4021      	ands	r1, r4
 80069c4:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 80069c6:	6632      	str	r2, [r6, #96]	@ 0x60
      break;
 80069c8:	e7e2      	b.n	8006990 <HAL_TIMEx_ConfigBreakInput+0x54>
  __HAL_UNLOCK(htim);
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 80069d0:	2001      	movs	r0, #1
}
 80069d2:	bcf0      	pop	{r4, r5, r6, r7}
 80069d4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80069d6:	2002      	movs	r0, #2
}
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	08009830 	.word	0x08009830
 80069e0:	080097b0 	.word	0x080097b0
 80069e4:	080097f0 	.word	0x080097f0
 80069e8:	08009770 	.word	0x08009770

080069ec <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop

080069f0 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop

080069f4 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop

080069f8 <HAL_TIMEx_EncoderIndexCallback>:
/**
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop

080069fc <HAL_TIMEx_DirectionChangeCallback>:
/**
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop

08006a00 <HAL_TIMEx_IndexErrorCallback>:
/**
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop

08006a04 <HAL_TIMEx_TransitionErrorCallback>:
/**
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop

08006a08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a08:	b570      	push	{r4, r5, r6, lr}
 8006a0a:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a0c:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a0e:	6882      	ldr	r2, [r0, #8]
 8006a10:	6900      	ldr	r0, [r0, #16]
 8006a12:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a14:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a16:	4302      	orrs	r2, r0
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a1c:	4995      	ldr	r1, [pc, #596]	@ (8006c74 <UART_SetConfig+0x26c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a1e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a20:	4029      	ands	r1, r5
 8006a22:	430a      	orrs	r2, r1
 8006a24:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a26:	685a      	ldr	r2, [r3, #4]
 8006a28:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a2a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a2c:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006a30:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a32:	4991      	ldr	r1, [pc, #580]	@ (8006c78 <UART_SetConfig+0x270>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a34:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a36:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a38:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a3a:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a3c:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8006a40:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a44:	f000 80bb 	beq.w	8006bbe <UART_SetConfig+0x1b6>
    tmpreg |= huart->Init.OneBitSampling;
 8006a48:	6a26      	ldr	r6, [r4, #32]
 8006a4a:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a4c:	430a      	orrs	r2, r1
 8006a4e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a52:	f022 020f 	bic.w	r2, r2, #15
 8006a56:	432a      	orrs	r2, r5
 8006a58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a5a:	4a88      	ldr	r2, [pc, #544]	@ (8006c7c <UART_SetConfig+0x274>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d035      	beq.n	8006acc <UART_SetConfig+0xc4>
 8006a60:	4a87      	ldr	r2, [pc, #540]	@ (8006c80 <UART_SetConfig+0x278>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00e      	beq.n	8006a84 <UART_SetConfig+0x7c>
 8006a66:	4a87      	ldr	r2, [pc, #540]	@ (8006c84 <UART_SetConfig+0x27c>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	f000 8098 	beq.w	8006b9e <UART_SetConfig+0x196>
 8006a6e:	4a86      	ldr	r2, [pc, #536]	@ (8006c88 <UART_SetConfig+0x280>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d03f      	beq.n	8006af4 <UART_SetConfig+0xec>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8006a74:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a76:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006a78:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8006a7c:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  huart->NbRxDataToProcess = 1;
 8006a80:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 8006a82:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a84:	4b81      	ldr	r3, [pc, #516]	@ (8006c8c <UART_SetConfig+0x284>)
 8006a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a8a:	f003 030c 	and.w	r3, r3, #12
 8006a8e:	2b0c      	cmp	r3, #12
 8006a90:	d8f0      	bhi.n	8006a74 <UART_SetConfig+0x6c>
 8006a92:	a201      	add	r2, pc, #4	@ (adr r2, 8006a98 <UART_SetConfig+0x90>)
 8006a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a98:	08006b93 	.word	0x08006b93
 8006a9c:	08006a75 	.word	0x08006a75
 8006aa0:	08006a75 	.word	0x08006a75
 8006aa4:	08006a75 	.word	0x08006a75
 8006aa8:	08006b0d 	.word	0x08006b0d
 8006aac:	08006a75 	.word	0x08006a75
 8006ab0:	08006a75 	.word	0x08006a75
 8006ab4:	08006a75 	.word	0x08006a75
 8006ab8:	08006b55 	.word	0x08006b55
 8006abc:	08006a75 	.word	0x08006a75
 8006ac0:	08006a75 	.word	0x08006a75
 8006ac4:	08006a75 	.word	0x08006a75
 8006ac8:	08006b25 	.word	0x08006b25
 8006acc:	4b6f      	ldr	r3, [pc, #444]	@ (8006c8c <UART_SetConfig+0x284>)
 8006ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ad2:	f003 0303 	and.w	r3, r3, #3
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d03c      	beq.n	8006b54 <UART_SetConfig+0x14c>
 8006ada:	2b03      	cmp	r3, #3
 8006adc:	d022      	beq.n	8006b24 <UART_SetConfig+0x11c>
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d014      	beq.n	8006b0c <UART_SetConfig+0x104>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ae2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006ae6:	f000 80bc 	beq.w	8006c62 <UART_SetConfig+0x25a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006aea:	f7fe ffa5 	bl	8005a38 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006aee:	b9a8      	cbnz	r0, 8006b1c <UART_SetConfig+0x114>
        pclk = (uint32_t) HSI_VALUE;
 8006af0:	2000      	movs	r0, #0
 8006af2:	e7c0      	b.n	8006a76 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006af4:	4b65      	ldr	r3, [pc, #404]	@ (8006c8c <UART_SetConfig+0x284>)
 8006af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006afa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006afe:	2b80      	cmp	r3, #128	@ 0x80
 8006b00:	d028      	beq.n	8006b54 <UART_SetConfig+0x14c>
 8006b02:	d859      	bhi.n	8006bb8 <UART_SetConfig+0x1b0>
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d044      	beq.n	8006b92 <UART_SetConfig+0x18a>
 8006b08:	2b40      	cmp	r3, #64	@ 0x40
 8006b0a:	d1b3      	bne.n	8006a74 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b0c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006b10:	f000 80aa 	beq.w	8006c68 <UART_SetConfig+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8006b14:	f7fe fe3c 	bl	8005790 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	d0e9      	beq.n	8006af0 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b1c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006b1e:	e006      	b.n	8006b2e <UART_SetConfig+0x126>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b20:	2b30      	cmp	r3, #48	@ 0x30
 8006b22:	d1a7      	bne.n	8006a74 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b24:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006b28:	d018      	beq.n	8006b5c <UART_SetConfig+0x154>
        pclk = (uint32_t) LSE_VALUE;
 8006b2a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b2e:	6863      	ldr	r3, [r4, #4]
 8006b30:	4a57      	ldr	r2, [pc, #348]	@ (8006c90 <UART_SetConfig+0x288>)
 8006b32:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8006b36:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b3a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b3e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006b42:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b46:	f1a0 0310 	sub.w	r3, r0, #16
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d892      	bhi.n	8006a74 <UART_SetConfig+0x6c>
          huart->Instance->BRR = usartdiv;
 8006b4e:	6823      	ldr	r3, [r4, #0]
 8006b50:	60d8      	str	r0, [r3, #12]
 8006b52:	e7cd      	b.n	8006af0 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b54:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8006b58:	484e      	ldr	r0, [pc, #312]	@ (8006c94 <UART_SetConfig+0x28c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b5a:	d1e8      	bne.n	8006b2e <UART_SetConfig+0x126>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b5c:	6862      	ldr	r2, [r4, #4]
 8006b5e:	4b4c      	ldr	r3, [pc, #304]	@ (8006c90 <UART_SetConfig+0x288>)
 8006b60:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8006b64:	fbb0 f0f1 	udiv	r0, r0, r1
 8006b68:	0853      	lsrs	r3, r2, #1
 8006b6a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b6e:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b72:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b76:	f1a3 0210 	sub.w	r2, r3, #16
 8006b7a:	428a      	cmp	r2, r1
 8006b7c:	f63f af7a 	bhi.w	8006a74 <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b80:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8006b84:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b86:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b88:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	60cb      	str	r3, [r1, #12]
 8006b90:	e7ae      	b.n	8006af0 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b92:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006b96:	d05d      	beq.n	8006c54 <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b98:	f7fe ff3c 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
        break;
 8006b9c:	e7a7      	b.n	8006aee <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b9e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c8c <UART_SetConfig+0x284>)
 8006ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006ba8:	2b20      	cmp	r3, #32
 8006baa:	d0d3      	beq.n	8006b54 <UART_SetConfig+0x14c>
 8006bac:	d8b8      	bhi.n	8006b20 <UART_SetConfig+0x118>
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d0ef      	beq.n	8006b92 <UART_SetConfig+0x18a>
 8006bb2:	2b10      	cmp	r3, #16
 8006bb4:	d0aa      	beq.n	8006b0c <UART_SetConfig+0x104>
 8006bb6:	e75d      	b.n	8006a74 <UART_SetConfig+0x6c>
 8006bb8:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bba:	d0b3      	beq.n	8006b24 <UART_SetConfig+0x11c>
 8006bbc:	e75a      	b.n	8006a74 <UART_SetConfig+0x6c>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bbe:	4311      	orrs	r1, r2
 8006bc0:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bc4:	4931      	ldr	r1, [pc, #196]	@ (8006c8c <UART_SetConfig+0x284>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006bc6:	f022 020f 	bic.w	r2, r2, #15
 8006bca:	432a      	orrs	r2, r5
 8006bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bce:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8006bd2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006bd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bda:	d048      	beq.n	8006c6e <UART_SetConfig+0x266>
 8006bdc:	d833      	bhi.n	8006c46 <UART_SetConfig+0x23e>
 8006bde:	b37b      	cbz	r3, 8006c40 <UART_SetConfig+0x238>
 8006be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006be4:	f47f af46 	bne.w	8006a74 <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8006be8:	f7fe fdd2 	bl	8005790 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006bec:	2800      	cmp	r0, #0
 8006bee:	f43f af7f 	beq.w	8006af0 <UART_SetConfig+0xe8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006bf2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bf4:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006bf6:	4b26      	ldr	r3, [pc, #152]	@ (8006c90 <UART_SetConfig+0x288>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bf8:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006bfc:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8006c00:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c04:	4299      	cmp	r1, r3
 8006c06:	f63f af35 	bhi.w	8006a74 <UART_SetConfig+0x6c>
 8006c0a:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8006c0e:	f63f af31 	bhi.w	8006a74 <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c12:	2300      	movs	r3, #0
 8006c14:	4619      	mov	r1, r3
 8006c16:	f7f9 faff 	bl	8000218 <__aeabi_uldivmod>
 8006c1a:	0872      	lsrs	r2, r6, #1
 8006c1c:	0203      	lsls	r3, r0, #8
 8006c1e:	0209      	lsls	r1, r1, #8
 8006c20:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006c24:	1898      	adds	r0, r3, r2
 8006c26:	f141 0100 	adc.w	r1, r1, #0
 8006c2a:	4632      	mov	r2, r6
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	f7f9 faf3 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c32:	4b19      	ldr	r3, [pc, #100]	@ (8006c98 <UART_SetConfig+0x290>)
 8006c34:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	f63f af1b 	bhi.w	8006a74 <UART_SetConfig+0x6c>
 8006c3e:	e786      	b.n	8006b4e <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c40:	f7fe fee8 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
        break;
 8006c44:	e7d2      	b.n	8006bec <UART_SetConfig+0x1e4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c4a:	f47f af13 	bne.w	8006a74 <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 8006c4e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006c52:	e7cf      	b.n	8006bf4 <UART_SetConfig+0x1ec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c54:	f7fe fede 	bl	8005a14 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	f43f af49 	beq.w	8006af0 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c5e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006c60:	e77c      	b.n	8006b5c <UART_SetConfig+0x154>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c62:	f7fe fee9 	bl	8005a38 <HAL_RCC_GetPCLK2Freq>
        break;
 8006c66:	e7f7      	b.n	8006c58 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetSysClockFreq();
 8006c68:	f7fe fd92 	bl	8005790 <HAL_RCC_GetSysClockFreq>
        break;
 8006c6c:	e7f4      	b.n	8006c58 <UART_SetConfig+0x250>
        pclk = (uint32_t) HSI_VALUE;
 8006c6e:	4809      	ldr	r0, [pc, #36]	@ (8006c94 <UART_SetConfig+0x28c>)
 8006c70:	e7c0      	b.n	8006bf4 <UART_SetConfig+0x1ec>
 8006c72:	bf00      	nop
 8006c74:	cfff69f3 	.word	0xcfff69f3
 8006c78:	40008000 	.word	0x40008000
 8006c7c:	40013800 	.word	0x40013800
 8006c80:	40004400 	.word	0x40004400
 8006c84:	40004800 	.word	0x40004800
 8006c88:	40004c00 	.word	0x40004c00
 8006c8c:	40021000 	.word	0x40021000
 8006c90:	08009870 	.word	0x08009870
 8006c94:	00f42400 	.word	0x00f42400
 8006c98:	000ffcff 	.word	0x000ffcff

08006c9c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c9c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006c9e:	07da      	lsls	r2, r3, #31
{
 8006ca0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ca2:	d506      	bpl.n	8006cb2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ca4:	6801      	ldr	r1, [r0, #0]
 8006ca6:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006ca8:	684a      	ldr	r2, [r1, #4]
 8006caa:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006cae:	4322      	orrs	r2, r4
 8006cb0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cb2:	079c      	lsls	r4, r3, #30
 8006cb4:	d506      	bpl.n	8006cc4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cb6:	6801      	ldr	r1, [r0, #0]
 8006cb8:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006cba:	684a      	ldr	r2, [r1, #4]
 8006cbc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006cc0:	4322      	orrs	r2, r4
 8006cc2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cc4:	0759      	lsls	r1, r3, #29
 8006cc6:	d506      	bpl.n	8006cd6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cc8:	6801      	ldr	r1, [r0, #0]
 8006cca:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006ccc:	684a      	ldr	r2, [r1, #4]
 8006cce:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006cd2:	4322      	orrs	r2, r4
 8006cd4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cd6:	071a      	lsls	r2, r3, #28
 8006cd8:	d506      	bpl.n	8006ce8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cda:	6801      	ldr	r1, [r0, #0]
 8006cdc:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006cde:	684a      	ldr	r2, [r1, #4]
 8006ce0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ce4:	4322      	orrs	r2, r4
 8006ce6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ce8:	06dc      	lsls	r4, r3, #27
 8006cea:	d506      	bpl.n	8006cfa <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cec:	6801      	ldr	r1, [r0, #0]
 8006cee:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006cf0:	688a      	ldr	r2, [r1, #8]
 8006cf2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006cf6:	4322      	orrs	r2, r4
 8006cf8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cfa:	0699      	lsls	r1, r3, #26
 8006cfc:	d506      	bpl.n	8006d0c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cfe:	6801      	ldr	r1, [r0, #0]
 8006d00:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006d02:	688a      	ldr	r2, [r1, #8]
 8006d04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d08:	4322      	orrs	r2, r4
 8006d0a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d0c:	065a      	lsls	r2, r3, #25
 8006d0e:	d509      	bpl.n	8006d24 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d10:	6801      	ldr	r1, [r0, #0]
 8006d12:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006d14:	684a      	ldr	r2, [r1, #4]
 8006d16:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006d1a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d1c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d20:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d22:	d00b      	beq.n	8006d3c <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d24:	061b      	lsls	r3, r3, #24
 8006d26:	d506      	bpl.n	8006d36 <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d28:	6802      	ldr	r2, [r0, #0]
 8006d2a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006d2c:	6853      	ldr	r3, [r2, #4]
 8006d2e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006d32:	430b      	orrs	r3, r1
 8006d34:	6053      	str	r3, [r2, #4]
  }
}
 8006d36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d3a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d3c:	684a      	ldr	r2, [r1, #4]
 8006d3e:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8006d40:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8006d44:	4322      	orrs	r2, r4
 8006d46:	604a      	str	r2, [r1, #4]
 8006d48:	e7ec      	b.n	8006d24 <UART_AdvFeatureConfig+0x88>
 8006d4a:	bf00      	nop

08006d4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d50:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d54:	6804      	ldr	r4, [r0, #0]
 8006d56:	f1b8 3fff 	cmp.w	r8, #4294967295
{
 8006d5a:	460d      	mov	r5, r1
 8006d5c:	4616      	mov	r6, r2
 8006d5e:	d10a      	bne.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x2a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d60:	69e3      	ldr	r3, [r4, #28]
 8006d62:	ea35 0303 	bics.w	r3, r5, r3
 8006d66:	bf0c      	ite	eq
 8006d68:	2301      	moveq	r3, #1
 8006d6a:	2300      	movne	r3, #0
 8006d6c:	429e      	cmp	r6, r3
 8006d6e:	d0f7      	beq.n	8006d60 <UART_WaitOnFlagUntilTimeout+0x14>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8006d70:	2000      	movs	r0, #0
}
 8006d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d76:	4607      	mov	r7, r0
 8006d78:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d7a:	69e2      	ldr	r2, [r4, #28]
 8006d7c:	ea35 0202 	bics.w	r2, r5, r2
 8006d80:	bf0c      	ite	eq
 8006d82:	2301      	moveq	r3, #1
 8006d84:	2300      	movne	r3, #0
 8006d86:	42b3      	cmp	r3, r6
 8006d88:	d1f2      	bne.n	8006d70 <UART_WaitOnFlagUntilTimeout+0x24>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d8a:	f7fd f979 	bl	8004080 <HAL_GetTick>
 8006d8e:	eba0 0009 	sub.w	r0, r0, r9
 8006d92:	4540      	cmp	r0, r8
 8006d94:	d830      	bhi.n	8006df8 <UART_WaitOnFlagUntilTimeout+0xac>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d96:	683c      	ldr	r4, [r7, #0]
 8006d98:	4622      	mov	r2, r4
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d9a:	f1b8 0f00 	cmp.w	r8, #0
 8006d9e:	d02c      	beq.n	8006dfa <UART_WaitOnFlagUntilTimeout+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006da0:	6823      	ldr	r3, [r4, #0]
 8006da2:	0758      	lsls	r0, r3, #29
 8006da4:	d5e9      	bpl.n	8006d7a <UART_WaitOnFlagUntilTimeout+0x2e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006da6:	69e3      	ldr	r3, [r4, #28]
 8006da8:	0519      	lsls	r1, r3, #20
 8006daa:	d5e6      	bpl.n	8006d7a <UART_WaitOnFlagUntilTimeout+0x2e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006db0:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db2:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006db6:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dba:	e844 3100 	strex	r1, r3, [r4]
 8006dbe:	b139      	cbz	r1, 8006dd0 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc0:	e852 3f00 	ldrex	r3, [r2]
 8006dc4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc8:	e842 3100 	strex	r1, r3, [r2]
 8006dcc:	2900      	cmp	r1, #0
 8006dce:	d1f7      	bne.n	8006dc0 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd0:	f102 0308 	add.w	r3, r2, #8
 8006dd4:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dd8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ddc:	f102 0008 	add.w	r0, r2, #8
 8006de0:	e840 3100 	strex	r1, r3, [r0]
 8006de4:	2900      	cmp	r1, #0
 8006de6:	d1f3      	bne.n	8006dd0 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8006de8:	2320      	movs	r3, #32
 8006dea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006dee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006df2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          return HAL_TIMEOUT;
 8006df6:	e019      	b.n	8006e2c <UART_WaitOnFlagUntilTimeout+0xe0>
 8006df8:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfa:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006dfe:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e02:	e842 3100 	strex	r1, r3, [r2]
 8006e06:	2900      	cmp	r1, #0
 8006e08:	d1f7      	bne.n	8006dfa <UART_WaitOnFlagUntilTimeout+0xae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0a:	f102 0308 	add.w	r3, r2, #8
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e12:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e16:	f102 0008 	add.w	r0, r2, #8
 8006e1a:	e840 3100 	strex	r1, r3, [r0]
 8006e1e:	2900      	cmp	r1, #0
 8006e20:	d1f3      	bne.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xbe>
        huart->gState = HAL_UART_STATE_READY;
 8006e22:	2320      	movs	r3, #32
 8006e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006e28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
          __HAL_UNLOCK(huart);
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
        return HAL_TIMEOUT;
 8006e32:	2003      	movs	r0, #3
 8006e34:	e79d      	b.n	8006d72 <UART_WaitOnFlagUntilTimeout+0x26>
 8006e36:	bf00      	nop

08006e38 <HAL_UART_Init>:
  if (huart == NULL)
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	d066      	beq.n	8006f0a <HAL_UART_Init+0xd2>
{
 8006e3c:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8006e3e:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 8006e42:	b082      	sub	sp, #8
 8006e44:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d04c      	beq.n	8006ee4 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 8006e4a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006e4c:	2324      	movs	r3, #36	@ 0x24
 8006e4e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  __HAL_UART_DISABLE(huart);
 8006e52:	6813      	ldr	r3, [r2, #0]
 8006e54:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e58:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8006e5a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e5c:	f7ff fdd4 	bl	8006a08 <UART_SetConfig>
 8006e60:	2801      	cmp	r0, #1
 8006e62:	d03c      	beq.n	8006ede <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e64:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d135      	bne.n	8006ed6 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	6859      	ldr	r1, [r3, #4]
 8006e6e:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 8006e72:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e74:	6899      	ldr	r1, [r3, #8]
 8006e76:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 8006e7a:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006e7c:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e7e:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 8006e80:	f041 0101 	orr.w	r1, r1, #1
 8006e84:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e86:	f8c4 508c 	str.w	r5, [r4, #140]	@ 0x8c
  tickstart = HAL_GetTick();
 8006e8a:	f7fd f8f9 	bl	8004080 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8006e94:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e96:	d40e      	bmi.n	8006eb6 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	075b      	lsls	r3, r3, #29
 8006e9c:	d427      	bmi.n	8006eee <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e9e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006ea0:	2220      	movs	r2, #32
 8006ea2:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
  __HAL_UNLOCK(huart);
 8006ea6:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8006eaa:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  return HAL_OK;
 8006eae:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb0:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 8006eb2:	b002      	add	sp, #8
 8006eb4:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eb6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006eba:	9300      	str	r3, [sp, #0]
 8006ebc:	462a      	mov	r2, r5
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f7ff ff41 	bl	8006d4c <UART_WaitOnFlagUntilTimeout>
 8006eca:	b9e0      	cbnz	r0, 8006f06 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ecc:	6823      	ldr	r3, [r4, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	075b      	lsls	r3, r3, #29
 8006ed2:	d40c      	bmi.n	8006eee <HAL_UART_Init+0xb6>
 8006ed4:	e7e3      	b.n	8006e9e <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	f7ff fee0 	bl	8006c9c <UART_AdvFeatureConfig>
 8006edc:	e7c5      	b.n	8006e6a <HAL_UART_Init+0x32>
    return HAL_ERROR;
 8006ede:	2001      	movs	r0, #1
}
 8006ee0:	b002      	add	sp, #8
 8006ee2:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8006ee4:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    HAL_UART_MspInit(huart);
 8006ee8:	f7fc fe80 	bl	8003bec <HAL_UART_MspInit>
 8006eec:	e7ad      	b.n	8006e4a <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ef2:	9300      	str	r3, [sp, #0]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	4633      	mov	r3, r6
 8006ef8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006efc:	4620      	mov	r0, r4
 8006efe:	f7ff ff25 	bl	8006d4c <UART_WaitOnFlagUntilTimeout>
 8006f02:	2800      	cmp	r0, #0
 8006f04:	d0cb      	beq.n	8006e9e <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 8006f06:	2003      	movs	r0, #3
 8006f08:	e7d3      	b.n	8006eb2 <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 8006f0a:	2001      	movs	r0, #1
}
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop

08006f10 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f10:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d017      	beq.n	8006f48 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f18:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006f1a:	2324      	movs	r3, #36	@ 0x24
{
 8006f1c:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8006f1e:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f22:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f24:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f26:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8006f28:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006f2c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8006f30:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f32:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f34:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f36:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
  huart->gState = HAL_UART_STATE_READY;
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84

  return HAL_OK;
}
 8006f40:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8006f44:	4618      	mov	r0, r3
}
 8006f46:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006f48:	2002      	movs	r0, #2
}
 8006f4a:	4770      	bx	lr

08006f4c <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f4c:	f890 2080 	ldrb.w	r2, [r0, #128]	@ 0x80
 8006f50:	2a01      	cmp	r2, #1
 8006f52:	d037      	beq.n	8006fc4 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8006f54:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f56:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006f58:	2024      	movs	r0, #36	@ 0x24
{
 8006f5a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8006f5c:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f60:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f62:	6810      	ldr	r0, [r2, #0]
 8006f64:	f020 0001 	bic.w	r0, r0, #1
 8006f68:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f6a:	6890      	ldr	r0, [r2, #8]
 8006f6c:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8006f70:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f72:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f74:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f76:	b310      	cbz	r0, 8006fbe <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006f78:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f7a:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f7c:	4d12      	ldr	r5, [pc, #72]	@ (8006fc8 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f7e:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f82:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f86:	4911      	ldr	r1, [pc, #68]	@ (8006fcc <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8006f88:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f8c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f90:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f94:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f98:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f9a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f9c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006fa0:	fbb1 f1f5 	udiv	r1, r1, r5
 8006fa4:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8006fa8:	2100      	movs	r1, #0
 8006faa:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8006fae:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fb0:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8006fb2:	f883 1080 	strb.w	r1, [r3, #128]	@ 0x80
  return HAL_OK;
 8006fb6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8006fb8:	f8c3 5084 	str.w	r5, [r3, #132]	@ 0x84
}
 8006fbc:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8006fbe:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	e7ef      	b.n	8006fa4 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8006fc4:	2002      	movs	r0, #2
}
 8006fc6:	4770      	bx	lr
 8006fc8:	08009888 	.word	0x08009888
 8006fcc:	08009890 	.word	0x08009890

08006fd0 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8006fd0:	f890 2080 	ldrb.w	r2, [r0, #128]	@ 0x80
 8006fd4:	2a01      	cmp	r2, #1
 8006fd6:	d037      	beq.n	8007048 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8006fd8:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fda:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006fdc:	2024      	movs	r0, #36	@ 0x24
{
 8006fde:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8006fe0:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fe4:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8006fe6:	6810      	ldr	r0, [r2, #0]
 8006fe8:	f020 0001 	bic.w	r0, r0, #1
 8006fec:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006fee:	6890      	ldr	r0, [r2, #8]
 8006ff0:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 8006ff4:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ff6:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ff8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ffa:	b310      	cbz	r0, 8007042 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ffc:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ffe:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007000:	4d12      	ldr	r5, [pc, #72]	@ (800704c <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007002:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007006:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800700a:	4911      	ldr	r1, [pc, #68]	@ (8007050 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800700c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007010:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007014:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007018:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800701c:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800701e:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007020:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007024:	fbb1 f1f5 	udiv	r1, r1, r5
 8007028:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 800702c:	2100      	movs	r1, #0
 800702e:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8007032:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007034:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007036:	f883 1080 	strb.w	r1, [r3, #128]	@ 0x80
  return HAL_OK;
 800703a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800703c:	f8c3 5084 	str.w	r5, [r3, #132]	@ 0x84
}
 8007040:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8007042:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007044:	4608      	mov	r0, r1
 8007046:	e7ef      	b.n	8007028 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007048:	2002      	movs	r0, #2
}
 800704a:	4770      	bx	lr
 800704c:	08009888 	.word	0x08009888
 8007050:	08009890 	.word	0x08009890

08007054 <VBS_GetAvBusVoltage_d>:
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
#endif
}
 8007054:	88c0      	ldrh	r0, [r0, #6]
 8007056:	4770      	bx	lr

08007058 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8007058:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 800705a:	8840      	ldrh	r0, [r0, #2]
 800705c:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 8007060:	0c00      	lsrs	r0, r0, #16
 8007062:	4770      	bx	lr

08007064 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 8007064:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 8007066:	8803      	ldrh	r3, [r0, #0]
 8007068:	140d      	asrs	r5, r1, #16
 800706a:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 800706c:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 8007070:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 8007074:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8007078:	428b      	cmp	r3, r1
{
 800707a:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 800707c:	da0f      	bge.n	800709e <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 800707e:	8846      	ldrh	r6, [r0, #2]
 8007080:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 8007084:	4282      	cmp	r2, r0
 8007086:	dd13      	ble.n	80070b0 <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8007088:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 800708a:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 800708e:	bfb8      	it	lt
 8007090:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 8007092:	f7fa fb73 	bl	800177c <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 8007096:	2c00      	cmp	r4, #0
        {
          new_q = - new_q;
        }
      }
      Local_Vqd.q = (int16_t)new_q;
      Local_Vqd.d = (int16_t)new_d;
 8007098:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 800709a:	db0e      	blt.n	80070ba <Circle_Limitation+0x56>
      Local_Vqd.q = (int16_t)new_q;
 800709c:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (Local_Vqd);
 800709e:	b2a4      	uxth	r4, r4
 80070a0:	2000      	movs	r0, #0
 80070a2:	f364 000f 	bfi	r0, r4, #0, #16
 80070a6:	b2ad      	uxth	r5, r5
 80070a8:	f365 401f 	bfi	r0, r5, #16, #16
}
 80070ac:	b004      	add	sp, #16
 80070ae:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 80070b0:	1a98      	subs	r0, r3, r2
 80070b2:	f7fa fb63 	bl	800177c <MCM_Sqrt>
        if (Vqd.q < 0)
 80070b6:	2c00      	cmp	r4, #0
 80070b8:	daf0      	bge.n	800709c <Circle_Limitation+0x38>
          new_q = - new_q;
 80070ba:	4240      	negs	r0, r0
      Local_Vqd.q = (int16_t)new_q;
 80070bc:	b204      	sxth	r4, r0
      Local_Vqd.d = (int16_t)new_d;
 80070be:	e7ee      	b.n	800709e <Circle_Limitation+0x3a>

080070c0 <MCP_ReceivedPacket>:
#include "mc_config.h"
#include "mcp_config.h"
#include "mc_api.h"

void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80070c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070c2:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80070c4:	6846      	ldr	r6, [r0, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
    /* Removing MCP Header from RxBuffer*/
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
    /* Commands requiering payload response must be aware of space available for the payload*/
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80070c6:	6823      	ldr	r3, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80070c8:	f836 cb02 	ldrh.w	ip, [r6], #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80070cc:	899a      	ldrh	r2, [r3, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80070ce:	8980      	ldrh	r0, [r0, #12]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80070d0:	f40c 457f 	and.w	r5, ip, #65280	@ 0xff00
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80070d4:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80070d6:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80070d8:	f02c 0307 	bic.w	r3, ip, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80070dc:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80070e0:	b291      	uxth	r1, r2
{
 80070e2:	b083      	sub	sp, #12
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80070e4:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80070e6:	b29b      	uxth	r3, r3
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80070e8:	b212      	sxth	r2, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80070ea:	d040      	beq.n	800716e <MCP_ReceivedPacket+0xae>
    MCI_Handle_t *pMCI = &Mci[motorID];
 80070ec:	4f4e      	ldr	r7, [pc, #312]	@ (8007228 <MCP_ReceivedPacket+0x168>)
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80070ee:	81a0      	strh	r0, [r4, #12]
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 80070f0:	f10c 3cff 	add.w	ip, ip, #4294967295
    MCI_Handle_t *pMCI = &Mci[motorID];
 80070f4:	f00c 0c07 	and.w	ip, ip, #7
    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0;
 80070f8:	2500      	movs	r5, #0

    switch (command)
 80070fa:	2b38      	cmp	r3, #56	@ 0x38
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80070fc:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 80070fe:	eb07 174c 	add.w	r7, r7, ip, lsl #5
    pHandle->txLength = 0;
 8007102:	81e5      	strh	r5, [r4, #14]
    switch (command)
 8007104:	d829      	bhi.n	800715a <MCP_ReceivedPacket+0x9a>
 8007106:	2b38      	cmp	r3, #56	@ 0x38
 8007108:	d81e      	bhi.n	8007148 <MCP_ReceivedPacket+0x88>
 800710a:	e8df f003 	tbb	[pc, r3]
 800710e:	1d53      	.short	0x1d53
 8007110:	1d1d1d1d 	.word	0x1d1d1d1d
 8007114:	1d5b1d1d 	.word	0x1d5b1d1d
 8007118:	1d1d1d1d 	.word	0x1d1d1d1d
 800711c:	1d4e1d1d 	.word	0x1d4e1d1d
 8007120:	1d1d1d1d 	.word	0x1d1d1d1d
 8007124:	1d461d1d 	.word	0x1d461d1d
 8007128:	1d1d1d1d 	.word	0x1d1d1d1d
 800712c:	1d401d1d 	.word	0x1d401d1d
 8007130:	1d1d1d1d 	.word	0x1d1d1d1d
 8007134:	1d601d1d 	.word	0x1d601d1d
 8007138:	1d1d1d1d 	.word	0x1d1d1d1d
 800713c:	1d3c1d1d 	.word	0x1d3c1d1d
 8007140:	1d1d1d1d 	.word	0x1d1d1d1d
 8007144:	1d1d      	.short	0x1d1d
 8007146:	68          	.byte	0x68
 8007147:	00          	.byte	0x00
 8007148:	2300      	movs	r3, #0
 800714a:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800714c:	68a2      	ldr	r2, [r4, #8]
 800714e:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8007150:	89e3      	ldrh	r3, [r4, #14]
 8007152:	3301      	adds	r3, #1
 8007154:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8007156:	b003      	add	sp, #12
 8007158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 800715a:	2b68      	cmp	r3, #104	@ 0x68
 800715c:	d045      	beq.n	80071ea <MCP_ReceivedPacket+0x12a>
 800715e:	2b48      	cmp	r3, #72	@ 0x48
 8007160:	d1f2      	bne.n	8007148 <MCP_ReceivedPacket+0x88>
        MCI_Clear_Iqdref(pMCI);
 8007162:	4638      	mov	r0, r7
 8007164:	f7fa fa60 	bl	8001628 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007168:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800716a:	4628      	mov	r0, r5
        break;
 800716c:	e7ee      	b.n	800714c <MCP_ReceivedPacket+0x8c>
      userCommand = (command >> 3) & 0x1f;
 800716e:	f3c3 03c7 	ubfx	r3, r3, #3, #8
    pHandle->txLength = 0;
 8007172:	2100      	movs	r1, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8007174:	f013 0f1e 	tst.w	r3, #30
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8007178:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 800717a:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0;
 800717c:	81e1      	strh	r1, [r4, #14]
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 800717e:	d03d      	beq.n	80071fc <MCP_ReceivedPacket+0x13c>
 8007180:	460b      	mov	r3, r1
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8007182:	200d      	movs	r0, #13
 8007184:	e7e2      	b.n	800714c <MCP_ReceivedPacket+0x8c>
        if (IDLE == MCI_GetSTMState(pMCI))
 8007186:	4638      	mov	r0, r7
 8007188:	f7fa f968 	bl	800145c <MCI_GetSTMState>
 800718c:	b128      	cbz	r0, 800719a <MCP_ReceivedPacket+0xda>
          (void)MCI_StopMotor(pMCI);
 800718e:	4638      	mov	r0, r7
 8007190:	f7fa f980 	bl	8001494 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007194:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007196:	2000      	movs	r0, #0
 8007198:	e7d8      	b.n	800714c <MCP_ReceivedPacket+0x8c>
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 800719a:	4638      	mov	r0, r7
 800719c:	f7fa f964 	bl	8001468 <MCI_StartMotor>
 80071a0:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80071a4:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 80071a6:	b2c0      	uxtb	r0, r0
 80071a8:	e7d0      	b.n	800714c <MCP_ReceivedPacket+0x8c>
        MCPResponse = RI_GetRegCommandParser(pHandle, txSyncFreeSpace);
 80071aa:	4620      	mov	r0, r4
 80071ac:	f7fb fc3c 	bl	8002a28 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80071b0:	89e3      	ldrh	r3, [r4, #14]
        break;
 80071b2:	e7cb      	b.n	800714c <MCP_ReceivedPacket+0x8c>
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 80071b4:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4;
 80071b6:	2104      	movs	r1, #4
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 80071b8:	2201      	movs	r2, #1
        pHandle->txLength = 4;
 80071ba:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 80071bc:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80071be:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80071c0:	2000      	movs	r0, #0
      break;
 80071c2:	e7c3      	b.n	800714c <MCP_ReceivedPacket+0x8c>
        MCPResponse = RI_SetRegCommandParser(pHandle, txSyncFreeSpace);
 80071c4:	4620      	mov	r0, r4
 80071c6:	f7fb f8ff 	bl	80023c8 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80071ca:	89e3      	ldrh	r3, [r4, #14]
        break;
 80071cc:	e7be      	b.n	800714c <MCP_ReceivedPacket+0x8c>
        if (RUN == MCI_GetSTMState(pMCI))
 80071ce:	4638      	mov	r0, r7
 80071d0:	f7fa f944 	bl	800145c <MCI_GetSTMState>
 80071d4:	2806      	cmp	r0, #6
 80071d6:	d01f      	beq.n	8007218 <MCP_ReceivedPacket+0x158>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80071d8:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80071da:	2000      	movs	r0, #0
 80071dc:	e7b6      	b.n	800714c <MCP_ReceivedPacket+0x8c>
        (void)MCI_FaultAcknowledged(pMCI);
 80071de:	4638      	mov	r0, r7
 80071e0:	f7fa f974 	bl	80014cc <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80071e4:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80071e6:	2000      	movs	r0, #0
        break;
 80071e8:	e7b0      	b.n	800714c <MCP_ReceivedPacket+0x8c>
  	    MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 80071ea:	68a3      	ldr	r3, [r4, #8]
 80071ec:	9300      	str	r3, [sp, #0]
 80071ee:	4631      	mov	r1, r6
 80071f0:	f104 030e 	add.w	r3, r4, #14
 80071f4:	f7fa f8a6 	bl	8001344 <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80071f8:	89e3      	ldrh	r3, [r4, #14]
        break;
 80071fa:	e7a7      	b.n	800714c <MCP_ReceivedPacket+0x8c>
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 80071fc:	490b      	ldr	r1, [pc, #44]	@ (800722c <MCP_ReceivedPacket+0x16c>)
 80071fe:	f003 031f 	and.w	r3, r3, #31
 8007202:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 8007206:	b15d      	cbz	r5, 8007220 <MCP_ReceivedPacket+0x160>
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8007208:	68a3      	ldr	r3, [r4, #8]
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	4631      	mov	r1, r6
 800720e:	f104 030e 	add.w	r3, r4, #14
 8007212:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007214:	89e3      	ldrh	r3, [r4, #14]
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8007216:	e799      	b.n	800714c <MCP_ReceivedPacket+0x8c>
          MCI_StopRamp(pMCI);
 8007218:	4638      	mov	r0, r7
 800721a:	f7fa f99d 	bl	8001558 <MCI_StopRamp>
 800721e:	e7db      	b.n	80071d8 <MCP_ReceivedPacket+0x118>
 8007220:	462b      	mov	r3, r5
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8007222:	200d      	movs	r0, #13
 8007224:	e792      	b.n	800714c <MCP_ReceivedPacket+0x8c>
 8007226:	bf00      	nop
 8007228:	2000086c 	.word	0x2000086c
 800722c:	200008d0 	.word	0x200008d0

08007230 <MCPA_dataLog>:

uint32_t GLOBAL_TIMESTAMP = 0;
static void MCPA_stopDataLog (MCPA_Handle_t *pHandle);

void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8007230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint8_t i;
    uint16_t *logValue16;
    uint32_t *logValue;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007232:	7fc3      	ldrb	r3, [r0, #31]
 8007234:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 8007238:	429a      	cmp	r2, r3
{
 800723a:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 800723c:	d002      	beq.n	8007244 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* nothing to log just waiting next call to MCPA_datalog*/
      pHandle->HFIndex++;
 800723e:	3301      	adds	r3, #1
 8007240:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8007244:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8007246:	2300      	movs	r3, #0
 8007248:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 800724a:	b1a5      	cbz	r5, 8007276 <MCPA_dataLog+0x46>
 800724c:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 800724e:	8ba2      	ldrh	r2, [r4, #28]
 8007250:	42aa      	cmp	r2, r5
 8007252:	d24e      	bcs.n	80072f2 <MCPA_dataLog+0xc2>
 8007254:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8007258:	2bfe      	cmp	r3, #254	@ 0xfe
 800725a:	d066      	beq.n	800732a <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 800725c:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 8007260:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex + 2U,
 8007262:	8b22      	ldrh	r2, [r4, #24]
 8007264:	6820      	ldr	r0, [r4, #0]
 8007266:	3202      	adds	r2, #2
 8007268:	2309      	movs	r3, #9
 800726a:	6845      	ldr	r5, [r0, #4]
 800726c:	b292      	uxth	r2, r2
 800726e:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8007270:	2300      	movs	r3, #0
 8007272:	8323      	strh	r3, [r4, #24]
}
 8007274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8007276:	4601      	mov	r1, r0
 8007278:	2209      	movs	r2, #9
 800727a:	f851 0b14 	ldr.w	r0, [r1], #20
 800727e:	6803      	ldr	r3, [r0, #0]
 8007280:	4798      	blx	r3
 8007282:	b390      	cbz	r0, 80072ea <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007284:	4b49      	ldr	r3, [pc, #292]	@ (80073ac <MCPA_dataLog+0x17c>)
 8007286:	6961      	ldr	r1, [r4, #20]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 800728c:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 8007290:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer*/
 8007294:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8007298:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 800729a:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 800729c:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 800729e:	d101      	bne.n	80072a4 <MCPA_dataLog+0x74>
 80072a0:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80072a2:	e7d4      	b.n	800724e <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff = pHandle->MFNum;
 80072a4:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff = pHandle->HFNum;
 80072a8:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff = pHandle->MFRate;
 80072ac:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff = pHandle->HFRate;
 80072b0:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff = pHandle->HFNum;
 80072b4:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff = pHandle->MFNum;
 80072b8:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 80072bc:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 80072be:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff = pHandle->Mark;
 80072c0:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 80072c4:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff = pHandle->MFRate;
 80072c6:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 80072ca:	83a3      	strh	r3, [r4, #28]
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 80072cc:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff = pHandle->HFRate;
 80072d0:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 80072d4:	f002 f8da 	bl	800948c <memcpy>
          memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable, pHandle->HFNum+pHandle->MFNum); /* 1 size byte per ID*/
 80072d8:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 80072dc:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
 80072e0:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 80072e4:	441a      	add	r2, r3
 80072e6:	f002 f8d1 	bl	800948c <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80072ea:	8b25      	ldrh	r5, [r4, #24]
 80072ec:	2d00      	cmp	r5, #0
 80072ee:	d1ad      	bne.n	800724c <MCPA_dataLog+0x1c>
}
 80072f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80072f2:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 80072f6:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80072f8:	b36e      	cbz	r6, 8007356 <MCPA_dataLog+0x126>
 80072fa:	68a2      	ldr	r2, [r4, #8]
 80072fc:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8007300:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007302:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8007306:	8800      	ldrh	r0, [r0, #0]
 8007308:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 800730c:	8b25      	ldrh	r5, [r4, #24]
 800730e:	3502      	adds	r5, #2
 8007310:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007312:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007314:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007316:	d1f4      	bne.n	8007302 <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8007318:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 800731c:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 800731e:	2bfd      	cmp	r3, #253	@ 0xfd
 8007320:	4618      	mov	r0, r3
 8007322:	d91d      	bls.n	8007360 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007324:	4295      	cmp	r5, r2
 8007326:	d897      	bhi.n	8007258 <MCPA_dataLog+0x28>
}
 8007328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800732a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800732e:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 8007332:	4418      	add	r0, r3
 8007334:	4298      	cmp	r0, r3
 8007336:	dd91      	ble.n	800725c <MCPA_dataLog+0x2c>
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007338:	68a7      	ldr	r7, [r4, #8]
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 800733a:	6926      	ldr	r6, [r4, #16]
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 800733c:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8007340:	6812      	ldr	r2, [r2, #0]
 8007342:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007344:	1c5a      	adds	r2, r3, #1
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007346:	5cf3      	ldrb	r3, [r6, r3]
 8007348:	442b      	add	r3, r5
 800734a:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800734c:	b2d3      	uxtb	r3, r2
 800734e:	4283      	cmp	r3, r0
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007350:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007352:	dbf3      	blt.n	800733c <MCPA_dataLog+0x10c>
 8007354:	e782      	b.n	800725c <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8007356:	f894 0026 	ldrb.w	r0, [r4, #38]	@ 0x26
 800735a:	28fd      	cmp	r0, #253	@ 0xfd
 800735c:	f63f af71 	bhi.w	8007242 <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8007360:	f894 3020 	ldrb.w	r3, [r4, #32]
 8007364:	4283      	cmp	r3, r0
 8007366:	d006      	beq.n	8007376 <MCPA_dataLog+0x146>
            pHandle->MFIndex ++;
 8007368:	3301      	adds	r3, #1
 800736a:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 800736e:	4295      	cmp	r5, r2
 8007370:	f63f af74 	bhi.w	800725c <MCPA_dataLog+0x2c>
}
 8007374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007376:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 800737a:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 800737c:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800737e:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8007380:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007384:	ddf3      	ble.n	800736e <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8007386:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800738a:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 800738e:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007396:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800739a:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800739c:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800739e:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80073a0:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80073a2:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80073a4:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80073a6:	dbf2      	blt.n	800738e <MCPA_dataLog+0x15e>
 80073a8:	e7e1      	b.n	800736e <MCPA_dataLog+0x13e>
 80073aa:	bf00      	nop
 80073ac:	20001ab8 	.word	0x20001ab8

080073b0 <MCPA_flushDataLog>:
{
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->bufferIndex > 0) {  /* if buffer is allocated, we must send it*/
 80073b0:	8b03      	ldrh	r3, [r0, #24]
 80073b2:	b19b      	cbz	r3, 80073dc <MCPA_flushDataLog+0x2c>
{
 80073b4:	b570      	push	{r4, r5, r6, lr}
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 80073b6:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
      {
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
        {
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 80073ba:	6941      	ldr	r1, [r0, #20]
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 80073bc:	2afe      	cmp	r2, #254	@ 0xfe
 80073be:	4604      	mov	r4, r0
 80073c0:	d00d      	beq.n	80073de <MCPA_flushDataLog+0x2e>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
        }
      }
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 80073c2:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 80073c6:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 80073c8:	8b22      	ldrh	r2, [r4, #24]
 80073ca:	6820      	ldr	r0, [r4, #0]
 80073cc:	3202      	adds	r2, #2
 80073ce:	2309      	movs	r3, #9
 80073d0:	6845      	ldr	r5, [r0, #4]
 80073d2:	b292      	uxth	r2, r2
 80073d4:	47a8      	blx	r5
    pHandle->bufferIndex = 0;
 80073d6:	2300      	movs	r3, #0
 80073d8:	8323      	strh	r3, [r4, #24]
  }   
}
 80073da:	bd70      	pop	{r4, r5, r6, pc}
 80073dc:	4770      	bx	lr
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80073de:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 80073e2:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 80073e6:	4494      	add	ip, r2
 80073e8:	4562      	cmp	r2, ip
 80073ea:	daea      	bge.n	80073c2 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 80073ec:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80073ee:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 80073f0:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 80073f4:	6800      	ldr	r0, [r0, #0]
 80073f6:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80073f8:	5ca8      	ldrb	r0, [r5, r2]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80073fa:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80073fc:	4403      	add	r3, r0
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80073fe:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007400:	b29b      	uxth	r3, r3
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007402:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007404:	8323      	strh	r3, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8007406:	dbf3      	blt.n	80073f0 <MCPA_flushDataLog+0x40>
 8007408:	e7db      	b.n	80073c2 <MCPA_flushDataLog+0x12>
 800740a:	bf00      	nop

0800740c <MCPA_cfgLog>:
  pHandle->HFIndex = 0;
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
}

uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 800740c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
    uint16_t newID, buffSize;
    uint8_t i;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007410:	880f      	ldrh	r7, [r1, #0]
{
 8007412:	4604      	mov	r4, r0

    if (buffSize == 0)
 8007414:	2f00      	cmp	r7, #0
 8007416:	d045      	beq.n	80074a4 <MCPA_cfgLog+0x98>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8007418:	6803      	ldr	r3, [r0, #0]
 800741a:	89db      	ldrh	r3, [r3, #14]
 800741c:	42bb      	cmp	r3, r7
 800741e:	d33e      	bcc.n	800749e <MCPA_cfgLog+0x92>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8007420:	788b      	ldrb	r3, [r1, #2]
 8007422:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8007426:	f891 8003 	ldrb.w	r8, [r1, #3]
 800742a:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 800742e:	790b      	ldrb	r3, [r1, #4]
 8007430:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8007434:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/

      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 8007436:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8007438:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 800743c:	4443      	add	r3, r8
 800743e:	4293      	cmp	r3, r2
 8007440:	dc56      	bgt.n	80074f0 <MCPA_cfgLog+0xe4>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/
 8007442:	1d8e      	adds	r6, r1, #6
      {
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007444:	2b00      	cmp	r3, #0
 8007446:	d056      	beq.n	80074f6 <MCPA_cfgLog+0xea>
 8007448:	2500      	movs	r5, #0
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 800744a:	46a8      	mov	r8, r5
 800744c:	e011      	b.n	8007472 <MCPA_cfgLog+0x66>
      {
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
         /* HF Data are fixed to 2 bytes*/
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 800744e:	68e3      	ldr	r3, [r4, #12]
 8007450:	5558      	strb	r0, [r3, r5]
        pCfgData++;/* Point to the next UID */
        pCfgData++;
         logSize = logSize+pHandle->dataSizeTable[i];
 8007452:	68e2      	ldr	r2, [r4, #12]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007454:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8007458:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
         logSize = logSize+pHandle->dataSizeTable[i];
 800745c:	5d52      	ldrb	r2, [r2, r5]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 800745e:	f105 0c01 	add.w	ip, r5, #1
 8007462:	fa5f f58c 	uxtb.w	r5, ip
 8007466:	440b      	add	r3, r1
         logSize = logSize+pHandle->dataSizeTable[i];
 8007468:	4442      	add	r2, r8
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 800746a:	429d      	cmp	r5, r3
         logSize = logSize+pHandle->dataSizeTable[i];
 800746c:	fa1f f882 	uxth.w	r8, r2
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8007470:	da11      	bge.n	8007496 <MCPA_cfgLog+0x8a>
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007472:	f836 9b02 	ldrh.w	r9, [r6], #2
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
 8007476:	6861      	ldr	r1, [r4, #4]
 8007478:	4648      	mov	r0, r9
 800747a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800747e:	f7fb ff49 	bl	8003314 <RI_GetPtrReg>
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 8007482:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8007486:	42ab      	cmp	r3, r5
 8007488:	f04f 0002 	mov.w	r0, #2
 800748c:	d8df      	bhi.n	800744e <MCPA_cfgLog+0x42>
 800748e:	4648      	mov	r0, r9
 8007490:	f7fb ff34 	bl	80032fc <RI_GetIDSize>
 8007494:	e7db      	b.n	800744e <MCPA_cfgLog+0x42>
      }

     /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
     if (buffSize < (logSize + 2U + 4U))
 8007496:	f108 0206 	add.w	r2, r8, #6
 800749a:	4297      	cmp	r7, r2
 800749c:	d210      	bcs.n	80074c0 <MCPA_cfgLog+0xb4>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 800749e:	2009      	movs	r0, #9
      }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return result;
}
 80074a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 80074a4:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0;
 80074a6:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 80074aa:	b9ab      	cbnz	r3, 80074d8 <MCPA_cfgLog+0xcc>
  pHandle->bufferIndex = 0;
 80074ac:	2300      	movs	r3, #0
 80074ae:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff = 0;
 80074b0:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex = 0;
 80074b4:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
 80074b6:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 80074ba:	2000      	movs	r0, #0
}
 80074bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       pHandle->bufferTxTrigger = buffSize-logSize-2U; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 80074c0:	3f02      	subs	r7, #2
 80074c2:	eba7 0708 	sub.w	r7, r7, r8
 80074c6:	8367      	strh	r7, [r4, #26]
       pHandle->Mark = *((uint8_t *) pCfgData);
 80074c8:	7833      	ldrb	r3, [r6, #0]
 80074ca:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
       if (0U == pHandle->Mark)
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1f3      	bne.n	80074ba <MCPA_cfgLog+0xae>
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 80074d2:	8b23      	ldrh	r3, [r4, #24]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d0e9      	beq.n	80074ac <MCPA_cfgLog+0xa0>
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 80074d8:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 80074da:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 80074de:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 80074e0:	8b22      	ldrh	r2, [r4, #24]
 80074e2:	6820      	ldr	r0, [r4, #0]
 80074e4:	3202      	adds	r2, #2
 80074e6:	6845      	ldr	r5, [r0, #4]
 80074e8:	b292      	uxth	r2, r2
 80074ea:	2309      	movs	r3, #9
 80074ec:	47a8      	blx	r5
 80074ee:	e7dd      	b.n	80074ac <MCPA_cfgLog+0xa0>
       result = MCP_ERROR_BAD_RAW_FORMAT;
 80074f0:	200a      	movs	r0, #10
}
 80074f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80074f6:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 80074f8:	4698      	mov	r8, r3
 80074fa:	e7ce      	b.n	800749a <MCPA_cfgLog+0x8e>

080074fc <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 80074fc:	8a03      	ldrh	r3, [r0, #16]
 80074fe:	8b42      	ldrh	r2, [r0, #26]
 8007500:	429a      	cmp	r2, r3
 8007502:	d306      	bcc.n	8007512 <NTC_SetFaultState+0x16>
    {
      hFault = MC_OVER_TEMP;
    }
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8007504:	8b82      	ldrh	r2, [r0, #28]
 8007506:	429a      	cmp	r2, r3
 8007508:	d901      	bls.n	800750e <NTC_SetFaultState+0x12>
    {
      hFault = MC_NO_ERROR;
 800750a:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return hFault;
}
 800750c:	4770      	bx	lr
      hFault = pHandle->hFaultState;
 800750e:	8ac0      	ldrh	r0, [r0, #22]
 8007510:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8007512:	2008      	movs	r0, #8
 8007514:	4770      	bx	lr
 8007516:	bf00      	nop

08007518 <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8007518:	2300      	movs	r3, #0
 800751a:	8203      	strh	r3, [r0, #16]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop

08007520 <NTC_Init>:
{
 8007520:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8007522:	7803      	ldrb	r3, [r0, #0]
{
 8007524:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8007526:	b123      	cbz	r3, 8007532 <NTC_Init+0x12>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007528:	8a43      	ldrh	r3, [r0, #18]
 800752a:	8203      	strh	r3, [r0, #16]
      pHandle->hFaultState = MC_NO_ERROR;
 800752c:	2200      	movs	r2, #0
 800752e:	82c2      	strh	r2, [r0, #22]
}
 8007530:	bd10      	pop	{r4, pc}
      pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8007532:	3004      	adds	r0, #4
 8007534:	f7fb ff86 	bl	8003444 <RCM_RegisterRegConv>
 8007538:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
      NTC_Clear(pHandle);
 800753c:	4620      	mov	r0, r4
 800753e:	f7ff ffeb 	bl	8007518 <NTC_Clear>
}
 8007542:	bd10      	pop	{r4, pc}

08007544 <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle)
{
 8007544:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007546:	7803      	ldrb	r3, [r0, #0]
{
 8007548:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 800754a:	b113      	cbz	r3, 8007552 <NTC_CalcAvTemp+0xe>
 800754c:	2000      	movs	r0, #0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);

        pHandle->hAvTemp_d = (uint16_t)wtemp;
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 800754e:	82e0      	strh	r0, [r4, #22]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007550:	bd10      	pop	{r4, pc}
      hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8007552:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 8007556:	f7fc f86f 	bl	8003638 <RCM_ExecRegularConv>
      if (0xFFFFU == hAux)
 800755a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800755e:	4298      	cmp	r0, r3
 8007560:	d007      	beq.n	8007572 <NTC_CalcAvTemp+0x2e>
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007562:	8b23      	ldrh	r3, [r4, #24]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8007564:	8a22      	ldrh	r2, [r4, #16]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007566:	1e59      	subs	r1, r3, #1
        wtemp += hAux;
 8007568:	fb01 0002 	mla	r0, r1, r2, r0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 800756c:	fbb0 f0f3 	udiv	r0, r0, r3
        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8007570:	8220      	strh	r0, [r4, #16]
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8007572:	4620      	mov	r0, r4
 8007574:	f7ff ffc2 	bl	80074fc <NTC_SetFaultState>
 8007578:	82e0      	strh	r0, [r4, #22]
}
 800757a:	bd10      	pop	{r4, pc}

0800757c <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 800757c:	7803      	ldrb	r3, [r0, #0]
 800757e:	b95b      	cbnz	r3, 8007598 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8007580:	8a02      	ldrh	r2, [r0, #16]
      wTemp -= ((int32_t)pHandle->wV0);
 8007582:	6a01      	ldr	r1, [r0, #32]
      wTemp *= pHandle->hSensitivity;
 8007584:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007588:	8c80      	ldrh	r0, [r0, #36]	@ 0x24
      wTemp -= ((int32_t)pHandle->wV0);
 800758a:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 800758c:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007590:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007594:	b200      	sxth	r0, r0
 8007596:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8007598:	8a80      	ldrh	r0, [r0, #20]
}
 800759a:	b200      	sxth	r0, r0
 800759c:	4770      	bx	lr
 800759e:	bf00      	nop

080075a0 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 80075a0:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 80075a2:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 80075a4:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 80075a6:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 80075a8:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 80075aa:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 80075ac:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80075ae:	4770      	bx	lr

080075b0 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 80075b0:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80075b2:	4770      	bx	lr

080075b4 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 80075b4:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80075b6:	4770      	bx	lr

080075b8 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 80075b8:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop

080075c0 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 80075c0:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80075c4:	4770      	bx	lr
 80075c6:	bf00      	nop

080075c8 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 80075c8:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 80075ca:	4770      	bx	lr

080075cc <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 80075cc:	8b80      	ldrh	r0, [r0, #28]
 80075ce:	4770      	bx	lr

080075d0 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80075d0:	2301      	movs	r3, #1
 80075d2:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 80075d4:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80075d6:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop

080075dc <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 80075dc:	8b40      	ldrh	r0, [r0, #26]
 80075de:	4770      	bx	lr

080075e0 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 80075e0:	8bc0      	ldrh	r0, [r0, #30]
 80075e2:	4770      	bx	lr

080075e4 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 80075e4:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80075e6:	4770      	bx	lr

080075e8 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 80075e8:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80075ea:	4770      	bx	lr

080075ec <PID_SetKIDivisorPOW2>:
{
 80075ec:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 80075ee:	2301      	movs	r3, #1
{
 80075f0:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 80075f2:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 80075f4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80075f8:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 80075fa:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 80075fc:	8343      	strh	r3, [r0, #26]
{
 80075fe:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007600:	f7ff fff2 	bl	80075e8 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8007604:	4902      	ldr	r1, [pc, #8]	@ (8007610 <PID_SetKIDivisorPOW2+0x24>)
 8007606:	4628      	mov	r0, r5
 8007608:	40a1      	lsls	r1, r4
 800760a:	f7ff ffeb 	bl	80075e4 <PID_SetLowerIntegralTermLimit>
}
 800760e:	bd38      	pop	{r3, r4, r5, pc}
 8007610:	ffff8001 	.word	0xffff8001

08007614 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8007614:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007616:	4770      	bx	lr

08007618 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8007618:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop

08007620 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8007620:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8007622:	4770      	bx	lr

08007624 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007624:	2301      	movs	r3, #1
 8007626:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007628:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 800762a:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop

08007630 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007630:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8007634:	4603      	mov	r3, r0
 8007636:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8007638:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 800763c:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007640:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007644:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8007648:	b17c      	cbz	r4, 800766a <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 800764a:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 800764e:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8007652:	eb15 0e01 	adds.w	lr, r5, r1
 8007656:	d41d      	bmi.n	8007694 <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8007658:	420d      	tst	r5, r1
 800765a:	4914      	ldr	r1, [pc, #80]	@ (80076ac <PI_Controller+0x7c>)
 800765c:	bf48      	it	mi
 800765e:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007660:	45a6      	cmp	lr, r4
 8007662:	dc02      	bgt.n	800766a <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8007664:	691c      	ldr	r4, [r3, #16]
 8007666:	4574      	cmp	r4, lr
 8007668:	dd1d      	ble.n	80076a6 <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 800766a:	8b99      	ldrh	r1, [r3, #28]
 800766c:	410a      	asrs	r2, r1
 800766e:	8bd9      	ldrh	r1, [r3, #30]
 8007670:	fa44 f101 	asr.w	r1, r4, r1
 8007674:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8007676:	4290      	cmp	r0, r2
 8007678:	da03      	bge.n	8007682 <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 800767a:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 800767c:	4414      	add	r4, r2
 800767e:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8007680:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8007682:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8007684:	bfc5      	ittet	gt
 8007686:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 800768a:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 800768c:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 800768e:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8007690:	609c      	str	r4, [r3, #8]
}
 8007692:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8007694:	2d00      	cmp	r5, #0
 8007696:	dde3      	ble.n	8007660 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8007698:	2900      	cmp	r1, #0
 800769a:	dde1      	ble.n	8007660 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 800769c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80076a0:	428c      	cmp	r4, r1
 80076a2:	d1e2      	bne.n	800766a <PI_Controller+0x3a>
 80076a4:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 80076a6:	4674      	mov	r4, lr
 80076a8:	e7df      	b.n	800766a <PI_Controller+0x3a>
 80076aa:	bf00      	nop
 80076ac:	80000001 	.word	0x80000001

080076b0 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 80076b0:	6882      	ldr	r2, [r0, #8]
{
 80076b2:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 80076b4:	89d1      	ldrh	r1, [r2, #14]
 80076b6:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 80076ba:	8993      	ldrh	r3, [r2, #12]
 80076bc:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 80076c0:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 80076c4:	fb13 230c 	smlabb	r3, r3, ip, r2
 80076c8:	2b00      	cmp	r3, #0

    pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4;
 80076ca:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 80076ce:	bfbc      	itt	lt
 80076d0:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 80076d4:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4;
 80076d6:	ebc2 4323 	rsb	r3, r2, r3, asr #16
 80076da:	eb02 1223 	add.w	r2, r2, r3, asr #4
 80076de:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
}
 80076e0:	f85d fb04 	ldr.w	pc, [sp], #4

080076e4 <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 80076e4:	2300      	movs	r3, #0
 80076e6:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop

080076ec <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float The average measured motor power expressed in Watts.
  */
__weak float PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 80076ec:	b538      	push	{r3, r4, r5, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = (pHandle->hAvrgElMotorPower * VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 80076ee:	f9b0 5000 	ldrsh.w	r5, [r0]
{
 80076f2:	4604      	mov	r4, r0
  PowerW = (pHandle->hAvrgElMotorPower * VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 80076f4:	68c0      	ldr	r0, [r0, #12]
 80076f6:	f7ff fcaf 	bl	8007058 <VBS_GetAvBusVoltage_V>
 80076fa:	fb05 f300 	mul.w	r3, r5, r0
 80076fe:	ee00 3a10 	vmov	s0, r3
 8007702:	edd4 7a01 	vldr	s15, [r4, #4]
 8007706:	eeb8 0ac0 	vcvt.f32.s32	s0, s0

#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 800770a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800770e:	bd38      	pop	{r3, r4, r5, pc}

08007710 <startTimers>:
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8007710:	b410      	push	{r4}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8007712:	4b19      	ldr	r3, [pc, #100]	@ (8007778 <startTimers+0x68>)
 8007714:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007716:	07d2      	lsls	r2, r2, #31
 8007718:	b083      	sub	sp, #12
 800771a:	d416      	bmi.n	800774a <startTimers+0x3a>
  SET_BIT(RCC->APB1ENR1, Periphs);
 800771c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800771e:	f042 0201 	orr.w	r2, r2, #1
 8007722:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007724:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007726:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800772a:	f002 0201 	and.w	r2, r2, #1
 800772e:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8007730:	9a01      	ldr	r2, [sp, #4]
 8007732:	694a      	ldr	r2, [r1, #20]
 8007734:	f042 0201 	orr.w	r2, r2, #1
 8007738:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800773a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800773c:	f022 0201 	bic.w	r2, r2, #1
 8007740:	659a      	str	r2, [r3, #88]	@ 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8007742:	b003      	add	sp, #12
 8007744:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007748:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 800774a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800774e:	480b      	ldr	r0, [pc, #44]	@ (800777c <startTimers+0x6c>)
 8007750:	685a      	ldr	r2, [r3, #4]
 8007752:	6859      	ldr	r1, [r3, #4]
 8007754:	4c0a      	ldr	r4, [pc, #40]	@ (8007780 <startTimers+0x70>)
 8007756:	4001      	ands	r1, r0
 8007758:	f041 0120 	orr.w	r1, r1, #32
 800775c:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800775e:	6959      	ldr	r1, [r3, #20]
 8007760:	f041 0101 	orr.w	r1, r1, #1
 8007764:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007766:	6859      	ldr	r1, [r3, #4]
 8007768:	4022      	ands	r2, r4
 800776a:	4001      	ands	r1, r0
 800776c:	430a      	orrs	r2, r1
 800776e:	605a      	str	r2, [r3, #4]
}
 8007770:	b003      	add	sp, #12
 8007772:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	40021000 	.word	0x40021000
 800777c:	fdffff8f 	.word	0xfdffff8f
 8007780:	02000070 	.word	0x02000070

08007784 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8007784:	3201      	adds	r2, #1
{
 8007786:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8007788:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800778a:	f06f 0602 	mvn.w	r6, #2
 800778e:	0155      	lsls	r5, r2, #5
 8007790:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8007792:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8007794:	f893 c000 	ldrb.w	ip, [r3]
 8007798:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 800779c:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 80077a0:	d80c      	bhi.n	80077bc <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80077a2:	6904      	ldr	r4, [r0, #16]
 80077a4:	07a4      	lsls	r4, r4, #30
 80077a6:	d5f5      	bpl.n	8007794 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 80077a8:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80077ac:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80077ae:	6106      	str	r6, [r0, #16]
 80077b0:	d8f0      	bhi.n	8007794 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 80077b2:	781c      	ldrb	r4, [r3, #0]
 80077b4:	2c0f      	cmp	r4, #15
 80077b6:	d8ed      	bhi.n	8007794 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 80077b8:	2301      	movs	r3, #1
 80077ba:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_POW_COM
  }
#endif
  }
 80077bc:	bd70      	pop	{r4, r5, r6, pc}
 80077be:	bf00      	nop

080077c0 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80077c0:	6883      	ldr	r3, [r0, #8]
 80077c2:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80077c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80077ca:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80077cc:	6883      	ldr	r3, [r0, #8]
 80077ce:	00d9      	lsls	r1, r3, #3
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 80077d0:	b082      	sub	sp, #8
 80077d2:	d418      	bmi.n	8007806 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 80077d4:	4b24      	ldr	r3, [pc, #144]	@ (8007868 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 80077d6:	6882      	ldr	r2, [r0, #8]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4924      	ldr	r1, [pc, #144]	@ (800786c <R3_2_ADCxInit+0xac>)
 80077dc:	099b      	lsrs	r3, r3, #6
 80077de:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 80077e2:	fba1 1303 	umull	r1, r3, r1, r3
 80077e6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80077ea:	099b      	lsrs	r3, r3, #6
 80077ec:	005b      	lsls	r3, r3, #1
 80077ee:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80077f2:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 80077f4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80077f6:	9b01      	ldr	r3, [sp, #4]
 80077f8:	b12b      	cbz	r3, 8007806 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 80077fa:	9b01      	ldr	r3, [sp, #4]
 80077fc:	3b01      	subs	r3, #1
 80077fe:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007800:	9b01      	ldr	r3, [sp, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1f9      	bne.n	80077fa <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8007806:	6883      	ldr	r3, [r0, #8]
 8007808:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800780c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007810:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007814:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007816:	6883      	ldr	r3, [r0, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	dbfc      	blt.n	8007816 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800781c:	6803      	ldr	r3, [r0, #0]
 800781e:	07da      	lsls	r2, r3, #31
 8007820:	d408      	bmi.n	8007834 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8007822:	4a13      	ldr	r2, [pc, #76]	@ (8007870 <R3_2_ADCxInit+0xb0>)
 8007824:	6883      	ldr	r3, [r0, #8]
 8007826:	4013      	ands	r3, r2
 8007828:	f043 0301 	orr.w	r3, r3, #1
 800782c:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800782e:	6803      	ldr	r3, [r0, #0]
 8007830:	07db      	lsls	r3, r3, #31
 8007832:	d5f7      	bpl.n	8007824 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8007834:	6883      	ldr	r3, [r0, #8]
 8007836:	4a0e      	ldr	r2, [pc, #56]	@ (8007870 <R3_2_ADCxInit+0xb0>)
 8007838:	4013      	ands	r3, r2
 800783a:	f043 0308 	orr.w	r3, r3, #8
 800783e:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8007840:	6883      	ldr	r3, [r0, #8]
 8007842:	4013      	ands	r3, r2
 8007844:	f043 0320 	orr.w	r3, r3, #32
 8007848:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800784a:	68c3      	ldr	r3, [r0, #12]
 800784c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007850:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007854:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007858:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 800785a:	6883      	ldr	r3, [r0, #8]
 800785c:	4013      	ands	r3, r2
 800785e:	f043 0304 	orr.w	r3, r3, #4
 8007862:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
}
 8007864:	b002      	add	sp, #8
 8007866:	4770      	bx	lr
 8007868:	20000554 	.word	0x20000554
 800786c:	053e2d63 	.word	0x053e2d63
 8007870:	7fffffc0 	.word	0x7fffffc0

08007874 <R3_2_GetPhaseCurrents>:
  * @brief  Computes and stores in @p pHdl handler the latest converted motor phase currents in @p Iab ab_t format.
  *
  */
__weak void R3_2_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8007874:	b1d9      	cbz	r1, 80078ae <R3_2_GetPhaseCurrents+0x3a>
  {
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007876:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 800787a:	f890 206a 	ldrb.w	r2, [r0, #106]	@ 0x6a
{
 800787e:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007880:	689c      	ldr	r4, [r3, #8]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8007882:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007886:	6cdd      	ldr	r5, [r3, #76]	@ 0x4c
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8007888:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 800788a:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 800788e:	f8d3 6080 	ldr.w	r6, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007892:	6863      	ldr	r3, [r4, #4]
 8007894:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007898:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800789c:	6063      	str	r3, [r4, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 800789e:	2a05      	cmp	r2, #5
 80078a0:	f200 8098 	bhi.w	80079d4 <R3_2_GetPhaseCurrents+0x160>
 80078a4:	e8df f002 	tbb	[pc, r2]
 80078a8:	041d1d10 	.word	0x041d1d10
 80078ac:	1004      	.short	0x1004
 80078ae:	4770      	bx	lr
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 80078b0:	6f03      	ldr	r3, [r0, #112]	@ 0x70

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 80078b2:	4a4c      	ldr	r2, [pc, #304]	@ (80079e4 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 80078b4:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	db20      	blt.n	80078fc <R3_2_GetPhaseCurrents+0x88>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 80078ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078be:	f2c0 8086 	blt.w	80079ce <R3_2_GetPhaseCurrents+0x15a>
 80078c2:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 80078c6:	e01a      	b.n	80078fe <R3_2_GetPhaseCurrents+0x8a>
      case SECTOR_6:
      case SECTOR_1:
      {
        /* Current on Phase A is not accessible     */
        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80078c8:	6f44      	ldr	r4, [r0, #116]	@ 0x74

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 80078ca:	4b46      	ldr	r3, [pc, #280]	@ (80079e4 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80078cc:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 80078ce:	429c      	cmp	r4, r3
 80078d0:	db2b      	blt.n	800792a <R3_2_GetPhaseCurrents+0xb6>
        {
          Iab->b = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 80078d2:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80078d6:	db77      	blt.n	80079c8 <R3_2_GetPhaseCurrents+0x154>
 80078d8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80078dc:	4614      	mov	r4, r2
 80078de:	4615      	mov	r5, r2
 80078e0:	e027      	b.n	8007932 <R3_2_GetPhaseCurrents+0xbe>
      case SECTOR_2:
      case SECTOR_3:
      {
        /* Current on Phase B is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 80078e2:	6f04      	ldr	r4, [r0, #112]	@ 0x70

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 80078e4:	4b3f      	ldr	r3, [pc, #252]	@ (80079e4 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 80078e6:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 80078e8:	429c      	cmp	r4, r3
 80078ea:	db2e      	blt.n	800794a <R3_2_GetPhaseCurrents+0xd6>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 80078ec:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80078f0:	db66      	blt.n	80079c0 <R3_2_GetPhaseCurrents+0x14c>
 80078f2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80078f6:	461c      	mov	r4, r3
 80078f8:	469c      	mov	ip, r3
 80078fa:	e02a      	b.n	8007952 <R3_2_GetPhaseCurrents+0xde>
 80078fc:	4694      	mov	ip, r2
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 80078fe:	6f42      	ldr	r2, [r0, #116]	@ 0x74
        if (Aux < -INT16_MAX)
 8007900:	4d38      	ldr	r5, [pc, #224]	@ (80079e4 <R3_2_GetPhaseCurrents+0x170>)
          Iab->a = -INT16_MAX;
 8007902:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8007906:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8007908:	42aa      	cmp	r2, r5
 800790a:	da2f      	bge.n	800796c <R3_2_GetPhaseCurrents+0xf8>
          Iab->b = -INT16_MAX;
 800790c:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800790e:	fa1f f38c 	uxth.w	r3, ip
 8007912:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007916:	4413      	add	r3, r2
 8007918:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 800791a:	f8a0 5052 	strh.w	r5, [r0, #82]	@ 0x52
    pHandle->_Super.Ia = Iab->a;
 800791e:	f8a0 c050 	strh.w	ip, [r0, #80]	@ 0x50
  }
}
 8007922:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007924:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
}
 8007928:	4770      	bx	lr
 800792a:	461c      	mov	r4, r3
 800792c:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007930:	461d      	mov	r5, r3
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007932:	6f83      	ldr	r3, [r0, #120]	@ 0x78
          Iab->b = -INT16_MAX;
 8007934:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007936:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8007938:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 800793a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800793e:	db20      	blt.n	8007982 <R3_2_GetPhaseCurrents+0x10e>
          Iab->a = INT16_MAX;
 8007940:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007944:	800b      	strh	r3, [r1, #0]
 8007946:	469c      	mov	ip, r3
 8007948:	e7e5      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
 800794a:	461c      	mov	r4, r3
 800794c:	46a4      	mov	ip, r4
 800794e:	f248 0301 	movw	r3, #32769	@ 0x8001
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007952:	6f82      	ldr	r2, [r0, #120]	@ 0x78
          Iab->a = -INT16_MAX;
 8007954:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007958:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 800795a:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 800795c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007960:	db17      	blt.n	8007992 <R3_2_GetPhaseCurrents+0x11e>
          Iab->b = INT16_MAX;
 8007962:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007966:	804a      	strh	r2, [r1, #2]
 8007968:	4615      	mov	r5, r2
 800796a:	e7d4      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
        else  if (Aux > INT16_MAX)
 800796c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007970:	db20      	blt.n	80079b4 <R3_2_GetPhaseCurrents+0x140>
          Iab->b = INT16_MAX;
 8007972:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007976:	461a      	mov	r2, r3
 8007978:	804b      	strh	r3, [r1, #2]
 800797a:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800797c:	fa1f f38c 	uxth.w	r3, ip
 8007980:	e7c9      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
        else  if (Aux < -INT16_MAX)
 8007982:	4c18      	ldr	r4, [pc, #96]	@ (80079e4 <R3_2_GetPhaseCurrents+0x170>)
 8007984:	42a3      	cmp	r3, r4
 8007986:	da0f      	bge.n	80079a8 <R3_2_GetPhaseCurrents+0x134>
          Iab->a = -INT16_MAX;
 8007988:	800c      	strh	r4, [r1, #0]
 800798a:	f248 0301 	movw	r3, #32769	@ 0x8001
 800798e:	46a4      	mov	ip, r4
 8007990:	e7c1      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
        else  if (Aux < -INT16_MAX)
 8007992:	4d14      	ldr	r5, [pc, #80]	@ (80079e4 <R3_2_GetPhaseCurrents+0x170>)
 8007994:	42aa      	cmp	r2, r5
 8007996:	da03      	bge.n	80079a0 <R3_2_GetPhaseCurrents+0x12c>
          Iab->b = -INT16_MAX;
 8007998:	804d      	strh	r5, [r1, #2]
 800799a:	f248 0201 	movw	r2, #32769	@ 0x8001
 800799e:	e7ba      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
          Iab->b = (int16_t)Aux;
 80079a0:	b215      	sxth	r5, r2
 80079a2:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80079a4:	b292      	uxth	r2, r2
 80079a6:	e7b6      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
          Iab->a = (int16_t)Aux;
 80079a8:	fa0f fc83 	sxth.w	ip, r3
 80079ac:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	e7b0      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
          Iab->b = (int16_t)Aux;
 80079b4:	b215      	sxth	r5, r2
 80079b6:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80079b8:	fa1f f38c 	uxth.w	r3, ip
 80079bc:	b292      	uxth	r2, r2
 80079be:	e7aa      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
          Iab->a = (int16_t)Aux;
 80079c0:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80079c4:	b2a3      	uxth	r3, r4
 80079c6:	e7c4      	b.n	8007952 <R3_2_GetPhaseCurrents+0xde>
          Iab->b = (int16_t)Aux;
 80079c8:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80079ca:	b2a2      	uxth	r2, r4
 80079cc:	e7b1      	b.n	8007932 <R3_2_GetPhaseCurrents+0xbe>
          Iab->a = (int16_t)Aux;
 80079ce:	fa0f fc83 	sxth.w	ip, r3
 80079d2:	e794      	b.n	80078fe <R3_2_GetPhaseCurrents+0x8a>
    pHandle->_Super.Ia = Iab->a;
 80079d4:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 80079d8:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80079dc:	880b      	ldrh	r3, [r1, #0]
 80079de:	884a      	ldrh	r2, [r1, #2]
 80079e0:	e799      	b.n	8007916 <R3_2_GetPhaseCurrents+0xa2>
 80079e2:	bf00      	nop
 80079e4:	ffff8001 	.word	0xffff8001

080079e8 <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 80079e8:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80079ea:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 80079ee:	f890 4081 	ldrb.w	r4, [r0, #129]	@ 0x81
 80079f2:	f880 406a 	strb.w	r4, [r0, #106]	@ 0x6a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80079f6:	f8b0 207c 	ldrh.w	r2, [r0, #124]	@ 0x7c
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80079fa:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 80079fc:	8fc4      	ldrh	r4, [r0, #62]	@ 0x3e
  WRITE_REG(TIMx->CCR1, CompareValue);
 80079fe:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007a00:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8007a02:	f8b0 4040 	ldrh.w	r4, [r0, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8007a06:	f8b0 0042 	ldrh.w	r0, [r0, #66]	@ 0x42
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007a0a:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007a0c:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007a0e:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007a10:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007a12:	4904      	ldr	r1, [pc, #16]	@ (8007a24 <R3_2_SetADCSampPointPolarization+0x3c>)
 8007a14:	685b      	ldr	r3, [r3, #4]
}
 8007a16:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007a1a:	420b      	tst	r3, r1
}
 8007a1c:	bf14      	ite	ne
 8007a1e:	2001      	movne	r0, #1
 8007a20:	2000      	moveq	r0, #0
 8007a22:	4770      	bx	lr
 8007a24:	02000070 	.word	0x02000070

08007a28 <R3_2_HFCurrentsPolarizationAB>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8007a28:	b339      	cbz	r1, 8007a7a <R3_2_HFCurrentsPolarizationAB+0x52>
{
 8007a2a:	b430      	push	{r4, r5}
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007a2c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8007a30:	f890 4081 	ldrb.w	r4, [r0, #129]	@ 0x81
 8007a34:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007a36:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007a3a:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007a3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007a3e:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007a42:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007a46:	6853      	ldr	r3, [r2, #4]
 8007a48:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007a4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a50:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007a52:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 8007a56:	2b0f      	cmp	r3, #15
 8007a58:	d80b      	bhi.n	8007a72 <R3_2_HFCurrentsPolarizationAB+0x4a>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007a5a:	6f03      	ldr	r3, [r0, #112]	@ 0x70
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007a5c:	6f42      	ldr	r2, [r0, #116]	@ 0x74
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007a5e:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8007a60:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007a64:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8007a66:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007a68:	e9c0 421c 	strd	r4, r2, [r0, #112]	@ 0x70
      pHandle->PolarizationCounter++;
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007a72:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 8007a74:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8007a76:	600b      	str	r3, [r1, #0]
}
 8007a78:	4770      	bx	lr
 8007a7a:	4770      	bx	lr

08007a7c <R3_2_HFCurrentsPolarizationC>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationC(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8007a7c:	b311      	cbz	r1, 8007ac4 <R3_2_HFCurrentsPolarizationC+0x48>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007a7e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007a82:	f890 c081 	ldrb.w	ip, [r0, #129]	@ 0x81
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007a86:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007a88:	eb03 038c 	add.w	r3, r3, ip, lsl #2
{
 8007a8c:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007a8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a90:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 8007a94:	6853      	ldr	r3, [r2, #4]
 8007a96:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a9e:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007aa0:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 8007aa4:	2b0f      	cmp	r3, #15
 8007aa6:	d808      	bhi.n	8007aba <R3_2_HFCurrentsPolarizationC+0x3e>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 8007aa8:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007aac:	6f82      	ldr	r2, [r0, #120]	@ 0x78
      pHandle->PolarizationCounter++;
 8007aae:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007ab0:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 8007ab2:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007ab4:	6782      	str	r2, [r0, #120]	@ 0x78
      pHandle->PolarizationCounter++;
 8007ab6:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007aba:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 8007abc:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 8007ac0:	600b      	str	r3, [r1, #0]
}
 8007ac2:	4770      	bx	lr
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop

08007ac8 <R3_2_TurnOnLowSides>:
  * @param  ticks: Timer ticks value to be applied
  *                Min value: 0 (low sides ON)
  *                Max value: PWM_PERIOD_CYCLES/2 (low sides OFF)
  */
__weak void R3_2_TurnOnLowSides(PWMC_Handle_t *pHdl, uint32_t ticks)
{
 8007ac8:	b410      	push	{r4}
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007aca:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88

  pHandle->_Super.TurnOnLowSidesAction = true;
 8007ace:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007ad0:	68a2      	ldr	r2, [r4, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8007ad2:	f880 306b 	strb.w	r3, [r0, #107]	@ 0x6b
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007ad6:	f06f 0301 	mvn.w	r3, #1
 8007ada:	6113      	str	r3, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007adc:	6351      	str	r1, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007ade:	6391      	str	r1, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007ae0:	63d1      	str	r1, [r2, #60]	@ 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007ae2:	6913      	ldr	r3, [r2, #16]
 8007ae4:	07db      	lsls	r3, r3, #31
 8007ae6:	d5fc      	bpl.n	8007ae2 <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007ae8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8007aea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007aee:	6453      	str	r3, [r2, #68]	@ 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 8007af0:	f894 30c0 	ldrb.w	r3, [r4, #192]	@ 0xc0
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d10b      	bne.n	8007b10 <R3_2_TurnOnLowSides+0x48>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007af8:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007afc:	f8b4 00ac 	ldrh.w	r0, [r4, #172]	@ 0xac
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007b00:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007b02:	6190      	str	r0, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007b04:	f8b4 00ae 	ldrh.w	r0, [r4, #174]	@ 0xae
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007b08:	f8b4 20b0 	ldrh.w	r2, [r4, #176]	@ 0xb0
 8007b0c:	6188      	str	r0, [r1, #24]
 8007b0e:	619a      	str	r2, [r3, #24]
  else
  {
    /* Nothing to do */
  }
  return;
}
 8007b10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b14:	4770      	bx	lr
 8007b16:	bf00      	nop

08007b18 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007b18:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007b1c:	f8b0 207c 	ldrh.w	r2, [r0, #124]	@ 0x7c
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007b20:	688b      	ldr	r3, [r1, #8]
  pHandle->ADCRegularLocked = true;
 8007b22:	f04f 0c01 	mov.w	ip, #1
{
 8007b26:	b4f0      	push	{r4, r5, r6, r7}
  pHandle->ADCRegularLocked = true;
 8007b28:	f880 c08c 	strb.w	ip, [r0, #140]	@ 0x8c
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007b2c:	f04f 0c00 	mov.w	ip, #0
 8007b30:	f880 c06b 	strb.w	ip, [r0, #107]	@ 0x6b
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007b34:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007b36:	6358      	str	r0, [r3, #52]	@ 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 8007b38:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007b3a:	6398      	str	r0, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007b3c:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007b3e:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007b42:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007b44:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007b46:	691a      	ldr	r2, [r3, #16]
 8007b48:	07d2      	lsls	r2, r2, #31
 8007b4a:	d5fc      	bpl.n	8007b46 <R3_2_SwitchOnPWM+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007b4c:	f06f 0201 	mvn.w	r2, #1
 8007b50:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8007b52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007b58:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007b5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b5c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b60:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 8007b62:	f891 20c0 	ldrb.w	r2, [r1, #192]	@ 0xc0
 8007b66:	2a02      	cmp	r2, #2
 8007b68:	d008      	beq.n	8007b7c <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007b6a:	f06f 0201 	mvn.w	r2, #1
 8007b6e:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007b70:	68da      	ldr	r2, [r3, #12]
 8007b72:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 8007b76:	bcf0      	pop	{r4, r5, r6, r7}
 8007b78:	60da      	str	r2, [r3, #12]
 8007b7a:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007b7c:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007b7e:	6a0f      	ldr	r7, [r1, #32]
 8007b80:	f8b1 c0ac 	ldrh.w	ip, [r1, #172]	@ 0xac
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007b84:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 8007b86:	f8b1 60ae 	ldrh.w	r6, [r1, #174]	@ 0xae
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007b8a:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8007b8c:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007b90:	f240 5255 	movw	r2, #1365	@ 0x555
 8007b94:	4210      	tst	r0, r2
 8007b96:	d004      	beq.n	8007ba2 <R3_2_SwitchOnPWM+0x8a>
 8007b98:	f8c7 c018 	str.w	ip, [r7, #24]
 8007b9c:	61ae      	str	r6, [r5, #24]
 8007b9e:	61a1      	str	r1, [r4, #24]
}
 8007ba0:	e7e3      	b.n	8007b6a <R3_2_SwitchOnPWM+0x52>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8007ba2:	f8c7 c028 	str.w	ip, [r7, #40]	@ 0x28
 8007ba6:	62ae      	str	r6, [r5, #40]	@ 0x28
 8007ba8:	62a1      	str	r1, [r4, #40]	@ 0x28
}
 8007baa:	e7de      	b.n	8007b6a <R3_2_SwitchOnPWM+0x52>

08007bac <R3_2_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007bac:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 8007bb0:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007bb2:	68d3      	ldr	r3, [r2, #12]
 8007bb4:	f023 0301 	bic.w	r3, r3, #1
 8007bb8:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007bba:	6c53      	ldr	r3, [r2, #68]	@ 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE(TIMx);

  pHandle->_Super.TurnOnLowSidesAction = false;
 8007bbc:	f04f 0c00 	mov.w	ip, #0
 8007bc0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007bc4:	f880 c06b 	strb.w	ip, [r0, #107]	@ 0x6b
 8007bc8:	6453      	str	r3, [r2, #68]	@ 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->BrakeActionLock)
 8007bca:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007bce:	b91b      	cbnz	r3, 8007bd8 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8007bd0:	f891 30c0 	ldrb.w	r3, [r1, #192]	@ 0xc0
 8007bd4:	2b02      	cmp	r3, #2
 8007bd6:	d00c      	beq.n	8007bf2 <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007bd8:	f06f 0301 	mvn.w	r3, #1
 8007bdc:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007bde:	6913      	ldr	r3, [r2, #16]
 8007be0:	07db      	lsls	r3, r3, #31
 8007be2:	d5fc      	bpl.n	8007bde <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007be4:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked = false;
 8007be8:	2300      	movs	r3, #0
 8007bea:	6111      	str	r1, [r2, #16]
 8007bec:	f880 308c 	strb.w	r3, [r0, #140]	@ 0x8c
 8007bf0:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007bf2:	6a0b      	ldr	r3, [r1, #32]
{
 8007bf4:	b410      	push	{r4}
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007bf6:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 8007bfa:	629c      	str	r4, [r3, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007bfc:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8007bfe:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
 8007c02:	629c      	str	r4, [r3, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007c04:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8007c06:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
 8007c0a:	6299      	str	r1, [r3, #40]	@ 0x28
 8007c0c:	f06f 0301 	mvn.w	r3, #1
 8007c10:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007c12:	6913      	ldr	r3, [r2, #16]
 8007c14:	07d9      	lsls	r1, r3, #31
 8007c16:	d5fc      	bpl.n	8007c12 <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007c18:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	6111      	str	r1, [r2, #16]
}
 8007c20:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->ADCRegularLocked = false;
 8007c24:	f880 308c 	strb.w	r3, [r0, #140]	@ 0x8c
}
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop

08007c2c <R3_2_RLGetPhaseCurrents>:
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{

  if (MC_NULL == pStator_Currents)
 8007c2c:	b329      	cbz	r1, 8007c7a <R3_2_RLGetPhaseCurrents+0x4e>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c2e:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
{
 8007c32:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c34:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007c36:	6863      	ldr	r3, [r4, #4]
 8007c38:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007c3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c40:	6063      	str	r3, [r4, #4]
    int32_t wAux;

    /* disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007c42:	f890 406a 	ldrb.w	r4, [r0, #106]	@ 0x6a
 8007c46:	6f43      	ldr	r3, [r0, #116]	@ 0x74
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 8007c48:	480c      	ldr	r0, [pc, #48]	@ (8007c7c <R3_2_RLGetPhaseCurrents+0x50>)
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007c4a:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8007c4e:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8007c50:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
      if (wAux < INT16_MAX)
 8007c54:	f647 72ff 	movw	r2, #32767	@ 0x7fff
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007c58:	1b1b      	subs	r3, r3, r4
      if (wAux < INT16_MAX)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	bfa8      	it	ge
 8007c5e:	4613      	movge	r3, r2
    pStator_Currents->a = (int16_t)wAux;
 8007c60:	4283      	cmp	r3, r0
 8007c62:	bfb8      	it	lt
 8007c64:	4603      	movlt	r3, r0
 8007c66:	b21b      	sxth	r3, r3
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f363 020f 	bfi	r2, r3, #0, #16
 8007c6e:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
  }
}
 8007c72:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 8007c76:	600a      	str	r2, [r1, #0]
}
 8007c78:	4770      	bx	lr
 8007c7a:	4770      	bx	lr
 8007c7c:	ffff8001 	.word	0xffff8001

08007c80 <R3_2_RLTurnOnLowSides>:
  * @param  ticks: Duty cycle of the boot capacitors charge, specific to motor.
  */
static void R3_2_RLTurnOnLowSides(PWMC_Handle_t *pHdl, uint32_t ticks)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c80:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88

  pHandle->ADCRegularLocked = true;
 8007c84:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c86:	688a      	ldr	r2, [r1, #8]
{
 8007c88:	b410      	push	{r4}
  pHandle->ADCRegularLocked = true;
 8007c8a:	f880 308c 	strb.w	r3, [r0, #140]	@ 0x8c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007c8e:	2400      	movs	r4, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007c90:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007c94:	6354      	str	r4, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007c96:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007c98:	6913      	ldr	r3, [r2, #16]
 8007c9a:	07db      	lsls	r3, r3, #31
 8007c9c:	d5fc      	bpl.n	8007c98 <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007c9e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8007ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ca4:	6453      	str	r3, [r2, #68]	@ 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8007ca6:	f891 30c0 	ldrb.w	r3, [r1, #192]	@ 0xc0
 8007caa:	2b02      	cmp	r3, #2
 8007cac:	d10b      	bne.n	8007cc6 <R3_2_RLTurnOnLowSides+0x46>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007cae:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007cb2:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007cb6:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007cb8:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007cba:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007cbe:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	@ 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 8007cc2:	6284      	str	r4, [r0, #40]	@ 0x28
 8007cc4:	629a      	str	r2, [r3, #40]	@ 0x28
  else
  {
    /* Nothing to do */
  }
  return;
}
 8007cc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <R3_2_RLSwitchOnPWM>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
static void R3_2_RLSwitchOnPWM( PWMC_Handle_t *pHdl)
{
  if (MC_NULL == pHdl)
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	d054      	beq.n	8007d7a <R3_2_RLSwitchOnPWM+0xae>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007cd0:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;

    pHandle->ADCRegularLocked=true;
 8007cd4:	2201      	movs	r2, #1
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007cd6:	688b      	ldr	r3, [r1, #8]
{
 8007cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8007cdc:	e9d1 5400 	ldrd	r5, r4, [r1]
    pHandle->ADCRegularLocked=true;
 8007ce0:	f880 208c 	strb.w	r2, [r0, #140]	@ 0x8c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007ce4:	f06f 0201 	mvn.w	r2, #1
 8007ce8:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007cea:	691a      	ldr	r2, [r3, #16]
 8007cec:	07d6      	lsls	r6, r2, #31
 8007cee:	d5fc      	bpl.n	8007cea <R3_2_RLSwitchOnPWM+0x1e>
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8007cf0:	f8b0 207c 	ldrh.w	r2, [r0, #124]	@ 0x7c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007cf4:	f06f 0601 	mvn.w	r6, #1
 8007cf8:	611e      	str	r6, [r3, #16]
 8007cfa:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007cfc:	2601      	movs	r6, #1
 8007cfe:	635e      	str	r6, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007d00:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007d02:	691a      	ldr	r2, [r3, #16]
 8007d04:	07d2      	lsls	r2, r2, #31
 8007d06:	d5fc      	bpl.n	8007d02 <R3_2_RLSwitchOnPWM+0x36>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007d08:	68da      	ldr	r2, [r3, #12]
 8007d0a:	f042 0201 	orr.w	r2, r2, #1
 8007d0e:	60da      	str	r2, [r3, #12]

    /* enable TIMx update interrupt*/
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8007d10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d12:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007d16:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007d18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007d1e:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8007d20:	f891 20c0 	ldrb.w	r2, [r1, #192]	@ 0xc0
 8007d24:	2a02      	cmp	r2, #2
 8007d26:	d00f      	beq.n	8007d48 <R3_2_RLSwitchOnPWM+0x7c>
      /* Nothing to do */
    }

    /* set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	f880 306a 	strb.w	r3, [r0, #106]	@ 0x6a
  MODIFY_REG(ADCx->CR,
 8007d2e:	68ab      	ldr	r3, [r5, #8]
 8007d30:	4a12      	ldr	r2, [pc, #72]	@ (8007d7c <R3_2_RLSwitchOnPWM+0xb0>)
 8007d32:	4013      	ands	r3, r2
 8007d34:	f043 0308 	orr.w	r3, r3, #8
 8007d38:	60ab      	str	r3, [r5, #8]
 8007d3a:	68a3      	ldr	r3, [r4, #8]
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	f043 0308 	orr.w	r3, r3, #8
 8007d42:	60a3      	str	r3, [r4, #8]

    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
  }
  return;
}
 8007d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8007d48:	6a1a      	ldr	r2, [r3, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007d4a:	f8d1 e020 	ldr.w	lr, [r1, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007d4e:	6a4f      	ldr	r7, [r1, #36]	@ 0x24
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007d50:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8007d52:	f8b1 80ac 	ldrh.w	r8, [r1, #172]	@ 0xac
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8007d56:	f8b1 c0ae 	ldrh.w	ip, [r1, #174]	@ 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8007d5a:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8007d5e:	f240 5355 	movw	r3, #1365	@ 0x555
 8007d62:	421a      	tst	r2, r3
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007d64:	bf15      	itete	ne
 8007d66:	f8ce 8018 	strne.w	r8, [lr, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007d6a:	f8ce 8028 	streq.w	r8, [lr, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007d6e:	f8c7 c018 	strne.w	ip, [r7, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007d72:	f8c7 c028 	streq.w	ip, [r7, #40]	@ 0x28
 8007d76:	62b1      	str	r1, [r6, #40]	@ 0x28
}
 8007d78:	e7d6      	b.n	8007d28 <R3_2_RLSwitchOnPWM+0x5c>
 8007d7a:	4770      	bx	lr
 8007d7c:	7fffffc0 	.word	0x7fffffc0

08007d80 <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8007d80:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 8007d84:	b510      	push	{r4, lr}
 8007d86:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 8007d8a:	f101 0e08 	add.w	lr, r1, #8
 8007d8e:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8007d90:	f85e 300c 	ldr.w	r3, [lr, ip]
 8007d94:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 8007da2:	684a      	ldr	r2, [r1, #4]
 8007da4:	f000 0303 	and.w	r3, r0, #3
 8007da8:	4313      	orrs	r3, r2
 8007daa:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 8007dac:	680a      	ldr	r2, [r1, #0]
 8007dae:	f000 0010 	and.w	r0, r0, #16
 8007db2:	2301      	movs	r3, #1
 8007db4:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8007db6:	ea33 0202 	bics.w	r2, r3, r2
 8007dba:	d014      	beq.n	8007de6 <R3_2_SetAOReferenceVoltage+0x66>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 8007dbc:	4a14      	ldr	r2, [pc, #80]	@ (8007e10 <R3_2_SetAOReferenceVoltage+0x90>)
 8007dbe:	4815      	ldr	r0, [pc, #84]	@ (8007e14 <R3_2_SetAOReferenceVoltage+0x94>)
 8007dc0:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 8007dc2:	680c      	ldr	r4, [r1, #0]
 8007dc4:	fba0 0202 	umull	r0, r2, r0, r2
 8007dc8:	0cd2      	lsrs	r2, r2, #19
 8007dca:	4323      	orrs	r3, r4
 8007dcc:	00d2      	lsls	r2, r2, #3
 8007dce:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 8007dd0:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 8007dd2:	9b00      	ldr	r3, [sp, #0]
 8007dd4:	b12b      	cbz	r3, 8007de2 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 8007dd6:	9b00      	ldr	r3, [sp, #0]
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 8007ddc:	9b00      	ldr	r3, [sp, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1f9      	bne.n	8007dd6 <R3_2_SetAOReferenceVoltage+0x56>
}
 8007de2:	b002      	add	sp, #8
 8007de4:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8007de6:	4b0a      	ldr	r3, [pc, #40]	@ (8007e10 <R3_2_SetAOReferenceVoltage+0x90>)
 8007de8:	4a0a      	ldr	r2, [pc, #40]	@ (8007e14 <R3_2_SetAOReferenceVoltage+0x94>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	fba2 2303 	umull	r2, r3, r2, r3
 8007df0:	0cdb      	lsrs	r3, r3, #19
 8007df2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007df6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007df8:	9b01      	ldr	r3, [sp, #4]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d0f1      	beq.n	8007de2 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 8007dfe:	9b01      	ldr	r3, [sp, #4]
 8007e00:	3b01      	subs	r3, #1
 8007e02:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007e04:	9b01      	ldr	r3, [sp, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1f9      	bne.n	8007dfe <R3_2_SetAOReferenceVoltage+0x7e>
}
 8007e0a:	b002      	add	sp, #8
 8007e0c:	bd10      	pop	{r4, pc}
 8007e0e:	bf00      	nop
 8007e10:	20000554 	.word	0x20000554
 8007e14:	431bde83 	.word	0x431bde83

08007e18 <R3_2_Init>:
  if (MC_NULL == pHandle)
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	f000 80f0 	beq.w	8007ffe <R3_2_Init+0x1e6>
{
 8007e1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8007e22:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
 8007e26:	6827      	ldr	r7, [r4, #0]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8007e28:	6866      	ldr	r6, [r4, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8007e2a:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e2c:	68a5      	ldr	r5, [r4, #8]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 8007e2e:	f8d4 b014 	ldr.w	fp, [r4, #20]
 8007e32:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8007e34:	e9d4 c00b 	ldrd	ip, r0, [r4, #44]	@ 0x2c
{
 8007e38:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8007e3a:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8007e3e:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8007e42:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 8007e44:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8007e46:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 8007e48:	e9d4 1303 	ldrd	r1, r3, [r4, #12]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8007e4c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8007e4e:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 8007e50:	e9d4 a906 	ldrd	sl, r9, [r4, #24]
 8007e54:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8007e56:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8007e5a:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8007e5c:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8007e5e:	f022 0220 	bic.w	r2, r2, #32
 8007e62:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8007e64:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8007e66:	6872      	ldr	r2, [r6, #4]
 8007e68:	f022 0204 	bic.w	r2, r2, #4
 8007e6c:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8007e6e:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8007e72:	6872      	ldr	r2, [r6, #4]
 8007e74:	f022 0220 	bic.w	r2, r2, #32
 8007e78:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8007e7a:	6030      	str	r0, [r6, #0]
      if (TIM1 ==  TIMx)
 8007e7c:	4a86      	ldr	r2, [pc, #536]	@ (8008098 <R3_2_Init+0x280>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8007e7e:	4887      	ldr	r0, [pc, #540]	@ (800809c <R3_2_Init+0x284>)
 8007e80:	4295      	cmp	r5, r2
 8007e82:	6902      	ldr	r2, [r0, #16]
 8007e84:	bf0c      	ite	eq
 8007e86:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 8007e8a:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 8007e8e:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 8007e90:	b181      	cbz	r1, 8007eb4 <R3_2_Init+0x9c>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 8007e92:	e9d1 2003 	ldrd	r2, r0, [r1, #12]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8007e96:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 8007e9a:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8007e9c:	f04e 0e01 	orr.w	lr, lr, #1
 8007ea0:	f8c2 e000 	str.w	lr, [r2]
 8007ea4:	6802      	ldr	r2, [r0, #0]
 8007ea6:	f042 0201 	orr.w	r2, r2, #1
 8007eaa:	6002      	str	r2, [r0, #0]
 8007eac:	680a      	ldr	r2, [r1, #0]
 8007eae:	f042 0201 	orr.w	r2, r2, #1
 8007eb2:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 8007eb4:	b1b3      	cbz	r3, 8007ee4 <R3_2_Init+0xcc>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 8007eb6:	f894 20c3 	ldrb.w	r2, [r4, #195]	@ 0xc3
 8007eba:	2a01      	cmp	r2, #1
 8007ebc:	d00a      	beq.n	8007ed4 <R3_2_Init+0xbc>
 8007ebe:	f1bc 0f00 	cmp.w	ip, #0
 8007ec2:	d007      	beq.n	8007ed4 <R3_2_Init+0xbc>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 8007ec4:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	@ 0xbc
 8007ec8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8007eca:	9303      	str	r3, [sp, #12]
 8007ecc:	4661      	mov	r1, ip
 8007ece:	f7ff ff57 	bl	8007d80 <R3_2_SetAOReferenceVoltage>
 8007ed2:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	f042 0201 	orr.w	r2, r2, #1
 8007eda:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8007ee2:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 8007ee4:	f1bb 0f00 	cmp.w	fp, #0
 8007ee8:	d017      	beq.n	8007f1a <R3_2_Init+0x102>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 8007eea:	f894 30c4 	ldrb.w	r3, [r4, #196]	@ 0xc4
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d007      	beq.n	8007f02 <R3_2_Init+0xea>
 8007ef2:	9b00      	ldr	r3, [sp, #0]
 8007ef4:	b12b      	cbz	r3, 8007f02 <R3_2_Init+0xea>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 8007ef6:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	@ 0xbc
 8007efa:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8007efc:	4619      	mov	r1, r3
 8007efe:	f7ff ff3f 	bl	8007d80 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007f02:	f8db 3000 	ldr.w	r3, [fp]
 8007f06:	f043 0301 	orr.w	r3, r3, #1
 8007f0a:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007f0e:	f8db 3000 	ldr.w	r3, [fp]
 8007f12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f16:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 8007f1a:	f1ba 0f00 	cmp.w	sl, #0
 8007f1e:	d017      	beq.n	8007f50 <R3_2_Init+0x138>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 8007f20:	f894 30c5 	ldrb.w	r3, [r4, #197]	@ 0xc5
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d007      	beq.n	8007f38 <R3_2_Init+0x120>
 8007f28:	9b01      	ldr	r3, [sp, #4]
 8007f2a:	b12b      	cbz	r3, 8007f38 <R3_2_Init+0x120>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 8007f2c:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	@ 0xbc
 8007f30:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8007f32:	4619      	mov	r1, r3
 8007f34:	f7ff ff24 	bl	8007d80 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007f38:	f8da 3000 	ldr.w	r3, [sl]
 8007f3c:	f043 0301 	orr.w	r3, r3, #1
 8007f40:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007f44:	f8da 3000 	ldr.w	r3, [sl]
 8007f48:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f4c:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 8007f50:	f1b9 0f00 	cmp.w	r9, #0
 8007f54:	d017      	beq.n	8007f86 <R3_2_Init+0x16e>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 8007f56:	f894 30c6 	ldrb.w	r3, [r4, #198]	@ 0xc6
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d007      	beq.n	8007f6e <R3_2_Init+0x156>
 8007f5e:	9b02      	ldr	r3, [sp, #8]
 8007f60:	b12b      	cbz	r3, 8007f6e <R3_2_Init+0x156>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 8007f62:	f8b4 20be 	ldrh.w	r2, [r4, #190]	@ 0xbe
 8007f66:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007f68:	4619      	mov	r1, r3
 8007f6a:	f7ff ff09 	bl	8007d80 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007f6e:	f8d9 3000 	ldr.w	r3, [r9]
 8007f72:	f043 0301 	orr.w	r3, r3, #1
 8007f76:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007f7a:	f8d9 3000 	ldr.w	r3, [r9]
 8007f7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f82:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	07da      	lsls	r2, r3, #31
 8007f8a:	d53d      	bpl.n	8008008 <R3_2_Init+0x1f0>
 8007f8c:	68b3      	ldr	r3, [r6, #8]
 8007f8e:	07db      	lsls	r3, r3, #31
 8007f90:	d536      	bpl.n	8008000 <R3_2_Init+0x1e8>
  volatile uint32_t Brk2Timeout = 1000;
 8007f92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007f96:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007f98:	682b      	ldr	r3, [r5, #0]
 8007f9a:	f023 0301 	bic.w	r3, r3, #1
 8007f9e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007fa0:	686b      	ldr	r3, [r5, #4]
 8007fa2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007faa:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007fac:	69ab      	ldr	r3, [r5, #24]
 8007fae:	f043 0308 	orr.w	r3, r3, #8
 8007fb2:	61ab      	str	r3, [r5, #24]
 8007fb4:	69ab      	ldr	r3, [r5, #24]
 8007fb6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007fba:	61ab      	str	r3, [r5, #24]
 8007fbc:	69eb      	ldr	r3, [r5, #28]
 8007fbe:	f043 0308 	orr.w	r3, r3, #8
 8007fc2:	61eb      	str	r3, [r5, #28]
 8007fc4:	69eb      	ldr	r3, [r5, #28]
 8007fc6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007fca:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007fcc:	696b      	ldr	r3, [r5, #20]
 8007fce:	f043 0301 	orr.w	r3, r3, #1
 8007fd2:	616b      	str	r3, [r5, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 8007fd4:	f894 30c7 	ldrb.w	r3, [r4, #199]	@ 0xc7
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d022      	beq.n	8008022 <R3_2_Init+0x20a>
    if (M1 == pHandle->_Super.Motor)
 8007fdc:	f898 3068 	ldrb.w	r3, [r8, #104]	@ 0x68
 8007fe0:	bb3b      	cbnz	r3, 8008032 <R3_2_Init+0x21a>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 8007fe2:	f894 30c1 	ldrb.w	r3, [r4, #193]	@ 0xc1
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d01f      	beq.n	800802a <R3_2_Init+0x212>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 8007fea:	2b03      	cmp	r3, #3
 8007fec:	d121      	bne.n	8008032 <R3_2_Init+0x21a>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007fee:	2201      	movs	r2, #1
 8007ff0:	632a      	str	r2, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007ff2:	696a      	ldr	r2, [r5, #20]
 8007ff4:	f042 0201 	orr.w	r2, r2, #1
 8007ff8:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007ffa:	632b      	str	r3, [r5, #48]	@ 0x30
}
 8007ffc:	e019      	b.n	8008032 <R3_2_Init+0x21a>
 8007ffe:	4770      	bx	lr
        R3_2_ADCxInit(ADCx_2);
 8008000:	4630      	mov	r0, r6
 8008002:	f7ff fbdd 	bl	80077c0 <R3_2_ADCxInit>
 8008006:	e7c4      	b.n	8007f92 <R3_2_Init+0x17a>
        R3_2_ADCxInit(ADCx_1);
 8008008:	4638      	mov	r0, r7
 800800a:	f7ff fbd9 	bl	80077c0 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800800e:	2340      	movs	r3, #64	@ 0x40
 8008010:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008018:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800801a:	68b3      	ldr	r3, [r6, #8]
 800801c:	07db      	lsls	r3, r3, #31
 800801e:	d4b8      	bmi.n	8007f92 <R3_2_Init+0x17a>
 8008020:	e7ee      	b.n	8008000 <R3_2_Init+0x1e8>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 8008022:	f894 30c8 	ldrb.w	r3, [r4, #200]	@ 0xc8
 8008026:	2b01      	cmp	r3, #1
 8008028:	d02a      	beq.n	8008080 <R3_2_Init+0x268>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 800802a:	f8b8 307c 	ldrh.w	r3, [r8, #124]	@ 0x7c
 800802e:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008030:	626b      	str	r3, [r5, #36]	@ 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008032:	f06f 0380 	mvn.w	r3, #128	@ 0x80
 8008036:	612b      	str	r3, [r5, #16]
  if ((pHandle->pParams_str->BKIN2Mode) != NONE)
 8008038:	f894 30c2 	ldrb.w	r3, [r4, #194]	@ 0xc2
 800803c:	b19b      	cbz	r3, 8008066 <R3_2_Init+0x24e>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800803e:	692b      	ldr	r3, [r5, #16]
    while ((Brk2Timeout != 0u) && (1U == result))
 8008040:	9a05      	ldr	r2, [sp, #20]
 8008042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008046:	b172      	cbz	r2, 8008066 <R3_2_Init+0x24e>
 8008048:	b16b      	cbz	r3, 8008066 <R3_2_Init+0x24e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800804a:	f46f 7180 	mvn.w	r1, #256	@ 0x100
 800804e:	e000      	b.n	8008052 <R3_2_Init+0x23a>
 8008050:	b14b      	cbz	r3, 8008066 <R3_2_Init+0x24e>
 8008052:	6129      	str	r1, [r5, #16]
      Brk2Timeout--;
 8008054:	9b05      	ldr	r3, [sp, #20]
 8008056:	3b01      	subs	r3, #1
 8008058:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800805a:	692b      	ldr	r3, [r5, #16]
    while ((Brk2Timeout != 0u) && (1U == result))
 800805c:	9a05      	ldr	r2, [sp, #20]
 800805e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008062:	2a00      	cmp	r2, #0
 8008064:	d1f4      	bne.n	8008050 <R3_2_Init+0x238>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008066:	68eb      	ldr	r3, [r5, #12]
 8008068:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800806c:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 800806e:	6a2b      	ldr	r3, [r5, #32]
 8008070:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8008074:	f043 0305 	orr.w	r3, r3, #5
 8008078:	622b      	str	r3, [r5, #32]
}
 800807a:	b007      	add	sp, #28
 800807c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8008080:	f894 20c1 	ldrb.w	r2, [r4, #193]	@ 0xc1
 8008084:	2a03      	cmp	r2, #3
 8008086:	d1d0      	bne.n	800802a <R3_2_Init+0x212>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008088:	632b      	str	r3, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800808a:	696b      	ldr	r3, [r5, #20]
 800808c:	f043 0301 	orr.w	r3, r3, #1
 8008090:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008092:	632a      	str	r2, [r5, #48]	@ 0x30
}
 8008094:	e7c9      	b.n	800802a <R3_2_Init+0x212>
 8008096:	bf00      	nop
 8008098:	40012c00 	.word	0x40012c00
 800809c:	e0042000 	.word	0xe0042000

080080a0 <R3_2_SetOffsetCalib>:
{
 80080a0:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 80080a2:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 80080a6:	680b      	ldr	r3, [r1, #0]
 80080a8:	6703      	str	r3, [r0, #112]	@ 0x70
  pHdl->offsetCalibStatus = true;
 80080aa:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 80080ac:	e9c0 421d 	strd	r4, r2, [r0, #116]	@ 0x74
  pHdl->offsetCalibStatus = true;
 80080b0:	f880 306e 	strb.w	r3, [r0, #110]	@ 0x6e
}
 80080b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop

080080bc <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 80080bc:	e9d0 231d 	ldrd	r2, r3, [r0, #116]	@ 0x74
 80080c0:	6f00      	ldr	r0, [r0, #112]	@ 0x70
 80080c2:	608b      	str	r3, [r1, #8]
 80080c4:	e9c1 0200 	strd	r0, r2, [r1]
}
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop

080080cc <R3_2_CurrentReadingPolarization>:
{
 80080cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80080ce:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80080d2:	e9d3 7600 	ldrd	r7, r6, [r3]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80080d6:	689d      	ldr	r5, [r3, #8]
  if (true == pHandle->_Super.offsetCalibStatus)
 80080d8:	f890 306e 	ldrb.w	r3, [r0, #110]	@ 0x6e
{
 80080dc:	b083      	sub	sp, #12
 80080de:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 80080e0:	b1ab      	cbz	r3, 800810e <R3_2_CurrentReadingPolarization+0x42>
  MODIFY_REG(ADCx->CR,
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	4a4e      	ldr	r2, [pc, #312]	@ (8008220 <R3_2_CurrentReadingPolarization+0x154>)
 80080e6:	4013      	ands	r3, r2
 80080e8:	f043 0308 	orr.w	r3, r3, #8
 80080ec:	60bb      	str	r3, [r7, #8]
 80080ee:	68b3      	ldr	r3, [r6, #8]
 80080f0:	4013      	ands	r3, r2
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80080f2:	2180      	movs	r1, #128	@ 0x80
 80080f4:	f043 0308 	orr.w	r3, r3, #8
 80080f8:	60b3      	str	r3, [r6, #8]
 80080fa:	f8a0 107e 	strh.w	r1, [r0, #126]	@ 0x7e
  pHandle->_Super.Sector = SECTOR_5;
 80080fe:	2204      	movs	r2, #4
  pHandle->BrakeActionLock = false;
 8008100:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 8008102:	f884 206a 	strb.w	r2, [r4, #106]	@ 0x6a
  pHandle->BrakeActionLock = false;
 8008106:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800810a:	b003      	add	sp, #12
 800810c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800810e:	6802      	ldr	r2, [r0, #0]
 8008110:	9200      	str	r2, [sp, #0]
    pHandle->PhaseAOffset = 0U;
 8008112:	e9c0 331c 	strd	r3, r3, [r0, #112]	@ 0x70
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8008116:	6942      	ldr	r2, [r0, #20]
 8008118:	9201      	str	r2, [sp, #4]
    pHandle->PolarizationCounter = 0U;
 800811a:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    pHandle->PhaseCOffset = 0U;
 800811e:	6783      	str	r3, [r0, #120]	@ 0x78
  CLEAR_BIT(TIMx->CCER, Channels);
 8008120:	6a2b      	ldr	r3, [r5, #32]
 8008122:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 8008126:	f023 0305 	bic.w	r3, r3, #5
 800812a:	622b      	str	r3, [r5, #32]
  pHandle->PolarizationSector=SECTOR_5;
 800812c:	2304      	movs	r3, #4
 800812e:	f880 3081 	strb.w	r3, [r0, #129]	@ 0x81
  pHandle->_Super.Sector = SECTOR_5;   
 8008132:	f880 306a 	strb.w	r3, [r0, #106]	@ 0x6a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008136:	4b3b      	ldr	r3, [pc, #236]	@ (8008224 <R3_2_CurrentReadingPolarization+0x158>)
 8008138:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800813a:	4b3b      	ldr	r3, [pc, #236]	@ (8008228 <R3_2_CurrentReadingPolarization+0x15c>)
 800813c:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800813e:	2380      	movs	r3, #128	@ 0x80
 8008140:	f8a0 307e 	strh.w	r3, [r0, #126]	@ 0x7e
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008144:	f7ff fce8 	bl	8007b18 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 8008148:	4a38      	ldr	r2, [pc, #224]	@ (800822c <R3_2_CurrentReadingPolarization+0x160>)
 800814a:	686b      	ldr	r3, [r5, #4]
 800814c:	4013      	ands	r3, r2
 800814e:	2b70      	cmp	r3, #112	@ 0x70
 8008150:	d1fb      	bne.n	800814a <R3_2_CurrentReadingPolarization+0x7e>
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	4a32      	ldr	r2, [pc, #200]	@ (8008220 <R3_2_CurrentReadingPolarization+0x154>)
 8008156:	4013      	ands	r3, r2
 8008158:	f043 0308 	orr.w	r3, r3, #8
 800815c:	60bb      	str	r3, [r7, #8]
 800815e:	68b3      	ldr	r3, [r6, #8]
 8008160:	4013      	ands	r3, r2
 8008162:	f043 0308 	orr.w	r3, r3, #8
                           pHandle->pParams_str->RepetitionCounter,
 8008166:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
 800816a:	60b3      	str	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 800816c:	f104 0780 	add.w	r7, r4, #128	@ 0x80
 8008170:	f104 0644 	add.w	r6, r4, #68	@ 0x44
 8008174:	f892 20c1 	ldrb.w	r2, [r2, #193]	@ 0xc1
 8008178:	4631      	mov	r1, r6
 800817a:	463b      	mov	r3, r7
 800817c:	4628      	mov	r0, r5
 800817e:	f7ff fb01 	bl	8007784 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008182:	4620      	mov	r0, r4
 8008184:	f7ff fd12 	bl	8007bac <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 8008188:	2300      	movs	r3, #0
 800818a:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  pHandle->PolarizationSector=SECTOR_1;
 800818e:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  pHandle->_Super.Sector = SECTOR_1;   
 8008192:	f884 306a 	strb.w	r3, [r4, #106]	@ 0x6a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008196:	4b26      	ldr	r3, [pc, #152]	@ (8008230 <R3_2_CurrentReadingPolarization+0x164>)
 8008198:	6023      	str	r3, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800819a:	4620      	mov	r0, r4
 800819c:	f7ff fcbc 	bl	8007b18 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 80081a0:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
    waitForPolarizationEnd(TIMx,
 80081a4:	463b      	mov	r3, r7
 80081a6:	f892 20c1 	ldrb.w	r2, [r2, #193]	@ 0xc1
 80081aa:	4631      	mov	r1, r6
 80081ac:	4628      	mov	r0, r5
 80081ae:	f7ff fae9 	bl	8007784 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 80081b2:	4620      	mov	r0, r4
 80081b4:	f7ff fcfa 	bl	8007bac <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 80081b8:	e9d4 121c 	ldrd	r1, r2, [r4, #112]	@ 0x70
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 80081bc:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 80081be:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 80081c0:	0912      	lsrs	r2, r2, #4
 80081c2:	e9c4 121c 	strd	r1, r2, [r4, #112]	@ 0x70
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 80081c6:	091b      	lsrs	r3, r3, #4
 80081c8:	67a3      	str	r3, [r4, #120]	@ 0x78
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80081ca:	9900      	ldr	r1, [sp, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 80081cc:	9a01      	ldr	r2, [sp, #4]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80081ce:	69ab      	ldr	r3, [r5, #24]
 80081d0:	6162      	str	r2, [r4, #20]
 80081d2:	f023 0308 	bic.w	r3, r3, #8
    pHandle->_Super.offsetCalibStatus = true;
 80081d6:	2001      	movs	r0, #1
 80081d8:	f884 006e 	strb.w	r0, [r4, #110]	@ 0x6e
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80081dc:	6021      	str	r1, [r4, #0]
 80081de:	61ab      	str	r3, [r5, #24]
 80081e0:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 80081e2:	f8b4 307c 	ldrh.w	r3, [r4, #124]	@ 0x7c
 80081e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081ea:	61aa      	str	r2, [r5, #24]
 80081ec:	69ea      	ldr	r2, [r5, #28]
 80081ee:	f022 0208 	bic.w	r2, r2, #8
 80081f2:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081f4:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80081f6:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80081f8:	63eb      	str	r3, [r5, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80081fa:	69ab      	ldr	r3, [r5, #24]
 80081fc:	f043 0308 	orr.w	r3, r3, #8
 8008200:	61ab      	str	r3, [r5, #24]
 8008202:	69ab      	ldr	r3, [r5, #24]
 8008204:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008208:	61ab      	str	r3, [r5, #24]
 800820a:	69eb      	ldr	r3, [r5, #28]
 800820c:	f043 0308 	orr.w	r3, r3, #8
 8008210:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008212:	6a2b      	ldr	r3, [r5, #32]
 8008214:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8008218:	f043 0305 	orr.w	r3, r3, #5
 800821c:	622b      	str	r3, [r5, #32]
}
 800821e:	e76e      	b.n	80080fe <R3_2_CurrentReadingPolarization+0x32>
 8008220:	7fffffc0 	.word	0x7fffffc0
 8008224:	08007a29 	.word	0x08007a29
 8008228:	080079e9 	.word	0x080079e9
 800822c:	02000070 	.word	0x02000070
 8008230:	08007a7d 	.word	0x08007a7d

08008234 <R3_2_SetADCSampPointSectX>:
  if (MC_NULL == pHdl)
 8008234:	2800      	cmp	r0, #0
 8008236:	d03a      	beq.n	80082ae <R3_2_SetADCSampPointSectX+0x7a>
{
 8008238:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 800823a:	f8b0 3046 	ldrh.w	r3, [r0, #70]	@ 0x46
 800823e:	f8b0 e07c 	ldrh.w	lr, [r0, #124]	@ 0x7c
 8008242:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 8008246:	ebae 0203 	sub.w	r2, lr, r3
 800824a:	f8b1 40b2 	ldrh.w	r4, [r1, #178]	@ 0xb2
 800824e:	b292      	uxth	r2, r2
 8008250:	42a2      	cmp	r2, r4
 8008252:	d916      	bls.n	8008282 <R3_2_SetADCSampPointSectX+0x4e>
      pHandle->_Super.Sector = SECTOR_5;
 8008254:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008256:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 800825a:	f880 206a 	strb.w	r2, [r0, #106]	@ 0x6a
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800825e:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008260:	688a      	ldr	r2, [r1, #8]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8008262:	8fc5      	ldrh	r5, [r0, #62]	@ 0x3e
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008264:	f8b0 4040 	ldrh.w	r4, [r0, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8008268:	f8b0 1042 	ldrh.w	r1, [r0, #66]	@ 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 800826c:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800826e:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008270:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008272:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008274:	6852      	ldr	r2, [r2, #4]
 8008276:	4b11      	ldr	r3, [pc, #68]	@ (80082bc <R3_2_SetADCSampPointSectX+0x88>)
 8008278:	421a      	tst	r2, r3
 800827a:	bf14      	ite	ne
 800827c:	2001      	movne	r0, #1
 800827e:	2000      	moveq	r0, #0
}
 8008280:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 8008282:	f8b0 c048 	ldrh.w	ip, [r0, #72]	@ 0x48
 8008286:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 800828a:	fa1f fc8c 	uxth.w	ip, ip
 800828e:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8008292:	d80d      	bhi.n	80082b0 <R3_2_SetADCSampPointSectX+0x7c>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8008294:	4423      	add	r3, r4
 8008296:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8008298:	459e      	cmp	lr, r3
 800829a:	d8e1      	bhi.n	8008260 <R3_2_SetADCSampPointSectX+0x2c>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800829c:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800829e:	f44f 7280 	mov.w	r2, #256	@ 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 80082a2:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 80082a6:	f8a0 207e 	strh.w	r2, [r0, #126]	@ 0x7e
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	e7d8      	b.n	8008260 <R3_2_SetADCSampPointSectX+0x2c>
}
 80082ae:	4770      	bx	lr
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 80082b0:	f8b1 20b6 	ldrh.w	r2, [r1, #182]	@ 0xb6
 80082b4:	1a9b      	subs	r3, r3, r2
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	e7d2      	b.n	8008260 <R3_2_SetADCSampPointSectX+0x2c>
 80082ba:	bf00      	nop
 80082bc:	02000070 	.word	0x02000070

080082c0 <R3_2_TIMx_UP_IRQHandler>:
  if (MC_NULL == pHandle)
 80082c0:	4602      	mov	r2, r0
 80082c2:	2800      	cmp	r0, #0
 80082c4:	d03e      	beq.n	8008344 <R3_2_TIMx_UP_IRQHandler+0x84>
{
 80082c6:	b570      	push	{r4, r5, r6, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80082c8:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 80082cc:	f890 306a 	ldrb.w	r3, [r0, #106]	@ 0x6a
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80082d0:	68c8      	ldr	r0, [r1, #12]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80082d2:	688c      	ldr	r4, [r1, #8]
    if (OPAMPParams != NULL)
 80082d4:	eb01 0c83 	add.w	ip, r1, r3, lsl #2
 80082d8:	ea4f 0e83 	mov.w	lr, r3, lsl #2
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 80082dc:	f8dc 104c 	ldr.w	r1, [ip, #76]	@ 0x4c
    if (OPAMPParams != NULL)
 80082e0:	b1b0      	cbz	r0, 8008310 <R3_2_TIMx_UP_IRQHandler+0x50>
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 80082e2:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1fc      	bne.n	80082e2 <R3_2_TIMx_UP_IRQHandler+0x22>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 80082e8:	eb00 030e 	add.w	r3, r0, lr
 80082ec:	6bdd      	ldr	r5, [r3, #60]	@ 0x3c
      if (OpampConfig != OPAMP_UNCHANGED)
 80082ee:	1c6e      	adds	r6, r5, #1
 80082f0:	d005      	beq.n	80082fe <R3_2_TIMx_UP_IRQHandler+0x3e>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 80082f2:	68de      	ldr	r6, [r3, #12]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 80082f4:	6830      	ldr	r0, [r6, #0]
 80082f6:	f420 7086 	bic.w	r0, r0, #268	@ 0x10c
 80082fa:	4328      	orrs	r0, r5
 80082fc:	6030      	str	r0, [r6, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 80082fe:	6d58      	ldr	r0, [r3, #84]	@ 0x54
      if (OpampConfig != OPAMP_UNCHANGED)
 8008300:	1c45      	adds	r5, r0, #1
 8008302:	d005      	beq.n	8008310 <R3_2_TIMx_UP_IRQHandler+0x50>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008304:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008306:	682b      	ldr	r3, [r5, #0]
 8008308:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 800830c:	4303      	orrs	r3, r0
 800830e:	602b      	str	r3, [r5, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008310:	f8b2 307e 	ldrh.w	r3, [r2, #126]	@ 0x7e
 8008314:	f8dc 007c 	ldr.w	r0, [ip, #124]	@ 0x7c
 8008318:	4318      	orrs	r0, r3
 800831a:	64c8      	str	r0, [r1, #76]	@ 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800831c:	f8dc 0094 	ldr.w	r0, [ip, #148]	@ 0x94
 8008320:	f8dc 1064 	ldr.w	r1, [ip, #100]	@ 0x64
 8008324:	4303      	orrs	r3, r0
 8008326:	64cb      	str	r3, [r1, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008328:	6863      	ldr	r3, [r4, #4]
 800832a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800832e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008332:	2180      	movs	r1, #128	@ 0x80
 8008334:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8008338:	6063      	str	r3, [r4, #4]
    tempPointer = &(pHandle->_Super.Motor);
 800833a:	f102 0068 	add.w	r0, r2, #104	@ 0x68
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800833e:	f8a2 107e 	strh.w	r1, [r2, #126]	@ 0x7e
}
 8008342:	bd70      	pop	{r4, r5, r6, pc}
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop

08008348 <R3_2_BRK2_IRQHandler>:
  if (MC_NULL == pHandle)
 8008348:	b168      	cbz	r0, 8008366 <R3_2_BRK2_IRQHandler+0x1e>
    if (false == pHandle->BrakeActionLock)
 800834a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800834e:	b92b      	cbnz	r3, 800835c <R3_2_BRK2_IRQHandler+0x14>
      if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8008350:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8008354:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 8008358:	2a02      	cmp	r2, #2
 800835a:	d005      	beq.n	8008368 <R3_2_BRK2_IRQHandler+0x20>
    pHandle->OverCurrentFlag = true;
 800835c:	2301      	movs	r3, #1
 800835e:	f880 3082 	strb.w	r3, [r0, #130]	@ 0x82
    tempPointer = &(pHandle->_Super.Motor);
 8008362:	3068      	adds	r0, #104	@ 0x68
 8008364:	4770      	bx	lr
}
 8008366:	4770      	bx	lr
{
 8008368:	b430      	push	{r4, r5}
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800836a:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800836e:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	@ 0xac
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8008372:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 8008374:	62a5      	str	r5, [r4, #40]	@ 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8008376:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	@ 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800837a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 800837e:	628c      	str	r4, [r1, #40]	@ 0x28
 8008380:	6293      	str	r3, [r2, #40]	@ 0x28
    pHandle->OverCurrentFlag = true;
 8008382:	2301      	movs	r3, #1
 8008384:	f880 3082 	strb.w	r3, [r0, #130]	@ 0x82
}
 8008388:	bc30      	pop	{r4, r5}
    tempPointer = &(pHandle->_Super.Motor);
 800838a:	3068      	adds	r0, #104	@ 0x68
}
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop

08008390 <R3_2_BRK_IRQHandler>:
  if (MC_NULL == pHandle)
 8008390:	4603      	mov	r3, r0
 8008392:	b160      	cbz	r0, 80083ae <R3_2_BRK_IRQHandler+0x1e>
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008394:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8008398:	6891      	ldr	r1, [r2, #8]
 800839a:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
    pHandle->OverVoltageFlag = true;
 800839c:	f240 1c01 	movw	ip, #257	@ 0x101
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80083a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80083a4:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->_Super.Motor);
 80083a6:	3068      	adds	r0, #104	@ 0x68
    pHandle->OverVoltageFlag = true;
 80083a8:	f8a3 c083 	strh.w	ip, [r3, #131]	@ 0x83
    tempPointer = &(pHandle->_Super.Motor);
 80083ac:	4770      	bx	lr
}
 80083ae:	4770      	bx	lr

080083b0 <R3_2_IsOverCurrentOccurred>:
{
 80083b0:	4603      	mov	r3, r0
  if (true == pHandle->OverVoltageFlag)
 80083b2:	f890 0083 	ldrb.w	r0, [r0, #131]	@ 0x83
 80083b6:	b160      	cbz	r0, 80083d2 <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
 80083be:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 80083c0:	2002      	movs	r0, #2
  if (true == pHandle->OverCurrentFlag)
 80083c2:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 80083c6:	b11a      	cbz	r2, 80083d0 <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 80083c8:	2200      	movs	r2, #0
 80083ca:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    retVal |= MC_BREAK_IN;
 80083ce:	4608      	mov	r0, r1
}
 80083d0:	4770      	bx	lr
 80083d2:	2140      	movs	r1, #64	@ 0x40
 80083d4:	e7f5      	b.n	80083c2 <R3_2_IsOverCurrentOccurred+0x12>
 80083d6:	bf00      	nop

080083d8 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 80083d8:	f890 106d 	ldrb.w	r1, [r0, #109]	@ 0x6d
{
 80083dc:	b430      	push	{r4, r5}
  if (false == pHandle->_Super.RLDetectionMode)
 80083de:	2900      	cmp	r1, #0
 80083e0:	d13d      	bne.n	800845e <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80083e2:	f8d0 5088 	ldr.w	r5, [r0, #136]	@ 0x88
 80083e6:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80083e8:	699a      	ldr	r2, [r3, #24]
 80083ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80083ee:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 80083f2:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80083f6:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80083f8:	6a1a      	ldr	r2, [r3, #32]
 80083fa:	f042 0201 	orr.w	r2, r2, #1
 80083fe:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008400:	6a1a      	ldr	r2, [r3, #32]
 8008402:	f022 0204 	bic.w	r2, r2, #4
 8008406:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008408:	6359      	str	r1, [r3, #52]	@ 0x34
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 800840a:	f895 20c0 	ldrb.w	r2, [r5, #192]	@ 0xc0
 800840e:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008410:	f103 0418 	add.w	r4, r3, #24
 8008414:	d030      	beq.n	8008478 <R3_2_RLDetectionModeEnable+0xa0>
    else if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8008416:	2a02      	cmp	r2, #2
 8008418:	d10f      	bne.n	800843a <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800841a:	699a      	ldr	r2, [r3, #24]
 800841c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008420:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008424:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008428:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800842a:	6a1a      	ldr	r2, [r3, #32]
 800842c:	f042 0210 	orr.w	r2, r2, #16
 8008430:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008432:	6a1a      	ldr	r2, [r3, #32]
 8008434:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008438:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800843a:	6862      	ldr	r2, [r4, #4]
 800843c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008440:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8008444:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8008448:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 800844a:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 800844c:	6f41      	ldr	r1, [r0, #116]	@ 0x74
 800844e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008452:	621a      	str	r2, [r3, #32]
 8008454:	6a1a      	ldr	r2, [r3, #32]
 8008456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800845a:	621a      	str	r2, [r3, #32]
 800845c:	6701      	str	r1, [r0, #112]	@ 0x70
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800845e:	4b0f      	ldr	r3, [pc, #60]	@ (800849c <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008460:	490f      	ldr	r1, [pc, #60]	@ (80084a0 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008462:	4a10      	ldr	r2, [pc, #64]	@ (80084a4 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008464:	4c10      	ldr	r4, [pc, #64]	@ (80084a8 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008466:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 8008468:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800846a:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800846c:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8008470:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 8008472:	f880 306d 	strb.w	r3, [r0, #109]	@ 0x6d
}
 8008476:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008478:	699a      	ldr	r2, [r3, #24]
 800847a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800847e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008482:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008486:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008488:	6a1a      	ldr	r2, [r3, #32]
 800848a:	f022 0210 	bic.w	r2, r2, #16
 800848e:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8008490:	6a1a      	ldr	r2, [r3, #32]
 8008492:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008496:	621a      	str	r2, [r3, #32]
}
 8008498:	e7cf      	b.n	800843a <R3_2_RLDetectionModeEnable+0x62>
 800849a:	bf00      	nop
 800849c:	08007c81 	.word	0x08007c81
 80084a0:	08007ccd 	.word	0x08007ccd
 80084a4:	08007bad 	.word	0x08007bad
 80084a8:	08007c2d 	.word	0x08007c2d

080084ac <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 80084ac:	f890 306d 	ldrb.w	r3, [r0, #109]	@ 0x6d
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d03d      	beq.n	8008530 <R3_2_RLDetectionModeDisable+0x84>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80084b4:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 80084b8:	688b      	ldr	r3, [r1, #8]
{
 80084ba:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80084bc:	699a      	ldr	r2, [r3, #24]
 80084be:	4c41      	ldr	r4, [pc, #260]	@ (80085c4 <R3_2_RLDetectionModeDisable+0x118>)
 80084c0:	4022      	ands	r2, r4
 80084c2:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80084c6:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80084c8:	6a1a      	ldr	r2, [r3, #32]
 80084ca:	f042 0201 	orr.w	r2, r2, #1
 80084ce:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 80084d0:	f891 10c0 	ldrb.w	r1, [r1, #192]	@ 0xc0
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 80084d4:	f8b0 207c 	ldrh.w	r2, [r0, #124]	@ 0x7c
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 80084d8:	2901      	cmp	r1, #1
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 80084da:	ea4f 0252 	mov.w	r2, r2, lsr #1
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 80084de:	d028      	beq.n	8008532 <R3_2_RLDetectionModeDisable+0x86>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 80084e0:	2902      	cmp	r1, #2
 80084e2:	d04a      	beq.n	800857a <R3_2_RLDetectionModeDisable+0xce>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084e4:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80084e6:	6999      	ldr	r1, [r3, #24]
 80084e8:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80084ec:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 80084f0:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 80084f4:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80084f6:	6a19      	ldr	r1, [r3, #32]
 80084f8:	f041 0110 	orr.w	r1, r1, #16
 80084fc:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80084fe:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008500:	69d9      	ldr	r1, [r3, #28]
 8008502:	4021      	ands	r1, r4
 8008504:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8008508:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800850a:	6a19      	ldr	r1, [r3, #32]
 800850c:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8008510:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008512:	492d      	ldr	r1, [pc, #180]	@ (80085c8 <R3_2_RLDetectionModeDisable+0x11c>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008514:	63da      	str	r2, [r3, #60]	@ 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008516:	4a2d      	ldr	r2, [pc, #180]	@ (80085cc <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008518:	6001      	str	r1, [r0, #0]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 800851a:	492d      	ldr	r1, [pc, #180]	@ (80085d0 <R3_2_RLDetectionModeDisable+0x124>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 800851c:	4c2d      	ldr	r4, [pc, #180]	@ (80085d4 <R3_2_RLDetectionModeDisable+0x128>)
 800851e:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 8008520:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008522:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8008526:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 800852a:	f880 306d 	strb.w	r3, [r0, #109]	@ 0x6d
}
 800852e:	4770      	bx	lr
 8008530:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8008532:	6a19      	ldr	r1, [r3, #32]
 8008534:	f041 0104 	orr.w	r1, r1, #4
 8008538:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800853a:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800853c:	6999      	ldr	r1, [r3, #24]
 800853e:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8008542:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8008546:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 800854a:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800854c:	6a19      	ldr	r1, [r3, #32]
 800854e:	f041 0110 	orr.w	r1, r1, #16
 8008552:	6219      	str	r1, [r3, #32]
 8008554:	6a19      	ldr	r1, [r3, #32]
 8008556:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800855a:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800855c:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800855e:	69d9      	ldr	r1, [r3, #28]
 8008560:	4021      	ands	r1, r4
 8008562:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8008566:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008568:	6a19      	ldr	r1, [r3, #32]
 800856a:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800856e:	6219      	str	r1, [r3, #32]
 8008570:	6a19      	ldr	r1, [r3, #32]
 8008572:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8008576:	6219      	str	r1, [r3, #32]
}
 8008578:	e7cb      	b.n	8008512 <R3_2_RLDetectionModeDisable+0x66>
  CLEAR_BIT(TIMx->CCER, Channels);
 800857a:	6a19      	ldr	r1, [r3, #32]
 800857c:	f021 0104 	bic.w	r1, r1, #4
 8008580:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008582:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008584:	6999      	ldr	r1, [r3, #24]
 8008586:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800858a:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 800858e:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8008592:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008594:	6a19      	ldr	r1, [r3, #32]
 8008596:	f041 0110 	orr.w	r1, r1, #16
 800859a:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800859c:	6a19      	ldr	r1, [r3, #32]
 800859e:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 80085a2:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80085a4:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80085a6:	69d9      	ldr	r1, [r3, #28]
 80085a8:	4021      	ands	r1, r4
 80085aa:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 80085ae:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80085b0:	6a19      	ldr	r1, [r3, #32]
 80085b2:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 80085b6:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80085b8:	6a19      	ldr	r1, [r3, #32]
 80085ba:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80085be:	6219      	str	r1, [r3, #32]
}
 80085c0:	e7a7      	b.n	8008512 <R3_2_RLDetectionModeDisable+0x66>
 80085c2:	bf00      	nop
 80085c4:	fffeff8c 	.word	0xfffeff8c
 80085c8:	08007875 	.word	0x08007875
 80085cc:	08007bad 	.word	0x08007bad
 80085d0:	08007b19 	.word	0x08007b19
 80085d4:	08007ac9 	.word	0x08007ac9

080085d8 <R3_2_RLDetectionModeSetDuty>:
  if (MC_NULL == pHdl)
 80085d8:	4603      	mov	r3, r0
 80085da:	2800      	cmp	r0, #0
 80085dc:	d03b      	beq.n	8008656 <R3_2_RLDetectionModeSetDuty+0x7e>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085de:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 80085e2:	f8b0 007c 	ldrh.w	r0, [r0, #124]	@ 0x7c
{
 80085e6:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085e8:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80085ea:	69e2      	ldr	r2, [r4, #28]
 80085ec:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 80085f0:	fb00 f101 	mul.w	r1, r0, r1
 80085f4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80085f8:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 80085fa:	f04f 0c01 	mov.w	ip, #1
 80085fe:	f442 42e0 	orr.w	r2, r2, #28672	@ 0x7000
    pHandle->_Super.CntPhA = (uint16_t)val;
 8008602:	87d9      	strh	r1, [r3, #62]	@ 0x3e
    pHandle->ADCRegularLocked = true;
 8008604:	f883 c08c 	strb.w	ip, [r3, #140]	@ 0x8c
 8008608:	61e2      	str	r2, [r4, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800860a:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800860e:	1a80      	subs	r0, r0, r2
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8008610:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008614:	6420      	str	r0, [r4, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008616:	63e2      	str	r2, [r4, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008618:	6361      	str	r1, [r4, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800861a:	6862      	ldr	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800861c:	f8b3 0044 	ldrh.w	r0, [r3, #68]	@ 0x44
 8008620:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8008624:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008628:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
    pHdl->Sector = SECTOR_4;
 800862c:	2103      	movs	r1, #3
 800862e:	6062      	str	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008630:	4560      	cmp	r0, ip
    pHdl->Sector = SECTOR_4;
 8008632:	f883 106a 	strb.w	r1, [r3, #106]	@ 0x6a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008636:	6862      	ldr	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008638:	d007      	beq.n	800864a <R3_2_RLDetectionModeSetDuty+0x72>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800863a:	4b07      	ldr	r3, [pc, #28]	@ (8008658 <R3_2_RLDetectionModeSetDuty+0x80>)
}
 800863c:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008640:	421a      	tst	r2, r3
 8008642:	bf14      	ite	ne
 8008644:	4660      	movne	r0, ip
 8008646:	2000      	moveq	r0, #0
}
 8008648:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 800864a:	2200      	movs	r2, #0
}
 800864c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 8008650:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
}
 8008654:	4770      	bx	lr
 8008656:	4770      	bx	lr
 8008658:	02000070 	.word	0x02000070

0800865c <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800865c:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8008660:	8c02      	ldrh	r2, [r0, #32]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008662:	8b03      	ldrh	r3, [r0, #24]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8008664:	4494      	add	ip, r2
 8008666:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 800866a:	b430      	push	{r4, r5}
 800866c:	2500      	movs	r5, #0
 800866e:	f36c 050f 	bfi	r5, ip, #0, #16
 8008672:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008676:	b14b      	cbz	r3, 800868c <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 8008678:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 800867a:	2300      	movs	r3, #0
 800867c:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800867e:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 8008680:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008684:	8b01      	ldrh	r1, [r0, #24]
 8008686:	b29a      	uxth	r2, r3
 8008688:	4291      	cmp	r1, r2
 800868a:	d8f7      	bhi.n	800867c <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 800868c:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 800868e:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 8008690:	f880 3029 	strb.w	r3, [r0, #41]	@ 0x29
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
}
 8008694:	bc30      	pop	{r4, r5}
 8008696:	4770      	bx	lr

08008698 <RVBS_Init>:
{
 8008698:	b510      	push	{r4, lr}
 800869a:	4604      	mov	r4, r0
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 800869c:	300c      	adds	r0, #12
 800869e:	f7fa fed1 	bl	8003444 <RCM_RegisterRegConv>
 80086a2:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
    RVBS_Clear(pHandle);
 80086a6:	4620      	mov	r0, r4
 80086a8:	f7ff ffd8 	bl	800865c <RVBS_Clear>
}
 80086ac:	bd10      	pop	{r4, pc}
 80086ae:	bf00      	nop

080086b0 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80086b0:	8b42      	ldrh	r2, [r0, #26]
 80086b2:	8b81      	ldrh	r1, [r0, #28]
	{
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80086b4:	88c3      	ldrh	r3, [r0, #6]
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80086b6:	428a      	cmp	r2, r1
 80086b8:	d010      	beq.n	80086dc <RVBS_CheckFaultState+0x2c>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80086ba:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 80086be:	459c      	cmp	ip, r3
 80086c0:	d80a      	bhi.n	80086d8 <RVBS_CheckFaultState+0x28>
{
 80086c2:	b410      	push	{r4}
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 80086c4:	7f84      	ldrb	r4, [r0, #30]
 80086c6:	b994      	cbnz	r4, 80086ee <RVBS_CheckFaultState+0x3e>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 80086c8:	4299      	cmp	r1, r3
 80086ca:	d914      	bls.n	80086f6 <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 80086cc:	2301      	movs	r3, #1
 80086ce:	7783      	strb	r3, [r0, #30]
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 80086d0:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 80086d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086d6:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 80086d8:	2004      	movs	r0, #4
 80086da:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80086dc:	429a      	cmp	r2, r3
 80086de:	d30c      	bcc.n	80086fa <RVBS_CheckFaultState+0x4a>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80086e0:	8c00      	ldrh	r0, [r0, #32]
 80086e2:	4298      	cmp	r0, r3
 80086e4:	bf94      	ite	ls
 80086e6:	2000      	movls	r0, #0
 80086e8:	2001      	movhi	r0, #1
 80086ea:	0080      	lsls	r0, r0, #2
 80086ec:	4770      	bx	lr
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d2ee      	bcs.n	80086d0 <RVBS_CheckFaultState+0x20>
          pHandle->OverVoltageHysteresisUpDir = false;
 80086f2:	2300      	movs	r3, #0
 80086f4:	7783      	strb	r3, [r0, #30]
          fault = MC_OVER_VOLT;
 80086f6:	2002      	movs	r0, #2
 80086f8:	e7eb      	b.n	80086d2 <RVBS_CheckFaultState+0x22>
 80086fa:	2002      	movs	r0, #2
}
 80086fc:	4770      	bx	lr
 80086fe:	bf00      	nop

08008700 <RVBS_CalcAvVbus>:
{
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	4604      	mov	r4, r0
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008704:	f890 002a 	ldrb.w	r0, [r0, #42]	@ 0x2a
 8008708:	f7fa ff96 	bl	8003638 <RCM_ExecRegularConv>
    if (0xFFFFU == hAux)
 800870c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008710:	4298      	cmp	r0, r3
 8008712:	d024      	beq.n	800875e <RVBS_CalcAvVbus+0x5e>
      pHandle->aBuffer[pHandle->index] = hAux;
 8008714:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008716:	f894 5029 	ldrb.w	r5, [r4, #41]	@ 0x29
 800871a:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800871e:	f8b4 e018 	ldrh.w	lr, [r4, #24]
 8008722:	f01e 02ff 	ands.w	r2, lr, #255	@ 0xff
 8008726:	d00d      	beq.n	8008744 <RVBS_CalcAvVbus+0x44>
 8008728:	3a01      	subs	r2, #1
 800872a:	b2d2      	uxtb	r2, r2
 800872c:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 8008730:	3b02      	subs	r3, #2
      wtemp = 0u;
 8008732:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 8008734:	f833 1f02 	ldrh.w	r1, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008738:	459c      	cmp	ip, r3
        wtemp += pHandle->aBuffer[i];
 800873a:	440a      	add	r2, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800873c:	d1fa      	bne.n	8008734 <RVBS_CalcAvVbus+0x34>
      wtemp /= pHandle->LowPassFilterBW;
 800873e:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8008742:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8008744:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008748:	4575      	cmp	r5, lr
        pHandle->index++;
 800874a:	bf34      	ite	cc
 800874c:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 800874e:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8008750:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8008752:	80a0      	strh	r0, [r4, #4]
        pHandle->index++;
 8008754:	bf34      	ite	cc
 8008756:	f884 5029 	strbcc.w	r5, [r4, #41]	@ 0x29
        pHandle->index = 0U;
 800875a:	f884 3029 	strbcs.w	r3, [r4, #41]	@ 0x29
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800875e:	4620      	mov	r0, r4
 8008760:	f7ff ffa6 	bl	80086b0 <RVBS_CheckFaultState>
 8008764:	8120      	strh	r0, [r4, #8]
}
 8008766:	bd38      	pop	{r3, r4, r5, pc}

08008768 <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 8008768:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 800876a:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 800876c:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8008770:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8008774:	6142      	str	r2, [r0, #20]
#ifdef NULL_RMP_EXT_MNG
  }
#endif
}
 8008776:	4770      	bx	lr

08008778 <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 8008778:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 800877c:	2901      	cmp	r1, #1
{
 800877e:	b410      	push	{r4}
 8008780:	4603      	mov	r3, r0
      pHandle->RampRemainingStep --;
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of TargetFinal. */
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008782:	6944      	ldr	r4, [r0, #20]
    if (pHandle->RampRemainingStep > 1U)
 8008784:	d909      	bls.n	800879a <REMNG_Calc+0x22>
      current_ref += pHandle->IncDecAmount;
 8008786:	6900      	ldr	r0, [r0, #16]
      pHandle->RampRemainingStep --;
 8008788:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 800878a:	4402      	add	r2, r0
      pHandle->RampRemainingStep --;
 800878c:	60d9      	str	r1, [r3, #12]
    {
      /* Do nothing. */
    }

    pHandle->Ext = current_ref;
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800878e:	fb92 f0f4 	sdiv	r0, r2, r4
    pHandle->Ext = current_ref;
 8008792:	609a      	str	r2, [r3, #8]
#ifdef NULL_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8008794:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008798:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 800879a:	d005      	beq.n	80087a8 <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800879c:	fb92 f0f4 	sdiv	r0, r2, r4
}
 80087a0:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->Ext = current_ref;
 80087a4:	609a      	str	r2, [r3, #8]
}
 80087a6:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80087a8:	6840      	ldr	r0, [r0, #4]
 80087aa:	fb04 f200 	mul.w	r2, r4, r0
      pHandle->RampRemainingStep = 0U;
 80087ae:	2100      	movs	r1, #0
}
 80087b0:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->RampRemainingStep = 0U;
 80087b4:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;
 80087b6:	609a      	str	r2, [r3, #8]
}
 80087b8:	4770      	bx	lr
 80087ba:	bf00      	nop

080087bc <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 80087bc:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 80087be:	fab0 f080 	clz	r0, r0
 80087c2:	0940      	lsrs	r0, r0, #5
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop

080087c8 <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 80087c8:	2800      	cmp	r0, #0
 80087ca:	bfb8      	it	lt
 80087cc:	4240      	neglt	r0, r0
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
    if (TargetAbs >= limit)
 80087ce:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80087d2:	d213      	bcs.n	80087fc <getScalingFactor+0x34>
 80087d4:	2302      	movs	r3, #2
    uint32_t limit = (((uint32_t)1) << (31U - i));
 80087d6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80087da:	e001      	b.n	80087e0 <getScalingFactor+0x18>
  for (i = 1U; i < 32U; i++)
 80087dc:	2b20      	cmp	r3, #32
 80087de:	d00a      	beq.n	80087f6 <getScalingFactor+0x2e>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 80087e0:	fa2c f203 	lsr.w	r2, ip, r3
    if (TargetAbs >= limit)
 80087e4:	4290      	cmp	r0, r2
 80087e6:	4619      	mov	r1, r3
 80087e8:	f103 0301 	add.w	r3, r3, #1
 80087ec:	d3f6      	bcc.n	80087dc <getScalingFactor+0x14>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 80087ee:	3901      	subs	r1, #1
 80087f0:	2001      	movs	r0, #1
 80087f2:	4088      	lsls	r0, r1
 80087f4:	4770      	bx	lr
 80087f6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80087fa:	4770      	bx	lr
    if (TargetAbs >= limit)
 80087fc:	2001      	movs	r0, #1
}
 80087fe:	4770      	bx	lr

08008800 <REMNG_ExecRamp>:
{
 8008800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008804:	4604      	mov	r4, r0
 8008806:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008808:	6880      	ldr	r0, [r0, #8]
 800880a:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 800880c:	4615      	mov	r5, r2
 800880e:	b962      	cbnz	r2, 800882a <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8008810:	4608      	mov	r0, r1
 8008812:	f7ff ffd9 	bl	80087c8 <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008816:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 800881a:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800881c:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 800881e:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008822:	60a6      	str	r6, [r4, #8]
}
 8008824:	2001      	movs	r0, #1
 8008826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800882a:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 800882e:	eba1 0708 	sub.w	r7, r1, r8
 8008832:	4638      	mov	r0, r7
 8008834:	f7ff ffc8 	bl	80087c8 <getScalingFactor>
 8008838:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 800883a:	4640      	mov	r0, r8
 800883c:	f7ff ffc4 	bl	80087c8 <getScalingFactor>
 8008840:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8008842:	4630      	mov	r0, r6
 8008844:	f7ff ffc0 	bl	80087c8 <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8008848:	45ca      	cmp	sl, r9
 800884a:	d318      	bcc.n	800887e <REMNG_ExecRamp+0x7e>
        if (wScalingFactor2 < wScalingFactor3)
 800884c:	4548      	cmp	r0, r9
 800884e:	bf28      	it	cs
 8008850:	4648      	movcs	r0, r9
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8008852:	fb08 f300 	mul.w	r3, r8, r0
 8008856:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8008858:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 800885a:	4a0b      	ldr	r2, [pc, #44]	@ (8008888 <REMNG_ExecRamp+0x88>)
      pHandle->ScalingFactor = wScalingFactorMin;
 800885c:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 800885e:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 8008862:	fba2 2303 	umull	r2, r3, r2, r3
 8008866:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8008868:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 800886a:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 800886e:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8008870:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 8008874:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 8008878:	2001      	movs	r0, #1
 800887a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (wScalingFactor < wScalingFactor3)
 800887e:	4550      	cmp	r0, sl
 8008880:	bf28      	it	cs
 8008882:	4650      	movcs	r0, sl
 8008884:	e7e5      	b.n	8008852 <REMNG_ExecRamp+0x52>
 8008886:	bf00      	nop
 8008888:	10624dd3 	.word	0x10624dd3

0800888c <RUC_Init>:
__weak void RUC_Init(	RevUpCtrl_Handle_t *pHandle,
						SpeednTorqCtrl_Handle_t *pSTC,
						VirtualSpeedSensor_Handle_t *pVSS,
						STO_Handle_t *pSNSL,
						PWMC_Handle_t *pPWM)
{
 800888c:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 800888e:	6681      	str	r1, [r0, #104]	@ 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits*/
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008890:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 8008892:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
    pHandle->OTFSCLowside = false;
 8008896:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 800889a:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 800889c:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
    pHandle->pPWM = pPWM;
 80088a0:	6743      	str	r3, [r0, #116]	@ 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 80088a2:	b309      	cbz	r1, 80088e8 <RUC_Init+0x5c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 80088a4:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 80088a6:	b323      	cbz	r3, 80088f2 <RUC_Init+0x66>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 80088a8:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 80088aa:	b32b      	cbz	r3, 80088f8 <RUC_Init+0x6c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 80088ac:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 80088ae:	b333      	cbz	r3, 80088fe <RUC_Init+0x72>
 80088b0:	689b      	ldr	r3, [r3, #8]
      bPhase++;
 80088b2:	f04f 0c05 	mov.w	ip, #5
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 80088b6:	b1cb      	cbz	r3, 80088ec <RUC_Init+0x60>
 80088b8:	2204      	movs	r2, #4
 80088ba:	f04f 0c05 	mov.w	ip, #5
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80088be:	8803      	ldrh	r3, [r0, #0]
 80088c0:	4910      	ldr	r1, [pc, #64]	@ (8008904 <RUC_Init+0x78>)
 80088c2:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 80088c6:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80088ca:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80088ce:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80088d2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80088d6:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80088d8:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80088da:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 80088dc:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 80088e0:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
}
 80088e4:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 80088e8:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80088ec:	f10c 32ff 	add.w	r2, ip, #4294967295
 80088f0:	e7e5      	b.n	80088be <RUC_Init+0x32>
      bPhase++;
 80088f2:	f04f 0c02 	mov.w	ip, #2
 80088f6:	e7f9      	b.n	80088ec <RUC_Init+0x60>
 80088f8:	f04f 0c03 	mov.w	ip, #3
 80088fc:	e7f6      	b.n	80088ec <RUC_Init+0x60>
 80088fe:	f04f 0c04 	mov.w	ip, #4
 8008902:	e7f3      	b.n	80088ec <RUC_Init+0x60>
 8008904:	10624dd3 	.word	0x10624dd3

08008908 <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 8008908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 800890c:	6ec7      	ldr	r7, [r0, #108]	@ 0x6c
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 800890e:	f8d0 8068 	ldr.w	r8, [r0, #104]	@ 0x68
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;
 8008912:	80c1      	strh	r1, [r0, #6]
    pHandle->EnteredZone1 = false;

    /*Initializes the rev up stages counter.*/
    pHandle->bStageCnt = 0U;
 8008914:	2600      	movs	r6, #0
{
 8008916:	4604      	mov	r4, r0
    pHandle->bStageCnt = 0U;
 8008918:	f880 6058 	strb.w	r6, [r0, #88]	@ 0x58
    pHandle->bOTFRelCounter = 0U;
 800891c:	f880 6053 	strb.w	r6, [r0, #83]	@ 0x53
    pHandle->OTFSCLowside = false;
 8008920:	f8a0 6054 	strh.w	r6, [r0, #84]	@ 0x54

    /* Calls the clear method of VSS.*/
    VSS_Clear(pVSS);
 8008924:	4638      	mov	r0, r7

    /* Sets the STC in torque mode.*/
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);

    /* Sets the mechanical starting angle of VSS.*/
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8008926:	b28d      	uxth	r5, r1
    VSS_Clear(pVSS);
 8008928:	f000 fc78 	bl	800921c <VSS_Clear>
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 800892c:	2104      	movs	r1, #4
 800892e:	4640      	mov	r0, r8
 8008930:	f000 f906 	bl	8008b40 <STC_SetControlMode>
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8008934:	8861      	ldrh	r1, [r4, #2]
 8008936:	fb11 f105 	smulbb	r1, r1, r5
 800893a:	b209      	sxth	r1, r1
 800893c:	4638      	mov	r0, r7
 800893e:	f000 fd23 	bl	8009388 <VSS_SetMecAngle>

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 8008942:	4632      	mov	r2, r6
 8008944:	4631      	mov	r1, r6
 8008946:	4640      	mov	r0, r8
 8008948:	f000 f8fe 	bl	8008b48 <STC_ExecRamp>

    /* Gives the first command to STC and VSS.*/
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 800894c:	8a21      	ldrh	r1, [r4, #16]
 800894e:	89a2      	ldrh	r2, [r4, #12]
 8008950:	fb11 f105 	smulbb	r1, r1, r5
 8008954:	b209      	sxth	r1, r1
 8008956:	4640      	mov	r0, r8
 8008958:	f000 f8f6 	bl	8008b48 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 800895c:	89e1      	ldrh	r1, [r4, #14]
 800895e:	89a2      	ldrh	r2, [r4, #12]
 8008960:	fb11 f105 	smulbb	r1, r1, r5
 8008964:	b209      	sxth	r1, r1
 8008966:	4638      	mov	r0, r7
 8008968:	f000 fd16 	bl	8009398 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks.*/
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 800896c:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800896e:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 8008970:	4a06      	ldr	r2, [pc, #24]	@ (800898c <RUC_Clear+0x84>)

    /*Set the next phases parameter pointer.*/
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /*Timeout counter for PLL reset during OTF.*/
    pHandle->bResetPLLCnt = 0U;
 8008972:	f884 6057 	strb.w	r6, [r4, #87]	@ 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8008976:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 800897a:	fba2 2303 	umull	r2, r3, r2, r3
 800897e:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008980:	6962      	ldr	r2, [r4, #20]
 8008982:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 8008984:	3301      	adds	r3, #1
 8008986:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
}
 8008988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800898c:	10624dd3 	.word	0x10624dd3

08008990 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8008990:	8883      	ldrh	r3, [r0, #4]
{
 8008992:	b510      	push	{r4, lr}
 8008994:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 8008996:	bb43      	cbnz	r3, 80089ea <RUC_Exec+0x5a>

    } /* hPhaseRemainingTicks > 0 */

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8008998:	68a0      	ldr	r0, [r4, #8]
 800899a:	b328      	cbz	r0, 80089e8 <RUC_Exec+0x58>
      {
        /* If it becomes zero the current phase has been completed.*/
        /* Gives the next command to STC and VSS.*/
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 800899c:	8881      	ldrh	r1, [r0, #4]
 800899e:	88e3      	ldrh	r3, [r4, #6]
 80089a0:	8802      	ldrh	r2, [r0, #0]
 80089a2:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 80089a4:	fb11 f103 	smulbb	r1, r1, r3
 80089a8:	b209      	sxth	r1, r1
 80089aa:	f000 f8cd 	bl	8008b48 <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 80089ae:	68a3      	ldr	r3, [r4, #8]
 80089b0:	88e0      	ldrh	r0, [r4, #6]
 80089b2:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 80089b4:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 80089b6:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 80089ba:	b209      	sxth	r1, r1
 80089bc:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 80089be:	f000 fceb 	bl	8009398 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks.*/
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 80089c2:	68a1      	ldr	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80089c4:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 80089c6:	880b      	ldrh	r3, [r1, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80089c8:	4a0b      	ldr	r2, [pc, #44]	@ (80089f8 <RUC_Exec+0x68>)
        pHandle->hPhaseRemainingTicks++;

        /*Set the next phases parameter pointer.*/
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 80089ca:	6889      	ldr	r1, [r1, #8]
 80089cc:	60a1      	str	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80089ce:	fb00 f303 	mul.w	r3, r0, r3
 80089d2:	fba2 2303 	umull	r2, r3, r2, r3

        /*Increases the rev up stages counter.*/
        pHandle->bStageCnt++;
 80089d6:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 80089da:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 80089dc:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 80089de:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 80089e0:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 80089e2:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 80089e6:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retVal);
}
 80089e8:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 80089ea:	3b01      	subs	r3, #1
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d0d1      	beq.n	8008998 <RUC_Exec+0x8>
  bool retVal = true;
 80089f4:	2001      	movs	r0, #1
}
 80089f6:	bd10      	pop	{r4, pc}
 80089f8:	10624dd3 	.word	0x10624dd3

080089fc <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 80089fc:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8008a00:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8008a04:	4282      	cmp	r2, r0
 8008a06:	bf34      	ite	cc
 8008a08:	2000      	movcc	r0, #0
 8008a0a:	2001      	movcs	r0, #1
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop

08008a10 <RUC_SetPhase>:
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8008a10:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008a14:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8008a18:	f8d2 c002 	ldr.w	ip, [r2, #2]
 8008a1c:	f8c3 c00e 	str.w	ip, [r3, #14]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8008a20:	4618      	mov	r0, r3
 8008a22:	8813      	ldrh	r3, [r2, #0]
 8008a24:	8183      	strh	r3, [r0, #12]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retValue);
}
 8008a26:	2001      	movs	r0, #1
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop

08008a2c <RUC_GetNumberOfPhases>:
#ifdef NULL_PTR_REV_UP_CTL
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
#else
  return ((uint8_t)pHandle->bPhaseNbr);
#endif
}
 8008a2c:	f890 0048 	ldrb.w	r0, [r0, #72]	@ 0x48
 8008a30:	4770      	bx	lr
 8008a32:	bf00      	nop

08008a34 <RUC_GetPhase>:
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 8008a34:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008a38:	0089      	lsls	r1, r1, #2
 8008a3a:	f101 0308 	add.w	r3, r1, #8
 8008a3e:	4403      	add	r3, r0
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8008a40:	4408      	add	r0, r1
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 8008a42:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8008a46:	f8c2 3002 	str.w	r3, [r2, #2]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8008a4a:	8983      	ldrh	r3, [r0, #12]
 8008a4c:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retValue);
}
 8008a4e:	2001      	movs	r0, #1
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop

08008a54 <SPD_GetElAngle>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 8008a54:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008a58:	4770      	bx	lr
 8008a5a:	bf00      	nop

08008a5c <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8008a5c:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop

08008a64 <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 8008a64:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8008a68:	4770      	bx	lr
 8008a6a:	bf00      	nop

08008a6c <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8008a6c:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 8008a70:	4603      	mov	r3, r0
 8008a72:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 8008a74:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 8008a78:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 8008a7c:	bfb8      	it	lt
 8008a7e:	4249      	neglt	r1, r1
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
    {
      SpeedError = true;
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8008a80:	f8b3 e016 	ldrh.w	lr, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8008a84:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8008a86:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8008a88:	8a9c      	ldrh	r4, [r3, #20]
    {
      SpeedError = true;
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8008a8a:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
      hAux = -(*pMecSpeedUnit);
 8008a8e:	bfb8      	it	lt
 8008a90:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8008a92:	458e      	cmp	lr, r1
 8008a94:	d816      	bhi.n	8008ac4 <SPD_IsMecSpeedReliable+0x58>
    {
      hAux = -(pHandle->hMecAccelUnitP);
 8008a96:	fa1f fe8c 	uxth.w	lr, ip
    if (pHandle->hMecAccelUnitP < 0)
 8008a9a:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(pHandle->hMecAccelUnitP);
 8008a9e:	bfb8      	it	lt
 8008aa0:	f1ce 0e00 	rsblt	lr, lr, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8008aa4:	f8b3 c018 	ldrh.w	ip, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 8008aa8:	bfb8      	it	lt
 8008aaa:	fa1f fe8e 	uxthlt.w	lr, lr
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8008aae:	45f4      	cmp	ip, lr
 8008ab0:	d308      	bcc.n	8008ac4 <SPD_IsMecSpeedReliable+0x58>
    {
      SpeedError = true;
    }

    if (true == SpeedError)
 8008ab2:	428c      	cmp	r4, r1
 8008ab4:	d306      	bcc.n	8008ac4 <SPD_IsMecSpeedReliable+0x58>
        bSpeedErrorNumber++;
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008ab6:	4290      	cmp	r0, r2
 8008ab8:	d809      	bhi.n	8008ace <SPD_IsMecSpeedReliable+0x62>
      {
        bSpeedErrorNumber = 0u;
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8008aba:	1a10      	subs	r0, r2, r0
    {
      SpeedSensorReliability = false;
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008abc:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8008abe:	bf18      	it	ne
 8008ac0:	2001      	movne	r0, #1
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8008ac2:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008ac4:	4290      	cmp	r0, r2
 8008ac6:	d9f8      	bls.n	8008aba <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 8008ac8:	3201      	adds	r2, #1
 8008aca:	b2d2      	uxtb	r2, r2
 8008acc:	e7f5      	b.n	8008aba <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 8008ace:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008ad0:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 8008ad2:	2001      	movs	r0, #1
}
 8008ad4:	bd10      	pop	{r4, pc}
 8008ad6:	bf00      	nop

08008ad8 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 8008ad8:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8008adc:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 8008ae0:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8008ae4:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 8008ae8:	b200      	sxth	r0, r0
 8008aea:	4770      	bx	lr

08008aec <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8008aec:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
    pHandle->PISpeed = pPI;
 8008af0:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8008af2:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
    pHandle->SPD = SPD_Handle;
 8008af6:	6142      	str	r2, [r0, #20]
{
 8008af8:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 8008afa:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 8008afe:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8008b00:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8008b02:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8008b06:	0409      	lsls	r1, r1, #16
 8008b08:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 8008b0c:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8008b0e:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 8008b12:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8008b14:	6183      	str	r3, [r0, #24]
}
 8008b16:	4770      	bx	lr

08008b18 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 8008b18:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8008b1a:	4770      	bx	lr

08008b1c <STC_GetSpeedSensor>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 8008b1c:	6940      	ldr	r0, [r0, #20]
 8008b1e:	4770      	bx	lr

08008b20 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008b20:	7803      	ldrb	r3, [r0, #0]
 8008b22:	2b03      	cmp	r3, #3
 8008b24:	d000      	beq.n	8008b28 <STC_Clear+0x8>
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8008b26:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8008b28:	6900      	ldr	r0, [r0, #16]
 8008b2a:	2100      	movs	r1, #0
 8008b2c:	f7fe bd4c 	b.w	80075c8 <PID_SetIntegralTerm>

08008b30 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8008b30:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8008b34:	4770      	bx	lr
 8008b36:	bf00      	nop

08008b38 <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 8008b38:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop

08008b40 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008b40:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8008b42:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008b44:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8008b46:	4770      	bx	lr

08008b48 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8008b48:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008b4a:	7803      	ldrb	r3, [r0, #0]
 8008b4c:	2b04      	cmp	r3, #4
{
 8008b4e:	4604      	mov	r4, r0
 8008b50:	460d      	mov	r5, r1
 8008b52:	4616      	mov	r6, r2
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008b54:	d01d      	beq.n	8008b92 <STC_ExecRamp+0x4a>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8008b56:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8008b58:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8008b5c:	4299      	cmp	r1, r3
 8008b5e:	dd01      	ble.n	8008b64 <STC_ExecRamp+0x1c>
 8008b60:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8008b62:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8008b64:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	@ 0x24
 8008b68:	428b      	cmp	r3, r1
 8008b6a:	dcf9      	bgt.n	8008b60 <STC_ExecRamp+0x18>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8008b6c:	8c23      	ldrh	r3, [r4, #32]
 8008b6e:	4299      	cmp	r1, r3
 8008b70:	da03      	bge.n	8008b7a <STC_ExecRamp+0x32>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8008b72:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
 8008b76:	428b      	cmp	r3, r1
 8008b78:	dbf2      	blt.n	8008b60 <STC_ExecRamp+0x18>
      if (0U == hDurationms)
 8008b7a:	b9a6      	cbnz	r6, 8008ba6 <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8008b7c:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8008b7e:	042d      	lsls	r5, r5, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 8008b80:	2b03      	cmp	r3, #3
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8008b82:	bf0c      	ite	eq
 8008b84:	6065      	streq	r5, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8008b86:	60a5      	strne	r5, [r4, #8]
        pHandle->IncDecAmount = 0;
 8008b88:	2000      	movs	r0, #0
        pHandle->IncDecAmount = wAux1;
 8008b8a:	61a0      	str	r0, [r4, #24]
        pHandle->RampRemainingStep++;
 8008b8c:	60e6      	str	r6, [r4, #12]
        pHandle->IncDecAmount = wAux1;
 8008b8e:	2001      	movs	r0, #1
}
 8008b90:	bd70      	pop	{r4, r5, r6, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8008b92:	f7ff ffd1 	bl	8008b38 <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8008b96:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8008b98:	42ab      	cmp	r3, r5
 8008b9a:	dbe1      	blt.n	8008b60 <STC_ExecRamp+0x18>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8008b9c:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	@ 0x28
 8008ba0:	42ab      	cmp	r3, r5
 8008ba2:	dcdd      	bgt.n	8008b60 <STC_ExecRamp+0x18>
 8008ba4:	e7e9      	b.n	8008b7a <STC_ExecRamp+0x32>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8008ba6:	8ba3      	ldrh	r3, [r4, #28]
        wAux /= 1000U;
 8008ba8:	4a06      	ldr	r2, [pc, #24]	@ (8008bc4 <STC_ExecRamp+0x7c>)
        pHandle->TargetFinal = hTargetFinal;
 8008baa:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8008bac:	fb06 f303 	mul.w	r3, r6, r3
        wAux /= 1000U;
 8008bb0:	fba2 2303 	umull	r2, r3, r2, r3
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8008bb4:	1a28      	subs	r0, r5, r0
        wAux /= 1000U;
 8008bb6:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 8008bb8:	1c5e      	adds	r6, r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8008bba:	0400      	lsls	r0, r0, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8008bbc:	fb90 f0f6 	sdiv	r0, r0, r6
        pHandle->IncDecAmount = wAux1;
 8008bc0:	e7e3      	b.n	8008b8a <STC_ExecRamp+0x42>
 8008bc2:	bf00      	nop
 8008bc4:	10624dd3 	.word	0x10624dd3

08008bc8 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8008bcc:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8008bce:	4770      	bx	lr

08008bd0 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8008bd0:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008bd2:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 8008bd4:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008bd6:	2a04      	cmp	r2, #4
{
 8008bd8:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008bda:	d012      	beq.n	8008c02 <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 8008bdc:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8008bde:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8008be0:	d908      	bls.n	8008bf4 <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 8008be2:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8008be4:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8008be6:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8008be8:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing. */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 8008bea:	2a03      	cmp	r2, #3
 8008bec:	d011      	beq.n	8008c12 <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8008bee:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8008bf0:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8008bf2:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8008bf4:	d1f9      	bne.n	8008bea <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008bf6:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8008bfa:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008bfc:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8008bfe:	60c3      	str	r3, [r0, #12]
 8008c00:	e7f3      	b.n	8008bea <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 8008c02:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 8008c04:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 8008c06:	d911      	bls.n	8008c2c <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 8008c08:	6982      	ldr	r2, [r0, #24]
      pHandle->RampRemainingStep--;
 8008c0a:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8008c0c:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 8008c0e:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008c10:	e7ed      	b.n	8008bee <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8008c12:	6960      	ldr	r0, [r4, #20]
 8008c14:	f7ff ff22 	bl	8008a5c <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8008c18:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8008c1c:	b209      	sxth	r1, r1
 8008c1e:	6920      	ldr	r0, [r4, #16]
 8008c20:	f7fe fd06 	bl	8007630 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 8008c24:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8008c26:	0405      	lsls	r5, r0, #16
 8008c28:	60a5      	str	r5, [r4, #8]
}
 8008c2a:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8008c2c:	d1df      	bne.n	8008bee <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008c2e:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8008c32:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008c34:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8008c36:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008c38:	e7d9      	b.n	8008bee <STC_CalcTorqueReference+0x1e>
 8008c3a:	bf00      	nop

08008c3c <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 8008c3c:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 8008c40:	4770      	bx	lr
 8008c42:	bf00      	nop

08008c44 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 8008c44:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 8008c48:	2200      	movs	r2, #0
 8008c4a:	b299      	uxth	r1, r3
 8008c4c:	f361 020f 	bfi	r2, r1, #0, #16
 8008c50:	0c1b      	lsrs	r3, r3, #16
 8008c52:	f363 421f 	bfi	r2, r3, #16, #16
{
 8008c56:	b082      	sub	sp, #8
}
 8008c58:	4610      	mov	r0, r2
 8008c5a:	b002      	add	sp, #8
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop

08008c60 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8008c60:	b510      	push	{r4, lr}
 8008c62:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8008c64:	6940      	ldr	r0, [r0, #20]
 8008c66:	f7ff fef9 	bl	8008a5c <SPD_GetAvrgMecSpeedUnit>
 8008c6a:	0400      	lsls	r0, r0, #16
 8008c6c:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 8008c6e:	bd10      	pop	{r4, pc}

08008c70 <STO_PLL_CalcElAngle>:
  * @param  pHandle: Handler of the current instance of the STO component.
  * @param  pInput: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 8008c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8008c74:	4604      	mov	r4, r0
{
 8008c76:	b089      	sub	sp, #36	@ 0x24
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	f000 80cf 	beq.w	8008e1c <STO_PLL_CalcElAngle+0x1ac>
 8008c7e:	2900      	cmp	r1, #0
 8008c80:	f000 80cf 	beq.w	8008e22 <STO_PLL_CalcElAngle+0x1b2>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 8008c84:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	@ 0x2e
 8008c88:	6e87      	ldr	r7, [r0, #104]	@ 0x68
 8008c8a:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8008c8e:	429f      	cmp	r7, r3
 8008c90:	f340 80d1 	ble.w	8008e36 <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 8008c94:	6683      	str	r3, [r0, #104]	@ 0x68
 8008c96:	461f      	mov	r7, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008c98:	f8b4 511e 	ldrh.w	r5, [r4, #286]	@ 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008c9c:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008c9e:	fa47 f205 	asr.w	r2, r7, r5
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008ca2:	42b3      	cmp	r3, r6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008ca4:	9201      	str	r2, [sp, #4]
 8008ca6:	fa0f fe82 	sxth.w	lr, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008caa:	f2c0 80c1 	blt.w	8008e30 <STO_PLL_CalcElAngle+0x1c0>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8008cae:	425b      	negs	r3, r3
 8008cb0:	429e      	cmp	r6, r3
 8008cb2:	f340 80bd 	ble.w	8008e30 <STO_PLL_CalcElAngle+0x1c0>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cb6:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 8008cba:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 8008cbe:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8008cc2:	fa46 f505 	asr.w	r5, r6, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cc6:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8008cc8:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008ccc:	f340 80b9 	ble.w	8008e42 <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 8008cd0:	6623      	str	r3, [r4, #96]	@ 0x60
 8008cd2:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cd4:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 8008cd8:	4543      	cmp	r3, r8
 8008cda:	f2c0 80a6 	blt.w	8008e2a <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cde:	425b      	negs	r3, r3
 8008ce0:	4598      	cmp	r8, r3
 8008ce2:	f340 80a2 	ble.w	8008e2a <STO_PLL_CalcElAngle+0x1ba>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008ce6:	88c8      	ldrh	r0, [r1, #6]

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8008ce8:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008cec:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008cee:	f8ad 0014 	strh.w	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8008cf2:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008cf6:	f8ad 3010 	strh.w	r3, [sp, #16]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8008cfa:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8008cfe:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 8008d02:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008d06:	9904      	ldr	r1, [sp, #16]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /*Calls the PLL blockset*/
    pHandle->hBemf_alfa_est = hAux_Alfa;
 8008d08:	f8a4 e070 	strh.w	lr, [r4, #112]	@ 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8008d0c:	fb0a f000 	mul.w	r0, sl, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8008d10:	fb0a f303 	mul.w	r3, sl, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d14:	1400      	asrs	r0, r0, #16
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d16:	141b      	asrs	r3, r3, #16
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d18:	9003      	str	r0, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008d1a:	9805      	ldr	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d1c:	9302      	str	r3, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8008d1e:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8008d22:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008d26:	eba2 0a00 	sub.w	sl, r2, r0
    wAux = ((int32_t)pHandle->hC1) * hAux;
 8008d2a:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8008d2e:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008d32:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 8008d34:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
    wIalfa_est_Next += wAux;
 8008d38:	9802      	ldr	r0, [sp, #8]
    pHandle->hBemf_beta_est = hAux_Beta;
 8008d3a:	f8a4 c072 	strh.w	ip, [r4, #114]	@ 0x72
    wAux = ((int32_t)pHandle->hC1) * hAux;
 8008d3e:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 8008d42:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008d46:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 8008d48:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
    wIalfa_est_Next += wAux;
 8008d4c:	fb08 3301 	mla	r3, r8, r1, r3
    wIalfa_est_Next += wAux;
 8008d50:	fb09 3300 	mla	r3, r9, r0, r3
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008d54:	fa0f fa8a 	sxth.w	sl, sl
    wIbeta_est_Next += wAux;
 8008d58:	9803      	ldr	r0, [sp, #12]
    wIbeta_est_Next += wAux;
 8008d5a:	fb08 280a 	mla	r8, r8, sl, r2
    wIbeta_est_Next += wAux;
 8008d5e:	fb09 8800 	mla	r8, r9, r0, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 8008d62:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	@ 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d66:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
    wAux = wAux * pHandle->hC6;
 8008d68:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 8008d6c:	fb01 7100 	mla	r1, r1, r0, r7
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 8008d70:	fb00 600a 	mla	r0, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 8008d74:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	@ 0x24
    wIalfa_est_Next -= wAux;
 8008d78:	fb06 371e 	mls	r7, r6, lr, r3
    wIbeta_est_Next -= wAux;
 8008d7c:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d80:	fa4e fe02 	asr.w	lr, lr, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d84:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8008d88:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 8008d8c:	fb0e f309 	mul.w	r3, lr, r9
    wBemf_beta_est_Next -= wAux;
 8008d90:	fb03 0812 	mls	r8, r3, r2, r0

    if (0 == pHandle->hForcedDirection)
 8008d94:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
    wAux = wAux * pHandle->hC6;
 8008d98:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 8008d9c:	fb0c 1902 	mla	r9, ip, r2, r1
    if (0 == pHandle->hForcedDirection)
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d154      	bne.n	8008e4e <STO_PLL_CalcElAngle+0x1de>
    {
      /* we are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 8008da4:	2a00      	cmp	r2, #0
 8008da6:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8008daa:	bfa8      	it	ge
 8008dac:	f04f 0a01 	movge.w	sl, #1
  Trig_Components Local_Components;
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 8008db0:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8008db4:	f7f8 fc6c 	bl	8001690 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8008db8:	9b01      	ldr	r3, [sp, #4]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 8008dba:	fb15 f50a 	smulbb	r5, r5, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8008dbe:	fb13 f30a 	smulbb	r3, r3, sl
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 8008dc2:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin*/
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 8008dc4:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 8008dc8:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 8008dcc:	f340 31cf 	sbfx	r1, r0, #15, #16
 8008dd0:	f345 35cf 	sbfx	r5, r5, #15, #16
 8008dd4:	1a69      	subs	r1, r5, r1
 8008dd6:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8008dda:	f7fe fc29 	bl	8007630 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8008dde:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8008de2:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 8008de6:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 8008de8:	3301      	adds	r3, #1
 8008dea:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8008dec:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8008dee:	bf12      	itee	ne
 8008df0:	461a      	movne	r2, r3
 8008df2:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 8008df4:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8008df6:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8008dfa:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 8008dfe:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 8008e02:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 8008e06:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e0a:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 8008e0c:	6627      	str	r7, [r4, #96]	@ 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e0e:	4418      	add	r0, r3
    pHandle->Ibeta_est = wIbeta_est_Next;
 8008e10:	e9c4 6919 	strd	r6, r9, [r4, #100]	@ 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e14:	b200      	sxth	r0, r0
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 8008e16:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e1a:	80a0      	strh	r0, [r4, #4]
}
 8008e1c:	b009      	add	sp, #36	@ 0x24
 8008e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 8008e22:	4608      	mov	r0, r1
}
 8008e24:	b009      	add	sp, #36	@ 0x24
 8008e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8008e2a:	6663      	str	r3, [r4, #100]	@ 0x64
 8008e2c:	4698      	mov	r8, r3
 8008e2e:	e75a      	b.n	8008ce6 <STO_PLL_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 8008e30:	66e3      	str	r3, [r4, #108]	@ 0x6c
 8008e32:	461e      	mov	r6, r3
 8008e34:	e73f      	b.n	8008cb6 <STO_PLL_CalcElAngle+0x46>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8008e36:	425a      	negs	r2, r3
 8008e38:	4297      	cmp	r7, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 8008e3a:	bfdc      	itt	le
 8008e3c:	6682      	strle	r2, [r0, #104]	@ 0x68
 8008e3e:	4617      	movle	r7, r2
 8008e40:	e72a      	b.n	8008c98 <STO_PLL_CalcElAngle+0x28>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8008e42:	425a      	negs	r2, r3
 8008e44:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8008e46:	bfdc      	itt	le
 8008e48:	6622      	strle	r2, [r4, #96]	@ 0x60
 8008e4a:	4691      	movle	r9, r2
 8008e4c:	e742      	b.n	8008cd4 <STO_PLL_CalcElAngle+0x64>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8008e4e:	fa1f fa83 	uxth.w	sl, r3
 8008e52:	e7ad      	b.n	8008db0 <STO_PLL_CalcElAngle+0x140>

08008e54 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 8008e54:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 8008e56:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e5a:	2d00      	cmp	r5, #0
 8008e5c:	f000 8096 	beq.w	8008f8c <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
 8008e60:	f100 0272 	add.w	r2, r0, #114	@ 0x72
 8008e64:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 8008e68:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8008e6a:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8008e6e:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e72:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8008e74:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e76:	d1fa      	bne.n	8008e6e <STO_PLL_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 8008e78:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 8008e7c:	f04f 0c00 	mov.w	ip, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8008e80:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 8008e84:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e88:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 8008e8a:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e8e:	d1f7      	bne.n	8008e80 <STO_PLL_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 8008e90:	fbbc f4f5 	udiv	r4, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 8008e94:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * pHandle->VariancePercentage;      
 8008e98:	17de      	asrs	r6, r3, #31
 8008e9a:	f8b0 c110 	ldrh.w	ip, [r0, #272]	@ 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8008e9e:	8b45      	ldrh	r5, [r0, #26]
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 8008ea0:	f890 7104 	ldrb.w	r7, [r0, #260]	@ 0x104
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * pHandle->VariancePercentage;      
 8008ea4:	fbac 2303 	umull	r2, r3, ip, r3
 8008ea8:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = lAvrSquareSpeed / (int16_t)128;
 8008eac:	09d2      	lsrs	r2, r2, #7
 8008eae:	ea42 6243 	orr.w	r2, r2, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8008eb2:	7883      	ldrb	r3, [r0, #2]
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8008eb4:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008eb8:	42a2      	cmp	r2, r4
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8008eba:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008ebe:	bfd8      	it	le
 8008ec0:	2600      	movle	r6, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 8008ec2:	69c5      	ldr	r5, [r0, #28]
 8008ec4:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008ec8:	bfc8      	it	gt
 8008eca:	2601      	movgt	r6, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 8008ecc:	7845      	ldrb	r5, [r0, #1]
 8008ece:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 8008ed2:	b21d      	sxth	r5, r3
 8008ed4:	800d      	strh	r5, [r1, #0]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008ed6:	f880 60f5 	strb.w	r6, [r0, #245]	@ 0xf5
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 8008eda:	8185      	strh	r5, [r0, #12]
    if (false == pHandle->IsAlgorithmConverged)
 8008edc:	f890 60f8 	ldrb.w	r6, [r0, #248]	@ 0xf8
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 8008ee0:	b99f      	cbnz	r7, 8008f0a <STO_PLL_CalcAvrgMecSpeedUnit+0xb6>
    if (false == pHandle->IsAlgorithmConverged)
 8008ee2:	b346      	cbz	r6, 8008f36 <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8008ee4:	42a2      	cmp	r2, r4
 8008ee6:	dc23      	bgt.n	8008f30 <STO_PLL_CalcAvrgMecSpeedUnit+0xdc>
        pHandle->ReliabilityCounter++;
 8008ee8:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8008eec:	f890 2117 	ldrb.w	r2, [r0, #279]	@ 0x117
        pHandle->ReliabilityCounter++;
 8008ef0:	3301      	adds	r3, #1
 8008ef2:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8008ef4:	429a      	cmp	r2, r3
        pHandle->ReliabilityCounter++;
 8008ef6:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8008efa:	d81c      	bhi.n	8008f36 <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8008efc:	78c2      	ldrb	r2, [r0, #3]
 8008efe:	7002      	strb	r2, [r0, #0]
          pHandle->ReliabilityCounter = 0U;
 8008f00:	2300      	movs	r3, #0
 8008f02:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 8008f0a:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8008f0c:	f8b0 511a 	ldrh.w	r5, [r0, #282]	@ 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 8008f10:	bfb8      	it	lt
 8008f12:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8008f14:	429d      	cmp	r5, r3
 8008f16:	dc12      	bgt.n	8008f3e <STO_PLL_CalcAvrgMecSpeedUnit+0xea>
    bool bIs_Bemf_Consistent = false;
 8008f18:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 8008f1a:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 8008f1c:	462f      	mov	r7, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 8008f1e:	e9c0 733f 	strd	r7, r3, [r0, #252]	@ 0xfc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 8008f22:	f880 50f9 	strb.w	r5, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 8008f26:	b136      	cbz	r6, 8008f36 <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8008f28:	42a2      	cmp	r2, r4
 8008f2a:	dddd      	ble.n	8008ee8 <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
 8008f2c:	2d00      	cmp	r5, #0
 8008f2e:	d0db      	beq.n	8008ee8 <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
        pHandle->ReliabilityCounter = 0U;
 8008f30:	2300      	movs	r3, #0
 8008f32:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 8008f36:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 8008f3a:	f7ff bd97 	b.w	8008a6c <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 8008f3e:	f9b0 5070 	ldrsh.w	r5, [r0, #112]	@ 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 8008f42:	f9b0 7072 	ldrsh.w	r7, [r0, #114]	@ 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 8008f46:	fb05 fc05 	mul.w	ip, r5, r5
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 8008f4a:	f890 5119 	ldrb.w	r5, [r0, #281]	@ 0x119
        wObsBemfSq += wObsBemf * wObsBemf;
 8008f4e:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 8008f52:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8008f56:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 8008f5a:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 8008f5e:	fb03 f505 	mul.w	r5, r3, r5
 8008f62:	2d00      	cmp	r5, #0
 8008f64:	bfb8      	it	lt
 8008f66:	353f      	addlt	r5, #63	@ 0x3f
 8008f68:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 8008f6a:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	461d      	mov	r5, r3
 8008f72:	f890 c118 	ldrb.w	ip, [r0, #280]	@ 0x118
 8008f76:	bfb8      	it	lt
 8008f78:	f103 053f 	addlt.w	r5, r3, #63	@ 0x3f
 8008f7c:	11ad      	asrs	r5, r5, #6
 8008f7e:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 8008f82:	42af      	cmp	r7, r5
 8008f84:	bfd4      	ite	le
 8008f86:	2500      	movle	r5, #0
 8008f88:	2501      	movgt	r5, #1
 8008f8a:	e7c8      	b.n	8008f1e <STO_PLL_CalcAvrgMecSpeedUnit+0xca>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008f8c:	462c      	mov	r4, r5
 8008f8e:	462b      	mov	r3, r5
 8008f90:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8008f92:	46ae      	mov	lr, r5
 8008f94:	e781      	b.n	8008e9a <STO_PLL_CalcAvrgMecSpeedUnit+0x46>
 8008f96:	bf00      	nop

08008f98 <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 8008f98:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 8008f9c:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8008fa0:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008fa4:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 8008fa8:	b410      	push	{r4}
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008faa:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 8008fae:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8008fb2:	ebac 0101 	sub.w	r1, ip, r1
 8008fb6:	b289      	uxth	r1, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008fb8:	4423      	add	r3, r4
    if (0 == hBufferSizeDiff)
 8008fba:	b959      	cbnz	r1, 8008fd4 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008fbc:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
 8008fc0:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8008fc2:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
    pHandle->DppBufferSum = wSum;
 8008fc6:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8008fca:	4113      	asrs	r3, r2
}
 8008fcc:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 8008fd0:	81c3      	strh	r3, [r0, #14]
}
 8008fd2:	4770      	bx	lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8008fd4:	440a      	add	r2, r1
 8008fd6:	b291      	uxth	r1, r2
 8008fd8:	b212      	sxth	r2, r2
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 8008fda:	4594      	cmp	ip, r2
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 8008fdc:	bfdc      	itt	le
 8008fde:	eba1 010c 	suble.w	r1, r1, ip
 8008fe2:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8008fe4:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8008fe8:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
 8008fec:	1a9b      	subs	r3, r3, r2
 8008fee:	e7e8      	b.n	8008fc2 <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

08008ff0 <STO_PLL_Clear>:
{
 8008ff0:	b510      	push	{r4, lr}
  *
  */
static void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 8008ff2:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 8008ff6:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 8008ff8:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 8008ffc:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 8009000:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 8009004:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 8009006:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 8009008:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 800900a:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
    pHandle->IsAlgorithmConverged = false;
 800900e:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 8009012:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
    pHandle->ForceConvergency = false;
 8009016:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /*init speed buffer*/
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 800901a:	b11a      	cbz	r2, 8009024 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 800901c:	0052      	lsls	r2, r2, #1
 800901e:	3074      	adds	r0, #116	@ 0x74
 8009020:	f000 fa08 	bl	8009434 <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 8009024:	2100      	movs	r1, #0
 8009026:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800902a:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800902e:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 8009032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 8009036:	f7fe bac7 	b.w	80075c8 <PID_SetIntegralTerm>
 800903a:	bf00      	nop

0800903c <STO_PLL_Init>:
{
 800903c:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800903e:	f890 1116 	ldrb.w	r1, [r0, #278]	@ 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 8009042:	4b19      	ldr	r3, [pc, #100]	@ (80090a8 <STO_PLL_Init+0x6c>)
 8009044:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8009048:	f880 10f6 	strb.w	r1, [r0, #246]	@ 0xf6
    pHandle->EnableDualCheck = true;
 800904c:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 800904e:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 8009050:	fb93 f3fe 	sdiv	r3, r3, lr
 8009054:	b21b      	sxth	r3, r3
{
 8009056:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 8009058:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
    pHandle->F3POW2 = 0U;
 800905c:	8641      	strh	r1, [r0, #50]	@ 0x32
    while (htempk != 0)
 800905e:	b30b      	cbz	r3, 80090a4 <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 8009060:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 8009062:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 8009066:	f102 0c01 	add.w	ip, r2, #1
 800906a:	105b      	asrs	r3, r3, #1
 800906c:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 800906e:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 8009072:	fa1f f28c 	uxth.w	r2, ip
 8009076:	d1f4      	bne.n	8009062 <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 8009078:	b20a      	sxth	r2, r1
 800907a:	8660      	strh	r0, [r4, #50]	@ 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 800907c:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8009080:	480a      	ldr	r0, [pc, #40]	@ (80090ac <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 8009082:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8009084:	17cb      	asrs	r3, r1, #31
 8009086:	fb80 0101 	smull	r0, r1, r0, r1
 800908a:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 800908e:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_PLL_Clear(pHandle);
 8009090:	4620      	mov	r0, r4
 8009092:	f7ff ffad 	bl	8008ff0 <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 8009096:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800909a:	f7fe fa81 	bl	80075a0 <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 800909e:	2300      	movs	r3, #0
 80090a0:	8263      	strh	r3, [r4, #18]
}
 80090a2:	bd10      	pop	{r4, pc}
 80090a4:	4671      	mov	r1, lr
 80090a6:	e7eb      	b.n	8009080 <STO_PLL_Init+0x44>
 80090a8:	000fea5e 	.word	0x000fea5e
 80090ac:	06488dc5 	.word	0x06488dc5

080090b0 <STO_PLL_IsObserverConverged>:
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;
    int32_t wAux;
    int32_t wtemp;

    if (true == pHandle->ForceConvergency2)
 80090b0:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 80090b4:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 80090b6:	b112      	cbz	r2, 80090be <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80090b8:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 80090bc:	800a      	strh	r2, [r1, #0]
    }

    if (true == pHandle->ForceConvergency)
 80090be:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 80090c2:	b128      	cbz	r0, 80090d0 <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 80090c4:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80090c6:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 80090c8:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80090cc:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 80090ce:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 80090d0:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80090d4:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 80090d8:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 80090da:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 80090de:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 80090e2:	4614      	mov	r4, r2
      if (wtemp > 0)
 80090e4:	dd38      	ble.n	8009158 <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 80090e6:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 80090ea:	bfbc      	itt	lt
 80090ec:	f1cc 0c00 	rsblt	ip, ip, #0
 80090f0:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 80090f4:	2a00      	cmp	r2, #0
 80090f6:	db34      	blt.n	8009162 <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 80090f8:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 80090fc:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8009100:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 8009104:	b349      	cbz	r1, 800915a <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 8009106:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 800910a:	fa1f f18c 	uxth.w	r1, ip
 800910e:	428d      	cmp	r5, r1
 8009110:	d223      	bcs.n	800915a <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8009112:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 8009116:	2a00      	cmp	r2, #0
 8009118:	bfb8      	it	lt
 800911a:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 800911c:	f342 120f 	sbfx	r2, r2, #4, #16
 8009120:	4594      	cmp	ip, r2
 8009122:	db1a      	blt.n	800915a <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009124:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 8009128:	f1be 0f00 	cmp.w	lr, #0
 800912c:	bfb8      	it	lt
 800912e:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 8009132:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 8009136:	45f4      	cmp	ip, lr
 8009138:	dc0f      	bgt.n	800915a <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 800913a:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800913e:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
                pHandle->ConsistencyCounter++;
 8009142:	3201      	adds	r2, #1
 8009144:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 8009146:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 8009148:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800914c:	d804      	bhi.n	8009158 <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 800914e:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009150:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 8009152:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009156:	701a      	strb	r2, [r3, #0]
}
 8009158:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 800915a:	2200      	movs	r2, #0
 800915c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8009160:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 8009162:	4252      	negs	r2, r2
 8009164:	b212      	sxth	r2, r2
 8009166:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 8009168:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800916c:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
 8009170:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 8009172:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 8009176:	2900      	cmp	r1, #0
 8009178:	d0ef      	beq.n	800915a <STO_PLL_IsObserverConverged+0xaa>
 800917a:	e7c4      	b.n	8009106 <STO_PLL_IsObserverConverged+0x56>

0800917c <STO_PLL_GetEstimatedBemf>:
    vaux.alpha = pHandle->hBemf_alfa_est;
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
 800917c:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 800917e:	2200      	movs	r2, #0
 8009180:	b299      	uxth	r1, r3
 8009182:	f361 020f 	bfi	r2, r1, #0, #16
 8009186:	0c1b      	lsrs	r3, r3, #16
 8009188:	f363 421f 	bfi	r2, r3, #16, #16
{
 800918c:	b082      	sub	sp, #8
}
 800918e:	4610      	mov	r0, r2
 8009190:	b002      	add	sp, #8
 8009192:	4770      	bx	lr

08009194 <STO_PLL_GetEstimatedCurrent>:
  * @brief  Exports from @p pHandle the stator current alpha-beta as estimated by state observer.
  * 
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta.
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent(STO_PLL_Handle_t *pHandle)
{
 8009194:	4603      	mov	r3, r0
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 8009196:	2000      	movs	r0, #0
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8009198:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800919c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80091a0:	410a      	asrs	r2, r1
  return (iaux);
 80091a2:	410b      	asrs	r3, r1
 80091a4:	b292      	uxth	r2, r2
 80091a6:	f362 000f 	bfi	r0, r2, #0, #16
 80091aa:	b29b      	uxth	r3, r3
{
 80091ac:	b082      	sub	sp, #8
  return (iaux);
 80091ae:	f363 401f 	bfi	r0, r3, #16, #16
}
 80091b2:	b002      	add	sp, #8
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop

080091b8 <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 80091b8:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 80091bc:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 80091be:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 80091c2:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80091c4:	4770      	bx	lr
 80091c6:	bf00      	nop

080091c8 <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 80091c8:	8441      	strh	r1, [r0, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 80091ca:	84c2      	strh	r2, [r0, #38]	@ 0x26
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop

080091d0 <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 80091d0:	6800      	ldr	r0, [r0, #0]
 80091d2:	2100      	movs	r1, #0
 80091d4:	3034      	adds	r0, #52	@ 0x34
 80091d6:	f7fe b9f7 	b.w	80075c8 <PID_SetIntegralTerm>
 80091da:	bf00      	nop

080091dc <STO_ResetPLL>:
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 80091dc:	2100      	movs	r1, #0
 80091de:	3034      	adds	r0, #52	@ 0x34
 80091e0:	f7fe b9f2 	b.w	80075c8 <PID_SetIntegralTerm>

080091e4 <STO_PLL_GetEstimatedBemfLevel>:
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Est_Bemf_Level);
#else
  return (pHandle->Est_Bemf_Level);
#endif
}
 80091e4:	f8d0 0100 	ldr.w	r0, [r0, #256]	@ 0x100
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop

080091ec <STO_PLL_GetObservedBemfLevel>:
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
#endif
}
 80091ec:	f8d0 00fc 	ldr.w	r0, [r0, #252]	@ 0xfc
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop

080091f4 <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 80091f4:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 80091f6:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 80091fa:	4770      	bx	lr

080091fc <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 80091fc:	6803      	ldr	r3, [r0, #0]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop

08009208 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 8009208:	6803      	ldr	r3, [r0, #0]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009210:	4770      	bx	lr
 8009212:	bf00      	nop

08009214 <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 8009214:	f880 1124 	strb.w	r1, [r0, #292]	@ 0x124
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009218:	4770      	bx	lr
 800921a:	bf00      	nop

0800921c <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800921c:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800921e:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8009220:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 8009222:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 8009226:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8009228:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800922a:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 800922c:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 800922e:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009230:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 8009232:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 8009234:	4770      	bx	lr
 8009236:	bf00      	nop

08009238 <VSS_Init>:
{
 8009238:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 800923a:	f7ff ffef 	bl	800921c <VSS_Clear>
}
 800923e:	bd08      	pop	{r3, pc}

08009240 <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 8009240:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 8009244:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 8009246:	b11a      	cbz	r2, 8009250 <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 8009248:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 800924c:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 800924e:	4770      	bx	lr
{
 8009250:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009252:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 8009256:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009258:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800925a:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800925e:	785a      	ldrb	r2, [r3, #1]
 8009260:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009264:	4460      	add	r0, ip
 8009266:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800926a:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800926c:	b200      	sxth	r0, r0
 800926e:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009270:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 8009272:	b1fc      	cbz	r4, 80092b4 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 8009274:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 8009278:	b1f2      	cbz	r2, 80092b8 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 800927a:	3a01      	subs	r2, #1
 800927c:	b212      	sxth	r2, r2
 800927e:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009280:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8009284:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009286:	db26      	blt.n	80092d6 <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8009288:	eba1 0e0e 	sub.w	lr, r1, lr
 800928c:	fa0f fe8e 	sxth.w	lr, lr
 8009290:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8009292:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 8009296:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 800929a:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800929e:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 80092a2:	fb12 f205 	smulbb	r2, r2, r5
 80092a6:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 80092a8:	db0e      	blt.n	80092c8 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 80092aa:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80092ac:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 80092ae:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80092b2:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 80092b4:	8098      	strh	r0, [r3, #4]
}
 80092b6:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 80092b8:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 80092bc:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 80092be:	2401      	movs	r4, #1
 80092c0:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 80092c4:	8098      	strh	r0, [r3, #4]
}
 80092c6:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 80092c8:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 80092cc:	2c00      	cmp	r4, #0
 80092ce:	d0f1      	beq.n	80092b4 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 80092d0:	440a      	add	r2, r1
 80092d2:	b210      	sxth	r0, r2
 80092d4:	e7ee      	b.n	80092b4 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 80092d6:	ebae 0e01 	sub.w	lr, lr, r1
 80092da:	fa0f fe8e 	sxth.w	lr, lr
 80092de:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 80092e2:	e7d6      	b.n	8009292 <VSS_CalcElAngle+0x52>

080092e4 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 80092e4:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 80092e6:	2a01      	cmp	r2, #1
{
 80092e8:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 80092ea:	d922      	bls.n	8009332 <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 80092ec:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 80092ee:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80092f0:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 80092f2:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 80092f4:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 80092f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 80092fa:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 80092fc:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 80092fe:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009302:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8009304:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009308:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800930c:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009310:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009312:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 8009316:	b212      	sxth	r2, r2
 8009318:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 800931a:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800931c:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 800931e:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8009320:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 8009324:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 8009326:	b970      	cbnz	r0, 8009346 <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009328:	78da      	ldrb	r2, [r3, #3]
 800932a:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 800932c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009330:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 8009332:	d00d      	beq.n	8009350 <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009334:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 8009338:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800933c:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 800933e:	bb00      	cbnz	r0, 8009382 <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009340:	78da      	ldrb	r2, [r3, #3]
 8009342:	701a      	strb	r2, [r3, #0]
}
 8009344:	4770      	bx	lr
 8009346:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800934a:	4618      	mov	r0, r3
 800934c:	f7ff bb8e 	b.w	8008a6c <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8009350:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 8009354:	f8a1 c000 	strh.w	ip, [r1]
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009358:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800935a:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800935c:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009360:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009364:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009366:	fb00 f00c 	mul.w	r0, r0, ip
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800936a:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800936e:	785a      	ldrb	r2, [r3, #1]
 8009370:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 8009374:	2000      	movs	r0, #0
 8009376:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 8009378:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800937c:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 800937e:	2800      	cmp	r0, #0
 8009380:	d0de      	beq.n	8009340 <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8009382:	4618      	mov	r0, r3
 8009384:	f7ff bb72 	b.w	8008a6c <SPD_IsMecSpeedReliable>

08009388 <VSS_SetMecAngle>:
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009388:	7843      	ldrb	r3, [r0, #1]
    pHandle->hElAngleAccu = hMecAngle;
 800938a:	8601      	strh	r1, [r0, #48]	@ 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800938c:	fb91 f3f3 	sdiv	r3, r1, r3
    pHandle->_Super.hElAngle = hMecAngle;
 8009390:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009392:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 8009394:	4770      	bx	lr
 8009396:	bf00      	nop

08009398 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 8009398:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800939c:	b9a3      	cbnz	r3, 80093c8 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800939e:	8b43      	ldrh	r3, [r0, #26]
{
 80093a0:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80093a2:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80093a4:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80093a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80093ac:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80093b0:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 80093b2:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 80093b6:	b942      	cbnz	r2, 80093ca <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80093b8:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80093bc:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80093be:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 80093c2:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80093c4:	8541      	strh	r1, [r0, #42]	@ 0x2a
      }
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 80093c6:	bd10      	pop	{r4, pc}
 80093c8:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 80093ca:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 80093cc:	fb02 f303 	mul.w	r3, r2, r3
 80093d0:	4a0e      	ldr	r2, [pc, #56]	@ (800940c <VSS_SetMecAcceleration+0x74>)
 80093d2:	fba2 2303 	umull	r2, r3, r2, r3
 80093d6:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 80093da:	3301      	adds	r3, #1
 80093dc:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80093de:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 80093e2:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 80093e4:	b91b      	cbnz	r3, 80093ee <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80093e6:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80093e8:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80093ea:	6242      	str	r2, [r0, #36]	@ 0x24
}
 80093ec:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80093ee:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 80093f2:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 80093f6:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80093fa:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 80093fc:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8009400:	fb0e f303 	mul.w	r3, lr, r3
 8009404:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009406:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009408:	6242      	str	r2, [r0, #36]	@ 0x24
 800940a:	e7ef      	b.n	80093ec <VSS_SetMecAcceleration+0x54>
 800940c:	10624dd3 	.word	0x10624dd3

08009410 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8009410:	b151      	cbz	r1, 8009428 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 8009412:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 8009416:	2201      	movs	r2, #1
 8009418:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 800941c:	b923      	cbnz	r3, 8009428 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 800941e:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 8009422:	7003      	strb	r3, [r0, #0]
        bAux = false;
 8009424:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 8009426:	4770      	bx	lr
  bool bAux = true;
 8009428:	2001      	movs	r0, #1
 800942a:	4770      	bx	lr

0800942c <VSS_TransitionEnded>:
#ifdef NULL_PTR_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 800942c:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop

08009434 <memset>:
 8009434:	4402      	add	r2, r0
 8009436:	4603      	mov	r3, r0
 8009438:	4293      	cmp	r3, r2
 800943a:	d100      	bne.n	800943e <memset+0xa>
 800943c:	4770      	bx	lr
 800943e:	f803 1b01 	strb.w	r1, [r3], #1
 8009442:	e7f9      	b.n	8009438 <memset+0x4>

08009444 <__libc_init_array>:
 8009444:	b570      	push	{r4, r5, r6, lr}
 8009446:	4d0d      	ldr	r5, [pc, #52]	@ (800947c <__libc_init_array+0x38>)
 8009448:	4c0d      	ldr	r4, [pc, #52]	@ (8009480 <__libc_init_array+0x3c>)
 800944a:	1b64      	subs	r4, r4, r5
 800944c:	10a4      	asrs	r4, r4, #2
 800944e:	2600      	movs	r6, #0
 8009450:	42a6      	cmp	r6, r4
 8009452:	d109      	bne.n	8009468 <__libc_init_array+0x24>
 8009454:	4d0b      	ldr	r5, [pc, #44]	@ (8009484 <__libc_init_array+0x40>)
 8009456:	4c0c      	ldr	r4, [pc, #48]	@ (8009488 <__libc_init_array+0x44>)
 8009458:	f000 f826 	bl	80094a8 <_init>
 800945c:	1b64      	subs	r4, r4, r5
 800945e:	10a4      	asrs	r4, r4, #2
 8009460:	2600      	movs	r6, #0
 8009462:	42a6      	cmp	r6, r4
 8009464:	d105      	bne.n	8009472 <__libc_init_array+0x2e>
 8009466:	bd70      	pop	{r4, r5, r6, pc}
 8009468:	f855 3b04 	ldr.w	r3, [r5], #4
 800946c:	4798      	blx	r3
 800946e:	3601      	adds	r6, #1
 8009470:	e7ee      	b.n	8009450 <__libc_init_array+0xc>
 8009472:	f855 3b04 	ldr.w	r3, [r5], #4
 8009476:	4798      	blx	r3
 8009478:	3601      	adds	r6, #1
 800947a:	e7f2      	b.n	8009462 <__libc_init_array+0x1e>
 800947c:	080098a0 	.word	0x080098a0
 8009480:	080098a0 	.word	0x080098a0
 8009484:	080098a0 	.word	0x080098a0
 8009488:	080098a4 	.word	0x080098a4

0800948c <memcpy>:
 800948c:	440a      	add	r2, r1
 800948e:	4291      	cmp	r1, r2
 8009490:	f100 33ff 	add.w	r3, r0, #4294967295
 8009494:	d100      	bne.n	8009498 <memcpy+0xc>
 8009496:	4770      	bx	lr
 8009498:	b510      	push	{r4, lr}
 800949a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800949e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094a2:	4291      	cmp	r1, r2
 80094a4:	d1f9      	bne.n	800949a <memcpy+0xe>
 80094a6:	bd10      	pop	{r4, pc}

080094a8 <_init>:
 80094a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094aa:	bf00      	nop
 80094ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ae:	bc08      	pop	{r3}
 80094b0:	469e      	mov	lr, r3
 80094b2:	4770      	bx	lr

080094b4 <_fini>:
 80094b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b6:	bf00      	nop
 80094b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ba:	bc08      	pop	{r3}
 80094bc:	469e      	mov	lr, r3
 80094be:	4770      	bx	lr
