
## **REGISTER MAP**

The WM8994 control registers are listed below. Note that only the register addresses described here should be accessed; writing to other addresses may result in undefined behaviour. Register bits that are not documented should not be changed from the default values.

| REG       | NAME                           | 15 | 14            | 13                    | 12                    | 11                    | 10                    | 9                     | 8                              | 7                              | 6                             | 5                              | 4                             | 3                               | 2                             | 1                       | 0                       | DEFAULT |  |  |
|-----------|--------------------------------|----|---------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|--------------------------------|--------------------------------|-------------------------------|--------------------------------|-------------------------------|---------------------------------|-------------------------------|-------------------------|-------------------------|---------|--|--|
| R0 (0h)   | Software Reset                 |    |               |                       |                       |                       |                       |                       | SW_RESET [15:0]                |                                |                               |                                |                               |                                 |                               |                         |                         | 0000h   |  |  |
| R1 (1h)   | Power Management<br>(1)        | 0  | 0             | SPKO<br>UTR_E<br>NA   | SPKO<br>UTL_E<br>NA   | HPOU<br>T2_EN<br>A    | 0                     | HPOU<br>T1L_E<br>NA   | HPOU<br>T1R_E<br>NA            | 0                              | 0                             | MICB2<br>_ENA                  | MICB1<br>_ENA                 | 0                               | VMID_SEL [1:0] BIAS_<br>ENA   | 0000h                   |                         |         |  |  |
| R2 (2h)   | Power Management<br>(2)        | 0  | TSHUT<br>_ENA | TSHUT<br>_OPDI<br>S   | 0                     | OPCLK<br>_ENA         | 0                     | MIXINL<br>_ENA        | MIXIN<br>R_ENA                 | IN2L_E<br>NA                   | IN1L_E<br>NA                  | IN2R_<br>ENA                   | IN1R_<br>ENA                  | 0                               | 0                             | 0                       | 0                       | 6000h   |  |  |
| R3 (3h)   | Power Management<br>(3)        | 0  | 0             | LINEO<br>UT1N_<br>ENA | LINEO<br>UT1P_<br>ENA | LINEO<br>UT2N_<br>ENA | LINEO<br>UT2P_<br>ENA | SPKRV<br>OL_EN<br>A   | SPKLV<br>OL_EN<br>A            | MIXOU<br>TLVOL<br>_ENA         | MIXOU<br>TRVOL<br>_ENA        | MIXOU<br>TL_EN<br>A            | MIXOU<br>TR_EN<br>A           | 0                               | 0                             | 0                       | 0                       | 0000h   |  |  |
| R4 (4h)   | Power Management<br>(4)        | 0  | 0             | AIF2A<br>DCL_E<br>NA  | AIF2A<br>DCR_E<br>NA  | AIF1A<br>DC2L_<br>ENA | AIF1A<br>DC2R_<br>ENA | AIF1A<br>DC1L_<br>ENA | AIF1A<br>DC1R_<br>ENA          | 0                              | 0                             | DMIC2<br>L_ENA                 | DMIC2<br>R_ENA                | DMIC1<br>L_ENA                  | DMIC1<br>R_ENA                | ADCL_<br>ENA            | ADCR_<br>ENA            | 0000h   |  |  |
| R5 (5h)   | Power Management<br>(5)        | 0  | 0             | AIF2D<br>ACL_E<br>NA  | AIF2D<br>ACR_E<br>NA  | AIF1D<br>AC2L_<br>ENA | AIF1D<br>AC2R_<br>ENA | AIF1D<br>AC1L_<br>ENA | AIF1D<br>AC1R_<br>ENA          | 0                              | 0                             | 0                              | 0                             | DAC2L<br>_ENA                   | DAC2R<br>_ENA                 | DAC1L<br>_ENA           | DAC1R<br>_ENA           | 0000h   |  |  |
| R6 (6h)   | Power Management<br>(6)        | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | 0                              | 0                              | 0                             | AIF3_T<br>RI                   |                               | AIF3_ADCDAT_<br>SRC [1:0]       | AIF2_A<br>DCDA<br>T_SRC       | AIF2_D<br>ACDAT<br>_SRC | AIF1_D<br>ACDAT<br>_SRC | 0000h   |  |  |
| R21 (15h) | Input Mixer (1)                | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | IN1RP<br>_MIXIN<br>R_BO<br>OST | IN1LP_<br>MIXINL<br>_BOO<br>ST | INPUT<br>S_CLA<br>MP          | 0                              | 0                             | 0                               | 0                             | 0                       | 0                       | 0000h   |  |  |
| R24 (18h) | Left Line Input 1&2<br>Volume  | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | IN1_V<br>U                     | IN1L_<br>MUTE                  | IN1L_Z<br>C                   | 0                              |                               | 008Bh                           |                               |                         |                         |         |  |  |
| R25 (19h) | Left Line Input 3&4<br>Volume  | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | IN2_V<br>U                     | IN2L_<br>MUTE                  | IN2L_Z<br>C                   | 0                              |                               | 008Bh                           |                               |                         |                         |         |  |  |
| R26 (1Ah) | Right Line Input 1&2<br>Volume | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | IN1_V<br>U                     | IN1R_<br>MUTE                  | IN1R_<br>ZC                   | 0                              |                               |                                 | IN1R_VOL [4:0]                |                         |                         | 008Bh   |  |  |
| R27 (1Bh) | Right Line Input 3&4<br>Volume | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | IN2_V<br>U                     | IN2R_<br>MUTE                  | IN2R_<br>ZC                   | 0                              |                               |                                 | IN2R_VOL [4:0]                |                         |                         | 008Bh   |  |  |
| R28 (1Ch) | Left Output Volume             | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | HPOU<br>T1_VU                  | HPOU<br>T1L_Z<br>C             | HPOU<br>T1L_M<br>UTE_N        |                                |                               |                                 | HPOUT1L_VOL [5:0]             |                         |                         | 006Dh   |  |  |
| R29 (1Dh) | Right Output Volume            | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | HPOU<br>T1_VU                  | HPOU<br>T1R_Z<br>C             | HPOU<br>T1R_M<br>UTE_N        |                                |                               |                                 | HPOUT1R_VOL [5:0]             |                         |                         | 006Dh   |  |  |
| R30 (1Eh) | Line Outputs Volume            | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | 0                              | 0                              | LINEO<br>UT1N_<br>MUTE        | LINEO<br>UT1P_<br>MUTE         | LINEO<br>UT1_V<br>OL          | 0                               | LINEO<br>UT2N_<br>MUTE        | LINEO<br>UT2P_<br>MUTE  | LINEO<br>UT2_V<br>OL    | 0066h   |  |  |
| R31 (1Fh) | HPOUT2 Volume                  | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | 0                              | 0                              | 0                             | HPOU<br>T2_MU<br>TE            | HPOU<br>T2_VO<br>L            | 0                               | 0                             | 0                       | 0                       | 0020h   |  |  |
| R32 (20h) | Left OPGA Volume               | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | MIXOU<br>T_VU                  | MIXOU<br>TL_ZC                 | MIXOU<br>TL_MU<br>TE_N        |                                |                               | MIXOUTL_VOL [5:0]               |                               |                         |                         |         |  |  |
| R33 (21h) | Right OPGA Volume              | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | MIXOU<br>T_VU                  | MIXOU<br>TR_ZC                 | MIXOU<br>TR_M<br>UTE_N        |                                | MIXOUTR_VOL [5:0]             | 0079h                           |                               |                         |                         |         |  |  |
| R34 (22h) | SPKMIXL Attenuation            | 0  | 0             | 0                     | 0                     | 0                     | 0                     | 0                     | SPKAB<br>_REF_<br>SEL          | 0                              | DAC2L<br>_SPKM<br>IXL_V<br>OL | MIXINL<br>_SPKM<br>IXL_V<br>OL | IN1LP_<br>SPKMI<br>XL_VO<br>L | MIXOU<br>TL_SP<br>KMIXL<br>_VOL | DAC1L<br>_SPKM<br>IXL_V<br>OL |                         | SPKMIXL_VOL<br>[1:0]    | 0003h   |  |  |



| REG       | NAME                 | 15 | 14 | 13 | 12 | 11 | 10                         | 9 | 8             | 7                          | 6              | 5              | 4                         | 3                  | 2                 | 1                                       | 0                    | DEFAULT |
|-----------|----------------------|----|----|----|----|----|----------------------------|---|---------------|----------------------------|----------------|----------------|---------------------------|--------------------|-------------------|-----------------------------------------|----------------------|---------|
|           |                      |    |    |    |    |    |                            |   |               |                            |                |                |                           |                    |                   |                                         |                      |         |
| R35 (23h) | SPKMIXR Attenuation  | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | SPKO<br>UT_CL | 0                          | DAC2R<br>_SPKM | MIXIN<br>R_SPK | IN1RP<br>_SPKM            | MIXOU<br>TR_SP     | DAC1R<br>_SPKM    |                                         | SPKMIXR_VOL<br>[1:0] | 0003h   |
|           |                      |    |    |    |    |    |                            |   | ASSAB         |                            | IXR_V          | MIXR_          | IXR_V                     | KMIXR              | IXR_V             |                                         |                      |         |
|           |                      |    |    |    |    |    |                            |   |               |                            | OL             | VOL            | OL                        | _VOL               | OL                |                                         |                      |         |
| R36 (24h) | SPKOUT Mixers        | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | 0             | 0                          | 0              | IN2LR          | SPKMI                     | SPKMI              | IN2LR             | SPKMI                                   | SPKMI                | 0011h   |
|           |                      |    |    |    |    |    |                            |   |               |                            |                | P_TO_          | XL_TO                     | XR_TO              | P_TO_             | XL_TO                                   | XR_TO                |         |
|           |                      |    |    |    |    |    |                            |   |               |                            |                | SPKO           | _SPKO                     | _SPKO              | SPKO              | _SPKO                                   | _SPKO                |         |
|           |                      |    |    |    |    |    |                            |   |               |                            |                | UTL            | UTL                       | UTL                | UTR               | UTR                                     | UTR                  |         |
| R37 (25h) | ClassD               | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | 1             | 0                          | 1              |                |                           |                    |                   | SPKOUTL_BOOST [2:0] SPKOUTR_BOOST [2:0] |                      | 0140h   |
| R38 (26h) | Speaker Volume Left  | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | SPKO          | SPKO                       | SPKO           |                |                           |                    | SPKOUTL_VOL [5:0] |                                         |                      | 0079h   |
|           |                      |    |    |    |    |    |                            |   | UT_VU         | UTL_Z<br>C                 | UTL_M<br>UTE_N |                |                           |                    |                   |                                         |                      |         |
| R39 (27h) | Speaker Volume Right | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | SPKO          | SPKO                       | SPKO           |                |                           |                    | SPKOUTR_VOL [5:0] |                                         |                      | 0079h   |
|           |                      |    |    |    |    |    |                            |   | UT_VU         | UTR_Z                      | UTR_           |                |                           |                    |                   |                                         |                      |         |
|           |                      |    |    |    |    |    |                            |   |               | C                          | MUTE_          |                |                           |                    |                   |                                         |                      |         |
|           |                      |    |    |    |    |    |                            |   |               |                            | N              |                |                           |                    |                   |                                         |                      |         |
| R40 (28h) | Input Mixer (2)      | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | 0             | IN2LP_                     | IN2LN_         | IN1LP_         | IN1LN_                    | IN2RP              | IN2RN             | IN1RP                                   | IN1RN                | 0000h   |
|           |                      |    |    |    |    |    |                            |   |               | TO_IN                      | TO_IN          | TO_IN          | TO_IN                     | _TO_I              | _TO_I             | _TO_I                                   | _TO_I                |         |
|           |                      |    |    |    |    |    |                            |   |               | 2L                         | 2L             | 1L             | 1L                        | N2R                | N2R               | N1R                                     | N1R                  |         |
| R41 (29h) | Input Mixer (3)      | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | IN2L_T        | IN2L_                      | 0              | IN1L_T         | IN1L_                     | 0                  |                   | MIXOUTL_MIXINL_VOL                      |                      | 0000h   |
|           |                      |    |    |    |    |    |                            |   | O_MIXI        | MIXINL                     |                | O_MIXI         | MIXINL                    |                    |                   | [2:0]                                   |                      |         |
|           |                      |    |    |    |    |    |                            |   | NL            | _VOL                       |                | NL             | _VOL                      |                    |                   |                                         |                      |         |
| R42 (2Ah) | Input Mixer (4)      | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | IN2R_         | IN2R_                      | 0              | IN1R_          | IN1R_                     | 0                  |                   | MIXOUTR_MIXINR_VOL                      |                      | 0000h   |
|           |                      |    |    |    |    |    |                            |   | TO_MI<br>XINR | MIXIN<br>R_VOL             |                | TO_MI<br>XINR  | MIXIN<br>R_VOL            |                    |                   | [2:0]                                   |                      |         |
|           |                      |    |    |    |    |    |                            |   |               |                            |                |                |                           |                    |                   |                                         |                      |         |
| R43 (2Bh) | Input Mixer (5)      | 0  | 0  | 0  | 0  | 0  | 0                          | 0 |               | IN1LP_MIXINL_VOL<br>[2:0]  |                | 0              | 0                         | 0                  |                   | IN2LRP_MIXINL_VOL<br>[2:0]              |                      | 0000h   |
| R44 (2Ch) | Input Mixer (6)      | 0  | 0  | 0  | 0  | 0  | 0                          | 0 |               | IN1RP_MIXINR_VOL           |                | 0              | 0                         | 0                  |                   | IN2LRP_MIXINR_VOL                       |                      | 0000h   |
|           |                      |    |    |    |    |    |                            |   |               | [2:0]                      |                |                |                           |                    |                   | [2:0]                                   |                      |         |
| R45 (2Dh) | Output Mixer (1)     | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | DAC1L         | MIXIN                      | MIXINL         | IN2RN          | IN2LN_                    | IN1R_              | IN1L_T            | IN2LP_                                  | DAC1L                | 0000h   |
|           |                      |    |    |    |    |    |                            |   | _TO_H         | R_TO_                      | _TO_M          | _TO_M          | TO_MI                     | TO_MI              | O_MIX             | TO_MI                                   | _TO_M                |         |
|           |                      |    |    |    |    |    |                            |   | POUT1         | MIXOU                      | IXOUT          | IXOUT          | XOUTL                     | XOUTL              | OUTL              | XOUTL                                   | IXOUT                |         |
|           |                      |    |    |    |    |    |                            |   | L             | TL                         | L              | L              |                           |                    |                   |                                         | L                    |         |
| R46 (2Eh) | Output Mixer (2)     | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | DAC1R         | MIXINL                     | MIXIN          | IN2LN_         | IN2RN                     | IN1L_T             | IN1R_             | IN2RP                                   | DAC1R                | 0000h   |
|           |                      |    |    |    |    |    |                            |   | _TO_H         | _TO_M                      | R_TO_          | TO_MI          | _TO_M                     | O_MIX              | TO_MI             | _TO_M                                   | _TO_M                |         |
|           |                      |    |    |    |    |    |                            |   | POUT1         | IXOUT                      | MIXOU          | XOUT           | IXOUT                     | OUTR               | XOUT              | IXOUT                                   | IXOUT                |         |
|           |                      |    |    |    |    |    |                            |   | R             | R                          | TR             | R              | R                         |                    | R                 | R                                       | R                    |         |
| R47 (2Fh) | Output Mixer (3)     | 0  | 0  | 0  | 0  |    | IN2LP_MIXOUTL_VOL          |   |               | IN2LN_MIXOUTL_VOL          |                |                | IN1R_MIXOUTL_VOL          |                    |                   | IN1L_MIXOUTL_VOL                        |                      | 0000h   |
|           |                      |    |    |    |    |    | [2:0]                      |   |               | [2:0]                      |                |                | [2:0]                     |                    |                   | [2:0]                                   |                      |         |
| R48 (30h) | Output Mixer (4)     | 0  | 0  | 0  | 0  |    | IN2RP_MIXOUTR_VOL<br>[2:0] |   |               | IN2RN_MIXOUTR_VOL<br>[2:0] |                |                | IN1L_MIXOUTR_VOL<br>[2:0] |                    |                   | IN1R_MIXOUTR_VOL<br>[2:0]               |                      | 0000h   |
|           |                      |    |    |    |    |    |                            |   |               |                            |                |                |                           |                    |                   |                                         |                      |         |
| R49 (31h) | Output Mixer (5)     | 0  | 0  | 0  | 0  |    | DAC1L_MIXOUTL_VOL<br>[2:0] |   |               | IN2RN_MIXOUTL_VOL<br>[2:0] |                |                | [2:0]                     | MIXINR_MIXOUTL_VOL |                   | MIXINL_MIXOUTL_VOL<br>[2:0]             |                      | 0000h   |
| R50 (32h) | Output Mixer (6)     | 0  | 0  | 0  | 0  |    | DAC1R_MIXOUTR_VOL          |   |               | IN2LN_MIXOUTR_VOL          |                |                |                           | MIXINL_MIXOUTR_VOL |                   | MIXINR_MIXOUTR_VOL                      |                      | 0000h   |
|           |                      |    |    |    |    |    | [2:0]                      |   |               | [2:0]                      |                |                | [2:0]                     |                    |                   | [2:0]                                   |                      |         |
| R51 (33h) | HPOUT2 Mixer         | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | 0             | 0                          | 0              | IN2LR          | MIXOU                     | MIXOU              | 0                 | 0                                       | 0                    | 0000h   |
|           |                      |    |    |    |    |    |                            |   |               |                            |                | P_TO_          | TLVOL                     | TRVOL              |                   |                                         |                      |         |
|           |                      |    |    |    |    |    |                            |   |               |                            |                | HPOU           | _TO_H                     | _TO_H              |                   |                                         |                      |         |
|           |                      |    |    |    |    |    |                            |   |               |                            |                | T2             | POUT2                     | POUT2              |                   |                                         |                      |         |
| R52 (34h) | Line Mixer (1)       | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | 0             | 0                          | MIXOU          | MIXOU          | LINEO                     | 0                  | IN1R_             | IN1L_T                                  | MIXOU                | 0000h   |
|           |                      |    |    |    |    |    |                            |   |               |                            | TL_TO          | TR_TO          | UT1_M                     |                    | TO_LI             | O_LIN                                   | TL_TO                |         |
|           |                      |    |    |    |    |    |                            |   |               |                            | _LINE          | _LINE          | ODE                       |                    | NEOU              | EOUT1                                   | _LINE                |         |
|           |                      |    |    |    |    |    |                            |   |               |                            | OUT1N          | OUT1N          |                           |                    | T1P               | P                                       | OUT1P                |         |
| R53 (35h) | Line Mixer (2)       | 0  | 0  | 0  | 0  | 0  | 0                          | 0 | 0             | 0                          | MIXOU          | MIXOU          | LINEO                     | 0                  | IN1L_T            | IN1R_                                   | MIXOU                | 0000h   |
|           |                      |    |    |    |    |    |                            |   |               |                            | TR_TO          | TL_TO          | UT2_M                     |                    | O_LIN             | TO_LI                                   | TR_TO                |         |
|           |                      |    |    |    |    |    |                            |   |               |                            | _LINE          | _LINE          | ODE                       |                    | EOUT2             | NEOU                                    | _LINE                |         |
|           |                      |    |    |    |    |    |                            |   |               |                            | OUT2N          | OUT2N          |                           |                    | P                 | T2P                                     | OUT2P                |         |



| REG                      | NAME                                    | 15         | 14 | 13     | 12                     | 11 | 10 | 9                      | 8             | 7              | 6                                | 5                                                   | 4                  | 3                      | 2                         | 1                  | 0                  | DEFAULT |
|--------------------------|-----------------------------------------|------------|----|--------|------------------------|----|----|------------------------|---------------|----------------|----------------------------------|-----------------------------------------------------|--------------------|------------------------|---------------------------|--------------------|--------------------|---------|
| R54 (36h)                | Speaker Mixer                           | 0          | 0  | 0      | 0                      | 0  | 0  | DAC2L                  | DAC2R         | MIXINL         | MIXIN                            | IN1LP_                                              | IN1RP              | MIXOU                  | MIXOU                     | DAC1L              | DAC1R              | 0000h   |
|                          |                                         |            |    |        |                        |    |    | _TO_S                  | _TO_S         | _TO_S          | R_TO_                            | TO_SP                                               | _TO_S              | TL_TO                  | TR_TO                     | _TO_S              | _TO_S              |         |
|                          |                                         |            |    |        |                        |    |    | PKMIX                  | PKMIX         | PKMIX          | SPKMI                            | KMIXL                                               | PKMIX              | _SPKM                  | _SPKM                     | PKMIX              | PKMIX              |         |
|                          |                                         |            |    |        |                        |    |    | L                      | R             | L              | XR                               |                                                     | R                  | IXL                    | IXR                       | L                  | R                  |         |
| R55 (37h)                | Additional Control                      | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | LINEO          | LINEO                            | 0                                                   | 0                  | 0                      | 0                         | 0                  | VROI               | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        |               | UT1_F          | UT2_F                            |                                                     |                    |                        |                           |                    |                    |         |
|                          |                                         |            |    |        |                        |    |    |                        |               | B              | B                                |                                                     |                    |                        |                           |                    |                    |         |
| R56 (38h)                | AntiPOP (1)                             | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | LINEO          | HPOU                             | LINEO                                               | LINEO              | 0                      | 0                         | 0                  | 0                  | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        |               | UT_VM<br>ID_BU | T2_IN_<br>ENA                    | UT1_D<br>ISCH                                       | UT2_D<br>ISCH      |                        |                           |                    |                    |         |
|                          |                                         |            |    |        |                        |    |    |                        |               | F_ENA          |                                  |                                                     |                    |                        |                           |                    |                    |         |
| R57 (39h)                | AntiPOP (2)                             | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | MICB2         | MICB1          |                                  | VMID_RAMP                                           | 0                  | VMID_                  | START                     | BIAS_              | VMID_              | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        | _DISC         | _DISC          |                                  | [1:0]                                               |                    | BUF_E                  | UP_BI                     | SRC                | DISCH              |         |
|                          |                                         |            |    |        |                        |    |    |                        | H             | H              |                                  |                                                     |                    | NA                     | AS_EN                     |                    |                    |         |
|                          |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    |                        | A                         |                    |                    |         |
| R58 (3Ah)                | MICBIAS                                 | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             |                | MICD_SCTHR                       |                                                     | MICD_THR [2:0]     |                        | MICD_                     | MICB2              | MICB1              | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        |               |                | [1:0]                            |                                                     |                    |                        | ENA                       | _LVL               | _LVL               |         |
| R59 (3Bh)                | LDO 1                                   | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | 0                                | 0                                                   | 0                  |                        | LDO1_VSEL [2:0]           |                    | LDO1_              | 000Dh   |
|                          |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    |                        |                           |                    | DISCH              |         |
| R60 (3Ch)                | LDO 2                                   | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | 0                                | 0                                                   | 0                  | 0                      |                           | LDO2_VSEL<br>[1:0] | LDO2_<br>DISCH     | 0003h   |
|                          |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    |                        |                           |                    |                    |         |
| R76 (4Ch)                | Charge Pump (1)                         | CP_EN<br>A | 0  | 0      | 1                      | 1  | 1  | 1                      | 1             | 0              | 0                                | 1                                                   | 0                  | 0                      | 1                         | 0                  | 1                  | 1F25h   |
| R77 (4Dh)                | Charge Pump (2)                         | CP_DI      | 0  | 1      | 0                      | 1  | 0  | 1                      | 1             | 0              | 0                                | 0                                                   | 1                  | 1                      | 0                         | 0                  | 1                  | AB19h   |
|                          |                                         | SCH        |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    |                        |                           |                    |                    |         |
| R81 (51h)                | Class W (1)                             | 0          | 0  | 0      | 0                      | 0  | 0  |                        | CP_DYN_SRC_   | 0              | 0                                | 0                                                   | 0                  | 0                      | 1                         | 0                  | CP_DY              | 0004h   |
|                          |                                         |            |    |        |                        |    |    |                        | SEL [1:0]     |                |                                  |                                                     |                    |                        |                           |                    | N_PW               |         |
|                          |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    |                        |                           |                    | R                  |         |
| R84 (54h)                | DC Servo (1)                            | 0          | 0  | DCS_T  | DCS_T                  | 0  | 0  | DCS_T                  | DCS_T         | 0              | 0                                | DCS_T                                               | DCS_T              | DCS_T                  | DCS_T                     | DCS_E              | DCS_E              | 0000h   |
|                          |                                         |            |    | RIG_SI | RIG_SI                 |    |    | RIG_S                  | RIG_S         |                |                                  | RIG_S                                               | RIG_S              | RIG_D                  | RIG_D                     | NA_CH              | NA_CH              |         |
|                          |                                         |            |    | NGLE_  | NGLE_                  |    |    | ERIES                  | ERIES         |                |                                  | TARTU                                               | TARTU              | AC_W                   | AC_W                      | AN_1               | AN_0               |         |
|                          |                                         |            |    | 1      | 0                      |    |    | _1                     | _0            |                |                                  | P_1                                                 | P_0                | R_1                    | R_0                       |                    |                    |         |
| R85 (55h)                | DC Servo (2)                            | 0          | 0  | 0      | 0                      |    |    | DCS_SERIES_NO_01 [6:0] |               |                |                                  |                                                     | 0                  |                        | DCS_TIMER_PERIOD_01 [3:0] |                    |                    | 054Ah   |
| R88 (58h)                | DC Servo Readback                       | 0          | 0  | 0      | 0                      | 0  | 0  |                        | DCS_CAL_CO    | 0              | 0                                |                                                     | DCS_DAC_WR         | 0                      | 0                         |                    | DCS_STARTUP        | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        | MPLETE [1:0]  |                |                                  |                                                     | _COMPLETE<br>[1:0] |                        |                           |                    | _COMPLETE<br>[1:0] |         |
| R89 (59h)                | DC Servo (4)                            |            |    |        | DCS_DAC_WR_VAL_1 [7:0] |    |    |                        |               |                |                                  |                                                     |                    | DCS_DAC_WR_VAL_0 [7:0] |                           |                    |                    | 0000h   |
| R96 (60h)                | Analogue HP (1)                         | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | HPOU           | HPOU                             | HPOU                                                | 0                  | HPOU                   | HPOU                      | HPOU               | 0                  | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        |               | T1L_R          | T1L_O                            | T1L_D                                               |                    | T1R_R                  | T1R_O                     | T1R_D              |                    |         |
|                          |                                         |            |    |        |                        |    |    |                        |               | MV_S           | UTP                              | LY                                                  |                    | MV_S                   | UTP                       | LY                 |                    |         |
|                          |                                         |            |    |        |                        |    |    |                        |               | HORT           |                                  |                                                     |                    | HORT                   |                           |                    |                    |         |
|                          | R256 (100h) Chip Revision               | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | 0                                | 0                                                   | 0                  |                        |                           | CHIP_REV [3:0]     |                    | 000Xh   |
|                          | R257 (101h) Control Interface           | 1          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | SPI_C                            | SPI_4                                               | SPI_C              | 0                      | AUTO_                     | 0                  | 0                  | 8004h   |
|                          |                                         |            |    |        |                        |    |    |                        |               |                | ONTR                             | WIRE                                                | FG                 |                        | INC                       |                    |                    |         |
|                          |                                         |            |    |        |                        |    |    |                        |               |                | D                                |                                                     |                    |                        |                           |                    |                    |         |
|                          | R272 (110h) Write Sequencer Ctrl        | WSEQ       | 0  | 0      | 0                      | 0  | 0  | WSEQ                   | WSEQ          | 0              |                                  |                                                     |                    |                        | WSEQ_START_INDEX [6:0]    |                    |                    | 0000h   |
|                          | (1)                                     | _ENA       |    |        |                        |    |    | _ABOR                  | _STAR         |                |                                  |                                                     |                    |                        |                           |                    |                    |         |
|                          |                                         |            |    |        |                        |    |    | T                      | T             |                |                                  |                                                     |                    |                        |                           |                    |                    |         |
|                          | R273 (111h) Write Sequencer Ctrl<br>(2) | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | WSEQ<br>_BUSY | 0              | WSEQ_CURRENT_INDEX [6:0]         |                                                     |                    |                        |                           |                    |                    | 0000h   |
|                          | R512 (200h) AIF1 Clocking (1)           | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              |                                  | 0<br>0<br>AIF1CLK_SRC<br>AIF1CL<br>AIF1CL<br>AIF1CL |                    |                        |                           |                    |                    | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        |               |                | [1:0]<br>K_INV<br>K_DIV<br>K_ENA |                                                     |                    |                        |                           |                    |                    |         |
|                          | R513 (201h) AIF1 Clocking (2)           | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | 0                                |                                                     | AIF1DAC_DIV [2:0]  |                        |                           | AIF1ADC_DIV [2:0]  |                    | 0000h   |
|                          | R516 (204h) AIF2 Clocking (1)           | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | 0                                | 0                                                   |                    | AIF2CLK_SRC            | AIF2CL                    | AIF2CL             | AIF2CL             | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    | [1:0]                  | K_INV                     | K_DIV              | K_ENA              |         |
|                          | R517 (205h) AIF2 Clocking (2)           | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | 0                                |                                                     | AIF2DAC_DIV [2:0]  |                        |                           | AIF2ADC_DIV [2:0]  |                    | 0000h   |
| R520 (208h) Clocking (1) |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    |                        |                           |                    |                    |         |
|                          |                                         | 0          | 0  | 0      | 0                      | 0  | 0  | 0                      | 0             | 0              | 0                                | 0                                                   | TOCLK<br>_ENA      | AIF1D<br>SPCLK         | AIF2D<br>SPCLK            | SYSDS<br>PCLK_     | SYSCL<br>K_SRC     | 0000h   |
|                          |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    | _ENA                   | _ENA                      | ENA                |                    |         |
|                          |                                         |            |    |        |                        |    |    |                        |               |                |                                  |                                                     |                    |                        |                           |                    |                    |         |



| REG                      | NAME                          | 15                   | 14                   | 13                   | 12                           | 11                                                              | 10                                                                                                                 | 9            | 8                     | 7                      | 6                    | 5                   | 4                    | 3                            | 2                    | 1                            | 0                            | DEFAULT |  |
|--------------------------|-------------------------------|----------------------|----------------------|----------------------|------------------------------|-----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|--------------|-----------------------|------------------------|----------------------|---------------------|----------------------|------------------------------|----------------------|------------------------------|------------------------------|---------|--|
| R521 (209h) Clocking (2) |                               | 0                    | 0                    | 0                    | 0                            | 0                                                               | TOCLK_DIV [2:0]<br>0<br>DBCLK_DIV [2:0]<br>0<br>OPCLK_DIV [2:0]                                                    |              |                       |                        |                      |                     |                      |                              | 0000h                |                              |                              |         |  |
| R528 (210h) AIF1 Rate    |                               | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            | 0                     |                        |                      | AIF1_SR [3:0]       |                      |                              |                      | AIF1CLK_RATE [3:0]           |                              | 0083h   |  |
| R529 (211h) AIF2 Rate    |                               | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            | 0                     |                        |                      | AIF2_SR [3:0]       |                      |                              | AIF2CLK_RATE [3:0]   |                              |                              |         |  |
| R530 (212h) Rate Status  |                               | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            | 0                     | 0                      | 0                    | 0                   | 0                    |                              |                      | SR_ERROR [3:0]               |                              | 0000h   |  |
|                          | R544 (220h) FLL1 Control (1)  | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            | 0                     | 0                      | 0                    | 0                   | 0                    | 0                            | 0                    | FLL1_<br>OSC_E<br>NA         | FLL1_<br>ENA                 | 0000h   |  |
|                          | R545 (221h) FLL1 Control (2)  | 0                    | 0                    |                      |                              | FLL1_OUTDIV [5:0]                                               |                                                                                                                    |              |                       | 0                      | 0                    | 0                   | 0                    | 0                            |                      | FLL1_FRATIO [2:0]            |                              | 0000h   |  |
|                          | R546 (222h) FLL1 Control (3)  |                      |                      |                      |                              |                                                                 |                                                                                                                    |              |                       | FLL1_K [15:0]          |                      |                     |                      |                              |                      |                              |                              | 0000h   |  |
|                          | R547 (223h) FLL1 Control (4)  | 0                    |                      |                      |                              |                                                                 |                                                                                                                    | FLL1_N [9:0] |                       |                        |                      |                     | 0                    | 0                            | 0                    | 0                            | 0                            | 0000h   |  |
|                          | R548 (224h) FLL1 Control (5)  | 0                    | 0                    | 0                    |                              |                                                                 | FLL1_FRC_NCO_VAL [5:0]                                                                                             |              |                       |                        | FLL1_<br>FRC_N<br>CO | 0                   |                      | FLL1_REFCLK_<br>DIV [1:0]    | 0                    |                              | FLL1_REFCLK_<br>SRC [1:0]    | 0C80h   |  |
|                          | R576 (240h) FLL2 Control (1)  | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            | 0                     | 0                      | 0                    | 0                   | 0                    | 0                            | 0                    | FLL2_<br>OSC_E<br>NA         | FLL2_<br>ENA                 | 0000h   |  |
|                          | R577 (241h) FLL2 Control (2)  | 0                    | 0                    |                      |                              | FLL2_OUTDIV [5:0]<br>0<br>0<br>0<br>0<br>0<br>FLL2_FRATIO [2:0] |                                                                                                                    |              |                       |                        |                      |                     |                      |                              | 0000h                |                              |                              |         |  |
|                          | R578 (242h) FLL2 Control (3)  |                      |                      |                      | FLL2_K [15:0]                |                                                                 |                                                                                                                    |              |                       |                        |                      |                     |                      |                              | 0000h                |                              |                              |         |  |
|                          | R579 (243h) FLL2 Control (4)  | 0                    |                      |                      |                              |                                                                 |                                                                                                                    | FLL2_N [9:0] |                       |                        |                      |                     | 0                    | 0                            | 0                    | 0                            | 0                            | 0000h   |  |
|                          | R580 (244h) FLL2 Control (5)  | 0                    | 0                    | 0                    |                              |                                                                 | FLL2_FRC_NCO_VAL [5:0]<br>FLL2_<br>0<br>FLL2_REFCLK_<br>0<br>FLL2_REFCLK_<br>FRC_N<br>DIV [1:0]<br>SRC [1:0]<br>CO |              |                       |                        |                      |                     |                      | 0C80h                        |                      |                              |                              |         |  |
|                          | R768 (300h) AIF1 Control (1)  | AIF1A<br>DCL_S<br>RC | AIF1A<br>DCR_S<br>RC | AIF1A<br>DC_TD<br>M  | 0                            | 0                                                               | 0                                                                                                                  | 0            | AIF1_B<br>CLK_I<br>NV | AIF1_L<br>RCLK_<br>INV |                      | AIF1_WL [1:0]       |                      | AIF1_FMT [1:0]               | 0                    | 0                            | 0                            | 4050h   |  |
|                          | R769 (301h) AIF1 Control (2)  | AIF1D<br>ACL_S<br>RC | AIF1D<br>ACR_S<br>RC | 0                    | 0                            |                                                                 | AIF1DAC_BOO<br>ST [1:0]                                                                                            | 0            | AIF1_<br>MONO         | 0                      | 0                    | 0                   | AIF1D<br>AC_C<br>OMP | AIF1D<br>AC_C<br>OMPM<br>ODE | AIF1A<br>DC_C<br>OMP | AIF1A<br>DC_C<br>OMPM<br>ODE | AIF1_L<br>OOPB<br>ACK        | 4000h   |  |
|                          | R770 (302h) AIF1 Master/Slave | AIF1_T<br>RI         | AIF1_<br>MSTR        | AIF1_C<br>LK_FR<br>C | AIF1_L<br>RCLK_<br>FRC       | 0                                                               | 0                                                                                                                  | 0            | 0                     | 0                      | 0                    | 0                   | 0                    | 0                            | 0                    | 0                            | 0                            | 0000h   |  |
| R771 (303h) AIF1 BCLK    |                               | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            |                       |                        | AIF1_BCLK_DIV [4:0]  |                     |                      | 0                            | 0                    | 0                            | 0                            | 0040h   |  |
|                          | R772 (304h) AIF1ADC LRCLK     | 0                    | 0                    | 0                    | 0                            | AIF1A<br>DC_LR<br>CLK_D<br>IR                                   |                                                                                                                    |              |                       |                        |                      | AIF1ADC_RATE [10:0] |                      |                              |                      |                              |                              | 0040h   |  |
|                          | R773 (305h) AIF1DAC LRCLK     | 0                    | 0                    | 0                    | 0                            | AIF1D<br>AC_LR<br>CLK_D<br>IR                                   |                                                                                                                    |              |                       |                        |                      | AIF1DAC_RATE [10:0] |                      |                              |                      |                              |                              | 0040h   |  |
|                          | R774 (306h) AIF1DAC Data      | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            | 0                     | 0                      | 0                    | 0                   | 0                    | 0                            | 0                    | AIF1D<br>ACL_D<br>AT_IN<br>V | AIF1D<br>ACR_D<br>AT_IN<br>V | 0000h   |  |
|                          | R775 (307h) AIF1ADC Data      | 0                    | 0                    | 0                    | 0                            | 0                                                               | 0                                                                                                                  | 0            | 0                     | 0                      | 0                    | 0                   | 0                    | 0                            | 0                    | AIF1A<br>DCL_D<br>AT_IN<br>V | AIF1A<br>DCR_<br>DAT_I<br>NV | 0000h   |  |
|                          | R784 (310h) AIF2 Control (1)  | AIF2A<br>DCL_S<br>RC | AIF2A<br>DCR_S<br>RC | AIF2A<br>DC_TD<br>M  | AIF2A<br>DC_TD<br>M_CH<br>AN | 0                                                               | 0                                                                                                                  | 0            | AIF2_B<br>CLK_I<br>NV | AIF2_L<br>RCLK_<br>INV |                      | AIF2_WL [1:0]       |                      | AIF2_FMT [1:0]               | 0                    | 0                            | 0                            | 4050h   |  |
|                          | R785 (311h) AIF2 Control (2)  | AIF2D<br>ACL_S<br>RC | AIF2D<br>ACR_S<br>RC | AIF2D<br>AC_TD<br>M  | AIF2D<br>AC_TD<br>M_CH<br>AN |                                                                 | AIF2DAC_BOO<br>ST [1:0]                                                                                            | 0            | AIF2_<br>MONO         | 0                      | 0                    | 0                   | AIF2D<br>AC_C<br>OMP | AIF2D<br>AC_C<br>OMPM<br>ODE | AIF2A<br>DC_C<br>OMP | AIF2A<br>DC_C<br>OMPM<br>ODE | AIF2_L<br>OOPB<br>ACK        | 4000h   |  |


# **WM8994**

| REG                   | NAME                                   | 15                  | 14                         | 13                   | 12                     | 11                            | 10 | 9                     | 8                       | 7                                       | 6                                                                                                                | 5                          | 4                   | 3 | 2 | 1                            | 0                            | DEFAULT |  |  |  |
|-----------------------|----------------------------------------|---------------------|----------------------------|----------------------|------------------------|-------------------------------|----|-----------------------|-------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------|----------------------------|---------------------|---|---|------------------------------|------------------------------|---------|--|--|--|
|                       | R786 (312h) AIF2 Master/Slave          | AIF2_T<br>RI        | AIF2_<br>MSTR              | AIF2_C<br>LK_FR<br>C | AIF2_L<br>RCLK_<br>FRC | 0                             | 0  | 0                     | 0                       | 0                                       | 0                                                                                                                | 0                          | 0                   | 0 | 0 | 0                            | 0                            | 0000h   |  |  |  |
| R787 (313h) AIF2 BCLK |                                        | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     |                         | AIF2_BCLK_DIV [4:0]<br>0<br>0<br>0<br>0 |                                                                                                                  |                            |                     |   |   |                              |                              |         |  |  |  |
|                       | R788 (314h) AIF2ADC LRCLK              | 0                   | 0                          | 0                    | 0                      | AIF2A<br>DC_LR<br>CLK_D<br>IR |    | AIF2ADC_RATE [10:0]   |                         |                                         |                                                                                                                  |                            |                     |   |   |                              |                              |         |  |  |  |
|                       | R789 (315h) AIF2DAC LRCLK              | 0                   | 0                          | 0                    | 0                      | AIF2D<br>AC_LR<br>CLK_D<br>IR |    | AIF2DAC_RATE [10:0]   |                         |                                         |                                                                                                                  |                            |                     |   |   |                              |                              |         |  |  |  |
|                       | R790 (316h) AIF2DAC Data               | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | 0                       | 0                                       | 0                                                                                                                | 0                          | 0                   | 0 | 0 | AIF2D<br>ACL_D<br>AT_IN<br>V | AIF2D<br>ACR_D<br>AT_IN<br>V | 0000h   |  |  |  |
|                       | R791 (317h) AIF2ADC Data               | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | 0                       | 0                                       | 0                                                                                                                | 0                          | 0                   | 0 | 0 | AIF2A<br>DCL_D<br>AT_IN<br>V | AIF2A<br>DCR_<br>DAT_I<br>NV | 0000h   |  |  |  |
|                       | R1024 (400h) AIF1 ADC1 Left<br>Volume  | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1A<br>DC1_V<br>U     |                                         |                                                                                                                  |                            | AIF1ADC1L_VOL [7:0] |   |   |                              |                              | 00C0h   |  |  |  |
|                       | R1025 (401h) AIF1 ADC1 Right<br>Volume | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1A<br>DC1_V<br>U     | AIF1ADC1R_VOL [7:0]                     |                                                                                                                  |                            |                     |   |   |                              |                              |         |  |  |  |
|                       | R1026 (402h) AIF1 DAC1 Left<br>Volume  | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1D<br>AC1_V<br>U     |                                         | AIF1DAC1L_VOL [7:0]                                                                                              |                            |                     |   |   |                              |                              |         |  |  |  |
|                       | R1027 (403h) AIF1 DAC1 Right<br>Volume | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1D<br>AC1_V<br>U     |                                         |                                                                                                                  |                            | AIF1DAC1R_VOL [7:0] |   |   |                              |                              | 00C0h   |  |  |  |
|                       | R1028 (404h) AIF1 ADC2 Left<br>Volume  | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1A<br>DC2_V<br>U     |                                         |                                                                                                                  |                            | AIF1ADC2L_VOL [7:0] |   |   |                              |                              | 00C0h   |  |  |  |
|                       | R1029 (405h) AIF1 ADC2 Right<br>Volume | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1A<br>DC2_V<br>U     |                                         |                                                                                                                  |                            | AIF1ADC2R_VOL [7:0] |   |   |                              |                              | 00C0h   |  |  |  |
|                       | R1030 (406h) AIF1 DAC2 Left<br>Volume  | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1D<br>AC2_V<br>U     |                                         |                                                                                                                  |                            | AIF1DAC2L_VOL [7:0] |   |   |                              |                              | 00C0h   |  |  |  |
|                       | R1031 (407h) AIF1 DAC2 Right<br>Volume | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | 0                     | AIF1D<br>AC2_V<br>U     |                                         |                                                                                                                  |                            | AIF1DAC2R_VOL [7:0] |   |   |                              |                              | 00C0h   |  |  |  |
|                       | R1040 (410h) AIF1 ADC1 Filters         | AIF1A<br>DC_4F<br>S | AIF1ADC1_HPF<br>_CUT [1:0] |                      | AIF1A<br>DC1L_<br>HPF  | AIF1A<br>DC1R_<br>HPF         | 0  | 0                     | 0                       | 0                                       | 0<br>0<br>0<br>0<br>0<br>0<br>0                                                                                  |                            |                     |   |   |                              |                              | 0000h   |  |  |  |
|                       | R1041 (411h) AIF1 ADC2 Filters         | 0                   | AIF1ADC2_HPF<br>_CUT [1:0] |                      | AIF1A<br>DC2L_<br>HPF  | AIF1A<br>DC2R_<br>HPF         | 0  | 0                     | 0                       | 0                                       | 0                                                                                                                | 0<br>0<br>0<br>0<br>0<br>0 |                     |   |   |                              |                              | 0000h   |  |  |  |
|                       | R1056 (420h) AIF1 DAC1 Filters (1)     | 0                   | 0                          | 0                    | 0                      | 0                             | 0  | AIF1D<br>AC1_M<br>UTE | 0                       | AIF1D<br>AC1_M<br>ONO                   | 0<br>AIF1D<br>AIF1D<br>0<br>AIF1DAC1_DE<br>0<br>AC1_M<br>AC1_U<br>EMP [1:0]<br>UTERA<br>NMUT<br>TE<br>E_RA<br>MP |                            |                     |   |   | 0200h                        |                              |         |  |  |  |
|                       | R1057 (421h) AIF1 DAC1 Filters (2)     | 0                   | 0                          |                      |                        | AIF1DAC1_3D_GAIN [4:0]        |    |                       | AIF1D<br>AC1_3<br>D_ENA | 0                                       | 0                                                                                                                | 0                          | 1                   | 0 | 0 | 0                            | 0                            | 0010h   |  |  |  |


# **WM8994**

| R1058 (422h) AIF1 DAC2 Filters (1)<br>0<br>0<br>0<br>0<br>0<br>0<br>AIF1D<br>0<br>AIF1D<br>0<br>AIF1D<br>AIF1D<br>0<br>AIF1DAC2_DE<br>0<br>0200h<br>AC2_M<br>AC2_M<br>AC2_M<br>AC2_U<br>EMP [1:0]<br>UTE<br>ONO<br>UTERA<br>NMUT<br>TE<br>E_RA<br>MP<br>R1059 (423h) AIF1 DAC2 Filters (2)<br>0<br>0<br>AIF1DAC2_3D_GAIN [4:0]<br>AIF1D<br>0<br>0<br>0<br>1<br>0<br>0<br>0<br>0<br>0010h<br>AC2_3<br>D_ENA<br>R1088 (440h) AIF1 DRC1 (1)<br>AIF1DRC1_SIG_DET_RMS [4:0]<br>AIF1DRC1_SIG<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1A<br>AIF1A<br>0098h<br>_DET_PK [1:0]<br>RC1_N<br>RC1_S<br>RC1_S<br>RC1_K<br>RC1_Q<br>RC1_A<br>AC1_D<br>DC1L_<br>DC1R_<br>G_ENA<br>IG_DE<br>IG_DE<br>NEE2_<br>R<br>NTICLI<br>RC_EN<br>DRC_E<br>DRC_E<br>T_MO<br>T<br>OP_EN<br>P<br>A<br>NA<br>NA<br>DE<br>A<br>R1089 (441h) AIF1 DRC1 (2)<br>0<br>0<br>0<br>AIF1DRC1_ATK [3:0]<br>AIF1DRC1_DCY [3:0]<br>AIF1DRC1_MINGAIN<br>AIF1DRC1_MA<br>0845h<br>[2:0]<br>XGAIN [1:0]<br>R1090 (442h) AIF1 DRC1 (3)<br>AIF1DRC1_NG_MINGAIN [3:0]<br>AIF1DRC1_NG<br>AIF1DRC1_QR<br>AIF1DRC1_QR<br>AIF1DRC1_HI_COMP<br>AIF1DRC1_LO_COMP<br>0000h<br>_EXP [1:0]<br>_THR [1:0]<br>_DCY [1:0]<br>[2:0]<br>[2:0]<br>R1091 (443h) AIF1 DRC1 (4)<br>0<br>0<br>0<br>0<br>0<br>AIF1DRC1_KNEE_IP [5:0]<br>AIF1DRC1_KNEE_OP [4:0]<br>0000h<br>R1092 (444h) AIF1 DRC1 (5)<br>0<br>0<br>0<br>0<br>0<br>0<br>AIF1DRC1_KNEE2_IP [4:0]<br>AIF1DRC1_KNEE2_OP [4:0]<br>0000h<br>R1104 (450h) AIF1 DRC2 (1)<br>AIF1DRC2_SIG_DET_RMS [4:0]<br>AIF1DRC2_SIG<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1D<br>AIF1A<br>AIF1A<br>0098h<br>_DET_PK [1:0]<br>RC2_N<br>RC2_S<br>RC2_S<br>RC2_K<br>RC2_Q<br>RC2_A<br>AC2_D<br>DC2L_<br>DC2R_<br>G_ENA<br>IG_DE<br>IG_DE<br>NEE2_<br>R<br>NTICLI<br>RC_EN<br>DRC_E<br>DRC_E<br>T_MO<br>T<br>OP_EN<br>P<br>A<br>NA<br>NA<br>DE<br>A<br>R1105 (451h) AIF1 DRC2 (2)<br>0<br>0<br>0<br>AIF1DRC2_ATK [3:0]<br>AIF1DRC2_DCY [3:0]<br>AIF1DRC2_MINGAIN<br>AIF1DRC2_MA<br>0845h<br>[2:0]<br>XGAIN [1:0]<br>R1106 (452h) AIF1 DRC2 (3)<br>AIF1DRC2_NG_MINGAIN [3:0]<br>AIF1DRC2_NG<br>AIF1DRC2_QR<br>AIF1DRC2_QR<br>AIF1DRC2_HI_COMP<br>AIF1DRC2_LO_COMP<br>0000h<br>_EXP [1:0]<br>_THR [1:0]<br>_DCY [1:0]<br>[2:0]<br>[2:0]<br>R1107 (453h) AIF1 DRC2 (4)<br>0<br>0<br>0<br>0<br>0<br>AIF1DRC2_KNEE_IP [5:0]<br>AIF1DRC2_KNEE_OP [4:0]<br>0000h<br>R1108 (454h) AIF1 DRC2 (5)<br>0<br>0<br>0<br>0<br>0<br>0<br>AIF1DRC2_KNEE2_IP [4:0]<br>AIF1DRC2_KNEE2_OP [4:0]<br>0000h<br>R1152 (480h) AIF1 DAC1 EQ Gains<br>AIF1DAC1_EQ_B1_GAIN [4:0]<br>AIF1DAC1_EQ_B2_GAIN [4:0]<br>AIF1DAC1_EQ_B3_GAIN [4:0]<br>AIF1D<br>6318h<br>(1)<br>AC1_E<br>Q_ENA<br>R1153 (481h) AIF1 DAC1 EQ Gains<br>AIF1DAC1_EQ_B4_GAIN [4:0]<br>AIF1DAC1_EQ_B5_GAIN [4:0]<br>0<br>0<br>0<br>0<br>0<br>0<br>6300h<br>(2)<br>R1154 (482h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B1_A [15:0]<br>0FCAh<br>1 A<br>R1155 (483h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B1_B [15:0]<br>0400h<br>1 B<br>R1156 (484h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B1_PG [15:0]<br>00D8h<br>1 PG<br>R1157 (485h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B2_A [15:0]<br>1EB5h<br>2 A<br>R1158 (486h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B2_B [15:0]<br>F145h<br>2 B<br>R1159 (487h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B2_C [15:0]<br>0B75h<br>2 C<br>R1160 (488h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B2_PG [15:0]<br>01C5h<br>2 PG<br>R1161 (489h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B3_A [15:0]<br>1C58h<br>3 A<br>R1162 (48Ah) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B3_B [15:0]<br>F373h<br>3 B<br>R1163 (48Bh) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B3_C [15:0]<br>0A54h<br>3 C<br>R1164 (48Ch) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B3_PG [15:0]<br>0558h<br>3 PG<br>R1165 (48Dh) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B4_A [15:0]<br>168Eh |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---------|
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | REG | NAME | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DEFAULT |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     |      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |     | 4 A  |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |         |



| REG<br>NAME<br>15<br>14<br>13<br>12<br>11<br>10<br>9<br>8<br>7<br>6<br>5<br>4<br>3<br>2<br>1<br>0<br>DEFAULT<br>R1166 (48Eh) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B4_B [15:0]<br>F829h<br>4 B<br>R1167 (48Fh) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B4_C [15:0]<br>07ADh<br>4 C<br>R1168 (490h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B4_PG [15:0]<br>1103h<br>4 PG<br>R1169 (491h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B5_A [15:0]<br>0564h<br>5 A<br>R1170 (492h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B5_B [15:0]<br>0559h<br>5 B<br>R1171 (493h) AIF1 DAC1 EQ Band<br>AIF1DAC1_EQ_B5_PG [15:0]<br>4000h<br>5 PG<br>R1184 (4A0h) AIF1 DAC2 EQ Gains<br>AIF1DAC2_EQ_B1_GAIN [4:0]<br>AIF1DAC2_EQ_B2_GAIN [4:0]<br>AIF1DAC2_EQ_B3_GAIN [4:0]<br>AIF1D<br>6318h<br>(1)<br>AC2_E<br>Q_ENA<br>R1185 (4A1h) AIF1 DAC2 EQ Gains<br>AIF1DAC2_EQ_B4_GAIN [4:0]<br>AIF1DAC2_EQ_B5_GAIN [4:0]<br>0<br>0<br>0<br>0<br>0<br>0<br>6300h<br>(2)<br>R1186 (4A2h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B1_A [15:0]<br>0FCAh<br>1 A<br>R1187 (4A3h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B1_B [15:0]<br>0400h<br>1 B<br>R1188 (4A4h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B1_PG [15:0]<br>00D8h<br>1 PG<br>R1189 (4A5h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B2_A [15:0]<br>1EB5h<br>2 A<br>R1190 (4A6h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B2_B [15:0]<br>F145h<br>2 B<br>R1191 (4A7h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B2_C [15:0]<br>0B75h<br>2 C<br>R1192 (4A8h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B2_PG [15:0]<br>01C5h<br>2 PG<br>R1193 (4A9h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B3_A [15:0]<br>1C58h<br>3 A<br>R1194 (4AAh) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B3_B [15:0]<br>F373h<br>3 B<br>R1195 (4ABh) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B3_C [15:0]<br>0A54h<br>3 C<br>R1196 (4ACh) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B3_PG [15:0]<br>0558h<br>3 PG<br>R1197 (4ADh) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B4_A [15:0]<br>168Eh<br>4 A<br>R1198 (4AEh) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B4_B [15:0]<br>F829h<br>4 B<br>R1199 (4AFh) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B4_C [15:0]<br>07ADh<br>4 C<br>R1200 (4B0h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B4_PG [15:0]<br>1103h<br>4 PG<br>R1201 (4B1h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B5_A [15:0]<br>0564h<br>5 A<br>R1202 (4B2h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B5_B [15:0]<br>0559h<br>5 B<br>R1203 (4B3h) AIF1 DAC2 EQ Band<br>AIF1DAC2_EQ_B5_PG [15:0]<br>4000h<br>5 PG<br>R1280 (500h) AIF2 ADC Left<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>AIF2A<br>AIF2ADCL_VOL [7:0]<br>00C0h<br>Volume<br>DC_VU<br>R1281 (501h) AIF2 ADC Right<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>AIF2A<br>AIF2ADCR_VOL [7:0]<br>00C0h |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|--|--|--|--|--|--|-------|--|--|--|--|--|--|--|--|
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |        |  |  |  |  |  |  |       |  |  |  |  |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Volume |  |  |  |  |  |  | DC_VU |  |  |  |  |  |  |  |  |



| REG                       | NAME                                     | 15                      | 14                                                                                       | 13                                                                       | 12                   | 11                    | 10                       | 9                            | 8                        | 7                                    | 6                        | 5                                | 4                                                    | 3                        | 2                                    | 1                                     | 0                                     | DEFAULT |
|---------------------------|------------------------------------------|-------------------------|------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|----------------------|-----------------------|--------------------------|------------------------------|--------------------------|--------------------------------------|--------------------------|----------------------------------|------------------------------------------------------|--------------------------|--------------------------------------|---------------------------------------|---------------------------------------|---------|
|                           | R1282 (502h) AIF2 DAC Left<br>Volume     | 0                       | 0                                                                                        | 0                                                                        | 0                    | 0                     | 0                        | 0                            | AIF2D<br>AC_VU           |                                      |                          |                                  | AIF2DACL_VOL [7:0]                                   | 00C0h                    |                                      |                                       |                                       |         |
|                           | R1283 (503h) AIF2 DAC Right<br>Volume    | 0                       | 0                                                                                        | 0                                                                        | 0                    | 0                     | 0                        | 0                            | AIF2D<br>AC_VU           |                                      |                          |                                  | AIF2DACR_VOL [7:0]                                   |                          |                                      |                                       |                                       | 00C0h   |
|                           | R1296 (510h) AIF2 ADC Filters            | 0                       | AIF2ADC_HPF_<br>CUT [1:0]                                                                |                                                                          | AIF2A<br>DCL_H<br>PF | AIF2A<br>DCR_<br>HPF  | 0                        | 0                            | 0                        | 0                                    | 0                        | 0                                | 0                                                    | 0                        | 0                                    | 0                                     | 0                                     | 0000h   |
|                           | R1312 (520h) AIF2 DAC Filters (1)        | 0                       | 0                                                                                        | 0                                                                        | 0                    | 0                     | 0                        | AIF2D<br>AC_M<br>UTE         | 0                        | AIF2D<br>AC_M<br>ONO                 | 0                        | AIF2D<br>AC_M<br>UTERA<br>TE     | AIF2D<br>AC_UN<br>MUTE_<br>RAMP                      | 0                        | 0200h                                |                                       |                                       |         |
|                           | R1313 (521h) AIF2 DAC Filters (2)        | 0                       | 0                                                                                        |                                                                          |                      | AIF2DAC_3D_GAIN [4:0] |                          |                              | AIF2D<br>AC_3D<br>_ENA   | 0                                    | 0                        | 0                                | 1                                                    | 0                        | 0                                    | 0                                     | 0                                     | 0010h   |
| R1344 (540h) AIF2 DRC (1) |                                          |                         | AIF2DRC_SIG_DET_RMS [4:0]                                                                |                                                                          |                      |                       |                          | AIF2DRC_SIG_<br>DET_PK [1:0] | AIF2D<br>RC_N<br>G_ENA   | AIF2D<br>RC_SI<br>G_DET<br>_MOD<br>E | AIF2D<br>RC_SI<br>G_DET  | AIF2D<br>RC_KN<br>EE2_O<br>P_ENA | AIF2D<br>RC_Q<br>R                                   | AIF2D<br>RC_AN<br>TICLIP | AIF2D<br>AC_DR<br>C_ENA              | AIF2A<br>DCL_D<br>RC_EN<br>A          | AIF2A<br>DCR_<br>DRC_E<br>NA          | 0098h   |
| R1345 (541h) AIF2 DRC (2) |                                          | 0                       | 0                                                                                        | 0                                                                        |                      |                       | AIF2DRC_ATK [3:0]        |                              |                          |                                      | AIF2DRC_DCY [3:0]        |                                  |                                                      | AIF2DRC_MINGAIN<br>[2:0] |                                      |                                       | AIF2DRC_MAX<br>GAIN [1:0]             | 0845h   |
| R1346 (542h) AIF2 DRC (3) |                                          |                         | AIF2DRC_NG_MINGAIN [3:0]                                                                 |                                                                          |                      |                       | AIF2DRC_NG_<br>EXP [1:0] |                              | AIF2DRC_QR_<br>THR [1:0] |                                      | AIF2DRC_QR_<br>DCY [1:0] |                                  | AIF2DRC_HI_COMP<br>AIF2DRC_LO_COMP<br>[2:0]<br>[2:0] |                          |                                      |                                       |                                       | 0000h   |
| R1347 (543h) AIF2 DRC (4) |                                          | 0                       | 0                                                                                        | 0                                                                        | 0                    | 0                     |                          |                              | AIF2DRC_KNEE_IP [5:0]    |                                      |                          |                                  |                                                      | 0000h                    |                                      |                                       |                                       |         |
| R1348 (544h) AIF2 DRC (5) |                                          | 0                       | 0                                                                                        | 0<br>0<br>0<br>0<br>AIF2DRC_KNEE2_IP [4:0]<br>AIF2DRC_KNEE2_OP [4:0]     |                      |                       |                          |                              |                          |                                      |                          |                                  | 0000h                                                |                          |                                      |                                       |                                       |         |
|                           | R1408 (580h) AIF2 EQ Gains (1)           |                         | AIF2DAC_EQ_B1_GAIN [4:0]<br>AIF2DAC_EQ_B2_GAIN [4:0]<br>AIF2DAC_EQ_B3_GAIN [4:0]<br>_ENA |                                                                          |                      |                       |                          |                              |                          |                                      |                          |                                  | AIF2D<br>AC_EQ                                       | 6318h                    |                                      |                                       |                                       |         |
|                           | R1409 (581h) AIF2 EQ Gains (2)           |                         | AIF2DAC_EQ_B4_GAIN [4:0]<br>AIF2DAC_EQ_B5_GAIN [4:0]<br>0<br>0<br>0<br>0<br>0<br>0       |                                                                          |                      |                       |                          |                              |                          |                                      |                          | 6300h                            |                                                      |                          |                                      |                                       |                                       |         |
|                           | R1410 (582h) AIF2 EQ Band 1 A            |                         | AIF2DAC_EQ_B1_A [15:0]                                                                   |                                                                          |                      |                       |                          |                              |                          |                                      |                          |                                  |                                                      | 0FCAh                    |                                      |                                       |                                       |         |
|                           | R1411 (583h) AIF2 EQ Band 1 B            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B1_B [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 0400h   |
|                           | R1412 (584h) AIF2 EQ Band 1 PG           |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B1_PG [15:0]  |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 00D8h   |
|                           | R1413 (585h) AIF2 EQ Band 2 A            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B2_A [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 1EB5h   |
|                           | R1414 (586h) AIF2 EQ Band 2 B            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B2_B [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | F145h   |
|                           | R1415 (587h) AIF2 EQ Band 2 C            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B2_C [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 0B75h   |
|                           | R1416 (588h) AIF2 EQ Band 2 PG           |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B2_PG [15:0]  |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 01C5h   |
|                           | R1417 (589h) AIF2 EQ Band 3 A            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B3_A [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 1C58h   |
|                           | R1418 (58Ah) AIF2 EQ Band 3 B            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B3_B [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | F373h   |
|                           | R1419 (58Bh) AIF2 EQ Band 3 C            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B3_C [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 0A54h   |
|                           | R1420 (58Ch) AIF2 EQ Band 3 PG           |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B3_PG [15:0]  |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 0558h   |
|                           | R1421 (58Dh) AIF2 EQ Band 4 A            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B4_A [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 168Eh   |
|                           | R1422 (58Eh) AIF2 EQ Band 4 B            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B4_B [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | F829h   |
|                           | R1423 (58Fh) AIF2 EQ Band 4 C            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B4_C [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 07ADh   |
|                           | R1424 (590h) AIF2 EQ Band 4 PG           |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B4_PG [15:0]  |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 1103h   |
|                           | R1425 (591h) AIF2 EQ Band 5 A            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B5_A [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 0564h   |
|                           | R1426 (592h) AIF2 EQ Band 5 B            |                         |                                                                                          |                                                                          |                      |                       |                          |                              | AIF2DAC_EQ_B5_B [15:0]   |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       | 0559h   |
|                           | R1427 (593h) AIF2 EQ Band 5 PG           | AIF2DAC_EQ_B5_PG [15:0] |                                                                                          |                                                                          |                      |                       |                          |                              |                          |                                      |                          | 4000h                            |                                                      |                          |                                      |                                       |                                       |         |
|                           | R1536 (600h) DAC1 Mixer Volumes          | 0                       | 0                                                                                        | 0<br>0<br>0<br>0<br>0<br>ADCR_DAC1_VOL [3:0]<br>0<br>ADCL_DAC1_VOL [3:0] |                      |                       |                          |                              |                          |                                      |                          | 0000h                            |                                                      |                          |                                      |                                       |                                       |         |
|                           | R1537 (601h) DAC1 Left Mixer<br>Routing  | 0                       | 0                                                                                        | 0                                                                        | 0                    | 0                     | 0                        | 0                            | 0                        | 0                                    | 0                        | ADCR_<br>TO_DA<br>C1L            | ADCL_<br>TO_DA<br>C1L                                | 0                        | AIF2D<br>ACL_T<br>O_DA               | AIF1D<br>AC2L_<br>TO_DA               | AIF1D<br>AC1L_<br>TO_DA               | 0000h   |
|                           | R1538 (602h) DAC1 Right Mixer<br>Routing | 0                       | 0                                                                                        | 0                                                                        | 0                    | 0                     | 0                        | 0                            | 0                        | 0                                    | 0                        | ADCR_<br>TO_DA<br>C1R            | ADCL_<br>TO_DA<br>C1R                                | 0                        | C1L<br>AIF2D<br>ACR_T<br>O_DA<br>C1R | C1L<br>AIF1D<br>AC2R_<br>TO_DA<br>C1R | C1L<br>AIF1D<br>AC1R_<br>TO_DA<br>C1R | 0000h   |
|                           | R1539 (603h) DAC2 Mixer Volumes          | 0                       | 0                                                                                        | 0                                                                        | 0                    | 0                     | 0                        | 0                            |                          |                                      | ADCR_DAC2_VOL [3:0]      |                                  | 0                                                    |                          | ADCL_DAC2_VOL [3:0]                  |                                       |                                       | 0000h   |
|                           |                                          |                         |                                                                                          |                                                                          |                      |                       |                          |                              |                          |                                      |                          |                                  |                                                      |                          |                                      |                                       |                                       |         |



| REG                       | NAME                                    | 15          | 14         | 13         | 12 | 11 | 10          | 9              | 8                | 7               | 6           | 5               | 4               | 3 | 2              | 1              | 0              | DEFAULT |
|---------------------------|-----------------------------------------|-------------|------------|------------|----|----|-------------|----------------|------------------|-----------------|-------------|-----------------|-----------------|---|----------------|----------------|----------------|---------|
|                           | R1540 (604h) DAC2 Left Mixer<br>Routing | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | ADCR_<br>TO_DA  | ADCL_<br>TO_DA  | 0 | AIF2D<br>ACL_T | AIF1D<br>AC2L_ | AIF1D<br>AC1L_ | 0000h   |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             | C2L             | C2L             |   | O_DA           | TO_DA          | TO_DA          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   | C2L            | C2L            | C2L            |         |
|                           | R1541 (605h) DAC2 Right Mixer           | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | ADCR_           | ADCL_           | 0 | AIF2D          | AIF1D          | AIF1D          | 0000h   |
|                           | Routing                                 |             |            |            |    |    |             |                |                  |                 |             | TO_DA<br>C2R    | TO_DA<br>C2R    |   | ACR_T<br>O_DA  | AC2R_<br>TO_DA | AC1R_<br>TO_DA |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   | C2R            | C2R            | C2R            |         |
|                           | R1542 (606h) AIF1 ADC1 Left Mixer       | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | 0               | 0               | 0 | 0              | ADC1L          | AIF2D          | 0000h   |
|                           | Routing                                 |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | _TO_A          | ACL_T          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | IF1AD<br>C1L   | O_AIF<br>1ADC1 |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                |                | L              |         |
|                           | R1543 (607h) AIF1 ADC1 Right            | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | 0               | 0               | 0 | 0              | ADC1R          | AIF2D          | 0000h   |
|                           | Mixer Routing                           |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | _TO_A          | ACR_T          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | IF1AD          | O_AIF          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | C1R            | 1ADC1<br>R     |         |
|                           | R1544 (608h) AIF1 ADC2 Left Mixer       | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | 0               | 0               | 0 | 0              | ADC2L          | AIF2D          | 0000h   |
|                           | Routing                                 |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | _TO_A          | ACL_T          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | IF1AD          | O_AIF          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | C2L            | 1ADC2<br>L     |         |
|                           | R1545 (609h) AIF1 ADC2 Right            | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | 0               | 0               | 0 | 0              | ADC2R          | AIF2D          | 0000h   |
|                           | mixer Routing                           |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | _TO_A          | ACR_T          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | IF1AD          | O_AIF          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | C2R            | 1ADC2<br>R     |         |
|                           | R1552 (610h) DAC1 Left Volume           | 0           | 0          | 0          | 0  | 0  | 0           | DAC1L          | DAC1_            | DAC1L_VOL [7:0] |             |                 |                 |   |                |                |                | 02C0h   |
|                           |                                         |             |            |            |    |    |             | _MUTE          | VU               |                 |             |                 |                 |   |                |                |                |         |
|                           | R1553 (611h) DAC1 Right Volume          | 0           | 0          | 0          | 0  | 0  | 0           | DAC1R          | DAC1_            |                 |             | DAC1R_VOL [7:0] |                 |   |                |                |                |         |
|                           |                                         |             |            |            |    |    |             | _MUTE          | VU               |                 |             |                 |                 |   |                |                |                |         |
|                           | R1554 (612h) DAC2 Left Volume           | 0           | 0          | 0          | 0  | 0  | 0           | DAC2L<br>_MUTE | DAC2_<br>VU      |                 |             |                 | DAC2L_VOL [7:0] |   |                |                |                | 02C0h   |
|                           | R1555 (613h) DAC2 Right Volume          | 0           | 0          | 0          | 0  | 0  | 0           | DAC2R          | DAC2_            |                 |             |                 | DAC2R_VOL [7:0] |   |                |                |                | 02C0h   |
|                           |                                         |             |            |            |    |    |             | _MUTE          | VU               |                 |             |                 |                 |   |                |                |                |         |
|                           | R1556 (614h) DAC Softmute               | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | 0               | 0               | 0 | 0              | DAC_S          | DAC_           | 0000h   |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | OFTM           | MUTE           |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | UTEM<br>ODE    | RATE           |         |
| R1568 (620h) Oversampling |                                         | 0           | 0          | 0          | 0  | 0  | 0           | 0              | 0                | 0               | 0           | 0               | 0               | 0 | 0              | ADC_           | DAC_           | 0002h   |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | OSR12          | OSR12          |         |
|                           |                                         |             |            |            |    |    |             |                |                  |                 |             |                 |                 |   |                | 8              | 8              |         |
| R1569 (621h) Sidetone     |                                         | 0           | 0          | 0          | 0  | 0  | 0           |                | ST_HPF_CUT [2:0] |                 | ST_HP<br>F  | 0               | 0               | 0 | 0              | STR_S<br>EL    | STL_S<br>EL    | 0000h   |
| R1792 (700h) GPIO 1       |                                         | GP1_D       | GP1_P      | GP1_P      | 0  | 0  | GP1_P       | GP1_O          | GP1_D            | 0               | GP1_L       | 0               |                 |   | GP1_FN [4:0]   |                |                | 8100h   |
|                           |                                         | IR          | U          | D          |    |    | OL          | P_CFG          | B                |                 | VL          |                 |                 |   |                |                |                |         |
| R1793 (701h) GPIO 2       |                                         | GP2_D       | GP2_P      | GP2_P      | 0  | 0  | GP2_P       | 0              | GP2_D            | 0               | GP2_L       | 0               | GP2_FN [4:0]    |   |                |                |                | A101h   |
|                           |                                         | IR          | U          | D          |    |    | OL          |                | B                |                 | VL          |                 |                 |   |                |                |                |         |
| R1794 (702h) GPIO 3       |                                         | GP3_D       | GP3_P      | GP3_P      | 0  | 0  | GP3_P       | GP3_O          | GP3_D            | 0               | GP3_L       | 0               | GP3_FN [4:0]    |   |                |                |                | A101h   |
|                           |                                         | IR          | U          | D          |    |    | OL          | P_CFG          | B                |                 | VL          |                 |                 |   |                |                |                |         |
| R1795 (703h) GPIO 4       |                                         | GP4_D<br>IR | GP4_P<br>U | GP4_P<br>D | 0  | 0  | GP4_P<br>OL | GP4_O<br>P_CFG | GP4_D<br>B       | 0               | GP4_L<br>VL | 0               | GP4_FN [4:0]    |   |                |                |                | A101h   |
| R1796 (704h) GPIO 5       |                                         | GP5_D       | GP5_P      | GP5_P      | 0  | 0  | GP5_P       | GP5_O          | GP5_D            | 0               | GP5_L       | 0               | GP5_FN [4:0]    |   |                |                |                | A101h   |
|                           |                                         | IR          | U          | D          |    |    | OL          | P_CFG          | B                |                 | VL          |                 |                 |   |                |                |                |         |
| R1797 (705h) GPIO 6       |                                         | GP6_D       | GP6_P      | GP6_P      | 0  | 0  | GP6_P       | GP6_O          | GP6_D            | 0               | GP6_L       | 0               | GP6_FN [4:0]    |   |                |                |                | A101h   |
|                           |                                         | IR          | U          | D          |    |    | OL          | P_CFG          | B                |                 | VL          |                 |                 |   |                |                |                |         |
| R1798 (706h) GPIO 7       |                                         | GP7_D       | GP7_P      | GP7_P      | 0  | 0  | GP7_P       | GP7_O          | GP7_D            | 0               | GP7_L       | 0               |                 |   | GP7_FN [4:0]   |                |                | A101h   |
|                           |                                         | IR          | U          | D          |    |    | OL          | P_CFG          | B                |                 | VL          |                 |                 |   |                |                |                |         |


| REG                  | NAME                                      | 15                          | 14             | 13            | 12              | 11              | 10              | 9                         | 8                                | 7                                          | 6                 | 5               | 4              | 3                | 2              | 1                      | 0              | DEFAULT |  |  |
|----------------------|-------------------------------------------|-----------------------------|----------------|---------------|-----------------|-----------------|-----------------|---------------------------|----------------------------------|--------------------------------------------|-------------------|-----------------|----------------|------------------|----------------|------------------------|----------------|---------|--|--|
| R1799 (707h) GPIO 8  |                                           | GP8_D                       | GP8_P          | GP8_P         | 0               | 0               | GP8_P           | GP8_O                     | GP8_D                            | 0                                          | GP8_L             | 0               |                |                  | GP8_FN [4:0]   |                        |                | A101h   |  |  |
|                      |                                           | IR                          | U              | D             |                 |                 | OL              | P_CFG                     | B                                |                                            | VL                |                 |                |                  | GP9_FN [4:0]   |                        |                |         |  |  |
| R1800 (708h) GPIO 9  |                                           | GP9_D<br>IR                 | GP9_P<br>U     | GP9_P<br>D    | 0               | 0               | GP9_P<br>OL     | GP9_O<br>P_CFG            | GP9_D<br>B                       | 0                                          | GP9_L<br>VL       | 0               |                | A101h            |                |                        |                |         |  |  |
| R1801 (709h) GPIO 10 |                                           | GP10_                       | GP10_          | GP10_         | 0               | 0               | GP10_           | GP10_                     | GP10_                            | 0                                          | GP10_             | 0               |                | GP10_FN [4:0]    |                |                        |                |         |  |  |
|                      |                                           | DIR                         | PU             | PD            |                 |                 | POL             | OP_CF<br>G                | DB                               |                                            | LVL               |                 |                |                  |                |                        |                |         |  |  |
| R1802 (70Ah) GPIO 11 |                                           | GP11_                       | GP11_          | GP11_         | 0               | 0               | GP11_           | GP11_                     | GP11_                            | 0                                          | GP11_             | 0               |                |                  | GP11_FN [4:0]  |                        |                | A101h   |  |  |
|                      |                                           | DIR                         | PU             | PD            |                 |                 | POL             | OP_CF<br>G                | DB                               |                                            | LVL               |                 |                |                  |                |                        |                |         |  |  |
|                      | R1824 (720h) Pull Control (1)             | 0                           | 0              | 0             | 0               | DMICD           | DMICD           | DMICD                     | DMICD                            | MCLK1                                      | MCLK1             | DACD            | DACD           | DACLR            | DACLR          | BCLK1                  | BCLK1          | 0000h   |  |  |
|                      |                                           |                             |                |               |                 | AT2_P           | AT2_P           | AT1_P                     | AT1_P                            | _PU                                        | _PD               | AT1_P           | AT1_P          | CLK1_            | CLK1_          | _PU                    | _PD            |         |  |  |
|                      | R1825 (721h) Pull Control (2)             | 0                           | 0              | 0             | 0               | U<br>0          | D<br>0          | U<br>0                    | D<br>CSNA                        | 0                                          | LDO2E             | U<br>0          | D<br>LDO1E     | PU<br>0          | PD<br>CIFMO    | SPKM                   | 0              | 0156h   |  |  |
|                      |                                           |                             |                |               |                 |                 |                 |                           | DDR_P                            |                                            | NA_PD             |                 | NA_PD          |                  | DE_PD          | ODE_P                  |                |         |  |  |
|                      |                                           |                             |                |               |                 |                 |                 |                           | D                                |                                            |                   |                 |                |                  |                | U                      |                |         |  |  |
|                      | R1840 (730h) Interrupt Status 1           | 0                           | 0              | 0             | 0               | 0               | GP11_<br>EINT   | GP10_<br>EINT             | GP9_E<br>INT                     | GP8_E<br>INT                               | GP7_E<br>INT      | GP6_E<br>INT    | GP5_E<br>INT   | GP4_E<br>INT     | GP3_E<br>INT   | GP2_E<br>INT           | GP1_E<br>INT   | 0000h   |  |  |
|                      | R1841 (731h) Interrupt Status 2           | TEMP_                       | DCS_D          | WSEQ          | FIFOS           | AIF2D           | AIF1D           | AIF1D                     | SRC2_                            | SRC1_                                      | FLL2_L            | FLL1_L          | MIC2_          | MIC2_            | MIC1_          | MIC1_                  | TEMP_          | 0000h   |  |  |
|                      |                                           | WARN<br>_EINT               | ONE_E<br>INT   | _DON<br>E_EIN | _ERR_<br>EINT   | RC_SI<br>G_DET  | RC2_S<br>IG_DE  | RC1_S<br>IG_DE            | LOCK_<br>EINT                    | LOCK_<br>EINT                              | OCK_E<br>INT      | OCK_E<br>INT    | SHRT_<br>EINT  | DET_E<br>INT     | SHRT_<br>EINT  | DET_E<br>INT           | SHUT_<br>EINT  |         |  |  |
|                      |                                           |                             |                | T             |                 | _EINT           | T_EIN           | T_EIN                     |                                  |                                            |                   |                 |                |                  |                |                        |                |         |  |  |
|                      |                                           |                             |                |               |                 |                 | T               | T                         |                                  |                                            |                   |                 |                |                  |                |                        |                |         |  |  |
|                      | R1842 (732h) Interrupt Raw Status 2 TEMP_ | WARN                        | DCS_D<br>ONE_S | WSEQ<br>_DON  | FIFOS<br>_ERR_  | AIF2D<br>RC_SI  | AIF1D<br>RC2_S  | AIF1D<br>RC1_S            | SRC2_<br>LOCK_                   | SRC1_<br>LOCK_                             | FLL2_L<br>OCK_S   | FLL1_L<br>OCK_S | MIC2_<br>SHRT_ | MIC2_<br>DET_S   | MIC1_<br>SHRT_ | MIC1_<br>DET_S         | TEMP_<br>SHUT_ | 0000h   |  |  |
|                      |                                           | _STS                        | TS             | E_STS         | STS             | G_DET           | IG_DE           | IG_DE                     | STS                              | STS                                        | TS                | TS              | STS            | TS               | STS            | TS                     | STS            |         |  |  |
|                      | R1848 (738h) Interrupt Status 1           | 0                           | 0              | 0             | 0               | _STS<br>0       | T_STS<br>IM_GP  | T_STS<br>IM_GP            | IM_GP                            | IM_GP                                      | IM_GP             | IM_GP           | IM_GP          | IM_GP            | IM_GP          | IM_GP                  | IM_GP          | 07FFh   |  |  |
|                      | Mask                                      |                             |                |               |                 |                 | 11_EIN          | 10_EIN                    | 9_EINT                           | 8_EINT                                     | 7_EINT            | 6_EINT          | 5_EINT         | 4_EINT           | 3_EINT         | 2_EINT                 | 1_EINT         |         |  |  |
|                      |                                           |                             |                |               |                 |                 | T               | T                         |                                  |                                            |                   |                 |                |                  |                |                        |                |         |  |  |
|                      | R1849 (739h) Interrupt Status 2<br>Mask   | IM_TE<br>MP_W               | IM_DC<br>S_DON | IM_WS<br>EQ_D | IM_FIF<br>OS_ER | IM_AIF<br>2DRC_ | IM_AIF<br>1DRC2 | IM_AIF<br>1DRC1           | IM_SR<br>C2_LO                   | IM_SR<br>C1_LO                             | IM_FLL<br>2_LOC   | IM_FLL<br>1_LOC | IM_MI<br>C2_SH | IM_MI<br>C2_DE   | IM_MI<br>C1_SH | IM_MI<br>C1_DE         | IM_TE<br>MP_S  | FFFFh   |  |  |
|                      |                                           | ARN_E                       | E_EIN          | ONE_E         | R_EIN           | SIG_D           | _SIG_           | _SIG_                     | CK_EI                            | CK_EI                                      | K_EIN             | K_EIN           | RT_EI          | T_EIN            | RT_EI          | T_EIN                  | HUT_E          |         |  |  |
|                      |                                           | INT                         | T              | INT           | T               | ET_EI<br>NT     | DET_E<br>INT    | DET_E<br>INT              | NT                               | NT                                         | T                 | T               | NT             | T                | NT             | T                      | INT            |         |  |  |
|                      | R1856 (740h) Interrupt Control            | 0                           | 0              | 0             | 0               | 0               | 0               | 0                         | 0                                | 0                                          | 0                 | 0               | 0              | 0                | 0              | 0                      | IM_IR          | 0000h   |  |  |
|                      |                                           |                             |                |               |                 |                 |                 |                           |                                  |                                            |                   |                 |                |                  |                |                        | Q              |         |  |  |
|                      | R1864 (748h) IRQ Debounce                 | 0                           | 0              | 0             | 0               | 0               | 0               | 0                         | 0                                | 0                                          | 0                 | TEMP_<br>WARN   | MIC2_<br>SHRT_ | MIC2_<br>DET_D   | MIC1_<br>SHRT_ | MIC1_<br>DET_D         | TEMP_<br>SHUT_ | 003Fh   |  |  |
|                      |                                           |                             |                |               |                 |                 |                 |                           |                                  |                                            |                   | _DB             | DB             | B                | DB             | B                      | DB             |         |  |  |
| R12288<br>(3000h)    | Write Sequencer 0                         | 0                           | 0              |               |                 |                 |                 |                           |                                  |                                            | WSEQ_ADDR0 [13:0] |                 |                |                  |                |                        |                | 0039h   |  |  |
| R12289               | Write Sequencer 1                         | 0                           | 0              | 0             | 0               | 0               | 0               | 0                         | 0                                |                                            |                   |                 |                | WSEQ_DATA0 [7:0] |                |                        |                | 001Bh   |  |  |
| (3001h)              |                                           |                             |                |               |                 |                 |                 |                           |                                  |                                            |                   |                 |                |                  |                |                        |                |         |  |  |
| R12290<br>(3002h)    | Write Sequencer 2                         | 0                           | 0              | 0             | 0               | 0               |                 | WSEQ_DATA_WIDTH0<br>[2:0] |                                  | 0                                          | 0                 | 0               | 0              |                  |                | WSEQ_DATA_START0 [3:0] |                | 0402h   |  |  |
| R12291               | Write Sequencer 3                         | 0                           | 0              | 0             | 0               | 0               | 0               | 0                         | WSEQ                             | 0<br>0<br>0<br>0<br>WSEQ_DELAY0 [3:0]      |                   |                 |                |                  |                |                        |                | 0000h   |  |  |
| (3003h)              |                                           |                             |                |               |                 |                 |                 |                           | _EOS0                            |                                            |                   |                 |                |                  |                |                        |                |         |  |  |
| R12292<br>(3004h)    | Write Sequencer 4                         | 0<br>0<br>WSEQ_ADDR1 [13:0] |                |               |                 |                 |                 |                           |                                  |                                            |                   |                 | 0001h          |                  |                |                        |                |         |  |  |
| R12293<br>(3005h)    | Write Sequencer 5                         | 0                           | 0              | 0             | 0               | 0               | 0               | 0                         | 0                                | WSEQ_DATA1 [7:0]                           |                   |                 |                |                  |                |                        |                | 0003h   |  |  |
| R12294<br>(3006h)    | Write Sequencer 6                         | 0                           | 0              | 0             | 0               | 0               |                 | WSEQ_DATA_WIDTH1<br>[2:0] |                                  | 0<br>0<br>0<br>0<br>WSEQ_DATA_START1 [3:0] |                   |                 |                |                  |                |                        |                |         |  |  |
| R12295<br>(3007h)    | Write Sequencer 7                         | 0                           | 0              | 0             | 0               | 0               | 0               | 0                         | WSEQ<br>_EOS1                    | 0                                          | 0                 | 0               | 0              |                  |                | WSEQ_DELAY1 [3:0]      |                | 0009h   |  |  |
|                      |                                           |                             |                |               |                 |                 |                 |                           |                                  |                                            |                   |                 |                |                  |                |                        |                |         |  |  |
|                      |                                           |                             |                |               |                 |                 |                 |                           | (Repeated for WSEQ ADDR 2  126) |                                            |                   |                 |                |                  |                |                        |                |         |  |  |
|                      |                                           |                             |                |               |                 |                 |                 |                           |                                  |                                            |                   |                 |                |                  |                |                        |                |         |  |  |


# **WM8994**

| REG               | NAME                | 15 | 14 | 13 | 12                  | 11 | 10 | 9                                                                            | 8                   | 7                                       | 6 | 5 | 4 | 3 | 2     | 1     | 0 | DEFAULT |
|-------------------|---------------------|----|----|----|---------------------|----|----|------------------------------------------------------------------------------|---------------------|-----------------------------------------|---|---|---|---|-------|-------|---|---------|
| R12796<br>(31FCh) | Write Sequencer 508 | 0  | 0  |    | WSEQ_ADDR127 [13:0] |    |    |                                                                              |                     |                                         |   |   |   |   | 0000h |       |   |         |
| R12797<br>(31FDh) | Write Sequencer 509 | 0  | 0  | 0  | 0                   | 0  | 0  | 0                                                                            | 0                   | WSEQ_DATA127 [7:0]                      |   |   |   |   |       |       |   | 0000h   |
| R12798<br>(31FEh) | Write Sequencer 510 | 0  | 0  | 0  | 0                   | 0  |    | WSEQ_DATA_WIDTH12<br>0<br>0<br>0<br>0<br>WSEQ_DATA_START127 [3:0]<br>7 [2:0] |                     |                                         |   |   |   |   | 0000h |       |   |         |
| R12799<br>(31FFh) | Write Sequencer 511 | 0  | 0  | 0  | 0                   | 0  | 0  | 0                                                                            | WSEQ<br>_EOS1<br>27 | 0<br>0<br>0<br>0<br>WSEQ_DELAY127 [3:0] |   |   |   |   |       | 0000h |   |         |

### **REGISTER BITS BY ADDRESS**

| REGISTER                      | BIT  | LABEL              | DEFAULT                     | DESCRIPTION                                                                                                                                                | REFER TO |
|-------------------------------|------|--------------------|-----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                       |      |                    |                             |                                                                                                                                                            |          |
| R0 (00h)<br>Software<br>Reset | 15:0 | SW_RESET<br>[15:0] | 0000_0000<br>_0000_000<br>0 | Writing to this register resets all registers to their default<br>state. (Note - Control Write Sequencer registers are not<br>affected by Software Reset.) |          |
|                               |      |                    |                             | Reading from this register will indicate device family ID<br>8994h.                                                                                        |          |

**Register 00h** Software Reset

| REGISTER<br>ADDRESS | BIT | LABEL          | DEFAULT | DESCRIPTION                                                                                       | REFER TO |
|---------------------|-----|----------------|---------|---------------------------------------------------------------------------------------------------|----------|
| R1 (01h)<br>Power   | 13  | SPKOUTR_ENA    | 0       | SPKMIXR Mixer, SPKRVOL PGA and SPKOUTR Output<br>Enable                                           |          |
| Management          |     |                |         | 0 = Disabled                                                                                      |          |
| (1)                 |     |                |         | 1 = Enabled                                                                                       |          |
|                     | 12  | SPKOUTL_ENA    | 0       | SPKMIXL Mixer, SPKLVOL PGA and SPKOUTL Output<br>Enable                                           |          |
|                     |     |                |         | 0 = Disabled                                                                                      |          |
|                     |     |                |         | 1 = Enabled                                                                                       |          |
|                     | 11  | HPOUT2_ENA     | 0       | HPOUT2 Output Stage Enable                                                                        |          |
|                     |     |                |         | 0 = Disabled                                                                                      |          |
|                     |     |                |         | 1 = Enabled                                                                                       |          |
|                     | 9   | HPOUT1L_ENA    | 0       | Enables HPOUT1L input stage                                                                       |          |
|                     |     |                |         | 0 = Disabled                                                                                      |          |
|                     |     |                |         | 1 = Enabled                                                                                       |          |
|                     |     |                |         | For normal operation, this bit should be set as the first step<br>of the HPOUT1L Enable sequence. |          |
|                     | 8   | HPOUT1R_ENA    | 0       | Enables HPOUT1R input stage                                                                       |          |
|                     |     |                |         | 0 = Disabled                                                                                      |          |
|                     |     |                |         | 1 = Enabled                                                                                       |          |
|                     |     |                |         | For normal operation, this bit should be set as the first step<br>of the HPOUT1R Enable sequence. |          |
|                     | 5   | MICB2_ENA      | 0       | Microphone Bias 2 Enable                                                                          |          |
|                     |     |                |         | 0 = Disabled                                                                                      |          |
|                     |     |                |         | 1 = Enabled                                                                                       |          |
|                     | 4   | MICB1_ENA      | 0       | Microphone Bias 1 Enable                                                                          |          |
|                     |     |                |         | 0 = Disabled                                                                                      |          |
|                     |     |                |         | 1 = Enabled                                                                                       |          |
|                     | 2:1 | VMID_SEL [1:0] | 00      | VMID Divider Enable and Select                                                                    |          |
|                     |     |                |         | 00 = VMID disabled (for OFF mode)                                                                 |          |
|                     |     |                |         | 01 = 2 x 40k divider (for normal operation)                                                       |          |
|                     |     |                |         | 10 = 2 x 240k divider (for low power standby)                                                     |          |


| REGISTER | BIT | LABEL    | DEFAULT | DESCRIPTION                                                                               | REFER TO |
|----------|-----|----------|---------|-------------------------------------------------------------------------------------------|----------|
| ADDRESS  |     |          |         |                                                                                           |          |
|          |     |          |         | 11 = Reserved                                                                             |          |
|          | 0   | BIAS_ENA | 0       | Enables the Normal bias current generator (for all analogue<br>functions)<br>0 = Disabled |          |
|          |     |          |         | 1 = Enabled                                                                               |          |

**Register 01h** Power Management (1)

| REGISTER   | BIT | LABEL       | DEFAULT | DESCRIPTION                                                                                                     | REFER TO |
|------------|-----|-------------|---------|-----------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS    |     |             |         |                                                                                                                 |          |
| R2 (02h)   | 14  | TSHUT_ENA   | 1       | Thermal sensor enable                                                                                           |          |
| Power      |     |             |         | 0 = Disabled                                                                                                    |          |
| Management |     |             |         | 1 = Enabled                                                                                                     |          |
| (2)        | 13  | TSHUT_OPDIS | 1       | Thermal shutdown control                                                                                        |          |
|            |     |             |         | (Causes audio outputs to be disabled if an overtemperature<br>occurs. The thermal sensor must also be enabled.) |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |
|            | 11  | OPCLK_ENA   | 0       | GPIO Clock Output (OPCLK) Enable                                                                                |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |
|            | 9   | MIXINL_ENA  | 0       | Left Input Mixer Enable                                                                                         |          |
|            |     |             |         | (Enables MIXINL and RXVOICE input to MIXINL)                                                                    |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |
|            | 8   | MIXINR_ENA  | 0       | Right Input Mixer Enable                                                                                        |          |
|            |     |             |         | (Enables MIXINR and RXVOICE input to MIXINR)                                                                    |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |
|            | 7   | IN2L_ENA    | 0       | IN2L Input PGA Enable                                                                                           |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |
|            | 6   | IN1L_ENA    | 0       | IN1L Input PGA Enable                                                                                           |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |
|            | 5   | IN2R_ENA    | 0       | IN2R Input PGA Enable                                                                                           |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |
|            | 4   | IN1R_ENA    | 0       | IN1R Input PGA Enable                                                                                           |          |
|            |     |             |         | 0 = Disabled                                                                                                    |          |
|            |     |             |         | 1 = Enabled                                                                                                     |          |

**Register 02h** Power Management (2)

| REGISTER<br>ADDRESS | BIT | LABEL             | DEFAULT | DESCRIPTION                                                               | REFER TO |
|---------------------|-----|-------------------|---------|---------------------------------------------------------------------------|----------|
| R3 (03h)<br>Power   | 13  | LINEOUT1N_EN<br>A | 0       | LINEOUT1N Line Out and LINEOUT1NMIX Enable<br>0 = Disabled                |          |
| Management          |     |                   |         | 1 = Enabled                                                               |          |
| (3)                 | 12  | LINEOUT1P_EN<br>A | 0       | LINEOUT1P Line Out and LINEOUT1PMIX Enable<br>0 = Disabled<br>1 = Enabled |          |


| REGISTER | BIT | LABEL              | DEFAULT | DESCRIPTION                                                                | REFER TO |
|----------|-----|--------------------|---------|----------------------------------------------------------------------------|----------|
| ADDRESS  |     |                    |         |                                                                            |          |
|          | 11  | LINEOUT2N_EN       | 0       | LINEOUT2N Line Out and LINEOUT2NMIX Enable                                 |          |
|          |     | A                  |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |
|          | 10  | LINEOUT2P_EN       | 0       | LINEOUT2P Line Out and LINEOUT2PMIX Enable                                 |          |
|          |     | A                  |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |
|          | 9   | SPKRVOL_ENA        | 0       | SPKMIXR Mixer and SPKRVOL PGA Enable                                       |          |
|          |     |                    |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |
|          |     |                    |         | Note that SPKMIXR and SPKRVOL are also enabled when<br>SPKOUTR_ENA is set. |          |
|          | 8   | SPKLVOL_ENA        | 0       | SPKMIXL Mixer and SPKLVOL PGA Enable                                       |          |
|          |     |                    |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |
|          |     |                    |         | Note that SPKMIXL and SPKLVOL are also enabled when<br>SPKOUTL_ENA is set. |          |
|          | 7   | MIXOUTLVOL_<br>ENA | 0       | MIXOUTL Left Volume Control Enable                                         |          |
|          |     |                    |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |
|          | 6   | MIXOUTRVOL_<br>ENA | 0       | MIXOUTR Right Volume Control Enable                                        |          |
|          |     |                    |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |
|          | 5   | MIXOUTL_ENA        | 0       | MIXOUTL Left Output Mixer Enable                                           |          |
|          |     |                    |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |
|          | 4   | MIXOUTR_ENA        | 0       | MIXOUTR Right Output Mixer Enable                                          |          |
|          |     |                    |         | 0 = Disabled                                                               |          |
|          |     |                    |         | 1 = Enabled                                                                |          |

**Register 03h** Power Management (3)

| REGISTER   | BIT | LABEL        | DEFAULT | DESCRIPTION                                            | REFER TO |
|------------|-----|--------------|---------|--------------------------------------------------------|----------|
| ADDRESS    |     |              |         |                                                        |          |
| R4 (04h)   | 13  | AIF2ADCL_ENA | 0       | Enable AIF2ADC (Left) output path                      |          |
| Power      |     |              |         | 0 = Disabled                                           |          |
| Management |     |              |         | 1 = Enabled                                            |          |
| (4)        | 12  | AIF2ADCR_EN  | 0       | Enable AIF2ADC (Right) output path                     |          |
|            |     | A            |         | 0 = Disabled                                           |          |
|            |     |              |         | 1 = Enabled                                            |          |
|            | 11  | AIF1ADC2L_EN | 0       | Enable AIF1ADC2 (Left) output path (AIF1, Timeslot 1)  |          |
|            |     | A            |         | 0 = Disabled                                           |          |
|            |     |              |         | 1 = Enabled                                            |          |
|            | 10  | AIF1ADC2R_EN | 0       | Enable AIF1ADC2 (Right) output path (AIF1, Timeslot 1) |          |
|            |     | A            |         | 0 = Disabled                                           |          |
|            |     |              |         | 1 = Enabled                                            |          |
|            | 9   | AIF1ADC1L_EN | 0       | Enable AIF1ADC1 (Left) output path (AIF1, Timeslot 0)  |          |
|            |     | A            |         | 0 = Disabled                                           |          |
|            |     |              |         | 1 = Enabled                                            |          |
|            | 8   | AIF1ADC1R_EN | 0       | Enable AIF1ADC1 (Right) output path (AIF1, Timeslot 0) |          |
|            |     | A            |         | 0 = Disabled                                           |          |
|            |     |              |         | 1 = Enabled                                            |          |
|            | 5   | DMIC2L_ENA   | 0       | Digital microphone DMICDAT2 Left channel enable        |          |
|            |     |              |         | 0 = Disabled                                           |          |
|            |     |              |         |                                                        |          |


| REGISTER | BIT | LABEL      | DEFAULT | DESCRIPTION                                      | REFER TO |
|----------|-----|------------|---------|--------------------------------------------------|----------|
| ADDRESS  |     |            |         |                                                  |          |
|          |     |            |         | 1 = Enabled                                      |          |
|          | 4   | DMIC2R_ENA | 0       | Digital microphone DMICDAT2 Right channel enable |          |
|          |     |            |         | 0 = Disabled                                     |          |
|          |     |            |         | 1 = Enabled                                      |          |
|          | 3   | DMIC1L_ENA | 0       | Digital microphone DMICDAT1 Left channel enable  |          |
|          |     |            |         | 0 = Disabled                                     |          |
|          |     |            |         | 1 = Enabled                                      |          |
|          | 2   | DMIC1R_ENA | 0       | Digital microphone DMICDAT1 Right channel enable |          |
|          |     |            |         | 0 = Disabled                                     |          |
|          |     |            |         | 1 = Enabled                                      |          |
|          | 1   | ADCL_ENA   | 0       | Left ADC Enable                                  |          |
|          |     |            |         | 0 = Disabled                                     |          |
|          |     |            |         | 1 = Enabled                                      |          |
|          | 0   | ADCR_ENA   | 0       | Right ADC Enable                                 |          |
|          |     |            |         | 0 = Disabled                                     |          |
|          |     |            |         | 1 = Enabled                                      |          |

**Register 04h** Power Management (4)

| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                                           | REFER TO |
|---------------------|-----|--------------|---------|-------------------------------------------------------|----------|
| R5 (05h)            | 13  | AIF2DACL_ENA | 0       | Enable AIF2DAC (Left) input path                      |          |
| Power               |     |              |         | 0 = Disabled                                          |          |
| Management          |     |              |         | 1 = Enabled                                           |          |
| (5)                 | 12  | AIF2DACR_EN  | 0       | Enable AIF2DAC (Right) input path                     |          |
|                     |     | A            |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 11  | AIF1DAC2L_EN | 0       | Enable AIF1DAC2 (Left) input path (AIF1, Timeslot 1)  |          |
|                     |     | A            |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 10  | AIF1DAC2R_EN | 0       | Enable AIF1DAC2 (Right) input path (AIF1, Timeslot 1) |          |
|                     |     | A            |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 9   | AIF1DAC1L_EN | 0       | Enable AIF1DAC1 (Left) input path (AIF1, Timeslot 0)  |          |
|                     |     | A            |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 8   | AIF1DAC1R_EN | 0       | Enable AIF1DAC1 (Right) input path (AIF1, Timeslot 0) |          |
|                     |     | A            |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 3   | DAC2L_ENA    | 0       | Left DAC2 Enable                                      |          |
|                     |     |              |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 2   | DAC2R_ENA    | 0       | Right DAC2 Enable                                     |          |
|                     |     |              |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 1   | DAC1L_ENA    | 0       | Left DAC1 Enable                                      |          |
|                     |     |              |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |
|                     | 0   | DAC1R_ENA    | 0       | Right DAC1 Enable                                     |          |
|                     |     |              |         | 0 = Disabled                                          |          |
|                     |     |              |         | 1 = Enabled                                           |          |

**Register 05h** Power Management (5)


| REGISTER<br>ADDRESS | BIT | LABEL               | DEFAULT | DESCRIPTION                                                                                                              | REFER TO |
|---------------------|-----|---------------------|---------|--------------------------------------------------------------------------------------------------------------------------|----------|
| R6 (06h)            | 5   | AIF3_TRI            | 0       | AIF3 Audio Interface tri-state                                                                                           |          |
| Power               |     |                     |         | 0 = AIF3 pins operate normally                                                                                           |          |
| Management          |     |                     |         | 1 = Tri-state all AIF3 interface pins                                                                                    |          |
| (6)                 |     |                     |         | Note that pins not configured as AIF3 functions are not<br>affected by this register.                                    |          |
|                     | 4:3 | AIF3_ADCDAT_        | 00      | GPIO9/ADCDAT3 Source select                                                                                              |          |
|                     |     | SRC [1:0]           |         | 00 = AIF1 ADCDAT1                                                                                                        |          |
|                     |     |                     |         | 01 = AIF2 ADCDAT2                                                                                                        |          |
|                     |     |                     |         | 10 = GPIO5/DACDAT2                                                                                                       |          |
|                     |     |                     |         | 11 = Reserved                                                                                                            |          |
|                     |     |                     |         | Note that GPIO9 must be configured as ADCDAT3. For<br>selection 10, the GPIO5 pin must also be configured as<br>DACDAT2. |          |
|                     | 2   | AIF2_ADCDAT_<br>SRC | 0       | GPIO7/ADCDAT2 Source select                                                                                              |          |
|                     |     |                     |         | 0 = AIF2 ADCDAT2                                                                                                         |          |
|                     |     |                     |         | 1 = GPIO8/DACDAT3                                                                                                        |          |
|                     |     |                     |         | Note that GPIO7 must be configured as ADCDAT2. For<br>selection 1, the GPIO8 pin must also be configured as<br>DACDAT3.  |          |
|                     | 1   | AIF2_DACDAT_        | 0       | AIF2 DACDAT Source select                                                                                                |          |
|                     |     | SRC                 |         | 0 = GPIO5/DACDAT2                                                                                                        |          |
|                     |     |                     |         | 1 = GPIO8/DACDAT3                                                                                                        |          |
|                     |     |                     |         | Note that the selected source must be configured as<br>DACDAT2 or DACDAT3.                                               |          |
|                     | 0   | AIF1_DACDAT_        | 0       | AIF1 DACDAT Source select                                                                                                |          |
|                     |     | SRC                 |         | 0 = DACDAT1                                                                                                              |          |
|                     |     |                     |         | 1 = GPIO8/DACDAT3                                                                                                        |          |
|                     |     |                     |         | Note that, for selection 1, the GPIO8 pin must be configured<br>as DACDAT3.                                              |          |

**Register 06h** Power Management (6)

| REGISTER<br>ADDRESS             | BIT | LABEL                  | DEFAULT | DESCRIPTION                                                                                                                                                                             | REFER TO |
|---------------------------------|-----|------------------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R21 (15h)<br>Input Mixer<br>(1) | 8   | IN1RP_MIXINR<br>_BOOST | 0       | IN1RP Pin (PGA Bypass) to MIXINR Gain Boost.<br>This bit selects the maximum gain setting of the<br>IN1RP_MIXINR_VOL register.<br>0 = Maximum gain is +6dB<br>1 = Maximum gain is +15dB |          |
|                                 | 7   | IN1LP_MIXINL_<br>BOOST | 0       | IN1LP Pin (PGA Bypass) to MIXINL Gain Boost.<br>This bit selects the maximum gain setting of the<br>IN1LP_MIXINL_VOL register.<br>0 = Maximum gain is +6dB<br>1 = Maximum gain is +15dB |          |
|                                 | 6   | INPUTS_CLAM<br>P       | 0       | Input pad VMID clamp<br>0 = Clamp de-activated<br>1 = Clamp activated                                                                                                                   |          |

**Register 15h** Input Mixer (1)


| REGISTER  | BIT | LABEL          | DEFAULT | DESCRIPTION                                                | REFER TO |
|-----------|-----|----------------|---------|------------------------------------------------------------|----------|
| ADDRESS   |     |                |         |                                                            |          |
| R24 (18h) | 8   | IN1_VU         | 0       | Input PGA Volume Update                                    |          |
| Left Line |     |                |         | Writing a 1 to this bit will cause IN1L and IN1R input PGA |          |
| Input 1&2 |     |                |         | volumes to be updated simultaneously                       |          |
| Volume    | 7   | IN1L_MUTE      | 1       | IN1L PGA Mute                                              |          |
|           |     |                |         | 0 = Disable Mute                                           |          |
|           |     |                |         | 1 = Enable Mute                                            |          |
|           | 6   | IN1L_ZC        | 0       | IN1L PGA Zero Cross Detector                               |          |
|           |     |                |         | 0 = Change gain immediately                                |          |
|           |     |                |         | 1 = Change gain on zero cross only                         |          |
|           | 4:0 | IN1L_VOL [4:0] | 0_1011  | IN1L Volume                                                |          |
|           |     |                |         | -16.5dB to +30dB in 1.5dB steps                            |          |

**Register 18h** Left Line Input 1&2 Volume

| REGISTER  | BIT | LABEL          | DEFAULT | DESCRIPTION                                                | REFER TO |
|-----------|-----|----------------|---------|------------------------------------------------------------|----------|
| ADDRESS   |     |                |         |                                                            |          |
| R25 (19h) | 8   | IN2_VU         | 0       | Input PGA Volume Update                                    |          |
| Left Line |     |                |         | Writing a 1 to this bit will cause IN2L and IN2R input PGA |          |
| Input 3&4 |     |                |         | volumes to be updated simultaneously                       |          |
| Volume    | 7   | IN2L_MUTE      | 1       | IN2L PGA Mute                                              |          |
|           |     |                |         | 0 = Disable Mute                                           |          |
|           |     |                |         | 1 = Enable Mute                                            |          |
|           | 6   | IN2L_ZC        | 0       | IN2L PGA Zero Cross Detector                               |          |
|           |     |                |         | 0 = Change gain immediately                                |          |
|           |     |                |         | 1 = Change gain on zero cross only                         |          |
|           | 4:0 | IN2L_VOL [4:0] | 0_1011  | IN2L Volume                                                |          |
|           |     |                |         | -16.5dB to +30dB in 1.5dB steps                            |          |

**Register 19h** Left Line Input 3&4 Volume

| REGISTER<br>ADDRESS                            | BIT | LABEL          | DEFAULT | DESCRIPTION                                                                                                                   | REFER TO |
|------------------------------------------------|-----|----------------|---------|-------------------------------------------------------------------------------------------------------------------------------|----------|
| R26 (1Ah)<br>Right Line<br>Input 1&2<br>Volume | 8   | IN1_VU         | 0       | Input PGA Volume Update<br>Writing a 1 to this bit will cause IN1L and IN1R input PGA<br>volumes to be updated simultaneously |          |
|                                                | 7   | IN1R_MUTE      | 1       | IN1R PGA Mute<br>0 = Disable Mute<br>1 = Enable Mute                                                                          |          |
|                                                | 6   | IN1R_ZC        | 0       | IN1R PGA Zero Cross Detector<br>0 = Change gain immediately<br>1 = Change gain on zero cross only                             |          |
|                                                | 4:0 | IN1R_VOL [4:0] | 0_1011  | IN1R Volume<br>-16.5dB to +30dB in 1.5dB steps                                                                                |          |

**Register 1Ah** Right Line Input 1&2 Volume


| REGISTER   | BIT | LABEL          | DEFAULT | DESCRIPTION                                                | REFER TO |
|------------|-----|----------------|---------|------------------------------------------------------------|----------|
| ADDRESS    |     |                |         |                                                            |          |
| R27 (1Bh)  | 8   | IN2_VU         | 0       | Input PGA Volume Update                                    |          |
| Right Line |     |                |         | Writing a 1 to this bit will cause IN2L and IN2R input PGA |          |
| Input 3&4  |     |                |         | volumes to be updated simultaneously                       |          |
| Volume     | 7   | IN2R_MUTE      | 1       | IN2R PGA Mute                                              |          |
|            |     |                |         | 0 = Disable Mute                                           |          |
|            |     |                |         | 1 = Enable Mute                                            |          |
|            | 6   | IN2R_ZC        | 0       | IN2R PGA Zero Cross Detector                               |          |
|            |     |                |         | 0 = Change gain immediately                                |          |
|            |     |                |         | 1 = Change gain on zero cross only                         |          |
|            | 4:0 | IN2R_VOL [4:0] | 0_1011  | IN2R Volume                                                |          |
|            |     |                |         | -16.5dB to +30dB in 1.5dB steps                            |          |

**Register 1Bh** Right Line Input 3&4 Volume

| REGISTER              | BIT | LABEL       | DEFAULT | DESCRIPTION                                                                              | REFER TO |
|-----------------------|-----|-------------|---------|------------------------------------------------------------------------------------------|----------|
| ADDRESS               |     |             |         |                                                                                          |          |
| R28 (1Ch)             | 8   | HPOUT1_VU   | 0       | Headphone Output PGA Volume Update                                                       |          |
| Left Output<br>Volume |     |             |         | Writing a 1 to this bit will update HPOUT1LVOL and<br>HPOUT1RVOL volumes simultaneously. |          |
|                       | 7   | HPOUT1L_ZC  | 0       | HPOUT1LVOL (Left Headphone Output PGA) Zero Cross<br>Enable                              |          |
|                       |     |             |         | 0 = Zero cross disabled                                                                  |          |
|                       |     |             |         | 1 = Zero cross enabled                                                                   |          |
|                       | 6   | HPOUT1L_MUT | 1       | HPOUT1LVOL (Left Headphone Output PGA) Mute                                              |          |
|                       |     | E_N         |         | 0 = Mute                                                                                 |          |
|                       |     |             |         | 1 = Un-mute                                                                              |          |
|                       | 5:0 | HPOUT1L_VOL | 10_1101 | HPOUT1LVOL (Left Headphone Output PGA) Volume                                            |          |
|                       |     | [5:0]       |         | -57dB to +6dB in 1dB steps                                                               |          |
|                       |     |             |         | 00_0000 = -57dB                                                                          |          |
|                       |     |             |         | 00_0001 = -56dB                                                                          |          |
|                       |     |             |         |  (1dB steps)                                                                            |          |
|                       |     |             |         | 11_1111 = +6dB                                                                           |          |

**Register 1Ch** Left Output Volume

| REGISTER<br>ADDRESS    | BIT | LABEL       | DEFAULT | DESCRIPTION                                                                              | REFER TO |
|------------------------|-----|-------------|---------|------------------------------------------------------------------------------------------|----------|
| R29 (1Dh)              | 8   | HPOUT1_VU   | 0       | Headphone Output PGA Volume Update                                                       |          |
| Right Output<br>Volume |     |             |         | Writing a 1 to this bit will update HPOUT1LVOL and<br>HPOUT1RVOL volumes simultaneously. |          |
|                        | 7   | HPOUT1R_ZC  | 0       | HPOUT1RVOL (Right Headphone Output PGA) Zero Cross<br>Enable                             |          |
|                        |     |             |         | 0 = Zero cross disabled                                                                  |          |
|                        |     |             |         | 1 = Zero cross enabled                                                                   |          |
|                        | 6   | HPOUT1R_MUT | 1       | HPOUT1RVOL (Right Headphone Output PGA) Mute                                             |          |
|                        |     | E_N         |         | 0 = Mute                                                                                 |          |
|                        |     |             |         | 1 = Un-mute                                                                              |          |
|                        | 5:0 | HPOUT1R_VOL | 10_1101 | HPOUT1RVOL (Right Headphone Output PGA) Volume                                           |          |
|                        |     | [5:0]       |         | -57dB to +6dB in 1dB steps                                                               |          |
|                        |     |             |         | 00_0000 = -57dB                                                                          |          |
|                        |     |             |         | 00_0001 = -56dB                                                                          |          |
|                        |     |             |         |  (1dB steps)                                                                            |          |
|                        |     |             |         | 11_1111 = +6dB                                                                           |          |

**Register 1Dh** Right Output Volume


| REGISTER     | BIT | LABEL        | DEFAULT | DESCRIPTION                             | REFER TO |
|--------------|-----|--------------|---------|-----------------------------------------|----------|
| ADDRESS      |     |              |         |                                         |          |
| R30 (1Eh)    | 6   | LINEOUT1N_M  | 1       | LINEOUT1N Line Output Mute              |          |
| Line Outputs |     | UTE          |         | 0 = Un-mute                             |          |
| Volume       |     |              |         | 1 = Mute                                |          |
|              | 5   | LINEOUT1P_M  | 1       | LINEOUT1P Line Output Mute              |          |
|              |     | UTE          |         | 0 = Un-mute                             |          |
|              |     |              |         | 1 = Mute                                |          |
|              | 4   | LINEOUT1_VOL | 0       | LINEOUT1 Line Output Volume             |          |
|              |     |              |         | 0 = 0dB                                 |          |
|              |     |              |         | 1 = -6dB                                |          |
|              |     |              |         | Applies to both LINEOUT1N and LINEOUT1P |          |
|              | 2   | LINEOUT2N_M  | 1       | LINEOUT2N Line Output Mute              |          |
|              |     | UTE          |         | 0 = Un-mute                             |          |
|              |     |              |         | 1 = Mute                                |          |
|              | 1   | LINEOUT2P_M  | 1       | LINEOUT2P Line Output Mute              |          |
|              |     | UTE          |         | 0 = Un-mute                             |          |
|              |     |              |         | 1 = Mute                                |          |
|              | 0   | LINEOUT2_VOL | 0       | LINEOUT2 Line Output Volume             |          |
|              |     |              |         | 0 = 0dB                                 |          |
|              |     |              |         | 1 = -6dB                                |          |
|              |     |              |         | Applies to both LINEOUT2N and LINEOUT2P |          |

**Register 1Eh** Line Outputs Volume

| REGISTER  | BIT | LABEL       | DEFAULT | DESCRIPTION                     | REFER TO |
|-----------|-----|-------------|---------|---------------------------------|----------|
| ADDRESS   |     |             |         |                                 |          |
| R31 (1Fh) | 5   | HPOUT2_MUTE | 1       | HPOUT2 (Earpiece Driver) Mute   |          |
| HPOUT2    |     |             |         | 0 = Un-mute                     |          |
| Volume    |     |             |         | 1 = Mute                        |          |
|           | 4   | HPOUT2_VOL  | 0       | HPOUT2 (Earpiece Driver) Volume |          |
|           |     |             |         | 0 = 0dB                         |          |
|           |     |             |         | 1 = -6dB                        |          |

**Register 1Fh** HPOUT2 Volume

| REGISTER            | BIT | LABEL       | DEFAULT | DESCRIPTION                                                                              | REFER TO |
|---------------------|-----|-------------|---------|------------------------------------------------------------------------------------------|----------|
| ADDRESS             |     |             |         |                                                                                          |          |
| R32 (20h)           | 8   | MIXOUT_VU   | 0       | Mixer Output PGA Volume Update                                                           |          |
| Left OPGA<br>Volume |     |             |         | Writing a 1 to this bit will update MIXOUTLVOL and<br>MIXOUTRVOL volumes simultaneously. |          |
|                     | 7   | MIXOUTL_ZC  | 0       | MIXOUTLVOL (Left Mixer Output PGA) Zero Cross Enable                                     |          |
|                     |     |             |         | 0 = Zero cross disabled                                                                  |          |
|                     |     |             |         | 1 = Zero cross enabled                                                                   |          |
|                     | 6   | MIXOUTL_MUT | 1       | MIXOUTLVOL (Left Mixer Output PGA) Mute                                                  |          |
|                     |     | E_N         |         | 0 = Mute                                                                                 |          |
|                     |     |             |         | 1 = Un-mute                                                                              |          |
|                     | 5:0 | MIXOUTL_VOL | 11_1001 | MIXOUTLVOL (Left Mixer Output PGA) Volume                                                |          |
|                     |     | [5:0]       |         | -57dB to +6dB in 1dB steps                                                               |          |
|                     |     |             |         | 00_0000 = -57dB                                                                          |          |
|                     |     |             |         | 00_0001 = -56dB                                                                          |          |
|                     |     |             |         |  (1dB steps)                                                                            |          |
|                     |     |             |         | 11_1111 = +6dB                                                                           |          |

**Register 20h** Left OPGA Volume


| REGISTER             | BIT | LABEL       | DEFAULT | DESCRIPTION                                                                              | REFER TO |
|----------------------|-----|-------------|---------|------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R33 (21h) | 8   | MIXOUT_VU   | 0       | Mixer Output PGA Volume Update                                                           |          |
| Right OPGA<br>Volume |     |             |         | Writing a 1 to this bit will update MIXOUTLVOL and<br>MIXOUTRVOL volumes simultaneously. |          |
|                      | 7   | MIXOUTR_ZC  | 0       | MIXOUTRVOL (Right Mixer Output PGA) Zero Cross<br>Enable                                 |          |
|                      |     |             |         | 0 = Zero cross disabled                                                                  |          |
|                      |     |             |         | 1 = Zero cross enabled                                                                   |          |
|                      | 6   | MIXOUTR_MUT | 1       | MIXOUTLVOL (Right Mixer Output PGA) Mute                                                 |          |
|                      |     | E_N         |         | 0 = Mute                                                                                 |          |
|                      |     |             |         | 1 = Un-mute                                                                              |          |
|                      | 5:0 | MIXOUTR_VOL | 11_1001 | MIXOUTRVOL (Right Mixer Output PGA) Volume                                               |          |
|                      |     | [5:0]       |         | -57dB to +6dB in 1dB steps                                                               |          |
|                      |     |             |         | 00_0000 = -57dB                                                                          |          |
|                      |     |             |         | 00_0001 = -56dB                                                                          |          |
|                      |     |             |         |  (1dB steps)                                                                            |          |
|                      |     |             |         | 11_1111 = +6dB                                                                           |          |

**Register 21h** Right OPGA Volume

| REGISTER    | BIT | LABEL                   | DEFAULT | DESCRIPTION                                                | REFER TO |
|-------------|-----|-------------------------|---------|------------------------------------------------------------|----------|
| ADDRESS     |     |                         |         |                                                            |          |
| R34 (22h)   | 8   | SPKAB_REF_S             | 0       | Selects Reference for Speaker in Class AB mode             |          |
| SPKMIXL     |     | EL                      |         | 0 = SPKVDD/2                                               |          |
| Attenuation |     |                         |         | 1 = VMID                                                   |          |
|             | 6   | DAC2L_SPKMIX            | 0       | Left DAC2 to SPKMIXL Fine Volume Control                   |          |
|             |     | L_VOL                   |         | 0 = 0dB                                                    |          |
|             |     |                         |         | 1 = -3dB                                                   |          |
|             | 5   | MIXINL_SPKMI<br>XL_VOL  | 0       | MIXINL (Left ADC bypass) to SPKMIXL Fine Volume<br>Control |          |
|             |     |                         |         | 0 = 0dB                                                    |          |
|             |     |                         |         | 1 = -3dB                                                   |          |
|             | 4   | IN1LP_SPKMIX<br>L_VOL   | 0       | IN1LP to SPKMIXL Fine Volume Control                       |          |
|             |     |                         |         | 0 = 0dB                                                    |          |
|             |     |                         |         | 1 = -3dB                                                   |          |
|             | 3   | MIXOUTL_SPK<br>MIXL_VOL | 0       | Left Mixer Output to SPKMIXL Fine Volume Control           |          |
|             |     |                         |         | 0 = 0dB                                                    |          |
|             |     |                         |         | 1 = -3dB                                                   |          |
|             | 2   | DAC1L_SPKMIX            | 0       | Left DAC1 to SPKMIXL Fine Volume Control                   |          |
|             |     | L_VOL                   |         | 0 = 0dB                                                    |          |
|             |     |                         |         | 1 = -3dB                                                   |          |
|             | 1:0 | SPKMIXL_VOL             | 11      | Left Speaker Mixer Volume Control                          |          |
|             |     | [1:0]                   |         | 00 = 0dB                                                   |          |
|             |     |                         |         | 01 = -6dB                                                  |          |
|             |     |                         |         | 10 = -12dB                                                 |          |
|             |     |                         |         | 11 = Mute                                                  |          |

**Register 22h** SPKMIXL Attenuation


| REGISTER    | BIT | LABEL                  | DEFAULT | DESCRIPTION                                                 | REFER TO |
|-------------|-----|------------------------|---------|-------------------------------------------------------------|----------|
| ADDRESS     |     |                        |         |                                                             |          |
| R35 (23h)   | 8   | SPKOUT_CLAS            | 0       | Speaker Class AB Mode Enable                                |          |
| SPKMIXR     |     | SAB                    |         | 0 = Class D mode                                            |          |
| Attenuation |     |                        |         | 1 = Class AB mode                                           |          |
|             | 6   | DAC2R_SPKMI            | 0       | Right DAC2 to SPKMIXR Fine Volume Control                   |          |
|             |     | XR_VOL                 |         | 0 = 0dB                                                     |          |
|             |     |                        |         | 1 = -3dB                                                    |          |
|             | 5   | MIXINR_SPKMI<br>XR_VOL | 0       | MIXINR (Right ADC bypass) to SPKMIXR Fine Volume<br>Control |          |
|             |     |                        |         | 0 = 0dB                                                     |          |
|             |     |                        |         | 1 = -3dB                                                    |          |
|             | 4   | IN1RP_SPKMIX           | 0       | IN1RP to SPKMIXR Fine Volume Control                        |          |
|             |     | R_VOL                  |         | 0 = 0dB                                                     |          |
|             |     |                        |         | 1 = -3dB                                                    |          |
|             | 3   | MIXOUTR_SPK            | 0       | Right Mixer Output to SPKMIXR Fine Volume Control           |          |
|             |     | MIXR_VOL               |         | 0 = 0dB                                                     |          |
|             |     |                        |         | 1 = -3dB                                                    |          |
|             | 2   | DAC1R_SPKMI            | 0       | Right DAC1 to SPKMIXR Fine Volume Control                   |          |
|             |     | XR_VOL                 |         | 0 = 0dB                                                     |          |
|             |     |                        |         | 1 = -3dB                                                    |          |
|             | 1:0 | SPKMIXR_VOL            | 11      | Right Speaker Mixer Volume Control                          |          |
|             |     | [1:0]                  |         | 00 = 0dB                                                    |          |
|             |     |                        |         | 01 = -6dB                                                   |          |
|             |     |                        |         | 10 = -12dB                                                  |          |
|             |     |                        |         | 11 = Mute                                                   |          |

**Register 23h** SPKMIXR Attenuation

| REGISTER  | BIT | LABEL                  | DEFAULT | DESCRIPTION                                       | REFER TO |
|-----------|-----|------------------------|---------|---------------------------------------------------|----------|
| ADDRESS   |     |                        |         |                                                   |          |
| R36 (24h) | 5   | IN2LRP_TO_SP<br>KOUTL  | 0       | Direct Voice (VRXN-VRXP) to Left Speaker Mute     |          |
| SPKOUT    |     |                        |         | 0 = Mute                                          |          |
| Mixers    |     |                        |         | 1 = Un-mute                                       |          |
|           | 4   | SPKMIXL_TO_S           | 1       | SPKMIXL Left Speaker Mixer to Left Speaker Mute   |          |
|           |     | PKOUTL                 |         | 0 = Mute                                          |          |
|           |     |                        |         | 1 = Un-mute                                       |          |
|           | 3   | SPKMIXR_TO_<br>SPKOUTL | 0       | SPKMIXR Right Speaker Mixer to Left Speaker Mute  |          |
|           |     |                        |         | 0 = Mute                                          |          |
|           |     |                        |         | 1 = Un-mute                                       |          |
|           | 2   | IN2LRP_TO_SP<br>KOUTR  | 0       | Direct Voice (VRXN-VRXP) to Right Speaker Mute    |          |
|           |     |                        |         | 0 = Mute                                          |          |
|           |     |                        |         | 1 = Un-mute                                       |          |
|           | 1   | SPKMIXL_TO_S<br>PKOUTR | 0       | SPKMIXL Left Speaker Mixer to Right Speaker Mute  |          |
|           |     |                        |         | 0 = Mute                                          |          |
|           |     |                        |         | 1 = Un-mute                                       |          |
|           | 0   | SPKMIXR_TO_<br>SPKOUTR | 1       | SPKMIXR Right Speaker Mixer to Right Speaker Mute |          |
|           |     |                        |         | 0 = Mute                                          |          |
|           |     |                        |         | 1 = Un-mute                                       |          |

**Register 24h** SPKOUT Mixers



| REGISTER  | BIT | LABEL       | DEFAULT | DESCRIPTION                 | REFER TO |
|-----------|-----|-------------|---------|-----------------------------|----------|
| ADDRESS   |     |             |         |                             |          |
| R37 (25h) | 5:3 | SPKOUTL_BOO | 000     | Left Speaker Gain Boost     |          |
| ClassD    |     | ST [2:0]    |         | 000 = 1.00x boost (+0dB)    |          |
|           |     |             |         | 001 = 1.19x boost (+1.5dB)  |          |
|           |     |             |         | 010 = 1.41x boost (+3.0dB)  |          |
|           |     |             |         | 011 = 1.68x boost (+4.5dB)  |          |
|           |     |             |         | 100 = 2.00x boost (+6.0dB)  |          |
|           |     |             |         | 101 = 2.37x boost (+7.5dB)  |          |
|           |     |             |         | 110 = 2.81x boost (+9.0dB)  |          |
|           |     |             |         | 111 = 3.98x boost (+12.0dB) |          |
|           | 2:0 | SPKOUTR_BO  | 000     | Right Speaker Gain Boost    |          |
|           |     | OST [2:0]   |         | 000 = 1.00x boost (+0dB)    |          |
|           |     |             |         | 001 = 1.19x boost (+1.5dB)  |          |
|           |     |             |         | 010 = 1.41x boost (+3.0dB)  |          |
|           |     |             |         | 011 = 1.68x boost (+4.5dB)  |          |
|           |     |             |         | 100 = 2.00x boost (+6.0dB)  |          |
|           |     |             |         | 101 = 2.37x boost (+7.5dB)  |          |
|           |     |             |         | 110 = 2.81x boost (+9.0dB)  |          |
|           |     |             |         | 111 = 3.98x boost (+12.0dB) |          |

**Register 25h** ClassD

| REGISTER                                       | BIT | LABEL                | DEFAULT | DESCRIPTION                                                                                                                                     | REFER TO |
|------------------------------------------------|-----|----------------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R38 (26h)<br>Speaker<br>Volume Left | 8   | SPKOUT_VU            | 0       | Speaker Output PGA Volume Update<br>Writing a 1 to this bit will update SPKLVOL and SPKRVOL<br>volumes simultaneously.                          |          |
|                                                | 7   | SPKOUTL_ZC           | 0       | SPKLVOL (Left Speaker Output PGA) Zero Cross Enable<br>0 = Zero cross disabled<br>1 = Zero cross enabled                                        |          |
|                                                | 6   | SPKOUTL_MUT<br>E_N   | 1       | SPKLVOL (Left Speaker Output PGA) Mute<br>0 = Mute<br>1 = Un-mute                                                                               |          |
|                                                | 5:0 | SPKOUTL_VOL<br>[5:0] | 11_1001 | SPKLVOL (Left Speaker Output PGA) Volume<br>-57dB to +6dB in 1dB steps<br>00_0000 = -57dB<br>00_0001 = -56dB<br> (1dB steps)<br>11_1111 = +6dB |          |

**Register 26h** Speaker Volume Left


| REGISTER     | BIT | LABEL                | DEFAULT | DESCRIPTION                                             | REFER TO |
|--------------|-----|----------------------|---------|---------------------------------------------------------|----------|
| ADDRESS      |     |                      |         |                                                         |          |
| R39 (27h)    | 8   | SPKOUT_VU            | 0       | Speaker Output PGA Volume Update                        |          |
| Speaker      |     |                      |         | Writing a 1 to this bit will update SPKLVOL and SPKRVOL |          |
| Volume Right |     |                      |         | volumes simultaneously.                                 |          |
|              | 7   | SPKOUTR_ZC           | 0       | SPKRVOL (Right Speaker Output PGA) Zero Cross Enable    |          |
|              |     |                      |         | 0 = Zero cross disabled                                 |          |
|              |     |                      |         | 1 = Zero cross enabled                                  |          |
|              | 6   | SPKOUTR_MUT<br>E_N   | 1       | SPKRVOL (Right Speaker Output PGA) Mute                 |          |
|              |     |                      |         | 0 = Mute                                                |          |
|              |     |                      |         | 1 = Un-mute                                             |          |
|              | 5:0 | SPKOUTR_VOL<br>[5:0] | 11_1001 | SPKRVOL (Right Speaker Output PGA) Volume               |          |
|              |     |                      |         | -57dB to +6dB in 1dB steps                              |          |
|              |     |                      |         | 00_0000 = -57dB                                         |          |
|              |     |                      |         | 00_0001 = -56dB                                         |          |
|              |     |                      |         |  (1dB steps)                                           |          |
|              |     |                      |         | 11_1111 = +6dB                                          |          |

**Register 27h** Speaker Volume Right

| REGISTER           | BIT | LABEL         | DEFAULT | DESCRIPTION                                                              | REFER TO |
|--------------------|-----|---------------|---------|--------------------------------------------------------------------------|----------|
| ADDRESS            |     |               |         |                                                                          |          |
| R40 (28h)          | 7   | IN2LP_TO_IN2L | 0       | IN2L PGA Non-Inverting Input Select                                      |          |
| Input Mixer<br>(2) |     |               |         | 0 = Connected to VMID                                                    |          |
|                    |     |               |         | 1 = Connected to IN2LP                                                   |          |
|                    |     |               |         | Note that VMID_BUF_ENA must be set when using IN2L<br>connected to VMID. |          |
|                    | 6   | IN2LN_TO_IN2L | 0       | IN2L PGA Inverting Input Select                                          |          |
|                    |     |               |         | 0 = Not connected                                                        |          |
|                    |     |               |         | 1 = Connected to IN2LN                                                   |          |
|                    | 5   | IN1LP_TO_IN1L | 0       | IN1L PGA Non-Inverting Input Select                                      |          |
|                    |     |               |         | 0 = Connected to VMID                                                    |          |
|                    |     |               |         | 1 = Connected to IN1LP                                                   |          |
|                    |     |               |         | Note that VMID_BUF_ENA must be set when using IN1L<br>connected to VMID. |          |
|                    | 4   | IN1LN_TO_IN1L | 0       | IN1L PGA Inverting Input Select                                          |          |
|                    |     |               |         | 0 = Not connected                                                        |          |
|                    |     |               |         | 1 = Connected to IN1LN                                                   |          |
|                    | 3   | IN2RP_TO_IN2  | 0       | IN2R PGA Non-Inverting Input Select                                      |          |
|                    |     | R             |         | 0 = Connected to VMID                                                    |          |
|                    |     |               |         | 1 = Connected to IN2RP                                                   |          |
|                    |     |               |         | Note that VMID_BUF_ENA must be set when using IN2R<br>connected to VMID. |          |
|                    | 2   | IN2RN_TO_IN2  | 0       | IN2R PGA Inverting Input Select                                          |          |
|                    |     | R             |         | 0 = Not connected                                                        |          |
|                    |     |               |         | 1 = Connected to IN2RN                                                   |          |
|                    | 1   | IN1RP_TO_IN1  | 0       | IN1R PGA Non-Inverting Input Select                                      |          |
|                    |     | R             |         | 0 = Connected to VMID                                                    |          |
|                    |     |               |         | 1 = Connected to IN1RP                                                   |          |
|                    |     |               |         | Note that VMID_BUF_ENA must be set when using IN1R<br>connected to VMID. |          |
|                    | 0   | IN1RN_TO_IN1  | 0       | IN1R PGA Inverting Input Select                                          |          |
|                    |     | R             |         | 0 = Not connected                                                        |          |
|                    |     |               |         | 1 = Connected to IN1RN                                                   |          |

**Register 28h** Input Mixer (2)


| REGISTER             | BIT | LABEL                        | DEFAULT | DESCRIPTION                                 | REFER TO |
|----------------------|-----|------------------------------|---------|---------------------------------------------|----------|
| ADDRESS<br>R41 (29h) | 8   | IN2L_TO_MIXIN                | 0       | IN2L PGA Output to MIXINL Mute              |          |
| Input Mixer          |     | L                            |         | 0 = Mute                                    |          |
| (3)                  |     |                              |         | 1 = Un-Mute                                 |          |
|                      | 7   | IN2L_MIXINL_V                | 0       | IN2L PGA Output to MIXINL Gain              |          |
|                      |     | OL                           |         | 0 = 0dB                                     |          |
|                      |     |                              |         | 1 = +30dB                                   |          |
|                      | 5   | IN1L_TO_MIXIN<br>L           | 0       | IN1L PGA Output to MIXINL Mute              |          |
|                      |     |                              |         | 0 = Mute                                    |          |
|                      |     |                              |         | 1 = Un-Mute                                 |          |
|                      | 4   | IN1L_MIXINL_V<br>OL          | 0       | IN1L PGA Output to MIXINL Gain              |          |
|                      |     |                              |         | 0 = 0dB                                     |          |
|                      |     |                              |         | 1 = +30dB                                   |          |
|                      | 2:0 | MIXOUTL_MIXI<br>NL_VOL [2:0] | 000     | Record Path MIXOUTL to MIXINL Gain and Mute |          |
|                      |     |                              |         | 000 = Mute                                  |          |
|                      |     |                              |         | 001 = -12dB                                 |          |
|                      |     |                              |         | 010 = -9dB                                  |          |
|                      |     |                              |         | 011 = -6dB                                  |          |
|                      |     |                              |         | 100 = -3dB                                  |          |
|                      |     |                              |         | 101 = 0dB                                   |          |
|                      |     |                              |         | 110 = +3dB                                  |          |
|                      |     |                              |         | 111 = +6dB                                  |          |

**Register 29h** Input Mixer (3)

| REGISTER    | BIT | LABEL                        | DEFAULT | DESCRIPTION                                 | REFER TO |
|-------------|-----|------------------------------|---------|---------------------------------------------|----------|
| ADDRESS     |     |                              |         |                                             |          |
| R42 (2Ah)   | 8   | IN2R_TO_MIXIN                | 0       | IN2R PGA Output to MIXINR Mute              |          |
| Input Mixer |     | R                            |         | 0 = Mute                                    |          |
| (4)         |     |                              |         | 1 = Un-Mute                                 |          |
|             | 7   | IN2R_MIXINR_                 | 0       | IN2R PGA Output to MIXINR Gain              |          |
|             |     | VOL                          |         | 0 = 0dB                                     |          |
|             |     |                              |         | 1 = +30dB                                   |          |
|             | 5   | IN1R_TO_MIXIN<br>R           | 0       | IN1R PGA Output to MIXINR Mute              |          |
|             |     |                              |         | 0 = Mute                                    |          |
|             |     |                              |         | 1 = Un-Mute                                 |          |
|             | 4   | IN1R_MIXINR_                 | 0       | IN1R PGA Output to MIXINR Gain              |          |
|             |     | VOL                          |         | 0 = 0dB                                     |          |
|             |     |                              |         | 1 = +30dB                                   |          |
|             | 2:0 | MIXOUTR_MIXI<br>NR_VOL [2:0] | 000     | Record Path MIXOUTR to MIXINR Gain and Mute |          |
|             |     |                              |         | 000 = Mute                                  |          |
|             |     |                              |         | 001 = -12dB                                 |          |
|             |     |                              |         | 010 = -9dB                                  |          |
|             |     |                              |         | 011 = -6dB                                  |          |
|             |     |                              |         | 100 = -3dB                                  |          |
|             |     |                              |         | 101 = 0dB                                   |          |
|             |     |                              |         | 110 = +3dB                                  |          |
|             |     |                              |         | 111 = +6dB                                  |          |

**Register 2Ah** Input Mixer (4)


| REGISTER    | BIT | LABEL                       | DEFAULT | DESCRIPTION                                                                              | REFER TO |
|-------------|-----|-----------------------------|---------|------------------------------------------------------------------------------------------|----------|
| ADDRESS     |     |                             |         |                                                                                          |          |
| R43 (2Bh)   | 8:6 | IN1LP_MIXINL_               | 000     | IN1LP Pin (PGA Bypass) to MIXINL Gain and Mute                                           |          |
| Input Mixer |     | VOL [2:0]                   |         | 000 = Mute                                                                               |          |
| (5)         |     |                             |         | 001 = -12dB                                                                              |          |
|             |     |                             |         | 010 = -9dB                                                                               |          |
|             |     |                             |         | 011 = -6dB                                                                               |          |
|             |     |                             |         | 100 = -3dB                                                                               |          |
|             |     |                             |         | 101 = 0dB                                                                                |          |
|             |     |                             |         | 110 = +3dB                                                                               |          |
|             |     |                             |         | 111 = +6dB (see note below).                                                             |          |
|             |     |                             |         | When IN1LP_MIXINL_BOOST is set, then the maximum                                         |          |
|             |     |                             |         | gain setting is increased to +15dB, ie. 111 = +15dB.                                     |          |
|             |     |                             |         | Note that VMID_BUF_ENA must be set when using the<br>IN1LP (PGA Bypass) input to MIXINL. |          |
|             | 2:0 | IN2LRP_MIXINL<br>_VOL [2:0] | 000     | RXVOICE Differential Input (VRXP-VRXN) to MIXINL Gain<br>and Mute                        |          |
|             |     |                             |         | 000 = Mute                                                                               |          |
|             |     |                             |         | 001 = -12dB                                                                              |          |
|             |     |                             |         | 010 = -9dB                                                                               |          |
|             |     |                             |         | 011 = -6dB                                                                               |          |
|             |     |                             |         | 100 = -3dB                                                                               |          |
|             |     |                             |         | 101 = 0dB                                                                                |          |
|             |     |                             |         | 110 = +3dB                                                                               |          |
|             |     |                             |         | 111 = +6dB                                                                               |          |

**Register 2Bh** Input Mixer (5)

| REGISTER             | BIT | LABEL                       | DEFAULT | DESCRIPTION                                                                              | REFER TO |
|----------------------|-----|-----------------------------|---------|------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R44 (2Ch) | 8:6 | IN1RP_MIXINR                | 000     | IN1RP Pin (PGA Bypass) to MIXINR Gain and Mute                                           |          |
| Input Mixer          |     | _VOL [2:0]                  |         | 000 = Mute                                                                               |          |
| (6)                  |     |                             |         | 001 = -12dB                                                                              |          |
|                      |     |                             |         | 010 = -9dB                                                                               |          |
|                      |     |                             |         | 011 = -6dB                                                                               |          |
|                      |     |                             |         | 100 = -3dB                                                                               |          |
|                      |     |                             |         | 101 = 0dB                                                                                |          |
|                      |     |                             |         | 110 = +3dB                                                                               |          |
|                      |     |                             |         | 111 = +6dB (see note below).                                                             |          |
|                      |     |                             |         | When IN1RP_MIXINR_BOOST is set, then the maximum                                         |          |
|                      |     |                             |         | gain setting is increased to +15dB, ie. 111 = +15dB.                                     |          |
|                      |     |                             |         | Note that VMID_BUF_ENA must be set when using the<br>IN1RP (PGA Bypass) input to MIXINR. |          |
|                      | 2:0 | IN2LRP_MIXIN<br>R_VOL [2:0] | 000     | RXVOICE Differential Input (VRXP-VRXN) to MIXINR Gain<br>and Mute                        |          |
|                      |     |                             |         | 000 = Mute                                                                               |          |
|                      |     |                             |         | 001 = -12dB                                                                              |          |
|                      |     |                             |         | 010 = -9dB                                                                               |          |
|                      |     |                             |         | 011 = -6dB                                                                               |          |
|                      |     |                             |         | 100 = -3dB                                                                               |          |
|                      |     |                             |         | 101 = 0dB                                                                                |          |
|                      |     |                             |         | 110 = +3dB                                                                               |          |
|                      |     |                             |         | 111 = +6dB                                                                               |          |

**Register 2Ch** Input Mixer (6)


| REGISTER<br>ADDRESS | BIT | LABEL                | DEFAULT | DESCRIPTION                                                                  | REFER TO |
|---------------------|-----|----------------------|---------|------------------------------------------------------------------------------|----------|
| R45 (2Dh)           | 8   | DAC1L_TO_HP          | 0       | HPOUT1LVOL (Left Headphone Output PGA) Input Select                          |          |
| Output Mixer        |     | OUT1L                |         | 0 = MIXOUTL                                                                  |          |
| (1)                 |     |                      |         | 1 = DAC1L                                                                    |          |
|                     | 7   | MIXINR_TO_MI         | 0       | MIXINR Output (Right ADC bypass) to MIXOUTL Mute                             |          |
|                     |     | XOUTL                |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |
|                     | 6   | MIXINL_TO_MI         | 0       | MIXINL Output (Left ADC bypass) to MIXOUTL Mute                              |          |
|                     |     | XOUTL                |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |
|                     | 5   | IN2RN_TO_MIX         | 0       | IN2RN to MIXOUTL Mute                                                        |          |
|                     |     | OUTL                 |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |
|                     |     |                      |         | Note that VMID_BUF_ENA must be set when using the<br>IN2RN input to MIXOUTL. |          |
|                     | 4   | IN2LN_TO_MIX<br>OUTL | 0       | IN2LN to MIXOUTL Mute                                                        |          |
|                     |     |                      |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |
|                     |     |                      |         | Note that VMID_BUF_ENA must be set when using the<br>IN2LN input to MIXOUTL. |          |
|                     | 3   | IN1R_TO_MIXO<br>UTL  | 0       | IN1R PGA Output to MIXOUTL Mute                                              |          |
|                     |     |                      |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |
|                     | 2   | IN1L_TO_MIXO<br>UTL  | 0       | IN1L PGA Output to MIXOUTL Mute                                              |          |
|                     |     |                      |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |
|                     | 1   | IN2LP_TO_MIX<br>OUTL | 0       | IN2LP to MIXOUTL Mute                                                        |          |
|                     |     |                      |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |
|                     |     |                      |         | Note that VMID_BUF_ENA must be set when using the<br>IN2LP input to MIXOUTL. |          |
|                     | 0   | DAC1L_TO_MIX         | 0       | Left DAC1 to MIXOUTL Mute                                                    |          |
|                     |     | OUTL                 |         | 0 = Mute                                                                     |          |
|                     |     |                      |         | 1 = Un-mute                                                                  |          |

**Register 2Dh** Output Mixer (1)

| REGISTER<br>ADDRESS       | BIT | LABEL                 | DEFAULT | DESCRIPTION                                             | REFER TO |
|---------------------------|-----|-----------------------|---------|---------------------------------------------------------|----------|
| R46 (2Eh)<br>Output Mixer | 8   | DAC1R_TO_HP<br>OUT1R  | 0       | HPOUT1RVOL (Right Headphone Output PGA) Input<br>Select |          |
| (2)                       |     |                       |         | 0 = MIXOUTR                                             |          |
|                           |     |                       |         | 1 = DAC1R                                               |          |
|                           | 7   | MIXINL_TO_MI<br>XOUTR | 0       | MIXINL Output (Left ADC bypass) to MIXOUTR Mute         |          |
|                           |     |                       |         | 0 = Mute                                                |          |
|                           |     |                       |         | 1 = Un-mute                                             |          |
|                           | 6   | MIXINR_TO_MI<br>XOUTR | 0       | MIXINR Output (Right ADC bypass) to MIXOUTR Mute        |          |
|                           |     |                       |         | 0 = Mute                                                |          |
|                           |     |                       |         | 1 = Un-mute                                             |          |
|                           | 5   | IN2LN_TO_MIX<br>OUTR  | 0       | IN2LN to MIXOUTR Mute                                   |          |
|                           |     |                       |         | 0 = Mute                                                |          |
|                           |     |                       |         | 1 = Un-mute                                             |          |
|                           |     |                       |         | Note that VMID_BUF_ENA must be set when using the       |          |


| REGISTER | BIT | LABEL                | DEFAULT | DESCRIPTION                                                                  | REFER TO |
|----------|-----|----------------------|---------|------------------------------------------------------------------------------|----------|
| ADDRESS  |     |                      |         |                                                                              |          |
|          |     |                      |         | IN2LN input to MIXOUTR.                                                      |          |
|          |     |                      |         | IN2RN to MIXOUTR Mute                                                        |          |
|          | 4   | IN2RN_TO_MIX<br>OUTR | 0       |                                                                              |          |
|          |     |                      |         | 0 = Mute                                                                     |          |
|          |     |                      |         | 1 = Un-mute                                                                  |          |
|          |     |                      |         | Note that VMID_BUF_ENA must be set when using the<br>IN2RN input to MIXOUTR. |          |
|          | 3   | IN1L_TO_MIXO<br>UTR  | 0       | IN1L PGA Output to MIXOUTR Mute                                              |          |
|          |     |                      |         | 0 = Mute                                                                     |          |
|          |     |                      |         | 1 = Un-mute                                                                  |          |
|          | 2   | IN1R_TO_MIXO<br>UTR  | 0       | IN1R PGA Output to MIXOUTR Mute                                              |          |
|          |     |                      |         | 0 = Mute                                                                     |          |
|          |     |                      |         | 1 = Un-mute                                                                  |          |
|          | 1   | IN2RP_TO_MIX<br>OUTR | 0       | IN2RP to MIXOUTR Mute                                                        |          |
|          |     |                      |         | 0 = Mute                                                                     |          |
|          |     |                      |         | 1 = Un-mute                                                                  |          |
|          |     |                      |         | Note that VMID_BUF_ENA must be set when using the<br>IN2RP input to MIXOUTR. |          |
|          | 0   | DAC1R_TO_MI          | 0       | Right DAC1 to MIXOUTR Mute                                                   |          |
|          |     | XOUTR                |         | 0 = Mute                                                                     |          |
|          |     |                      |         | 1 = Un-mute                                                                  |          |

**Register 2Eh** Output Mixer (2)

| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                       | REFER TO |
|--------------|------|--------------|---------|-----------------------------------|----------|
| ADDRESS      |      |              |         |                                   |          |
| R47 (2Fh)    | 11:9 | IN2LP_MIXOUT | 000     | IN2LP to MIXOUTL Volume           |          |
| Output Mixer |      | L_VOL [2:0]  |         | 0dB to -21dB in 3dB steps         |          |
| (3)          |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |
|              | 8:6  | IN2LN_MIXOUT | 000     | IN2LN to MIXOUTL Volume           |          |
|              |      | L_VOL [2:0]  |         | 0dB to -21dB in 3dB steps         |          |
|              |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |
|              | 5:3  | IN1R_MIXOUTL | 000     | IN1R PGA Output to MIXOUTL Volume |          |
|              |      | _VOL [2:0]   |         | 0dB to -21dB in 3dB steps         |          |
|              |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |
|              | 2:0  | IN1L_MIXOUTL | 000     | IN1L PGA Output to MIXOUTL Volume |          |
|              |      | _VOL [2:0]   |         | 0dB to -21dB in 3dB steps         |          |
|              |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |

**Register 2Fh** Output Mixer (3)


| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                       | REFER TO |
|--------------|------|--------------|---------|-----------------------------------|----------|
| ADDRESS      |      |              |         |                                   |          |
| R48 (30h)    | 11:9 | IN2RP_MIXOUT | 000     | IN2RP to MIXOUTR Volume           |          |
| Output Mixer |      | R_VOL [2:0]  |         | 0dB to -21dB in 3dB steps         |          |
| (4)          |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |
|              | 8:6  | IN2RN_MIXOUT | 000     | IN2RN to MIXOUTR Volume           |          |
|              |      | R_VOL [2:0]  |         | 0dB to -21dB in 3dB steps         |          |
|              |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |
|              | 5:3  | IN1L_MIXOUTR | 000     | IN1L PGA Output to MIXOUTR Volume |          |
|              |      | _VOL [2:0]   |         | 0dB to -21dB in 3dB steps         |          |
|              |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |
|              | 2:0  | IN1R_MIXOUTR | 000     | IN1R PGA Output to MIXOUTR Volume |          |
|              |      | _VOL [2:0]   |         | 0dB to -21dB in 3dB steps         |          |
|              |      |              |         | 000 = 0dB                         |          |
|              |      |              |         | 001 = -3dB                        |          |
|              |      |              |         | (3dB steps)                      |          |
|              |      |              |         | 111 = -21dB                       |          |

**Register 30h** Output Mixer (4)

| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                                        | REFER TO |
|--------------|------|--------------|---------|----------------------------------------------------|----------|
| ADDRESS      |      |              |         |                                                    |          |
| R49 (31h)    | 11:9 | DAC1L_MIXOU  | 000     | Left DAC1 to MIXOUTL Volume                        |          |
| Output Mixer |      | TL_VOL [2:0] |         | 0dB to -21dB in 3dB steps                          |          |
| (5)          |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |
|              | 8:6  | IN2RN_MIXOUT | 000     | IN2RN to MIXOUTL Volume                            |          |
|              |      | L_VOL [2:0]  |         | 0dB to -21dB in 3dB steps                          |          |
|              |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |
|              | 5:3  | MIXINR_MIXOU | 000     | MIXINR Output (Right ADC bypass) to MIXOUTL Volume |          |
|              |      | TL_VOL [2:0] |         | 0dB to -21dB in 3dB steps                          |          |
|              |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |
|              | 2:0  | MIXINL_MIXOU | 000     | MIXINL Output (Left ADC bypass) to MIXOUTL Volume  |          |
|              |      | TL_VOL [2:0] |         | 0dB to -21dB in 3dB steps                          |          |
|              |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |

**Register 31h** Output Mixer (5)


| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                                        | REFER TO |
|--------------|------|--------------|---------|----------------------------------------------------|----------|
| ADDRESS      |      |              |         |                                                    |          |
| R50 (32h)    | 11:9 | DAC1R_MIXOU  | 000     | Right DAC1 to MIXOUTR Volume                       |          |
| Output Mixer |      | TR_VOL [2:0] |         | 0dB to -21dB in 3dB steps                          |          |
| (6)          |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |
|              | 8:6  | IN2LN_MIXOUT | 000     | IN2LN to MIXOUTR Volume                            |          |
|              |      | R_VOL [2:0]  |         | 0dB to -21dB in 3dB steps                          |          |
|              |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |
|              | 5:3  | MIXINL_MIXOU | 000     | MIXINL Output (Left ADC bypass) to MIXOUTR Volume  |          |
|              |      | TR_VOL [2:0] |         | 0dB to -21dB in 3dB steps                          |          |
|              |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |
|              | 2:0  | MIXINR_MIXOU | 000     | MIXINR Output (Right ADC bypass) to MIXOUTR Volume |          |
|              |      | TR_VOL [2:0] |         | 0dB to -21dB in 3dB steps                          |          |
|              |      |              |         | 000 = 0dB                                          |          |
|              |      |              |         | 001 = -3dB                                         |          |
|              |      |              |         | (3dB steps)                                       |          |
|              |      |              |         | 111 = -21dB                                        |          |

**Register 32h** Output Mixer (6)

| REGISTER<br>ADDRESS          | BIT | LABEL                    | DEFAULT | DESCRIPTION                                            | REFER TO |
|------------------------------|-----|--------------------------|---------|--------------------------------------------------------|----------|
| R51 (33h)<br>HPOUT2<br>Mixer | 5   | IN2LRP_TO_HP<br>OUT2     | 0       | Direct Voice (VRXN-VRXP) to Earpiece Driver            |          |
|                              |     |                          |         | 0 = Mute                                               |          |
|                              |     |                          |         | 1 = Un-mute                                            |          |
|                              | 4   | MIXOUTLVOL_<br>TO_HPOUT2 | 0       | MIXOUTLVOL (Left Output Mixer PGA) to Earpiece Driver  |          |
|                              |     |                          |         | 0 = Mute                                               |          |
|                              |     |                          |         | 1 = Un-mute                                            |          |
|                              | 3   | MIXOUTRVOL_<br>TO_HPOUT2 | 0       | MIXOUTRVOL (Right Output Mixer PGA) to Earpiece Driver |          |
|                              |     |                          |         | 0 = Mute                                               |          |
|                              |     |                          |         | 1 = Un-mute                                            |          |

**Register 33h** HPOUT2 Mixer


| REGISTER       | BIT | LABEL                    | DEFAULT | DESCRIPTION                                            | REFER TO |
|----------------|-----|--------------------------|---------|--------------------------------------------------------|----------|
| ADDRESS        |     |                          |         |                                                        |          |
| R52 (34h)      | 6   | MIXOUTL_TO_L             | 0       | MIXOUTL to Single-Ended Line Output on LINEOUT1N       |          |
| Line Mixer (1) |     | INEOUT1N                 |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT1_MODE = 1)                                    |          |
|                | 5   | MIXOUTR_TO_              | 0       | MIXOUTR to Single-Ended Line Output on LINEOUT1N       |          |
|                |     | LINEOUT1N                |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT1_MODE = 1)                                    |          |
|                | 4   | LINEOUT1_MO<br>DE        | 0       | LINEOUT1 Mode Select                                   |          |
|                |     |                          |         | 0 = Differential                                       |          |
|                |     |                          |         | 1 = Single-Ended                                       |          |
|                | 2   | IN1R_TO_LINE<br>OUT1P    | 0       | IN1R Input PGA to Differential Line Output on LINEOUT1 |          |
|                |     |                          |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT1_MODE = 0)                                    |          |
|                | 1   | IN1L_TO_LINE<br>OUT1P    | 0       | IN1L Input PGA to Differential Line Output on LINEOUT1 |          |
|                |     |                          |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT1_MODE = 0)                                    |          |
|                | 0   | MIXOUTL_TO_L<br>INEOUT1P | 0       | Differential Mode (LINEOUT1_MODE = 0):                 |          |
|                |     |                          |         | MIXOUTL to Differential Output on LINEOUT1             |          |
|                |     |                          |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         |                                                        |          |
|                |     |                          |         | Single Ended Mode (LINEOUT1_MODE = 1):                 |          |
|                |     |                          |         | MIXOUTL to Single-Ended Line Output on LINEOUT1P       |          |
|                |     |                          |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |

**Register 34h** Line Mixer (1)

| REGISTER       | BIT | LABEL                    | DEFAULT | DESCRIPTION                                            | REFER TO |
|----------------|-----|--------------------------|---------|--------------------------------------------------------|----------|
| ADDRESS        |     |                          |         |                                                        |          |
| R53 (35h)      | 6   | MIXOUTR_TO_              | 0       | MIXOUTR to Single-Ended Line Output on LINEOUT2N       |          |
| Line Mixer (2) |     | LINEOUT2N                |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT2_MODE = 1)                                    |          |
|                | 5   | MIXOUTL_TO_L<br>INEOUT2N | 0       | MIXOUTL to Single-Ended Line Output on LINEOUT2N       |          |
|                |     |                          |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT2_MODE = 1)                                    |          |
|                | 4   | LINEOUT2_MO<br>DE        | 0       | LINEOUT2 Mode Select                                   |          |
|                |     |                          |         | 0 = Differential                                       |          |
|                |     |                          |         | 1 = Single-Ended                                       |          |
|                | 2   | IN1L_TO_LINE<br>OUT2P    | 0       | IN1L Input PGA to Differential Line Output on LINEOUT2 |          |
|                |     |                          |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT2_MODE = 0)                                    |          |
|                | 1   | IN1R_TO_LINE<br>OUT2P    | 0       | IN1R Input PGA to Differential Line Output on LINEOUT2 |          |
|                |     |                          |         | 0 = Mute                                               |          |
|                |     |                          |         | 1 = Un-mute                                            |          |
|                |     |                          |         | (LINEOUT2_MODE = 0)                                    |          |


| REGISTER | BIT | LABEL       | DEFAULT | DESCRIPTION                                      | REFER TO |
|----------|-----|-------------|---------|--------------------------------------------------|----------|
| ADDRESS  |     |             |         |                                                  |          |
|          | 0   | MIXOUTR_TO_ | 0       | Differential Mode (LINEOUT2_MODE = 0):           |          |
|          |     | LINEOUT2P   |         | MIXOUTR to Differential Output on LINEOUT2       |          |
|          |     |             |         | 0 = Mute                                         |          |
|          |     |             |         | 1 = Un-mute                                      |          |
|          |     |             |         | Single-Ended Mode (LINEOUT2_MODE = 0):           |          |
|          |     |             |         | MIXOUTR to Single-Ended Line Output on LINEOUT2P |          |
|          |     |             |         | 0 = Mute                                         |          |
|          |     |             |         | 1 = Un-mute                                      |          |

**Register 35h** Line Mixer (2)

| REGISTER<br>ADDRESS  | BIT | LABEL                  | DEFAULT | DESCRIPTION                                                                  | REFER TO |
|----------------------|-----|------------------------|---------|------------------------------------------------------------------------------|----------|
| R54 (36h)<br>Speaker | 9   | DAC2L_TO_SP<br>KMIXL   | 0       | Left DAC2 to SPKMIXL Mute                                                    |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
| Mixer                |     |                        |         | 1 = Un-mute                                                                  |          |
|                      | 8   | DAC2R_TO_SP            | 0       | Right DAC2 to SPKMIXR Mute                                                   |          |
|                      |     | KMIXR                  |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      | 7   | MIXINL_TO_SP           | 0       | MIXINL (Left ADC bypass) to SPKMIXL Mute                                     |          |
|                      |     | KMIXL                  |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      | 6   | MIXINR_TO_SP<br>KMIXR  | 0       | MIXINR (Right ADC bypass) to SPKMIXR Mute                                    |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      | 5   | IN1LP_TO_SPK<br>MIXL   | 0       | IN1LP to SPKMIXL Mute                                                        |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      |     |                        |         | Note that VMID_BUF_ENA must be set when using the<br>IN1LP input to SPKMIXL. |          |
|                      | 4   | IN1RP_TO_SPK<br>MIXR   | 0       | IN1RP to SPKMIXR Mute                                                        |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      |     |                        |         | Note that VMID_BUF_ENA must be set when using the<br>IN1RP input to SPKMIXR. |          |
|                      | 3   | MIXOUTL_TO_<br>SPKMIXL | 0       | Left Mixer Output to SPKMIXL Mute                                            |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      | 2   | MIXOUTR_TO_<br>SPKMIXR | 0       | Right Mixer Output to SPKMIXR Mute                                           |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      | 1   | DAC1L_TO_SP<br>KMIXL   | 0       | Left DAC1 to SPKMIXL Mute                                                    |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |
|                      | 0   | DAC1R_TO_SP<br>KMIXR   | 0       | Right DAC1 to SPKMIXR Mute                                                   |          |
|                      |     |                        |         | 0 = Mute                                                                     |          |
|                      |     |                        |         | 1 = Un-mute                                                                  |          |

**Register 36h** Speaker Mixer


| REGISTER<br>ADDRESS                | BIT | LABEL       | DEFAULT | DESCRIPTION                                                                                                                                              | REFER TO |
|------------------------------------|-----|-------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R55 (37h)<br>Additional<br>Control | 7   | LINEOUT1_FB | 0       | Enable ground loop noise feedback on LINEOUT1<br>0 = Disabled<br>1 = Enabled                                                                             |          |
|                                    | 6   | LINEOUT2_FB | 0       | Enable ground loop noise feedback on LINEOUT2<br>0 = Disabled<br>1 = Enabled                                                                             |          |
|                                    | 0   | VROI        | 0       | Buffered VMID to Analogue Line Output Resistance<br>(Disabled Outputs)<br>0 = 20k from buffered VMID to output<br>1 = 500 from buffered VMID to output |          |

**Register 37h** Additional Control

| REGISTER<br>ADDRESS      | BIT | LABEL                    | DEFAULT | DESCRIPTION                                                     | REFER TO |
|--------------------------|-----|--------------------------|---------|-----------------------------------------------------------------|----------|
| R56 (38h)<br>AntiPOP (1) | 7   | LINEOUT_VMID<br>_BUF_ENA | 0       | Enables VMID reference for line outputs in single-ended<br>mode |          |
|                          |     |                          |         | 0 = Disabled                                                    |          |
|                          |     |                          |         | 1 = Enabled                                                     |          |
|                          | 6   | HPOUT2_IN_EN<br>A        | 0       | HPOUT2MIX Mixer and Input Stage Enable                          |          |
|                          |     |                          |         | 0 = Disabled                                                    |          |
|                          |     |                          |         | 1 = Enabled                                                     |          |
|                          | 5   | LINEOUT1_DIS<br>CH       | 0       | Discharges LINEOUT1P and LINEOUT1N outputs                      |          |
|                          |     |                          |         | 0 = Not active                                                  |          |
|                          |     |                          |         | 1 = Actively discharging LINEOUT1P and LINEOUT1N                |          |
|                          | 4   | LINEOUT2_DIS             | 0       | Discharges LINEOUT2P and LINEOUT2N outputs                      |          |
|                          |     | CH                       |         | 0 = Not active                                                  |          |
|                          |     |                          |         | 1 = Actively discharging LINEOUT2P and LINEOUT2N                |          |

**Register 38h** AntiPOP (1)

| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                                                                                                                                                                            | REFER TO |
|---------------------|-----|--------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R57 (39h)           | 8   | MICB2_DISCH  | 0       | Microphone Bias 2 Discharge                                                                                                                                                                                                                            |          |
| AntiPOP (2)         |     |              |         | 0 = MICBIAS2 floating when disabled                                                                                                                                                                                                                    |          |
|                     |     |              |         | 1 = MICBIAS2 discharged when disabled                                                                                                                                                                                                                  |          |
|                     | 7   | MICB1_DISCH  | 0       | Microphone Bias 1 Discharge                                                                                                                                                                                                                            |          |
|                     |     |              |         | 0 = MICBIAS1 floating when disabled                                                                                                                                                                                                                    |          |
|                     |     |              |         | 1 = MICBIAS1 discharged when disabled                                                                                                                                                                                                                  |          |
|                     | 6:5 | VMID_RAMP    | 00      | VMID soft start enable / slew rate control                                                                                                                                                                                                             |          |
|                     |     | [1:0]        |         | 00 = Normal slow start                                                                                                                                                                                                                                 |          |
|                     |     |              |         | 01 = Normal fast start                                                                                                                                                                                                                                 |          |
|                     |     |              |         | 10 = Soft slow start                                                                                                                                                                                                                                   |          |
|                     |     |              |         | 11 = Soft fast start                                                                                                                                                                                                                                   |          |
|                     |     |              |         | If VMID_RAMP = 1X is selected for VMID start-up or shut<br>down, then the soft-start circuit must be reset by setting<br>VMID_RAMP=00 after VMID is disabled, before VMID is re<br>enabled. VMID is disabled / enabled using the VMID_SEL<br>register. |          |
|                     | 3   | VMID_BUF_EN  | 0       | VMID Buffer Enable                                                                                                                                                                                                                                     |          |
|                     |     | A            |         | 0 = Disabled                                                                                                                                                                                                                                           |          |
|                     |     |              |         | 1 = Enabled (provided VMID_SEL > 00)                                                                                                                                                                                                                   |          |
|                     | 2   | STARTUP_BIAS | 0       | Enables the Start-Up bias current generator                                                                                                                                                                                                            |          |


| REGISTER | BIT | LABEL      | DEFAULT | DESCRIPTION                     | REFER TO |
|----------|-----|------------|---------|---------------------------------|----------|
| ADDRESS  |     |            |         |                                 |          |
|          |     | _ENA       |         | 0 = Disabled                    |          |
|          |     |            |         | 1 = Enabled                     |          |
|          | 1   | BIAS_SRC   | 0       | Selects the bias current source |          |
|          |     |            |         | 0 = Normal bias                 |          |
|          |     |            |         | 1 = Start-Up bias               |          |
|          | 0   | VMID_DISCH | 0       | Connects VMID to ground         |          |
|          |     |            |         | 0 = Disabled                    |          |
|          |     |            |         | 1 = Enabled                     |          |

**Register 39h** AntiPOP (2)

| REGISTER<br>ADDRESS | BIT | LABEL          | DEFAULT | DESCRIPTION                                                             | REFER TO |
|---------------------|-----|----------------|---------|-------------------------------------------------------------------------|----------|
| R58 (3Ah)           | 7:6 | MICD_SCTHR     | 00      | MICBIAS Short Circuit Current threshold                                 |          |
| MICBIAS             |     | [1:0]          |         | 00 = 300uA                                                              |          |
|                     |     |                |         | 01 = 600uA                                                              |          |
|                     |     |                |         | 10 = 1200uA                                                             |          |
|                     |     |                |         | 11 = 2400uA                                                             |          |
|                     |     |                |         | These values are for AVDD1=3.0V and scale proportionally<br>with AVDD1. |          |
|                     | 5:3 | MICD_THR [2:0] | 000     | MICBIAS Current Detect threshold                                        |          |
|                     |     |                |         | 00X = 150uA                                                             |          |
|                     |     |                |         | 01X = 300uA                                                             |          |
|                     |     |                |         | 10X = 600uA                                                             |          |
|                     |     |                |         | 11X = 1200uA                                                            |          |
|                     |     |                |         | These values are for AVDD1=3.0V and scale proportionally<br>with AVDD1. |          |
|                     | 2   | MICD_ENA       | 0       | MICBIAS Current Detect / Short Circuit Threshold enable                 |          |
|                     |     |                |         | 0 = Disabled                                                            |          |
|                     |     |                |         | 1 = Enabled                                                             |          |
|                     | 1   | MICB2_LVL      | 0       | Microphone Bias 2 Voltage Control                                       |          |
|                     |     |                |         | 0 = 0.9 * AVDD1                                                         |          |
|                     |     |                |         | 1 = 0.65 * AVDD1                                                        |          |
|                     | 0   | MICB1_LVL      | 0       | Microphone Bias 1 Voltage Control                                       |          |
|                     |     |                |         | 0 = 0.9 * AVDD1                                                         |          |
|                     |     |                |         | 1 = 0.65 * AVDD1                                                        |          |

**Register 3Ah** MICBIAS

| REGISTER<br>ADDRESS | BIT | LABEL              | DEFAULT | DESCRIPTION                                                                                                                                                               | REFER TO |
|---------------------|-----|--------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R59 (3Bh)<br>LDO 1  | 3:1 | LDO1_VSEL<br>[2:0] | 110     | LDO1 Output Voltage Select<br>2.4V to 3.1V in 100mV steps<br>000 = 2.4V<br>001 = 2.5V<br>010 = 2.6V<br>011 = 2.7V<br>100 = 2.8V<br>101 = 2.9V<br>110 = 3.0V<br>111 = 3.1V |          |
|                     | 0   | LDO1_DISCH         | 1       | LDO1 Discharge Select                                                                                                                                                     |          |


| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION                                                          | REFER TO |
|---------------------|-----|-------|---------|----------------------------------------------------------------------|----------|
|                     |     |       |         | 0 = LDO1 floating when disabled<br>1 = LDO1 discharged when disabled |          |

**Register 3Bh** LDO 1

| REGISTER  | BIT | LABEL      | DEFAULT | DESCRIPTION                       | REFER TO |
|-----------|-----|------------|---------|-----------------------------------|----------|
| ADDRESS   |     |            |         |                                   |          |
| R60 (3Ch) | 2:1 | LDO2_VSEL  | 01      | LDO2 Output Voltage Select        |          |
| LDO 2     |     | [1:0]      |         | 0.9V to 1.2V in 100mV steps       |          |
|           |     |            |         | 00 = 0.9V                         |          |
|           |     |            |         | 01 = 1.0V                         |          |
|           |     |            |         | 10 = 1.1V                         |          |
|           |     |            |         | 11 = 1.2V                         |          |
|           | 0   | LDO2_DISCH | 1       | LDO2 Discharge Select             |          |
|           |     |            |         | 0 = LDO2 floating when disabled   |          |
|           |     |            |         | 1 = LDO2 discharged when disabled |          |

**Register 3Ch** LDO 2

| REGISTER    | BIT | LABEL  | DEFAULT | DESCRIPTION               | REFER TO |
|-------------|-----|--------|---------|---------------------------|----------|
| ADDRESS     |     |        |         |                           |          |
| R76 (4Ch)   | 15  | CP_ENA | 0       | Enable charge-pump digits |          |
| Charge Pump |     |        |         | 0 = Disable               |          |
| (1)         |     |        |         | 1 = Enable                |          |

**Register 4Ch** Charge Pump (1)

| REGISTER    | BIT | LABEL    | DEFAULT | DESCRIPTION                                      | REFER TO |
|-------------|-----|----------|---------|--------------------------------------------------|----------|
| ADDRESS     |     |          |         |                                                  |          |
| R77 (4Dh)   | 15  | CP_DISCH | 1       | Charge Pump Discharge Select                     |          |
| Charge Pump |     |          |         | 0 = Charge Pump outputs floating when disabled   |          |
| (2)         |     |          |         | 1 = Charge Pump outputs discharged when disabled |          |

**Register 4Dh** Charge Pump (2)

| REGISTER    | BIT | LABEL       | DEFAULT | DESCRIPTION                                                         | REFER TO |
|-------------|-----|-------------|---------|---------------------------------------------------------------------|----------|
| ADDRESS     |     |             |         |                                                                     |          |
| R81 (51h)   | 9:8 | CP_DYN_SRC_ | 00      | Selects the digital audio source for envelope tracking              |          |
| Class W (1) |     | SEL [1:0]   |         | 00 = AIF1, DAC Timeslot 0                                           |          |
|             |     |             |         | 01 = AIF1, DAC Timeslot 1                                           |          |
|             |     |             |         | 10 = AIF2, DAC data                                                 |          |
|             |     |             |         | 11 = Reserved                                                       |          |
|             | 0   | CP_DYN_PWR  | 0       | Enable dynamic charge pump power control                            |          |
|             |     |             |         | 0 = charge pump controlled by volume register settings<br>(Class G) |          |
|             |     |             |         | 1 = charge pump controlled by real-time audio level (Class<br>W)    |          |

**Register 51h** Class W (1)


| REGISTER                  | BIT | LABEL                  | DEFAULT | DESCRIPTION                                                                                   | REFER TO |
|---------------------------|-----|------------------------|---------|-----------------------------------------------------------------------------------------------|----------|
| ADDRESS                   |     |                        |         |                                                                                               |          |
| R84 (54h) DC<br>Servo (1) | 13  | DCS_TRIG_SIN<br>GLE_1  | 0       | Writing 1 to this bit selects a single DC offset correction for<br>HPOUT1R.                   |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo single<br>correction is in progress.    |          |
|                           | 12  | DCS_TRIG_SIN<br>GLE_0  | 0       | Writing 1 to this bit selects a single DC offset correction for<br>HPOUT1L.                   |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo single<br>correction is in progress.    |          |
|                           | 9   | DCS_TRIG_SE<br>RIES_1  | 0       | Writing 1 to this bit selects a series of DC offset corrections<br>for HPOUT1R.               |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo DAC<br>Write correction is in progress. |          |
|                           | 8   | DCS_TRIG_SE<br>RIES_0  | 0       | Writing 1 to this bit selects a series of DC offset corrections<br>for HPOUT1L.               |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo DAC<br>Write correction is in progress. |          |
|                           | 5   | DCS_TRIG_STA<br>RTUP_1 | 0       | Writing 1 to this bit selects Start-Up DC Servo mode for<br>HPOUT1R.                          |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo Start<br>Up correction is in progress.  |          |
|                           | 4   | DCS_TRIG_STA<br>RTUP_0 | 0       | Writing 1 to this bit selects Start-Up DC Servo mode for<br>HPOUT1L.                          |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo Start<br>Up correction is in progress.  |          |
|                           | 3   | DCS_TRIG_DA<br>C_WR_1  | 0       | Writing 1 to this bit selects DAC Write DC Servo mode for<br>HPOUT1R.                         |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo DAC<br>Write correction is in progress. |          |
|                           | 2   | DCS_TRIG_DA<br>C_WR_0  | 0       | Writing 1 to this bit selects DAC Write DC Servo mode for<br>HPOUT1L.                         |          |
|                           |     |                        |         | In readback, a value of 1 indicates that the DC Servo DAC<br>Write correction is in progress. |          |
|                           | 1   | DCS_ENA_CHA            | 0       | DC Servo enable for HPOUT1R                                                                   |          |
|                           |     | N_1                    |         | 0 = Disabled                                                                                  |          |
|                           |     |                        |         | 1 = Enabled                                                                                   |          |
|                           | 0   | DCS_ENA_CHA            | 0       | DC Servo enable for HPOUT1L                                                                   |          |
|                           |     | N_0                    |         | 0 = Disabled                                                                                  |          |
|                           |     |                        |         | 1 = Enabled                                                                                   |          |

**Register 54h** DC Servo (1)

| REGISTER<br>ADDRESS       | BIT  | LABEL                         | DEFAULT  | DESCRIPTION                                                                                                                                                                                                  | REFER TO |
|---------------------------|------|-------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R85 (55h) DC<br>Servo (2) | 11:5 | DCS_SERIES_<br>NO_01 [6:0]    | 010_1010 | Number of DC Servo updates to perform in a series event.<br>0 = 1 update<br>1 = 2 updates<br><br>127 = 128 updates                                                                                           |          |
|                           | 3:0  | DCS_TIMER_P<br>ERIOD_01 [3:0] | 1010     | Time between periodic updates. Time is calculated as<br>0.251s x (2^PERIOD),<br>where PERIOD = DCS_TIMER_PERIOD_01.<br>0000 = Off<br>0001 = 0.502s<br><br>1010 = 257s (4min 17s)<br>1111 = 8225s (2hr 17min) |          |

**Register 55h** DC Servo (2)


| REGISTER     | BIT | LABEL                    | DEFAULT                                                                                                                                  | DESCRIPTION                                            | REFER TO |
|--------------|-----|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|----------|
| ADDRESS      |     |                          |                                                                                                                                          |                                                        |          |
| R88 (58h) DC | 9:8 | DCS_CAL_COM              | 00                                                                                                                                       | DC Servo Complete status                               |          |
| Servo        |     | PLETE [1:0]              |                                                                                                                                          | 0 = DAC Write or Start-Up DC Servo mode not completed. |          |
| Readback     |     |                          |                                                                                                                                          | 1 = DAC Write or Start-Up DC Servo mode complete.      |          |
|              |     |                          |                                                                                                                                          | Bit [1] = HPOUT1R                                      |          |
|              |     |                          |                                                                                                                                          | Bit [0] = HPOUT1L                                      |          |
|              | 5:4 | DCS_DAC_WR               | 00                                                                                                                                       | DC Servo DAC Write status                              |          |
|              |     | _COMPLETE<br>[1:0]       |                                                                                                                                          | 0 = DAC Write DC Servo mode not completed.             |          |
|              |     |                          |                                                                                                                                          | 1 = DAC Write DC Servo mode complete.                  |          |
|              |     |                          |                                                                                                                                          | Bit [1] = HPOUT1R                                      |          |
|              |     |                          |                                                                                                                                          | Bit [0] = HPOUT1L                                      |          |
|              | 1:0 | DCS_STARTUP<br>_COMPLETE | DC Servo Start-Up status<br>00<br>0 = Start-Up DC Servo mode not completed.<br>1 = Start-Up DC Servo mode complete.<br>Bit [1] = HPOUT1R |                                                        |          |
|              |     |                          |                                                                                                                                          |                                                        |          |
|              |     | [1:0]                    |                                                                                                                                          |                                                        |          |
|              |     |                          |                                                                                                                                          |                                                        |          |
|              |     |                          |                                                                                                                                          | Bit [0] = HPOUT1L                                      |          |

**Register 58h** DC Servo Readback

| REGISTER<br>ADDRESS         | BIT  | LABEL                      | DEFAULT   | DESCRIPTION                                                                               | REFER TO |
|-----------------------------|------|----------------------------|-----------|-------------------------------------------------------------------------------------------|----------|
| R89 (59h) DC<br>Servo Write | 15:8 | DCS_DAC_WR<br>_VAL_1 [7:0] | 0000_0000 | Writing to this field sets the DC Offset value for HPOUT1R<br>in DAC Write DC Servo mode. |          |
| Val                         |      |                            |           | Reading this field gives the current DC Offset value for<br>HPOUT1R.                      |          |
|                             |      |                            |           | Two's complement format.                                                                  |          |
|                             |      |                            |           | LSB is 0.25mV.                                                                            |          |
|                             |      |                            |           | Range is -32mV to +31.75mV                                                                |          |
|                             | 7:0  | DCS_DAC_WR<br>_VAL_0 [7:0] | 0000_0000 | Writing to this field sets the DC Offset value for HPOUT1L<br>in DAC Write DC Servo mode. |          |
|                             |      |                            |           | Reading this field gives the current DC Offset value for<br>HPOUT1L.                      |          |
|                             |      |                            |           | Two's complement format.                                                                  |          |
|                             |      |                            |           | LSB is 0.25mV.                                                                            |          |
|                             |      |                            |           | Range is -32mV to +31.75mV                                                                |          |

**Register 59h** DC Servo Write Val

| REGISTER    | BIT | LABEL       | DEFAULT | DESCRIPTION                                                                                               | REFER TO |
|-------------|-----|-------------|---------|-----------------------------------------------------------------------------------------------------------|----------|
| ADDRESS     |     |             |         |                                                                                                           |          |
| R96 (60h)   | 7   | HPOUT1L_RMV | 0       | Removes HPOUT1L short                                                                                     |          |
| Analogue HP |     | _SHORT      |         | 0 = HPOUT1L short enabled                                                                                 |          |
| (1)         |     |             |         | 1 = HPOUT1L short removed                                                                                 |          |
|             |     |             |         | For normal operation, this bit should be set as the final step<br>of the HPOUT1L Enable sequence.         |          |
|             | 6   | HPOUT1L_OUT | 0       | Enables HPOUT1L output stage                                                                              |          |
|             |     | P           |         | 0 = Disabled                                                                                              |          |
|             |     |             |         | 1 = Enabled                                                                                               |          |
|             |     |             |         | For normal operation, this bit should be set to 1 after the DC<br>offset cancellation has been scheduled. |          |
|             | 5   | HPOUT1L_DLY | 0       | Enables HPOUT1L intermediate stage                                                                        |          |
|             |     |             |         | 0 = Disabled                                                                                              |          |
|             |     |             |         | 1 = Enabled                                                                                               |          |
|             |     |             |         | For normal operation, this bit should be set to 1 after the                                               |          |


| REGISTER | BIT | LABEL                 | DEFAULT | DESCRIPTION                                                                                                                                                                                                                     | REFER TO |
|----------|-----|-----------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS  |     |                       |         |                                                                                                                                                                                                                                 |          |
|          |     |                       |         | output signal path has been configured, and before DC<br>offset cancellation is scheduled. This bit should be set with<br>at least 20us delay after HPOUT1L_ENA.                                                                |          |
|          | 3   | HPOUT1R_RMV<br>_SHORT | 0       | Removes HPOUT1R short                                                                                                                                                                                                           |          |
|          |     |                       |         | 0 = HPOUT1R short enabled                                                                                                                                                                                                       |          |
|          |     |                       |         | 1 = HPOUT1R short removed                                                                                                                                                                                                       |          |
|          |     |                       |         | For normal operation, this bit should be set as the final step<br>of the HPOUT1R Enable sequence.                                                                                                                               |          |
|          | 2   | HPOUT1R_OUT           | 0       | Enables HPOUT1R output stage                                                                                                                                                                                                    |          |
|          |     | P                     |         | 0 = Disabled                                                                                                                                                                                                                    |          |
|          |     |                       |         | 1 = Enabled                                                                                                                                                                                                                     |          |
|          |     |                       |         | For normal operation, this bit should be set to 1 after the DC<br>offset cancellation has been scheduled.                                                                                                                       |          |
|          | 1   | HPOUT1R_DLY           | 0       | Enables HPOUT1R intermediate stage                                                                                                                                                                                              |          |
|          |     |                       |         | 0 = Disabled                                                                                                                                                                                                                    |          |
|          |     |                       |         | 1 = Enabled                                                                                                                                                                                                                     |          |
|          |     |                       |         | For normal operation, this bit should be set to 1 after the<br>output signal path has been configured, and before DC<br>offset cancellation is scheduled. This bit should be set with<br>at least 20us delay after HPOUT1R_ENA. |          |

**Register 60h** Analogue HP (1)

| REGISTER<br>ADDRESS  | BIT | LABEL          | DEFAULT | DESCRIPTION   | REFER TO |
|----------------------|-----|----------------|---------|---------------|----------|
| R256 (0100h)<br>Chip | 3:0 | CHIP_REV [3:0] |         | Chip revision |          |
| Revision             |     |                |         |               |          |

**Register 0100h** Chip Revision

| REGISTER     | BIT | LABEL      | DEFAULT | DESCRIPTION                                              | REFER TO |
|--------------|-----|------------|---------|----------------------------------------------------------|----------|
| ADDRESS      |     |            |         |                                                          |          |
| R257 (0101h) | 15  |            | 1       | Reserved - Do Not Change                                 |          |
| Control      | 6   | SPI_CONTRD | 0       | Enable continuous read mode in SPI (3-wire/4-wire) modes |          |
| Interface    |     |            |         | 0 = Disabled                                             |          |
|              |     |            |         | 1 = Enabled                                              |          |
|              | 5   | SPI_4WIRE  | 0       | SPI control mode select                                  |          |
|              |     |            |         | 0 = 3-wire using bidirectional SDA                       |          |
|              |     |            |         | 1 = 4-wire using SDOUT                                   |          |
|              | 4   | SPI_CFG    | 0       | SDA/SDOUT pin configuration                              |          |
|              |     |            |         | 0 = CMOS                                                 |          |
|              |     |            |         | 1 = Open Drain (SPI_4WIRE = 0)                           |          |
|              |     |            |         | 1 = Wired 'OR' (SPI_4WIRE = 1)                           |          |
|              | 2   | AUTO_INC   | 1       | Enables address auto-increment                           |          |
|              |     |            |         | (applies to 2-wire I2C mode only)                        |          |
|              |     |            |         | 0 = Disabled                                             |          |
|              |     |            |         | 1 = Enabled                                              |          |

**Register 0101h** Control Interface


| REGISTER     | BIT | LABEL                      | DEFAULT  | DESCRIPTION                                                                                                                                                                                                                                                      | REFER TO |
|--------------|-----|----------------------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS      |     |                            |          |                                                                                                                                                                                                                                                                  |          |
| R272 (0110h) | 15  | WSEQ_ENA                   | 0        | Write Sequencer Enable.                                                                                                                                                                                                                                          |          |
| Write        |     |                            |          | 0 = Disabled                                                                                                                                                                                                                                                     |          |
| Sequencer    |     |                            |          | 1 = Enabled                                                                                                                                                                                                                                                      |          |
| Ctrl (1)     | 9   | WSEQ_ABORT                 | 0        | Writing a 1 to this bit aborts the current sequence and<br>returns control of the device back to the serial control<br>interface.                                                                                                                                |          |
|              | 8   | WSEQ_START                 | 0        | Writing a 1 to this bit starts the write sequencer at the index<br>location selected by WSEQ_START_INDEX. The sequence<br>continues until it reaches an "End of sequence" flag. At the<br>end of the sequence, this bit will be reset by the Write<br>Sequencer. |          |
|              | 6:0 | WSEQ_START_<br>INDEX [6:0] | 000_0000 | Sequence Start Index. This field determines the memory<br>location of the first command in the selected sequence.<br>There are 127 Write Sequencer RAM addresses:                                                                                                |          |
|              |     |                            |          | 00h = WSEQ_ADDR0 (R12288)                                                                                                                                                                                                                                        |          |
|              |     |                            |          | 01h = WSEQ_ADDR1 (R12292)                                                                                                                                                                                                                                        |          |
|              |     |                            |          | 02h = WSEQ_ADDR2 (R12296)                                                                                                                                                                                                                                        |          |
|              |     |                            |          |                                                                                                                                                                                                                                                                  |          |
|              |     |                            |          | 7Fh = WSEQ_ADDR127 (R12796)                                                                                                                                                                                                                                      |          |

**Register 0110h** Write Sequencer Ctrl (1)

| REGISTER     | BIT | LABEL                        | DEFAULT  | DESCRIPTION                                                                                                                           | REFER TO |
|--------------|-----|------------------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS      |     |                              |          |                                                                                                                                       |          |
| R273 (0111h) | 8   | WSEQ_BUSY                    | 0        | Sequencer Busy flag (Read Only).                                                                                                      |          |
| Write        |     |                              |          | 0 = Sequencer idle                                                                                                                    |          |
| Sequencer    |     |                              |          | 1 = Sequencer busy                                                                                                                    |          |
| Ctrl (2)     |     |                              |          | Note: it is not possible to write to control registers via the<br>control interface while the Sequencer is Busy.                      |          |
|              | 6:0 | WSEQ_CURRE<br>NT_INDEX [6:0] | 000_0000 | Sequence Current Index. This indicates the memory<br>location of the most recently accessed command in the<br>write sequencer memory. |          |
|              |     |                              |          | Coding is the same as WSEQ_START_INDEX.                                                                                               |          |

**Register 0111h** Write Sequencer Ctrl (2)

| REGISTER<br>ADDRESS | BIT | LABEL       | DEFAULT | DESCRIPTION              | REFER TO |
|---------------------|-----|-------------|---------|--------------------------|----------|
| R512 (0200h)        | 4:3 | AIF1CLK_SRC | 00      | AIF1CLK Source Select    |          |
| AIF1                |     | [1:0]       |         | 00 = MCLK1               |          |
| Clocking (1)        |     |             |         | 01 = MCLK2               |          |
|                     |     |             |         | 10 = FLL1                |          |
|                     |     |             |         | 11 = FLL2                |          |
|                     | 2   | AIF1CLK_INV | 0       | AIF1CLK Invert           |          |
|                     |     |             |         | 0 = AIF1CLK not inverted |          |
|                     |     |             |         | 1 = AIF1CLK inverted     |          |
|                     | 1   | AIF1CLK_DIV | 0       | AIF1CLK Divider          |          |
|                     |     |             |         | 0 = AIF1CLK              |          |
|                     |     |             |         | 1 = AIF1CLK / 2          |          |
|                     | 0   | AIF1CLK_ENA | 0       | AIF1CLK Enable           |          |
|                     |     |             |         | 0 = Disabled             |          |
|                     |     |             |         | 1 = Enabled              |          |

**Register 0200h** AIF1 Clocking (1)


| REGISTER                             | BIT | LABEL                | DEFAULT | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                        | REFER TO |
|--------------------------------------|-----|----------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                              |     |                      |         |                                                                                                                                                                                                                                                                                                                                                                                    |          |
| R513 (0201h)<br>AIF1<br>Clocking (2) | 5:3 | AIF1DAC_DIV<br>[2:0] | 000     | Selects the AIF1 input path sample rate relative to the AIF1<br>output path sample rate.<br>This field should only be changed from default in modes<br>where the AIF1 input path sample rate is slower than the<br>AIF1 output path sample rate.<br>000 = Divide by 1<br>001 = Divide by 1.5<br>010 = Divide by 2<br>011 = Divide by 3<br>100 = Divide by 4<br>101 = Divide by 5.5 |          |
|                                      |     |                      |         | 110 = Divide by 6<br>111 = Reserved                                                                                                                                                                                                                                                                                                                                                |          |
|                                      | 2:0 | AIF1ADC_DIV<br>[2:0] | 000     | Selects the AIF1 output path sample rate relative to the<br>AIF1 input path sample rate.<br>This field should only be changed from default in modes                                                                                                                                                                                                                                |          |
|                                      |     |                      |         | where the AIF1 output path sample rate is slower than the<br>AIF1 input path sample rate.                                                                                                                                                                                                                                                                                          |          |
|                                      |     |                      |         | 000 = Divide by 1<br>001 = Divide by 1.5<br>010 = Divide by 2                                                                                                                                                                                                                                                                                                                      |          |
|                                      |     |                      |         | 011 = Divide by 3<br>100 = Divide by 4                                                                                                                                                                                                                                                                                                                                             |          |
|                                      |     |                      |         | 101 = Divide by 5.5<br>110 = Divide by 6                                                                                                                                                                                                                                                                                                                                           |          |
|                                      |     |                      |         | 111 = Reserved                                                                                                                                                                                                                                                                                                                                                                     |          |

**Register 0201h** AIF1 Clocking (2)

| REGISTER     | BIT | LABEL       | DEFAULT | DESCRIPTION              | REFER TO |
|--------------|-----|-------------|---------|--------------------------|----------|
| ADDRESS      |     |             |         |                          |          |
| R516 (0204h) | 4:3 | AIF2CLK_SRC | 00      | AIF2CLK Source Select    |          |
| AIF2         |     | [1:0]       |         | 00 = MCLK1               |          |
| Clocking (1) |     |             |         | 01 = MCLK2               |          |
|              |     |             |         | 10 = FLL1                |          |
|              |     |             |         | 11 = FLL2                |          |
|              | 2   | AIF2CLK_INV | 0       | AIF2CLK Invert           |          |
|              |     |             |         | 0 = AIF2CLK not inverted |          |
|              |     |             |         | 1 = AIF2CLK inverted     |          |
|              | 1   | AIF2CLK_DIV | 0       | AIF2CLK Divider          |          |
|              |     |             |         | 0 = AIF2CLK              |          |
|              |     |             |         | 1 = AIF2CLK / 2          |          |
|              | 0   | AIF2CLK_ENA | 0       | AIF2CLK Enable           |          |
|              |     |             |         | 0 = Disabled             |          |
|              |     |             |         | 1 = Enabled              |          |

**Register 0204h** AIF2 Clocking (1)


| REGISTER             | BIT | LABEL                | DEFAULT | DESCRIPTION                                                                                                                                          | REFER TO |
|----------------------|-----|----------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS              |     |                      |         |                                                                                                                                                      |          |
| R517 (0205h)<br>AIF2 | 5:3 | AIF2DAC_DIV<br>[2:0] | 000     | Selects the AIF2 input path sample rate relative to the AIF2<br>output path sample rate.                                                             |          |
| Clocking (2)         |     |                      |         | This field should only be changed from default in modes<br>where the AIF2 input path sample rate is slower than the<br>AIF2 output path sample rate. |          |
|                      |     |                      |         | 000 = Divide by 1                                                                                                                                    |          |
|                      |     |                      |         | 001 = Divide by 1.5                                                                                                                                  |          |
|                      |     |                      |         | 010 = Divide by 2                                                                                                                                    |          |
|                      |     |                      |         | 011 = Divide by 3                                                                                                                                    |          |
|                      |     |                      |         | 100 = Divide by 4                                                                                                                                    |          |
|                      |     |                      |         | 101 = Divide by 5.5                                                                                                                                  |          |
|                      |     |                      |         | 110 = Divide by 6                                                                                                                                    |          |
|                      |     |                      |         | 111 = Reserved                                                                                                                                       |          |
|                      | 2:0 | AIF2ADC_DIV<br>[2:0] | 000     | Selects the AIF2 output path sample rate relative to the<br>AIF2 input path sample rate.                                                             |          |
|                      |     |                      |         | This field should only be changed from default in modes<br>where the AIF2 output path sample rate is slower than the<br>AIF2 input path sample rate. |          |
|                      |     |                      |         | 000 = Divide by 1                                                                                                                                    |          |
|                      |     |                      |         | 001 = Divide by 1.5                                                                                                                                  |          |
|                      |     |                      |         | 010 = Divide by 2                                                                                                                                    |          |
|                      |     |                      |         | 011 = Divide by 3                                                                                                                                    |          |
|                      |     |                      |         | 100 = Divide by 4                                                                                                                                    |          |
|                      |     |                      |         | 101 = Divide by 5.5                                                                                                                                  |          |
|                      |     |                      |         | 110 = Divide by 6                                                                                                                                    |          |
|                      |     |                      |         | 111 = Reserved                                                                                                                                       |          |

**Register 0205h** AIF2 Clocking (2)

| REGISTER     | BIT | LABEL        | DEFAULT | DESCRIPTION                                    | REFER TO |
|--------------|-----|--------------|---------|------------------------------------------------|----------|
| ADDRESS      |     |              |         |                                                |          |
| R520 (0208h) | 4   | TOCLK_ENA    | 0       | Slow Clock (TOCLK) Enable                      |          |
| Clocking (1) |     |              |         | 0 = Disabled                                   |          |
|              |     |              |         | 1 = Enabled                                    |          |
|              |     |              |         | This clock is required for zero-cross timeout. |          |
|              | 3   | AIF1DSPCLK_E | 0       | AIF1 Processing Clock Enable                   |          |
|              |     | NA           |         | 0 = Disabled                                   |          |
|              |     |              |         | 1 = Enabled                                    |          |
|              | 2   | AIF2DSPCLK_E | 0       | AIF2 Processing Clock Enable                   |          |
|              |     | NA           |         | 0 = Disabled                                   |          |
|              |     |              |         | 1 = Enabled                                    |          |
|              | 1   | SYSDSPCLK_E  | 0       | Digital Mixing Processor Clock Enable          |          |
|              |     | NA           |         | 0 = Disabled                                   |          |
|              |     |              |         | 1 = Enabled                                    |          |
|              | 0   | SYSCLK_SRC   | 0       | SYSCLK Source Select                           |          |
|              |     |              |         | 0 = AIF1CLK                                    |          |
|              |     |              |         | 1 = AIF2CLK                                    |          |

**Register 0208h** Clocking (1)


| BIT | LABEL       | DEFAULT                                  | DESCRIPTION                           | REFER TO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----|-------------|------------------------------------------|---------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 110 = Divide by 16384 (15.6Hz)        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 111 = Divide by 32768 (7.8Hz)         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 6:4 | DBCLK_DIV   | 000                                      | De-bounce Clock (DBCLK) Divider       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | (Sets DBCLK rate relative to 256kHz.) |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 000 = Divide by 256 (1kHz)            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 001 = Divide by 2048 (125Hz)          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 010 = Divide by 4096 (62.5Hz)         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 011 = Divide by 8192 (31.2Hz)         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 100 = Divide by 16384 (15.6Hz)        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 101 = Divide by 32768 (7.8Hz)         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          | 110 = Divide by 65536 (3.9Hz)         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     | [2:0]       |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |             |                                          |                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     | 10:8<br>2:0 | TOCLK_DIV<br>[2:0]<br>[2:0]<br>OPCLK_DIV | 000<br>000                            | Slow Clock (TOCLK ) Divider<br>(Sets TOCLK rate relative to 256kHz.)<br>000 = Divide by 256 (1kHz)<br>001 = Divide by 512 (500Hz)<br>010 = Divide by 1024 (250Hz)<br>011 = Divide by 2048 (125Hz)<br>100 = Divide by 4096 (62.5Hz)<br>101 = Divide by 8192 (31.2Hz)<br>111 = Divide by 131072 (1.95Hz)<br>GPIO Output Clock (OPCLK) Divider<br>000 = SYSCLK<br>001 = SYSCLK / 2<br>010 = SYSCLK / 3<br>011 = SYSCLK / 4<br>100 = SYSCLK / 6<br>101 = SYSCLK / 8<br>110 = SYSCLK / 12<br>111 = SYSCLK / 16 |

**Register 0209h** Clocking (2)

| REGISTER     | BIT | LABEL         | DEFAULT | DESCRIPTION                                                                            | REFER TO |
|--------------|-----|---------------|---------|----------------------------------------------------------------------------------------|----------|
| ADDRESS      |     |               |         |                                                                                        |          |
| R528 (0210h) | 7:4 | AIF1_SR [3:0] | 1000    | Selects the AIF1 Sample Rate (fs)                                                      |          |
| AIF1 Rate    |     |               |         | 0000 = 8kHz                                                                            |          |
|              |     |               |         | 0001 = 11.025kHz                                                                       |          |
|              |     |               |         | 0010 = 12kHz                                                                           |          |
|              |     |               |         | 0011 = 16kHz                                                                           |          |
|              |     |               |         | 0100 = 22.05kHz                                                                        |          |
|              |     |               |         | 0101 = 24kHz                                                                           |          |
|              |     |               |         | 0110 = 32kHz                                                                           |          |
|              |     |               |         | 0111 = 44.1kHz                                                                         |          |
|              |     |               |         | 1000 = 48kHz                                                                           |          |
|              |     |               |         | 1001 = 88.2kHz                                                                         |          |
|              |     |               |         | 1010 = 96kHz                                                                           |          |
|              |     |               |         | All other codes = Reserved                                                             |          |
|              |     |               |         | Note that 88.2kHz and 96kHz modes are supported for<br>AIF1 input (DAC playback) only. |          |



| REGISTER | BIT | LABEL                 | DEFAULT | DESCRIPTION                                                                                                                                                                                                      | REFER TO |
|----------|-----|-----------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS  | 3:0 | AIF1CLK_RATE<br>[3:0] | 0011    | Selects the AIF1CLK / fs ratio<br>0000 = Reserved<br>0001 = 128<br>0010 = 192<br>0011 = 256<br>0100 = 384<br>0101 = 512<br>0110 = 768<br>0111 = 1024<br>1000 = 1408<br>1001 = 1536<br>All other codes = Reserved |          |

**Register 0210h** AIF1 Rate

| REGISTER     | BIT | LABEL         | DEFAULT | DESCRIPTION                                                                            | REFER TO |
|--------------|-----|---------------|---------|----------------------------------------------------------------------------------------|----------|
| ADDRESS      |     |               |         |                                                                                        |          |
| R529 (0211h) | 7:4 | AIF2_SR [3:0] | 1000    | Selects the AIF2 Sample Rate (fs)                                                      |          |
| AIF2 Rate    |     |               |         | 0000 = 8kHz                                                                            |          |
|              |     |               |         | 0001 = 11.025kHz                                                                       |          |
|              |     |               |         | 0010 = 12kHz                                                                           |          |
|              |     |               |         | 0011 = 16kHz                                                                           |          |
|              |     |               |         | 0100 = 22.05kHz                                                                        |          |
|              |     |               |         | 0101 = 24kHz                                                                           |          |
|              |     |               |         | 0110 = 32kHz                                                                           |          |
|              |     |               |         | 0111 = 44.1kHz                                                                         |          |
|              |     |               |         | 1000 = 48kHz                                                                           |          |
|              |     |               |         | 1001 = 88.2kHz                                                                         |          |
|              |     |               |         | 1010 = 96kHz                                                                           |          |
|              |     |               |         | All other codes = Reserved                                                             |          |
|              |     |               |         | Note that 88.2kHz and 96kHz modes are supported for<br>AIF2 input (DAC playback) only. |          |
|              | 3:0 | AIF2CLK_RATE  | 0011    | Selects the AIF2CLK / fs ratio                                                         |          |
|              |     | [3:0]         |         | 0000 = Reserved                                                                        |          |
|              |     |               |         | 0001 = 128                                                                             |          |
|              |     |               |         | 0010 = 192                                                                             |          |
|              |     |               |         | 0011 = 256                                                                             |          |
|              |     |               |         | 0100 = 384                                                                             |          |
|              |     |               |         | 0101 = 512                                                                             |          |
|              |     |               |         | 0110 = 768                                                                             |          |
|              |     |               |         | 0111 = 1024                                                                            |          |
|              |     |               |         | 1000 = 1408                                                                            |          |
|              |     |               |         | 1001 = 1536                                                                            |          |
|              |     |               |         | All other codes = Reserved                                                             |          |

**Register 0211h** AIF2 Rate


| REGISTER     | BIT | LABEL    | DEFAULT | DESCRIPTION                                                                                 | REFER TO |
|--------------|-----|----------|---------|---------------------------------------------------------------------------------------------|----------|
| ADDRESS      |     |          |         |                                                                                             |          |
| R530 (0212h) | 3:0 | SR_ERROR | 0000    | Sample Rate Configuration status                                                            |          |
| Rate Status  |     | [3:0]    |         | Indicates an error with the register settings related to<br>sample rate configuration       |          |
|              |     |          |         | 0000 = No errors                                                                            |          |
|              |     |          |         | 0001 = Invalid sample rate                                                                  |          |
|              |     |          |         | 0010 = Invalid AIF divide                                                                   |          |
|              |     |          |         | 0011 = ADC and DAC divides both set in an interface                                         |          |
|              |     |          |         | 0100 = Invalid combination of AIF divides and sample-rate                                   |          |
|              |     |          |         | 0101 = Invalid set of enables for 96kHz mode                                                |          |
|              |     |          |         | 0110 = Invalid SYSCLK rate (derived from AIF1CLK_RATE<br>or AIF2CLK_RATE)                   |          |
|              |     |          |         | 0111 = Mixed ADC and DAC rates in SYSCLK AIF when<br>AIFs are asynchronous                  |          |
|              |     |          |         | 1000 = Invalid combination of sample rates when both AIFs<br>are from the same clock source |          |
|              |     |          |         | 1001 = Invalid combination of mixed ADC/DAC AIFs when<br>both from the same clock source    |          |
|              |     |          |         | 1010 = AIF1DAC2 (Timeslot 1) ports enabled when SRCs<br>connected to AIF1                   |          |

**Register 0212h** Rate Status

| REGISTER     | BIT | LABEL       | DEFAULT | DESCRIPTION                                                   | REFER TO |
|--------------|-----|-------------|---------|---------------------------------------------------------------|----------|
| ADDRESS      |     |             |         |                                                               |          |
| R544 (0220h) | 1   | FLL1_OSC_EN | 0       | FLL1 Oscillator enable                                        |          |
| FLL1 Control |     | A           |         | 0 = Disabled                                                  |          |
| (1)          |     |             |         | 1 = Enabled                                                   |          |
|              |     |             |         | (Note that this field is required for free-running FLL1 modes |          |
|              |     |             |         | only)                                                         |          |
|              | 0   | FLL1_ENA    | 0       | FLL1 Enable                                                   |          |
|              |     |             |         | 0 = Disabled                                                  |          |
|              |     |             |         | 1 = Enabled                                                   |          |
|              |     |             |         | This should be set as the final step of the FLL1 enable       |          |
|              |     |             |         | sequence, ie. after the other FLL registers have been         |          |
|              |     |             |         | configured.                                                   |          |

**Register 0220h** FLL1 Control (1)

| REGISTER<br>ADDRESS                 | BIT  | LABEL                | DEFAULT | DESCRIPTION                                                                                                                                                                                        | REFER TO |
|-------------------------------------|------|----------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R545 (0221h)<br>FLL1 Control<br>(2) | 13:8 | FLL1_OUTDIV<br>[5:0] | 00_0000 | FLL1 FOUT clock divider<br>000000 = Reserved<br>000001 = Reserved<br>000010 = Reserved<br>000011 = 4<br>000100 = 5<br>000101 = 6<br><br>111110 = 63<br>111111 = 64<br>(FOUT = FVCO / FLL1_OUTDIV) |          |
|                                     | 2:0  | FLL1_FRATIO<br>[2:0] | 000     | FLL1 FVCO clock divider<br>000 = 1<br>001 = 2                                                                                                                                                      |          |


| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
|---------------------|-----|-------|---------|-------------|----------|
|                     |     |       |         | 010 = 4     |          |
|                     |     |       |         | 011 = 8     |          |
|                     |     |       |         | 1XX = 16    |          |

**Register 0221h** FLL1 Control (2)

| REGISTER     | BIT  | LABEL         | DEFAULT   | DESCRIPTION                       | REFER TO |
|--------------|------|---------------|-----------|-----------------------------------|----------|
| ADDRESS      |      |               |           |                                   |          |
| R546 (0222h) | 15:0 | FLL1_K [15:0] | 0000_0000 | FLL1 Fractional multiply for FREF |          |
| FLL1 Control |      |               | _0000_000 | (MSB = 0.5)                       |          |
| (3)          |      |               | 0         |                                   |          |

**Register 0222h** FLL1 Control (3)

| REGISTER            | BIT  | LABEL        | DEFAULT   | DESCRIPTION                    | REFER TO |
|---------------------|------|--------------|-----------|--------------------------------|----------|
| ADDRESS             |      |              |           |                                |          |
| R547 (0223h)        | 14:5 | FLL1_N [9:0] | 00_0000_0 | FLL1 Integer multiply for FREF |          |
| FLL1 Control<br>(4) |      |              | 000       | (LSB = 1)                      |          |

**Register 0223h** FLL1 Control (4)

| REGISTER     | BIT  | LABEL                     | DEFAULT | DESCRIPTION                                                                               | REFER TO |
|--------------|------|---------------------------|---------|-------------------------------------------------------------------------------------------|----------|
| ADDRESS      |      |                           |         |                                                                                           |          |
| R548 (0224h) | 12:7 | FLL1_FRC_NC               | 01_1001 | FLL1 Forced oscillator value                                                              |          |
| FLL1 Control |      | O_VAL [5:0]               |         | Valid range is 000000 to 111111                                                           |          |
| (5)          |      |                           |         | 0x19h (011001) = 12MHz approx                                                             |          |
|              |      |                           |         | (Note that this field is required for free-running FLL modes<br>only)                     |          |
|              | 6    | FLL1_FRC_NC               | 0       | FLL1 Forced control select                                                                |          |
|              |      | O                         |         | 0 = Normal                                                                                |          |
|              |      |                           |         | 1 = FLL1 oscillator controlled by FLL1_FRC_NCO_VAL                                        |          |
|              |      |                           |         | (Note that this field is required for free-running FLL modes                              |          |
|              |      |                           |         | only)                                                                                     |          |
|              | 4:3  | FLL1_REFCLK_              | 00      | FLL1 Clock Reference Divider                                                              |          |
|              |      | DIV [1:0]                 |         | 00 = MCLK / 1                                                                             |          |
|              |      |                           |         | 01 = MCLK / 2                                                                             |          |
|              |      |                           |         | 10 = MCLK / 4                                                                             |          |
|              |      |                           |         | 11 = MCLK / 8                                                                             |          |
|              |      |                           |         | MCLK (or other input reference) must be divided down to<br><=13.5MHz.                     |          |
|              |      |                           |         | For lower power operation, the reference clock can be<br>divided down further if desired. |          |
|              | 1:0  | FLL1_REFCLK_<br>SRC [1:0] | 00      | FLL1 Clock source                                                                         |          |
|              |      |                           |         | 00 = MCLK1                                                                                |          |
|              |      |                           |         | 01 = MCLK2                                                                                |          |
|              |      |                           |         | 10 = LRCLK1                                                                               |          |
|              |      |                           |         | 11 = BCLK1                                                                                |          |

**Register 0224h** FLL1 Control (5)


| REGISTER<br>ADDRESS                 | BIT | LABEL            | DEFAULT | DESCRIPTION                                                                                                                                                                            | REFER TO |
|-------------------------------------|-----|------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R576 (0240h)<br>FLL2 Control<br>(1) | 1   | FLL2_OSC_EN<br>A | 0       | FLL2 Oscillator enable<br>0 = Disabled<br>1 = Enabled<br>(Note that this field is required for free-running FLL2 modes                                                                 |          |
|                                     | 0   | FLL2_ENA         | 0       | only)<br>FLL2 Enable<br>0 = Disabled<br>1 = Enabled<br>This should be set as the final step of the FLL1 enable<br>sequence, ie. after the other FLL registers have been<br>configured. |          |

**Register 0240h** FLL2 Control (1)

| REGISTER                                       | BIT  | LABEL                | DEFAULT | DESCRIPTION                                                                                              | REFER TO |
|------------------------------------------------|------|----------------------|---------|----------------------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R577 (0241h)<br>FLL2 Control<br>(2) | 13:8 | FLL2_OUTDIV<br>[5:0] | 00_0000 | FLL2 FOUT clock divider<br>000000 = Reserved<br>000001 = Reserved<br>000010 = Reserved                   |          |
|                                                |      |                      |         | 000011 = 4<br>000100 = 5<br>000101 = 6<br><br>111110 = 63<br>111111 = 64<br>(FOUT = FVCO / FLL2_OUTDIV) |          |
|                                                | 2:0  | FLL2_FRATIO<br>[2:0] | 000     | FLL2 FVCO clock divider<br>000 = 1<br>001 = 2<br>010 = 4<br>011 = 8<br>1XX = 16                          |          |

**Register 0241h** FLL2 Control (2)

| REGISTER     | BIT  | LABEL         | DEFAULT   | DESCRIPTION                       | REFER TO |
|--------------|------|---------------|-----------|-----------------------------------|----------|
| ADDRESS      |      |               |           |                                   |          |
| R578 (0242h) | 15:0 | FLL2_K [15:0] | 0000_0000 | FLL2 Fractional multiply for FREF |          |
| FLL2 Control |      |               | _0000_000 | (MSB = 0.5)                       |          |
| (3)          |      |               | 0         |                                   |          |

**Register 0242h** FLL2 Control (3)

| REGISTER                            | BIT  | LABEL        | DEFAULT          | DESCRIPTION                                 | REFER TO |
|-------------------------------------|------|--------------|------------------|---------------------------------------------|----------|
| ADDRESS                             |      |              |                  |                                             |          |
| R579 (0243h)<br>FLL2 Control<br>(4) | 14:5 | FLL2_N [9:0] | 00_0000_0<br>000 | FLL2 Integer multiply for FREF<br>(LSB = 1) |          |

**Register 0243h** FLL2 Control (4)


| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                                                  | REFER TO |
|--------------|------|--------------|---------|--------------------------------------------------------------|----------|
| ADDRESS      |      |              |         |                                                              |          |
| R580 (0244h) | 12:7 | FLL2_FRC_NC  | 01_1001 | FLL2 Forced oscillator value                                 |          |
| FLL2 Control |      | O_VAL [5:0]  |         | Valid range is 000000 to 111111                              |          |
| (5)          |      |              |         | 0x19h (011001) = 12MHz approx                                |          |
|              |      |              |         | (Note that this field is required for free-running FLL modes |          |
|              |      |              |         | only)                                                        |          |
|              | 6    | FLL2_FRC_NC  | 0       | FLL2 Forced control select                                   |          |
|              |      | O            |         | 0 = Normal                                                   |          |
|              |      |              |         | 1 = FLL2 oscillator controlled by FLL2_FRC_NCO_VAL           |          |
|              |      |              |         | (Note that this field is required for free-running FLL modes |          |
|              |      |              |         | only)                                                        |          |
|              | 4:3  | FLL2_REFCLK_ | 00      | FLL2 Clock Reference Divider                                 |          |
|              |      | DIV [1:0]    |         | 00 = MCLK / 1                                                |          |
|              |      |              |         | 01 = MCLK / 2                                                |          |
|              |      |              |         | 10 = MCLK / 4                                                |          |
|              |      |              |         | 11 = MCLK / 8                                                |          |
|              |      |              |         |                                                              |          |
|              |      |              |         | MCLK (or other input reference) must be divided down to      |          |
|              |      |              |         | <=13.5MHz.                                                   |          |
|              |      |              |         | For lower power operation, the reference clock can be        |          |
|              |      |              |         | divided down further if desired.                             |          |
|              | 1:0  | FLL2_REFCLK_ | 00      | FLL2 Clock source                                            |          |
|              |      | SRC [1:0]    |         | 00 = MCLK1                                                   |          |
|              |      |              |         | 01 = MCLK2                                                   |          |
|              |      |              |         | 10 = LRCLK2                                                  |          |
|              |      |              |         | 11 = BCLK2                                                   |          |

**Register 0244h** FLL2 Control (5)

| REGISTER                | BIT | LABEL         | DEFAULT | DESCRIPTION                                                                               | REFER TO |
|-------------------------|-----|---------------|---------|-------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R768 (0300h) | 15  | AIF1ADCL_SRC  | 0       | AIF1 Left Digital Audio interface source                                                  |          |
| AIF1 Control            |     |               |         | 0 = Left ADC data is output on left channel                                               |          |
| (1)                     |     |               |         | 1 = Right ADC data is output on left channel                                              |          |
|                         | 14  | AIF1ADCR_SR   | 1       | AIF1 Right Digital Audio interface source                                                 |          |
|                         |     | C             |         | 0 = Left ADC data is output on right channel                                              |          |
|                         |     |               |         | 1 = Right ADC data is output on right channel                                             |          |
|                         | 13  | AIF1ADC_TDM   | 0       | AIF1 transmit (ADC) TDM Control                                                           |          |
|                         |     |               |         | 0 = ADCDAT1 drives logic '0' when not transmitting data                                   |          |
|                         |     |               |         | 1 = ADCDAT1 is tri-stated when not transmitting data                                      |          |
|                         | 8   | AIF1_BCLK_INV | 0       | BCLK1 Invert                                                                              |          |
|                         |     |               |         | 0 = BCLK1 not inverted                                                                    |          |
|                         |     |               |         | 1 = BCLK1 inverted                                                                        |          |
|                         |     |               |         | Note that AIF1_BCLK_INV selects the BCLK1 polarity in<br>Master mode and in Slave mode.   |          |
|                         | 7   | AIF1_LRCLK_IN | 0       | Right, left and I2S modes  LRCLK1 polarity                                               |          |
|                         |     | V             |         | 0 = normal LRCLK1 polarity                                                                |          |
|                         |     |               |         | 1 = invert LRCLK1 polarity                                                                |          |
|                         |     |               |         | Note that AIF1_LRCLK_INV selects the LRCLK1 polarity in<br>Master mode and in Slave mode. |          |
|                         |     |               |         |                                                                                           |          |
|                         |     |               |         | DSP Mode  mode A/B select                                                                |          |
|                         |     |               |         | 0 = MSB is available on 2nd BCLK1 rising edge after                                       |          |
|                         |     |               |         | LRCLK1 rising edge (mode A)                                                               |          |
|                         |     |               |         | 1 = MSB is available on 1st BCLK1 rising edge after                                       |          |


| REGISTER | BIT | LABEL          | DEFAULT | DESCRIPTION                                                                | REFER TO |
|----------|-----|----------------|---------|----------------------------------------------------------------------------|----------|
| ADDRESS  |     |                |         |                                                                            |          |
|          |     |                |         | LRCLK1 rising edge (mode B)                                                |          |
|          | 6:5 | AIF1_WL [1:0]  | 10      | AIF1 Digital Audio Interface Word Length                                   |          |
|          |     |                |         | 00 = 16 bits                                                               |          |
|          |     |                |         | 01 = 20 bits                                                               |          |
|          |     |                |         | 10 = 24 bits                                                               |          |
|          |     |                |         | 11 = 32 bits                                                               |          |
|          |     |                |         | Note - 8-bit modes can be selected using the "Companding"<br>control bits. |          |
|          | 4:3 | AIF1_FMT [1:0] | 10      | AIF1 Digital Audio Interface Format                                        |          |
|          |     |                |         | 00 = Right justified                                                       |          |
|          |     |                |         | 01 = Left justified                                                        |          |
|          |     |                |         | 10 = I2S Format                                                            |          |
|          |     |                |         | 11 = DSP Mode                                                              |          |

**Register 0300h** AIF1 Control (1)

| REGISTER<br>ADDRESS | BIT   | LABEL                | DEFAULT | DESCRIPTION                                                                                                                                      | REFER TO |
|---------------------|-------|----------------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R769 (0301h)        | 15    | AIF1DACL_SRC         | 0       | AIF1 Left Receive Data Source Select                                                                                                             |          |
| AIF1 Control        |       |                      |         | 0 = Left DAC receives left interface data                                                                                                        |          |
| (2)                 |       |                      |         | 1 = Left DAC receives right interface data                                                                                                       |          |
|                     | 14    | AIF1DACR_SR          | 1       | AIF1 Right Receive Data Source Select                                                                                                            |          |
|                     |       | C                    |         | 0 = Right DAC receives left interface data                                                                                                       |          |
|                     |       |                      |         | 1 = Right DAC receives right interface data                                                                                                      |          |
|                     | 11:10 | AIF1DAC_BOO          | 00      | AIF1 Input Path Boost                                                                                                                            |          |
|                     |       | ST [1:0]             |         | 00 = 0dB                                                                                                                                         |          |
|                     |       |                      |         | 01 = +6dB (input must not exceed -6dBFS)                                                                                                         |          |
|                     |       |                      |         | 10 = +12dB (input must not exceed -12dBFS)                                                                                                       |          |
|                     |       |                      |         | 11 = +18dB (input must not exceed -18dBFS)                                                                                                       |          |
|                     | 8     | AIF1_MONO            | 0       | AIF1 DSP Mono Mode                                                                                                                               |          |
|                     |       |                      |         | 0 = Disabled                                                                                                                                     |          |
|                     |       |                      |         | 1 = Enabled                                                                                                                                      |          |
|                     |       |                      |         | Note that Mono Mode is only supported when AIF1_FMT =<br>11. The number of BCLK cycles per LRCLK frame must be<br>less the 2 x AIF1 Word Length. |          |
|                     | 4     | AIF1DAC_COM          | 0       | AIF1 Receive Companding Enable                                                                                                                   |          |
|                     |       | P                    |         | 0 = Disabled                                                                                                                                     |          |
|                     |       |                      |         | 1 = Enabled                                                                                                                                      |          |
|                     | 3     | AIF1DAC_COM<br>PMODE | 0       | AIF1 Receive Companding Type                                                                                                                     |          |
|                     |       |                      |         | 0 = -law                                                                                                                                        |          |
|                     |       |                      |         | 1 = A-law                                                                                                                                        |          |
|                     | 2     | AIF1ADC_COM          | 0       | AIF1 Transmit Companding Enable                                                                                                                  |          |
|                     |       | P                    |         | 0 = Disabled                                                                                                                                     |          |
|                     |       |                      |         | 1 = Enabled                                                                                                                                      |          |
|                     | 1     | AIF1ADC_COM          | 0       | AIF1 Transmit Companding Type                                                                                                                    |          |
|                     |       | PMODE                |         | 0 = -law                                                                                                                                        |          |
|                     |       |                      |         | 1 = A-law                                                                                                                                        |          |
|                     | 0     | AIF1_LOOPBAC         | 0       | AIF1 Digital Loopback Function                                                                                                                   |          |
|                     |       | K                    |         | 0 = No loopback                                                                                                                                  |          |
|                     |       |                      |         | 1 = Loopback enabled (ADCDAT1 data output is directly<br>input to DACDAT1 data input).                                                           |          |

**Register 0301h** AIF1 Control (2)


| REGISTER     | BIT | LABEL              | DEFAULT | DESCRIPTION                                                                                    | REFER TO |
|--------------|-----|--------------------|---------|------------------------------------------------------------------------------------------------|----------|
| ADDRESS      |     |                    |         |                                                                                                |          |
| R770 (0302h) | 15  | AIF1_TRI           | 0       | AIF1 Audio Interface tri-state                                                                 |          |
| AIF1         |     |                    |         | 0 = AIF1 pins operate normally                                                                 |          |
| Master/Slave |     |                    |         | 1 = Tri-state all AIF1 interface pins                                                          |          |
|              |     |                    |         | Note that the GPIO1 pin is controlled by this register only<br>when configured as ADCLRCLK1.   |          |
|              | 14  | AIF1_MSTR          | 0       | AIF1 Audio Interface Master Mode Select                                                        |          |
|              |     |                    |         | 0 = Slave mode                                                                                 |          |
|              |     |                    |         | 1 = Master mode                                                                                |          |
|              | 13  | AIF1_CLK_FRC       | 0       | Forces BCLK1, LRCLK1 and ADCLRCLK1 to be enabled<br>when all AIF1 audio channels are disabled. |          |
|              |     |                    |         | 0 = Normal                                                                                     |          |
|              |     |                    |         | 1 = BCLK1, LRCLK1 and ADCLRCLK1 always enabled in<br>Master mode                               |          |
|              | 12  | AIF1_LRCLK_F<br>RC | 0       | Forces LRCLK1 and ADCLRCLK1 to be enabled when all<br>AIF1 audio channels are disabled.        |          |
|              |     |                    |         | 0 = Normal                                                                                     |          |
|              |     |                    |         | 1 = LRCLK1 and ADCLRCLK1 always enabled in Master<br>mode                                      |          |

**Register 0302h** AIF1 Master/Slave

| REGISTER     | BIT | LABEL         | DEFAULT | DESCRIPTION              | REFER TO |
|--------------|-----|---------------|---------|--------------------------|----------|
| ADDRESS      |     |               |         |                          |          |
| R771 (0303h) | 8:4 | AIF1_BCLK_DIV | 0_0100  | BCLK1 Rate               |          |
| AIF1 BCLK    |     | [4:0]         |         | 00000 = AIF1CLK          |          |
|              |     |               |         | 00001 = AIF1CLK / 1.5    |          |
|              |     |               |         | 00010 = AIF1CLK / 2      |          |
|              |     |               |         | 00011 = AIF1CLK / 3      |          |
|              |     |               |         | 00100 = AIF1CLK / 4      |          |
|              |     |               |         | 00101 = AIF1CLK / 5      |          |
|              |     |               |         | 00110 = AIF1CLK / 6      |          |
|              |     |               |         | 00111 = AIF1CLK / 8      |          |
|              |     |               |         | 01000 = AIF1CLK / 11     |          |
|              |     |               |         | 01001 = AIF1CLK / 12     |          |
|              |     |               |         | 01010 = AIF1CLK / 16     |          |
|              |     |               |         | 01011 = AIF1CLK / 22     |          |
|              |     |               |         | 01100 = AIF1CLK / 24     |          |
|              |     |               |         | 01101 = AIF1CLK / 32     |          |
|              |     |               |         | 01110 = AIF1CLK / 44     |          |
|              |     |               |         | 01111 = AIF1CLK / 48     |          |
|              |     |               |         | 10000 = AIF1CLK / 64     |          |
|              |     |               |         | 10001 = AIF1CLK / 88     |          |
|              |     |               |         | 10010 = AIF1CLK / 96     |          |
|              |     |               |         | 10011 = AIF1CLK / 128    |          |
|              |     |               |         | 10100 = AIF1CLK / 176    |          |
|              |     |               |         | 10101 = AIF1CLK / 192    |          |
|              |     |               |         | 10110 - 11111 = Reserved |          |

**Register 0303h** AIF1 BCLK


| REGISTER<br>ADDRESS              | BIT  | LABEL                  | DEFAULT           | DESCRIPTION                                                                                                 | REFER TO |
|----------------------------------|------|------------------------|-------------------|-------------------------------------------------------------------------------------------------------------|----------|
| R772 (0304h)<br>AIF1ADC<br>LRCLK | 11   | AIF1ADC_LRCL<br>K_DIR  | 0                 | Allows ADCLRCLK1 to be enabled in Slave mode<br>0 = Normal<br>1 = ADCLRCLK1 enabled in Slave mode           |          |
|                                  | 10:0 | AIF1ADC_RATE<br>[10:0] | 000_0100_<br>0000 | ADCLRCLK1 Rate<br>ADCLRCLK1 clock output =<br>BCLK1 / AIF1ADC_RATE<br>Integer (LSB = 1)<br>Valid from 82047 |          |

**Register 0304h** AIF1ADC LRCLK

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION                               | REFER TO |
|--------------|------|--------------|-----------|-------------------------------------------|----------|
| ADDRESS      |      |              |           |                                           |          |
| R773 (0305h) | 11   | AIF1DAC_LRCL | 0         | Allows LRCLK1 to be enabled in Slave mode |          |
| AIF1DAC      |      | K_DIR        |           | 0 = Normal                                |          |
| LRCLK        |      |              |           | 1 = LRCLK1 enabled in Slave mode          |          |
|              | 10:0 | AIF1DAC_RATE | 000_0100_ | LRCLK1 Rate                               |          |
|              |      | [10:0]       | 0000      | LRCLK1 clock output =                     |          |
|              |      |              |           | BCLK1 / AIF1DAC_RATE                      |          |
|              |      |              |           |                                           |          |
|              |      |              |           | Integer (LSB = 1)                         |          |
|              |      |              |           | Valid from 82047                          |          |

**Register 0305h** AIF1DAC LRCLK

| REGISTER     | BIT | LABEL        | DEFAULT | DESCRIPTION                    | REFER TO |
|--------------|-----|--------------|---------|--------------------------------|----------|
| ADDRESS      |     |              |         |                                |          |
| R774 (0306h) | 1   | AIF1DACL_DAT | 0       | AIF1 Left Receive Data Invert  |          |
| AIF1DAC      |     | _INV         |         | 0 = Not inverted               |          |
| Data         |     |              |         | 1 = Inverted                   |          |
|              | 0   | AIF1DACR_DAT | 0       | AIF1 Right Receive Data Invert |          |
|              |     | _INV         |         | 0 = Not inverted               |          |
|              |     |              |         | 1 = Inverted                   |          |

**Register 0306h** AIF1DAC Data

| REGISTER<br>ADDRESS             | BIT | LABEL                | DEFAULT | DESCRIPTION                                                         | REFER TO |
|---------------------------------|-----|----------------------|---------|---------------------------------------------------------------------|----------|
| R775 (0307h)<br>AIF1ADC<br>Data | 1   | AIF1ADCL_DAT<br>_INV | 0       | AIF1 Left Transmit Data Invert<br>0 = Not inverted<br>1 = Inverted  |          |
|                                 | 0   | AIF1ADCR_DAT<br>_INV | 0       | AIF1 Right Transmit Data Invert<br>0 = Not inverted<br>1 = Inverted |          |

**Register 0307h** AIF1ADC Data


| REGISTER<br>ADDRESS | BIT | LABEL          | DEFAULT | DESCRIPTION                                                                               | REFER TO |
|---------------------|-----|----------------|---------|-------------------------------------------------------------------------------------------|----------|
| R784 (0310h)        | 15  | AIF2ADCL_SRC   | 0       | AIF2 Left Digital Audio interface source                                                  |          |
| AIF2 Control        |     |                |         | 0 = Left ADC data is output on left channel                                               |          |
| (1)                 |     |                |         | 1 = Right ADC data is output on left channel                                              |          |
|                     | 14  | AIF2ADCR_SR    | 1       | AIF2 Right Digital Audio interface source                                                 |          |
|                     |     | C              |         | 0 = Left ADC data is output on right channel                                              |          |
|                     |     |                |         | 1 = Right ADC data is output on right channel                                             |          |
|                     | 13  | AIF2ADC_TDM    | 0       | AIF2 transmit (ADC) TDM Enable                                                            |          |
|                     |     |                |         | 0 = Normal ADCDAT2 operation                                                              |          |
|                     |     |                |         | 1 = TDM enabled on ADCDAT2                                                                |          |
|                     | 12  | AIF2ADC_TDM_   | 0       | AIF2 transmit (ADC) TDM Slot Select                                                       |          |
|                     |     | CHAN           |         | 0 = Slot 0                                                                                |          |
|                     |     |                |         | 1 = Slot 1                                                                                |          |
|                     | 8   | AIF2_BCLK_INV  | 0       | BCLK2 Invert                                                                              |          |
|                     |     |                |         | 0 = BCLK2 not inverted                                                                    |          |
|                     |     |                |         | 1 = BCLK2 inverted                                                                        |          |
|                     |     |                |         | Note that AIF2_BCLK_INV selects the BCLK2 polarity in<br>Master mode and in Slave mode.   |          |
|                     | 7   | AIF2_LRCLK_IN  | 0       | Right, left and I2S modes  LRCLK2 polarity                                               |          |
|                     |     | V              |         | 0 = normal LRCLK2 polarity                                                                |          |
|                     |     |                |         | 1 = invert LRCLK2 polarity                                                                |          |
|                     |     |                |         | Note that AIF2_LRCLK_INV selects the LRCLK2 polarity in<br>Master mode and in Slave mode. |          |
|                     |     |                |         | DSP Mode  mode A/B select                                                                |          |
|                     |     |                |         | 0 = MSB is available on 2nd BCLK2 rising edge after<br>LRCLK2 rising edge (mode A)        |          |
|                     |     |                |         | 1 = MSB is available on 1st BCLK2 rising edge after<br>LRCLK2 rising edge (mode B)        |          |
|                     | 6:5 | AIF2_WL [1:0]  | 10      | AIF2 Digital Audio Interface Word Length                                                  |          |
|                     |     |                |         | 00 = 16 bits                                                                              |          |
|                     |     |                |         | 01 = 20 bits                                                                              |          |
|                     |     |                |         | 10 = 24 bits                                                                              |          |
|                     |     |                |         | 11 = 32 bits                                                                              |          |
|                     |     |                |         | Note - 8-bit modes can be selected using the "Companding"<br>control bits.                |          |
|                     | 4:3 | AIF2_FMT [1:0] | 10      | AIF2 Digital Audio Interface Format                                                       |          |
|                     |     |                |         | 00 = Right justified                                                                      |          |
|                     |     |                |         | 01 = Left justified                                                                       |          |
|                     |     |                |         | 10 = I2S Format                                                                           |          |
|                     |     |                |         | 11 = DSP Mode                                                                             |          |

**Register 0310h** AIF2 Control (1)

| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                                 | REFER TO |
|---------------------|-----|--------------|---------|---------------------------------------------|----------|
| R785 (0311h)        | 15  | AIF2DACL_SRC | 0       | AIF2 Left Receive Data Source Select        |          |
| AIF2 Control        |     |              |         | 0 = Left DAC receives left interface data   |          |
| (2)                 |     |              |         | 1 = Left DAC receives right interface data  |          |
|                     | 14  | AIF2DACR_SR  | 1       | AIF2 Right Receive Data Source Select       |          |
|                     |     | C            |         | 0 = Right DAC receives left interface data  |          |
|                     |     |              |         | 1 = Right DAC receives right interface data |          |
|                     | 13  | AIF2DAC_TDM  | 0       | AIF2 receive (DAC) TDM Enable               |          |
|                     |     |              |         | 0 = Normal DACDAT2 operation                |          |


| REGISTER | BIT   | LABEL        | DEFAULT   | DESCRIPTION                                                                            | REFER TO |
|----------|-------|--------------|-----------|----------------------------------------------------------------------------------------|----------|
| ADDRESS  |       |              |           |                                                                                        |          |
|          |       |              |           | 1 = TDM enabled on DACDAT2                                                             |          |
|          | 12    | AIF2DAC_TDM_ | 0         | AIF2 receive (DAC) TDM Slot Select                                                     |          |
|          |       | CHAN         |           | 0 = Slot 0                                                                             |          |
|          |       |              |           | 1 = Slot 1                                                                             |          |
|          | 11:10 | AIF2DAC_BOO  | 00        | AIF2 Input Path Boost                                                                  |          |
|          |       | ST [1:0]     |           | 00 = 0dB                                                                               |          |
|          |       |              |           | 01 = +6dB (input must not exceed -6dBFS)                                               |          |
|          |       |              |           | 10 = +12dB (input must not exceed -12dBFS)                                             |          |
|          |       |              |           | 11 = +18dB (input must not exceed -18dBFS)                                             |          |
|          | 8     | AIF2_MONO    | 0         | AIF2 DSP Mono Mode                                                                     |          |
|          |       |              |           | 0 = Disabled                                                                           |          |
|          |       |              |           | 1 = Enabled                                                                            |          |
|          |       |              |           | Note that Mono Mode is only supported when AIF2_FMT =                                  |          |
|          |       |              |           | 11. The number of BCLK cycles per LRCLK frame must be                                  |          |
|          |       |              |           | less the 2 x AIF2 Word Length.                                                         |          |
|          | 4     | AIF2DAC_COM  | 0         | AIF2 Receive Companding Enable                                                         |          |
|          |       | P            |           | 0 = Disabled                                                                           |          |
|          |       |              |           | 1 = Enabled                                                                            |          |
|          | 3     | AIF2DAC_COM  | 0         | AIF2 Receive Companding Type                                                           |          |
|          |       | PMODE        |           | 0 = -law                                                                              |          |
|          |       |              |           | 1 = A-law                                                                              |          |
|          | 2     | AIF2ADC_COM  | 0         | AIF2 Transmit Companding Enable                                                        |          |
|          |       | P            |           | 0 = Disabled                                                                           |          |
|          |       |              |           | 1 = Enabled                                                                            |          |
|          | 1     | AIF2ADC_COM  | 0         | AIF2 Transmit Companding Type                                                          |          |
|          | PMODE |              | 0 = -law |                                                                                        |          |
|          |       |              |           | 1 = A-law                                                                              |          |
|          | 0     | AIF2_LOOPBAC | 0         | AIF2 Digital Loopback Function                                                         |          |
|          |       | K            |           | 0 = No loopback                                                                        |          |
|          |       |              |           | 1 = Loopback enabled (ADCDAT2 data output is directly<br>input to DACDAT2 data input). |          |

**Register 0311h** AIF2 Control (2)

| REGISTER     | BIT | LABEL              | DEFAULT | DESCRIPTION                                                                                    | REFER TO |
|--------------|-----|--------------------|---------|------------------------------------------------------------------------------------------------|----------|
| ADDRESS      |     |                    |         |                                                                                                |          |
| R786 (0312h) | 15  | AIF2_TRI           | 0       | AIF2 Audio Interface tri-state                                                                 |          |
| AIF2         |     |                    |         | 0 = AIF2 pins operate normally                                                                 |          |
| Master/Slave |     |                    |         | 1 = Tri-state all AIF2 interface pins                                                          |          |
|              |     |                    |         | Note that pins not configured as AIF2 functions are not<br>affected by this register.          |          |
|              | 14  | AIF2_MSTR          | 0       | AIF2 Audio Interface Master Mode Select                                                        |          |
|              |     |                    |         | 0 = Slave mode                                                                                 |          |
|              |     |                    |         | 1 = Master mode                                                                                |          |
|              | 13  | AIF2_CLK_FRC       | 0       | Forces BCLK2, LRCLK2 and ADCLRCLK2 to be enabled<br>when all AIF2 audio channels are disabled. |          |
|              |     |                    |         | 0 = Normal                                                                                     |          |
|              |     |                    |         | 1 = BCLK2, LRCLK2 and ADCLRCLK2 always enabled in<br>Master mode                               |          |
|              | 12  | AIF2_LRCLK_F<br>RC | 0       | Forces LRCLK2 and ADCLRCLK2 to be enabled when all<br>AIF2 audio channels are disabled.        |          |
|              |     |                    |         | 0 = Normal                                                                                     |          |
|              |     |                    |         | 1 = LRCLK2 and ADCLRCLK2 always enabled in Master<br>mode                                      |          |


#### **Register 0312h** AIF2 Master/Slave

| REGISTER     | BIT | LABEL         | DEFAULT | DESCRIPTION              | REFER TO |
|--------------|-----|---------------|---------|--------------------------|----------|
| ADDRESS      |     |               |         |                          |          |
| R787 (0313h) | 8:4 | AIF2_BCLK_DIV | 0_0100  | BCLK2 Rate               |          |
| AIF2 BCLK    |     | [4:0]         |         | 00000 = AIF2CLK          |          |
|              |     |               |         | 00001 = AIF2CLK / 1.5    |          |
|              |     |               |         | 00010 = AIF2CLK / 2      |          |
|              |     |               |         | 00011 = AIF2CLK / 3      |          |
|              |     |               |         | 00100 = AIF2CLK / 4      |          |
|              |     |               |         | 00101 = AIF2CLK / 5      |          |
|              |     |               |         | 00110 = AIF2CLK / 6      |          |
|              |     |               |         | 00111 = AIF2CLK / 8      |          |
|              |     |               |         | 01000 = AIF2CLK / 11     |          |
|              |     |               |         | 01001 = AIF2CLK / 12     |          |
|              |     |               |         | 01010 = AIF2CLK / 16     |          |
|              |     |               |         | 01011 = AIF2CLK / 22     |          |
|              |     |               |         | 01100 = AIF2CLK / 24     |          |
|              |     |               |         | 01101 = AIF2CLK / 32     |          |
|              |     |               |         | 01110 = AIF2CLK / 44     |          |
|              |     |               |         | 01111 = AIF2CLK / 48     |          |
|              |     |               |         | 10000 = AIF2CLK / 64     |          |
|              |     |               |         | 10001 = AIF2CLK / 88     |          |
|              |     |               |         | 10010 = AIF2CLK / 96     |          |
|              |     |               |         | 10011 = AIF2CLK / 128    |          |
|              |     |               |         | 10100 = AIF2CLK / 176    |          |
|              |     |               |         | 10101 = AIF2CLK / 192    |          |
|              |     |               |         | 10110 - 11111 = Reserved |          |

### **Register 0313h** AIF2 BCLK

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION                                  | REFER TO |
|--------------|------|--------------|-----------|----------------------------------------------|----------|
| ADDRESS      |      |              |           |                                              |          |
| R788 (0314h) | 11   | AIF2ADC_LRCL | 0         | Allows ADCLRCLK2 to be enabled in Slave mode |          |
| AIF2ADC      |      | K_DIR        |           | 0 = Normal                                   |          |
| LRCLK        |      |              |           | 1 = ADCLRCLK2 enabled in Slave mode          |          |
|              | 10:0 | AIF2ADC_RATE | 000_0100_ | ADCLRCLK2 Rate                               |          |
|              |      | [10:0]       | 0000      | ADCLRCLK2 clock output =                     |          |
|              |      |              |           | BCLK2 / AIF2ADC_RATE                         |          |
|              |      |              |           |                                              |          |
|              |      |              |           | Integer (LSB = 1)                            |          |
|              |      |              |           | Valid from 82047                             |          |

### **Register 0314h** AIF2ADC LRCLK

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION                               | REFER TO |
|--------------|------|--------------|-----------|-------------------------------------------|----------|
| ADDRESS      |      |              |           |                                           |          |
| R789 (0315h) | 11   | AIF2DAC_LRCL | 0         | Allows LRCLK2 to be enabled in Slave mode |          |
| AIF2DAC      |      | K_DIR        |           | 0 = Normal                                |          |
| LRCLK        |      |              |           | 1 = LRCLK2 enabled in Slave mode          |          |
|              | 10:0 | AIF2DAC_RATE | 000_0100_ | LRCLK2 Rate                               |          |
|              |      | [10:0]       | 0000      | LRCLK2 clock output =                     |          |
|              |      |              |           | BCLK2 / AIF2DAC_RATE                      |          |
|              |      |              |           |                                           |          |


| REGISTER<br>ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION                           | REFER TO |
|---------------------|-----|-------|---------|---------------------------------------|----------|
|                     |     |       |         | Integer (LSB = 1)<br>Valid from 82047 |          |

**Register 0315h** AIF2DAC LRCLK

| REGISTER     | BIT | LABEL        | DEFAULT | DESCRIPTION                    | REFER TO |
|--------------|-----|--------------|---------|--------------------------------|----------|
| ADDRESS      |     |              |         |                                |          |
| R790 (0316h) | 1   | AIF2DACL_DAT | 0       | AIF2 Left Receive Data Invert  |          |
| AIF2DAC      |     | _INV         |         | 0 = Not inverted               |          |
| Data         |     |              |         | 1 = Inverted                   |          |
|              | 0   | AIF2DACR_DAT | 0       | AIF2 Right Receive Data Invert |          |
|              |     | _INV         |         | 0 = Not inverted               |          |
|              |     |              |         | 1 = Inverted                   |          |

**Register 0316h** AIF2DAC Data

| REGISTER<br>ADDRESS             | BIT | LABEL                | DEFAULT | DESCRIPTION                                                         | REFER TO |
|---------------------------------|-----|----------------------|---------|---------------------------------------------------------------------|----------|
| R791 (0317h)<br>AIF2ADC<br>Data | 1   | AIF2ADCL_DAT<br>_INV | 0       | AIF2 Left Transmit Data Invert<br>0 = Not inverted<br>1 = Inverted  |          |
|                                 | 0   | AIF2ADCR_DAT<br>_INV | 0       | AIF2 Right Transmit Data Invert<br>0 = Not inverted<br>1 = Inverted |          |

**Register 0317h** AIF2ADC Data

| REGISTER                  | BIT | LABEL        | DEFAULT   | DESCRIPTION                                                                                           | REFER TO |
|---------------------------|-----|--------------|-----------|-------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                   |     |              |           |                                                                                                       |          |
| R1024                     | 8   | AIF1ADC1_VU  | 0         | AIF1ADC1 output path (AIF1, Timeslot 0) Volume Update                                                 |          |
| (0400h) AIF1<br>ADC1 Left |     |              |           | Writing a 1 to this bit will cause the AIF1ADC1L and<br>AIF1ADC1R volume to be updated simultaneously |          |
| Volume                    | 7:0 | AIF1ADC1L_VO | 1100_0000 | AIF1ADC1 (Left) output path (AIF1, Timeslot 0) Digital                                                |          |
|                           |     | L [7:0]      |           | Volume                                                                                                |          |
|                           |     |              |           | 00h = MUTE                                                                                            |          |
|                           |     |              |           | 01h = -71.625dB                                                                                       |          |
|                           |     |              |           |  (0.375dB steps)                                                                                     |          |
|                           |     |              |           | EFh = +17.625dB                                                                                       |          |

**Register 0400h** AIF1 ADC1 Left Volume



| REGISTER<br>ADDRESS                 | BIT | LABEL                   | DEFAULT   | DESCRIPTION                                                                                                                                                    | REFER TO |
|-------------------------------------|-----|-------------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R1025<br>(0401h) AIF1<br>ADC1 Right | 8   | AIF1ADC1_VU             | 0         | AIF1ADC1 output path (AIF1, Timeslot 0) Volume Update<br>Writing a 1 to this bit will cause the AIF1ADC1L and<br>AIF1ADC1R volume to be updated simultaneously |          |
| Volume                              | 7:0 | AIF1ADC1R_VO<br>L [7:0] | 1100_0000 | AIF1ADC1 (Right) output path (AIF1, Timeslot 0) Digital<br>Volume<br>00h = MUTE<br>01h = -71.625dB<br> (0.375dB steps)<br>EFh = +17.625dB                     |          |

**Register 0401h** AIF1 ADC1 Right Volume

| REGISTER                            | BIT | LABEL                   | DEFAULT   | DESCRIPTION                                                                                           | REFER TO |
|-------------------------------------|-----|-------------------------|-----------|-------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                             |     |                         |           |                                                                                                       |          |
| R1026                               | 8   | AIF1DAC1_VU             | 0         | AIF1DAC1 input path (AIF1, Timeslot 0) Volume Update                                                  |          |
| (0402h) AIF1<br>DAC1 Left<br>Volume |     |                         |           | Writing a 1 to this bit will cause the AIF1DAC1L and<br>AIF1DAC1R volume to be updated simultaneously |          |
|                                     | 7:0 | AIF1DAC1L_VO<br>L [7:0] | 1100_0000 | AIF1DAC1 (Left) input path (AIF1, Timeslot 0) Digital<br>Volume                                       |          |
|                                     |     |                         |           | 00h = MUTE                                                                                            |          |
|                                     |     |                         |           | 01h = -71.625dB                                                                                       |          |
|                                     |     |                         |           |  (0.375dB steps)                                                                                     |          |
|                                     |     |                         |           | C0h = 0dB                                                                                             |          |
|                                     |     |                         |           | FFh = 0dB                                                                                             |          |

**Register 0402h** AIF1 DAC1 Left Volume

| REGISTER                             | BIT | LABEL        | DEFAULT   | DESCRIPTION                                                                                           | REFER TO |
|--------------------------------------|-----|--------------|-----------|-------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                              |     |              |           |                                                                                                       |          |
| R1027                                | 8   | AIF1DAC1_VU  | 0         | AIF1DAC1 input path (AIF1, Timeslot 0) Volume Update                                                  |          |
| (0403h) AIF1<br>DAC1 Right<br>Volume |     |              |           | Writing a 1 to this bit will cause the AIF1DAC1L and<br>AIF1DAC1R volume to be updated simultaneously |          |
|                                      | 7:0 | AIF1DAC1R_VO | 1100_0000 | AIF1DAC1 (Right) input path (AIF1, Timeslot 0) Digital                                                |          |
|                                      |     | L [7:0]      |           | Volume                                                                                                |          |
|                                      |     |              |           | 00h = MUTE                                                                                            |          |
|                                      |     |              |           | 01h = -71.625dB                                                                                       |          |
|                                      |     |              |           |  (0.375dB steps)                                                                                     |          |
|                                      |     |              |           | C0h = 0dB                                                                                             |          |
|                                      |     |              |           | FFh = 0dB                                                                                             |          |

**Register 0403h** AIF1 DAC1 Right Volume


| REGISTER                                      | BIT | LABEL                   | DEFAULT   | DESCRIPTION                                                                                                                                                    | REFER TO |
|-----------------------------------------------|-----|-------------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R1028<br>(0404h) AIF1<br>ADC2 Left | 8   | AIF1ADC2_VU             | 0         | AIF1ADC2 output path (AIF1, Timeslot 1) Volume Update<br>Writing a 1 to this bit will cause the AIF1ADC2L and<br>AIF1ADC2R volume to be updated simultaneously |          |
| Volume                                        | 7:0 | AIF1ADC2L_VO<br>L [7:0] | 1100_0000 | AIF1ADC2 (Left) output path (AIF1, Timeslot 1) Digital<br>Volume<br>00h = MUTE<br>01h = -71.625dB<br> (0.375dB steps)<br>EFh = +17.625dB                      |          |

**Register 0404h** AIF1 ADC2 Left Volume

| REGISTER                   | BIT | LABEL                   | DEFAULT   | DESCRIPTION                                                                                           | REFER TO |
|----------------------------|-----|-------------------------|-----------|-------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                    |     |                         |           |                                                                                                       |          |
| R1029                      | 8   | AIF1ADC2_VU             | 0         | AIF1ADC2 output path (AIF1, Timeslot 1) Volume Update                                                 |          |
| (0405h) AIF1<br>ADC2 Right |     |                         |           | Writing a 1 to this bit will cause the AIF1ADC2L and<br>AIF1ADC2R volume to be updated simultaneously |          |
| Volume                     | 7:0 | AIF1ADC2R_VO<br>L [7:0] | 1100_0000 | AIF1ADC2 (Right) output path (AIF1, Timeslot 1) Digital<br>Volume                                     |          |
|                            |     |                         |           | 00h = MUTE                                                                                            |          |
|                            |     |                         |           | 01h = -71.625dB                                                                                       |          |
|                            |     |                         |           |  (0.375dB steps)                                                                                     |          |
|                            |     |                         |           | EFh = +17.625dB                                                                                       |          |

**Register 0405h** AIF1 ADC2 Right Volume

| REGISTER                  | BIT | LABEL        | DEFAULT   | DESCRIPTION                                                                                           | REFER TO |
|---------------------------|-----|--------------|-----------|-------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                   |     |              |           |                                                                                                       |          |
| R1030                     | 8   | AIF1DAC2_VU  | 0         | AIF1DAC2 input path (AIF1, Timeslot 1) Volume Update                                                  |          |
| (0406h) AIF1<br>DAC2 Left |     |              |           | Writing a 1 to this bit will cause the AIF1DAC2L and<br>AIF1DAC2R volume to be updated simultaneously |          |
| Volume                    | 7:0 | AIF1DAC2L_VO | 1100_0000 | AIF1DAC2 (Left) input path (AIF1, Timeslot 1) Digital                                                 |          |
|                           |     | L [7:0]      |           | Volume                                                                                                |          |
|                           |     |              |           | 00h = MUTE                                                                                            |          |
|                           |     |              |           | 01h = -71.625dB                                                                                       |          |
|                           |     |              |           |  (0.375dB steps)                                                                                     |          |
|                           |     |              |           | C0h = 0dB                                                                                             |          |
|                           |     |              |           | FFh = 0dB                                                                                             |          |

**Register 0406h** AIF1 DAC2 Left Volume


| REGISTER                   | BIT | LABEL        | DEFAULT   | DESCRIPTION                                                                                           | REFER TO |
|----------------------------|-----|--------------|-----------|-------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                    |     |              |           |                                                                                                       |          |
| R1031                      | 8   | AIF1DAC2_VU  | 0         | AIF1DAC2 input path (AIF1, Timeslot 1) Volume Update                                                  |          |
| (0407h) AIF1<br>DAC2 Right |     |              |           | Writing a 1 to this bit will cause the AIF1DAC2L and<br>AIF1DAC2R volume to be updated simultaneously |          |
| Volume                     | 7:0 | AIF1DAC2R_VO | 1100_0000 | AIF1DAC2 (Right) input path (AIF1, Timeslot 1) Digital                                                |          |
|                            |     | L [7:0]      |           | Volume                                                                                                |          |
|                            |     |              |           | 00h = MUTE                                                                                            |          |
|                            |     |              |           | 01h = -71.625dB                                                                                       |          |
|                            |     |              |           |  (0.375dB steps)                                                                                     |          |
|                            |     |              |           | C0h = 0dB                                                                                             |          |
|                            |     |              |           | FFh = 0dB                                                                                             |          |

**Register 0407h** AIF1 DAC2 Right Volume

| REGISTER<br>ADDRESS                   | BIT   | LABEL                      | DEFAULT | DESCRIPTION                                                                                                                                                                                                                                                            | REFER TO |
|---------------------------------------|-------|----------------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R1040<br>(0410h) AIF1<br>ADC1 Filters | 15    | AIF1ADC_4FS                | 0       | Enable AIF1ADC ultrasonic mode (4FS) output, bypassing<br>all AIF1 baseband output filtering<br>0 = Disabled<br>1 = Enabled                                                                                                                                            |          |
|                                       | 14:13 | AIF1ADC1_HPF<br>_CUT [1:0] | 00      | AIF1ADC1 output path (AIF1, Timeslot 0) Digital HPF cut<br>off frequency (fc)<br>00 = Hi-fi mode (fc = 4Hz at fs = 48kHz)<br>01 = Voice mode 1 (fc = 127Hz at fs = 8kHz)<br>10 = Voice mode 2 (fc = 130Hz at fs = 8kHz)<br>11 = Voice mode 3 (fc = 267Hz at fs = 8kHz) |          |
|                                       | 12    | AIF1ADC1L_HP<br>F          | 0       | AIF1ADC1 (Left) output path (AIF1, Timeslot 0) Digital HPF<br>Enable<br>0 = Disabled<br>1 = Enabled                                                                                                                                                                    |          |
|                                       | 11    | AIF1ADC1R_HP<br>F          | 0       | AIF1ADC1 (Right) output path (AIF1, Timeslot 0) Digital<br>HPF Enable<br>0 = Disabled<br>1 = Enabled                                                                                                                                                                   |          |

**Register 0410h** AIF1 ADC1 Filters

| REGISTER                                         | BIT   | LABEL                      | DEFAULT | DESCRIPTION                                                                                                                                                                                                             | REFER TO |
|--------------------------------------------------|-------|----------------------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R1041<br>(0411h) AIF1<br>ADC2 Filters | 14:13 | AIF1ADC2_HPF<br>_CUT [1:0] | 00      | AIF1ADC2 output path (AIF1, Timeslot 1) Digital HPF cut<br>off frequency (fc)<br>00 = Hi-fi mode (fc = 4Hz at fs = 48kHz)<br>01 = Voice mode 1 (fc = 127Hz at fs = 8kHz)<br>10 = Voice mode 2 (fc = 130Hz at fs = 8kHz) |          |
|                                                  | 12    | AIF1ADC2L_HP<br>F          | 0       | 11 = Voice mode 3 (fc = 267Hz at fs = 8kHz)<br>AIF1ADC2 (Left) output path (AIF1, Timeslot 1) Digital HPF<br>Enable                                                                                                     |          |
|                                                  |       |                            |         | 0 = Disabled<br>1 = Enabled                                                                                                                                                                                             |          |
|                                                  | 11    | AIF1ADC2R_HP<br>F          | 0       | AIF1ADC2 (Right) output path (AIF1, Timeslot 1) Digital<br>HPF Enable                                                                                                                                                   |          |
|                                                  |       |                            |         | 0 = Disabled<br>1 = Enabled                                                                                                                                                                                             |          |

**Register 0411h** AIF1 ADC2 Filters


| REGISTER<br>ADDRESS                   | BIT | LABEL                    | DEFAULT | DESCRIPTION                                                                                                                                                                                             | REFER TO |
|---------------------------------------|-----|--------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R1056<br>(0420h) AIF1<br>DAC1 Filters | 9   | AIF1DAC1_MUT<br>E        | 1       | AIF1DAC1 input path (AIF1, Timeslot 0) Soft Mute Control<br>0 = Un-mute<br>1 = Mute                                                                                                                     |          |
| (1)                                   | 7   | AIF1DAC1_MO<br>NO        | 0       | AIF1DAC1 input path (AIF1, Timeslot 0) Mono Mix Control<br>0 = Disabled<br>1 = Enabled                                                                                                                  |          |
|                                       | 5   | AIF1DAC1_MUT<br>ERATE    | 0       | AIF1DAC1 input path (AIF1, Timeslot 0) Soft Mute Ramp<br>Rate<br>0 = Fast ramp (fs/2, maximum ramp time is 10.7ms at<br>fs=48k)                                                                         |          |
|                                       |     |                          |         | 1 = Slow ramp (fs/32, maximum ramp time is 171ms at<br>fs=48k)<br>(Note: ramp rate scales with sample rate.)                                                                                            |          |
|                                       | 4   | AIF1DAC1_UN<br>MUTE_RAMP | 0       | AIF1DAC1 input path (AIF1, Timeslot 0) Unmute Ramp<br>select<br>0 = Disabling soft-mute (AIF1DAC1_MUTE=0) will cause<br>the volume to change immediately to AIF1DAC1L_VOL and<br>AIF1DAC1R_VOL settings |          |
|                                       |     |                          |         | 1 = Disabling soft-mute (AIF1DAC1_MUTE=0) will cause<br>the DAC volume to ramp up gradually to the<br>AIF1DAC1L_VOL and AIF1DAC1R_VOL settings                                                          |          |
|                                       | 2:1 | AIF1DAC1_DEE<br>MP [1:0] | 00      | AIF1DAC1 input path (AIF1, Timeslot 0) De-Emphasis<br>Control<br>00 = No de-emphasis<br>01 = 32kHz sample rate<br>10 = 44.1kHz sample rate                                                              |          |
|                                       |     |                          |         | 11 = 48kHz sample rate                                                                                                                                                                                  |          |

**Register 0420h** AIF1 DAC1 Filters (1)

| REGISTER              | BIT  | LABEL                      | DEFAULT | DESCRIPTION                                                      | REFER TO |
|-----------------------|------|----------------------------|---------|------------------------------------------------------------------|----------|
| ADDRESS               |      |                            |         |                                                                  |          |
| R1057<br>(0421h) AIF1 | 13:9 | AIF1DAC1_3D_<br>GAIN [4:0] | 0_0000  | AIF1DAC1 playback path (AIF1, Timeslot 0) 3D Stereo<br>depth     |          |
| DAC1 Filters          |      |                            |         | 00000 = Off                                                      |          |
| (2)                   |      |                            |         | 00001 = Minimum (-16dB)                                          |          |
|                       |      |                            |         | (0.915dB steps)                                                 |          |
|                       |      |                            |         | 11111 = Maximum (+11.45dB)                                       |          |
|                       | 8    | AIF1DAC1_3D_<br>ENA        | 0       | Enable 3D Stereo in AIF1DAC1 playback path (AIF1,<br>Timeslot 0) |          |
|                       |      |                            |         | 0 = Disabled                                                     |          |
|                       |      |                            |         | 1 = Enabled                                                      |          |

**Register 0421h** AIF1 DAC1 Filters (2)


| REGISTER            | BIT | LABEL                    | DEFAULT | DESCRIPTION                                                                                                                                    | REFER TO |
|---------------------|-----|--------------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS             |     |                          |         |                                                                                                                                                |          |
| R1058               | 9   | AIF1DAC2_MUT             | 1       | AIF1DAC2 input path (AIF1, Timeslot 1) Soft Mute Control                                                                                       |          |
| (0422h) AIF1        |     | E                        |         | 0 = Un-mute                                                                                                                                    |          |
| DAC2 Filters<br>(1) |     |                          |         | 1 = Mute                                                                                                                                       |          |
|                     | 7   | AIF1DAC2_MO              | 0       | AIF1DAC2 input path (AIF1, Timeslot 1) Mono Mix Control                                                                                        |          |
|                     |     | NO                       |         | 0 = Disabled                                                                                                                                   |          |
|                     |     |                          |         | 1 = Enabled                                                                                                                                    |          |
|                     | 5   | AIF1DAC2_MUT<br>ERATE    | 0       | AIF1DAC2 input path (AIF1, Timeslot 1) Soft Mute Ramp<br>Rate                                                                                  |          |
|                     |     |                          |         | 0 = Fast ramp (fs/2, maximum ramp time is 10.7ms at<br>fs=48k)                                                                                 |          |
|                     |     |                          |         | 1 = Slow ramp (fs/32, maximum ramp time is 171ms at<br>fs=48k)                                                                                 |          |
|                     |     |                          |         | (Note: ramp rate scales with sample rate.)                                                                                                     |          |
|                     | 4   | AIF1DAC2_UN<br>MUTE_RAMP | 0       | AIF1DAC2 input path (AIF1, Timeslot 1) Unmute Ramp<br>select                                                                                   |          |
|                     |     |                          |         | 0 = Disabling soft-mute (AIF1DAC2_MUTE=0) will cause<br>the volume to change immediately to AIF1DAC2L_VOL and<br>AIF1DAC2R_VOL settings        |          |
|                     |     |                          |         | 1 = Disabling soft-mute (AIF1DAC2_MUTE=0) will cause<br>the DAC volume to ramp up gradually to the<br>AIF1DAC2L_VOL and AIF1DAC2R_VOL settings |          |
|                     | 2:1 | AIF1DAC2_DEE<br>MP [1:0] | 00      | AIF1DAC2 input path (AIF1, Timeslot 1) De-Emphasis<br>Control                                                                                  |          |
|                     |     |                          |         | 00 = No de-emphasis                                                                                                                            |          |
|                     |     |                          |         | 01 = 32kHz sample rate                                                                                                                         |          |
|                     |     |                          |         | 10 = 44.1kHz sample rate                                                                                                                       |          |
|                     |     |                          |         | 11 = 48kHz sample rate                                                                                                                         |          |

**Register 0422h** AIF1 DAC2 Filters (1)

| REGISTER              | BIT  | LABEL                      | DEFAULT | DESCRIPTION                                                      | REFER TO |
|-----------------------|------|----------------------------|---------|------------------------------------------------------------------|----------|
| ADDRESS               |      |                            |         |                                                                  |          |
| R1059<br>(0423h) AIF1 | 13:9 | AIF1DAC2_3D_<br>GAIN [4:0] | 0_0000  | AIF1DAC2 playback path (AIF1, Timeslot 1) 3D Stereo<br>depth     |          |
| DAC2 Filters          |      |                            |         | 00000 = Off                                                      |          |
| (2)                   |      |                            |         | 00001 = Minimum (-16dB)                                          |          |
|                       |      |                            |         | (0.915dB steps)                                                 |          |
|                       |      |                            |         | 11111 = Maximum (+11.45dB)                                       |          |
|                       | 8    | AIF1DAC2_3D_<br>ENA        | 0       | Enable 3D Stereo in AIF1DAC2 playback path (AIF1,<br>Timeslot 1) |          |
|                       |      |                            |         | 0 = Disabled                                                     |          |
|                       |      |                            |         | 1 = Enabled                                                      |          |

**Register 0423h** AIF1 DAC2 Filters (2)


| REGISTER                 | BIT   | LABEL                         | DEFAULT | DESCRIPTION                                                      | REFER TO |
|--------------------------|-------|-------------------------------|---------|------------------------------------------------------------------|----------|
| ADDRESS                  |       |                               |         |                                                                  |          |
| R1088                    | 15:11 | AIF1DRC1_SIG                  | 0_0000  | AIF1 DRC1 Signal Detect RMS Threshold.                           |          |
| (0440h) AIF1<br>DRC1 (1) |       | _DET_RMS<br>[4:0]             |         | This is the RMS signal level for signal detect to be indicated   |          |
|                          |       |                               |         | when AIF1DRC1_SIG_DET_MODE=1.                                    |          |
|                          |       |                               |         | 00000 = -30dB                                                    |          |
|                          |       |                               |         | 00001 = -31.5dB                                                  |          |
|                          |       |                               |         | (1.5dB steps)<br>11110 = -75dB                                   |          |
|                          |       |                               |         | 11111 = -76.5dB                                                  |          |
|                          | 10:9  |                               | 00      | AIF1 DRC1 Signal Detect Peak Threshold.                          |          |
|                          |       | AIF1DRC1_SIG<br>_DET_PK [1:0] |         | This is the Peak/RMS ratio, or Crest Factor, level for signal    |          |
|                          |       |                               |         | detect to be indicated when                                      |          |
|                          |       |                               |         | AIF1DRC1_SIG_DET_MODE=0.                                         |          |
|                          |       |                               |         | 00 = 12dB                                                        |          |
|                          |       |                               |         | 01 = 18dB                                                        |          |
|                          |       |                               |         | 10 = 24dB                                                        |          |
|                          |       |                               |         | 11 = 30dB                                                        |          |
|                          | 8     | AIF1DRC1_NG_<br>ENA           | 0       | AIF1 DRC1 Noise Gate Enable                                      |          |
|                          |       |                               |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |
|                          | 7     | AIF1DRC1_SIG<br>_DET_MODE     | 1       | AIF1 DRC1 Signal Detect Mode                                     |          |
|                          |       |                               |         | 0 = Peak threshold mode                                          |          |
|                          |       |                               |         | 1 = RMS threshold mode                                           |          |
|                          | 6     | AIF1DRC1_SIG                  | 0       | AIF1 DRC1 Signal Detect Enable                                   |          |
|                          |       | _DET                          |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |
|                          | 5     | AIF1DRC1_KNE                  | 0       | AIF1 DRC1 KNEE2_OP Enable                                        |          |
|                          |       | E2_OP_ENA                     |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |
|                          | 4     | AIF1DRC1_QR                   | 1       | AIF1 DRC1 Quick-release Enable                                   |          |
|                          |       |                               |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |
|                          | 3     | AIF1DRC1_ANT<br>ICLIP         | 1       | AIF1 DRC1 Anti-clip Enable                                       |          |
|                          |       |                               |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |
|                          | 2     | AIF1DAC1_DRC<br>_ENA          | 0       | Enable DRC in AIF1DAC1 playback path (AIF1, Timeslot 0)          |          |
|                          |       |                               |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |
|                          | 1     | AIF1ADC1L_DR<br>C_ENA         | 0       | Enable DRC in AIF1ADC1 (Left) record path (AIF1,<br>Timeslot 0)  |          |
|                          |       |                               |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |
|                          | 0     | AIF1ADC1R_DR<br>C_ENA         | 0       | Enable DRC in AIF1ADC1 (Right) record path (AIF1,<br>Timeslot 0) |          |
|                          |       |                               |         | 0 = Disabled                                                     |          |
|                          |       |                               |         | 1 = Enabled                                                      |          |

**Register 0440h** AIF1 DRC1 (1)



| REGISTER<br>ADDRESS | BIT  | LABEL                      | DEFAULT | DESCRIPTION                                        | REFER TO |
|---------------------|------|----------------------------|---------|----------------------------------------------------|----------|
| R1089               | 12:9 | AIF1DRC1_ATK               | 0100    | AIF1 DRC1 Gain attack rate (seconds/6dB)           |          |
| (0441h) AIF1        |      | [3:0]                      |         | 0000 = Reserved                                    |          |
| DRC1 (2)            |      |                            |         | 0001 = 181us                                       |          |
|                     |      |                            |         | 0010 = 363us                                       |          |
|                     |      |                            |         | 0011 = 726us                                       |          |
|                     |      |                            |         | 0100 = 1.45ms                                      |          |
|                     |      |                            |         | 0101 = 2.9ms                                       |          |
|                     |      |                            |         | 0110 = 5.8ms                                       |          |
|                     |      |                            |         | 0111 = 11.6ms                                      |          |
|                     |      |                            |         | 1000 = 23.2ms                                      |          |
|                     |      |                            |         | 1001 = 46.4ms                                      |          |
|                     |      |                            |         | 1010 = 92.8ms                                      |          |
|                     |      |                            |         | 1011 = 185.6ms                                     |          |
|                     |      |                            |         | 1100-1111 = Reserved                               |          |
|                     | 8:5  | AIF1DRC1_DCY               | 0010    | AIF1 DRC1 Gain decay rate (seconds/6dB)            |          |
|                     |      | [3:0]                      |         | 0000 = 186ms                                       |          |
|                     |      |                            |         | 0001 = 372ms                                       |          |
|                     |      |                            |         | 0010 = 743ms                                       |          |
|                     |      |                            |         | 0011 = 1.49s                                       |          |
|                     |      |                            |         | 0100 = 2.97s                                       |          |
|                     |      |                            |         | 0101 = 5.94s                                       |          |
|                     |      |                            |         | 0110 = 11.89s                                      |          |
|                     |      |                            |         |                                                    |          |
|                     |      |                            |         | 0111 = 23.78s                                      |          |
|                     |      |                            |         | 1000 = 47.56s                                      |          |
|                     |      |                            |         | 1001-1111 = Reserved                               |          |
|                     | 4:2  | AIF1DRC1_MIN<br>GAIN [2:0] | 001     | AIF1 DRC1 Minimum gain to attenuate audio signals  |          |
|                     |      |                            |         | 000 = 0dB                                          |          |
|                     |      |                            |         | 001 = -12dB (default)                              |          |
|                     |      |                            |         | 010 = -18dB                                        |          |
|                     |      |                            |         | 011 = -24dB                                        |          |
|                     |      |                            |         | 100 = -36dB                                        |          |
|                     |      |                            |         | 101 = Reserved                                     |          |
|                     |      |                            |         | 11X = Reserved                                     |          |
|                     | 1:0  | AIF1DRC1_MA                | 01      | AIF1 DRC1 Maximum gain to boost audio signals (dB) |          |
|                     |      | XGAIN [1:0]                |         | 00 = 12dB                                          |          |
|                     |      |                            |         | 01 = 18dB                                          |          |
|                     |      |                            |         | 10 = 24dB                                          |          |
|                     |      |                            |         | 11 = 36dB                                          |          |

**Register 0441h** AIF1 DRC1 (2)


| REGISTER         | BIT   | LABEL                      | DEFAULT | DESCRIPTION                                            | REFER TO |
|------------------|-------|----------------------------|---------|--------------------------------------------------------|----------|
| ADDRESS<br>R1090 | 15:12 | AIF1DRC1_NG_               | 0000    | AIF1 DRC1 Minimum gain to attenuate audio signals when |          |
| (0442h) AIF1     |       | MINGAIN [3:0]              |         | the noise gate is active.                              |          |
| DRC1 (3)         |       |                            |         | 0000 = -36dB                                           |          |
|                  |       |                            |         | 0001 = -30dB                                           |          |
|                  |       |                            |         | 0010 = -24dB                                           |          |
|                  |       |                            |         | 0011 = -18dB                                           |          |
|                  |       |                            |         | 0100 = -12dB                                           |          |
|                  |       |                            |         | 0101 = -6dB                                            |          |
|                  |       |                            |         | 0110 = 0dB                                             |          |
|                  |       |                            |         | 0111 = 6dB                                             |          |
|                  |       |                            |         | 1000 = 12dB                                            |          |
|                  |       |                            |         | 1001 = 18dB                                            |          |
|                  |       |                            |         | 1010 = 24dB                                            |          |
|                  |       |                            |         | 1011 = 30dB                                            |          |
|                  |       |                            |         | 1100 = 36dB                                            |          |
|                  |       |                            |         | 1101 to 1111 = Reserved                                |          |
|                  | 11:10 | AIF1DRC1_NG_<br>EXP [1:0]  | 00      | AIF1 DRC1 Noise Gate slope                             |          |
|                  |       |                            |         | 00 = 1 (no expansion)                                  |          |
|                  |       |                            |         | 01 = 2                                                 |          |
|                  |       |                            |         | 10 = 4                                                 |          |
|                  |       |                            |         | 11 = 8                                                 |          |
|                  | 9:8   | AIF1DRC1_QR_               | 00      | AIF1 DRC1 Quick-release threshold (crest factor in dB) |          |
|                  |       | THR [1:0]                  |         | 00 = 12dB                                              |          |
|                  |       |                            |         | 01 = 18dB                                              |          |
|                  |       |                            |         | 10 = 24dB                                              |          |
|                  |       |                            |         | 11 = 30dB                                              |          |
|                  | 7:6   | AIF1DRC1_QR_               | 00      | AIF1 DRC1 Quick-release decay rate (seconds/6dB)       |          |
|                  |       | DCY [1:0]                  |         | 00 = 0.725ms                                           |          |
|                  |       |                            |         | 01 = 1.45ms                                            |          |
|                  |       |                            |         | 10 = 5.8ms                                             |          |
|                  |       |                            |         | 11 = Reserved                                          |          |
|                  | 5:3   | AIF1DRC1_HI_<br>COMP [2:0] | 000     | AIF1 DRC1 Compressor slope (upper region)              |          |
|                  |       |                            |         | 000 = 1 (no compression)                               |          |
|                  |       |                            |         | 001 = 1/2                                              |          |
|                  |       |                            |         | 010 = 1/4                                              |          |
|                  |       |                            |         | 011 = 1/8                                              |          |
|                  |       |                            |         | 100 = 1/16                                             |          |
|                  |       |                            |         | 101 = 0                                                |          |
|                  |       |                            |         | 110 = Reserved                                         |          |
|                  |       |                            |         | 111 = Reserved                                         |          |
|                  | 2:0   | AIF1DRC1_LO_               | 000     | AIF1 DRC1 Compressor slope (lower region)              |          |
|                  |       | COMP [2:0]                 |         | 000 = 1 (no compression)                               |          |
|                  |       |                            |         | 001 = 1/2                                              |          |
|                  |       |                            |         | 010 = 1/4                                              |          |
|                  |       |                            |         | 011 = 1/8                                              |          |
|                  |       |                            |         | 100 = 0                                                |          |
|                  |       |                            |         | 101 = Reserved                                         |          |
|                  |       |                            |         | 11X = Reserved                                         |          |

**Register 0442h** AIF1 DRC1 (3)


| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                                            | REFER TO |
|--------------|------|--------------|---------|--------------------------------------------------------|----------|
| ADDRESS      |      |              |         |                                                        |          |
| R1091        | 10:5 | AIF1DRC1_KNE | 00_0000 | AIF1 DRC1 Input signal level at the Compressor 'Knee'. |          |
| (0443h) AIF1 |      | E_IP [5:0]   |         | 000000 = 0dB                                           |          |
| DRC1 (4)     |      |              |         | 000001 = -0.75dB                                       |          |
|              |      |              |         | 000010 = -1.5dB                                        |          |
|              |      |              |         |  (-0.75dB steps)                                      |          |
|              |      |              |         | 111100 = -45dB                                         |          |
|              |      |              |         | 111101 = Reserved                                      |          |
|              |      |              |         | 11111X = Reserved                                      |          |
|              | 4:0  | AIF1DRC1_KNE | 0_0000  | AIF1 DRC1 Output signal at the Compressor 'Knee'.      |          |
|              |      | E_OP [4:0]   |         | 00000 = 0dB                                            |          |
|              |      |              |         | 00001 = -0.75dB                                        |          |
|              |      |              |         | 00010 = -1.5dB                                         |          |
|              |      |              |         |  (-0.75dB steps)                                      |          |
|              |      |              |         | 11110 = -22.5dB                                        |          |
|              |      |              |         | 11111 = Reserved                                       |          |

**Register 0443h** AIF1 DRC1 (4)

| REGISTER     | BIT | LABEL        | DEFAULT | DESCRIPTION                                              | REFER TO |
|--------------|-----|--------------|---------|----------------------------------------------------------|----------|
| ADDRESS      |     |              |         |                                                          |          |
| R1092        | 9:5 | AIF1DRC1_KNE | 0_0000  | AIF1 DRC1 Input signal level at the Noise Gate threshold |          |
| (0444h) AIF1 |     | E2_IP [4:0]  |         | 'Knee2'.                                                 |          |
| DRC1 (5)     |     |              |         | 00000 = -36dB                                            |          |
|              |     |              |         | 00001 = -37.5dB                                          |          |
|              |     |              |         | 00010 = -39dB                                            |          |
|              |     |              |         |  (-1.5dB steps)                                         |          |
|              |     |              |         | 11110 = -81dB                                            |          |
|              |     |              |         | 11111 = -82.5dB                                          |          |
|              |     |              |         | Only applicable when AIF1DRC1_NG_ENA = 1.                |          |
|              | 4:0 | AIF1DRC1_KNE | 0_0000  | AIF1 DRC1 Output signal at the Noise Gate threshold      |          |
|              |     | E2_OP [4:0]  |         | 'Knee2'.                                                 |          |
|              |     |              |         | 00000 = -30dB                                            |          |
|              |     |              |         | 00001 = -31.5dB                                          |          |
|              |     |              |         | 00010 = -33dB                                            |          |
|              |     |              |         |  (-1.5dB steps)                                         |          |
|              |     |              |         | 11110 = -75dB                                            |          |
|              |     |              |         | 11111 = -76.5dB                                          |          |
|              |     |              |         | Only applicable when AIF1DRC1_KNEE2_OP_ENA = 1.          |          |

**Register 0444h** AIF1 DRC1 (5)


| ADDRESS               | BIT   | LABEL                     | DEFAULT | DESCRIPTION                                                                                              | REFER TO |
|-----------------------|-------|---------------------------|---------|----------------------------------------------------------------------------------------------------------|----------|
| R1104<br>(0450h) AIF1 | 15:11 | AIF1DRC2_SIG<br>_DET_RMS  | 0_0000  | AIF1 DRC2 Signal Detect RMS Threshold.<br>This is the RMS signal level for signal detect to be indicated |          |
| DRC2 (1)              |       | [4:0]                     |         | when AIF1DRC2_SIG_DET_MODE=1.                                                                            |          |
|                       |       |                           |         | 00000 = -30dB                                                                                            |          |
|                       |       |                           |         | 00001 = -31.5dB                                                                                          |          |
|                       |       |                           |         | (1.5dB steps)                                                                                            |          |
|                       |       |                           |         | 11110 = -75dB                                                                                            |          |
|                       |       |                           |         | 11111 = -76.5dB                                                                                          |          |
|                       | 10:9  | AIF1DRC2_SIG              | 00      | AIF1 DRC2 Signal Detect Peak Threshold.                                                                  |          |
|                       |       | _DET_PK [1:0]             |         | This is the Peak/RMS ratio, or Crest Factor, level for signal                                            |          |
|                       |       |                           |         | detect to be indicated when                                                                              |          |
|                       |       |                           |         | AIF1DRC2_SIG_DET_MODE=0.                                                                                 |          |
|                       |       |                           |         | 00 = 12dB                                                                                                |          |
|                       |       |                           |         | 01 = 18dB                                                                                                |          |
|                       |       |                           |         | 10 = 24dB                                                                                                |          |
|                       |       |                           |         | 11 = 30dB                                                                                                |          |
|                       | 8     | AIF1DRC2_NG_<br>ENA       | 0       | AIF1 DRC2 Noise Gate Enable<br>0 = Disabled                                                              |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |
|                       | 7     | AIF1DRC2_SIG<br>_DET_MODE | 1       | AIF1 DRC2 Signal Detect Mode                                                                             |          |
|                       |       |                           |         | 0 = Peak threshold mode                                                                                  |          |
|                       |       |                           |         | 1 = RMS threshold mode                                                                                   |          |
|                       | 6     | AIF1DRC2_SIG              | 0       | AIF1 DRC2 Signal Detect Enable                                                                           |          |
|                       |       | _DET                      |         | 0 = Disabled                                                                                             |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |
|                       | 5     | AIF1DRC2_KNE<br>E2_OP_ENA | 0       | AIF1 DRC2 KNEE2_OP Enable                                                                                |          |
|                       |       |                           |         | 0 = Disabled                                                                                             |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |
|                       | 4     | AIF1DRC2_QR               | 1       | AIF1 DRC2 Quick-release Enable                                                                           |          |
|                       |       |                           |         | 0 = Disabled                                                                                             |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |
|                       | 3     | AIF1DRC2_ANT<br>ICLIP     | 1       | AIF1 DRC2 Anti-clip Enable                                                                               |          |
|                       |       |                           |         | 0 = Disabled                                                                                             |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |
|                       | 2     | AIF1DAC2_DRC<br>_ENA      | 0       | Enable DRC in AIF1DAC2 playback path (AIF1, Timeslot 1)                                                  |          |
|                       |       |                           |         | 0 = Disabled                                                                                             |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |
|                       | 1     | AIF1ADC2L_DR<br>C_ENA     | 0       | Enable DRC in AIF1ADC2 (Left) record path (AIF1,<br>Timeslot 1)                                          |          |
|                       |       |                           |         | 0 = Disabled                                                                                             |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |
|                       | 0     | AIF1ADC2R_DR<br>C_ENA     | 0       | Enable DRC in AIF1ADC2 (Right) record path (AIF1,<br>Timeslot 1)                                         |          |
|                       |       |                           |         | 0 = Disabled                                                                                             |          |
|                       |       |                           |         | 1 = Enabled                                                                                              |          |

**Register 0450h** AIF1 DRC2 (1)



| REGISTER<br>ADDRESS | BIT  | LABEL        | DEFAULT | DESCRIPTION                                        | REFER TO |
|---------------------|------|--------------|---------|----------------------------------------------------|----------|
| R1105               | 12:9 | AIF1DRC2_ATK | 0100    | AIF1 DRC2 Gain attack rate (seconds/6dB)           |          |
| (0451h) AIF1        |      | [3:0]        |         | 0000 = Reserved                                    |          |
| DRC2 (2)            |      |              |         | 0001 = 181us                                       |          |
|                     |      |              |         | 0010 = 363us                                       |          |
|                     |      |              |         | 0011 = 726us                                       |          |
|                     |      |              |         | 0100 = 1.45ms                                      |          |
|                     |      |              |         | 0101 = 2.9ms                                       |          |
|                     |      |              |         | 0110 = 5.8ms                                       |          |
|                     |      |              |         | 0111 = 11.6ms                                      |          |
|                     |      |              |         | 1000 = 23.2ms                                      |          |
|                     |      |              |         | 1001 = 46.4ms                                      |          |
|                     |      |              |         | 1010 = 92.8ms                                      |          |
|                     |      |              |         | 1011 = 185.6ms                                     |          |
|                     |      |              |         | 1100-1111 = Reserved                               |          |
|                     | 8:5  | AIF1DRC2_DCY | 0010    | AIF1 DRC2 Gain decay rate (seconds/6dB)            |          |
|                     |      | [3:0]        |         | 0000 = 186ms                                       |          |
|                     |      |              |         | 0001 = 372ms                                       |          |
|                     |      |              |         | 0010 = 743ms                                       |          |
|                     |      |              |         | 0011 = 1.49s                                       |          |
|                     |      |              |         | 0100 = 2.97s                                       |          |
|                     |      |              |         | 0101 = 5.94s                                       |          |
|                     |      |              |         | 0110 = 11.89s                                      |          |
|                     |      |              |         | 0111 = 23.78s                                      |          |
|                     |      |              |         | 1000 = 47.56s                                      |          |
|                     |      |              |         | 1001-1111 = Reserved                               |          |
|                     | 4:2  | AIF1DRC2_MIN | 001     | AIF1 DRC2 Minimum gain to attenuate audio signals  |          |
|                     |      | GAIN [2:0]   |         | 000 = 0dB                                          |          |
|                     |      |              |         | 001 = -12dB (default)                              |          |
|                     |      |              |         | 010 = -18dB                                        |          |
|                     |      |              |         | 011 = -24dB                                        |          |
|                     |      |              |         | 100 = -36dB                                        |          |
|                     |      |              |         | 101 = Reserved                                     |          |
|                     |      |              |         | 11X = Reserved                                     |          |
|                     | 1:0  | AIF1DRC2_MA  | 01      | AIF1 DRC2 Maximum gain to boost audio signals (dB) |          |
|                     |      | XGAIN [1:0]  |         | 00 = 12dB                                          |          |
|                     |      |              |         | 01 = 18dB                                          |          |
|                     |      |              |         | 10 = 24dB                                          |          |
|                     |      |              |         | 11 = 36dB                                          |          |

**Register 0451h** AIF1 DRC2 (2)


| REGISTER     | BIT   | LABEL                      | DEFAULT | DESCRIPTION                                            | REFER TO |
|--------------|-------|----------------------------|---------|--------------------------------------------------------|----------|
| ADDRESS      |       |                            |         |                                                        |          |
| R1106        | 15:12 | AIF1DRC2_NG_               | 0000    | AIF1 DRC2 Minimum gain to attenuate audio signals when |          |
| (0452h) AIF1 |       | MINGAIN [3:0]              |         | the noise gate is active.                              |          |
| DRC2 (3)     |       |                            |         | 0000 = -36dB                                           |          |
|              |       |                            |         | 0001 = -30dB                                           |          |
|              |       |                            |         | 0010 = -24dB                                           |          |
|              |       |                            |         | 0011 = -18dB                                           |          |
|              |       |                            |         | 0100 = -12dB                                           |          |
|              |       |                            |         | 0101 = -6dB                                            |          |
|              |       |                            |         | 0110 = 0dB                                             |          |
|              |       |                            |         | 0111 = 6dB                                             |          |
|              |       |                            |         | 1000 = 12dB                                            |          |
|              |       |                            |         | 1001 = 18dB                                            |          |
|              |       |                            |         | 1010 = 24dB                                            |          |
|              |       |                            |         | 1011 = 30dB                                            |          |
|              |       |                            |         | 1100 = 36dB                                            |          |
|              |       |                            |         | 1101 to 1111 = Reserved                                |          |
|              | 11:10 | AIF1DRC2_NG_<br>EXP [1:0]  | 00      | AIF1 DRC2 Noise Gate slope                             |          |
|              |       |                            |         | 00 = 1 (no expansion)                                  |          |
|              |       |                            |         | 01 = 2                                                 |          |
|              |       |                            |         | 10 = 4                                                 |          |
|              |       |                            |         | 11 = 8                                                 |          |
|              | 9:8   | AIF1DRC2_QR_<br>THR [1:0]  | 00      | AIF1 DRC2 Quick-release threshold (crest factor in dB) |          |
|              |       |                            |         | 00 = 12dB                                              |          |
|              |       |                            |         | 01 = 18dB                                              |          |
|              |       |                            |         | 10 = 24dB                                              |          |
|              |       |                            |         | 11 = 30dB                                              |          |
|              | 7:6   | AIF1DRC2_QR_<br>DCY [1:0]  | 00      | AIF1 DRC2 Quick-release decay rate (seconds/6dB)       |          |
|              |       |                            |         | 00 = 0.725ms                                           |          |
|              |       |                            |         | 01 = 1.45ms                                            |          |
|              |       |                            |         | 10 = 5.8ms                                             |          |
|              |       |                            |         | 11 = Reserved                                          |          |
|              | 5:3   | AIF1DRC2_HI_<br>COMP [2:0] | 000     | AIF1 DRC2 Compressor slope (upper region)              |          |
|              |       |                            |         | 000 = 1 (no compression)                               |          |
|              |       |                            |         | 001 = 1/2                                              |          |
|              |       |                            |         | 010 = 1/4                                              |          |
|              |       |                            |         | 011 = 1/8                                              |          |
|              |       |                            |         | 100 = 1/16                                             |          |
|              |       |                            |         | 101 = 0                                                |          |
|              |       |                            |         | 110 = Reserved                                         |          |
|              |       |                            |         | 111 = Reserved                                         |          |
|              | 2:0   | AIF1DRC2_LO_<br>COMP [2:0] | 000     | AIF1 DRC2 Compressor slope (lower region)              |          |
|              |       |                            |         | 000 = 1 (no compression)                               |          |
|              |       |                            |         | 001 = 1/2                                              |          |
|              |       |                            |         | 010 = 1/4                                              |          |
|              |       |                            |         | 011 = 1/8                                              |          |
|              |       |                            |         | 100 = 0                                                |          |
|              |       |                            |         | 101 = Reserved                                         |          |
|              |       |                            |         | 11X = Reserved                                         |          |

**Register 0452h** AIF1 DRC2 (3)


| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                                            | REFER TO |
|--------------|------|--------------|---------|--------------------------------------------------------|----------|
| ADDRESS      |      |              |         |                                                        |          |
| R1107        | 10:5 | AIF1DRC2_KNE | 00_0000 | AIF1 DRC2 Input signal level at the Compressor 'Knee'. |          |
| (0453h) AIF1 |      | E_IP [5:0]   |         | 000000 = 0dB                                           |          |
| DRC2 (4)     |      |              |         | 000001 = -0.75dB                                       |          |
|              |      |              |         | 000010 = -1.5dB                                        |          |
|              |      |              |         |  (-0.75dB steps)                                      |          |
|              |      |              |         | 111100 = -45dB                                         |          |
|              |      |              |         | 111101 = Reserved                                      |          |
|              |      |              |         | 11111X = Reserved                                      |          |
|              | 4:0  | AIF1DRC2_KNE | 0_0000  | AIF1 DRC2 Output signal at the Compressor 'Knee'.      |          |
|              |      | E_OP [4:0]   |         | 00000 = 0dB                                            |          |
|              |      |              |         | 00001 = -0.75dB                                        |          |
|              |      |              |         | 00010 = -1.5dB                                         |          |
|              |      |              |         |  (-0.75dB steps)                                      |          |
|              |      |              |         | 11110 = -22.5dB                                        |          |
|              |      |              |         | 11111 = Reserved                                       |          |

**Register 0453h** AIF1 DRC2 (4)

| REGISTER     | BIT | LABEL        | DEFAULT | DESCRIPTION                                              | REFER TO |
|--------------|-----|--------------|---------|----------------------------------------------------------|----------|
| ADDRESS      |     |              |         |                                                          |          |
| R1108        | 9:5 | AIF1DRC2_KNE | 0_0000  | AIF1 DRC2 Input signal level at the Noise Gate threshold |          |
| (0454h) AIF1 |     | E2_IP [4:0]  |         | 'Knee2'.                                                 |          |
| DRC2 (5)     |     |              |         | 00000 = -36dB                                            |          |
|              |     |              |         | 00001 = -37.5dB                                          |          |
|              |     |              |         | 00010 = -39dB                                            |          |
|              |     |              |         |  (-1.5dB steps)                                         |          |
|              |     |              |         | 11110 = -81dB                                            |          |
|              |     |              |         | 11111 = -82.5dB                                          |          |
|              |     |              |         | Only applicable when AIF1DRC2_NG_ENA = 1.                |          |
|              | 4:0 | AIF1DRC2_KNE | 0_0000  | AIF1 DRC2 Output signal at the Noise Gate threshold      |          |
|              |     | E2_OP [4:0]  |         | 'Knee2'.                                                 |          |
|              |     |              |         | 00000 = -30dB                                            |          |
|              |     |              |         | 00001 = -31.5dB                                          |          |
|              |     |              |         | 00010 = -33dB                                            |          |
|              |     |              |         |  (-1.5dB steps)                                         |          |
|              |     |              |         | 11110 = -75dB                                            |          |
|              |     |              |         | 11111 = -76.5dB                                          |          |
|              |     |              |         | Only applicable when AIF1DRC2_KNEE2_OP_ENA = 1.          |          |

**Register 0454h** AIF1 DRC2 (5)


| REGISTER<br>ADDRESS                           | BIT   | LABEL                         | DEFAULT | DESCRIPTION                                                                           | REFER TO |
|-----------------------------------------------|-------|-------------------------------|---------|---------------------------------------------------------------------------------------|----------|
| R1152<br>(0480h) AIF1<br>DAC1 EQ<br>Gains (1) | 15:11 | AIF1DAC1_EQ_<br>B1_GAIN [4:0] | 0_1100  | AIF1DAC1 (AIF1, Timeslot 0) EQ Band 1 Gain<br>-12dB to +12dB in 1dB steps             |          |
|                                               | 10:6  | AIF1DAC1_EQ_<br>B2_GAIN [4:0] | 0_1100  | AIF1DAC1 (AIF1, Timeslot 0) EQ Band 2 Gain<br>-12dB to +12dB in 1dB steps             |          |
|                                               | 5:1   | AIF1DAC1_EQ_<br>B3_GAIN [4:0] | 0_1100  | AIF1DAC1 (AIF1, Timeslot 0) EQ Band 3 Gain<br>-12dB to +12dB in 1dB steps             |          |
|                                               | 0     | AIF1DAC1_EQ_<br>ENA           | 0       | Enable EQ in AIF1DAC1 playback path (AIF1, Timeslot 0)<br>0 = Disabled<br>1 = Enabled |          |

**Register 0480h** AIF1 DAC1 EQ Gains (1)

| REGISTER     | BIT   | LABEL         | DEFAULT | DESCRIPTION                                | REFER TO |
|--------------|-------|---------------|---------|--------------------------------------------|----------|
| ADDRESS      |       |               |         |                                            |          |
| R1153        | 15:11 | AIF1DAC1_EQ_  | 0_1100  | AIF1DAC1 (AIF1, Timeslot 0) EQ Band 4 Gain |          |
| (0481h) AIF1 |       | B4_GAIN [4:0] |         | -12dB to +12dB in 1dB steps                |          |
| DAC1 EQ      | 10:6  | AIF1DAC1_EQ_  | 0_1100  | AIF1DAC1 (AIF1, Timeslot 0) EQ Band 5 Gain |          |
| Gains (2)    |       | B5_GAIN [4:0] |         | -12dB to +12dB in 1dB steps                |          |

**Register 0481h** AIF1 DAC1 EQ Gains (2)

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1154        | 15:0 | AIF1DAC1_EQ_ | 0000_1111 | EQ Band 1 Coefficient A |          |
| (0482h) AIF1 |      | B1_A [15:0]  | _1100_101 |                         |          |
| DAC1 EQ      |      |              | 0         |                         |          |
| Band 1 A     |      |              |           |                         |          |

**Register 0482h** AIF1 DAC1 EQ Band 1 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1155        | 15:0 | AIF1DAC1_EQ_ | 0000_0100 | EQ Band 1 Coefficient B |          |
| (0483h) AIF1 |      | B1_B [15:0]  | _0000_000 |                         |          |
| DAC1 EQ      |      |              | 0         |                         |          |
| Band 1 B     |      |              |           |                         |          |

**Register 0483h** AIF1 DAC1 EQ Band 1 B

| REGISTER                         | BIT  | LABEL                        | DEFAULT                     | DESCRIPTION              | REFER TO |
|----------------------------------|------|------------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                          |      |                              |                             |                          |          |
| R1156<br>(0484h) AIF1<br>DAC1 EQ | 15:0 | AIF1DAC1_EQ_<br>B1_PG [15:0] | 0000_0000<br>_1101_100<br>0 | EQ Band 1 Coefficient PG |          |
| Band 1 PG                        |      |                              |                             |                          |          |

**Register 0484h** AIF1 DAC1 EQ Band 1 PG


| REGISTER                                     | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| ADDRESS                                      |      |                             |                             |                         |          |
| R1157<br>(0485h) AIF1<br>DAC1 EQ<br>Band 2 A | 15:0 | AIF1DAC1_EQ_<br>B2_A [15:0] | 0001_1110<br>_1011_010<br>1 | EQ Band 2 Coefficient A |          |

**Register 0485h** AIF1 DAC1 EQ Band 2 A

| REGISTER                                     | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| ADDRESS                                      |      |                             |                             |                         |          |
| R1158<br>(0486h) AIF1<br>DAC1 EQ<br>Band 2 B | 15:0 | AIF1DAC1_EQ_<br>B2_B [15:0] | 1111_0001<br>_0100_010<br>1 | EQ Band 2 Coefficient B |          |

**Register 0486h** AIF1 DAC1 EQ Band 2 B

| REGISTER                                     | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| ADDRESS                                      |      |                             |                             |                         |          |
| R1159<br>(0487h) AIF1<br>DAC1 EQ<br>Band 2 C | 15:0 | AIF1DAC1_EQ_<br>B2_C [15:0] | 0000_1011<br>_0111_010<br>1 | EQ Band 2 Coefficient C |          |

**Register 0487h** AIF1 DAC1 EQ Band 2 C

| REGISTER                                      | BIT  | LABEL                        | DEFAULT                     | DESCRIPTION              | REFER TO |
|-----------------------------------------------|------|------------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                       |      |                              |                             |                          |          |
| R1160<br>(0488h) AIF1<br>DAC1 EQ<br>Band 2 PG | 15:0 | AIF1DAC1_EQ_<br>B2_PG [15:0] | 0000_0001<br>_1100_010<br>1 | EQ Band 2 Coefficient PG |          |

**Register 0488h** AIF1 DAC1 EQ Band 2 PG

| REGISTER                                     | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| ADDRESS                                      |      |                             |                             |                         |          |
| R1161<br>(0489h) AIF1<br>DAC1 EQ<br>Band 3 A | 15:0 | AIF1DAC1_EQ_<br>B3_A [15:0] | 0001_1100<br>_0101_100<br>0 | EQ Band 3 Coefficient A |          |

**Register 0489h** AIF1 DAC1 EQ Band 3 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1162        | 15:0 | AIF1DAC1_EQ_ | 1111_0011 | EQ Band 3 Coefficient B |          |
| (048Ah) AIF1 |      | B3_B [15:0]  | _0111_001 |                         |          |
| DAC1 EQ      |      |              | 1         |                         |          |
| Band 3 B     |      |              |           |                         |          |

**Register 048Ah** AIF1 DAC1 EQ Band 3 B

| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
|----------|-----|-------|---------|-------------|----------|
| ADDRESS  |     |       |         |             |          |


| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1163        | 15:0 | AIF1DAC1_EQ_ | 0000_1010 | EQ Band 3 Coefficient C |          |
| (048Bh) AIF1 |      | B3_C [15:0]  | _0101_010 |                         |          |
| DAC1 EQ      |      |              | 0         |                         |          |
| Band 3 C     |      |              |           |                         |          |

**Register 048Bh** AIF1 DAC1 EQ Band 3 C

| REGISTER                                      | BIT  | LABEL                        | DEFAULT                     | DESCRIPTION              | REFER TO |
|-----------------------------------------------|------|------------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                       |      |                              |                             |                          |          |
| R1164<br>(048Ch) AIF1<br>DAC1 EQ<br>Band 3 PG | 15:0 | AIF1DAC1_EQ_<br>B3_PG [15:0] | 0000_0101<br>_0101_100<br>0 | EQ Band 3 Coefficient PG |          |

**Register 048Ch** AIF1 DAC1 EQ Band 3 PG

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1165        | 15:0 | AIF1DAC1_EQ_ | 0001_0110 | EQ Band 4 Coefficient A |          |
| (048Dh) AIF1 |      | B4_A [15:0]  | _1000_111 |                         |          |
| DAC1 EQ      |      |              | 0         |                         |          |
| Band 4 A     |      |              |           |                         |          |

**Register 048Dh** AIF1 DAC1 EQ Band 4 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1166        | 15:0 | AIF1DAC1_EQ_ | 1111_1000 | EQ Band 4 Coefficient B |          |
| (048Eh) AIF1 |      | B4_B [15:0]  | _0010_100 |                         |          |
| DAC1 EQ      |      |              | 1         |                         |          |
| Band 4 B     |      |              |           |                         |          |

**Register 048Eh** AIF1 DAC1 EQ Band 4 B

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1167        | 15:0 | AIF1DAC1_EQ_ | 0000_0111 | EQ Band 4 Coefficient C |          |
| (048Fh) AIF1 |      | B4_C [15:0]  | _1010_110 |                         |          |
| DAC1 EQ      |      |              | 1         |                         |          |
| Band 4 C     |      |              |           |                         |          |

**Register 048Fh** AIF1 DAC1 EQ Band 4 C

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION              | REFER TO |
|--------------|------|--------------|-----------|--------------------------|----------|
| ADDRESS      |      |              |           |                          |          |
| R1168        | 15:0 | AIF1DAC1_EQ_ | 0001_0001 | EQ Band 4 Coefficient PG |          |
| (0490h) AIF1 |      | B4_PG [15:0] | _0000_001 |                          |          |
| DAC1 EQ      |      |              | 1         |                          |          |
| Band 4 PG    |      |              |           |                          |          |

**Register 0490h** AIF1 DAC1 EQ Band 4 PG

| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
|----------|-----|-------|---------|-------------|----------|
| ADDRESS  |     |       |         |             |          |


| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1169        | 15:0 | AIF1DAC1_EQ_ | 0000_0101 | EQ Band 5 Coefficient A |          |
| (0491h) AIF1 |      | B5_A [15:0]  | _0110_010 |                         |          |
| DAC1 EQ      |      |              | 0         |                         |          |
| Band 5 A     |      |              |           |                         |          |

**Register 0491h** AIF1 DAC1 EQ Band 5 A

| REGISTER                                     | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| ADDRESS                                      |      |                             |                             |                         |          |
| R1170<br>(0492h) AIF1<br>DAC1 EQ<br>Band 5 B | 15:0 | AIF1DAC1_EQ_<br>B5_B [15:0] | 0000_0101<br>_0101_100<br>1 | EQ Band 5 Coefficient B |          |

**Register 0492h** AIF1 DAC1 EQ Band 5 B

| REGISTER                         | BIT  | LABEL                        | DEFAULT                     | DESCRIPTION              | REFER TO |
|----------------------------------|------|------------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                          |      |                              |                             |                          |          |
| R1171<br>(0493h) AIF1<br>DAC1 EQ | 15:0 | AIF1DAC1_EQ_<br>B5_PG [15:0] | 0100_0000<br>_0000_000<br>0 | EQ Band 5 Coefficient PG |          |
| Band 5 PG                        |      |                              |                             |                          |          |

**Register 0493h** AIF1 DAC1 EQ Band 5 PG

| REGISTER     | BIT   | LABEL         | DEFAULT | DESCRIPTION                                            | REFER TO |
|--------------|-------|---------------|---------|--------------------------------------------------------|----------|
| ADDRESS      |       |               |         |                                                        |          |
| R1184        | 15:11 | AIF1DAC2_EQ_  | 0_1100  | AIF1DAC2 (AIF1, Timeslot 1) EQ Band 1 Gain             |          |
| (04A0h) AIF1 |       | B1_GAIN [4:0] |         | -12dB to +12dB in 1dB steps                            |          |
| DAC2 EQ      | 10:6  | AIF1DAC2_EQ_  | 0_1100  | AIF1DAC2 (AIF1, Timeslot 1) EQ Band 2 Gain             |          |
| Gains (1)    |       | B2_GAIN [4:0] |         | -12dB to +12dB in 1dB steps                            |          |
|              | 5:1   | AIF1DAC2_EQ_  | 0_1100  | AIF1DAC2 (AIF1, Timeslot 1) EQ Band 3 Gain             |          |
|              |       | B3_GAIN [4:0] |         | -12dB to +12dB in 1dB steps                            |          |
|              | 0     | AIF1DAC2_EQ_  | 0       | Enable EQ in AIF1DAC2 playback path (AIF1, Timeslot 1) |          |
|              |       | ENA           |         | 0 = Disabled                                           |          |
|              |       |               |         | 1 = Enabled                                            |          |

**Register 04A0h** AIF1 DAC2 EQ Gains (1)

| REGISTER                                      | BIT   | LABEL                         | DEFAULT | DESCRIPTION                                                               | REFER TO |
|-----------------------------------------------|-------|-------------------------------|---------|---------------------------------------------------------------------------|----------|
| ADDRESS                                       |       |                               |         |                                                                           |          |
| R1185<br>(04A1h) AIF1<br>DAC2 EQ<br>Gains (2) | 15:11 | AIF1DAC2_EQ_<br>B4_GAIN [4:0] | 0_1100  | AIF1DAC2 (AIF1, Timeslot 1) EQ Band 4 Gain<br>-12dB to +12dB in 1dB steps |          |
|                                               | 10:6  | AIF1DAC2_EQ_<br>B5_GAIN [4:0] | 0_1100  | AIF1DAC2 (AIF1, Timeslot 1) EQ Band 5 Gain<br>-12dB to +12dB in 1dB steps |          |

**Register 04A1h** AIF1 DAC2 EQ Gains (2)

| REGISTER<br>ADDRESS              | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| R1186<br>(04A2h) AIF1<br>DAC2 EQ | 15:0 | AIF1DAC2_EQ_<br>B1_A [15:0] | 0000_1111<br>_1100_101<br>0 | EQ Band 1 Coefficient A |          |



| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
|----------|-----|-------|---------|-------------|----------|
| ADDRESS  |     |       |         |             |          |
| Band 1 A |     |       |         |             |          |

**Register 04A2h** AIF1 DAC2 EQ Band 1 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1187        | 15:0 | AIF1DAC2_EQ_ | 0000_0100 | EQ Band 1 Coefficient B |          |
| (04A3h) AIF1 |      | B1_B [15:0]  | _0000_000 |                         |          |
| DAC2 EQ      |      |              | 0         |                         |          |
| Band 1 B     |      |              |           |                         |          |

**Register 04A3h** AIF1 DAC2 EQ Band 1 B

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION              | REFER TO |
|--------------|------|--------------|-----------|--------------------------|----------|
| ADDRESS      |      |              |           |                          |          |
| R1188        | 15:0 | AIF1DAC2_EQ_ | 0000_0000 | EQ Band 1 Coefficient PG |          |
| (04A4h) AIF1 |      | B1_PG [15:0] | _1101_100 |                          |          |
| DAC2 EQ      |      |              | 0         |                          |          |
| Band 1 PG    |      |              |           |                          |          |

**Register 04A4h** AIF1 DAC2 EQ Band 1 PG

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1189        | 15:0 | AIF1DAC2_EQ_ | 0001_1110 | EQ Band 2 Coefficient A |          |
| (04A5h) AIF1 |      | B2_A [15:0]  | _1011_010 |                         |          |
| DAC2 EQ      |      |              | 1         |                         |          |
| Band 2 A     |      |              |           |                         |          |

**Register 04A5h** AIF1 DAC2 EQ Band 2 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1190        | 15:0 | AIF1DAC2_EQ_ | 1111_0001 | EQ Band 2 Coefficient B |          |
| (04A6h) AIF1 |      | B2_B [15:0]  | _0100_010 |                         |          |
| DAC2 EQ      |      |              | 1         |                         |          |
| Band 2 B     |      |              |           |                         |          |

**Register 04A6h** AIF1 DAC2 EQ Band 2 B

| REGISTER                                     | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| ADDRESS                                      |      |                             |                             |                         |          |
| R1191<br>(04A7h) AIF1<br>DAC2 EQ<br>Band 2 C | 15:0 | AIF1DAC2_EQ_<br>B2_C [15:0] | 0000_1011<br>_0111_010<br>1 | EQ Band 2 Coefficient C |          |

**Register 04A7h** AIF1 DAC2 EQ Band 2 C

| REGISTER<br>ADDRESS | BIT  | LABEL        | DEFAULT   | DESCRIPTION              | REFER TO |
|---------------------|------|--------------|-----------|--------------------------|----------|
| R1192               | 15:0 | AIF1DAC2_EQ_ | 0000_0001 | EQ Band 2 Coefficient PG |          |
| (04A8h) AIF1        |      | B2_PG [15:0] | _1100_010 |                          |          |
| DAC2 EQ             |      |              | 1         |                          |          |



| REGISTER  | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
|-----------|-----|-------|---------|-------------|----------|
| ADDRESS   |     |       |         |             |          |
| Band 2 PG |     |       |         |             |          |

**Register 04A8h** AIF1 DAC2 EQ Band 2 PG

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1193        | 15:0 | AIF1DAC2_EQ_ | 0001_1100 | EQ Band 3 Coefficient A |          |
| (04A9h) AIF1 |      | B3_A [15:0]  | _0101_100 |                         |          |
| DAC2 EQ      |      |              | 0         |                         |          |
| Band 3 A     |      |              |           |                         |          |

**Register 04A9h** AIF1 DAC2 EQ Band 3 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1194        | 15:0 | AIF1DAC2_EQ_ | 1111_0011 | EQ Band 3 Coefficient B |          |
| (04AAh) AIF1 |      | B3_B [15:0]  | _0111_001 |                         |          |
| DAC2 EQ      |      |              | 1         |                         |          |
| Band 3 B     |      |              |           |                         |          |

**Register 04AAh** AIF1 DAC2 EQ Band 3 B

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1195        | 15:0 | AIF1DAC2_EQ_ | 0000_1010 | EQ Band 3 Coefficient C |          |
| (04ABh) AIF1 |      | B3_C [15:0]  | _0101_010 |                         |          |
| DAC2 EQ      |      |              | 0         |                         |          |
| Band 3 C     |      |              |           |                         |          |

**Register 04ABh** AIF1 DAC2 EQ Band 3 C

| REGISTER                                      | BIT  | LABEL                        | DEFAULT                     | DESCRIPTION              | REFER TO |
|-----------------------------------------------|------|------------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                       |      |                              |                             |                          |          |
| R1196<br>(04ACh) AIF1<br>DAC2 EQ<br>Band 3 PG | 15:0 | AIF1DAC2_EQ_<br>B3_PG [15:0] | 0000_0101<br>_0101_100<br>0 | EQ Band 3 Coefficient PG |          |

**Register 04ACh** AIF1 DAC2 EQ Band 3 PG

| REGISTER                                     | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| ADDRESS                                      |      |                             |                             |                         |          |
| R1197<br>(04ADh) AIF1<br>DAC2 EQ<br>Band 4 A | 15:0 | AIF1DAC2_EQ_<br>B4_A [15:0] | 0001_0110<br>_1000_111<br>0 | EQ Band 4 Coefficient A |          |

**Register 04ADh** AIF1 DAC2 EQ Band 4 A

| REGISTER<br>ADDRESS              | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION             | REFER TO |
|----------------------------------|------|-----------------------------|-----------------------------|-------------------------|----------|
| R1198<br>(04AEh) AIF1<br>DAC2 EQ | 15:0 | AIF1DAC2_EQ_<br>B4_B [15:0] | 1111_1000<br>_0010_100<br>1 | EQ Band 4 Coefficient B |          |



| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
|----------|-----|-------|---------|-------------|----------|
| ADDRESS  |     |       |         |             |          |
| Band 4 B |     |       |         |             |          |

**Register 04AEh** AIF1 DAC2 EQ Band 4 B

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1199        | 15:0 | AIF1DAC2_EQ_ | 0000_0111 | EQ Band 4 Coefficient C |          |
| (04AFh) AIF1 |      | B4_C [15:0]  | _1010_110 |                         |          |
| DAC2 EQ      |      |              | 1         |                         |          |
| Band 4 C     |      |              |           |                         |          |

**Register 04AFh** AIF1 DAC2 EQ Band 4 C

| REGISTER                                      | BIT  | LABEL                        | DEFAULT                     | DESCRIPTION              | REFER TO |
|-----------------------------------------------|------|------------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                       |      |                              |                             |                          |          |
| R1200<br>(04B0h) AIF1<br>DAC2 EQ<br>Band 4 PG | 15:0 | AIF1DAC2_EQ_<br>B4_PG [15:0] | 0001_0001<br>_0000_001<br>1 | EQ Band 4 Coefficient PG |          |

**Register 04B0h** AIF1 DAC2 EQ Band 4 PG

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1201        | 15:0 | AIF1DAC2_EQ_ | 0000_0101 | EQ Band 5 Coefficient A |          |
| (04B1h) AIF1 |      | B5_A [15:0]  | _0110_010 |                         |          |
| DAC2 EQ      |      |              | 0         |                         |          |
| Band 5 A     |      |              |           |                         |          |

**Register 04B1h** AIF1 DAC2 EQ Band 5 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1202        | 15:0 | AIF1DAC2_EQ_ | 0000_0101 | EQ Band 5 Coefficient B |          |
| (04B2h) AIF1 |      | B5_B [15:0]  | _0101_100 |                         |          |
| DAC2 EQ      |      |              | 1         |                         |          |
| Band 5 B     |      |              |           |                         |          |

**Register 04B2h** AIF1 DAC2 EQ Band 5 B

| REGISTER                                      | BIT  | LABEL                        | DEFAULT                     | DESCRIPTION              | REFER TO |
|-----------------------------------------------|------|------------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                       |      |                              |                             |                          |          |
| R1203<br>(04B3h) AIF1<br>DAC2 EQ<br>Band 5 PG | 15:0 | AIF1DAC2_EQ_<br>B5_PG [15:0] | 0100_0000<br>_0000_000<br>0 | EQ Band 5 Coefficient PG |          |

**Register 04B3h** AIF1 DAC2 EQ Band 5 PG

| REGISTER                          | BIT | LABEL      | DEFAULT | DESCRIPTION                                                                                                                              | REFER TO |
|-----------------------------------|-----|------------|---------|------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                           |     |            |         |                                                                                                                                          |          |
| R1280<br>(0500h) AIF2<br>ADC Left | 8   | AIF2ADC_VU | 0       | AIF2ADC output path Volume Update<br>Writing a 1 to this bit will cause the AIF2ADCL and<br>AIF2ADCR volume to be updated simultaneously |          |


| REGISTER | BIT | LABEL        | DEFAULT   | DESCRIPTION                               | REFER TO |
|----------|-----|--------------|-----------|-------------------------------------------|----------|
| ADDRESS  |     |              |           |                                           |          |
| Volume   | 7:0 | AIF2ADCL_VOL | 1100_0000 | AIF2ADC (Left) output path Digital Volume |          |
|          |     | [7:0]        |           | 00h = MUTE                                |          |
|          |     |              |           | 01h = -71.625dB                           |          |
|          |     |              |           |  (0.375dB steps)                         |          |
|          |     |              |           | EFh = +17.625dB                           |          |

**Register 0500h** AIF2 ADC Left Volume

| REGISTER     | BIT | LABEL        | DEFAULT   | DESCRIPTION                                         | REFER TO |
|--------------|-----|--------------|-----------|-----------------------------------------------------|----------|
| ADDRESS      |     |              |           |                                                     |          |
| R1281        | 8   | AIF2ADC_VU   | 0         | AIF2ADC output path Volume Update                   |          |
| (0501h) AIF2 |     |              |           | Writing a 1 to this bit will cause the AIF2ADCL and |          |
| ADC Right    |     |              |           | AIF2ADCR volume to be updated simultaneously        |          |
| Volume       | 7:0 | AIF2ADCR_VOL | 1100_0000 | AIF2ADC (Right) output path Digital Volume          |          |
|              |     | [7:0]        |           | 00h = MUTE                                          |          |
|              |     |              |           | 01h = -71.625dB                                     |          |
|              |     |              |           |  (0.375dB steps)                                   |          |
|              |     |              |           | EFh = +17.625dB                                     |          |

**Register 0501h** AIF2 ADC Right Volume

| REGISTER                 | BIT | LABEL        | DEFAULT   | DESCRIPTION                                                                                         | REFER TO |
|--------------------------|-----|--------------|-----------|-----------------------------------------------------------------------------------------------------|----------|
| ADDRESS                  |     |              |           |                                                                                                     |          |
| R1282                    | 8   | AIF2DAC_VU   | 0         | AIF2DAC input path Volume Update                                                                    |          |
| (0502h) AIF2<br>DAC Left |     |              |           | Writing a 1 to this bit will cause the AIF2DACL and<br>AIF2DACR volume to be updated simultaneously |          |
| Volume                   | 7:0 | AIF2DACL_VOL | 1100_0000 | AIF2DAC (Left) input path Digital Volume                                                            |          |
|                          |     | [7:0]        |           | 00h = MUTE                                                                                          |          |
|                          |     |              |           | 01h = -71.625dB                                                                                     |          |
|                          |     |              |           |  (0.375dB steps)                                                                                   |          |
|                          |     |              |           | C0h = 0dB                                                                                           |          |
|                          |     |              |           | FFh = 0dB                                                                                           |          |

**Register 0502h** AIF2 DAC Left Volume

| REGISTER                  | BIT | LABEL        | DEFAULT   | DESCRIPTION                                                                                         | REFER TO |
|---------------------------|-----|--------------|-----------|-----------------------------------------------------------------------------------------------------|----------|
| ADDRESS                   |     |              |           |                                                                                                     |          |
| R1283                     | 8   | AIF2DAC_VU   | 0         | AIF2DAC input path Volume Update                                                                    |          |
| (0503h) AIF2<br>DAC Right |     |              |           | Writing a 1 to this bit will cause the AIF2DACL and<br>AIF2DACR volume to be updated simultaneously |          |
| Volume                    | 7:0 | AIF2DACR_VOL | 1100_0000 | AIF2DAC (Right) input path Digital Volume                                                           |          |
|                           |     | [7:0]        |           | 00h = MUTE                                                                                          |          |
|                           |     |              |           | 01h = -71.625dB                                                                                     |          |
|                           |     |              |           |  (0.375dB steps)                                                                                   |          |
|                           |     |              |           | C0h = 0dB                                                                                           |          |
|                           |     |              |           | FFh = 0dB                                                                                           |          |

**Register 0503h** AIF2 DAC Right Volume

| REGISTER | BIT   | LABEL        | DEFAULT | DESCRIPTION                                            | REFER TO |
|----------|-------|--------------|---------|--------------------------------------------------------|----------|
| ADDRESS  |       |              |         |                                                        |          |
| R1296    | 14:13 | AIF2ADC_HPF_ | 00      | AIF2ADC output path Digital HPF Cut-Off Frequency (fc) |          |


| REGISTER<br>ADDRESS         | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                                                            | REFER TO |
|-----------------------------|-----|--------------|---------|----------------------------------------------------------------------------------------------------------------------------------------|----------|
| (0510h) AIF2<br>ADC Filters |     | CUT [1:0]    |         | 00 = Hi-fi mode (fc = 4Hz at fs = 48kHz)<br>01 = Voice mode 1 (fc = 127Hz at fs = 8kHz)<br>10 = Voice mode 2 (fc = 130Hz at fs = 8kHz) |          |
|                             | 12  | AIF2ADCL_HPF | 0       | 11 = Voice mode 3 (fc = 267Hz at fs = 8kHz)<br>AIF2ADC (Left) output path Digital HPF Enable<br>0 = Disabled<br>1 = Enabled            |          |
|                             | 11  | AIF2ADCR_HPF | 0       | AIF2ADC (Right) output path Digital HPF Enable<br>0 = Disabled<br>1 = Enabled                                                          |          |

**Register 0510h** AIF2 ADC Filters

| REGISTER<br>ADDRESS | BIT | LABEL                   | DEFAULT | DESCRIPTION                                                                                                                                 | REFER TO |
|---------------------|-----|-------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R1312               | 9   | AIF2DAC_MUT             | 1       | AIF2DAC input path Soft Mute Control                                                                                                        |          |
| (0520h) AIF2        |     | E                       |         | 0 = Un-mute                                                                                                                                 |          |
| DAC Filters         |     |                         |         | 1 = Mute                                                                                                                                    |          |
| (1)                 | 7   | AIF2DAC_MON             | 0       | AIF2DAC input path Mono Mix Control                                                                                                         |          |
|                     |     | O                       |         | 0 = Disabled                                                                                                                                |          |
|                     |     |                         |         | 1 = Enabled                                                                                                                                 |          |
|                     | 5   | AIF2DAC_MUT             | 0       | AIF2DAC input path Soft Mute Ramp Rate                                                                                                      |          |
|                     |     | ERATE                   |         | 0 = Fast ramp (fs/2, maximum ramp time is 10.7ms at<br>fs=48k)                                                                              |          |
|                     |     |                         |         | 1 = Slow ramp (fs/32, maximum ramp time is 171ms at<br>fs=48k)                                                                              |          |
|                     |     |                         |         | (Note: ramp rate scales with sample rate.)                                                                                                  |          |
|                     | 4   | AIF2DAC_UNM<br>UTE_RAMP | 0       | AIF2DAC input path Unmute Ramp select                                                                                                       |          |
|                     |     |                         |         | 0 = Disabling soft-mute (AIF2DAC_MUTE=0) will cause the<br>volume to change immediately to AIF2DACL_VOL and<br>AIF2DACR_VOL settings        |          |
|                     |     |                         |         | 1 = Disabling soft-mute (AIF2DAC_MUTE=0) will cause the<br>DAC volume to ramp up gradually to the AIF2DACL_VOL<br>and AIF2DACR_VOL settings |          |
|                     | 2:1 | AIF2DAC_DEE<br>MP [1:0] | 00      | AIF2DAC input path De-Emphasis Control                                                                                                      |          |
|                     |     |                         |         | 00 = No de-emphasis                                                                                                                         |          |
|                     |     |                         |         | 01 = 32kHz sample rate                                                                                                                      |          |
|                     |     |                         |         | 10 = 44.1kHz sample rate                                                                                                                    |          |
|                     |     |                         |         | 11 = 48kHz sample rate                                                                                                                      |          |

**Register 0520h** AIF2 DAC Filters (1)

| REGISTER     | BIT  | LABEL        | DEFAULT | DESCRIPTION                               | REFER TO |
|--------------|------|--------------|---------|-------------------------------------------|----------|
| ADDRESS      |      |              |         |                                           |          |
| R1313        | 13:9 | AIF2DAC_3D_G | 0_0000  | AIF2DAC playback path 3D Stereo depth     |          |
| (0521h) AIF2 |      | AIN [4:0]    |         | 00000 = Off                               |          |
| DAC Filters  |      |              |         | 00001 = Minimum (-16dB)                   |          |
| (2)          |      |              |         | (0.915dB steps)                          |          |
|              |      |              |         | 11111 = Maximum (+11.45dB)                |          |
|              | 8    | AIF2DAC_3D_E | 0       | Enable 3D Stereo in AIF2DAC playback path |          |
|              |      | NA           |         | 0 = Disabled                              |          |
|              |      |              |         | 1 = Enabled                               |          |

**Register 0521h** AIF2 DAC Filters (2)


| REGISTER     | BIT   | LABEL                | DEFAULT | DESCRIPTION                                                    | REFER TO |
|--------------|-------|----------------------|---------|----------------------------------------------------------------|----------|
| ADDRESS      |       |                      |         |                                                                |          |
| R1344        | 15:11 | AIF2DRC_SIG_         | 0_0000  | AIF2 DRC Signal Detect RMS Threshold.                          |          |
| (0540h) AIF2 |       | DET_RMS [4:0]        |         | This is the RMS signal level for signal detect to be indicated |          |
| DRC (1)      |       |                      |         | when AIF2DRC_SIG_DET_MODE=1.                                   |          |
|              |       |                      |         | 00000 = -30dB                                                  |          |
|              |       |                      |         | 00001 = -31.5dB                                                |          |
|              |       |                      |         | (1.5dB steps)                                                  |          |
|              |       |                      |         | 11110 = -75dB                                                  |          |
|              |       |                      |         | 11111 = -76.5dB                                                |          |
|              | 10:9  | AIF2DRC_SIG_         | 00      | AIF2 DRC Signal Detect Peak Threshold.                         |          |
|              |       | DET_PK [1:0]         |         | This is the Peak/RMS ratio, or Crest Factor, level for signal  |          |
|              |       |                      |         | detect to be indicated when AIF2DRC_SIG_DET_MODE=0.            |          |
|              |       |                      |         | 00 = 12dB                                                      |          |
|              |       |                      |         | 01 = 18dB                                                      |          |
|              |       |                      |         | 10 = 24dB                                                      |          |
|              |       |                      |         | 11 = 30dB                                                      |          |
|              | 8     | AIF2DRC_NG_E         | 0       | AIF2 DRC Noise Gate Enable                                     |          |
|              |       | NA                   |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |
|              | 7     | AIF2DRC_SIG_         | 1       | AIF2 DRC Signal Detect Mode                                    |          |
|              |       | DET_MODE             |         | 0 = Peak threshold mode                                        |          |
|              |       |                      |         | 1 = RMS threshold mode                                         |          |
|              | 6     | AIF2DRC_SIG_         | 0       | AIF2 DRC Signal Detect Enable                                  |          |
|              |       | DET                  |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |
|              | 5     | AIF2DRC_KNE          | 0       | AIF2 DRC KNEE2_OP Enable                                       |          |
|              |       | E2_OP_ENA            |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |
|              | 4     | AIF2DRC_QR           | 1       | AIF2 DRC Quick-release Enable                                  |          |
|              |       |                      |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |
|              | 3     | AIF2DRC_ANTI         | 1       | AIF2 DRC Anti-clip Enable                                      |          |
|              |       | CLIP                 |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |
|              | 2     | AIF2DAC_DRC_         | 0       | Enable DRC in AIF2DAC playback path                            |          |
|              |       | ENA                  |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |
|              | 1     | AIF2ADCL_DRC         | 0       | Enable DRC in AIF2ADC (Left) record path                       |          |
|              |       | _ENA                 |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |
|              |       |                      |         |                                                                |          |
|              | 0     | AIF2ADCR_DR<br>C_ENA | 0       | Enable DRC in AIF2ADC (Right) record path                      |          |
|              |       |                      |         | 0 = Disabled                                                   |          |
|              |       |                      |         | 1 = Enabled                                                    |          |

**Register 0540h** AIF2 DRC (1)


| REGISTER              | BIT  | LABEL                     | DEFAULT | DESCRIPTION                                       | REFER TO |
|-----------------------|------|---------------------------|---------|---------------------------------------------------|----------|
| ADDRESS               |      |                           |         |                                                   |          |
| R1345<br>(0541h) AIF2 | 12:9 | AIF2DRC_ATK<br>[3:0]      | 0100    | AIF2 DRC Gain attack rate (seconds/6dB)           |          |
| DRC (2)               |      |                           |         | 0000 = Reserved                                   |          |
|                       |      |                           |         | 0001 = 181us                                      |          |
|                       |      |                           |         | 0010 = 363us                                      |          |
|                       |      |                           |         | 0011 = 726us                                      |          |
|                       |      |                           |         | 0100 = 1.45ms                                     |          |
|                       |      |                           |         | 0101 = 2.9ms                                      |          |
|                       |      |                           |         | 0110 = 5.8ms                                      |          |
|                       |      |                           |         | 0111 = 11.6ms                                     |          |
|                       |      |                           |         | 1000 = 23.2ms                                     |          |
|                       |      |                           |         | 1001 = 46.4ms                                     |          |
|                       |      |                           |         | 1010 = 92.8ms                                     |          |
|                       |      |                           |         | 1011 = 185.6ms                                    |          |
|                       |      |                           |         | 1100-1111 = Reserved                              |          |
|                       | 8:5  | AIF2DRC_DCY               | 0010    | AIF2 DRC Gain decay rate (seconds/6dB)            |          |
|                       |      | [3:0]                     |         | 0000 = 186ms                                      |          |
|                       |      |                           |         | 0001 = 372ms                                      |          |
|                       |      |                           |         | 0010 = 743ms                                      |          |
|                       |      |                           |         | 0011 = 1.49s                                      |          |
|                       |      |                           |         | 0100 = 2.97s                                      |          |
|                       |      |                           |         | 0101 = 5.94s                                      |          |
|                       |      |                           |         | 0110 = 11.89s                                     |          |
|                       |      |                           |         | 0111 = 23.78s                                     |          |
|                       |      |                           |         | 1000 = 47.56s                                     |          |
|                       |      |                           |         | 1001-1111 = Reserved                              |          |
|                       | 4:2  | AIF2DRC_MING              | 001     | AIF2 DRC Minimum gain to attenuate audio signals  |          |
|                       |      | AIN [2:0]                 |         | 000 = 0dB                                         |          |
|                       |      |                           |         | 001 = -12dB (default)                             |          |
|                       |      |                           |         | 010 = -18dB                                       |          |
|                       |      |                           |         | 011 = -24dB                                       |          |
|                       |      |                           |         | 100 = -36dB                                       |          |
|                       |      |                           |         | 101 = Reserved                                    |          |
|                       |      |                           |         | 11X = Reserved                                    |          |
|                       |      |                           |         |                                                   |          |
|                       | 1:0  | AIF2DRC_MAX<br>GAIN [1:0] | 01      | AIF2 DRC Maximum gain to boost audio signals (dB) |          |
|                       |      |                           |         | 00 = 12dB                                         |          |
|                       |      |                           |         | 01 = 18dB                                         |          |
|                       |      |                           |         | 10 = 24dB                                         |          |
|                       |      |                           |         | 11 = 36dB                                         |          |

**Register 0541h** AIF2 DRC (2)


| REGISTER     | BIT   | LABEL         | DEFAULT | DESCRIPTION                                           | REFER TO |
|--------------|-------|---------------|---------|-------------------------------------------------------|----------|
| ADDRESS      |       |               |         |                                                       |          |
| R1346        | 15:12 | AIF2DRC_NG_   | 0000    | AIF2 DRC Minimum gain to attenuate audio signals when |          |
| (0542h) AIF2 |       | MINGAIN [3:0] |         | the noise gate is active.                             |          |
| DRC (3)      |       |               |         | 0000 = -36dB                                          |          |
|              |       |               |         | 0001 = -30dB                                          |          |
|              |       |               |         | 0010 = -24dB                                          |          |
|              |       |               |         | 0011 = -18dB                                          |          |
|              |       |               |         | 0100 = -12dB                                          |          |
|              |       |               |         | 0101 = -6dB                                           |          |
|              |       |               |         | 0110 = 0dB                                            |          |
|              |       |               |         | 0111 = 6dB                                            |          |
|              |       |               |         | 1000 = 12dB                                           |          |
|              |       |               |         | 1001 = 18dB                                           |          |
|              |       |               |         | 1010 = 24dB                                           |          |
|              |       |               |         | 1011 = 30dB                                           |          |
|              |       |               |         | 1100 = 36dB                                           |          |
|              |       |               |         | 1101 to 1111 = Reserved                               |          |
|              | 11:10 | AIF2DRC_NG_E  | 00      | AIF2 DRC Noise Gate slope                             |          |
|              |       | XP [1:0]      |         | 00 = 1 (no expansion)                                 |          |
|              |       |               |         | 01 = 2                                                |          |
|              |       |               |         | 10 = 4                                                |          |
|              |       |               |         | 11 = 8                                                |          |
|              | 9:8   | AIF2DRC_QR_T  | 00      | AIF2 DRC Quick-release threshold (crest factor in dB) |          |
|              |       | HR [1:0]      |         | 00 = 12dB                                             |          |
|              |       |               |         | 01 = 18dB                                             |          |
|              |       |               |         | 10 = 24dB                                             |          |
|              |       |               |         | 11 = 30dB                                             |          |
|              | 7:6   | AIF2DRC_QR_   | 00      | AIF2 DRC Quick-release decay rate (seconds/6dB)       |          |
|              |       | DCY [1:0]     |         | 00 = 0.725ms                                          |          |
|              |       |               |         | 01 = 1.45ms                                           |          |
|              |       |               |         | 10 = 5.8ms                                            |          |
|              |       |               |         | 11 = Reserved                                         |          |
|              | 5:3   | AIF2DRC_HI_C  | 000     | AIF2 DRC Compressor slope (upper region)              |          |
|              |       | OMP [2:0]     |         | 000 = 1 (no compression)                              |          |
|              |       |               |         | 001 = 1/2                                             |          |
|              |       |               |         | 010 = 1/4                                             |          |
|              |       |               |         | 011 = 1/8                                             |          |
|              |       |               |         | 100 = 1/16                                            |          |
|              |       |               |         | 101 = 0                                               |          |
|              |       |               |         | 110 = Reserved                                        |          |
|              |       |               |         | 111 = Reserved                                        |          |
|              | 2:0   | AIF2DRC_LO_C  | 000     | AIF2 DRC Compressor slope (lower region)              |          |
|              |       | OMP [2:0]     |         | 000 = 1 (no compression)                              |          |
|              |       |               |         | 001 = 1/2                                             |          |
|              |       |               |         | 010 = 1/4                                             |          |
|              |       |               |         | 011 = 1/8                                             |          |
|              |       |               |         | 100 = 0                                               |          |
|              |       |               |         | 101 = Reserved                                        |          |
|              |       |               |         | 11X = Reserved                                        |          |

**Register 0542h** AIF2 DRC (3)


| REGISTER                                    | BIT  | LABEL                     | DEFAULT | DESCRIPTION                                                                                                                                                                                   | REFER TO |
|---------------------------------------------|------|---------------------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS<br>R1347<br>(0543h) AIF2<br>DRC (4) | 10:5 | AIF2DRC_KNE<br>E_IP [5:0] | 00_0000 | AIF2 DRC Input signal level at the Compressor 'Knee'.<br>000000 = 0dB<br>000001 = -0.75dB<br>000010 = -1.5dB<br> (-0.75dB steps)<br>111100 = -45dB<br>111101 = Reserved<br>11111X = Reserved |          |
|                                             | 4:0  | AIF2DRC_KNE<br>E_OP [4:0] | 0_0000  | AIF2 DRC Output signal at the Compressor 'Knee'.<br>00000 = 0dB<br>00001 = -0.75dB<br>00010 = -1.5dB<br> (-0.75dB steps)<br>11110 = -22.5dB<br>11111 = Reserved                              |          |

**Register 0543h** AIF2 DRC (4)

| REGISTER     | BIT | LABEL       | DEFAULT | DESCRIPTION                                             | REFER TO |
|--------------|-----|-------------|---------|---------------------------------------------------------|----------|
| ADDRESS      |     |             |         |                                                         |          |
| R1348        | 9:5 | AIF2DRC_KNE | 0_0000  | AIF2 DRC Input signal level at the Noise Gate threshold |          |
| (0544h) AIF2 |     | E2_IP [4:0] |         | 'Knee2'.                                                |          |
| DRC (5)      |     |             |         | 00000 = -36dB                                           |          |
|              |     |             |         | 00001 = -37.5dB                                         |          |
|              |     |             |         | 00010 = -39dB                                           |          |
|              |     |             |         |  (-1.5dB steps)                                        |          |
|              |     |             |         | 11110 = -81dB                                           |          |
|              |     |             |         | 11111 = -82.5dB                                         |          |
|              |     |             |         | Only applicable when AIF2DRC_NG_ENA = 1.                |          |
|              | 4:0 | AIF2DRC_KNE | 0_0000  | AIF2 DRC Output signal at the Noise Gate threshold      |          |
|              |     | E2_OP [4:0] |         | 'Knee2'.                                                |          |
|              |     |             |         | 00000 = -30dB                                           |          |
|              |     |             |         | 00001 = -31.5dB                                         |          |
|              |     |             |         | 00010 = -33dB                                           |          |
|              |     |             |         |  (-1.5dB steps)                                        |          |
|              |     |             |         | 11110 = -75dB                                           |          |
|              |     |             |         | 11111 = -76.5dB                                         |          |
|              |     |             |         | Only applicable when AIF2DRC_KNEE2_OP_ENA = 1.          |          |

**Register 0544h** AIF2 DRC (5)

| REGISTER     | BIT   | LABEL        | DEFAULT | DESCRIPTION                        | REFER TO |
|--------------|-------|--------------|---------|------------------------------------|----------|
| ADDRESS      |       |              |         |                                    |          |
| R1408        | 15:11 | AIF2DAC_EQ_B | 0_1100  | AIF2 EQ Band 1 Gain                |          |
| (0580h) AIF2 |       | 1_GAIN [4:0] |         | -12dB to +12dB in 1dB steps        |          |
| EQ Gains (1) | 10:6  | AIF2DAC_EQ_B | 0_1100  | AIF2EQ Band 2 Gain                 |          |
|              |       | 2_GAIN [4:0] |         | -12dB to +12dB in 1dB steps        |          |
|              | 5:1   | AIF2DAC_EQ_B | 0_1100  | AIF2EQ Band 3 Gain                 |          |
|              |       | 3_GAIN [4:0] |         | -12dB to +12dB in 1dB steps        |          |
|              | 0     | AIF2DAC_EQ_E | 0       | Enable EQ in AIF2DAC playback path |          |
|              |       | NA           |         | 0 = Disabled                       |          |
|              |       |              |         | 1 = Enabled                        |          |


**Register 0580h** AIF2 EQ Gains (1)

| REGISTER     | BIT   | LABEL        | DEFAULT | DESCRIPTION                 | REFER TO |
|--------------|-------|--------------|---------|-----------------------------|----------|
| ADDRESS      |       |              |         |                             |          |
| R1409        | 15:11 | AIF2DAC_EQ_B | 0_1100  | AIF2EQ Band 4 Gain          |          |
| (0581h) AIF2 |       | 4_GAIN [4:0] |         | -12dB to +12dB in 1dB steps |          |
| EQ Gains (2) | 10:6  | AIF2DAC_EQ_B | 0_1100  | AIF2EQ Band 5 Gain          |          |
|              |       | 5_GAIN [4:0] |         | -12dB to +12dB in 1dB steps |          |

**Register 0581h** AIF2 EQ Gains (2)

| REGISTER<br>ADDRESS                  | BIT  | LABEL                      | DEFAULT                     | DESCRIPTION             | REFER TO |
|--------------------------------------|------|----------------------------|-----------------------------|-------------------------|----------|
| R1410<br>(0582h) AIF2<br>EQ Band 1 A | 15:0 | AIF2DAC_EQ_B<br>1_A [15:0] | 0000_1111<br>_1100_101<br>0 | EQ Band 1 Coefficient A |          |

**Register 0582h** AIF2 EQ Band 1 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1411        | 15:0 | AIF2DAC_EQ_B | 0000_0100 | EQ Band 1 Coefficient B |          |
| (0583h) AIF2 |      | 1_B [15:0]   | _0000_000 |                         |          |
| EQ Band 1 B  |      |              | 0         |                         |          |

**Register 0583h** AIF2 EQ Band 1 B

| REGISTER                                 | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION              | REFER TO |
|------------------------------------------|------|-----------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                  |      |                             |                             |                          |          |
| R1412<br>(0584h) AIF2<br>EQ Band 1<br>PG | 15:0 | AIF2DAC_EQ_B<br>1_PG [15:0] | 0000_0000<br>_1101_100<br>0 | EQ Band 1 Coefficient PG |          |

**Register 0584h** AIF2 EQ Band 1 PG

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1413        | 15:0 | AIF2DAC_EQ_B | 0001_1110 | EQ Band 2 Coefficient A |          |
| (0585h) AIF2 |      | 2_A [15:0]   | _1011_010 |                         |          |
| EQ Band 2 A  |      |              | 1         |                         |          |

**Register 0585h** AIF2 EQ Band 2 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1414        | 15:0 | AIF2DAC_EQ_B | 1111_0001 | EQ Band 2 Coefficient B |          |
| (0586h) AIF2 |      | 2_B [15:0]   | _0100_010 |                         |          |
| EQ Band 2 B  |      |              | 1         |                         |          |

**Register 0586h** AIF2 EQ Band 2 B


| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1415        | 15:0 | AIF2DAC_EQ_B | 0000_1011 | EQ Band 2 Coefficient C |          |
| (0587h) AIF2 |      | 2_C [15:0]   | _0111_010 |                         |          |
| EQ Band 2 C  |      |              | 1         |                         |          |

**Register 0587h** AIF2 EQ Band 2 C

| REGISTER                                 | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION              | REFER TO |
|------------------------------------------|------|-----------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                  |      |                             |                             |                          |          |
| R1416<br>(0588h) AIF2<br>EQ Band 2<br>PG | 15:0 | AIF2DAC_EQ_B<br>2_PG [15:0] | 0000_0001<br>_1100_010<br>1 | EQ Band 2 Coefficient PG |          |

**Register 0588h** AIF2 EQ Band 2 PG

| REGISTER<br>ADDRESS         | BIT  | LABEL        | DEFAULT        | DESCRIPTION             | REFER TO |
|-----------------------------|------|--------------|----------------|-------------------------|----------|
| R1417                       | 15:0 | AIF2DAC_EQ_B | 0001_1100      | EQ Band 3 Coefficient A |          |
| (0589h) AIF2<br>EQ Band 3 A |      | 3_A [15:0]   | _0101_100<br>0 |                         |          |

**Register 0589h** AIF2 EQ Band 3 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1418        | 15:0 | AIF2DAC_EQ_B | 1111_0011 | EQ Band 3 Coefficient B |          |
| (058Ah) AIF2 |      | 3_B [15:0]   | _0111_001 |                         |          |
| EQ Band 3 B  |      |              | 1         |                         |          |

**Register 058Ah** AIF2 EQ Band 3 B

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1419        | 15:0 | AIF2DAC_EQ_B | 0000_1010 | EQ Band 3 Coefficient C |          |
| (058Bh) AIF2 |      | 3_C [15:0]   | _0101_010 |                         |          |
| EQ Band 3 C  |      |              | 0         |                         |          |

**Register 058Bh** AIF2 EQ Band 3 C

| REGISTER                                 | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION              | REFER TO |
|------------------------------------------|------|-----------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                  |      |                             |                             |                          |          |
| R1420<br>(058Ch) AIF2<br>EQ Band 3<br>PG | 15:0 | AIF2DAC_EQ_B<br>3_PG [15:0] | 0000_0101<br>_0101_100<br>0 | EQ Band 3 Coefficient PG |          |

**Register 058Ch** AIF2 EQ Band 3 PG

| REGISTER<br>ADDRESS   | BIT  | LABEL                      | DEFAULT                | DESCRIPTION             | REFER TO |
|-----------------------|------|----------------------------|------------------------|-------------------------|----------|
| R1421<br>(058Dh) AIF2 | 15:0 | AIF2DAC_EQ_B<br>4_A [15:0] | 0001_0110<br>_1000_111 | EQ Band 4 Coefficient A |          |
| EQ Band 4 A           |      |                            | 0                      |                         |          |

**Register 058Dh** AIF2 EQ Band 4 A


| REGISTER<br>ADDRESS                  | BIT  | LABEL                      | DEFAULT                     | DESCRIPTION             | REFER TO |
|--------------------------------------|------|----------------------------|-----------------------------|-------------------------|----------|
| R1422<br>(058Eh) AIF2<br>EQ Band 4 B | 15:0 | AIF2DAC_EQ_B<br>4_B [15:0] | 1111_1000<br>_0010_100<br>1 | EQ Band 4 Coefficient B |          |

**Register 058Eh** AIF2 EQ Band 4 B

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1423        | 15:0 | AIF2DAC_EQ_B | 0000_0111 | EQ Band 4 Coefficient C |          |
| (058Fh) AIF2 |      | 4_C [15:0]   | _1010_110 |                         |          |
| EQ Band 4 C  |      |              | 1         |                         |          |

**Register 058Fh** AIF2 EQ Band 4 C

| REGISTER                                 | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION              | REFER TO |
|------------------------------------------|------|-----------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                  |      |                             |                             |                          |          |
| R1424<br>(0590h) AIF2<br>EQ Band 4<br>PG | 15:0 | AIF2DAC_EQ_B<br>4_PG [15:0] | 0001_0001<br>_0000_001<br>1 | EQ Band 4 Coefficient PG |          |

**Register 0590h** AIF2 EQ Band 4 PG

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1425        | 15:0 | AIF2DAC_EQ_B | 0000_0101 | EQ Band 5 Coefficient A |          |
| (0591h) AIF2 |      | 5_A [15:0]   | _0110_010 |                         |          |
| EQ Band 5 A  |      |              | 0         |                         |          |

**Register 0591h** AIF2 EQ Band 5 A

| REGISTER     | BIT  | LABEL        | DEFAULT   | DESCRIPTION             | REFER TO |
|--------------|------|--------------|-----------|-------------------------|----------|
| ADDRESS      |      |              |           |                         |          |
| R1426        | 15:0 | AIF2DAC_EQ_B | 0000_0101 | EQ Band 5 Coefficient B |          |
| (0592h) AIF2 |      | 5_B [15:0]   | _0101_100 |                         |          |
| EQ Band 5 B  |      |              | 1         |                         |          |

**Register 0592h** AIF2 EQ Band 5 B

| REGISTER                                 | BIT  | LABEL                       | DEFAULT                     | DESCRIPTION              | REFER TO |
|------------------------------------------|------|-----------------------------|-----------------------------|--------------------------|----------|
| ADDRESS                                  |      |                             |                             |                          |          |
| R1427<br>(0593h) AIF2<br>EQ Band 5<br>PG | 15:0 | AIF2DAC_EQ_B<br>5_PG [15:0] | 0100_0000<br>_0000_000<br>0 | EQ Band 5 Coefficient PG |          |

**Register 0593h** AIF2 EQ Band 5 PG

| REGISTER                       | BIT | LABEL                   | DEFAULT | DESCRIPTION                                                            | REFER TO |
|--------------------------------|-----|-------------------------|---------|------------------------------------------------------------------------|----------|
| ADDRESS                        |     |                         |         |                                                                        |          |
| R1536<br>(0600h)<br>DAC1 Mixer | 8:5 | ADCR_DAC1_V<br>OL [3:0] | 0000    | Sidetone STR to DAC1L and DAC1R Volume<br>0000 = -36dB<br>0001 = -33dB |          |


| REGISTER | BIT | LABEL       | DEFAULT | DESCRIPTION                            | REFER TO |
|----------|-----|-------------|---------|----------------------------------------|----------|
| ADDRESS  |     |             |         |                                        |          |
| Volumes  |     |             |         | (3dB steps)                            |          |
|          |     |             |         | 1011 = -3dB                            |          |
|          |     |             |         | 1100 = 0dB                             |          |
|          | 3:0 | ADCL_DAC1_V | 0000    | Sidetone STL to DAC1L and DAC1R Volume |          |
|          |     | OL [3:0]    |         | 0000 = -36dB                           |          |
|          |     |             |         | 0001 = -33dB                           |          |
|          |     |             |         | (3dB steps)                            |          |
|          |     |             |         | 1011 = -3dB                            |          |
|          |     |             |         | 1100 = 0dB                             |          |

**Register 0600h** DAC1 Mixer Volumes

| REGISTER      | BIT | LABEL        | DEFAULT | DESCRIPTION                             | REFER TO |
|---------------|-----|--------------|---------|-----------------------------------------|----------|
| ADDRESS       |     |              |         |                                         |          |
| R1537         | 5   | ADCR_TO_DAC  | 0       | Enable Sidetone STR to DAC1L            |          |
| (0601h)       |     | 1L           |         | 0 = Disabled                            |          |
| DAC1 Left     |     |              |         | 1 = Enabled                             |          |
| Mixer Routing | 4   | ADCL_TO_DAC  | 0       | Enable Sidetone STL to DAC1L            |          |
|               |     | 1L           |         | 0 = Disabled                            |          |
|               |     |              |         | 1 = Enabled                             |          |
|               | 2   | AIF2DACL_TO_ | 0       | Enable AIF2 (Left) to DAC1L             |          |
|               |     | DAC1L        |         | 0 = Disabled                            |          |
|               |     |              |         | 1 = Enabled                             |          |
|               | 1   | AIF1DAC2L_TO | 0       | Enable AIF1 (Timeslot 1, Left) to DAC1L |          |
|               |     | _DAC1L       |         | 0 = Disabled                            |          |
|               |     |              |         | 1 = Enabled                             |          |
|               | 0   | AIF1DAC1L_TO | 0       | Enable AIF1 (Timeslot 0, Left) to DAC1L |          |
|               |     | _DAC1L       |         | 0 = Disabled                            |          |
|               |     |              |         | 1 = Enabled                             |          |

**Register 0601h** DAC1 Left Mixer Routing

| REGISTER<br>ADDRESS         | BIT | LABEL                  | DEFAULT | DESCRIPTION                              | REFER TO |
|-----------------------------|-----|------------------------|---------|------------------------------------------|----------|
| R1538                       | 5   | ADCR_TO_DAC            | 0       | Enable Sidetone STR to DAC1R             |          |
| (0602h)                     |     | 1R                     |         | 0 = Disabled                             |          |
| DAC1 Right<br>Mixer Routing |     |                        |         | 1 = Enabled                              |          |
|                             | 4   | ADCL_TO_DAC<br>1R      | 0       | Enable Sidetone STL to DAC1R             |          |
|                             |     |                        |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |
|                             | 2   | AIF2DACR_TO_<br>DAC1R  | 0       | Enable AIF2 (Right) to DAC1R             |          |
|                             |     |                        |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |
|                             | 1   | AIF1DAC2R_TO<br>_DAC1R | 0       | Enable AIF1 (Timeslot 1, Right) to DAC1R |          |
|                             |     |                        |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |
|                             | 0   | AIF1DAC1R_TO           | 0       | Enable AIF1 (Timeslot 0, Right) to DAC1R |          |
|                             |     | _DAC1R                 |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |

**Register 0602h** DAC1 Right Mixer Routing


| REGISTER                                  | BIT | LABEL                   | DEFAULT | DESCRIPTION                                                                                                                      | REFER TO |
|-------------------------------------------|-----|-------------------------|---------|----------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS                                   |     |                         |         |                                                                                                                                  |          |
| R1539<br>(0603h)<br>DAC2 Mixer<br>Volumes | 8:5 | ADCR_DAC2_V<br>OL [3:0] | 0000    | Sidetone STR to DAC2L and DAC2R Volume<br>0000 = -36dB<br>0001 = -33dB<br>(3dB steps)<br>1011 = -3dB                             |          |
|                                           | 3:0 | ADCL_DAC2_V<br>OL [3:0] | 0000    | 1100 = 0dB<br>Sidetone STL to DAC2L and DAC2R Volume<br>0000 = -36dB<br>0001 = -33dB<br>(3dB steps)<br>1011 = -3dB<br>1100 = 0dB |          |

**Register 0603h** DAC2 Mixer Volumes

| REGISTER                   | BIT | LABEL                 | DEFAULT | DESCRIPTION                             | REFER TO |
|----------------------------|-----|-----------------------|---------|-----------------------------------------|----------|
| ADDRESS                    |     |                       |         |                                         |          |
| R1540                      | 5   | ADCR_TO_DAC           | 0       | Enable Sidetone STR to DAC2L            |          |
| (0604h)                    |     | 2L                    |         | 0 = Disabled                            |          |
| DAC2 Left<br>Mixer Routing |     |                       |         | 1 = Enabled                             |          |
|                            | 4   | ADCL_TO_DAC           | 0       | Enable Sidetone STL to DAC2L            |          |
|                            |     | 2L                    |         | 0 = Disabled                            |          |
|                            |     |                       |         | 1 = Enabled                             |          |
|                            | 2   | AIF2DACL_TO_<br>DAC2L | 0       | Enable AIF2 (Left) to DAC2L             |          |
|                            |     |                       |         | 0 = Disabled                            |          |
|                            |     |                       |         | 1 = Enabled                             |          |
|                            | 1   | AIF1DAC2L_TO          | 0       | Enable AIF1 (Timeslot 1, Left) to DAC2L |          |
|                            |     | _DAC2L                |         | 0 = Disabled                            |          |
|                            |     |                       |         | 1 = Enabled                             |          |
|                            | 0   | AIF1DAC1L_TO          | 0       | Enable AIF1 (Timeslot 0, Left) to DAC2L |          |
|                            |     | _DAC2L                |         | 0 = Disabled                            |          |
|                            |     |                       |         | 1 = Enabled                             |          |

**Register 0604h** DAC2 Left Mixer Routing

| REGISTER                    | BIT | LABEL                  | DEFAULT | DESCRIPTION                              | REFER TO |
|-----------------------------|-----|------------------------|---------|------------------------------------------|----------|
| ADDRESS                     |     |                        |         |                                          |          |
| R1541                       | 5   | ADCR_TO_DAC            | 0       | Enable Sidetone STR to DAC2R             |          |
| (0605h)                     |     | 2R                     |         | 0 = Disabled                             |          |
| DAC2 Right<br>Mixer Routing |     |                        |         | 1 = Enabled                              |          |
|                             | 4   | ADCL_TO_DAC<br>2R      | 0       | Enable Sidetone STL to DAC2R             |          |
|                             |     |                        |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |
|                             | 2   | AIF2DACR_TO_<br>DAC2R  | 0       | Enable AIF2 (Right) to DAC2R             |          |
|                             |     |                        |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |
|                             | 1   | AIF1DAC2R_TO           | 0       | Enable AIF1 (Timeslot 1, Right) to DAC2R |          |
|                             |     | _DAC2R                 |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |
|                             | 0   | AIF1DAC1R_TO<br>_DAC2R | 0       | Enable AIF1 (Timeslot 0, Right) to DAC2R |          |
|                             |     |                        |         | 0 = Disabled                             |          |
|                             |     |                        |         | 1 = Enabled                              |          |


**Register 0605h** DAC2 Right Mixer Routing

| REGISTER                                            | BIT | LABEL                     | DEFAULT | DESCRIPTION                                                                                    | REFER TO |
|-----------------------------------------------------|-----|---------------------------|---------|------------------------------------------------------------------------------------------------|----------|
| ADDRESS                                             |     |                           |         |                                                                                                |          |
| R1542<br>(0606h) AIF1<br>ADC1 Left<br>Mixer Routing | 1   | ADC1L_TO_AIF<br>1ADC1L    | 0       | Enable ADCL / DMIC1 (Left) to AIF1 (Timeslot 0, Left)<br>output<br>0 = Disabled<br>1 = Enabled |          |
|                                                     | 0   | AIF2DACL_TO_<br>AIF1ADC1L | 0       | Enable AIF2 (Left) to AIF1 (Timeslot 0, Left) output<br>0 = Disabled<br>1 = Enabled            |          |

**Register 0606h** AIF1 ADC1 Left Mixer Routing

| REGISTER              | BIT | LABEL                  | DEFAULT | DESCRIPTION                                                       | REFER TO |
|-----------------------|-----|------------------------|---------|-------------------------------------------------------------------|----------|
| ADDRESS               |     |                        |         |                                                                   |          |
| R1543<br>(0607h) AIF1 | 1   | ADC1R_TO_AIF<br>1ADC1R | 0       | Enable ADCR / DMIC1 (Right) to AIF1 (Timeslot 0, Right)<br>output |          |
| ADC1 Right            |     |                        |         | 0 = Disabled                                                      |          |
| Mixer Routing         |     |                        |         | 1 = Enabled                                                       |          |
|                       | 0   | AIF2DACR_TO_           | 0       | Enable AIF2 (Right) to AIF1 (Timeslot 0, Right) output            |          |
|                       |     | AIF1ADC1R              |         | 0 = Disabled                                                      |          |
|                       |     |                        |         | 1 = Enabled                                                       |          |

**Register 0607h** AIF1 ADC1 Right Mixer Routing

| REGISTER      | BIT | LABEL        | DEFAULT | DESCRIPTION                                           | REFER TO |
|---------------|-----|--------------|---------|-------------------------------------------------------|----------|
| ADDRESS       |     |              |         |                                                       |          |
| R1544         | 1   | ADC2L_TO_AIF | 0       | Enable DMIC2 (Left) to AIF1 (Timeslot 1, Left) output |          |
| (0608h) AIF1  |     | 1ADC2L       |         | 0 = Disabled                                          |          |
| ADC2 Left     |     |              |         | 1 = Enabled                                           |          |
| Mixer Routing | 0   | AIF2DACL_TO_ | 0       | Enable AIF2 (Left) to AIF1 (Timeslot 1, Left) output  |          |
|               |     | AIF1ADC2L    |         | 0 = Disabled                                          |          |
|               |     |              |         | 1 = Enabled                                           |          |

**Register 0608h** AIF1 ADC2 Left Mixer Routing

| REGISTER<br>ADDRESS                 | BIT | LABEL                     | DEFAULT | DESCRIPTION                                                                            | REFER TO |
|-------------------------------------|-----|---------------------------|---------|----------------------------------------------------------------------------------------|----------|
| R1545<br>(0609h) AIF1<br>ADC2 Right | 1   | ADC2R_TO_AIF<br>1ADC2R    | 0       | Enable DMIC2 (Right) to AIF1 (Timeslot 1, Right) output<br>0 = Disabled<br>1 = Enabled |          |
| mixer Routing                       | 0   | AIF2DACR_TO_<br>AIF1ADC2R | 0       | Enable AIF2 (Right) to AIF1 (Timeslot 1, Right) output<br>0 = Disabled<br>1 = Enabled  |          |

**Register 0609h** AIF1 ADC2 Right mixer Routing

| REGISTER<br>ADDRESS  | BIT | LABEL      | DEFAULT | DESCRIPTION             | REFER TO |
|----------------------|-----|------------|---------|-------------------------|----------|
| R1552                | 9   | DAC1L_MUTE | 1       | DAC1L Soft Mute Control |          |
| (0610h)<br>DAC1 Left |     |            |         | 0 = DAC Un-mute         |          |
|                      |     |            |         | 1 = DAC Mute            |          |


| REGISTER<br>ADDRESS | BIT | LABEL              | DEFAULT   | DESCRIPTION                                                                                                                    | REFER TO |
|---------------------|-----|--------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------|----------|
| Volume              | 8   | DAC1_VU            | 0         | DAC1L and DAC1R Volume Update<br>Writing a 1 to this bit will cause the DAC1L and DAC1R<br>volume to be updated simultaneously |          |
|                     | 7:0 | DAC1L_VOL<br>[7:0] | 1100_0000 | DAC1L Digital Volume<br>00h = MUTE<br>01h = -71.625dB<br> (0.375dB steps)<br>C0h = 0dB<br>FFh = 0dB                           |          |

**Register 0610h** DAC1 Left Volume

| REGISTER   | BIT | LABEL      | DEFAULT   | DESCRIPTION                                                                                   | REFER TO |
|------------|-----|------------|-----------|-----------------------------------------------------------------------------------------------|----------|
| ADDRESS    |     |            |           |                                                                                               |          |
| R1553      | 9   | DAC1R_MUTE | 1         | DAC1R Soft Mute Control                                                                       |          |
| (0611h)    |     |            |           | 0 = DAC Un-mute                                                                               |          |
| DAC1 Right |     |            |           | 1 = DAC Mute                                                                                  |          |
| Volume     | 8   | DAC1_VU    | 0         | DAC1L and DAC1R Volume Update                                                                 |          |
|            |     |            |           | Writing a 1 to this bit will cause the DAC1L and DAC1R<br>volume to be updated simultaneously |          |
|            | 7:0 | DAC1R_VOL  | 1100_0000 | DAC1R Digital Volume                                                                          |          |
|            |     | [7:0]      |           | 00h = MUTE                                                                                    |          |
|            |     |            |           | 01h = -71.625dB                                                                               |          |
|            |     |            |           |  (0.375dB steps)                                                                             |          |
|            |     |            |           | C0h = 0dB                                                                                     |          |
|            |     |            |           | FFh = 0dB                                                                                     |          |

**Register 0611h** DAC1 Right Volume

| REGISTER  | BIT | LABEL      | DEFAULT   | DESCRIPTION                                            | REFER TO |
|-----------|-----|------------|-----------|--------------------------------------------------------|----------|
| ADDRESS   |     |            |           |                                                        |          |
| R1554     | 9   | DAC2L_MUTE | 1         | DAC2L Soft Mute Control                                |          |
| (0612h)   |     |            |           | 0 = DAC Un-mute                                        |          |
| DAC2 Left |     |            |           | 1 = DAC Mute                                           |          |
| Volume    | 8   | DAC2_VU    | 0         | DAC2L and DAC2R Volume Update                          |          |
|           |     |            |           | Writing a 1 to this bit will cause the DAC2L and DAC2R |          |
|           |     |            |           | volume to be updated simultaneously                    |          |
|           | 7:0 | DAC2L_VOL  | 1100_0000 | DAC2L Digital Volume                                   |          |
|           |     | [7:0]      |           | 00h = MUTE                                             |          |
|           |     |            |           | 01h = -71.625dB                                        |          |
|           |     |            |           |  (0.375dB steps)                                      |          |
|           |     |            |           | C0h = 0dB                                              |          |
|           |     |            |           | FFh = 0dB                                              |          |

**Register 0612h** DAC2 Left Volume

| REGISTER             | BIT | LABEL      | DEFAULT | DESCRIPTION                   | REFER TO |
|----------------------|-----|------------|---------|-------------------------------|----------|
| ADDRESS              |     |            |         |                               |          |
| R1555                | 9   | DAC2R_MUTE | 1       | DAC2R Soft Mute Control       |          |
| (0613h)              |     |            |         | 0 = DAC Un-mute               |          |
| DAC2 Right<br>Volume |     |            |         | 1 = DAC Mute                  |          |
|                      | 8   | DAC2_VU    | 0       | DAC2L and DAC2R Volume Update |          |


| REGISTER<br>ADDRESS | BIT | LABEL              | DEFAULT   | DESCRIPTION                                                                                          | REFER TO |
|---------------------|-----|--------------------|-----------|------------------------------------------------------------------------------------------------------|----------|
|                     |     |                    |           | Writing a 1 to this bit will cause the DAC2L and DAC2R<br>volume to be updated simultaneously        |          |
|                     | 7:0 | DAC2R_VOL<br>[7:0] | 1100_0000 | DAC2R Digital Volume<br>00h = MUTE<br>01h = -71.625dB<br> (0.375dB steps)<br>C0h = 0dB<br>FFh = 0dB |          |

**Register 0613h** DAC2 Right Volume

| REGISTER<br>ADDRESS              | BIT | LABEL                | DEFAULT | DESCRIPTION                                                                                                                                                                                                                                                                                           | REFER TO |
|----------------------------------|-----|----------------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| R1556<br>(0614h) DAC<br>Softmute | 1   | DAC_SOFTMUT<br>EMODE | 0       | DAC Unmute Ramp select<br>0 = Disabling soft-mute (DAC[1/2][L/R]_MUTE=0) will cause<br>the DAC volume to change immediately to<br>DAC[1/2][L/R]_VOL settings<br>1 = Disabling soft-mute (DAC[1/2][L/R]_MUTE=0) will cause<br>the DAC volume to ramp up gradually to the<br>DAC[1/2][L/R]_VOL settings |          |
|                                  | 0   | DAC_MUTERAT<br>E     | 0       | DAC Soft Mute Ramp Rate<br>0 = Fast ramp (fs/2, maximum ramp time is 10.7ms at<br>fs=48k)<br>1 = Slow ramp (fs/32, maximum ramp time is 171ms at<br>fs=48k)<br>(Note: ramp rate scales with sample rate.)                                                                                             |          |

**Register 0614h** DAC Softmute

| REGISTER    | BIT | LABEL      | DEFAULT | DESCRIPTION                                     | REFER TO |
|-------------|-----|------------|---------|-------------------------------------------------|----------|
| ADDRESS     |     |            |         |                                                 |          |
| R1568       | 1   | ADC_OSR128 | 1       | ADC / Digital Microphone Oversample Rate Select |          |
| (0620h)     |     |            |         | 0 = Low Power                                   |          |
| Oversamplin |     |            |         | 1 = High Performance                            |          |
| g           | 0   | DAC_OSR128 | 0       | DAC Oversample Rate Select                      |          |
|             |     |            |         | 0 = Low Power                                   |          |
|             |     |            |         | 1 = High Performance                            |          |

**Register 0620h** Oversampling

| REGISTER         | BIT | LABEL               | DEFAULT | DESCRIPTION                                                                                                         | REFER TO |
|------------------|-----|---------------------|---------|---------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS          |     |                     |         |                                                                                                                     |          |
| R1569<br>(0621h) | 9:7 | ST_HPF_CUT<br>[2:0] | 000     | Sidetone HPF cut-off frequency (relative to 44.1kHz sample<br>rate)                                                 |          |
| Sidetone         |     |                     |         | 000 = 2.7kHz                                                                                                        |          |
|                  |     |                     |         | 001 = 1.35kHz                                                                                                       |          |
|                  |     |                     |         | 010 = 675Hz                                                                                                         |          |
|                  |     |                     |         | 011 = 370Hz                                                                                                         |          |
|                  |     |                     |         | 100 = 180Hz                                                                                                         |          |
|                  |     |                     |         | 101 = 90Hz                                                                                                          |          |
|                  |     |                     |         | 110 = 45Hz                                                                                                          |          |
|                  |     |                     |         | 111 = Reserved                                                                                                      |          |
|                  |     |                     |         | Note - the cut-off frequencies scale with the Digital Mixing<br>(SYSCLK) clocking rate. The quoted figures apply to |          |


| REGISTER | BIT | LABEL   | DEFAULT | DESCRIPTION                         | REFER TO |
|----------|-----|---------|---------|-------------------------------------|----------|
| ADDRESS  |     |         |         |                                     |          |
|          |     |         |         | 44.1kHz sample rate.                |          |
|          | 6   | ST_HPF  | 0       | Digital Sidetone HPF Select         |          |
|          |     |         |         | 0 = Disabled                        |          |
|          |     |         |         | 1 = Enabled                         |          |
|          | 1   | STR_SEL | 0       | Select source for sidetone STR path |          |
|          |     |         |         | 0 = ADCR / DMICDAT1 (Right)         |          |
|          |     |         |         | 1 = DMICDAT2 (Right)                |          |
|          | 0   | STL_SEL | 0       | Select source for sidetone STL path |          |
|          |     |         |         | 0 = ADCL / DMICDAT1 (Left)          |          |
|          |     |         |         | 1 = DMICDAT2 (Left)                 |          |

**Register 0621h** Sidetone

| GPIO1 Pin Direction<br>R1792<br>15<br>GP1_DIR<br>1<br>(0700h)<br>0 = Output<br>GPIO 1<br>1 = Input<br>GPIO1 Pull-Up Enable<br>14<br>GP1_PU<br>0<br>0 = Disabled<br>1 = Enabled<br>13<br>GP1_PD<br>0<br>GPIO1 Pull-Down Enable<br>0 = Disabled<br>1 = Enabled<br>10<br>GP1_POL<br>0<br>GPIO1 Polarity Select<br>0 = Non-inverted (Active High)<br>1 = Inverted (Active Low)<br>9<br>GP1_OP_CFG<br>0<br>GPIO1 Output Configuration<br>0 = CMOS<br>1 = Open Drain<br>GPIO1 Input De-bounce<br>8<br>GP1_DB<br>1<br>0 = Disabled<br>1 = Enabled<br>GPIO1 level. Write to this bit to set a GPIO output. Read<br>6<br>GP1_LVL<br>0<br>from this bit to read GPIO input level.<br>For output functions only, when GP1_POL is set, the<br>register contains the opposite logic level to the external pin.<br>4:0<br>GP1_FN [4:0]<br>0_0000<br>GPIO1 Pin Function<br>00h = ADCLRCLK1<br>01h = GPIO<br>02h = SDOUT<br>03h = IRQ<br>04h = Temperature (Shutdown) status<br>05h = MICBIAS1 Current Detect<br>06h = MICBIAS1 Short Circuit Detect<br>07h = MICBIAS2 Current Detect<br>08h = MICBIAS2 Short Circuit Detect<br>09h = FLL1 Lock<br>0Ah = FLL2 Lock<br>0Bh = SRC1 Lock<br>0Ch = SRC2 Lock | REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|-----|-------|---------|-------------|----------|
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | ADDRESS  |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |          |     |       |         |             |          |
| 0Dh = AIF1 DRC1 Signal Detect                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |          |     |       |         |             |          |
| 0Eh = AIF1 DRC2 Signal Detect                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |          |     |       |         |             |          |


| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION                        | REFER TO |
|----------|-----|-------|---------|------------------------------------|----------|
| ADDRESS  |     |       |         |                                    |          |
|          |     |       |         | 0Fh = AIF2 DRC Signal Detect       |          |
|          |     |       |         | 10h = Write Sequencer Status       |          |
|          |     |       |         | 11h = FIFO Error                   |          |
|          |     |       |         | 12h = OPCLK Clock output           |          |
|          |     |       |         | 13h = Temperature (Warning) status |          |
|          |     |       |         | 14h = DC Servo Done                |          |
|          |     |       |         | 15h = FLL1 Clock output            |          |
|          |     |       |         | 16h = FLL2 Clock output            |          |
|          |     |       |         | 17h to 1Fh = Reserved              |          |

**Register 0700h** GPIO 1

| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                                               | REFER TO |
|---------------------|-----|--------------|---------|-----------------------------------------------------------|----------|
| R1793               | 15  | GP2_DIR      | 1       | GPIO2 Pin Direction                                       |          |
| (0701h)             |     |              |         | 0 = Reserved                                              |          |
| GPIO 2              |     |              |         | 1 = Input                                                 |          |
|                     | 14  | GP2_PU       | 0       | GPIO2 Pull-Up Enable                                      |          |
|                     |     |              |         | 0 = Disabled                                              |          |
|                     |     |              |         | 1 = Enabled                                               |          |
|                     | 13  | GP2_PD       | 1       | GPIO2 Pull-Down Enable                                    |          |
|                     |     |              |         | 0 = Disabled                                              |          |
|                     |     |              |         | 1 = Enabled                                               |          |
|                     | 10  | GP2_POL      | 0       | GPIO2 Polarity Select                                     |          |
|                     |     |              |         | 0 = Non-inverted (Active High)                            |          |
|                     |     |              |         | 1 = Inverted (Active Low)                                 |          |
|                     | 8   | GP2_DB       | 1       | GPIO2 Input De-bounce                                     |          |
|                     |     |              |         | 0 = Disabled                                              |          |
|                     |     |              |         | 1 = Enabled                                               |          |
|                     | 6   | GP2_LVL      | 0       | GPIO2 level. Read from this bit to read GPIO input level. |          |
|                     | 4:0 | GP2_FN [4:0] | 0_0001  | GPIO2 Pin Function                                        |          |
|                     |     |              |         | 00h = MCLK2                                               |          |
|                     |     |              |         | 01h = GPIO                                                |          |
|                     |     |              |         | 02h to 1Fh = Reserved                                     |          |

**Register 0701h** GPIO 2

| REGISTER<br>ADDRESS | BIT | LABEL      | DEFAULT | DESCRIPTION                    | REFER TO |
|---------------------|-----|------------|---------|--------------------------------|----------|
| R1794               | 15  | GP3_DIR    | 1       | GPIO3 Pin Direction            |          |
| (0702h)             |     |            |         | 0 = Output                     |          |
| GPIO 3              |     |            |         | 1 = Input                      |          |
|                     | 14  | GP3_PU     | 0       | GPIO3 Pull-Up Enable           |          |
|                     |     |            |         | 0 = Disabled                   |          |
|                     |     |            |         | 1 = Enabled                    |          |
|                     | 13  | GP3_PD     | 1       | GPIO3 Pull-Down Enable         |          |
|                     |     |            |         | 0 = Disabled                   |          |
|                     |     |            |         | 1 = Enabled                    |          |
|                     | 10  | GP3_POL    | 0       | GPIO3 Polarity Select          |          |
|                     |     |            |         | 0 = Non-inverted (Active High) |          |
|                     |     |            |         | 1 = Inverted (Active Low)      |          |
|                     | 9   | GP3_OP_CFG | 0       | GPIO3 Output Configuration     |          |


| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                                            | REFER TO |
|---------------------|-----|--------------|---------|------------------------------------------------------------------------------------------------------------------------|----------|
|                     |     |              |         | 0 = CMOS                                                                                                               |          |
|                     |     |              |         | 1 = Open Drain                                                                                                         |          |
|                     | 8   | GP3_DB       | 1       | GPIO3 Input De-bounce                                                                                                  |          |
|                     |     |              |         | 0 = Disabled                                                                                                           |          |
|                     |     |              |         | 1 = Enabled                                                                                                            |          |
|                     | 6   | GP3_LVL      | 0       | GPIO3 level. Write to this bit to set a GPIO output. Read<br>from this bit to read GPIO input level.                   |          |
|                     |     |              |         | For output functions only, when GP3_POL is set, the<br>register contains the opposite logic level to the external pin. |          |
|                     | 4:0 | GP3_FN [4:0] | 0_0001  | GPIO3 Pin Function                                                                                                     |          |
|                     |     |              |         | 00h = BCLK2                                                                                                            |          |
|                     |     |              |         | 01h = GPIO                                                                                                             |          |
|                     |     |              |         | 02h = SDOUT                                                                                                            |          |
|                     |     |              |         | 03h = IRQ                                                                                                              |          |
|                     |     |              |         | 04h = Temperature (Shutdown) status                                                                                    |          |
|                     |     |              |         | 05h = MICBIAS1 Current Detect                                                                                          |          |
|                     |     |              |         | 06h = MICBIAS1 Short Circuit Detect                                                                                    |          |
|                     |     |              |         | 07h = MICBIAS2 Current Detect                                                                                          |          |
|                     |     |              |         | 08h = MICBIAS2 Short Circuit Detect                                                                                    |          |
|                     |     |              |         | 09h = FLL1 Lock                                                                                                        |          |
|                     |     |              |         | 0Ah = FLL2 Lock                                                                                                        |          |
|                     |     |              |         | 0Bh = SRC1 Lock                                                                                                        |          |
|                     |     |              |         | 0Ch = SRC2 Lock                                                                                                        |          |
|                     |     |              |         | 0Dh = AIF1 DRC1 Signal Detect                                                                                          |          |
|                     |     |              |         | 0Eh = AIF1 DRC2 Signal Detect                                                                                          |          |
|                     |     |              |         | 0Fh = AIF2 DRC Signal Detect                                                                                           |          |
|                     |     |              |         | 10h = Write Sequencer Status                                                                                           |          |
|                     |     |              |         | 11h = FIFO Error                                                                                                       |          |
|                     |     |              |         | 12h = OPCLK Clock output                                                                                               |          |
|                     |     |              |         | 13h = Temperature (Warning) status                                                                                     |          |
|                     |     |              |         | 14h = DC Servo Done                                                                                                    |          |
|                     |     |              |         | 15h = FLL1 Clock output                                                                                                |          |
|                     |     |              |         | 16h = FLL2 Clock output                                                                                                |          |
|                     |     |              |         | 17h to 1Fh = Reserved                                                                                                  |          |

**Register 0702h** GPIO 3

| REGISTER         | BIT | LABEL      | DEFAULT | DESCRIPTION                    | REFER TO |
|------------------|-----|------------|---------|--------------------------------|----------|
| ADDRESS<br>R1795 | 15  | GP4_DIR    | 1       | GPIO4 Pin Direction            |          |
| (0703h)          |     |            |         | 0 = Output                     |          |
| GPIO 4           |     |            |         | 1 = Input                      |          |
|                  | 14  | GP4_PU     | 0       | GPIO4 Pull-Up Enable           |          |
|                  |     |            |         | 0 = Disabled                   |          |
|                  |     |            |         | 1 = Enabled                    |          |
|                  | 13  | GP4_PD     | 1       | GPIO4 Pull-Down Enable         |          |
|                  |     |            |         | 0 = Disabled                   |          |
|                  |     |            |         | 1 = Enabled                    |          |
|                  | 10  | GP4_POL    | 0       | GPIO4 Polarity Select          |          |
|                  |     |            |         | 0 = Non-inverted (Active High) |          |
|                  |     |            |         | 1 = Inverted (Active Low)      |          |
|                  | 9   | GP4_OP_CFG | 0       | GPIO4 Output Configuration     |          |
|                  |     |            |         | 0 = CMOS                       |          |


| REGISTER | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                                            | REFER TO |
|----------|-----|--------------|---------|------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS  |     |              |         |                                                                                                                        |          |
|          |     |              |         | 1 = Open Drain                                                                                                         |          |
|          | 8   | GP4_DB       | 1       | GPIO4 Input De-bounce                                                                                                  |          |
|          |     |              |         | 0 = Disabled                                                                                                           |          |
|          |     |              |         | 1 = Enabled                                                                                                            |          |
|          | 6   | GP4_LVL      | 0       | GPIO4 level. Write to this bit to set a GPIO output. Read                                                              |          |
|          |     |              |         | from this bit to read GPIO input level.                                                                                |          |
|          |     |              |         | For output functions only, when GP4_POL is set, the<br>register contains the opposite logic level to the external pin. |          |
|          |     |              |         |                                                                                                                        |          |
|          | 4:0 | GP4_FN [4:0] | 0_0001  | GPIO4 Pin Function                                                                                                     |          |
|          |     |              |         | 00h = LRCLK2                                                                                                           |          |
|          |     |              |         | 01h = GPIO<br>02h = SDOUT                                                                                              |          |
|          |     |              |         | 03h = IRQ                                                                                                              |          |
|          |     |              |         | 04h = Temperature (Shutdown) status                                                                                    |          |
|          |     |              |         | 05h = MICBIAS1 Current Detect                                                                                          |          |
|          |     |              |         | 06h = MICBIAS1 Short Circuit Detect                                                                                    |          |
|          |     |              |         | 07h = MICBIAS2 Current Detect                                                                                          |          |
|          |     |              |         | 08h = MICBIAS2 Short Circuit Detect                                                                                    |          |
|          |     |              |         | 09h = FLL1 Lock                                                                                                        |          |
|          |     |              |         | 0Ah = FLL2 Lock                                                                                                        |          |
|          |     |              |         | 0Bh = SRC1 Lock                                                                                                        |          |
|          |     |              |         | 0Ch = SRC2 Lock                                                                                                        |          |
|          |     |              |         | 0Dh = AIF1 DRC1 Signal Detect                                                                                          |          |
|          |     |              |         | 0Eh = AIF1 DRC2 Signal Detect                                                                                          |          |
|          |     |              |         | 0Fh = AIF2 DRC Signal Detect                                                                                           |          |
|          |     |              |         | 10h = Write Sequencer Status                                                                                           |          |
|          |     |              |         | 11h = FIFO Error                                                                                                       |          |
|          |     |              |         | 12h = OPCLK Clock output                                                                                               |          |
|          |     |              |         | 13h = Temperature (Warning) status                                                                                     |          |
|          |     |              |         | 14h = DC Servo Done                                                                                                    |          |
|          |     |              |         | 15h = FLL1 Clock output                                                                                                |          |
|          |     |              |         | 16h = FLL2 Clock output                                                                                                |          |
|          |     |              |         | 17h to 1Fh = Reserved                                                                                                  |          |

**Register 0703h** GPIO 4

| REGISTER<br>ADDRESS | BIT | LABEL      | DEFAULT | DESCRIPTION                    | REFER TO |
|---------------------|-----|------------|---------|--------------------------------|----------|
| R1796               | 15  | GP5_DIR    | 1       | GPIO5 Pin Direction            |          |
| (0704h)             |     |            |         | 0 = Output                     |          |
| GPIO 5              |     |            |         | 1 = Input                      |          |
|                     | 14  | GP5_PU     | 0       | GPIO5 Pull-Up Enable           |          |
|                     |     |            |         | 0 = Disabled                   |          |
|                     |     |            |         | 1 = Enabled                    |          |
|                     | 13  | GP5_PD     | 1       | GPIO5 Pull-Down Enable         |          |
|                     |     |            |         | 0 = Disabled                   |          |
|                     |     |            |         | 1 = Enabled                    |          |
|                     | 10  | GP5_POL    | 0       | GPIO5 Polarity Select          |          |
|                     |     |            |         | 0 = Non-inverted (Active High) |          |
|                     |     |            |         | 1 = Inverted (Active Low)      |          |
|                     | 9   | GP5_OP_CFG | 0       | GPIO5 Output Configuration     |          |
|                     |     |            |         | 0 = CMOS                       |          |
|                     |     |            |         | 1 = Open Drain                 |          |


| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                                            | REFER TO |
|---------------------|-----|--------------|---------|------------------------------------------------------------------------------------------------------------------------|----------|
|                     | 8   | GP5_DB       | 1       | GPIO5 Input De-bounce                                                                                                  |          |
|                     |     |              |         | 0 = Disabled                                                                                                           |          |
|                     |     |              |         | 1 = Enabled                                                                                                            |          |
|                     | 6   | GP5_LVL      | 0       | GPIO5 level. Write to this bit to set a GPIO output. Read<br>from this bit to read GPIO input level.                   |          |
|                     |     |              |         | For output functions only, when GP5_POL is set, the<br>register contains the opposite logic level to the external pin. |          |
|                     | 4:0 | GP5_FN [4:0] | 0_0001  | GPIO5 Pin Function                                                                                                     |          |
|                     |     |              |         | 00h = DACDAT2                                                                                                          |          |
|                     |     |              |         | 01h = GPIO                                                                                                             |          |
|                     |     |              |         | 02h = SDOUT                                                                                                            |          |
|                     |     |              |         | 03h = IRQ                                                                                                              |          |
|                     |     |              |         | 04h = Temperature (Shutdown) status                                                                                    |          |
|                     |     |              |         | 05h = MICBIAS1 Current Detect                                                                                          |          |
|                     |     |              |         | 06h = MICBIAS1 Short Circuit Detect                                                                                    |          |
|                     |     |              |         | 07h = MICBIAS2 Current Detect                                                                                          |          |
|                     |     |              |         | 08h = MICBIAS2 Short Circuit Detect                                                                                    |          |
|                     |     |              |         | 09h = FLL1 Lock                                                                                                        |          |
|                     |     |              |         | 0Ah = FLL2 Lock                                                                                                        |          |
|                     |     |              |         | 0Bh = SRC1 Lock                                                                                                        |          |
|                     |     |              |         | 0Ch = SRC2 Lock                                                                                                        |          |
|                     |     |              |         | 0Dh = AIF1 DRC1 Signal Detect                                                                                          |          |
|                     |     |              |         | 0Eh = AIF1 DRC2 Signal Detect                                                                                          |          |
|                     |     |              |         | 0Fh = AIF2 DRC Signal Detect                                                                                           |          |
|                     |     |              |         | 10h = Write Sequencer Status                                                                                           |          |
|                     |     |              |         | 11h = FIFO Error                                                                                                       |          |
|                     |     |              |         | 12h = OPCLK Clock output                                                                                               |          |
|                     |     |              |         | 13h = Temperature (Warning) status                                                                                     |          |
|                     |     |              |         | 14h = DC Servo Done                                                                                                    |          |
|                     |     |              |         | 15h = FLL1 Clock output                                                                                                |          |
|                     |     |              |         | 16h = FLL2 Clock output                                                                                                |          |
|                     |     |              |         | 17h to 1Fh = Reserved                                                                                                  |          |

**Register 0704h** GPIO 5

| REGISTER | BIT | LABEL      | DEFAULT | DESCRIPTION                    | REFER TO |
|----------|-----|------------|---------|--------------------------------|----------|
| ADDRESS  |     |            |         |                                |          |
| R1797    | 15  | GP6_DIR    | 1       | GPIO6 Pin Direction            |          |
| (0705h)  |     |            |         | 0 = Output                     |          |
| GPIO 6   |     |            |         | 1 = Input                      |          |
|          | 14  | GP6_PU     | 0       | GPIO6 Pull-Up Enable           |          |
|          |     |            |         | 0 = Disabled                   |          |
|          |     |            |         | 1 = Enabled                    |          |
|          | 13  | GP6_PD     | 1       | GPIO6 Pull-Down Enable         |          |
|          |     |            |         | 0 = Disabled                   |          |
|          |     |            |         | 1 = Enabled                    |          |
|          | 10  | GP6_POL    | 0       | GPIO6 Polarity Select          |          |
|          |     |            |         | 0 = Non-inverted (Active High) |          |
|          |     |            |         | 1 = Inverted (Active Low)      |          |
|          | 9   | GP6_OP_CFG | 0       | GPIO6 Output Configuration     |          |
|          |     |            |         | 0 = CMOS                       |          |
|          |     |            |         | 1 = Open Drain                 |          |
|          | 8   | GP6_DB     | 1       | GPIO6 Input De-bounce          |          |
|          |     |            |         | 0 = Disabled                   |          |
|          |     |            |         | 1 = Enabled                    |          |


| REGISTER | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                                                                                                                                                                                                                                                  | REFER TO |
|----------|-----|--------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| ADDRESS  | 6   | GP6_LVL      | 0       | GPIO6 level. Write to this bit to set a GPIO output. Read<br>from this bit to read GPIO input level.<br>For output functions only, when GP6_POL is set, the                                                                                                                                                                  |          |
|          | 4:0 | GP6_FN [4:0] | 0_0001  | register contains the opposite logic level to the external pin.<br>GPIO6 Pin Function                                                                                                                                                                                                                                        |          |
|          |     |              |         | 00h = ADCLRCLK2<br>01h = GPIO<br>02h = SDOUT<br>03h = IRQ<br>04h = Temperature (Shutdown) status<br>05h = MICBIAS1 Current Detect<br>06h = MICBIAS1 Short Circuit Detect<br>07h = MICBIAS2 Current Detect<br>08h = MICBIAS2 Short Circuit Detect<br>09h = FLL1 Lock<br>0Ah = FLL2 Lock<br>0Bh = SRC1 Lock<br>0Ch = SRC2 Lock |          |
|          |     |              |         | 0Dh = AIF1 DRC1 Signal Detect<br>0Eh = AIF1 DRC2 Signal Detect<br>0Fh = AIF2 DRC Signal Detect<br>10h = Write Sequencer Status<br>11h = FIFO Error<br>12h = OPCLK Clock output<br>13h = Temperature (Warning) status<br>14h = DC Servo Done<br>15h = FLL1 Clock output<br>16h = FLL2 Clock output<br>17h to 1Fh = Reserved   |          |

**Register 0705h** GPIO 6

| REGISTER<br>ADDRESS | BIT | LABEL      | DEFAULT | DESCRIPTION                                               | REFER TO |
|---------------------|-----|------------|---------|-----------------------------------------------------------|----------|
| R1798               | 15  | GP7_DIR    | 1       | GPIO7 Pin Direction                                       |          |
| (0706h)             |     |            |         | 0 = Output                                                |          |
| GPIO 7              |     |            |         | 1 = Input                                                 |          |
|                     | 14  | GP7_PU     | 0       | GPIO7 Pull-Up Enable                                      |          |
|                     |     |            |         | 0 = Disabled                                              |          |
|                     |     |            |         | 1 = Enabled                                               |          |
|                     | 13  | GP7_PD     | 1       | GPIO7 Pull-Down Enable                                    |          |
|                     |     |            |         | 0 = Disabled                                              |          |
|                     |     |            |         | 1 = Enabled                                               |          |
|                     | 10  | GP7_POL    | 0       | GPIO7 Polarity Select                                     |          |
|                     |     |            |         | 0 = Non-inverted (Active High)                            |          |
|                     |     |            |         | 1 = Inverted (Active Low)                                 |          |
|                     | 9   | GP7_OP_CFG | 0       | GPIO7 Output Configuration                                |          |
|                     |     |            |         | 0 = CMOS                                                  |          |
|                     |     |            |         | 1 = Open Drain                                            |          |
|                     | 8   | GP7_DB     | 1       | GPIO7 Input De-bounce                                     |          |
|                     |     |            |         | 0 = Disabled                                              |          |
|                     |     |            |         | 1 = Enabled                                               |          |
|                     | 6   | GP7_LVL    | 0       | GPIO7 level. Write to this bit to set a GPIO output. Read |          |
|                     |     |            |         | from this bit to read GPIO input level.                   |          |
|                     |     |            |         | For output functions only, when GP7_POL is set, the       |          |


| REGISTER | BIT | LABEL        | DEFAULT | DESCRIPTION                                                     | REFER TO |
|----------|-----|--------------|---------|-----------------------------------------------------------------|----------|
| ADDRESS  |     |              |         |                                                                 |          |
|          |     |              |         | register contains the opposite logic level to the external pin. |          |
|          | 4:0 | GP7_FN [4:0] | 0_0001  | GPIO7 Pin Function                                              |          |
|          |     |              |         | 00h = ADCDAT2                                                   |          |
|          |     |              |         | 01h = GPIO                                                      |          |
|          |     |              |         | 02h = SDOUT                                                     |          |
|          |     |              |         | 03h = IRQ                                                       |          |
|          |     |              |         | 04h = Temperature (Shutdown) status                             |          |
|          |     |              |         | 05h = MICBIAS1 Current Detect                                   |          |
|          |     |              |         | 06h = MICBIAS1 Short Circuit Detect                             |          |
|          |     |              |         | 07h = MICBIAS2 Current Detect                                   |          |
|          |     |              |         | 08h = MICBIAS2 Short Circuit Detect                             |          |
|          |     |              |         | 09h = FLL1 Lock                                                 |          |
|          |     |              |         | 0Ah = FLL2 Lock                                                 |          |
|          |     |              |         | 0Bh = SRC1 Lock                                                 |          |
|          |     |              |         | 0Ch = SRC2 Lock                                                 |          |
|          |     |              |         | 0Dh = AIF1 DRC1 Signal Detect                                   |          |
|          |     |              |         | 0Eh = AIF1 DRC2 Signal Detect                                   |          |
|          |     |              |         | 0Fh = AIF2 DRC Signal Detect                                    |          |
|          |     |              |         | 10h = Write Sequencer Status                                    |          |
|          |     |              |         | 11h = FIFO Error                                                |          |
|          |     |              |         | 12h = OPCLK Clock output                                        |          |
|          |     |              |         | 13h = Temperature (Warning) status                              |          |
|          |     |              |         | 14h = DC Servo Done                                             |          |
|          |     |              |         | 15h = FLL1 Clock output                                         |          |
|          |     |              |         | 16h = FLL2 Clock output                                         |          |
|          |     |              |         | 17h to 1Fh = Reserved                                           |          |

**Register 0706h** GPIO 7

| REGISTER         | BIT | LABEL      | DEFAULT | DESCRIPTION                                                     | REFER TO |
|------------------|-----|------------|---------|-----------------------------------------------------------------|----------|
| ADDRESS<br>R1799 | 15  | GP8_DIR    | 1       | GPIO8 Pin Direction                                             |          |
| (0707h)          |     |            |         | 0 = Output                                                      |          |
| GPIO 8           |     |            |         | 1 = Input                                                       |          |
|                  | 14  | GP8_PU     | 0       | GPIO8 Pull-Up Enable                                            |          |
|                  |     |            |         | 0 = Disabled                                                    |          |
|                  |     |            |         | 1 = Enabled                                                     |          |
|                  | 13  | GP8_PD     | 1       | GPIO8 Pull-Down Enable                                          |          |
|                  |     |            |         | 0 = Disabled                                                    |          |
|                  |     |            |         | 1 = Enabled                                                     |          |
|                  | 10  | GP8_POL    | 0       | GPIO8 Polarity Select                                           |          |
|                  |     |            |         | 0 = Non-inverted (Active High)                                  |          |
|                  |     |            |         | 1 = Inverted (Active Low)                                       |          |
|                  | 9   | GP8_OP_CFG | 0       | GPIO8 Output Configuration                                      |          |
|                  |     |            |         | 0 = CMOS                                                        |          |
|                  |     |            |         | 1 = Open Drain                                                  |          |
|                  | 8   | GP8_DB     | 1       | GPIO8 Input De-bounce                                           |          |
|                  |     |            |         | 0 = Disabled                                                    |          |
|                  |     |            |         | 1 = Enabled                                                     |          |
|                  | 6   | GP8_LVL    | 0       | GPIO8 level. Write to this bit to set a GPIO output. Read       |          |
|                  |     |            |         | from this bit to read GPIO input level.                         |          |
|                  |     |            |         | For output functions only, when GP8_POL is set, the             |          |
|                  |     |            |         | register contains the opposite logic level to the external pin. |          |


| REGISTER | BIT | LABEL        | DEFAULT | DESCRIPTION                         | REFER TO |
|----------|-----|--------------|---------|-------------------------------------|----------|
| ADDRESS  |     |              |         |                                     |          |
|          | 4:0 | GP8_FN [4:0] | 0_0001  | GPIO8 Pin Function                  |          |
|          |     |              |         | 00h = DACDAT3                       |          |
|          |     |              |         | 01h = GPIO                          |          |
|          |     |              |         | 02h = SDOUT                         |          |
|          |     |              |         | 03h = IRQ                           |          |
|          |     |              |         | 04h = Temperature (Shutdown) status |          |
|          |     |              |         | 05h = MICBIAS1 Current Detect       |          |
|          |     |              |         | 06h = MICBIAS1 Short Circuit Detect |          |
|          |     |              |         | 07h = MICBIAS2 Current Detect       |          |
|          |     |              |         | 08h = MICBIAS2 Short Circuit Detect |          |
|          |     |              |         | 09h = FLL1 Lock                     |          |
|          |     |              |         | 0Ah = FLL2 Lock                     |          |
|          |     |              |         | 0Bh = SRC1 Lock                     |          |
|          |     |              |         | 0Ch = SRC2 Lock                     |          |
|          |     |              |         | 0Dh = AIF1 DRC1 Signal Detect       |          |
|          |     |              |         | 0Eh = AIF1 DRC2 Signal Detect       |          |
|          |     |              |         | 0Fh = AIF2 DRC Signal Detect        |          |
|          |     |              |         | 10h = Write Sequencer Status        |          |
|          |     |              |         | 11h = FIFO Error                    |          |
|          |     |              |         | 12h = OPCLK Clock output            |          |
|          |     |              |         | 13h = Temperature (Warning) status  |          |
|          |     |              |         | 14h = DC Servo Done                 |          |
|          |     |              |         | 15h = FLL1 Clock output             |          |
|          |     |              |         | 16h = FLL2 Clock output             |          |
|          |     |              |         | 17h to 1Fh = Reserved               |          |

**Register 0707h** GPIO 8

| REGISTER<br>ADDRESS | BIT | LABEL        | DEFAULT | DESCRIPTION                                                                                                            | REFER TO |
|---------------------|-----|--------------|---------|------------------------------------------------------------------------------------------------------------------------|----------|
| R1800               | 15  | GP9_DIR      | 1       | GPIO9 Pin Direction                                                                                                    |          |
| (0708h)             |     |              |         | 0 = Output                                                                                                             |          |
| GPIO 9              |     |              |         | 1 = Input                                                                                                              |          |
|                     | 14  | GP9_PU       | 0       | GPIO9 Pull-Up Enable                                                                                                   |          |
|                     |     |              |         | 0 = Disabled                                                                                                           |          |
|                     |     |              |         | 1 = Enabled                                                                                                            |          |
|                     | 13  | GP9_PD       | 1       | GPIO9 Pull-Down Enable                                                                                                 |          |
|                     |     |              |         | 0 = Disabled                                                                                                           |          |
|                     |     |              |         | 1 = Enabled                                                                                                            |          |
|                     | 10  | GP9_POL      | 0       | GPIO9 Polarity Select                                                                                                  |          |
|                     |     |              |         | 0 = Non-inverted (Active High)                                                                                         |          |
|                     |     |              |         | 1 = Inverted (Active Low)                                                                                              |          |
|                     | 9   | GP9_OP_CFG   | 0       | GPIO9 Output Configuration                                                                                             |          |
|                     |     |              |         | 0 = CMOS                                                                                                               |          |
|                     |     |              |         | 1 = Open Drain                                                                                                         |          |
|                     | 8   | GP9_DB       | 1       | GPIO9 Input De-bounce                                                                                                  |          |
|                     |     |              |         | 0 = Disabled                                                                                                           |          |
|                     |     |              |         | 1 = Enabled                                                                                                            |          |
|                     | 6   | GP9_LVL      | 0       | GPIO9 level. Write to this bit to set a GPIO output. Read                                                              |          |
|                     |     |              |         | from this bit to read GPIO input level.                                                                                |          |
|                     |     |              |         | For output functions only, when GP9_POL is set, the<br>register contains the opposite logic level to the external pin. |          |
|                     | 4:0 | GP9_FN [4:0] | 0_0001  | GPIO9 Pin Function                                                                                                     |          |


| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION                         | REFER TO |
|----------|-----|-------|---------|-------------------------------------|----------|
| ADDRESS  |     |       |         |                                     |          |
|          |     |       |         | 00h = ADCDAT3                       |          |
|          |     |       |         | 01h = GPIO                          |          |
|          |     |       |         | 02h = SDOUT                         |          |
|          |     |       |         | 03h = IRQ                           |          |
|          |     |       |         | 04h = Temperature (Shutdown) status |          |
|          |     |       |         | 05h = MICBIAS1 Current Detect       |          |
|          |     |       |         | 06h = MICBIAS1 Short Circuit Detect |          |
|          |     |       |         | 07h = MICBIAS2 Current Detect       |          |
|          |     |       |         | 08h = MICBIAS2 Short Circuit Detect |          |
|          |     |       |         | 09h = FLL1 Lock                     |          |
|          |     |       |         | 0Ah = FLL2 Lock                     |          |
|          |     |       |         | 0Bh = SRC1 Lock                     |          |
|          |     |       |         | 0Ch = SRC2 Lock                     |          |
|          |     |       |         | 0Dh = AIF1 DRC1 Signal Detect       |          |
|          |     |       |         | 0Eh = AIF1 DRC2 Signal Detect       |          |
|          |     |       |         | 0Fh = AIF2 DRC Signal Detect        |          |
|          |     |       |         | 10h = Write Sequencer Status        |          |
|          |     |       |         | 11h = FIFO Error                    |          |
|          |     |       |         | 12h = OPCLK Clock output            |          |
|          |     |       |         | 13h = Temperature (Warning) status  |          |
|          |     |       |         | 14h = DC Servo Done                 |          |
|          |     |       |         | 15h = FLL1 Clock output             |          |
|          |     |       |         | 16h = FLL2 Clock output             |          |
|          |     |       |         | 17h to 1Fh = Reserved               |          |

**Register 0708h** GPIO 9

| REGISTER<br>ADDRESS | BIT | LABEL         | DEFAULT | DESCRIPTION                                                                                                             | REFER TO |
|---------------------|-----|---------------|---------|-------------------------------------------------------------------------------------------------------------------------|----------|
| R1801               | 15  | GP10_DIR      | 1       | GPIO10 Pin Direction                                                                                                    |          |
| (0709h)             |     |               |         | 0 = Output                                                                                                              |          |
| GPIO 10             |     |               |         | 1 = Input                                                                                                               |          |
|                     | 14  | GP10_PU       | 0       | GPIO10 Pull-Up Enable                                                                                                   |          |
|                     |     |               |         | 0 = Disabled                                                                                                            |          |
|                     |     |               |         | 1 = Enabled                                                                                                             |          |
|                     | 13  | GP10_PD       | 1       | GPIO10 Pull-Down Enable                                                                                                 |          |
|                     |     |               |         | 0 = Disabled                                                                                                            |          |
|                     |     |               |         | 1 = Enabled                                                                                                             |          |
|                     | 10  | GP10_POL      | 0       | GPIO10 Polarity Select                                                                                                  |          |
|                     |     |               |         | 0 = Non-inverted (Active High)                                                                                          |          |
|                     |     |               |         | 1 = Inverted (Active Low)                                                                                               |          |
|                     | 9   | GP10_OP_CFG   | 0       | GPIO10 Output Configuration                                                                                             |          |
|                     |     |               |         | 0 = CMOS                                                                                                                |          |
|                     |     |               |         | 1 = Open Drain                                                                                                          |          |
|                     | 8   | GP10_DB       | 1       | GPIO10 Input De-bounce                                                                                                  |          |
|                     |     |               |         | 0 = Disabled                                                                                                            |          |
|                     |     |               |         | 1 = Enabled                                                                                                             |          |
|                     | 6   | GP10_LVL      | 0       | GPIO10 level. Write to this bit to set a GPIO output. Read<br>from this bit to read GPIO input level.                   |          |
|                     |     |               |         | For output functions only, when GP10_POL is set, the<br>register contains the opposite logic level to the external pin. |          |
|                     | 4:0 | GP10_FN [4:0] | 0_0001  | GPIO10 Pin Function                                                                                                     |          |
|                     |     |               |         | 00h = LRCLK3                                                                                                            |          |


| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION                         | REFER TO |
|----------|-----|-------|---------|-------------------------------------|----------|
| ADDRESS  |     |       |         |                                     |          |
|          |     |       |         | 01h = GPIO                          |          |
|          |     |       |         | 02h = SDOUT                         |          |
|          |     |       |         | 03h = IRQ                           |          |
|          |     |       |         | 04h = Temperature (Shutdown) status |          |
|          |     |       |         | 05h = MICBIAS1 Current Detect       |          |
|          |     |       |         | 06h = MICBIAS1 Short Circuit Detect |          |
|          |     |       |         | 07h = MICBIAS2 Current Detect       |          |
|          |     |       |         | 08h = MICBIAS2 Short Circuit Detect |          |
|          |     |       |         | 09h = FLL1 Lock                     |          |
|          |     |       |         | 0Ah = FLL2 Lock                     |          |
|          |     |       |         | 0Bh = SRC1 Lock                     |          |
|          |     |       |         | 0Ch = SRC2 Lock                     |          |
|          |     |       |         | 0Dh = AIF1 DRC1 Signal Detect       |          |
|          |     |       |         | 0Eh = AIF1 DRC2 Signal Detect       |          |
|          |     |       |         | 0Fh = AIF2 DRC Signal Detect        |          |
|          |     |       |         | 10h = Write Sequencer Status        |          |
|          |     |       |         | 11h = FIFO Error                    |          |
|          |     |       |         | 12h = OPCLK Clock output            |          |
|          |     |       |         | 13h = Temperature (Warning) status  |          |
|          |     |       |         | 14h = DC Servo Done                 |          |
|          |     |       |         | 15h = FLL1 Clock output             |          |
|          |     |       |         | 16h = FLL2 Clock output             |          |
|          |     |       |         | 17h to 1Fh = Reserved               |          |

**Register 0709h** GPIO 10

| REGISTER | BIT | LABEL         | DEFAULT | DESCRIPTION                                                     | REFER TO |
|----------|-----|---------------|---------|-----------------------------------------------------------------|----------|
| ADDRESS  |     |               |         |                                                                 |          |
| R1802    | 15  | GP11_DIR      | 1       | GPIO11 Pin Direction                                            |          |
| (070Ah)  |     |               |         | 0 = Output                                                      |          |
| GPIO 11  |     |               |         | 1 = Input                                                       |          |
|          | 14  | GP11_PU       | 0       | GPIO11 Pull-Up Enable                                           |          |
|          |     |               |         | 0 = Disabled                                                    |          |
|          |     |               |         | 1 = Enabled                                                     |          |
|          | 13  | GP11_PD       | 1       | GPIO11 Pull-Down Enable                                         |          |
|          |     |               |         | 0 = Disabled                                                    |          |
|          |     |               |         | 1 = Enabled                                                     |          |
|          | 10  | GP11_POL      | 0       | GPIO11 Polarity Select                                          |          |
|          |     |               |         | 0 = Non-inverted (Active High)                                  |          |
|          |     |               |         | 1 = Inverted (Active Low)                                       |          |
|          | 9   | GP11_OP_CFG   | 0       | GPIO11 Output Configuration                                     |          |
|          |     |               |         | 0 = CMOS                                                        |          |
|          |     |               |         | 1 = Open Drain                                                  |          |
|          | 8   | GP11_DB       | 1       | GPIO11 Input De-bounce                                          |          |
|          |     |               |         | 0 = Disabled                                                    |          |
|          |     |               |         | 1 = Enabled                                                     |          |
|          | 6   | GP11_LVL      | 0       | GPIO11 level. Write to this bit to set a GPIO output. Read      |          |
|          |     |               |         | from this bit to read GPIO input level.                         |          |
|          |     |               |         | For output functions only, when GP11_POL is set, the            |          |
|          |     |               |         | register contains the opposite logic level to the external pin. |          |
|          | 4:0 | GP11_FN [4:0] | 0_0001  | GPIO11 Pin Function                                             |          |
|          |     |               |         | 00h = BCLK3                                                     |          |
|          |     |               |         | 01h = GPIO                                                      |          |


| REGISTER | BIT | LABEL | DEFAULT | DESCRIPTION                         | REFER TO |
|----------|-----|-------|---------|-------------------------------------|----------|
| ADDRESS  |     |       |         |                                     |          |
|          |     |       |         | 02h = SDOUT                         |          |
|          |     |       |         | 03h = IRQ                           |          |
|          |     |       |         | 04h = Temperature (Shutdown) status |          |
|          |     |       |         | 05h = MICBIAS1 Current Detect       |          |
|          |     |       |         | 06h = MICBIAS1 Short Circuit Detect |          |
|          |     |       |         | 07h = MICBIAS2 Current Detect       |          |
|          |     |       |         | 08h = MICBIAS2 Short Circuit Detect |          |
|          |     |       |         | 09h = FLL1 Lock                     |          |
|          |     |       |         | 0Ah = FLL2 Lock                     |          |
|          |     |       |         | 0Bh = SRC1 Lock                     |          |
|          |     |       |         | 0Ch = SRC2 Lock                     |          |
|          |     |       |         | 0Dh = AIF1 DRC1 Signal Detect       |          |
|          |     |       |         | 0Eh = AIF1 DRC2 Signal Detect       |          |
|          |     |       |         | 0Fh = AIF2 DRC Signal Detect        |          |
|          |     |       |         | 10h = Write Sequencer Status        |          |
|          |     |       |         | 11h = FIFO Error                    |          |
|          |     |       |         | 12h = OPCLK Clock output            |          |
|          |     |       |         | 13h = Temperature (Warning) status  |          |
|          |     |       |         | 14h = DC Servo Done                 |          |
|          |     |       |         | 15h = FLL1 Clock output             |          |
|          |     |       |         | 16h = FLL2 Clock output             |          |
|          |     |       |         | 17h to 1Fh = Reserved               |          |

**Register 070Ah** GPIO 11

| REGISTER<br>ADDRESS | BIT | LABEL       | DEFAULT | DESCRIPTION               | REFER TO |
|---------------------|-----|-------------|---------|---------------------------|----------|
| R1824               | 11  | DMICDAT2_PU | 0       | DMICDAT2 Pull-Up enable   |          |
| (0720h) Pull        |     |             |         | 0 = Disabled              |          |
| Control (1)         |     |             |         | 1 = Enabled               |          |
|                     | 10  | DMICDAT2_PD | 0       | DMICDAT2 Pull-Down enable |          |
|                     |     |             |         | 0 = Disabled              |          |
|                     |     |             |         | 1 = Enabled               |          |
|                     | 9   | DMICDAT1_PU | 0       | DMICDAT1 Pull-Up enable   |          |
|                     |     |             |         | 0 = Disabled              |          |
|                     |     |             |         | 1 = Enabled               |          |
|                     | 8   | DMICDAT1_PD | 0       | DMICDAT1 Pull-Down enable |          |
|                     |     |             |         | 0 = Disabled              |          |
|                     |     |             |         | 1 = Enabled               |          |
|                     | 7   | MCLK1_PU    | 0       | MCLK1 Pull-up enable      |          |
|                     |     |             |         | 0 = Disabled              |          |
|                     |     |             |         | 1 = Enabled               |          |
|                     | 6   | MCLK1_PD    | 0       | MCLK1 Pull-down enable    |          |
|                     |     |             |         | 0 = Disabled              |          |
|                     |     |             |         | 1 = Enabled               |          |
|                     | 5   | DACDAT1_PU  | 0       | DACDAT1 Pull-up enable    |          |
|                     |     |             |         | 0 = Disabled              |          |
|                     |     |             |         | 1 = Enabled               |          |
|                     | 4   | DACDAT1_PD  | 0       | DACDAT1 Pull-down enable  |          |
|                     |     |             |         | 0 = Disabled              |          |
|                     |     |             |         | 1 = Enabled               |          |
|                     | 3   | DACLRCLK1_P | 0       | LRCLK1 Pull-up enable     |          |
|                     |     | U           |         |                           |          |


| REGISTER | BIT | LABEL       | DEFAULT | DESCRIPTION             | REFER TO |
|----------|-----|-------------|---------|-------------------------|----------|
| ADDRESS  |     |             |         |                         |          |
|          |     |             |         | 0 = Disabled            |          |
|          |     |             |         | 1 = Enabled             |          |
|          | 2   | DACLRCLK1_P | 0       | LRCLK1 Pull-down enable |          |
|          |     | D           |         | 0 = Disabled            |          |
|          |     |             |         | 1 = Enabled             |          |
|          | 1   | BCLK1_PU    | 0       | BCLK1 Pull-up enable    |          |
|          |     |             |         | 0 = Disabled            |          |
|          |     |             |         | 1 = Enabled             |          |
|          | 0   | BCLK1_PD    | 0       | BCLK1 Pull-down enable  |          |
|          |     |             |         | 0 = Disabled            |          |
|          |     |             |         | 1 = Enabled             |          |

**Register 0720h** Pull Control (1)

| REGISTER     | BIT | LABEL      | DEFAULT | DESCRIPTION              | REFER TO |
|--------------|-----|------------|---------|--------------------------|----------|
| ADDRESS      |     |            |         |                          |          |
| R1825        | 8   | CSNADDR_PD | 1       | CS/ADDR Pull-down enable |          |
| (0721h) Pull |     |            |         | 0 = Disabled             |          |
| Control (2)  |     |            |         | 1 = Enabled              |          |
|              | 6   | LDO2ENA_PD | 1       | LDO2ENA Pull-down enable |          |
|              |     |            |         | 0 = Disabled             |          |
|              |     |            |         | 1 = Enabled              |          |
|              | 4   | LDO1ENA_PD | 1       | LDO1ENA Pull-down enable |          |
|              |     |            |         | 0 = Disabled             |          |
|              |     |            |         | 1 = Enabled              |          |
|              | 2   | CIFMODE_PD | 1       | CIFMODE Pull-down enable |          |
|              |     |            |         | 0 = Disabled             |          |
|              |     |            |         | 1 = Enabled              |          |
|              | 1   | SPKMODE_PU | 1       | SPKMODE Pull-up enable   |          |
|              |     |            |         | 0 = Disabled             |          |
|              |     |            |         | 1 = Enabled              |          |

**Register 0721h** Pull Control (2)

| REGISTER<br>ADDRESS   | BIT | LABEL     | DEFAULT | DESCRIPTION                          | REFER TO |
|-----------------------|-----|-----------|---------|--------------------------------------|----------|
| R1840                 | 10  | GP11_EINT | 0       | GPIO11 Interrupt                     |          |
| (0730h)               |     |           |         | (Rising and falling edge triggered)  |          |
| Interrupt<br>Status 1 |     |           |         | Note: Cleared when a '1' is written. |          |
|                       | 9   | GP10_EINT | 0       | GPIO10 Interrupt                     |          |
|                       |     |           |         | (Rising and falling edge triggered)  |          |
|                       |     |           |         | Note: Cleared when a '1' is written. |          |
|                       | 8   | GP9_EINT  | 0       | GPIO9 Interrupt                      |          |
|                       |     |           |         | (Rising and falling edge triggered)  |          |
|                       |     |           |         | Note: Cleared when a '1' is written. |          |
|                       | 7   | GP8_EINT  | 0       | GPIO8 Interrupt                      |          |
|                       |     |           |         | (Rising and falling edge triggered)  |          |
|                       |     |           |         | Note: Cleared when a '1' is written. |          |
|                       | 6   | GP7_EINT  | 0       | GPIO7 Interrupt                      |          |
|                       |     |           |         | (Rising and falling edge triggered)  |          |
|                       |     |           |         | Note: Cleared when a '1' is written. |          |
|                       | 5   | GP6_EINT  | 0       | GPIO6 Interrupt                      |          |


| REGISTER | BIT | LABEL    | DEFAULT | DESCRIPTION                          | REFER TO |
|----------|-----|----------|---------|--------------------------------------|----------|
| ADDRESS  |     |          |         |                                      |          |
|          |     |          |         | (Rising and falling edge triggered)  |          |
|          |     |          |         | Note: Cleared when a '1' is written. |          |
|          | 4   | GP5_EINT | 0       | GPIO5 Interrupt                      |          |
|          |     |          |         | (Rising and falling edge triggered)  |          |
|          |     |          |         | Note: Cleared when a '1' is written. |          |
|          | 3   | GP4_EINT | 0       | GPIO4 Interrupt                      |          |
|          |     |          |         | (Rising and falling edge triggered)  |          |
|          |     |          |         | Note: Cleared when a '1' is written. |          |
|          | 2   | GP3_EINT | 0       | GPIO3 Interrupt                      |          |
|          |     |          |         | (Rising and falling edge triggered)  |          |
|          |     |          |         | Note: Cleared when a '1' is written. |          |
|          | 1   | GP2_EINT | 0       | GPIO2 Interrupt                      |          |
|          |     |          |         | (Rising and falling edge triggered)  |          |
|          |     |          |         | Note: Cleared when a '1' is written. |          |
|          | 0   | GP1_EINT | 0       | GPIO1 Interrupt                      |          |
|          |     |          |         | (Rising and falling edge triggered)  |          |
|          |     |          |         | Note: Cleared when a '1' is written. |          |

**Register 0730h** Interrupt Status 1

| REGISTER              | BIT | LABEL                     | DEFAULT | DESCRIPTION                                      | REFER TO |
|-----------------------|-----|---------------------------|---------|--------------------------------------------------|----------|
| ADDRESS               |     |                           |         |                                                  |          |
| R1841                 | 15  | TEMP_WARN_<br>EINT        | 0       | Temperature Warning Interrupt                    |          |
| (0731h)               |     |                           |         | (Rising and falling edge triggered)              |          |
| Interrupt<br>Status 2 |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 14  | DCS_DONE_EI               | 0       | DC Servo Interrupt                               |          |
|                       |     | NT                        |         | (Rising edge triggered)                          |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 13  | WSEQ_DONE_                | 0       | Write Sequencer Interrupt                        |          |
|                       |     | EINT                      |         | (Rising edge triggered)                          |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 12  | FIFOS_ERR_EI<br>NT        | 0       | Digital Core FIFO Error Interrupt                |          |
|                       |     |                           |         | (Rising edge triggered)                          |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 11  | AIF2DRC_SIG_<br>DET_EINT  | 0       | AIF2 DRC Activity Detect Interrupt               |          |
|                       |     |                           |         | (Rising edge triggered)                          |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 10  | AIF1DRC2_SIG<br>_DET_EINT | 0       | AIF1 DRC2 (Timeslot 1) Activity Detect Interrupt |          |
|                       |     |                           |         | (Rising edge triggered)                          |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 9   | AIF1DRC1_SIG<br>_DET_EINT | 0       | AIF1 DRC1 (Timeslot 0) Activity Detect Interrupt |          |
|                       |     |                           |         | (Rising edge triggered)                          |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 8   | SRC2_LOCK_EI<br>NT        | 0       | SRC2 Lock Interrupt                              |          |
|                       |     |                           |         | (Rising and falling edge triggered)              |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 7   | SRC1_LOCK_EI<br>NT        | 0       | SRC1 Lock Interrupt                              |          |
|                       |     |                           |         | (Rising and falling edge triggered)              |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |
|                       | 6   | FLL2_LOCK_EI              | 0       | FLL2 Lock Interrupt                              |          |
|                       |     | NT                        |         | (Rising and falling edge triggered)              |          |
|                       |     |                           |         | Note: Cleared when a '1' is written.             |          |


| REGISTER | BIT | LABEL              | DEFAULT | DESCRIPTION                          | REFER TO |
|----------|-----|--------------------|---------|--------------------------------------|----------|
| ADDRESS  |     |                    |         |                                      |          |
|          | 5   | FLL1_LOCK_EI       | 0       | FLL1 Lock Interrupt                  |          |
|          |     | NT                 |         | (Rising and falling edge triggered)  |          |
|          |     |                    |         | Note: Cleared when a '1' is written. |          |
|          | 4   | MIC2_SHRT_EI       | 0       | MICBIAS2 Short Circuit Interrupt     |          |
|          |     | NT                 |         | (Rising and falling edge triggered)  |          |
|          |     |                    |         | Note: Cleared when a '1' is written. |          |
|          | 3   | MIC2_DET_EIN<br>T  | 0       | MICBIAS2 Current Detect Interrupt    |          |
|          |     |                    |         | (Rising and falling edge triggered)  |          |
|          |     |                    |         | Note: Cleared when a '1' is written. |          |
|          | 2   | MIC1_SHRT_EI<br>NT | 0       | MICBIAS1 Short Circuit Interrupt     |          |
|          |     |                    |         | (Rising and falling edge triggered)  |          |
|          |     |                    |         | Note: Cleared when a '1' is written. |          |
|          | 1   | MIC1_DET_EIN<br>T  | 0       | MICBIAS1 Current Detect Interrupt    |          |
|          |     |                    |         | (Rising and falling edge triggered)  |          |
|          |     |                    |         | Note: Cleared when a '1' is written. |          |
|          | 0   | TEMP_SHUT_E<br>INT | 0       | Temperature Shutdown Interrupt       |          |
|          |     |                    |         | (Rising and falling edge triggered)  |          |
|          |     |                    |         | Note: Cleared when a '1' is written. |          |

**Register 0731h** Interrupt Status 2

| REGISTER<br>ADDRESS | BIT | LABEL                    | DEFAULT | DESCRIPTION                                 | REFER TO |
|---------------------|-----|--------------------------|---------|---------------------------------------------|----------|
| R1842               | 15  | TEMP_WARN_<br>STS        | 0       | Temperature Warning status                  |          |
| (0732h)             |     |                          |         | 0 = Temperature is below warning level      |          |
| Interrupt Raw       |     |                          |         | 1 = Temperature is above warning level      |          |
| Status 2            | 14  | DCS_DONE_ST              | 0       | DC Servo status                             |          |
|                     |     | S                        |         | 0 = DC Servo not complete                   |          |
|                     |     |                          |         | 1 = DC Servo complete                       |          |
|                     | 13  | WSEQ_DONE_               | 0       | Write Sequencer status                      |          |
|                     |     | STS                      |         | 0 = Sequencer Busy (sequence in progress)   |          |
|                     |     |                          |         | 1 = Sequencer Idle                          |          |
|                     | 12  | FIFOS_ERR_ST             | 0       | Digital Core FIFO Error status              |          |
|                     |     | S                        |         | 0 = Normal operation                        |          |
|                     |     |                          |         | 1 = FIFO Error                              |          |
|                     | 11  | AIF2DRC_SIG_<br>DET_STS  | 0       | AIF2 DRC Signal Detect status               |          |
|                     |     |                          |         | 0 = Signal threshold not exceeded           |          |
|                     |     |                          |         | 1 = Signal threshold exceeded               |          |
|                     | 10  | AIF1DRC2_SIG<br>_DET_STS | 0       | AIF1 DRC2 (Timeslot 1) Signal Detect status |          |
|                     |     |                          |         | 0 = Signal threshold not exceeded           |          |
|                     |     |                          |         | 1 = Signal threshold exceeded               |          |
|                     | 9   | AIF1DRC1_SIG<br>_DET_STS | 0       | AIF1 DRC1 (Timeslot 0) Signal Detect status |          |
|                     |     |                          |         | 0 = Signal threshold not exceeded           |          |
|                     |     |                          |         | 1 = Signal threshold exceeded               |          |
|                     | 8   | SRC2_LOCK_S              | 0       | SRC2 Lock status                            |          |
|                     |     | TS                       |         | 0 = Not locked                              |          |
|                     |     |                          |         | 1 = Locked                                  |          |
|                     | 7   | SRC1_LOCK_S              | 0       | SRC1 Lock status                            |          |
|                     |     | TS                       |         | 0 = Not locked                              |          |
|                     |     |                          |         | 1 = Locked                                  |          |
|                     | 6   | FLL2_LOCK_ST             | 0       | FLL2 Lock status                            |          |
|                     |     | S                        |         | 0 = Not locked                              |          |
|                     |     |                          |         |                                             |          |


| REGISTER | BIT | LABEL        | DEFAULT | DESCRIPTION                             | REFER TO |
|----------|-----|--------------|---------|-----------------------------------------|----------|
| ADDRESS  |     |              |         |                                         |          |
|          |     |              |         | 1 = Locked                              |          |
|          | 5   | FLL1_LOCK_ST | 0       | FLL1 Lock status                        |          |
|          |     | S            |         | 0 = Not locked                          |          |
|          |     |              |         | 1 = Locked                              |          |
|          | 4   | MIC2_SHRT_ST | 0       | MICBIAS2 Short Circuit status           |          |
|          |     | S            |         | 0 = Normal                              |          |
|          |     |              |         | 1 = Short Circuit threshold exceeded    |          |
|          | 3   | MIC2_DET_STS | 0       | MICBIAS2 Current Detect status          |          |
|          |     |              |         | 0 = Normal                              |          |
|          |     |              |         | 1 = Current detect threshold exceeded   |          |
|          | 2   | MIC1_SHRT_ST | 0       | MICBIAS1 Short Circuit status           |          |
|          |     | S            |         | 0 = Normal                              |          |
|          |     |              |         | 1 = Short Circuit threshold exceeded    |          |
|          | 1   | MIC1_DET_STS | 0       | MICBIAS1 Current Detect status          |          |
|          |     |              |         | 0 = Normal                              |          |
|          |     |              |         | 1 = Current detect threshold exceeded   |          |
|          | 0   | TEMP_SHUT_S  | 0       | Temperature Shutdown status             |          |
|          |     | TS           |         | 0 = Temperature is below shutdown level |          |
|          |     |              |         | 1 = Temperature is above shutdown level |          |

**Register 0732h** Interrupt Raw Status 2

| REGISTER         | BIT | LABEL        | DEFAULT | DESCRIPTION                | REFER TO |
|------------------|-----|--------------|---------|----------------------------|----------|
| ADDRESS          |     |              |         |                            |          |
| R1848            | 10  | IM_GP11_EINT | 1       | GPIO11 Interrupt mask.     |          |
| (0738h)          |     |              |         | 0 = Do not mask interrupt. |          |
| Interrupt        |     |              |         | 1 = Mask interrupt.        |          |
| Status 1<br>Mask | 9   | IM_GP10_EINT | 1       | GPIO10 Interrupt mask.     |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 8   | IM_GP9_EINT  | 1       | GPIO9 Interrupt mask.      |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 7   | IM_GP8_EINT  | 1       | GPIO8 Interrupt mask.      |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 6   | IM_GP7_EINT  | 1       | GPIO7 Interrupt mask.      |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 5   | IM_GP6_EINT  | 1       | GPIO6 Interrupt mask.      |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 4   | IM_GP5_EINT  | 1       | GPIO5 Interrupt mask.      |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 3   | IM_GP4_EINT  | 1       | GPIO4 Interrupt mask.      |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 2   | IM_GP3_EINT  | 1       | GPIO3 Interrupt mask.      |          |
|                  |     |              |         | 0 = Do not mask interrupt. |          |
|                  |     |              |         | 1 = Mask interrupt.        |          |
|                  | 1   | IM_GP2_EINT  | 1       | GPIO2 Interrupt mask.      |          |


| REGISTER | BIT | LABEL       | DEFAULT | DESCRIPTION                | REFER TO |
|----------|-----|-------------|---------|----------------------------|----------|
| ADDRESS  |     |             |         |                            |          |
|          |     |             |         | 0 = Do not mask interrupt. |          |
|          |     |             |         | 1 = Mask interrupt.        |          |
|          | 0   | IM_GP1_EINT | 1       | GPIO1 Interrupt mask.      |          |
|          |     |             |         | 0 = Do not mask interrupt. |          |
|          |     |             |         | 1 = Mask interrupt.        |          |

**Register 0738h** Interrupt Status 1 Mask

| REGISTER                                  | BIT | LABEL                        | DEFAULT | DESCRIPTION                                            | REFER TO |
|-------------------------------------------|-----|------------------------------|---------|--------------------------------------------------------|----------|
| ADDRESS                                   |     |                              |         |                                                        |          |
| R1849<br>(0739h)<br>Interrupt<br>Status 2 | 15  | IM_TEMP_WAR<br>N_EINT        | 1       | Temperature Warning Interrupt mask.                    |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
| Mask                                      | 14  | IM_DCS_DONE                  | 1       | DC Servo Interrupt mask.                               |          |
|                                           |     | _EINT                        |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 13  | IM_WSEQ_DON<br>E_EINT        | 1       | Write Sequencer Interrupt mask.                        |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 12  | IM_FIFOS_ERR                 | 1       | Digital Core FIFO Error Interrupt mask.                |          |
|                                           |     | _EINT                        |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 11  | IM_AIF2DRC_SI<br>G_DET_EINT  | 1       | AIF2 DRC Activity Detect Interrupt mask.               |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 10  | IM_AIF1DRC2_<br>SIG_DET_EINT | 1       | AIF1 DRC2 (Timeslot 1) Activity Detect Interrupt mask. |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 9   | IM_AIF1DRC1_<br>SIG_DET_EINT | 1       | AIF1 DRC1 (Timeslot 0) Activity Detect Interrupt mask. |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 8   | IM_SRC2_LOC<br>K_EINT        | 1       | SRC2 Lock Interrupt mask.                              |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 7   | IM_SRC1_LOC<br>K_EINT        | 1       | SRC1 Lock Interrupt mask.                              |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 6   | IM_FLL2_LOCK<br>_EINT        | 1       | FLL2 Lock Interrupt mask.                              |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 5   | IM_FLL1_LOCK                 | 1       | FLL1 Lock Interrupt mask.                              |          |
|                                           |     | _EINT                        |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 4   | IM_MIC2_SHRT<br>_EINT        | 1       | MICBIAS2 Short Circuit Interrupt mask.                 |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 3   | IM_MIC2_DET_<br>EINT         | 1       | MICBIAS2 Current Interrupt mask.                       |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |
|                                           | 2   |                              | 1       |                                                        |          |
|                                           |     | IM_MIC1_SHRT<br>_EINT        |         | MICBIAS1 Short Circuit Interrupt mask.                 |          |
|                                           |     |                              |         | 0 = Do not mask interrupt.                             |          |
|                                           |     |                              |         | 1 = Mask interrupt.                                    |          |



| REGISTER<br>ADDRESS | BIT | LABEL                 | DEFAULT | DESCRIPTION                                                                               | REFER TO |
|---------------------|-----|-----------------------|---------|-------------------------------------------------------------------------------------------|----------|
|                     | 1   | IM_MIC1_DET_<br>EINT  | 1       | MICBIAS1 Current Interrupt mask.<br>0 = Do not mask interrupt.<br>1 = Mask interrupt.     |          |
|                     | 0   | IM_TEMP_SHU<br>T_EINT | 1       | Temperature Shutdown Interrupt mask.<br>0 = Do not mask interrupt.<br>1 = Mask interrupt. |          |

**Register 0739h** Interrupt Status 2 Mask

| REGISTER                                 | BIT | LABEL  | DEFAULT | DESCRIPTION                                                                     | REFER TO |
|------------------------------------------|-----|--------|---------|---------------------------------------------------------------------------------|----------|
| ADDRESS                                  |     |        |         |                                                                                 |          |
| R1856<br>(0740h)<br>Interrupt<br>Control | 0   | IM_IRQ | 0       | IRQ Output Interrupt mask.<br>0 = Do not mask interrupt.<br>1 = Mask interrupt. |          |

**Register 0740h** Interrupt Control

| REGISTER<br>ADDRESS | BIT | LABEL       | DEFAULT | DESCRIPTION                       | REFER TO |
|---------------------|-----|-------------|---------|-----------------------------------|----------|
| R1864               | 5   | TEMP_WARN_  | 1       | Temperature Warning de-bounce     |          |
| (0748h) IRQ         |     | DB          |         | 0 = Disabled                      |          |
| Debounce            |     |             |         | 1 = Enabled                       |          |
|                     | 4   | MIC2_SHRT_D | 1       | MICBIAS2 Short Circuit de-bounce  |          |
|                     |     | B           |         | 0 = Disabled                      |          |
|                     |     |             |         | 1 = Enabled                       |          |
|                     | 3   | MIC2_DET_DB | 1       | MICBIAS2 Current Detect de-bounce |          |
|                     |     |             |         | 0 = Disabled                      |          |
|                     |     |             |         | 1 = Enabled                       |          |
|                     | 2   | MIC1_SHRT_D | 1       | MICBIAS1 Short Circuit de-bounce  |          |
|                     |     | B           |         | 0 = Disabled                      |          |
|                     |     |             |         | 1 = Enabled                       |          |
|                     | 1   | MIC1_DET_DB | 1       | MICBIAS1 Current Detect de-bounce |          |
|                     |     |             |         | 0 = Disabled                      |          |
|                     |     |             |         | 1 = Enabled                       |          |
|                     | 0   | TEMP_SHUT_D | 1       | Thermal shutdown de-bounce        |          |
|                     |     | B           |         | 0 = Disabled                      |          |
|                     |     |             |         | 1 = Enabled                       |          |

**Register 0748h** IRQ Debounce