xmverilog(64): 17.10-s001: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	xmverilog	17.10-s001: Started on Apr 28, 2025 at 19:21:54 EDT
xmverilog
	../testbench/baseband_dsp_tb.v
	+gui
	+access+r
	-timescale
	1ns/1ps
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
        .mem_read_out(mem_read_out),
                                 |
xmelab: *W,CUVMPW (../testbench/baseband_dsp_tb.v,35|33): port sizes differ in port connection (1/8).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.dsp_slice:v <0x34852afe>
			streams:   2, words:   793
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               162      17
		Registers:             690     110
		Scalar wires:           21       -
		Expanded wires:          8       1
		Vectored wires:        461       -
		Always blocks:         177      32
		Initial blocks:          2       2
		Cont. assignments:     154      87
		Pseudo assignments:      7       7
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.baseband_dsp_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /apps/vlsi_2018/cadence/XCELIUM1710/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm baseband_dsp_tb.DUT.I_out baseband_dsp_tb.DUT.Q_out baseband_dsp_tb.DUT.cdc_fifo_out baseband_dsp_tb.DUT.coeff_in baseband_dsp_tb.DUT.data_clk baseband_dsp_tb.DUT.data_in baseband_dsp_tb.DUT.dsp_clk baseband_dsp_tb.DUT.enable baseband_dsp_tb.DUT.i_data baseband_dsp_tb.DUT.i_q_data_fifo_empty baseband_dsp_tb.DUT.i_q_data_fifo_full baseband_dsp_tb.DUT.mapping baseband_dsp_tb.DUT.mem_addr baseband_dsp_tb.DUT.mem_read_out baseband_dsp_tb.DUT.msg_in baseband_dsp_tb.DUT.new_symbol baseband_dsp_tb.DUT.q_data baseband_dsp_tb.DUT.rst_n_data baseband_dsp_tb.DUT.rst_n_dsp baseband_dsp_tb.DUT.rw baseband_dsp_tb.DUT.sample_rate baseband_dsp_tb.DUT.dsp.write baseband_dsp_tb.DUT.dsp.upsampler_out_q baseband_dsp_tb.DUT.dsp.upsampler_out_i baseband_dsp_tb.DUT.dsp.shift_reg baseband_dsp_tb.DUT.dsp.sample_read_out_q baseband_dsp_tb.DUT.dsp.sample_read_out_i baseband_dsp_tb.DUT.dsp.sample_rate baseband_dsp_tb.DUT.dsp.sample_q_addr baseband_dsp_tb.DUT.dsp.sample_i_addr baseband_dsp_tb.DUT.dsp.rw baseband_dsp_tb.DUT.dsp.rst_n_sync_wire baseband_dsp_tb.DUT.dsp.rst_n baseband_dsp_tb.DUT.dsp.read baseband_dsp_tb.DUT.dsp.new_symbol baseband_dsp_tb.DUT.dsp.msg_in baseband_dsp_tb.DUT.dsp.mem_read_out_next baseband_dsp_tb.DUT.dsp.mem_read_out baseband_dsp_tb.DUT.dsp.mem_addr baseband_dsp_tb.DUT.dsp.filter_out_q baseband_dsp_tb.DUT.dsp.filter_out_i baseband_dsp_tb.DUT.dsp.data_out_valid baseband_dsp_tb.DUT.dsp.data_in_q baseband_dsp_tb.DUT.dsp.data_in_i baseband_dsp_tb.DUT.dsp.coeff_read_out_q baseband_dsp_tb.DUT.dsp.coeff_read_out_i baseband_dsp_tb.DUT.dsp.coeff_q_addr baseband_dsp_tb.DUT.dsp.coeff_in baseband_dsp_tb.DUT.dsp.coeff_i_addr baseband_dsp_tb.DUT.dsp.clk baseband_dsp_tb.DUT.dsp.Q_out baseband_dsp_tb.DUT.dsp.I_out baseband_dsp_tb.DUT.dsp.i_fir_filter.accum_internal baseband_dsp_tb.DUT.dsp.i_fir_filter.sample_internal
Created probe 1
xcelium> run
Simulation complete via $finish(1) at time 14349426 PS + 0
../testbench/baseband_dsp_tb.v:148         $finish;
xcelium> ^C
xcelium> exit
TOOL:	xmverilog	17.10-s001: Exiting on Apr 28, 2025 at 19:42:40 EDT  (total: 00:20:46)
