Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fac5d300000,4000
launching memcpy command : MemcpyHtoD,0x00007fac5d302000,76000
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9796
gpu_sim_insn = 226960
gpu_ipc =      23.1686
gpu_tot_sim_cycle = 9796
gpu_tot_sim_insn = 226960
gpu_tot_ipc =      23.1686
gpu_tot_issued_cta = 5
gpu_occupancy = 16.2680% 
gpu_tot_occupancy = 16.2680% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0962
partiton_level_parallism_total  =       0.0962
partiton_level_parallism_util =       2.7625
partiton_level_parallism_util_total  =       2.7625
L2_BW  =       3.6926 GB/Sec
L2_BW_total  =       3.6926 GB/Sec
gpu_total_sim_rate=226960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 942
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 175
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 92
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 92
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 256160
gpgpu_n_tot_w_icount = 8005
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1693	W0_Idle:23918	W0_Scoreboard:71922	W1:0	W2:0	W3:0	W4:0	W5:8	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20	W17:16	W18:16	W19:16	W20:16	W21:4	W22:0	W23:0	W24:0	W25:0	W26:0	W27:220	W28:112	W29:112	W30:112	W31:112	W32:6443
single_issue_nums: WS0:2005	WS1:2000	WS2:2000	WS3:2000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 13 
averagemflatency = 639 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:739 	76 	10 	30 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	940 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	922 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	693 	232 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 28.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 29.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 25.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 906/32 = 28.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 750
min_bank_accesses = 0!
chip skew: 48/40 = 1.20
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        660       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        640       729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        638       638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        681       660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        638       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        639       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        637       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        681       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        639       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        707       665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        639       656    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        639       640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        696       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        637       637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        708       664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        652       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1605 dram_eff=0.03614
bk0: 24a 56846i bk1: 24a 56837i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.228361
Bank_Level_Parallism_Col = 1.226937
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077491
GrpLevelPara = 1.226937 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 485 
Wasted_Row = 0 
Idle = 56603 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0100969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1594 dram_eff=0.03639
bk0: 24a 56855i bk1: 24a 56827i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.239332
Bank_Level_Parallism_Col = 1.237918
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.111524
GrpLevelPara = 1.237918 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 481 
Wasted_Row = 0 
Idle = 56607 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0109719
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1644 dram_eff=0.03528
bk0: 24a 56832i bk1: 24a 56881i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.220307
Bank_Level_Parallism_Col = 1.218810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.088292
GrpLevelPara = 1.218810 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 56624 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00796206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1364 dram_eff=0.04252
bk0: 24a 56853i bk1: 24a 56879i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.361233
Bank_Level_Parallism_Col = 1.359823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123620
GrpLevelPara = 1.359823 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 396 
Wasted_Row = 0 
Idle = 56692 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 343 
rwq = 0 
CCDLc_limit_alone = 343 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0102369
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1733 dram_eff=0.03347
bk0: 24a 56832i bk1: 24a 56877i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.223282
Bank_Level_Parallism_Col = 1.221797
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095602
GrpLevelPara = 1.221797 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 466 
Wasted_Row = 0 
Idle = 56622 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0107444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1610 dram_eff=0.03602
bk0: 24a 56841i bk1: 24a 56787i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.199336
Bank_Level_Parallism_Col = 1.198003
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.131448
GrpLevelPara = 1.198003 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 544 
Wasted_Row = 0 
Idle = 56544 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0133518
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1617 dram_eff=0.03587
bk0: 24a 56836i bk1: 24a 56828i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.207747
Bank_Level_Parallism_Col = 1.206349
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.086420
GrpLevelPara = 1.206349 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 56578 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 424 
rwq = 0 
CCDLc_limit_alone = 424 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00706961
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1519 dram_eff=0.03818
bk0: 24a 56846i bk1: 24a 56821i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.288679
Bank_Level_Parallism_Col = 1.287335
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.102079
GrpLevelPara = 1.287335 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 472 
Wasted_Row = 0 
Idle = 56616 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0131593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1600 dram_eff=0.03625
bk0: 24a 56811i bk1: 24a 56808i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249573
Bank_Level_Parallism_Col = 1.238014
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.125000
GrpLevelPara = 1.238014 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 527 
Wasted_Row = 0 
Idle = 56561 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0123893
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57094 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=45 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.000875
n_activity=1312 dram_eff=0.03811
bk0: 24a 56772i bk1: 21a 56894i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.242647
Bank_Level_Parallism_Col = 1.198895
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.051565
GrpLevelPara = 1.198895 

BW Util details:
bwutil = 0.000875 
total_CMD = 57146 
util_bw = 50 
Wasted_Col = 494 
Wasted_Row = 0 
Idle = 56602 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57094 
Read = 45 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00682462
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1480 dram_eff=0.03919
bk0: 24a 56843i bk1: 24a 56852i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.299603
Bank_Level_Parallism_Col = 1.286282
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.055666
GrpLevelPara = 1.286282 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 446 
Wasted_Row = 0 
Idle = 56642 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0117419
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1645 dram_eff=0.03526
bk0: 24a 56856i bk1: 24a 56787i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.264758
Bank_Level_Parallism_Col = 1.263441
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121864
GrpLevelPara = 1.263441 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 501 
Wasted_Row = 0 
Idle = 56587 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126168
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57086 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001015
n_activity=1619 dram_eff=0.03582
bk0: 24a 56843i bk1: 24a 56829i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.264925
Bank_Level_Parallism_Col = 1.263551
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.087850
GrpLevelPara = 1.263551 

BW Util details:
bwutil = 0.001015 
total_CMD = 57146 
util_bw = 58 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 56610 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 411 
rwq = 0 
CCDLc_limit_alone = 411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57086 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00997445
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57085 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=48 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.001032
n_activity=1697 dram_eff=0.03477
bk0: 24a 56811i bk1: 24a 56821i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.237522
Bank_Level_Parallism_Col = 1.236207
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.136207
GrpLevelPara = 1.236207 

BW Util details:
bwutil = 0.001032 
total_CMD = 57146 
util_bw = 59 
Wasted_Col = 522 
Wasted_Row = 0 
Idle = 56565 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57085 
Read = 48 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001032 
Either_Row_CoL_Bus_Util = 0.001067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00892451
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57094 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=40 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000875
n_activity=1437 dram_eff=0.03479
bk0: 20a 56877i bk1: 20a 56917i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.271462
Bank_Level_Parallism_Col = 1.269767
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.125581
GrpLevelPara = 1.269767 

BW Util details:
bwutil = 0.000875 
total_CMD = 57146 
util_bw = 50 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 56715 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57094 
Read = 40 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0114969
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57146 n_nop=57093 n_act=2 n_pre=0 n_ref_event=0 n_req=51 n_rd=41 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008925
n_activity=1465 dram_eff=0.03481
bk0: 21a 56910i bk1: 20a 56864i bk2: 0a 57146i bk3: 0a 57146i bk4: 0a 57146i bk5: 0a 57146i bk6: 0a 57146i bk7: 0a 57146i bk8: 0a 57146i bk9: 0a 57146i bk10: 0a 57146i bk11: 0a 57146i bk12: 0a 57146i bk13: 0a 57146i bk14: 0a 57146i bk15: 0a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.308046
Bank_Level_Parallism_Col = 1.306452
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.135945
GrpLevelPara = 1.306452 

BW Util details:
bwutil = 0.000892 
total_CMD = 57146 
util_bw = 51 
Wasted_Col = 384 
Wasted_Row = 0 
Idle = 56711 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 308 
rwq = 0 
CCDLc_limit_alone = 308 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57146 
n_nop = 57093 
Read = 41 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 51 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00817205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 23, Miss = 22, Miss_rate = 0.957, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 30, Miss_rate = 0.909, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 26, Miss = 25, Miss_rate = 0.962, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 26, Miss_rate = 0.897, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 942
L2_total_cache_misses = 906
L2_total_cache_miss_rate = 0.9618
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 9796
Req_Network_injected_packets_per_cycle =       0.0962 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0235
Req_Bank_Level_Parallism =       2.7625
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0030

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 9796
Reply_Network_injected_packets_per_cycle =        0.0962
Reply_Network_conflicts_per_cycle =        0.0810
Reply_Network_conflicts_per_cycle_util =       2.2401
Reply_Bank_Level_Parallism =       2.6610
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 226960 (inst/sec)
gpgpu_simulation_rate = 9796 (cycle/sec)
gpgpu_silicon_slowdown = 122498x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9382
gpu_sim_insn = 226960
gpu_ipc =      24.1910
gpu_tot_sim_cycle = 19178
gpu_tot_sim_insn = 453920
gpu_tot_ipc =      23.6688
gpu_tot_issued_cta = 10
gpu_occupancy = 16.4603% 
gpu_tot_occupancy = 16.3602% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1004
partiton_level_parallism_total  =       0.0982
partiton_level_parallism_util =       3.0684
partiton_level_parallism_util_total  =       2.9074
L2_BW  =       3.8556 GB/Sec
L2_BW_total  =       3.7723 GB/Sec
gpu_total_sim_rate=151306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 38
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 39
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1884
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 332
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 165
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 167
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 512320
gpgpu_n_tot_w_icount = 16010
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3368	W0_Idle:40156	W0_Scoreboard:143394	W1:0	W2:0	W3:0	W4:0	W5:16	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:40	W17:32	W18:32	W19:32	W20:32	W21:8	W22:0	W23:0	W24:0	W25:0	W26:0	W27:440	W28:224	W29:224	W30:224	W31:224	W32:12886
single_issue_nums: WS0:4010	WS1:4000	WS2:4000	WS3:4000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 13 
averagemflatency = 637 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:1412 	144 	16 	33 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135 	25 	1724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1843 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1467 	398 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1656/32 = 51.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1500
min_bank_accesses = 0!
chip skew: 96/88 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        677       698    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        686       756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        681       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        702       676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        660       686    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        686       736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        673       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        684       696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        663       686    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        741       658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        673       681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        705       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        671       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        717       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        672       673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        697       673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111782 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008759
n_activity=2706 dram_eff=0.03622
bk0: 44a 111454i bk1: 44a 111468i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.156212
Bank_Level_Parallism_Col = 1.155172
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.051724
GrpLevelPara = 1.155172 

BW Util details:
bwutil = 0.000876 
total_CMD = 111882 
util_bw = 98 
Wasted_Col = 715 
Wasted_Row = 0 
Idle = 111069 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 631 
rwq = 0 
CCDLc_limit_alone = 631 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111782 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00561306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111782 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008759
n_activity=2719 dram_eff=0.03604
bk0: 44a 111476i bk1: 44a 111410i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157770
Bank_Level_Parallism_Col = 1.156770
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.071259
GrpLevelPara = 1.156770 

BW Util details:
bwutil = 0.000876 
total_CMD = 111882 
util_bw = 98 
Wasted_Col = 745 
Wasted_Row = 0 
Idle = 111039 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 663 
rwq = 0 
CCDLc_limit_alone = 663 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111782 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00622084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111780 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=90 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008938
n_activity=2912 dram_eff=0.03434
bk0: 46a 111411i bk1: 44a 111491i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.150718
Bank_Level_Parallism_Col = 1.149701
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.055090
GrpLevelPara = 1.149701 

BW Util details:
bwutil = 0.000894 
total_CMD = 111882 
util_bw = 100 
Wasted_Col = 736 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111780 
Read = 90 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000894 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00491589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111782 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008759
n_activity=2461 dram_eff=0.03982
bk0: 44a 111445i bk1: 44a 111491i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.242953
Bank_Level_Parallism_Col = 1.241935
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075269
GrpLevelPara = 1.241935 

BW Util details:
bwutil = 0.000876 
total_CMD = 111882 
util_bw = 98 
Wasted_Col = 647 
Wasted_Row = 0 
Idle = 111137 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 603 
rwq = 0 
CCDLc_limit_alone = 603 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111782 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00590801
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=3020 dram_eff=0.0351
bk0: 48a 111349i bk1: 48a 111458i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161749
Bank_Level_Parallism_Col = 1.160831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.054705
GrpLevelPara = 1.160831 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 110967 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 745 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00673031
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2888 dram_eff=0.0367
bk0: 48a 111396i bk1: 48a 111352i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.156701
Bank_Level_Parallism_Col = 1.155831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.081527
GrpLevelPara = 1.155831 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 864 
Wasted_Row = 0 
Idle = 110912 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 801 
rwq = 0 
CCDLc_limit_alone = 801 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00790118
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2897 dram_eff=0.03659
bk0: 48a 111418i bk1: 48a 111392i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158470
Bank_Level_Parallism_Col = 1.157549
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.053611
GrpLevelPara = 1.157549 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 809 
Wasted_Row = 0 
Idle = 110967 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 741 
rwq = 0 
CCDLc_limit_alone = 741 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00431705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2792 dram_eff=0.03797
bk0: 48a 111419i bk1: 48a 111384i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.222222
Bank_Level_Parallism_Col = 1.221330
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061927
GrpLevelPara = 1.221330 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 767 
Wasted_Row = 0 
Idle = 111009 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0076241
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2918 dram_eff=0.03633
bk0: 48a 111383i bk1: 48a 111382i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.161935
Bank_Level_Parallism_Col = 1.154737
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.076842
GrpLevelPara = 1.154737 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 845 
Wasted_Row = 0 
Idle = 110931 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00715039
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111785 n_act=2 n_pre=0 n_ref_event=0 n_req=95 n_rd=90 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008491
n_activity=2569 dram_eff=0.03698
bk0: 48a 111375i bk1: 42a 111486i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.171361
Bank_Level_Parallism_Col = 1.143361
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.032902
GrpLevelPara = 1.143361 

BW Util details:
bwutil = 0.000849 
total_CMD = 111882 
util_bw = 95 
Wasted_Col = 757 
Wasted_Row = 0 
Idle = 111030 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 668 
rwq = 0 
CCDLc_limit_alone = 668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111785 
Read = 90 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 95 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000849 
Either_Row_CoL_Bus_Util = 0.000867 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00401316
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2790 dram_eff=0.03799
bk0: 48a 111455i bk1: 48a 111413i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198565
Bank_Level_Parallism_Col = 1.190419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033533
GrpLevelPara = 1.190419 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 730 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 671 
rwq = 0 
CCDLc_limit_alone = 671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0066588
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2992 dram_eff=0.03543
bk0: 48a 111415i bk1: 48a 111344i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157292
Bank_Level_Parallism_Col = 1.156413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.070907
GrpLevelPara = 1.156413 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 854 
Wasted_Row = 0 
Idle = 110922 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00754366
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=3017 dram_eff=0.03513
bk0: 48a 111426i bk1: 48a 111404i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196778
Bank_Level_Parallism_Col = 1.195853
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.054147
GrpLevelPara = 1.195853 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 763 
Wasted_Row = 0 
Idle = 111013 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00592589
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111773 n_act=2 n_pre=0 n_ref_event=0 n_req=107 n_rd=96 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0009564
n_activity=2986 dram_eff=0.03583
bk0: 48a 111405i bk1: 48a 111415i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.163898
Bank_Level_Parallism_Col = 1.162971
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.087583
GrpLevelPara = 1.162971 

BW Util details:
bwutil = 0.000956 
total_CMD = 111882 
util_bw = 107 
Wasted_Col = 796 
Wasted_Row = 0 
Idle = 110979 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 733 
rwq = 0 
CCDLc_limit_alone = 733 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111773 
Read = 96 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 107 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000956 
Either_Row_CoL_Bus_Util = 0.000974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00523766
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2547 dram_eff=0.04162
bk0: 48a 111360i bk1: 48a 111436i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212190
Bank_Level_Parallism_Col = 1.211299
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.061017
GrpLevelPara = 1.211299 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 780 
Wasted_Row = 0 
Idle = 110996 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 751 
rwq = 0 
CCDLc_limit_alone = 751 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00801738
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=111882 n_nop=111774 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0009474
n_activity=2804 dram_eff=0.0378
bk0: 48a 111441i bk1: 48a 111363i bk2: 0a 111882i bk3: 0a 111882i bk4: 0a 111882i bk5: 0a 111882i bk6: 0a 111882i bk7: 0a 111882i bk8: 0a 111882i bk9: 0a 111882i bk10: 0a 111882i bk11: 0a 111882i bk12: 0a 111882i bk13: 0a 111882i bk14: 0a 111882i bk15: 0a 111882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.238095
Bank_Level_Parallism_Col = 1.237209
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068605
GrpLevelPara = 1.237209 

BW Util details:
bwutil = 0.000947 
total_CMD = 111882 
util_bw = 106 
Wasted_Col = 755 
Wasted_Row = 0 
Idle = 111021 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111882 
n_nop = 111774 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000947 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00764198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 61, Miss = 49, Miss_rate = 0.803, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 49, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 58, Miss = 51, Miss_rate = 0.879, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 55, Miss = 49, Miss_rate = 0.891, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 57, Miss = 49, Miss_rate = 0.860, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 53, Miss_rate = 0.828, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 63, Miss = 52, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 45, Miss = 43, Miss_rate = 0.956, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 62, Miss = 53, Miss_rate = 0.855, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 63, Miss = 53, Miss_rate = 0.841, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 66, Miss = 54, Miss_rate = 0.818, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1884
L2_total_cache_misses = 1656
L2_total_cache_miss_rate = 0.8790
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 19178
Req_Network_injected_packets_per_cycle =       0.0982 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0170
Req_Bank_Level_Parallism =       2.9074
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 19178
Reply_Network_injected_packets_per_cycle =        0.0982
Reply_Network_conflicts_per_cycle =        0.0707
Reply_Network_conflicts_per_cycle_util =       1.9985
Reply_Bank_Level_Parallism =       2.7788
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0027
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 151306 (inst/sec)
gpgpu_simulation_rate = 6392 (cycle/sec)
gpgpu_silicon_slowdown = 187734x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9000
gpu_sim_insn = 226960
gpu_ipc =      25.2178
gpu_tot_sim_cycle = 28178
gpu_tot_sim_insn = 680880
gpu_tot_ipc =      24.1635
gpu_tot_issued_cta = 15
gpu_occupancy = 16.4418% 
gpu_tot_occupancy = 16.3852% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1047
partiton_level_parallism_total  =       0.1003
partiton_level_parallism_util =       2.7953
partiton_level_parallism_util_total  =       2.8690
L2_BW  =       4.0192 GB/Sec
L2_BW_total  =       3.8512 GB/Sec
gpu_total_sim_rate=136176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 38
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 39
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[11]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[12]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 42
	L1D_cache_core[13]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 38
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2826
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 485
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 250
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 768480
gpgpu_n_tot_w_icount = 24015
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4970	W0_Idle:55210	W0_Scoreboard:208335	W1:0	W2:0	W3:0	W4:0	W5:24	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:0	W24:0	W25:0	W26:0	W27:660	W28:336	W29:336	W30:336	W31:336	W32:19329
single_issue_nums: WS0:6015	WS1:6000	WS2:6000	WS3:6000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 20 
max_icnt2sh_latency = 14 
averagemflatency = 575 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1938 	191 	19 	51 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	404 	46 	2376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2764 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2249 	539 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200      8601      8590         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202      8589      8610         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183      8609      8612         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185      8603      8600         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201      8596      8610         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202      8605      8614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184      8593      8591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185      8600      8588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197      8586      8608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187      8597      8595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180      8445         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2281/53 = 43.037735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2125
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        697       712       653       651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        711       787       646       658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        718       703       822       662    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        714       695       654       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        687       707       646       659    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        708       770       659       663    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        706       714       809       652    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        704       715       656       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        699       707       646       662    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        770       671       663       657    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        696       720       644    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        721       688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        704       697    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        735       758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        714       714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        715       697    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667       658       654         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667       649       660         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655       661       667         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655       659       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666       651       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669       665       668         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655       663       658         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658       660       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672       649       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       646       667       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656       648         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=4001 dram_eff=0.03649
bk0: 64a 163836i bk1: 64a 163825i bk2: 4a 164249i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.242570
Bank_Level_Parallism_Col = 1.241352
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.033789
GrpLevelPara = 1.241352 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1099 
Wasted_Row = 0 
Idle = 163145 

BW Util Bottlenecks: 
RCDc_limit = 379 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0077377
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=4355 dram_eff=0.03352
bk0: 64a 163840i bk1: 64a 163813i bk2: 4a 164268i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126100
Bank_Level_Parallism_Col = 1.125643
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044085
GrpLevelPara = 1.125643 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1218 
Wasted_Row = 0 
Idle = 163026 

BW Util Bottlenecks: 
RCDc_limit = 389 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00652108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=4509 dram_eff=0.03238
bk0: 64a 163804i bk1: 64a 163843i bk2: 4a 164249i bk3: 4a 164237i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195289
Bank_Level_Parallism_Col = 1.184932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035008
GrpLevelPara = 1.184932 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1170 
Wasted_Row = 0 
Idle = 163074 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 999 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00722063
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=3957 dram_eff=0.0369
bk0: 64a 163818i bk1: 64a 163847i bk2: 4a 164238i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267537
Bank_Level_Parallism_Col = 1.257353
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045752
GrpLevelPara = 1.257353 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1080 
Wasted_Row = 0 
Idle = 163164 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 964 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00765862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=4075 dram_eff=0.03583
bk0: 64a 163749i bk1: 64a 163871i bk2: 4a 164263i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189720
Bank_Level_Parallism_Col = 1.188494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.037850
GrpLevelPara = 1.188494 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1177 
Wasted_Row = 0 
Idle = 163067 

BW Util Bottlenecks: 
RCDc_limit = 379 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1014 
rwq = 0 
CCDLc_limit_alone = 1014 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00726322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=3812 dram_eff=0.0383
bk0: 64a 163820i bk1: 64a 163738i bk2: 4a 164249i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212344
Bank_Level_Parallism_Col = 1.211185
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.058131
GrpLevelPara = 1.211185 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1215 
Wasted_Row = 0 
Idle = 163029 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1085 
rwq = 0 
CCDLc_limit_alone = 1085 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00874749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=3921 dram_eff=0.03724
bk0: 64a 163805i bk1: 64a 163812i bk2: 4a 164250i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.232558
Bank_Level_Parallism_Col = 1.217391
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038043
GrpLevelPara = 1.217391 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1144 
Wasted_Row = 0 
Idle = 163100 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0052193
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=3916 dram_eff=0.03728
bk0: 64a 163829i bk1: 64a 163810i bk2: 4a 164249i bk3: 4a 164263i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.238057
Bank_Level_Parallism_Col = 1.236842
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043062
GrpLevelPara = 1.236842 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1110 
Wasted_Row = 0 
Idle = 163134 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 986 
rwq = 0 
CCDLc_limit_alone = 986 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00754304
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164240 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008881
n_activity=4174 dram_eff=0.03498
bk0: 64a 163781i bk1: 64a 163770i bk2: 4a 164268i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.128877
Bank_Level_Parallism_Col = 1.124309
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.050414
GrpLevelPara = 1.124309 

BW Util details:
bwutil = 0.000888 
total_CMD = 164390 
util_bw = 146 
Wasted_Col = 1305 
Wasted_Row = 0 
Idle = 162939 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1069 
rwq = 0 
CCDLc_limit_alone = 1069 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164240 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00780461
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164251 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=130 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008212
n_activity=3877 dram_eff=0.03482
bk0: 64a 163772i bk1: 58a 163902i bk2: 4a 164232i bk3: 4a 164249i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.223193
Bank_Level_Parallism_Col = 1.190135
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.022275
GrpLevelPara = 1.190135 

BW Util details:
bwutil = 0.000821 
total_CMD = 164390 
util_bw = 135 
Wasted_Col = 1124 
Wasted_Row = 0 
Idle = 163131 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 949 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164251 
Read = 130 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000821 
Either_Row_CoL_Bus_Util = 0.000846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00627775
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164246 n_act=3 n_pre=0 n_ref_event=0 n_req=141 n_rd=131 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008577
n_activity=4048 dram_eff=0.03483
bk0: 64a 163860i bk1: 64a 163818i bk2: 3a 164277i bk3: 0a 164390i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.154043
Bank_Level_Parallism_Col = 1.148338
Bank_Level_Parallism_Ready = 1.007092
write_to_read_ratio_blp_rw_average = 0.023870
GrpLevelPara = 1.148338 

BW Util details:
bwutil = 0.000858 
total_CMD = 164390 
util_bw = 141 
Wasted_Col = 1034 
Wasted_Row = 0 
Idle = 163215 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164246 
Read = 131 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 141 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000858 
Either_Row_CoL_Bus_Util = 0.000876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00549304
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164250 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008395
n_activity=3908 dram_eff=0.03531
bk0: 64a 163793i bk1: 64a 163746i bk2: 0a 164390i bk3: 0a 164390i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.130328
Bank_Level_Parallism_Col = 1.129614
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.055783
GrpLevelPara = 1.129614 

BW Util details:
bwutil = 0.000839 
total_CMD = 164390 
util_bw = 138 
Wasted_Col = 1082 
Wasted_Row = 0 
Idle = 163170 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1027 
rwq = 0 
CCDLc_limit_alone = 1027 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164250 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000839 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00563903
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164250 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008395
n_activity=3850 dram_eff=0.03584
bk0: 64a 163799i bk1: 64a 163806i bk2: 0a 164390i bk3: 0a 164390i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.188235
Bank_Level_Parallism_Col = 1.187500
Bank_Level_Parallism_Ready = 1.007246
write_to_read_ratio_blp_rw_average = 0.042572
GrpLevelPara = 1.187500 

BW Util details:
bwutil = 0.000839 
total_CMD = 164390 
util_bw = 138 
Wasted_Col = 967 
Wasted_Row = 0 
Idle = 163285 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 949 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164250 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000839 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00457449
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164249 n_act=2 n_pre=0 n_ref_event=0 n_req=139 n_rd=128 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008456
n_activity=3838 dram_eff=0.03622
bk0: 64a 163796i bk1: 64a 163841i bk2: 0a 164390i bk3: 0a 164390i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132509
Bank_Level_Parallism_Col = 1.131742
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.069850
GrpLevelPara = 1.131742 

BW Util details:
bwutil = 0.000846 
total_CMD = 164390 
util_bw = 139 
Wasted_Col = 993 
Wasted_Row = 0 
Idle = 163258 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 930 
rwq = 0 
CCDLc_limit_alone = 930 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164249 
Read = 128 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 139 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000846 
Either_Row_CoL_Bus_Util = 0.000858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00386277
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164250 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008395
n_activity=3357 dram_eff=0.04111
bk0: 64a 163747i bk1: 64a 163846i bk2: 0a 164390i bk3: 0a 164390i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196929
Bank_Level_Parallism_Col = 1.196203
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048825
GrpLevelPara = 1.196203 

BW Util details:
bwutil = 0.000839 
total_CMD = 164390 
util_bw = 138 
Wasted_Col = 969 
Wasted_Row = 0 
Idle = 163283 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 961 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164250 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000839 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00587019
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=164390 n_nop=164250 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008395
n_activity=3707 dram_eff=0.03723
bk0: 64a 163842i bk1: 64a 163742i bk2: 0a 164390i bk3: 0a 164390i bk4: 0a 164390i bk5: 0a 164390i bk6: 0a 164390i bk7: 0a 164390i bk8: 0a 164390i bk9: 0a 164390i bk10: 0a 164390i bk11: 0a 164390i bk12: 0a 164390i bk13: 0a 164390i bk14: 0a 164390i bk15: 0a 164390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.184725
Bank_Level_Parallism_Col = 1.184000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.052444
GrpLevelPara = 1.184000 

BW Util details:
bwutil = 0.000839 
total_CMD = 164390 
util_bw = 138 
Wasted_Col = 988 
Wasted_Row = 0 
Idle = 163264 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 972 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 164390 
n_nop = 164250 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000839 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00573028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 98, Miss = 73, Miss_rate = 0.745, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 95, Miss = 73, Miss_rate = 0.768, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[19]: Access = 67, Miss = 63, Miss_rate = 0.940, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 89, Miss = 72, Miss_rate = 0.809, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 83, Miss = 69, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 87, Miss = 69, Miss_rate = 0.793, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 90, Miss = 69, Miss_rate = 0.767, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 93, Miss = 70, Miss_rate = 0.753, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 2281
L2_total_cache_miss_rate = 0.8071
L2_total_cache_pending_hits = 99
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 99
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 28178
Req_Network_injected_packets_per_cycle =       0.1003 
Req_Network_conflicts_per_cycle =       0.0012
Req_Network_conflicts_per_cycle_util =       0.0335
Req_Bank_Level_Parallism =       2.8690
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 28178
Reply_Network_injected_packets_per_cycle =        0.1003
Reply_Network_conflicts_per_cycle =        0.0676
Reply_Network_conflicts_per_cycle_util =       1.8239
Reply_Bank_Level_Parallism =       2.7043
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 136176 (inst/sec)
gpgpu_simulation_rate = 5635 (cycle/sec)
gpgpu_silicon_slowdown = 212954x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 8226
gpu_sim_insn = 189936
gpu_ipc =      23.0897
gpu_tot_sim_cycle = 36404
gpu_tot_sim_insn = 870816
gpu_tot_ipc =      23.9209
gpu_tot_issued_cta = 20
gpu_occupancy = 16.3959% 
gpu_tot_occupancy = 16.3874% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0990
partiton_level_parallism_total  =       0.1000
partiton_level_parallism_util =       2.7973
partiton_level_parallism_util_total  =       2.8527
L2_BW  =       3.7999 GB/Sec
L2_BW_total  =       3.8396 GB/Sec
gpu_total_sim_rate=145136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 45
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 44
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 50
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 38
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 40
	L1D_cache_core[8]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 39
	L1D_cache_core[9]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 37
	L1D_cache_core[11]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 36
	L1D_cache_core[12]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 42
	L1D_cache_core[13]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 38
	L1D_cache_core[14]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 196, Miss_rate = 0.848, Pending_hits = 35, Reservation_fails = 36
	L1D_cache_core[16]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 38
	L1D_cache_core[17]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 39
	L1D_cache_core[18]: Access = 237, Miss = 202, Miss_rate = 0.852, Pending_hits = 35, Reservation_fails = 37
	L1D_cache_core[19]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3640
	L1D_total_cache_miss_rate = 0.8497
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 635
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 297
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 338
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 982400
gpgpu_n_tot_w_icount = 30700
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6338	W0_Idle:68417	W0_Scoreboard:261157	W1:0	W2:0	W3:0	W4:7	W5:25	W6:0	W7:0	W8:0	W9:19	W10:16	W11:16	W12:16	W13:4	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:1	W24:0	W25:0	W26:0	W27:731	W28:469	W29:448	W30:448	W31:448	W32:24748
single_issue_nums: WS0:7690	WS1:7670	WS2:7670	WS3:7670	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 672 
max_icnt2mem_latency = 69 
maxmrqlatency = 22 
max_icnt2sh_latency = 14 
averagemflatency = 572 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2369 	234 	22 	54 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	674 	67 	2899 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3558 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2963 	638 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5193      5200      8601      8590         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5197      5202      8589      8610         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5191      5183      8609      8612         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5180      5185      8603      8600         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5193      5201      8596      8610         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5197      5202      8605      8614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5192      5184      8593      8591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5180      5185      8600      8588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5201      5197      8586      8608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5188      5187      8597      8595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5184      5180      8445      5523         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5185      5193      5503      5500         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5193      5198      5519      5516         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5197      5192      5552      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5189      5181      5539      5517         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5180      5185      5513      5511         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2781/64 = 43.453125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        20        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2625
min_bank_accesses = 0!
chip skew: 168/154 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        728       744       641       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        743       826       638       672    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        750       735       736       643    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        745       727       671       702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        719       740       639       643    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        740       810       642       704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        738       746       703       641    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        735       746       671       701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        731       740       640       644    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        809       683       642       715    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        728       751       638       638    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        753       720       706       674    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        736       729       642       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        767       797       642       733    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        746       746       719       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        746       728       720       639    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       667       658       654         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        666       667       649       660         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        657       655       661       667         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        652       655       659       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        665       666       651       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        668       669       665       668         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        656       655       663       658         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        654       658       660       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        669       672       649       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        666       646       667       662         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        662       656       648       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       671       652       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        660       667       652       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        667       659       652       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        665       656       652       657         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       656       659       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=4879 dram_eff=0.03648
bk0: 64a 211828i bk1: 64a 211817i bk2: 20a 212144i bk3: 20a 212148i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.217481
Bank_Level_Parallism_Col = 1.216403
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028946
GrpLevelPara = 1.216403 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 210929 

BW Util Bottlenecks: 
RCDc_limit = 379 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1167 
rwq = 0 
CCDLc_limit_alone = 1167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00618226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=5261 dram_eff=0.03383
bk0: 64a 211832i bk1: 64a 211805i bk2: 20a 212173i bk3: 20a 212143i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123718
Bank_Level_Parallism_Col = 1.123314
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038536
GrpLevelPara = 1.123314 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1382 
Wasted_Row = 0 
Idle = 210822 

BW Util Bottlenecks: 
RCDc_limit = 389 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1153 
rwq = 0 
CCDLc_limit_alone = 1153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00521231
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=5494 dram_eff=0.0324
bk0: 64a 211796i bk1: 64a 211835i bk2: 20a 212149i bk3: 20a 212107i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172036
Bank_Level_Parallism_Col = 1.163226
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.029677
GrpLevelPara = 1.163226 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1374 
Wasted_Row = 0 
Idle = 210830 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1210 
rwq = 0 
CCDLc_limit_alone = 1210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0058715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=4907 dram_eff=0.03627
bk0: 64a 211810i bk1: 64a 211839i bk2: 20a 212132i bk3: 20a 212147i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.241620
Bank_Level_Parallism_Col = 1.232867
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039161
GrpLevelPara = 1.232867 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1254 
Wasted_Row = 0 
Idle = 210950 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1152 
rwq = 0 
CCDLc_limit_alone = 1152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00613517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=4914 dram_eff=0.03622
bk0: 64a 211741i bk1: 64a 211863i bk2: 20a 212139i bk3: 20a 212152i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167634
Bank_Level_Parallism_Col = 1.166559
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.032279
GrpLevelPara = 1.166559 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1373 
Wasted_Row = 0 
Idle = 210831 

BW Util Bottlenecks: 
RCDc_limit = 379 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1215 
rwq = 0 
CCDLc_limit_alone = 1215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00582912
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=4612 dram_eff=0.03859
bk0: 64a 211812i bk1: 64a 211730i bk2: 20a 212118i bk3: 20a 212112i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198265
Bank_Level_Parallism_Col = 1.197271
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049007
GrpLevelPara = 1.197271 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 210768 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1329 
rwq = 0 
CCDLc_limit_alone = 1329 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00723696
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=4847 dram_eff=0.03672
bk0: 64a 211797i bk1: 64a 211804i bk2: 20a 212149i bk3: 20a 212125i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.199869
Bank_Level_Parallism_Col = 1.187008
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.032152
GrpLevelPara = 1.187008 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1348 
Wasted_Row = 0 
Idle = 210856 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1207 
rwq = 0 
CCDLc_limit_alone = 1207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00435536
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008381
n_activity=4862 dram_eff=0.03661
bk0: 64a 211821i bk1: 64a 211802i bk2: 20a 212116i bk3: 20a 212144i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.197766
Bank_Level_Parallism_Col = 1.196710
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035526
GrpLevelPara = 1.196710 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1344 
Wasted_Row = 0 
Idle = 210860 

BW Util Bottlenecks: 
RCDc_limit = 383 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1220 
rwq = 0 
CCDLc_limit_alone = 1220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00621992
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212208 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008004
n_activity=4760 dram_eff=0.03571
bk0: 64a 211773i bk1: 64a 211762i bk2: 16a 212147i bk3: 16a 212154i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123718
Bank_Level_Parallism_Col = 1.119710
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.044135
GrpLevelPara = 1.119710 

BW Util details:
bwutil = 0.000800 
total_CMD = 212382 
util_bw = 170 
Wasted_Col = 1487 
Wasted_Row = 0 
Idle = 210725 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1265 
rwq = 0 
CCDLc_limit_alone = 1265 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212208 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000800 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00642239
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212219 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=154 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0007487
n_activity=4648 dram_eff=0.03421
bk0: 64a 211764i bk1: 58a 211894i bk2: 16a 212146i bk3: 16a 212177i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.197193
Bank_Level_Parallism_Col = 1.167955
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.019677
GrpLevelPara = 1.167955 

BW Util details:
bwutil = 0.000749 
total_CMD = 212382 
util_bw = 159 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 210957 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1091 
rwq = 0 
CCDLc_limit_alone = 1091 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212219 
Read = 154 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000749 
Either_Row_CoL_Bus_Util = 0.000767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00500513
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212208 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008004
n_activity=4840 dram_eff=0.03512
bk0: 64a 211852i bk1: 64a 211810i bk2: 16a 212176i bk3: 16a 212176i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.151060
Bank_Level_Parallism_Col = 1.146575
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.019178
GrpLevelPara = 1.146575 

BW Util details:
bwutil = 0.000800 
total_CMD = 212382 
util_bw = 170 
Wasted_Col = 1293 
Wasted_Row = 0 
Idle = 210919 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1076 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212208 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000800 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00499572
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212208 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008004
n_activity=5074 dram_eff=0.0335
bk0: 64a 211785i bk1: 64a 211738i bk2: 16a 212179i bk3: 16a 212176i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177994
Bank_Level_Parallism_Col = 1.169151
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044070
GrpLevelPara = 1.169151 

BW Util details:
bwutil = 0.000800 
total_CMD = 212382 
util_bw = 170 
Wasted_Col = 1375 
Wasted_Row = 0 
Idle = 210837 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1221 
rwq = 0 
CCDLc_limit_alone = 1221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212208 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000800 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00616813
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212208 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008004
n_activity=4952 dram_eff=0.03433
bk0: 64a 211791i bk1: 64a 211798i bk2: 16a 212161i bk3: 16a 212172i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.221458
Bank_Level_Parallism_Col = 1.212810
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.032369
GrpLevelPara = 1.212810 

BW Util details:
bwutil = 0.000800 
total_CMD = 212382 
util_bw = 170 
Wasted_Col = 1284 
Wasted_Row = 0 
Idle = 210928 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1167 
rwq = 0 
CCDLc_limit_alone = 1167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212208 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000800 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00604571
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212200 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=167 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008381
n_activity=4933 dram_eff=0.03608
bk0: 64a 211788i bk1: 64a 211833i bk2: 20a 212074i bk3: 19a 212120i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.178928
Bank_Level_Parallism_Col = 1.177903
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049313
GrpLevelPara = 1.177903 

BW Util details:
bwutil = 0.000838 
total_CMD = 212382 
util_bw = 178 
Wasted_Col = 1426 
Wasted_Row = 0 
Idle = 210778 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1292 
rwq = 0 
CCDLc_limit_alone = 1292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212200 
Read = 167 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00641297
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212208 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008004
n_activity=4353 dram_eff=0.03905
bk0: 64a 211739i bk1: 64a 211838i bk2: 16a 212177i bk3: 16a 212153i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.148813
Bank_Level_Parallism_Col = 1.147720
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034682
GrpLevelPara = 1.147720 

BW Util details:
bwutil = 0.000800 
total_CMD = 212382 
util_bw = 170 
Wasted_Col = 1389 
Wasted_Row = 0 
Idle = 210823 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212208 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000800 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00678024
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=212382 n_nop=212208 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008004
n_activity=4752 dram_eff=0.03577
bk0: 64a 211834i bk1: 64a 211734i bk2: 16a 212169i bk3: 16a 212146i bk4: 0a 212382i bk5: 0a 212382i bk6: 0a 212382i bk7: 0a 212382i bk8: 0a 212382i bk9: 0a 212382i bk10: 0a 212382i bk11: 0a 212382i bk12: 0a 212382i bk13: 0a 212382i bk14: 0a 212382i bk15: 0a 212382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.231343
Bank_Level_Parallism_Col = 1.218750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.040082
GrpLevelPara = 1.218750 

BW Util details:
bwutil = 0.000800 
total_CMD = 212382 
util_bw = 170 
Wasted_Col = 1304 
Wasted_Row = 0 
Idle = 210908 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1200 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 212382 
n_nop = 212208 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000800 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00684615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 125, Miss = 89, Miss_rate = 0.712, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 119, Miss = 89, Miss_rate = 0.748, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 122, Miss = 89, Miss_rate = 0.730, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 121, Miss = 84, Miss_rate = 0.694, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 82, Miss = 75, Miss_rate = 0.915, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 121, Miss = 88, Miss_rate = 0.727, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[27]: Access = 124, Miss = 90, Miss_rate = 0.726, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 3640
L2_total_cache_misses = 2781
L2_total_cache_miss_rate = 0.7640
L2_total_cache_pending_hits = 123
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 123
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 36404
Req_Network_injected_packets_per_cycle =       0.1000 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0282
Req_Bank_Level_Parallism =       2.8527
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 36404
Reply_Network_injected_packets_per_cycle =        0.1000
Reply_Network_conflicts_per_cycle =        0.0613
Reply_Network_conflicts_per_cycle_util =       1.6587
Reply_Bank_Level_Parallism =       2.7063
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0026
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 145136 (inst/sec)
gpgpu_simulation_rate = 6067 (cycle/sec)
gpgpu_silicon_slowdown = 197791x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
