digraph "0_linux_05692d7005a364add85c6e25a6c4447ce08f913a@pointer" {
"1001037" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1000967" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000951" [label="(Call,slot = true)"];
"1000911" [label="(Call,slot = false)"];
"1001035" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1001046" [label="(Call,!ret)"];
"1001069" [label="(Call,!ret)"];
"1001093" [label="(Return,return ret;)"];
"1001093" [label="(Return,return ret;)"];
"1001038" [label="(Call,vdev->pdev)"];
"1000943" [label="(ControlStructure,if (!pci_probe_reset_slot(vdev->pdev->slot)))"];
"1001037" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1000911" [label="(Call,slot = false)"];
"1001045" [label="(ControlStructure,if (!ret))"];
"1000966" [label="(Identifier,ret)"];
"1001042" [label="(Call,&fill)"];
"1001035" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1001002" [label="(Call,ret = -ENOSPC)"];
"1001044" [label="(Identifier,slot)"];
"1000971" [label="(Identifier,vfio_pci_count_devs)"];
"1001036" [label="(Identifier,ret)"];
"1000976" [label="(Identifier,slot)"];
"1000982" [label="(Call,!fill.max)"];
"1000916" [label="(Identifier,ret)"];
"1000953" [label="(Identifier,true)"];
"1000912" [label="(Identifier,slot)"];
"1001047" [label="(Identifier,ret)"];
"1000972" [label="(Call,&fill.max)"];
"1000901" [label="(Block,)"];
"1001041" [label="(Identifier,vfio_pci_fill_devs)"];
"1000965" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1001064" [label="(Call,ret = -EFAULT)"];
"1001094" [label="(Identifier,ret)"];
"1001380" [label="(MethodReturn,static long)"];
"1000968" [label="(Call,vdev->pdev)"];
"1001069" [label="(Call,!ret)"];
"1001070" [label="(Identifier,ret)"];
"1001092" [label="(Identifier,devices)"];
"1000951" [label="(Call,slot = true)"];
"1001006" [label="(Call,hdr.count = fill.max)"];
"1001016" [label="(Call,kcalloc(fill.max, sizeof(*devices), GFP_KERNEL))"];
"1000994" [label="(Call,fill.max * sizeof(*devices))"];
"1001087" [label="(Call,ret = -EFAULT)"];
"1000952" [label="(Identifier,slot)"];
"1000913" [label="(Identifier,false)"];
"1000967" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1001055" [label="(JumpTarget,reset_info_exit:)"];
"1001046" [label="(Call,!ret)"];
"1001050" [label="(Identifier,hdr)"];
"1001068" [label="(ControlStructure,if (!ret))"];
"1001037" -> "1001035"  [label="AST: "];
"1001037" -> "1001044"  [label="CFG: "];
"1001038" -> "1001037"  [label="AST: "];
"1001041" -> "1001037"  [label="AST: "];
"1001042" -> "1001037"  [label="AST: "];
"1001044" -> "1001037"  [label="AST: "];
"1001035" -> "1001037"  [label="CFG: "];
"1001037" -> "1001380"  [label="DDG: vfio_pci_fill_devs"];
"1001037" -> "1001380"  [label="DDG: slot"];
"1001037" -> "1001380"  [label="DDG: vdev->pdev"];
"1001037" -> "1001380"  [label="DDG: &fill"];
"1001037" -> "1001035"  [label="DDG: vdev->pdev"];
"1001037" -> "1001035"  [label="DDG: vfio_pci_fill_devs"];
"1001037" -> "1001035"  [label="DDG: &fill"];
"1001037" -> "1001035"  [label="DDG: slot"];
"1000967" -> "1001037"  [label="DDG: vdev->pdev"];
"1000967" -> "1001037"  [label="DDG: slot"];
"1000967" -> "1000965"  [label="AST: "];
"1000967" -> "1000976"  [label="CFG: "];
"1000968" -> "1000967"  [label="AST: "];
"1000971" -> "1000967"  [label="AST: "];
"1000972" -> "1000967"  [label="AST: "];
"1000976" -> "1000967"  [label="AST: "];
"1000965" -> "1000967"  [label="CFG: "];
"1000967" -> "1001380"  [label="DDG: &fill.max"];
"1000967" -> "1001380"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1001380"  [label="DDG: slot"];
"1000967" -> "1001380"  [label="DDG: vdev->pdev"];
"1000967" -> "1000965"  [label="DDG: vdev->pdev"];
"1000967" -> "1000965"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1000965"  [label="DDG: &fill.max"];
"1000967" -> "1000965"  [label="DDG: slot"];
"1000951" -> "1000967"  [label="DDG: slot"];
"1000911" -> "1000967"  [label="DDG: slot"];
"1000967" -> "1000982"  [label="DDG: &fill.max"];
"1000967" -> "1000994"  [label="DDG: &fill.max"];
"1000967" -> "1001006"  [label="DDG: &fill.max"];
"1000967" -> "1001016"  [label="DDG: &fill.max"];
"1000951" -> "1000943"  [label="AST: "];
"1000951" -> "1000953"  [label="CFG: "];
"1000952" -> "1000951"  [label="AST: "];
"1000953" -> "1000951"  [label="AST: "];
"1000966" -> "1000951"  [label="CFG: "];
"1000951" -> "1001380"  [label="DDG: true"];
"1000911" -> "1000901"  [label="AST: "];
"1000911" -> "1000913"  [label="CFG: "];
"1000912" -> "1000911"  [label="AST: "];
"1000913" -> "1000911"  [label="AST: "];
"1000916" -> "1000911"  [label="CFG: "];
"1000911" -> "1001380"  [label="DDG: slot"];
"1000911" -> "1001380"  [label="DDG: false"];
"1001035" -> "1000901"  [label="AST: "];
"1001036" -> "1001035"  [label="AST: "];
"1001047" -> "1001035"  [label="CFG: "];
"1001035" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot)"];
"1001035" -> "1001046"  [label="DDG: ret"];
"1001046" -> "1001045"  [label="AST: "];
"1001046" -> "1001047"  [label="CFG: "];
"1001047" -> "1001046"  [label="AST: "];
"1001050" -> "1001046"  [label="CFG: "];
"1001055" -> "1001046"  [label="CFG: "];
"1001046" -> "1001069"  [label="DDG: ret"];
"1001069" -> "1001068"  [label="AST: "];
"1001069" -> "1001070"  [label="CFG: "];
"1001070" -> "1001069"  [label="AST: "];
"1001075" -> "1001069"  [label="CFG: "];
"1001092" -> "1001069"  [label="CFG: "];
"1001069" -> "1001380"  [label="DDG: !ret"];
"1001069" -> "1001380"  [label="DDG: ret"];
"1001002" -> "1001069"  [label="DDG: ret"];
"1001064" -> "1001069"  [label="DDG: ret"];
"1001069" -> "1001093"  [label="DDG: ret"];
"1001093" -> "1000901"  [label="AST: "];
"1001093" -> "1001094"  [label="CFG: "];
"1001094" -> "1001093"  [label="AST: "];
"1001380" -> "1001093"  [label="CFG: "];
"1001093" -> "1001380"  [label="DDG: <RET>"];
"1001094" -> "1001093"  [label="DDG: ret"];
"1001087" -> "1001093"  [label="DDG: ret"];
}
