
include $(PROJECT_DIR)/files.mk

tbfiles=axi_clint_tb.v
top=armleosoc_axi_clint
defines=-DFORMAL_RULES
files=$(CLINT_FILES)

include $(PROJECT_DIR)/tests/VerilogTestbenchTemplate.mk
