cd Desktop/csc258/
# couldn't change working directory to "Desktop/csc258/": no such file or directory
dc ../csc258labs/Lab4
# dc: Will not attempt to process directory ../csc258labs/Lab4
cd ../csc258labs/Lab4
do RegisterALU.do
# Cannot open macro file: RegisterALU.do
cd RegisterALU
do RegisterALU.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:34 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Error: (vlog-13069) RegisterALU.v(39): near "=": syntax error, unexpected '=', expecting ++ or --.
# ** Error: RegisterALU.v(52): (vlog-2730) Undefined variable: 'register'.
# ** Error: RegisterALU.v(54): (vlog-2730) Undefined variable: 'ALUOut'.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# End time: 19:48:35 on Oct 06,2019, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./RegisterALU.do line 9
# /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns RegisterALU.v"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:51:30 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Error: RegisterALU.v(52): (vlog-2730) Undefined variable: 'register'.
# ** Error: RegisterALU.v(54): (vlog-2730) Undefined variable: 'ALUOut'.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# End time: 19:51:31 on Oct 06,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./RegisterALU.do line 9
# /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns RegisterALU.v"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:11 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Error (suppressible): RegisterALU.v(14): (vlog-2388) 'ALUout' already declared in this scope (RegisterALU).
# ** Error (suppressible): RegisterALU.v(15): (vlog-2388) 'Register' already declared in this scope (RegisterALU).
# ** Error: RegisterALU.v(54): (vlog-2730) Undefined variable: 'register'.
# ** Error: RegisterALU.v(56): (vlog-2730) Undefined variable: 'ALUOut'.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# End time: 19:52:12 on Oct 06,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./RegisterALU.do line 9
# /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns RegisterALU.v"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:41 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Error: RegisterALU.v(52): (vlog-2730) Undefined variable: 'register'.
# ** Error: RegisterALU.v(54): (vlog-2730) Undefined variable: 'ALUOut'.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# End time: 19:52:42 on Oct 06,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./RegisterALU.do line 9
# /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns RegisterALU.v"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:20 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Error: RegisterALU.v(54): (vlog-2730) Undefined variable: 'ALUOut'.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# End time: 19:53:20 on Oct 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./RegisterALU.do line 9
# /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns RegisterALU.v"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:35 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Error: RegisterALU.v(54): (vlog-2730) Undefined variable: 'ALUOut'.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# End time: 19:53:35 on Oct 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./RegisterALU.do line 9
# /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns RegisterALU.v"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:50 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Error: RegisterALU.v(57): (vlog-2730) Undefined variable: 'ALUOut'.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# End time: 19:53:50 on Oct 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./RegisterALU.do line 9
# /s/appspace/quartus-18.1.0.625/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns RegisterALU.v"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:58 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# ** Warning: RegisterALU.v(51): (vlog-2576) [BSOB] - Bit-select into 'SW' is out of bounds.
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# 
# Top level modules:
# 	RegisterALU
# End time: 19:53:58 on Oct 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim RegisterALU 
# Start time: 19:53:58 on Oct 06,2019
# Loading work.RegisterALU
# Loading work.rippleadder4
# Loading work.fulladder
# Loading work.mux2to1
# Loading work.my_XOR
# Loading work.hexdecoder
# Loading work.hex0
# Loading work.hex1
# Loading work.hex2
# Loading work.hex3
# Loading work.hex4
# Loading work.hex5
# Loading work.hex6
# ** Error: (vsim-3734) Index value 9 is out of range 7 downto 0.
# Error in macro ./RegisterALU.do line 30
# ** Error: (vsim-3734) Index value 9 is out of range 7 downto 0.
#     while executing
# "force {SW[9]} 0"
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:05 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# 
# Top level modules:
# 	RegisterALU
# End time: 19:55:05 on Oct 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:55:06 on Oct 06,2019, Elapsed time: 0:01:08
# Errors: 2, Warnings: 0
# vsim RegisterALU 
# Start time: 19:55:06 on Oct 06,2019
# Loading work.RegisterALU
# Loading work.rippleadder4
# Loading work.fulladder
# Loading work.mux2to1
# Loading work.my_XOR
# Loading work.hexdecoder
# Loading work.hex0
# Loading work.hex1
# Loading work.hex2
# Loading work.hex3
# Loading work.hex4
# Loading work.hex5
# Loading work.hex6
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do RegisterALU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:53 on Oct 06,2019
# vlog -reportprogress 300 -timescale 1ns/1ns RegisterALU.v 
# -- Compiling module RegisterALU
# -- Compiling module hexdecoder
# -- Compiling module hex0
# -- Compiling module hex1
# -- Compiling module hex2
# -- Compiling module hex3
# -- Compiling module hex4
# -- Compiling module hex5
# -- Compiling module hex6
# -- Compiling module rippleadder4
# -- Compiling module fulladder
# -- Compiling module my_XOR
# -- Compiling module mux2to1
# 
# Top level modules:
# 	RegisterALU
# End time: 20:11:56 on Oct 06,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 20:11:57 on Oct 06,2019, Elapsed time: 0:16:51
# Errors: 0, Warnings: 1
# vsim RegisterALU 
# Start time: 20:11:57 on Oct 06,2019
# Loading work.RegisterALU
# Loading work.rippleadder4
# Loading work.fulladder
# Loading work.mux2to1
# Loading work.my_XOR
# Loading work.hexdecoder
# Loading work.hex0
# Loading work.hex1
# Loading work.hex2
# Loading work.hex3
# Loading work.hex4
# Loading work.hex5
# Loading work.hex6
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
