var struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t =
[
    [ "bitFileType", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#ac15e94d3ca0911acdd99b627a87c6f22", null ],
    [ "checksum", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#a8c91e3116a3ae2eaabc5559b3e0bc58b", null ],
    [ "dateStr", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#a6ad267f91c21e88d39034fcda475be97", null ],
    [ "designNameStr", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#a9a85b7ca8c934a0baf12081ceeab1eda", null ],
    [ "numBytes", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#a926ca1e2cb3dae719970e236de13975e", null ],
    [ "partNameStr", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#a586b8200b8e2b86b98950a4a98e4970b", null ],
    [ "reserved", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#ad4f90a3ee7d27bd1f0f967f9104ea776", null ],
    [ "structSize", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#ab86af5c07cc326a274f33518dfd7f325", null ],
    [ "structVersion", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#a3cb1e962b853dc455cea065bc41a2708", null ],
    [ "timeStr", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#a122aae11b59c2b8ddcd631289ff6f9ce", null ],
    [ "whichFPGA", "de/d75/struct_b_i_t_f_i_l_e___i_n_f_o___s_t_r_u_c_t.html#ad5597393bcada8296683f8e8a95563d3", null ]
];