{
  "Top": "stencil_2d",
  "RtlTop": "stencil_2d",
  "RtlPrefix": "",
  "RtlSubPrefix": "stencil_2d_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck24",
    "Package": "-ubva530",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "orig": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "orig_address0",
          "name": "orig_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orig_ce0",
          "name": "orig_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orig_q0",
          "name": "orig_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "orig_address1",
          "name": "orig_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orig_ce1",
          "name": "orig_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "orig_q1",
          "name": "orig_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "sol": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "sol_address0",
          "name": "sol_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "sol_ce0",
          "name": "sol_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "sol_we0",
          "name": "sol_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "sol_d0",
          "name": "sol_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "filter": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "filter_address0",
          "name": "filter_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "filter_ce0",
          "name": "filter_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "filter_q0",
          "name": "filter_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "filter_address1",
          "name": "filter_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "filter_ce1",
          "name": "filter_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "filter_q1",
          "name": "filter_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -vivado_clock=5"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "stencil_2d"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "0",
    "IsCombinational": "0",
    "II": "3931",
    "Latency": "3930"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "stencil_2d",
    "Version": "1.0",
    "DisplayName": "Stencil_2d",
    "Revision": "2112964631",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_stencil_2d_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/..\/Documents\/LAP\/Vitis\/stencil2d\/stencil2d.cpp"],
    "Vhdl": [
      "impl\/vhdl\/impl.bat",
      "impl\/vhdl\/stencil_2d_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/stencil_2d_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/stencil_2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/stencil_2d_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/stencil_2d_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.v",
      "impl\/verilog\/stencil_2d.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/stencil_2d.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "orig_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"orig_address0": "DATA"},
      "ports": ["orig_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "orig"
        }]
    },
    "orig_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"orig_q0": "DATA"},
      "ports": ["orig_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "orig"
        }]
    },
    "orig_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"orig_address1": "DATA"},
      "ports": ["orig_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "orig"
        }]
    },
    "orig_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"orig_q1": "DATA"},
      "ports": ["orig_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "orig"
        }]
    },
    "sol_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"sol_address0": "DATA"},
      "ports": ["sol_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "sol"
        }]
    },
    "sol_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"sol_d0": "DATA"},
      "ports": ["sol_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "sol"
        }]
    },
    "filter_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"filter_address0": "DATA"},
      "ports": ["filter_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "filter"
        }]
    },
    "filter_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"filter_q0": "DATA"},
      "ports": ["filter_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "filter"
        }]
    },
    "filter_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"filter_address1": "DATA"},
      "ports": ["filter_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "filter"
        }]
    },
    "filter_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"filter_q1": "DATA"},
      "ports": ["filter_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "filter"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "orig_address0": {
      "dir": "out",
      "width": "10"
    },
    "orig_ce0": {
      "dir": "out",
      "width": "1"
    },
    "orig_q0": {
      "dir": "in",
      "width": "32"
    },
    "orig_address1": {
      "dir": "out",
      "width": "10"
    },
    "orig_ce1": {
      "dir": "out",
      "width": "1"
    },
    "orig_q1": {
      "dir": "in",
      "width": "32"
    },
    "sol_address0": {
      "dir": "out",
      "width": "10"
    },
    "sol_ce0": {
      "dir": "out",
      "width": "1"
    },
    "sol_we0": {
      "dir": "out",
      "width": "1"
    },
    "sol_d0": {
      "dir": "out",
      "width": "32"
    },
    "filter_address0": {
      "dir": "out",
      "width": "4"
    },
    "filter_ce0": {
      "dir": "out",
      "width": "1"
    },
    "filter_q0": {
      "dir": "in",
      "width": "32"
    },
    "filter_address1": {
      "dir": "out",
      "width": "4"
    },
    "filter_ce1": {
      "dir": "out",
      "width": "1"
    },
    "filter_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "stencil_2d",
      "Instances": [{
          "ModuleName": "stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2",
          "InstanceName": "grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136"
        }]
    },
    "Info": {
      "stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stencil_2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "3923",
          "LatencyAvg": "3923",
          "LatencyWorst": "3923",
          "PipelineII": "3923",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.00",
          "Estimate": "4.657"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2",
            "TripCount": "784",
            "Latency": "3921",
            "PipelineII": "5",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "27",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "7",
          "FF": "479",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "976",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stencil_2d": {
        "Latency": {
          "LatencyBest": "3930",
          "LatencyAvg": "3930",
          "LatencyWorst": "3930",
          "PipelineII": "3931",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.00",
          "Estimate": "4.657"
        },
        "Area": {
          "DSP": "27",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "7",
          "FF": "776",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1082",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-30 00:11:23 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
