   1               		.file	"main.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               	.global	SPI_MasterInit
  12               	SPI_MasterInit:
  13               	.LFB13:
  14               		.file 1 "main.c"
   1:main.c        **** /*
   2:main.c        ****  * Altitude logger for rubber powered models
   3:main.c        ****  * 
   4:main.c        ****  * grn Dec/20
   5:main.c        ****  * 
   6:main.c        ****  * avrdude: safemode: Fuses OK (E:F7, H:D9, L:62)
   7:main.c        ****  * */
   8:main.c        **** #define F_CPU 8000000UL// set the CPU clock
   9:main.c        **** #include <util/delay.h>
  10:main.c        **** #include <avr/interrupt.h>
  11:main.c        **** #include <stdlib.h>
  12:main.c        **** #include <avr/io.h>
  13:main.c        **** #include <stdio.h>                 
  14:main.c        **** #include <avr/pgmspace.h>
  15:main.c        **** #include "fonts.h"
  16:main.c        **** #include "grn_TWI.h"
  17:main.c        **** #include "grn_sht21.h"
  18:main.c        **** 
  19:main.c        **** #define BUTTON	(!(PIND & (1<<PD3))) && (entprell==0) //read button input
  20:main.c        **** #define RELOAD_ENTPRELL 40
  21:main.c        **** #define TOGGLEMAX 4
  22:main.c        **** 
  23:main.c        **** //OLED Controling
  24:main.c        **** #define CS_DISP_0 	PORTB &= ~(1<<PB0)	//select chip select display
  25:main.c        **** #define CS_DISP_1 	PORTB |= (1<<PB0)	//deselect chip select display
  26:main.c        **** #define DISP_DATA	PORTB |= (1<<PB2)	//set D/C to data
  27:main.c        **** #define DISP_COMM	PORTB &= ~(1<<PB2)	//set D/C to command
  28:main.c        **** #define DISP_RST_0	PORTB &= ~(1<<PB1)	//set Reset to 0
  29:main.c        **** #define DISP_RST_1	PORTB |= (1<<PB1)	//set Reset to 1
  30:main.c        **** #define 	Start_column	0x00
  31:main.c        **** #define 	Start_page		0x00
  32:main.c        **** #define	StartLine_set	0x00
  33:main.c        **** #define 	Start_column	0x00
  34:main.c        **** #define 	Start_page		0x00
  35:main.c        **** #define	StartLine_set	0x00
  36:main.c        **** char buffer[20];//string buffer
  37:main.c        **** /*
  38:main.c        ****  * RES		PB1
  39:main.c        ****  * CS_DISP	PB0
  40:main.c        ****  * SCK		PB5
  41:main.c        ****  * MISO		PB4
  42:main.c        ****  * D/C		PB2
  43:main.c        ****  * SDO		PD2
  44:main.c        ****  * MOSI		PB3
  45:main.c        ****  * SDA		PC4
  46:main.c        ****  * SCL		PC5
  47:main.c        ****  * 
  48:main.c        ****  * */
  49:main.c        **** //SPI
  50:main.c        **** void SPI_MasterInit(void);
  51:main.c        **** void SPI_MasterTransmit(char cData);
  52:main.c        **** //SSD1306
  53:main.c        **** void send_data(char data);
  54:main.c        **** void send_command(char command);
  55:main.c        **** void Set_Page_Address(unsigned char add);
  56:main.c        **** void Set_Column_Address(unsigned char add);
  57:main.c        **** void Set_Contrast_Control_Register(unsigned char mod);
  58:main.c        **** void Display_Picture(const unsigned char pic[]);
  59:main.c        **** void Display_Init(void);
  60:main.c        **** void Display_Clear(void);
  61:main.c        **** void Write_Char(uint8_t fontsize, char n);
  62:main.c        **** 
  63:main.c        **** void Write_String(uint8_t fontsize, uint8_t row, uint8_t pos, const char str[]); 
  64:main.c        **** //TIMER
  65:main.c        **** ISR (TIMER1_COMPA_vect);
  66:main.c        **** 
  67:main.c        **** enum state {GREETER, ZERO, MEASURE};
  68:main.c        **** uint8_t state;
  69:main.c        **** 
  70:main.c        **** 
  71:main.c        **** volatile uint8_t ms10,ms100,sec,min, entprell;
  72:main.c        **** volatile uint8_t screentoggle, toggle, toggle_alt;
  73:main.c        **** char buffer[20]; // buffer to store string
  74:main.c        **** 
  75:main.c        **** int main(void)
  76:main.c        **** {
  77:main.c        **** 
  78:main.c        **** 	DDRB 	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C output
  79:main.c        **** 	PORTB	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C high
  80:main.c        **** 		
  81:main.c        **** 	DDRC |= (1<<PC5);	//SCL
  82:main.c        **** 	PORTC |= (1<<PC5);
  83:main.c        **** 	PORTC &= ~(1<<PC5);
  84:main.c        **** 
  85:main.c        **** 	DDRD &= ~(1<<PD3);	//Button
  86:main.c        **** 	PORTD |= (1<<PD3);	//activate Pullup
  87:main.c        **** 	
  88:main.c        **** 	//init SPI as master without interrupt
  89:main.c        **** 	SPI_MasterInit();
  90:main.c        ****     //Timer 1 Configuration
  91:main.c        **** 	OCR1A = 1249;	//OCR1A = 0x3D08;==1sec
  92:main.c        **** 	
  93:main.c        ****     TCCR1B |= (1 << WGM12);
  94:main.c        ****     // Mode 4, CTC on OCR1A
  95:main.c        **** 
  96:main.c        ****     TIMSK1 |= (1 << OCIE1A);
  97:main.c        ****     //Set interrupt on compare match
  98:main.c        **** 
  99:main.c        ****     TCCR1B |= (1 << CS11) | (1 << CS10);
 100:main.c        ****     // set prescaler to 64 and start the timer
 101:main.c        **** 
 102:main.c        ****     sei();
 103:main.c        ****     // enable interrupts
 104:main.c        ****     
 105:main.c        ****     ms10=0;
 106:main.c        ****     ms100=0;
 107:main.c        ****     sec=0;
 108:main.c        ****     min=0;
 109:main.c        ****     entprell=0;
 110:main.c        ****     screentoggle=3;
 111:main.c        ****     toggle=0;
 112:main.c        ****     toggle_alt=toggle;
 113:main.c        **** 		
 114:main.c        **** 
 115:main.c        **** 	Display_Init();
 116:main.c        **** 	Display_Clear();
 117:main.c        **** 	Set_Page_Address(0);
 118:main.c        ****     Set_Column_Address(0);
 119:main.c        **** 
 120:main.c        ****    state = GREETER;
 121:main.c        ****  
 122:main.c        **** 	//sprintf(buffer,"sec=%d",sec);
 123:main.c        **** 	
 124:main.c        **** 	
 125:main.c        **** 
 126:main.c        **** 	while(1)
 127:main.c        **** 	{ 	
 128:main.c        **** 		
 129:main.c        **** 		switch(state)
 130:main.c        **** 		{
 131:main.c        **** 			case GREETER:	if(BUTTON)
 132:main.c        **** 							{
 133:main.c        **** 								state=ZERO;
 134:main.c        **** 								entprell=RELOAD_ENTPRELL;
 135:main.c        **** 								Write_String(14,0,0," Button ");
 136:main.c        **** 								Write_String(14,1,0,"   to   ");
 137:main.c        **** 								Write_String(14,2,0, "  ZERO  ");
 138:main.c        **** 								
 139:main.c        **** 							}
 140:main.c        **** 							if(toggle)
 141:main.c        **** 							{
 142:main.c        **** 									Write_String(14,0,0,"If found");
 143:main.c        **** 									Write_String(14,1,0,"please  ");
 144:main.c        **** 									Write_String(14,2,0, "contact ");
 145:main.c        **** 							}else
 146:main.c        **** 							{
 147:main.c        **** 									Write_String(14,0,0,"rgroener");
 148:main.c        **** 									Write_String(14,1,0,"@mailbox");
 149:main.c        **** 									Write_String(14,2,0, ".org    ");	
 150:main.c        **** 							}
 151:main.c        **** 							break;
 152:main.c        **** 			case ZERO:		if(BUTTON)
 153:main.c        **** 							{
 154:main.c        **** 								state=MEASURE;
 155:main.c        **** 								entprell=RELOAD_ENTPRELL;
 156:main.c        **** 								Write_String(14,0,0," Button ");
 157:main.c        **** 								Write_String(14,1,0,"   to   ");
 158:main.c        **** 								Write_String(14,2,0, "  ZERO  ");
 159:main.c        **** 								
 160:main.c        **** 							}
 161:main.c        **** 							break;
 162:main.c        **** 			case MEASURE:	
 163:main.c        **** 							break;
 164:main.c        **** 		}//End of switch(state)	
 165:main.c        **** 
 166:main.c        **** 		
 167:main.c        **** 		
 168:main.c        **** 		//sprintf(buffer,"sec=%d",test);
 169:main.c        **** 		//Write_String(14,1,0,buffer);
 170:main.c        **** 	} //end while
 171:main.c        **** }//end of main
 172:main.c        **** 
 173:main.c        **** 
 174:main.c        **** void SPI_MasterInit(void)
 175:main.c        **** {
  15               		.loc 1 175 1 view -0
  16               		.cfi_startproc
  17               	/* prologue: function */
  18               	/* frame size = 0 */
  19               	/* stack size = 0 */
  20               	.L__stack_usage = 0
 176:main.c        **** 	/* Set MOSI and SCK output, all others input */
 177:main.c        **** 	//DDRB = (1<<MOSI)|(1<<SCK);
 178:main.c        **** 	/* Enable SPI, Master, set clock rate fck/16 */
 179:main.c        **** 	SPCR0 = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
  21               		.loc 1 179 2 view .LVU1
  22               		.loc 1 179 8 is_stmt 0 view .LVU2
  23 0000 81E5      		ldi r24,lo8(81)
  24 0002 8CBD      		out 0x2c,r24
  25               	/* epilogue start */
 180:main.c        **** }
  26               		.loc 1 180 1 view .LVU3
  27 0004 0895      		ret
  28               		.cfi_endproc
  29               	.LFE13:
  31               	.global	SPI_MasterTransmit
  33               	SPI_MasterTransmit:
  34               	.LVL0:
  35               	.LFB14:
 181:main.c        **** void SPI_MasterTransmit(char cData)
 182:main.c        **** {
  36               		.loc 1 182 1 is_stmt 1 view -0
  37               		.cfi_startproc
  38               	/* prologue: function */
  39               	/* frame size = 0 */
  40               	/* stack size = 0 */
  41               	.L__stack_usage = 0
 183:main.c        **** 	/* Start transmission */
 184:main.c        **** 	SPDR0 = cData;
  42               		.loc 1 184 2 view .LVU5
  43               		.loc 1 184 8 is_stmt 0 view .LVU6
  44 0006 8EBD      		out 0x2e,r24
 185:main.c        **** 	/* Wait for transmission complete */
 186:main.c        **** 	while(!(SPSR0 & (1<<SPIF)));
  45               		.loc 1 186 2 is_stmt 1 view .LVU7
  46               	.L4:
  47               		.loc 1 186 29 discriminator 1 view .LVU8
  48               		.loc 1 186 7 discriminator 1 view .LVU9
  49 0008 0DB4      		in __tmp_reg__,0x2d
  50 000a 07FE      		sbrs __tmp_reg__,7
  51 000c 00C0      		rjmp .L4
  52               	/* epilogue start */
 187:main.c        **** }
  53               		.loc 1 187 1 is_stmt 0 view .LVU10
  54 000e 0895      		ret
  55               		.cfi_endproc
  56               	.LFE14:
  58               	.global	send_data
  60               	send_data:
  61               	.LVL1:
  62               	.LFB15:
 188:main.c        **** void send_data(char data)
 189:main.c        **** {
  63               		.loc 1 189 1 is_stmt 1 view -0
  64               		.cfi_startproc
  65               	/* prologue: function */
  66               	/* frame size = 0 */
  67               	/* stack size = 0 */
  68               	.L__stack_usage = 0
 190:main.c        **** 	DISP_DATA;
  69               		.loc 1 190 2 view .LVU12
  70 0010 2A9A      		sbi 0x5,2
 191:main.c        **** 	CS_DISP_0;
  71               		.loc 1 191 2 view .LVU13
  72 0012 2898      		cbi 0x5,0
 192:main.c        **** 	SPI_MasterTransmit(data);
  73               		.loc 1 192 2 view .LVU14
  74               	.LVL2:
  75               	.LBB51:
  76               	.LBI51:
 181:main.c        **** {
  77               		.loc 1 181 6 view .LVU15
  78               	.LBB52:
 184:main.c        **** 	/* Wait for transmission complete */
  79               		.loc 1 184 2 view .LVU16
 184:main.c        **** 	/* Wait for transmission complete */
  80               		.loc 1 184 8 is_stmt 0 view .LVU17
  81 0014 8EBD      		out 0x2e,r24
 186:main.c        **** }
  82               		.loc 1 186 2 is_stmt 1 view .LVU18
  83               	.L7:
 186:main.c        **** }
  84               		.loc 1 186 29 view .LVU19
 186:main.c        **** }
  85               		.loc 1 186 7 view .LVU20
  86 0016 0DB4      		in __tmp_reg__,0x2d
  87 0018 07FE      		sbrs __tmp_reg__,7
  88 001a 00C0      		rjmp .L7
  89               	.LVL3:
 186:main.c        **** }
  90               		.loc 1 186 7 is_stmt 0 view .LVU21
  91               	.LBE52:
  92               	.LBE51:
 193:main.c        **** 	CS_DISP_1;
  93               		.loc 1 193 2 is_stmt 1 view .LVU22
  94 001c 289A      		sbi 0x5,0
  95               	/* epilogue start */
 194:main.c        **** }
  96               		.loc 1 194 1 is_stmt 0 view .LVU23
  97 001e 0895      		ret
  98               		.cfi_endproc
  99               	.LFE15:
 101               	.global	send_command
 103               	send_command:
 104               	.LVL4:
 105               	.LFB16:
 195:main.c        **** void send_command(char command)
 196:main.c        **** {
 106               		.loc 1 196 1 is_stmt 1 view -0
 107               		.cfi_startproc
 108               	/* prologue: function */
 109               	/* frame size = 0 */
 110               	/* stack size = 0 */
 111               	.L__stack_usage = 0
 197:main.c        **** 	DISP_COMM;
 112               		.loc 1 197 2 view .LVU25
 113 0020 2A98      		cbi 0x5,2
 198:main.c        **** 	CS_DISP_0;
 114               		.loc 1 198 2 view .LVU26
 115 0022 2898      		cbi 0x5,0
 199:main.c        **** 	SPI_MasterTransmit(command);
 116               		.loc 1 199 2 view .LVU27
 117               	.LVL5:
 118               	.LBB55:
 119               	.LBI55:
 181:main.c        **** {
 120               		.loc 1 181 6 view .LVU28
 121               	.LBB56:
 184:main.c        **** 	/* Wait for transmission complete */
 122               		.loc 1 184 2 view .LVU29
 184:main.c        **** 	/* Wait for transmission complete */
 123               		.loc 1 184 8 is_stmt 0 view .LVU30
 124 0024 8EBD      		out 0x2e,r24
 186:main.c        **** }
 125               		.loc 1 186 2 is_stmt 1 view .LVU31
 126               	.L10:
 186:main.c        **** }
 127               		.loc 1 186 29 view .LVU32
 186:main.c        **** }
 128               		.loc 1 186 7 view .LVU33
 129 0026 0DB4      		in __tmp_reg__,0x2d
 130 0028 07FE      		sbrs __tmp_reg__,7
 131 002a 00C0      		rjmp .L10
 132               	.LVL6:
 186:main.c        **** }
 133               		.loc 1 186 7 is_stmt 0 view .LVU34
 134               	.LBE56:
 135               	.LBE55:
 200:main.c        **** 	CS_DISP_1;
 136               		.loc 1 200 2 is_stmt 1 view .LVU35
 137 002c 289A      		sbi 0x5,0
 138               	/* epilogue start */
 201:main.c        **** }
 139               		.loc 1 201 1 is_stmt 0 view .LVU36
 140 002e 0895      		ret
 141               		.cfi_endproc
 142               	.LFE16:
 144               	.global	Set_Page_Address
 146               	Set_Page_Address:
 147               	.LVL7:
 148               	.LFB17:
 202:main.c        **** 
 203:main.c        **** void Set_Page_Address(unsigned char add)
 204:main.c        **** {
 149               		.loc 1 204 1 is_stmt 1 view -0
 150               		.cfi_startproc
 151               	/* prologue: function */
 152               	/* frame size = 0 */
 153               	/* stack size = 0 */
 154               	.L__stack_usage = 0
 205:main.c        ****     add=0xb0|add;
 155               		.loc 1 205 5 view .LVU38
 156               		.loc 1 205 8 is_stmt 0 view .LVU39
 157 0030 806B      		ori r24,lo8(-80)
 158               	.LVL8:
 206:main.c        ****     send_command(add);
 159               		.loc 1 206 5 is_stmt 1 view .LVU40
 160               	.LBB61:
 161               	.LBI61:
 195:main.c        **** {
 162               		.loc 1 195 6 view .LVU41
 163               	.LBB62:
 197:main.c        **** 	CS_DISP_0;
 164               		.loc 1 197 2 view .LVU42
 165 0032 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 166               		.loc 1 198 2 view .LVU43
 167 0034 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 168               		.loc 1 199 2 view .LVU44
 169               	.LVL9:
 170               	.LBB63:
 171               	.LBI63:
 181:main.c        **** {
 172               		.loc 1 181 6 view .LVU45
 173               	.LBB64:
 184:main.c        **** 	/* Wait for transmission complete */
 174               		.loc 1 184 2 view .LVU46
 184:main.c        **** 	/* Wait for transmission complete */
 175               		.loc 1 184 8 is_stmt 0 view .LVU47
 176 0036 8EBD      		out 0x2e,r24
 186:main.c        **** }
 177               		.loc 1 186 2 is_stmt 1 view .LVU48
 178               	.L13:
 186:main.c        **** }
 179               		.loc 1 186 29 view .LVU49
 186:main.c        **** }
 180               		.loc 1 186 7 view .LVU50
 181 0038 0DB4      		in __tmp_reg__,0x2d
 182 003a 07FE      		sbrs __tmp_reg__,7
 183 003c 00C0      		rjmp .L13
 184               	.LVL10:
 186:main.c        **** }
 185               		.loc 1 186 7 is_stmt 0 view .LVU51
 186               	.LBE64:
 187               	.LBE63:
 200:main.c        **** }
 188               		.loc 1 200 2 is_stmt 1 view .LVU52
 189 003e 289A      		sbi 0x5,0
 190               	.LVL11:
 200:main.c        **** }
 191               		.loc 1 200 2 is_stmt 0 view .LVU53
 192               	.LBE62:
 193               	.LBE61:
 207:main.c        **** 	return;
 194               		.loc 1 207 2 is_stmt 1 view .LVU54
 195               	/* epilogue start */
 208:main.c        **** }
 196               		.loc 1 208 1 is_stmt 0 view .LVU55
 197 0040 0895      		ret
 198               		.cfi_endproc
 199               	.LFE17:
 201               	.global	Set_Column_Address
 203               	Set_Column_Address:
 204               	.LVL12:
 205               	.LFB18:
 209:main.c        **** void Set_Column_Address(unsigned char add)
 210:main.c        **** {	 add+=40;
 206               		.loc 1 210 1 is_stmt 1 view -0
 207               		.cfi_startproc
 208               	/* prologue: function */
 209               	/* frame size = 0 */
 210               	/* stack size = 0 */
 211               	.L__stack_usage = 0
 212               		.loc 1 210 4 view .LVU57
 213               		.loc 1 210 7 is_stmt 0 view .LVU58
 214 0042 885D      		subi r24,lo8(-(40))
 215               	.LVL13:
 211:main.c        ****     send_command((0x10|(add>>4)));
 216               		.loc 1 211 5 is_stmt 1 view .LVU59
 217 0044 982F      		mov r25,r24
 218 0046 9295      		swap r25
 219 0048 9F70      		andi r25,lo8(15)
 220 004a 9061      		ori r25,lo8(16)
 221               	.LVL14:
 222               	.LBB73:
 223               	.LBI73:
 195:main.c        **** {
 224               		.loc 1 195 6 view .LVU60
 225               	.LBB74:
 197:main.c        **** 	CS_DISP_0;
 226               		.loc 1 197 2 view .LVU61
 227 004c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 228               		.loc 1 198 2 view .LVU62
 229 004e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 230               		.loc 1 199 2 view .LVU63
 231               	.LVL15:
 232               	.LBB75:
 233               	.LBI75:
 181:main.c        **** {
 234               		.loc 1 181 6 view .LVU64
 235               	.LBB76:
 184:main.c        **** 	/* Wait for transmission complete */
 236               		.loc 1 184 2 view .LVU65
 184:main.c        **** 	/* Wait for transmission complete */
 237               		.loc 1 184 8 is_stmt 0 view .LVU66
 238 0050 9EBD      		out 0x2e,r25
 186:main.c        **** }
 239               		.loc 1 186 2 is_stmt 1 view .LVU67
 240               	.L16:
 186:main.c        **** }
 241               		.loc 1 186 29 view .LVU68
 186:main.c        **** }
 242               		.loc 1 186 7 view .LVU69
 243 0052 0DB4      		in __tmp_reg__,0x2d
 244 0054 07FE      		sbrs __tmp_reg__,7
 245 0056 00C0      		rjmp .L16
 246               	.LVL16:
 186:main.c        **** }
 247               		.loc 1 186 7 is_stmt 0 view .LVU70
 248               	.LBE76:
 249               	.LBE75:
 200:main.c        **** }
 250               		.loc 1 200 2 is_stmt 1 view .LVU71
 251 0058 289A      		sbi 0x5,0
 252               	.LVL17:
 200:main.c        **** }
 253               		.loc 1 200 2 is_stmt 0 view .LVU72
 254               	.LBE74:
 255               	.LBE73:
 212:main.c        **** 	send_command((0x0f&add));
 256               		.loc 1 212 2 is_stmt 1 view .LVU73
 257 005a 8F70      		andi r24,lo8(15)
 258               	.LVL18:
 259               	.LBB77:
 260               	.LBI77:
 195:main.c        **** {
 261               		.loc 1 195 6 view .LVU74
 262               	.LBB78:
 197:main.c        **** 	CS_DISP_0;
 263               		.loc 1 197 2 view .LVU75
 264 005c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 265               		.loc 1 198 2 view .LVU76
 266 005e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 267               		.loc 1 199 2 view .LVU77
 268               	.LVL19:
 269               	.LBB79:
 270               	.LBI79:
 181:main.c        **** {
 271               		.loc 1 181 6 view .LVU78
 272               	.LBB80:
 184:main.c        **** 	/* Wait for transmission complete */
 273               		.loc 1 184 2 view .LVU79
 184:main.c        **** 	/* Wait for transmission complete */
 274               		.loc 1 184 8 is_stmt 0 view .LVU80
 275 0060 8EBD      		out 0x2e,r24
 186:main.c        **** }
 276               		.loc 1 186 2 is_stmt 1 view .LVU81
 277               	.L17:
 186:main.c        **** }
 278               		.loc 1 186 29 view .LVU82
 186:main.c        **** }
 279               		.loc 1 186 7 view .LVU83
 280 0062 0DB4      		in __tmp_reg__,0x2d
 281 0064 07FE      		sbrs __tmp_reg__,7
 282 0066 00C0      		rjmp .L17
 283               	.LVL20:
 186:main.c        **** }
 284               		.loc 1 186 7 is_stmt 0 view .LVU84
 285               	.LBE80:
 286               	.LBE79:
 200:main.c        **** }
 287               		.loc 1 200 2 is_stmt 1 view .LVU85
 288 0068 289A      		sbi 0x5,0
 289               	.LVL21:
 200:main.c        **** }
 290               		.loc 1 200 2 is_stmt 0 view .LVU86
 291               	.LBE78:
 292               	.LBE77:
 213:main.c        **** 	return;
 293               		.loc 1 213 2 is_stmt 1 view .LVU87
 294               	/* epilogue start */
 214:main.c        **** }
 295               		.loc 1 214 1 is_stmt 0 view .LVU88
 296 006a 0895      		ret
 297               		.cfi_endproc
 298               	.LFE18:
 300               	.global	Set_Contrast_Control_Register
 302               	Set_Contrast_Control_Register:
 303               	.LVL22:
 304               	.LFB19:
 215:main.c        **** void Set_Contrast_Control_Register(unsigned char mod)
 216:main.c        **** {
 305               		.loc 1 216 1 is_stmt 1 view -0
 306               		.cfi_startproc
 307               	/* prologue: function */
 308               	/* frame size = 0 */
 309               	/* stack size = 0 */
 310               	.L__stack_usage = 0
 217:main.c        ****     send_command(0x81);
 311               		.loc 1 217 5 view .LVU90
 312               	.LBB89:
 313               	.LBI89:
 195:main.c        **** {
 314               		.loc 1 195 6 view .LVU91
 315               	.LBB90:
 197:main.c        **** 	CS_DISP_0;
 316               		.loc 1 197 2 view .LVU92
 317 006c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 318               		.loc 1 198 2 view .LVU93
 319 006e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 320               		.loc 1 199 2 view .LVU94
 321               	.LVL23:
 322               	.LBB91:
 323               	.LBI91:
 181:main.c        **** {
 324               		.loc 1 181 6 view .LVU95
 325               	.LBB92:
 184:main.c        **** 	/* Wait for transmission complete */
 326               		.loc 1 184 2 view .LVU96
 184:main.c        **** 	/* Wait for transmission complete */
 327               		.loc 1 184 8 is_stmt 0 view .LVU97
 328 0070 91E8      		ldi r25,lo8(-127)
 329 0072 9EBD      		out 0x2e,r25
 186:main.c        **** }
 330               		.loc 1 186 2 is_stmt 1 view .LVU98
 331               	.L21:
 186:main.c        **** }
 332               		.loc 1 186 29 view .LVU99
 186:main.c        **** }
 333               		.loc 1 186 7 view .LVU100
 334 0074 0DB4      		in __tmp_reg__,0x2d
 335 0076 07FE      		sbrs __tmp_reg__,7
 336 0078 00C0      		rjmp .L21
 337               	.LVL24:
 186:main.c        **** }
 338               		.loc 1 186 7 is_stmt 0 view .LVU101
 339               	.LBE92:
 340               	.LBE91:
 200:main.c        **** }
 341               		.loc 1 200 2 is_stmt 1 view .LVU102
 342 007a 289A      		sbi 0x5,0
 343               	.LVL25:
 200:main.c        **** }
 344               		.loc 1 200 2 is_stmt 0 view .LVU103
 345               	.LBE90:
 346               	.LBE89:
 218:main.c        **** 	send_command(mod);
 347               		.loc 1 218 2 is_stmt 1 view .LVU104
 348               	.LBB93:
 349               	.LBI93:
 195:main.c        **** {
 350               		.loc 1 195 6 view .LVU105
 351               	.LBB94:
 197:main.c        **** 	CS_DISP_0;
 352               		.loc 1 197 2 view .LVU106
 353 007c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 354               		.loc 1 198 2 view .LVU107
 355 007e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 356               		.loc 1 199 2 view .LVU108
 357               	.LVL26:
 358               	.LBB95:
 359               	.LBI95:
 181:main.c        **** {
 360               		.loc 1 181 6 view .LVU109
 361               	.LBB96:
 184:main.c        **** 	/* Wait for transmission complete */
 362               		.loc 1 184 2 view .LVU110
 184:main.c        **** 	/* Wait for transmission complete */
 363               		.loc 1 184 8 is_stmt 0 view .LVU111
 364 0080 8EBD      		out 0x2e,r24
 186:main.c        **** }
 365               		.loc 1 186 2 is_stmt 1 view .LVU112
 366               	.L22:
 186:main.c        **** }
 367               		.loc 1 186 29 view .LVU113
 186:main.c        **** }
 368               		.loc 1 186 7 view .LVU114
 369 0082 0DB4      		in __tmp_reg__,0x2d
 370 0084 07FE      		sbrs __tmp_reg__,7
 371 0086 00C0      		rjmp .L22
 372               	.LVL27:
 186:main.c        **** }
 373               		.loc 1 186 7 is_stmt 0 view .LVU115
 374               	.LBE96:
 375               	.LBE95:
 200:main.c        **** }
 376               		.loc 1 200 2 is_stmt 1 view .LVU116
 377 0088 289A      		sbi 0x5,0
 378               	.LVL28:
 200:main.c        **** }
 379               		.loc 1 200 2 is_stmt 0 view .LVU117
 380               	.LBE94:
 381               	.LBE93:
 219:main.c        **** 	return;
 382               		.loc 1 219 2 is_stmt 1 view .LVU118
 383               	/* epilogue start */
 220:main.c        **** }
 384               		.loc 1 220 1 is_stmt 0 view .LVU119
 385 008a 0895      		ret
 386               		.cfi_endproc
 387               	.LFE19:
 389               	.global	Display_Picture
 391               	Display_Picture:
 392               	.LVL29:
 393               	.LFB20:
 221:main.c        **** void Display_Picture(const unsigned char pic[])
 222:main.c        **** {
 394               		.loc 1 222 1 is_stmt 1 view -0
 395               		.cfi_startproc
 396               	/* prologue: function */
 397               	/* frame size = 0 */
 398               	/* stack size = 0 */
 399               	.L__stack_usage = 0
 223:main.c        **** 	//Display picture 48x64
 224:main.c        ****     unsigned char i,j;
 400               		.loc 1 224 5 view .LVU121
 225:main.c        **** 	for(i=0;i<0x08;i++)
 401               		.loc 1 225 2 view .LVU122
 402               		.loc 1 225 10 view .LVU123
 403 008c 9C01      		movw r18,r24
 404 008e 205D      		subi r18,-48
 405 0090 3F4F      		sbci r19,-1
 406               		.loc 1 225 7 is_stmt 0 view .LVU124
 407 0092 90E0      		ldi r25,0
 408               	.LBB118:
 409               	.LBB119:
 410               	.LBB120:
 411               	.LBB121:
 412               	.LBB122:
 184:main.c        **** 	/* Wait for transmission complete */
 413               		.loc 1 184 8 view .LVU125
 414 0094 52E1      		ldi r21,lo8(18)
 415               	.LBE122:
 416               	.LBE121:
 417               	.LBE120:
 418               	.LBE119:
 419               	.LBB126:
 420               	.LBB127:
 421               	.LBB128:
 422               	.LBB129:
 423 0096 48E0      		ldi r20,lo8(8)
 424               	.LVL30:
 425               	.L31:
 184:main.c        **** 	/* Wait for transmission complete */
 426               		.loc 1 184 8 view .LVU126
 427               	.LBE129:
 428               	.LBE128:
 429               	.LBE127:
 430               	.LBE126:
 431               	.LBE118:
 226:main.c        **** 	{
 227:main.c        **** 	Set_Page_Address(i);
 432               		.loc 1 227 2 is_stmt 1 view .LVU127
 433               	.LBB135:
 434               	.LBI135:
 203:main.c        **** {
 435               		.loc 1 203 6 view .LVU128
 436               	.LBB136:
 205:main.c        ****     send_command(add);
 437               		.loc 1 205 5 view .LVU129
 206:main.c        **** 	return;
 438               		.loc 1 206 5 view .LVU130
 439               	.LBB137:
 440               	.LBI137:
 195:main.c        **** {
 441               		.loc 1 195 6 view .LVU131
 442               	.LBB138:
 197:main.c        **** 	CS_DISP_0;
 443               		.loc 1 197 2 view .LVU132
 444 0098 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 445               		.loc 1 198 2 view .LVU133
 446 009a 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 447               		.loc 1 199 2 view .LVU134
 448               	.LBB139:
 449               	.LBI139:
 181:main.c        **** {
 450               		.loc 1 181 6 view .LVU135
 451               	.LBB140:
 184:main.c        **** 	/* Wait for transmission complete */
 452               		.loc 1 184 2 view .LVU136
 184:main.c        **** 	/* Wait for transmission complete */
 453               		.loc 1 184 8 is_stmt 0 view .LVU137
 454 009c 892F      		mov r24,r25
 455 009e 806B      		ori r24,lo8(-80)
 456 00a0 8EBD      		out 0x2e,r24
 186:main.c        **** }
 457               		.loc 1 186 2 is_stmt 1 view .LVU138
 458               	.L26:
 186:main.c        **** }
 459               		.loc 1 186 29 view .LVU139
 186:main.c        **** }
 460               		.loc 1 186 7 view .LVU140
 461 00a2 0DB4      		in __tmp_reg__,0x2d
 462 00a4 07FE      		sbrs __tmp_reg__,7
 463 00a6 00C0      		rjmp .L26
 464               	.LBE140:
 465               	.LBE139:
 200:main.c        **** }
 466               		.loc 1 200 2 view .LVU141
 467 00a8 289A      		sbi 0x5,0
 468               	.LBE138:
 469               	.LBE137:
 207:main.c        **** }
 470               		.loc 1 207 2 view .LVU142
 471               	.LBE136:
 472               	.LBE135:
 228:main.c        ****     Set_Column_Address(0x00);
 473               		.loc 1 228 5 view .LVU143
 474               	.LVL31:
 475               	.LBB141:
 476               	.LBI118:
 209:main.c        **** {	 add+=40;
 477               		.loc 1 209 6 view .LVU144
 478               	.LBE141:
 210:main.c        ****     send_command((0x10|(add>>4)));
 479               		.loc 1 210 4 view .LVU145
 211:main.c        **** 	send_command((0x0f&add));
 480               		.loc 1 211 5 view .LVU146
 481               	.LBB142:
 482               	.LBB133:
 483               	.LBI119:
 195:main.c        **** {
 484               		.loc 1 195 6 view .LVU147
 485               	.LBB125:
 197:main.c        **** 	CS_DISP_0;
 486               		.loc 1 197 2 view .LVU148
 487 00aa 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 488               		.loc 1 198 2 view .LVU149
 489 00ac 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 490               		.loc 1 199 2 view .LVU150
 491               	.LVL32:
 492               	.LBB124:
 493               	.LBI121:
 181:main.c        **** {
 494               		.loc 1 181 6 view .LVU151
 495               	.LBB123:
 184:main.c        **** 	/* Wait for transmission complete */
 496               		.loc 1 184 2 view .LVU152
 184:main.c        **** 	/* Wait for transmission complete */
 497               		.loc 1 184 8 is_stmt 0 view .LVU153
 498 00ae 5EBD      		out 0x2e,r21
 186:main.c        **** }
 499               		.loc 1 186 2 is_stmt 1 view .LVU154
 500               	.L27:
 186:main.c        **** }
 501               		.loc 1 186 29 view .LVU155
 186:main.c        **** }
 502               		.loc 1 186 7 view .LVU156
 503 00b0 0DB4      		in __tmp_reg__,0x2d
 504 00b2 07FE      		sbrs __tmp_reg__,7
 505 00b4 00C0      		rjmp .L27
 506               	.LVL33:
 186:main.c        **** }
 507               		.loc 1 186 7 is_stmt 0 view .LVU157
 508               	.LBE123:
 509               	.LBE124:
 200:main.c        **** }
 510               		.loc 1 200 2 is_stmt 1 view .LVU158
 511 00b6 289A      		sbi 0x5,0
 512               	.LVL34:
 200:main.c        **** }
 513               		.loc 1 200 2 is_stmt 0 view .LVU159
 514               	.LBE125:
 515               	.LBE133:
 516               	.LBE142:
 212:main.c        **** 	return;
 517               		.loc 1 212 2 is_stmt 1 view .LVU160
 518               	.LBB143:
 519               	.LBB134:
 520               	.LBI126:
 195:main.c        **** {
 521               		.loc 1 195 6 view .LVU161
 522               	.LBB132:
 197:main.c        **** 	CS_DISP_0;
 523               		.loc 1 197 2 view .LVU162
 524 00b8 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 525               		.loc 1 198 2 view .LVU163
 526 00ba 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 527               		.loc 1 199 2 view .LVU164
 528               	.LVL35:
 529               	.LBB131:
 530               	.LBI128:
 181:main.c        **** {
 531               		.loc 1 181 6 view .LVU165
 532               	.LBB130:
 184:main.c        **** 	/* Wait for transmission complete */
 533               		.loc 1 184 2 view .LVU166
 184:main.c        **** 	/* Wait for transmission complete */
 534               		.loc 1 184 8 is_stmt 0 view .LVU167
 535 00bc 4EBD      		out 0x2e,r20
 186:main.c        **** }
 536               		.loc 1 186 2 is_stmt 1 view .LVU168
 537               	.L28:
 186:main.c        **** }
 538               		.loc 1 186 29 view .LVU169
 186:main.c        **** }
 539               		.loc 1 186 7 view .LVU170
 540 00be 0DB4      		in __tmp_reg__,0x2d
 541 00c0 07FE      		sbrs __tmp_reg__,7
 542 00c2 00C0      		rjmp .L28
 543               	.LVL36:
 186:main.c        **** }
 544               		.loc 1 186 7 is_stmt 0 view .LVU171
 545               	.LBE130:
 546               	.LBE131:
 200:main.c        **** }
 547               		.loc 1 200 2 is_stmt 1 view .LVU172
 548 00c4 289A      		sbi 0x5,0
 549               	.LVL37:
 200:main.c        **** }
 550               		.loc 1 200 2 is_stmt 0 view .LVU173
 551               	.LBE132:
 552               	.LBE134:
 553               	.LBE143:
 229:main.c        ****         for(j=0;j<0x30;j++)
 554               		.loc 1 229 17 is_stmt 1 view .LVU174
 555 00c6 F901      		movw r30,r18
 556 00c8 F097      		sbiw r30,48
 557               	.LVL38:
 558               	.L30:
 230:main.c        **** 		{
 231:main.c        **** 		    send_data(pgm_read_byte(&pic[i*0x30+j]));
 559               		.loc 1 231 7 discriminator 3 view .LVU175
 560               	.LBB144:
 561               		.loc 1 231 17 discriminator 3 view .LVU176
 562               		.loc 1 231 17 discriminator 3 view .LVU177
 563               		.loc 1 231 17 discriminator 3 view .LVU178
 564               	/* #APP */
 565               	 ;  231 "main.c" 1
 566 00ca 8491      		lpm r24, Z
 567               		
 568               	 ;  0 "" 2
 569               	.LVL39:
 570               		.loc 1 231 17 discriminator 3 view .LVU179
 571               		.loc 1 231 17 is_stmt 0 discriminator 3 view .LVU180
 572               	/* #NOAPP */
 573               	.LBE144:
 574               	.LBB145:
 575               	.LBI145:
 188:main.c        **** {
 576               		.loc 1 188 6 is_stmt 1 discriminator 3 view .LVU181
 577               	.LBB146:
 190:main.c        **** 	CS_DISP_0;
 578               		.loc 1 190 2 discriminator 3 view .LVU182
 579 00cc 2A9A      		sbi 0x5,2
 191:main.c        **** 	SPI_MasterTransmit(data);
 580               		.loc 1 191 2 discriminator 3 view .LVU183
 581 00ce 2898      		cbi 0x5,0
 192:main.c        **** 	CS_DISP_1;
 582               		.loc 1 192 2 discriminator 3 view .LVU184
 583               	.LVL40:
 584               	.LBB147:
 585               	.LBI147:
 181:main.c        **** {
 586               		.loc 1 181 6 discriminator 3 view .LVU185
 587               	.LBB148:
 184:main.c        **** 	/* Wait for transmission complete */
 588               		.loc 1 184 2 discriminator 3 view .LVU186
 184:main.c        **** 	/* Wait for transmission complete */
 589               		.loc 1 184 8 is_stmt 0 discriminator 3 view .LVU187
 590 00d0 8EBD      		out 0x2e,r24
 186:main.c        **** }
 591               		.loc 1 186 2 is_stmt 1 discriminator 3 view .LVU188
 592               	.L29:
 186:main.c        **** }
 593               		.loc 1 186 29 view .LVU189
 186:main.c        **** }
 594               		.loc 1 186 7 view .LVU190
 595 00d2 0DB4      		in __tmp_reg__,0x2d
 596 00d4 07FE      		sbrs __tmp_reg__,7
 597 00d6 00C0      		rjmp .L29
 598               	.LVL41:
 186:main.c        **** }
 599               		.loc 1 186 7 is_stmt 0 view .LVU191
 600               	.LBE148:
 601               	.LBE147:
 193:main.c        **** }
 602               		.loc 1 193 2 is_stmt 1 view .LVU192
 603 00d8 289A      		sbi 0x5,0
 604               	.LVL42:
 193:main.c        **** }
 605               		.loc 1 193 2 is_stmt 0 view .LVU193
 606               	.LBE146:
 607               	.LBE145:
 229:main.c        **** 		{
 608               		.loc 1 229 24 is_stmt 1 view .LVU194
 229:main.c        **** 		{
 609               		.loc 1 229 17 view .LVU195
 229:main.c        **** 		{
 610               		.loc 1 229 9 is_stmt 0 view .LVU196
 611 00da 3196      		adiw r30,1
 612               	.LVL43:
 229:main.c        **** 		{
 613               		.loc 1 229 9 view .LVU197
 614 00dc E217      		cp r30,r18
 615 00de F307      		cpc r31,r19
 616 00e0 01F4      		brne .L30
 225:main.c        **** 	{
 617               		.loc 1 225 17 is_stmt 1 discriminator 2 view .LVU198
 225:main.c        **** 	{
 618               		.loc 1 225 18 is_stmt 0 discriminator 2 view .LVU199
 619 00e2 9F5F      		subi r25,lo8(-(1))
 620               	.LVL44:
 225:main.c        **** 	{
 621               		.loc 1 225 10 is_stmt 1 discriminator 2 view .LVU200
 225:main.c        **** 	{
 622               		.loc 1 225 2 is_stmt 0 discriminator 2 view .LVU201
 623 00e4 9F01      		movw r18,r30
 624               	.LVL45:
 225:main.c        **** 	{
 625               		.loc 1 225 2 discriminator 2 view .LVU202
 626 00e6 205D      		subi r18,-48
 627 00e8 3F4F      		sbci r19,-1
 628 00ea 9830      		cpi r25,lo8(8)
 629 00ec 01F4      		brne .L31
 630               	/* epilogue start */
 232:main.c        **** 		}
 233:main.c        **** 	}
 234:main.c        ****     return;
 235:main.c        **** }
 631               		.loc 1 235 1 view .LVU203
 632 00ee 0895      		ret
 633               		.cfi_endproc
 634               	.LFE20:
 636               	.global	Display_Clear
 638               	Display_Clear:
 639               	.LFB21:
 236:main.c        **** void Display_Clear(void)
 237:main.c        **** {
 640               		.loc 1 237 1 is_stmt 1 view -0
 641               		.cfi_startproc
 642               	/* prologue: function */
 643               	/* frame size = 0 */
 644               	/* stack size = 0 */
 645               	.L__stack_usage = 0
 238:main.c        **** 	//clear whole display
 239:main.c        **** 	unsigned char i,j;
 646               		.loc 1 239 2 view .LVU205
 240:main.c        **** 	for(i=0;i<0x08;i++)
 647               		.loc 1 240 2 view .LVU206
 648               	.LVL46:
 649               		.loc 1 240 10 view .LVU207
 650               		.loc 1 240 7 is_stmt 0 view .LVU208
 651 00f0 90E0      		ldi r25,0
 652               	.LBB169:
 653               	.LBB170:
 654               	.LBB171:
 655               	.LBB172:
 656               	.LBB173:
 184:main.c        **** 	/* Wait for transmission complete */
 657               		.loc 1 184 8 view .LVU209
 658 00f2 32E1      		ldi r19,lo8(18)
 659               	.LBE173:
 660               	.LBE172:
 661               	.LBE171:
 662               	.LBE170:
 663               	.LBB177:
 664               	.LBB178:
 665               	.LBB179:
 666               	.LBB180:
 667 00f4 28E0      		ldi r18,lo8(8)
 668               	.LVL47:
 669               	.L44:
 184:main.c        **** 	/* Wait for transmission complete */
 670               		.loc 1 184 8 view .LVU210
 671               	.LBE180:
 672               	.LBE179:
 673               	.LBE178:
 674               	.LBE177:
 675               	.LBE169:
 241:main.c        **** 	{
 242:main.c        **** 	Set_Page_Address(i);
 676               		.loc 1 242 2 is_stmt 1 view .LVU211
 677               	.LBB188:
 678               	.LBI188:
 203:main.c        **** {
 679               		.loc 1 203 6 view .LVU212
 680               	.LBB189:
 205:main.c        ****     send_command(add);
 681               		.loc 1 205 5 view .LVU213
 206:main.c        **** 	return;
 682               		.loc 1 206 5 view .LVU214
 683               	.LBB190:
 684               	.LBI190:
 195:main.c        **** {
 685               		.loc 1 195 6 view .LVU215
 686               	.LBB191:
 197:main.c        **** 	CS_DISP_0;
 687               		.loc 1 197 2 view .LVU216
 688 00f6 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 689               		.loc 1 198 2 view .LVU217
 690 00f8 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 691               		.loc 1 199 2 view .LVU218
 692               	.LBB192:
 693               	.LBI192:
 181:main.c        **** {
 694               		.loc 1 181 6 view .LVU219
 695               	.LBB193:
 184:main.c        **** 	/* Wait for transmission complete */
 696               		.loc 1 184 2 view .LVU220
 184:main.c        **** 	/* Wait for transmission complete */
 697               		.loc 1 184 8 is_stmt 0 view .LVU221
 698 00fa 892F      		mov r24,r25
 699 00fc 806B      		ori r24,lo8(-80)
 700 00fe 8EBD      		out 0x2e,r24
 186:main.c        **** }
 701               		.loc 1 186 2 is_stmt 1 view .LVU222
 702               	.L39:
 186:main.c        **** }
 703               		.loc 1 186 29 view .LVU223
 186:main.c        **** }
 704               		.loc 1 186 7 view .LVU224
 705 0100 0DB4      		in __tmp_reg__,0x2d
 706 0102 07FE      		sbrs __tmp_reg__,7
 707 0104 00C0      		rjmp .L39
 708               	.LBE193:
 709               	.LBE192:
 200:main.c        **** }
 710               		.loc 1 200 2 view .LVU225
 711 0106 289A      		sbi 0x5,0
 712               	.LBE191:
 713               	.LBE190:
 207:main.c        **** }
 714               		.loc 1 207 2 view .LVU226
 715               	.LBE189:
 716               	.LBE188:
 243:main.c        ****     Set_Column_Address(0x00);
 717               		.loc 1 243 5 view .LVU227
 718               	.LVL48:
 719               	.LBB194:
 720               	.LBI169:
 209:main.c        **** {	 add+=40;
 721               		.loc 1 209 6 view .LVU228
 722               	.LBE194:
 210:main.c        ****     send_command((0x10|(add>>4)));
 723               		.loc 1 210 4 view .LVU229
 211:main.c        **** 	send_command((0x0f&add));
 724               		.loc 1 211 5 view .LVU230
 725               	.LBB195:
 726               	.LBB185:
 727               	.LBI170:
 195:main.c        **** {
 728               		.loc 1 195 6 view .LVU231
 729               	.LBB176:
 197:main.c        **** 	CS_DISP_0;
 730               		.loc 1 197 2 view .LVU232
 731 0108 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 732               		.loc 1 198 2 view .LVU233
 733 010a 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 734               		.loc 1 199 2 view .LVU234
 735               	.LVL49:
 736               	.LBB175:
 737               	.LBI172:
 181:main.c        **** {
 738               		.loc 1 181 6 view .LVU235
 739               	.LBB174:
 184:main.c        **** 	/* Wait for transmission complete */
 740               		.loc 1 184 2 view .LVU236
 184:main.c        **** 	/* Wait for transmission complete */
 741               		.loc 1 184 8 is_stmt 0 view .LVU237
 742 010c 3EBD      		out 0x2e,r19
 186:main.c        **** }
 743               		.loc 1 186 2 is_stmt 1 view .LVU238
 744               	.L40:
 186:main.c        **** }
 745               		.loc 1 186 29 view .LVU239
 186:main.c        **** }
 746               		.loc 1 186 7 view .LVU240
 747 010e 0DB4      		in __tmp_reg__,0x2d
 748 0110 07FE      		sbrs __tmp_reg__,7
 749 0112 00C0      		rjmp .L40
 750               	.LVL50:
 186:main.c        **** }
 751               		.loc 1 186 7 is_stmt 0 view .LVU241
 752               	.LBE174:
 753               	.LBE175:
 200:main.c        **** }
 754               		.loc 1 200 2 is_stmt 1 view .LVU242
 755 0114 289A      		sbi 0x5,0
 756               	.LVL51:
 200:main.c        **** }
 757               		.loc 1 200 2 is_stmt 0 view .LVU243
 758               	.LBE176:
 759               	.LBE185:
 760               	.LBE195:
 212:main.c        **** 	return;
 761               		.loc 1 212 2 is_stmt 1 view .LVU244
 762               	.LBB196:
 763               	.LBB186:
 764               	.LBI177:
 195:main.c        **** {
 765               		.loc 1 195 6 view .LVU245
 766               	.LBB183:
 197:main.c        **** 	CS_DISP_0;
 767               		.loc 1 197 2 view .LVU246
 768 0116 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 769               		.loc 1 198 2 view .LVU247
 770 0118 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 771               		.loc 1 199 2 view .LVU248
 772               	.LVL52:
 773               	.LBB182:
 774               	.LBI179:
 181:main.c        **** {
 775               		.loc 1 181 6 view .LVU249
 776               	.LBB181:
 184:main.c        **** 	/* Wait for transmission complete */
 777               		.loc 1 184 2 view .LVU250
 184:main.c        **** 	/* Wait for transmission complete */
 778               		.loc 1 184 8 is_stmt 0 view .LVU251
 779 011a 2EBD      		out 0x2e,r18
 186:main.c        **** }
 780               		.loc 1 186 2 is_stmt 1 view .LVU252
 781               	.L41:
 186:main.c        **** }
 782               		.loc 1 186 29 view .LVU253
 186:main.c        **** }
 783               		.loc 1 186 7 view .LVU254
 784 011c 0DB4      		in __tmp_reg__,0x2d
 785 011e 07FE      		sbrs __tmp_reg__,7
 786 0120 00C0      		rjmp .L41
 787               	.LVL53:
 186:main.c        **** }
 788               		.loc 1 186 7 is_stmt 0 view .LVU255
 789               	.LBE181:
 790               	.LBE182:
 200:main.c        **** }
 791               		.loc 1 200 2 is_stmt 1 view .LVU256
 792 0122 289A      		sbi 0x5,0
 793               	.LVL54:
 200:main.c        **** }
 794               		.loc 1 200 2 is_stmt 0 view .LVU257
 795               	.LBE183:
 796               	.LBE186:
 797               	.LBE196:
 244:main.c        ****         for(j=0;j<0x30;j++)
 798               		.loc 1 244 17 is_stmt 1 view .LVU258
 799               	.LBB197:
 800               	.LBB187:
 801               	.LBB184:
 200:main.c        **** }
 802               		.loc 1 200 2 is_stmt 0 view .LVU259
 803 0124 80E3      		ldi r24,lo8(48)
 804               	.LVL55:
 805               	.L43:
 200:main.c        **** }
 806               		.loc 1 200 2 view .LVU260
 807               	.LBE184:
 808               	.LBE187:
 809               	.LBE197:
 245:main.c        **** 		{
 246:main.c        **** 		    send_data(0x00);
 810               		.loc 1 246 7 is_stmt 1 view .LVU261
 811               	.LBB198:
 812               	.LBI198:
 188:main.c        **** {
 813               		.loc 1 188 6 view .LVU262
 814               	.LBB199:
 190:main.c        **** 	CS_DISP_0;
 815               		.loc 1 190 2 view .LVU263
 816 0126 2A9A      		sbi 0x5,2
 191:main.c        **** 	SPI_MasterTransmit(data);
 817               		.loc 1 191 2 view .LVU264
 818 0128 2898      		cbi 0x5,0
 192:main.c        **** 	CS_DISP_1;
 819               		.loc 1 192 2 view .LVU265
 820               	.LVL56:
 821               	.LBB200:
 822               	.LBI200:
 181:main.c        **** {
 823               		.loc 1 181 6 view .LVU266
 824               	.LBB201:
 184:main.c        **** 	/* Wait for transmission complete */
 825               		.loc 1 184 2 view .LVU267
 184:main.c        **** 	/* Wait for transmission complete */
 826               		.loc 1 184 8 is_stmt 0 view .LVU268
 827 012a 1EBC      		out 0x2e,__zero_reg__
 186:main.c        **** }
 828               		.loc 1 186 2 is_stmt 1 view .LVU269
 829               	.L42:
 186:main.c        **** }
 830               		.loc 1 186 29 view .LVU270
 186:main.c        **** }
 831               		.loc 1 186 7 view .LVU271
 832 012c 0DB4      		in __tmp_reg__,0x2d
 833 012e 07FE      		sbrs __tmp_reg__,7
 834 0130 00C0      		rjmp .L42
 835               	.LVL57:
 186:main.c        **** }
 836               		.loc 1 186 7 is_stmt 0 view .LVU272
 837               	.LBE201:
 838               	.LBE200:
 193:main.c        **** }
 839               		.loc 1 193 2 is_stmt 1 view .LVU273
 840 0132 289A      		sbi 0x5,0
 841               	.LVL58:
 193:main.c        **** }
 842               		.loc 1 193 2 is_stmt 0 view .LVU274
 843               	.LBE199:
 844               	.LBE198:
 244:main.c        **** 		{
 845               		.loc 1 244 24 is_stmt 1 view .LVU275
 244:main.c        **** 		{
 846               		.loc 1 244 17 view .LVU276
 244:main.c        **** 		{
 847               		.loc 1 244 9 is_stmt 0 view .LVU277
 848 0134 8150      		subi r24,lo8(-(-1))
 849               	.LVL59:
 244:main.c        **** 		{
 850               		.loc 1 244 9 view .LVU278
 851 0136 01F4      		brne .L43
 240:main.c        **** 	{
 852               		.loc 1 240 17 is_stmt 1 discriminator 2 view .LVU279
 240:main.c        **** 	{
 853               		.loc 1 240 18 is_stmt 0 discriminator 2 view .LVU280
 854 0138 9F5F      		subi r25,lo8(-(1))
 855               	.LVL60:
 240:main.c        **** 	{
 856               		.loc 1 240 10 is_stmt 1 discriminator 2 view .LVU281
 240:main.c        **** 	{
 857               		.loc 1 240 2 is_stmt 0 discriminator 2 view .LVU282
 858 013a 9830      		cpi r25,lo8(8)
 859 013c 01F4      		brne .L44
 860               	/* epilogue start */
 247:main.c        **** 		}
 248:main.c        **** 	}
 249:main.c        ****     return;
 250:main.c        **** }
 861               		.loc 1 250 1 view .LVU283
 862 013e 0895      		ret
 863               		.cfi_endproc
 864               	.LFE21:
 866               	.global	Write_String
 868               	Write_String:
 869               	.LVL61:
 870               	.LFB22:
 251:main.c        **** 
 252:main.c        **** void Write_String(uint8_t fontsize, uint8_t row, uint8_t pos, const char str[]) 
 253:main.c        **** {
 871               		.loc 1 253 1 is_stmt 1 view -0
 872               		.cfi_startproc
 873               		.loc 1 253 1 is_stmt 0 view .LVU285
 874 0140 CF93      		push r28
 875               	.LCFI0:
 876               		.cfi_def_cfa_offset 3
 877               		.cfi_offset 28, -2
 878 0142 DF93      		push r29
 879               	.LCFI1:
 880               		.cfi_def_cfa_offset 4
 881               		.cfi_offset 29, -3
 882               	/* prologue: function */
 883               	/* frame size = 0 */
 884               	/* stack size = 2 */
 885               	.L__stack_usage = 2
 886 0144 582F      		mov r21,r24
 887 0146 862F      		mov r24,r22
 888               	.LVL62:
 889               		.loc 1 253 1 view .LVU286
 890 0148 F901      		movw r30,r18
 254:main.c        **** 	//set position for new char (font size 8x14)
 255:main.c        **** 	Set_Page_Address(7-pos);	//0-7 	(* 8 bit)
 891               		.loc 1 255 2 is_stmt 1 view .LVU287
 892               	.LVL63:
 893               	.LBB241:
 894               	.LBI241:
 203:main.c        **** {
 895               		.loc 1 203 6 view .LVU288
 896               	.LBB242:
 205:main.c        ****     send_command(add);
 897               		.loc 1 205 5 view .LVU289
 898               	.LBE242:
 899               	.LBE241:
 900               		.loc 1 255 2 is_stmt 0 view .LVU290
 901 014a 97E0      		ldi r25,lo8(7)
 902 014c 941B      		sub r25,r20
 903               	.LBB248:
 904               	.LBB247:
 205:main.c        ****     send_command(add);
 905               		.loc 1 205 8 view .LVU291
 906 014e 906B      		ori r25,lo8(-80)
 907               	.LVL64:
 206:main.c        **** 	return;
 908               		.loc 1 206 5 is_stmt 1 view .LVU292
 909               	.LBB243:
 910               	.LBI243:
 195:main.c        **** {
 911               		.loc 1 195 6 view .LVU293
 912               	.LBB244:
 197:main.c        **** 	CS_DISP_0;
 913               		.loc 1 197 2 view .LVU294
 914 0150 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 915               		.loc 1 198 2 view .LVU295
 916 0152 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 917               		.loc 1 199 2 view .LVU296
 918               	.LVL65:
 919               	.LBB245:
 920               	.LBI245:
 181:main.c        **** {
 921               		.loc 1 181 6 view .LVU297
 922               	.LBB246:
 184:main.c        **** 	/* Wait for transmission complete */
 923               		.loc 1 184 2 view .LVU298
 184:main.c        **** 	/* Wait for transmission complete */
 924               		.loc 1 184 8 is_stmt 0 view .LVU299
 925 0154 9EBD      		out 0x2e,r25
 186:main.c        **** }
 926               		.loc 1 186 2 is_stmt 1 view .LVU300
 927               	.L52:
 186:main.c        **** }
 928               		.loc 1 186 29 view .LVU301
 186:main.c        **** }
 929               		.loc 1 186 7 view .LVU302
 930 0156 0DB4      		in __tmp_reg__,0x2d
 931 0158 07FE      		sbrs __tmp_reg__,7
 932 015a 00C0      		rjmp .L52
 933               	.LVL66:
 186:main.c        **** }
 934               		.loc 1 186 7 is_stmt 0 view .LVU303
 935               	.LBE246:
 936               	.LBE245:
 200:main.c        **** }
 937               		.loc 1 200 2 is_stmt 1 view .LVU304
 938 015c 289A      		sbi 0x5,0
 939               	.LVL67:
 200:main.c        **** }
 940               		.loc 1 200 2 is_stmt 0 view .LVU305
 941               	.LBE244:
 942               	.LBE243:
 207:main.c        **** }
 943               		.loc 1 207 2 is_stmt 1 view .LVU306
 207:main.c        **** }
 944               		.loc 1 207 2 is_stmt 0 view .LVU307
 945               	.LBE247:
 946               	.LBE248:
 256:main.c        **** 	switch(fontsize)
 947               		.loc 1 256 2 is_stmt 1 view .LVU308
 257:main.c        **** 	{
 258:main.c        **** 		case 1:	fontsize = 8;break;		//8x8
 259:main.c        **** 		case 2:	fontsize = 14;break;	//8x14
 948               		.loc 1 259 20 is_stmt 0 view .LVU309
 949 015e CEE0      		ldi r28,lo8(14)
 256:main.c        **** 	switch(fontsize)
 950               		.loc 1 256 2 view .LVU310
 951 0160 5230      		cpi r21,lo8(2)
 952 0162 01F0      		breq .L53
 258:main.c        **** 		case 2:	fontsize = 14;break;	//8x14
 953               		.loc 1 258 20 view .LVU311
 954 0164 C8E0      		ldi r28,lo8(8)
 955               	.L53:
 956               	.LVL68:
 260:main.c        **** 		default: fontsize = 8;
 261:main.c        **** 	}
 262:main.c        **** 	
 263:main.c        **** 		Set_Column_Address(row*fontsize);	//0-3	(* 14 collums / char)
 957               		.loc 1 263 3 is_stmt 1 view .LVU312
 958               	.LBB249:
 959               	.LBI249:
 209:main.c        **** {	 add+=40;
 960               		.loc 1 209 6 view .LVU313
 961               	.LBB250:
 210:main.c        ****     send_command((0x10|(add>>4)));
 962               		.loc 1 210 4 view .LVU314
 963               	.LBE250:
 964               	.LBE249:
 965               		.loc 1 263 3 is_stmt 0 view .LVU315
 966 0166 C89F      		mul r28,r24
 967 0168 602D      		mov r22,r0
 968 016a 1124      		clr r1
 969               	.LVL69:
 970               	.LBB260:
 971               	.LBB259:
 210:main.c        ****     send_command((0x10|(add>>4)));
 972               		.loc 1 210 7 view .LVU316
 973 016c 685D      		subi r22,lo8(-(40))
 974               	.LVL70:
 211:main.c        **** 	send_command((0x0f&add));
 975               		.loc 1 211 5 is_stmt 1 view .LVU317
 976 016e D62F      		mov r29,r22
 977 0170 D295      		swap r29
 978 0172 DF70      		andi r29,lo8(15)
 979 0174 D061      		ori r29,lo8(16)
 980               	.LVL71:
 981               	.LBB251:
 982               	.LBI251:
 195:main.c        **** {
 983               		.loc 1 195 6 view .LVU318
 984               	.LBB252:
 197:main.c        **** 	CS_DISP_0;
 985               		.loc 1 197 2 view .LVU319
 986 0176 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 987               		.loc 1 198 2 view .LVU320
 988 0178 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 989               		.loc 1 199 2 view .LVU321
 990               	.LVL72:
 991               	.LBB253:
 992               	.LBI253:
 181:main.c        **** {
 993               		.loc 1 181 6 view .LVU322
 994               	.LBB254:
 184:main.c        **** 	/* Wait for transmission complete */
 995               		.loc 1 184 2 view .LVU323
 184:main.c        **** 	/* Wait for transmission complete */
 996               		.loc 1 184 8 is_stmt 0 view .LVU324
 997 017a DEBD      		out 0x2e,r29
 186:main.c        **** }
 998               		.loc 1 186 2 is_stmt 1 view .LVU325
 999               	.L54:
 186:main.c        **** }
 1000               		.loc 1 186 29 view .LVU326
 186:main.c        **** }
 1001               		.loc 1 186 7 view .LVU327
 1002 017c 0DB4      		in __tmp_reg__,0x2d
 1003 017e 07FE      		sbrs __tmp_reg__,7
 1004 0180 00C0      		rjmp .L54
 1005               	.LVL73:
 186:main.c        **** }
 1006               		.loc 1 186 7 is_stmt 0 view .LVU328
 1007               	.LBE254:
 1008               	.LBE253:
 200:main.c        **** }
 1009               		.loc 1 200 2 is_stmt 1 view .LVU329
 1010 0182 289A      		sbi 0x5,0
 1011               	.LVL74:
 200:main.c        **** }
 1012               		.loc 1 200 2 is_stmt 0 view .LVU330
 1013               	.LBE252:
 1014               	.LBE251:
 212:main.c        **** 	return;
 1015               		.loc 1 212 2 is_stmt 1 view .LVU331
 1016 0184 6F70      		andi r22,lo8(15)
 1017               	.LVL75:
 1018               	.LBB255:
 1019               	.LBI255:
 195:main.c        **** {
 1020               		.loc 1 195 6 view .LVU332
 1021               	.LBB256:
 197:main.c        **** 	CS_DISP_0;
 1022               		.loc 1 197 2 view .LVU333
 1023 0186 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1024               		.loc 1 198 2 view .LVU334
 1025 0188 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1026               		.loc 1 199 2 view .LVU335
 1027               	.LVL76:
 1028               	.LBB257:
 1029               	.LBI257:
 181:main.c        **** {
 1030               		.loc 1 181 6 view .LVU336
 1031               	.LBB258:
 184:main.c        **** 	/* Wait for transmission complete */
 1032               		.loc 1 184 2 view .LVU337
 184:main.c        **** 	/* Wait for transmission complete */
 1033               		.loc 1 184 8 is_stmt 0 view .LVU338
 1034 018a 6EBD      		out 0x2e,r22
 186:main.c        **** }
 1035               		.loc 1 186 2 is_stmt 1 view .LVU339
 1036               	.L55:
 186:main.c        **** }
 1037               		.loc 1 186 29 view .LVU340
 186:main.c        **** }
 1038               		.loc 1 186 7 view .LVU341
 1039 018c 0DB4      		in __tmp_reg__,0x2d
 1040 018e 07FE      		sbrs __tmp_reg__,7
 1041 0190 00C0      		rjmp .L55
 1042               	.LVL77:
 186:main.c        **** }
 1043               		.loc 1 186 7 is_stmt 0 view .LVU342
 1044               	.LBE258:
 1045               	.LBE257:
 200:main.c        **** }
 1046               		.loc 1 200 2 is_stmt 1 view .LVU343
 1047 0192 289A      		sbi 0x5,0
 1048               	.LVL78:
 200:main.c        **** }
 1049               		.loc 1 200 2 is_stmt 0 view .LVU344
 1050               	.LBE256:
 1051               	.LBE255:
 1052               	.LBE259:
 1053               	.LBE260:
 264:main.c        **** 		while (*str) 
 1054               		.loc 1 264 9 is_stmt 1 view .LVU345
 1055 0194 8081      		ld r24,Z
 1056               	.LVL79:
 1057               		.loc 1 264 9 is_stmt 0 view .LVU346
 1058 0196 8823      		tst r24
 1059 0198 01F4      		brne .+2
 1060 019a 00C0      		rjmp .L51
 1061 019c 9E2F      		mov r25,r30
 1062 019e 2F2F      		mov r18,r31
 1063               	.LVL80:
 1064               		.loc 1 264 9 view .LVU347
 1065 01a0 77E0      		ldi r23,lo8(7)
 1066 01a2 7E0F      		add r23,r30
 1067 01a4 EC2F      		mov r30,r28
 1068               	.LVL81:
 1069               		.loc 1 264 9 view .LVU348
 1070 01a6 F0E0      		ldi r31,0
 1071               	.LBB261:
 1072               	.LBB262:
 205:main.c        ****     send_command(add);
 1073               		.loc 1 205 8 view .LVU349
 1074 01a8 741B      		sub r23,r20
 1075 01aa AF01      		movw r20,r30
 1076               	.LVL82:
 205:main.c        ****     send_command(add);
 1077               		.loc 1 205 8 view .LVU350
 1078 01ac 4050      		subi r20,lo8(-(font14))
 1079 01ae 5040      		sbci r21,hi8(-(font14))
 1080               	.LVL83:
 1081               	.L56:
 205:main.c        ****     send_command(add);
 1082               		.loc 1 205 8 view .LVU351
 1083               	.LBE262:
 1084               	.LBE261:
 265:main.c        **** 		{
 266:main.c        **** 			Set_Column_Address(row*fontsize);
 1085               		.loc 1 266 4 is_stmt 1 view .LVU352
 1086               	.LBB268:
 1087               	.LBI268:
 209:main.c        **** {	 add+=40;
 1088               		.loc 1 209 6 view .LVU353
 1089               	.LBE268:
 210:main.c        ****     send_command((0x10|(add>>4)));
 1090               		.loc 1 210 4 view .LVU354
 211:main.c        **** 	send_command((0x0f&add));
 1091               		.loc 1 211 5 view .LVU355
 1092               	.LBB277:
 1093               	.LBB269:
 1094               	.LBI269:
 195:main.c        **** {
 1095               		.loc 1 195 6 view .LVU356
 1096               	.LBB270:
 197:main.c        **** 	CS_DISP_0;
 1097               		.loc 1 197 2 view .LVU357
 1098 01b0 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1099               		.loc 1 198 2 view .LVU358
 1100 01b2 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1101               		.loc 1 199 2 view .LVU359
 1102               	.LVL84:
 1103               	.LBB271:
 1104               	.LBI271:
 181:main.c        **** {
 1105               		.loc 1 181 6 view .LVU360
 1106               	.LBB272:
 184:main.c        **** 	/* Wait for transmission complete */
 1107               		.loc 1 184 2 view .LVU361
 184:main.c        **** 	/* Wait for transmission complete */
 1108               		.loc 1 184 8 is_stmt 0 view .LVU362
 1109 01b4 DEBD      		out 0x2e,r29
 186:main.c        **** }
 1110               		.loc 1 186 2 is_stmt 1 view .LVU363
 1111               	.L57:
 186:main.c        **** }
 1112               		.loc 1 186 29 view .LVU364
 186:main.c        **** }
 1113               		.loc 1 186 7 view .LVU365
 1114 01b6 0DB4      		in __tmp_reg__,0x2d
 1115 01b8 07FE      		sbrs __tmp_reg__,7
 1116 01ba 00C0      		rjmp .L57
 1117               	.LVL85:
 186:main.c        **** }
 1118               		.loc 1 186 7 is_stmt 0 view .LVU366
 1119               	.LBE272:
 1120               	.LBE271:
 200:main.c        **** }
 1121               		.loc 1 200 2 is_stmt 1 view .LVU367
 1122 01bc 289A      		sbi 0x5,0
 1123               	.LVL86:
 200:main.c        **** }
 1124               		.loc 1 200 2 is_stmt 0 view .LVU368
 1125               	.LBE270:
 1126               	.LBE269:
 1127               	.LBE277:
 212:main.c        **** 	return;
 1128               		.loc 1 212 2 is_stmt 1 view .LVU369
 1129               	.LBB278:
 1130               	.LBB273:
 1131               	.LBI273:
 195:main.c        **** {
 1132               		.loc 1 195 6 view .LVU370
 1133               	.LBB274:
 197:main.c        **** 	CS_DISP_0;
 1134               		.loc 1 197 2 view .LVU371
 1135 01be 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1136               		.loc 1 198 2 view .LVU372
 1137 01c0 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1138               		.loc 1 199 2 view .LVU373
 1139               	.LVL87:
 1140               	.LBB275:
 1141               	.LBI275:
 181:main.c        **** {
 1142               		.loc 1 181 6 view .LVU374
 1143               	.LBB276:
 184:main.c        **** 	/* Wait for transmission complete */
 1144               		.loc 1 184 2 view .LVU375
 184:main.c        **** 	/* Wait for transmission complete */
 1145               		.loc 1 184 8 is_stmt 0 view .LVU376
 1146 01c2 6EBD      		out 0x2e,r22
 186:main.c        **** }
 1147               		.loc 1 186 2 is_stmt 1 view .LVU377
 1148               	.L58:
 186:main.c        **** }
 1149               		.loc 1 186 29 view .LVU378
 186:main.c        **** }
 1150               		.loc 1 186 7 view .LVU379
 1151 01c4 0DB4      		in __tmp_reg__,0x2d
 1152 01c6 07FE      		sbrs __tmp_reg__,7
 1153 01c8 00C0      		rjmp .L58
 1154               	.LVL88:
 186:main.c        **** }
 1155               		.loc 1 186 7 is_stmt 0 view .LVU380
 1156               	.LBE276:
 1157               	.LBE275:
 200:main.c        **** }
 1158               		.loc 1 200 2 is_stmt 1 view .LVU381
 1159 01ca 289A      		sbi 0x5,0
 1160               	.LVL89:
 200:main.c        **** }
 1161               		.loc 1 200 2 is_stmt 0 view .LVU382
 1162               	.LBE274:
 1163               	.LBE273:
 1164               	.LBE278:
 213:main.c        **** }
 1165               		.loc 1 213 2 is_stmt 1 view .LVU383
 267:main.c        **** 			Set_Page_Address(7-pos);
 1166               		.loc 1 267 4 view .LVU384
 1167               	.LBB279:
 1168               	.LBI261:
 203:main.c        **** {
 1169               		.loc 1 203 6 view .LVU385
 1170               	.LBB267:
 205:main.c        ****     send_command(add);
 1171               		.loc 1 205 5 view .LVU386
 205:main.c        ****     send_command(add);
 1172               		.loc 1 205 8 is_stmt 0 view .LVU387
 1173 01cc 872F      		mov r24,r23
 1174 01ce 891B      		sub r24,r25
 1175 01d0 806B      		ori r24,lo8(-80)
 1176               	.LVL90:
 206:main.c        **** 	return;
 1177               		.loc 1 206 5 is_stmt 1 view .LVU388
 1178               	.LBB263:
 1179               	.LBI263:
 195:main.c        **** {
 1180               		.loc 1 195 6 view .LVU389
 1181               	.LBB264:
 197:main.c        **** 	CS_DISP_0;
 1182               		.loc 1 197 2 view .LVU390
 1183 01d2 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1184               		.loc 1 198 2 view .LVU391
 1185 01d4 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1186               		.loc 1 199 2 view .LVU392
 1187               	.LVL91:
 1188               	.LBB265:
 1189               	.LBI265:
 181:main.c        **** {
 1190               		.loc 1 181 6 view .LVU393
 1191               	.LBB266:
 184:main.c        **** 	/* Wait for transmission complete */
 1192               		.loc 1 184 2 view .LVU394
 184:main.c        **** 	/* Wait for transmission complete */
 1193               		.loc 1 184 8 is_stmt 0 view .LVU395
 1194 01d6 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1195               		.loc 1 186 2 is_stmt 1 view .LVU396
 1196               	.L59:
 186:main.c        **** }
 1197               		.loc 1 186 29 view .LVU397
 186:main.c        **** }
 1198               		.loc 1 186 7 view .LVU398
 1199 01d8 0DB4      		in __tmp_reg__,0x2d
 1200 01da 07FE      		sbrs __tmp_reg__,7
 1201 01dc 00C0      		rjmp .L59
 1202               	.LVL92:
 186:main.c        **** }
 1203               		.loc 1 186 7 is_stmt 0 view .LVU399
 1204               	.LBE266:
 1205               	.LBE265:
 200:main.c        **** }
 1206               		.loc 1 200 2 is_stmt 1 view .LVU400
 1207 01de 289A      		sbi 0x5,0
 1208               	.LVL93:
 200:main.c        **** }
 1209               		.loc 1 200 2 is_stmt 0 view .LVU401
 1210               	.LBE264:
 1211               	.LBE263:
 207:main.c        **** }
 1212               		.loc 1 207 2 is_stmt 1 view .LVU402
 207:main.c        **** }
 1213               		.loc 1 207 2 is_stmt 0 view .LVU403
 1214               	.LBE267:
 1215               	.LBE279:
 268:main.c        **** 			Write_Char(fontsize,*str++);
 1216               		.loc 1 268 4 is_stmt 1 view .LVU404
 1217               		.loc 1 268 28 is_stmt 0 view .LVU405
 1218 01e0 A92F      		mov r26,r25
 1219 01e2 B22F      		mov r27,r18
 1220               	.LVL94:
 1221               	.LBB280:
 1222               	.LBI280:
 269:main.c        **** 			pos++;
 270:main.c        **** 		}
 271:main.c        **** }//End of PlotString
 272:main.c        **** 
 273:main.c        **** void Write_Char(uint8_t fontsize, char n)
 1223               		.loc 1 273 6 is_stmt 1 view .LVU406
 1224               	.LBB281:
 274:main.c        **** {
 275:main.c        **** 	//uint8_t *fsize;
 276:main.c        **** 	uint8_t x;
 1225               		.loc 1 276 2 view .LVU407
 277:main.c        **** 	n-=0x21;	//jump to position in asci table
 1226               		.loc 1 277 2 view .LVU408
 278:main.c        **** 	
 279:main.c        **** 	for(x=0;x<fontsize;x++) //print char
 1227               		.loc 1 279 2 view .LVU409
 1228               		.loc 1 279 10 view .LVU410
 277:main.c        **** 	n-=0x21;	//jump to position in asci table
 1229               		.loc 1 277 3 is_stmt 0 view .LVU411
 1230 01e4 2D91      		ld r18,X+
 1231               	.LVL95:
 277:main.c        **** 	n-=0x21;	//jump to position in asci table
 1232               		.loc 1 277 3 view .LVU412
 1233 01e6 2152      		subi r18,lo8(-(-33))
 1234               	.LVL96:
 1235               	.LBB282:
 280:main.c        **** 	{
 281:main.c        **** 			send_data(pgm_read_byte(&font14[(n*fontsize)+x]));
 1236               		.loc 1 281 14 view .LVU413
 1237 01e8 2C9F      		mul r18,r28
 1238 01ea 9001      		movw r18,r0
 1239 01ec 1124      		clr __zero_reg__
 1240               	.LVL97:
 1241               		.loc 1 281 14 view .LVU414
 1242 01ee F901      		movw r30,r18
 1243 01f0 E050      		subi r30,lo8(-(font14))
 1244 01f2 F040      		sbci r31,hi8(-(font14))
 1245 01f4 240F      		add r18,r20
 1246 01f6 351F      		adc r19,r21
 1247               	.LVL98:
 1248               	.L61:
 1249               		.loc 1 281 14 view .LVU415
 1250               	.LBE282:
 1251               		.loc 1 281 4 is_stmt 1 view .LVU416
 1252               	.LBB283:
 1253               		.loc 1 281 14 view .LVU417
 1254               		.loc 1 281 14 view .LVU418
 1255               		.loc 1 281 14 view .LVU419
 1256               	/* #APP */
 1257               	 ;  281 "main.c" 1
 1258 01f8 8491      		lpm r24, Z
 1259               		
 1260               	 ;  0 "" 2
 1261               	.LVL99:
 1262               		.loc 1 281 14 view .LVU420
 1263               		.loc 1 281 14 is_stmt 0 view .LVU421
 1264               	/* #NOAPP */
 1265               	.LBE283:
 1266               	.LBB284:
 1267               	.LBI284:
 188:main.c        **** {
 1268               		.loc 1 188 6 is_stmt 1 view .LVU422
 1269               	.LBB285:
 190:main.c        **** 	CS_DISP_0;
 1270               		.loc 1 190 2 view .LVU423
 1271 01fa 2A9A      		sbi 0x5,2
 191:main.c        **** 	SPI_MasterTransmit(data);
 1272               		.loc 1 191 2 view .LVU424
 1273 01fc 2898      		cbi 0x5,0
 192:main.c        **** 	CS_DISP_1;
 1274               		.loc 1 192 2 view .LVU425
 1275               	.LVL100:
 1276               	.LBB286:
 1277               	.LBI286:
 181:main.c        **** {
 1278               		.loc 1 181 6 view .LVU426
 1279               	.LBB287:
 184:main.c        **** 	/* Wait for transmission complete */
 1280               		.loc 1 184 2 view .LVU427
 184:main.c        **** 	/* Wait for transmission complete */
 1281               		.loc 1 184 8 is_stmt 0 view .LVU428
 1282 01fe 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1283               		.loc 1 186 2 is_stmt 1 view .LVU429
 1284               	.L60:
 186:main.c        **** }
 1285               		.loc 1 186 29 view .LVU430
 186:main.c        **** }
 1286               		.loc 1 186 7 view .LVU431
 1287 0200 0DB4      		in __tmp_reg__,0x2d
 1288 0202 07FE      		sbrs __tmp_reg__,7
 1289 0204 00C0      		rjmp .L60
 1290               	.LVL101:
 186:main.c        **** }
 1291               		.loc 1 186 7 is_stmt 0 view .LVU432
 1292               	.LBE287:
 1293               	.LBE286:
 193:main.c        **** }
 1294               		.loc 1 193 2 is_stmt 1 view .LVU433
 1295 0206 289A      		sbi 0x5,0
 1296               	.LVL102:
 193:main.c        **** }
 1297               		.loc 1 193 2 is_stmt 0 view .LVU434
 1298               	.LBE285:
 1299               	.LBE284:
 279:main.c        **** 	{
 1300               		.loc 1 279 21 is_stmt 1 view .LVU435
 279:main.c        **** 	{
 1301               		.loc 1 279 10 view .LVU436
 279:main.c        **** 	{
 1302               		.loc 1 279 2 is_stmt 0 view .LVU437
 1303 0208 3196      		adiw r30,1
 1304               	.LVL103:
 279:main.c        **** 	{
 1305               		.loc 1 279 2 view .LVU438
 1306 020a 2E17      		cp r18,r30
 1307 020c 3F07      		cpc r19,r31
 1308 020e 01F4      		brne .L61
 1309               	.LVL104:
 279:main.c        **** 	{
 1310               		.loc 1 279 2 view .LVU439
 1311               	.LBE281:
 1312               	.LBE280:
 269:main.c        **** 		}
 1313               		.loc 1 269 4 is_stmt 1 view .LVU440
 264:main.c        **** 		{
 1314               		.loc 1 264 9 view .LVU441
 1315 0210 8C91      		ld r24,X
 1316 0212 8823      		tst r24
 1317 0214 01F0      		breq .L51
 268:main.c        **** 			pos++;
 1318               		.loc 1 268 28 is_stmt 0 view .LVU442
 1319 0216 9A2F      		mov r25,r26
 1320 0218 2B2F      		mov r18,r27
 1321 021a 00C0      		rjmp .L56
 1322               	.LVL105:
 1323               	.L51:
 1324               	/* epilogue start */
 271:main.c        **** 
 1325               		.loc 1 271 1 view .LVU443
 1326 021c DF91      		pop r29
 1327 021e CF91      		pop r28
 1328               	.LVL106:
 271:main.c        **** 
 1329               		.loc 1 271 1 view .LVU444
 1330 0220 0895      		ret
 1331               		.cfi_endproc
 1332               	.LFE22:
 1334               	.global	Write_Char
 1336               	Write_Char:
 1337               	.LVL107:
 1338               	.LFB23:
 274:main.c        **** 	//uint8_t *fsize;
 1339               		.loc 1 274 1 is_stmt 1 view -0
 1340               		.cfi_startproc
 1341               	/* prologue: function */
 1342               	/* frame size = 0 */
 1343               	/* stack size = 0 */
 1344               	.L__stack_usage = 0
 276:main.c        **** 	n-=0x21;	//jump to position in asci table
 1345               		.loc 1 276 2 view .LVU446
 277:main.c        **** 	
 1346               		.loc 1 277 2 view .LVU447
 277:main.c        **** 	
 1347               		.loc 1 277 3 is_stmt 0 view .LVU448
 1348 0222 6152      		subi r22,lo8(-(-33))
 1349               	.LVL108:
 279:main.c        **** 	{
 1350               		.loc 1 279 2 is_stmt 1 view .LVU449
 279:main.c        **** 	{
 1351               		.loc 1 279 10 view .LVU450
 279:main.c        **** 	{
 1352               		.loc 1 279 2 is_stmt 0 view .LVU451
 1353 0224 8823      		tst r24
 1354 0226 01F0      		breq .L74
 1355               	.LBB293:
 1356               		.loc 1 281 14 view .LVU452
 1357 0228 689F      		mul r22,r24
 1358 022a B001      		movw r22,r0
 1359 022c 1124      		clr __zero_reg__
 1360               	.LVL109:
 1361               		.loc 1 281 14 view .LVU453
 1362 022e FB01      		movw r30,r22
 1363 0230 E050      		subi r30,lo8(-(font14))
 1364 0232 F040      		sbci r31,hi8(-(font14))
 1365 0234 8150      		subi r24,lo8(-(-1))
 1366               	.LVL110:
 1367               		.loc 1 281 14 view .LVU454
 1368 0236 90E0      		ldi r25,0
 1369 0238 8050      		subi r24,lo8(-(font14+1))
 1370 023a 9040      		sbci r25,hi8(-(font14+1))
 1371               	.LVL111:
 1372               		.loc 1 281 14 view .LVU455
 1373 023c 860F      		add r24,r22
 1374 023e 971F      		adc r25,r23
 1375               	.LVL112:
 1376               	.L77:
 1377               		.loc 1 281 14 view .LVU456
 1378               	.LBE293:
 1379               		.loc 1 281 4 is_stmt 1 discriminator 3 view .LVU457
 1380               	.LBB294:
 1381               		.loc 1 281 14 discriminator 3 view .LVU458
 1382               		.loc 1 281 14 discriminator 3 view .LVU459
 1383               		.loc 1 281 14 discriminator 3 view .LVU460
 1384               	/* #APP */
 1385               	 ;  281 "main.c" 1
 1386 0240 2491      		lpm r18, Z
 1387               		
 1388               	 ;  0 "" 2
 1389               	.LVL113:
 1390               		.loc 1 281 14 discriminator 3 view .LVU461
 1391               		.loc 1 281 14 is_stmt 0 discriminator 3 view .LVU462
 1392               	/* #NOAPP */
 1393               	.LBE294:
 1394               	.LBB295:
 1395               	.LBI295:
 188:main.c        **** {
 1396               		.loc 1 188 6 is_stmt 1 discriminator 3 view .LVU463
 1397               	.LBB296:
 190:main.c        **** 	CS_DISP_0;
 1398               		.loc 1 190 2 discriminator 3 view .LVU464
 1399 0242 2A9A      		sbi 0x5,2
 191:main.c        **** 	SPI_MasterTransmit(data);
 1400               		.loc 1 191 2 discriminator 3 view .LVU465
 1401 0244 2898      		cbi 0x5,0
 192:main.c        **** 	CS_DISP_1;
 1402               		.loc 1 192 2 discriminator 3 view .LVU466
 1403               	.LVL114:
 1404               	.LBB297:
 1405               	.LBI297:
 181:main.c        **** {
 1406               		.loc 1 181 6 discriminator 3 view .LVU467
 1407               	.LBB298:
 184:main.c        **** 	/* Wait for transmission complete */
 1408               		.loc 1 184 2 discriminator 3 view .LVU468
 184:main.c        **** 	/* Wait for transmission complete */
 1409               		.loc 1 184 8 is_stmt 0 discriminator 3 view .LVU469
 1410 0246 2EBD      		out 0x2e,r18
 186:main.c        **** }
 1411               		.loc 1 186 2 is_stmt 1 discriminator 3 view .LVU470
 1412               	.L76:
 186:main.c        **** }
 1413               		.loc 1 186 29 view .LVU471
 186:main.c        **** }
 1414               		.loc 1 186 7 view .LVU472
 1415 0248 0DB4      		in __tmp_reg__,0x2d
 1416 024a 07FE      		sbrs __tmp_reg__,7
 1417 024c 00C0      		rjmp .L76
 1418               	.LVL115:
 186:main.c        **** }
 1419               		.loc 1 186 7 is_stmt 0 view .LVU473
 1420               	.LBE298:
 1421               	.LBE297:
 193:main.c        **** }
 1422               		.loc 1 193 2 is_stmt 1 view .LVU474
 1423 024e 289A      		sbi 0x5,0
 1424               	.LVL116:
 193:main.c        **** }
 1425               		.loc 1 193 2 is_stmt 0 view .LVU475
 1426               	.LBE296:
 1427               	.LBE295:
 279:main.c        **** 	{
 1428               		.loc 1 279 21 is_stmt 1 view .LVU476
 279:main.c        **** 	{
 1429               		.loc 1 279 10 view .LVU477
 279:main.c        **** 	{
 1430               		.loc 1 279 2 is_stmt 0 view .LVU478
 1431 0250 3196      		adiw r30,1
 1432               	.LVL117:
 279:main.c        **** 	{
 1433               		.loc 1 279 2 view .LVU479
 1434 0252 E817      		cp r30,r24
 1435 0254 F907      		cpc r31,r25
 1436 0256 01F4      		brne .L77
 1437               	.LVL118:
 1438               	.L74:
 1439               	/* epilogue start */
 282:main.c        **** 	}
 283:main.c        **** }
 1440               		.loc 1 283 1 view .LVU480
 1441 0258 0895      		ret
 1442               		.cfi_endproc
 1443               	.LFE23:
 1445               	.global	Char_Position
 1447               	Char_Position:
 1448               	.LVL119:
 1449               	.LFB24:
 284:main.c        **** 
 285:main.c        **** 
 286:main.c        **** void Char_Position(uint8_t fontsize, uint8_t row, uint8_t pos)
 287:main.c        **** {
 1450               		.loc 1 287 1 is_stmt 1 view -0
 1451               		.cfi_startproc
 1452               	/* prologue: function */
 1453               	/* frame size = 0 */
 1454               	/* stack size = 0 */
 1455               	.L__stack_usage = 0
 288:main.c        **** 	//set position for new char (font size 8x14)
 289:main.c        **** 	Set_Page_Address(7-pos);	//0-7 	(* 8 bit)
 1456               		.loc 1 289 2 view .LVU482
 1457               	.LBB315:
 1458               	.LBI315:
 203:main.c        **** {
 1459               		.loc 1 203 6 view .LVU483
 1460               	.LBB316:
 205:main.c        ****     send_command(add);
 1461               		.loc 1 205 5 view .LVU484
 1462               	.LBE316:
 1463               	.LBE315:
 1464               		.loc 1 289 2 is_stmt 0 view .LVU485
 1465 025a 97E0      		ldi r25,lo8(7)
 1466 025c 941B      		sub r25,r20
 1467               	.LVL120:
 1468               	.LBB322:
 1469               	.LBB321:
 205:main.c        ****     send_command(add);
 1470               		.loc 1 205 8 view .LVU486
 1471 025e 906B      		ori r25,lo8(-80)
 1472               	.LVL121:
 206:main.c        **** 	return;
 1473               		.loc 1 206 5 is_stmt 1 view .LVU487
 1474               	.LBB317:
 1475               	.LBI317:
 195:main.c        **** {
 1476               		.loc 1 195 6 view .LVU488
 1477               	.LBB318:
 197:main.c        **** 	CS_DISP_0;
 1478               		.loc 1 197 2 view .LVU489
 1479 0260 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1480               		.loc 1 198 2 view .LVU490
 1481 0262 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1482               		.loc 1 199 2 view .LVU491
 1483               	.LVL122:
 1484               	.LBB319:
 1485               	.LBI319:
 181:main.c        **** {
 1486               		.loc 1 181 6 view .LVU492
 1487               	.LBB320:
 184:main.c        **** 	/* Wait for transmission complete */
 1488               		.loc 1 184 2 view .LVU493
 184:main.c        **** 	/* Wait for transmission complete */
 1489               		.loc 1 184 8 is_stmt 0 view .LVU494
 1490 0264 9EBD      		out 0x2e,r25
 186:main.c        **** }
 1491               		.loc 1 186 2 is_stmt 1 view .LVU495
 1492               	.L84:
 186:main.c        **** }
 1493               		.loc 1 186 29 view .LVU496
 186:main.c        **** }
 1494               		.loc 1 186 7 view .LVU497
 1495 0266 0DB4      		in __tmp_reg__,0x2d
 1496 0268 07FE      		sbrs __tmp_reg__,7
 1497 026a 00C0      		rjmp .L84
 1498               	.LVL123:
 186:main.c        **** }
 1499               		.loc 1 186 7 is_stmt 0 view .LVU498
 1500               	.LBE320:
 1501               	.LBE319:
 200:main.c        **** }
 1502               		.loc 1 200 2 is_stmt 1 view .LVU499
 1503 026c 289A      		sbi 0x5,0
 1504               	.LVL124:
 200:main.c        **** }
 1505               		.loc 1 200 2 is_stmt 0 view .LVU500
 1506               	.LBE318:
 1507               	.LBE317:
 207:main.c        **** }
 1508               		.loc 1 207 2 is_stmt 1 view .LVU501
 207:main.c        **** }
 1509               		.loc 1 207 2 is_stmt 0 view .LVU502
 1510               	.LBE321:
 1511               	.LBE322:
 290:main.c        **** 	Set_Column_Address(row*fontsize);	//0-3	(* 14 collums / char)
 1512               		.loc 1 290 2 is_stmt 1 view .LVU503
 1513               	.LBB323:
 1514               	.LBI323:
 209:main.c        **** {	 add+=40;
 1515               		.loc 1 209 6 view .LVU504
 1516               	.LBB324:
 210:main.c        ****     send_command((0x10|(add>>4)));
 1517               		.loc 1 210 4 view .LVU505
 1518               	.LBE324:
 1519               	.LBE323:
 1520               		.loc 1 290 2 is_stmt 0 view .LVU506
 1521 026e 689F      		mul r22,r24
 1522 0270 802D      		mov r24,r0
 1523 0272 1124      		clr r1
 1524               	.LVL125:
 1525               	.LBB334:
 1526               	.LBB333:
 210:main.c        ****     send_command((0x10|(add>>4)));
 1527               		.loc 1 210 7 view .LVU507
 1528 0274 885D      		subi r24,lo8(-(40))
 1529               	.LVL126:
 211:main.c        **** 	send_command((0x0f&add));
 1530               		.loc 1 211 5 is_stmt 1 view .LVU508
 1531 0276 982F      		mov r25,r24
 1532 0278 9295      		swap r25
 1533 027a 9F70      		andi r25,lo8(15)
 1534 027c 9061      		ori r25,lo8(16)
 1535               	.LVL127:
 1536               	.LBB325:
 1537               	.LBI325:
 195:main.c        **** {
 1538               		.loc 1 195 6 view .LVU509
 1539               	.LBB326:
 197:main.c        **** 	CS_DISP_0;
 1540               		.loc 1 197 2 view .LVU510
 1541 027e 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1542               		.loc 1 198 2 view .LVU511
 1543 0280 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1544               		.loc 1 199 2 view .LVU512
 1545               	.LVL128:
 1546               	.LBB327:
 1547               	.LBI327:
 181:main.c        **** {
 1548               		.loc 1 181 6 view .LVU513
 1549               	.LBB328:
 184:main.c        **** 	/* Wait for transmission complete */
 1550               		.loc 1 184 2 view .LVU514
 184:main.c        **** 	/* Wait for transmission complete */
 1551               		.loc 1 184 8 is_stmt 0 view .LVU515
 1552 0282 9EBD      		out 0x2e,r25
 186:main.c        **** }
 1553               		.loc 1 186 2 is_stmt 1 view .LVU516
 1554               	.L85:
 186:main.c        **** }
 1555               		.loc 1 186 29 view .LVU517
 186:main.c        **** }
 1556               		.loc 1 186 7 view .LVU518
 1557 0284 0DB4      		in __tmp_reg__,0x2d
 1558 0286 07FE      		sbrs __tmp_reg__,7
 1559 0288 00C0      		rjmp .L85
 1560               	.LVL129:
 186:main.c        **** }
 1561               		.loc 1 186 7 is_stmt 0 view .LVU519
 1562               	.LBE328:
 1563               	.LBE327:
 200:main.c        **** }
 1564               		.loc 1 200 2 is_stmt 1 view .LVU520
 1565 028a 289A      		sbi 0x5,0
 1566               	.LVL130:
 200:main.c        **** }
 1567               		.loc 1 200 2 is_stmt 0 view .LVU521
 1568               	.LBE326:
 1569               	.LBE325:
 212:main.c        **** 	return;
 1570               		.loc 1 212 2 is_stmt 1 view .LVU522
 1571 028c 8F70      		andi r24,lo8(15)
 1572               	.LVL131:
 1573               	.LBB329:
 1574               	.LBI329:
 195:main.c        **** {
 1575               		.loc 1 195 6 view .LVU523
 1576               	.LBB330:
 197:main.c        **** 	CS_DISP_0;
 1577               		.loc 1 197 2 view .LVU524
 1578 028e 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1579               		.loc 1 198 2 view .LVU525
 1580 0290 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1581               		.loc 1 199 2 view .LVU526
 1582               	.LVL132:
 1583               	.LBB331:
 1584               	.LBI331:
 181:main.c        **** {
 1585               		.loc 1 181 6 view .LVU527
 1586               	.LBB332:
 184:main.c        **** 	/* Wait for transmission complete */
 1587               		.loc 1 184 2 view .LVU528
 184:main.c        **** 	/* Wait for transmission complete */
 1588               		.loc 1 184 8 is_stmt 0 view .LVU529
 1589 0292 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1590               		.loc 1 186 2 is_stmt 1 view .LVU530
 1591               	.L86:
 186:main.c        **** }
 1592               		.loc 1 186 29 view .LVU531
 186:main.c        **** }
 1593               		.loc 1 186 7 view .LVU532
 1594 0294 0DB4      		in __tmp_reg__,0x2d
 1595 0296 07FE      		sbrs __tmp_reg__,7
 1596 0298 00C0      		rjmp .L86
 1597               	.LVL133:
 186:main.c        **** }
 1598               		.loc 1 186 7 is_stmt 0 view .LVU533
 1599               	.LBE332:
 1600               	.LBE331:
 200:main.c        **** }
 1601               		.loc 1 200 2 is_stmt 1 view .LVU534
 1602 029a 289A      		sbi 0x5,0
 1603               	.LVL134:
 200:main.c        **** }
 1604               		.loc 1 200 2 is_stmt 0 view .LVU535
 1605               	.LBE330:
 1606               	.LBE329:
 213:main.c        **** }
 1607               		.loc 1 213 2 is_stmt 1 view .LVU536
 1608               	/* epilogue start */
 213:main.c        **** }
 1609               		.loc 1 213 2 is_stmt 0 view .LVU537
 1610               	.LBE333:
 1611               	.LBE334:
 291:main.c        **** }
 1612               		.loc 1 291 1 view .LVU538
 1613 029c 0895      		ret
 1614               		.cfi_endproc
 1615               	.LFE24:
 1617               	.global	Display_Init
 1619               	Display_Init:
 1620               	.LFB25:
 292:main.c        **** void Display_Init(void)
 293:main.c        **** {
 1621               		.loc 1 293 1 is_stmt 1 view -0
 1622               		.cfi_startproc
 1623               	/* prologue: function */
 1624               	/* frame size = 0 */
 1625               	/* stack size = 0 */
 1626               	.L__stack_usage = 0
 294:main.c        **** 	/*Init session according datasheet and sample code:
 295:main.c        **** 	 *https://www.buydisplay.com/serial-spi-0-71-inch-white-48x64-graphic-oled-display-ssd1306
 296:main.c        **** 	 * */
 297:main.c        **** 	DISP_RST_1;
 1627               		.loc 1 297 2 view .LVU540
 1628 029e 299A      		sbi 0x5,1
 298:main.c        **** 	_delay_ms(10);
 1629               		.loc 1 298 2 view .LVU541
 1630               	.LVL135:
 1631               	.LBB435:
 1632               	.LBI435:
 1633               		.file 2 "/usr/avr/include/util/delay.h"
   1:/usr/avr/include/util/delay.h **** /* Copyright (c) 2002, Marek Michalkiewicz
   2:/usr/avr/include/util/delay.h ****    Copyright (c) 2004,2005,2007 Joerg Wunsch
   3:/usr/avr/include/util/delay.h ****    Copyright (c) 2007  Florin-Viorel Petrov
   4:/usr/avr/include/util/delay.h ****    All rights reserved.
   5:/usr/avr/include/util/delay.h **** 
   6:/usr/avr/include/util/delay.h ****    Redistribution and use in source and binary forms, with or without
   7:/usr/avr/include/util/delay.h ****    modification, are permitted provided that the following conditions are met:
   8:/usr/avr/include/util/delay.h **** 
   9:/usr/avr/include/util/delay.h ****    * Redistributions of source code must retain the above copyright
  10:/usr/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer.
  11:/usr/avr/include/util/delay.h **** 
  12:/usr/avr/include/util/delay.h ****    * Redistributions in binary form must reproduce the above copyright
  13:/usr/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer in
  14:/usr/avr/include/util/delay.h ****      the documentation and/or other materials provided with the
  15:/usr/avr/include/util/delay.h ****      distribution.
  16:/usr/avr/include/util/delay.h **** 
  17:/usr/avr/include/util/delay.h ****    * Neither the name of the copyright holders nor the names of
  18:/usr/avr/include/util/delay.h ****      contributors may be used to endorse or promote products derived
  19:/usr/avr/include/util/delay.h ****      from this software without specific prior written permission.
  20:/usr/avr/include/util/delay.h **** 
  21:/usr/avr/include/util/delay.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/usr/avr/include/util/delay.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/usr/avr/include/util/delay.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/usr/avr/include/util/delay.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  25:/usr/avr/include/util/delay.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/usr/avr/include/util/delay.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/usr/avr/include/util/delay.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/usr/avr/include/util/delay.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/usr/avr/include/util/delay.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/usr/avr/include/util/delay.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/usr/avr/include/util/delay.h ****   POSSIBILITY OF SUCH DAMAGE. */
  32:/usr/avr/include/util/delay.h **** 
  33:/usr/avr/include/util/delay.h **** /* $Id: delay.h.in 2506 2016-02-08 10:05:45Z joerg_wunsch $ */
  34:/usr/avr/include/util/delay.h **** 
  35:/usr/avr/include/util/delay.h **** #ifndef _UTIL_DELAY_H_
  36:/usr/avr/include/util/delay.h **** #define _UTIL_DELAY_H_ 1
  37:/usr/avr/include/util/delay.h **** 
  38:/usr/avr/include/util/delay.h **** #ifndef __DOXYGEN__
  39:/usr/avr/include/util/delay.h **** #  ifndef __HAS_DELAY_CYCLES
  40:/usr/avr/include/util/delay.h **** #    define __HAS_DELAY_CYCLES 1
  41:/usr/avr/include/util/delay.h **** #  endif
  42:/usr/avr/include/util/delay.h **** #endif  /* __DOXYGEN__ */
  43:/usr/avr/include/util/delay.h **** 
  44:/usr/avr/include/util/delay.h **** #include <inttypes.h>
  45:/usr/avr/include/util/delay.h **** #include <util/delay_basic.h>
  46:/usr/avr/include/util/delay.h **** #include <math.h>
  47:/usr/avr/include/util/delay.h **** 
  48:/usr/avr/include/util/delay.h **** /** \file */
  49:/usr/avr/include/util/delay.h **** /** \defgroup util_delay <util/delay.h>: Convenience functions for busy-wait delay loops
  50:/usr/avr/include/util/delay.h ****     \code
  51:/usr/avr/include/util/delay.h ****     #define F_CPU 1000000UL  // 1 MHz
  52:/usr/avr/include/util/delay.h ****     //#define F_CPU 14.7456E6
  53:/usr/avr/include/util/delay.h ****     #include <util/delay.h>
  54:/usr/avr/include/util/delay.h ****     \endcode
  55:/usr/avr/include/util/delay.h **** 
  56:/usr/avr/include/util/delay.h ****     \note As an alternative method, it is possible to pass the
  57:/usr/avr/include/util/delay.h ****     F_CPU macro down to the compiler from the Makefile.
  58:/usr/avr/include/util/delay.h ****     Obviously, in that case, no \c \#define statement should be
  59:/usr/avr/include/util/delay.h ****     used.
  60:/usr/avr/include/util/delay.h **** 
  61:/usr/avr/include/util/delay.h ****     The functions in this header file are wrappers around the basic
  62:/usr/avr/include/util/delay.h ****     busy-wait functions from <util/delay_basic.h>.  They are meant as
  63:/usr/avr/include/util/delay.h ****     convenience functions where actual time values can be specified
  64:/usr/avr/include/util/delay.h ****     rather than a number of cycles to wait for.  The idea behind is
  65:/usr/avr/include/util/delay.h ****     that compile-time constant expressions will be eliminated by
  66:/usr/avr/include/util/delay.h ****     compiler optimization so floating-point expressions can be used
  67:/usr/avr/include/util/delay.h ****     to calculate the number of delay cycles needed based on the CPU
  68:/usr/avr/include/util/delay.h ****     frequency passed by the macro F_CPU.
  69:/usr/avr/include/util/delay.h **** 
  70:/usr/avr/include/util/delay.h ****     \note In order for these functions to work as intended, compiler
  71:/usr/avr/include/util/delay.h ****     optimizations <em>must</em> be enabled, and the delay time
  72:/usr/avr/include/util/delay.h ****     <em>must</em> be an expression that is a known constant at
  73:/usr/avr/include/util/delay.h ****     compile-time.  If these requirements are not met, the resulting
  74:/usr/avr/include/util/delay.h ****     delay will be much longer (and basically unpredictable), and
  75:/usr/avr/include/util/delay.h ****     applications that otherwise do not use floating-point calculations
  76:/usr/avr/include/util/delay.h ****     will experience severe code bloat by the floating-point library
  77:/usr/avr/include/util/delay.h ****     routines linked into the application.
  78:/usr/avr/include/util/delay.h **** 
  79:/usr/avr/include/util/delay.h ****     The functions available allow the specification of microsecond, and
  80:/usr/avr/include/util/delay.h ****     millisecond delays directly, using the application-supplied macro
  81:/usr/avr/include/util/delay.h ****     F_CPU as the CPU clock frequency (in Hertz).
  82:/usr/avr/include/util/delay.h **** 
  83:/usr/avr/include/util/delay.h **** */
  84:/usr/avr/include/util/delay.h **** 
  85:/usr/avr/include/util/delay.h **** #if !defined(__DOXYGEN__)
  86:/usr/avr/include/util/delay.h **** static __inline__ void _delay_us(double __us) __attribute__((__always_inline__));
  87:/usr/avr/include/util/delay.h **** static __inline__ void _delay_ms(double __ms) __attribute__((__always_inline__));
  88:/usr/avr/include/util/delay.h **** #endif
  89:/usr/avr/include/util/delay.h **** 
  90:/usr/avr/include/util/delay.h **** #ifndef F_CPU
  91:/usr/avr/include/util/delay.h **** /* prevent compiler error by supplying a default */
  92:/usr/avr/include/util/delay.h **** # warning "F_CPU not defined for <util/delay.h>"
  93:/usr/avr/include/util/delay.h **** /** \ingroup util_delay
  94:/usr/avr/include/util/delay.h ****     \def F_CPU
  95:/usr/avr/include/util/delay.h ****     \brief CPU frequency in Hz
  96:/usr/avr/include/util/delay.h **** 
  97:/usr/avr/include/util/delay.h ****     The macro F_CPU specifies the CPU frequency to be considered by
  98:/usr/avr/include/util/delay.h ****     the delay macros.  This macro is normally supplied by the
  99:/usr/avr/include/util/delay.h ****     environment (e.g. from within a project header, or the project's
 100:/usr/avr/include/util/delay.h ****     Makefile).  The value 1 MHz here is only provided as a "vanilla"
 101:/usr/avr/include/util/delay.h ****     fallback if no such user-provided definition could be found.
 102:/usr/avr/include/util/delay.h **** 
 103:/usr/avr/include/util/delay.h ****     In terms of the delay functions, the CPU frequency can be given as
 104:/usr/avr/include/util/delay.h ****     a floating-point constant (e.g. 3.6864E6 for 3.6864 MHz).
 105:/usr/avr/include/util/delay.h ****     However, the macros in <util/setbaud.h> require it to be an
 106:/usr/avr/include/util/delay.h ****     integer value.
 107:/usr/avr/include/util/delay.h ****  */
 108:/usr/avr/include/util/delay.h **** # define F_CPU 1000000UL
 109:/usr/avr/include/util/delay.h **** #endif
 110:/usr/avr/include/util/delay.h **** 
 111:/usr/avr/include/util/delay.h **** #ifndef __OPTIMIZE__
 112:/usr/avr/include/util/delay.h **** # warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
 113:/usr/avr/include/util/delay.h **** #endif
 114:/usr/avr/include/util/delay.h **** 
 115:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 116:/usr/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 117:/usr/avr/include/util/delay.h ****   __STDC_HOSTED__
 118:/usr/avr/include/util/delay.h **** #  include <math.h>
 119:/usr/avr/include/util/delay.h **** #endif
 120:/usr/avr/include/util/delay.h **** 
 121:/usr/avr/include/util/delay.h **** /**
 122:/usr/avr/include/util/delay.h ****    \ingroup util_delay
 123:/usr/avr/include/util/delay.h **** 
 124:/usr/avr/include/util/delay.h ****    Perform a delay of \c __ms milliseconds, using _delay_loop_2().
 125:/usr/avr/include/util/delay.h **** 
 126:/usr/avr/include/util/delay.h ****    The macro F_CPU is supposed to be defined to a
 127:/usr/avr/include/util/delay.h ****    constant defining the CPU clock frequency (in Hertz).
 128:/usr/avr/include/util/delay.h **** 
 129:/usr/avr/include/util/delay.h ****    The maximal possible delay is 262.14 ms / F_CPU in MHz.
 130:/usr/avr/include/util/delay.h **** 
 131:/usr/avr/include/util/delay.h ****    When the user request delay which exceed the maximum possible one,
 132:/usr/avr/include/util/delay.h ****    _delay_ms() provides a decreased resolution functionality. In this
 133:/usr/avr/include/util/delay.h ****    mode _delay_ms() will work with a resolution of 1/10 ms, providing
 134:/usr/avr/include/util/delay.h ****    delays up to 6.5535 seconds (independent from CPU frequency).  The
 135:/usr/avr/include/util/delay.h ****    user will not be informed about decreased resolution.
 136:/usr/avr/include/util/delay.h **** 
 137:/usr/avr/include/util/delay.h ****    If the avr-gcc toolchain has __builtin_avr_delay_cycles()
 138:/usr/avr/include/util/delay.h ****    support, maximal possible delay is 4294967.295 ms/ F_CPU in MHz. For
 139:/usr/avr/include/util/delay.h ****    values greater than the maximal possible delay, overflows results in
 140:/usr/avr/include/util/delay.h ****    no delay i.e., 0ms.
 141:/usr/avr/include/util/delay.h **** 
 142:/usr/avr/include/util/delay.h ****    Conversion of \c __ms into clock cycles may not always result in
 143:/usr/avr/include/util/delay.h ****    integer.  By default, the clock cycles rounded up to next
 144:/usr/avr/include/util/delay.h ****    integer. This ensures that the user gets at least \c __ms
 145:/usr/avr/include/util/delay.h ****    microseconds of delay.
 146:/usr/avr/include/util/delay.h **** 
 147:/usr/avr/include/util/delay.h ****    Alternatively, by defining the macro \c __DELAY_ROUND_DOWN__, or
 148:/usr/avr/include/util/delay.h ****    \c __DELAY_ROUND_CLOSEST__, before including this header file, the
 149:/usr/avr/include/util/delay.h ****    algorithm can be made to round down, or round to closest integer,
 150:/usr/avr/include/util/delay.h ****    respectively.
 151:/usr/avr/include/util/delay.h **** 
 152:/usr/avr/include/util/delay.h ****    \note
 153:/usr/avr/include/util/delay.h **** 
 154:/usr/avr/include/util/delay.h ****    The implementation of _delay_ms() based on
 155:/usr/avr/include/util/delay.h ****    __builtin_avr_delay_cycles() is not backward compatible with older
 156:/usr/avr/include/util/delay.h ****    implementations.  In order to get functionality backward compatible
 157:/usr/avr/include/util/delay.h ****    with previous versions, the macro \c "__DELAY_BACKWARD_COMPATIBLE__"
 158:/usr/avr/include/util/delay.h ****    must be defined before including this header file. Also, the
 159:/usr/avr/include/util/delay.h ****    backward compatible algorithm will be chosen if the code is
 160:/usr/avr/include/util/delay.h ****    compiled in a <em>freestanding environment</em> (GCC option
 161:/usr/avr/include/util/delay.h ****    \c -ffreestanding), as the math functions required for rounding are
 162:/usr/avr/include/util/delay.h ****    not available to the compiler then.
 163:/usr/avr/include/util/delay.h **** 
 164:/usr/avr/include/util/delay.h ****  */
 165:/usr/avr/include/util/delay.h **** void
 166:/usr/avr/include/util/delay.h **** _delay_ms(double __ms)
 1634               		.loc 2 166 1 view .LVU542
 1635               	.LBB436:
 167:/usr/avr/include/util/delay.h **** {
 168:/usr/avr/include/util/delay.h **** 	double __tmp ;
 1636               		.loc 2 168 2 view .LVU543
 169:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 170:/usr/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 171:/usr/avr/include/util/delay.h ****   __STDC_HOSTED__
 172:/usr/avr/include/util/delay.h **** 	uint32_t __ticks_dc;
 173:/usr/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 174:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e3) * __ms;
 175:/usr/avr/include/util/delay.h **** 
 176:/usr/avr/include/util/delay.h **** 	#if defined(__DELAY_ROUND_DOWN__)
 177:/usr/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)fabs(__tmp);
 178:/usr/avr/include/util/delay.h **** 
 179:/usr/avr/include/util/delay.h **** 	#elif defined(__DELAY_ROUND_CLOSEST__)
 180:/usr/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(fabs(__tmp)+0.5);
 181:/usr/avr/include/util/delay.h **** 
 182:/usr/avr/include/util/delay.h **** 	#else
 183:/usr/avr/include/util/delay.h **** 		//round up by default
 184:/usr/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
 185:/usr/avr/include/util/delay.h **** 	#endif
 186:/usr/avr/include/util/delay.h **** 
 187:/usr/avr/include/util/delay.h **** 	__builtin_avr_delay_cycles(__ticks_dc);
 188:/usr/avr/include/util/delay.h **** 
 189:/usr/avr/include/util/delay.h **** #else
 190:/usr/avr/include/util/delay.h **** 	uint16_t __ticks;
 1637               		.loc 2 190 2 view .LVU544
 191:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 4e3) * __ms;
 1638               		.loc 2 191 2 view .LVU545
 192:/usr/avr/include/util/delay.h **** 	if (__tmp < 1.0)
 1639               		.loc 2 192 2 view .LVU546
 193:/usr/avr/include/util/delay.h **** 		__ticks = 1;
 194:/usr/avr/include/util/delay.h **** 	else if (__tmp > 65535)
 1640               		.loc 2 194 7 view .LVU547
 195:/usr/avr/include/util/delay.h **** 	{
 196:/usr/avr/include/util/delay.h **** 		//	__ticks = requested delay in 1/10 ms
 197:/usr/avr/include/util/delay.h **** 		__ticks = (uint16_t) (__ms * 10.0);
 198:/usr/avr/include/util/delay.h **** 		while(__ticks)
 199:/usr/avr/include/util/delay.h **** 		{
 200:/usr/avr/include/util/delay.h **** 			// wait 1/10 ms
 201:/usr/avr/include/util/delay.h **** 			_delay_loop_2(((F_CPU) / 4e3) / 10);
 202:/usr/avr/include/util/delay.h **** 			__ticks --;
 203:/usr/avr/include/util/delay.h **** 		}
 204:/usr/avr/include/util/delay.h **** 		return;
 205:/usr/avr/include/util/delay.h **** 	}
 206:/usr/avr/include/util/delay.h **** 	else
 207:/usr/avr/include/util/delay.h **** 		__ticks = (uint16_t)__tmp;
 1641               		.loc 2 207 3 view .LVU548
 208:/usr/avr/include/util/delay.h **** 	_delay_loop_2(__ticks);
 1642               		.loc 2 208 2 view .LVU549
 1643               	.LBB437:
 1644               	.LBI437:
 1645               		.file 3 "/usr/avr/include/util/delay_basic.h"
   1:/usr/avr/include/util/delay_basic.h **** /* Copyright (c) 2002, Marek Michalkiewicz
   2:/usr/avr/include/util/delay_basic.h ****    Copyright (c) 2007 Joerg Wunsch
   3:/usr/avr/include/util/delay_basic.h ****    All rights reserved.
   4:/usr/avr/include/util/delay_basic.h **** 
   5:/usr/avr/include/util/delay_basic.h ****    Redistribution and use in source and binary forms, with or without
   6:/usr/avr/include/util/delay_basic.h ****    modification, are permitted provided that the following conditions are met:
   7:/usr/avr/include/util/delay_basic.h **** 
   8:/usr/avr/include/util/delay_basic.h ****    * Redistributions of source code must retain the above copyright
   9:/usr/avr/include/util/delay_basic.h ****      notice, this list of conditions and the following disclaimer.
  10:/usr/avr/include/util/delay_basic.h **** 
  11:/usr/avr/include/util/delay_basic.h ****    * Redistributions in binary form must reproduce the above copyright
  12:/usr/avr/include/util/delay_basic.h ****      notice, this list of conditions and the following disclaimer in
  13:/usr/avr/include/util/delay_basic.h ****      the documentation and/or other materials provided with the
  14:/usr/avr/include/util/delay_basic.h ****      distribution.
  15:/usr/avr/include/util/delay_basic.h **** 
  16:/usr/avr/include/util/delay_basic.h ****    * Neither the name of the copyright holders nor the names of
  17:/usr/avr/include/util/delay_basic.h ****      contributors may be used to endorse or promote products derived
  18:/usr/avr/include/util/delay_basic.h ****      from this software without specific prior written permission.
  19:/usr/avr/include/util/delay_basic.h **** 
  20:/usr/avr/include/util/delay_basic.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:/usr/avr/include/util/delay_basic.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:/usr/avr/include/util/delay_basic.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23:/usr/avr/include/util/delay_basic.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24:/usr/avr/include/util/delay_basic.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25:/usr/avr/include/util/delay_basic.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26:/usr/avr/include/util/delay_basic.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27:/usr/avr/include/util/delay_basic.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28:/usr/avr/include/util/delay_basic.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29:/usr/avr/include/util/delay_basic.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30:/usr/avr/include/util/delay_basic.h ****   POSSIBILITY OF SUCH DAMAGE. */
  31:/usr/avr/include/util/delay_basic.h **** 
  32:/usr/avr/include/util/delay_basic.h **** /* $Id: delay_basic.h 2453 2014-10-19 08:18:11Z saaadhu $ */
  33:/usr/avr/include/util/delay_basic.h **** 
  34:/usr/avr/include/util/delay_basic.h **** #ifndef _UTIL_DELAY_BASIC_H_
  35:/usr/avr/include/util/delay_basic.h **** #define _UTIL_DELAY_BASIC_H_ 1
  36:/usr/avr/include/util/delay_basic.h **** 
  37:/usr/avr/include/util/delay_basic.h **** #include <inttypes.h>
  38:/usr/avr/include/util/delay_basic.h **** 
  39:/usr/avr/include/util/delay_basic.h **** #if !defined(__DOXYGEN__)
  40:/usr/avr/include/util/delay_basic.h **** static __inline__ void _delay_loop_1(uint8_t __count) __attribute__((__always_inline__));
  41:/usr/avr/include/util/delay_basic.h **** static __inline__ void _delay_loop_2(uint16_t __count) __attribute__((__always_inline__));
  42:/usr/avr/include/util/delay_basic.h **** #endif
  43:/usr/avr/include/util/delay_basic.h **** 
  44:/usr/avr/include/util/delay_basic.h **** /** \file */
  45:/usr/avr/include/util/delay_basic.h **** /** \defgroup util_delay_basic <util/delay_basic.h>: Basic busy-wait delay loops
  46:/usr/avr/include/util/delay_basic.h ****     \code
  47:/usr/avr/include/util/delay_basic.h ****     #include <util/delay_basic.h>
  48:/usr/avr/include/util/delay_basic.h ****     \endcode
  49:/usr/avr/include/util/delay_basic.h **** 
  50:/usr/avr/include/util/delay_basic.h ****     The functions in this header file implement simple delay loops
  51:/usr/avr/include/util/delay_basic.h ****     that perform a busy-waiting.  They are typically used to
  52:/usr/avr/include/util/delay_basic.h ****     facilitate short delays in the program execution.  They are
  53:/usr/avr/include/util/delay_basic.h ****     implemented as count-down loops with a well-known CPU cycle
  54:/usr/avr/include/util/delay_basic.h ****     count per loop iteration.  As such, no other processing can
  55:/usr/avr/include/util/delay_basic.h ****     occur simultaneously.  It should be kept in mind that the
  56:/usr/avr/include/util/delay_basic.h ****     functions described here do not disable interrupts.
  57:/usr/avr/include/util/delay_basic.h **** 
  58:/usr/avr/include/util/delay_basic.h ****     In general, for long delays, the use of hardware timers is
  59:/usr/avr/include/util/delay_basic.h ****     much preferrable, as they free the CPU, and allow for
  60:/usr/avr/include/util/delay_basic.h ****     concurrent processing of other events while the timer is
  61:/usr/avr/include/util/delay_basic.h ****     running.  However, in particular for very short delays, the
  62:/usr/avr/include/util/delay_basic.h ****     overhead of setting up a hardware timer is too much compared
  63:/usr/avr/include/util/delay_basic.h ****     to the overall delay time.
  64:/usr/avr/include/util/delay_basic.h **** 
  65:/usr/avr/include/util/delay_basic.h ****     Two inline functions are provided for the actual delay algorithms.
  66:/usr/avr/include/util/delay_basic.h **** 
  67:/usr/avr/include/util/delay_basic.h **** */
  68:/usr/avr/include/util/delay_basic.h **** 
  69:/usr/avr/include/util/delay_basic.h **** /** \ingroup util_delay_basic
  70:/usr/avr/include/util/delay_basic.h **** 
  71:/usr/avr/include/util/delay_basic.h ****     Delay loop using an 8-bit counter \c __count, so up to 256
  72:/usr/avr/include/util/delay_basic.h ****     iterations are possible.  (The value 256 would have to be passed
  73:/usr/avr/include/util/delay_basic.h ****     as 0.)  The loop executes three CPU cycles per iteration, not
  74:/usr/avr/include/util/delay_basic.h ****     including the overhead the compiler needs to setup the counter
  75:/usr/avr/include/util/delay_basic.h ****     register.
  76:/usr/avr/include/util/delay_basic.h **** 
  77:/usr/avr/include/util/delay_basic.h ****     Thus, at a CPU speed of 1 MHz, delays of up to 768 microseconds
  78:/usr/avr/include/util/delay_basic.h ****     can be achieved.
  79:/usr/avr/include/util/delay_basic.h **** */
  80:/usr/avr/include/util/delay_basic.h **** void
  81:/usr/avr/include/util/delay_basic.h **** _delay_loop_1(uint8_t __count)
  82:/usr/avr/include/util/delay_basic.h **** {
  83:/usr/avr/include/util/delay_basic.h **** 	__asm__ volatile (
  84:/usr/avr/include/util/delay_basic.h **** 		"1: dec %0" "\n\t"
  85:/usr/avr/include/util/delay_basic.h **** 		"brne 1b"
  86:/usr/avr/include/util/delay_basic.h **** 		: "=r" (__count)
  87:/usr/avr/include/util/delay_basic.h **** 		: "0" (__count)
  88:/usr/avr/include/util/delay_basic.h **** 	);
  89:/usr/avr/include/util/delay_basic.h **** }
  90:/usr/avr/include/util/delay_basic.h **** 
  91:/usr/avr/include/util/delay_basic.h **** /** \ingroup util_delay_basic
  92:/usr/avr/include/util/delay_basic.h **** 
  93:/usr/avr/include/util/delay_basic.h ****     Delay loop using a 16-bit counter \c __count, so up to 65536
  94:/usr/avr/include/util/delay_basic.h ****     iterations are possible.  (The value 65536 would have to be
  95:/usr/avr/include/util/delay_basic.h ****     passed as 0.)  The loop executes four CPU cycles per iteration,
  96:/usr/avr/include/util/delay_basic.h ****     not including the overhead the compiler requires to setup the
  97:/usr/avr/include/util/delay_basic.h ****     counter register pair.
  98:/usr/avr/include/util/delay_basic.h **** 
  99:/usr/avr/include/util/delay_basic.h ****     Thus, at a CPU speed of 1 MHz, delays of up to about 262.1
 100:/usr/avr/include/util/delay_basic.h ****     milliseconds can be achieved.
 101:/usr/avr/include/util/delay_basic.h ****  */
 102:/usr/avr/include/util/delay_basic.h **** void
 103:/usr/avr/include/util/delay_basic.h **** _delay_loop_2(uint16_t __count)
 1646               		.loc 3 103 1 view .LVU550
 1647               	.LBB438:
 104:/usr/avr/include/util/delay_basic.h **** {
 105:/usr/avr/include/util/delay_basic.h **** 	__asm__ volatile (
 1648               		.loc 3 105 2 view .LVU551
 1649 02a0 80E2      		ldi r24,lo8(32)
 1650 02a2 9EE4      		ldi r25,lo8(78)
 1651 02a4 FC01      		movw r30,r24
 1652               	/* #APP */
 1653               	 ;  105 "/usr/avr/include/util/delay_basic.h" 1
 1654 02a6 3197      		1: sbiw r30,1
 1655 02a8 01F4      		brne 1b
 1656               	 ;  0 "" 2
 1657               	.LVL136:
 1658               		.loc 3 105 2 is_stmt 0 view .LVU552
 1659               	/* #NOAPP */
 1660               	.LBE438:
 1661               	.LBE437:
 1662               	.LBE436:
 1663               	.LBE435:
 299:main.c        **** 	DISP_RST_0;
 1664               		.loc 1 299 2 is_stmt 1 view .LVU553
 1665 02aa 2998      		cbi 0x5,1
 300:main.c        **** 	_delay_ms(20);
 1666               		.loc 1 300 2 view .LVU554
 1667               	.LVL137:
 1668               	.LBB439:
 1669               	.LBI439:
 166:/usr/avr/include/util/delay.h **** {
 1670               		.loc 2 166 1 view .LVU555
 1671               	.LBB440:
 168:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 1672               		.loc 2 168 2 view .LVU556
 190:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 4e3) * __ms;
 1673               		.loc 2 190 2 view .LVU557
 191:/usr/avr/include/util/delay.h **** 	if (__tmp < 1.0)
 1674               		.loc 2 191 2 view .LVU558
 192:/usr/avr/include/util/delay.h **** 		__ticks = 1;
 1675               		.loc 2 192 2 view .LVU559
 194:/usr/avr/include/util/delay.h **** 	{
 1676               		.loc 2 194 7 view .LVU560
 207:/usr/avr/include/util/delay.h **** 	_delay_loop_2(__ticks);
 1677               		.loc 2 207 3 view .LVU561
 1678               		.loc 2 208 2 view .LVU562
 1679               	.LBB441:
 1680               	.LBI441:
 103:/usr/avr/include/util/delay_basic.h **** {
 1681               		.loc 3 103 1 view .LVU563
 1682               	.LBB442:
 1683               		.loc 3 105 2 view .LVU564
 1684 02ac E0E4      		ldi r30,lo8(64)
 1685 02ae FCE9      		ldi r31,lo8(-100)
 1686               	/* #APP */
 1687               	 ;  105 "/usr/avr/include/util/delay_basic.h" 1
 1688 02b0 3197      		1: sbiw r30,1
 1689 02b2 01F4      		brne 1b
 1690               	 ;  0 "" 2
 1691               	.LVL138:
 1692               		.loc 3 105 2 is_stmt 0 view .LVU565
 1693               	/* #NOAPP */
 1694               	.LBE442:
 1695               	.LBE441:
 1696               	.LBE440:
 1697               	.LBE439:
 301:main.c        **** 	DISP_RST_1;
 1698               		.loc 1 301 2 is_stmt 1 view .LVU566
 1699 02b4 299A      		sbi 0x5,1
 302:main.c        **** 	_delay_ms(10);
 1700               		.loc 1 302 2 view .LVU567
 1701               	.LVL139:
 1702               	.LBB443:
 1703               	.LBI443:
 166:/usr/avr/include/util/delay.h **** {
 1704               		.loc 2 166 1 view .LVU568
 1705               	.LBB444:
 168:/usr/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 1706               		.loc 2 168 2 view .LVU569
 190:/usr/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 4e3) * __ms;
 1707               		.loc 2 190 2 view .LVU570
 191:/usr/avr/include/util/delay.h **** 	if (__tmp < 1.0)
 1708               		.loc 2 191 2 view .LVU571
 192:/usr/avr/include/util/delay.h **** 		__ticks = 1;
 1709               		.loc 2 192 2 view .LVU572
 194:/usr/avr/include/util/delay.h **** 	{
 1710               		.loc 2 194 7 view .LVU573
 207:/usr/avr/include/util/delay.h **** 	_delay_loop_2(__ticks);
 1711               		.loc 2 207 3 view .LVU574
 1712               		.loc 2 208 2 view .LVU575
 1713               	.LBB445:
 1714               	.LBI445:
 103:/usr/avr/include/util/delay_basic.h **** {
 1715               		.loc 3 103 1 view .LVU576
 1716               	.LBB446:
 1717               		.loc 3 105 2 view .LVU577
 1718               	/* #APP */
 1719               	 ;  105 "/usr/avr/include/util/delay_basic.h" 1
 1720 02b6 0197      		1: sbiw r24,1
 1721 02b8 01F4      		brne 1b
 1722               	 ;  0 "" 2
 1723               	.LVL140:
 1724               		.loc 3 105 2 is_stmt 0 view .LVU578
 1725               	/* #NOAPP */
 1726               	.LBE446:
 1727               	.LBE445:
 1728               	.LBE444:
 1729               	.LBE443:
 303:main.c        **** 	DISP_COMM;
 1730               		.loc 1 303 2 is_stmt 1 view .LVU579
 1731 02ba 2A98      		cbi 0x5,2
 304:main.c        **** 	CS_DISP_0;		
 1732               		.loc 1 304 2 view .LVU580
 1733 02bc 2898      		cbi 0x5,0
 305:main.c        **** 	send_command(0xae);//--turn off oled panel
 1734               		.loc 1 305 2 view .LVU581
 1735               	.LVL141:
 1736               	.LBB447:
 1737               	.LBI447:
 195:main.c        **** {
 1738               		.loc 1 195 6 view .LVU582
 1739               	.LBB448:
 197:main.c        **** 	CS_DISP_0;
 1740               		.loc 1 197 2 view .LVU583
 1741 02be 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1742               		.loc 1 198 2 view .LVU584
 1743 02c0 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1744               		.loc 1 199 2 view .LVU585
 1745               	.LVL142:
 1746               	.LBB449:
 1747               	.LBI449:
 181:main.c        **** {
 1748               		.loc 1 181 6 view .LVU586
 1749               	.LBB450:
 184:main.c        **** 	/* Wait for transmission complete */
 1750               		.loc 1 184 2 view .LVU587
 184:main.c        **** 	/* Wait for transmission complete */
 1751               		.loc 1 184 8 is_stmt 0 view .LVU588
 1752 02c2 8EEA      		ldi r24,lo8(-82)
 1753 02c4 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1754               		.loc 1 186 2 is_stmt 1 view .LVU589
 1755               	.L91:
 186:main.c        **** }
 1756               		.loc 1 186 29 view .LVU590
 186:main.c        **** }
 1757               		.loc 1 186 7 view .LVU591
 1758 02c6 0DB4      		in __tmp_reg__,0x2d
 1759 02c8 07FE      		sbrs __tmp_reg__,7
 1760 02ca 00C0      		rjmp .L91
 1761               	.LVL143:
 186:main.c        **** }
 1762               		.loc 1 186 7 is_stmt 0 view .LVU592
 1763               	.LBE450:
 1764               	.LBE449:
 200:main.c        **** }
 1765               		.loc 1 200 2 is_stmt 1 view .LVU593
 1766 02cc 289A      		sbi 0x5,0
 1767               	.LVL144:
 200:main.c        **** }
 1768               		.loc 1 200 2 is_stmt 0 view .LVU594
 1769               	.LBE448:
 1770               	.LBE447:
 306:main.c        **** 	send_command(0xd5);//--set display clock divide ratio/oscillator frequency
 1771               		.loc 1 306 2 is_stmt 1 view .LVU595
 1772               	.LBB451:
 1773               	.LBI451:
 195:main.c        **** {
 1774               		.loc 1 195 6 view .LVU596
 1775               	.LBB452:
 197:main.c        **** 	CS_DISP_0;
 1776               		.loc 1 197 2 view .LVU597
 1777 02ce 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1778               		.loc 1 198 2 view .LVU598
 1779 02d0 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1780               		.loc 1 199 2 view .LVU599
 1781               	.LVL145:
 1782               	.LBB453:
 1783               	.LBI453:
 181:main.c        **** {
 1784               		.loc 1 181 6 view .LVU600
 1785               	.LBB454:
 184:main.c        **** 	/* Wait for transmission complete */
 1786               		.loc 1 184 2 view .LVU601
 184:main.c        **** 	/* Wait for transmission complete */
 1787               		.loc 1 184 8 is_stmt 0 view .LVU602
 1788 02d2 85ED      		ldi r24,lo8(-43)
 1789 02d4 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1790               		.loc 1 186 2 is_stmt 1 view .LVU603
 1791               	.L92:
 186:main.c        **** }
 1792               		.loc 1 186 29 view .LVU604
 186:main.c        **** }
 1793               		.loc 1 186 7 view .LVU605
 1794 02d6 0DB4      		in __tmp_reg__,0x2d
 1795 02d8 07FE      		sbrs __tmp_reg__,7
 1796 02da 00C0      		rjmp .L92
 1797               	.LVL146:
 186:main.c        **** }
 1798               		.loc 1 186 7 is_stmt 0 view .LVU606
 1799               	.LBE454:
 1800               	.LBE453:
 200:main.c        **** }
 1801               		.loc 1 200 2 is_stmt 1 view .LVU607
 1802 02dc 289A      		sbi 0x5,0
 1803               	.LVL147:
 200:main.c        **** }
 1804               		.loc 1 200 2 is_stmt 0 view .LVU608
 1805               	.LBE452:
 1806               	.LBE451:
 307:main.c        **** 	send_command(0x80);//--set divide ratio
 1807               		.loc 1 307 2 is_stmt 1 view .LVU609
 1808               	.LBB455:
 1809               	.LBI455:
 195:main.c        **** {
 1810               		.loc 1 195 6 view .LVU610
 1811               	.LBB456:
 197:main.c        **** 	CS_DISP_0;
 1812               		.loc 1 197 2 view .LVU611
 1813 02de 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1814               		.loc 1 198 2 view .LVU612
 1815 02e0 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1816               		.loc 1 199 2 view .LVU613
 1817               	.LVL148:
 1818               	.LBB457:
 1819               	.LBI457:
 181:main.c        **** {
 1820               		.loc 1 181 6 view .LVU614
 1821               	.LBB458:
 184:main.c        **** 	/* Wait for transmission complete */
 1822               		.loc 1 184 2 view .LVU615
 184:main.c        **** 	/* Wait for transmission complete */
 1823               		.loc 1 184 8 is_stmt 0 view .LVU616
 1824 02e2 80E8      		ldi r24,lo8(-128)
 1825 02e4 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1826               		.loc 1 186 2 is_stmt 1 view .LVU617
 1827               	.L93:
 186:main.c        **** }
 1828               		.loc 1 186 29 view .LVU618
 186:main.c        **** }
 1829               		.loc 1 186 7 view .LVU619
 1830 02e6 0DB4      		in __tmp_reg__,0x2d
 1831 02e8 07FE      		sbrs __tmp_reg__,7
 1832 02ea 00C0      		rjmp .L93
 1833               	.LVL149:
 186:main.c        **** }
 1834               		.loc 1 186 7 is_stmt 0 view .LVU620
 1835               	.LBE458:
 1836               	.LBE457:
 200:main.c        **** }
 1837               		.loc 1 200 2 is_stmt 1 view .LVU621
 1838 02ec 289A      		sbi 0x5,0
 1839               	.LVL150:
 200:main.c        **** }
 1840               		.loc 1 200 2 is_stmt 0 view .LVU622
 1841               	.LBE456:
 1842               	.LBE455:
 308:main.c        **** 	send_command(0xa8);//--set multiplex ratio(1 to 64)
 1843               		.loc 1 308 2 is_stmt 1 view .LVU623
 1844               	.LBB459:
 1845               	.LBI459:
 195:main.c        **** {
 1846               		.loc 1 195 6 view .LVU624
 1847               	.LBB460:
 197:main.c        **** 	CS_DISP_0;
 1848               		.loc 1 197 2 view .LVU625
 1849 02ee 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1850               		.loc 1 198 2 view .LVU626
 1851 02f0 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1852               		.loc 1 199 2 view .LVU627
 1853               	.LVL151:
 1854               	.LBB461:
 1855               	.LBI461:
 181:main.c        **** {
 1856               		.loc 1 181 6 view .LVU628
 1857               	.LBB462:
 184:main.c        **** 	/* Wait for transmission complete */
 1858               		.loc 1 184 2 view .LVU629
 184:main.c        **** 	/* Wait for transmission complete */
 1859               		.loc 1 184 8 is_stmt 0 view .LVU630
 1860 02f2 88EA      		ldi r24,lo8(-88)
 1861 02f4 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1862               		.loc 1 186 2 is_stmt 1 view .LVU631
 1863               	.L94:
 186:main.c        **** }
 1864               		.loc 1 186 29 view .LVU632
 186:main.c        **** }
 1865               		.loc 1 186 7 view .LVU633
 1866 02f6 0DB4      		in __tmp_reg__,0x2d
 1867 02f8 07FE      		sbrs __tmp_reg__,7
 1868 02fa 00C0      		rjmp .L94
 1869               	.LVL152:
 186:main.c        **** }
 1870               		.loc 1 186 7 is_stmt 0 view .LVU634
 1871               	.LBE462:
 1872               	.LBE461:
 200:main.c        **** }
 1873               		.loc 1 200 2 is_stmt 1 view .LVU635
 1874 02fc 289A      		sbi 0x5,0
 1875               	.LVL153:
 200:main.c        **** }
 1876               		.loc 1 200 2 is_stmt 0 view .LVU636
 1877               	.LBE460:
 1878               	.LBE459:
 309:main.c        **** 	send_command(0x3f);//--1/64 duty orig 3f
 1879               		.loc 1 309 2 is_stmt 1 view .LVU637
 1880               	.LBB463:
 1881               	.LBI463:
 195:main.c        **** {
 1882               		.loc 1 195 6 view .LVU638
 1883               	.LBB464:
 197:main.c        **** 	CS_DISP_0;
 1884               		.loc 1 197 2 view .LVU639
 1885 02fe 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1886               		.loc 1 198 2 view .LVU640
 1887 0300 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1888               		.loc 1 199 2 view .LVU641
 1889               	.LVL154:
 1890               	.LBB465:
 1891               	.LBI465:
 181:main.c        **** {
 1892               		.loc 1 181 6 view .LVU642
 1893               	.LBB466:
 184:main.c        **** 	/* Wait for transmission complete */
 1894               		.loc 1 184 2 view .LVU643
 184:main.c        **** 	/* Wait for transmission complete */
 1895               		.loc 1 184 8 is_stmt 0 view .LVU644
 1896 0302 8FE3      		ldi r24,lo8(63)
 1897 0304 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1898               		.loc 1 186 2 is_stmt 1 view .LVU645
 1899               	.L95:
 186:main.c        **** }
 1900               		.loc 1 186 29 view .LVU646
 186:main.c        **** }
 1901               		.loc 1 186 7 view .LVU647
 1902 0306 0DB4      		in __tmp_reg__,0x2d
 1903 0308 07FE      		sbrs __tmp_reg__,7
 1904 030a 00C0      		rjmp .L95
 1905               	.LVL155:
 186:main.c        **** }
 1906               		.loc 1 186 7 is_stmt 0 view .LVU648
 1907               	.LBE466:
 1908               	.LBE465:
 200:main.c        **** }
 1909               		.loc 1 200 2 is_stmt 1 view .LVU649
 1910 030c 289A      		sbi 0x5,0
 1911               	.LVL156:
 200:main.c        **** }
 1912               		.loc 1 200 2 is_stmt 0 view .LVU650
 1913               	.LBE464:
 1914               	.LBE463:
 310:main.c        **** 	send_command(0xd3);//-set display offset
 1915               		.loc 1 310 2 is_stmt 1 view .LVU651
 1916               	.LBB467:
 1917               	.LBI467:
 195:main.c        **** {
 1918               		.loc 1 195 6 view .LVU652
 1919               	.LBB468:
 197:main.c        **** 	CS_DISP_0;
 1920               		.loc 1 197 2 view .LVU653
 1921 030e 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1922               		.loc 1 198 2 view .LVU654
 1923 0310 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1924               		.loc 1 199 2 view .LVU655
 1925               	.LVL157:
 1926               	.LBB469:
 1927               	.LBI469:
 181:main.c        **** {
 1928               		.loc 1 181 6 view .LVU656
 1929               	.LBB470:
 184:main.c        **** 	/* Wait for transmission complete */
 1930               		.loc 1 184 2 view .LVU657
 184:main.c        **** 	/* Wait for transmission complete */
 1931               		.loc 1 184 8 is_stmt 0 view .LVU658
 1932 0312 83ED      		ldi r24,lo8(-45)
 1933 0314 8EBD      		out 0x2e,r24
 186:main.c        **** }
 1934               		.loc 1 186 2 is_stmt 1 view .LVU659
 1935               	.L96:
 186:main.c        **** }
 1936               		.loc 1 186 29 view .LVU660
 186:main.c        **** }
 1937               		.loc 1 186 7 view .LVU661
 1938 0316 0DB4      		in __tmp_reg__,0x2d
 1939 0318 07FE      		sbrs __tmp_reg__,7
 1940 031a 00C0      		rjmp .L96
 1941               	.LVL158:
 186:main.c        **** }
 1942               		.loc 1 186 7 is_stmt 0 view .LVU662
 1943               	.LBE470:
 1944               	.LBE469:
 200:main.c        **** }
 1945               		.loc 1 200 2 is_stmt 1 view .LVU663
 1946 031c 289A      		sbi 0x5,0
 1947               	.LVL159:
 200:main.c        **** }
 1948               		.loc 1 200 2 is_stmt 0 view .LVU664
 1949               	.LBE468:
 1950               	.LBE467:
 311:main.c        **** 	send_command(0x00);//-not offset
 1951               		.loc 1 311 2 is_stmt 1 view .LVU665
 1952               	.LBB471:
 1953               	.LBI471:
 195:main.c        **** {
 1954               		.loc 1 195 6 view .LVU666
 1955               	.LBB472:
 197:main.c        **** 	CS_DISP_0;
 1956               		.loc 1 197 2 view .LVU667
 1957 031e 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1958               		.loc 1 198 2 view .LVU668
 1959 0320 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1960               		.loc 1 199 2 view .LVU669
 1961               	.LVL160:
 1962               	.LBB473:
 1963               	.LBI473:
 181:main.c        **** {
 1964               		.loc 1 181 6 view .LVU670
 1965               	.LBB474:
 184:main.c        **** 	/* Wait for transmission complete */
 1966               		.loc 1 184 2 view .LVU671
 184:main.c        **** 	/* Wait for transmission complete */
 1967               		.loc 1 184 8 is_stmt 0 view .LVU672
 1968 0322 1EBC      		out 0x2e,__zero_reg__
 186:main.c        **** }
 1969               		.loc 1 186 2 is_stmt 1 view .LVU673
 1970               	.L97:
 186:main.c        **** }
 1971               		.loc 1 186 29 view .LVU674
 186:main.c        **** }
 1972               		.loc 1 186 7 view .LVU675
 1973 0324 0DB4      		in __tmp_reg__,0x2d
 1974 0326 07FE      		sbrs __tmp_reg__,7
 1975 0328 00C0      		rjmp .L97
 1976               	.LVL161:
 186:main.c        **** }
 1977               		.loc 1 186 7 is_stmt 0 view .LVU676
 1978               	.LBE474:
 1979               	.LBE473:
 200:main.c        **** }
 1980               		.loc 1 200 2 is_stmt 1 view .LVU677
 1981 032a 289A      		sbi 0x5,0
 1982               	.LVL162:
 200:main.c        **** }
 1983               		.loc 1 200 2 is_stmt 0 view .LVU678
 1984               	.LBE472:
 1985               	.LBE471:
 312:main.c        **** 	send_command(0x8d);//--set Charge Pump enable/disable
 1986               		.loc 1 312 2 is_stmt 1 view .LVU679
 1987               	.LBB475:
 1988               	.LBI475:
 195:main.c        **** {
 1989               		.loc 1 195 6 view .LVU680
 1990               	.LBB476:
 197:main.c        **** 	CS_DISP_0;
 1991               		.loc 1 197 2 view .LVU681
 1992 032c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 1993               		.loc 1 198 2 view .LVU682
 1994 032e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 1995               		.loc 1 199 2 view .LVU683
 1996               	.LVL163:
 1997               	.LBB477:
 1998               	.LBI477:
 181:main.c        **** {
 1999               		.loc 1 181 6 view .LVU684
 2000               	.LBB478:
 184:main.c        **** 	/* Wait for transmission complete */
 2001               		.loc 1 184 2 view .LVU685
 184:main.c        **** 	/* Wait for transmission complete */
 2002               		.loc 1 184 8 is_stmt 0 view .LVU686
 2003 0330 8DE8      		ldi r24,lo8(-115)
 2004 0332 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2005               		.loc 1 186 2 is_stmt 1 view .LVU687
 2006               	.L98:
 186:main.c        **** }
 2007               		.loc 1 186 29 view .LVU688
 186:main.c        **** }
 2008               		.loc 1 186 7 view .LVU689
 2009 0334 0DB4      		in __tmp_reg__,0x2d
 2010 0336 07FE      		sbrs __tmp_reg__,7
 2011 0338 00C0      		rjmp .L98
 2012               	.LVL164:
 186:main.c        **** }
 2013               		.loc 1 186 7 is_stmt 0 view .LVU690
 2014               	.LBE478:
 2015               	.LBE477:
 200:main.c        **** }
 2016               		.loc 1 200 2 is_stmt 1 view .LVU691
 2017 033a 289A      		sbi 0x5,0
 2018               	.LVL165:
 200:main.c        **** }
 2019               		.loc 1 200 2 is_stmt 0 view .LVU692
 2020               	.LBE476:
 2021               	.LBE475:
 313:main.c        **** 	send_command(0x14);//--set(0x10) disable
 2022               		.loc 1 313 2 is_stmt 1 view .LVU693
 2023               	.LBB479:
 2024               	.LBI479:
 195:main.c        **** {
 2025               		.loc 1 195 6 view .LVU694
 2026               	.LBB480:
 197:main.c        **** 	CS_DISP_0;
 2027               		.loc 1 197 2 view .LVU695
 2028 033c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2029               		.loc 1 198 2 view .LVU696
 2030 033e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2031               		.loc 1 199 2 view .LVU697
 2032               	.LVL166:
 2033               	.LBB481:
 2034               	.LBI481:
 181:main.c        **** {
 2035               		.loc 1 181 6 view .LVU698
 2036               	.LBB482:
 184:main.c        **** 	/* Wait for transmission complete */
 2037               		.loc 1 184 2 view .LVU699
 184:main.c        **** 	/* Wait for transmission complete */
 2038               		.loc 1 184 8 is_stmt 0 view .LVU700
 2039 0340 84E1      		ldi r24,lo8(20)
 2040 0342 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2041               		.loc 1 186 2 is_stmt 1 view .LVU701
 2042               	.L99:
 186:main.c        **** }
 2043               		.loc 1 186 29 view .LVU702
 186:main.c        **** }
 2044               		.loc 1 186 7 view .LVU703
 2045 0344 0DB4      		in __tmp_reg__,0x2d
 2046 0346 07FE      		sbrs __tmp_reg__,7
 2047 0348 00C0      		rjmp .L99
 2048               	.LVL167:
 186:main.c        **** }
 2049               		.loc 1 186 7 is_stmt 0 view .LVU704
 2050               	.LBE482:
 2051               	.LBE481:
 200:main.c        **** }
 2052               		.loc 1 200 2 is_stmt 1 view .LVU705
 2053 034a 289A      		sbi 0x5,0
 2054               	.LVL168:
 200:main.c        **** }
 2055               		.loc 1 200 2 is_stmt 0 view .LVU706
 2056               	.LBE480:
 2057               	.LBE479:
 314:main.c        **** 	send_command(0xa6);//--set normal display
 2058               		.loc 1 314 2 is_stmt 1 view .LVU707
 2059               	.LBB483:
 2060               	.LBI483:
 195:main.c        **** {
 2061               		.loc 1 195 6 view .LVU708
 2062               	.LBB484:
 197:main.c        **** 	CS_DISP_0;
 2063               		.loc 1 197 2 view .LVU709
 2064 034c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2065               		.loc 1 198 2 view .LVU710
 2066 034e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2067               		.loc 1 199 2 view .LVU711
 2068               	.LVL169:
 2069               	.LBB485:
 2070               	.LBI485:
 181:main.c        **** {
 2071               		.loc 1 181 6 view .LVU712
 2072               	.LBB486:
 184:main.c        **** 	/* Wait for transmission complete */
 2073               		.loc 1 184 2 view .LVU713
 184:main.c        **** 	/* Wait for transmission complete */
 2074               		.loc 1 184 8 is_stmt 0 view .LVU714
 2075 0350 86EA      		ldi r24,lo8(-90)
 2076 0352 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2077               		.loc 1 186 2 is_stmt 1 view .LVU715
 2078               	.L100:
 186:main.c        **** }
 2079               		.loc 1 186 29 view .LVU716
 186:main.c        **** }
 2080               		.loc 1 186 7 view .LVU717
 2081 0354 0DB4      		in __tmp_reg__,0x2d
 2082 0356 07FE      		sbrs __tmp_reg__,7
 2083 0358 00C0      		rjmp .L100
 2084               	.LVL170:
 186:main.c        **** }
 2085               		.loc 1 186 7 is_stmt 0 view .LVU718
 2086               	.LBE486:
 2087               	.LBE485:
 200:main.c        **** }
 2088               		.loc 1 200 2 is_stmt 1 view .LVU719
 2089 035a 289A      		sbi 0x5,0
 2090               	.LVL171:
 200:main.c        **** }
 2091               		.loc 1 200 2 is_stmt 0 view .LVU720
 2092               	.LBE484:
 2093               	.LBE483:
 315:main.c        **** 	send_command(0xa4);// Disable Entire Display On orig a4
 2094               		.loc 1 315 2 is_stmt 1 view .LVU721
 2095               	.LBB487:
 2096               	.LBI487:
 195:main.c        **** {
 2097               		.loc 1 195 6 view .LVU722
 2098               	.LBB488:
 197:main.c        **** 	CS_DISP_0;
 2099               		.loc 1 197 2 view .LVU723
 2100 035c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2101               		.loc 1 198 2 view .LVU724
 2102 035e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2103               		.loc 1 199 2 view .LVU725
 2104               	.LVL172:
 2105               	.LBB489:
 2106               	.LBI489:
 181:main.c        **** {
 2107               		.loc 1 181 6 view .LVU726
 2108               	.LBB490:
 184:main.c        **** 	/* Wait for transmission complete */
 2109               		.loc 1 184 2 view .LVU727
 184:main.c        **** 	/* Wait for transmission complete */
 2110               		.loc 1 184 8 is_stmt 0 view .LVU728
 2111 0360 84EA      		ldi r24,lo8(-92)
 2112 0362 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2113               		.loc 1 186 2 is_stmt 1 view .LVU729
 2114               	.L101:
 186:main.c        **** }
 2115               		.loc 1 186 29 view .LVU730
 186:main.c        **** }
 2116               		.loc 1 186 7 view .LVU731
 2117 0364 0DB4      		in __tmp_reg__,0x2d
 2118 0366 07FE      		sbrs __tmp_reg__,7
 2119 0368 00C0      		rjmp .L101
 2120               	.LVL173:
 186:main.c        **** }
 2121               		.loc 1 186 7 is_stmt 0 view .LVU732
 2122               	.LBE490:
 2123               	.LBE489:
 200:main.c        **** }
 2124               		.loc 1 200 2 is_stmt 1 view .LVU733
 2125 036a 289A      		sbi 0x5,0
 2126               	.LVL174:
 200:main.c        **** }
 2127               		.loc 1 200 2 is_stmt 0 view .LVU734
 2128               	.LBE488:
 2129               	.LBE487:
 316:main.c        **** 	send_command(0xa1);//--set segment re-map 128 to 0
 2130               		.loc 1 316 2 is_stmt 1 view .LVU735
 2131               	.LBB491:
 2132               	.LBI491:
 195:main.c        **** {
 2133               		.loc 1 195 6 view .LVU736
 2134               	.LBB492:
 197:main.c        **** 	CS_DISP_0;
 2135               		.loc 1 197 2 view .LVU737
 2136 036c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2137               		.loc 1 198 2 view .LVU738
 2138 036e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2139               		.loc 1 199 2 view .LVU739
 2140               	.LVL175:
 2141               	.LBB493:
 2142               	.LBI493:
 181:main.c        **** {
 2143               		.loc 1 181 6 view .LVU740
 2144               	.LBB494:
 184:main.c        **** 	/* Wait for transmission complete */
 2145               		.loc 1 184 2 view .LVU741
 184:main.c        **** 	/* Wait for transmission complete */
 2146               		.loc 1 184 8 is_stmt 0 view .LVU742
 2147 0370 81EA      		ldi r24,lo8(-95)
 2148 0372 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2149               		.loc 1 186 2 is_stmt 1 view .LVU743
 2150               	.L102:
 186:main.c        **** }
 2151               		.loc 1 186 29 view .LVU744
 186:main.c        **** }
 2152               		.loc 1 186 7 view .LVU745
 2153 0374 0DB4      		in __tmp_reg__,0x2d
 2154 0376 07FE      		sbrs __tmp_reg__,7
 2155 0378 00C0      		rjmp .L102
 2156               	.LVL176:
 186:main.c        **** }
 2157               		.loc 1 186 7 is_stmt 0 view .LVU746
 2158               	.LBE494:
 2159               	.LBE493:
 200:main.c        **** }
 2160               		.loc 1 200 2 is_stmt 1 view .LVU747
 2161 037a 289A      		sbi 0x5,0
 2162               	.LVL177:
 200:main.c        **** }
 2163               		.loc 1 200 2 is_stmt 0 view .LVU748
 2164               	.LBE492:
 2165               	.LBE491:
 317:main.c        **** 	send_command(0xC8);//--Set COM Output Scan Direction 64 to 0
 2166               		.loc 1 317 2 is_stmt 1 view .LVU749
 2167               	.LBB495:
 2168               	.LBI495:
 195:main.c        **** {
 2169               		.loc 1 195 6 view .LVU750
 2170               	.LBB496:
 197:main.c        **** 	CS_DISP_0;
 2171               		.loc 1 197 2 view .LVU751
 2172 037c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2173               		.loc 1 198 2 view .LVU752
 2174 037e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2175               		.loc 1 199 2 view .LVU753
 2176               	.LVL178:
 2177               	.LBB497:
 2178               	.LBI497:
 181:main.c        **** {
 2179               		.loc 1 181 6 view .LVU754
 2180               	.LBB498:
 184:main.c        **** 	/* Wait for transmission complete */
 2181               		.loc 1 184 2 view .LVU755
 184:main.c        **** 	/* Wait for transmission complete */
 2182               		.loc 1 184 8 is_stmt 0 view .LVU756
 2183 0380 88EC      		ldi r24,lo8(-56)
 2184 0382 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2185               		.loc 1 186 2 is_stmt 1 view .LVU757
 2186               	.L103:
 186:main.c        **** }
 2187               		.loc 1 186 29 view .LVU758
 186:main.c        **** }
 2188               		.loc 1 186 7 view .LVU759
 2189 0384 0DB4      		in __tmp_reg__,0x2d
 2190 0386 07FE      		sbrs __tmp_reg__,7
 2191 0388 00C0      		rjmp .L103
 2192               	.LVL179:
 186:main.c        **** }
 2193               		.loc 1 186 7 is_stmt 0 view .LVU760
 2194               	.LBE498:
 2195               	.LBE497:
 200:main.c        **** }
 2196               		.loc 1 200 2 is_stmt 1 view .LVU761
 2197 038a 289A      		sbi 0x5,0
 2198               	.LVL180:
 200:main.c        **** }
 2199               		.loc 1 200 2 is_stmt 0 view .LVU762
 2200               	.LBE496:
 2201               	.LBE495:
 318:main.c        **** 	send_command(0xda);//--set com pins hardware configuration
 2202               		.loc 1 318 2 is_stmt 1 view .LVU763
 2203               	.LBB499:
 2204               	.LBI499:
 195:main.c        **** {
 2205               		.loc 1 195 6 view .LVU764
 2206               	.LBB500:
 197:main.c        **** 	CS_DISP_0;
 2207               		.loc 1 197 2 view .LVU765
 2208 038c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2209               		.loc 1 198 2 view .LVU766
 2210 038e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2211               		.loc 1 199 2 view .LVU767
 2212               	.LVL181:
 2213               	.LBB501:
 2214               	.LBI501:
 181:main.c        **** {
 2215               		.loc 1 181 6 view .LVU768
 2216               	.LBB502:
 184:main.c        **** 	/* Wait for transmission complete */
 2217               		.loc 1 184 2 view .LVU769
 184:main.c        **** 	/* Wait for transmission complete */
 2218               		.loc 1 184 8 is_stmt 0 view .LVU770
 2219 0390 8AED      		ldi r24,lo8(-38)
 2220 0392 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2221               		.loc 1 186 2 is_stmt 1 view .LVU771
 2222               	.L104:
 186:main.c        **** }
 2223               		.loc 1 186 29 view .LVU772
 186:main.c        **** }
 2224               		.loc 1 186 7 view .LVU773
 2225 0394 0DB4      		in __tmp_reg__,0x2d
 2226 0396 07FE      		sbrs __tmp_reg__,7
 2227 0398 00C0      		rjmp .L104
 2228               	.LVL182:
 186:main.c        **** }
 2229               		.loc 1 186 7 is_stmt 0 view .LVU774
 2230               	.LBE502:
 2231               	.LBE501:
 200:main.c        **** }
 2232               		.loc 1 200 2 is_stmt 1 view .LVU775
 2233 039a 289A      		sbi 0x5,0
 2234               	.LVL183:
 200:main.c        **** }
 2235               		.loc 1 200 2 is_stmt 0 view .LVU776
 2236               	.LBE500:
 2237               	.LBE499:
 319:main.c        **** 	send_command(0x12);
 2238               		.loc 1 319 2 is_stmt 1 view .LVU777
 2239               	.LBB503:
 2240               	.LBI503:
 195:main.c        **** {
 2241               		.loc 1 195 6 view .LVU778
 2242               	.LBB504:
 197:main.c        **** 	CS_DISP_0;
 2243               		.loc 1 197 2 view .LVU779
 2244 039c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2245               		.loc 1 198 2 view .LVU780
 2246 039e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2247               		.loc 1 199 2 view .LVU781
 2248               	.LVL184:
 2249               	.LBB505:
 2250               	.LBI505:
 181:main.c        **** {
 2251               		.loc 1 181 6 view .LVU782
 2252               	.LBB506:
 184:main.c        **** 	/* Wait for transmission complete */
 2253               		.loc 1 184 2 view .LVU783
 184:main.c        **** 	/* Wait for transmission complete */
 2254               		.loc 1 184 8 is_stmt 0 view .LVU784
 2255 03a0 82E1      		ldi r24,lo8(18)
 2256 03a2 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2257               		.loc 1 186 2 is_stmt 1 view .LVU785
 2258               	.L105:
 186:main.c        **** }
 2259               		.loc 1 186 29 view .LVU786
 186:main.c        **** }
 2260               		.loc 1 186 7 view .LVU787
 2261 03a4 0DB4      		in __tmp_reg__,0x2d
 2262 03a6 07FE      		sbrs __tmp_reg__,7
 2263 03a8 00C0      		rjmp .L105
 2264               	.LVL185:
 186:main.c        **** }
 2265               		.loc 1 186 7 is_stmt 0 view .LVU788
 2266               	.LBE506:
 2267               	.LBE505:
 200:main.c        **** }
 2268               		.loc 1 200 2 is_stmt 1 view .LVU789
 2269 03aa 289A      		sbi 0x5,0
 2270               	.LVL186:
 200:main.c        **** }
 2271               		.loc 1 200 2 is_stmt 0 view .LVU790
 2272               	.LBE504:
 2273               	.LBE503:
 320:main.c        **** 	send_command(0x81);//--set contrast control register
 2274               		.loc 1 320 2 is_stmt 1 view .LVU791
 2275               	.LBB507:
 2276               	.LBI507:
 195:main.c        **** {
 2277               		.loc 1 195 6 view .LVU792
 2278               	.LBB508:
 197:main.c        **** 	CS_DISP_0;
 2279               		.loc 1 197 2 view .LVU793
 2280 03ac 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2281               		.loc 1 198 2 view .LVU794
 2282 03ae 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2283               		.loc 1 199 2 view .LVU795
 2284               	.LVL187:
 2285               	.LBB509:
 2286               	.LBI509:
 181:main.c        **** {
 2287               		.loc 1 181 6 view .LVU796
 2288               	.LBB510:
 184:main.c        **** 	/* Wait for transmission complete */
 2289               		.loc 1 184 2 view .LVU797
 184:main.c        **** 	/* Wait for transmission complete */
 2290               		.loc 1 184 8 is_stmt 0 view .LVU798
 2291 03b0 81E8      		ldi r24,lo8(-127)
 2292 03b2 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2293               		.loc 1 186 2 is_stmt 1 view .LVU799
 2294               	.L106:
 186:main.c        **** }
 2295               		.loc 1 186 29 view .LVU800
 186:main.c        **** }
 2296               		.loc 1 186 7 view .LVU801
 2297 03b4 0DB4      		in __tmp_reg__,0x2d
 2298 03b6 07FE      		sbrs __tmp_reg__,7
 2299 03b8 00C0      		rjmp .L106
 2300               	.LVL188:
 186:main.c        **** }
 2301               		.loc 1 186 7 is_stmt 0 view .LVU802
 2302               	.LBE510:
 2303               	.LBE509:
 200:main.c        **** }
 2304               		.loc 1 200 2 is_stmt 1 view .LVU803
 2305 03ba 289A      		sbi 0x5,0
 2306               	.LVL189:
 200:main.c        **** }
 2307               		.loc 1 200 2 is_stmt 0 view .LVU804
 2308               	.LBE508:
 2309               	.LBE507:
 321:main.c        **** 	send_command(0x01);//orig 80
 2310               		.loc 1 321 2 is_stmt 1 view .LVU805
 2311               	.LBB511:
 2312               	.LBI511:
 195:main.c        **** {
 2313               		.loc 1 195 6 view .LVU806
 2314               	.LBB512:
 197:main.c        **** 	CS_DISP_0;
 2315               		.loc 1 197 2 view .LVU807
 2316 03bc 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2317               		.loc 1 198 2 view .LVU808
 2318 03be 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2319               		.loc 1 199 2 view .LVU809
 2320               	.LVL190:
 2321               	.LBB513:
 2322               	.LBI513:
 181:main.c        **** {
 2323               		.loc 1 181 6 view .LVU810
 2324               	.LBB514:
 184:main.c        **** 	/* Wait for transmission complete */
 2325               		.loc 1 184 2 view .LVU811
 184:main.c        **** 	/* Wait for transmission complete */
 2326               		.loc 1 184 8 is_stmt 0 view .LVU812
 2327 03c0 81E0      		ldi r24,lo8(1)
 2328 03c2 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2329               		.loc 1 186 2 is_stmt 1 view .LVU813
 2330               	.L107:
 186:main.c        **** }
 2331               		.loc 1 186 29 view .LVU814
 186:main.c        **** }
 2332               		.loc 1 186 7 view .LVU815
 2333 03c4 0DB4      		in __tmp_reg__,0x2d
 2334 03c6 07FE      		sbrs __tmp_reg__,7
 2335 03c8 00C0      		rjmp .L107
 2336               	.LVL191:
 186:main.c        **** }
 2337               		.loc 1 186 7 is_stmt 0 view .LVU816
 2338               	.LBE514:
 2339               	.LBE513:
 200:main.c        **** }
 2340               		.loc 1 200 2 is_stmt 1 view .LVU817
 2341 03ca 289A      		sbi 0x5,0
 2342               	.LVL192:
 200:main.c        **** }
 2343               		.loc 1 200 2 is_stmt 0 view .LVU818
 2344               	.LBE512:
 2345               	.LBE511:
 322:main.c        **** 	send_command(0xd9);//--set pre-charge period
 2346               		.loc 1 322 2 is_stmt 1 view .LVU819
 2347               	.LBB515:
 2348               	.LBI515:
 195:main.c        **** {
 2349               		.loc 1 195 6 view .LVU820
 2350               	.LBB516:
 197:main.c        **** 	CS_DISP_0;
 2351               		.loc 1 197 2 view .LVU821
 2352 03cc 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2353               		.loc 1 198 2 view .LVU822
 2354 03ce 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2355               		.loc 1 199 2 view .LVU823
 2356               	.LVL193:
 2357               	.LBB517:
 2358               	.LBI517:
 181:main.c        **** {
 2359               		.loc 1 181 6 view .LVU824
 2360               	.LBB518:
 184:main.c        **** 	/* Wait for transmission complete */
 2361               		.loc 1 184 2 view .LVU825
 184:main.c        **** 	/* Wait for transmission complete */
 2362               		.loc 1 184 8 is_stmt 0 view .LVU826
 2363 03d0 89ED      		ldi r24,lo8(-39)
 2364 03d2 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2365               		.loc 1 186 2 is_stmt 1 view .LVU827
 2366               	.L108:
 186:main.c        **** }
 2367               		.loc 1 186 29 view .LVU828
 186:main.c        **** }
 2368               		.loc 1 186 7 view .LVU829
 2369 03d4 0DB4      		in __tmp_reg__,0x2d
 2370 03d6 07FE      		sbrs __tmp_reg__,7
 2371 03d8 00C0      		rjmp .L108
 2372               	.LVL194:
 186:main.c        **** }
 2373               		.loc 1 186 7 is_stmt 0 view .LVU830
 2374               	.LBE518:
 2375               	.LBE517:
 200:main.c        **** }
 2376               		.loc 1 200 2 is_stmt 1 view .LVU831
 2377 03da 289A      		sbi 0x5,0
 2378               	.LVL195:
 200:main.c        **** }
 2379               		.loc 1 200 2 is_stmt 0 view .LVU832
 2380               	.LBE516:
 2381               	.LBE515:
 323:main.c        **** 	send_command(0xf1);
 2382               		.loc 1 323 2 is_stmt 1 view .LVU833
 2383               	.LBB519:
 2384               	.LBI519:
 195:main.c        **** {
 2385               		.loc 1 195 6 view .LVU834
 2386               	.LBB520:
 197:main.c        **** 	CS_DISP_0;
 2387               		.loc 1 197 2 view .LVU835
 2388 03dc 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2389               		.loc 1 198 2 view .LVU836
 2390 03de 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2391               		.loc 1 199 2 view .LVU837
 2392               	.LVL196:
 2393               	.LBB521:
 2394               	.LBI521:
 181:main.c        **** {
 2395               		.loc 1 181 6 view .LVU838
 2396               	.LBB522:
 184:main.c        **** 	/* Wait for transmission complete */
 2397               		.loc 1 184 2 view .LVU839
 184:main.c        **** 	/* Wait for transmission complete */
 2398               		.loc 1 184 8 is_stmt 0 view .LVU840
 2399 03e0 81EF      		ldi r24,lo8(-15)
 2400 03e2 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2401               		.loc 1 186 2 is_stmt 1 view .LVU841
 2402               	.L109:
 186:main.c        **** }
 2403               		.loc 1 186 29 view .LVU842
 186:main.c        **** }
 2404               		.loc 1 186 7 view .LVU843
 2405 03e4 0DB4      		in __tmp_reg__,0x2d
 2406 03e6 07FE      		sbrs __tmp_reg__,7
 2407 03e8 00C0      		rjmp .L109
 2408               	.LVL197:
 186:main.c        **** }
 2409               		.loc 1 186 7 is_stmt 0 view .LVU844
 2410               	.LBE522:
 2411               	.LBE521:
 200:main.c        **** }
 2412               		.loc 1 200 2 is_stmt 1 view .LVU845
 2413 03ea 289A      		sbi 0x5,0
 2414               	.LVL198:
 200:main.c        **** }
 2415               		.loc 1 200 2 is_stmt 0 view .LVU846
 2416               	.LBE520:
 2417               	.LBE519:
 324:main.c        **** 	send_command(0xdb);//--set vcomh
 2418               		.loc 1 324 2 is_stmt 1 view .LVU847
 2419               	.LBB523:
 2420               	.LBI523:
 195:main.c        **** {
 2421               		.loc 1 195 6 view .LVU848
 2422               	.LBB524:
 197:main.c        **** 	CS_DISP_0;
 2423               		.loc 1 197 2 view .LVU849
 2424 03ec 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2425               		.loc 1 198 2 view .LVU850
 2426 03ee 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2427               		.loc 1 199 2 view .LVU851
 2428               	.LVL199:
 2429               	.LBB525:
 2430               	.LBI525:
 181:main.c        **** {
 2431               		.loc 1 181 6 view .LVU852
 2432               	.LBB526:
 184:main.c        **** 	/* Wait for transmission complete */
 2433               		.loc 1 184 2 view .LVU853
 184:main.c        **** 	/* Wait for transmission complete */
 2434               		.loc 1 184 8 is_stmt 0 view .LVU854
 2435 03f0 8BED      		ldi r24,lo8(-37)
 2436 03f2 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2437               		.loc 1 186 2 is_stmt 1 view .LVU855
 2438               	.L110:
 186:main.c        **** }
 2439               		.loc 1 186 29 view .LVU856
 186:main.c        **** }
 2440               		.loc 1 186 7 view .LVU857
 2441 03f4 0DB4      		in __tmp_reg__,0x2d
 2442 03f6 07FE      		sbrs __tmp_reg__,7
 2443 03f8 00C0      		rjmp .L110
 2444               	.LVL200:
 186:main.c        **** }
 2445               		.loc 1 186 7 is_stmt 0 view .LVU858
 2446               	.LBE526:
 2447               	.LBE525:
 200:main.c        **** }
 2448               		.loc 1 200 2 is_stmt 1 view .LVU859
 2449 03fa 289A      		sbi 0x5,0
 2450               	.LVL201:
 200:main.c        **** }
 2451               		.loc 1 200 2 is_stmt 0 view .LVU860
 2452               	.LBE524:
 2453               	.LBE523:
 325:main.c        **** 	send_command(0x40);//--set start line address orig 40
 2454               		.loc 1 325 2 is_stmt 1 view .LVU861
 2455               	.LBB527:
 2456               	.LBI527:
 195:main.c        **** {
 2457               		.loc 1 195 6 view .LVU862
 2458               	.LBB528:
 197:main.c        **** 	CS_DISP_0;
 2459               		.loc 1 197 2 view .LVU863
 2460 03fc 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2461               		.loc 1 198 2 view .LVU864
 2462 03fe 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2463               		.loc 1 199 2 view .LVU865
 2464               	.LVL202:
 2465               	.LBB529:
 2466               	.LBI529:
 181:main.c        **** {
 2467               		.loc 1 181 6 view .LVU866
 2468               	.LBB530:
 184:main.c        **** 	/* Wait for transmission complete */
 2469               		.loc 1 184 2 view .LVU867
 184:main.c        **** 	/* Wait for transmission complete */
 2470               		.loc 1 184 8 is_stmt 0 view .LVU868
 2471 0400 80E4      		ldi r24,lo8(64)
 2472 0402 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2473               		.loc 1 186 2 is_stmt 1 view .LVU869
 2474               	.L111:
 186:main.c        **** }
 2475               		.loc 1 186 29 view .LVU870
 186:main.c        **** }
 2476               		.loc 1 186 7 view .LVU871
 2477 0404 0DB4      		in __tmp_reg__,0x2d
 2478 0406 07FE      		sbrs __tmp_reg__,7
 2479 0408 00C0      		rjmp .L111
 2480               	.LVL203:
 186:main.c        **** }
 2481               		.loc 1 186 7 is_stmt 0 view .LVU872
 2482               	.LBE530:
 2483               	.LBE529:
 200:main.c        **** }
 2484               		.loc 1 200 2 is_stmt 1 view .LVU873
 2485 040a 289A      		sbi 0x5,0
 2486               	.LVL204:
 200:main.c        **** }
 2487               		.loc 1 200 2 is_stmt 0 view .LVU874
 2488               	.LBE528:
 2489               	.LBE527:
 326:main.c        **** 	send_command(0xaf);//--turn on oled panel
 2490               		.loc 1 326 2 is_stmt 1 view .LVU875
 2491               	.LBB531:
 2492               	.LBI531:
 195:main.c        **** {
 2493               		.loc 1 195 6 view .LVU876
 2494               	.LBB532:
 197:main.c        **** 	CS_DISP_0;
 2495               		.loc 1 197 2 view .LVU877
 2496 040c 2A98      		cbi 0x5,2
 198:main.c        **** 	SPI_MasterTransmit(command);
 2497               		.loc 1 198 2 view .LVU878
 2498 040e 2898      		cbi 0x5,0
 199:main.c        **** 	CS_DISP_1;
 2499               		.loc 1 199 2 view .LVU879
 2500               	.LVL205:
 2501               	.LBB533:
 2502               	.LBI533:
 181:main.c        **** {
 2503               		.loc 1 181 6 view .LVU880
 2504               	.LBB534:
 184:main.c        **** 	/* Wait for transmission complete */
 2505               		.loc 1 184 2 view .LVU881
 184:main.c        **** 	/* Wait for transmission complete */
 2506               		.loc 1 184 8 is_stmt 0 view .LVU882
 2507 0410 8FEA      		ldi r24,lo8(-81)
 2508 0412 8EBD      		out 0x2e,r24
 186:main.c        **** }
 2509               		.loc 1 186 2 is_stmt 1 view .LVU883
 2510               	.L112:
 186:main.c        **** }
 2511               		.loc 1 186 29 view .LVU884
 186:main.c        **** }
 2512               		.loc 1 186 7 view .LVU885
 2513 0414 0DB4      		in __tmp_reg__,0x2d
 2514 0416 07FE      		sbrs __tmp_reg__,7
 2515 0418 00C0      		rjmp .L112
 2516               	.LVL206:
 186:main.c        **** }
 2517               		.loc 1 186 7 is_stmt 0 view .LVU886
 2518               	.LBE534:
 2519               	.LBE533:
 200:main.c        **** }
 2520               		.loc 1 200 2 is_stmt 1 view .LVU887
 2521 041a 289A      		sbi 0x5,0
 2522               	.LVL207:
 200:main.c        **** }
 2523               		.loc 1 200 2 is_stmt 0 view .LVU888
 2524               	.LBE532:
 2525               	.LBE531:
 327:main.c        **** 	CS_DISP_1;		   //release chip select
 2526               		.loc 1 327 2 is_stmt 1 view .LVU889
 2527 041c 289A      		sbi 0x5,0
 328:main.c        **** 	DISP_DATA;
 2528               		.loc 1 328 2 view .LVU890
 2529 041e 2A9A      		sbi 0x5,2
 2530               	/* epilogue start */
 329:main.c        **** }
 2531               		.loc 1 329 1 is_stmt 0 view .LVU891
 2532 0420 0895      		ret
 2533               		.cfi_endproc
 2534               	.LFE25:
 2536               		.section	.rodata.str1.1,"aMS",@progbits,1
 2537               	.LC0:
 2538 0000 2042 7574 		.string	" Button "
 2538      746F 6E20 
 2538      00
 2539               	.LC1:
 2540 0009 2020 2074 		.string	"   to   "
 2540      6F20 2020 
 2540      00
 2541               	.LC2:
 2542 0012 2020 5A45 		.string	"  ZERO  "
 2542      524F 2020 
 2542      00
 2543               	.LC3:
 2544 001b 4966 2066 		.string	"If found"
 2544      6F75 6E64 
 2544      00
 2545               	.LC4:
 2546 0024 706C 6561 		.string	"please  "
 2546      7365 2020 
 2546      00
 2547               	.LC5:
 2548 002d 636F 6E74 		.string	"contact "
 2548      6163 7420 
 2548      00
 2549               	.LC6:
 2550 0036 7267 726F 		.string	"rgroener"
 2550      656E 6572 
 2550      00
 2551               	.LC7:
 2552 003f 406D 6169 		.string	"@mailbox"
 2552      6C62 6F78 
 2552      00
 2553               	.LC8:
 2554 0048 2E6F 7267 		.string	".org    "
 2554      2020 2020 
 2554      00
 2555               		.section	.text.startup,"ax",@progbits
 2556               	.global	main
 2558               	main:
 2559               	.LFB12:
  76:main.c        **** 
 2560               		.loc 1 76 1 is_stmt 1 view -0
 2561               		.cfi_startproc
 2562               	/* prologue: function */
 2563               	/* frame size = 0 */
 2564               	/* stack size = 0 */
 2565               	.L__stack_usage = 0
  78:main.c        **** 	PORTB	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C high
 2566               		.loc 1 78 2 view .LVU893
  78:main.c        **** 	PORTB	|= (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3) | (1<<PB5);//set CS_DISP and RES and D/C high
 2567               		.loc 1 78 8 is_stmt 0 view .LVU894
 2568 0000 84B1      		in r24,0x4
 2569 0002 8F62      		ori r24,lo8(47)
 2570 0004 84B9      		out 0x4,r24
  79:main.c        **** 		
 2571               		.loc 1 79 2 is_stmt 1 view .LVU895
  79:main.c        **** 		
 2572               		.loc 1 79 8 is_stmt 0 view .LVU896
 2573 0006 85B1      		in r24,0x5
 2574 0008 8F62      		ori r24,lo8(47)
 2575 000a 85B9      		out 0x5,r24
  81:main.c        **** 	PORTC |= (1<<PC5);
 2576               		.loc 1 81 2 is_stmt 1 view .LVU897
  81:main.c        **** 	PORTC |= (1<<PC5);
 2577               		.loc 1 81 7 is_stmt 0 view .LVU898
 2578 000c 3D9A      		sbi 0x7,5
  82:main.c        **** 	PORTC &= ~(1<<PC5);
 2579               		.loc 1 82 2 is_stmt 1 view .LVU899
  82:main.c        **** 	PORTC &= ~(1<<PC5);
 2580               		.loc 1 82 8 is_stmt 0 view .LVU900
 2581 000e 459A      		sbi 0x8,5
  83:main.c        **** 
 2582               		.loc 1 83 2 is_stmt 1 view .LVU901
  83:main.c        **** 
 2583               		.loc 1 83 8 is_stmt 0 view .LVU902
 2584 0010 4598      		cbi 0x8,5
  85:main.c        **** 	PORTD |= (1<<PD3);	//activate Pullup
 2585               		.loc 1 85 2 is_stmt 1 view .LVU903
  85:main.c        **** 	PORTD |= (1<<PD3);	//activate Pullup
 2586               		.loc 1 85 7 is_stmt 0 view .LVU904
 2587 0012 5398      		cbi 0xa,3
  86:main.c        **** 	
 2588               		.loc 1 86 2 is_stmt 1 view .LVU905
  86:main.c        **** 	
 2589               		.loc 1 86 8 is_stmt 0 view .LVU906
 2590 0014 5B9A      		sbi 0xb,3
  89:main.c        ****     //Timer 1 Configuration
 2591               		.loc 1 89 2 is_stmt 1 view .LVU907
 2592               	.LBB535:
 2593               	.LBI535:
 174:main.c        **** {
 2594               		.loc 1 174 6 view .LVU908
 2595               	.LBB536:
 179:main.c        **** }
 2596               		.loc 1 179 2 view .LVU909
 179:main.c        **** }
 2597               		.loc 1 179 8 is_stmt 0 view .LVU910
 2598 0016 81E5      		ldi r24,lo8(81)
 2599 0018 8CBD      		out 0x2c,r24
 2600               	.LBE536:
 2601               	.LBE535:
  91:main.c        **** 	
 2602               		.loc 1 91 2 is_stmt 1 view .LVU911
  91:main.c        **** 	
 2603               		.loc 1 91 8 is_stmt 0 view .LVU912
 2604 001a 81EE      		ldi r24,lo8(-31)
 2605 001c 94E0      		ldi r25,lo8(4)
 2606 001e 9093 8900 		sts 136+1,r25
 2607 0022 8093 8800 		sts 136,r24
  93:main.c        ****     // Mode 4, CTC on OCR1A
 2608               		.loc 1 93 5 is_stmt 1 view .LVU913
  93:main.c        ****     // Mode 4, CTC on OCR1A
 2609               		.loc 1 93 12 is_stmt 0 view .LVU914
 2610 0026 8091 8100 		lds r24,129
 2611 002a 8860      		ori r24,lo8(8)
 2612 002c 8093 8100 		sts 129,r24
  96:main.c        ****     //Set interrupt on compare match
 2613               		.loc 1 96 5 is_stmt 1 view .LVU915
  96:main.c        ****     //Set interrupt on compare match
 2614               		.loc 1 96 12 is_stmt 0 view .LVU916
 2615 0030 8091 6F00 		lds r24,111
 2616 0034 8260      		ori r24,lo8(2)
 2617 0036 8093 6F00 		sts 111,r24
  99:main.c        ****     // set prescaler to 64 and start the timer
 2618               		.loc 1 99 5 is_stmt 1 view .LVU917
  99:main.c        ****     // set prescaler to 64 and start the timer
 2619               		.loc 1 99 12 is_stmt 0 view .LVU918
 2620 003a 8091 8100 		lds r24,129
 2621 003e 8360      		ori r24,lo8(3)
 2622 0040 8093 8100 		sts 129,r24
 102:main.c        ****     // enable interrupts
 2623               		.loc 1 102 5 is_stmt 1 view .LVU919
 2624               	/* #APP */
 2625               	 ;  102 "main.c" 1
 2626 0044 7894      		sei
 2627               	 ;  0 "" 2
 105:main.c        ****     ms100=0;
 2628               		.loc 1 105 5 view .LVU920
 105:main.c        ****     ms100=0;
 2629               		.loc 1 105 9 is_stmt 0 view .LVU921
 2630               	/* #NOAPP */
 2631 0046 1092 0000 		sts ms10,__zero_reg__
 106:main.c        ****     sec=0;
 2632               		.loc 1 106 5 is_stmt 1 view .LVU922
 106:main.c        ****     sec=0;
 2633               		.loc 1 106 10 is_stmt 0 view .LVU923
 2634 004a 1092 0000 		sts ms100,__zero_reg__
 107:main.c        ****     min=0;
 2635               		.loc 1 107 5 is_stmt 1 view .LVU924
 107:main.c        ****     min=0;
 2636               		.loc 1 107 8 is_stmt 0 view .LVU925
 2637 004e 1092 0000 		sts sec,__zero_reg__
 108:main.c        ****     entprell=0;
 2638               		.loc 1 108 5 is_stmt 1 view .LVU926
 108:main.c        ****     entprell=0;
 2639               		.loc 1 108 8 is_stmt 0 view .LVU927
 2640 0052 1092 0000 		sts min,__zero_reg__
 109:main.c        ****     screentoggle=3;
 2641               		.loc 1 109 5 is_stmt 1 view .LVU928
 109:main.c        ****     screentoggle=3;
 2642               		.loc 1 109 13 is_stmt 0 view .LVU929
 2643 0056 1092 0000 		sts entprell,__zero_reg__
 110:main.c        ****     toggle=0;
 2644               		.loc 1 110 5 is_stmt 1 view .LVU930
 110:main.c        ****     toggle=0;
 2645               		.loc 1 110 17 is_stmt 0 view .LVU931
 2646 005a 83E0      		ldi r24,lo8(3)
 2647 005c 8093 0000 		sts screentoggle,r24
 111:main.c        ****     toggle_alt=toggle;
 2648               		.loc 1 111 5 is_stmt 1 view .LVU932
 111:main.c        ****     toggle_alt=toggle;
 2649               		.loc 1 111 11 is_stmt 0 view .LVU933
 2650 0060 1092 0000 		sts toggle,__zero_reg__
 112:main.c        **** 		
 2651               		.loc 1 112 5 is_stmt 1 view .LVU934
 112:main.c        **** 		
 2652               		.loc 1 112 15 is_stmt 0 view .LVU935
 2653 0064 8091 0000 		lds r24,toggle
 2654 0068 8093 0000 		sts toggle_alt,r24
 115:main.c        **** 	Display_Clear();
 2655               		.loc 1 115 2 is_stmt 1 view .LVU936
 2656 006c 0E94 0000 		call Display_Init
 2657               	.LVL208:
 116:main.c        **** 	Set_Page_Address(0);
 2658               		.loc 1 116 2 view .LVU937
 2659 0070 0E94 0000 		call Display_Clear
 2660               	.LVL209:
 117:main.c        ****     Set_Column_Address(0);
 2661               		.loc 1 117 2 view .LVU938
 2662               	.LBB537:
 2663               	.LBI537:
 203:main.c        **** {
 2664               		.loc 1 203 6 view .LVU939
 2665               	.LBB538:
 205:main.c        ****     send_command(add);
 2666               		.loc 1 205 5 view .LVU940
 206:main.c        **** 	return;
 2667               		.loc 1 206 5 view .LVU941
 2668 0074 80EB      		ldi r24,lo8(-80)
 2669 0076 0E94 0000 		call send_command
 2670               	.LVL210:
 207:main.c        **** }
 2671               		.loc 1 207 2 view .LVU942
 207:main.c        **** }
 2672               		.loc 1 207 2 is_stmt 0 view .LVU943
 2673               	.LBE538:
 2674               	.LBE537:
 118:main.c        **** 
 2675               		.loc 1 118 5 is_stmt 1 view .LVU944
 2676               	.LBB539:
 2677               	.LBI539:
 209:main.c        **** {	 add+=40;
 2678               		.loc 1 209 6 view .LVU945
 2679               	.LBB540:
 210:main.c        ****     send_command((0x10|(add>>4)));
 2680               		.loc 1 210 4 view .LVU946
 211:main.c        **** 	send_command((0x0f&add));
 2681               		.loc 1 211 5 view .LVU947
 2682 007a 82E1      		ldi r24,lo8(18)
 2683 007c 0E94 0000 		call send_command
 2684               	.LVL211:
 212:main.c        **** 	return;
 2685               		.loc 1 212 2 view .LVU948
 2686 0080 88E0      		ldi r24,lo8(8)
 2687 0082 0E94 0000 		call send_command
 2688               	.LVL212:
 213:main.c        **** }
 2689               		.loc 1 213 2 view .LVU949
 213:main.c        **** }
 2690               		.loc 1 213 2 is_stmt 0 view .LVU950
 2691               	.LBE540:
 2692               	.LBE539:
 120:main.c        ****  
 2693               		.loc 1 120 4 is_stmt 1 view .LVU951
 120:main.c        ****  
 2694               		.loc 1 120 10 is_stmt 0 view .LVU952
 2695 0086 1092 0000 		sts state,__zero_reg__
 2696 008a 80E0      		ldi r24,0
 134:main.c        **** 								Write_String(14,0,0," Button ");
 2697               		.loc 1 134 17 view .LVU953
 2698 008c C8E2      		ldi r28,lo8(40)
 2699               	.L139:
 126:main.c        **** 	{ 	
 2700               		.loc 1 126 2 is_stmt 1 view .LVU954
 129:main.c        **** 		{
 2701               		.loc 1 129 3 view .LVU955
 2702 008e 8823      		tst r24
 2703 0090 01F0      		breq .L137
 2704               	.L145:
 2705 0092 8130      		cpi r24,lo8(1)
 2706 0094 01F4      		brne .L139
 2707               	.L138:
 152:main.c        **** 							{
 2708               		.loc 1 152 16 view .LVU956
 152:main.c        **** 							{
 2709               		.loc 1 152 18 is_stmt 0 view .LVU957
 2710 0096 4B99      		sbic 0x9,3
 2711 0098 00C0      		rjmp .L138
 152:main.c        **** 							{
 2712               		.loc 1 152 19 discriminator 1 view .LVU958
 2713 009a 8091 0000 		lds r24,entprell
 2714 009e 8111      		cpse r24,__zero_reg__
 2715 00a0 00C0      		rjmp .L138
 154:main.c        **** 								entprell=RELOAD_ENTPRELL;
 2716               		.loc 1 154 9 is_stmt 1 view .LVU959
 154:main.c        **** 								entprell=RELOAD_ENTPRELL;
 2717               		.loc 1 154 14 is_stmt 0 view .LVU960
 2718 00a2 82E0      		ldi r24,lo8(2)
 2719 00a4 8093 0000 		sts state,r24
 155:main.c        **** 								Write_String(14,0,0," Button ");
 2720               		.loc 1 155 9 is_stmt 1 view .LVU961
 155:main.c        **** 								Write_String(14,0,0," Button ");
 2721               		.loc 1 155 17 is_stmt 0 view .LVU962
 2722 00a8 C093 0000 		sts entprell,r28
 156:main.c        **** 								Write_String(14,1,0,"   to   ");
 2723               		.loc 1 156 9 is_stmt 1 view .LVU963
 2724 00ac 20E0      		ldi r18,lo8(.LC0)
 2725 00ae 30E0      		ldi r19,hi8(.LC0)
 2726 00b0 40E0      		ldi r20,0
 2727 00b2 60E0      		ldi r22,0
 2728 00b4 8EE0      		ldi r24,lo8(14)
 2729 00b6 0E94 0000 		call Write_String
 2730               	.LVL213:
 157:main.c        **** 								Write_String(14,2,0, "  ZERO  ");
 2731               		.loc 1 157 9 view .LVU964
 2732 00ba 20E0      		ldi r18,lo8(.LC1)
 2733 00bc 30E0      		ldi r19,hi8(.LC1)
 2734 00be 40E0      		ldi r20,0
 2735 00c0 61E0      		ldi r22,lo8(1)
 2736 00c2 8EE0      		ldi r24,lo8(14)
 2737 00c4 0E94 0000 		call Write_String
 2738               	.LVL214:
 158:main.c        **** 								
 2739               		.loc 1 158 9 view .LVU965
 2740 00c8 20E0      		ldi r18,lo8(.LC2)
 2741 00ca 30E0      		ldi r19,hi8(.LC2)
 2742               	.L144:
 2743 00cc 40E0      		ldi r20,0
 2744 00ce 62E0      		ldi r22,lo8(2)
 2745 00d0 8EE0      		ldi r24,lo8(14)
 2746 00d2 0E94 0000 		call Write_String
 2747               	.LVL215:
 129:main.c        **** 		{
 2748               		.loc 1 129 3 is_stmt 0 view .LVU966
 2749 00d6 8091 0000 		lds r24,state
 126:main.c        **** 	{ 	
 2750               		.loc 1 126 2 is_stmt 1 view .LVU967
 129:main.c        **** 		{
 2751               		.loc 1 129 3 view .LVU968
 2752 00da 8111      		cpse r24,__zero_reg__
 2753 00dc 00C0      		rjmp .L145
 2754               	.L137:
 131:main.c        **** 							{
 2755               		.loc 1 131 18 view .LVU969
 131:main.c        **** 							{
 2756               		.loc 1 131 20 is_stmt 0 view .LVU970
 2757 00de 4B99      		sbic 0x9,3
 2758 00e0 00C0      		rjmp .L140
 131:main.c        **** 							{
 2759               		.loc 1 131 21 discriminator 1 view .LVU971
 2760 00e2 8091 0000 		lds r24,entprell
 2761 00e6 8823      		tst r24
 2762 00e8 01F0      		breq .L146
 2763               	.L140:
 140:main.c        **** 							{
 2764               		.loc 1 140 8 is_stmt 1 view .LVU972
 140:main.c        **** 							{
 2765               		.loc 1 140 11 is_stmt 0 view .LVU973
 2766 00ea 8091 0000 		lds r24,toggle
 140:main.c        **** 							{
 2767               		.loc 1 140 10 view .LVU974
 2768 00ee 8823      		tst r24
 2769 00f0 01F0      		breq .L141
 142:main.c        **** 									Write_String(14,1,0,"please  ");
 2770               		.loc 1 142 10 is_stmt 1 view .LVU975
 2771 00f2 20E0      		ldi r18,lo8(.LC3)
 2772 00f4 30E0      		ldi r19,hi8(.LC3)
 2773 00f6 40E0      		ldi r20,0
 2774 00f8 60E0      		ldi r22,0
 2775 00fa 8EE0      		ldi r24,lo8(14)
 2776 00fc 0E94 0000 		call Write_String
 2777               	.LVL216:
 143:main.c        **** 									Write_String(14,2,0, "contact ");
 2778               		.loc 1 143 10 view .LVU976
 2779 0100 20E0      		ldi r18,lo8(.LC4)
 2780 0102 30E0      		ldi r19,hi8(.LC4)
 2781 0104 40E0      		ldi r20,0
 2782 0106 61E0      		ldi r22,lo8(1)
 2783 0108 8EE0      		ldi r24,lo8(14)
 2784 010a 0E94 0000 		call Write_String
 2785               	.LVL217:
 144:main.c        **** 							}else
 2786               		.loc 1 144 10 view .LVU977
 2787 010e 20E0      		ldi r18,lo8(.LC5)
 2788 0110 30E0      		ldi r19,hi8(.LC5)
 2789 0112 00C0      		rjmp .L144
 2790               	.L141:
 147:main.c        **** 									Write_String(14,1,0,"@mailbox");
 2791               		.loc 1 147 10 view .LVU978
 2792 0114 20E0      		ldi r18,lo8(.LC6)
 2793 0116 30E0      		ldi r19,hi8(.LC6)
 2794 0118 40E0      		ldi r20,0
 2795 011a 60E0      		ldi r22,0
 2796 011c 8EE0      		ldi r24,lo8(14)
 2797 011e 0E94 0000 		call Write_String
 2798               	.LVL218:
 148:main.c        **** 									Write_String(14,2,0, ".org    ");	
 2799               		.loc 1 148 10 view .LVU979
 2800 0122 20E0      		ldi r18,lo8(.LC7)
 2801 0124 30E0      		ldi r19,hi8(.LC7)
 2802 0126 40E0      		ldi r20,0
 2803 0128 61E0      		ldi r22,lo8(1)
 2804 012a 8EE0      		ldi r24,lo8(14)
 2805 012c 0E94 0000 		call Write_String
 2806               	.LVL219:
 149:main.c        **** 							}
 2807               		.loc 1 149 10 view .LVU980
 2808 0130 20E0      		ldi r18,lo8(.LC8)
 2809 0132 30E0      		ldi r19,hi8(.LC8)
 2810 0134 00C0      		rjmp .L144
 2811               	.L146:
 133:main.c        **** 								entprell=RELOAD_ENTPRELL;
 2812               		.loc 1 133 9 view .LVU981
 133:main.c        **** 								entprell=RELOAD_ENTPRELL;
 2813               		.loc 1 133 14 is_stmt 0 view .LVU982
 2814 0136 81E0      		ldi r24,lo8(1)
 2815 0138 8093 0000 		sts state,r24
 134:main.c        **** 								Write_String(14,0,0," Button ");
 2816               		.loc 1 134 9 is_stmt 1 view .LVU983
 134:main.c        **** 								Write_String(14,0,0," Button ");
 2817               		.loc 1 134 17 is_stmt 0 view .LVU984
 2818 013c C093 0000 		sts entprell,r28
 135:main.c        **** 								Write_String(14,1,0,"   to   ");
 2819               		.loc 1 135 9 is_stmt 1 view .LVU985
 2820 0140 20E0      		ldi r18,lo8(.LC0)
 2821 0142 30E0      		ldi r19,hi8(.LC0)
 2822 0144 40E0      		ldi r20,0
 2823 0146 60E0      		ldi r22,0
 2824 0148 8EE0      		ldi r24,lo8(14)
 2825 014a 0E94 0000 		call Write_String
 2826               	.LVL220:
 136:main.c        **** 								Write_String(14,2,0, "  ZERO  ");
 2827               		.loc 1 136 9 view .LVU986
 2828 014e 20E0      		ldi r18,lo8(.LC1)
 2829 0150 30E0      		ldi r19,hi8(.LC1)
 2830 0152 40E0      		ldi r20,0
 2831 0154 61E0      		ldi r22,lo8(1)
 2832 0156 8EE0      		ldi r24,lo8(14)
 2833 0158 0E94 0000 		call Write_String
 2834               	.LVL221:
 137:main.c        **** 								
 2835               		.loc 1 137 9 view .LVU987
 2836 015c 20E0      		ldi r18,lo8(.LC2)
 2837 015e 30E0      		ldi r19,hi8(.LC2)
 2838 0160 40E0      		ldi r20,0
 2839 0162 62E0      		ldi r22,lo8(2)
 2840 0164 8EE0      		ldi r24,lo8(14)
 2841 0166 0E94 0000 		call Write_String
 2842               	.LVL222:
 2843 016a 00C0      		rjmp .L140
 2844               		.cfi_endproc
 2845               	.LFE12:
 2847               		.text
 2848               	.global	__vector_11
 2850               	__vector_11:
 2851               	.LFB26:
 330:main.c        **** 
 331:main.c        **** 
 332:main.c        **** 
 333:main.c        **** ISR (TIMER1_COMPA_vect)
 334:main.c        **** {
 2852               		.loc 1 334 1 view -0
 2853               		.cfi_startproc
 2854 0422 1F92 1FB6 		__gcc_isr 1
 2854      1F92 1124 
 2854      8F93 
 2855               	/* prologue: Signal */
 2856               	/* frame size = 0 */
 2857               	/* stack size = 0...4 */
 2858               	.L__stack_usage = 0 + __gcc_isr.n_pushed
 335:main.c        **** 	
 336:main.c        **** 		ms10++;
 2859               		.loc 1 336 3 view .LVU989
 2860               		.loc 1 336 7 is_stmt 0 view .LVU990
 2861 042c 8091 0000 		lds r24,ms10
 2862 0430 8F5F      		subi r24,lo8(-(1))
 2863 0432 8093 0000 		sts ms10,r24
 337:main.c        **** 		if(entprell)entprell--;
 2864               		.loc 1 337 3 is_stmt 1 view .LVU991
 2865               		.loc 1 337 6 is_stmt 0 view .LVU992
 2866 0436 8091 0000 		lds r24,entprell
 2867               		.loc 1 337 5 view .LVU993
 2868 043a 8823      		tst r24
 2869 043c 01F0      		breq .L148
 2870               		.loc 1 337 15 is_stmt 1 discriminator 1 view .LVU994
 2871               		.loc 1 337 23 is_stmt 0 discriminator 1 view .LVU995
 2872 043e 8091 0000 		lds r24,entprell
 2873 0442 8150      		subi r24,lo8(-(-1))
 2874 0444 8093 0000 		sts entprell,r24
 2875               	.L148:
 338:main.c        **** 			
 339:main.c        **** 	if(ms10==10)	//100ms
 2876               		.loc 1 339 2 is_stmt 1 view .LVU996
 2877               		.loc 1 339 9 is_stmt 0 view .LVU997
 2878 0448 8091 0000 		lds r24,ms10
 2879               		.loc 1 339 4 view .LVU998
 2880 044c 8A30      		cpi r24,lo8(10)
 2881 044e 01F4      		brne .L149
 340:main.c        **** 	{
 341:main.c        **** 		ms10=0;
 2882               		.loc 1 341 3 is_stmt 1 view .LVU999
 2883               		.loc 1 341 7 is_stmt 0 view .LVU1000
 2884 0450 1092 0000 		sts ms10,__zero_reg__
 342:main.c        **** 		ms100++;
 2885               		.loc 1 342 3 is_stmt 1 view .LVU1001
 2886               		.loc 1 342 8 is_stmt 0 view .LVU1002
 2887 0454 8091 0000 		lds r24,ms100
 2888 0458 8F5F      		subi r24,lo8(-(1))
 2889 045a 8093 0000 		sts ms100,r24
 2890               	.L149:
 343:main.c        **** 	
 344:main.c        **** 		
 345:main.c        **** 	}
 346:main.c        ****     if(ms100==10)	//sec
 2891               		.loc 1 346 5 is_stmt 1 view .LVU1003
 2892               		.loc 1 346 13 is_stmt 0 view .LVU1004
 2893 045e 8091 0000 		lds r24,ms100
 2894               		.loc 1 346 7 view .LVU1005
 2895 0462 8A30      		cpi r24,lo8(10)
 2896 0464 01F0      		breq .L158
 2897               	.L151:
 347:main.c        **** 	{
 348:main.c        **** 		ms100=0;
 349:main.c        **** 		sec++;
 350:main.c        **** 		//change display screen in fixed time
 351:main.c        **** 		screentoggle++;
 352:main.c        **** 		if(screentoggle==TOGGLEMAX)
 353:main.c        **** 		{
 354:main.c        **** 			screentoggle=0;
 355:main.c        **** 			if(toggle==0)
 356:main.c        **** 			{
 357:main.c        **** 				toggle = 1;
 358:main.c        **** 			}else toggle =0;
 359:main.c        **** 		}
 360:main.c        **** 	}
 361:main.c        **** 	if(sec==60)	//Minute
 2898               		.loc 1 361 2 is_stmt 1 view .LVU1006
 2899               		.loc 1 361 8 is_stmt 0 view .LVU1007
 2900 0466 8091 0000 		lds r24,sec
 2901               		.loc 1 361 4 view .LVU1008
 2902 046a 8C33      		cpi r24,lo8(60)
 2903 046c 01F4      		brne .L147
 362:main.c        **** 	{
 363:main.c        **** 		sec=0;
 2904               		.loc 1 363 3 is_stmt 1 view .LVU1009
 2905               		.loc 1 363 6 is_stmt 0 view .LVU1010
 2906 046e 1092 0000 		sts sec,__zero_reg__
 364:main.c        **** 		min++;
 2907               		.loc 1 364 3 is_stmt 1 view .LVU1011
 2908               		.loc 1 364 6 is_stmt 0 view .LVU1012
 2909 0472 8091 0000 		lds r24,min
 2910 0476 8F5F      		subi r24,lo8(-(1))
 2911 0478 8093 0000 		sts min,r24
 2912               	.L147:
 2913               	/* epilogue start */
 365:main.c        **** 	}
 366:main.c        **** }//end of isr
 2914               		.loc 1 366 1 view .LVU1013
 2915 047c 8F91 1F90 		__gcc_isr 2
 2915      1FBE 1F90 
 2916 0484 1895      		reti
 2917               	.L158:
 348:main.c        **** 		sec++;
 2918               		.loc 1 348 3 is_stmt 1 view .LVU1014
 348:main.c        **** 		sec++;
 2919               		.loc 1 348 8 is_stmt 0 view .LVU1015
 2920 0486 1092 0000 		sts ms100,__zero_reg__
 349:main.c        **** 		//change display screen in fixed time
 2921               		.loc 1 349 3 is_stmt 1 view .LVU1016
 349:main.c        **** 		//change display screen in fixed time
 2922               		.loc 1 349 6 is_stmt 0 view .LVU1017
 2923 048a 8091 0000 		lds r24,sec
 2924 048e 8F5F      		subi r24,lo8(-(1))
 2925 0490 8093 0000 		sts sec,r24
 351:main.c        **** 		if(screentoggle==TOGGLEMAX)
 2926               		.loc 1 351 3 is_stmt 1 view .LVU1018
 351:main.c        **** 		if(screentoggle==TOGGLEMAX)
 2927               		.loc 1 351 15 is_stmt 0 view .LVU1019
 2928 0494 8091 0000 		lds r24,screentoggle
 2929 0498 8F5F      		subi r24,lo8(-(1))
 2930 049a 8093 0000 		sts screentoggle,r24
 352:main.c        **** 		{
 2931               		.loc 1 352 3 is_stmt 1 view .LVU1020
 352:main.c        **** 		{
 2932               		.loc 1 352 18 is_stmt 0 view .LVU1021
 2933 049e 8091 0000 		lds r24,screentoggle
 352:main.c        **** 		{
 2934               		.loc 1 352 5 view .LVU1022
 2935 04a2 8430      		cpi r24,lo8(4)
 2936 04a4 01F4      		brne .L151
 354:main.c        **** 			if(toggle==0)
 2937               		.loc 1 354 4 is_stmt 1 view .LVU1023
 354:main.c        **** 			if(toggle==0)
 2938               		.loc 1 354 16 is_stmt 0 view .LVU1024
 2939 04a6 1092 0000 		sts screentoggle,__zero_reg__
 355:main.c        **** 			{
 2940               		.loc 1 355 4 is_stmt 1 view .LVU1025
 355:main.c        **** 			{
 2941               		.loc 1 355 13 is_stmt 0 view .LVU1026
 2942 04aa 8091 0000 		lds r24,toggle
 355:main.c        **** 			{
 2943               		.loc 1 355 6 view .LVU1027
 2944 04ae 8111      		cpse r24,__zero_reg__
 2945 04b0 00C0      		rjmp .L153
 357:main.c        **** 			}else toggle =0;
 2946               		.loc 1 357 5 is_stmt 1 view .LVU1028
 357:main.c        **** 			}else toggle =0;
 2947               		.loc 1 357 12 is_stmt 0 view .LVU1029
 2948 04b2 81E0      		ldi r24,lo8(1)
 2949 04b4 8093 0000 		sts toggle,r24
 2950 04b8 00C0      		rjmp .L151
 2951               	.L153:
 358:main.c        **** 		}
 2952               		.loc 1 358 10 is_stmt 1 view .LVU1030
 358:main.c        **** 		}
 2953               		.loc 1 358 17 is_stmt 0 view .LVU1031
 2954 04ba 1092 0000 		sts toggle,__zero_reg__
 2955 04be 00C0      		rjmp .L151
 2956               		__gcc_isr 0,r24
 2957               		.cfi_endproc
 2958               	.LFE26:
 2960               	.global	toggle_alt
 2961               		.section .bss
 2964               	toggle_alt:
 2965 0000 00        		.zero	1
 2966               	.global	toggle
 2969               	toggle:
 2970 0001 00        		.zero	1
 2971               	.global	screentoggle
 2974               	screentoggle:
 2975 0002 00        		.zero	1
 2976               	.global	entprell
 2979               	entprell:
 2980 0003 00        		.zero	1
 2981               	.global	min
 2984               	min:
 2985 0004 00        		.zero	1
 2986               	.global	sec
 2989               	sec:
 2990 0005 00        		.zero	1
 2991               	.global	ms100
 2994               	ms100:
 2995 0006 00        		.zero	1
 2996               	.global	ms10
 2999               	ms10:
 3000 0007 00        		.zero	1
 3001               	.global	state
 3004               	state:
 3005 0008 00        		.zero	1
 3006               	.global	buffer
 3009               	buffer:
 3010 0009 0000 0000 		.zero	20
 3010      0000 0000 
 3010      0000 0000 
 3010      0000 0000 
 3010      0000 0000 
 3011               	.global	font14
 3012               		.section	.progmem.data,"a",@progbits
 3015               	font14:
 3016 0000 00        		.string	""
 3017 0001 00        		.string	""
 3018 0002 00        		.string	""
 3019 0003 00        		.string	""
 3020 0004 00        		.string	""
 3021 0005 00        		.string	""
 3022 0006 00        		.string	""
 3023 0007 00        		.string	""
 3024 0008 00        		.string	""
 3025 0009 00        		.string	""
 3026 000a 00        		.string	""
 3027 000b 00        		.string	""
 3028 000c 00        		.string	""
 3029 000d 00        		.string	""
 3030 000e 00        		.string	""
 3031 000f 1010 1010 		.string	"\020\020\020\020\020\020\020"
 3031      1010 1000 
 3032 0017 1010 00   		.string	"\020\020"
 3033 001a 00        		.string	""
 3034 001b 00        		.string	""
 3035 001c 2424 2424 		.string	"$$$$"
 3035      00
 3036 0021 00        		.string	""
 3037 0022 00        		.string	""
 3038 0023 00        		.string	""
 3039 0024 00        		.string	""
 3040 0025 00        		.string	""
 3041 0026 00        		.string	""
 3042 0027 00        		.string	""
 3043 0028 00        		.string	""
 3044 0029 00        		.string	""
 3045 002a 00        		.string	""
 3046 002b 0909 127F 		.string	"\t\t\022\177\022$\377$HH"
 3046      1224 FF24 
 3046      4848 00
 3047 0036 00        		.string	""
 3048 0037 00        		.string	""
 3049 0038 103C 5050 		.string	"\020<PPP0\030\024\024\024x\020"
 3049      5030 1814 
 3049      1414 7810 
 3049      00
 3050 0045 00        		.string	""
 3051 0046 00        		.string	""
 3052 0047 6192 9494 		.string	"a\222\224\224h\026))I\206"
 3052      6816 2929 
 3052      4986 00
 3053 0052 00        		.string	""
 3054 0053 00        		.string	""
 3055 0054 00        		.string	""
 3056 0055 1824 2428 		.string	"\030$$(0\321\211\216\306\177"
 3056      30D1 898E 
 3056      C67F 00
 3057 0060 00        		.string	""
 3058 0061 00        		.string	""
 3059 0062 1010 1010 		.string	"\020\020\020\020"
 3059      00
 3060 0067 00        		.string	""
 3061 0068 00        		.string	""
 3062 0069 00        		.string	""
 3063 006a 00        		.string	""
 3064 006b 00        		.string	""
 3065 006c 00        		.string	""
 3066 006d 00        		.string	""
 3067 006e 00        		.string	""
 3068 006f 00        		.string	""
 3069 0070 060C 1010 		.string	"\006\f\020\020     \020\020\f\006"
 3069      2020 2020 
 3069      2010 100C 
 3069      0600 
 3070 007e 6030 0808 		.string	"`0\b\b\004\004\004\004\004\b\b0`"
 3070      0404 0404 
 3070      0408 0830 
 3070      6000 
 3071 008c 00        		.string	""
 3072 008d 1010 6628 		.string	"\020\020f(4$"
 3072      3424 00
 3073 0094 00        		.string	""
 3074 0095 00        		.string	""
 3075 0096 00        		.string	""
 3076 0097 00        		.string	""
 3077 0098 00        		.string	""
 3078 0099 00        		.string	""
 3079 009a 00        		.string	""
 3080 009b 00        		.string	""
 3081 009c 00        		.string	""
 3082 009d 00        		.string	""
 3083 009e 1010 10FE 		.string	"\020\020\020\376\020\020\020"
 3083      1010 1000 
 3084 00a6 00        		.string	""
 3085 00a7 00        		.string	""
 3086 00a8 00        		.string	""
 3087 00a9 00        		.string	""
 3088 00aa 00        		.string	""
 3089 00ab 00        		.string	""
 3090 00ac 00        		.string	""
 3091 00ad 00        		.string	""
 3092 00ae 00        		.string	""
 3093 00af 00        		.string	""
 3094 00b0 00        		.string	""
 3095 00b1 1818 0810 		.string	"\030\030\b\020"
 3095      00
 3096 00b6 00        		.string	""
 3097 00b7 00        		.string	""
 3098 00b8 00        		.string	""
 3099 00b9 00        		.string	""
 3100 00ba 00        		.string	""
 3101 00bb 00        		.string	""
 3102 00bc 7E00      		.string	"~"
 3103 00be 00        		.string	""
 3104 00bf 00        		.string	""
 3105 00c0 00        		.string	""
 3106 00c1 00        		.string	""
 3107 00c2 00        		.string	""
 3108 00c3 00        		.string	""
 3109 00c4 00        		.string	""
 3110 00c5 00        		.string	""
 3111 00c6 00        		.string	""
 3112 00c7 00        		.string	""
 3113 00c8 00        		.string	""
 3114 00c9 00        		.string	""
 3115 00ca 00        		.string	""
 3116 00cb 00        		.string	""
 3117 00cc 00        		.string	""
 3118 00cd 1818 00   		.string	"\030\030"
 3119 00d0 00        		.string	""
 3120 00d1 00        		.string	""
 3121 00d2 0204 0404 		.string	"\002\004\004\004\b\b\030\020\020   @"
 3121      0808 1810 
 3121      1020 2020 
 3121      4000 
 3122 00e0 00        		.string	""
 3123 00e1 1824 4242 		.string	"\030$BBBBBB$\030"
 3123      4242 4242 
 3123      2418 00
 3124 00ec 00        		.string	""
 3125 00ed 00        		.string	""
 3126 00ee 00        		.string	""
 3127 00ef 0878 0808 		.string	"\bx\b\b\b\b\b\b\b\177"
 3127      0808 0808 
 3127      087F 00
 3128 00fa 00        		.string	""
 3129 00fb 00        		.string	""
 3130 00fc 00        		.string	""
 3131 00fd 7804 0404 		.string	"x\004\004\004\b\b\020 @|"
 3131      0808 1020 
 3131      407C 00
 3132 0108 00        		.string	""
 3133 0109 00        		.string	""
 3134 010a 00        		.string	""
 3135 010b 3C02 0202 		.string	"<\002\002\002\034\002\002\002\002<"
 3135      1C02 0202 
 3135      023C 00
 3136 0116 00        		.string	""
 3137 0117 00        		.string	""
 3138 0118 00        		.string	""
 3139 0119 040C 1414 		.string	"\004\f\024\024$D~\004\004\004"
 3139      2444 7E04 
 3139      0404 00
 3140 0124 00        		.string	""
 3141 0125 00        		.string	""
 3142 0126 00        		.string	""
 3143 0127 3E20 2020 		.string	">   8\006\002\002\002<"
 3143      3806 0202 
 3143      023C 00
 3144 0132 00        		.string	""
 3145 0133 00        		.string	""
 3146 0134 00        		.string	""
 3147 0135 1C20 4040 		.string	"\034 @@\\bBB\"\034"
 3147      5C62 4242 
 3147      221C 00
 3148 0140 00        		.string	""
 3149 0141 00        		.string	""
 3150 0142 00        		.string	""
 3151 0143 7E02 0404 		.string	"~\002\004\004\b\020\020\020  "
 3151      0810 1010 
 3151      2020 00
 3152 014e 00        		.string	""
 3153 014f 00        		.string	""
 3154 0150 00        		.string	""
 3155 0151 3C42 4244 		.string	"<BBD8$BBB<"
 3155      3824 4242 
 3155      423C 00
 3156 015c 00        		.string	""
 3157 015d 00        		.string	""
 3158 015e 00        		.string	""
 3159 015f 3844 4242 		.string	"8DBBF:\002\002\0048"
 3159      463A 0202 
 3159      0438 00
 3160 016a 00        		.string	""
 3161 016b 00        		.string	""
 3162 016c 00        		.string	""
 3163 016d 00        		.string	""
 3164 016e 00        		.string	""
 3165 016f 00        		.string	""
 3166 0170 1818 00   		.string	"\030\030"
 3167 0173 00        		.string	""
 3168 0174 00        		.string	""
 3169 0175 1818 00   		.string	"\030\030"
 3170 0178 00        		.string	""
 3171 0179 00        		.string	""
 3172 017a 00        		.string	""
 3173 017b 00        		.string	""
 3174 017c 00        		.string	""
 3175 017d 00        		.string	""
 3176 017e 1818 00   		.string	"\030\030"
 3177 0181 00        		.string	""
 3178 0182 00        		.string	""
 3179 0183 1818 0810 		.string	"\030\030\b\020"
 3179      00
 3180 0188 00        		.string	""
 3181 0189 00        		.string	""
 3182 018a 00        		.string	""
 3183 018b 00        		.string	""
 3184 018c 020C 1060 		.string	"\002\f\020`\020\f\002"
 3184      100C 0200 
 3185 0194 00        		.string	""
 3186 0195 00        		.string	""
 3187 0196 00        		.string	""
 3188 0197 00        		.string	""
 3189 0198 00        		.string	""
 3190 0199 00        		.string	""
 3191 019a 00        		.string	""
 3192 019b 7E00      		.string	"~"
 3193 019d 00        		.string	""
 3194 019e 7E00      		.string	"~"
 3195 01a0 00        		.string	""
 3196 01a1 00        		.string	""
 3197 01a2 00        		.string	""
 3198 01a3 00        		.string	""
 3199 01a4 00        		.string	""
 3200 01a5 00        		.string	""
 3201 01a6 00        		.string	""
 3202 01a7 00        		.string	""
 3203 01a8 4030 0806 		.string	"@0\b\006\b0@"
 3203      0830 4000 
 3204 01b0 00        		.string	""
 3205 01b1 00        		.string	""
 3206 01b2 00        		.string	""
 3207 01b3 7C42 0204 		.string	"|B\002\004\b\020\020"
 3207      0810 1000 
 3208 01bb 1010 00   		.string	"\020\020"
 3209 01be 00        		.string	""
 3210 01bf 00        		.string	""
 3211 01c0 00        		.string	""
 3212 01c1 3C62 4E92 		.string	"<bN\222\222\222\226\333D<"
 3212      9292 96DB 
 3212      443C 00
 3213 01cc 00        		.string	""
 3214 01cd 00        		.string	""
 3215 01ce 00        		.string	""
 3216 01cf 00        		.string	""
 3217 01d0 0818 1424 		.string	"\b\030\024$$B~B\201"
 3217      2442 7E42 
 3217      8100 
 3218 01da 00        		.string	""
 3219 01db 00        		.string	""
 3220 01dc 00        		.string	""
 3221 01dd 00        		.string	""
 3222 01de 7C42 4244 		.string	"|BBDxDBB|"
 3222      7844 4242 
 3222      7C00 
 3223 01e8 00        		.string	""
 3224 01e9 00        		.string	""
 3225 01ea 00        		.string	""
 3226 01eb 00        		.string	""
 3227 01ec 3E40 8080 		.string	">@\200\200\200\200\200@>"
 3227      8080 8040 
 3227      3E00 
 3228 01f6 00        		.string	""
 3229 01f7 00        		.string	""
 3230 01f8 00        		.string	""
 3231 01f9 00        		.string	""
 3232 01fa F884 8282 		.string	"\370\204\202\202\202\202\202\204\370"
 3232      8282 8284 
 3232      F800 
 3233 0204 00        		.string	""
 3234 0205 00        		.string	""
 3235 0206 00        		.string	""
 3236 0207 00        		.string	""
 3237 0208 7E40 4040 		.string	"~@@@|@@@~"
 3237      7C40 4040 
 3237      7E00 
 3238 0212 00        		.string	""
 3239 0213 00        		.string	""
 3240 0214 00        		.string	""
 3241 0215 00        		.string	""
 3242 0216 7E40 4040 		.string	"~@@@|@@@@"
 3242      7C40 4040 
 3242      4000 
 3243 0220 00        		.string	""
 3244 0221 00        		.string	""
 3245 0222 00        		.string	""
 3246 0223 00        		.string	""
 3247 0224 3E40 8080 		.string	">@\200\200\200\216\202B>"
 3247      808E 8242 
 3247      3E00 
 3248 022e 00        		.string	""
 3249 022f 00        		.string	""
 3250 0230 00        		.string	""
 3251 0231 00        		.string	""
 3252 0232 4242 4242 		.string	"BBBB~BBBB"
 3252      7E42 4242 
 3252      4200 
 3253 023c 00        		.string	""
 3254 023d 00        		.string	""
 3255 023e 00        		.string	""
 3256 023f 00        		.string	""
 3257 0240 7C10 1010 		.string	"|\020\020\020\020\020\020\020|"
 3257      1010 1010 
 3257      7C00 
 3258 024a 00        		.string	""
 3259 024b 00        		.string	""
 3260 024c 00        		.string	""
 3261 024d 00        		.string	""
 3262 024e 3C04 0404 		.string	"<\004\004\004\004\004\004\004x"
 3262      0404 0404 
 3262      7800 
 3263 0258 00        		.string	""
 3264 0259 00        		.string	""
 3265 025a 00        		.string	""
 3266 025b 00        		.string	""
 3267 025c 4244 4850 		.string	"BDHP`PHDB"
 3267      6050 4844 
 3267      4200 
 3268 0266 00        		.string	""
 3269 0267 00        		.string	""
 3270 0268 00        		.string	""
 3271 0269 00        		.string	""
 3272 026a 4040 4040 		.string	"@@@@@@@@~"
 3272      4040 4040 
 3272      7E00 
 3273 0274 00        		.string	""
 3274 0275 00        		.string	""
 3275 0276 00        		.string	""
 3276 0277 00        		.string	""
 3277 0278 C6C6 C6AA 		.string	"\306\306\306\252\252\252\222\202\202"
 3277      AAAA 9282 
 3277      8200 
 3278 0282 00        		.string	""
 3279 0283 00        		.string	""
 3280 0284 00        		.string	""
 3281 0285 00        		.string	""
 3282 0286 4262 6252 		.string	"BbbRRJJFB"
 3282      524A 4A46 
 3282      4200 
 3283 0290 00        		.string	""
 3284 0291 00        		.string	""
 3285 0292 00        		.string	""
 3286 0293 00        		.string	""
 3287 0294 3844 8282 		.string	"8D\202\202\202\202\202D8"
 3287      8282 8244 
 3287      3800 
 3288 029e 00        		.string	""
 3289 029f 00        		.string	""
 3290 02a0 00        		.string	""
 3291 02a1 00        		.string	""
 3292 02a2 7C42 4242 		.string	"|BBBFx@@@"
 3292      4678 4040 
 3292      4000 
 3293 02ac 00        		.string	""
 3294 02ad 00        		.string	""
 3295 02ae 00        		.string	""
 3296 02af 00        		.string	""
 3297 02b0 3844 8282 		.string	"8D\202\202\202\202\202D8\006\003"
 3297      8282 8244 
 3297      3806 0300 
 3298 02bc 00        		.string	""
 3299 02bd 00        		.string	""
 3300 02be 7844 4444 		.string	"xDDDxHLDB"
 3300      7848 4C44 
 3300      4200 
 3301 02c8 00        		.string	""
 3302 02c9 00        		.string	""
 3303 02ca 00        		.string	""
 3304 02cb 00        		.string	""
 3305 02cc 3E40 4060 		.string	">@@`\030\006\002\002|"
 3305      1806 0202 
 3305      7C00 
 3306 02d6 00        		.string	""
 3307 02d7 00        		.string	""
 3308 02d8 00        		.string	""
 3309 02d9 00        		.string	""
 3310 02da FE10 1010 		.string	"\376\020\020\020\020\020\020\020\020"
 3310      1010 1010 
 3310      1000 
 3311 02e4 00        		.string	""
 3312 02e5 00        		.string	""
 3313 02e6 00        		.string	""
 3314 02e7 00        		.string	""
 3315 02e8 4242 4242 		.string	"BBBBBBBB<"
 3315      4242 4242 
 3315      3C00 
 3316 02f2 00        		.string	""
 3317 02f3 00        		.string	""
 3318 02f4 00        		.string	""
 3319 02f5 00        		.string	""
 3320 02f6 8142 4244 		.string	"\201BBD$((\020\020"
 3320      2428 2810 
 3320      1000 
 3321 0300 00        		.string	""
 3322 0301 00        		.string	""
 3323 0302 00        		.string	""
 3324 0303 00        		.string	""
 3325 0304 8181 939A 		.string	"\201\201\223\232ZZff$"
 3325      5A5A 6666 
 3325      2400 
 3326 030e 00        		.string	""
 3327 030f 00        		.string	""
 3328 0310 00        		.string	""
 3329 0311 00        		.string	""
 3330 0312 8142 2418 		.string	"\201B$\030\030\030$B\201"
 3330      1818 2442 
 3330      8100 
 3331 031c 00        		.string	""
 3332 031d 00        		.string	""
 3333 031e 00        		.string	""
 3334 031f 00        		.string	""
 3335 0320 8142 4428 		.string	"\201BD(\030\020\020\020\020"
 3335      1810 1010 
 3335      1000 
 3336 032a 00        		.string	""
 3337 032b 00        		.string	""
 3338 032c 00        		.string	""
 3339 032d 00        		.string	""
 3340 032e FE02 0408 		.string	"\376\002\004\b\020 @\200\376"
 3340      1020 4080 
 3340      FE00 
 3341 0338 00        		.string	""
 3342 0339 00        		.string	""
 3343 033a 1E10 1010 		.string	"\036\020\020\020\020\020\020\020\020\020\020\020\036"
 3343      1010 1010 
 3343      1010 1010 
 3343      1E00 
 3344 0348 4020 2020 		.string	"@   \020\020\030\b\b\004\004\004\002"
 3344      1010 1808 
 3344      0804 0404 
 3344      0200 
 3345 0356 7808 0808 		.string	"x\b\b\b\b\b\b\b\b\b\b\bx"
 3345      0808 0808 
 3345      0808 0808 
 3345      7800 
 3346 0364 00        		.string	""
 3347 0365 0808 1814 		.string	"\b\b\030\024\024$\"B"
 3347      1424 2242 
 3347      00
 3348 036e 00        		.string	""
 3349 036f 00        		.string	""
 3350 0370 00        		.string	""
 3351 0371 00        		.string	""
 3352 0372 00        		.string	""
 3353 0373 00        		.string	""
 3354 0374 00        		.string	""
 3355 0375 00        		.string	""
 3356 0376 00        		.string	""
 3357 0377 00        		.string	""
 3358 0378 00        		.string	""
 3359 0379 00        		.string	""
 3360 037a 00        		.string	""
 3361 037b 00        		.string	""
 3362 037c 00        		.string	""
 3363 037d FF00      		.string	"\377"
 3364 037f 00        		.string	""
 3365 0380 0804 00   		.string	"\b\004"
 3366 0383 00        		.string	""
 3367 0384 00        		.string	""
 3368 0385 00        		.string	""
 3369 0386 00        		.string	""
 3370 0387 00        		.string	""
 3371 0388 00        		.string	""
 3372 0389 00        		.string	""
 3373 038a 00        		.string	""
 3374 038b 00        		.string	""
 3375 038c 00        		.string	""
 3376 038d 00        		.string	""
 3377 038e 00        		.string	""
 3378 038f 00        		.string	""
 3379 0390 00        		.string	""
 3380 0391 00        		.string	""
 3381 0392 3C02 023E 		.string	"<\002\002>BB?"
 3381      4242 3F00 
 3382 039a 00        		.string	""
 3383 039b 00        		.string	""
 3384 039c 4040 4040 		.string	"@@@@\\bBBBb\\"
 3384      5C62 4242 
 3384      4262 5C00 
 3385 03a8 00        		.string	""
 3386 03a9 00        		.string	""
 3387 03aa 00        		.string	""
 3388 03ab 00        		.string	""
 3389 03ac 00        		.string	""
 3390 03ad 00        		.string	""
 3391 03ae 1E20 4040 		.string	"\036 @@@ \036"
 3391      4020 1E00 
 3392 03b6 00        		.string	""
 3393 03b7 00        		.string	""
 3394 03b8 0202 0202 		.string	"\002\002\002\002:FBBBF:"
 3394      3A46 4242 
 3394      4246 3A00 
 3395 03c4 00        		.string	""
 3396 03c5 00        		.string	""
 3397 03c6 00        		.string	""
 3398 03c7 00        		.string	""
 3399 03c8 00        		.string	""
 3400 03c9 00        		.string	""
 3401 03ca 3C22 427E 		.string	"<\"B~@@>"
 3401      4040 3E00 
 3402 03d2 00        		.string	""
 3403 03d3 00        		.string	""
 3404 03d4 0E10 1010 		.string	"\016\020\020\020~\020\020\020\020\020\020"
 3404      7E10 1010 
 3404      1010 1000 
 3405 03e0 00        		.string	""
 3406 03e1 00        		.string	""
 3407 03e2 00        		.string	""
 3408 03e3 00        		.string	""
 3409 03e4 00        		.string	""
 3410 03e5 00        		.string	""
 3411 03e6 3E46 4242 		.string	">FBBBF:\002\002<@@@@\\bBBBBB"
 3411      4246 3A02 
 3411      023C 4040 
 3411      4040 5C62 
 3411      4242 4242 
 3412 03fc 00        		.string	""
 3413 03fd 00        		.string	""
 3414 03fe 1818 00   		.string	"\030\030"
 3415 0401 00        		.string	""
 3416 0402 7808 0808 		.string	"x\b\b\b\b\b\b"
 3416      0808 0800 
 3417 040a 00        		.string	""
 3418 040b 00        		.string	""
 3419 040c 0C0C 00   		.string	"\f\f"
 3420 040f 00        		.string	""
 3421 0410 3C04 0404 		.string	"<\004\004\004\004\004\004\004\004x@@@@DHP`XDB"
 3421      0404 0404 
 3421      0478 4040 
 3421      4040 4448 
 3421      5060 5844 
 3422 0426 00        		.string	""
 3423 0427 00        		.string	""
 3424 0428 7808 0808 		.string	"x\b\b\b\b\b\b\b\b\b\b"
 3424      0808 0808 
 3424      0808 0800 
 3425 0434 00        		.string	""
 3426 0435 00        		.string	""
 3427 0436 00        		.string	""
 3428 0437 00        		.string	""
 3429 0438 00        		.string	""
 3430 0439 00        		.string	""
 3431 043a B6DA 9292 		.string	"\266\332\222\222\222\222\222"
 3431      9292 9200 
 3432 0442 00        		.string	""
 3433 0443 00        		.string	""
 3434 0444 00        		.string	""
 3435 0445 00        		.string	""
 3436 0446 00        		.string	""
 3437 0447 00        		.string	""
 3438 0448 5C62 4242 		.string	"\\bBBBBB"
 3438      4242 4200 
 3439 0450 00        		.string	""
 3440 0451 00        		.string	""
 3441 0452 00        		.string	""
 3442 0453 00        		.string	""
 3443 0454 00        		.string	""
 3444 0455 00        		.string	""
 3445 0456 3844 8282 		.string	"8D\202\202\202D8"
 3445      8244 3800 
 3446 045e 00        		.string	""
 3447 045f 00        		.string	""
 3448 0460 00        		.string	""
 3449 0461 00        		.string	""
 3450 0462 00        		.string	""
 3451 0463 00        		.string	""
 3452 0464 5C62 4242 		.string	"\\bBBBb\\@@@"
 3452      4262 5C40 
 3452      4040 00
 3453 046f 00        		.string	""
 3454 0470 00        		.string	""
 3455 0471 00        		.string	""
 3456 0472 3A46 4242 		.string	":FBBBF:\002\002\002"
 3456      4246 3A02 
 3456      0202 00
 3457 047d 00        		.string	""
 3458 047e 00        		.string	""
 3459 047f 00        		.string	""
 3460 0480 5C64 4040 		.string	"\\d@@@@@"
 3460      4040 4000 
 3461 0488 00        		.string	""
 3462 0489 00        		.string	""
 3463 048a 00        		.string	""
 3464 048b 00        		.string	""
 3465 048c 00        		.string	""
 3466 048d 00        		.string	""
 3467 048e 3C40 6018 		.string	"<@`\030\004\004x"
 3467      0404 7800 
 3468 0496 00        		.string	""
 3469 0497 00        		.string	""
 3470 0498 00        		.string	""
 3471 0499 00        		.string	""
 3472 049a 2020 FE20 		.string	"  \376     \036"
 3472      2020 2020 
 3472      1E00 
 3473 04a4 00        		.string	""
 3474 04a5 00        		.string	""
 3475 04a6 00        		.string	""
 3476 04a7 00        		.string	""
 3477 04a8 00        		.string	""
 3478 04a9 00        		.string	""
 3479 04aa 4242 4242 		.string	"BBBBBF:"
 3479      4246 3A00 
 3480 04b2 00        		.string	""
 3481 04b3 00        		.string	""
 3482 04b4 00        		.string	""
 3483 04b5 00        		.string	""
 3484 04b6 00        		.string	""
 3485 04b7 00        		.string	""
 3486 04b8 8142 4244 		.string	"\201BBD((\020"
 3486      2828 1000 
 3487 04c0 00        		.string	""
 3488 04c1 00        		.string	""
 3489 04c2 00        		.string	""
 3490 04c3 00        		.string	""
 3491 04c4 00        		.string	""
 3492 04c5 00        		.string	""
 3493 04c6 8189 5A5A 		.string	"\201\211ZZf$$"
 3493      6624 2400 
 3494 04ce 00        		.string	""
 3495 04cf 00        		.string	""
 3496 04d0 00        		.string	""
 3497 04d1 00        		.string	""
 3498 04d2 00        		.string	""
 3499 04d3 00        		.string	""
 3500 04d4 4224 1818 		.string	"B$\030\030\030$B"
 3500      1824 4200 
 3501 04dc 00        		.string	""
 3502 04dd 00        		.string	""
 3503 04de 00        		.string	""
 3504 04df 00        		.string	""
 3505 04e0 00        		.string	""
 3506 04e1 00        		.string	""
 3507 04e2 8142 4224 		.string	"\201BB$$\030\030\0200\340"
 3507      2418 1810 
 3507      30E0 00
 3508 04ed 00        		.string	""
 3509 04ee 00        		.string	""
 3510 04ef 00        		.string	""
 3511 04f0 FE04 0810 		.string	"\376\004\b\020 @\376"
 3511      2040 FE00 
 3512 04f8 00        		.string	""
 3513 04f9 00        		.string	""
 3514               	.global	font8
 3517               	font8:
 3518 04fa 00        		.string	""
 3519 04fb 00        		.string	""
 3520 04fc 00        		.string	""
 3521 04fd 00        		.string	""
 3522 04fe 00        		.string	""
 3523 04ff 00        		.string	""
 3524 0500 00        		.string	""
 3525 0501 00        		.string	""
 3526 0502 3078 7830 		.string	"0xx00"
 3526      3000 
 3527 0508 3000      		.string	"0"
 3528 050a 6C6C 6C00 		.string	"lll"
 3529 050e 00        		.string	""
 3530 050f 00        		.string	""
 3531 0510 00        		.string	""
 3532 0511 00        		.string	""
 3533 0512 6C6C FE6C 		.string	"ll\376l\376ll"
 3533      FE6C 6C00 
 3534 051a 307C C078 		.string	"0|\300x\f\3700"
 3534      0CF8 3000 
 3535 0522 00        		.string	""
 3536 0523 C6CC 1830 		.string	"\306\314\0300f\306"
 3536      66C6 00
 3537 052a 386C 3876 		.string	"8l8v\334\314v"
 3537      DCCC 7600 
 3538 0532 6060 C000 		.string	"``\300"
 3539 0536 00        		.string	""
 3540 0537 00        		.string	""
 3541 0538 00        		.string	""
 3542 0539 00        		.string	""
 3543 053a 1830 6060 		.string	"\0300```0\030"
 3543      6030 1800 
 3544 0542 6030 1818 		.string	"`0\030\030\0300`"
 3544      1830 6000 
 3545 054a 00        		.string	""
 3546 054b 663C FF3C 		.string	"f<\377<f"
 3546      6600 
 3547 0551 00        		.string	""
 3548 0552 00        		.string	""
 3549 0553 3030 FC30 		.string	"00\37400"
 3549      3000 
 3550 0559 00        		.string	""
 3551 055a 00        		.string	""
 3552 055b 00        		.string	""
 3553 055c 00        		.string	""
 3554 055d 00        		.string	""
 3555 055e 00        		.string	""
 3556 055f 7030 6000 		.string	"p0`"
 3557 0563 00        		.string	""
 3558 0564 00        		.string	""
 3559 0565 FC00      		.string	"\374"
 3560 0567 00        		.string	""
 3561 0568 00        		.string	""
 3562 0569 00        		.string	""
 3563 056a 00        		.string	""
 3564 056b 00        		.string	""
 3565 056c 00        		.string	""
 3566 056d 00        		.string	""
 3567 056e 00        		.string	""
 3568 056f 3030 00   		.string	"00"
 3569 0572 060C 1830 		.string	"\006\f\0300`\300\200"
 3569      60C0 8000 
 3570 057a 78CC DCFC 		.string	"x\314\334\374\354\314x"
 3570      ECCC 7800 
 3571 0582 30F0 3030 		.string	"0\3600000\374"
 3571      3030 FC00 
 3572 058a 78CC 0C38 		.string	"x\314\f8`\314\374"
 3572      60CC FC00 
 3573 0592 78CC 0C38 		.string	"x\314\f8\f\314x"
 3573      0CCC 7800 
 3574 059a 1C3C 6CCC 		.string	"\034<l\314\376\f\f"
 3574      FE0C 0C00 
 3575 05a2 FCC0 F80C 		.string	"\374\300\370\f\f\314x"
 3575      0CCC 7800 
 3576 05aa 3860 C0F8 		.string	"8`\300\370\314\314x"
 3576      CCCC 7800 
 3577 05b2 FCCC 0C18 		.string	"\374\314\f\0300``"
 3577      3060 6000 
 3578 05ba 78CC CC78 		.string	"x\314\314x\314\314x"
 3578      CCCC 7800 
 3579 05c2 78CC CC7C 		.string	"x\314\314|\f\030p"
 3579      0C18 7000 
 3580 05ca 00        		.string	""
 3581 05cb 00        		.string	""
 3582 05cc 3030 00   		.string	"00"
 3583 05cf 3030 00   		.string	"00"
 3584 05d2 00        		.string	""
 3585 05d3 00        		.string	""
 3586 05d4 3030 00   		.string	"00"
 3587 05d7 7030 6018 		.string	"p0`\0300`\300`0\030"
 3587      3060 C060 
 3587      3018 00
 3588 05e2 00        		.string	""
 3589 05e3 00        		.string	""
 3590 05e4 FC00      		.string	"\374"
 3591 05e6 FC00      		.string	"\374"
 3592 05e8 00        		.string	""
 3593 05e9 00        		.string	""
 3594 05ea 6030 180C 		.string	"`0\030\f\0300`"
 3594      1830 6000 
 3595 05f2 78CC 0C18 		.string	"x\314\f\0300"
 3595      3000 
 3596 05f8 3000      		.string	"0"
 3597 05fa 7CC6 DEDE 		.string	"|\306\336\336\336\300x"
 3597      DEC0 7800 
 3598 0602 3078 CCCC 		.string	"0x\314\314\374\314\314"
 3598      FCCC CC00 
 3599 060a FC66 667C 		.string	"\374ff|ff\374"
 3599      6666 FC00 
 3600 0612 3C66 C0C0 		.string	"<f\300\300\300f<"
 3600      C066 3C00 
 3601 061a FC6C 6666 		.string	"\374lfffl\374"
 3601      666C FC00 
 3602 0622 FE62 6878 		.string	"\376bhxhb\376"
 3602      6862 FE00 
 3603 062a FE62 6878 		.string	"\376bhxh`\360"
 3603      6860 F000 
 3604 0632 3C66 C0C0 		.string	"<f\300\300\316f>"
 3604      CE66 3E00 
 3605 063a CCCC CCFC 		.string	"\314\314\314\374\314\314\314"
 3605      CCCC CC00 
 3606 0642 7830 3030 		.string	"x00000x"
 3606      3030 7800 
 3607 064a 1E0C 0C0C 		.string	"\036\f\f\f\314\314x"
 3607      CCCC 7800 
 3608 0652 E666 6C78 		.string	"\346flxlf\346"
 3608      6C66 E600 
 3609 065a F060 6060 		.string	"\360```bf\376"
 3609      6266 FE00 
 3610 0662 C6EE FED6 		.string	"\306\356\376\326\306\306\306"
 3610      C6C6 C600 
 3611 066a C6E6 F6DE 		.string	"\306\346\366\336\316\306\306"
 3611      CEC6 C600 
 3612 0672 386C C6C6 		.string	"8l\306\306\306l8"
 3612      C66C 3800 
 3613 067a FC66 667C 		.string	"\374ff|``\360"
 3613      6060 F000 
 3614 0682 78CC CCCC 		.string	"x\314\314\314\334x\034"
 3614      DC78 1C00 
 3615 068a FC66 667C 		.string	"\374ff|xl\346"
 3615      786C E600 
 3616 0692 78CC E038 		.string	"x\314\3408\034\314x"
 3616      1CCC 7800 
 3617 069a FCB4 3030 		.string	"\374\2640000x"
 3617      3030 7800 
 3618 06a2 CCCC CCCC 		.string	"\314\314\314\314\314\314\374"
 3618      CCCC FC00 
 3619 06aa CCCC CCCC 		.string	"\314\314\314\314\314x0"
 3619      CC78 3000 
 3620 06b2 C6C6 C6D6 		.string	"\306\306\306\326\376\356\306"
 3620      FEEE C600 
 3621 06ba C6C6 6C38 		.string	"\306\306l8l\306\306"
 3621      6CC6 C600 
 3622 06c2 CCCC CC78 		.string	"\314\314\314x00x"
 3622      3030 7800 
 3623 06ca FECC 9830 		.string	"\376\314\2300b\306\376"
 3623      62C6 FE00 
 3624 06d2 7860 6060 		.string	"x`````x"
 3624      6060 7800 
 3625 06da C060 3018 		.string	"\300`0\030\f\006\002"
 3625      0C06 0200 
 3626 06e2 7818 1818 		.string	"x\030\030\030\030\030x"
 3626      1818 7800 
 3627 06ea 1038 6CC6 		.string	"\0208l\306"
 3627      00
 3628 06ef 00        		.string	""
 3629 06f0 00        		.string	""
 3630 06f1 00        		.string	""
 3631 06f2 00        		.string	""
 3632 06f3 00        		.string	""
 3633 06f4 00        		.string	""
 3634 06f5 00        		.string	""
 3635 06f6 00        		.string	""
 3636 06f7 00        		.string	""
 3637 06f8 00        		.string	""
 3638 06f9 FF30 3018 		.string	"\37700\030"
 3638      00
 3639 06fe 00        		.string	""
 3640 06ff 00        		.string	""
 3641 0700 00        		.string	""
 3642 0701 00        		.string	""
 3643 0702 00        		.string	""
 3644 0703 00        		.string	""
 3645 0704 780C 7CCC 		.string	"x\f|\314v"
 3645      7600 
 3646 070a E060 7C66 		.string	"\340`|fff\274"
 3646      6666 BC00 
 3647 0712 00        		.string	""
 3648 0713 00        		.string	""
 3649 0714 78CC C0CC 		.string	"x\314\300\314x"
 3649      7800 
 3650 071a 1C0C 0C7C 		.string	"\034\f\f|\314\314v"
 3650      CCCC 7600 
 3651 0722 00        		.string	""
 3652 0723 00        		.string	""
 3653 0724 78CC FCC0 		.string	"x\314\374\300x"
 3653      7800 
 3654 072a 386C 60F0 		.string	"8l`\360``\360"
 3654      6060 F000 
 3655 0732 00        		.string	""
 3656 0733 00        		.string	""
 3657 0734 76CC CC7C 		.string	"v\314\314|\f\370\340`lvff\346"
 3657      0CF8 E060 
 3657      6C76 6666 
 3657      E600 
 3658 0742 3000      		.string	"0"
 3659 0744 7030 3030 		.string	"p000x"
 3659      7800 
 3660 074a 1800      		.string	"\030"
 3661 074c 7818 1818 		.string	"x\030\030\030\330p\340`flxl\346"
 3661      D870 E060 
 3661      666C 786C 
 3661      E600 
 3662 075a 7030 3030 		.string	"p00000x"
 3662      3030 7800 
 3663 0762 00        		.string	""
 3664 0763 00        		.string	""
 3665 0764 ECFE D6C6 		.string	"\354\376\326\306\306"
 3665      C600 
 3666 076a 00        		.string	""
 3667 076b 00        		.string	""
 3668 076c F8CC CCCC 		.string	"\370\314\314\314\314"
 3668      CC00 
 3669 0772 00        		.string	""
 3670 0773 00        		.string	""
 3671 0774 78CC CCCC 		.string	"x\314\314\314x"
 3671      7800 
 3672 077a 00        		.string	""
 3673 077b 00        		.string	""
 3674 077c DC66 667C 		.string	"\334ff|`\360"
 3674      60F0 00
 3675 0783 00        		.string	""
 3676 0784 76CC CC7C 		.string	"v\314\314|\f\036"
 3676      0C1E 00
 3677 078b 00        		.string	""
 3678 078c D86C 6C60 		.string	"\330ll`\360"
 3678      F000 
 3679 0792 00        		.string	""
 3680 0793 00        		.string	""
 3681 0794 7CC0 780C 		.string	"|\300x\f\370"
 3681      F800 
 3682 079a 1030 7C30 		.string	"\0200|004\030"
 3682      3034 1800 
 3683 07a2 00        		.string	""
 3684 07a3 00        		.string	""
 3685 07a4 CCCC CCCC 		.string	"\314\314\314\314v"
 3685      7600 
 3686 07aa 00        		.string	""
 3687 07ab 00        		.string	""
 3688 07ac CCCC CC78 		.string	"\314\314\314x0"
 3688      3000 
 3689 07b2 00        		.string	""
 3690 07b3 00        		.string	""
 3691 07b4 C6C6 D6FE 		.string	"\306\306\326\376l"
 3691      6C00 
 3692 07ba 00        		.string	""
 3693 07bb 00        		.string	""
 3694 07bc C66C 386C 		.string	"\306l8l\306"
 3694      C600 
 3695 07c2 00        		.string	""
 3696 07c3 00        		.string	""
 3697 07c4 CCCC CC7C 		.string	"\314\314\314|\f\370"
 3697      0CF8 00
 3698 07cb 00        		.string	""
 3699 07cc FC98 3064 		.string	"\374\2300d\374"
 3699      FC00 
 3700               	.global	pic
 3703               	pic:
 3704 07d2 00        		.string	""
 3705 07d3 00        		.string	""
 3706 07d4 00        		.string	""
 3707 07d5 00        		.string	""
 3708 07d6 00        		.string	""
 3709 07d7 C000      		.string	"\300"
 3710 07d9 E000      		.string	"\340"
 3711 07db F000      		.string	"\360"
 3712 07dd FC00      		.string	"\374"
 3713 07df 00        		.string	""
 3714 07e0 00        		.string	""
 3715 07e1 00        		.string	""
 3716 07e2 0406 1212 		.string	"\004\006\022\022\376\354"
 3716      FEEC 00
 3717 07e9 F8FC 0602 		.string	"\370\374\006\002\"\346\344"
 3717      22E6 E400 
 3718 07f1 00        		.string	""
 3719 07f2 00        		.string	""
 3720 07f3 F090 9C04 		.string	"\360\220\234\004\364\004\364\364\004\364\364\004\004\374"
 3720      F404 F4F4 
 3720      04F4 F404 
 3720      04FC 00
 3721 0802 00        		.string	""
 3722 0803 00        		.string	""
 3723 0804 00        		.string	""
 3724 0805 0300      		.string	"\003"
 3725 0807 0300      		.string	"\003"
 3726 0809 0300      		.string	"\003"
 3727 080b 0300      		.string	"\003"
 3728 080d 0300      		.string	"\003"
 3729 080f 00        		.string	""
 3730 0810 00        		.string	""
 3731 0811 00        		.string	""
 3732 0812 0103 0202 		.string	"\001\003\002\002\003\001"
 3732      0301 00
 3733 0819 00        		.string	""
 3734 081a 0103 0202 		.string	"\001\003\002\002\003\001"
 3734      0301 00
 3735 0821 00        		.string	""
 3736 0822 00        		.string	""
 3737 0823 00        		.string	""
 3738 0824 00        		.string	""
 3739 0825 0302 0202 		.string	"\003\002\002\002\002\002\002\002\002\002\002\003"
 3739      0202 0202 
 3739      0202 0203 
 3739      00
 3740 0832 00        		.string	""
 3741 0833 00        		.string	""
 3742 0834 0C06 FFFF 		.string	"\f\006\377\377"
 3742      00
 3743 0839 00        		.string	""
 3744 083a 00        		.string	""
 3745 083b 0C06 FFFF 		.string	"\f\006\377\377"
 3745      00
 3746 0840 00        		.string	""
 3747 0841 00        		.string	""
 3748 0842 1818 00   		.string	"\030\030"
 3749 0845 FEFF 0101 		.string	"\376\377\001\001\377\376"
 3749      FFFE 00
 3750 084c 1C1F 0B09 		.string	"\034\037\013\t\371\361"
 3750      F9F1 00
 3751 0853 F848 4878 		.string	"\370HHx"
 3751      00
 3752 0858 F830 C000 		.string	"\3700\300"
 3753 085c C030 F800 		.string	"\3000\370"
 3754 0860 00        		.string	""
 3755 0861 00        		.string	""
 3756 0862 00        		.string	""
 3757 0863 00        		.string	""
 3758 0864 C020 2323 		.string	"\300 ## @"
 3758      2040 00
 3759 086b 00        		.string	""
 3760 086c 8083 8300 		.string	"\200\203\203"
 3761 0870 80E0 8303 		.string	"\200\340\203\003\200\001\003\002\202\003\201"
 3761      8001 0302 
 3761      8203 8100 
 3762 087c 8103 0282 		.string	"\201\003\002\202\203\001\340\003"
 3762      8301 E003 
 3762      00
 3763 0885 8080 8003 		.string	"\200\200\200\003"
 3763      00
 3764 088a 8102 0100 		.string	"\201\002\001"
 3765 088e 8300      		.string	"\203"
 3766 0890 00        		.string	""
 3767 0891 00        		.string	""
 3768 0892 00        		.string	""
 3769 0893 00        		.string	""
 3770 0894 0811 1112 		.string	"\b\021\021\022\022\f"
 3770      120C 00
 3771 089b 0D12 120A 		.string	"\r\022\022\n\037"
 3771      1F00 
 3772 08a1 1F10 00   		.string	"\037\020"
 3773 08a4 0F10 1008 		.string	"\017\020\020\b\037"
 3773      1F00 
 3774 08aa 1F01 00   		.string	"\037\001"
 3775 08ad 00        		.string	""
 3776 08ae 0F10 1009 		.string	"\017\020\020\t\037"
 3776      1F00 
 3777 08b4 0D12 120A 		.string	"\r\022\022\n\037"
 3777      1F00 
 3778 08ba 0146 3806 		.string	"\001F8\006\001"
 3778      0100 
 3779 08c0 00        		.string	""
 3780 08c1 00        		.string	""
 3781 08c2 F804 0404 		.string	"\370\004\004\004\210"
 3781      8800 
 3782 08c8 FC10 10E0 		.string	"\374\020\020\340"
 3782      00
 3783 08cd F400      		.string	"\364"
 3784 08cf F010 10E0 		.string	"\360\020\020\340"
 3784      00
 3785 08d4 9050 50F0 		.string	"\220PP\360"
 3785      00
 3786 08d9 FC18 E000 		.string	"\374\030\340"
 3787 08dd E018 FCE0 		.string	"\340\030\374\340\020\020\340"
 3787      1010 E000 
 3788 08e5 FC10 10E0 		.string	"\374\020\020\340"
 3788      00
 3789 08ea F400      		.string	"\364"
 3790 08ec FC00      		.string	"\374"
 3791 08ee E050 5060 		.string	"\340PP`"
 3791      00
 3792 08f3 0101 01C0 		.string	"\001\001\001\300"
 3792      00
 3793 08f8 0100      		.string	"\001"
 3794 08fa 00        		.string	""
 3795 08fb 0100      		.string	"\001"
 3796 08fd 0100      		.string	"\001"
 3797 08ff 0100      		.string	"\001"
 3798 0901 00        		.string	""
 3799 0902 0100      		.string	"\001"
 3800 0904 8141 4141 		.string	"\201AAA\200\001"
 3800      8001 00
 3801 090b 00        		.string	""
 3802 090c 8140 4041 		.string	"\201@@A\200\001\201@@A\201\001"
 3802      8001 8140 
 3802      4041 8101 
 3802      00
 3803 0919 80C1 00   		.string	"\200\301"
 3804 091c 8140 4041 		.string	"\201@@A\201\001"
 3804      8101 00
 3805 0923 1820 201F 		.string	"\030  \037"
 3805      00
 3806 0928 1A25 2515 		.string	"\032%%\025>"
 3806      3E00 
 3807 092e 3F01 0101 		.string	"?\001\001\001>"
 3807      3E00 
 3808 0934 1D22 2222 		.string	"\035\"\"\"\035"
 3808      1D00 
 3809 093a 00        		.string	""
 3810 093b 00        		.string	""
 3811 093c 2030 2824 		.string	" 0($#"
 3811      2300 
 3812 0942 1F20 2020 		.string	"\037   \037"
 3812      1F00 
 3813 0948 0100      		.string	"\001"
 3814 094a 3F00      		.string	"?"
 3815 094c 1D22 2222 		.string	"\035\"\"\"\035"
 3815      1D00 
 3816               		.text
 3817               	.Letext0:
 3818               		.file 4 "/usr/avr/include/stdint.h"
 3819               		.file 5 "fonts.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccga2VZb.s:2      *ABS*:000000000000003e __SP_H__
     /tmp/ccga2VZb.s:3      *ABS*:000000000000003d __SP_L__
     /tmp/ccga2VZb.s:4      *ABS*:000000000000003f __SREG__
     /tmp/ccga2VZb.s:5      *ABS*:0000000000000000 __tmp_reg__
     /tmp/ccga2VZb.s:6      *ABS*:0000000000000001 __zero_reg__
     /tmp/ccga2VZb.s:12     .text:0000000000000000 SPI_MasterInit
     /tmp/ccga2VZb.s:33     .text:0000000000000006 SPI_MasterTransmit
     /tmp/ccga2VZb.s:60     .text:0000000000000010 send_data
     /tmp/ccga2VZb.s:103    .text:0000000000000020 send_command
     /tmp/ccga2VZb.s:146    .text:0000000000000030 Set_Page_Address
     /tmp/ccga2VZb.s:203    .text:0000000000000042 Set_Column_Address
     /tmp/ccga2VZb.s:302    .text:000000000000006c Set_Contrast_Control_Register
     /tmp/ccga2VZb.s:391    .text:000000000000008c Display_Picture
     /tmp/ccga2VZb.s:638    .text:00000000000000f0 Display_Clear
     /tmp/ccga2VZb.s:868    .text:0000000000000140 Write_String
     /tmp/ccga2VZb.s:3015   .progmem.data:0000000000000000 font14
     /tmp/ccga2VZb.s:1336   .text:0000000000000222 Write_Char
     /tmp/ccga2VZb.s:1447   .text:000000000000025a Char_Position
     /tmp/ccga2VZb.s:1619   .text:000000000000029e Display_Init
     /tmp/ccga2VZb.s:2558   .text.startup:0000000000000000 main
     /tmp/ccga2VZb.s:2999   .bss:0000000000000007 ms10
     /tmp/ccga2VZb.s:2994   .bss:0000000000000006 ms100
     /tmp/ccga2VZb.s:2989   .bss:0000000000000005 sec
     /tmp/ccga2VZb.s:2984   .bss:0000000000000004 min
     /tmp/ccga2VZb.s:2979   .bss:0000000000000003 entprell
     /tmp/ccga2VZb.s:2974   .bss:0000000000000002 screentoggle
     /tmp/ccga2VZb.s:2969   .bss:0000000000000001 toggle
     /tmp/ccga2VZb.s:2964   .bss:0000000000000000 toggle_alt
     /tmp/ccga2VZb.s:3004   .bss:0000000000000008 state
     /tmp/ccga2VZb.s:2850   .text:0000000000000422 __vector_11
                            *ABS*:0000000000000003 __gcc_isr.n_pushed.001
     /tmp/ccga2VZb.s:3009   .bss:0000000000000009 buffer
     /tmp/ccga2VZb.s:3517   .progmem.data:00000000000004fa font8
     /tmp/ccga2VZb.s:3703   .progmem.data:00000000000007d2 pic

UNDEFINED SYMBOLS
__do_copy_data
__do_clear_bss
