#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 27 12:43:43 2018
# Process ID: 19104
# Current directory: D:/Github/ase-git-project-util
# Command line: vivado.exe -mode batch -source D:/Github/ase-git-project-util/release_project.tcl -notrace -tclargs D:/Github/projects-releases/Basys-3-GPIO/proj/Basys-3-GPIO.xpr D:/Github/projects-releases/Basys-3-GPIO/releases/Basys-3-GPIO-2018.2-X.zip D:/Github/projects-releases/Basys-3-GPIO/temp
# Log file: D:/Github/ase-git-project-util/vivado.log
# Journal file: D:/Github/ase-git-project-util\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
INFO: [Common 17-1463] Init.tcl in C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source D:/Github/ase-git-project-util/release_project.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Github/projects-releases/Basys-3-GPIO/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
