# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ip_test_and_bd.ip_user_files/bd/design_1/ipshared/8f7c/delaypass.srcs/sources_1/new/delaypass.v" \
"../../../../ip_test_and_bd.ip_user_files/bd/design_1/ip/design_1_delaypass_0_0/sim/design_1_delaypass_0_0.v" \
"../../../../ip_test_and_bd.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../ip_test_and_bd.srcs/sim_1/new/bdtest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
