vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:58 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# ** Error: ** while parsing file included at computer.sv(1)
# ** while parsing file included at ../GPP/gpp.sv(1)
# ** at ../Datapath/datapath.sv(129): (vlog-2730) Undefined variable: 'ALU_source_1_data_mux_out'.
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# End time: 13:29:59 on Feb 10,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# /home/sreethyan/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/vlog failed.
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:48 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 13:30:48 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:18 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 13:34:18 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:23 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 13:38:23 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim computer_tb
# vsim computer_tb 
# Start time: 13:38:27 on Feb 10,2020
# Loading sv_std.std
# Loading work.computer_tb
# Loading work.computer
# Loading work.gpp
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.general_purpose_register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# ** Error: (vsim-3037) computer.sv(77): Missing instance name in instantiation of 'comms_processor'.
#    Time: 0 ps  Iteration: 0  Instance: /computer_tb/computer_test File: computer.sv
# Loading work.instruction_memory
# Loading work.data_memory
# Error loading design
# End time: 13:38:28 on Feb 10,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:09 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 13:39:09 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:11 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 13:39:11 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim computer_tb
# vsim computer_tb 
# Start time: 13:39:13 on Feb 10,2020
# Loading sv_std.std
# Loading work.computer_tb
# Loading work.computer
# Loading work.gpp
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.general_purpose_register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# Loading work.comms_processor
# Loading work.control_plane
# Loading work.data_plane
# Loading work.data_plane_tx
# Loading work.RAM
# Loading work.data_plane_rx
# Loading work.instruction_memory
# Loading work.data_memory
# ** Warning: (vsim-3015) ../Datapath/datapath.sv(174): [PCDPC] - Port size (2) does not match connection size (1) for port 'control_signals'. The port definition is at: ../../../../Communications_Processor/Software/multiplexer.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /computer_tb/computer_test/cpu/datapath_processor/ALU_source_1_multiplexer File: ../../../../Communications_Processor/Software/multiplexer.sv
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:13 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 13:41:13 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:15 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 13:41:15 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim computer_tb
# End time: 13:41:17 on Feb 10,2020, Elapsed time: 0:02:04
# Errors: 0, Warnings: 4
# vsim computer_tb 
# Start time: 13:41:17 on Feb 10,2020
# Loading sv_std.std
# Loading work.computer_tb
# Loading work.computer
# Loading work.gpp
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.general_purpose_register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# Loading work.comms_processor
# Loading work.control_plane
# Loading work.data_plane
# Loading work.data_plane_tx
# Loading work.RAM
# Loading work.data_plane_rx
# Loading work.instruction_memory
# Loading work.data_memory
# ** Warning: (vsim-3015) ../Datapath/datapath.sv(174): [PCDPC] - Port size (2) does not match connection size (1) for port 'control_signals'. The port definition is at: ../../../../Communications_Processor/Software/multiplexer.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /computer_tb/computer_test/cpu/datapath_processor/ALU_source_1_multiplexer File: ../../../../Communications_Processor/Software/multiplexer.sv
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:34 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 13:43:34 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:36 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 13:43:36 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim computer_tb
# End time: 13:43:38 on Feb 10,2020, Elapsed time: 0:02:21
# Errors: 0, Warnings: 4
# vsim computer_tb 
# Start time: 13:43:38 on Feb 10,2020
# Loading sv_std.std
# Loading work.computer_tb
# Loading work.computer
# Loading work.gpp
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.general_purpose_register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# Loading work.comms_processor
# Loading work.control_plane
# Loading work.data_plane
# Loading work.data_plane_tx
# Loading work.RAM
# Loading work.data_plane_rx
# Loading work.instruction_memory
# Loading work.data_memory
add wave -position insertpoint  \
sim:/computer_tb/clk \
sim:/computer_tb/rst \
sim:/computer_tb/node_id \
sim:/computer_tb/max_node \
sim:/computer_tb/control_rx_packet \
sim:/computer_tb/control_tx_packet \
sim:/computer_tb/data_rx_node_id \
sim:/computer_tb/data_rx_packet \
sim:/computer_tb/data_tx_packet
add wave -position insertpoint  \
sim:/computer_tb/computer_test/cpu/datapath_processor/ALU_out
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:28 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 14:01:28 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:33 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 14:01:33 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim computer_tb
# End time: 14:01:36 on Feb 10,2020, Elapsed time: 0:17:58
# Errors: 0, Warnings: 11
# vsim computer_tb 
# Start time: 14:01:36 on Feb 10,2020
# Loading sv_std.std
# Loading work.computer_tb
# Loading work.computer
# Loading work.gpp
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.general_purpose_register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# Loading work.comms_processor
# Loading work.control_plane
# Loading work.data_plane
# Loading work.data_plane_tx
# Loading work.RAM
# Loading work.data_plane_rx
# Loading work.instruction_memory
# Loading work.data_memory
add wave -position insertpoint  \
sim:/computer_tb/clk \
sim:/computer_tb/rst \
sim:/computer_tb/node_id \
sim:/computer_tb/max_node \
sim:/computer_tb/control_rx_packet \
sim:/computer_tb/control_tx_packet \
sim:/computer_tb/data_rx_node_id \
sim:/computer_tb/data_rx_packet \
sim:/computer_tb/data_tx_packet
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:37 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 14:02:37 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:40 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 14:02:40 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.computer_tb
# Loading work.computer
# Loading work.gpp
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.general_purpose_register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# Loading work.comms_processor
# Loading work.control_plane
# Loading work.data_plane
# Loading work.data_plane_tx
# Loading work.RAM
# Loading work.data_plane_rx
# Loading work.instruction_memory
# Loading work.data_memory
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
add wave -position insertpoint  \
sim:/computer_tb/computer_test/cpu/datapath_processor/ALU_out
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
add wave -position insertpoint  \
sim:/computer_tb/computer_test/cp/cp/count \
sim:/computer_tb/computer_test/cp/cp/slot
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100

run 100
run 100
run 100
run 100
run 100
run 100
run 100

run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
add wave -position insertpoint  \
sim:/computer_tb/computer_test/cp/cp/RAM_tx_data_out
add wave -position insertpoint  \
sim:/computer_tb/computer_test/cp/cp/sp_tx_current
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog computer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:28 on Feb 10,2020
# vlog -reportprogress 300 computer.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module general_purpose_register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module gpp
# -- Compiling module control_plane
# -- Compiling module data_plane_tx
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(1)
# ** at ../../../../Communications_Processor/Software/ALU.sv(1): (vlog-2275) 'ALU' already exists and will be overwritten.
# -- Compiling module ALU
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(2)
# ** at ../../../../Communications_Processor/Software/multiplexer.sv(1): (vlog-2275) 'multiplexer' already exists and will be overwritten.
# -- Compiling module multiplexer
# ** Warning: ** while parsing file included at computer.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/comms_processor.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane.sv(2)
# ** while parsing file included at ../../../../Communications_Processor/Software/data_plane_rx.sv(3)
# ** at ../../../../Communications_Processor/Software/register.sv(1): (vlog-2275) 'register' already exists and will be overwritten.
# -- Compiling module register
# -- Compiling module RAM
# -- Compiling module data_plane_rx
# -- Compiling module data_plane
# -- Compiling module comms_processor
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module computer
# 
# Top level modules:
# 	computer
# End time: 14:13:29 on Feb 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:33 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 14:13:33 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.computer_tb
# Loading work.computer
# Loading work.gpp
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.general_purpose_register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# Loading work.comms_processor
# Loading work.control_plane
# Loading work.data_plane
# Loading work.data_plane_tx
# Loading work.RAM
# Loading work.data_plane_rx
# Loading work.instruction_memory
# Loading work.data_memory
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:49 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 14:18:49 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.computer_tb
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog computer_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:18 on Feb 10,2020
# vlog -reportprogress 300 computer_tb.sv 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 14:20:18 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.computer_tb
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
# End time: 14:25:19 on Feb 10,2020, Elapsed time: 0:23:43
# Errors: 0, Warnings: 78
