INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1 opened at Thu May 02 14:10:54 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.546 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.631 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=dec_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=dec_MIMD
Execute     config_export -display_name=dec_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD
Execute     config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.717 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.133 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD -rtl vhdl -vivado_clock 10 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name dec_MIMD dec_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name dec_MIMD dec_MIMD 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 131.473 MB.
Execute       set_directive_top dec_MIMD -name=dec_MIMD 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'HLS/core.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling HLS/core.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang HLS/core.c -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.c.clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.167 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.107 sec.
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.bc {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.384 seconds; current allocated memory: 133.598 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.g.bc"  
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/core.g.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.105 sec.
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.168 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.394 sec.
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dec_MIMD -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dec_MIMD -reflow-float-conversion -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.562 sec.
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dec_MIMD 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dec_MIMD -mllvm -hls-db-dir -mllvm C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 221 Compile/Link C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 207 Unroll/Inline (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 158 Unroll/Inline (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 154 Unroll/Inline (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Unroll/Inline (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Array/Struct (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Array/Struct (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Array/Struct (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Array/Struct (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 146 Array/Struct (step 5) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 146 Performance (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Performance (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Performance (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Performance (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 167 HW Transforms (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 167 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 188 HW Transforms (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'selecf' into 'dec_MIMD' (HLS/core.c:100:0)
INFO: [HLS 214-178] Inlining function 'execute' into 'dec_MIMD' (HLS/core.c:100:0)
INFO: [HLS 214-178] Inlining function 'output' into 'dec_MIMD' (HLS/core.c:100:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_3> at HLS/core.c:28:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_20_2> at HLS/core.c:20:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_1> at HLS/core.c:12:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_1> at HLS/core.c:41:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_96_1> at HLS/core.c:96:19 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.514 seconds; current allocated memory: 136.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 136.012 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dec_MIMD -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 141.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 142.598 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 164.645 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 202.863 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.28 sec.
Command     elaborate done; 9.193 sec.
Execute     ap_eval exec zip -j C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.125 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dec_MIMD' ...
Execute       ap_set_top_model dec_MIMD 
Execute       get_model_list dec_MIMD -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dec_MIMD 
Execute       preproc_iomode -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       preproc_iomode -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       preproc_iomode -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       preproc_iomode -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       get_model_list dec_MIMD -filter all-wo-channel 
INFO-FLOW: Model list for configure: dec_MIMD_Pipeline_VITIS_LOOP_28_3 dec_MIMD_Pipeline_VITIS_LOOP_20_2 dec_MIMD_Pipeline_VITIS_LOOP_12_1 dec_MIMD_Pipeline_VITIS_LOOP_41_1 dec_MIMD_Pipeline_VITIS_LOOP_96_1 dec_MIMD
INFO-FLOW: Configuring Module : dec_MIMD_Pipeline_VITIS_LOOP_28_3 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       apply_spec_resource_limit dec_MIMD_Pipeline_VITIS_LOOP_28_3 
INFO-FLOW: Configuring Module : dec_MIMD_Pipeline_VITIS_LOOP_20_2 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       apply_spec_resource_limit dec_MIMD_Pipeline_VITIS_LOOP_20_2 
INFO-FLOW: Configuring Module : dec_MIMD_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit dec_MIMD_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : dec_MIMD_Pipeline_VITIS_LOOP_41_1 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       apply_spec_resource_limit dec_MIMD_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : dec_MIMD_Pipeline_VITIS_LOOP_96_1 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       apply_spec_resource_limit dec_MIMD_Pipeline_VITIS_LOOP_96_1 
INFO-FLOW: Configuring Module : dec_MIMD ...
Execute       set_default_model dec_MIMD 
Execute       apply_spec_resource_limit dec_MIMD 
INFO-FLOW: Model list for preprocess: dec_MIMD_Pipeline_VITIS_LOOP_28_3 dec_MIMD_Pipeline_VITIS_LOOP_20_2 dec_MIMD_Pipeline_VITIS_LOOP_12_1 dec_MIMD_Pipeline_VITIS_LOOP_41_1 dec_MIMD_Pipeline_VITIS_LOOP_96_1 dec_MIMD
INFO-FLOW: Preprocessing Module: dec_MIMD_Pipeline_VITIS_LOOP_28_3 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       cdfg_preprocess -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_28_3 
INFO-FLOW: Preprocessing Module: dec_MIMD_Pipeline_VITIS_LOOP_20_2 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       cdfg_preprocess -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_20_2 
INFO-FLOW: Preprocessing Module: dec_MIMD_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: dec_MIMD_Pipeline_VITIS_LOOP_41_1 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       cdfg_preprocess -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: dec_MIMD_Pipeline_VITIS_LOOP_96_1 ...
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       cdfg_preprocess -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_96_1 
INFO-FLOW: Preprocessing Module: dec_MIMD ...
Execute       set_default_model dec_MIMD 
Execute       cdfg_preprocess -model dec_MIMD 
Execute       rtl_gen_preprocess dec_MIMD 
INFO-FLOW: Model list for synthesis: dec_MIMD_Pipeline_VITIS_LOOP_28_3 dec_MIMD_Pipeline_VITIS_LOOP_20_2 dec_MIMD_Pipeline_VITIS_LOOP_12_1 dec_MIMD_Pipeline_VITIS_LOOP_41_1 dec_MIMD_Pipeline_VITIS_LOOP_96_1 dec_MIMD
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_MIMD_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       schedule -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 207.422 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.sched.adb -f 
INFO-FLOW: Finish scheduling dec_MIMD_Pipeline_VITIS_LOOP_28_3.
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       bind -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 208.703 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.bind.adb -f 
INFO-FLOW: Finish binding dec_MIMD_Pipeline_VITIS_LOOP_28_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_MIMD_Pipeline_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       schedule -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 209.188 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.sched.adb -f 
INFO-FLOW: Finish scheduling dec_MIMD_Pipeline_VITIS_LOOP_20_2.
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       bind -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 209.270 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.bind.adb -f 
INFO-FLOW: Finish binding dec_MIMD_Pipeline_VITIS_LOOP_20_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_MIMD_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 209.613 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling dec_MIMD_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 209.793 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding dec_MIMD_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_MIMD_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       schedule -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.414 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling dec_MIMD_Pipeline_VITIS_LOOP_41_1.
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       bind -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 211.637 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
INFO-FLOW: Finish binding dec_MIMD_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_MIMD_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       schedule -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 211.816 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.sched.adb -f 
INFO-FLOW: Finish scheduling dec_MIMD_Pipeline_VITIS_LOOP_96_1.
Execute       set_default_model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       bind -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 211.816 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.bind.adb -f 
INFO-FLOW: Finish binding dec_MIMD_Pipeline_VITIS_LOOP_96_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dec_MIMD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dec_MIMD 
Execute       schedule -model dec_MIMD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 212.074 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.sched.adb -f 
INFO-FLOW: Finish scheduling dec_MIMD.
Execute       set_default_model dec_MIMD 
Execute       bind -model dec_MIMD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 212.363 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.bind.adb -f 
INFO-FLOW: Finish binding dec_MIMD.
Execute       get_model_list dec_MIMD -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       rtl_gen_preprocess dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       rtl_gen_preprocess dec_MIMD 
INFO-FLOW: Model list for RTL generation: dec_MIMD_Pipeline_VITIS_LOOP_28_3 dec_MIMD_Pipeline_VITIS_LOOP_20_2 dec_MIMD_Pipeline_VITIS_LOOP_12_1 dec_MIMD_Pipeline_VITIS_LOOP_41_1 dec_MIMD_Pipeline_VITIS_LOOP_96_1 dec_MIMD
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_MIMD_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dec_MIMD_Pipeline_VITIS_LOOP_28_3 -top_prefix dec_MIMD_ -sub_prefix dec_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_MIMD_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_MIMD_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 215.133 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_28_3 -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_28_3 -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_28_3 
Execute       syn_report -csynth -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_28_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_28_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.adb 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_28_3 -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dec_MIMD_Pipeline_VITIS_LOOP_28_3 -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_MIMD_Pipeline_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dec_MIMD_Pipeline_VITIS_LOOP_20_2 -top_prefix dec_MIMD_ -sub_prefix dec_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_MIMD_Pipeline_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_MIMD_Pipeline_VITIS_LOOP_20_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 217.484 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_20_2 -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_20_2 -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_20_2 
Execute       syn_report -csynth -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_20_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_20_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.adb 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_20_2 -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dec_MIMD_Pipeline_VITIS_LOOP_20_2 -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_MIMD_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dec_MIMD_Pipeline_VITIS_LOOP_12_1 -top_prefix dec_MIMD_ -sub_prefix dec_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_MIMD_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_MIMD_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 218.969 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dec_MIMD_Pipeline_VITIS_LOOP_12_1 -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_MIMD_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dec_MIMD_Pipeline_VITIS_LOOP_41_1 -top_prefix dec_MIMD_ -sub_prefix dec_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_MIMD_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dec_MIMD_Pipeline_VITIS_LOOP_41_1' is 9675 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_MIMD_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 221.973 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_41_1 
Execute       syn_report -csynth -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.adb 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_41_1 -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dec_MIMD_Pipeline_VITIS_LOOP_41_1 -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_MIMD_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dec_MIMD_Pipeline_VITIS_LOOP_96_1 -top_prefix dec_MIMD_ -sub_prefix dec_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dec_MIMD_Pipeline_VITIS_LOOP_96_1' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_MIMD_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 224.613 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_96_1 -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/vhdl/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       gen_rtl dec_MIMD_Pipeline_VITIS_LOOP_96_1 -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/verilog/dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_96_1 
Execute       syn_report -csynth -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_96_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_Pipeline_VITIS_LOOP_96_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.adb 
Execute       db_write -model dec_MIMD_Pipeline_VITIS_LOOP_96_1 -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dec_MIMD_Pipeline_VITIS_LOOP_96_1 -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dec_MIMD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dec_MIMD -top_prefix  -sub_prefix dec_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dec_MIMD/selec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dec_MIMD' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'op', 'selec' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dec_MIMD'.
INFO: [RTMG 210-278] Implementing memory 'dec_MIMD_data_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dec_MIMD_data_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 228.699 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl dec_MIMD -istop -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/vhdl/dec_MIMD 
Execute       gen_rtl dec_MIMD -istop -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/verilog/dec_MIMD 
Execute       syn_report -csynth -model dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/dec_MIMD_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model dec_MIMD -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.adb 
Execute       db_write -model dec_MIMD -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dec_MIMD -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD 
Execute       export_constraint_db -f -tool general -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute       syn_report -designview -model dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.design.xml 
Execute       syn_report -csynthDesign -model dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth.rpt -MHOut C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dec_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.protoinst 
Execute       sc_get_clocks dec_MIMD 
Execute       sc_get_portdomain dec_MIMD 
INFO-FLOW: Model list for RTL component generation: dec_MIMD_Pipeline_VITIS_LOOP_28_3 dec_MIMD_Pipeline_VITIS_LOOP_20_2 dec_MIMD_Pipeline_VITIS_LOOP_12_1 dec_MIMD_Pipeline_VITIS_LOOP_41_1 dec_MIMD_Pipeline_VITIS_LOOP_96_1 dec_MIMD
INFO-FLOW: Handling components in module [dec_MIMD_Pipeline_VITIS_LOOP_28_3] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
INFO-FLOW: Found component dec_MIMD_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dec_MIMD_Pipeline_VITIS_LOOP_20_2] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.compgen.tcl 
INFO-FLOW: Found component dec_MIMD_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dec_MIMD_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component dec_MIMD_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dec_MIMD_Pipeline_VITIS_LOOP_41_1] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component dec_MIMD_mul_32s_32s_32_2_1.
INFO-FLOW: Append model dec_MIMD_mul_32s_32s_32_2_1
INFO-FLOW: Found component dec_MIMD_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model dec_MIMD_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component dec_MIMD_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dec_MIMD_Pipeline_VITIS_LOOP_96_1] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
INFO-FLOW: Found component dec_MIMD_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dec_MIMD] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.tcl 
INFO-FLOW: Found component dec_MIMD_data_a_RAM_AUTO_1R1W.
INFO-FLOW: Append model dec_MIMD_data_a_RAM_AUTO_1R1W
INFO-FLOW: Found component dec_MIMD_data_result_RAM_AUTO_1R1W.
INFO-FLOW: Append model dec_MIMD_data_result_RAM_AUTO_1R1W
INFO-FLOW: Found component dec_MIMD_gmem0_m_axi.
INFO-FLOW: Append model dec_MIMD_gmem0_m_axi
INFO-FLOW: Found component dec_MIMD_gmem1_m_axi.
INFO-FLOW: Append model dec_MIMD_gmem1_m_axi
INFO-FLOW: Found component dec_MIMD_gmem2_m_axi.
INFO-FLOW: Append model dec_MIMD_gmem2_m_axi
INFO-FLOW: Found component dec_MIMD_gmem3_m_axi.
INFO-FLOW: Append model dec_MIMD_gmem3_m_axi
INFO-FLOW: Found component dec_MIMD_control_s_axi.
INFO-FLOW: Append model dec_MIMD_control_s_axi
INFO-FLOW: Append model dec_MIMD_Pipeline_VITIS_LOOP_28_3
INFO-FLOW: Append model dec_MIMD_Pipeline_VITIS_LOOP_20_2
INFO-FLOW: Append model dec_MIMD_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model dec_MIMD_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model dec_MIMD_Pipeline_VITIS_LOOP_96_1
INFO-FLOW: Append model dec_MIMD
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dec_MIMD_flow_control_loop_pipe_sequential_init dec_MIMD_flow_control_loop_pipe_sequential_init dec_MIMD_flow_control_loop_pipe_sequential_init dec_MIMD_mul_32s_32s_32_2_1 dec_MIMD_sdiv_32ns_32ns_32_36_1 dec_MIMD_flow_control_loop_pipe_sequential_init dec_MIMD_flow_control_loop_pipe_sequential_init dec_MIMD_data_a_RAM_AUTO_1R1W dec_MIMD_data_result_RAM_AUTO_1R1W dec_MIMD_gmem0_m_axi dec_MIMD_gmem1_m_axi dec_MIMD_gmem2_m_axi dec_MIMD_gmem3_m_axi dec_MIMD_control_s_axi dec_MIMD_Pipeline_VITIS_LOOP_28_3 dec_MIMD_Pipeline_VITIS_LOOP_20_2 dec_MIMD_Pipeline_VITIS_LOOP_12_1 dec_MIMD_Pipeline_VITIS_LOOP_41_1 dec_MIMD_Pipeline_VITIS_LOOP_96_1 dec_MIMD
INFO-FLOW: Generating C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dec_MIMD_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model dec_MIMD_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dec_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dec_MIMD_data_a_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dec_MIMD_data_result_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dec_MIMD_gmem0_m_axi
INFO-FLOW: To file: write model dec_MIMD_gmem1_m_axi
INFO-FLOW: To file: write model dec_MIMD_gmem2_m_axi
INFO-FLOW: To file: write model dec_MIMD_gmem3_m_axi
INFO-FLOW: To file: write model dec_MIMD_control_s_axi
INFO-FLOW: To file: write model dec_MIMD_Pipeline_VITIS_LOOP_28_3
INFO-FLOW: To file: write model dec_MIMD_Pipeline_VITIS_LOOP_20_2
INFO-FLOW: To file: write model dec_MIMD_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model dec_MIMD_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model dec_MIMD_Pipeline_VITIS_LOOP_96_1
INFO-FLOW: To file: write model dec_MIMD
INFO-FLOW: Generating C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/vlog' tclDir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db' modelList='dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_mul_32s_32s_32_2_1
dec_MIMD_sdiv_32ns_32ns_32_36_1
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_data_a_RAM_AUTO_1R1W
dec_MIMD_data_result_RAM_AUTO_1R1W
dec_MIMD_gmem0_m_axi
dec_MIMD_gmem1_m_axi
dec_MIMD_gmem2_m_axi
dec_MIMD_gmem3_m_axi
dec_MIMD_control_s_axi
dec_MIMD_Pipeline_VITIS_LOOP_28_3
dec_MIMD_Pipeline_VITIS_LOOP_20_2
dec_MIMD_Pipeline_VITIS_LOOP_12_1
dec_MIMD_Pipeline_VITIS_LOOP_41_1
dec_MIMD_Pipeline_VITIS_LOOP_96_1
dec_MIMD
' expOnly='0'
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.396 seconds; current allocated memory: 233.379 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dec_MIMD_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_mul_32s_32s_32_2_1
dec_MIMD_sdiv_32ns_32ns_32_36_1
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_data_a_RAM_AUTO_1R1W
dec_MIMD_data_result_RAM_AUTO_1R1W
dec_MIMD_gmem0_m_axi
dec_MIMD_gmem1_m_axi
dec_MIMD_gmem2_m_axi
dec_MIMD_gmem3_m_axi
dec_MIMD_control_s_axi
dec_MIMD_Pipeline_VITIS_LOOP_28_3
dec_MIMD_Pipeline_VITIS_LOOP_20_2
dec_MIMD_Pipeline_VITIS_LOOP_12_1
dec_MIMD_Pipeline_VITIS_LOOP_41_1
dec_MIMD_Pipeline_VITIS_LOOP_96_1
dec_MIMD
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute       sc_get_clocks dec_MIMD 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST dec_MIMD MODULE2INSTS {dec_MIMD dec_MIMD dec_MIMD_Pipeline_VITIS_LOOP_28_3 grp_dec_MIMD_Pipeline_VITIS_LOOP_28_3_fu_134 dec_MIMD_Pipeline_VITIS_LOOP_20_2 grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156 dec_MIMD_Pipeline_VITIS_LOOP_12_1 grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166 dec_MIMD_Pipeline_VITIS_LOOP_41_1 grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182 dec_MIMD_Pipeline_VITIS_LOOP_96_1 grp_dec_MIMD_Pipeline_VITIS_LOOP_96_1_fu_193} INST2MODULE {dec_MIMD dec_MIMD grp_dec_MIMD_Pipeline_VITIS_LOOP_28_3_fu_134 dec_MIMD_Pipeline_VITIS_LOOP_28_3 grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156 dec_MIMD_Pipeline_VITIS_LOOP_20_2 grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166 dec_MIMD_Pipeline_VITIS_LOOP_12_1 grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182 dec_MIMD_Pipeline_VITIS_LOOP_41_1 grp_dec_MIMD_Pipeline_VITIS_LOOP_96_1_fu_193 dec_MIMD_Pipeline_VITIS_LOOP_96_1} INSTDATA {dec_MIMD {DEPTH 1 CHILDREN {grp_dec_MIMD_Pipeline_VITIS_LOOP_28_3_fu_134 grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156 grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166 grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182 grp_dec_MIMD_Pipeline_VITIS_LOOP_96_1_fu_193}} grp_dec_MIMD_Pipeline_VITIS_LOOP_28_3_fu_134 {DEPTH 2 CHILDREN {}} grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156 {DEPTH 2 CHILDREN {}} grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166 {DEPTH 2 CHILDREN {}} grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182 {DEPTH 2 CHILDREN {}} grp_dec_MIMD_Pipeline_VITIS_LOOP_96_1_fu_193 {DEPTH 2 CHILDREN {}}} MODULEDATA {dec_MIMD_Pipeline_VITIS_LOOP_28_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_189_p2 SOURCE HLS/core.c:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_207_p2 SOURCE HLS/core.c:30 VARIABLE add_ln30 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_233_p2 SOURCE HLS/core.c:31 VARIABLE add_ln31 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_259_p2 SOURCE HLS/core.c:32 VARIABLE add_ln32 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dec_MIMD_Pipeline_VITIS_LOOP_20_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_111_p2 SOURCE HLS/core.c:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_129_p2 SOURCE HLS/core.c:22 VARIABLE add_ln22 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dec_MIMD_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_150_p2 SOURCE HLS/core.c:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_168_p2 SOURCE HLS/core.c:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_194_p2 SOURCE HLS/core.c:15 VARIABLE add_ln15 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dec_MIMD_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_238_p2 SOURCE HLS/core.c:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE HLS/core.c:80 VARIABLE mul_ln80 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln76_fu_254_p2 SOURCE HLS/core.c:76 VARIABLE sub_ln76 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_260_p2 SOURCE HLS/core.c:72 VARIABLE add_ln72 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln68_fu_274_p2 SOURCE HLS/core.c:68 VARIABLE sub_ln68 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln68_1_fu_343_p2 SOURCE HLS/core.c:68 VARIABLE sub_ln68_1 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_fu_308_p2 SOURCE HLS/core.c:64 VARIABLE sub_ln64 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_1_fu_362_p2 SOURCE HLS/core.c:64 VARIABLE sub_ln64_1 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_392_p2 SOURCE HLS/core.c:52 VARIABLE add_ln52 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_399_p2 SOURCE HLS/core.c:48 VARIABLE add_ln48 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} dec_MIMD_Pipeline_VITIS_LOOP_96_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_119_p2 SOURCE HLS/core.c:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_142_p2 SOURCE HLS/core.c:97 VARIABLE add_ln97 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dec_MIMD {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME data_result_U SOURCE HLS/core.c:119 VARIABLE data_result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME data_a_U SOURCE {} VARIABLE data_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME data_b_U SOURCE {} VARIABLE data_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ALU_operation_U SOURCE {} VARIABLE ALU_operation LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 50 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}}} AREA {DSP 3 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 244.734 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dec_MIMD.
INFO: [VLOG 209-307] Generating Verilog RTL for dec_MIMD.
Execute       syn_report -model dec_MIMD -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 2.999 sec.
Command   csynth_design done; 12.381 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.381 seconds; current allocated memory: 113.586 MB.
Command ap_source done; 13.256 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1 opened at Thu May 02 14:11:47 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.559 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.645 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=dec_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=dec_MIMD
Execute     config_export -display_name=dec_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD
Execute     config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.731 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD -rtl vhdl -vivado_clock 10 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name dec_MIMD dec_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name dec_MIMD dec_MIMD 
Execute   cosim_design -rtl vhdl 
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/test_core.c C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/./sim/autowrap/testbench/test_core.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/./sim/autowrap/testbench/test_core.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/./sim/autowrap/testbench/test_core.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/core.c C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/./sim/autowrap/testbench/core.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/./sim/autowrap/testbench/core.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/./sim/autowrap/testbench/core.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 2.014 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 21.346 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 34.617 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.617 seconds; current allocated memory: 9.828 MB.
Command ap_source done; 35.536 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1 opened at Thu May 02 14:13:09 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.546 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.634 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=dec_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=dec_MIMD
Execute     config_export -display_name=dec_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD
Execute     config_export -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.718 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD -rtl vhdl -vivado_clock 10 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name dec_MIMD dec_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name dec_MIMD dec_MIMD 
Execute   export_design -rtl vhdl -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD 
Execute     config_export -format=ip_catalog -output=C:/Users/lotto/Desktop/Alveare/M_AXI_ALU/M_AXI_ALU/dec_MIMD -rtl=vhdl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl vhdl -display_name dec_MIMD
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl vhdl'
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dec_MIMD xml_exists=0
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dec_MIMD
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_mul_32s_32s_32_2_1
dec_MIMD_sdiv_32ns_32ns_32_36_1
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_data_a_RAM_AUTO_1R1W
dec_MIMD_data_result_RAM_AUTO_1R1W
dec_MIMD_gmem0_m_axi
dec_MIMD_gmem1_m_axi
dec_MIMD_gmem2_m_axi
dec_MIMD_gmem3_m_axi
dec_MIMD_control_s_axi
dec_MIMD_Pipeline_VITIS_LOOP_28_3
dec_MIMD_Pipeline_VITIS_LOOP_20_2
dec_MIMD_Pipeline_VITIS_LOOP_12_1
dec_MIMD_Pipeline_VITIS_LOOP_41_1
dec_MIMD_Pipeline_VITIS_LOOP_96_1
dec_MIMD
' rtl_lang='vhdl' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute     sc_get_clocks dec_MIMD 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dec_MIMD
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=dec_MIMD
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl vhdl'
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vhdl syn exec C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/vhdl/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix dec_MIMD_ TopModuleNoPrefix dec_MIMD TopModuleWithPrefix dec_MIMD' export_design_flow='syn' impl_dir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl' lang='vhdl' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/report/vhdl/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000002038D9D50E4' export_design_flow='syn' export_rpt='C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/report/vhdl/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
INFO-FLOW: Caught error in export_design: can't create directory "C:/Users/lotto": permission denied
    while executing
"file mkdir $dir"
    (procedure "AP::safe_mkdir" line 6)
    invoked from within
"AP::safe_mkdir [file dir $output_file]"
    (procedure "::AP::copy_export_output" line 36)
    invoked from within
"::AP::copy_export_output $is_xo_sim_tlm_flow $g_format_orig $::AESL_AUTOIMPL::g_workdir $::AESL_AUTOIMPL::g_export_design_lang $::AESL_AUTOCG::g_top_m..."
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 163)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 114)
    invoked from within
"ap_internal_export_design "
Command   export_design done; error code: 2; 174.058 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 174.058 seconds; current allocated memory: 12.305 MB.
Command ap_source done; error code: 1; 174.935 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1 opened at Thu May 02 14:19:41 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.547 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.635 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=dec_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=dec_MIMD
Execute     config_export -display_name=dec_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS
Execute     config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.72 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.135 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -display_name dec_MIMD -flow syn -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS -rtl vhdl -vivado_clock 10 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name dec_MIMD dec_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name dec_MIMD dec_MIMD 
Execute   export_design -rtl vhdl -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS 
Execute     config_export -format=ip_catalog -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS -rtl=vhdl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl vhdl -display_name dec_MIMD
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl vhdl'
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dec_MIMD xml_exists=1
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dec_MIMD
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_mul_32s_32s_32_2_1
dec_MIMD_sdiv_32ns_32ns_32_36_1
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_flow_control_loop_pipe_sequential_init
dec_MIMD_data_a_RAM_AUTO_1R1W
dec_MIMD_data_result_RAM_AUTO_1R1W
dec_MIMD_gmem0_m_axi
dec_MIMD_gmem1_m_axi
dec_MIMD_gmem2_m_axi
dec_MIMD_gmem3_m_axi
dec_MIMD_control_s_axi
dec_MIMD_Pipeline_VITIS_LOOP_28_3
dec_MIMD_Pipeline_VITIS_LOOP_20_2
dec_MIMD_Pipeline_VITIS_LOOP_12_1
dec_MIMD_Pipeline_VITIS_LOOP_41_1
dec_MIMD_Pipeline_VITIS_LOOP_96_1
dec_MIMD
' rtl_lang='vhdl' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_28_3.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_20_2.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD_Pipeline_VITIS_LOOP_96_1.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute     sc_get_clocks dec_MIMD 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dec_MIMD
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=dec_MIMD
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl vhdl
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl vhdl'
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vhdl -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.constraint.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/dec_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vhdl syn exec C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/vhdl/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix dec_MIMD_ TopModuleNoPrefix dec_MIMD TopModuleWithPrefix dec_MIMD' export_design_flow='syn' impl_dir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl' lang='vhdl' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/report/vhdl/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000023476301834' export_design_flow='syn' export_rpt='C:/Users/marco/Desktop/NECST/NL2/AXI_M/dec_MIMD/HLS/solution1/impl/report/vhdl/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s HLS/export.zip 
INFO: [HLS 200-802] Generated output file HLS/export.zip
Command   export_design done; 170.494 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 170.494 seconds; current allocated memory: 12.148 MB.
Command ap_source done; 171.372 sec.
Execute cleanup_all 
