<stg><name>kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %h_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h

]]></Node>
<StgValue><ssdm name="h_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:2 %select_ln68_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln68

]]></Node>
<StgValue><ssdm name="select_ln68_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln68 = store i10 0, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc33.i.i.i:0 %t_1 = load i10 %t

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc33.i.i.i:1 %add_ln68 = add i10 %t_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="33" op_0_bw="10">
<![CDATA[
for.inc33.i.i.i:2 %zext_ln68_1 = zext i10 %t_1

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc33.i.i.i:3 %icmp_ln68 = icmp_eq  i33 %zext_ln68_1, i33 %select_ln68_read

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33.i.i.i:4 %br_ln68 = br i1 %icmp_ln68, void %for.inc33.split.i.i.i, void %for.inc36.i.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc33.split.i.i.i:0 %zext_ln68 = zext i10 %t_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc33.split.i.i.i:1 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc33.split.i.i.i:2 %speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln70"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33.split.i.i.i:3 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_101

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:4 %att_0_addr = getelementptr i32 %att_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:5 %att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:6 %att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:7 %att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:8 %att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_4_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:9 %att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_5_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:10 %att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_6_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:11 %att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_7_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:12 %att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_8_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:13 %att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_9_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:14 %att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_10_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.split.i.i.i:15 %att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="att_11_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc33.split.i.i.i:16 %switch_ln71 = switch i4 %h_read, void %arrayidx324.case.11.i.i.i, i4 0, void %arrayidx324.case.0.i.i.i, i4 1, void %arrayidx324.case.1.i.i.i, i4 2, void %arrayidx324.case.2.i.i.i, i4 3, void %arrayidx324.case.3.i.i.i, i4 4, void %arrayidx324.case.4.i.i.i, i4 5, void %arrayidx324.case.5.i.i.i, i4 6, void %arrayidx324.case.6.i.i.i, i4 7, void %arrayidx324.case.7.i.i.i, i4 8, void %arrayidx324.case.8.i.i.i, i4 9, void %arrayidx324.case.9.i.i.i, i4 10, void %arrayidx324.case.10.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln71"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.10.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.10.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.10.i.i.i:2 %store_ln71 = store i32 0, i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.10.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.9.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.9.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.9.i.i.i:2 %store_ln71 = store i32 0, i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.9.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.8.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.8.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.8.i.i.i:2 %store_ln71 = store i32 0, i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.8.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.7.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.7.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.7.i.i.i:2 %store_ln71 = store i32 0, i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.7.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.6.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.6.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.6.i.i.i:2 %store_ln71 = store i32 0, i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.6.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.5.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.5.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.5.i.i.i:2 %store_ln71 = store i32 0, i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.5.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.4.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.4.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.4.i.i.i:2 %store_ln71 = store i32 0, i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.4.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.3.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.3.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.3.i.i.i:2 %store_ln71 = store i32 0, i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.3.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.2.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.2.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.2.i.i.i:2 %store_ln71 = store i32 0, i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.2.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.1.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.1.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.1.i.i.i:2 %store_ln71 = store i32 0, i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.1.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.0.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.0.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.0.i.i.i:2 %store_ln71 = store i32 0, i9 %att_0_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.0.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32">
<![CDATA[
arrayidx324.case.11.i.i.i:0 %muxLogicRAMData_to_store_ln71 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln71"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="9">
<![CDATA[
arrayidx324.case.11.i.i.i:1 %muxLogicRAMAddr_to_store_ln71 = muxlogic i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln71"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx324.case.11.i.i.i:2 %store_ln71 = store i32 0, i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="h_read" val="!0"/>
<literal name="h_read" val="!1"/>
<literal name="h_read" val="!2"/>
<literal name="h_read" val="!3"/>
<literal name="h_read" val="!4"/>
<literal name="h_read" val="!5"/>
<literal name="h_read" val="!6"/>
<literal name="h_read" val="!7"/>
<literal name="h_read" val="!8"/>
<literal name="h_read" val="!9"/>
<literal name="h_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.case.11.i.i.i:3 %br_ln71 = br void %arrayidx324.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx324.exit.i.i.i:0 %store_ln68 = store i10 %add_ln68, i10 %t

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx324.exit.i.i.i:1 %br_ln68 = br void %for.inc33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
for.inc36.i.i.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
